
F4Disc-00i-blinkyTimerBasic-WithoutInterrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009900  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08009a90  08009a90  00019a90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b38  08009b38  00020158  2**0
                  CONTENTS
  4 .ARM          00000008  08009b38  08009b38  00019b38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009b40  08009b40  00020158  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b40  08009b40  00019b40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009b44  08009b44  00019b44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000158  20000000  08009b48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020158  2**0
                  CONTENTS
 10 .bss          00001eb8  20000158  20000158  00020158  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002010  20002010  00020158  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020158  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020188  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001910b  00000000  00000000  000201cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003eca  00000000  00000000  000392d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000017e8  00000000  00000000  0003d1a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001271  00000000  00000000  0003e988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00025dd4  00000000  00000000  0003fbf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001d8e8  00000000  00000000  000659cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d47e1  00000000  00000000  000832b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006c94  00000000  00000000  00157a98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000086  00000000  00000000  0015e72c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000158 	.word	0x20000158
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009a78 	.word	0x08009a78

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000015c 	.word	0x2000015c
 80001cc:	08009a78 	.word	0x08009a78

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <_write>:
static void MX_SPI1_Init(void);
static void MX_TIM2_Init(void);
/* USER CODE BEGIN PFP */
extern uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len);

int _write(int file, char *ptr, int len) {
 800056c:	b580      	push	{r7, lr}
 800056e:	b084      	sub	sp, #16
 8000570:	af00      	add	r7, sp, #0
 8000572:	60f8      	str	r0, [r7, #12]
 8000574:	60b9      	str	r1, [r7, #8]
 8000576:	607a      	str	r2, [r7, #4]
    CDC_Transmit_FS((uint8_t*) ptr, len); return len;
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	b29b      	uxth	r3, r3
 800057c:	4619      	mov	r1, r3
 800057e:	68b8      	ldr	r0, [r7, #8]
 8000580:	f007 feec 	bl	800835c <CDC_Transmit_FS>
 8000584:	687b      	ldr	r3, [r7, #4]
}
 8000586:	4618      	mov	r0, r3
 8000588:	3710      	adds	r7, #16
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}
	...

08000590 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
   uint32_t timer_val=0;
 8000596:	2300      	movs	r3, #0
 8000598:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800059a:	f000 fcc9 	bl	8000f30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800059e:	f000 f829 	bl	80005f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a2:	f000 f971 	bl	8000888 <MX_GPIO_Init>
  MX_I2C1_Init();
 80005a6:	f000 f88f 	bl	80006c8 <MX_I2C1_Init>
  MX_I2S3_Init();
 80005aa:	f000 f8bb 	bl	8000724 <MX_I2S3_Init>
  MX_SPI1_Init();
 80005ae:	f000 f8e9 	bl	8000784 <MX_SPI1_Init>
  MX_TIM2_Init();
 80005b2:	f000 f91d 	bl	80007f0 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 80005b6:	f007 fe13 	bl	80081e0 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
   HAL_TIM_Base_Start(&htim2);
 80005ba:	480c      	ldr	r0, [pc, #48]	; (80005ec <main+0x5c>)
 80005bc:	f003 ff14 	bl	80043e8 <HAL_TIM_Base_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  timer_val=__HAL_TIM_GET_COUNTER(&htim2);
 80005c0:	4b0a      	ldr	r3, [pc, #40]	; (80005ec <main+0x5c>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80005c6:	607b      	str	r3, [r7, #4]
	  HAL_Delay(50);
 80005c8:	2032      	movs	r0, #50	; 0x32
 80005ca:	f000 fd23 	bl	8001014 <HAL_Delay>
	  timer_val= __HAL_TIM_GET_COUNTER(&htim2)-timer_val;
 80005ce:	4b07      	ldr	r3, [pc, #28]	; (80005ec <main+0x5c>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	1ad3      	subs	r3, r2, r3
 80005d8:	607b      	str	r3, [r7, #4]
	  printf("time is %lu: us \n\r",timer_val);
 80005da:	6879      	ldr	r1, [r7, #4]
 80005dc:	4804      	ldr	r0, [pc, #16]	; (80005f0 <main+0x60>)
 80005de:	f008 fbd7 	bl	8008d90 <iprintf>
	  HAL_Delay(1000);
 80005e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005e6:	f000 fd15 	bl	8001014 <HAL_Delay>
	  timer_val=__HAL_TIM_GET_COUNTER(&htim2);
 80005ea:	e7e9      	b.n	80005c0 <main+0x30>
 80005ec:	20000268 	.word	0x20000268
 80005f0:	08009a90 	.word	0x08009a90

080005f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b094      	sub	sp, #80	; 0x50
 80005f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005fa:	f107 0320 	add.w	r3, r7, #32
 80005fe:	2230      	movs	r2, #48	; 0x30
 8000600:	2100      	movs	r1, #0
 8000602:	4618      	mov	r0, r3
 8000604:	f008 fc19 	bl	8008e3a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000608:	f107 030c 	add.w	r3, r7, #12
 800060c:	2200      	movs	r2, #0
 800060e:	601a      	str	r2, [r3, #0]
 8000610:	605a      	str	r2, [r3, #4]
 8000612:	609a      	str	r2, [r3, #8]
 8000614:	60da      	str	r2, [r3, #12]
 8000616:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000618:	2300      	movs	r3, #0
 800061a:	60bb      	str	r3, [r7, #8]
 800061c:	4b28      	ldr	r3, [pc, #160]	; (80006c0 <SystemClock_Config+0xcc>)
 800061e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000620:	4a27      	ldr	r2, [pc, #156]	; (80006c0 <SystemClock_Config+0xcc>)
 8000622:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000626:	6413      	str	r3, [r2, #64]	; 0x40
 8000628:	4b25      	ldr	r3, [pc, #148]	; (80006c0 <SystemClock_Config+0xcc>)
 800062a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800062c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000630:	60bb      	str	r3, [r7, #8]
 8000632:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000634:	2300      	movs	r3, #0
 8000636:	607b      	str	r3, [r7, #4]
 8000638:	4b22      	ldr	r3, [pc, #136]	; (80006c4 <SystemClock_Config+0xd0>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	4a21      	ldr	r2, [pc, #132]	; (80006c4 <SystemClock_Config+0xd0>)
 800063e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000642:	6013      	str	r3, [r2, #0]
 8000644:	4b1f      	ldr	r3, [pc, #124]	; (80006c4 <SystemClock_Config+0xd0>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800064c:	607b      	str	r3, [r7, #4]
 800064e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000650:	2301      	movs	r3, #1
 8000652:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000654:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000658:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800065a:	2302      	movs	r3, #2
 800065c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800065e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000662:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000664:	2308      	movs	r3, #8
 8000666:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000668:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800066c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800066e:	2302      	movs	r3, #2
 8000670:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000672:	2307      	movs	r3, #7
 8000674:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000676:	f107 0320 	add.w	r3, r7, #32
 800067a:	4618      	mov	r0, r3
 800067c:	f003 f818 	bl	80036b0 <HAL_RCC_OscConfig>
 8000680:	4603      	mov	r3, r0
 8000682:	2b00      	cmp	r3, #0
 8000684:	d001      	beq.n	800068a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000686:	f000 f9fd 	bl	8000a84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800068a:	230f      	movs	r3, #15
 800068c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800068e:	2302      	movs	r3, #2
 8000690:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000692:	2300      	movs	r3, #0
 8000694:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000696:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800069a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800069c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006a0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006a2:	f107 030c 	add.w	r3, r7, #12
 80006a6:	2105      	movs	r1, #5
 80006a8:	4618      	mov	r0, r3
 80006aa:	f003 fa79 	bl	8003ba0 <HAL_RCC_ClockConfig>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d001      	beq.n	80006b8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80006b4:	f000 f9e6 	bl	8000a84 <Error_Handler>
  }
}
 80006b8:	bf00      	nop
 80006ba:	3750      	adds	r7, #80	; 0x50
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	40023800 	.word	0x40023800
 80006c4:	40007000 	.word	0x40007000

080006c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006cc:	4b12      	ldr	r3, [pc, #72]	; (8000718 <MX_I2C1_Init+0x50>)
 80006ce:	4a13      	ldr	r2, [pc, #76]	; (800071c <MX_I2C1_Init+0x54>)
 80006d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80006d2:	4b11      	ldr	r3, [pc, #68]	; (8000718 <MX_I2C1_Init+0x50>)
 80006d4:	4a12      	ldr	r2, [pc, #72]	; (8000720 <MX_I2C1_Init+0x58>)
 80006d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80006d8:	4b0f      	ldr	r3, [pc, #60]	; (8000718 <MX_I2C1_Init+0x50>)
 80006da:	2200      	movs	r2, #0
 80006dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80006de:	4b0e      	ldr	r3, [pc, #56]	; (8000718 <MX_I2C1_Init+0x50>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006e4:	4b0c      	ldr	r3, [pc, #48]	; (8000718 <MX_I2C1_Init+0x50>)
 80006e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80006ea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006ec:	4b0a      	ldr	r3, [pc, #40]	; (8000718 <MX_I2C1_Init+0x50>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80006f2:	4b09      	ldr	r3, [pc, #36]	; (8000718 <MX_I2C1_Init+0x50>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006f8:	4b07      	ldr	r3, [pc, #28]	; (8000718 <MX_I2C1_Init+0x50>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006fe:	4b06      	ldr	r3, [pc, #24]	; (8000718 <MX_I2C1_Init+0x50>)
 8000700:	2200      	movs	r2, #0
 8000702:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000704:	4804      	ldr	r0, [pc, #16]	; (8000718 <MX_I2C1_Init+0x50>)
 8000706:	f000 ff71 	bl	80015ec <HAL_I2C_Init>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d001      	beq.n	8000714 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000710:	f000 f9b8 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000714:	bf00      	nop
 8000716:	bd80      	pop	{r7, pc}
 8000718:	20000174 	.word	0x20000174
 800071c:	40005400 	.word	0x40005400
 8000720:	000186a0 	.word	0x000186a0

08000724 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000728:	4b13      	ldr	r3, [pc, #76]	; (8000778 <MX_I2S3_Init+0x54>)
 800072a:	4a14      	ldr	r2, [pc, #80]	; (800077c <MX_I2S3_Init+0x58>)
 800072c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800072e:	4b12      	ldr	r3, [pc, #72]	; (8000778 <MX_I2S3_Init+0x54>)
 8000730:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000734:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000736:	4b10      	ldr	r3, [pc, #64]	; (8000778 <MX_I2S3_Init+0x54>)
 8000738:	2200      	movs	r2, #0
 800073a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800073c:	4b0e      	ldr	r3, [pc, #56]	; (8000778 <MX_I2S3_Init+0x54>)
 800073e:	2200      	movs	r2, #0
 8000740:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000742:	4b0d      	ldr	r3, [pc, #52]	; (8000778 <MX_I2S3_Init+0x54>)
 8000744:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000748:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800074a:	4b0b      	ldr	r3, [pc, #44]	; (8000778 <MX_I2S3_Init+0x54>)
 800074c:	4a0c      	ldr	r2, [pc, #48]	; (8000780 <MX_I2S3_Init+0x5c>)
 800074e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000750:	4b09      	ldr	r3, [pc, #36]	; (8000778 <MX_I2S3_Init+0x54>)
 8000752:	2200      	movs	r2, #0
 8000754:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000756:	4b08      	ldr	r3, [pc, #32]	; (8000778 <MX_I2S3_Init+0x54>)
 8000758:	2200      	movs	r2, #0
 800075a:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800075c:	4b06      	ldr	r3, [pc, #24]	; (8000778 <MX_I2S3_Init+0x54>)
 800075e:	2200      	movs	r2, #0
 8000760:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000762:	4805      	ldr	r0, [pc, #20]	; (8000778 <MX_I2S3_Init+0x54>)
 8000764:	f001 f886 	bl	8001874 <HAL_I2S_Init>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800076e:	f000 f989 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000772:	bf00      	nop
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	200001c8 	.word	0x200001c8
 800077c:	40003c00 	.word	0x40003c00
 8000780:	00017700 	.word	0x00017700

08000784 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000788:	4b17      	ldr	r3, [pc, #92]	; (80007e8 <MX_SPI1_Init+0x64>)
 800078a:	4a18      	ldr	r2, [pc, #96]	; (80007ec <MX_SPI1_Init+0x68>)
 800078c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800078e:	4b16      	ldr	r3, [pc, #88]	; (80007e8 <MX_SPI1_Init+0x64>)
 8000790:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000794:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000796:	4b14      	ldr	r3, [pc, #80]	; (80007e8 <MX_SPI1_Init+0x64>)
 8000798:	2200      	movs	r2, #0
 800079a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800079c:	4b12      	ldr	r3, [pc, #72]	; (80007e8 <MX_SPI1_Init+0x64>)
 800079e:	2200      	movs	r2, #0
 80007a0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007a2:	4b11      	ldr	r3, [pc, #68]	; (80007e8 <MX_SPI1_Init+0x64>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007a8:	4b0f      	ldr	r3, [pc, #60]	; (80007e8 <MX_SPI1_Init+0x64>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007ae:	4b0e      	ldr	r3, [pc, #56]	; (80007e8 <MX_SPI1_Init+0x64>)
 80007b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007b4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80007b6:	4b0c      	ldr	r3, [pc, #48]	; (80007e8 <MX_SPI1_Init+0x64>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007bc:	4b0a      	ldr	r3, [pc, #40]	; (80007e8 <MX_SPI1_Init+0x64>)
 80007be:	2200      	movs	r2, #0
 80007c0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007c2:	4b09      	ldr	r3, [pc, #36]	; (80007e8 <MX_SPI1_Init+0x64>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007c8:	4b07      	ldr	r3, [pc, #28]	; (80007e8 <MX_SPI1_Init+0x64>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80007ce:	4b06      	ldr	r3, [pc, #24]	; (80007e8 <MX_SPI1_Init+0x64>)
 80007d0:	220a      	movs	r2, #10
 80007d2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007d4:	4804      	ldr	r0, [pc, #16]	; (80007e8 <MX_SPI1_Init+0x64>)
 80007d6:	f003 fd2f 	bl	8004238 <HAL_SPI_Init>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80007e0:	f000 f950 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80007e4:	bf00      	nop
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	20000210 	.word	0x20000210
 80007ec:	40013000 	.word	0x40013000

080007f0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b086      	sub	sp, #24
 80007f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007f6:	f107 0308 	add.w	r3, r7, #8
 80007fa:	2200      	movs	r2, #0
 80007fc:	601a      	str	r2, [r3, #0]
 80007fe:	605a      	str	r2, [r3, #4]
 8000800:	609a      	str	r2, [r3, #8]
 8000802:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000804:	463b      	mov	r3, r7
 8000806:	2200      	movs	r2, #0
 8000808:	601a      	str	r2, [r3, #0]
 800080a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800080c:	4b1d      	ldr	r3, [pc, #116]	; (8000884 <MX_TIM2_Init+0x94>)
 800080e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000812:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84;
 8000814:	4b1b      	ldr	r3, [pc, #108]	; (8000884 <MX_TIM2_Init+0x94>)
 8000816:	2254      	movs	r2, #84	; 0x54
 8000818:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800081a:	4b1a      	ldr	r3, [pc, #104]	; (8000884 <MX_TIM2_Init+0x94>)
 800081c:	2200      	movs	r2, #0
 800081e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967296-1;
 8000820:	4b18      	ldr	r3, [pc, #96]	; (8000884 <MX_TIM2_Init+0x94>)
 8000822:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000826:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000828:	4b16      	ldr	r3, [pc, #88]	; (8000884 <MX_TIM2_Init+0x94>)
 800082a:	2200      	movs	r2, #0
 800082c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800082e:	4b15      	ldr	r3, [pc, #84]	; (8000884 <MX_TIM2_Init+0x94>)
 8000830:	2200      	movs	r2, #0
 8000832:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000834:	4813      	ldr	r0, [pc, #76]	; (8000884 <MX_TIM2_Init+0x94>)
 8000836:	f003 fd88 	bl	800434a <HAL_TIM_Base_Init>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000840:	f000 f920 	bl	8000a84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000844:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000848:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800084a:	f107 0308 	add.w	r3, r7, #8
 800084e:	4619      	mov	r1, r3
 8000850:	480c      	ldr	r0, [pc, #48]	; (8000884 <MX_TIM2_Init+0x94>)
 8000852:	f003 fe31 	bl	80044b8 <HAL_TIM_ConfigClockSource>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800085c:	f000 f912 	bl	8000a84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000860:	2300      	movs	r3, #0
 8000862:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000864:	2300      	movs	r3, #0
 8000866:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000868:	463b      	mov	r3, r7
 800086a:	4619      	mov	r1, r3
 800086c:	4805      	ldr	r0, [pc, #20]	; (8000884 <MX_TIM2_Init+0x94>)
 800086e:	f004 f825 	bl	80048bc <HAL_TIMEx_MasterConfigSynchronization>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000878:	f000 f904 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800087c:	bf00      	nop
 800087e:	3718      	adds	r7, #24
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}
 8000884:	20000268 	.word	0x20000268

08000888 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b08c      	sub	sp, #48	; 0x30
 800088c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800088e:	f107 031c 	add.w	r3, r7, #28
 8000892:	2200      	movs	r2, #0
 8000894:	601a      	str	r2, [r3, #0]
 8000896:	605a      	str	r2, [r3, #4]
 8000898:	609a      	str	r2, [r3, #8]
 800089a:	60da      	str	r2, [r3, #12]
 800089c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	61bb      	str	r3, [r7, #24]
 80008a2:	4b72      	ldr	r3, [pc, #456]	; (8000a6c <MX_GPIO_Init+0x1e4>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a6:	4a71      	ldr	r2, [pc, #452]	; (8000a6c <MX_GPIO_Init+0x1e4>)
 80008a8:	f043 0310 	orr.w	r3, r3, #16
 80008ac:	6313      	str	r3, [r2, #48]	; 0x30
 80008ae:	4b6f      	ldr	r3, [pc, #444]	; (8000a6c <MX_GPIO_Init+0x1e4>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b2:	f003 0310 	and.w	r3, r3, #16
 80008b6:	61bb      	str	r3, [r7, #24]
 80008b8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ba:	2300      	movs	r3, #0
 80008bc:	617b      	str	r3, [r7, #20]
 80008be:	4b6b      	ldr	r3, [pc, #428]	; (8000a6c <MX_GPIO_Init+0x1e4>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c2:	4a6a      	ldr	r2, [pc, #424]	; (8000a6c <MX_GPIO_Init+0x1e4>)
 80008c4:	f043 0304 	orr.w	r3, r3, #4
 80008c8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ca:	4b68      	ldr	r3, [pc, #416]	; (8000a6c <MX_GPIO_Init+0x1e4>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ce:	f003 0304 	and.w	r3, r3, #4
 80008d2:	617b      	str	r3, [r7, #20]
 80008d4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008d6:	2300      	movs	r3, #0
 80008d8:	613b      	str	r3, [r7, #16]
 80008da:	4b64      	ldr	r3, [pc, #400]	; (8000a6c <MX_GPIO_Init+0x1e4>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008de:	4a63      	ldr	r2, [pc, #396]	; (8000a6c <MX_GPIO_Init+0x1e4>)
 80008e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008e4:	6313      	str	r3, [r2, #48]	; 0x30
 80008e6:	4b61      	ldr	r3, [pc, #388]	; (8000a6c <MX_GPIO_Init+0x1e4>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008ee:	613b      	str	r3, [r7, #16]
 80008f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008f2:	2300      	movs	r3, #0
 80008f4:	60fb      	str	r3, [r7, #12]
 80008f6:	4b5d      	ldr	r3, [pc, #372]	; (8000a6c <MX_GPIO_Init+0x1e4>)
 80008f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008fa:	4a5c      	ldr	r2, [pc, #368]	; (8000a6c <MX_GPIO_Init+0x1e4>)
 80008fc:	f043 0301 	orr.w	r3, r3, #1
 8000900:	6313      	str	r3, [r2, #48]	; 0x30
 8000902:	4b5a      	ldr	r3, [pc, #360]	; (8000a6c <MX_GPIO_Init+0x1e4>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000906:	f003 0301 	and.w	r3, r3, #1
 800090a:	60fb      	str	r3, [r7, #12]
 800090c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800090e:	2300      	movs	r3, #0
 8000910:	60bb      	str	r3, [r7, #8]
 8000912:	4b56      	ldr	r3, [pc, #344]	; (8000a6c <MX_GPIO_Init+0x1e4>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000916:	4a55      	ldr	r2, [pc, #340]	; (8000a6c <MX_GPIO_Init+0x1e4>)
 8000918:	f043 0302 	orr.w	r3, r3, #2
 800091c:	6313      	str	r3, [r2, #48]	; 0x30
 800091e:	4b53      	ldr	r3, [pc, #332]	; (8000a6c <MX_GPIO_Init+0x1e4>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000922:	f003 0302 	and.w	r3, r3, #2
 8000926:	60bb      	str	r3, [r7, #8]
 8000928:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800092a:	2300      	movs	r3, #0
 800092c:	607b      	str	r3, [r7, #4]
 800092e:	4b4f      	ldr	r3, [pc, #316]	; (8000a6c <MX_GPIO_Init+0x1e4>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000932:	4a4e      	ldr	r2, [pc, #312]	; (8000a6c <MX_GPIO_Init+0x1e4>)
 8000934:	f043 0308 	orr.w	r3, r3, #8
 8000938:	6313      	str	r3, [r2, #48]	; 0x30
 800093a:	4b4c      	ldr	r3, [pc, #304]	; (8000a6c <MX_GPIO_Init+0x1e4>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093e:	f003 0308 	and.w	r3, r3, #8
 8000942:	607b      	str	r3, [r7, #4]
 8000944:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000946:	2200      	movs	r2, #0
 8000948:	2108      	movs	r1, #8
 800094a:	4849      	ldr	r0, [pc, #292]	; (8000a70 <MX_GPIO_Init+0x1e8>)
 800094c:	f000 fe34 	bl	80015b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000950:	2201      	movs	r2, #1
 8000952:	2101      	movs	r1, #1
 8000954:	4847      	ldr	r0, [pc, #284]	; (8000a74 <MX_GPIO_Init+0x1ec>)
 8000956:	f000 fe2f 	bl	80015b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800095a:	2200      	movs	r2, #0
 800095c:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000960:	4845      	ldr	r0, [pc, #276]	; (8000a78 <MX_GPIO_Init+0x1f0>)
 8000962:	f000 fe29 	bl	80015b8 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000966:	2308      	movs	r3, #8
 8000968:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800096a:	2301      	movs	r3, #1
 800096c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096e:	2300      	movs	r3, #0
 8000970:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000972:	2300      	movs	r3, #0
 8000974:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000976:	f107 031c 	add.w	r3, r7, #28
 800097a:	4619      	mov	r1, r3
 800097c:	483c      	ldr	r0, [pc, #240]	; (8000a70 <MX_GPIO_Init+0x1e8>)
 800097e:	f000 fc7f 	bl	8001280 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000982:	2301      	movs	r3, #1
 8000984:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000986:	2301      	movs	r3, #1
 8000988:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098a:	2300      	movs	r3, #0
 800098c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800098e:	2300      	movs	r3, #0
 8000990:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000992:	f107 031c 	add.w	r3, r7, #28
 8000996:	4619      	mov	r1, r3
 8000998:	4836      	ldr	r0, [pc, #216]	; (8000a74 <MX_GPIO_Init+0x1ec>)
 800099a:	f000 fc71 	bl	8001280 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800099e:	2308      	movs	r3, #8
 80009a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009a2:	2302      	movs	r3, #2
 80009a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a6:	2300      	movs	r3, #0
 80009a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009aa:	2300      	movs	r3, #0
 80009ac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80009ae:	2305      	movs	r3, #5
 80009b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80009b2:	f107 031c 	add.w	r3, r7, #28
 80009b6:	4619      	mov	r1, r3
 80009b8:	482e      	ldr	r0, [pc, #184]	; (8000a74 <MX_GPIO_Init+0x1ec>)
 80009ba:	f000 fc61 	bl	8001280 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009be:	2301      	movs	r3, #1
 80009c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009c2:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80009c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c8:	2300      	movs	r3, #0
 80009ca:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009cc:	f107 031c 	add.w	r3, r7, #28
 80009d0:	4619      	mov	r1, r3
 80009d2:	482a      	ldr	r0, [pc, #168]	; (8000a7c <MX_GPIO_Init+0x1f4>)
 80009d4:	f000 fc54 	bl	8001280 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80009d8:	2304      	movs	r3, #4
 80009da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009dc:	2300      	movs	r3, #0
 80009de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e0:	2300      	movs	r3, #0
 80009e2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80009e4:	f107 031c 	add.w	r3, r7, #28
 80009e8:	4619      	mov	r1, r3
 80009ea:	4825      	ldr	r0, [pc, #148]	; (8000a80 <MX_GPIO_Init+0x1f8>)
 80009ec:	f000 fc48 	bl	8001280 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80009f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80009f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f6:	2302      	movs	r3, #2
 80009f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fa:	2300      	movs	r3, #0
 80009fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009fe:	2300      	movs	r3, #0
 8000a00:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a02:	2305      	movs	r3, #5
 8000a04:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000a06:	f107 031c 	add.w	r3, r7, #28
 8000a0a:	4619      	mov	r1, r3
 8000a0c:	481c      	ldr	r0, [pc, #112]	; (8000a80 <MX_GPIO_Init+0x1f8>)
 8000a0e:	f000 fc37 	bl	8001280 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000a12:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000a16:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a18:	2301      	movs	r3, #1
 8000a1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a20:	2300      	movs	r3, #0
 8000a22:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a24:	f107 031c 	add.w	r3, r7, #28
 8000a28:	4619      	mov	r1, r3
 8000a2a:	4813      	ldr	r0, [pc, #76]	; (8000a78 <MX_GPIO_Init+0x1f0>)
 8000a2c:	f000 fc28 	bl	8001280 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000a30:	2320      	movs	r3, #32
 8000a32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a34:	2300      	movs	r3, #0
 8000a36:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a3c:	f107 031c 	add.w	r3, r7, #28
 8000a40:	4619      	mov	r1, r3
 8000a42:	480d      	ldr	r0, [pc, #52]	; (8000a78 <MX_GPIO_Init+0x1f0>)
 8000a44:	f000 fc1c 	bl	8001280 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a48:	2302      	movs	r3, #2
 8000a4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a4c:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000a50:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a52:	2300      	movs	r3, #0
 8000a54:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a56:	f107 031c 	add.w	r3, r7, #28
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	4804      	ldr	r0, [pc, #16]	; (8000a70 <MX_GPIO_Init+0x1e8>)
 8000a5e:	f000 fc0f 	bl	8001280 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a62:	bf00      	nop
 8000a64:	3730      	adds	r7, #48	; 0x30
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	40023800 	.word	0x40023800
 8000a70:	40021000 	.word	0x40021000
 8000a74:	40020800 	.word	0x40020800
 8000a78:	40020c00 	.word	0x40020c00
 8000a7c:	40020000 	.word	0x40020000
 8000a80:	40020400 	.word	0x40020400

08000a84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a88:	b672      	cpsid	i
}
 8000a8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a8c:	e7fe      	b.n	8000a8c <Error_Handler+0x8>
	...

08000a90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a96:	2300      	movs	r3, #0
 8000a98:	607b      	str	r3, [r7, #4]
 8000a9a:	4b10      	ldr	r3, [pc, #64]	; (8000adc <HAL_MspInit+0x4c>)
 8000a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a9e:	4a0f      	ldr	r2, [pc, #60]	; (8000adc <HAL_MspInit+0x4c>)
 8000aa0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000aa4:	6453      	str	r3, [r2, #68]	; 0x44
 8000aa6:	4b0d      	ldr	r3, [pc, #52]	; (8000adc <HAL_MspInit+0x4c>)
 8000aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aaa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aae:	607b      	str	r3, [r7, #4]
 8000ab0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	603b      	str	r3, [r7, #0]
 8000ab6:	4b09      	ldr	r3, [pc, #36]	; (8000adc <HAL_MspInit+0x4c>)
 8000ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aba:	4a08      	ldr	r2, [pc, #32]	; (8000adc <HAL_MspInit+0x4c>)
 8000abc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ac0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ac2:	4b06      	ldr	r3, [pc, #24]	; (8000adc <HAL_MspInit+0x4c>)
 8000ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aca:	603b      	str	r3, [r7, #0]
 8000acc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ace:	2007      	movs	r0, #7
 8000ad0:	f000 fb94 	bl	80011fc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ad4:	bf00      	nop
 8000ad6:	3708      	adds	r7, #8
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	40023800 	.word	0x40023800

08000ae0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b08a      	sub	sp, #40	; 0x28
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae8:	f107 0314 	add.w	r3, r7, #20
 8000aec:	2200      	movs	r2, #0
 8000aee:	601a      	str	r2, [r3, #0]
 8000af0:	605a      	str	r2, [r3, #4]
 8000af2:	609a      	str	r2, [r3, #8]
 8000af4:	60da      	str	r2, [r3, #12]
 8000af6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a19      	ldr	r2, [pc, #100]	; (8000b64 <HAL_I2C_MspInit+0x84>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d12c      	bne.n	8000b5c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b02:	2300      	movs	r3, #0
 8000b04:	613b      	str	r3, [r7, #16]
 8000b06:	4b18      	ldr	r3, [pc, #96]	; (8000b68 <HAL_I2C_MspInit+0x88>)
 8000b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b0a:	4a17      	ldr	r2, [pc, #92]	; (8000b68 <HAL_I2C_MspInit+0x88>)
 8000b0c:	f043 0302 	orr.w	r3, r3, #2
 8000b10:	6313      	str	r3, [r2, #48]	; 0x30
 8000b12:	4b15      	ldr	r3, [pc, #84]	; (8000b68 <HAL_I2C_MspInit+0x88>)
 8000b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b16:	f003 0302 	and.w	r3, r3, #2
 8000b1a:	613b      	str	r3, [r7, #16]
 8000b1c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000b1e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000b22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b24:	2312      	movs	r3, #18
 8000b26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b28:	2301      	movs	r3, #1
 8000b2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b30:	2304      	movs	r3, #4
 8000b32:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b34:	f107 0314 	add.w	r3, r7, #20
 8000b38:	4619      	mov	r1, r3
 8000b3a:	480c      	ldr	r0, [pc, #48]	; (8000b6c <HAL_I2C_MspInit+0x8c>)
 8000b3c:	f000 fba0 	bl	8001280 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b40:	2300      	movs	r3, #0
 8000b42:	60fb      	str	r3, [r7, #12]
 8000b44:	4b08      	ldr	r3, [pc, #32]	; (8000b68 <HAL_I2C_MspInit+0x88>)
 8000b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b48:	4a07      	ldr	r2, [pc, #28]	; (8000b68 <HAL_I2C_MspInit+0x88>)
 8000b4a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b4e:	6413      	str	r3, [r2, #64]	; 0x40
 8000b50:	4b05      	ldr	r3, [pc, #20]	; (8000b68 <HAL_I2C_MspInit+0x88>)
 8000b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b58:	60fb      	str	r3, [r7, #12]
 8000b5a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000b5c:	bf00      	nop
 8000b5e:	3728      	adds	r7, #40	; 0x28
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	40005400 	.word	0x40005400
 8000b68:	40023800 	.word	0x40023800
 8000b6c:	40020400 	.word	0x40020400

08000b70 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b08e      	sub	sp, #56	; 0x38
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	601a      	str	r2, [r3, #0]
 8000b80:	605a      	str	r2, [r3, #4]
 8000b82:	609a      	str	r2, [r3, #8]
 8000b84:	60da      	str	r2, [r3, #12]
 8000b86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b88:	f107 0314 	add.w	r3, r7, #20
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	601a      	str	r2, [r3, #0]
 8000b90:	605a      	str	r2, [r3, #4]
 8000b92:	609a      	str	r2, [r3, #8]
 8000b94:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	4a31      	ldr	r2, [pc, #196]	; (8000c60 <HAL_I2S_MspInit+0xf0>)
 8000b9c:	4293      	cmp	r3, r2
 8000b9e:	d15a      	bne.n	8000c56 <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000ba4:	23c0      	movs	r3, #192	; 0xc0
 8000ba6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000ba8:	2302      	movs	r3, #2
 8000baa:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bac:	f107 0314 	add.w	r3, r7, #20
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f003 fa01 	bl	8003fb8 <HAL_RCCEx_PeriphCLKConfig>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d001      	beq.n	8000bc0 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000bbc:	f7ff ff62 	bl	8000a84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	613b      	str	r3, [r7, #16]
 8000bc4:	4b27      	ldr	r3, [pc, #156]	; (8000c64 <HAL_I2S_MspInit+0xf4>)
 8000bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc8:	4a26      	ldr	r2, [pc, #152]	; (8000c64 <HAL_I2S_MspInit+0xf4>)
 8000bca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000bce:	6413      	str	r3, [r2, #64]	; 0x40
 8000bd0:	4b24      	ldr	r3, [pc, #144]	; (8000c64 <HAL_I2S_MspInit+0xf4>)
 8000bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bd4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000bd8:	613b      	str	r3, [r7, #16]
 8000bda:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bdc:	2300      	movs	r3, #0
 8000bde:	60fb      	str	r3, [r7, #12]
 8000be0:	4b20      	ldr	r3, [pc, #128]	; (8000c64 <HAL_I2S_MspInit+0xf4>)
 8000be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be4:	4a1f      	ldr	r2, [pc, #124]	; (8000c64 <HAL_I2S_MspInit+0xf4>)
 8000be6:	f043 0301 	orr.w	r3, r3, #1
 8000bea:	6313      	str	r3, [r2, #48]	; 0x30
 8000bec:	4b1d      	ldr	r3, [pc, #116]	; (8000c64 <HAL_I2S_MspInit+0xf4>)
 8000bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf0:	f003 0301 	and.w	r3, r3, #1
 8000bf4:	60fb      	str	r3, [r7, #12]
 8000bf6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	60bb      	str	r3, [r7, #8]
 8000bfc:	4b19      	ldr	r3, [pc, #100]	; (8000c64 <HAL_I2S_MspInit+0xf4>)
 8000bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c00:	4a18      	ldr	r2, [pc, #96]	; (8000c64 <HAL_I2S_MspInit+0xf4>)
 8000c02:	f043 0304 	orr.w	r3, r3, #4
 8000c06:	6313      	str	r3, [r2, #48]	; 0x30
 8000c08:	4b16      	ldr	r3, [pc, #88]	; (8000c64 <HAL_I2S_MspInit+0xf4>)
 8000c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0c:	f003 0304 	and.w	r3, r3, #4
 8000c10:	60bb      	str	r3, [r7, #8]
 8000c12:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000c14:	2310      	movs	r3, #16
 8000c16:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c18:	2302      	movs	r3, #2
 8000c1a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c20:	2300      	movs	r3, #0
 8000c22:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c24:	2306      	movs	r3, #6
 8000c26:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000c28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	480e      	ldr	r0, [pc, #56]	; (8000c68 <HAL_I2S_MspInit+0xf8>)
 8000c30:	f000 fb26 	bl	8001280 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000c34:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000c38:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c42:	2300      	movs	r3, #0
 8000c44:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c46:	2306      	movs	r3, #6
 8000c48:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c4e:	4619      	mov	r1, r3
 8000c50:	4806      	ldr	r0, [pc, #24]	; (8000c6c <HAL_I2S_MspInit+0xfc>)
 8000c52:	f000 fb15 	bl	8001280 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000c56:	bf00      	nop
 8000c58:	3738      	adds	r7, #56	; 0x38
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	40003c00 	.word	0x40003c00
 8000c64:	40023800 	.word	0x40023800
 8000c68:	40020000 	.word	0x40020000
 8000c6c:	40020800 	.word	0x40020800

08000c70 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b08a      	sub	sp, #40	; 0x28
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c78:	f107 0314 	add.w	r3, r7, #20
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	601a      	str	r2, [r3, #0]
 8000c80:	605a      	str	r2, [r3, #4]
 8000c82:	609a      	str	r2, [r3, #8]
 8000c84:	60da      	str	r2, [r3, #12]
 8000c86:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a19      	ldr	r2, [pc, #100]	; (8000cf4 <HAL_SPI_MspInit+0x84>)
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	d12b      	bne.n	8000cea <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c92:	2300      	movs	r3, #0
 8000c94:	613b      	str	r3, [r7, #16]
 8000c96:	4b18      	ldr	r3, [pc, #96]	; (8000cf8 <HAL_SPI_MspInit+0x88>)
 8000c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c9a:	4a17      	ldr	r2, [pc, #92]	; (8000cf8 <HAL_SPI_MspInit+0x88>)
 8000c9c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ca0:	6453      	str	r3, [r2, #68]	; 0x44
 8000ca2:	4b15      	ldr	r3, [pc, #84]	; (8000cf8 <HAL_SPI_MspInit+0x88>)
 8000ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ca6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000caa:	613b      	str	r3, [r7, #16]
 8000cac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cae:	2300      	movs	r3, #0
 8000cb0:	60fb      	str	r3, [r7, #12]
 8000cb2:	4b11      	ldr	r3, [pc, #68]	; (8000cf8 <HAL_SPI_MspInit+0x88>)
 8000cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb6:	4a10      	ldr	r2, [pc, #64]	; (8000cf8 <HAL_SPI_MspInit+0x88>)
 8000cb8:	f043 0301 	orr.w	r3, r3, #1
 8000cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cbe:	4b0e      	ldr	r3, [pc, #56]	; (8000cf8 <HAL_SPI_MspInit+0x88>)
 8000cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc2:	f003 0301 	and.w	r3, r3, #1
 8000cc6:	60fb      	str	r3, [r7, #12]
 8000cc8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000cca:	23e0      	movs	r3, #224	; 0xe0
 8000ccc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cce:	2302      	movs	r3, #2
 8000cd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000cda:	2305      	movs	r3, #5
 8000cdc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cde:	f107 0314 	add.w	r3, r7, #20
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4805      	ldr	r0, [pc, #20]	; (8000cfc <HAL_SPI_MspInit+0x8c>)
 8000ce6:	f000 facb 	bl	8001280 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000cea:	bf00      	nop
 8000cec:	3728      	adds	r7, #40	; 0x28
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40013000 	.word	0x40013000
 8000cf8:	40023800 	.word	0x40023800
 8000cfc:	40020000 	.word	0x40020000

08000d00 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b085      	sub	sp, #20
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000d10:	d10d      	bne.n	8000d2e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000d12:	2300      	movs	r3, #0
 8000d14:	60fb      	str	r3, [r7, #12]
 8000d16:	4b09      	ldr	r3, [pc, #36]	; (8000d3c <HAL_TIM_Base_MspInit+0x3c>)
 8000d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d1a:	4a08      	ldr	r2, [pc, #32]	; (8000d3c <HAL_TIM_Base_MspInit+0x3c>)
 8000d1c:	f043 0301 	orr.w	r3, r3, #1
 8000d20:	6413      	str	r3, [r2, #64]	; 0x40
 8000d22:	4b06      	ldr	r3, [pc, #24]	; (8000d3c <HAL_TIM_Base_MspInit+0x3c>)
 8000d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d26:	f003 0301 	and.w	r3, r3, #1
 8000d2a:	60fb      	str	r3, [r7, #12]
 8000d2c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000d2e:	bf00      	nop
 8000d30:	3714      	adds	r7, #20
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	40023800 	.word	0x40023800

08000d40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d44:	e7fe      	b.n	8000d44 <NMI_Handler+0x4>

08000d46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d46:	b480      	push	{r7}
 8000d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d4a:	e7fe      	b.n	8000d4a <HardFault_Handler+0x4>

08000d4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d50:	e7fe      	b.n	8000d50 <MemManage_Handler+0x4>

08000d52 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d52:	b480      	push	{r7}
 8000d54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d56:	e7fe      	b.n	8000d56 <BusFault_Handler+0x4>

08000d58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d5c:	e7fe      	b.n	8000d5c <UsageFault_Handler+0x4>

08000d5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d5e:	b480      	push	{r7}
 8000d60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d62:	bf00      	nop
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr

08000d6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d70:	bf00      	nop
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr

08000d7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d7a:	b480      	push	{r7}
 8000d7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d7e:	bf00      	nop
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr

08000d88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d8c:	f000 f922 	bl	8000fd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d90:	bf00      	nop
 8000d92:	bd80      	pop	{r7, pc}

08000d94 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000d98:	4802      	ldr	r0, [pc, #8]	; (8000da4 <OTG_FS_IRQHandler+0x10>)
 8000d9a:	f001 fb5b 	bl	8002454 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d9e:	bf00      	nop
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	20001798 	.word	0x20001798

08000da8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b086      	sub	sp, #24
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	60f8      	str	r0, [r7, #12]
 8000db0:	60b9      	str	r1, [r7, #8]
 8000db2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000db4:	2300      	movs	r3, #0
 8000db6:	617b      	str	r3, [r7, #20]
 8000db8:	e00a      	b.n	8000dd0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000dba:	f3af 8000 	nop.w
 8000dbe:	4601      	mov	r1, r0
 8000dc0:	68bb      	ldr	r3, [r7, #8]
 8000dc2:	1c5a      	adds	r2, r3, #1
 8000dc4:	60ba      	str	r2, [r7, #8]
 8000dc6:	b2ca      	uxtb	r2, r1
 8000dc8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dca:	697b      	ldr	r3, [r7, #20]
 8000dcc:	3301      	adds	r3, #1
 8000dce:	617b      	str	r3, [r7, #20]
 8000dd0:	697a      	ldr	r2, [r7, #20]
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	429a      	cmp	r2, r3
 8000dd6:	dbf0      	blt.n	8000dba <_read+0x12>
  }

  return len;
 8000dd8:	687b      	ldr	r3, [r7, #4]
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	3718      	adds	r7, #24
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}

08000de2 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000de2:	b480      	push	{r7}
 8000de4:	b083      	sub	sp, #12
 8000de6:	af00      	add	r7, sp, #0
 8000de8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000dea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	370c      	adds	r7, #12
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr

08000dfa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000dfa:	b480      	push	{r7}
 8000dfc:	b083      	sub	sp, #12
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	6078      	str	r0, [r7, #4]
 8000e02:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e0a:	605a      	str	r2, [r3, #4]
  return 0;
 8000e0c:	2300      	movs	r3, #0
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	370c      	adds	r7, #12
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr

08000e1a <_isatty>:

int _isatty(int file)
{
 8000e1a:	b480      	push	{r7}
 8000e1c:	b083      	sub	sp, #12
 8000e1e:	af00      	add	r7, sp, #0
 8000e20:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e22:	2301      	movs	r3, #1
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	370c      	adds	r7, #12
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr

08000e30 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e30:	b480      	push	{r7}
 8000e32:	b085      	sub	sp, #20
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	60f8      	str	r0, [r7, #12]
 8000e38:	60b9      	str	r1, [r7, #8]
 8000e3a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e3c:	2300      	movs	r3, #0
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	3714      	adds	r7, #20
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr
	...

08000e4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b086      	sub	sp, #24
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e54:	4a14      	ldr	r2, [pc, #80]	; (8000ea8 <_sbrk+0x5c>)
 8000e56:	4b15      	ldr	r3, [pc, #84]	; (8000eac <_sbrk+0x60>)
 8000e58:	1ad3      	subs	r3, r2, r3
 8000e5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e60:	4b13      	ldr	r3, [pc, #76]	; (8000eb0 <_sbrk+0x64>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d102      	bne.n	8000e6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e68:	4b11      	ldr	r3, [pc, #68]	; (8000eb0 <_sbrk+0x64>)
 8000e6a:	4a12      	ldr	r2, [pc, #72]	; (8000eb4 <_sbrk+0x68>)
 8000e6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e6e:	4b10      	ldr	r3, [pc, #64]	; (8000eb0 <_sbrk+0x64>)
 8000e70:	681a      	ldr	r2, [r3, #0]
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	4413      	add	r3, r2
 8000e76:	693a      	ldr	r2, [r7, #16]
 8000e78:	429a      	cmp	r2, r3
 8000e7a:	d207      	bcs.n	8000e8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e7c:	f008 f82c 	bl	8008ed8 <__errno>
 8000e80:	4603      	mov	r3, r0
 8000e82:	220c      	movs	r2, #12
 8000e84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e86:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e8a:	e009      	b.n	8000ea0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e8c:	4b08      	ldr	r3, [pc, #32]	; (8000eb0 <_sbrk+0x64>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e92:	4b07      	ldr	r3, [pc, #28]	; (8000eb0 <_sbrk+0x64>)
 8000e94:	681a      	ldr	r2, [r3, #0]
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	4413      	add	r3, r2
 8000e9a:	4a05      	ldr	r2, [pc, #20]	; (8000eb0 <_sbrk+0x64>)
 8000e9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e9e:	68fb      	ldr	r3, [r7, #12]
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	3718      	adds	r7, #24
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	20020000 	.word	0x20020000
 8000eac:	00000400 	.word	0x00000400
 8000eb0:	200002b0 	.word	0x200002b0
 8000eb4:	20002010 	.word	0x20002010

08000eb8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ebc:	4b06      	ldr	r3, [pc, #24]	; (8000ed8 <SystemInit+0x20>)
 8000ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ec2:	4a05      	ldr	r2, [pc, #20]	; (8000ed8 <SystemInit+0x20>)
 8000ec4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ec8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ecc:	bf00      	nop
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	e000ed00 	.word	0xe000ed00

08000edc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000edc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f14 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ee0:	480d      	ldr	r0, [pc, #52]	; (8000f18 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000ee2:	490e      	ldr	r1, [pc, #56]	; (8000f1c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000ee4:	4a0e      	ldr	r2, [pc, #56]	; (8000f20 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ee6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ee8:	e002      	b.n	8000ef0 <LoopCopyDataInit>

08000eea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000eea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000eec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eee:	3304      	adds	r3, #4

08000ef0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ef0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ef2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ef4:	d3f9      	bcc.n	8000eea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ef6:	4a0b      	ldr	r2, [pc, #44]	; (8000f24 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000ef8:	4c0b      	ldr	r4, [pc, #44]	; (8000f28 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000efa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000efc:	e001      	b.n	8000f02 <LoopFillZerobss>

08000efe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000efe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f00:	3204      	adds	r2, #4

08000f02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f04:	d3fb      	bcc.n	8000efe <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000f06:	f7ff ffd7 	bl	8000eb8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f0a:	f007 ffeb 	bl	8008ee4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f0e:	f7ff fb3f 	bl	8000590 <main>
  bx  lr    
 8000f12:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000f14:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f1c:	20000158 	.word	0x20000158
  ldr r2, =_sidata
 8000f20:	08009b48 	.word	0x08009b48
  ldr r2, =_sbss
 8000f24:	20000158 	.word	0x20000158
  ldr r4, =_ebss
 8000f28:	20002010 	.word	0x20002010

08000f2c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f2c:	e7fe      	b.n	8000f2c <ADC_IRQHandler>
	...

08000f30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f34:	4b0e      	ldr	r3, [pc, #56]	; (8000f70 <HAL_Init+0x40>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a0d      	ldr	r2, [pc, #52]	; (8000f70 <HAL_Init+0x40>)
 8000f3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f3e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f40:	4b0b      	ldr	r3, [pc, #44]	; (8000f70 <HAL_Init+0x40>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a0a      	ldr	r2, [pc, #40]	; (8000f70 <HAL_Init+0x40>)
 8000f46:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f4a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f4c:	4b08      	ldr	r3, [pc, #32]	; (8000f70 <HAL_Init+0x40>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a07      	ldr	r2, [pc, #28]	; (8000f70 <HAL_Init+0x40>)
 8000f52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f56:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f58:	2003      	movs	r0, #3
 8000f5a:	f000 f94f 	bl	80011fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f5e:	2000      	movs	r0, #0
 8000f60:	f000 f808 	bl	8000f74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f64:	f7ff fd94 	bl	8000a90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f68:	2300      	movs	r3, #0
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	40023c00 	.word	0x40023c00

08000f74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f7c:	4b12      	ldr	r3, [pc, #72]	; (8000fc8 <HAL_InitTick+0x54>)
 8000f7e:	681a      	ldr	r2, [r3, #0]
 8000f80:	4b12      	ldr	r3, [pc, #72]	; (8000fcc <HAL_InitTick+0x58>)
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	4619      	mov	r1, r3
 8000f86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f92:	4618      	mov	r0, r3
 8000f94:	f000 f967 	bl	8001266 <HAL_SYSTICK_Config>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	e00e      	b.n	8000fc0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2b0f      	cmp	r3, #15
 8000fa6:	d80a      	bhi.n	8000fbe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fa8:	2200      	movs	r2, #0
 8000faa:	6879      	ldr	r1, [r7, #4]
 8000fac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000fb0:	f000 f92f 	bl	8001212 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fb4:	4a06      	ldr	r2, [pc, #24]	; (8000fd0 <HAL_InitTick+0x5c>)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	e000      	b.n	8000fc0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fbe:	2301      	movs	r3, #1
}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	3708      	adds	r7, #8
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	20000000 	.word	0x20000000
 8000fcc:	20000008 	.word	0x20000008
 8000fd0:	20000004 	.word	0x20000004

08000fd4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fd8:	4b06      	ldr	r3, [pc, #24]	; (8000ff4 <HAL_IncTick+0x20>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	461a      	mov	r2, r3
 8000fde:	4b06      	ldr	r3, [pc, #24]	; (8000ff8 <HAL_IncTick+0x24>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4413      	add	r3, r2
 8000fe4:	4a04      	ldr	r2, [pc, #16]	; (8000ff8 <HAL_IncTick+0x24>)
 8000fe6:	6013      	str	r3, [r2, #0]
}
 8000fe8:	bf00      	nop
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop
 8000ff4:	20000008 	.word	0x20000008
 8000ff8:	200002b4 	.word	0x200002b4

08000ffc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  return uwTick;
 8001000:	4b03      	ldr	r3, [pc, #12]	; (8001010 <HAL_GetTick+0x14>)
 8001002:	681b      	ldr	r3, [r3, #0]
}
 8001004:	4618      	mov	r0, r3
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop
 8001010:	200002b4 	.word	0x200002b4

08001014 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800101c:	f7ff ffee 	bl	8000ffc <HAL_GetTick>
 8001020:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800102c:	d005      	beq.n	800103a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800102e:	4b0a      	ldr	r3, [pc, #40]	; (8001058 <HAL_Delay+0x44>)
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	461a      	mov	r2, r3
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	4413      	add	r3, r2
 8001038:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800103a:	bf00      	nop
 800103c:	f7ff ffde 	bl	8000ffc <HAL_GetTick>
 8001040:	4602      	mov	r2, r0
 8001042:	68bb      	ldr	r3, [r7, #8]
 8001044:	1ad3      	subs	r3, r2, r3
 8001046:	68fa      	ldr	r2, [r7, #12]
 8001048:	429a      	cmp	r2, r3
 800104a:	d8f7      	bhi.n	800103c <HAL_Delay+0x28>
  {
  }
}
 800104c:	bf00      	nop
 800104e:	bf00      	nop
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20000008 	.word	0x20000008

0800105c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800105c:	b480      	push	{r7}
 800105e:	b085      	sub	sp, #20
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	f003 0307 	and.w	r3, r3, #7
 800106a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800106c:	4b0c      	ldr	r3, [pc, #48]	; (80010a0 <__NVIC_SetPriorityGrouping+0x44>)
 800106e:	68db      	ldr	r3, [r3, #12]
 8001070:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001072:	68ba      	ldr	r2, [r7, #8]
 8001074:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001078:	4013      	ands	r3, r2
 800107a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001080:	68bb      	ldr	r3, [r7, #8]
 8001082:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001084:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001088:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800108c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800108e:	4a04      	ldr	r2, [pc, #16]	; (80010a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001090:	68bb      	ldr	r3, [r7, #8]
 8001092:	60d3      	str	r3, [r2, #12]
}
 8001094:	bf00      	nop
 8001096:	3714      	adds	r7, #20
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr
 80010a0:	e000ed00 	.word	0xe000ed00

080010a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010a8:	4b04      	ldr	r3, [pc, #16]	; (80010bc <__NVIC_GetPriorityGrouping+0x18>)
 80010aa:	68db      	ldr	r3, [r3, #12]
 80010ac:	0a1b      	lsrs	r3, r3, #8
 80010ae:	f003 0307 	and.w	r3, r3, #7
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr
 80010bc:	e000ed00 	.word	0xe000ed00

080010c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	4603      	mov	r3, r0
 80010c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	db0b      	blt.n	80010ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010d2:	79fb      	ldrb	r3, [r7, #7]
 80010d4:	f003 021f 	and.w	r2, r3, #31
 80010d8:	4907      	ldr	r1, [pc, #28]	; (80010f8 <__NVIC_EnableIRQ+0x38>)
 80010da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010de:	095b      	lsrs	r3, r3, #5
 80010e0:	2001      	movs	r0, #1
 80010e2:	fa00 f202 	lsl.w	r2, r0, r2
 80010e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80010ea:	bf00      	nop
 80010ec:	370c      	adds	r7, #12
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	e000e100 	.word	0xe000e100

080010fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	4603      	mov	r3, r0
 8001104:	6039      	str	r1, [r7, #0]
 8001106:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001108:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800110c:	2b00      	cmp	r3, #0
 800110e:	db0a      	blt.n	8001126 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	b2da      	uxtb	r2, r3
 8001114:	490c      	ldr	r1, [pc, #48]	; (8001148 <__NVIC_SetPriority+0x4c>)
 8001116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800111a:	0112      	lsls	r2, r2, #4
 800111c:	b2d2      	uxtb	r2, r2
 800111e:	440b      	add	r3, r1
 8001120:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001124:	e00a      	b.n	800113c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	b2da      	uxtb	r2, r3
 800112a:	4908      	ldr	r1, [pc, #32]	; (800114c <__NVIC_SetPriority+0x50>)
 800112c:	79fb      	ldrb	r3, [r7, #7]
 800112e:	f003 030f 	and.w	r3, r3, #15
 8001132:	3b04      	subs	r3, #4
 8001134:	0112      	lsls	r2, r2, #4
 8001136:	b2d2      	uxtb	r2, r2
 8001138:	440b      	add	r3, r1
 800113a:	761a      	strb	r2, [r3, #24]
}
 800113c:	bf00      	nop
 800113e:	370c      	adds	r7, #12
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr
 8001148:	e000e100 	.word	0xe000e100
 800114c:	e000ed00 	.word	0xe000ed00

08001150 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001150:	b480      	push	{r7}
 8001152:	b089      	sub	sp, #36	; 0x24
 8001154:	af00      	add	r7, sp, #0
 8001156:	60f8      	str	r0, [r7, #12]
 8001158:	60b9      	str	r1, [r7, #8]
 800115a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	f003 0307 	and.w	r3, r3, #7
 8001162:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001164:	69fb      	ldr	r3, [r7, #28]
 8001166:	f1c3 0307 	rsb	r3, r3, #7
 800116a:	2b04      	cmp	r3, #4
 800116c:	bf28      	it	cs
 800116e:	2304      	movcs	r3, #4
 8001170:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001172:	69fb      	ldr	r3, [r7, #28]
 8001174:	3304      	adds	r3, #4
 8001176:	2b06      	cmp	r3, #6
 8001178:	d902      	bls.n	8001180 <NVIC_EncodePriority+0x30>
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	3b03      	subs	r3, #3
 800117e:	e000      	b.n	8001182 <NVIC_EncodePriority+0x32>
 8001180:	2300      	movs	r3, #0
 8001182:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001184:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001188:	69bb      	ldr	r3, [r7, #24]
 800118a:	fa02 f303 	lsl.w	r3, r2, r3
 800118e:	43da      	mvns	r2, r3
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	401a      	ands	r2, r3
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001198:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	fa01 f303 	lsl.w	r3, r1, r3
 80011a2:	43d9      	mvns	r1, r3
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011a8:	4313      	orrs	r3, r2
         );
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3724      	adds	r7, #36	; 0x24
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr
	...

080011b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	3b01      	subs	r3, #1
 80011c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011c8:	d301      	bcc.n	80011ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011ca:	2301      	movs	r3, #1
 80011cc:	e00f      	b.n	80011ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011ce:	4a0a      	ldr	r2, [pc, #40]	; (80011f8 <SysTick_Config+0x40>)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	3b01      	subs	r3, #1
 80011d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011d6:	210f      	movs	r1, #15
 80011d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80011dc:	f7ff ff8e 	bl	80010fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011e0:	4b05      	ldr	r3, [pc, #20]	; (80011f8 <SysTick_Config+0x40>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011e6:	4b04      	ldr	r3, [pc, #16]	; (80011f8 <SysTick_Config+0x40>)
 80011e8:	2207      	movs	r2, #7
 80011ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011ec:	2300      	movs	r3, #0
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	3708      	adds	r7, #8
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	e000e010 	.word	0xe000e010

080011fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001204:	6878      	ldr	r0, [r7, #4]
 8001206:	f7ff ff29 	bl	800105c <__NVIC_SetPriorityGrouping>
}
 800120a:	bf00      	nop
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}

08001212 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001212:	b580      	push	{r7, lr}
 8001214:	b086      	sub	sp, #24
 8001216:	af00      	add	r7, sp, #0
 8001218:	4603      	mov	r3, r0
 800121a:	60b9      	str	r1, [r7, #8]
 800121c:	607a      	str	r2, [r7, #4]
 800121e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001220:	2300      	movs	r3, #0
 8001222:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001224:	f7ff ff3e 	bl	80010a4 <__NVIC_GetPriorityGrouping>
 8001228:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800122a:	687a      	ldr	r2, [r7, #4]
 800122c:	68b9      	ldr	r1, [r7, #8]
 800122e:	6978      	ldr	r0, [r7, #20]
 8001230:	f7ff ff8e 	bl	8001150 <NVIC_EncodePriority>
 8001234:	4602      	mov	r2, r0
 8001236:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800123a:	4611      	mov	r1, r2
 800123c:	4618      	mov	r0, r3
 800123e:	f7ff ff5d 	bl	80010fc <__NVIC_SetPriority>
}
 8001242:	bf00      	nop
 8001244:	3718      	adds	r7, #24
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}

0800124a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800124a:	b580      	push	{r7, lr}
 800124c:	b082      	sub	sp, #8
 800124e:	af00      	add	r7, sp, #0
 8001250:	4603      	mov	r3, r0
 8001252:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001254:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff ff31 	bl	80010c0 <__NVIC_EnableIRQ>
}
 800125e:	bf00      	nop
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}

08001266 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001266:	b580      	push	{r7, lr}
 8001268:	b082      	sub	sp, #8
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800126e:	6878      	ldr	r0, [r7, #4]
 8001270:	f7ff ffa2 	bl	80011b8 <SysTick_Config>
 8001274:	4603      	mov	r3, r0
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
	...

08001280 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001280:	b480      	push	{r7}
 8001282:	b089      	sub	sp, #36	; 0x24
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800128a:	2300      	movs	r3, #0
 800128c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800128e:	2300      	movs	r3, #0
 8001290:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001292:	2300      	movs	r3, #0
 8001294:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001296:	2300      	movs	r3, #0
 8001298:	61fb      	str	r3, [r7, #28]
 800129a:	e16b      	b.n	8001574 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800129c:	2201      	movs	r2, #1
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	697a      	ldr	r2, [r7, #20]
 80012ac:	4013      	ands	r3, r2
 80012ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80012b0:	693a      	ldr	r2, [r7, #16]
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	429a      	cmp	r2, r3
 80012b6:	f040 815a 	bne.w	800156e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	f003 0303 	and.w	r3, r3, #3
 80012c2:	2b01      	cmp	r3, #1
 80012c4:	d005      	beq.n	80012d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d130      	bne.n	8001334 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	689b      	ldr	r3, [r3, #8]
 80012d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80012d8:	69fb      	ldr	r3, [r7, #28]
 80012da:	005b      	lsls	r3, r3, #1
 80012dc:	2203      	movs	r2, #3
 80012de:	fa02 f303 	lsl.w	r3, r2, r3
 80012e2:	43db      	mvns	r3, r3
 80012e4:	69ba      	ldr	r2, [r7, #24]
 80012e6:	4013      	ands	r3, r2
 80012e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	68da      	ldr	r2, [r3, #12]
 80012ee:	69fb      	ldr	r3, [r7, #28]
 80012f0:	005b      	lsls	r3, r3, #1
 80012f2:	fa02 f303 	lsl.w	r3, r2, r3
 80012f6:	69ba      	ldr	r2, [r7, #24]
 80012f8:	4313      	orrs	r3, r2
 80012fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	69ba      	ldr	r2, [r7, #24]
 8001300:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001308:	2201      	movs	r2, #1
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	fa02 f303 	lsl.w	r3, r2, r3
 8001310:	43db      	mvns	r3, r3
 8001312:	69ba      	ldr	r2, [r7, #24]
 8001314:	4013      	ands	r3, r2
 8001316:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	091b      	lsrs	r3, r3, #4
 800131e:	f003 0201 	and.w	r2, r3, #1
 8001322:	69fb      	ldr	r3, [r7, #28]
 8001324:	fa02 f303 	lsl.w	r3, r2, r3
 8001328:	69ba      	ldr	r2, [r7, #24]
 800132a:	4313      	orrs	r3, r2
 800132c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	69ba      	ldr	r2, [r7, #24]
 8001332:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f003 0303 	and.w	r3, r3, #3
 800133c:	2b03      	cmp	r3, #3
 800133e:	d017      	beq.n	8001370 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	68db      	ldr	r3, [r3, #12]
 8001344:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	005b      	lsls	r3, r3, #1
 800134a:	2203      	movs	r2, #3
 800134c:	fa02 f303 	lsl.w	r3, r2, r3
 8001350:	43db      	mvns	r3, r3
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	4013      	ands	r3, r2
 8001356:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	689a      	ldr	r2, [r3, #8]
 800135c:	69fb      	ldr	r3, [r7, #28]
 800135e:	005b      	lsls	r3, r3, #1
 8001360:	fa02 f303 	lsl.w	r3, r2, r3
 8001364:	69ba      	ldr	r2, [r7, #24]
 8001366:	4313      	orrs	r3, r2
 8001368:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	69ba      	ldr	r2, [r7, #24]
 800136e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f003 0303 	and.w	r3, r3, #3
 8001378:	2b02      	cmp	r3, #2
 800137a:	d123      	bne.n	80013c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800137c:	69fb      	ldr	r3, [r7, #28]
 800137e:	08da      	lsrs	r2, r3, #3
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	3208      	adds	r2, #8
 8001384:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001388:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800138a:	69fb      	ldr	r3, [r7, #28]
 800138c:	f003 0307 	and.w	r3, r3, #7
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	220f      	movs	r2, #15
 8001394:	fa02 f303 	lsl.w	r3, r2, r3
 8001398:	43db      	mvns	r3, r3
 800139a:	69ba      	ldr	r2, [r7, #24]
 800139c:	4013      	ands	r3, r2
 800139e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	691a      	ldr	r2, [r3, #16]
 80013a4:	69fb      	ldr	r3, [r7, #28]
 80013a6:	f003 0307 	and.w	r3, r3, #7
 80013aa:	009b      	lsls	r3, r3, #2
 80013ac:	fa02 f303 	lsl.w	r3, r2, r3
 80013b0:	69ba      	ldr	r2, [r7, #24]
 80013b2:	4313      	orrs	r3, r2
 80013b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013b6:	69fb      	ldr	r3, [r7, #28]
 80013b8:	08da      	lsrs	r2, r3, #3
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	3208      	adds	r2, #8
 80013be:	69b9      	ldr	r1, [r7, #24]
 80013c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013ca:	69fb      	ldr	r3, [r7, #28]
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	2203      	movs	r2, #3
 80013d0:	fa02 f303 	lsl.w	r3, r2, r3
 80013d4:	43db      	mvns	r3, r3
 80013d6:	69ba      	ldr	r2, [r7, #24]
 80013d8:	4013      	ands	r3, r2
 80013da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f003 0203 	and.w	r2, r3, #3
 80013e4:	69fb      	ldr	r3, [r7, #28]
 80013e6:	005b      	lsls	r3, r3, #1
 80013e8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	4313      	orrs	r3, r2
 80013f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	69ba      	ldr	r2, [r7, #24]
 80013f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001400:	2b00      	cmp	r3, #0
 8001402:	f000 80b4 	beq.w	800156e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001406:	2300      	movs	r3, #0
 8001408:	60fb      	str	r3, [r7, #12]
 800140a:	4b60      	ldr	r3, [pc, #384]	; (800158c <HAL_GPIO_Init+0x30c>)
 800140c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800140e:	4a5f      	ldr	r2, [pc, #380]	; (800158c <HAL_GPIO_Init+0x30c>)
 8001410:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001414:	6453      	str	r3, [r2, #68]	; 0x44
 8001416:	4b5d      	ldr	r3, [pc, #372]	; (800158c <HAL_GPIO_Init+0x30c>)
 8001418:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800141a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800141e:	60fb      	str	r3, [r7, #12]
 8001420:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001422:	4a5b      	ldr	r2, [pc, #364]	; (8001590 <HAL_GPIO_Init+0x310>)
 8001424:	69fb      	ldr	r3, [r7, #28]
 8001426:	089b      	lsrs	r3, r3, #2
 8001428:	3302      	adds	r3, #2
 800142a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800142e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001430:	69fb      	ldr	r3, [r7, #28]
 8001432:	f003 0303 	and.w	r3, r3, #3
 8001436:	009b      	lsls	r3, r3, #2
 8001438:	220f      	movs	r2, #15
 800143a:	fa02 f303 	lsl.w	r3, r2, r3
 800143e:	43db      	mvns	r3, r3
 8001440:	69ba      	ldr	r2, [r7, #24]
 8001442:	4013      	ands	r3, r2
 8001444:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	4a52      	ldr	r2, [pc, #328]	; (8001594 <HAL_GPIO_Init+0x314>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d02b      	beq.n	80014a6 <HAL_GPIO_Init+0x226>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4a51      	ldr	r2, [pc, #324]	; (8001598 <HAL_GPIO_Init+0x318>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d025      	beq.n	80014a2 <HAL_GPIO_Init+0x222>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	4a50      	ldr	r2, [pc, #320]	; (800159c <HAL_GPIO_Init+0x31c>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d01f      	beq.n	800149e <HAL_GPIO_Init+0x21e>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	4a4f      	ldr	r2, [pc, #316]	; (80015a0 <HAL_GPIO_Init+0x320>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d019      	beq.n	800149a <HAL_GPIO_Init+0x21a>
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4a4e      	ldr	r2, [pc, #312]	; (80015a4 <HAL_GPIO_Init+0x324>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d013      	beq.n	8001496 <HAL_GPIO_Init+0x216>
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	4a4d      	ldr	r2, [pc, #308]	; (80015a8 <HAL_GPIO_Init+0x328>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d00d      	beq.n	8001492 <HAL_GPIO_Init+0x212>
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4a4c      	ldr	r2, [pc, #304]	; (80015ac <HAL_GPIO_Init+0x32c>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d007      	beq.n	800148e <HAL_GPIO_Init+0x20e>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4a4b      	ldr	r2, [pc, #300]	; (80015b0 <HAL_GPIO_Init+0x330>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d101      	bne.n	800148a <HAL_GPIO_Init+0x20a>
 8001486:	2307      	movs	r3, #7
 8001488:	e00e      	b.n	80014a8 <HAL_GPIO_Init+0x228>
 800148a:	2308      	movs	r3, #8
 800148c:	e00c      	b.n	80014a8 <HAL_GPIO_Init+0x228>
 800148e:	2306      	movs	r3, #6
 8001490:	e00a      	b.n	80014a8 <HAL_GPIO_Init+0x228>
 8001492:	2305      	movs	r3, #5
 8001494:	e008      	b.n	80014a8 <HAL_GPIO_Init+0x228>
 8001496:	2304      	movs	r3, #4
 8001498:	e006      	b.n	80014a8 <HAL_GPIO_Init+0x228>
 800149a:	2303      	movs	r3, #3
 800149c:	e004      	b.n	80014a8 <HAL_GPIO_Init+0x228>
 800149e:	2302      	movs	r3, #2
 80014a0:	e002      	b.n	80014a8 <HAL_GPIO_Init+0x228>
 80014a2:	2301      	movs	r3, #1
 80014a4:	e000      	b.n	80014a8 <HAL_GPIO_Init+0x228>
 80014a6:	2300      	movs	r3, #0
 80014a8:	69fa      	ldr	r2, [r7, #28]
 80014aa:	f002 0203 	and.w	r2, r2, #3
 80014ae:	0092      	lsls	r2, r2, #2
 80014b0:	4093      	lsls	r3, r2
 80014b2:	69ba      	ldr	r2, [r7, #24]
 80014b4:	4313      	orrs	r3, r2
 80014b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014b8:	4935      	ldr	r1, [pc, #212]	; (8001590 <HAL_GPIO_Init+0x310>)
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	089b      	lsrs	r3, r3, #2
 80014be:	3302      	adds	r3, #2
 80014c0:	69ba      	ldr	r2, [r7, #24]
 80014c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014c6:	4b3b      	ldr	r3, [pc, #236]	; (80015b4 <HAL_GPIO_Init+0x334>)
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	43db      	mvns	r3, r3
 80014d0:	69ba      	ldr	r2, [r7, #24]
 80014d2:	4013      	ands	r3, r2
 80014d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d003      	beq.n	80014ea <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80014e2:	69ba      	ldr	r2, [r7, #24]
 80014e4:	693b      	ldr	r3, [r7, #16]
 80014e6:	4313      	orrs	r3, r2
 80014e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80014ea:	4a32      	ldr	r2, [pc, #200]	; (80015b4 <HAL_GPIO_Init+0x334>)
 80014ec:	69bb      	ldr	r3, [r7, #24]
 80014ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014f0:	4b30      	ldr	r3, [pc, #192]	; (80015b4 <HAL_GPIO_Init+0x334>)
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	43db      	mvns	r3, r3
 80014fa:	69ba      	ldr	r2, [r7, #24]
 80014fc:	4013      	ands	r3, r2
 80014fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001508:	2b00      	cmp	r3, #0
 800150a:	d003      	beq.n	8001514 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800150c:	69ba      	ldr	r2, [r7, #24]
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	4313      	orrs	r3, r2
 8001512:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001514:	4a27      	ldr	r2, [pc, #156]	; (80015b4 <HAL_GPIO_Init+0x334>)
 8001516:	69bb      	ldr	r3, [r7, #24]
 8001518:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800151a:	4b26      	ldr	r3, [pc, #152]	; (80015b4 <HAL_GPIO_Init+0x334>)
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	43db      	mvns	r3, r3
 8001524:	69ba      	ldr	r2, [r7, #24]
 8001526:	4013      	ands	r3, r2
 8001528:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001532:	2b00      	cmp	r3, #0
 8001534:	d003      	beq.n	800153e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001536:	69ba      	ldr	r2, [r7, #24]
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	4313      	orrs	r3, r2
 800153c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800153e:	4a1d      	ldr	r2, [pc, #116]	; (80015b4 <HAL_GPIO_Init+0x334>)
 8001540:	69bb      	ldr	r3, [r7, #24]
 8001542:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001544:	4b1b      	ldr	r3, [pc, #108]	; (80015b4 <HAL_GPIO_Init+0x334>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	43db      	mvns	r3, r3
 800154e:	69ba      	ldr	r2, [r7, #24]
 8001550:	4013      	ands	r3, r2
 8001552:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800155c:	2b00      	cmp	r3, #0
 800155e:	d003      	beq.n	8001568 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001560:	69ba      	ldr	r2, [r7, #24]
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	4313      	orrs	r3, r2
 8001566:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001568:	4a12      	ldr	r2, [pc, #72]	; (80015b4 <HAL_GPIO_Init+0x334>)
 800156a:	69bb      	ldr	r3, [r7, #24]
 800156c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800156e:	69fb      	ldr	r3, [r7, #28]
 8001570:	3301      	adds	r3, #1
 8001572:	61fb      	str	r3, [r7, #28]
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	2b0f      	cmp	r3, #15
 8001578:	f67f ae90 	bls.w	800129c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800157c:	bf00      	nop
 800157e:	bf00      	nop
 8001580:	3724      	adds	r7, #36	; 0x24
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	40023800 	.word	0x40023800
 8001590:	40013800 	.word	0x40013800
 8001594:	40020000 	.word	0x40020000
 8001598:	40020400 	.word	0x40020400
 800159c:	40020800 	.word	0x40020800
 80015a0:	40020c00 	.word	0x40020c00
 80015a4:	40021000 	.word	0x40021000
 80015a8:	40021400 	.word	0x40021400
 80015ac:	40021800 	.word	0x40021800
 80015b0:	40021c00 	.word	0x40021c00
 80015b4:	40013c00 	.word	0x40013c00

080015b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	460b      	mov	r3, r1
 80015c2:	807b      	strh	r3, [r7, #2]
 80015c4:	4613      	mov	r3, r2
 80015c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015c8:	787b      	ldrb	r3, [r7, #1]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d003      	beq.n	80015d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015ce:	887a      	ldrh	r2, [r7, #2]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80015d4:	e003      	b.n	80015de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80015d6:	887b      	ldrh	r3, [r7, #2]
 80015d8:	041a      	lsls	r2, r3, #16
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	619a      	str	r2, [r3, #24]
}
 80015de:	bf00      	nop
 80015e0:	370c      	adds	r7, #12
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr
	...

080015ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b084      	sub	sp, #16
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d101      	bne.n	80015fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	e12b      	b.n	8001856 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001604:	b2db      	uxtb	r3, r3
 8001606:	2b00      	cmp	r3, #0
 8001608:	d106      	bne.n	8001618 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2200      	movs	r2, #0
 800160e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001612:	6878      	ldr	r0, [r7, #4]
 8001614:	f7ff fa64 	bl	8000ae0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2224      	movs	r2, #36	; 0x24
 800161c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f022 0201 	bic.w	r2, r2, #1
 800162e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800163e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800164e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001650:	f002 fc9e 	bl	8003f90 <HAL_RCC_GetPCLK1Freq>
 8001654:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	4a81      	ldr	r2, [pc, #516]	; (8001860 <HAL_I2C_Init+0x274>)
 800165c:	4293      	cmp	r3, r2
 800165e:	d807      	bhi.n	8001670 <HAL_I2C_Init+0x84>
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	4a80      	ldr	r2, [pc, #512]	; (8001864 <HAL_I2C_Init+0x278>)
 8001664:	4293      	cmp	r3, r2
 8001666:	bf94      	ite	ls
 8001668:	2301      	movls	r3, #1
 800166a:	2300      	movhi	r3, #0
 800166c:	b2db      	uxtb	r3, r3
 800166e:	e006      	b.n	800167e <HAL_I2C_Init+0x92>
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	4a7d      	ldr	r2, [pc, #500]	; (8001868 <HAL_I2C_Init+0x27c>)
 8001674:	4293      	cmp	r3, r2
 8001676:	bf94      	ite	ls
 8001678:	2301      	movls	r3, #1
 800167a:	2300      	movhi	r3, #0
 800167c:	b2db      	uxtb	r3, r3
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001682:	2301      	movs	r3, #1
 8001684:	e0e7      	b.n	8001856 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	4a78      	ldr	r2, [pc, #480]	; (800186c <HAL_I2C_Init+0x280>)
 800168a:	fba2 2303 	umull	r2, r3, r2, r3
 800168e:	0c9b      	lsrs	r3, r3, #18
 8001690:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	68ba      	ldr	r2, [r7, #8]
 80016a2:	430a      	orrs	r2, r1
 80016a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	6a1b      	ldr	r3, [r3, #32]
 80016ac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	4a6a      	ldr	r2, [pc, #424]	; (8001860 <HAL_I2C_Init+0x274>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d802      	bhi.n	80016c0 <HAL_I2C_Init+0xd4>
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	3301      	adds	r3, #1
 80016be:	e009      	b.n	80016d4 <HAL_I2C_Init+0xe8>
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80016c6:	fb02 f303 	mul.w	r3, r2, r3
 80016ca:	4a69      	ldr	r2, [pc, #420]	; (8001870 <HAL_I2C_Init+0x284>)
 80016cc:	fba2 2303 	umull	r2, r3, r2, r3
 80016d0:	099b      	lsrs	r3, r3, #6
 80016d2:	3301      	adds	r3, #1
 80016d4:	687a      	ldr	r2, [r7, #4]
 80016d6:	6812      	ldr	r2, [r2, #0]
 80016d8:	430b      	orrs	r3, r1
 80016da:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	69db      	ldr	r3, [r3, #28]
 80016e2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80016e6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	495c      	ldr	r1, [pc, #368]	; (8001860 <HAL_I2C_Init+0x274>)
 80016f0:	428b      	cmp	r3, r1
 80016f2:	d819      	bhi.n	8001728 <HAL_I2C_Init+0x13c>
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	1e59      	subs	r1, r3, #1
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	005b      	lsls	r3, r3, #1
 80016fe:	fbb1 f3f3 	udiv	r3, r1, r3
 8001702:	1c59      	adds	r1, r3, #1
 8001704:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001708:	400b      	ands	r3, r1
 800170a:	2b00      	cmp	r3, #0
 800170c:	d00a      	beq.n	8001724 <HAL_I2C_Init+0x138>
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	1e59      	subs	r1, r3, #1
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	005b      	lsls	r3, r3, #1
 8001718:	fbb1 f3f3 	udiv	r3, r1, r3
 800171c:	3301      	adds	r3, #1
 800171e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001722:	e051      	b.n	80017c8 <HAL_I2C_Init+0x1dc>
 8001724:	2304      	movs	r3, #4
 8001726:	e04f      	b.n	80017c8 <HAL_I2C_Init+0x1dc>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	689b      	ldr	r3, [r3, #8]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d111      	bne.n	8001754 <HAL_I2C_Init+0x168>
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	1e58      	subs	r0, r3, #1
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6859      	ldr	r1, [r3, #4]
 8001738:	460b      	mov	r3, r1
 800173a:	005b      	lsls	r3, r3, #1
 800173c:	440b      	add	r3, r1
 800173e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001742:	3301      	adds	r3, #1
 8001744:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001748:	2b00      	cmp	r3, #0
 800174a:	bf0c      	ite	eq
 800174c:	2301      	moveq	r3, #1
 800174e:	2300      	movne	r3, #0
 8001750:	b2db      	uxtb	r3, r3
 8001752:	e012      	b.n	800177a <HAL_I2C_Init+0x18e>
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	1e58      	subs	r0, r3, #1
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6859      	ldr	r1, [r3, #4]
 800175c:	460b      	mov	r3, r1
 800175e:	009b      	lsls	r3, r3, #2
 8001760:	440b      	add	r3, r1
 8001762:	0099      	lsls	r1, r3, #2
 8001764:	440b      	add	r3, r1
 8001766:	fbb0 f3f3 	udiv	r3, r0, r3
 800176a:	3301      	adds	r3, #1
 800176c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001770:	2b00      	cmp	r3, #0
 8001772:	bf0c      	ite	eq
 8001774:	2301      	moveq	r3, #1
 8001776:	2300      	movne	r3, #0
 8001778:	b2db      	uxtb	r3, r3
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <HAL_I2C_Init+0x196>
 800177e:	2301      	movs	r3, #1
 8001780:	e022      	b.n	80017c8 <HAL_I2C_Init+0x1dc>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	689b      	ldr	r3, [r3, #8]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d10e      	bne.n	80017a8 <HAL_I2C_Init+0x1bc>
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	1e58      	subs	r0, r3, #1
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6859      	ldr	r1, [r3, #4]
 8001792:	460b      	mov	r3, r1
 8001794:	005b      	lsls	r3, r3, #1
 8001796:	440b      	add	r3, r1
 8001798:	fbb0 f3f3 	udiv	r3, r0, r3
 800179c:	3301      	adds	r3, #1
 800179e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017a6:	e00f      	b.n	80017c8 <HAL_I2C_Init+0x1dc>
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	1e58      	subs	r0, r3, #1
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6859      	ldr	r1, [r3, #4]
 80017b0:	460b      	mov	r3, r1
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	440b      	add	r3, r1
 80017b6:	0099      	lsls	r1, r3, #2
 80017b8:	440b      	add	r3, r1
 80017ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80017be:	3301      	adds	r3, #1
 80017c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017c4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80017c8:	6879      	ldr	r1, [r7, #4]
 80017ca:	6809      	ldr	r1, [r1, #0]
 80017cc:	4313      	orrs	r3, r2
 80017ce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	69da      	ldr	r2, [r3, #28]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6a1b      	ldr	r3, [r3, #32]
 80017e2:	431a      	orrs	r2, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	430a      	orrs	r2, r1
 80017ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	689b      	ldr	r3, [r3, #8]
 80017f2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80017f6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80017fa:	687a      	ldr	r2, [r7, #4]
 80017fc:	6911      	ldr	r1, [r2, #16]
 80017fe:	687a      	ldr	r2, [r7, #4]
 8001800:	68d2      	ldr	r2, [r2, #12]
 8001802:	4311      	orrs	r1, r2
 8001804:	687a      	ldr	r2, [r7, #4]
 8001806:	6812      	ldr	r2, [r2, #0]
 8001808:	430b      	orrs	r3, r1
 800180a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	68db      	ldr	r3, [r3, #12]
 8001812:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	695a      	ldr	r2, [r3, #20]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	699b      	ldr	r3, [r3, #24]
 800181e:	431a      	orrs	r2, r3
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	430a      	orrs	r2, r1
 8001826:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f042 0201 	orr.w	r2, r2, #1
 8001836:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2200      	movs	r2, #0
 800183c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2220      	movs	r2, #32
 8001842:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2200      	movs	r2, #0
 800184a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2200      	movs	r2, #0
 8001850:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001854:	2300      	movs	r3, #0
}
 8001856:	4618      	mov	r0, r3
 8001858:	3710      	adds	r7, #16
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	000186a0 	.word	0x000186a0
 8001864:	001e847f 	.word	0x001e847f
 8001868:	003d08ff 	.word	0x003d08ff
 800186c:	431bde83 	.word	0x431bde83
 8001870:	10624dd3 	.word	0x10624dd3

08001874 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b088      	sub	sp, #32
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d101      	bne.n	8001886 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e128      	b.n	8001ad8 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800188c:	b2db      	uxtb	r3, r3
 800188e:	2b00      	cmp	r3, #0
 8001890:	d109      	bne.n	80018a6 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2200      	movs	r2, #0
 8001896:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	4a90      	ldr	r2, [pc, #576]	; (8001ae0 <HAL_I2S_Init+0x26c>)
 800189e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80018a0:	6878      	ldr	r0, [r7, #4]
 80018a2:	f7ff f965 	bl	8000b70 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2202      	movs	r2, #2
 80018aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	69db      	ldr	r3, [r3, #28]
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	6812      	ldr	r2, [r2, #0]
 80018b8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80018bc:	f023 030f 	bic.w	r3, r3, #15
 80018c0:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	2202      	movs	r2, #2
 80018c8:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	695b      	ldr	r3, [r3, #20]
 80018ce:	2b02      	cmp	r3, #2
 80018d0:	d060      	beq.n	8001994 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	68db      	ldr	r3, [r3, #12]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d102      	bne.n	80018e0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80018da:	2310      	movs	r3, #16
 80018dc:	617b      	str	r3, [r7, #20]
 80018de:	e001      	b.n	80018e4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80018e0:	2320      	movs	r3, #32
 80018e2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	2b20      	cmp	r3, #32
 80018ea:	d802      	bhi.n	80018f2 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	005b      	lsls	r3, r3, #1
 80018f0:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80018f2:	2001      	movs	r0, #1
 80018f4:	f002 fc42 	bl	800417c <HAL_RCCEx_GetPeriphCLKFreq>
 80018f8:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	691b      	ldr	r3, [r3, #16]
 80018fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001902:	d125      	bne.n	8001950 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d010      	beq.n	800192e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	68fa      	ldr	r2, [r7, #12]
 8001912:	fbb2 f2f3 	udiv	r2, r2, r3
 8001916:	4613      	mov	r3, r2
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	4413      	add	r3, r2
 800191c:	005b      	lsls	r3, r3, #1
 800191e:	461a      	mov	r2, r3
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	695b      	ldr	r3, [r3, #20]
 8001924:	fbb2 f3f3 	udiv	r3, r2, r3
 8001928:	3305      	adds	r3, #5
 800192a:	613b      	str	r3, [r7, #16]
 800192c:	e01f      	b.n	800196e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	00db      	lsls	r3, r3, #3
 8001932:	68fa      	ldr	r2, [r7, #12]
 8001934:	fbb2 f2f3 	udiv	r2, r2, r3
 8001938:	4613      	mov	r3, r2
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	4413      	add	r3, r2
 800193e:	005b      	lsls	r3, r3, #1
 8001940:	461a      	mov	r2, r3
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	695b      	ldr	r3, [r3, #20]
 8001946:	fbb2 f3f3 	udiv	r3, r2, r3
 800194a:	3305      	adds	r3, #5
 800194c:	613b      	str	r3, [r7, #16]
 800194e:	e00e      	b.n	800196e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001950:	68fa      	ldr	r2, [r7, #12]
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	fbb2 f2f3 	udiv	r2, r2, r3
 8001958:	4613      	mov	r3, r2
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	4413      	add	r3, r2
 800195e:	005b      	lsls	r3, r3, #1
 8001960:	461a      	mov	r2, r3
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	695b      	ldr	r3, [r3, #20]
 8001966:	fbb2 f3f3 	udiv	r3, r2, r3
 800196a:	3305      	adds	r3, #5
 800196c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	4a5c      	ldr	r2, [pc, #368]	; (8001ae4 <HAL_I2S_Init+0x270>)
 8001972:	fba2 2303 	umull	r2, r3, r2, r3
 8001976:	08db      	lsrs	r3, r3, #3
 8001978:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	f003 0301 	and.w	r3, r3, #1
 8001980:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8001982:	693a      	ldr	r2, [r7, #16]
 8001984:	69bb      	ldr	r3, [r7, #24]
 8001986:	1ad3      	subs	r3, r2, r3
 8001988:	085b      	lsrs	r3, r3, #1
 800198a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800198c:	69bb      	ldr	r3, [r7, #24]
 800198e:	021b      	lsls	r3, r3, #8
 8001990:	61bb      	str	r3, [r7, #24]
 8001992:	e003      	b.n	800199c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8001994:	2302      	movs	r3, #2
 8001996:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8001998:	2300      	movs	r3, #0
 800199a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800199c:	69fb      	ldr	r3, [r7, #28]
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d902      	bls.n	80019a8 <HAL_I2S_Init+0x134>
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	2bff      	cmp	r3, #255	; 0xff
 80019a6:	d907      	bls.n	80019b8 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ac:	f043 0210 	orr.w	r2, r3, #16
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	e08f      	b.n	8001ad8 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	691a      	ldr	r2, [r3, #16]
 80019bc:	69bb      	ldr	r3, [r7, #24]
 80019be:	ea42 0103 	orr.w	r1, r2, r3
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	69fa      	ldr	r2, [r7, #28]
 80019c8:	430a      	orrs	r2, r1
 80019ca:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	69db      	ldr	r3, [r3, #28]
 80019d2:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80019d6:	f023 030f 	bic.w	r3, r3, #15
 80019da:	687a      	ldr	r2, [r7, #4]
 80019dc:	6851      	ldr	r1, [r2, #4]
 80019de:	687a      	ldr	r2, [r7, #4]
 80019e0:	6892      	ldr	r2, [r2, #8]
 80019e2:	4311      	orrs	r1, r2
 80019e4:	687a      	ldr	r2, [r7, #4]
 80019e6:	68d2      	ldr	r2, [r2, #12]
 80019e8:	4311      	orrs	r1, r2
 80019ea:	687a      	ldr	r2, [r7, #4]
 80019ec:	6992      	ldr	r2, [r2, #24]
 80019ee:	430a      	orrs	r2, r1
 80019f0:	431a      	orrs	r2, r3
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80019fa:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6a1b      	ldr	r3, [r3, #32]
 8001a00:	2b01      	cmp	r3, #1
 8001a02:	d161      	bne.n	8001ac8 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	4a38      	ldr	r2, [pc, #224]	; (8001ae8 <HAL_I2S_Init+0x274>)
 8001a08:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4a37      	ldr	r2, [pc, #220]	; (8001aec <HAL_I2S_Init+0x278>)
 8001a10:	4293      	cmp	r3, r2
 8001a12:	d101      	bne.n	8001a18 <HAL_I2S_Init+0x1a4>
 8001a14:	4b36      	ldr	r3, [pc, #216]	; (8001af0 <HAL_I2S_Init+0x27c>)
 8001a16:	e001      	b.n	8001a1c <HAL_I2S_Init+0x1a8>
 8001a18:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001a1c:	69db      	ldr	r3, [r3, #28]
 8001a1e:	687a      	ldr	r2, [r7, #4]
 8001a20:	6812      	ldr	r2, [r2, #0]
 8001a22:	4932      	ldr	r1, [pc, #200]	; (8001aec <HAL_I2S_Init+0x278>)
 8001a24:	428a      	cmp	r2, r1
 8001a26:	d101      	bne.n	8001a2c <HAL_I2S_Init+0x1b8>
 8001a28:	4a31      	ldr	r2, [pc, #196]	; (8001af0 <HAL_I2S_Init+0x27c>)
 8001a2a:	e001      	b.n	8001a30 <HAL_I2S_Init+0x1bc>
 8001a2c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8001a30:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8001a34:	f023 030f 	bic.w	r3, r3, #15
 8001a38:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a2b      	ldr	r2, [pc, #172]	; (8001aec <HAL_I2S_Init+0x278>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d101      	bne.n	8001a48 <HAL_I2S_Init+0x1d4>
 8001a44:	4b2a      	ldr	r3, [pc, #168]	; (8001af0 <HAL_I2S_Init+0x27c>)
 8001a46:	e001      	b.n	8001a4c <HAL_I2S_Init+0x1d8>
 8001a48:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001a4c:	2202      	movs	r2, #2
 8001a4e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a25      	ldr	r2, [pc, #148]	; (8001aec <HAL_I2S_Init+0x278>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d101      	bne.n	8001a5e <HAL_I2S_Init+0x1ea>
 8001a5a:	4b25      	ldr	r3, [pc, #148]	; (8001af0 <HAL_I2S_Init+0x27c>)
 8001a5c:	e001      	b.n	8001a62 <HAL_I2S_Init+0x1ee>
 8001a5e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001a62:	69db      	ldr	r3, [r3, #28]
 8001a64:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001a6e:	d003      	beq.n	8001a78 <HAL_I2S_Init+0x204>
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d103      	bne.n	8001a80 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8001a78:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a7c:	613b      	str	r3, [r7, #16]
 8001a7e:	e001      	b.n	8001a84 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8001a80:	2300      	movs	r3, #0
 8001a82:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8001a84:	693b      	ldr	r3, [r7, #16]
 8001a86:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	68db      	ldr	r3, [r3, #12]
 8001a96:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	699b      	ldr	r3, [r3, #24]
 8001aa0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	b29a      	uxth	r2, r3
 8001aa6:	897b      	ldrh	r3, [r7, #10]
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	b29b      	uxth	r3, r3
 8001aac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001ab0:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a0d      	ldr	r2, [pc, #52]	; (8001aec <HAL_I2S_Init+0x278>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d101      	bne.n	8001ac0 <HAL_I2S_Init+0x24c>
 8001abc:	4b0c      	ldr	r3, [pc, #48]	; (8001af0 <HAL_I2S_Init+0x27c>)
 8001abe:	e001      	b.n	8001ac4 <HAL_I2S_Init+0x250>
 8001ac0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001ac4:	897a      	ldrh	r2, [r7, #10]
 8001ac6:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2200      	movs	r2, #0
 8001acc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8001ad6:	2300      	movs	r3, #0
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3720      	adds	r7, #32
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	08001beb 	.word	0x08001beb
 8001ae4:	cccccccd 	.word	0xcccccccd
 8001ae8:	08001d01 	.word	0x08001d01
 8001aec:	40003800 	.word	0x40003800
 8001af0:	40003400 	.word	0x40003400

08001af4 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8001afc:	bf00      	nop
 8001afe:	370c      	adds	r7, #12
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr

08001b08 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8001b10:	bf00      	nop
 8001b12:	370c      	adds	r7, #12
 8001b14:	46bd      	mov	sp, r7
 8001b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1a:	4770      	bx	lr

08001b1c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b083      	sub	sp, #12
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8001b24:	bf00      	nop
 8001b26:	370c      	adds	r7, #12
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b3c:	881a      	ldrh	r2, [r3, #0]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b48:	1c9a      	adds	r2, r3, #2
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b52:	b29b      	uxth	r3, r3
 8001b54:	3b01      	subs	r3, #1
 8001b56:	b29a      	uxth	r2, r3
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b60:	b29b      	uxth	r3, r3
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d10e      	bne.n	8001b84 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	685a      	ldr	r2, [r3, #4]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001b74:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2201      	movs	r2, #1
 8001b7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8001b7e:	6878      	ldr	r0, [r7, #4]
 8001b80:	f7ff ffb8 	bl	8001af4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8001b84:	bf00      	nop
 8001b86:	3708      	adds	r7, #8
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}

08001b8c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b082      	sub	sp, #8
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	68da      	ldr	r2, [r3, #12]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b9e:	b292      	uxth	r2, r2
 8001ba0:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ba6:	1c9a      	adds	r2, r3, #2
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8001bb0:	b29b      	uxth	r3, r3
 8001bb2:	3b01      	subs	r3, #1
 8001bb4:	b29a      	uxth	r2, r3
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8001bbe:	b29b      	uxth	r3, r3
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d10e      	bne.n	8001be2 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	685a      	ldr	r2, [r3, #4]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001bd2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8001bdc:	6878      	ldr	r0, [r7, #4]
 8001bde:	f7ff ff93 	bl	8001b08 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8001be2:	bf00      	nop
 8001be4:	3708      	adds	r7, #8
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}

08001bea <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8001bea:	b580      	push	{r7, lr}
 8001bec:	b086      	sub	sp, #24
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	2b04      	cmp	r3, #4
 8001c04:	d13a      	bne.n	8001c7c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	f003 0301 	and.w	r3, r3, #1
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d109      	bne.n	8001c24 <I2S_IRQHandler+0x3a>
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c1a:	2b40      	cmp	r3, #64	; 0x40
 8001c1c:	d102      	bne.n	8001c24 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8001c1e:	6878      	ldr	r0, [r7, #4]
 8001c20:	f7ff ffb4 	bl	8001b8c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c2a:	2b40      	cmp	r3, #64	; 0x40
 8001c2c:	d126      	bne.n	8001c7c <I2S_IRQHandler+0x92>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	f003 0320 	and.w	r3, r3, #32
 8001c38:	2b20      	cmp	r3, #32
 8001c3a:	d11f      	bne.n	8001c7c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	685a      	ldr	r2, [r3, #4]
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001c4a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	613b      	str	r3, [r7, #16]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	68db      	ldr	r3, [r3, #12]
 8001c56:	613b      	str	r3, [r7, #16]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	613b      	str	r3, [r7, #16]
 8001c60:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2201      	movs	r2, #1
 8001c66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c6e:	f043 0202 	orr.w	r2, r3, #2
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001c76:	6878      	ldr	r0, [r7, #4]
 8001c78:	f7ff ff50 	bl	8001b1c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	2b03      	cmp	r3, #3
 8001c86:	d136      	bne.n	8001cf6 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	f003 0302 	and.w	r3, r3, #2
 8001c8e:	2b02      	cmp	r3, #2
 8001c90:	d109      	bne.n	8001ca6 <I2S_IRQHandler+0xbc>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c9c:	2b80      	cmp	r3, #128	; 0x80
 8001c9e:	d102      	bne.n	8001ca6 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	f7ff ff45 	bl	8001b30 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	f003 0308 	and.w	r3, r3, #8
 8001cac:	2b08      	cmp	r3, #8
 8001cae:	d122      	bne.n	8001cf6 <I2S_IRQHandler+0x10c>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	f003 0320 	and.w	r3, r3, #32
 8001cba:	2b20      	cmp	r3, #32
 8001cbc:	d11b      	bne.n	8001cf6 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	685a      	ldr	r2, [r3, #4]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001ccc:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001cce:	2300      	movs	r3, #0
 8001cd0:	60fb      	str	r3, [r7, #12]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	60fb      	str	r3, [r7, #12]
 8001cda:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2201      	movs	r2, #1
 8001ce0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ce8:	f043 0204 	orr.w	r2, r3, #4
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001cf0:	6878      	ldr	r0, [r7, #4]
 8001cf2:	f7ff ff13 	bl	8001b1c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8001cf6:	bf00      	nop
 8001cf8:	3718      	adds	r7, #24
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
	...

08001d00 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b088      	sub	sp, #32
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a92      	ldr	r2, [pc, #584]	; (8001f60 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d101      	bne.n	8001d1e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8001d1a:	4b92      	ldr	r3, [pc, #584]	; (8001f64 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001d1c:	e001      	b.n	8001d22 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8001d1e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a8b      	ldr	r2, [pc, #556]	; (8001f60 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d101      	bne.n	8001d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8001d38:	4b8a      	ldr	r3, [pc, #552]	; (8001f64 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001d3a:	e001      	b.n	8001d40 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8001d3c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d4c:	d004      	beq.n	8001d58 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	f040 8099 	bne.w	8001e8a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8001d58:	69fb      	ldr	r3, [r7, #28]
 8001d5a:	f003 0302 	and.w	r3, r3, #2
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d107      	bne.n	8001d72 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d002      	beq.n	8001d72 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8001d6c:	6878      	ldr	r0, [r7, #4]
 8001d6e:	f000 f925 	bl	8001fbc <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8001d72:	69bb      	ldr	r3, [r7, #24]
 8001d74:	f003 0301 	and.w	r3, r3, #1
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d107      	bne.n	8001d8c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d002      	beq.n	8001d8c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f000 f9c8 	bl	800211c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8001d8c:	69bb      	ldr	r3, [r7, #24]
 8001d8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d92:	2b40      	cmp	r3, #64	; 0x40
 8001d94:	d13a      	bne.n	8001e0c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	f003 0320 	and.w	r3, r3, #32
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d035      	beq.n	8001e0c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a6e      	ldr	r2, [pc, #440]	; (8001f60 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d101      	bne.n	8001dae <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8001daa:	4b6e      	ldr	r3, [pc, #440]	; (8001f64 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001dac:	e001      	b.n	8001db2 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8001dae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001db2:	685a      	ldr	r2, [r3, #4]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4969      	ldr	r1, [pc, #420]	; (8001f60 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001dba:	428b      	cmp	r3, r1
 8001dbc:	d101      	bne.n	8001dc2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8001dbe:	4b69      	ldr	r3, [pc, #420]	; (8001f64 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001dc0:	e001      	b.n	8001dc6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8001dc2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001dc6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001dca:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	685a      	ldr	r2, [r3, #4]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001dda:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001ddc:	2300      	movs	r3, #0
 8001dde:	60fb      	str	r3, [r7, #12]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	68db      	ldr	r3, [r3, #12]
 8001de6:	60fb      	str	r3, [r7, #12]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	60fb      	str	r3, [r7, #12]
 8001df0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2201      	movs	r2, #1
 8001df6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dfe:	f043 0202 	orr.w	r2, r3, #2
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f7ff fe88 	bl	8001b1c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001e0c:	69fb      	ldr	r3, [r7, #28]
 8001e0e:	f003 0308 	and.w	r3, r3, #8
 8001e12:	2b08      	cmp	r3, #8
 8001e14:	f040 80c3 	bne.w	8001f9e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	f003 0320 	and.w	r3, r3, #32
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	f000 80bd 	beq.w	8001f9e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	685a      	ldr	r2, [r3, #4]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001e32:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a49      	ldr	r2, [pc, #292]	; (8001f60 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d101      	bne.n	8001e42 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8001e3e:	4b49      	ldr	r3, [pc, #292]	; (8001f64 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001e40:	e001      	b.n	8001e46 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8001e42:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001e46:	685a      	ldr	r2, [r3, #4]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4944      	ldr	r1, [pc, #272]	; (8001f60 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001e4e:	428b      	cmp	r3, r1
 8001e50:	d101      	bne.n	8001e56 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8001e52:	4b44      	ldr	r3, [pc, #272]	; (8001f64 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001e54:	e001      	b.n	8001e5a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8001e56:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001e5a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001e5e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001e60:	2300      	movs	r3, #0
 8001e62:	60bb      	str	r3, [r7, #8]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	60bb      	str	r3, [r7, #8]
 8001e6c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2201      	movs	r2, #1
 8001e72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e7a:	f043 0204 	orr.w	r2, r3, #4
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f7ff fe4a 	bl	8001b1c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001e88:	e089      	b.n	8001f9e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8001e8a:	69bb      	ldr	r3, [r7, #24]
 8001e8c:	f003 0302 	and.w	r3, r3, #2
 8001e90:	2b02      	cmp	r3, #2
 8001e92:	d107      	bne.n	8001ea4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d002      	beq.n	8001ea4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8001e9e:	6878      	ldr	r0, [r7, #4]
 8001ea0:	f000 f8be 	bl	8002020 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	f003 0301 	and.w	r3, r3, #1
 8001eaa:	2b01      	cmp	r3, #1
 8001eac:	d107      	bne.n	8001ebe <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d002      	beq.n	8001ebe <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8001eb8:	6878      	ldr	r0, [r7, #4]
 8001eba:	f000 f8fd 	bl	80020b8 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ec4:	2b40      	cmp	r3, #64	; 0x40
 8001ec6:	d12f      	bne.n	8001f28 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	f003 0320 	and.w	r3, r3, #32
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d02a      	beq.n	8001f28 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	685a      	ldr	r2, [r3, #4]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001ee0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a1e      	ldr	r2, [pc, #120]	; (8001f60 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d101      	bne.n	8001ef0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8001eec:	4b1d      	ldr	r3, [pc, #116]	; (8001f64 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001eee:	e001      	b.n	8001ef4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8001ef0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001ef4:	685a      	ldr	r2, [r3, #4]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4919      	ldr	r1, [pc, #100]	; (8001f60 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001efc:	428b      	cmp	r3, r1
 8001efe:	d101      	bne.n	8001f04 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8001f00:	4b18      	ldr	r3, [pc, #96]	; (8001f64 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001f02:	e001      	b.n	8001f08 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8001f04:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001f08:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001f0c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2201      	movs	r2, #1
 8001f12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f1a:	f043 0202 	orr.w	r2, r3, #2
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f7ff fdfa 	bl	8001b1c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8001f28:	69bb      	ldr	r3, [r7, #24]
 8001f2a:	f003 0308 	and.w	r3, r3, #8
 8001f2e:	2b08      	cmp	r3, #8
 8001f30:	d136      	bne.n	8001fa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	f003 0320 	and.w	r3, r3, #32
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d031      	beq.n	8001fa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a07      	ldr	r2, [pc, #28]	; (8001f60 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d101      	bne.n	8001f4a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8001f46:	4b07      	ldr	r3, [pc, #28]	; (8001f64 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001f48:	e001      	b.n	8001f4e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8001f4a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001f4e:	685a      	ldr	r2, [r3, #4]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4902      	ldr	r1, [pc, #8]	; (8001f60 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001f56:	428b      	cmp	r3, r1
 8001f58:	d106      	bne.n	8001f68 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8001f5a:	4b02      	ldr	r3, [pc, #8]	; (8001f64 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001f5c:	e006      	b.n	8001f6c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8001f5e:	bf00      	nop
 8001f60:	40003800 	.word	0x40003800
 8001f64:	40003400 	.word	0x40003400
 8001f68:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001f6c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001f70:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	685a      	ldr	r2, [r3, #4]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001f80:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2201      	movs	r2, #1
 8001f86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f8e:	f043 0204 	orr.w	r2, r3, #4
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001f96:	6878      	ldr	r0, [r7, #4]
 8001f98:	f7ff fdc0 	bl	8001b1c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8001f9c:	e000      	b.n	8001fa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001f9e:	bf00      	nop
}
 8001fa0:	bf00      	nop
 8001fa2:	3720      	adds	r7, #32
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8001fb0:	bf00      	nop
 8001fb2:	370c      	adds	r7, #12
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr

08001fbc <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fc8:	1c99      	adds	r1, r3, #2
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	6251      	str	r1, [r2, #36]	; 0x24
 8001fce:	881a      	ldrh	r2, [r3, #0]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fda:	b29b      	uxth	r3, r3
 8001fdc:	3b01      	subs	r3, #1
 8001fde:	b29a      	uxth	r2, r3
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fe8:	b29b      	uxth	r3, r3
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d113      	bne.n	8002016 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	685a      	ldr	r2, [r3, #4]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001ffc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002002:	b29b      	uxth	r3, r3
 8002004:	2b00      	cmp	r3, #0
 8002006:	d106      	bne.n	8002016 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2201      	movs	r2, #1
 800200c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002010:	6878      	ldr	r0, [r7, #4]
 8002012:	f7ff ffc9 	bl	8001fa8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002016:	bf00      	nop
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
	...

08002020 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800202c:	1c99      	adds	r1, r3, #2
 800202e:	687a      	ldr	r2, [r7, #4]
 8002030:	6251      	str	r1, [r2, #36]	; 0x24
 8002032:	8819      	ldrh	r1, [r3, #0]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a1d      	ldr	r2, [pc, #116]	; (80020b0 <I2SEx_TxISR_I2SExt+0x90>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d101      	bne.n	8002042 <I2SEx_TxISR_I2SExt+0x22>
 800203e:	4b1d      	ldr	r3, [pc, #116]	; (80020b4 <I2SEx_TxISR_I2SExt+0x94>)
 8002040:	e001      	b.n	8002046 <I2SEx_TxISR_I2SExt+0x26>
 8002042:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002046:	460a      	mov	r2, r1
 8002048:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800204e:	b29b      	uxth	r3, r3
 8002050:	3b01      	subs	r3, #1
 8002052:	b29a      	uxth	r2, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800205c:	b29b      	uxth	r3, r3
 800205e:	2b00      	cmp	r3, #0
 8002060:	d121      	bne.n	80020a6 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a12      	ldr	r2, [pc, #72]	; (80020b0 <I2SEx_TxISR_I2SExt+0x90>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d101      	bne.n	8002070 <I2SEx_TxISR_I2SExt+0x50>
 800206c:	4b11      	ldr	r3, [pc, #68]	; (80020b4 <I2SEx_TxISR_I2SExt+0x94>)
 800206e:	e001      	b.n	8002074 <I2SEx_TxISR_I2SExt+0x54>
 8002070:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002074:	685a      	ldr	r2, [r3, #4]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	490d      	ldr	r1, [pc, #52]	; (80020b0 <I2SEx_TxISR_I2SExt+0x90>)
 800207c:	428b      	cmp	r3, r1
 800207e:	d101      	bne.n	8002084 <I2SEx_TxISR_I2SExt+0x64>
 8002080:	4b0c      	ldr	r3, [pc, #48]	; (80020b4 <I2SEx_TxISR_I2SExt+0x94>)
 8002082:	e001      	b.n	8002088 <I2SEx_TxISR_I2SExt+0x68>
 8002084:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002088:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800208c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002092:	b29b      	uxth	r3, r3
 8002094:	2b00      	cmp	r3, #0
 8002096:	d106      	bne.n	80020a6 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2201      	movs	r2, #1
 800209c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	f7ff ff81 	bl	8001fa8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80020a6:	bf00      	nop
 80020a8:	3708      	adds	r7, #8
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	40003800 	.word	0x40003800
 80020b4:	40003400 	.word	0x40003400

080020b8 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	68d8      	ldr	r0, [r3, #12]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ca:	1c99      	adds	r1, r3, #2
 80020cc:	687a      	ldr	r2, [r7, #4]
 80020ce:	62d1      	str	r1, [r2, #44]	; 0x2c
 80020d0:	b282      	uxth	r2, r0
 80020d2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80020d8:	b29b      	uxth	r3, r3
 80020da:	3b01      	subs	r3, #1
 80020dc:	b29a      	uxth	r2, r3
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80020e6:	b29b      	uxth	r3, r3
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d113      	bne.n	8002114 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	685a      	ldr	r2, [r3, #4]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80020fa:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002100:	b29b      	uxth	r3, r3
 8002102:	2b00      	cmp	r3, #0
 8002104:	d106      	bne.n	8002114 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2201      	movs	r2, #1
 800210a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f7ff ff4a 	bl	8001fa8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002114:	bf00      	nop
 8002116:	3708      	adds	r7, #8
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}

0800211c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a20      	ldr	r2, [pc, #128]	; (80021ac <I2SEx_RxISR_I2SExt+0x90>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d101      	bne.n	8002132 <I2SEx_RxISR_I2SExt+0x16>
 800212e:	4b20      	ldr	r3, [pc, #128]	; (80021b0 <I2SEx_RxISR_I2SExt+0x94>)
 8002130:	e001      	b.n	8002136 <I2SEx_RxISR_I2SExt+0x1a>
 8002132:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002136:	68d8      	ldr	r0, [r3, #12]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800213c:	1c99      	adds	r1, r3, #2
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	62d1      	str	r1, [r2, #44]	; 0x2c
 8002142:	b282      	uxth	r2, r0
 8002144:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800214a:	b29b      	uxth	r3, r3
 800214c:	3b01      	subs	r3, #1
 800214e:	b29a      	uxth	r2, r3
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002158:	b29b      	uxth	r3, r3
 800215a:	2b00      	cmp	r3, #0
 800215c:	d121      	bne.n	80021a2 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a12      	ldr	r2, [pc, #72]	; (80021ac <I2SEx_RxISR_I2SExt+0x90>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d101      	bne.n	800216c <I2SEx_RxISR_I2SExt+0x50>
 8002168:	4b11      	ldr	r3, [pc, #68]	; (80021b0 <I2SEx_RxISR_I2SExt+0x94>)
 800216a:	e001      	b.n	8002170 <I2SEx_RxISR_I2SExt+0x54>
 800216c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002170:	685a      	ldr	r2, [r3, #4]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	490d      	ldr	r1, [pc, #52]	; (80021ac <I2SEx_RxISR_I2SExt+0x90>)
 8002178:	428b      	cmp	r3, r1
 800217a:	d101      	bne.n	8002180 <I2SEx_RxISR_I2SExt+0x64>
 800217c:	4b0c      	ldr	r3, [pc, #48]	; (80021b0 <I2SEx_RxISR_I2SExt+0x94>)
 800217e:	e001      	b.n	8002184 <I2SEx_RxISR_I2SExt+0x68>
 8002180:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002184:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002188:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800218e:	b29b      	uxth	r3, r3
 8002190:	2b00      	cmp	r3, #0
 8002192:	d106      	bne.n	80021a2 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2201      	movs	r2, #1
 8002198:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800219c:	6878      	ldr	r0, [r7, #4]
 800219e:	f7ff ff03 	bl	8001fa8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80021a2:	bf00      	nop
 80021a4:	3708      	adds	r7, #8
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	40003800 	.word	0x40003800
 80021b0:	40003400 	.word	0x40003400

080021b4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80021b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021b6:	b08f      	sub	sp, #60	; 0x3c
 80021b8:	af0a      	add	r7, sp, #40	; 0x28
 80021ba:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d101      	bne.n	80021c6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e10f      	b.n	80023e6 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d106      	bne.n	80021e6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2200      	movs	r2, #0
 80021dc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80021e0:	6878      	ldr	r0, [r7, #4]
 80021e2:	f006 fa03 	bl	80085ec <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2203      	movs	r2, #3
 80021ea:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d102      	bne.n	8002200 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4618      	mov	r0, r3
 8002206:	f002 fcea 	bl	8004bde <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	603b      	str	r3, [r7, #0]
 8002210:	687e      	ldr	r6, [r7, #4]
 8002212:	466d      	mov	r5, sp
 8002214:	f106 0410 	add.w	r4, r6, #16
 8002218:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800221a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800221c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800221e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002220:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002224:	e885 0003 	stmia.w	r5, {r0, r1}
 8002228:	1d33      	adds	r3, r6, #4
 800222a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800222c:	6838      	ldr	r0, [r7, #0]
 800222e:	f002 fbc1 	bl	80049b4 <USB_CoreInit>
 8002232:	4603      	mov	r3, r0
 8002234:	2b00      	cmp	r3, #0
 8002236:	d005      	beq.n	8002244 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2202      	movs	r2, #2
 800223c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002240:	2301      	movs	r3, #1
 8002242:	e0d0      	b.n	80023e6 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	2100      	movs	r1, #0
 800224a:	4618      	mov	r0, r3
 800224c:	f002 fcd8 	bl	8004c00 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002250:	2300      	movs	r3, #0
 8002252:	73fb      	strb	r3, [r7, #15]
 8002254:	e04a      	b.n	80022ec <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002256:	7bfa      	ldrb	r2, [r7, #15]
 8002258:	6879      	ldr	r1, [r7, #4]
 800225a:	4613      	mov	r3, r2
 800225c:	00db      	lsls	r3, r3, #3
 800225e:	4413      	add	r3, r2
 8002260:	009b      	lsls	r3, r3, #2
 8002262:	440b      	add	r3, r1
 8002264:	333d      	adds	r3, #61	; 0x3d
 8002266:	2201      	movs	r2, #1
 8002268:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800226a:	7bfa      	ldrb	r2, [r7, #15]
 800226c:	6879      	ldr	r1, [r7, #4]
 800226e:	4613      	mov	r3, r2
 8002270:	00db      	lsls	r3, r3, #3
 8002272:	4413      	add	r3, r2
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	440b      	add	r3, r1
 8002278:	333c      	adds	r3, #60	; 0x3c
 800227a:	7bfa      	ldrb	r2, [r7, #15]
 800227c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800227e:	7bfa      	ldrb	r2, [r7, #15]
 8002280:	7bfb      	ldrb	r3, [r7, #15]
 8002282:	b298      	uxth	r0, r3
 8002284:	6879      	ldr	r1, [r7, #4]
 8002286:	4613      	mov	r3, r2
 8002288:	00db      	lsls	r3, r3, #3
 800228a:	4413      	add	r3, r2
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	440b      	add	r3, r1
 8002290:	3344      	adds	r3, #68	; 0x44
 8002292:	4602      	mov	r2, r0
 8002294:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002296:	7bfa      	ldrb	r2, [r7, #15]
 8002298:	6879      	ldr	r1, [r7, #4]
 800229a:	4613      	mov	r3, r2
 800229c:	00db      	lsls	r3, r3, #3
 800229e:	4413      	add	r3, r2
 80022a0:	009b      	lsls	r3, r3, #2
 80022a2:	440b      	add	r3, r1
 80022a4:	3340      	adds	r3, #64	; 0x40
 80022a6:	2200      	movs	r2, #0
 80022a8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80022aa:	7bfa      	ldrb	r2, [r7, #15]
 80022ac:	6879      	ldr	r1, [r7, #4]
 80022ae:	4613      	mov	r3, r2
 80022b0:	00db      	lsls	r3, r3, #3
 80022b2:	4413      	add	r3, r2
 80022b4:	009b      	lsls	r3, r3, #2
 80022b6:	440b      	add	r3, r1
 80022b8:	3348      	adds	r3, #72	; 0x48
 80022ba:	2200      	movs	r2, #0
 80022bc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80022be:	7bfa      	ldrb	r2, [r7, #15]
 80022c0:	6879      	ldr	r1, [r7, #4]
 80022c2:	4613      	mov	r3, r2
 80022c4:	00db      	lsls	r3, r3, #3
 80022c6:	4413      	add	r3, r2
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	440b      	add	r3, r1
 80022cc:	334c      	adds	r3, #76	; 0x4c
 80022ce:	2200      	movs	r2, #0
 80022d0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80022d2:	7bfa      	ldrb	r2, [r7, #15]
 80022d4:	6879      	ldr	r1, [r7, #4]
 80022d6:	4613      	mov	r3, r2
 80022d8:	00db      	lsls	r3, r3, #3
 80022da:	4413      	add	r3, r2
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	440b      	add	r3, r1
 80022e0:	3354      	adds	r3, #84	; 0x54
 80022e2:	2200      	movs	r2, #0
 80022e4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022e6:	7bfb      	ldrb	r3, [r7, #15]
 80022e8:	3301      	adds	r3, #1
 80022ea:	73fb      	strb	r3, [r7, #15]
 80022ec:	7bfa      	ldrb	r2, [r7, #15]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	429a      	cmp	r2, r3
 80022f4:	d3af      	bcc.n	8002256 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022f6:	2300      	movs	r3, #0
 80022f8:	73fb      	strb	r3, [r7, #15]
 80022fa:	e044      	b.n	8002386 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80022fc:	7bfa      	ldrb	r2, [r7, #15]
 80022fe:	6879      	ldr	r1, [r7, #4]
 8002300:	4613      	mov	r3, r2
 8002302:	00db      	lsls	r3, r3, #3
 8002304:	4413      	add	r3, r2
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	440b      	add	r3, r1
 800230a:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800230e:	2200      	movs	r2, #0
 8002310:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002312:	7bfa      	ldrb	r2, [r7, #15]
 8002314:	6879      	ldr	r1, [r7, #4]
 8002316:	4613      	mov	r3, r2
 8002318:	00db      	lsls	r3, r3, #3
 800231a:	4413      	add	r3, r2
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	440b      	add	r3, r1
 8002320:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002324:	7bfa      	ldrb	r2, [r7, #15]
 8002326:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002328:	7bfa      	ldrb	r2, [r7, #15]
 800232a:	6879      	ldr	r1, [r7, #4]
 800232c:	4613      	mov	r3, r2
 800232e:	00db      	lsls	r3, r3, #3
 8002330:	4413      	add	r3, r2
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	440b      	add	r3, r1
 8002336:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800233a:	2200      	movs	r2, #0
 800233c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800233e:	7bfa      	ldrb	r2, [r7, #15]
 8002340:	6879      	ldr	r1, [r7, #4]
 8002342:	4613      	mov	r3, r2
 8002344:	00db      	lsls	r3, r3, #3
 8002346:	4413      	add	r3, r2
 8002348:	009b      	lsls	r3, r3, #2
 800234a:	440b      	add	r3, r1
 800234c:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002350:	2200      	movs	r2, #0
 8002352:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002354:	7bfa      	ldrb	r2, [r7, #15]
 8002356:	6879      	ldr	r1, [r7, #4]
 8002358:	4613      	mov	r3, r2
 800235a:	00db      	lsls	r3, r3, #3
 800235c:	4413      	add	r3, r2
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	440b      	add	r3, r1
 8002362:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002366:	2200      	movs	r2, #0
 8002368:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800236a:	7bfa      	ldrb	r2, [r7, #15]
 800236c:	6879      	ldr	r1, [r7, #4]
 800236e:	4613      	mov	r3, r2
 8002370:	00db      	lsls	r3, r3, #3
 8002372:	4413      	add	r3, r2
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	440b      	add	r3, r1
 8002378:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800237c:	2200      	movs	r2, #0
 800237e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002380:	7bfb      	ldrb	r3, [r7, #15]
 8002382:	3301      	adds	r3, #1
 8002384:	73fb      	strb	r3, [r7, #15]
 8002386:	7bfa      	ldrb	r2, [r7, #15]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	429a      	cmp	r2, r3
 800238e:	d3b5      	bcc.n	80022fc <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	603b      	str	r3, [r7, #0]
 8002396:	687e      	ldr	r6, [r7, #4]
 8002398:	466d      	mov	r5, sp
 800239a:	f106 0410 	add.w	r4, r6, #16
 800239e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023a6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80023aa:	e885 0003 	stmia.w	r5, {r0, r1}
 80023ae:	1d33      	adds	r3, r6, #4
 80023b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023b2:	6838      	ldr	r0, [r7, #0]
 80023b4:	f002 fc70 	bl	8004c98 <USB_DevInit>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d005      	beq.n	80023ca <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2202      	movs	r2, #2
 80023c2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e00d      	b.n	80023e6 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2201      	movs	r2, #1
 80023d6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4618      	mov	r0, r3
 80023e0:	f003 fdbf 	bl	8005f62 <USB_DevDisconnect>

  return HAL_OK;
 80023e4:	2300      	movs	r3, #0
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	3714      	adds	r7, #20
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bdf0      	pop	{r4, r5, r6, r7, pc}

080023ee <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80023ee:	b580      	push	{r7, lr}
 80023f0:	b084      	sub	sp, #16
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002402:	2b01      	cmp	r3, #1
 8002404:	d101      	bne.n	800240a <HAL_PCD_Start+0x1c>
 8002406:	2302      	movs	r3, #2
 8002408:	e020      	b.n	800244c <HAL_PCD_Start+0x5e>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2201      	movs	r2, #1
 800240e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002416:	2b01      	cmp	r3, #1
 8002418:	d109      	bne.n	800242e <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800241e:	2b01      	cmp	r3, #1
 8002420:	d005      	beq.n	800242e <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002426:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4618      	mov	r0, r3
 8002434:	f002 fbc2 	bl	8004bbc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4618      	mov	r0, r3
 800243e:	f003 fd6f 	bl	8005f20 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2200      	movs	r2, #0
 8002446:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800244a:	2300      	movs	r3, #0
}
 800244c:	4618      	mov	r0, r3
 800244e:	3710      	adds	r7, #16
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}

08002454 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002454:	b590      	push	{r4, r7, lr}
 8002456:	b08d      	sub	sp, #52	; 0x34
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002462:	6a3b      	ldr	r3, [r7, #32]
 8002464:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4618      	mov	r0, r3
 800246c:	f003 fe2d 	bl	80060ca <USB_GetMode>
 8002470:	4603      	mov	r3, r0
 8002472:	2b00      	cmp	r3, #0
 8002474:	f040 848a 	bne.w	8002d8c <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4618      	mov	r0, r3
 800247e:	f003 fd91 	bl	8005fa4 <USB_ReadInterrupts>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	f000 8480 	beq.w	8002d8a <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	0a1b      	lsrs	r3, r3, #8
 8002494:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4618      	mov	r0, r3
 80024a4:	f003 fd7e 	bl	8005fa4 <USB_ReadInterrupts>
 80024a8:	4603      	mov	r3, r0
 80024aa:	f003 0302 	and.w	r3, r3, #2
 80024ae:	2b02      	cmp	r3, #2
 80024b0:	d107      	bne.n	80024c2 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	695a      	ldr	r2, [r3, #20]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f002 0202 	and.w	r2, r2, #2
 80024c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4618      	mov	r0, r3
 80024c8:	f003 fd6c 	bl	8005fa4 <USB_ReadInterrupts>
 80024cc:	4603      	mov	r3, r0
 80024ce:	f003 0310 	and.w	r3, r3, #16
 80024d2:	2b10      	cmp	r3, #16
 80024d4:	d161      	bne.n	800259a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	699a      	ldr	r2, [r3, #24]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f022 0210 	bic.w	r2, r2, #16
 80024e4:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80024e6:	6a3b      	ldr	r3, [r7, #32]
 80024e8:	6a1b      	ldr	r3, [r3, #32]
 80024ea:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80024ec:	69bb      	ldr	r3, [r7, #24]
 80024ee:	f003 020f 	and.w	r2, r3, #15
 80024f2:	4613      	mov	r3, r2
 80024f4:	00db      	lsls	r3, r3, #3
 80024f6:	4413      	add	r3, r2
 80024f8:	009b      	lsls	r3, r3, #2
 80024fa:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	4413      	add	r3, r2
 8002502:	3304      	adds	r3, #4
 8002504:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002506:	69bb      	ldr	r3, [r7, #24]
 8002508:	0c5b      	lsrs	r3, r3, #17
 800250a:	f003 030f 	and.w	r3, r3, #15
 800250e:	2b02      	cmp	r3, #2
 8002510:	d124      	bne.n	800255c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002512:	69ba      	ldr	r2, [r7, #24]
 8002514:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002518:	4013      	ands	r3, r2
 800251a:	2b00      	cmp	r3, #0
 800251c:	d035      	beq.n	800258a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002522:	69bb      	ldr	r3, [r7, #24]
 8002524:	091b      	lsrs	r3, r3, #4
 8002526:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002528:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800252c:	b29b      	uxth	r3, r3
 800252e:	461a      	mov	r2, r3
 8002530:	6a38      	ldr	r0, [r7, #32]
 8002532:	f003 fba3 	bl	8005c7c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	691a      	ldr	r2, [r3, #16]
 800253a:	69bb      	ldr	r3, [r7, #24]
 800253c:	091b      	lsrs	r3, r3, #4
 800253e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002542:	441a      	add	r2, r3
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	6a1a      	ldr	r2, [r3, #32]
 800254c:	69bb      	ldr	r3, [r7, #24]
 800254e:	091b      	lsrs	r3, r3, #4
 8002550:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002554:	441a      	add	r2, r3
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	621a      	str	r2, [r3, #32]
 800255a:	e016      	b.n	800258a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800255c:	69bb      	ldr	r3, [r7, #24]
 800255e:	0c5b      	lsrs	r3, r3, #17
 8002560:	f003 030f 	and.w	r3, r3, #15
 8002564:	2b06      	cmp	r3, #6
 8002566:	d110      	bne.n	800258a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800256e:	2208      	movs	r2, #8
 8002570:	4619      	mov	r1, r3
 8002572:	6a38      	ldr	r0, [r7, #32]
 8002574:	f003 fb82 	bl	8005c7c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	6a1a      	ldr	r2, [r3, #32]
 800257c:	69bb      	ldr	r3, [r7, #24]
 800257e:	091b      	lsrs	r3, r3, #4
 8002580:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002584:	441a      	add	r2, r3
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	699a      	ldr	r2, [r3, #24]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f042 0210 	orr.w	r2, r2, #16
 8002598:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4618      	mov	r0, r3
 80025a0:	f003 fd00 	bl	8005fa4 <USB_ReadInterrupts>
 80025a4:	4603      	mov	r3, r0
 80025a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80025aa:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80025ae:	f040 80a7 	bne.w	8002700 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80025b2:	2300      	movs	r3, #0
 80025b4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4618      	mov	r0, r3
 80025bc:	f003 fd05 	bl	8005fca <USB_ReadDevAllOutEpInterrupt>
 80025c0:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80025c2:	e099      	b.n	80026f8 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80025c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025c6:	f003 0301 	and.w	r3, r3, #1
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	f000 808e 	beq.w	80026ec <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025d6:	b2d2      	uxtb	r2, r2
 80025d8:	4611      	mov	r1, r2
 80025da:	4618      	mov	r0, r3
 80025dc:	f003 fd29 	bl	8006032 <USB_ReadDevOutEPInterrupt>
 80025e0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	f003 0301 	and.w	r3, r3, #1
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d00c      	beq.n	8002606 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80025ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ee:	015a      	lsls	r2, r3, #5
 80025f0:	69fb      	ldr	r3, [r7, #28]
 80025f2:	4413      	add	r3, r2
 80025f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80025f8:	461a      	mov	r2, r3
 80025fa:	2301      	movs	r3, #1
 80025fc:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80025fe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002600:	6878      	ldr	r0, [r7, #4]
 8002602:	f000 fec3 	bl	800338c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002606:	693b      	ldr	r3, [r7, #16]
 8002608:	f003 0308 	and.w	r3, r3, #8
 800260c:	2b00      	cmp	r3, #0
 800260e:	d00c      	beq.n	800262a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002612:	015a      	lsls	r2, r3, #5
 8002614:	69fb      	ldr	r3, [r7, #28]
 8002616:	4413      	add	r3, r2
 8002618:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800261c:	461a      	mov	r2, r3
 800261e:	2308      	movs	r3, #8
 8002620:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002622:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002624:	6878      	ldr	r0, [r7, #4]
 8002626:	f000 ff99 	bl	800355c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	f003 0310 	and.w	r3, r3, #16
 8002630:	2b00      	cmp	r3, #0
 8002632:	d008      	beq.n	8002646 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002636:	015a      	lsls	r2, r3, #5
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	4413      	add	r3, r2
 800263c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002640:	461a      	mov	r2, r3
 8002642:	2310      	movs	r3, #16
 8002644:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	f003 0302 	and.w	r3, r3, #2
 800264c:	2b00      	cmp	r3, #0
 800264e:	d030      	beq.n	80026b2 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002650:	6a3b      	ldr	r3, [r7, #32]
 8002652:	695b      	ldr	r3, [r3, #20]
 8002654:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002658:	2b80      	cmp	r3, #128	; 0x80
 800265a:	d109      	bne.n	8002670 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	69fa      	ldr	r2, [r7, #28]
 8002666:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800266a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800266e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002670:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002672:	4613      	mov	r3, r2
 8002674:	00db      	lsls	r3, r3, #3
 8002676:	4413      	add	r3, r2
 8002678:	009b      	lsls	r3, r3, #2
 800267a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	4413      	add	r3, r2
 8002682:	3304      	adds	r3, #4
 8002684:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	78db      	ldrb	r3, [r3, #3]
 800268a:	2b01      	cmp	r3, #1
 800268c:	d108      	bne.n	80026a0 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	2200      	movs	r2, #0
 8002692:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002696:	b2db      	uxtb	r3, r3
 8002698:	4619      	mov	r1, r3
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	f006 f8ba 	bl	8008814 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80026a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a2:	015a      	lsls	r2, r3, #5
 80026a4:	69fb      	ldr	r3, [r7, #28]
 80026a6:	4413      	add	r3, r2
 80026a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80026ac:	461a      	mov	r2, r3
 80026ae:	2302      	movs	r3, #2
 80026b0:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	f003 0320 	and.w	r3, r3, #32
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d008      	beq.n	80026ce <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80026bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026be:	015a      	lsls	r2, r3, #5
 80026c0:	69fb      	ldr	r3, [r7, #28]
 80026c2:	4413      	add	r3, r2
 80026c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80026c8:	461a      	mov	r2, r3
 80026ca:	2320      	movs	r3, #32
 80026cc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d009      	beq.n	80026ec <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80026d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026da:	015a      	lsls	r2, r3, #5
 80026dc:	69fb      	ldr	r3, [r7, #28]
 80026de:	4413      	add	r3, r2
 80026e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80026e4:	461a      	mov	r2, r3
 80026e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80026ea:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80026ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ee:	3301      	adds	r3, #1
 80026f0:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80026f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026f4:	085b      	lsrs	r3, r3, #1
 80026f6:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80026f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	f47f af62 	bne.w	80025c4 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4618      	mov	r0, r3
 8002706:	f003 fc4d 	bl	8005fa4 <USB_ReadInterrupts>
 800270a:	4603      	mov	r3, r0
 800270c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002710:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002714:	f040 80db 	bne.w	80028ce <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4618      	mov	r0, r3
 800271e:	f003 fc6e 	bl	8005ffe <USB_ReadDevAllInEpInterrupt>
 8002722:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8002724:	2300      	movs	r3, #0
 8002726:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8002728:	e0cd      	b.n	80028c6 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800272a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800272c:	f003 0301 	and.w	r3, r3, #1
 8002730:	2b00      	cmp	r3, #0
 8002732:	f000 80c2 	beq.w	80028ba <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800273c:	b2d2      	uxtb	r2, r2
 800273e:	4611      	mov	r1, r2
 8002740:	4618      	mov	r0, r3
 8002742:	f003 fc94 	bl	800606e <USB_ReadDevInEPInterrupt>
 8002746:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	f003 0301 	and.w	r3, r3, #1
 800274e:	2b00      	cmp	r3, #0
 8002750:	d057      	beq.n	8002802 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002754:	f003 030f 	and.w	r3, r3, #15
 8002758:	2201      	movs	r2, #1
 800275a:	fa02 f303 	lsl.w	r3, r2, r3
 800275e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002766:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	43db      	mvns	r3, r3
 800276c:	69f9      	ldr	r1, [r7, #28]
 800276e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002772:	4013      	ands	r3, r2
 8002774:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002778:	015a      	lsls	r2, r3, #5
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	4413      	add	r3, r2
 800277e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002782:	461a      	mov	r2, r3
 8002784:	2301      	movs	r3, #1
 8002786:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	691b      	ldr	r3, [r3, #16]
 800278c:	2b01      	cmp	r3, #1
 800278e:	d132      	bne.n	80027f6 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002790:	6879      	ldr	r1, [r7, #4]
 8002792:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002794:	4613      	mov	r3, r2
 8002796:	00db      	lsls	r3, r3, #3
 8002798:	4413      	add	r3, r2
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	440b      	add	r3, r1
 800279e:	334c      	adds	r3, #76	; 0x4c
 80027a0:	6819      	ldr	r1, [r3, #0]
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027a6:	4613      	mov	r3, r2
 80027a8:	00db      	lsls	r3, r3, #3
 80027aa:	4413      	add	r3, r2
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	4403      	add	r3, r0
 80027b0:	3348      	adds	r3, #72	; 0x48
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4419      	add	r1, r3
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027ba:	4613      	mov	r3, r2
 80027bc:	00db      	lsls	r3, r3, #3
 80027be:	4413      	add	r3, r2
 80027c0:	009b      	lsls	r3, r3, #2
 80027c2:	4403      	add	r3, r0
 80027c4:	334c      	adds	r3, #76	; 0x4c
 80027c6:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80027c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d113      	bne.n	80027f6 <HAL_PCD_IRQHandler+0x3a2>
 80027ce:	6879      	ldr	r1, [r7, #4]
 80027d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027d2:	4613      	mov	r3, r2
 80027d4:	00db      	lsls	r3, r3, #3
 80027d6:	4413      	add	r3, r2
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	440b      	add	r3, r1
 80027dc:	3354      	adds	r3, #84	; 0x54
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d108      	bne.n	80027f6 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6818      	ldr	r0, [r3, #0]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80027ee:	461a      	mov	r2, r3
 80027f0:	2101      	movs	r1, #1
 80027f2:	f003 fc9b 	bl	800612c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80027f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	4619      	mov	r1, r3
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	f005 ff84 	bl	800870a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	f003 0308 	and.w	r3, r3, #8
 8002808:	2b00      	cmp	r3, #0
 800280a:	d008      	beq.n	800281e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800280c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800280e:	015a      	lsls	r2, r3, #5
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	4413      	add	r3, r2
 8002814:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002818:	461a      	mov	r2, r3
 800281a:	2308      	movs	r3, #8
 800281c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	f003 0310 	and.w	r3, r3, #16
 8002824:	2b00      	cmp	r3, #0
 8002826:	d008      	beq.n	800283a <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800282a:	015a      	lsls	r2, r3, #5
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	4413      	add	r3, r2
 8002830:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002834:	461a      	mov	r2, r3
 8002836:	2310      	movs	r3, #16
 8002838:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002840:	2b00      	cmp	r3, #0
 8002842:	d008      	beq.n	8002856 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002846:	015a      	lsls	r2, r3, #5
 8002848:	69fb      	ldr	r3, [r7, #28]
 800284a:	4413      	add	r3, r2
 800284c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002850:	461a      	mov	r2, r3
 8002852:	2340      	movs	r3, #64	; 0x40
 8002854:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	f003 0302 	and.w	r3, r3, #2
 800285c:	2b00      	cmp	r3, #0
 800285e:	d023      	beq.n	80028a8 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002860:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002862:	6a38      	ldr	r0, [r7, #32]
 8002864:	f002 fb7c 	bl	8004f60 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002868:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800286a:	4613      	mov	r3, r2
 800286c:	00db      	lsls	r3, r3, #3
 800286e:	4413      	add	r3, r2
 8002870:	009b      	lsls	r3, r3, #2
 8002872:	3338      	adds	r3, #56	; 0x38
 8002874:	687a      	ldr	r2, [r7, #4]
 8002876:	4413      	add	r3, r2
 8002878:	3304      	adds	r3, #4
 800287a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	78db      	ldrb	r3, [r3, #3]
 8002880:	2b01      	cmp	r3, #1
 8002882:	d108      	bne.n	8002896 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	2200      	movs	r2, #0
 8002888:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800288a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800288c:	b2db      	uxtb	r3, r3
 800288e:	4619      	mov	r1, r3
 8002890:	6878      	ldr	r0, [r7, #4]
 8002892:	f005 ffd1 	bl	8008838 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002898:	015a      	lsls	r2, r3, #5
 800289a:	69fb      	ldr	r3, [r7, #28]
 800289c:	4413      	add	r3, r2
 800289e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80028a2:	461a      	mov	r2, r3
 80028a4:	2302      	movs	r3, #2
 80028a6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d003      	beq.n	80028ba <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80028b2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80028b4:	6878      	ldr	r0, [r7, #4]
 80028b6:	f000 fcdb 	bl	8003270 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80028ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028bc:	3301      	adds	r3, #1
 80028be:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80028c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028c2:	085b      	lsrs	r3, r3, #1
 80028c4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80028c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	f47f af2e 	bne.w	800272a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4618      	mov	r0, r3
 80028d4:	f003 fb66 	bl	8005fa4 <USB_ReadInterrupts>
 80028d8:	4603      	mov	r3, r0
 80028da:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80028de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80028e2:	d122      	bne.n	800292a <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	69fa      	ldr	r2, [r7, #28]
 80028ee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80028f2:	f023 0301 	bic.w	r3, r3, #1
 80028f6:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80028fe:	2b01      	cmp	r3, #1
 8002900:	d108      	bne.n	8002914 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2200      	movs	r2, #0
 8002906:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800290a:	2100      	movs	r1, #0
 800290c:	6878      	ldr	r0, [r7, #4]
 800290e:	f000 fec3 	bl	8003698 <HAL_PCDEx_LPM_Callback>
 8002912:	e002      	b.n	800291a <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	f005 ff6f 	bl	80087f8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	695a      	ldr	r2, [r3, #20]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8002928:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4618      	mov	r0, r3
 8002930:	f003 fb38 	bl	8005fa4 <USB_ReadInterrupts>
 8002934:	4603      	mov	r3, r0
 8002936:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800293a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800293e:	d112      	bne.n	8002966 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002940:	69fb      	ldr	r3, [r7, #28]
 8002942:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	f003 0301 	and.w	r3, r3, #1
 800294c:	2b01      	cmp	r3, #1
 800294e:	d102      	bne.n	8002956 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002950:	6878      	ldr	r0, [r7, #4]
 8002952:	f005 ff2b 	bl	80087ac <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	695a      	ldr	r2, [r3, #20]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8002964:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4618      	mov	r0, r3
 800296c:	f003 fb1a 	bl	8005fa4 <USB_ReadInterrupts>
 8002970:	4603      	mov	r3, r0
 8002972:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002976:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800297a:	f040 80b7 	bne.w	8002aec <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	69fa      	ldr	r2, [r7, #28]
 8002988:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800298c:	f023 0301 	bic.w	r3, r3, #1
 8002990:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	2110      	movs	r1, #16
 8002998:	4618      	mov	r0, r3
 800299a:	f002 fae1 	bl	8004f60 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800299e:	2300      	movs	r3, #0
 80029a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80029a2:	e046      	b.n	8002a32 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80029a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029a6:	015a      	lsls	r2, r3, #5
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	4413      	add	r3, r2
 80029ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80029b0:	461a      	mov	r2, r3
 80029b2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80029b6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80029b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029ba:	015a      	lsls	r2, r3, #5
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	4413      	add	r3, r2
 80029c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80029c8:	0151      	lsls	r1, r2, #5
 80029ca:	69fa      	ldr	r2, [r7, #28]
 80029cc:	440a      	add	r2, r1
 80029ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80029d2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80029d6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80029d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029da:	015a      	lsls	r2, r3, #5
 80029dc:	69fb      	ldr	r3, [r7, #28]
 80029de:	4413      	add	r3, r2
 80029e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80029e4:	461a      	mov	r2, r3
 80029e6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80029ea:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80029ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029ee:	015a      	lsls	r2, r3, #5
 80029f0:	69fb      	ldr	r3, [r7, #28]
 80029f2:	4413      	add	r3, r2
 80029f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80029fc:	0151      	lsls	r1, r2, #5
 80029fe:	69fa      	ldr	r2, [r7, #28]
 8002a00:	440a      	add	r2, r1
 8002a02:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002a06:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002a0a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002a0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a0e:	015a      	lsls	r2, r3, #5
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	4413      	add	r3, r2
 8002a14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a1c:	0151      	lsls	r1, r2, #5
 8002a1e:	69fa      	ldr	r2, [r7, #28]
 8002a20:	440a      	add	r2, r1
 8002a22:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002a26:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002a2a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a2e:	3301      	adds	r3, #1
 8002a30:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d3b3      	bcc.n	80029a4 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a42:	69db      	ldr	r3, [r3, #28]
 8002a44:	69fa      	ldr	r2, [r7, #28]
 8002a46:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002a4a:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8002a4e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d016      	beq.n	8002a86 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002a58:	69fb      	ldr	r3, [r7, #28]
 8002a5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002a62:	69fa      	ldr	r2, [r7, #28]
 8002a64:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002a68:	f043 030b 	orr.w	r3, r3, #11
 8002a6c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002a70:	69fb      	ldr	r3, [r7, #28]
 8002a72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a78:	69fa      	ldr	r2, [r7, #28]
 8002a7a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002a7e:	f043 030b 	orr.w	r3, r3, #11
 8002a82:	6453      	str	r3, [r2, #68]	; 0x44
 8002a84:	e015      	b.n	8002ab2 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002a86:	69fb      	ldr	r3, [r7, #28]
 8002a88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a8c:	695b      	ldr	r3, [r3, #20]
 8002a8e:	69fa      	ldr	r2, [r7, #28]
 8002a90:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002a94:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002a98:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8002a9c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002a9e:	69fb      	ldr	r3, [r7, #28]
 8002aa0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002aa4:	691b      	ldr	r3, [r3, #16]
 8002aa6:	69fa      	ldr	r2, [r7, #28]
 8002aa8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002aac:	f043 030b 	orr.w	r3, r3, #11
 8002ab0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	69fa      	ldr	r2, [r7, #28]
 8002abc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002ac0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002ac4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6818      	ldr	r0, [r3, #0]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	691b      	ldr	r3, [r3, #16]
 8002ace:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	f003 fb28 	bl	800612c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	695a      	ldr	r2, [r3, #20]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8002aea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4618      	mov	r0, r3
 8002af2:	f003 fa57 	bl	8005fa4 <USB_ReadInterrupts>
 8002af6:	4603      	mov	r3, r0
 8002af8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002afc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b00:	d124      	bne.n	8002b4c <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4618      	mov	r0, r3
 8002b08:	f003 faed 	bl	80060e6 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4618      	mov	r0, r3
 8002b12:	f002 faa2 	bl	800505a <USB_GetDevSpeed>
 8002b16:	4603      	mov	r3, r0
 8002b18:	461a      	mov	r2, r3
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681c      	ldr	r4, [r3, #0]
 8002b22:	f001 fa29 	bl	8003f78 <HAL_RCC_GetHCLKFreq>
 8002b26:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	461a      	mov	r2, r3
 8002b30:	4620      	mov	r0, r4
 8002b32:	f001 ffa1 	bl	8004a78 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f005 fe0f 	bl	800875a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	695a      	ldr	r2, [r3, #20]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002b4a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4618      	mov	r0, r3
 8002b52:	f003 fa27 	bl	8005fa4 <USB_ReadInterrupts>
 8002b56:	4603      	mov	r3, r0
 8002b58:	f003 0308 	and.w	r3, r3, #8
 8002b5c:	2b08      	cmp	r3, #8
 8002b5e:	d10a      	bne.n	8002b76 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002b60:	6878      	ldr	r0, [r7, #4]
 8002b62:	f005 fdec 	bl	800873e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	695a      	ldr	r2, [r3, #20]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f002 0208 	and.w	r2, r2, #8
 8002b74:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f003 fa12 	bl	8005fa4 <USB_ReadInterrupts>
 8002b80:	4603      	mov	r3, r0
 8002b82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b86:	2b80      	cmp	r3, #128	; 0x80
 8002b88:	d122      	bne.n	8002bd0 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002b8a:	6a3b      	ldr	r3, [r7, #32]
 8002b8c:	699b      	ldr	r3, [r3, #24]
 8002b8e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002b92:	6a3b      	ldr	r3, [r7, #32]
 8002b94:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002b96:	2301      	movs	r3, #1
 8002b98:	627b      	str	r3, [r7, #36]	; 0x24
 8002b9a:	e014      	b.n	8002bc6 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002b9c:	6879      	ldr	r1, [r7, #4]
 8002b9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	00db      	lsls	r3, r3, #3
 8002ba4:	4413      	add	r3, r2
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	440b      	add	r3, r1
 8002baa:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8002bae:	781b      	ldrb	r3, [r3, #0]
 8002bb0:	2b01      	cmp	r3, #1
 8002bb2:	d105      	bne.n	8002bc0 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb6:	b2db      	uxtb	r3, r3
 8002bb8:	4619      	mov	r1, r3
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f000 fb27 	bl	800320e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bc2:	3301      	adds	r3, #1
 8002bc4:	627b      	str	r3, [r7, #36]	; 0x24
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d3e5      	bcc.n	8002b9c <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f003 f9e5 	bl	8005fa4 <USB_ReadInterrupts>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002be0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002be4:	d13b      	bne.n	8002c5e <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002be6:	2301      	movs	r3, #1
 8002be8:	627b      	str	r3, [r7, #36]	; 0x24
 8002bea:	e02b      	b.n	8002c44 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bee:	015a      	lsls	r2, r3, #5
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	4413      	add	r3, r2
 8002bf4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002bfc:	6879      	ldr	r1, [r7, #4]
 8002bfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c00:	4613      	mov	r3, r2
 8002c02:	00db      	lsls	r3, r3, #3
 8002c04:	4413      	add	r3, r2
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	440b      	add	r3, r1
 8002c0a:	3340      	adds	r3, #64	; 0x40
 8002c0c:	781b      	ldrb	r3, [r3, #0]
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	d115      	bne.n	8002c3e <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002c12:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	da12      	bge.n	8002c3e <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002c18:	6879      	ldr	r1, [r7, #4]
 8002c1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c1c:	4613      	mov	r3, r2
 8002c1e:	00db      	lsls	r3, r3, #3
 8002c20:	4413      	add	r3, r2
 8002c22:	009b      	lsls	r3, r3, #2
 8002c24:	440b      	add	r3, r1
 8002c26:	333f      	adds	r3, #63	; 0x3f
 8002c28:	2201      	movs	r2, #1
 8002c2a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	4619      	mov	r1, r3
 8002c38:	6878      	ldr	r0, [r7, #4]
 8002c3a:	f000 fae8 	bl	800320e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c40:	3301      	adds	r3, #1
 8002c42:	627b      	str	r3, [r7, #36]	; 0x24
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d3ce      	bcc.n	8002bec <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	695a      	ldr	r2, [r3, #20]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8002c5c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4618      	mov	r0, r3
 8002c64:	f003 f99e 	bl	8005fa4 <USB_ReadInterrupts>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c6e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002c72:	d155      	bne.n	8002d20 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c74:	2301      	movs	r3, #1
 8002c76:	627b      	str	r3, [r7, #36]	; 0x24
 8002c78:	e045      	b.n	8002d06 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c7c:	015a      	lsls	r2, r3, #5
 8002c7e:	69fb      	ldr	r3, [r7, #28]
 8002c80:	4413      	add	r3, r2
 8002c82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002c8a:	6879      	ldr	r1, [r7, #4]
 8002c8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c8e:	4613      	mov	r3, r2
 8002c90:	00db      	lsls	r3, r3, #3
 8002c92:	4413      	add	r3, r2
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	440b      	add	r3, r1
 8002c98:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002c9c:	781b      	ldrb	r3, [r3, #0]
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d12e      	bne.n	8002d00 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002ca2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	da2b      	bge.n	8002d00 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8002ca8:	69bb      	ldr	r3, [r7, #24]
 8002caa:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8002cb4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d121      	bne.n	8002d00 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002cbc:	6879      	ldr	r1, [r7, #4]
 8002cbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cc0:	4613      	mov	r3, r2
 8002cc2:	00db      	lsls	r3, r3, #3
 8002cc4:	4413      	add	r3, r2
 8002cc6:	009b      	lsls	r3, r3, #2
 8002cc8:	440b      	add	r3, r1
 8002cca:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8002cce:	2201      	movs	r2, #1
 8002cd0:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002cd2:	6a3b      	ldr	r3, [r7, #32]
 8002cd4:	699b      	ldr	r3, [r3, #24]
 8002cd6:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002cda:	6a3b      	ldr	r3, [r7, #32]
 8002cdc:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002cde:	6a3b      	ldr	r3, [r7, #32]
 8002ce0:	695b      	ldr	r3, [r3, #20]
 8002ce2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d10a      	bne.n	8002d00 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	69fa      	ldr	r2, [r7, #28]
 8002cf4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002cf8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002cfc:	6053      	str	r3, [r2, #4]
            break;
 8002cfe:	e007      	b.n	8002d10 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d02:	3301      	adds	r3, #1
 8002d04:	627b      	str	r3, [r7, #36]	; 0x24
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d3b4      	bcc.n	8002c7a <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	695a      	ldr	r2, [r3, #20]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002d1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f003 f93d 	bl	8005fa4 <USB_ReadInterrupts>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002d30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d34:	d10a      	bne.n	8002d4c <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f005 fd90 	bl	800885c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	695a      	ldr	r2, [r3, #20]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002d4a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4618      	mov	r0, r3
 8002d52:	f003 f927 	bl	8005fa4 <USB_ReadInterrupts>
 8002d56:	4603      	mov	r3, r0
 8002d58:	f003 0304 	and.w	r3, r3, #4
 8002d5c:	2b04      	cmp	r3, #4
 8002d5e:	d115      	bne.n	8002d8c <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002d68:	69bb      	ldr	r3, [r7, #24]
 8002d6a:	f003 0304 	and.w	r3, r3, #4
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d002      	beq.n	8002d78 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f005 fd80 	bl	8008878 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	6859      	ldr	r1, [r3, #4]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	69ba      	ldr	r2, [r7, #24]
 8002d84:	430a      	orrs	r2, r1
 8002d86:	605a      	str	r2, [r3, #4]
 8002d88:	e000      	b.n	8002d8c <HAL_PCD_IRQHandler+0x938>
      return;
 8002d8a:	bf00      	nop
    }
  }
}
 8002d8c:	3734      	adds	r7, #52	; 0x34
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd90      	pop	{r4, r7, pc}

08002d92 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002d92:	b580      	push	{r7, lr}
 8002d94:	b082      	sub	sp, #8
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	6078      	str	r0, [r7, #4]
 8002d9a:	460b      	mov	r3, r1
 8002d9c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d101      	bne.n	8002dac <HAL_PCD_SetAddress+0x1a>
 8002da8:	2302      	movs	r3, #2
 8002daa:	e013      	b.n	8002dd4 <HAL_PCD_SetAddress+0x42>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2201      	movs	r2, #1
 8002db0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	78fa      	ldrb	r2, [r7, #3]
 8002db8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	78fa      	ldrb	r2, [r7, #3]
 8002dc2:	4611      	mov	r1, r2
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f003 f885 	bl	8005ed4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002dd2:	2300      	movs	r3, #0
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3708      	adds	r7, #8
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}

08002ddc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b084      	sub	sp, #16
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	4608      	mov	r0, r1
 8002de6:	4611      	mov	r1, r2
 8002de8:	461a      	mov	r2, r3
 8002dea:	4603      	mov	r3, r0
 8002dec:	70fb      	strb	r3, [r7, #3]
 8002dee:	460b      	mov	r3, r1
 8002df0:	803b      	strh	r3, [r7, #0]
 8002df2:	4613      	mov	r3, r2
 8002df4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002df6:	2300      	movs	r3, #0
 8002df8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002dfa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	da0f      	bge.n	8002e22 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e02:	78fb      	ldrb	r3, [r7, #3]
 8002e04:	f003 020f 	and.w	r2, r3, #15
 8002e08:	4613      	mov	r3, r2
 8002e0a:	00db      	lsls	r3, r3, #3
 8002e0c:	4413      	add	r3, r2
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	3338      	adds	r3, #56	; 0x38
 8002e12:	687a      	ldr	r2, [r7, #4]
 8002e14:	4413      	add	r3, r2
 8002e16:	3304      	adds	r3, #4
 8002e18:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	705a      	strb	r2, [r3, #1]
 8002e20:	e00f      	b.n	8002e42 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e22:	78fb      	ldrb	r3, [r7, #3]
 8002e24:	f003 020f 	and.w	r2, r3, #15
 8002e28:	4613      	mov	r3, r2
 8002e2a:	00db      	lsls	r3, r3, #3
 8002e2c:	4413      	add	r3, r2
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002e34:	687a      	ldr	r2, [r7, #4]
 8002e36:	4413      	add	r3, r2
 8002e38:	3304      	adds	r3, #4
 8002e3a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002e42:	78fb      	ldrb	r3, [r7, #3]
 8002e44:	f003 030f 	and.w	r3, r3, #15
 8002e48:	b2da      	uxtb	r2, r3
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002e4e:	883a      	ldrh	r2, [r7, #0]
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	78ba      	ldrb	r2, [r7, #2]
 8002e58:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	785b      	ldrb	r3, [r3, #1]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d004      	beq.n	8002e6c <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	781b      	ldrb	r3, [r3, #0]
 8002e66:	b29a      	uxth	r2, r3
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002e6c:	78bb      	ldrb	r3, [r7, #2]
 8002e6e:	2b02      	cmp	r3, #2
 8002e70:	d102      	bne.n	8002e78 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2200      	movs	r2, #0
 8002e76:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	d101      	bne.n	8002e86 <HAL_PCD_EP_Open+0xaa>
 8002e82:	2302      	movs	r3, #2
 8002e84:	e00e      	b.n	8002ea4 <HAL_PCD_EP_Open+0xc8>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2201      	movs	r2, #1
 8002e8a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	68f9      	ldr	r1, [r7, #12]
 8002e94:	4618      	mov	r0, r3
 8002e96:	f002 f905 	bl	80050a4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8002ea2:	7afb      	ldrb	r3, [r7, #11]
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3710      	adds	r7, #16
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}

08002eac <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
 8002eb4:	460b      	mov	r3, r1
 8002eb6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002eb8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	da0f      	bge.n	8002ee0 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ec0:	78fb      	ldrb	r3, [r7, #3]
 8002ec2:	f003 020f 	and.w	r2, r3, #15
 8002ec6:	4613      	mov	r3, r2
 8002ec8:	00db      	lsls	r3, r3, #3
 8002eca:	4413      	add	r3, r2
 8002ecc:	009b      	lsls	r3, r3, #2
 8002ece:	3338      	adds	r3, #56	; 0x38
 8002ed0:	687a      	ldr	r2, [r7, #4]
 8002ed2:	4413      	add	r3, r2
 8002ed4:	3304      	adds	r3, #4
 8002ed6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	2201      	movs	r2, #1
 8002edc:	705a      	strb	r2, [r3, #1]
 8002ede:	e00f      	b.n	8002f00 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002ee0:	78fb      	ldrb	r3, [r7, #3]
 8002ee2:	f003 020f 	and.w	r2, r3, #15
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	00db      	lsls	r3, r3, #3
 8002eea:	4413      	add	r3, r2
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	4413      	add	r3, r2
 8002ef6:	3304      	adds	r3, #4
 8002ef8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2200      	movs	r2, #0
 8002efe:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002f00:	78fb      	ldrb	r3, [r7, #3]
 8002f02:	f003 030f 	and.w	r3, r3, #15
 8002f06:	b2da      	uxtb	r2, r3
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d101      	bne.n	8002f1a <HAL_PCD_EP_Close+0x6e>
 8002f16:	2302      	movs	r3, #2
 8002f18:	e00e      	b.n	8002f38 <HAL_PCD_EP_Close+0x8c>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	68f9      	ldr	r1, [r7, #12]
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f002 f943 	bl	80051b4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2200      	movs	r2, #0
 8002f32:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8002f36:	2300      	movs	r3, #0
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3710      	adds	r7, #16
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}

08002f40 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b086      	sub	sp, #24
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	60f8      	str	r0, [r7, #12]
 8002f48:	607a      	str	r2, [r7, #4]
 8002f4a:	603b      	str	r3, [r7, #0]
 8002f4c:	460b      	mov	r3, r1
 8002f4e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f50:	7afb      	ldrb	r3, [r7, #11]
 8002f52:	f003 020f 	and.w	r2, r3, #15
 8002f56:	4613      	mov	r3, r2
 8002f58:	00db      	lsls	r3, r3, #3
 8002f5a:	4413      	add	r3, r2
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002f62:	68fa      	ldr	r2, [r7, #12]
 8002f64:	4413      	add	r3, r2
 8002f66:	3304      	adds	r3, #4
 8002f68:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	687a      	ldr	r2, [r7, #4]
 8002f6e:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	683a      	ldr	r2, [r7, #0]
 8002f74:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f82:	7afb      	ldrb	r3, [r7, #11]
 8002f84:	f003 030f 	and.w	r3, r3, #15
 8002f88:	b2da      	uxtb	r2, r3
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	691b      	ldr	r3, [r3, #16]
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d102      	bne.n	8002f9c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002f96:	687a      	ldr	r2, [r7, #4]
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002f9c:	7afb      	ldrb	r3, [r7, #11]
 8002f9e:	f003 030f 	and.w	r3, r3, #15
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d109      	bne.n	8002fba <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	6818      	ldr	r0, [r3, #0]
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	691b      	ldr	r3, [r3, #16]
 8002fae:	b2db      	uxtb	r3, r3
 8002fb0:	461a      	mov	r2, r3
 8002fb2:	6979      	ldr	r1, [r7, #20]
 8002fb4:	f002 fc22 	bl	80057fc <USB_EP0StartXfer>
 8002fb8:	e008      	b.n	8002fcc <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	6818      	ldr	r0, [r3, #0]
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	691b      	ldr	r3, [r3, #16]
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	6979      	ldr	r1, [r7, #20]
 8002fc8:	f002 f9d0 	bl	800536c <USB_EPStartXfer>
  }

  return HAL_OK;
 8002fcc:	2300      	movs	r3, #0
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	3718      	adds	r7, #24
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}

08002fd6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002fd6:	b480      	push	{r7}
 8002fd8:	b083      	sub	sp, #12
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	6078      	str	r0, [r7, #4]
 8002fde:	460b      	mov	r3, r1
 8002fe0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002fe2:	78fb      	ldrb	r3, [r7, #3]
 8002fe4:	f003 020f 	and.w	r2, r3, #15
 8002fe8:	6879      	ldr	r1, [r7, #4]
 8002fea:	4613      	mov	r3, r2
 8002fec:	00db      	lsls	r3, r3, #3
 8002fee:	4413      	add	r3, r2
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	440b      	add	r3, r1
 8002ff4:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8002ff8:	681b      	ldr	r3, [r3, #0]
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	370c      	adds	r7, #12
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr

08003006 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003006:	b580      	push	{r7, lr}
 8003008:	b086      	sub	sp, #24
 800300a:	af00      	add	r7, sp, #0
 800300c:	60f8      	str	r0, [r7, #12]
 800300e:	607a      	str	r2, [r7, #4]
 8003010:	603b      	str	r3, [r7, #0]
 8003012:	460b      	mov	r3, r1
 8003014:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003016:	7afb      	ldrb	r3, [r7, #11]
 8003018:	f003 020f 	and.w	r2, r3, #15
 800301c:	4613      	mov	r3, r2
 800301e:	00db      	lsls	r3, r3, #3
 8003020:	4413      	add	r3, r2
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	3338      	adds	r3, #56	; 0x38
 8003026:	68fa      	ldr	r2, [r7, #12]
 8003028:	4413      	add	r3, r2
 800302a:	3304      	adds	r3, #4
 800302c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	683a      	ldr	r2, [r7, #0]
 8003038:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	2200      	movs	r2, #0
 800303e:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	2201      	movs	r2, #1
 8003044:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003046:	7afb      	ldrb	r3, [r7, #11]
 8003048:	f003 030f 	and.w	r3, r3, #15
 800304c:	b2da      	uxtb	r2, r3
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	691b      	ldr	r3, [r3, #16]
 8003056:	2b01      	cmp	r3, #1
 8003058:	d102      	bne.n	8003060 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003060:	7afb      	ldrb	r3, [r7, #11]
 8003062:	f003 030f 	and.w	r3, r3, #15
 8003066:	2b00      	cmp	r3, #0
 8003068:	d109      	bne.n	800307e <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	6818      	ldr	r0, [r3, #0]
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	691b      	ldr	r3, [r3, #16]
 8003072:	b2db      	uxtb	r3, r3
 8003074:	461a      	mov	r2, r3
 8003076:	6979      	ldr	r1, [r7, #20]
 8003078:	f002 fbc0 	bl	80057fc <USB_EP0StartXfer>
 800307c:	e008      	b.n	8003090 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	6818      	ldr	r0, [r3, #0]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	691b      	ldr	r3, [r3, #16]
 8003086:	b2db      	uxtb	r3, r3
 8003088:	461a      	mov	r2, r3
 800308a:	6979      	ldr	r1, [r7, #20]
 800308c:	f002 f96e 	bl	800536c <USB_EPStartXfer>
  }

  return HAL_OK;
 8003090:	2300      	movs	r3, #0
}
 8003092:	4618      	mov	r0, r3
 8003094:	3718      	adds	r7, #24
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}

0800309a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800309a:	b580      	push	{r7, lr}
 800309c:	b084      	sub	sp, #16
 800309e:	af00      	add	r7, sp, #0
 80030a0:	6078      	str	r0, [r7, #4]
 80030a2:	460b      	mov	r3, r1
 80030a4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80030a6:	78fb      	ldrb	r3, [r7, #3]
 80030a8:	f003 020f 	and.w	r2, r3, #15
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d901      	bls.n	80030b8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	e050      	b.n	800315a <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80030b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	da0f      	bge.n	80030e0 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80030c0:	78fb      	ldrb	r3, [r7, #3]
 80030c2:	f003 020f 	and.w	r2, r3, #15
 80030c6:	4613      	mov	r3, r2
 80030c8:	00db      	lsls	r3, r3, #3
 80030ca:	4413      	add	r3, r2
 80030cc:	009b      	lsls	r3, r3, #2
 80030ce:	3338      	adds	r3, #56	; 0x38
 80030d0:	687a      	ldr	r2, [r7, #4]
 80030d2:	4413      	add	r3, r2
 80030d4:	3304      	adds	r3, #4
 80030d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2201      	movs	r2, #1
 80030dc:	705a      	strb	r2, [r3, #1]
 80030de:	e00d      	b.n	80030fc <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80030e0:	78fa      	ldrb	r2, [r7, #3]
 80030e2:	4613      	mov	r3, r2
 80030e4:	00db      	lsls	r3, r3, #3
 80030e6:	4413      	add	r3, r2
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80030ee:	687a      	ldr	r2, [r7, #4]
 80030f0:	4413      	add	r3, r2
 80030f2:	3304      	adds	r3, #4
 80030f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2200      	movs	r2, #0
 80030fa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2201      	movs	r2, #1
 8003100:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003102:	78fb      	ldrb	r3, [r7, #3]
 8003104:	f003 030f 	and.w	r3, r3, #15
 8003108:	b2da      	uxtb	r2, r3
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003114:	2b01      	cmp	r3, #1
 8003116:	d101      	bne.n	800311c <HAL_PCD_EP_SetStall+0x82>
 8003118:	2302      	movs	r3, #2
 800311a:	e01e      	b.n	800315a <HAL_PCD_EP_SetStall+0xc0>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2201      	movs	r2, #1
 8003120:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	68f9      	ldr	r1, [r7, #12]
 800312a:	4618      	mov	r0, r3
 800312c:	f002 fdfe 	bl	8005d2c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003130:	78fb      	ldrb	r3, [r7, #3]
 8003132:	f003 030f 	and.w	r3, r3, #15
 8003136:	2b00      	cmp	r3, #0
 8003138:	d10a      	bne.n	8003150 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6818      	ldr	r0, [r3, #0]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	691b      	ldr	r3, [r3, #16]
 8003142:	b2d9      	uxtb	r1, r3
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800314a:	461a      	mov	r2, r3
 800314c:	f002 ffee 	bl	800612c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2200      	movs	r2, #0
 8003154:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003158:	2300      	movs	r3, #0
}
 800315a:	4618      	mov	r0, r3
 800315c:	3710      	adds	r7, #16
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}

08003162 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003162:	b580      	push	{r7, lr}
 8003164:	b084      	sub	sp, #16
 8003166:	af00      	add	r7, sp, #0
 8003168:	6078      	str	r0, [r7, #4]
 800316a:	460b      	mov	r3, r1
 800316c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800316e:	78fb      	ldrb	r3, [r7, #3]
 8003170:	f003 020f 	and.w	r2, r3, #15
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	429a      	cmp	r2, r3
 800317a:	d901      	bls.n	8003180 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	e042      	b.n	8003206 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003180:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003184:	2b00      	cmp	r3, #0
 8003186:	da0f      	bge.n	80031a8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003188:	78fb      	ldrb	r3, [r7, #3]
 800318a:	f003 020f 	and.w	r2, r3, #15
 800318e:	4613      	mov	r3, r2
 8003190:	00db      	lsls	r3, r3, #3
 8003192:	4413      	add	r3, r2
 8003194:	009b      	lsls	r3, r3, #2
 8003196:	3338      	adds	r3, #56	; 0x38
 8003198:	687a      	ldr	r2, [r7, #4]
 800319a:	4413      	add	r3, r2
 800319c:	3304      	adds	r3, #4
 800319e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2201      	movs	r2, #1
 80031a4:	705a      	strb	r2, [r3, #1]
 80031a6:	e00f      	b.n	80031c8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80031a8:	78fb      	ldrb	r3, [r7, #3]
 80031aa:	f003 020f 	and.w	r2, r3, #15
 80031ae:	4613      	mov	r3, r2
 80031b0:	00db      	lsls	r3, r3, #3
 80031b2:	4413      	add	r3, r2
 80031b4:	009b      	lsls	r3, r3, #2
 80031b6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80031ba:	687a      	ldr	r2, [r7, #4]
 80031bc:	4413      	add	r3, r2
 80031be:	3304      	adds	r3, #4
 80031c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2200      	movs	r2, #0
 80031c6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2200      	movs	r2, #0
 80031cc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80031ce:	78fb      	ldrb	r3, [r7, #3]
 80031d0:	f003 030f 	and.w	r3, r3, #15
 80031d4:	b2da      	uxtb	r2, r3
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	d101      	bne.n	80031e8 <HAL_PCD_EP_ClrStall+0x86>
 80031e4:	2302      	movs	r3, #2
 80031e6:	e00e      	b.n	8003206 <HAL_PCD_EP_ClrStall+0xa4>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2201      	movs	r2, #1
 80031ec:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	68f9      	ldr	r1, [r7, #12]
 80031f6:	4618      	mov	r0, r3
 80031f8:	f002 fe06 	bl	8005e08 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2200      	movs	r2, #0
 8003200:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003204:	2300      	movs	r3, #0
}
 8003206:	4618      	mov	r0, r3
 8003208:	3710      	adds	r7, #16
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}

0800320e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800320e:	b580      	push	{r7, lr}
 8003210:	b084      	sub	sp, #16
 8003212:	af00      	add	r7, sp, #0
 8003214:	6078      	str	r0, [r7, #4]
 8003216:	460b      	mov	r3, r1
 8003218:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800321a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800321e:	2b00      	cmp	r3, #0
 8003220:	da0c      	bge.n	800323c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003222:	78fb      	ldrb	r3, [r7, #3]
 8003224:	f003 020f 	and.w	r2, r3, #15
 8003228:	4613      	mov	r3, r2
 800322a:	00db      	lsls	r3, r3, #3
 800322c:	4413      	add	r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	3338      	adds	r3, #56	; 0x38
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	4413      	add	r3, r2
 8003236:	3304      	adds	r3, #4
 8003238:	60fb      	str	r3, [r7, #12]
 800323a:	e00c      	b.n	8003256 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800323c:	78fb      	ldrb	r3, [r7, #3]
 800323e:	f003 020f 	and.w	r2, r3, #15
 8003242:	4613      	mov	r3, r2
 8003244:	00db      	lsls	r3, r3, #3
 8003246:	4413      	add	r3, r2
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800324e:	687a      	ldr	r2, [r7, #4]
 8003250:	4413      	add	r3, r2
 8003252:	3304      	adds	r3, #4
 8003254:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	68f9      	ldr	r1, [r7, #12]
 800325c:	4618      	mov	r0, r3
 800325e:	f002 fc25 	bl	8005aac <USB_EPStopXfer>
 8003262:	4603      	mov	r3, r0
 8003264:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003266:	7afb      	ldrb	r3, [r7, #11]
}
 8003268:	4618      	mov	r0, r3
 800326a:	3710      	adds	r7, #16
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}

08003270 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b08a      	sub	sp, #40	; 0x28
 8003274:	af02      	add	r7, sp, #8
 8003276:	6078      	str	r0, [r7, #4]
 8003278:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003284:	683a      	ldr	r2, [r7, #0]
 8003286:	4613      	mov	r3, r2
 8003288:	00db      	lsls	r3, r3, #3
 800328a:	4413      	add	r3, r2
 800328c:	009b      	lsls	r3, r3, #2
 800328e:	3338      	adds	r3, #56	; 0x38
 8003290:	687a      	ldr	r2, [r7, #4]
 8003292:	4413      	add	r3, r2
 8003294:	3304      	adds	r3, #4
 8003296:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6a1a      	ldr	r2, [r3, #32]
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	699b      	ldr	r3, [r3, #24]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d901      	bls.n	80032a8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e06c      	b.n	8003382 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	699a      	ldr	r2, [r3, #24]
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	6a1b      	ldr	r3, [r3, #32]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	69fa      	ldr	r2, [r7, #28]
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d902      	bls.n	80032c4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	68db      	ldr	r3, [r3, #12]
 80032c2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80032c4:	69fb      	ldr	r3, [r7, #28]
 80032c6:	3303      	adds	r3, #3
 80032c8:	089b      	lsrs	r3, r3, #2
 80032ca:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80032cc:	e02b      	b.n	8003326 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	699a      	ldr	r2, [r3, #24]
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	6a1b      	ldr	r3, [r3, #32]
 80032d6:	1ad3      	subs	r3, r2, r3
 80032d8:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	68db      	ldr	r3, [r3, #12]
 80032de:	69fa      	ldr	r2, [r7, #28]
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d902      	bls.n	80032ea <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	3303      	adds	r3, #3
 80032ee:	089b      	lsrs	r3, r3, #2
 80032f0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	6919      	ldr	r1, [r3, #16]
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	b2da      	uxtb	r2, r3
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003302:	b2db      	uxtb	r3, r3
 8003304:	9300      	str	r3, [sp, #0]
 8003306:	4603      	mov	r3, r0
 8003308:	6978      	ldr	r0, [r7, #20]
 800330a:	f002 fc79 	bl	8005c00 <USB_WritePacket>

    ep->xfer_buff  += len;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	691a      	ldr	r2, [r3, #16]
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	441a      	add	r2, r3
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	6a1a      	ldr	r2, [r3, #32]
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	441a      	add	r2, r3
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	015a      	lsls	r2, r3, #5
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	4413      	add	r3, r2
 800332e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003332:	699b      	ldr	r3, [r3, #24]
 8003334:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003336:	69ba      	ldr	r2, [r7, #24]
 8003338:	429a      	cmp	r2, r3
 800333a:	d809      	bhi.n	8003350 <PCD_WriteEmptyTxFifo+0xe0>
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6a1a      	ldr	r2, [r3, #32]
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003344:	429a      	cmp	r2, r3
 8003346:	d203      	bcs.n	8003350 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	699b      	ldr	r3, [r3, #24]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d1be      	bne.n	80032ce <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	699a      	ldr	r2, [r3, #24]
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	6a1b      	ldr	r3, [r3, #32]
 8003358:	429a      	cmp	r2, r3
 800335a:	d811      	bhi.n	8003380 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	f003 030f 	and.w	r3, r3, #15
 8003362:	2201      	movs	r2, #1
 8003364:	fa02 f303 	lsl.w	r3, r2, r3
 8003368:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800336a:	693b      	ldr	r3, [r7, #16]
 800336c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003370:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	43db      	mvns	r3, r3
 8003376:	6939      	ldr	r1, [r7, #16]
 8003378:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800337c:	4013      	ands	r3, r2
 800337e:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003380:	2300      	movs	r3, #0
}
 8003382:	4618      	mov	r0, r3
 8003384:	3720      	adds	r7, #32
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}
	...

0800338c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b088      	sub	sp, #32
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
 8003394:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	333c      	adds	r3, #60	; 0x3c
 80033a4:	3304      	adds	r3, #4
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	015a      	lsls	r2, r3, #5
 80033ae:	69bb      	ldr	r3, [r7, #24]
 80033b0:	4413      	add	r3, r2
 80033b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	691b      	ldr	r3, [r3, #16]
 80033be:	2b01      	cmp	r3, #1
 80033c0:	d17b      	bne.n	80034ba <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	f003 0308 	and.w	r3, r3, #8
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d015      	beq.n	80033f8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	4a61      	ldr	r2, [pc, #388]	; (8003554 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	f240 80b9 	bls.w	8003548 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80033dc:	2b00      	cmp	r3, #0
 80033de:	f000 80b3 	beq.w	8003548 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	015a      	lsls	r2, r3, #5
 80033e6:	69bb      	ldr	r3, [r7, #24]
 80033e8:	4413      	add	r3, r2
 80033ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80033ee:	461a      	mov	r2, r3
 80033f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80033f4:	6093      	str	r3, [r2, #8]
 80033f6:	e0a7      	b.n	8003548 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	f003 0320 	and.w	r3, r3, #32
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d009      	beq.n	8003416 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	015a      	lsls	r2, r3, #5
 8003406:	69bb      	ldr	r3, [r7, #24]
 8003408:	4413      	add	r3, r2
 800340a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800340e:	461a      	mov	r2, r3
 8003410:	2320      	movs	r3, #32
 8003412:	6093      	str	r3, [r2, #8]
 8003414:	e098      	b.n	8003548 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800341c:	2b00      	cmp	r3, #0
 800341e:	f040 8093 	bne.w	8003548 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	4a4b      	ldr	r2, [pc, #300]	; (8003554 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d90f      	bls.n	800344a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003430:	2b00      	cmp	r3, #0
 8003432:	d00a      	beq.n	800344a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	015a      	lsls	r2, r3, #5
 8003438:	69bb      	ldr	r3, [r7, #24]
 800343a:	4413      	add	r3, r2
 800343c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003440:	461a      	mov	r2, r3
 8003442:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003446:	6093      	str	r3, [r2, #8]
 8003448:	e07e      	b.n	8003548 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800344a:	683a      	ldr	r2, [r7, #0]
 800344c:	4613      	mov	r3, r2
 800344e:	00db      	lsls	r3, r3, #3
 8003450:	4413      	add	r3, r2
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003458:	687a      	ldr	r2, [r7, #4]
 800345a:	4413      	add	r3, r2
 800345c:	3304      	adds	r3, #4
 800345e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	69da      	ldr	r2, [r3, #28]
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	0159      	lsls	r1, r3, #5
 8003468:	69bb      	ldr	r3, [r7, #24]
 800346a:	440b      	add	r3, r1
 800346c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003470:	691b      	ldr	r3, [r3, #16]
 8003472:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003476:	1ad2      	subs	r2, r2, r3
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d114      	bne.n	80034ac <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	699b      	ldr	r3, [r3, #24]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d109      	bne.n	800349e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6818      	ldr	r0, [r3, #0]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003494:	461a      	mov	r2, r3
 8003496:	2101      	movs	r1, #1
 8003498:	f002 fe48 	bl	800612c <USB_EP0_OutStart>
 800349c:	e006      	b.n	80034ac <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	691a      	ldr	r2, [r3, #16]
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	6a1b      	ldr	r3, [r3, #32]
 80034a6:	441a      	add	r2, r3
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	b2db      	uxtb	r3, r3
 80034b0:	4619      	mov	r1, r3
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f005 f90e 	bl	80086d4 <HAL_PCD_DataOutStageCallback>
 80034b8:	e046      	b.n	8003548 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	4a26      	ldr	r2, [pc, #152]	; (8003558 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d124      	bne.n	800350c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d00a      	beq.n	80034e2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	015a      	lsls	r2, r3, #5
 80034d0:	69bb      	ldr	r3, [r7, #24]
 80034d2:	4413      	add	r3, r2
 80034d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80034d8:	461a      	mov	r2, r3
 80034da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80034de:	6093      	str	r3, [r2, #8]
 80034e0:	e032      	b.n	8003548 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	f003 0320 	and.w	r3, r3, #32
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d008      	beq.n	80034fe <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	015a      	lsls	r2, r3, #5
 80034f0:	69bb      	ldr	r3, [r7, #24]
 80034f2:	4413      	add	r3, r2
 80034f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80034f8:	461a      	mov	r2, r3
 80034fa:	2320      	movs	r3, #32
 80034fc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	b2db      	uxtb	r3, r3
 8003502:	4619      	mov	r1, r3
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	f005 f8e5 	bl	80086d4 <HAL_PCD_DataOutStageCallback>
 800350a:	e01d      	b.n	8003548 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d114      	bne.n	800353c <PCD_EP_OutXfrComplete_int+0x1b0>
 8003512:	6879      	ldr	r1, [r7, #4]
 8003514:	683a      	ldr	r2, [r7, #0]
 8003516:	4613      	mov	r3, r2
 8003518:	00db      	lsls	r3, r3, #3
 800351a:	4413      	add	r3, r2
 800351c:	009b      	lsls	r3, r3, #2
 800351e:	440b      	add	r3, r1
 8003520:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d108      	bne.n	800353c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6818      	ldr	r0, [r3, #0]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003534:	461a      	mov	r2, r3
 8003536:	2100      	movs	r1, #0
 8003538:	f002 fdf8 	bl	800612c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	b2db      	uxtb	r3, r3
 8003540:	4619      	mov	r1, r3
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f005 f8c6 	bl	80086d4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003548:	2300      	movs	r3, #0
}
 800354a:	4618      	mov	r0, r3
 800354c:	3720      	adds	r7, #32
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}
 8003552:	bf00      	nop
 8003554:	4f54300a 	.word	0x4f54300a
 8003558:	4f54310a 	.word	0x4f54310a

0800355c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b086      	sub	sp, #24
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
 8003564:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	333c      	adds	r3, #60	; 0x3c
 8003574:	3304      	adds	r3, #4
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	015a      	lsls	r2, r3, #5
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	4413      	add	r3, r2
 8003582:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	4a15      	ldr	r2, [pc, #84]	; (80035e4 <PCD_EP_OutSetupPacket_int+0x88>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d90e      	bls.n	80035b0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003598:	2b00      	cmp	r3, #0
 800359a:	d009      	beq.n	80035b0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	015a      	lsls	r2, r3, #5
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	4413      	add	r3, r2
 80035a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035a8:	461a      	mov	r2, r3
 80035aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035ae:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80035b0:	6878      	ldr	r0, [r7, #4]
 80035b2:	f005 f87d 	bl	80086b0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	4a0a      	ldr	r2, [pc, #40]	; (80035e4 <PCD_EP_OutSetupPacket_int+0x88>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d90c      	bls.n	80035d8 <PCD_EP_OutSetupPacket_int+0x7c>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	691b      	ldr	r3, [r3, #16]
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d108      	bne.n	80035d8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6818      	ldr	r0, [r3, #0]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80035d0:	461a      	mov	r2, r3
 80035d2:	2101      	movs	r1, #1
 80035d4:	f002 fdaa 	bl	800612c <USB_EP0_OutStart>
  }

  return HAL_OK;
 80035d8:	2300      	movs	r3, #0
}
 80035da:	4618      	mov	r0, r3
 80035dc:	3718      	adds	r7, #24
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	bf00      	nop
 80035e4:	4f54300a 	.word	0x4f54300a

080035e8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b085      	sub	sp, #20
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
 80035f0:	460b      	mov	r3, r1
 80035f2:	70fb      	strb	r3, [r7, #3]
 80035f4:	4613      	mov	r3, r2
 80035f6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fe:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003600:	78fb      	ldrb	r3, [r7, #3]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d107      	bne.n	8003616 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003606:	883b      	ldrh	r3, [r7, #0]
 8003608:	0419      	lsls	r1, r3, #16
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	68ba      	ldr	r2, [r7, #8]
 8003610:	430a      	orrs	r2, r1
 8003612:	629a      	str	r2, [r3, #40]	; 0x28
 8003614:	e028      	b.n	8003668 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800361c:	0c1b      	lsrs	r3, r3, #16
 800361e:	68ba      	ldr	r2, [r7, #8]
 8003620:	4413      	add	r3, r2
 8003622:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003624:	2300      	movs	r3, #0
 8003626:	73fb      	strb	r3, [r7, #15]
 8003628:	e00d      	b.n	8003646 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	7bfb      	ldrb	r3, [r7, #15]
 8003630:	3340      	adds	r3, #64	; 0x40
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	4413      	add	r3, r2
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	0c1b      	lsrs	r3, r3, #16
 800363a:	68ba      	ldr	r2, [r7, #8]
 800363c:	4413      	add	r3, r2
 800363e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003640:	7bfb      	ldrb	r3, [r7, #15]
 8003642:	3301      	adds	r3, #1
 8003644:	73fb      	strb	r3, [r7, #15]
 8003646:	7bfa      	ldrb	r2, [r7, #15]
 8003648:	78fb      	ldrb	r3, [r7, #3]
 800364a:	3b01      	subs	r3, #1
 800364c:	429a      	cmp	r2, r3
 800364e:	d3ec      	bcc.n	800362a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003650:	883b      	ldrh	r3, [r7, #0]
 8003652:	0418      	lsls	r0, r3, #16
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6819      	ldr	r1, [r3, #0]
 8003658:	78fb      	ldrb	r3, [r7, #3]
 800365a:	3b01      	subs	r3, #1
 800365c:	68ba      	ldr	r2, [r7, #8]
 800365e:	4302      	orrs	r2, r0
 8003660:	3340      	adds	r3, #64	; 0x40
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	440b      	add	r3, r1
 8003666:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003668:	2300      	movs	r3, #0
}
 800366a:	4618      	mov	r0, r3
 800366c:	3714      	adds	r7, #20
 800366e:	46bd      	mov	sp, r7
 8003670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003674:	4770      	bx	lr

08003676 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003676:	b480      	push	{r7}
 8003678:	b083      	sub	sp, #12
 800367a:	af00      	add	r7, sp, #0
 800367c:	6078      	str	r0, [r7, #4]
 800367e:	460b      	mov	r3, r1
 8003680:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	887a      	ldrh	r2, [r7, #2]
 8003688:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800368a:	2300      	movs	r3, #0
}
 800368c:	4618      	mov	r0, r3
 800368e:	370c      	adds	r7, #12
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr

08003698 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003698:	b480      	push	{r7}
 800369a:	b083      	sub	sp, #12
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
 80036a0:	460b      	mov	r3, r1
 80036a2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80036a4:	bf00      	nop
 80036a6:	370c      	adds	r7, #12
 80036a8:	46bd      	mov	sp, r7
 80036aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ae:	4770      	bx	lr

080036b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b086      	sub	sp, #24
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d101      	bne.n	80036c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e267      	b.n	8003b92 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 0301 	and.w	r3, r3, #1
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d075      	beq.n	80037ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80036ce:	4b88      	ldr	r3, [pc, #544]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 80036d0:	689b      	ldr	r3, [r3, #8]
 80036d2:	f003 030c 	and.w	r3, r3, #12
 80036d6:	2b04      	cmp	r3, #4
 80036d8:	d00c      	beq.n	80036f4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036da:	4b85      	ldr	r3, [pc, #532]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80036e2:	2b08      	cmp	r3, #8
 80036e4:	d112      	bne.n	800370c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036e6:	4b82      	ldr	r3, [pc, #520]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80036f2:	d10b      	bne.n	800370c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036f4:	4b7e      	ldr	r3, [pc, #504]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d05b      	beq.n	80037b8 <HAL_RCC_OscConfig+0x108>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d157      	bne.n	80037b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e242      	b.n	8003b92 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003714:	d106      	bne.n	8003724 <HAL_RCC_OscConfig+0x74>
 8003716:	4b76      	ldr	r3, [pc, #472]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a75      	ldr	r2, [pc, #468]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 800371c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003720:	6013      	str	r3, [r2, #0]
 8003722:	e01d      	b.n	8003760 <HAL_RCC_OscConfig+0xb0>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800372c:	d10c      	bne.n	8003748 <HAL_RCC_OscConfig+0x98>
 800372e:	4b70      	ldr	r3, [pc, #448]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a6f      	ldr	r2, [pc, #444]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 8003734:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003738:	6013      	str	r3, [r2, #0]
 800373a:	4b6d      	ldr	r3, [pc, #436]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a6c      	ldr	r2, [pc, #432]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 8003740:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003744:	6013      	str	r3, [r2, #0]
 8003746:	e00b      	b.n	8003760 <HAL_RCC_OscConfig+0xb0>
 8003748:	4b69      	ldr	r3, [pc, #420]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a68      	ldr	r2, [pc, #416]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 800374e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003752:	6013      	str	r3, [r2, #0]
 8003754:	4b66      	ldr	r3, [pc, #408]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a65      	ldr	r2, [pc, #404]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 800375a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800375e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d013      	beq.n	8003790 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003768:	f7fd fc48 	bl	8000ffc <HAL_GetTick>
 800376c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800376e:	e008      	b.n	8003782 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003770:	f7fd fc44 	bl	8000ffc <HAL_GetTick>
 8003774:	4602      	mov	r2, r0
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	1ad3      	subs	r3, r2, r3
 800377a:	2b64      	cmp	r3, #100	; 0x64
 800377c:	d901      	bls.n	8003782 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800377e:	2303      	movs	r3, #3
 8003780:	e207      	b.n	8003b92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003782:	4b5b      	ldr	r3, [pc, #364]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800378a:	2b00      	cmp	r3, #0
 800378c:	d0f0      	beq.n	8003770 <HAL_RCC_OscConfig+0xc0>
 800378e:	e014      	b.n	80037ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003790:	f7fd fc34 	bl	8000ffc <HAL_GetTick>
 8003794:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003796:	e008      	b.n	80037aa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003798:	f7fd fc30 	bl	8000ffc <HAL_GetTick>
 800379c:	4602      	mov	r2, r0
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	2b64      	cmp	r3, #100	; 0x64
 80037a4:	d901      	bls.n	80037aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e1f3      	b.n	8003b92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037aa:	4b51      	ldr	r3, [pc, #324]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d1f0      	bne.n	8003798 <HAL_RCC_OscConfig+0xe8>
 80037b6:	e000      	b.n	80037ba <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0302 	and.w	r3, r3, #2
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d063      	beq.n	800388e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80037c6:	4b4a      	ldr	r3, [pc, #296]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	f003 030c 	and.w	r3, r3, #12
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d00b      	beq.n	80037ea <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037d2:	4b47      	ldr	r3, [pc, #284]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80037da:	2b08      	cmp	r3, #8
 80037dc:	d11c      	bne.n	8003818 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037de:	4b44      	ldr	r3, [pc, #272]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d116      	bne.n	8003818 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037ea:	4b41      	ldr	r3, [pc, #260]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0302 	and.w	r3, r3, #2
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d005      	beq.n	8003802 <HAL_RCC_OscConfig+0x152>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	68db      	ldr	r3, [r3, #12]
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d001      	beq.n	8003802 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e1c7      	b.n	8003b92 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003802:	4b3b      	ldr	r3, [pc, #236]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	691b      	ldr	r3, [r3, #16]
 800380e:	00db      	lsls	r3, r3, #3
 8003810:	4937      	ldr	r1, [pc, #220]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 8003812:	4313      	orrs	r3, r2
 8003814:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003816:	e03a      	b.n	800388e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	68db      	ldr	r3, [r3, #12]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d020      	beq.n	8003862 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003820:	4b34      	ldr	r3, [pc, #208]	; (80038f4 <HAL_RCC_OscConfig+0x244>)
 8003822:	2201      	movs	r2, #1
 8003824:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003826:	f7fd fbe9 	bl	8000ffc <HAL_GetTick>
 800382a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800382c:	e008      	b.n	8003840 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800382e:	f7fd fbe5 	bl	8000ffc <HAL_GetTick>
 8003832:	4602      	mov	r2, r0
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	1ad3      	subs	r3, r2, r3
 8003838:	2b02      	cmp	r3, #2
 800383a:	d901      	bls.n	8003840 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800383c:	2303      	movs	r3, #3
 800383e:	e1a8      	b.n	8003b92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003840:	4b2b      	ldr	r3, [pc, #172]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 0302 	and.w	r3, r3, #2
 8003848:	2b00      	cmp	r3, #0
 800384a:	d0f0      	beq.n	800382e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800384c:	4b28      	ldr	r3, [pc, #160]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	691b      	ldr	r3, [r3, #16]
 8003858:	00db      	lsls	r3, r3, #3
 800385a:	4925      	ldr	r1, [pc, #148]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 800385c:	4313      	orrs	r3, r2
 800385e:	600b      	str	r3, [r1, #0]
 8003860:	e015      	b.n	800388e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003862:	4b24      	ldr	r3, [pc, #144]	; (80038f4 <HAL_RCC_OscConfig+0x244>)
 8003864:	2200      	movs	r2, #0
 8003866:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003868:	f7fd fbc8 	bl	8000ffc <HAL_GetTick>
 800386c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800386e:	e008      	b.n	8003882 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003870:	f7fd fbc4 	bl	8000ffc <HAL_GetTick>
 8003874:	4602      	mov	r2, r0
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	1ad3      	subs	r3, r2, r3
 800387a:	2b02      	cmp	r3, #2
 800387c:	d901      	bls.n	8003882 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e187      	b.n	8003b92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003882:	4b1b      	ldr	r3, [pc, #108]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 0302 	and.w	r3, r3, #2
 800388a:	2b00      	cmp	r3, #0
 800388c:	d1f0      	bne.n	8003870 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0308 	and.w	r3, r3, #8
 8003896:	2b00      	cmp	r3, #0
 8003898:	d036      	beq.n	8003908 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	695b      	ldr	r3, [r3, #20]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d016      	beq.n	80038d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038a2:	4b15      	ldr	r3, [pc, #84]	; (80038f8 <HAL_RCC_OscConfig+0x248>)
 80038a4:	2201      	movs	r2, #1
 80038a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038a8:	f7fd fba8 	bl	8000ffc <HAL_GetTick>
 80038ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038ae:	e008      	b.n	80038c2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038b0:	f7fd fba4 	bl	8000ffc <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	2b02      	cmp	r3, #2
 80038bc:	d901      	bls.n	80038c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80038be:	2303      	movs	r3, #3
 80038c0:	e167      	b.n	8003b92 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038c2:	4b0b      	ldr	r3, [pc, #44]	; (80038f0 <HAL_RCC_OscConfig+0x240>)
 80038c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038c6:	f003 0302 	and.w	r3, r3, #2
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d0f0      	beq.n	80038b0 <HAL_RCC_OscConfig+0x200>
 80038ce:	e01b      	b.n	8003908 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038d0:	4b09      	ldr	r3, [pc, #36]	; (80038f8 <HAL_RCC_OscConfig+0x248>)
 80038d2:	2200      	movs	r2, #0
 80038d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038d6:	f7fd fb91 	bl	8000ffc <HAL_GetTick>
 80038da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038dc:	e00e      	b.n	80038fc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038de:	f7fd fb8d 	bl	8000ffc <HAL_GetTick>
 80038e2:	4602      	mov	r2, r0
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	1ad3      	subs	r3, r2, r3
 80038e8:	2b02      	cmp	r3, #2
 80038ea:	d907      	bls.n	80038fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80038ec:	2303      	movs	r3, #3
 80038ee:	e150      	b.n	8003b92 <HAL_RCC_OscConfig+0x4e2>
 80038f0:	40023800 	.word	0x40023800
 80038f4:	42470000 	.word	0x42470000
 80038f8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038fc:	4b88      	ldr	r3, [pc, #544]	; (8003b20 <HAL_RCC_OscConfig+0x470>)
 80038fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003900:	f003 0302 	and.w	r3, r3, #2
 8003904:	2b00      	cmp	r3, #0
 8003906:	d1ea      	bne.n	80038de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 0304 	and.w	r3, r3, #4
 8003910:	2b00      	cmp	r3, #0
 8003912:	f000 8097 	beq.w	8003a44 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003916:	2300      	movs	r3, #0
 8003918:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800391a:	4b81      	ldr	r3, [pc, #516]	; (8003b20 <HAL_RCC_OscConfig+0x470>)
 800391c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800391e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003922:	2b00      	cmp	r3, #0
 8003924:	d10f      	bne.n	8003946 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003926:	2300      	movs	r3, #0
 8003928:	60bb      	str	r3, [r7, #8]
 800392a:	4b7d      	ldr	r3, [pc, #500]	; (8003b20 <HAL_RCC_OscConfig+0x470>)
 800392c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800392e:	4a7c      	ldr	r2, [pc, #496]	; (8003b20 <HAL_RCC_OscConfig+0x470>)
 8003930:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003934:	6413      	str	r3, [r2, #64]	; 0x40
 8003936:	4b7a      	ldr	r3, [pc, #488]	; (8003b20 <HAL_RCC_OscConfig+0x470>)
 8003938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800393a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800393e:	60bb      	str	r3, [r7, #8]
 8003940:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003942:	2301      	movs	r3, #1
 8003944:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003946:	4b77      	ldr	r3, [pc, #476]	; (8003b24 <HAL_RCC_OscConfig+0x474>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800394e:	2b00      	cmp	r3, #0
 8003950:	d118      	bne.n	8003984 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003952:	4b74      	ldr	r3, [pc, #464]	; (8003b24 <HAL_RCC_OscConfig+0x474>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a73      	ldr	r2, [pc, #460]	; (8003b24 <HAL_RCC_OscConfig+0x474>)
 8003958:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800395c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800395e:	f7fd fb4d 	bl	8000ffc <HAL_GetTick>
 8003962:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003964:	e008      	b.n	8003978 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003966:	f7fd fb49 	bl	8000ffc <HAL_GetTick>
 800396a:	4602      	mov	r2, r0
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	1ad3      	subs	r3, r2, r3
 8003970:	2b02      	cmp	r3, #2
 8003972:	d901      	bls.n	8003978 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003974:	2303      	movs	r3, #3
 8003976:	e10c      	b.n	8003b92 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003978:	4b6a      	ldr	r3, [pc, #424]	; (8003b24 <HAL_RCC_OscConfig+0x474>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003980:	2b00      	cmp	r3, #0
 8003982:	d0f0      	beq.n	8003966 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	2b01      	cmp	r3, #1
 800398a:	d106      	bne.n	800399a <HAL_RCC_OscConfig+0x2ea>
 800398c:	4b64      	ldr	r3, [pc, #400]	; (8003b20 <HAL_RCC_OscConfig+0x470>)
 800398e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003990:	4a63      	ldr	r2, [pc, #396]	; (8003b20 <HAL_RCC_OscConfig+0x470>)
 8003992:	f043 0301 	orr.w	r3, r3, #1
 8003996:	6713      	str	r3, [r2, #112]	; 0x70
 8003998:	e01c      	b.n	80039d4 <HAL_RCC_OscConfig+0x324>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	2b05      	cmp	r3, #5
 80039a0:	d10c      	bne.n	80039bc <HAL_RCC_OscConfig+0x30c>
 80039a2:	4b5f      	ldr	r3, [pc, #380]	; (8003b20 <HAL_RCC_OscConfig+0x470>)
 80039a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039a6:	4a5e      	ldr	r2, [pc, #376]	; (8003b20 <HAL_RCC_OscConfig+0x470>)
 80039a8:	f043 0304 	orr.w	r3, r3, #4
 80039ac:	6713      	str	r3, [r2, #112]	; 0x70
 80039ae:	4b5c      	ldr	r3, [pc, #368]	; (8003b20 <HAL_RCC_OscConfig+0x470>)
 80039b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039b2:	4a5b      	ldr	r2, [pc, #364]	; (8003b20 <HAL_RCC_OscConfig+0x470>)
 80039b4:	f043 0301 	orr.w	r3, r3, #1
 80039b8:	6713      	str	r3, [r2, #112]	; 0x70
 80039ba:	e00b      	b.n	80039d4 <HAL_RCC_OscConfig+0x324>
 80039bc:	4b58      	ldr	r3, [pc, #352]	; (8003b20 <HAL_RCC_OscConfig+0x470>)
 80039be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039c0:	4a57      	ldr	r2, [pc, #348]	; (8003b20 <HAL_RCC_OscConfig+0x470>)
 80039c2:	f023 0301 	bic.w	r3, r3, #1
 80039c6:	6713      	str	r3, [r2, #112]	; 0x70
 80039c8:	4b55      	ldr	r3, [pc, #340]	; (8003b20 <HAL_RCC_OscConfig+0x470>)
 80039ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039cc:	4a54      	ldr	r2, [pc, #336]	; (8003b20 <HAL_RCC_OscConfig+0x470>)
 80039ce:	f023 0304 	bic.w	r3, r3, #4
 80039d2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d015      	beq.n	8003a08 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039dc:	f7fd fb0e 	bl	8000ffc <HAL_GetTick>
 80039e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039e2:	e00a      	b.n	80039fa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039e4:	f7fd fb0a 	bl	8000ffc <HAL_GetTick>
 80039e8:	4602      	mov	r2, r0
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	1ad3      	subs	r3, r2, r3
 80039ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d901      	bls.n	80039fa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	e0cb      	b.n	8003b92 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039fa:	4b49      	ldr	r3, [pc, #292]	; (8003b20 <HAL_RCC_OscConfig+0x470>)
 80039fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039fe:	f003 0302 	and.w	r3, r3, #2
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d0ee      	beq.n	80039e4 <HAL_RCC_OscConfig+0x334>
 8003a06:	e014      	b.n	8003a32 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a08:	f7fd faf8 	bl	8000ffc <HAL_GetTick>
 8003a0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a0e:	e00a      	b.n	8003a26 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a10:	f7fd faf4 	bl	8000ffc <HAL_GetTick>
 8003a14:	4602      	mov	r2, r0
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d901      	bls.n	8003a26 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003a22:	2303      	movs	r3, #3
 8003a24:	e0b5      	b.n	8003b92 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a26:	4b3e      	ldr	r3, [pc, #248]	; (8003b20 <HAL_RCC_OscConfig+0x470>)
 8003a28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a2a:	f003 0302 	and.w	r3, r3, #2
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d1ee      	bne.n	8003a10 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a32:	7dfb      	ldrb	r3, [r7, #23]
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d105      	bne.n	8003a44 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a38:	4b39      	ldr	r3, [pc, #228]	; (8003b20 <HAL_RCC_OscConfig+0x470>)
 8003a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a3c:	4a38      	ldr	r2, [pc, #224]	; (8003b20 <HAL_RCC_OscConfig+0x470>)
 8003a3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a42:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	699b      	ldr	r3, [r3, #24]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	f000 80a1 	beq.w	8003b90 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a4e:	4b34      	ldr	r3, [pc, #208]	; (8003b20 <HAL_RCC_OscConfig+0x470>)
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	f003 030c 	and.w	r3, r3, #12
 8003a56:	2b08      	cmp	r3, #8
 8003a58:	d05c      	beq.n	8003b14 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	699b      	ldr	r3, [r3, #24]
 8003a5e:	2b02      	cmp	r3, #2
 8003a60:	d141      	bne.n	8003ae6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a62:	4b31      	ldr	r3, [pc, #196]	; (8003b28 <HAL_RCC_OscConfig+0x478>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a68:	f7fd fac8 	bl	8000ffc <HAL_GetTick>
 8003a6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a6e:	e008      	b.n	8003a82 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a70:	f7fd fac4 	bl	8000ffc <HAL_GetTick>
 8003a74:	4602      	mov	r2, r0
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	2b02      	cmp	r3, #2
 8003a7c:	d901      	bls.n	8003a82 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e087      	b.n	8003b92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a82:	4b27      	ldr	r3, [pc, #156]	; (8003b20 <HAL_RCC_OscConfig+0x470>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d1f0      	bne.n	8003a70 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	69da      	ldr	r2, [r3, #28]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a1b      	ldr	r3, [r3, #32]
 8003a96:	431a      	orrs	r2, r3
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a9c:	019b      	lsls	r3, r3, #6
 8003a9e:	431a      	orrs	r2, r3
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa4:	085b      	lsrs	r3, r3, #1
 8003aa6:	3b01      	subs	r3, #1
 8003aa8:	041b      	lsls	r3, r3, #16
 8003aaa:	431a      	orrs	r2, r3
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ab0:	061b      	lsls	r3, r3, #24
 8003ab2:	491b      	ldr	r1, [pc, #108]	; (8003b20 <HAL_RCC_OscConfig+0x470>)
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ab8:	4b1b      	ldr	r3, [pc, #108]	; (8003b28 <HAL_RCC_OscConfig+0x478>)
 8003aba:	2201      	movs	r2, #1
 8003abc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003abe:	f7fd fa9d 	bl	8000ffc <HAL_GetTick>
 8003ac2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ac4:	e008      	b.n	8003ad8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ac6:	f7fd fa99 	bl	8000ffc <HAL_GetTick>
 8003aca:	4602      	mov	r2, r0
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	1ad3      	subs	r3, r2, r3
 8003ad0:	2b02      	cmp	r3, #2
 8003ad2:	d901      	bls.n	8003ad8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003ad4:	2303      	movs	r3, #3
 8003ad6:	e05c      	b.n	8003b92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ad8:	4b11      	ldr	r3, [pc, #68]	; (8003b20 <HAL_RCC_OscConfig+0x470>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d0f0      	beq.n	8003ac6 <HAL_RCC_OscConfig+0x416>
 8003ae4:	e054      	b.n	8003b90 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ae6:	4b10      	ldr	r3, [pc, #64]	; (8003b28 <HAL_RCC_OscConfig+0x478>)
 8003ae8:	2200      	movs	r2, #0
 8003aea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aec:	f7fd fa86 	bl	8000ffc <HAL_GetTick>
 8003af0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003af2:	e008      	b.n	8003b06 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003af4:	f7fd fa82 	bl	8000ffc <HAL_GetTick>
 8003af8:	4602      	mov	r2, r0
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	1ad3      	subs	r3, r2, r3
 8003afe:	2b02      	cmp	r3, #2
 8003b00:	d901      	bls.n	8003b06 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003b02:	2303      	movs	r3, #3
 8003b04:	e045      	b.n	8003b92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b06:	4b06      	ldr	r3, [pc, #24]	; (8003b20 <HAL_RCC_OscConfig+0x470>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d1f0      	bne.n	8003af4 <HAL_RCC_OscConfig+0x444>
 8003b12:	e03d      	b.n	8003b90 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	699b      	ldr	r3, [r3, #24]
 8003b18:	2b01      	cmp	r3, #1
 8003b1a:	d107      	bne.n	8003b2c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	e038      	b.n	8003b92 <HAL_RCC_OscConfig+0x4e2>
 8003b20:	40023800 	.word	0x40023800
 8003b24:	40007000 	.word	0x40007000
 8003b28:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b2c:	4b1b      	ldr	r3, [pc, #108]	; (8003b9c <HAL_RCC_OscConfig+0x4ec>)
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	699b      	ldr	r3, [r3, #24]
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d028      	beq.n	8003b8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b44:	429a      	cmp	r2, r3
 8003b46:	d121      	bne.n	8003b8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d11a      	bne.n	8003b8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b56:	68fa      	ldr	r2, [r7, #12]
 8003b58:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	687a      	ldr	r2, [r7, #4]
 8003b60:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003b62:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d111      	bne.n	8003b8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b72:	085b      	lsrs	r3, r3, #1
 8003b74:	3b01      	subs	r3, #1
 8003b76:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d107      	bne.n	8003b8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b86:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d001      	beq.n	8003b90 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e000      	b.n	8003b92 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003b90:	2300      	movs	r3, #0
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	3718      	adds	r7, #24
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	40023800 	.word	0x40023800

08003ba0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b084      	sub	sp, #16
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
 8003ba8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d101      	bne.n	8003bb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e0cc      	b.n	8003d4e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003bb4:	4b68      	ldr	r3, [pc, #416]	; (8003d58 <HAL_RCC_ClockConfig+0x1b8>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 0307 	and.w	r3, r3, #7
 8003bbc:	683a      	ldr	r2, [r7, #0]
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d90c      	bls.n	8003bdc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bc2:	4b65      	ldr	r3, [pc, #404]	; (8003d58 <HAL_RCC_ClockConfig+0x1b8>)
 8003bc4:	683a      	ldr	r2, [r7, #0]
 8003bc6:	b2d2      	uxtb	r2, r2
 8003bc8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bca:	4b63      	ldr	r3, [pc, #396]	; (8003d58 <HAL_RCC_ClockConfig+0x1b8>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0307 	and.w	r3, r3, #7
 8003bd2:	683a      	ldr	r2, [r7, #0]
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d001      	beq.n	8003bdc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e0b8      	b.n	8003d4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 0302 	and.w	r3, r3, #2
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d020      	beq.n	8003c2a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0304 	and.w	r3, r3, #4
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d005      	beq.n	8003c00 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003bf4:	4b59      	ldr	r3, [pc, #356]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	4a58      	ldr	r2, [pc, #352]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003bfa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003bfe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 0308 	and.w	r3, r3, #8
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d005      	beq.n	8003c18 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c0c:	4b53      	ldr	r3, [pc, #332]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	4a52      	ldr	r2, [pc, #328]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003c12:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003c16:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c18:	4b50      	ldr	r3, [pc, #320]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	494d      	ldr	r1, [pc, #308]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003c26:	4313      	orrs	r3, r2
 8003c28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 0301 	and.w	r3, r3, #1
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d044      	beq.n	8003cc0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d107      	bne.n	8003c4e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c3e:	4b47      	ldr	r3, [pc, #284]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d119      	bne.n	8003c7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e07f      	b.n	8003d4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	2b02      	cmp	r3, #2
 8003c54:	d003      	beq.n	8003c5e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c5a:	2b03      	cmp	r3, #3
 8003c5c:	d107      	bne.n	8003c6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c5e:	4b3f      	ldr	r3, [pc, #252]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d109      	bne.n	8003c7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e06f      	b.n	8003d4e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c6e:	4b3b      	ldr	r3, [pc, #236]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 0302 	and.w	r3, r3, #2
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d101      	bne.n	8003c7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e067      	b.n	8003d4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c7e:	4b37      	ldr	r3, [pc, #220]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	f023 0203 	bic.w	r2, r3, #3
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	4934      	ldr	r1, [pc, #208]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c90:	f7fd f9b4 	bl	8000ffc <HAL_GetTick>
 8003c94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c96:	e00a      	b.n	8003cae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c98:	f7fd f9b0 	bl	8000ffc <HAL_GetTick>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d901      	bls.n	8003cae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e04f      	b.n	8003d4e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cae:	4b2b      	ldr	r3, [pc, #172]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	f003 020c 	and.w	r2, r3, #12
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	009b      	lsls	r3, r3, #2
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d1eb      	bne.n	8003c98 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003cc0:	4b25      	ldr	r3, [pc, #148]	; (8003d58 <HAL_RCC_ClockConfig+0x1b8>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 0307 	and.w	r3, r3, #7
 8003cc8:	683a      	ldr	r2, [r7, #0]
 8003cca:	429a      	cmp	r2, r3
 8003ccc:	d20c      	bcs.n	8003ce8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cce:	4b22      	ldr	r3, [pc, #136]	; (8003d58 <HAL_RCC_ClockConfig+0x1b8>)
 8003cd0:	683a      	ldr	r2, [r7, #0]
 8003cd2:	b2d2      	uxtb	r2, r2
 8003cd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cd6:	4b20      	ldr	r3, [pc, #128]	; (8003d58 <HAL_RCC_ClockConfig+0x1b8>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 0307 	and.w	r3, r3, #7
 8003cde:	683a      	ldr	r2, [r7, #0]
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d001      	beq.n	8003ce8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e032      	b.n	8003d4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f003 0304 	and.w	r3, r3, #4
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d008      	beq.n	8003d06 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cf4:	4b19      	ldr	r3, [pc, #100]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	4916      	ldr	r1, [pc, #88]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003d02:	4313      	orrs	r3, r2
 8003d04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 0308 	and.w	r3, r3, #8
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d009      	beq.n	8003d26 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d12:	4b12      	ldr	r3, [pc, #72]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	691b      	ldr	r3, [r3, #16]
 8003d1e:	00db      	lsls	r3, r3, #3
 8003d20:	490e      	ldr	r1, [pc, #56]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003d22:	4313      	orrs	r3, r2
 8003d24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003d26:	f000 f821 	bl	8003d6c <HAL_RCC_GetSysClockFreq>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	4b0b      	ldr	r3, [pc, #44]	; (8003d5c <HAL_RCC_ClockConfig+0x1bc>)
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	091b      	lsrs	r3, r3, #4
 8003d32:	f003 030f 	and.w	r3, r3, #15
 8003d36:	490a      	ldr	r1, [pc, #40]	; (8003d60 <HAL_RCC_ClockConfig+0x1c0>)
 8003d38:	5ccb      	ldrb	r3, [r1, r3]
 8003d3a:	fa22 f303 	lsr.w	r3, r2, r3
 8003d3e:	4a09      	ldr	r2, [pc, #36]	; (8003d64 <HAL_RCC_ClockConfig+0x1c4>)
 8003d40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003d42:	4b09      	ldr	r3, [pc, #36]	; (8003d68 <HAL_RCC_ClockConfig+0x1c8>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4618      	mov	r0, r3
 8003d48:	f7fd f914 	bl	8000f74 <HAL_InitTick>

  return HAL_OK;
 8003d4c:	2300      	movs	r3, #0
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	3710      	adds	r7, #16
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	40023c00 	.word	0x40023c00
 8003d5c:	40023800 	.word	0x40023800
 8003d60:	08009aec 	.word	0x08009aec
 8003d64:	20000000 	.word	0x20000000
 8003d68:	20000004 	.word	0x20000004

08003d6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d70:	b094      	sub	sp, #80	; 0x50
 8003d72:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003d74:	2300      	movs	r3, #0
 8003d76:	647b      	str	r3, [r7, #68]	; 0x44
 8003d78:	2300      	movs	r3, #0
 8003d7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003d80:	2300      	movs	r3, #0
 8003d82:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d84:	4b79      	ldr	r3, [pc, #484]	; (8003f6c <HAL_RCC_GetSysClockFreq+0x200>)
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	f003 030c 	and.w	r3, r3, #12
 8003d8c:	2b08      	cmp	r3, #8
 8003d8e:	d00d      	beq.n	8003dac <HAL_RCC_GetSysClockFreq+0x40>
 8003d90:	2b08      	cmp	r3, #8
 8003d92:	f200 80e1 	bhi.w	8003f58 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d002      	beq.n	8003da0 <HAL_RCC_GetSysClockFreq+0x34>
 8003d9a:	2b04      	cmp	r3, #4
 8003d9c:	d003      	beq.n	8003da6 <HAL_RCC_GetSysClockFreq+0x3a>
 8003d9e:	e0db      	b.n	8003f58 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003da0:	4b73      	ldr	r3, [pc, #460]	; (8003f70 <HAL_RCC_GetSysClockFreq+0x204>)
 8003da2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003da4:	e0db      	b.n	8003f5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003da6:	4b73      	ldr	r3, [pc, #460]	; (8003f74 <HAL_RCC_GetSysClockFreq+0x208>)
 8003da8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003daa:	e0d8      	b.n	8003f5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003dac:	4b6f      	ldr	r3, [pc, #444]	; (8003f6c <HAL_RCC_GetSysClockFreq+0x200>)
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003db4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003db6:	4b6d      	ldr	r3, [pc, #436]	; (8003f6c <HAL_RCC_GetSysClockFreq+0x200>)
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d063      	beq.n	8003e8a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003dc2:	4b6a      	ldr	r3, [pc, #424]	; (8003f6c <HAL_RCC_GetSysClockFreq+0x200>)
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	099b      	lsrs	r3, r3, #6
 8003dc8:	2200      	movs	r2, #0
 8003dca:	63bb      	str	r3, [r7, #56]	; 0x38
 8003dcc:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003dce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003dd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003dd4:	633b      	str	r3, [r7, #48]	; 0x30
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	637b      	str	r3, [r7, #52]	; 0x34
 8003dda:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003dde:	4622      	mov	r2, r4
 8003de0:	462b      	mov	r3, r5
 8003de2:	f04f 0000 	mov.w	r0, #0
 8003de6:	f04f 0100 	mov.w	r1, #0
 8003dea:	0159      	lsls	r1, r3, #5
 8003dec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003df0:	0150      	lsls	r0, r2, #5
 8003df2:	4602      	mov	r2, r0
 8003df4:	460b      	mov	r3, r1
 8003df6:	4621      	mov	r1, r4
 8003df8:	1a51      	subs	r1, r2, r1
 8003dfa:	6139      	str	r1, [r7, #16]
 8003dfc:	4629      	mov	r1, r5
 8003dfe:	eb63 0301 	sbc.w	r3, r3, r1
 8003e02:	617b      	str	r3, [r7, #20]
 8003e04:	f04f 0200 	mov.w	r2, #0
 8003e08:	f04f 0300 	mov.w	r3, #0
 8003e0c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003e10:	4659      	mov	r1, fp
 8003e12:	018b      	lsls	r3, r1, #6
 8003e14:	4651      	mov	r1, sl
 8003e16:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e1a:	4651      	mov	r1, sl
 8003e1c:	018a      	lsls	r2, r1, #6
 8003e1e:	4651      	mov	r1, sl
 8003e20:	ebb2 0801 	subs.w	r8, r2, r1
 8003e24:	4659      	mov	r1, fp
 8003e26:	eb63 0901 	sbc.w	r9, r3, r1
 8003e2a:	f04f 0200 	mov.w	r2, #0
 8003e2e:	f04f 0300 	mov.w	r3, #0
 8003e32:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e36:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e3a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e3e:	4690      	mov	r8, r2
 8003e40:	4699      	mov	r9, r3
 8003e42:	4623      	mov	r3, r4
 8003e44:	eb18 0303 	adds.w	r3, r8, r3
 8003e48:	60bb      	str	r3, [r7, #8]
 8003e4a:	462b      	mov	r3, r5
 8003e4c:	eb49 0303 	adc.w	r3, r9, r3
 8003e50:	60fb      	str	r3, [r7, #12]
 8003e52:	f04f 0200 	mov.w	r2, #0
 8003e56:	f04f 0300 	mov.w	r3, #0
 8003e5a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003e5e:	4629      	mov	r1, r5
 8003e60:	024b      	lsls	r3, r1, #9
 8003e62:	4621      	mov	r1, r4
 8003e64:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003e68:	4621      	mov	r1, r4
 8003e6a:	024a      	lsls	r2, r1, #9
 8003e6c:	4610      	mov	r0, r2
 8003e6e:	4619      	mov	r1, r3
 8003e70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e72:	2200      	movs	r2, #0
 8003e74:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e76:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003e78:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003e7c:	f7fc f9f8 	bl	8000270 <__aeabi_uldivmod>
 8003e80:	4602      	mov	r2, r0
 8003e82:	460b      	mov	r3, r1
 8003e84:	4613      	mov	r3, r2
 8003e86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e88:	e058      	b.n	8003f3c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e8a:	4b38      	ldr	r3, [pc, #224]	; (8003f6c <HAL_RCC_GetSysClockFreq+0x200>)
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	099b      	lsrs	r3, r3, #6
 8003e90:	2200      	movs	r2, #0
 8003e92:	4618      	mov	r0, r3
 8003e94:	4611      	mov	r1, r2
 8003e96:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003e9a:	623b      	str	r3, [r7, #32]
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	627b      	str	r3, [r7, #36]	; 0x24
 8003ea0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003ea4:	4642      	mov	r2, r8
 8003ea6:	464b      	mov	r3, r9
 8003ea8:	f04f 0000 	mov.w	r0, #0
 8003eac:	f04f 0100 	mov.w	r1, #0
 8003eb0:	0159      	lsls	r1, r3, #5
 8003eb2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003eb6:	0150      	lsls	r0, r2, #5
 8003eb8:	4602      	mov	r2, r0
 8003eba:	460b      	mov	r3, r1
 8003ebc:	4641      	mov	r1, r8
 8003ebe:	ebb2 0a01 	subs.w	sl, r2, r1
 8003ec2:	4649      	mov	r1, r9
 8003ec4:	eb63 0b01 	sbc.w	fp, r3, r1
 8003ec8:	f04f 0200 	mov.w	r2, #0
 8003ecc:	f04f 0300 	mov.w	r3, #0
 8003ed0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003ed4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003ed8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003edc:	ebb2 040a 	subs.w	r4, r2, sl
 8003ee0:	eb63 050b 	sbc.w	r5, r3, fp
 8003ee4:	f04f 0200 	mov.w	r2, #0
 8003ee8:	f04f 0300 	mov.w	r3, #0
 8003eec:	00eb      	lsls	r3, r5, #3
 8003eee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ef2:	00e2      	lsls	r2, r4, #3
 8003ef4:	4614      	mov	r4, r2
 8003ef6:	461d      	mov	r5, r3
 8003ef8:	4643      	mov	r3, r8
 8003efa:	18e3      	adds	r3, r4, r3
 8003efc:	603b      	str	r3, [r7, #0]
 8003efe:	464b      	mov	r3, r9
 8003f00:	eb45 0303 	adc.w	r3, r5, r3
 8003f04:	607b      	str	r3, [r7, #4]
 8003f06:	f04f 0200 	mov.w	r2, #0
 8003f0a:	f04f 0300 	mov.w	r3, #0
 8003f0e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f12:	4629      	mov	r1, r5
 8003f14:	028b      	lsls	r3, r1, #10
 8003f16:	4621      	mov	r1, r4
 8003f18:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f1c:	4621      	mov	r1, r4
 8003f1e:	028a      	lsls	r2, r1, #10
 8003f20:	4610      	mov	r0, r2
 8003f22:	4619      	mov	r1, r3
 8003f24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f26:	2200      	movs	r2, #0
 8003f28:	61bb      	str	r3, [r7, #24]
 8003f2a:	61fa      	str	r2, [r7, #28]
 8003f2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f30:	f7fc f99e 	bl	8000270 <__aeabi_uldivmod>
 8003f34:	4602      	mov	r2, r0
 8003f36:	460b      	mov	r3, r1
 8003f38:	4613      	mov	r3, r2
 8003f3a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003f3c:	4b0b      	ldr	r3, [pc, #44]	; (8003f6c <HAL_RCC_GetSysClockFreq+0x200>)
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	0c1b      	lsrs	r3, r3, #16
 8003f42:	f003 0303 	and.w	r3, r3, #3
 8003f46:	3301      	adds	r3, #1
 8003f48:	005b      	lsls	r3, r3, #1
 8003f4a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003f4c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003f4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f54:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003f56:	e002      	b.n	8003f5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f58:	4b05      	ldr	r3, [pc, #20]	; (8003f70 <HAL_RCC_GetSysClockFreq+0x204>)
 8003f5a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003f5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3750      	adds	r7, #80	; 0x50
 8003f64:	46bd      	mov	sp, r7
 8003f66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f6a:	bf00      	nop
 8003f6c:	40023800 	.word	0x40023800
 8003f70:	00f42400 	.word	0x00f42400
 8003f74:	007a1200 	.word	0x007a1200

08003f78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f7c:	4b03      	ldr	r3, [pc, #12]	; (8003f8c <HAL_RCC_GetHCLKFreq+0x14>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	46bd      	mov	sp, r7
 8003f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f88:	4770      	bx	lr
 8003f8a:	bf00      	nop
 8003f8c:	20000000 	.word	0x20000000

08003f90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003f94:	f7ff fff0 	bl	8003f78 <HAL_RCC_GetHCLKFreq>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	4b05      	ldr	r3, [pc, #20]	; (8003fb0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	0a9b      	lsrs	r3, r3, #10
 8003fa0:	f003 0307 	and.w	r3, r3, #7
 8003fa4:	4903      	ldr	r1, [pc, #12]	; (8003fb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fa6:	5ccb      	ldrb	r3, [r1, r3]
 8003fa8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	40023800 	.word	0x40023800
 8003fb4:	08009afc 	.word	0x08009afc

08003fb8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b086      	sub	sp, #24
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f003 0301 	and.w	r3, r3, #1
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d105      	bne.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d035      	beq.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003fe0:	4b62      	ldr	r3, [pc, #392]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003fe6:	f7fd f809 	bl	8000ffc <HAL_GetTick>
 8003fea:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003fec:	e008      	b.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003fee:	f7fd f805 	bl	8000ffc <HAL_GetTick>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	1ad3      	subs	r3, r2, r3
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d901      	bls.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003ffc:	2303      	movs	r3, #3
 8003ffe:	e0b0      	b.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004000:	4b5b      	ldr	r3, [pc, #364]	; (8004170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004008:	2b00      	cmp	r3, #0
 800400a:	d1f0      	bne.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	019a      	lsls	r2, r3, #6
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	071b      	lsls	r3, r3, #28
 8004018:	4955      	ldr	r1, [pc, #340]	; (8004170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800401a:	4313      	orrs	r3, r2
 800401c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004020:	4b52      	ldr	r3, [pc, #328]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004022:	2201      	movs	r2, #1
 8004024:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004026:	f7fc ffe9 	bl	8000ffc <HAL_GetTick>
 800402a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800402c:	e008      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800402e:	f7fc ffe5 	bl	8000ffc <HAL_GetTick>
 8004032:	4602      	mov	r2, r0
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	1ad3      	subs	r3, r2, r3
 8004038:	2b02      	cmp	r3, #2
 800403a:	d901      	bls.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800403c:	2303      	movs	r3, #3
 800403e:	e090      	b.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004040:	4b4b      	ldr	r3, [pc, #300]	; (8004170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004048:	2b00      	cmp	r3, #0
 800404a:	d0f0      	beq.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 0302 	and.w	r3, r3, #2
 8004054:	2b00      	cmp	r3, #0
 8004056:	f000 8083 	beq.w	8004160 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800405a:	2300      	movs	r3, #0
 800405c:	60fb      	str	r3, [r7, #12]
 800405e:	4b44      	ldr	r3, [pc, #272]	; (8004170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004062:	4a43      	ldr	r2, [pc, #268]	; (8004170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004064:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004068:	6413      	str	r3, [r2, #64]	; 0x40
 800406a:	4b41      	ldr	r3, [pc, #260]	; (8004170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800406c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800406e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004072:	60fb      	str	r3, [r7, #12]
 8004074:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004076:	4b3f      	ldr	r3, [pc, #252]	; (8004174 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a3e      	ldr	r2, [pc, #248]	; (8004174 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800407c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004080:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004082:	f7fc ffbb 	bl	8000ffc <HAL_GetTick>
 8004086:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004088:	e008      	b.n	800409c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800408a:	f7fc ffb7 	bl	8000ffc <HAL_GetTick>
 800408e:	4602      	mov	r2, r0
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	1ad3      	subs	r3, r2, r3
 8004094:	2b02      	cmp	r3, #2
 8004096:	d901      	bls.n	800409c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004098:	2303      	movs	r3, #3
 800409a:	e062      	b.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800409c:	4b35      	ldr	r3, [pc, #212]	; (8004174 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d0f0      	beq.n	800408a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80040a8:	4b31      	ldr	r3, [pc, #196]	; (8004170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80040aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040b0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d02f      	beq.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	68db      	ldr	r3, [r3, #12]
 80040bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040c0:	693a      	ldr	r2, [r7, #16]
 80040c2:	429a      	cmp	r2, r3
 80040c4:	d028      	beq.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80040c6:	4b2a      	ldr	r3, [pc, #168]	; (8004170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80040c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040ce:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80040d0:	4b29      	ldr	r3, [pc, #164]	; (8004178 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80040d2:	2201      	movs	r2, #1
 80040d4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80040d6:	4b28      	ldr	r3, [pc, #160]	; (8004178 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80040d8:	2200      	movs	r2, #0
 80040da:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80040dc:	4a24      	ldr	r2, [pc, #144]	; (8004170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80040e2:	4b23      	ldr	r3, [pc, #140]	; (8004170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80040e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040e6:	f003 0301 	and.w	r3, r3, #1
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d114      	bne.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80040ee:	f7fc ff85 	bl	8000ffc <HAL_GetTick>
 80040f2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040f4:	e00a      	b.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040f6:	f7fc ff81 	bl	8000ffc <HAL_GetTick>
 80040fa:	4602      	mov	r2, r0
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	f241 3288 	movw	r2, #5000	; 0x1388
 8004104:	4293      	cmp	r3, r2
 8004106:	d901      	bls.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004108:	2303      	movs	r3, #3
 800410a:	e02a      	b.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800410c:	4b18      	ldr	r3, [pc, #96]	; (8004170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800410e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004110:	f003 0302 	and.w	r3, r3, #2
 8004114:	2b00      	cmp	r3, #0
 8004116:	d0ee      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	68db      	ldr	r3, [r3, #12]
 800411c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004120:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004124:	d10d      	bne.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004126:	4b12      	ldr	r3, [pc, #72]	; (8004170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004136:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800413a:	490d      	ldr	r1, [pc, #52]	; (8004170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800413c:	4313      	orrs	r3, r2
 800413e:	608b      	str	r3, [r1, #8]
 8004140:	e005      	b.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004142:	4b0b      	ldr	r3, [pc, #44]	; (8004170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	4a0a      	ldr	r2, [pc, #40]	; (8004170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004148:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800414c:	6093      	str	r3, [r2, #8]
 800414e:	4b08      	ldr	r3, [pc, #32]	; (8004170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004150:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	68db      	ldr	r3, [r3, #12]
 8004156:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800415a:	4905      	ldr	r1, [pc, #20]	; (8004170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800415c:	4313      	orrs	r3, r2
 800415e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004160:	2300      	movs	r3, #0
}
 8004162:	4618      	mov	r0, r3
 8004164:	3718      	adds	r7, #24
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}
 800416a:	bf00      	nop
 800416c:	42470068 	.word	0x42470068
 8004170:	40023800 	.word	0x40023800
 8004174:	40007000 	.word	0x40007000
 8004178:	42470e40 	.word	0x42470e40

0800417c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800417c:	b480      	push	{r7}
 800417e:	b087      	sub	sp, #28
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004184:	2300      	movs	r3, #0
 8004186:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004188:	2300      	movs	r3, #0
 800418a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800418c:	2300      	movs	r3, #0
 800418e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004190:	2300      	movs	r3, #0
 8004192:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2b01      	cmp	r3, #1
 8004198:	d13e      	bne.n	8004218 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800419a:	4b23      	ldr	r3, [pc, #140]	; (8004228 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80041a2:	60fb      	str	r3, [r7, #12]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d005      	beq.n	80041b6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d12f      	bne.n	8004210 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80041b0:	4b1e      	ldr	r3, [pc, #120]	; (800422c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80041b2:	617b      	str	r3, [r7, #20]
          break;
 80041b4:	e02f      	b.n	8004216 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80041b6:	4b1c      	ldr	r3, [pc, #112]	; (8004228 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80041c2:	d108      	bne.n	80041d6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80041c4:	4b18      	ldr	r3, [pc, #96]	; (8004228 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80041cc:	4a18      	ldr	r2, [pc, #96]	; (8004230 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80041ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80041d2:	613b      	str	r3, [r7, #16]
 80041d4:	e007      	b.n	80041e6 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80041d6:	4b14      	ldr	r3, [pc, #80]	; (8004228 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80041de:	4a15      	ldr	r2, [pc, #84]	; (8004234 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80041e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e4:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80041e6:	4b10      	ldr	r3, [pc, #64]	; (8004228 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80041e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80041ec:	099b      	lsrs	r3, r3, #6
 80041ee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	fb02 f303 	mul.w	r3, r2, r3
 80041f8:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80041fa:	4b0b      	ldr	r3, [pc, #44]	; (8004228 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80041fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004200:	0f1b      	lsrs	r3, r3, #28
 8004202:	f003 0307 	and.w	r3, r3, #7
 8004206:	68ba      	ldr	r2, [r7, #8]
 8004208:	fbb2 f3f3 	udiv	r3, r2, r3
 800420c:	617b      	str	r3, [r7, #20]
          break;
 800420e:	e002      	b.n	8004216 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004210:	2300      	movs	r3, #0
 8004212:	617b      	str	r3, [r7, #20]
          break;
 8004214:	bf00      	nop
        }
      }
      break;
 8004216:	bf00      	nop
    }
  }
  return frequency;
 8004218:	697b      	ldr	r3, [r7, #20]
}
 800421a:	4618      	mov	r0, r3
 800421c:	371c      	adds	r7, #28
 800421e:	46bd      	mov	sp, r7
 8004220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004224:	4770      	bx	lr
 8004226:	bf00      	nop
 8004228:	40023800 	.word	0x40023800
 800422c:	00bb8000 	.word	0x00bb8000
 8004230:	007a1200 	.word	0x007a1200
 8004234:	00f42400 	.word	0x00f42400

08004238 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b082      	sub	sp, #8
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d101      	bne.n	800424a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	e07b      	b.n	8004342 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800424e:	2b00      	cmp	r3, #0
 8004250:	d108      	bne.n	8004264 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800425a:	d009      	beq.n	8004270 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	61da      	str	r2, [r3, #28]
 8004262:	e005      	b.n	8004270 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2200      	movs	r2, #0
 8004268:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2200      	movs	r2, #0
 8004274:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800427c:	b2db      	uxtb	r3, r3
 800427e:	2b00      	cmp	r3, #0
 8004280:	d106      	bne.n	8004290 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2200      	movs	r2, #0
 8004286:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f7fc fcf0 	bl	8000c70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2202      	movs	r2, #2
 8004294:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042a6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80042b8:	431a      	orrs	r2, r3
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	68db      	ldr	r3, [r3, #12]
 80042be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042c2:	431a      	orrs	r2, r3
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	691b      	ldr	r3, [r3, #16]
 80042c8:	f003 0302 	and.w	r3, r3, #2
 80042cc:	431a      	orrs	r2, r3
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	695b      	ldr	r3, [r3, #20]
 80042d2:	f003 0301 	and.w	r3, r3, #1
 80042d6:	431a      	orrs	r2, r3
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	699b      	ldr	r3, [r3, #24]
 80042dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042e0:	431a      	orrs	r2, r3
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	69db      	ldr	r3, [r3, #28]
 80042e6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80042ea:	431a      	orrs	r2, r3
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6a1b      	ldr	r3, [r3, #32]
 80042f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042f4:	ea42 0103 	orr.w	r1, r2, r3
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042fc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	430a      	orrs	r2, r1
 8004306:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	699b      	ldr	r3, [r3, #24]
 800430c:	0c1b      	lsrs	r3, r3, #16
 800430e:	f003 0104 	and.w	r1, r3, #4
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004316:	f003 0210 	and.w	r2, r3, #16
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	430a      	orrs	r2, r1
 8004320:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	69da      	ldr	r2, [r3, #28]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004330:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2200      	movs	r2, #0
 8004336:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2201      	movs	r2, #1
 800433c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004340:	2300      	movs	r3, #0
}
 8004342:	4618      	mov	r0, r3
 8004344:	3708      	adds	r7, #8
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}

0800434a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800434a:	b580      	push	{r7, lr}
 800434c:	b082      	sub	sp, #8
 800434e:	af00      	add	r7, sp, #0
 8004350:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d101      	bne.n	800435c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	e041      	b.n	80043e0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004362:	b2db      	uxtb	r3, r3
 8004364:	2b00      	cmp	r3, #0
 8004366:	d106      	bne.n	8004376 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004370:	6878      	ldr	r0, [r7, #4]
 8004372:	f7fc fcc5 	bl	8000d00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2202      	movs	r2, #2
 800437a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681a      	ldr	r2, [r3, #0]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	3304      	adds	r3, #4
 8004386:	4619      	mov	r1, r3
 8004388:	4610      	mov	r0, r2
 800438a:	f000 f95d 	bl	8004648 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2201      	movs	r2, #1
 8004392:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2201      	movs	r2, #1
 800439a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2201      	movs	r2, #1
 80043a2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2201      	movs	r2, #1
 80043aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2201      	movs	r2, #1
 80043b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2201      	movs	r2, #1
 80043ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2201      	movs	r2, #1
 80043c2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2201      	movs	r2, #1
 80043ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2201      	movs	r2, #1
 80043d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2201      	movs	r2, #1
 80043da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80043de:	2300      	movs	r3, #0
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	3708      	adds	r7, #8
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}

080043e8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80043e8:	b480      	push	{r7}
 80043ea:	b085      	sub	sp, #20
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d001      	beq.n	8004400 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	e046      	b.n	800448e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2202      	movs	r2, #2
 8004404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a23      	ldr	r2, [pc, #140]	; (800449c <HAL_TIM_Base_Start+0xb4>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d022      	beq.n	8004458 <HAL_TIM_Base_Start+0x70>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800441a:	d01d      	beq.n	8004458 <HAL_TIM_Base_Start+0x70>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a1f      	ldr	r2, [pc, #124]	; (80044a0 <HAL_TIM_Base_Start+0xb8>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d018      	beq.n	8004458 <HAL_TIM_Base_Start+0x70>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a1e      	ldr	r2, [pc, #120]	; (80044a4 <HAL_TIM_Base_Start+0xbc>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d013      	beq.n	8004458 <HAL_TIM_Base_Start+0x70>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a1c      	ldr	r2, [pc, #112]	; (80044a8 <HAL_TIM_Base_Start+0xc0>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d00e      	beq.n	8004458 <HAL_TIM_Base_Start+0x70>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a1b      	ldr	r2, [pc, #108]	; (80044ac <HAL_TIM_Base_Start+0xc4>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d009      	beq.n	8004458 <HAL_TIM_Base_Start+0x70>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a19      	ldr	r2, [pc, #100]	; (80044b0 <HAL_TIM_Base_Start+0xc8>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d004      	beq.n	8004458 <HAL_TIM_Base_Start+0x70>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a18      	ldr	r2, [pc, #96]	; (80044b4 <HAL_TIM_Base_Start+0xcc>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d111      	bne.n	800447c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	f003 0307 	and.w	r3, r3, #7
 8004462:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2b06      	cmp	r3, #6
 8004468:	d010      	beq.n	800448c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f042 0201 	orr.w	r2, r2, #1
 8004478:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800447a:	e007      	b.n	800448c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	681a      	ldr	r2, [r3, #0]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f042 0201 	orr.w	r2, r2, #1
 800448a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800448c:	2300      	movs	r3, #0
}
 800448e:	4618      	mov	r0, r3
 8004490:	3714      	adds	r7, #20
 8004492:	46bd      	mov	sp, r7
 8004494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004498:	4770      	bx	lr
 800449a:	bf00      	nop
 800449c:	40010000 	.word	0x40010000
 80044a0:	40000400 	.word	0x40000400
 80044a4:	40000800 	.word	0x40000800
 80044a8:	40000c00 	.word	0x40000c00
 80044ac:	40010400 	.word	0x40010400
 80044b0:	40014000 	.word	0x40014000
 80044b4:	40001800 	.word	0x40001800

080044b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
 80044c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044c2:	2300      	movs	r3, #0
 80044c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d101      	bne.n	80044d4 <HAL_TIM_ConfigClockSource+0x1c>
 80044d0:	2302      	movs	r3, #2
 80044d2:	e0b4      	b.n	800463e <HAL_TIM_ConfigClockSource+0x186>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2201      	movs	r2, #1
 80044d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2202      	movs	r2, #2
 80044e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80044f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80044fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	68ba      	ldr	r2, [r7, #8]
 8004502:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800450c:	d03e      	beq.n	800458c <HAL_TIM_ConfigClockSource+0xd4>
 800450e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004512:	f200 8087 	bhi.w	8004624 <HAL_TIM_ConfigClockSource+0x16c>
 8004516:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800451a:	f000 8086 	beq.w	800462a <HAL_TIM_ConfigClockSource+0x172>
 800451e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004522:	d87f      	bhi.n	8004624 <HAL_TIM_ConfigClockSource+0x16c>
 8004524:	2b70      	cmp	r3, #112	; 0x70
 8004526:	d01a      	beq.n	800455e <HAL_TIM_ConfigClockSource+0xa6>
 8004528:	2b70      	cmp	r3, #112	; 0x70
 800452a:	d87b      	bhi.n	8004624 <HAL_TIM_ConfigClockSource+0x16c>
 800452c:	2b60      	cmp	r3, #96	; 0x60
 800452e:	d050      	beq.n	80045d2 <HAL_TIM_ConfigClockSource+0x11a>
 8004530:	2b60      	cmp	r3, #96	; 0x60
 8004532:	d877      	bhi.n	8004624 <HAL_TIM_ConfigClockSource+0x16c>
 8004534:	2b50      	cmp	r3, #80	; 0x50
 8004536:	d03c      	beq.n	80045b2 <HAL_TIM_ConfigClockSource+0xfa>
 8004538:	2b50      	cmp	r3, #80	; 0x50
 800453a:	d873      	bhi.n	8004624 <HAL_TIM_ConfigClockSource+0x16c>
 800453c:	2b40      	cmp	r3, #64	; 0x40
 800453e:	d058      	beq.n	80045f2 <HAL_TIM_ConfigClockSource+0x13a>
 8004540:	2b40      	cmp	r3, #64	; 0x40
 8004542:	d86f      	bhi.n	8004624 <HAL_TIM_ConfigClockSource+0x16c>
 8004544:	2b30      	cmp	r3, #48	; 0x30
 8004546:	d064      	beq.n	8004612 <HAL_TIM_ConfigClockSource+0x15a>
 8004548:	2b30      	cmp	r3, #48	; 0x30
 800454a:	d86b      	bhi.n	8004624 <HAL_TIM_ConfigClockSource+0x16c>
 800454c:	2b20      	cmp	r3, #32
 800454e:	d060      	beq.n	8004612 <HAL_TIM_ConfigClockSource+0x15a>
 8004550:	2b20      	cmp	r3, #32
 8004552:	d867      	bhi.n	8004624 <HAL_TIM_ConfigClockSource+0x16c>
 8004554:	2b00      	cmp	r3, #0
 8004556:	d05c      	beq.n	8004612 <HAL_TIM_ConfigClockSource+0x15a>
 8004558:	2b10      	cmp	r3, #16
 800455a:	d05a      	beq.n	8004612 <HAL_TIM_ConfigClockSource+0x15a>
 800455c:	e062      	b.n	8004624 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6818      	ldr	r0, [r3, #0]
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	6899      	ldr	r1, [r3, #8]
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	685a      	ldr	r2, [r3, #4]
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	68db      	ldr	r3, [r3, #12]
 800456e:	f000 f985 	bl	800487c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004580:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	68ba      	ldr	r2, [r7, #8]
 8004588:	609a      	str	r2, [r3, #8]
      break;
 800458a:	e04f      	b.n	800462c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6818      	ldr	r0, [r3, #0]
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	6899      	ldr	r1, [r3, #8]
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	685a      	ldr	r2, [r3, #4]
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	68db      	ldr	r3, [r3, #12]
 800459c:	f000 f96e 	bl	800487c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	689a      	ldr	r2, [r3, #8]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045ae:	609a      	str	r2, [r3, #8]
      break;
 80045b0:	e03c      	b.n	800462c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6818      	ldr	r0, [r3, #0]
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	6859      	ldr	r1, [r3, #4]
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	68db      	ldr	r3, [r3, #12]
 80045be:	461a      	mov	r2, r3
 80045c0:	f000 f8e2 	bl	8004788 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	2150      	movs	r1, #80	; 0x50
 80045ca:	4618      	mov	r0, r3
 80045cc:	f000 f93b 	bl	8004846 <TIM_ITRx_SetConfig>
      break;
 80045d0:	e02c      	b.n	800462c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6818      	ldr	r0, [r3, #0]
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	6859      	ldr	r1, [r3, #4]
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	68db      	ldr	r3, [r3, #12]
 80045de:	461a      	mov	r2, r3
 80045e0:	f000 f901 	bl	80047e6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	2160      	movs	r1, #96	; 0x60
 80045ea:	4618      	mov	r0, r3
 80045ec:	f000 f92b 	bl	8004846 <TIM_ITRx_SetConfig>
      break;
 80045f0:	e01c      	b.n	800462c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6818      	ldr	r0, [r3, #0]
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	6859      	ldr	r1, [r3, #4]
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	68db      	ldr	r3, [r3, #12]
 80045fe:	461a      	mov	r2, r3
 8004600:	f000 f8c2 	bl	8004788 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	2140      	movs	r1, #64	; 0x40
 800460a:	4618      	mov	r0, r3
 800460c:	f000 f91b 	bl	8004846 <TIM_ITRx_SetConfig>
      break;
 8004610:	e00c      	b.n	800462c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4619      	mov	r1, r3
 800461c:	4610      	mov	r0, r2
 800461e:	f000 f912 	bl	8004846 <TIM_ITRx_SetConfig>
      break;
 8004622:	e003      	b.n	800462c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	73fb      	strb	r3, [r7, #15]
      break;
 8004628:	e000      	b.n	800462c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800462a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2201      	movs	r2, #1
 8004630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800463c:	7bfb      	ldrb	r3, [r7, #15]
}
 800463e:	4618      	mov	r0, r3
 8004640:	3710      	adds	r7, #16
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}
	...

08004648 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004648:	b480      	push	{r7}
 800464a:	b085      	sub	sp, #20
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
 8004650:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	4a40      	ldr	r2, [pc, #256]	; (800475c <TIM_Base_SetConfig+0x114>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d013      	beq.n	8004688 <TIM_Base_SetConfig+0x40>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004666:	d00f      	beq.n	8004688 <TIM_Base_SetConfig+0x40>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	4a3d      	ldr	r2, [pc, #244]	; (8004760 <TIM_Base_SetConfig+0x118>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d00b      	beq.n	8004688 <TIM_Base_SetConfig+0x40>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	4a3c      	ldr	r2, [pc, #240]	; (8004764 <TIM_Base_SetConfig+0x11c>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d007      	beq.n	8004688 <TIM_Base_SetConfig+0x40>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	4a3b      	ldr	r2, [pc, #236]	; (8004768 <TIM_Base_SetConfig+0x120>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d003      	beq.n	8004688 <TIM_Base_SetConfig+0x40>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	4a3a      	ldr	r2, [pc, #232]	; (800476c <TIM_Base_SetConfig+0x124>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d108      	bne.n	800469a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800468e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	68fa      	ldr	r2, [r7, #12]
 8004696:	4313      	orrs	r3, r2
 8004698:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	4a2f      	ldr	r2, [pc, #188]	; (800475c <TIM_Base_SetConfig+0x114>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d02b      	beq.n	80046fa <TIM_Base_SetConfig+0xb2>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046a8:	d027      	beq.n	80046fa <TIM_Base_SetConfig+0xb2>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	4a2c      	ldr	r2, [pc, #176]	; (8004760 <TIM_Base_SetConfig+0x118>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d023      	beq.n	80046fa <TIM_Base_SetConfig+0xb2>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	4a2b      	ldr	r2, [pc, #172]	; (8004764 <TIM_Base_SetConfig+0x11c>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d01f      	beq.n	80046fa <TIM_Base_SetConfig+0xb2>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a2a      	ldr	r2, [pc, #168]	; (8004768 <TIM_Base_SetConfig+0x120>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d01b      	beq.n	80046fa <TIM_Base_SetConfig+0xb2>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	4a29      	ldr	r2, [pc, #164]	; (800476c <TIM_Base_SetConfig+0x124>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d017      	beq.n	80046fa <TIM_Base_SetConfig+0xb2>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	4a28      	ldr	r2, [pc, #160]	; (8004770 <TIM_Base_SetConfig+0x128>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d013      	beq.n	80046fa <TIM_Base_SetConfig+0xb2>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	4a27      	ldr	r2, [pc, #156]	; (8004774 <TIM_Base_SetConfig+0x12c>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d00f      	beq.n	80046fa <TIM_Base_SetConfig+0xb2>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4a26      	ldr	r2, [pc, #152]	; (8004778 <TIM_Base_SetConfig+0x130>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d00b      	beq.n	80046fa <TIM_Base_SetConfig+0xb2>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	4a25      	ldr	r2, [pc, #148]	; (800477c <TIM_Base_SetConfig+0x134>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d007      	beq.n	80046fa <TIM_Base_SetConfig+0xb2>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	4a24      	ldr	r2, [pc, #144]	; (8004780 <TIM_Base_SetConfig+0x138>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d003      	beq.n	80046fa <TIM_Base_SetConfig+0xb2>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a23      	ldr	r2, [pc, #140]	; (8004784 <TIM_Base_SetConfig+0x13c>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d108      	bne.n	800470c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004700:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	68db      	ldr	r3, [r3, #12]
 8004706:	68fa      	ldr	r2, [r7, #12]
 8004708:	4313      	orrs	r3, r2
 800470a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	695b      	ldr	r3, [r3, #20]
 8004716:	4313      	orrs	r3, r2
 8004718:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	68fa      	ldr	r2, [r7, #12]
 800471e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	689a      	ldr	r2, [r3, #8]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	4a0a      	ldr	r2, [pc, #40]	; (800475c <TIM_Base_SetConfig+0x114>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d003      	beq.n	8004740 <TIM_Base_SetConfig+0xf8>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	4a0c      	ldr	r2, [pc, #48]	; (800476c <TIM_Base_SetConfig+0x124>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d103      	bne.n	8004748 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	691a      	ldr	r2, [r3, #16]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2201      	movs	r2, #1
 800474c:	615a      	str	r2, [r3, #20]
}
 800474e:	bf00      	nop
 8004750:	3714      	adds	r7, #20
 8004752:	46bd      	mov	sp, r7
 8004754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004758:	4770      	bx	lr
 800475a:	bf00      	nop
 800475c:	40010000 	.word	0x40010000
 8004760:	40000400 	.word	0x40000400
 8004764:	40000800 	.word	0x40000800
 8004768:	40000c00 	.word	0x40000c00
 800476c:	40010400 	.word	0x40010400
 8004770:	40014000 	.word	0x40014000
 8004774:	40014400 	.word	0x40014400
 8004778:	40014800 	.word	0x40014800
 800477c:	40001800 	.word	0x40001800
 8004780:	40001c00 	.word	0x40001c00
 8004784:	40002000 	.word	0x40002000

08004788 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004788:	b480      	push	{r7}
 800478a:	b087      	sub	sp, #28
 800478c:	af00      	add	r7, sp, #0
 800478e:	60f8      	str	r0, [r7, #12]
 8004790:	60b9      	str	r1, [r7, #8]
 8004792:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6a1b      	ldr	r3, [r3, #32]
 8004798:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	6a1b      	ldr	r3, [r3, #32]
 800479e:	f023 0201 	bic.w	r2, r3, #1
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	699b      	ldr	r3, [r3, #24]
 80047aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80047b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	011b      	lsls	r3, r3, #4
 80047b8:	693a      	ldr	r2, [r7, #16]
 80047ba:	4313      	orrs	r3, r2
 80047bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	f023 030a 	bic.w	r3, r3, #10
 80047c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80047c6:	697a      	ldr	r2, [r7, #20]
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	4313      	orrs	r3, r2
 80047cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	693a      	ldr	r2, [r7, #16]
 80047d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	697a      	ldr	r2, [r7, #20]
 80047d8:	621a      	str	r2, [r3, #32]
}
 80047da:	bf00      	nop
 80047dc:	371c      	adds	r7, #28
 80047de:	46bd      	mov	sp, r7
 80047e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e4:	4770      	bx	lr

080047e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047e6:	b480      	push	{r7}
 80047e8:	b087      	sub	sp, #28
 80047ea:	af00      	add	r7, sp, #0
 80047ec:	60f8      	str	r0, [r7, #12]
 80047ee:	60b9      	str	r1, [r7, #8]
 80047f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	6a1b      	ldr	r3, [r3, #32]
 80047f6:	f023 0210 	bic.w	r2, r3, #16
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	699b      	ldr	r3, [r3, #24]
 8004802:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	6a1b      	ldr	r3, [r3, #32]
 8004808:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004810:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	031b      	lsls	r3, r3, #12
 8004816:	697a      	ldr	r2, [r7, #20]
 8004818:	4313      	orrs	r3, r2
 800481a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004822:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	011b      	lsls	r3, r3, #4
 8004828:	693a      	ldr	r2, [r7, #16]
 800482a:	4313      	orrs	r3, r2
 800482c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	697a      	ldr	r2, [r7, #20]
 8004832:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	693a      	ldr	r2, [r7, #16]
 8004838:	621a      	str	r2, [r3, #32]
}
 800483a:	bf00      	nop
 800483c:	371c      	adds	r7, #28
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr

08004846 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004846:	b480      	push	{r7}
 8004848:	b085      	sub	sp, #20
 800484a:	af00      	add	r7, sp, #0
 800484c:	6078      	str	r0, [r7, #4]
 800484e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800485c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800485e:	683a      	ldr	r2, [r7, #0]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	4313      	orrs	r3, r2
 8004864:	f043 0307 	orr.w	r3, r3, #7
 8004868:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	68fa      	ldr	r2, [r7, #12]
 800486e:	609a      	str	r2, [r3, #8]
}
 8004870:	bf00      	nop
 8004872:	3714      	adds	r7, #20
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr

0800487c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800487c:	b480      	push	{r7}
 800487e:	b087      	sub	sp, #28
 8004880:	af00      	add	r7, sp, #0
 8004882:	60f8      	str	r0, [r7, #12]
 8004884:	60b9      	str	r1, [r7, #8]
 8004886:	607a      	str	r2, [r7, #4]
 8004888:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004896:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	021a      	lsls	r2, r3, #8
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	431a      	orrs	r2, r3
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	697a      	ldr	r2, [r7, #20]
 80048a6:	4313      	orrs	r3, r2
 80048a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	697a      	ldr	r2, [r7, #20]
 80048ae:	609a      	str	r2, [r3, #8]
}
 80048b0:	bf00      	nop
 80048b2:	371c      	adds	r7, #28
 80048b4:	46bd      	mov	sp, r7
 80048b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ba:	4770      	bx	lr

080048bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80048bc:	b480      	push	{r7}
 80048be:	b085      	sub	sp, #20
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
 80048c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d101      	bne.n	80048d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80048d0:	2302      	movs	r3, #2
 80048d2:	e05a      	b.n	800498a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2202      	movs	r2, #2
 80048e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	68fa      	ldr	r2, [r7, #12]
 8004902:	4313      	orrs	r3, r2
 8004904:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	68fa      	ldr	r2, [r7, #12]
 800490c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a21      	ldr	r2, [pc, #132]	; (8004998 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d022      	beq.n	800495e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004920:	d01d      	beq.n	800495e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a1d      	ldr	r2, [pc, #116]	; (800499c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d018      	beq.n	800495e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a1b      	ldr	r2, [pc, #108]	; (80049a0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d013      	beq.n	800495e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a1a      	ldr	r2, [pc, #104]	; (80049a4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d00e      	beq.n	800495e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a18      	ldr	r2, [pc, #96]	; (80049a8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d009      	beq.n	800495e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a17      	ldr	r2, [pc, #92]	; (80049ac <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d004      	beq.n	800495e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a15      	ldr	r2, [pc, #84]	; (80049b0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d10c      	bne.n	8004978 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004964:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	68ba      	ldr	r2, [r7, #8]
 800496c:	4313      	orrs	r3, r2
 800496e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	68ba      	ldr	r2, [r7, #8]
 8004976:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2201      	movs	r2, #1
 800497c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2200      	movs	r2, #0
 8004984:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004988:	2300      	movs	r3, #0
}
 800498a:	4618      	mov	r0, r3
 800498c:	3714      	adds	r7, #20
 800498e:	46bd      	mov	sp, r7
 8004990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004994:	4770      	bx	lr
 8004996:	bf00      	nop
 8004998:	40010000 	.word	0x40010000
 800499c:	40000400 	.word	0x40000400
 80049a0:	40000800 	.word	0x40000800
 80049a4:	40000c00 	.word	0x40000c00
 80049a8:	40010400 	.word	0x40010400
 80049ac:	40014000 	.word	0x40014000
 80049b0:	40001800 	.word	0x40001800

080049b4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80049b4:	b084      	sub	sp, #16
 80049b6:	b580      	push	{r7, lr}
 80049b8:	b084      	sub	sp, #16
 80049ba:	af00      	add	r7, sp, #0
 80049bc:	6078      	str	r0, [r7, #4]
 80049be:	f107 001c 	add.w	r0, r7, #28
 80049c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80049c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d122      	bne.n	8004a12 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049d0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80049e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049e4:	687a      	ldr	r2, [r7, #4]
 80049e6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	68db      	ldr	r3, [r3, #12]
 80049ec:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80049f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049f6:	2b01      	cmp	r3, #1
 80049f8:	d105      	bne.n	8004a06 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	68db      	ldr	r3, [r3, #12]
 80049fe:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f001 fbee 	bl	80061e8 <USB_CoreReset>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	73fb      	strb	r3, [r7, #15]
 8004a10:	e01a      	b.n	8004a48 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	68db      	ldr	r3, [r3, #12]
 8004a16:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004a1e:	6878      	ldr	r0, [r7, #4]
 8004a20:	f001 fbe2 	bl	80061e8 <USB_CoreReset>
 8004a24:	4603      	mov	r3, r0
 8004a26:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004a28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d106      	bne.n	8004a3c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a32:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	639a      	str	r2, [r3, #56]	; 0x38
 8004a3a:	e005      	b.n	8004a48 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a40:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004a48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d10b      	bne.n	8004a66 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	f043 0206 	orr.w	r2, r3, #6
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	f043 0220 	orr.w	r2, r3, #32
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004a66:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3710      	adds	r7, #16
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004a72:	b004      	add	sp, #16
 8004a74:	4770      	bx	lr
	...

08004a78 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b087      	sub	sp, #28
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	60b9      	str	r1, [r7, #8]
 8004a82:	4613      	mov	r3, r2
 8004a84:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004a86:	79fb      	ldrb	r3, [r7, #7]
 8004a88:	2b02      	cmp	r3, #2
 8004a8a:	d165      	bne.n	8004b58 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	4a41      	ldr	r2, [pc, #260]	; (8004b94 <USB_SetTurnaroundTime+0x11c>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d906      	bls.n	8004aa2 <USB_SetTurnaroundTime+0x2a>
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	4a40      	ldr	r2, [pc, #256]	; (8004b98 <USB_SetTurnaroundTime+0x120>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d202      	bcs.n	8004aa2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004a9c:	230f      	movs	r3, #15
 8004a9e:	617b      	str	r3, [r7, #20]
 8004aa0:	e062      	b.n	8004b68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	4a3c      	ldr	r2, [pc, #240]	; (8004b98 <USB_SetTurnaroundTime+0x120>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d306      	bcc.n	8004ab8 <USB_SetTurnaroundTime+0x40>
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	4a3b      	ldr	r2, [pc, #236]	; (8004b9c <USB_SetTurnaroundTime+0x124>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d202      	bcs.n	8004ab8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8004ab2:	230e      	movs	r3, #14
 8004ab4:	617b      	str	r3, [r7, #20]
 8004ab6:	e057      	b.n	8004b68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	4a38      	ldr	r2, [pc, #224]	; (8004b9c <USB_SetTurnaroundTime+0x124>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d306      	bcc.n	8004ace <USB_SetTurnaroundTime+0x56>
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	4a37      	ldr	r2, [pc, #220]	; (8004ba0 <USB_SetTurnaroundTime+0x128>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d202      	bcs.n	8004ace <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004ac8:	230d      	movs	r3, #13
 8004aca:	617b      	str	r3, [r7, #20]
 8004acc:	e04c      	b.n	8004b68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	4a33      	ldr	r2, [pc, #204]	; (8004ba0 <USB_SetTurnaroundTime+0x128>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d306      	bcc.n	8004ae4 <USB_SetTurnaroundTime+0x6c>
 8004ad6:	68bb      	ldr	r3, [r7, #8]
 8004ad8:	4a32      	ldr	r2, [pc, #200]	; (8004ba4 <USB_SetTurnaroundTime+0x12c>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d802      	bhi.n	8004ae4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8004ade:	230c      	movs	r3, #12
 8004ae0:	617b      	str	r3, [r7, #20]
 8004ae2:	e041      	b.n	8004b68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	4a2f      	ldr	r2, [pc, #188]	; (8004ba4 <USB_SetTurnaroundTime+0x12c>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d906      	bls.n	8004afa <USB_SetTurnaroundTime+0x82>
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	4a2e      	ldr	r2, [pc, #184]	; (8004ba8 <USB_SetTurnaroundTime+0x130>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d802      	bhi.n	8004afa <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004af4:	230b      	movs	r3, #11
 8004af6:	617b      	str	r3, [r7, #20]
 8004af8:	e036      	b.n	8004b68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	4a2a      	ldr	r2, [pc, #168]	; (8004ba8 <USB_SetTurnaroundTime+0x130>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d906      	bls.n	8004b10 <USB_SetTurnaroundTime+0x98>
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	4a29      	ldr	r2, [pc, #164]	; (8004bac <USB_SetTurnaroundTime+0x134>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d802      	bhi.n	8004b10 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8004b0a:	230a      	movs	r3, #10
 8004b0c:	617b      	str	r3, [r7, #20]
 8004b0e:	e02b      	b.n	8004b68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	4a26      	ldr	r2, [pc, #152]	; (8004bac <USB_SetTurnaroundTime+0x134>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d906      	bls.n	8004b26 <USB_SetTurnaroundTime+0xae>
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	4a25      	ldr	r2, [pc, #148]	; (8004bb0 <USB_SetTurnaroundTime+0x138>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d202      	bcs.n	8004b26 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004b20:	2309      	movs	r3, #9
 8004b22:	617b      	str	r3, [r7, #20]
 8004b24:	e020      	b.n	8004b68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	4a21      	ldr	r2, [pc, #132]	; (8004bb0 <USB_SetTurnaroundTime+0x138>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d306      	bcc.n	8004b3c <USB_SetTurnaroundTime+0xc4>
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	4a20      	ldr	r2, [pc, #128]	; (8004bb4 <USB_SetTurnaroundTime+0x13c>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d802      	bhi.n	8004b3c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004b36:	2308      	movs	r3, #8
 8004b38:	617b      	str	r3, [r7, #20]
 8004b3a:	e015      	b.n	8004b68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	4a1d      	ldr	r2, [pc, #116]	; (8004bb4 <USB_SetTurnaroundTime+0x13c>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d906      	bls.n	8004b52 <USB_SetTurnaroundTime+0xda>
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	4a1c      	ldr	r2, [pc, #112]	; (8004bb8 <USB_SetTurnaroundTime+0x140>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d202      	bcs.n	8004b52 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004b4c:	2307      	movs	r3, #7
 8004b4e:	617b      	str	r3, [r7, #20]
 8004b50:	e00a      	b.n	8004b68 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004b52:	2306      	movs	r3, #6
 8004b54:	617b      	str	r3, [r7, #20]
 8004b56:	e007      	b.n	8004b68 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004b58:	79fb      	ldrb	r3, [r7, #7]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d102      	bne.n	8004b64 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004b5e:	2309      	movs	r3, #9
 8004b60:	617b      	str	r3, [r7, #20]
 8004b62:	e001      	b.n	8004b68 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004b64:	2309      	movs	r3, #9
 8004b66:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	68da      	ldr	r2, [r3, #12]
 8004b78:	697b      	ldr	r3, [r7, #20]
 8004b7a:	029b      	lsls	r3, r3, #10
 8004b7c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8004b80:	431a      	orrs	r2, r3
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004b86:	2300      	movs	r3, #0
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	371c      	adds	r7, #28
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr
 8004b94:	00d8acbf 	.word	0x00d8acbf
 8004b98:	00e4e1c0 	.word	0x00e4e1c0
 8004b9c:	00f42400 	.word	0x00f42400
 8004ba0:	01067380 	.word	0x01067380
 8004ba4:	011a499f 	.word	0x011a499f
 8004ba8:	01312cff 	.word	0x01312cff
 8004bac:	014ca43f 	.word	0x014ca43f
 8004bb0:	016e3600 	.word	0x016e3600
 8004bb4:	01a6ab1f 	.word	0x01a6ab1f
 8004bb8:	01e84800 	.word	0x01e84800

08004bbc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b083      	sub	sp, #12
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	f043 0201 	orr.w	r2, r3, #1
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004bd0:	2300      	movs	r3, #0
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	370c      	adds	r7, #12
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr

08004bde <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004bde:	b480      	push	{r7}
 8004be0:	b083      	sub	sp, #12
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	f023 0201 	bic.w	r2, r3, #1
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004bf2:	2300      	movs	r3, #0
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	370c      	adds	r7, #12
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfe:	4770      	bx	lr

08004c00 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b084      	sub	sp, #16
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
 8004c08:	460b      	mov	r3, r1
 8004c0a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	68db      	ldr	r3, [r3, #12]
 8004c14:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004c1c:	78fb      	ldrb	r3, [r7, #3]
 8004c1e:	2b01      	cmp	r3, #1
 8004c20:	d115      	bne.n	8004c4e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	68db      	ldr	r3, [r3, #12]
 8004c26:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004c2e:	2001      	movs	r0, #1
 8004c30:	f7fc f9f0 	bl	8001014 <HAL_Delay>
      ms++;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	3301      	adds	r3, #1
 8004c38:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f001 fa45 	bl	80060ca <USB_GetMode>
 8004c40:	4603      	mov	r3, r0
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d01e      	beq.n	8004c84 <USB_SetCurrentMode+0x84>
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2b31      	cmp	r3, #49	; 0x31
 8004c4a:	d9f0      	bls.n	8004c2e <USB_SetCurrentMode+0x2e>
 8004c4c:	e01a      	b.n	8004c84 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004c4e:	78fb      	ldrb	r3, [r7, #3]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d115      	bne.n	8004c80 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	68db      	ldr	r3, [r3, #12]
 8004c58:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004c60:	2001      	movs	r0, #1
 8004c62:	f7fc f9d7 	bl	8001014 <HAL_Delay>
      ms++;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	3301      	adds	r3, #1
 8004c6a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f001 fa2c 	bl	80060ca <USB_GetMode>
 8004c72:	4603      	mov	r3, r0
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d005      	beq.n	8004c84 <USB_SetCurrentMode+0x84>
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2b31      	cmp	r3, #49	; 0x31
 8004c7c:	d9f0      	bls.n	8004c60 <USB_SetCurrentMode+0x60>
 8004c7e:	e001      	b.n	8004c84 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	e005      	b.n	8004c90 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	2b32      	cmp	r3, #50	; 0x32
 8004c88:	d101      	bne.n	8004c8e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e000      	b.n	8004c90 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004c8e:	2300      	movs	r3, #0
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	3710      	adds	r7, #16
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bd80      	pop	{r7, pc}

08004c98 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004c98:	b084      	sub	sp, #16
 8004c9a:	b580      	push	{r7, lr}
 8004c9c:	b086      	sub	sp, #24
 8004c9e:	af00      	add	r7, sp, #0
 8004ca0:	6078      	str	r0, [r7, #4]
 8004ca2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004ca6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004caa:	2300      	movs	r3, #0
 8004cac:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	613b      	str	r3, [r7, #16]
 8004cb6:	e009      	b.n	8004ccc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004cb8:	687a      	ldr	r2, [r7, #4]
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	3340      	adds	r3, #64	; 0x40
 8004cbe:	009b      	lsls	r3, r3, #2
 8004cc0:	4413      	add	r3, r2
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004cc6:	693b      	ldr	r3, [r7, #16]
 8004cc8:	3301      	adds	r3, #1
 8004cca:	613b      	str	r3, [r7, #16]
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	2b0e      	cmp	r3, #14
 8004cd0:	d9f2      	bls.n	8004cb8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004cd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d11c      	bne.n	8004d12 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	68fa      	ldr	r2, [r7, #12]
 8004ce2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004ce6:	f043 0302 	orr.w	r3, r3, #2
 8004cea:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cf0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cfc:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d08:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	639a      	str	r2, [r3, #56]	; 0x38
 8004d10:	e00b      	b.n	8004d2a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d16:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d22:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004d30:	461a      	mov	r2, r3
 8004d32:	2300      	movs	r3, #0
 8004d34:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d3c:	4619      	mov	r1, r3
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d44:	461a      	mov	r2, r3
 8004d46:	680b      	ldr	r3, [r1, #0]
 8004d48:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004d4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d4c:	2b01      	cmp	r3, #1
 8004d4e:	d10c      	bne.n	8004d6a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004d50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d104      	bne.n	8004d60 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004d56:	2100      	movs	r1, #0
 8004d58:	6878      	ldr	r0, [r7, #4]
 8004d5a:	f000 f965 	bl	8005028 <USB_SetDevSpeed>
 8004d5e:	e008      	b.n	8004d72 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004d60:	2101      	movs	r1, #1
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	f000 f960 	bl	8005028 <USB_SetDevSpeed>
 8004d68:	e003      	b.n	8004d72 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004d6a:	2103      	movs	r1, #3
 8004d6c:	6878      	ldr	r0, [r7, #4]
 8004d6e:	f000 f95b 	bl	8005028 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004d72:	2110      	movs	r1, #16
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f000 f8f3 	bl	8004f60 <USB_FlushTxFifo>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d001      	beq.n	8004d84 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f000 f91f 	bl	8004fc8 <USB_FlushRxFifo>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d001      	beq.n	8004d94 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004da6:	461a      	mov	r2, r3
 8004da8:	2300      	movs	r3, #0
 8004daa:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004db2:	461a      	mov	r2, r3
 8004db4:	2300      	movs	r3, #0
 8004db6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004db8:	2300      	movs	r3, #0
 8004dba:	613b      	str	r3, [r7, #16]
 8004dbc:	e043      	b.n	8004e46 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	015a      	lsls	r2, r3, #5
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	4413      	add	r3, r2
 8004dc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004dd0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004dd4:	d118      	bne.n	8004e08 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d10a      	bne.n	8004df2 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	015a      	lsls	r2, r3, #5
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	4413      	add	r3, r2
 8004de4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004de8:	461a      	mov	r2, r3
 8004dea:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004dee:	6013      	str	r3, [r2, #0]
 8004df0:	e013      	b.n	8004e1a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	015a      	lsls	r2, r3, #5
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	4413      	add	r3, r2
 8004dfa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004dfe:	461a      	mov	r2, r3
 8004e00:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004e04:	6013      	str	r3, [r2, #0]
 8004e06:	e008      	b.n	8004e1a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	015a      	lsls	r2, r3, #5
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	4413      	add	r3, r2
 8004e10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e14:	461a      	mov	r2, r3
 8004e16:	2300      	movs	r3, #0
 8004e18:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	015a      	lsls	r2, r3, #5
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	4413      	add	r3, r2
 8004e22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e26:	461a      	mov	r2, r3
 8004e28:	2300      	movs	r3, #0
 8004e2a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	015a      	lsls	r2, r3, #5
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	4413      	add	r3, r2
 8004e34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e38:	461a      	mov	r2, r3
 8004e3a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004e3e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004e40:	693b      	ldr	r3, [r7, #16]
 8004e42:	3301      	adds	r3, #1
 8004e44:	613b      	str	r3, [r7, #16]
 8004e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e48:	693a      	ldr	r2, [r7, #16]
 8004e4a:	429a      	cmp	r2, r3
 8004e4c:	d3b7      	bcc.n	8004dbe <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004e4e:	2300      	movs	r3, #0
 8004e50:	613b      	str	r3, [r7, #16]
 8004e52:	e043      	b.n	8004edc <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	015a      	lsls	r2, r3, #5
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	4413      	add	r3, r2
 8004e5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004e66:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004e6a:	d118      	bne.n	8004e9e <USB_DevInit+0x206>
    {
      if (i == 0U)
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d10a      	bne.n	8004e88 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	015a      	lsls	r2, r3, #5
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	4413      	add	r3, r2
 8004e7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e7e:	461a      	mov	r2, r3
 8004e80:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004e84:	6013      	str	r3, [r2, #0]
 8004e86:	e013      	b.n	8004eb0 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	015a      	lsls	r2, r3, #5
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	4413      	add	r3, r2
 8004e90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e94:	461a      	mov	r2, r3
 8004e96:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004e9a:	6013      	str	r3, [r2, #0]
 8004e9c:	e008      	b.n	8004eb0 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004e9e:	693b      	ldr	r3, [r7, #16]
 8004ea0:	015a      	lsls	r2, r3, #5
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	4413      	add	r3, r2
 8004ea6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004eaa:	461a      	mov	r2, r3
 8004eac:	2300      	movs	r3, #0
 8004eae:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004eb0:	693b      	ldr	r3, [r7, #16]
 8004eb2:	015a      	lsls	r2, r3, #5
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	4413      	add	r3, r2
 8004eb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ebc:	461a      	mov	r2, r3
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	015a      	lsls	r2, r3, #5
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	4413      	add	r3, r2
 8004eca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ece:	461a      	mov	r2, r3
 8004ed0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004ed4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	3301      	adds	r3, #1
 8004eda:	613b      	str	r3, [r7, #16]
 8004edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ede:	693a      	ldr	r2, [r7, #16]
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d3b7      	bcc.n	8004e54 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004eea:	691b      	ldr	r3, [r3, #16]
 8004eec:	68fa      	ldr	r2, [r7, #12]
 8004eee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004ef2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ef6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2200      	movs	r2, #0
 8004efc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8004f04:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004f06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d105      	bne.n	8004f18 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	699b      	ldr	r3, [r3, #24]
 8004f10:	f043 0210 	orr.w	r2, r3, #16
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	699a      	ldr	r2, [r3, #24]
 8004f1c:	4b0f      	ldr	r3, [pc, #60]	; (8004f5c <USB_DevInit+0x2c4>)
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	687a      	ldr	r2, [r7, #4]
 8004f22:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004f24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d005      	beq.n	8004f36 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	699b      	ldr	r3, [r3, #24]
 8004f2e:	f043 0208 	orr.w	r2, r3, #8
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004f36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f38:	2b01      	cmp	r3, #1
 8004f3a:	d107      	bne.n	8004f4c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	699b      	ldr	r3, [r3, #24]
 8004f40:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004f44:	f043 0304 	orr.w	r3, r3, #4
 8004f48:	687a      	ldr	r2, [r7, #4]
 8004f4a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004f4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3718      	adds	r7, #24
 8004f52:	46bd      	mov	sp, r7
 8004f54:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004f58:	b004      	add	sp, #16
 8004f5a:	4770      	bx	lr
 8004f5c:	803c3800 	.word	0x803c3800

08004f60 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004f60:	b480      	push	{r7}
 8004f62:	b085      	sub	sp, #20
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
 8004f68:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	3301      	adds	r3, #1
 8004f72:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	4a13      	ldr	r2, [pc, #76]	; (8004fc4 <USB_FlushTxFifo+0x64>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d901      	bls.n	8004f80 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004f7c:	2303      	movs	r3, #3
 8004f7e:	e01b      	b.n	8004fb8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	691b      	ldr	r3, [r3, #16]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	daf2      	bge.n	8004f6e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	019b      	lsls	r3, r3, #6
 8004f90:	f043 0220 	orr.w	r2, r3, #32
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	3301      	adds	r3, #1
 8004f9c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	4a08      	ldr	r2, [pc, #32]	; (8004fc4 <USB_FlushTxFifo+0x64>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d901      	bls.n	8004faa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004fa6:	2303      	movs	r3, #3
 8004fa8:	e006      	b.n	8004fb8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	691b      	ldr	r3, [r3, #16]
 8004fae:	f003 0320 	and.w	r3, r3, #32
 8004fb2:	2b20      	cmp	r3, #32
 8004fb4:	d0f0      	beq.n	8004f98 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004fb6:	2300      	movs	r3, #0
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	3714      	adds	r7, #20
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc2:	4770      	bx	lr
 8004fc4:	00030d40 	.word	0x00030d40

08004fc8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b085      	sub	sp, #20
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	3301      	adds	r3, #1
 8004fd8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	4a11      	ldr	r2, [pc, #68]	; (8005024 <USB_FlushRxFifo+0x5c>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d901      	bls.n	8004fe6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004fe2:	2303      	movs	r3, #3
 8004fe4:	e018      	b.n	8005018 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	691b      	ldr	r3, [r3, #16]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	daf2      	bge.n	8004fd4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2210      	movs	r2, #16
 8004ff6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	3301      	adds	r3, #1
 8004ffc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	4a08      	ldr	r2, [pc, #32]	; (8005024 <USB_FlushRxFifo+0x5c>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d901      	bls.n	800500a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005006:	2303      	movs	r3, #3
 8005008:	e006      	b.n	8005018 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	691b      	ldr	r3, [r3, #16]
 800500e:	f003 0310 	and.w	r3, r3, #16
 8005012:	2b10      	cmp	r3, #16
 8005014:	d0f0      	beq.n	8004ff8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005016:	2300      	movs	r3, #0
}
 8005018:	4618      	mov	r0, r3
 800501a:	3714      	adds	r7, #20
 800501c:	46bd      	mov	sp, r7
 800501e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005022:	4770      	bx	lr
 8005024:	00030d40 	.word	0x00030d40

08005028 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005028:	b480      	push	{r7}
 800502a:	b085      	sub	sp, #20
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
 8005030:	460b      	mov	r3, r1
 8005032:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	78fb      	ldrb	r3, [r7, #3]
 8005042:	68f9      	ldr	r1, [r7, #12]
 8005044:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005048:	4313      	orrs	r3, r2
 800504a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800504c:	2300      	movs	r3, #0
}
 800504e:	4618      	mov	r0, r3
 8005050:	3714      	adds	r7, #20
 8005052:	46bd      	mov	sp, r7
 8005054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005058:	4770      	bx	lr

0800505a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800505a:	b480      	push	{r7}
 800505c:	b087      	sub	sp, #28
 800505e:	af00      	add	r7, sp, #0
 8005060:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	f003 0306 	and.w	r3, r3, #6
 8005072:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d102      	bne.n	8005080 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800507a:	2300      	movs	r3, #0
 800507c:	75fb      	strb	r3, [r7, #23]
 800507e:	e00a      	b.n	8005096 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	2b02      	cmp	r3, #2
 8005084:	d002      	beq.n	800508c <USB_GetDevSpeed+0x32>
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2b06      	cmp	r3, #6
 800508a:	d102      	bne.n	8005092 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800508c:	2302      	movs	r3, #2
 800508e:	75fb      	strb	r3, [r7, #23]
 8005090:	e001      	b.n	8005096 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005092:	230f      	movs	r3, #15
 8005094:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005096:	7dfb      	ldrb	r3, [r7, #23]
}
 8005098:	4618      	mov	r0, r3
 800509a:	371c      	adds	r7, #28
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr

080050a4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b085      	sub	sp, #20
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
 80050ac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	781b      	ldrb	r3, [r3, #0]
 80050b6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	785b      	ldrb	r3, [r3, #1]
 80050bc:	2b01      	cmp	r3, #1
 80050be:	d13a      	bne.n	8005136 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050c6:	69da      	ldr	r2, [r3, #28]
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	781b      	ldrb	r3, [r3, #0]
 80050cc:	f003 030f 	and.w	r3, r3, #15
 80050d0:	2101      	movs	r1, #1
 80050d2:	fa01 f303 	lsl.w	r3, r1, r3
 80050d6:	b29b      	uxth	r3, r3
 80050d8:	68f9      	ldr	r1, [r7, #12]
 80050da:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80050de:	4313      	orrs	r3, r2
 80050e0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80050e2:	68bb      	ldr	r3, [r7, #8]
 80050e4:	015a      	lsls	r2, r3, #5
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	4413      	add	r3, r2
 80050ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d155      	bne.n	80051a4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	015a      	lsls	r2, r3, #5
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	4413      	add	r3, r2
 8005100:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	68db      	ldr	r3, [r3, #12]
 800510a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	791b      	ldrb	r3, [r3, #4]
 8005112:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005114:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	059b      	lsls	r3, r3, #22
 800511a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800511c:	4313      	orrs	r3, r2
 800511e:	68ba      	ldr	r2, [r7, #8]
 8005120:	0151      	lsls	r1, r2, #5
 8005122:	68fa      	ldr	r2, [r7, #12]
 8005124:	440a      	add	r2, r1
 8005126:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800512a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800512e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005132:	6013      	str	r3, [r2, #0]
 8005134:	e036      	b.n	80051a4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800513c:	69da      	ldr	r2, [r3, #28]
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	781b      	ldrb	r3, [r3, #0]
 8005142:	f003 030f 	and.w	r3, r3, #15
 8005146:	2101      	movs	r1, #1
 8005148:	fa01 f303 	lsl.w	r3, r1, r3
 800514c:	041b      	lsls	r3, r3, #16
 800514e:	68f9      	ldr	r1, [r7, #12]
 8005150:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005154:	4313      	orrs	r3, r2
 8005156:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	015a      	lsls	r2, r3, #5
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	4413      	add	r3, r2
 8005160:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800516a:	2b00      	cmp	r3, #0
 800516c:	d11a      	bne.n	80051a4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	015a      	lsls	r2, r3, #5
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	4413      	add	r3, r2
 8005176:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800517a:	681a      	ldr	r2, [r3, #0]
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	68db      	ldr	r3, [r3, #12]
 8005180:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	791b      	ldrb	r3, [r3, #4]
 8005188:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800518a:	430b      	orrs	r3, r1
 800518c:	4313      	orrs	r3, r2
 800518e:	68ba      	ldr	r2, [r7, #8]
 8005190:	0151      	lsls	r1, r2, #5
 8005192:	68fa      	ldr	r2, [r7, #12]
 8005194:	440a      	add	r2, r1
 8005196:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800519a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800519e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80051a2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80051a4:	2300      	movs	r3, #0
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3714      	adds	r7, #20
 80051aa:	46bd      	mov	sp, r7
 80051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b0:	4770      	bx	lr
	...

080051b4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b085      	sub	sp, #20
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
 80051bc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	781b      	ldrb	r3, [r3, #0]
 80051c6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	785b      	ldrb	r3, [r3, #1]
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	d161      	bne.n	8005294 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	015a      	lsls	r2, r3, #5
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	4413      	add	r3, r2
 80051d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80051e2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80051e6:	d11f      	bne.n	8005228 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	015a      	lsls	r2, r3, #5
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	4413      	add	r3, r2
 80051f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	68ba      	ldr	r2, [r7, #8]
 80051f8:	0151      	lsls	r1, r2, #5
 80051fa:	68fa      	ldr	r2, [r7, #12]
 80051fc:	440a      	add	r2, r1
 80051fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005202:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005206:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	015a      	lsls	r2, r3, #5
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	4413      	add	r3, r2
 8005210:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	68ba      	ldr	r2, [r7, #8]
 8005218:	0151      	lsls	r1, r2, #5
 800521a:	68fa      	ldr	r2, [r7, #12]
 800521c:	440a      	add	r2, r1
 800521e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005222:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005226:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800522e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	781b      	ldrb	r3, [r3, #0]
 8005234:	f003 030f 	and.w	r3, r3, #15
 8005238:	2101      	movs	r1, #1
 800523a:	fa01 f303 	lsl.w	r3, r1, r3
 800523e:	b29b      	uxth	r3, r3
 8005240:	43db      	mvns	r3, r3
 8005242:	68f9      	ldr	r1, [r7, #12]
 8005244:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005248:	4013      	ands	r3, r2
 800524a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005252:	69da      	ldr	r2, [r3, #28]
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	781b      	ldrb	r3, [r3, #0]
 8005258:	f003 030f 	and.w	r3, r3, #15
 800525c:	2101      	movs	r1, #1
 800525e:	fa01 f303 	lsl.w	r3, r1, r3
 8005262:	b29b      	uxth	r3, r3
 8005264:	43db      	mvns	r3, r3
 8005266:	68f9      	ldr	r1, [r7, #12]
 8005268:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800526c:	4013      	ands	r3, r2
 800526e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	015a      	lsls	r2, r3, #5
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	4413      	add	r3, r2
 8005278:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	0159      	lsls	r1, r3, #5
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	440b      	add	r3, r1
 8005286:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800528a:	4619      	mov	r1, r3
 800528c:	4b35      	ldr	r3, [pc, #212]	; (8005364 <USB_DeactivateEndpoint+0x1b0>)
 800528e:	4013      	ands	r3, r2
 8005290:	600b      	str	r3, [r1, #0]
 8005292:	e060      	b.n	8005356 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	015a      	lsls	r2, r3, #5
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	4413      	add	r3, r2
 800529c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80052a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80052aa:	d11f      	bne.n	80052ec <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	015a      	lsls	r2, r3, #5
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	4413      	add	r3, r2
 80052b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	68ba      	ldr	r2, [r7, #8]
 80052bc:	0151      	lsls	r1, r2, #5
 80052be:	68fa      	ldr	r2, [r7, #12]
 80052c0:	440a      	add	r2, r1
 80052c2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80052c6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80052ca:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	015a      	lsls	r2, r3, #5
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	4413      	add	r3, r2
 80052d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	68ba      	ldr	r2, [r7, #8]
 80052dc:	0151      	lsls	r1, r2, #5
 80052de:	68fa      	ldr	r2, [r7, #12]
 80052e0:	440a      	add	r2, r1
 80052e2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80052e6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80052ea:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80052f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	781b      	ldrb	r3, [r3, #0]
 80052f8:	f003 030f 	and.w	r3, r3, #15
 80052fc:	2101      	movs	r1, #1
 80052fe:	fa01 f303 	lsl.w	r3, r1, r3
 8005302:	041b      	lsls	r3, r3, #16
 8005304:	43db      	mvns	r3, r3
 8005306:	68f9      	ldr	r1, [r7, #12]
 8005308:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800530c:	4013      	ands	r3, r2
 800530e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005316:	69da      	ldr	r2, [r3, #28]
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	781b      	ldrb	r3, [r3, #0]
 800531c:	f003 030f 	and.w	r3, r3, #15
 8005320:	2101      	movs	r1, #1
 8005322:	fa01 f303 	lsl.w	r3, r1, r3
 8005326:	041b      	lsls	r3, r3, #16
 8005328:	43db      	mvns	r3, r3
 800532a:	68f9      	ldr	r1, [r7, #12]
 800532c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005330:	4013      	ands	r3, r2
 8005332:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	015a      	lsls	r2, r3, #5
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	4413      	add	r3, r2
 800533c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005340:	681a      	ldr	r2, [r3, #0]
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	0159      	lsls	r1, r3, #5
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	440b      	add	r3, r1
 800534a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800534e:	4619      	mov	r1, r3
 8005350:	4b05      	ldr	r3, [pc, #20]	; (8005368 <USB_DeactivateEndpoint+0x1b4>)
 8005352:	4013      	ands	r3, r2
 8005354:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005356:	2300      	movs	r3, #0
}
 8005358:	4618      	mov	r0, r3
 800535a:	3714      	adds	r7, #20
 800535c:	46bd      	mov	sp, r7
 800535e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005362:	4770      	bx	lr
 8005364:	ec337800 	.word	0xec337800
 8005368:	eff37800 	.word	0xeff37800

0800536c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b08a      	sub	sp, #40	; 0x28
 8005370:	af02      	add	r7, sp, #8
 8005372:	60f8      	str	r0, [r7, #12]
 8005374:	60b9      	str	r1, [r7, #8]
 8005376:	4613      	mov	r3, r2
 8005378:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	781b      	ldrb	r3, [r3, #0]
 8005382:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	785b      	ldrb	r3, [r3, #1]
 8005388:	2b01      	cmp	r3, #1
 800538a:	f040 815c 	bne.w	8005646 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	699b      	ldr	r3, [r3, #24]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d132      	bne.n	80053fc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005396:	69bb      	ldr	r3, [r7, #24]
 8005398:	015a      	lsls	r2, r3, #5
 800539a:	69fb      	ldr	r3, [r7, #28]
 800539c:	4413      	add	r3, r2
 800539e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80053a2:	691b      	ldr	r3, [r3, #16]
 80053a4:	69ba      	ldr	r2, [r7, #24]
 80053a6:	0151      	lsls	r1, r2, #5
 80053a8:	69fa      	ldr	r2, [r7, #28]
 80053aa:	440a      	add	r2, r1
 80053ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80053b0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80053b4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80053b8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80053ba:	69bb      	ldr	r3, [r7, #24]
 80053bc:	015a      	lsls	r2, r3, #5
 80053be:	69fb      	ldr	r3, [r7, #28]
 80053c0:	4413      	add	r3, r2
 80053c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80053c6:	691b      	ldr	r3, [r3, #16]
 80053c8:	69ba      	ldr	r2, [r7, #24]
 80053ca:	0151      	lsls	r1, r2, #5
 80053cc:	69fa      	ldr	r2, [r7, #28]
 80053ce:	440a      	add	r2, r1
 80053d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80053d4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80053d8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80053da:	69bb      	ldr	r3, [r7, #24]
 80053dc:	015a      	lsls	r2, r3, #5
 80053de:	69fb      	ldr	r3, [r7, #28]
 80053e0:	4413      	add	r3, r2
 80053e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80053e6:	691b      	ldr	r3, [r3, #16]
 80053e8:	69ba      	ldr	r2, [r7, #24]
 80053ea:	0151      	lsls	r1, r2, #5
 80053ec:	69fa      	ldr	r2, [r7, #28]
 80053ee:	440a      	add	r2, r1
 80053f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80053f4:	0cdb      	lsrs	r3, r3, #19
 80053f6:	04db      	lsls	r3, r3, #19
 80053f8:	6113      	str	r3, [r2, #16]
 80053fa:	e074      	b.n	80054e6 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80053fc:	69bb      	ldr	r3, [r7, #24]
 80053fe:	015a      	lsls	r2, r3, #5
 8005400:	69fb      	ldr	r3, [r7, #28]
 8005402:	4413      	add	r3, r2
 8005404:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005408:	691b      	ldr	r3, [r3, #16]
 800540a:	69ba      	ldr	r2, [r7, #24]
 800540c:	0151      	lsls	r1, r2, #5
 800540e:	69fa      	ldr	r2, [r7, #28]
 8005410:	440a      	add	r2, r1
 8005412:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005416:	0cdb      	lsrs	r3, r3, #19
 8005418:	04db      	lsls	r3, r3, #19
 800541a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800541c:	69bb      	ldr	r3, [r7, #24]
 800541e:	015a      	lsls	r2, r3, #5
 8005420:	69fb      	ldr	r3, [r7, #28]
 8005422:	4413      	add	r3, r2
 8005424:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005428:	691b      	ldr	r3, [r3, #16]
 800542a:	69ba      	ldr	r2, [r7, #24]
 800542c:	0151      	lsls	r1, r2, #5
 800542e:	69fa      	ldr	r2, [r7, #28]
 8005430:	440a      	add	r2, r1
 8005432:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005436:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800543a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800543e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8005440:	69bb      	ldr	r3, [r7, #24]
 8005442:	015a      	lsls	r2, r3, #5
 8005444:	69fb      	ldr	r3, [r7, #28]
 8005446:	4413      	add	r3, r2
 8005448:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800544c:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	6999      	ldr	r1, [r3, #24]
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	68db      	ldr	r3, [r3, #12]
 8005456:	440b      	add	r3, r1
 8005458:	1e59      	subs	r1, r3, #1
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	68db      	ldr	r3, [r3, #12]
 800545e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005462:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8005464:	4b9d      	ldr	r3, [pc, #628]	; (80056dc <USB_EPStartXfer+0x370>)
 8005466:	400b      	ands	r3, r1
 8005468:	69b9      	ldr	r1, [r7, #24]
 800546a:	0148      	lsls	r0, r1, #5
 800546c:	69f9      	ldr	r1, [r7, #28]
 800546e:	4401      	add	r1, r0
 8005470:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005474:	4313      	orrs	r3, r2
 8005476:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005478:	69bb      	ldr	r3, [r7, #24]
 800547a:	015a      	lsls	r2, r3, #5
 800547c:	69fb      	ldr	r3, [r7, #28]
 800547e:	4413      	add	r3, r2
 8005480:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005484:	691a      	ldr	r2, [r3, #16]
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	699b      	ldr	r3, [r3, #24]
 800548a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800548e:	69b9      	ldr	r1, [r7, #24]
 8005490:	0148      	lsls	r0, r1, #5
 8005492:	69f9      	ldr	r1, [r7, #28]
 8005494:	4401      	add	r1, r0
 8005496:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800549a:	4313      	orrs	r3, r2
 800549c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	791b      	ldrb	r3, [r3, #4]
 80054a2:	2b01      	cmp	r3, #1
 80054a4:	d11f      	bne.n	80054e6 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80054a6:	69bb      	ldr	r3, [r7, #24]
 80054a8:	015a      	lsls	r2, r3, #5
 80054aa:	69fb      	ldr	r3, [r7, #28]
 80054ac:	4413      	add	r3, r2
 80054ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054b2:	691b      	ldr	r3, [r3, #16]
 80054b4:	69ba      	ldr	r2, [r7, #24]
 80054b6:	0151      	lsls	r1, r2, #5
 80054b8:	69fa      	ldr	r2, [r7, #28]
 80054ba:	440a      	add	r2, r1
 80054bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80054c0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80054c4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80054c6:	69bb      	ldr	r3, [r7, #24]
 80054c8:	015a      	lsls	r2, r3, #5
 80054ca:	69fb      	ldr	r3, [r7, #28]
 80054cc:	4413      	add	r3, r2
 80054ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054d2:	691b      	ldr	r3, [r3, #16]
 80054d4:	69ba      	ldr	r2, [r7, #24]
 80054d6:	0151      	lsls	r1, r2, #5
 80054d8:	69fa      	ldr	r2, [r7, #28]
 80054da:	440a      	add	r2, r1
 80054dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80054e0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80054e4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80054e6:	79fb      	ldrb	r3, [r7, #7]
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d14b      	bne.n	8005584 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	695b      	ldr	r3, [r3, #20]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d009      	beq.n	8005508 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80054f4:	69bb      	ldr	r3, [r7, #24]
 80054f6:	015a      	lsls	r2, r3, #5
 80054f8:	69fb      	ldr	r3, [r7, #28]
 80054fa:	4413      	add	r3, r2
 80054fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005500:	461a      	mov	r2, r3
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	695b      	ldr	r3, [r3, #20]
 8005506:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	791b      	ldrb	r3, [r3, #4]
 800550c:	2b01      	cmp	r3, #1
 800550e:	d128      	bne.n	8005562 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005510:	69fb      	ldr	r3, [r7, #28]
 8005512:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800551c:	2b00      	cmp	r3, #0
 800551e:	d110      	bne.n	8005542 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005520:	69bb      	ldr	r3, [r7, #24]
 8005522:	015a      	lsls	r2, r3, #5
 8005524:	69fb      	ldr	r3, [r7, #28]
 8005526:	4413      	add	r3, r2
 8005528:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	69ba      	ldr	r2, [r7, #24]
 8005530:	0151      	lsls	r1, r2, #5
 8005532:	69fa      	ldr	r2, [r7, #28]
 8005534:	440a      	add	r2, r1
 8005536:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800553a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800553e:	6013      	str	r3, [r2, #0]
 8005540:	e00f      	b.n	8005562 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005542:	69bb      	ldr	r3, [r7, #24]
 8005544:	015a      	lsls	r2, r3, #5
 8005546:	69fb      	ldr	r3, [r7, #28]
 8005548:	4413      	add	r3, r2
 800554a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	69ba      	ldr	r2, [r7, #24]
 8005552:	0151      	lsls	r1, r2, #5
 8005554:	69fa      	ldr	r2, [r7, #28]
 8005556:	440a      	add	r2, r1
 8005558:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800555c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005560:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005562:	69bb      	ldr	r3, [r7, #24]
 8005564:	015a      	lsls	r2, r3, #5
 8005566:	69fb      	ldr	r3, [r7, #28]
 8005568:	4413      	add	r3, r2
 800556a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	69ba      	ldr	r2, [r7, #24]
 8005572:	0151      	lsls	r1, r2, #5
 8005574:	69fa      	ldr	r2, [r7, #28]
 8005576:	440a      	add	r2, r1
 8005578:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800557c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005580:	6013      	str	r3, [r2, #0]
 8005582:	e133      	b.n	80057ec <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005584:	69bb      	ldr	r3, [r7, #24]
 8005586:	015a      	lsls	r2, r3, #5
 8005588:	69fb      	ldr	r3, [r7, #28]
 800558a:	4413      	add	r3, r2
 800558c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	69ba      	ldr	r2, [r7, #24]
 8005594:	0151      	lsls	r1, r2, #5
 8005596:	69fa      	ldr	r2, [r7, #28]
 8005598:	440a      	add	r2, r1
 800559a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800559e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80055a2:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	791b      	ldrb	r3, [r3, #4]
 80055a8:	2b01      	cmp	r3, #1
 80055aa:	d015      	beq.n	80055d8 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	699b      	ldr	r3, [r3, #24]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	f000 811b 	beq.w	80057ec <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80055b6:	69fb      	ldr	r3, [r7, #28]
 80055b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	781b      	ldrb	r3, [r3, #0]
 80055c2:	f003 030f 	and.w	r3, r3, #15
 80055c6:	2101      	movs	r1, #1
 80055c8:	fa01 f303 	lsl.w	r3, r1, r3
 80055cc:	69f9      	ldr	r1, [r7, #28]
 80055ce:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80055d2:	4313      	orrs	r3, r2
 80055d4:	634b      	str	r3, [r1, #52]	; 0x34
 80055d6:	e109      	b.n	80057ec <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80055d8:	69fb      	ldr	r3, [r7, #28]
 80055da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d110      	bne.n	800560a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80055e8:	69bb      	ldr	r3, [r7, #24]
 80055ea:	015a      	lsls	r2, r3, #5
 80055ec:	69fb      	ldr	r3, [r7, #28]
 80055ee:	4413      	add	r3, r2
 80055f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	69ba      	ldr	r2, [r7, #24]
 80055f8:	0151      	lsls	r1, r2, #5
 80055fa:	69fa      	ldr	r2, [r7, #28]
 80055fc:	440a      	add	r2, r1
 80055fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005602:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005606:	6013      	str	r3, [r2, #0]
 8005608:	e00f      	b.n	800562a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800560a:	69bb      	ldr	r3, [r7, #24]
 800560c:	015a      	lsls	r2, r3, #5
 800560e:	69fb      	ldr	r3, [r7, #28]
 8005610:	4413      	add	r3, r2
 8005612:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	69ba      	ldr	r2, [r7, #24]
 800561a:	0151      	lsls	r1, r2, #5
 800561c:	69fa      	ldr	r2, [r7, #28]
 800561e:	440a      	add	r2, r1
 8005620:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005624:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005628:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	6919      	ldr	r1, [r3, #16]
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	781a      	ldrb	r2, [r3, #0]
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	699b      	ldr	r3, [r3, #24]
 8005636:	b298      	uxth	r0, r3
 8005638:	79fb      	ldrb	r3, [r7, #7]
 800563a:	9300      	str	r3, [sp, #0]
 800563c:	4603      	mov	r3, r0
 800563e:	68f8      	ldr	r0, [r7, #12]
 8005640:	f000 fade 	bl	8005c00 <USB_WritePacket>
 8005644:	e0d2      	b.n	80057ec <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005646:	69bb      	ldr	r3, [r7, #24]
 8005648:	015a      	lsls	r2, r3, #5
 800564a:	69fb      	ldr	r3, [r7, #28]
 800564c:	4413      	add	r3, r2
 800564e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005652:	691b      	ldr	r3, [r3, #16]
 8005654:	69ba      	ldr	r2, [r7, #24]
 8005656:	0151      	lsls	r1, r2, #5
 8005658:	69fa      	ldr	r2, [r7, #28]
 800565a:	440a      	add	r2, r1
 800565c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005660:	0cdb      	lsrs	r3, r3, #19
 8005662:	04db      	lsls	r3, r3, #19
 8005664:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005666:	69bb      	ldr	r3, [r7, #24]
 8005668:	015a      	lsls	r2, r3, #5
 800566a:	69fb      	ldr	r3, [r7, #28]
 800566c:	4413      	add	r3, r2
 800566e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005672:	691b      	ldr	r3, [r3, #16]
 8005674:	69ba      	ldr	r2, [r7, #24]
 8005676:	0151      	lsls	r1, r2, #5
 8005678:	69fa      	ldr	r2, [r7, #28]
 800567a:	440a      	add	r2, r1
 800567c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005680:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005684:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005688:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	699b      	ldr	r3, [r3, #24]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d126      	bne.n	80056e0 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	015a      	lsls	r2, r3, #5
 8005696:	69fb      	ldr	r3, [r7, #28]
 8005698:	4413      	add	r3, r2
 800569a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800569e:	691a      	ldr	r2, [r3, #16]
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056a8:	69b9      	ldr	r1, [r7, #24]
 80056aa:	0148      	lsls	r0, r1, #5
 80056ac:	69f9      	ldr	r1, [r7, #28]
 80056ae:	4401      	add	r1, r0
 80056b0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80056b4:	4313      	orrs	r3, r2
 80056b6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80056b8:	69bb      	ldr	r3, [r7, #24]
 80056ba:	015a      	lsls	r2, r3, #5
 80056bc:	69fb      	ldr	r3, [r7, #28]
 80056be:	4413      	add	r3, r2
 80056c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056c4:	691b      	ldr	r3, [r3, #16]
 80056c6:	69ba      	ldr	r2, [r7, #24]
 80056c8:	0151      	lsls	r1, r2, #5
 80056ca:	69fa      	ldr	r2, [r7, #28]
 80056cc:	440a      	add	r2, r1
 80056ce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80056d2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80056d6:	6113      	str	r3, [r2, #16]
 80056d8:	e03a      	b.n	8005750 <USB_EPStartXfer+0x3e4>
 80056da:	bf00      	nop
 80056dc:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	699a      	ldr	r2, [r3, #24]
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	68db      	ldr	r3, [r3, #12]
 80056e8:	4413      	add	r3, r2
 80056ea:	1e5a      	subs	r2, r3, #1
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	68db      	ldr	r3, [r3, #12]
 80056f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80056f4:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	68db      	ldr	r3, [r3, #12]
 80056fa:	8afa      	ldrh	r2, [r7, #22]
 80056fc:	fb03 f202 	mul.w	r2, r3, r2
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005704:	69bb      	ldr	r3, [r7, #24]
 8005706:	015a      	lsls	r2, r3, #5
 8005708:	69fb      	ldr	r3, [r7, #28]
 800570a:	4413      	add	r3, r2
 800570c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005710:	691a      	ldr	r2, [r3, #16]
 8005712:	8afb      	ldrh	r3, [r7, #22]
 8005714:	04d9      	lsls	r1, r3, #19
 8005716:	4b38      	ldr	r3, [pc, #224]	; (80057f8 <USB_EPStartXfer+0x48c>)
 8005718:	400b      	ands	r3, r1
 800571a:	69b9      	ldr	r1, [r7, #24]
 800571c:	0148      	lsls	r0, r1, #5
 800571e:	69f9      	ldr	r1, [r7, #28]
 8005720:	4401      	add	r1, r0
 8005722:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005726:	4313      	orrs	r3, r2
 8005728:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800572a:	69bb      	ldr	r3, [r7, #24]
 800572c:	015a      	lsls	r2, r3, #5
 800572e:	69fb      	ldr	r3, [r7, #28]
 8005730:	4413      	add	r3, r2
 8005732:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005736:	691a      	ldr	r2, [r3, #16]
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	69db      	ldr	r3, [r3, #28]
 800573c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005740:	69b9      	ldr	r1, [r7, #24]
 8005742:	0148      	lsls	r0, r1, #5
 8005744:	69f9      	ldr	r1, [r7, #28]
 8005746:	4401      	add	r1, r0
 8005748:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800574c:	4313      	orrs	r3, r2
 800574e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005750:	79fb      	ldrb	r3, [r7, #7]
 8005752:	2b01      	cmp	r3, #1
 8005754:	d10d      	bne.n	8005772 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	691b      	ldr	r3, [r3, #16]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d009      	beq.n	8005772 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	6919      	ldr	r1, [r3, #16]
 8005762:	69bb      	ldr	r3, [r7, #24]
 8005764:	015a      	lsls	r2, r3, #5
 8005766:	69fb      	ldr	r3, [r7, #28]
 8005768:	4413      	add	r3, r2
 800576a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800576e:	460a      	mov	r2, r1
 8005770:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005772:	68bb      	ldr	r3, [r7, #8]
 8005774:	791b      	ldrb	r3, [r3, #4]
 8005776:	2b01      	cmp	r3, #1
 8005778:	d128      	bne.n	80057cc <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800577a:	69fb      	ldr	r3, [r7, #28]
 800577c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005780:	689b      	ldr	r3, [r3, #8]
 8005782:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005786:	2b00      	cmp	r3, #0
 8005788:	d110      	bne.n	80057ac <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800578a:	69bb      	ldr	r3, [r7, #24]
 800578c:	015a      	lsls	r2, r3, #5
 800578e:	69fb      	ldr	r3, [r7, #28]
 8005790:	4413      	add	r3, r2
 8005792:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	69ba      	ldr	r2, [r7, #24]
 800579a:	0151      	lsls	r1, r2, #5
 800579c:	69fa      	ldr	r2, [r7, #28]
 800579e:	440a      	add	r2, r1
 80057a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80057a4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80057a8:	6013      	str	r3, [r2, #0]
 80057aa:	e00f      	b.n	80057cc <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80057ac:	69bb      	ldr	r3, [r7, #24]
 80057ae:	015a      	lsls	r2, r3, #5
 80057b0:	69fb      	ldr	r3, [r7, #28]
 80057b2:	4413      	add	r3, r2
 80057b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	69ba      	ldr	r2, [r7, #24]
 80057bc:	0151      	lsls	r1, r2, #5
 80057be:	69fa      	ldr	r2, [r7, #28]
 80057c0:	440a      	add	r2, r1
 80057c2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80057c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057ca:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80057cc:	69bb      	ldr	r3, [r7, #24]
 80057ce:	015a      	lsls	r2, r3, #5
 80057d0:	69fb      	ldr	r3, [r7, #28]
 80057d2:	4413      	add	r3, r2
 80057d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	69ba      	ldr	r2, [r7, #24]
 80057dc:	0151      	lsls	r1, r2, #5
 80057de:	69fa      	ldr	r2, [r7, #28]
 80057e0:	440a      	add	r2, r1
 80057e2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80057e6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80057ea:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80057ec:	2300      	movs	r3, #0
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	3720      	adds	r7, #32
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}
 80057f6:	bf00      	nop
 80057f8:	1ff80000 	.word	0x1ff80000

080057fc <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b087      	sub	sp, #28
 8005800:	af00      	add	r7, sp, #0
 8005802:	60f8      	str	r0, [r7, #12]
 8005804:	60b9      	str	r1, [r7, #8]
 8005806:	4613      	mov	r3, r2
 8005808:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	781b      	ldrb	r3, [r3, #0]
 8005812:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	785b      	ldrb	r3, [r3, #1]
 8005818:	2b01      	cmp	r3, #1
 800581a:	f040 80ce 	bne.w	80059ba <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	699b      	ldr	r3, [r3, #24]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d132      	bne.n	800588c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	015a      	lsls	r2, r3, #5
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	4413      	add	r3, r2
 800582e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005832:	691b      	ldr	r3, [r3, #16]
 8005834:	693a      	ldr	r2, [r7, #16]
 8005836:	0151      	lsls	r1, r2, #5
 8005838:	697a      	ldr	r2, [r7, #20]
 800583a:	440a      	add	r2, r1
 800583c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005840:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005844:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005848:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800584a:	693b      	ldr	r3, [r7, #16]
 800584c:	015a      	lsls	r2, r3, #5
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	4413      	add	r3, r2
 8005852:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005856:	691b      	ldr	r3, [r3, #16]
 8005858:	693a      	ldr	r2, [r7, #16]
 800585a:	0151      	lsls	r1, r2, #5
 800585c:	697a      	ldr	r2, [r7, #20]
 800585e:	440a      	add	r2, r1
 8005860:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005864:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005868:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	015a      	lsls	r2, r3, #5
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	4413      	add	r3, r2
 8005872:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005876:	691b      	ldr	r3, [r3, #16]
 8005878:	693a      	ldr	r2, [r7, #16]
 800587a:	0151      	lsls	r1, r2, #5
 800587c:	697a      	ldr	r2, [r7, #20]
 800587e:	440a      	add	r2, r1
 8005880:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005884:	0cdb      	lsrs	r3, r3, #19
 8005886:	04db      	lsls	r3, r3, #19
 8005888:	6113      	str	r3, [r2, #16]
 800588a:	e04e      	b.n	800592a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800588c:	693b      	ldr	r3, [r7, #16]
 800588e:	015a      	lsls	r2, r3, #5
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	4413      	add	r3, r2
 8005894:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005898:	691b      	ldr	r3, [r3, #16]
 800589a:	693a      	ldr	r2, [r7, #16]
 800589c:	0151      	lsls	r1, r2, #5
 800589e:	697a      	ldr	r2, [r7, #20]
 80058a0:	440a      	add	r2, r1
 80058a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80058a6:	0cdb      	lsrs	r3, r3, #19
 80058a8:	04db      	lsls	r3, r3, #19
 80058aa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	015a      	lsls	r2, r3, #5
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	4413      	add	r3, r2
 80058b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058b8:	691b      	ldr	r3, [r3, #16]
 80058ba:	693a      	ldr	r2, [r7, #16]
 80058bc:	0151      	lsls	r1, r2, #5
 80058be:	697a      	ldr	r2, [r7, #20]
 80058c0:	440a      	add	r2, r1
 80058c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80058c6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80058ca:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80058ce:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	699a      	ldr	r2, [r3, #24]
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	68db      	ldr	r3, [r3, #12]
 80058d8:	429a      	cmp	r2, r3
 80058da:	d903      	bls.n	80058e4 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	68da      	ldr	r2, [r3, #12]
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	015a      	lsls	r2, r3, #5
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	4413      	add	r3, r2
 80058ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058f0:	691b      	ldr	r3, [r3, #16]
 80058f2:	693a      	ldr	r2, [r7, #16]
 80058f4:	0151      	lsls	r1, r2, #5
 80058f6:	697a      	ldr	r2, [r7, #20]
 80058f8:	440a      	add	r2, r1
 80058fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80058fe:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005902:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	015a      	lsls	r2, r3, #5
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	4413      	add	r3, r2
 800590c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005910:	691a      	ldr	r2, [r3, #16]
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	699b      	ldr	r3, [r3, #24]
 8005916:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800591a:	6939      	ldr	r1, [r7, #16]
 800591c:	0148      	lsls	r0, r1, #5
 800591e:	6979      	ldr	r1, [r7, #20]
 8005920:	4401      	add	r1, r0
 8005922:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005926:	4313      	orrs	r3, r2
 8005928:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800592a:	79fb      	ldrb	r3, [r7, #7]
 800592c:	2b01      	cmp	r3, #1
 800592e:	d11e      	bne.n	800596e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	695b      	ldr	r3, [r3, #20]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d009      	beq.n	800594c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	015a      	lsls	r2, r3, #5
 800593c:	697b      	ldr	r3, [r7, #20]
 800593e:	4413      	add	r3, r2
 8005940:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005944:	461a      	mov	r2, r3
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	695b      	ldr	r3, [r3, #20]
 800594a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800594c:	693b      	ldr	r3, [r7, #16]
 800594e:	015a      	lsls	r2, r3, #5
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	4413      	add	r3, r2
 8005954:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	693a      	ldr	r2, [r7, #16]
 800595c:	0151      	lsls	r1, r2, #5
 800595e:	697a      	ldr	r2, [r7, #20]
 8005960:	440a      	add	r2, r1
 8005962:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005966:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800596a:	6013      	str	r3, [r2, #0]
 800596c:	e097      	b.n	8005a9e <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	015a      	lsls	r2, r3, #5
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	4413      	add	r3, r2
 8005976:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	693a      	ldr	r2, [r7, #16]
 800597e:	0151      	lsls	r1, r2, #5
 8005980:	697a      	ldr	r2, [r7, #20]
 8005982:	440a      	add	r2, r1
 8005984:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005988:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800598c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	699b      	ldr	r3, [r3, #24]
 8005992:	2b00      	cmp	r3, #0
 8005994:	f000 8083 	beq.w	8005a9e <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005998:	697b      	ldr	r3, [r7, #20]
 800599a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800599e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	781b      	ldrb	r3, [r3, #0]
 80059a4:	f003 030f 	and.w	r3, r3, #15
 80059a8:	2101      	movs	r1, #1
 80059aa:	fa01 f303 	lsl.w	r3, r1, r3
 80059ae:	6979      	ldr	r1, [r7, #20]
 80059b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80059b4:	4313      	orrs	r3, r2
 80059b6:	634b      	str	r3, [r1, #52]	; 0x34
 80059b8:	e071      	b.n	8005a9e <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	015a      	lsls	r2, r3, #5
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	4413      	add	r3, r2
 80059c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059c6:	691b      	ldr	r3, [r3, #16]
 80059c8:	693a      	ldr	r2, [r7, #16]
 80059ca:	0151      	lsls	r1, r2, #5
 80059cc:	697a      	ldr	r2, [r7, #20]
 80059ce:	440a      	add	r2, r1
 80059d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80059d4:	0cdb      	lsrs	r3, r3, #19
 80059d6:	04db      	lsls	r3, r3, #19
 80059d8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	015a      	lsls	r2, r3, #5
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	4413      	add	r3, r2
 80059e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059e6:	691b      	ldr	r3, [r3, #16]
 80059e8:	693a      	ldr	r2, [r7, #16]
 80059ea:	0151      	lsls	r1, r2, #5
 80059ec:	697a      	ldr	r2, [r7, #20]
 80059ee:	440a      	add	r2, r1
 80059f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80059f4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80059f8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80059fc:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	699b      	ldr	r3, [r3, #24]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d003      	beq.n	8005a0e <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	68da      	ldr	r2, [r3, #12]
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8005a0e:	68bb      	ldr	r3, [r7, #8]
 8005a10:	68da      	ldr	r2, [r3, #12]
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005a16:	693b      	ldr	r3, [r7, #16]
 8005a18:	015a      	lsls	r2, r3, #5
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	4413      	add	r3, r2
 8005a1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a22:	691b      	ldr	r3, [r3, #16]
 8005a24:	693a      	ldr	r2, [r7, #16]
 8005a26:	0151      	lsls	r1, r2, #5
 8005a28:	697a      	ldr	r2, [r7, #20]
 8005a2a:	440a      	add	r2, r1
 8005a2c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005a30:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005a34:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	015a      	lsls	r2, r3, #5
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	4413      	add	r3, r2
 8005a3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a42:	691a      	ldr	r2, [r3, #16]
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	69db      	ldr	r3, [r3, #28]
 8005a48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a4c:	6939      	ldr	r1, [r7, #16]
 8005a4e:	0148      	lsls	r0, r1, #5
 8005a50:	6979      	ldr	r1, [r7, #20]
 8005a52:	4401      	add	r1, r0
 8005a54:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8005a5c:	79fb      	ldrb	r3, [r7, #7]
 8005a5e:	2b01      	cmp	r3, #1
 8005a60:	d10d      	bne.n	8005a7e <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	691b      	ldr	r3, [r3, #16]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d009      	beq.n	8005a7e <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	6919      	ldr	r1, [r3, #16]
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	015a      	lsls	r2, r3, #5
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	4413      	add	r3, r2
 8005a76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a7a:	460a      	mov	r2, r1
 8005a7c:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005a7e:	693b      	ldr	r3, [r7, #16]
 8005a80:	015a      	lsls	r2, r3, #5
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	4413      	add	r3, r2
 8005a86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	693a      	ldr	r2, [r7, #16]
 8005a8e:	0151      	lsls	r1, r2, #5
 8005a90:	697a      	ldr	r2, [r7, #20]
 8005a92:	440a      	add	r2, r1
 8005a94:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005a98:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005a9c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005a9e:	2300      	movs	r3, #0
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	371c      	adds	r7, #28
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aaa:	4770      	bx	lr

08005aac <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b087      	sub	sp, #28
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
 8005ab4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8005aba:	2300      	movs	r3, #0
 8005abc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	785b      	ldrb	r3, [r3, #1]
 8005ac6:	2b01      	cmp	r3, #1
 8005ac8:	d14a      	bne.n	8005b60 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	781b      	ldrb	r3, [r3, #0]
 8005ace:	015a      	lsls	r2, r3, #5
 8005ad0:	693b      	ldr	r3, [r7, #16]
 8005ad2:	4413      	add	r3, r2
 8005ad4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005ade:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005ae2:	f040 8086 	bne.w	8005bf2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	781b      	ldrb	r3, [r3, #0]
 8005aea:	015a      	lsls	r2, r3, #5
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	4413      	add	r3, r2
 8005af0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	683a      	ldr	r2, [r7, #0]
 8005af8:	7812      	ldrb	r2, [r2, #0]
 8005afa:	0151      	lsls	r1, r2, #5
 8005afc:	693a      	ldr	r2, [r7, #16]
 8005afe:	440a      	add	r2, r1
 8005b00:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005b04:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005b08:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	781b      	ldrb	r3, [r3, #0]
 8005b0e:	015a      	lsls	r2, r3, #5
 8005b10:	693b      	ldr	r3, [r7, #16]
 8005b12:	4413      	add	r3, r2
 8005b14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	683a      	ldr	r2, [r7, #0]
 8005b1c:	7812      	ldrb	r2, [r2, #0]
 8005b1e:	0151      	lsls	r1, r2, #5
 8005b20:	693a      	ldr	r2, [r7, #16]
 8005b22:	440a      	add	r2, r1
 8005b24:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005b28:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005b2c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	3301      	adds	r3, #1
 8005b32:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	f242 7210 	movw	r2, #10000	; 0x2710
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d902      	bls.n	8005b44 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	75fb      	strb	r3, [r7, #23]
          break;
 8005b42:	e056      	b.n	8005bf2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	781b      	ldrb	r3, [r3, #0]
 8005b48:	015a      	lsls	r2, r3, #5
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	4413      	add	r3, r2
 8005b4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005b58:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005b5c:	d0e7      	beq.n	8005b2e <USB_EPStopXfer+0x82>
 8005b5e:	e048      	b.n	8005bf2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	781b      	ldrb	r3, [r3, #0]
 8005b64:	015a      	lsls	r2, r3, #5
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	4413      	add	r3, r2
 8005b6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005b74:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005b78:	d13b      	bne.n	8005bf2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	781b      	ldrb	r3, [r3, #0]
 8005b7e:	015a      	lsls	r2, r3, #5
 8005b80:	693b      	ldr	r3, [r7, #16]
 8005b82:	4413      	add	r3, r2
 8005b84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	683a      	ldr	r2, [r7, #0]
 8005b8c:	7812      	ldrb	r2, [r2, #0]
 8005b8e:	0151      	lsls	r1, r2, #5
 8005b90:	693a      	ldr	r2, [r7, #16]
 8005b92:	440a      	add	r2, r1
 8005b94:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005b98:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005b9c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	781b      	ldrb	r3, [r3, #0]
 8005ba2:	015a      	lsls	r2, r3, #5
 8005ba4:	693b      	ldr	r3, [r7, #16]
 8005ba6:	4413      	add	r3, r2
 8005ba8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	683a      	ldr	r2, [r7, #0]
 8005bb0:	7812      	ldrb	r2, [r2, #0]
 8005bb2:	0151      	lsls	r1, r2, #5
 8005bb4:	693a      	ldr	r2, [r7, #16]
 8005bb6:	440a      	add	r2, r1
 8005bb8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005bbc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005bc0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	3301      	adds	r3, #1
 8005bc6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	f242 7210 	movw	r2, #10000	; 0x2710
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d902      	bls.n	8005bd8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	75fb      	strb	r3, [r7, #23]
          break;
 8005bd6:	e00c      	b.n	8005bf2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	781b      	ldrb	r3, [r3, #0]
 8005bdc:	015a      	lsls	r2, r3, #5
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	4413      	add	r3, r2
 8005be2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005bec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005bf0:	d0e7      	beq.n	8005bc2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8005bf2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	371c      	adds	r7, #28
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfe:	4770      	bx	lr

08005c00 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005c00:	b480      	push	{r7}
 8005c02:	b089      	sub	sp, #36	; 0x24
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	60f8      	str	r0, [r7, #12]
 8005c08:	60b9      	str	r1, [r7, #8]
 8005c0a:	4611      	mov	r1, r2
 8005c0c:	461a      	mov	r2, r3
 8005c0e:	460b      	mov	r3, r1
 8005c10:	71fb      	strb	r3, [r7, #7]
 8005c12:	4613      	mov	r3, r2
 8005c14:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005c1e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d123      	bne.n	8005c6e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005c26:	88bb      	ldrh	r3, [r7, #4]
 8005c28:	3303      	adds	r3, #3
 8005c2a:	089b      	lsrs	r3, r3, #2
 8005c2c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005c2e:	2300      	movs	r3, #0
 8005c30:	61bb      	str	r3, [r7, #24]
 8005c32:	e018      	b.n	8005c66 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005c34:	79fb      	ldrb	r3, [r7, #7]
 8005c36:	031a      	lsls	r2, r3, #12
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	4413      	add	r3, r2
 8005c3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c40:	461a      	mov	r2, r3
 8005c42:	69fb      	ldr	r3, [r7, #28]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005c48:	69fb      	ldr	r3, [r7, #28]
 8005c4a:	3301      	adds	r3, #1
 8005c4c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005c4e:	69fb      	ldr	r3, [r7, #28]
 8005c50:	3301      	adds	r3, #1
 8005c52:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005c54:	69fb      	ldr	r3, [r7, #28]
 8005c56:	3301      	adds	r3, #1
 8005c58:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005c5a:	69fb      	ldr	r3, [r7, #28]
 8005c5c:	3301      	adds	r3, #1
 8005c5e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005c60:	69bb      	ldr	r3, [r7, #24]
 8005c62:	3301      	adds	r3, #1
 8005c64:	61bb      	str	r3, [r7, #24]
 8005c66:	69ba      	ldr	r2, [r7, #24]
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	429a      	cmp	r2, r3
 8005c6c:	d3e2      	bcc.n	8005c34 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005c6e:	2300      	movs	r3, #0
}
 8005c70:	4618      	mov	r0, r3
 8005c72:	3724      	adds	r7, #36	; 0x24
 8005c74:	46bd      	mov	sp, r7
 8005c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7a:	4770      	bx	lr

08005c7c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b08b      	sub	sp, #44	; 0x2c
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	60f8      	str	r0, [r7, #12]
 8005c84:	60b9      	str	r1, [r7, #8]
 8005c86:	4613      	mov	r3, r2
 8005c88:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005c92:	88fb      	ldrh	r3, [r7, #6]
 8005c94:	089b      	lsrs	r3, r3, #2
 8005c96:	b29b      	uxth	r3, r3
 8005c98:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005c9a:	88fb      	ldrh	r3, [r7, #6]
 8005c9c:	f003 0303 	and.w	r3, r3, #3
 8005ca0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	623b      	str	r3, [r7, #32]
 8005ca6:	e014      	b.n	8005cd2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005ca8:	69bb      	ldr	r3, [r7, #24]
 8005caa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005cae:	681a      	ldr	r2, [r3, #0]
 8005cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb2:	601a      	str	r2, [r3, #0]
    pDest++;
 8005cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb6:	3301      	adds	r3, #1
 8005cb8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cbc:	3301      	adds	r3, #1
 8005cbe:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cc2:	3301      	adds	r3, #1
 8005cc4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cc8:	3301      	adds	r3, #1
 8005cca:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8005ccc:	6a3b      	ldr	r3, [r7, #32]
 8005cce:	3301      	adds	r3, #1
 8005cd0:	623b      	str	r3, [r7, #32]
 8005cd2:	6a3a      	ldr	r2, [r7, #32]
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	429a      	cmp	r2, r3
 8005cd8:	d3e6      	bcc.n	8005ca8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005cda:	8bfb      	ldrh	r3, [r7, #30]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d01e      	beq.n	8005d1e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005ce4:	69bb      	ldr	r3, [r7, #24]
 8005ce6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005cea:	461a      	mov	r2, r3
 8005cec:	f107 0310 	add.w	r3, r7, #16
 8005cf0:	6812      	ldr	r2, [r2, #0]
 8005cf2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005cf4:	693a      	ldr	r2, [r7, #16]
 8005cf6:	6a3b      	ldr	r3, [r7, #32]
 8005cf8:	b2db      	uxtb	r3, r3
 8005cfa:	00db      	lsls	r3, r3, #3
 8005cfc:	fa22 f303 	lsr.w	r3, r2, r3
 8005d00:	b2da      	uxtb	r2, r3
 8005d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d04:	701a      	strb	r2, [r3, #0]
      i++;
 8005d06:	6a3b      	ldr	r3, [r7, #32]
 8005d08:	3301      	adds	r3, #1
 8005d0a:	623b      	str	r3, [r7, #32]
      pDest++;
 8005d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d0e:	3301      	adds	r3, #1
 8005d10:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8005d12:	8bfb      	ldrh	r3, [r7, #30]
 8005d14:	3b01      	subs	r3, #1
 8005d16:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005d18:	8bfb      	ldrh	r3, [r7, #30]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d1ea      	bne.n	8005cf4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005d20:	4618      	mov	r0, r3
 8005d22:	372c      	adds	r7, #44	; 0x2c
 8005d24:	46bd      	mov	sp, r7
 8005d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2a:	4770      	bx	lr

08005d2c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b085      	sub	sp, #20
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
 8005d34:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	781b      	ldrb	r3, [r3, #0]
 8005d3e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	785b      	ldrb	r3, [r3, #1]
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	d12c      	bne.n	8005da2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	015a      	lsls	r2, r3, #5
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	4413      	add	r3, r2
 8005d50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	db12      	blt.n	8005d80 <USB_EPSetStall+0x54>
 8005d5a:	68bb      	ldr	r3, [r7, #8]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d00f      	beq.n	8005d80 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	015a      	lsls	r2, r3, #5
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	4413      	add	r3, r2
 8005d68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	68ba      	ldr	r2, [r7, #8]
 8005d70:	0151      	lsls	r1, r2, #5
 8005d72:	68fa      	ldr	r2, [r7, #12]
 8005d74:	440a      	add	r2, r1
 8005d76:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d7a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005d7e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	015a      	lsls	r2, r3, #5
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	4413      	add	r3, r2
 8005d88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	68ba      	ldr	r2, [r7, #8]
 8005d90:	0151      	lsls	r1, r2, #5
 8005d92:	68fa      	ldr	r2, [r7, #12]
 8005d94:	440a      	add	r2, r1
 8005d96:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d9a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005d9e:	6013      	str	r3, [r2, #0]
 8005da0:	e02b      	b.n	8005dfa <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	015a      	lsls	r2, r3, #5
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	4413      	add	r3, r2
 8005daa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	db12      	blt.n	8005dda <USB_EPSetStall+0xae>
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d00f      	beq.n	8005dda <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	015a      	lsls	r2, r3, #5
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	4413      	add	r3, r2
 8005dc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	68ba      	ldr	r2, [r7, #8]
 8005dca:	0151      	lsls	r1, r2, #5
 8005dcc:	68fa      	ldr	r2, [r7, #12]
 8005dce:	440a      	add	r2, r1
 8005dd0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005dd4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005dd8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	015a      	lsls	r2, r3, #5
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	4413      	add	r3, r2
 8005de2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	68ba      	ldr	r2, [r7, #8]
 8005dea:	0151      	lsls	r1, r2, #5
 8005dec:	68fa      	ldr	r2, [r7, #12]
 8005dee:	440a      	add	r2, r1
 8005df0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005df4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005df8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005dfa:	2300      	movs	r3, #0
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	3714      	adds	r7, #20
 8005e00:	46bd      	mov	sp, r7
 8005e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e06:	4770      	bx	lr

08005e08 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b085      	sub	sp, #20
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
 8005e10:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	781b      	ldrb	r3, [r3, #0]
 8005e1a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	785b      	ldrb	r3, [r3, #1]
 8005e20:	2b01      	cmp	r3, #1
 8005e22:	d128      	bne.n	8005e76 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	015a      	lsls	r2, r3, #5
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	4413      	add	r3, r2
 8005e2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	68ba      	ldr	r2, [r7, #8]
 8005e34:	0151      	lsls	r1, r2, #5
 8005e36:	68fa      	ldr	r2, [r7, #12]
 8005e38:	440a      	add	r2, r1
 8005e3a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e3e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005e42:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	791b      	ldrb	r3, [r3, #4]
 8005e48:	2b03      	cmp	r3, #3
 8005e4a:	d003      	beq.n	8005e54 <USB_EPClearStall+0x4c>
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	791b      	ldrb	r3, [r3, #4]
 8005e50:	2b02      	cmp	r3, #2
 8005e52:	d138      	bne.n	8005ec6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	015a      	lsls	r2, r3, #5
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	4413      	add	r3, r2
 8005e5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	68ba      	ldr	r2, [r7, #8]
 8005e64:	0151      	lsls	r1, r2, #5
 8005e66:	68fa      	ldr	r2, [r7, #12]
 8005e68:	440a      	add	r2, r1
 8005e6a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e72:	6013      	str	r3, [r2, #0]
 8005e74:	e027      	b.n	8005ec6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	015a      	lsls	r2, r3, #5
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	4413      	add	r3, r2
 8005e7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	68ba      	ldr	r2, [r7, #8]
 8005e86:	0151      	lsls	r1, r2, #5
 8005e88:	68fa      	ldr	r2, [r7, #12]
 8005e8a:	440a      	add	r2, r1
 8005e8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005e90:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005e94:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	791b      	ldrb	r3, [r3, #4]
 8005e9a:	2b03      	cmp	r3, #3
 8005e9c:	d003      	beq.n	8005ea6 <USB_EPClearStall+0x9e>
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	791b      	ldrb	r3, [r3, #4]
 8005ea2:	2b02      	cmp	r3, #2
 8005ea4:	d10f      	bne.n	8005ec6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	015a      	lsls	r2, r3, #5
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	4413      	add	r3, r2
 8005eae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	68ba      	ldr	r2, [r7, #8]
 8005eb6:	0151      	lsls	r1, r2, #5
 8005eb8:	68fa      	ldr	r2, [r7, #12]
 8005eba:	440a      	add	r2, r1
 8005ebc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005ec0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ec4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8005ec6:	2300      	movs	r3, #0
}
 8005ec8:	4618      	mov	r0, r3
 8005eca:	3714      	adds	r7, #20
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed2:	4770      	bx	lr

08005ed4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b085      	sub	sp, #20
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
 8005edc:	460b      	mov	r3, r1
 8005ede:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	68fa      	ldr	r2, [r7, #12]
 8005eee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005ef2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005ef6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005efe:	681a      	ldr	r2, [r3, #0]
 8005f00:	78fb      	ldrb	r3, [r7, #3]
 8005f02:	011b      	lsls	r3, r3, #4
 8005f04:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8005f08:	68f9      	ldr	r1, [r7, #12]
 8005f0a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8005f12:	2300      	movs	r3, #0
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3714      	adds	r7, #20
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1e:	4770      	bx	lr

08005f20 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005f20:	b480      	push	{r7}
 8005f22:	b085      	sub	sp, #20
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	68fa      	ldr	r2, [r7, #12]
 8005f36:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005f3a:	f023 0303 	bic.w	r3, r3, #3
 8005f3e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	68fa      	ldr	r2, [r7, #12]
 8005f4a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005f4e:	f023 0302 	bic.w	r3, r3, #2
 8005f52:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005f54:	2300      	movs	r3, #0
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	3714      	adds	r7, #20
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f60:	4770      	bx	lr

08005f62 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005f62:	b480      	push	{r7}
 8005f64:	b085      	sub	sp, #20
 8005f66:	af00      	add	r7, sp, #0
 8005f68:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	68fa      	ldr	r2, [r7, #12]
 8005f78:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005f7c:	f023 0303 	bic.w	r3, r3, #3
 8005f80:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	68fa      	ldr	r2, [r7, #12]
 8005f8c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005f90:	f043 0302 	orr.w	r3, r3, #2
 8005f94:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005f96:	2300      	movs	r3, #0
}
 8005f98:	4618      	mov	r0, r3
 8005f9a:	3714      	adds	r7, #20
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa2:	4770      	bx	lr

08005fa4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b085      	sub	sp, #20
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	695b      	ldr	r3, [r3, #20]
 8005fb0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	699b      	ldr	r3, [r3, #24]
 8005fb6:	68fa      	ldr	r2, [r7, #12]
 8005fb8:	4013      	ands	r3, r2
 8005fba:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	3714      	adds	r7, #20
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc8:	4770      	bx	lr

08005fca <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005fca:	b480      	push	{r7}
 8005fcc:	b085      	sub	sp, #20
 8005fce:	af00      	add	r7, sp, #0
 8005fd0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005fdc:	699b      	ldr	r3, [r3, #24]
 8005fde:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005fe6:	69db      	ldr	r3, [r3, #28]
 8005fe8:	68ba      	ldr	r2, [r7, #8]
 8005fea:	4013      	ands	r3, r2
 8005fec:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8005fee:	68bb      	ldr	r3, [r7, #8]
 8005ff0:	0c1b      	lsrs	r3, r3, #16
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	3714      	adds	r7, #20
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffc:	4770      	bx	lr

08005ffe <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005ffe:	b480      	push	{r7}
 8006000:	b085      	sub	sp, #20
 8006002:	af00      	add	r7, sp, #0
 8006004:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006010:	699b      	ldr	r3, [r3, #24]
 8006012:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800601a:	69db      	ldr	r3, [r3, #28]
 800601c:	68ba      	ldr	r2, [r7, #8]
 800601e:	4013      	ands	r3, r2
 8006020:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	b29b      	uxth	r3, r3
}
 8006026:	4618      	mov	r0, r3
 8006028:	3714      	adds	r7, #20
 800602a:	46bd      	mov	sp, r7
 800602c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006030:	4770      	bx	lr

08006032 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006032:	b480      	push	{r7}
 8006034:	b085      	sub	sp, #20
 8006036:	af00      	add	r7, sp, #0
 8006038:	6078      	str	r0, [r7, #4]
 800603a:	460b      	mov	r3, r1
 800603c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006042:	78fb      	ldrb	r3, [r7, #3]
 8006044:	015a      	lsls	r2, r3, #5
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	4413      	add	r3, r2
 800604a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800604e:	689b      	ldr	r3, [r3, #8]
 8006050:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006058:	695b      	ldr	r3, [r3, #20]
 800605a:	68ba      	ldr	r2, [r7, #8]
 800605c:	4013      	ands	r3, r2
 800605e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006060:	68bb      	ldr	r3, [r7, #8]
}
 8006062:	4618      	mov	r0, r3
 8006064:	3714      	adds	r7, #20
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr

0800606e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800606e:	b480      	push	{r7}
 8006070:	b087      	sub	sp, #28
 8006072:	af00      	add	r7, sp, #0
 8006074:	6078      	str	r0, [r7, #4]
 8006076:	460b      	mov	r3, r1
 8006078:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006084:	691b      	ldr	r3, [r3, #16]
 8006086:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006088:	697b      	ldr	r3, [r7, #20]
 800608a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800608e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006090:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006092:	78fb      	ldrb	r3, [r7, #3]
 8006094:	f003 030f 	and.w	r3, r3, #15
 8006098:	68fa      	ldr	r2, [r7, #12]
 800609a:	fa22 f303 	lsr.w	r3, r2, r3
 800609e:	01db      	lsls	r3, r3, #7
 80060a0:	b2db      	uxtb	r3, r3
 80060a2:	693a      	ldr	r2, [r7, #16]
 80060a4:	4313      	orrs	r3, r2
 80060a6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80060a8:	78fb      	ldrb	r3, [r7, #3]
 80060aa:	015a      	lsls	r2, r3, #5
 80060ac:	697b      	ldr	r3, [r7, #20]
 80060ae:	4413      	add	r3, r2
 80060b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060b4:	689b      	ldr	r3, [r3, #8]
 80060b6:	693a      	ldr	r2, [r7, #16]
 80060b8:	4013      	ands	r3, r2
 80060ba:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80060bc:	68bb      	ldr	r3, [r7, #8]
}
 80060be:	4618      	mov	r0, r3
 80060c0:	371c      	adds	r7, #28
 80060c2:	46bd      	mov	sp, r7
 80060c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c8:	4770      	bx	lr

080060ca <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80060ca:	b480      	push	{r7}
 80060cc:	b083      	sub	sp, #12
 80060ce:	af00      	add	r7, sp, #0
 80060d0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	695b      	ldr	r3, [r3, #20]
 80060d6:	f003 0301 	and.w	r3, r3, #1
}
 80060da:	4618      	mov	r0, r3
 80060dc:	370c      	adds	r7, #12
 80060de:	46bd      	mov	sp, r7
 80060e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e4:	4770      	bx	lr

080060e6 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80060e6:	b480      	push	{r7}
 80060e8:	b085      	sub	sp, #20
 80060ea:	af00      	add	r7, sp, #0
 80060ec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	68fa      	ldr	r2, [r7, #12]
 80060fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006100:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006104:	f023 0307 	bic.w	r3, r3, #7
 8006108:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006110:	685b      	ldr	r3, [r3, #4]
 8006112:	68fa      	ldr	r2, [r7, #12]
 8006114:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006118:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800611c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800611e:	2300      	movs	r3, #0
}
 8006120:	4618      	mov	r0, r3
 8006122:	3714      	adds	r7, #20
 8006124:	46bd      	mov	sp, r7
 8006126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612a:	4770      	bx	lr

0800612c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800612c:	b480      	push	{r7}
 800612e:	b087      	sub	sp, #28
 8006130:	af00      	add	r7, sp, #0
 8006132:	60f8      	str	r0, [r7, #12]
 8006134:	460b      	mov	r3, r1
 8006136:	607a      	str	r2, [r7, #4]
 8006138:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	333c      	adds	r3, #60	; 0x3c
 8006142:	3304      	adds	r3, #4
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	4a26      	ldr	r2, [pc, #152]	; (80061e4 <USB_EP0_OutStart+0xb8>)
 800614c:	4293      	cmp	r3, r2
 800614e:	d90a      	bls.n	8006166 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800615c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006160:	d101      	bne.n	8006166 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006162:	2300      	movs	r3, #0
 8006164:	e037      	b.n	80061d6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006166:	697b      	ldr	r3, [r7, #20]
 8006168:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800616c:	461a      	mov	r2, r3
 800616e:	2300      	movs	r3, #0
 8006170:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006172:	697b      	ldr	r3, [r7, #20]
 8006174:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006178:	691b      	ldr	r3, [r3, #16]
 800617a:	697a      	ldr	r2, [r7, #20]
 800617c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006180:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006184:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800618c:	691b      	ldr	r3, [r3, #16]
 800618e:	697a      	ldr	r2, [r7, #20]
 8006190:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006194:	f043 0318 	orr.w	r3, r3, #24
 8006198:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061a0:	691b      	ldr	r3, [r3, #16]
 80061a2:	697a      	ldr	r2, [r7, #20]
 80061a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80061a8:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80061ac:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80061ae:	7afb      	ldrb	r3, [r7, #11]
 80061b0:	2b01      	cmp	r3, #1
 80061b2:	d10f      	bne.n	80061d4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061ba:	461a      	mov	r2, r3
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80061c0:	697b      	ldr	r3, [r7, #20]
 80061c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	697a      	ldr	r2, [r7, #20]
 80061ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80061ce:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80061d2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80061d4:	2300      	movs	r3, #0
}
 80061d6:	4618      	mov	r0, r3
 80061d8:	371c      	adds	r7, #28
 80061da:	46bd      	mov	sp, r7
 80061dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e0:	4770      	bx	lr
 80061e2:	bf00      	nop
 80061e4:	4f54300a 	.word	0x4f54300a

080061e8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80061e8:	b480      	push	{r7}
 80061ea:	b085      	sub	sp, #20
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80061f0:	2300      	movs	r3, #0
 80061f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	3301      	adds	r3, #1
 80061f8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	4a13      	ldr	r2, [pc, #76]	; (800624c <USB_CoreReset+0x64>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d901      	bls.n	8006206 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006202:	2303      	movs	r3, #3
 8006204:	e01b      	b.n	800623e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	691b      	ldr	r3, [r3, #16]
 800620a:	2b00      	cmp	r3, #0
 800620c:	daf2      	bge.n	80061f4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800620e:	2300      	movs	r3, #0
 8006210:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	691b      	ldr	r3, [r3, #16]
 8006216:	f043 0201 	orr.w	r2, r3, #1
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	3301      	adds	r3, #1
 8006222:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	4a09      	ldr	r2, [pc, #36]	; (800624c <USB_CoreReset+0x64>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d901      	bls.n	8006230 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800622c:	2303      	movs	r3, #3
 800622e:	e006      	b.n	800623e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	691b      	ldr	r3, [r3, #16]
 8006234:	f003 0301 	and.w	r3, r3, #1
 8006238:	2b01      	cmp	r3, #1
 800623a:	d0f0      	beq.n	800621e <USB_CoreReset+0x36>

  return HAL_OK;
 800623c:	2300      	movs	r3, #0
}
 800623e:	4618      	mov	r0, r3
 8006240:	3714      	adds	r7, #20
 8006242:	46bd      	mov	sp, r7
 8006244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006248:	4770      	bx	lr
 800624a:	bf00      	nop
 800624c:	00030d40 	.word	0x00030d40

08006250 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b084      	sub	sp, #16
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
 8006258:	460b      	mov	r3, r1
 800625a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800625c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8006260:	f002 fca2 	bl	8008ba8 <USBD_static_malloc>
 8006264:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d109      	bne.n	8006280 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	32b0      	adds	r2, #176	; 0xb0
 8006276:	2100      	movs	r1, #0
 8006278:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800627c:	2302      	movs	r3, #2
 800627e:	e0d4      	b.n	800642a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006280:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8006284:	2100      	movs	r1, #0
 8006286:	68f8      	ldr	r0, [r7, #12]
 8006288:	f002 fdd7 	bl	8008e3a <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	32b0      	adds	r2, #176	; 0xb0
 8006296:	68f9      	ldr	r1, [r7, #12]
 8006298:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	32b0      	adds	r2, #176	; 0xb0
 80062a6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	7c1b      	ldrb	r3, [r3, #16]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d138      	bne.n	800632a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80062b8:	4b5e      	ldr	r3, [pc, #376]	; (8006434 <USBD_CDC_Init+0x1e4>)
 80062ba:	7819      	ldrb	r1, [r3, #0]
 80062bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80062c0:	2202      	movs	r2, #2
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f002 fb4d 	bl	8008962 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80062c8:	4b5a      	ldr	r3, [pc, #360]	; (8006434 <USBD_CDC_Init+0x1e4>)
 80062ca:	781b      	ldrb	r3, [r3, #0]
 80062cc:	f003 020f 	and.w	r2, r3, #15
 80062d0:	6879      	ldr	r1, [r7, #4]
 80062d2:	4613      	mov	r3, r2
 80062d4:	009b      	lsls	r3, r3, #2
 80062d6:	4413      	add	r3, r2
 80062d8:	009b      	lsls	r3, r3, #2
 80062da:	440b      	add	r3, r1
 80062dc:	3324      	adds	r3, #36	; 0x24
 80062de:	2201      	movs	r2, #1
 80062e0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80062e2:	4b55      	ldr	r3, [pc, #340]	; (8006438 <USBD_CDC_Init+0x1e8>)
 80062e4:	7819      	ldrb	r1, [r3, #0]
 80062e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80062ea:	2202      	movs	r2, #2
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	f002 fb38 	bl	8008962 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80062f2:	4b51      	ldr	r3, [pc, #324]	; (8006438 <USBD_CDC_Init+0x1e8>)
 80062f4:	781b      	ldrb	r3, [r3, #0]
 80062f6:	f003 020f 	and.w	r2, r3, #15
 80062fa:	6879      	ldr	r1, [r7, #4]
 80062fc:	4613      	mov	r3, r2
 80062fe:	009b      	lsls	r3, r3, #2
 8006300:	4413      	add	r3, r2
 8006302:	009b      	lsls	r3, r3, #2
 8006304:	440b      	add	r3, r1
 8006306:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800630a:	2201      	movs	r2, #1
 800630c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800630e:	4b4b      	ldr	r3, [pc, #300]	; (800643c <USBD_CDC_Init+0x1ec>)
 8006310:	781b      	ldrb	r3, [r3, #0]
 8006312:	f003 020f 	and.w	r2, r3, #15
 8006316:	6879      	ldr	r1, [r7, #4]
 8006318:	4613      	mov	r3, r2
 800631a:	009b      	lsls	r3, r3, #2
 800631c:	4413      	add	r3, r2
 800631e:	009b      	lsls	r3, r3, #2
 8006320:	440b      	add	r3, r1
 8006322:	3326      	adds	r3, #38	; 0x26
 8006324:	2210      	movs	r2, #16
 8006326:	801a      	strh	r2, [r3, #0]
 8006328:	e035      	b.n	8006396 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800632a:	4b42      	ldr	r3, [pc, #264]	; (8006434 <USBD_CDC_Init+0x1e4>)
 800632c:	7819      	ldrb	r1, [r3, #0]
 800632e:	2340      	movs	r3, #64	; 0x40
 8006330:	2202      	movs	r2, #2
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f002 fb15 	bl	8008962 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006338:	4b3e      	ldr	r3, [pc, #248]	; (8006434 <USBD_CDC_Init+0x1e4>)
 800633a:	781b      	ldrb	r3, [r3, #0]
 800633c:	f003 020f 	and.w	r2, r3, #15
 8006340:	6879      	ldr	r1, [r7, #4]
 8006342:	4613      	mov	r3, r2
 8006344:	009b      	lsls	r3, r3, #2
 8006346:	4413      	add	r3, r2
 8006348:	009b      	lsls	r3, r3, #2
 800634a:	440b      	add	r3, r1
 800634c:	3324      	adds	r3, #36	; 0x24
 800634e:	2201      	movs	r2, #1
 8006350:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006352:	4b39      	ldr	r3, [pc, #228]	; (8006438 <USBD_CDC_Init+0x1e8>)
 8006354:	7819      	ldrb	r1, [r3, #0]
 8006356:	2340      	movs	r3, #64	; 0x40
 8006358:	2202      	movs	r2, #2
 800635a:	6878      	ldr	r0, [r7, #4]
 800635c:	f002 fb01 	bl	8008962 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006360:	4b35      	ldr	r3, [pc, #212]	; (8006438 <USBD_CDC_Init+0x1e8>)
 8006362:	781b      	ldrb	r3, [r3, #0]
 8006364:	f003 020f 	and.w	r2, r3, #15
 8006368:	6879      	ldr	r1, [r7, #4]
 800636a:	4613      	mov	r3, r2
 800636c:	009b      	lsls	r3, r3, #2
 800636e:	4413      	add	r3, r2
 8006370:	009b      	lsls	r3, r3, #2
 8006372:	440b      	add	r3, r1
 8006374:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006378:	2201      	movs	r2, #1
 800637a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800637c:	4b2f      	ldr	r3, [pc, #188]	; (800643c <USBD_CDC_Init+0x1ec>)
 800637e:	781b      	ldrb	r3, [r3, #0]
 8006380:	f003 020f 	and.w	r2, r3, #15
 8006384:	6879      	ldr	r1, [r7, #4]
 8006386:	4613      	mov	r3, r2
 8006388:	009b      	lsls	r3, r3, #2
 800638a:	4413      	add	r3, r2
 800638c:	009b      	lsls	r3, r3, #2
 800638e:	440b      	add	r3, r1
 8006390:	3326      	adds	r3, #38	; 0x26
 8006392:	2210      	movs	r2, #16
 8006394:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006396:	4b29      	ldr	r3, [pc, #164]	; (800643c <USBD_CDC_Init+0x1ec>)
 8006398:	7819      	ldrb	r1, [r3, #0]
 800639a:	2308      	movs	r3, #8
 800639c:	2203      	movs	r2, #3
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	f002 fadf 	bl	8008962 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80063a4:	4b25      	ldr	r3, [pc, #148]	; (800643c <USBD_CDC_Init+0x1ec>)
 80063a6:	781b      	ldrb	r3, [r3, #0]
 80063a8:	f003 020f 	and.w	r2, r3, #15
 80063ac:	6879      	ldr	r1, [r7, #4]
 80063ae:	4613      	mov	r3, r2
 80063b0:	009b      	lsls	r3, r3, #2
 80063b2:	4413      	add	r3, r2
 80063b4:	009b      	lsls	r3, r3, #2
 80063b6:	440b      	add	r3, r1
 80063b8:	3324      	adds	r3, #36	; 0x24
 80063ba:	2201      	movs	r2, #1
 80063bc:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2200      	movs	r2, #0
 80063c2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80063cc:	687a      	ldr	r2, [r7, #4]
 80063ce:	33b0      	adds	r3, #176	; 0xb0
 80063d0:	009b      	lsls	r3, r3, #2
 80063d2:	4413      	add	r3, r2
 80063d4:	685b      	ldr	r3, [r3, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	2200      	movs	r2, #0
 80063de:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	2200      	movs	r2, #0
 80063e6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d101      	bne.n	80063f8 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80063f4:	2302      	movs	r3, #2
 80063f6:	e018      	b.n	800642a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	7c1b      	ldrb	r3, [r3, #16]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d10a      	bne.n	8006416 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006400:	4b0d      	ldr	r3, [pc, #52]	; (8006438 <USBD_CDC_Init+0x1e8>)
 8006402:	7819      	ldrb	r1, [r3, #0]
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800640a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800640e:	6878      	ldr	r0, [r7, #4]
 8006410:	f002 fb96 	bl	8008b40 <USBD_LL_PrepareReceive>
 8006414:	e008      	b.n	8006428 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006416:	4b08      	ldr	r3, [pc, #32]	; (8006438 <USBD_CDC_Init+0x1e8>)
 8006418:	7819      	ldrb	r1, [r3, #0]
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006420:	2340      	movs	r3, #64	; 0x40
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f002 fb8c 	bl	8008b40 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006428:	2300      	movs	r3, #0
}
 800642a:	4618      	mov	r0, r3
 800642c:	3710      	adds	r7, #16
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}
 8006432:	bf00      	nop
 8006434:	20000093 	.word	0x20000093
 8006438:	20000094 	.word	0x20000094
 800643c:	20000095 	.word	0x20000095

08006440 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b082      	sub	sp, #8
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
 8006448:	460b      	mov	r3, r1
 800644a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800644c:	4b3a      	ldr	r3, [pc, #232]	; (8006538 <USBD_CDC_DeInit+0xf8>)
 800644e:	781b      	ldrb	r3, [r3, #0]
 8006450:	4619      	mov	r1, r3
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	f002 faab 	bl	80089ae <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8006458:	4b37      	ldr	r3, [pc, #220]	; (8006538 <USBD_CDC_DeInit+0xf8>)
 800645a:	781b      	ldrb	r3, [r3, #0]
 800645c:	f003 020f 	and.w	r2, r3, #15
 8006460:	6879      	ldr	r1, [r7, #4]
 8006462:	4613      	mov	r3, r2
 8006464:	009b      	lsls	r3, r3, #2
 8006466:	4413      	add	r3, r2
 8006468:	009b      	lsls	r3, r3, #2
 800646a:	440b      	add	r3, r1
 800646c:	3324      	adds	r3, #36	; 0x24
 800646e:	2200      	movs	r2, #0
 8006470:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8006472:	4b32      	ldr	r3, [pc, #200]	; (800653c <USBD_CDC_DeInit+0xfc>)
 8006474:	781b      	ldrb	r3, [r3, #0]
 8006476:	4619      	mov	r1, r3
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	f002 fa98 	bl	80089ae <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800647e:	4b2f      	ldr	r3, [pc, #188]	; (800653c <USBD_CDC_DeInit+0xfc>)
 8006480:	781b      	ldrb	r3, [r3, #0]
 8006482:	f003 020f 	and.w	r2, r3, #15
 8006486:	6879      	ldr	r1, [r7, #4]
 8006488:	4613      	mov	r3, r2
 800648a:	009b      	lsls	r3, r3, #2
 800648c:	4413      	add	r3, r2
 800648e:	009b      	lsls	r3, r3, #2
 8006490:	440b      	add	r3, r1
 8006492:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006496:	2200      	movs	r2, #0
 8006498:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800649a:	4b29      	ldr	r3, [pc, #164]	; (8006540 <USBD_CDC_DeInit+0x100>)
 800649c:	781b      	ldrb	r3, [r3, #0]
 800649e:	4619      	mov	r1, r3
 80064a0:	6878      	ldr	r0, [r7, #4]
 80064a2:	f002 fa84 	bl	80089ae <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80064a6:	4b26      	ldr	r3, [pc, #152]	; (8006540 <USBD_CDC_DeInit+0x100>)
 80064a8:	781b      	ldrb	r3, [r3, #0]
 80064aa:	f003 020f 	and.w	r2, r3, #15
 80064ae:	6879      	ldr	r1, [r7, #4]
 80064b0:	4613      	mov	r3, r2
 80064b2:	009b      	lsls	r3, r3, #2
 80064b4:	4413      	add	r3, r2
 80064b6:	009b      	lsls	r3, r3, #2
 80064b8:	440b      	add	r3, r1
 80064ba:	3324      	adds	r3, #36	; 0x24
 80064bc:	2200      	movs	r2, #0
 80064be:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80064c0:	4b1f      	ldr	r3, [pc, #124]	; (8006540 <USBD_CDC_DeInit+0x100>)
 80064c2:	781b      	ldrb	r3, [r3, #0]
 80064c4:	f003 020f 	and.w	r2, r3, #15
 80064c8:	6879      	ldr	r1, [r7, #4]
 80064ca:	4613      	mov	r3, r2
 80064cc:	009b      	lsls	r3, r3, #2
 80064ce:	4413      	add	r3, r2
 80064d0:	009b      	lsls	r3, r3, #2
 80064d2:	440b      	add	r3, r1
 80064d4:	3326      	adds	r3, #38	; 0x26
 80064d6:	2200      	movs	r2, #0
 80064d8:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	32b0      	adds	r2, #176	; 0xb0
 80064e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d01f      	beq.n	800652c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80064f2:	687a      	ldr	r2, [r7, #4]
 80064f4:	33b0      	adds	r3, #176	; 0xb0
 80064f6:	009b      	lsls	r3, r3, #2
 80064f8:	4413      	add	r3, r2
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	685b      	ldr	r3, [r3, #4]
 80064fe:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	32b0      	adds	r2, #176	; 0xb0
 800650a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800650e:	4618      	mov	r0, r3
 8006510:	f002 fb58 	bl	8008bc4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	32b0      	adds	r2, #176	; 0xb0
 800651e:	2100      	movs	r1, #0
 8006520:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2200      	movs	r2, #0
 8006528:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800652c:	2300      	movs	r3, #0
}
 800652e:	4618      	mov	r0, r3
 8006530:	3708      	adds	r7, #8
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
 8006536:	bf00      	nop
 8006538:	20000093 	.word	0x20000093
 800653c:	20000094 	.word	0x20000094
 8006540:	20000095 	.word	0x20000095

08006544 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b086      	sub	sp, #24
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
 800654c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	32b0      	adds	r2, #176	; 0xb0
 8006558:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800655c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800655e:	2300      	movs	r3, #0
 8006560:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006562:	2300      	movs	r3, #0
 8006564:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006566:	2300      	movs	r3, #0
 8006568:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800656a:	693b      	ldr	r3, [r7, #16]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d101      	bne.n	8006574 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8006570:	2303      	movs	r3, #3
 8006572:	e0bf      	b.n	80066f4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	781b      	ldrb	r3, [r3, #0]
 8006578:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800657c:	2b00      	cmp	r3, #0
 800657e:	d050      	beq.n	8006622 <USBD_CDC_Setup+0xde>
 8006580:	2b20      	cmp	r3, #32
 8006582:	f040 80af 	bne.w	80066e4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	88db      	ldrh	r3, [r3, #6]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d03a      	beq.n	8006604 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	781b      	ldrb	r3, [r3, #0]
 8006592:	b25b      	sxtb	r3, r3
 8006594:	2b00      	cmp	r3, #0
 8006596:	da1b      	bge.n	80065d0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800659e:	687a      	ldr	r2, [r7, #4]
 80065a0:	33b0      	adds	r3, #176	; 0xb0
 80065a2:	009b      	lsls	r3, r3, #2
 80065a4:	4413      	add	r3, r2
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	689b      	ldr	r3, [r3, #8]
 80065aa:	683a      	ldr	r2, [r7, #0]
 80065ac:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80065ae:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80065b0:	683a      	ldr	r2, [r7, #0]
 80065b2:	88d2      	ldrh	r2, [r2, #6]
 80065b4:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	88db      	ldrh	r3, [r3, #6]
 80065ba:	2b07      	cmp	r3, #7
 80065bc:	bf28      	it	cs
 80065be:	2307      	movcs	r3, #7
 80065c0:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	89fa      	ldrh	r2, [r7, #14]
 80065c6:	4619      	mov	r1, r3
 80065c8:	6878      	ldr	r0, [r7, #4]
 80065ca:	f001 fd89 	bl	80080e0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80065ce:	e090      	b.n	80066f2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	785a      	ldrb	r2, [r3, #1]
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	88db      	ldrh	r3, [r3, #6]
 80065de:	2b3f      	cmp	r3, #63	; 0x3f
 80065e0:	d803      	bhi.n	80065ea <USBD_CDC_Setup+0xa6>
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	88db      	ldrh	r3, [r3, #6]
 80065e6:	b2da      	uxtb	r2, r3
 80065e8:	e000      	b.n	80065ec <USBD_CDC_Setup+0xa8>
 80065ea:	2240      	movs	r2, #64	; 0x40
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80065f2:	6939      	ldr	r1, [r7, #16]
 80065f4:	693b      	ldr	r3, [r7, #16]
 80065f6:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80065fa:	461a      	mov	r2, r3
 80065fc:	6878      	ldr	r0, [r7, #4]
 80065fe:	f001 fd9b 	bl	8008138 <USBD_CtlPrepareRx>
      break;
 8006602:	e076      	b.n	80066f2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800660a:	687a      	ldr	r2, [r7, #4]
 800660c:	33b0      	adds	r3, #176	; 0xb0
 800660e:	009b      	lsls	r3, r3, #2
 8006610:	4413      	add	r3, r2
 8006612:	685b      	ldr	r3, [r3, #4]
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	683a      	ldr	r2, [r7, #0]
 8006618:	7850      	ldrb	r0, [r2, #1]
 800661a:	2200      	movs	r2, #0
 800661c:	6839      	ldr	r1, [r7, #0]
 800661e:	4798      	blx	r3
      break;
 8006620:	e067      	b.n	80066f2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	785b      	ldrb	r3, [r3, #1]
 8006626:	2b0b      	cmp	r3, #11
 8006628:	d851      	bhi.n	80066ce <USBD_CDC_Setup+0x18a>
 800662a:	a201      	add	r2, pc, #4	; (adr r2, 8006630 <USBD_CDC_Setup+0xec>)
 800662c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006630:	08006661 	.word	0x08006661
 8006634:	080066dd 	.word	0x080066dd
 8006638:	080066cf 	.word	0x080066cf
 800663c:	080066cf 	.word	0x080066cf
 8006640:	080066cf 	.word	0x080066cf
 8006644:	080066cf 	.word	0x080066cf
 8006648:	080066cf 	.word	0x080066cf
 800664c:	080066cf 	.word	0x080066cf
 8006650:	080066cf 	.word	0x080066cf
 8006654:	080066cf 	.word	0x080066cf
 8006658:	0800668b 	.word	0x0800668b
 800665c:	080066b5 	.word	0x080066b5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006666:	b2db      	uxtb	r3, r3
 8006668:	2b03      	cmp	r3, #3
 800666a:	d107      	bne.n	800667c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800666c:	f107 030a 	add.w	r3, r7, #10
 8006670:	2202      	movs	r2, #2
 8006672:	4619      	mov	r1, r3
 8006674:	6878      	ldr	r0, [r7, #4]
 8006676:	f001 fd33 	bl	80080e0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800667a:	e032      	b.n	80066e2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800667c:	6839      	ldr	r1, [r7, #0]
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f001 fcbd 	bl	8007ffe <USBD_CtlError>
            ret = USBD_FAIL;
 8006684:	2303      	movs	r3, #3
 8006686:	75fb      	strb	r3, [r7, #23]
          break;
 8006688:	e02b      	b.n	80066e2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006690:	b2db      	uxtb	r3, r3
 8006692:	2b03      	cmp	r3, #3
 8006694:	d107      	bne.n	80066a6 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006696:	f107 030d 	add.w	r3, r7, #13
 800669a:	2201      	movs	r2, #1
 800669c:	4619      	mov	r1, r3
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f001 fd1e 	bl	80080e0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80066a4:	e01d      	b.n	80066e2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80066a6:	6839      	ldr	r1, [r7, #0]
 80066a8:	6878      	ldr	r0, [r7, #4]
 80066aa:	f001 fca8 	bl	8007ffe <USBD_CtlError>
            ret = USBD_FAIL;
 80066ae:	2303      	movs	r3, #3
 80066b0:	75fb      	strb	r3, [r7, #23]
          break;
 80066b2:	e016      	b.n	80066e2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80066ba:	b2db      	uxtb	r3, r3
 80066bc:	2b03      	cmp	r3, #3
 80066be:	d00f      	beq.n	80066e0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80066c0:	6839      	ldr	r1, [r7, #0]
 80066c2:	6878      	ldr	r0, [r7, #4]
 80066c4:	f001 fc9b 	bl	8007ffe <USBD_CtlError>
            ret = USBD_FAIL;
 80066c8:	2303      	movs	r3, #3
 80066ca:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80066cc:	e008      	b.n	80066e0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80066ce:	6839      	ldr	r1, [r7, #0]
 80066d0:	6878      	ldr	r0, [r7, #4]
 80066d2:	f001 fc94 	bl	8007ffe <USBD_CtlError>
          ret = USBD_FAIL;
 80066d6:	2303      	movs	r3, #3
 80066d8:	75fb      	strb	r3, [r7, #23]
          break;
 80066da:	e002      	b.n	80066e2 <USBD_CDC_Setup+0x19e>
          break;
 80066dc:	bf00      	nop
 80066de:	e008      	b.n	80066f2 <USBD_CDC_Setup+0x1ae>
          break;
 80066e0:	bf00      	nop
      }
      break;
 80066e2:	e006      	b.n	80066f2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80066e4:	6839      	ldr	r1, [r7, #0]
 80066e6:	6878      	ldr	r0, [r7, #4]
 80066e8:	f001 fc89 	bl	8007ffe <USBD_CtlError>
      ret = USBD_FAIL;
 80066ec:	2303      	movs	r3, #3
 80066ee:	75fb      	strb	r3, [r7, #23]
      break;
 80066f0:	bf00      	nop
  }

  return (uint8_t)ret;
 80066f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	3718      	adds	r7, #24
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}

080066fc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b084      	sub	sp, #16
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
 8006704:	460b      	mov	r3, r1
 8006706:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800670e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	32b0      	adds	r2, #176	; 0xb0
 800671a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d101      	bne.n	8006726 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8006722:	2303      	movs	r3, #3
 8006724:	e065      	b.n	80067f2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	32b0      	adds	r2, #176	; 0xb0
 8006730:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006734:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006736:	78fb      	ldrb	r3, [r7, #3]
 8006738:	f003 020f 	and.w	r2, r3, #15
 800673c:	6879      	ldr	r1, [r7, #4]
 800673e:	4613      	mov	r3, r2
 8006740:	009b      	lsls	r3, r3, #2
 8006742:	4413      	add	r3, r2
 8006744:	009b      	lsls	r3, r3, #2
 8006746:	440b      	add	r3, r1
 8006748:	3318      	adds	r3, #24
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d02f      	beq.n	80067b0 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006750:	78fb      	ldrb	r3, [r7, #3]
 8006752:	f003 020f 	and.w	r2, r3, #15
 8006756:	6879      	ldr	r1, [r7, #4]
 8006758:	4613      	mov	r3, r2
 800675a:	009b      	lsls	r3, r3, #2
 800675c:	4413      	add	r3, r2
 800675e:	009b      	lsls	r3, r3, #2
 8006760:	440b      	add	r3, r1
 8006762:	3318      	adds	r3, #24
 8006764:	681a      	ldr	r2, [r3, #0]
 8006766:	78fb      	ldrb	r3, [r7, #3]
 8006768:	f003 010f 	and.w	r1, r3, #15
 800676c:	68f8      	ldr	r0, [r7, #12]
 800676e:	460b      	mov	r3, r1
 8006770:	00db      	lsls	r3, r3, #3
 8006772:	440b      	add	r3, r1
 8006774:	009b      	lsls	r3, r3, #2
 8006776:	4403      	add	r3, r0
 8006778:	3348      	adds	r3, #72	; 0x48
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	fbb2 f1f3 	udiv	r1, r2, r3
 8006780:	fb01 f303 	mul.w	r3, r1, r3
 8006784:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006786:	2b00      	cmp	r3, #0
 8006788:	d112      	bne.n	80067b0 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800678a:	78fb      	ldrb	r3, [r7, #3]
 800678c:	f003 020f 	and.w	r2, r3, #15
 8006790:	6879      	ldr	r1, [r7, #4]
 8006792:	4613      	mov	r3, r2
 8006794:	009b      	lsls	r3, r3, #2
 8006796:	4413      	add	r3, r2
 8006798:	009b      	lsls	r3, r3, #2
 800679a:	440b      	add	r3, r1
 800679c:	3318      	adds	r3, #24
 800679e:	2200      	movs	r2, #0
 80067a0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80067a2:	78f9      	ldrb	r1, [r7, #3]
 80067a4:	2300      	movs	r3, #0
 80067a6:	2200      	movs	r2, #0
 80067a8:	6878      	ldr	r0, [r7, #4]
 80067aa:	f002 f9a8 	bl	8008afe <USBD_LL_Transmit>
 80067ae:	e01f      	b.n	80067f0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	2200      	movs	r2, #0
 80067b4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80067be:	687a      	ldr	r2, [r7, #4]
 80067c0:	33b0      	adds	r3, #176	; 0xb0
 80067c2:	009b      	lsls	r3, r3, #2
 80067c4:	4413      	add	r3, r2
 80067c6:	685b      	ldr	r3, [r3, #4]
 80067c8:	691b      	ldr	r3, [r3, #16]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d010      	beq.n	80067f0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80067d4:	687a      	ldr	r2, [r7, #4]
 80067d6:	33b0      	adds	r3, #176	; 0xb0
 80067d8:	009b      	lsls	r3, r3, #2
 80067da:	4413      	add	r3, r2
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	691b      	ldr	r3, [r3, #16]
 80067e0:	68ba      	ldr	r2, [r7, #8]
 80067e2:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80067e6:	68ba      	ldr	r2, [r7, #8]
 80067e8:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80067ec:	78fa      	ldrb	r2, [r7, #3]
 80067ee:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80067f0:	2300      	movs	r3, #0
}
 80067f2:	4618      	mov	r0, r3
 80067f4:	3710      	adds	r7, #16
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd80      	pop	{r7, pc}

080067fa <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80067fa:	b580      	push	{r7, lr}
 80067fc:	b084      	sub	sp, #16
 80067fe:	af00      	add	r7, sp, #0
 8006800:	6078      	str	r0, [r7, #4]
 8006802:	460b      	mov	r3, r1
 8006804:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	32b0      	adds	r2, #176	; 0xb0
 8006810:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006814:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	32b0      	adds	r2, #176	; 0xb0
 8006820:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d101      	bne.n	800682c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006828:	2303      	movs	r3, #3
 800682a:	e01a      	b.n	8006862 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800682c:	78fb      	ldrb	r3, [r7, #3]
 800682e:	4619      	mov	r1, r3
 8006830:	6878      	ldr	r0, [r7, #4]
 8006832:	f002 f9a6 	bl	8008b82 <USBD_LL_GetRxDataSize>
 8006836:	4602      	mov	r2, r0
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006844:	687a      	ldr	r2, [r7, #4]
 8006846:	33b0      	adds	r3, #176	; 0xb0
 8006848:	009b      	lsls	r3, r3, #2
 800684a:	4413      	add	r3, r2
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	68db      	ldr	r3, [r3, #12]
 8006850:	68fa      	ldr	r2, [r7, #12]
 8006852:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8006856:	68fa      	ldr	r2, [r7, #12]
 8006858:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800685c:	4611      	mov	r1, r2
 800685e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006860:	2300      	movs	r3, #0
}
 8006862:	4618      	mov	r0, r3
 8006864:	3710      	adds	r7, #16
 8006866:	46bd      	mov	sp, r7
 8006868:	bd80      	pop	{r7, pc}

0800686a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800686a:	b580      	push	{r7, lr}
 800686c:	b084      	sub	sp, #16
 800686e:	af00      	add	r7, sp, #0
 8006870:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	32b0      	adds	r2, #176	; 0xb0
 800687c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006880:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d101      	bne.n	800688c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006888:	2303      	movs	r3, #3
 800688a:	e025      	b.n	80068d8 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006892:	687a      	ldr	r2, [r7, #4]
 8006894:	33b0      	adds	r3, #176	; 0xb0
 8006896:	009b      	lsls	r3, r3, #2
 8006898:	4413      	add	r3, r2
 800689a:	685b      	ldr	r3, [r3, #4]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d01a      	beq.n	80068d6 <USBD_CDC_EP0_RxReady+0x6c>
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80068a6:	2bff      	cmp	r3, #255	; 0xff
 80068a8:	d015      	beq.n	80068d6 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80068b0:	687a      	ldr	r2, [r7, #4]
 80068b2:	33b0      	adds	r3, #176	; 0xb0
 80068b4:	009b      	lsls	r3, r3, #2
 80068b6:	4413      	add	r3, r2
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	689b      	ldr	r3, [r3, #8]
 80068bc:	68fa      	ldr	r2, [r7, #12]
 80068be:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 80068c2:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80068c4:	68fa      	ldr	r2, [r7, #12]
 80068c6:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80068ca:	b292      	uxth	r2, r2
 80068cc:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	22ff      	movs	r2, #255	; 0xff
 80068d2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80068d6:	2300      	movs	r3, #0
}
 80068d8:	4618      	mov	r0, r3
 80068da:	3710      	adds	r7, #16
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}

080068e0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b086      	sub	sp, #24
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80068e8:	2182      	movs	r1, #130	; 0x82
 80068ea:	4818      	ldr	r0, [pc, #96]	; (800694c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80068ec:	f000 fd4f 	bl	800738e <USBD_GetEpDesc>
 80068f0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80068f2:	2101      	movs	r1, #1
 80068f4:	4815      	ldr	r0, [pc, #84]	; (800694c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80068f6:	f000 fd4a 	bl	800738e <USBD_GetEpDesc>
 80068fa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80068fc:	2181      	movs	r1, #129	; 0x81
 80068fe:	4813      	ldr	r0, [pc, #76]	; (800694c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006900:	f000 fd45 	bl	800738e <USBD_GetEpDesc>
 8006904:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006906:	697b      	ldr	r3, [r7, #20]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d002      	beq.n	8006912 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800690c:	697b      	ldr	r3, [r7, #20]
 800690e:	2210      	movs	r2, #16
 8006910:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d006      	beq.n	8006926 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006918:	693b      	ldr	r3, [r7, #16]
 800691a:	2200      	movs	r2, #0
 800691c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006920:	711a      	strb	r2, [r3, #4]
 8006922:	2200      	movs	r2, #0
 8006924:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d006      	beq.n	800693a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	2200      	movs	r2, #0
 8006930:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006934:	711a      	strb	r2, [r3, #4]
 8006936:	2200      	movs	r2, #0
 8006938:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2243      	movs	r2, #67	; 0x43
 800693e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006940:	4b02      	ldr	r3, [pc, #8]	; (800694c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8006942:	4618      	mov	r0, r3
 8006944:	3718      	adds	r7, #24
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}
 800694a:	bf00      	nop
 800694c:	20000050 	.word	0x20000050

08006950 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b086      	sub	sp, #24
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006958:	2182      	movs	r1, #130	; 0x82
 800695a:	4818      	ldr	r0, [pc, #96]	; (80069bc <USBD_CDC_GetHSCfgDesc+0x6c>)
 800695c:	f000 fd17 	bl	800738e <USBD_GetEpDesc>
 8006960:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006962:	2101      	movs	r1, #1
 8006964:	4815      	ldr	r0, [pc, #84]	; (80069bc <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006966:	f000 fd12 	bl	800738e <USBD_GetEpDesc>
 800696a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800696c:	2181      	movs	r1, #129	; 0x81
 800696e:	4813      	ldr	r0, [pc, #76]	; (80069bc <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006970:	f000 fd0d 	bl	800738e <USBD_GetEpDesc>
 8006974:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006976:	697b      	ldr	r3, [r7, #20]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d002      	beq.n	8006982 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800697c:	697b      	ldr	r3, [r7, #20]
 800697e:	2210      	movs	r2, #16
 8006980:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006982:	693b      	ldr	r3, [r7, #16]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d006      	beq.n	8006996 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	2200      	movs	r2, #0
 800698c:	711a      	strb	r2, [r3, #4]
 800698e:	2200      	movs	r2, #0
 8006990:	f042 0202 	orr.w	r2, r2, #2
 8006994:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d006      	beq.n	80069aa <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	2200      	movs	r2, #0
 80069a0:	711a      	strb	r2, [r3, #4]
 80069a2:	2200      	movs	r2, #0
 80069a4:	f042 0202 	orr.w	r2, r2, #2
 80069a8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2243      	movs	r2, #67	; 0x43
 80069ae:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80069b0:	4b02      	ldr	r3, [pc, #8]	; (80069bc <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	3718      	adds	r7, #24
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bd80      	pop	{r7, pc}
 80069ba:	bf00      	nop
 80069bc:	20000050 	.word	0x20000050

080069c0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b086      	sub	sp, #24
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80069c8:	2182      	movs	r1, #130	; 0x82
 80069ca:	4818      	ldr	r0, [pc, #96]	; (8006a2c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80069cc:	f000 fcdf 	bl	800738e <USBD_GetEpDesc>
 80069d0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80069d2:	2101      	movs	r1, #1
 80069d4:	4815      	ldr	r0, [pc, #84]	; (8006a2c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80069d6:	f000 fcda 	bl	800738e <USBD_GetEpDesc>
 80069da:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80069dc:	2181      	movs	r1, #129	; 0x81
 80069de:	4813      	ldr	r0, [pc, #76]	; (8006a2c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80069e0:	f000 fcd5 	bl	800738e <USBD_GetEpDesc>
 80069e4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d002      	beq.n	80069f2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80069ec:	697b      	ldr	r3, [r7, #20]
 80069ee:	2210      	movs	r2, #16
 80069f0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80069f2:	693b      	ldr	r3, [r7, #16]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d006      	beq.n	8006a06 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80069f8:	693b      	ldr	r3, [r7, #16]
 80069fa:	2200      	movs	r2, #0
 80069fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a00:	711a      	strb	r2, [r3, #4]
 8006a02:	2200      	movs	r2, #0
 8006a04:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d006      	beq.n	8006a1a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a14:	711a      	strb	r2, [r3, #4]
 8006a16:	2200      	movs	r2, #0
 8006a18:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2243      	movs	r2, #67	; 0x43
 8006a1e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006a20:	4b02      	ldr	r3, [pc, #8]	; (8006a2c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	3718      	adds	r7, #24
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bd80      	pop	{r7, pc}
 8006a2a:	bf00      	nop
 8006a2c:	20000050 	.word	0x20000050

08006a30 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b083      	sub	sp, #12
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	220a      	movs	r2, #10
 8006a3c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006a3e:	4b03      	ldr	r3, [pc, #12]	; (8006a4c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006a40:	4618      	mov	r0, r3
 8006a42:	370c      	adds	r7, #12
 8006a44:	46bd      	mov	sp, r7
 8006a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4a:	4770      	bx	lr
 8006a4c:	2000000c 	.word	0x2000000c

08006a50 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b083      	sub	sp, #12
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
 8006a58:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d101      	bne.n	8006a64 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006a60:	2303      	movs	r3, #3
 8006a62:	e009      	b.n	8006a78 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006a6a:	687a      	ldr	r2, [r7, #4]
 8006a6c:	33b0      	adds	r3, #176	; 0xb0
 8006a6e:	009b      	lsls	r3, r3, #2
 8006a70:	4413      	add	r3, r2
 8006a72:	683a      	ldr	r2, [r7, #0]
 8006a74:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8006a76:	2300      	movs	r3, #0
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	370c      	adds	r7, #12
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a82:	4770      	bx	lr

08006a84 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b087      	sub	sp, #28
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	60f8      	str	r0, [r7, #12]
 8006a8c:	60b9      	str	r1, [r7, #8]
 8006a8e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	32b0      	adds	r2, #176	; 0xb0
 8006a9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a9e:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d101      	bne.n	8006aaa <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006aa6:	2303      	movs	r3, #3
 8006aa8:	e008      	b.n	8006abc <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8006aaa:	697b      	ldr	r3, [r7, #20]
 8006aac:	68ba      	ldr	r2, [r7, #8]
 8006aae:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	687a      	ldr	r2, [r7, #4]
 8006ab6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8006aba:	2300      	movs	r3, #0
}
 8006abc:	4618      	mov	r0, r3
 8006abe:	371c      	adds	r7, #28
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac6:	4770      	bx	lr

08006ac8 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006ac8:	b480      	push	{r7}
 8006aca:	b085      	sub	sp, #20
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
 8006ad0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	32b0      	adds	r2, #176	; 0xb0
 8006adc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ae0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d101      	bne.n	8006aec <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8006ae8:	2303      	movs	r3, #3
 8006aea:	e004      	b.n	8006af6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	683a      	ldr	r2, [r7, #0]
 8006af0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8006af4:	2300      	movs	r3, #0
}
 8006af6:	4618      	mov	r0, r3
 8006af8:	3714      	adds	r7, #20
 8006afa:	46bd      	mov	sp, r7
 8006afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b00:	4770      	bx	lr
	...

08006b04 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b084      	sub	sp, #16
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	32b0      	adds	r2, #176	; 0xb0
 8006b16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b1a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	32b0      	adds	r2, #176	; 0xb0
 8006b2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d101      	bne.n	8006b36 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006b32:	2303      	movs	r3, #3
 8006b34:	e025      	b.n	8006b82 <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d11f      	bne.n	8006b80 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	2201      	movs	r2, #1
 8006b44:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8006b48:	4b10      	ldr	r3, [pc, #64]	; (8006b8c <USBD_CDC_TransmitPacket+0x88>)
 8006b4a:	781b      	ldrb	r3, [r3, #0]
 8006b4c:	f003 020f 	and.w	r2, r3, #15
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8006b56:	6878      	ldr	r0, [r7, #4]
 8006b58:	4613      	mov	r3, r2
 8006b5a:	009b      	lsls	r3, r3, #2
 8006b5c:	4413      	add	r3, r2
 8006b5e:	009b      	lsls	r3, r3, #2
 8006b60:	4403      	add	r3, r0
 8006b62:	3318      	adds	r3, #24
 8006b64:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8006b66:	4b09      	ldr	r3, [pc, #36]	; (8006b8c <USBD_CDC_TransmitPacket+0x88>)
 8006b68:	7819      	ldrb	r1, [r3, #0]
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	f001 ffc1 	bl	8008afe <USBD_LL_Transmit>

    ret = USBD_OK;
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006b80:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b82:	4618      	mov	r0, r3
 8006b84:	3710      	adds	r7, #16
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bd80      	pop	{r7, pc}
 8006b8a:	bf00      	nop
 8006b8c:	20000093 	.word	0x20000093

08006b90 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b084      	sub	sp, #16
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	32b0      	adds	r2, #176	; 0xb0
 8006ba2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ba6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	32b0      	adds	r2, #176	; 0xb0
 8006bb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d101      	bne.n	8006bbe <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8006bba:	2303      	movs	r3, #3
 8006bbc:	e018      	b.n	8006bf0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	7c1b      	ldrb	r3, [r3, #16]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d10a      	bne.n	8006bdc <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006bc6:	4b0c      	ldr	r3, [pc, #48]	; (8006bf8 <USBD_CDC_ReceivePacket+0x68>)
 8006bc8:	7819      	ldrb	r1, [r3, #0]
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006bd0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	f001 ffb3 	bl	8008b40 <USBD_LL_PrepareReceive>
 8006bda:	e008      	b.n	8006bee <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006bdc:	4b06      	ldr	r3, [pc, #24]	; (8006bf8 <USBD_CDC_ReceivePacket+0x68>)
 8006bde:	7819      	ldrb	r1, [r3, #0]
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006be6:	2340      	movs	r3, #64	; 0x40
 8006be8:	6878      	ldr	r0, [r7, #4]
 8006bea:	f001 ffa9 	bl	8008b40 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006bee:	2300      	movs	r3, #0
}
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	3710      	adds	r7, #16
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}
 8006bf8:	20000094 	.word	0x20000094

08006bfc <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b086      	sub	sp, #24
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	60f8      	str	r0, [r7, #12]
 8006c04:	60b9      	str	r1, [r7, #8]
 8006c06:	4613      	mov	r3, r2
 8006c08:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d101      	bne.n	8006c14 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006c10:	2303      	movs	r3, #3
 8006c12:	e01f      	b.n	8006c54 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	2200      	movs	r2, #0
 8006c18:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	2200      	movs	r2, #0
 8006c28:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d003      	beq.n	8006c3a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	68ba      	ldr	r2, [r7, #8]
 8006c36:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2201      	movs	r2, #1
 8006c3e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	79fa      	ldrb	r2, [r7, #7]
 8006c46:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006c48:	68f8      	ldr	r0, [r7, #12]
 8006c4a:	f001 fe23 	bl	8008894 <USBD_LL_Init>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006c52:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c54:	4618      	mov	r0, r3
 8006c56:	3718      	adds	r7, #24
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	bd80      	pop	{r7, pc}

08006c5c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b084      	sub	sp, #16
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
 8006c64:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006c66:	2300      	movs	r3, #0
 8006c68:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d101      	bne.n	8006c74 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006c70:	2303      	movs	r3, #3
 8006c72:	e025      	b.n	8006cc0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	683a      	ldr	r2, [r7, #0]
 8006c78:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	32ae      	adds	r2, #174	; 0xae
 8006c86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d00f      	beq.n	8006cb0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	32ae      	adds	r2, #174	; 0xae
 8006c9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ca0:	f107 020e 	add.w	r2, r7, #14
 8006ca4:	4610      	mov	r0, r2
 8006ca6:	4798      	blx	r3
 8006ca8:	4602      	mov	r2, r0
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8006cb6:	1c5a      	adds	r2, r3, #1
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8006cbe:	2300      	movs	r3, #0
}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	3710      	adds	r7, #16
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	bd80      	pop	{r7, pc}

08006cc8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b082      	sub	sp, #8
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006cd0:	6878      	ldr	r0, [r7, #4]
 8006cd2:	f001 fe2b 	bl	800892c <USBD_LL_Start>
 8006cd6:	4603      	mov	r3, r0
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	3708      	adds	r7, #8
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bd80      	pop	{r7, pc}

08006ce0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b083      	sub	sp, #12
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006ce8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8006cea:	4618      	mov	r0, r3
 8006cec:	370c      	adds	r7, #12
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf4:	4770      	bx	lr

08006cf6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006cf6:	b580      	push	{r7, lr}
 8006cf8:	b084      	sub	sp, #16
 8006cfa:	af00      	add	r7, sp, #0
 8006cfc:	6078      	str	r0, [r7, #4]
 8006cfe:	460b      	mov	r3, r1
 8006d00:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006d02:	2300      	movs	r3, #0
 8006d04:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d009      	beq.n	8006d24 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	78fa      	ldrb	r2, [r7, #3]
 8006d1a:	4611      	mov	r1, r2
 8006d1c:	6878      	ldr	r0, [r7, #4]
 8006d1e:	4798      	blx	r3
 8006d20:	4603      	mov	r3, r0
 8006d22:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	3710      	adds	r7, #16
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}

08006d2e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006d2e:	b580      	push	{r7, lr}
 8006d30:	b084      	sub	sp, #16
 8006d32:	af00      	add	r7, sp, #0
 8006d34:	6078      	str	r0, [r7, #4]
 8006d36:	460b      	mov	r3, r1
 8006d38:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006d44:	685b      	ldr	r3, [r3, #4]
 8006d46:	78fa      	ldrb	r2, [r7, #3]
 8006d48:	4611      	mov	r1, r2
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	4798      	blx	r3
 8006d4e:	4603      	mov	r3, r0
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d001      	beq.n	8006d58 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8006d54:	2303      	movs	r3, #3
 8006d56:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006d58:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	3710      	adds	r7, #16
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bd80      	pop	{r7, pc}

08006d62 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006d62:	b580      	push	{r7, lr}
 8006d64:	b084      	sub	sp, #16
 8006d66:	af00      	add	r7, sp, #0
 8006d68:	6078      	str	r0, [r7, #4]
 8006d6a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006d72:	6839      	ldr	r1, [r7, #0]
 8006d74:	4618      	mov	r0, r3
 8006d76:	f001 f908 	bl	8007f8a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2201      	movs	r2, #1
 8006d7e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8006d88:	461a      	mov	r2, r3
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8006d96:	f003 031f 	and.w	r3, r3, #31
 8006d9a:	2b02      	cmp	r3, #2
 8006d9c:	d01a      	beq.n	8006dd4 <USBD_LL_SetupStage+0x72>
 8006d9e:	2b02      	cmp	r3, #2
 8006da0:	d822      	bhi.n	8006de8 <USBD_LL_SetupStage+0x86>
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d002      	beq.n	8006dac <USBD_LL_SetupStage+0x4a>
 8006da6:	2b01      	cmp	r3, #1
 8006da8:	d00a      	beq.n	8006dc0 <USBD_LL_SetupStage+0x5e>
 8006daa:	e01d      	b.n	8006de8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006db2:	4619      	mov	r1, r3
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f000 fb5f 	bl	8007478 <USBD_StdDevReq>
 8006dba:	4603      	mov	r3, r0
 8006dbc:	73fb      	strb	r3, [r7, #15]
      break;
 8006dbe:	e020      	b.n	8006e02 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006dc6:	4619      	mov	r1, r3
 8006dc8:	6878      	ldr	r0, [r7, #4]
 8006dca:	f000 fbc7 	bl	800755c <USBD_StdItfReq>
 8006dce:	4603      	mov	r3, r0
 8006dd0:	73fb      	strb	r3, [r7, #15]
      break;
 8006dd2:	e016      	b.n	8006e02 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006dda:	4619      	mov	r1, r3
 8006ddc:	6878      	ldr	r0, [r7, #4]
 8006dde:	f000 fc29 	bl	8007634 <USBD_StdEPReq>
 8006de2:	4603      	mov	r3, r0
 8006de4:	73fb      	strb	r3, [r7, #15]
      break;
 8006de6:	e00c      	b.n	8006e02 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8006dee:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006df2:	b2db      	uxtb	r3, r3
 8006df4:	4619      	mov	r1, r3
 8006df6:	6878      	ldr	r0, [r7, #4]
 8006df8:	f001 fdf8 	bl	80089ec <USBD_LL_StallEP>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	73fb      	strb	r3, [r7, #15]
      break;
 8006e00:	bf00      	nop
  }

  return ret;
 8006e02:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	3710      	adds	r7, #16
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd80      	pop	{r7, pc}

08006e0c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b086      	sub	sp, #24
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	60f8      	str	r0, [r7, #12]
 8006e14:	460b      	mov	r3, r1
 8006e16:	607a      	str	r2, [r7, #4]
 8006e18:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8006e1e:	7afb      	ldrb	r3, [r7, #11]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d16e      	bne.n	8006f02 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8006e2a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006e32:	2b03      	cmp	r3, #3
 8006e34:	f040 8098 	bne.w	8006f68 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8006e38:	693b      	ldr	r3, [r7, #16]
 8006e3a:	689a      	ldr	r2, [r3, #8]
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	68db      	ldr	r3, [r3, #12]
 8006e40:	429a      	cmp	r2, r3
 8006e42:	d913      	bls.n	8006e6c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8006e44:	693b      	ldr	r3, [r7, #16]
 8006e46:	689a      	ldr	r2, [r3, #8]
 8006e48:	693b      	ldr	r3, [r7, #16]
 8006e4a:	68db      	ldr	r3, [r3, #12]
 8006e4c:	1ad2      	subs	r2, r2, r3
 8006e4e:	693b      	ldr	r3, [r7, #16]
 8006e50:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8006e52:	693b      	ldr	r3, [r7, #16]
 8006e54:	68da      	ldr	r2, [r3, #12]
 8006e56:	693b      	ldr	r3, [r7, #16]
 8006e58:	689b      	ldr	r3, [r3, #8]
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	bf28      	it	cs
 8006e5e:	4613      	movcs	r3, r2
 8006e60:	461a      	mov	r2, r3
 8006e62:	6879      	ldr	r1, [r7, #4]
 8006e64:	68f8      	ldr	r0, [r7, #12]
 8006e66:	f001 f984 	bl	8008172 <USBD_CtlContinueRx>
 8006e6a:	e07d      	b.n	8006f68 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8006e72:	f003 031f 	and.w	r3, r3, #31
 8006e76:	2b02      	cmp	r3, #2
 8006e78:	d014      	beq.n	8006ea4 <USBD_LL_DataOutStage+0x98>
 8006e7a:	2b02      	cmp	r3, #2
 8006e7c:	d81d      	bhi.n	8006eba <USBD_LL_DataOutStage+0xae>
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d002      	beq.n	8006e88 <USBD_LL_DataOutStage+0x7c>
 8006e82:	2b01      	cmp	r3, #1
 8006e84:	d003      	beq.n	8006e8e <USBD_LL_DataOutStage+0x82>
 8006e86:	e018      	b.n	8006eba <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8006e88:	2300      	movs	r3, #0
 8006e8a:	75bb      	strb	r3, [r7, #22]
            break;
 8006e8c:	e018      	b.n	8006ec0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8006e94:	b2db      	uxtb	r3, r3
 8006e96:	4619      	mov	r1, r3
 8006e98:	68f8      	ldr	r0, [r7, #12]
 8006e9a:	f000 fa5e 	bl	800735a <USBD_CoreFindIF>
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	75bb      	strb	r3, [r7, #22]
            break;
 8006ea2:	e00d      	b.n	8006ec0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8006eaa:	b2db      	uxtb	r3, r3
 8006eac:	4619      	mov	r1, r3
 8006eae:	68f8      	ldr	r0, [r7, #12]
 8006eb0:	f000 fa60 	bl	8007374 <USBD_CoreFindEP>
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	75bb      	strb	r3, [r7, #22]
            break;
 8006eb8:	e002      	b.n	8006ec0 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8006eba:	2300      	movs	r3, #0
 8006ebc:	75bb      	strb	r3, [r7, #22]
            break;
 8006ebe:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8006ec0:	7dbb      	ldrb	r3, [r7, #22]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d119      	bne.n	8006efa <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006ecc:	b2db      	uxtb	r3, r3
 8006ece:	2b03      	cmp	r3, #3
 8006ed0:	d113      	bne.n	8006efa <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8006ed2:	7dba      	ldrb	r2, [r7, #22]
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	32ae      	adds	r2, #174	; 0xae
 8006ed8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006edc:	691b      	ldr	r3, [r3, #16]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d00b      	beq.n	8006efa <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8006ee2:	7dba      	ldrb	r2, [r7, #22]
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8006eea:	7dba      	ldrb	r2, [r7, #22]
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	32ae      	adds	r2, #174	; 0xae
 8006ef0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ef4:	691b      	ldr	r3, [r3, #16]
 8006ef6:	68f8      	ldr	r0, [r7, #12]
 8006ef8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8006efa:	68f8      	ldr	r0, [r7, #12]
 8006efc:	f001 f94a 	bl	8008194 <USBD_CtlSendStatus>
 8006f00:	e032      	b.n	8006f68 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8006f02:	7afb      	ldrb	r3, [r7, #11]
 8006f04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006f08:	b2db      	uxtb	r3, r3
 8006f0a:	4619      	mov	r1, r3
 8006f0c:	68f8      	ldr	r0, [r7, #12]
 8006f0e:	f000 fa31 	bl	8007374 <USBD_CoreFindEP>
 8006f12:	4603      	mov	r3, r0
 8006f14:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006f16:	7dbb      	ldrb	r3, [r7, #22]
 8006f18:	2bff      	cmp	r3, #255	; 0xff
 8006f1a:	d025      	beq.n	8006f68 <USBD_LL_DataOutStage+0x15c>
 8006f1c:	7dbb      	ldrb	r3, [r7, #22]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d122      	bne.n	8006f68 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006f28:	b2db      	uxtb	r3, r3
 8006f2a:	2b03      	cmp	r3, #3
 8006f2c:	d117      	bne.n	8006f5e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8006f2e:	7dba      	ldrb	r2, [r7, #22]
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	32ae      	adds	r2, #174	; 0xae
 8006f34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f38:	699b      	ldr	r3, [r3, #24]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d00f      	beq.n	8006f5e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8006f3e:	7dba      	ldrb	r2, [r7, #22]
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8006f46:	7dba      	ldrb	r2, [r7, #22]
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	32ae      	adds	r2, #174	; 0xae
 8006f4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f50:	699b      	ldr	r3, [r3, #24]
 8006f52:	7afa      	ldrb	r2, [r7, #11]
 8006f54:	4611      	mov	r1, r2
 8006f56:	68f8      	ldr	r0, [r7, #12]
 8006f58:	4798      	blx	r3
 8006f5a:	4603      	mov	r3, r0
 8006f5c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8006f5e:	7dfb      	ldrb	r3, [r7, #23]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d001      	beq.n	8006f68 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8006f64:	7dfb      	ldrb	r3, [r7, #23]
 8006f66:	e000      	b.n	8006f6a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8006f68:	2300      	movs	r3, #0
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	3718      	adds	r7, #24
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd80      	pop	{r7, pc}

08006f72 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006f72:	b580      	push	{r7, lr}
 8006f74:	b086      	sub	sp, #24
 8006f76:	af00      	add	r7, sp, #0
 8006f78:	60f8      	str	r0, [r7, #12]
 8006f7a:	460b      	mov	r3, r1
 8006f7c:	607a      	str	r2, [r7, #4]
 8006f7e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8006f80:	7afb      	ldrb	r3, [r7, #11]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d16f      	bne.n	8007066 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	3314      	adds	r3, #20
 8006f8a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006f92:	2b02      	cmp	r3, #2
 8006f94:	d15a      	bne.n	800704c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8006f96:	693b      	ldr	r3, [r7, #16]
 8006f98:	689a      	ldr	r2, [r3, #8]
 8006f9a:	693b      	ldr	r3, [r7, #16]
 8006f9c:	68db      	ldr	r3, [r3, #12]
 8006f9e:	429a      	cmp	r2, r3
 8006fa0:	d914      	bls.n	8006fcc <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006fa2:	693b      	ldr	r3, [r7, #16]
 8006fa4:	689a      	ldr	r2, [r3, #8]
 8006fa6:	693b      	ldr	r3, [r7, #16]
 8006fa8:	68db      	ldr	r3, [r3, #12]
 8006faa:	1ad2      	subs	r2, r2, r3
 8006fac:	693b      	ldr	r3, [r7, #16]
 8006fae:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8006fb0:	693b      	ldr	r3, [r7, #16]
 8006fb2:	689b      	ldr	r3, [r3, #8]
 8006fb4:	461a      	mov	r2, r3
 8006fb6:	6879      	ldr	r1, [r7, #4]
 8006fb8:	68f8      	ldr	r0, [r7, #12]
 8006fba:	f001 f8ac 	bl	8008116 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	2100      	movs	r1, #0
 8006fc4:	68f8      	ldr	r0, [r7, #12]
 8006fc6:	f001 fdbb 	bl	8008b40 <USBD_LL_PrepareReceive>
 8006fca:	e03f      	b.n	800704c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	68da      	ldr	r2, [r3, #12]
 8006fd0:	693b      	ldr	r3, [r7, #16]
 8006fd2:	689b      	ldr	r3, [r3, #8]
 8006fd4:	429a      	cmp	r2, r3
 8006fd6:	d11c      	bne.n	8007012 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8006fd8:	693b      	ldr	r3, [r7, #16]
 8006fda:	685a      	ldr	r2, [r3, #4]
 8006fdc:	693b      	ldr	r3, [r7, #16]
 8006fde:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8006fe0:	429a      	cmp	r2, r3
 8006fe2:	d316      	bcc.n	8007012 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8006fe4:	693b      	ldr	r3, [r7, #16]
 8006fe6:	685a      	ldr	r2, [r3, #4]
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006fee:	429a      	cmp	r2, r3
 8006ff0:	d20f      	bcs.n	8007012 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	2100      	movs	r1, #0
 8006ff6:	68f8      	ldr	r0, [r7, #12]
 8006ff8:	f001 f88d 	bl	8008116 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	2200      	movs	r2, #0
 8007000:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007004:	2300      	movs	r3, #0
 8007006:	2200      	movs	r2, #0
 8007008:	2100      	movs	r1, #0
 800700a:	68f8      	ldr	r0, [r7, #12]
 800700c:	f001 fd98 	bl	8008b40 <USBD_LL_PrepareReceive>
 8007010:	e01c      	b.n	800704c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007018:	b2db      	uxtb	r3, r3
 800701a:	2b03      	cmp	r3, #3
 800701c:	d10f      	bne.n	800703e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007024:	68db      	ldr	r3, [r3, #12]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d009      	beq.n	800703e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	2200      	movs	r2, #0
 800702e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007038:	68db      	ldr	r3, [r3, #12]
 800703a:	68f8      	ldr	r0, [r7, #12]
 800703c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800703e:	2180      	movs	r1, #128	; 0x80
 8007040:	68f8      	ldr	r0, [r7, #12]
 8007042:	f001 fcd3 	bl	80089ec <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007046:	68f8      	ldr	r0, [r7, #12]
 8007048:	f001 f8b7 	bl	80081ba <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8007052:	2b00      	cmp	r3, #0
 8007054:	d03a      	beq.n	80070cc <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8007056:	68f8      	ldr	r0, [r7, #12]
 8007058:	f7ff fe42 	bl	8006ce0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	2200      	movs	r2, #0
 8007060:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8007064:	e032      	b.n	80070cc <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007066:	7afb      	ldrb	r3, [r7, #11]
 8007068:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800706c:	b2db      	uxtb	r3, r3
 800706e:	4619      	mov	r1, r3
 8007070:	68f8      	ldr	r0, [r7, #12]
 8007072:	f000 f97f 	bl	8007374 <USBD_CoreFindEP>
 8007076:	4603      	mov	r3, r0
 8007078:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800707a:	7dfb      	ldrb	r3, [r7, #23]
 800707c:	2bff      	cmp	r3, #255	; 0xff
 800707e:	d025      	beq.n	80070cc <USBD_LL_DataInStage+0x15a>
 8007080:	7dfb      	ldrb	r3, [r7, #23]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d122      	bne.n	80070cc <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800708c:	b2db      	uxtb	r3, r3
 800708e:	2b03      	cmp	r3, #3
 8007090:	d11c      	bne.n	80070cc <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007092:	7dfa      	ldrb	r2, [r7, #23]
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	32ae      	adds	r2, #174	; 0xae
 8007098:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800709c:	695b      	ldr	r3, [r3, #20]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d014      	beq.n	80070cc <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80070a2:	7dfa      	ldrb	r2, [r7, #23]
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80070aa:	7dfa      	ldrb	r2, [r7, #23]
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	32ae      	adds	r2, #174	; 0xae
 80070b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070b4:	695b      	ldr	r3, [r3, #20]
 80070b6:	7afa      	ldrb	r2, [r7, #11]
 80070b8:	4611      	mov	r1, r2
 80070ba:	68f8      	ldr	r0, [r7, #12]
 80070bc:	4798      	blx	r3
 80070be:	4603      	mov	r3, r0
 80070c0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80070c2:	7dbb      	ldrb	r3, [r7, #22]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d001      	beq.n	80070cc <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80070c8:	7dbb      	ldrb	r3, [r7, #22]
 80070ca:	e000      	b.n	80070ce <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80070cc:	2300      	movs	r3, #0
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	3718      	adds	r7, #24
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}

080070d6 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80070d6:	b580      	push	{r7, lr}
 80070d8:	b084      	sub	sp, #16
 80070da:	af00      	add	r7, sp, #0
 80070dc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80070de:	2300      	movs	r3, #0
 80070e0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2201      	movs	r2, #1
 80070e6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2200      	movs	r2, #0
 80070ee:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2200      	movs	r2, #0
 80070f6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2200      	movs	r2, #0
 80070fc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2200      	movs	r2, #0
 8007104:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800710e:	2b00      	cmp	r3, #0
 8007110:	d014      	beq.n	800713c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d00e      	beq.n	800713c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007124:	685b      	ldr	r3, [r3, #4]
 8007126:	687a      	ldr	r2, [r7, #4]
 8007128:	6852      	ldr	r2, [r2, #4]
 800712a:	b2d2      	uxtb	r2, r2
 800712c:	4611      	mov	r1, r2
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	4798      	blx	r3
 8007132:	4603      	mov	r3, r0
 8007134:	2b00      	cmp	r3, #0
 8007136:	d001      	beq.n	800713c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007138:	2303      	movs	r3, #3
 800713a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800713c:	2340      	movs	r3, #64	; 0x40
 800713e:	2200      	movs	r2, #0
 8007140:	2100      	movs	r1, #0
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f001 fc0d 	bl	8008962 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2201      	movs	r2, #1
 800714c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2240      	movs	r2, #64	; 0x40
 8007154:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007158:	2340      	movs	r3, #64	; 0x40
 800715a:	2200      	movs	r2, #0
 800715c:	2180      	movs	r1, #128	; 0x80
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f001 fbff 	bl	8008962 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2201      	movs	r2, #1
 8007168:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2240      	movs	r2, #64	; 0x40
 800716e:	621a      	str	r2, [r3, #32]

  return ret;
 8007170:	7bfb      	ldrb	r3, [r7, #15]
}
 8007172:	4618      	mov	r0, r3
 8007174:	3710      	adds	r7, #16
 8007176:	46bd      	mov	sp, r7
 8007178:	bd80      	pop	{r7, pc}

0800717a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800717a:	b480      	push	{r7}
 800717c:	b083      	sub	sp, #12
 800717e:	af00      	add	r7, sp, #0
 8007180:	6078      	str	r0, [r7, #4]
 8007182:	460b      	mov	r3, r1
 8007184:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	78fa      	ldrb	r2, [r7, #3]
 800718a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800718c:	2300      	movs	r3, #0
}
 800718e:	4618      	mov	r0, r3
 8007190:	370c      	adds	r7, #12
 8007192:	46bd      	mov	sp, r7
 8007194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007198:	4770      	bx	lr

0800719a <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800719a:	b480      	push	{r7}
 800719c:	b083      	sub	sp, #12
 800719e:	af00      	add	r7, sp, #0
 80071a0:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80071a8:	b2da      	uxtb	r2, r3
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2204      	movs	r2, #4
 80071b4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80071b8:	2300      	movs	r3, #0
}
 80071ba:	4618      	mov	r0, r3
 80071bc:	370c      	adds	r7, #12
 80071be:	46bd      	mov	sp, r7
 80071c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c4:	4770      	bx	lr

080071c6 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80071c6:	b480      	push	{r7}
 80071c8:	b083      	sub	sp, #12
 80071ca:	af00      	add	r7, sp, #0
 80071cc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80071d4:	b2db      	uxtb	r3, r3
 80071d6:	2b04      	cmp	r3, #4
 80071d8:	d106      	bne.n	80071e8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80071e0:	b2da      	uxtb	r2, r3
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80071e8:	2300      	movs	r3, #0
}
 80071ea:	4618      	mov	r0, r3
 80071ec:	370c      	adds	r7, #12
 80071ee:	46bd      	mov	sp, r7
 80071f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f4:	4770      	bx	lr

080071f6 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80071f6:	b580      	push	{r7, lr}
 80071f8:	b082      	sub	sp, #8
 80071fa:	af00      	add	r7, sp, #0
 80071fc:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007204:	b2db      	uxtb	r3, r3
 8007206:	2b03      	cmp	r3, #3
 8007208:	d110      	bne.n	800722c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007210:	2b00      	cmp	r3, #0
 8007212:	d00b      	beq.n	800722c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800721a:	69db      	ldr	r3, [r3, #28]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d005      	beq.n	800722c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007226:	69db      	ldr	r3, [r3, #28]
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800722c:	2300      	movs	r3, #0
}
 800722e:	4618      	mov	r0, r3
 8007230:	3708      	adds	r7, #8
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}

08007236 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007236:	b580      	push	{r7, lr}
 8007238:	b082      	sub	sp, #8
 800723a:	af00      	add	r7, sp, #0
 800723c:	6078      	str	r0, [r7, #4]
 800723e:	460b      	mov	r3, r1
 8007240:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	32ae      	adds	r2, #174	; 0xae
 800724c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d101      	bne.n	8007258 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007254:	2303      	movs	r3, #3
 8007256:	e01c      	b.n	8007292 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800725e:	b2db      	uxtb	r3, r3
 8007260:	2b03      	cmp	r3, #3
 8007262:	d115      	bne.n	8007290 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	32ae      	adds	r2, #174	; 0xae
 800726e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007272:	6a1b      	ldr	r3, [r3, #32]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d00b      	beq.n	8007290 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	32ae      	adds	r2, #174	; 0xae
 8007282:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007286:	6a1b      	ldr	r3, [r3, #32]
 8007288:	78fa      	ldrb	r2, [r7, #3]
 800728a:	4611      	mov	r1, r2
 800728c:	6878      	ldr	r0, [r7, #4]
 800728e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007290:	2300      	movs	r3, #0
}
 8007292:	4618      	mov	r0, r3
 8007294:	3708      	adds	r7, #8
 8007296:	46bd      	mov	sp, r7
 8007298:	bd80      	pop	{r7, pc}

0800729a <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800729a:	b580      	push	{r7, lr}
 800729c:	b082      	sub	sp, #8
 800729e:	af00      	add	r7, sp, #0
 80072a0:	6078      	str	r0, [r7, #4]
 80072a2:	460b      	mov	r3, r1
 80072a4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	32ae      	adds	r2, #174	; 0xae
 80072b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d101      	bne.n	80072bc <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80072b8:	2303      	movs	r3, #3
 80072ba:	e01c      	b.n	80072f6 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80072c2:	b2db      	uxtb	r3, r3
 80072c4:	2b03      	cmp	r3, #3
 80072c6:	d115      	bne.n	80072f4 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	32ae      	adds	r2, #174	; 0xae
 80072d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d00b      	beq.n	80072f4 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	32ae      	adds	r2, #174	; 0xae
 80072e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ec:	78fa      	ldrb	r2, [r7, #3]
 80072ee:	4611      	mov	r1, r2
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80072f4:	2300      	movs	r3, #0
}
 80072f6:	4618      	mov	r0, r3
 80072f8:	3708      	adds	r7, #8
 80072fa:	46bd      	mov	sp, r7
 80072fc:	bd80      	pop	{r7, pc}

080072fe <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80072fe:	b480      	push	{r7}
 8007300:	b083      	sub	sp, #12
 8007302:	af00      	add	r7, sp, #0
 8007304:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007306:	2300      	movs	r3, #0
}
 8007308:	4618      	mov	r0, r3
 800730a:	370c      	adds	r7, #12
 800730c:	46bd      	mov	sp, r7
 800730e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007312:	4770      	bx	lr

08007314 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b084      	sub	sp, #16
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800731c:	2300      	movs	r3, #0
 800731e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2201      	movs	r2, #1
 8007324:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800732e:	2b00      	cmp	r3, #0
 8007330:	d00e      	beq.n	8007350 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007338:	685b      	ldr	r3, [r3, #4]
 800733a:	687a      	ldr	r2, [r7, #4]
 800733c:	6852      	ldr	r2, [r2, #4]
 800733e:	b2d2      	uxtb	r2, r2
 8007340:	4611      	mov	r1, r2
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	4798      	blx	r3
 8007346:	4603      	mov	r3, r0
 8007348:	2b00      	cmp	r3, #0
 800734a:	d001      	beq.n	8007350 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800734c:	2303      	movs	r3, #3
 800734e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007350:	7bfb      	ldrb	r3, [r7, #15]
}
 8007352:	4618      	mov	r0, r3
 8007354:	3710      	adds	r7, #16
 8007356:	46bd      	mov	sp, r7
 8007358:	bd80      	pop	{r7, pc}

0800735a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800735a:	b480      	push	{r7}
 800735c:	b083      	sub	sp, #12
 800735e:	af00      	add	r7, sp, #0
 8007360:	6078      	str	r0, [r7, #4]
 8007362:	460b      	mov	r3, r1
 8007364:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007366:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007368:	4618      	mov	r0, r3
 800736a:	370c      	adds	r7, #12
 800736c:	46bd      	mov	sp, r7
 800736e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007372:	4770      	bx	lr

08007374 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007374:	b480      	push	{r7}
 8007376:	b083      	sub	sp, #12
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
 800737c:	460b      	mov	r3, r1
 800737e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007380:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007382:	4618      	mov	r0, r3
 8007384:	370c      	adds	r7, #12
 8007386:	46bd      	mov	sp, r7
 8007388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738c:	4770      	bx	lr

0800738e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800738e:	b580      	push	{r7, lr}
 8007390:	b086      	sub	sp, #24
 8007392:	af00      	add	r7, sp, #0
 8007394:	6078      	str	r0, [r7, #4]
 8007396:	460b      	mov	r3, r1
 8007398:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80073a2:	2300      	movs	r3, #0
 80073a4:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	885b      	ldrh	r3, [r3, #2]
 80073aa:	b29a      	uxth	r2, r3
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	781b      	ldrb	r3, [r3, #0]
 80073b0:	b29b      	uxth	r3, r3
 80073b2:	429a      	cmp	r2, r3
 80073b4:	d920      	bls.n	80073f8 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	781b      	ldrb	r3, [r3, #0]
 80073ba:	b29b      	uxth	r3, r3
 80073bc:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80073be:	e013      	b.n	80073e8 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80073c0:	f107 030a 	add.w	r3, r7, #10
 80073c4:	4619      	mov	r1, r3
 80073c6:	6978      	ldr	r0, [r7, #20]
 80073c8:	f000 f81b 	bl	8007402 <USBD_GetNextDesc>
 80073cc:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80073ce:	697b      	ldr	r3, [r7, #20]
 80073d0:	785b      	ldrb	r3, [r3, #1]
 80073d2:	2b05      	cmp	r3, #5
 80073d4:	d108      	bne.n	80073e8 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80073d6:	697b      	ldr	r3, [r7, #20]
 80073d8:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80073da:	693b      	ldr	r3, [r7, #16]
 80073dc:	789b      	ldrb	r3, [r3, #2]
 80073de:	78fa      	ldrb	r2, [r7, #3]
 80073e0:	429a      	cmp	r2, r3
 80073e2:	d008      	beq.n	80073f6 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80073e4:	2300      	movs	r3, #0
 80073e6:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	885b      	ldrh	r3, [r3, #2]
 80073ec:	b29a      	uxth	r2, r3
 80073ee:	897b      	ldrh	r3, [r7, #10]
 80073f0:	429a      	cmp	r2, r3
 80073f2:	d8e5      	bhi.n	80073c0 <USBD_GetEpDesc+0x32>
 80073f4:	e000      	b.n	80073f8 <USBD_GetEpDesc+0x6a>
          break;
 80073f6:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80073f8:	693b      	ldr	r3, [r7, #16]
}
 80073fa:	4618      	mov	r0, r3
 80073fc:	3718      	adds	r7, #24
 80073fe:	46bd      	mov	sp, r7
 8007400:	bd80      	pop	{r7, pc}

08007402 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007402:	b480      	push	{r7}
 8007404:	b085      	sub	sp, #20
 8007406:	af00      	add	r7, sp, #0
 8007408:	6078      	str	r0, [r7, #4]
 800740a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	881a      	ldrh	r2, [r3, #0]
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	781b      	ldrb	r3, [r3, #0]
 8007418:	b29b      	uxth	r3, r3
 800741a:	4413      	add	r3, r2
 800741c:	b29a      	uxth	r2, r3
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	781b      	ldrb	r3, [r3, #0]
 8007426:	461a      	mov	r2, r3
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	4413      	add	r3, r2
 800742c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800742e:	68fb      	ldr	r3, [r7, #12]
}
 8007430:	4618      	mov	r0, r3
 8007432:	3714      	adds	r7, #20
 8007434:	46bd      	mov	sp, r7
 8007436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743a:	4770      	bx	lr

0800743c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800743c:	b480      	push	{r7}
 800743e:	b087      	sub	sp, #28
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007448:	697b      	ldr	r3, [r7, #20]
 800744a:	781b      	ldrb	r3, [r3, #0]
 800744c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800744e:	697b      	ldr	r3, [r7, #20]
 8007450:	3301      	adds	r3, #1
 8007452:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	781b      	ldrb	r3, [r3, #0]
 8007458:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800745a:	8a3b      	ldrh	r3, [r7, #16]
 800745c:	021b      	lsls	r3, r3, #8
 800745e:	b21a      	sxth	r2, r3
 8007460:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007464:	4313      	orrs	r3, r2
 8007466:	b21b      	sxth	r3, r3
 8007468:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800746a:	89fb      	ldrh	r3, [r7, #14]
}
 800746c:	4618      	mov	r0, r3
 800746e:	371c      	adds	r7, #28
 8007470:	46bd      	mov	sp, r7
 8007472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007476:	4770      	bx	lr

08007478 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b084      	sub	sp, #16
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
 8007480:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007482:	2300      	movs	r3, #0
 8007484:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	781b      	ldrb	r3, [r3, #0]
 800748a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800748e:	2b40      	cmp	r3, #64	; 0x40
 8007490:	d005      	beq.n	800749e <USBD_StdDevReq+0x26>
 8007492:	2b40      	cmp	r3, #64	; 0x40
 8007494:	d857      	bhi.n	8007546 <USBD_StdDevReq+0xce>
 8007496:	2b00      	cmp	r3, #0
 8007498:	d00f      	beq.n	80074ba <USBD_StdDevReq+0x42>
 800749a:	2b20      	cmp	r3, #32
 800749c:	d153      	bne.n	8007546 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	32ae      	adds	r2, #174	; 0xae
 80074a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074ac:	689b      	ldr	r3, [r3, #8]
 80074ae:	6839      	ldr	r1, [r7, #0]
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	4798      	blx	r3
 80074b4:	4603      	mov	r3, r0
 80074b6:	73fb      	strb	r3, [r7, #15]
      break;
 80074b8:	e04a      	b.n	8007550 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	785b      	ldrb	r3, [r3, #1]
 80074be:	2b09      	cmp	r3, #9
 80074c0:	d83b      	bhi.n	800753a <USBD_StdDevReq+0xc2>
 80074c2:	a201      	add	r2, pc, #4	; (adr r2, 80074c8 <USBD_StdDevReq+0x50>)
 80074c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074c8:	0800751d 	.word	0x0800751d
 80074cc:	08007531 	.word	0x08007531
 80074d0:	0800753b 	.word	0x0800753b
 80074d4:	08007527 	.word	0x08007527
 80074d8:	0800753b 	.word	0x0800753b
 80074dc:	080074fb 	.word	0x080074fb
 80074e0:	080074f1 	.word	0x080074f1
 80074e4:	0800753b 	.word	0x0800753b
 80074e8:	08007513 	.word	0x08007513
 80074ec:	08007505 	.word	0x08007505
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80074f0:	6839      	ldr	r1, [r7, #0]
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f000 fa3c 	bl	8007970 <USBD_GetDescriptor>
          break;
 80074f8:	e024      	b.n	8007544 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80074fa:	6839      	ldr	r1, [r7, #0]
 80074fc:	6878      	ldr	r0, [r7, #4]
 80074fe:	f000 fba1 	bl	8007c44 <USBD_SetAddress>
          break;
 8007502:	e01f      	b.n	8007544 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007504:	6839      	ldr	r1, [r7, #0]
 8007506:	6878      	ldr	r0, [r7, #4]
 8007508:	f000 fbe0 	bl	8007ccc <USBD_SetConfig>
 800750c:	4603      	mov	r3, r0
 800750e:	73fb      	strb	r3, [r7, #15]
          break;
 8007510:	e018      	b.n	8007544 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007512:	6839      	ldr	r1, [r7, #0]
 8007514:	6878      	ldr	r0, [r7, #4]
 8007516:	f000 fc83 	bl	8007e20 <USBD_GetConfig>
          break;
 800751a:	e013      	b.n	8007544 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800751c:	6839      	ldr	r1, [r7, #0]
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f000 fcb4 	bl	8007e8c <USBD_GetStatus>
          break;
 8007524:	e00e      	b.n	8007544 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007526:	6839      	ldr	r1, [r7, #0]
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f000 fce3 	bl	8007ef4 <USBD_SetFeature>
          break;
 800752e:	e009      	b.n	8007544 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007530:	6839      	ldr	r1, [r7, #0]
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f000 fd07 	bl	8007f46 <USBD_ClrFeature>
          break;
 8007538:	e004      	b.n	8007544 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800753a:	6839      	ldr	r1, [r7, #0]
 800753c:	6878      	ldr	r0, [r7, #4]
 800753e:	f000 fd5e 	bl	8007ffe <USBD_CtlError>
          break;
 8007542:	bf00      	nop
      }
      break;
 8007544:	e004      	b.n	8007550 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8007546:	6839      	ldr	r1, [r7, #0]
 8007548:	6878      	ldr	r0, [r7, #4]
 800754a:	f000 fd58 	bl	8007ffe <USBD_CtlError>
      break;
 800754e:	bf00      	nop
  }

  return ret;
 8007550:	7bfb      	ldrb	r3, [r7, #15]
}
 8007552:	4618      	mov	r0, r3
 8007554:	3710      	adds	r7, #16
 8007556:	46bd      	mov	sp, r7
 8007558:	bd80      	pop	{r7, pc}
 800755a:	bf00      	nop

0800755c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b084      	sub	sp, #16
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
 8007564:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007566:	2300      	movs	r3, #0
 8007568:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	781b      	ldrb	r3, [r3, #0]
 800756e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007572:	2b40      	cmp	r3, #64	; 0x40
 8007574:	d005      	beq.n	8007582 <USBD_StdItfReq+0x26>
 8007576:	2b40      	cmp	r3, #64	; 0x40
 8007578:	d852      	bhi.n	8007620 <USBD_StdItfReq+0xc4>
 800757a:	2b00      	cmp	r3, #0
 800757c:	d001      	beq.n	8007582 <USBD_StdItfReq+0x26>
 800757e:	2b20      	cmp	r3, #32
 8007580:	d14e      	bne.n	8007620 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007588:	b2db      	uxtb	r3, r3
 800758a:	3b01      	subs	r3, #1
 800758c:	2b02      	cmp	r3, #2
 800758e:	d840      	bhi.n	8007612 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	889b      	ldrh	r3, [r3, #4]
 8007594:	b2db      	uxtb	r3, r3
 8007596:	2b01      	cmp	r3, #1
 8007598:	d836      	bhi.n	8007608 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	889b      	ldrh	r3, [r3, #4]
 800759e:	b2db      	uxtb	r3, r3
 80075a0:	4619      	mov	r1, r3
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f7ff fed9 	bl	800735a <USBD_CoreFindIF>
 80075a8:	4603      	mov	r3, r0
 80075aa:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80075ac:	7bbb      	ldrb	r3, [r7, #14]
 80075ae:	2bff      	cmp	r3, #255	; 0xff
 80075b0:	d01d      	beq.n	80075ee <USBD_StdItfReq+0x92>
 80075b2:	7bbb      	ldrb	r3, [r7, #14]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d11a      	bne.n	80075ee <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80075b8:	7bba      	ldrb	r2, [r7, #14]
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	32ae      	adds	r2, #174	; 0xae
 80075be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075c2:	689b      	ldr	r3, [r3, #8]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d00f      	beq.n	80075e8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80075c8:	7bba      	ldrb	r2, [r7, #14]
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80075d0:	7bba      	ldrb	r2, [r7, #14]
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	32ae      	adds	r2, #174	; 0xae
 80075d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075da:	689b      	ldr	r3, [r3, #8]
 80075dc:	6839      	ldr	r1, [r7, #0]
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	4798      	blx	r3
 80075e2:	4603      	mov	r3, r0
 80075e4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80075e6:	e004      	b.n	80075f2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80075e8:	2303      	movs	r3, #3
 80075ea:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80075ec:	e001      	b.n	80075f2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80075ee:	2303      	movs	r3, #3
 80075f0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	88db      	ldrh	r3, [r3, #6]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d110      	bne.n	800761c <USBD_StdItfReq+0xc0>
 80075fa:	7bfb      	ldrb	r3, [r7, #15]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d10d      	bne.n	800761c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007600:	6878      	ldr	r0, [r7, #4]
 8007602:	f000 fdc7 	bl	8008194 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007606:	e009      	b.n	800761c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007608:	6839      	ldr	r1, [r7, #0]
 800760a:	6878      	ldr	r0, [r7, #4]
 800760c:	f000 fcf7 	bl	8007ffe <USBD_CtlError>
          break;
 8007610:	e004      	b.n	800761c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007612:	6839      	ldr	r1, [r7, #0]
 8007614:	6878      	ldr	r0, [r7, #4]
 8007616:	f000 fcf2 	bl	8007ffe <USBD_CtlError>
          break;
 800761a:	e000      	b.n	800761e <USBD_StdItfReq+0xc2>
          break;
 800761c:	bf00      	nop
      }
      break;
 800761e:	e004      	b.n	800762a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007620:	6839      	ldr	r1, [r7, #0]
 8007622:	6878      	ldr	r0, [r7, #4]
 8007624:	f000 fceb 	bl	8007ffe <USBD_CtlError>
      break;
 8007628:	bf00      	nop
  }

  return ret;
 800762a:	7bfb      	ldrb	r3, [r7, #15]
}
 800762c:	4618      	mov	r0, r3
 800762e:	3710      	adds	r7, #16
 8007630:	46bd      	mov	sp, r7
 8007632:	bd80      	pop	{r7, pc}

08007634 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b084      	sub	sp, #16
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
 800763c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800763e:	2300      	movs	r3, #0
 8007640:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	889b      	ldrh	r3, [r3, #4]
 8007646:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	781b      	ldrb	r3, [r3, #0]
 800764c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007650:	2b40      	cmp	r3, #64	; 0x40
 8007652:	d007      	beq.n	8007664 <USBD_StdEPReq+0x30>
 8007654:	2b40      	cmp	r3, #64	; 0x40
 8007656:	f200 817f 	bhi.w	8007958 <USBD_StdEPReq+0x324>
 800765a:	2b00      	cmp	r3, #0
 800765c:	d02a      	beq.n	80076b4 <USBD_StdEPReq+0x80>
 800765e:	2b20      	cmp	r3, #32
 8007660:	f040 817a 	bne.w	8007958 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007664:	7bbb      	ldrb	r3, [r7, #14]
 8007666:	4619      	mov	r1, r3
 8007668:	6878      	ldr	r0, [r7, #4]
 800766a:	f7ff fe83 	bl	8007374 <USBD_CoreFindEP>
 800766e:	4603      	mov	r3, r0
 8007670:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007672:	7b7b      	ldrb	r3, [r7, #13]
 8007674:	2bff      	cmp	r3, #255	; 0xff
 8007676:	f000 8174 	beq.w	8007962 <USBD_StdEPReq+0x32e>
 800767a:	7b7b      	ldrb	r3, [r7, #13]
 800767c:	2b00      	cmp	r3, #0
 800767e:	f040 8170 	bne.w	8007962 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8007682:	7b7a      	ldrb	r2, [r7, #13]
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800768a:	7b7a      	ldrb	r2, [r7, #13]
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	32ae      	adds	r2, #174	; 0xae
 8007690:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007694:	689b      	ldr	r3, [r3, #8]
 8007696:	2b00      	cmp	r3, #0
 8007698:	f000 8163 	beq.w	8007962 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800769c:	7b7a      	ldrb	r2, [r7, #13]
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	32ae      	adds	r2, #174	; 0xae
 80076a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076a6:	689b      	ldr	r3, [r3, #8]
 80076a8:	6839      	ldr	r1, [r7, #0]
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	4798      	blx	r3
 80076ae:	4603      	mov	r3, r0
 80076b0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80076b2:	e156      	b.n	8007962 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	785b      	ldrb	r3, [r3, #1]
 80076b8:	2b03      	cmp	r3, #3
 80076ba:	d008      	beq.n	80076ce <USBD_StdEPReq+0x9a>
 80076bc:	2b03      	cmp	r3, #3
 80076be:	f300 8145 	bgt.w	800794c <USBD_StdEPReq+0x318>
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	f000 809b 	beq.w	80077fe <USBD_StdEPReq+0x1ca>
 80076c8:	2b01      	cmp	r3, #1
 80076ca:	d03c      	beq.n	8007746 <USBD_StdEPReq+0x112>
 80076cc:	e13e      	b.n	800794c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80076d4:	b2db      	uxtb	r3, r3
 80076d6:	2b02      	cmp	r3, #2
 80076d8:	d002      	beq.n	80076e0 <USBD_StdEPReq+0xac>
 80076da:	2b03      	cmp	r3, #3
 80076dc:	d016      	beq.n	800770c <USBD_StdEPReq+0xd8>
 80076de:	e02c      	b.n	800773a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80076e0:	7bbb      	ldrb	r3, [r7, #14]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d00d      	beq.n	8007702 <USBD_StdEPReq+0xce>
 80076e6:	7bbb      	ldrb	r3, [r7, #14]
 80076e8:	2b80      	cmp	r3, #128	; 0x80
 80076ea:	d00a      	beq.n	8007702 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80076ec:	7bbb      	ldrb	r3, [r7, #14]
 80076ee:	4619      	mov	r1, r3
 80076f0:	6878      	ldr	r0, [r7, #4]
 80076f2:	f001 f97b 	bl	80089ec <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80076f6:	2180      	movs	r1, #128	; 0x80
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	f001 f977 	bl	80089ec <USBD_LL_StallEP>
 80076fe:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007700:	e020      	b.n	8007744 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007702:	6839      	ldr	r1, [r7, #0]
 8007704:	6878      	ldr	r0, [r7, #4]
 8007706:	f000 fc7a 	bl	8007ffe <USBD_CtlError>
              break;
 800770a:	e01b      	b.n	8007744 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	885b      	ldrh	r3, [r3, #2]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d10e      	bne.n	8007732 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007714:	7bbb      	ldrb	r3, [r7, #14]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d00b      	beq.n	8007732 <USBD_StdEPReq+0xfe>
 800771a:	7bbb      	ldrb	r3, [r7, #14]
 800771c:	2b80      	cmp	r3, #128	; 0x80
 800771e:	d008      	beq.n	8007732 <USBD_StdEPReq+0xfe>
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	88db      	ldrh	r3, [r3, #6]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d104      	bne.n	8007732 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007728:	7bbb      	ldrb	r3, [r7, #14]
 800772a:	4619      	mov	r1, r3
 800772c:	6878      	ldr	r0, [r7, #4]
 800772e:	f001 f95d 	bl	80089ec <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007732:	6878      	ldr	r0, [r7, #4]
 8007734:	f000 fd2e 	bl	8008194 <USBD_CtlSendStatus>

              break;
 8007738:	e004      	b.n	8007744 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800773a:	6839      	ldr	r1, [r7, #0]
 800773c:	6878      	ldr	r0, [r7, #4]
 800773e:	f000 fc5e 	bl	8007ffe <USBD_CtlError>
              break;
 8007742:	bf00      	nop
          }
          break;
 8007744:	e107      	b.n	8007956 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800774c:	b2db      	uxtb	r3, r3
 800774e:	2b02      	cmp	r3, #2
 8007750:	d002      	beq.n	8007758 <USBD_StdEPReq+0x124>
 8007752:	2b03      	cmp	r3, #3
 8007754:	d016      	beq.n	8007784 <USBD_StdEPReq+0x150>
 8007756:	e04b      	b.n	80077f0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007758:	7bbb      	ldrb	r3, [r7, #14]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d00d      	beq.n	800777a <USBD_StdEPReq+0x146>
 800775e:	7bbb      	ldrb	r3, [r7, #14]
 8007760:	2b80      	cmp	r3, #128	; 0x80
 8007762:	d00a      	beq.n	800777a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007764:	7bbb      	ldrb	r3, [r7, #14]
 8007766:	4619      	mov	r1, r3
 8007768:	6878      	ldr	r0, [r7, #4]
 800776a:	f001 f93f 	bl	80089ec <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800776e:	2180      	movs	r1, #128	; 0x80
 8007770:	6878      	ldr	r0, [r7, #4]
 8007772:	f001 f93b 	bl	80089ec <USBD_LL_StallEP>
 8007776:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007778:	e040      	b.n	80077fc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800777a:	6839      	ldr	r1, [r7, #0]
 800777c:	6878      	ldr	r0, [r7, #4]
 800777e:	f000 fc3e 	bl	8007ffe <USBD_CtlError>
              break;
 8007782:	e03b      	b.n	80077fc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	885b      	ldrh	r3, [r3, #2]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d136      	bne.n	80077fa <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800778c:	7bbb      	ldrb	r3, [r7, #14]
 800778e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007792:	2b00      	cmp	r3, #0
 8007794:	d004      	beq.n	80077a0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007796:	7bbb      	ldrb	r3, [r7, #14]
 8007798:	4619      	mov	r1, r3
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	f001 f945 	bl	8008a2a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80077a0:	6878      	ldr	r0, [r7, #4]
 80077a2:	f000 fcf7 	bl	8008194 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80077a6:	7bbb      	ldrb	r3, [r7, #14]
 80077a8:	4619      	mov	r1, r3
 80077aa:	6878      	ldr	r0, [r7, #4]
 80077ac:	f7ff fde2 	bl	8007374 <USBD_CoreFindEP>
 80077b0:	4603      	mov	r3, r0
 80077b2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80077b4:	7b7b      	ldrb	r3, [r7, #13]
 80077b6:	2bff      	cmp	r3, #255	; 0xff
 80077b8:	d01f      	beq.n	80077fa <USBD_StdEPReq+0x1c6>
 80077ba:	7b7b      	ldrb	r3, [r7, #13]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d11c      	bne.n	80077fa <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80077c0:	7b7a      	ldrb	r2, [r7, #13]
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80077c8:	7b7a      	ldrb	r2, [r7, #13]
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	32ae      	adds	r2, #174	; 0xae
 80077ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077d2:	689b      	ldr	r3, [r3, #8]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d010      	beq.n	80077fa <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80077d8:	7b7a      	ldrb	r2, [r7, #13]
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	32ae      	adds	r2, #174	; 0xae
 80077de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077e2:	689b      	ldr	r3, [r3, #8]
 80077e4:	6839      	ldr	r1, [r7, #0]
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	4798      	blx	r3
 80077ea:	4603      	mov	r3, r0
 80077ec:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80077ee:	e004      	b.n	80077fa <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80077f0:	6839      	ldr	r1, [r7, #0]
 80077f2:	6878      	ldr	r0, [r7, #4]
 80077f4:	f000 fc03 	bl	8007ffe <USBD_CtlError>
              break;
 80077f8:	e000      	b.n	80077fc <USBD_StdEPReq+0x1c8>
              break;
 80077fa:	bf00      	nop
          }
          break;
 80077fc:	e0ab      	b.n	8007956 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007804:	b2db      	uxtb	r3, r3
 8007806:	2b02      	cmp	r3, #2
 8007808:	d002      	beq.n	8007810 <USBD_StdEPReq+0x1dc>
 800780a:	2b03      	cmp	r3, #3
 800780c:	d032      	beq.n	8007874 <USBD_StdEPReq+0x240>
 800780e:	e097      	b.n	8007940 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007810:	7bbb      	ldrb	r3, [r7, #14]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d007      	beq.n	8007826 <USBD_StdEPReq+0x1f2>
 8007816:	7bbb      	ldrb	r3, [r7, #14]
 8007818:	2b80      	cmp	r3, #128	; 0x80
 800781a:	d004      	beq.n	8007826 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800781c:	6839      	ldr	r1, [r7, #0]
 800781e:	6878      	ldr	r0, [r7, #4]
 8007820:	f000 fbed 	bl	8007ffe <USBD_CtlError>
                break;
 8007824:	e091      	b.n	800794a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007826:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800782a:	2b00      	cmp	r3, #0
 800782c:	da0b      	bge.n	8007846 <USBD_StdEPReq+0x212>
 800782e:	7bbb      	ldrb	r3, [r7, #14]
 8007830:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007834:	4613      	mov	r3, r2
 8007836:	009b      	lsls	r3, r3, #2
 8007838:	4413      	add	r3, r2
 800783a:	009b      	lsls	r3, r3, #2
 800783c:	3310      	adds	r3, #16
 800783e:	687a      	ldr	r2, [r7, #4]
 8007840:	4413      	add	r3, r2
 8007842:	3304      	adds	r3, #4
 8007844:	e00b      	b.n	800785e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007846:	7bbb      	ldrb	r3, [r7, #14]
 8007848:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800784c:	4613      	mov	r3, r2
 800784e:	009b      	lsls	r3, r3, #2
 8007850:	4413      	add	r3, r2
 8007852:	009b      	lsls	r3, r3, #2
 8007854:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007858:	687a      	ldr	r2, [r7, #4]
 800785a:	4413      	add	r3, r2
 800785c:	3304      	adds	r3, #4
 800785e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	2200      	movs	r2, #0
 8007864:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	2202      	movs	r2, #2
 800786a:	4619      	mov	r1, r3
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	f000 fc37 	bl	80080e0 <USBD_CtlSendData>
              break;
 8007872:	e06a      	b.n	800794a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007874:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007878:	2b00      	cmp	r3, #0
 800787a:	da11      	bge.n	80078a0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800787c:	7bbb      	ldrb	r3, [r7, #14]
 800787e:	f003 020f 	and.w	r2, r3, #15
 8007882:	6879      	ldr	r1, [r7, #4]
 8007884:	4613      	mov	r3, r2
 8007886:	009b      	lsls	r3, r3, #2
 8007888:	4413      	add	r3, r2
 800788a:	009b      	lsls	r3, r3, #2
 800788c:	440b      	add	r3, r1
 800788e:	3324      	adds	r3, #36	; 0x24
 8007890:	881b      	ldrh	r3, [r3, #0]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d117      	bne.n	80078c6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8007896:	6839      	ldr	r1, [r7, #0]
 8007898:	6878      	ldr	r0, [r7, #4]
 800789a:	f000 fbb0 	bl	8007ffe <USBD_CtlError>
                  break;
 800789e:	e054      	b.n	800794a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80078a0:	7bbb      	ldrb	r3, [r7, #14]
 80078a2:	f003 020f 	and.w	r2, r3, #15
 80078a6:	6879      	ldr	r1, [r7, #4]
 80078a8:	4613      	mov	r3, r2
 80078aa:	009b      	lsls	r3, r3, #2
 80078ac:	4413      	add	r3, r2
 80078ae:	009b      	lsls	r3, r3, #2
 80078b0:	440b      	add	r3, r1
 80078b2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80078b6:	881b      	ldrh	r3, [r3, #0]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d104      	bne.n	80078c6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80078bc:	6839      	ldr	r1, [r7, #0]
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	f000 fb9d 	bl	8007ffe <USBD_CtlError>
                  break;
 80078c4:	e041      	b.n	800794a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80078c6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	da0b      	bge.n	80078e6 <USBD_StdEPReq+0x2b2>
 80078ce:	7bbb      	ldrb	r3, [r7, #14]
 80078d0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80078d4:	4613      	mov	r3, r2
 80078d6:	009b      	lsls	r3, r3, #2
 80078d8:	4413      	add	r3, r2
 80078da:	009b      	lsls	r3, r3, #2
 80078dc:	3310      	adds	r3, #16
 80078de:	687a      	ldr	r2, [r7, #4]
 80078e0:	4413      	add	r3, r2
 80078e2:	3304      	adds	r3, #4
 80078e4:	e00b      	b.n	80078fe <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80078e6:	7bbb      	ldrb	r3, [r7, #14]
 80078e8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80078ec:	4613      	mov	r3, r2
 80078ee:	009b      	lsls	r3, r3, #2
 80078f0:	4413      	add	r3, r2
 80078f2:	009b      	lsls	r3, r3, #2
 80078f4:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80078f8:	687a      	ldr	r2, [r7, #4]
 80078fa:	4413      	add	r3, r2
 80078fc:	3304      	adds	r3, #4
 80078fe:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007900:	7bbb      	ldrb	r3, [r7, #14]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d002      	beq.n	800790c <USBD_StdEPReq+0x2d8>
 8007906:	7bbb      	ldrb	r3, [r7, #14]
 8007908:	2b80      	cmp	r3, #128	; 0x80
 800790a:	d103      	bne.n	8007914 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	2200      	movs	r2, #0
 8007910:	601a      	str	r2, [r3, #0]
 8007912:	e00e      	b.n	8007932 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007914:	7bbb      	ldrb	r3, [r7, #14]
 8007916:	4619      	mov	r1, r3
 8007918:	6878      	ldr	r0, [r7, #4]
 800791a:	f001 f8a5 	bl	8008a68 <USBD_LL_IsStallEP>
 800791e:	4603      	mov	r3, r0
 8007920:	2b00      	cmp	r3, #0
 8007922:	d003      	beq.n	800792c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	2201      	movs	r2, #1
 8007928:	601a      	str	r2, [r3, #0]
 800792a:	e002      	b.n	8007932 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	2200      	movs	r2, #0
 8007930:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	2202      	movs	r2, #2
 8007936:	4619      	mov	r1, r3
 8007938:	6878      	ldr	r0, [r7, #4]
 800793a:	f000 fbd1 	bl	80080e0 <USBD_CtlSendData>
              break;
 800793e:	e004      	b.n	800794a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8007940:	6839      	ldr	r1, [r7, #0]
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f000 fb5b 	bl	8007ffe <USBD_CtlError>
              break;
 8007948:	bf00      	nop
          }
          break;
 800794a:	e004      	b.n	8007956 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800794c:	6839      	ldr	r1, [r7, #0]
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f000 fb55 	bl	8007ffe <USBD_CtlError>
          break;
 8007954:	bf00      	nop
      }
      break;
 8007956:	e005      	b.n	8007964 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8007958:	6839      	ldr	r1, [r7, #0]
 800795a:	6878      	ldr	r0, [r7, #4]
 800795c:	f000 fb4f 	bl	8007ffe <USBD_CtlError>
      break;
 8007960:	e000      	b.n	8007964 <USBD_StdEPReq+0x330>
      break;
 8007962:	bf00      	nop
  }

  return ret;
 8007964:	7bfb      	ldrb	r3, [r7, #15]
}
 8007966:	4618      	mov	r0, r3
 8007968:	3710      	adds	r7, #16
 800796a:	46bd      	mov	sp, r7
 800796c:	bd80      	pop	{r7, pc}
	...

08007970 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b084      	sub	sp, #16
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
 8007978:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800797a:	2300      	movs	r3, #0
 800797c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800797e:	2300      	movs	r3, #0
 8007980:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007982:	2300      	movs	r3, #0
 8007984:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	885b      	ldrh	r3, [r3, #2]
 800798a:	0a1b      	lsrs	r3, r3, #8
 800798c:	b29b      	uxth	r3, r3
 800798e:	3b01      	subs	r3, #1
 8007990:	2b06      	cmp	r3, #6
 8007992:	f200 8128 	bhi.w	8007be6 <USBD_GetDescriptor+0x276>
 8007996:	a201      	add	r2, pc, #4	; (adr r2, 800799c <USBD_GetDescriptor+0x2c>)
 8007998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800799c:	080079b9 	.word	0x080079b9
 80079a0:	080079d1 	.word	0x080079d1
 80079a4:	08007a11 	.word	0x08007a11
 80079a8:	08007be7 	.word	0x08007be7
 80079ac:	08007be7 	.word	0x08007be7
 80079b0:	08007b87 	.word	0x08007b87
 80079b4:	08007bb3 	.word	0x08007bb3
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	687a      	ldr	r2, [r7, #4]
 80079c2:	7c12      	ldrb	r2, [r2, #16]
 80079c4:	f107 0108 	add.w	r1, r7, #8
 80079c8:	4610      	mov	r0, r2
 80079ca:	4798      	blx	r3
 80079cc:	60f8      	str	r0, [r7, #12]
      break;
 80079ce:	e112      	b.n	8007bf6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	7c1b      	ldrb	r3, [r3, #16]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d10d      	bne.n	80079f4 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80079de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079e0:	f107 0208 	add.w	r2, r7, #8
 80079e4:	4610      	mov	r0, r2
 80079e6:	4798      	blx	r3
 80079e8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	3301      	adds	r3, #1
 80079ee:	2202      	movs	r2, #2
 80079f0:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80079f2:	e100      	b.n	8007bf6 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80079fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079fc:	f107 0208 	add.w	r2, r7, #8
 8007a00:	4610      	mov	r0, r2
 8007a02:	4798      	blx	r3
 8007a04:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	3301      	adds	r3, #1
 8007a0a:	2202      	movs	r2, #2
 8007a0c:	701a      	strb	r2, [r3, #0]
      break;
 8007a0e:	e0f2      	b.n	8007bf6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	885b      	ldrh	r3, [r3, #2]
 8007a14:	b2db      	uxtb	r3, r3
 8007a16:	2b05      	cmp	r3, #5
 8007a18:	f200 80ac 	bhi.w	8007b74 <USBD_GetDescriptor+0x204>
 8007a1c:	a201      	add	r2, pc, #4	; (adr r2, 8007a24 <USBD_GetDescriptor+0xb4>)
 8007a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a22:	bf00      	nop
 8007a24:	08007a3d 	.word	0x08007a3d
 8007a28:	08007a71 	.word	0x08007a71
 8007a2c:	08007aa5 	.word	0x08007aa5
 8007a30:	08007ad9 	.word	0x08007ad9
 8007a34:	08007b0d 	.word	0x08007b0d
 8007a38:	08007b41 	.word	0x08007b41
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a42:	685b      	ldr	r3, [r3, #4]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d00b      	beq.n	8007a60 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a4e:	685b      	ldr	r3, [r3, #4]
 8007a50:	687a      	ldr	r2, [r7, #4]
 8007a52:	7c12      	ldrb	r2, [r2, #16]
 8007a54:	f107 0108 	add.w	r1, r7, #8
 8007a58:	4610      	mov	r0, r2
 8007a5a:	4798      	blx	r3
 8007a5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007a5e:	e091      	b.n	8007b84 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007a60:	6839      	ldr	r1, [r7, #0]
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f000 facb 	bl	8007ffe <USBD_CtlError>
            err++;
 8007a68:	7afb      	ldrb	r3, [r7, #11]
 8007a6a:	3301      	adds	r3, #1
 8007a6c:	72fb      	strb	r3, [r7, #11]
          break;
 8007a6e:	e089      	b.n	8007b84 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a76:	689b      	ldr	r3, [r3, #8]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d00b      	beq.n	8007a94 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a82:	689b      	ldr	r3, [r3, #8]
 8007a84:	687a      	ldr	r2, [r7, #4]
 8007a86:	7c12      	ldrb	r2, [r2, #16]
 8007a88:	f107 0108 	add.w	r1, r7, #8
 8007a8c:	4610      	mov	r0, r2
 8007a8e:	4798      	blx	r3
 8007a90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007a92:	e077      	b.n	8007b84 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007a94:	6839      	ldr	r1, [r7, #0]
 8007a96:	6878      	ldr	r0, [r7, #4]
 8007a98:	f000 fab1 	bl	8007ffe <USBD_CtlError>
            err++;
 8007a9c:	7afb      	ldrb	r3, [r7, #11]
 8007a9e:	3301      	adds	r3, #1
 8007aa0:	72fb      	strb	r3, [r7, #11]
          break;
 8007aa2:	e06f      	b.n	8007b84 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007aaa:	68db      	ldr	r3, [r3, #12]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d00b      	beq.n	8007ac8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007ab6:	68db      	ldr	r3, [r3, #12]
 8007ab8:	687a      	ldr	r2, [r7, #4]
 8007aba:	7c12      	ldrb	r2, [r2, #16]
 8007abc:	f107 0108 	add.w	r1, r7, #8
 8007ac0:	4610      	mov	r0, r2
 8007ac2:	4798      	blx	r3
 8007ac4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007ac6:	e05d      	b.n	8007b84 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007ac8:	6839      	ldr	r1, [r7, #0]
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	f000 fa97 	bl	8007ffe <USBD_CtlError>
            err++;
 8007ad0:	7afb      	ldrb	r3, [r7, #11]
 8007ad2:	3301      	adds	r3, #1
 8007ad4:	72fb      	strb	r3, [r7, #11]
          break;
 8007ad6:	e055      	b.n	8007b84 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007ade:	691b      	ldr	r3, [r3, #16]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d00b      	beq.n	8007afc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007aea:	691b      	ldr	r3, [r3, #16]
 8007aec:	687a      	ldr	r2, [r7, #4]
 8007aee:	7c12      	ldrb	r2, [r2, #16]
 8007af0:	f107 0108 	add.w	r1, r7, #8
 8007af4:	4610      	mov	r0, r2
 8007af6:	4798      	blx	r3
 8007af8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007afa:	e043      	b.n	8007b84 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007afc:	6839      	ldr	r1, [r7, #0]
 8007afe:	6878      	ldr	r0, [r7, #4]
 8007b00:	f000 fa7d 	bl	8007ffe <USBD_CtlError>
            err++;
 8007b04:	7afb      	ldrb	r3, [r7, #11]
 8007b06:	3301      	adds	r3, #1
 8007b08:	72fb      	strb	r3, [r7, #11]
          break;
 8007b0a:	e03b      	b.n	8007b84 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007b12:	695b      	ldr	r3, [r3, #20]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d00b      	beq.n	8007b30 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007b1e:	695b      	ldr	r3, [r3, #20]
 8007b20:	687a      	ldr	r2, [r7, #4]
 8007b22:	7c12      	ldrb	r2, [r2, #16]
 8007b24:	f107 0108 	add.w	r1, r7, #8
 8007b28:	4610      	mov	r0, r2
 8007b2a:	4798      	blx	r3
 8007b2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007b2e:	e029      	b.n	8007b84 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007b30:	6839      	ldr	r1, [r7, #0]
 8007b32:	6878      	ldr	r0, [r7, #4]
 8007b34:	f000 fa63 	bl	8007ffe <USBD_CtlError>
            err++;
 8007b38:	7afb      	ldrb	r3, [r7, #11]
 8007b3a:	3301      	adds	r3, #1
 8007b3c:	72fb      	strb	r3, [r7, #11]
          break;
 8007b3e:	e021      	b.n	8007b84 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007b46:	699b      	ldr	r3, [r3, #24]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d00b      	beq.n	8007b64 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007b52:	699b      	ldr	r3, [r3, #24]
 8007b54:	687a      	ldr	r2, [r7, #4]
 8007b56:	7c12      	ldrb	r2, [r2, #16]
 8007b58:	f107 0108 	add.w	r1, r7, #8
 8007b5c:	4610      	mov	r0, r2
 8007b5e:	4798      	blx	r3
 8007b60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007b62:	e00f      	b.n	8007b84 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007b64:	6839      	ldr	r1, [r7, #0]
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f000 fa49 	bl	8007ffe <USBD_CtlError>
            err++;
 8007b6c:	7afb      	ldrb	r3, [r7, #11]
 8007b6e:	3301      	adds	r3, #1
 8007b70:	72fb      	strb	r3, [r7, #11]
          break;
 8007b72:	e007      	b.n	8007b84 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007b74:	6839      	ldr	r1, [r7, #0]
 8007b76:	6878      	ldr	r0, [r7, #4]
 8007b78:	f000 fa41 	bl	8007ffe <USBD_CtlError>
          err++;
 8007b7c:	7afb      	ldrb	r3, [r7, #11]
 8007b7e:	3301      	adds	r3, #1
 8007b80:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8007b82:	bf00      	nop
      }
      break;
 8007b84:	e037      	b.n	8007bf6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	7c1b      	ldrb	r3, [r3, #16]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d109      	bne.n	8007ba2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b96:	f107 0208 	add.w	r2, r7, #8
 8007b9a:	4610      	mov	r0, r2
 8007b9c:	4798      	blx	r3
 8007b9e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007ba0:	e029      	b.n	8007bf6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007ba2:	6839      	ldr	r1, [r7, #0]
 8007ba4:	6878      	ldr	r0, [r7, #4]
 8007ba6:	f000 fa2a 	bl	8007ffe <USBD_CtlError>
        err++;
 8007baa:	7afb      	ldrb	r3, [r7, #11]
 8007bac:	3301      	adds	r3, #1
 8007bae:	72fb      	strb	r3, [r7, #11]
      break;
 8007bb0:	e021      	b.n	8007bf6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	7c1b      	ldrb	r3, [r3, #16]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d10d      	bne.n	8007bd6 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bc2:	f107 0208 	add.w	r2, r7, #8
 8007bc6:	4610      	mov	r0, r2
 8007bc8:	4798      	blx	r3
 8007bca:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	3301      	adds	r3, #1
 8007bd0:	2207      	movs	r2, #7
 8007bd2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007bd4:	e00f      	b.n	8007bf6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007bd6:	6839      	ldr	r1, [r7, #0]
 8007bd8:	6878      	ldr	r0, [r7, #4]
 8007bda:	f000 fa10 	bl	8007ffe <USBD_CtlError>
        err++;
 8007bde:	7afb      	ldrb	r3, [r7, #11]
 8007be0:	3301      	adds	r3, #1
 8007be2:	72fb      	strb	r3, [r7, #11]
      break;
 8007be4:	e007      	b.n	8007bf6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8007be6:	6839      	ldr	r1, [r7, #0]
 8007be8:	6878      	ldr	r0, [r7, #4]
 8007bea:	f000 fa08 	bl	8007ffe <USBD_CtlError>
      err++;
 8007bee:	7afb      	ldrb	r3, [r7, #11]
 8007bf0:	3301      	adds	r3, #1
 8007bf2:	72fb      	strb	r3, [r7, #11]
      break;
 8007bf4:	bf00      	nop
  }

  if (err != 0U)
 8007bf6:	7afb      	ldrb	r3, [r7, #11]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d11e      	bne.n	8007c3a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	88db      	ldrh	r3, [r3, #6]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d016      	beq.n	8007c32 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8007c04:	893b      	ldrh	r3, [r7, #8]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d00e      	beq.n	8007c28 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	88da      	ldrh	r2, [r3, #6]
 8007c0e:	893b      	ldrh	r3, [r7, #8]
 8007c10:	4293      	cmp	r3, r2
 8007c12:	bf28      	it	cs
 8007c14:	4613      	movcs	r3, r2
 8007c16:	b29b      	uxth	r3, r3
 8007c18:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007c1a:	893b      	ldrh	r3, [r7, #8]
 8007c1c:	461a      	mov	r2, r3
 8007c1e:	68f9      	ldr	r1, [r7, #12]
 8007c20:	6878      	ldr	r0, [r7, #4]
 8007c22:	f000 fa5d 	bl	80080e0 <USBD_CtlSendData>
 8007c26:	e009      	b.n	8007c3c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007c28:	6839      	ldr	r1, [r7, #0]
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f000 f9e7 	bl	8007ffe <USBD_CtlError>
 8007c30:	e004      	b.n	8007c3c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	f000 faae 	bl	8008194 <USBD_CtlSendStatus>
 8007c38:	e000      	b.n	8007c3c <USBD_GetDescriptor+0x2cc>
    return;
 8007c3a:	bf00      	nop
  }
}
 8007c3c:	3710      	adds	r7, #16
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}
 8007c42:	bf00      	nop

08007c44 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b084      	sub	sp, #16
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
 8007c4c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	889b      	ldrh	r3, [r3, #4]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d131      	bne.n	8007cba <USBD_SetAddress+0x76>
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	88db      	ldrh	r3, [r3, #6]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d12d      	bne.n	8007cba <USBD_SetAddress+0x76>
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	885b      	ldrh	r3, [r3, #2]
 8007c62:	2b7f      	cmp	r3, #127	; 0x7f
 8007c64:	d829      	bhi.n	8007cba <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	885b      	ldrh	r3, [r3, #2]
 8007c6a:	b2db      	uxtb	r3, r3
 8007c6c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c70:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c78:	b2db      	uxtb	r3, r3
 8007c7a:	2b03      	cmp	r3, #3
 8007c7c:	d104      	bne.n	8007c88 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8007c7e:	6839      	ldr	r1, [r7, #0]
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f000 f9bc 	bl	8007ffe <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c86:	e01d      	b.n	8007cc4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	7bfa      	ldrb	r2, [r7, #15]
 8007c8c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007c90:	7bfb      	ldrb	r3, [r7, #15]
 8007c92:	4619      	mov	r1, r3
 8007c94:	6878      	ldr	r0, [r7, #4]
 8007c96:	f000 ff13 	bl	8008ac0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8007c9a:	6878      	ldr	r0, [r7, #4]
 8007c9c:	f000 fa7a 	bl	8008194 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007ca0:	7bfb      	ldrb	r3, [r7, #15]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d004      	beq.n	8007cb0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2202      	movs	r2, #2
 8007caa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007cae:	e009      	b.n	8007cc4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2201      	movs	r2, #1
 8007cb4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007cb8:	e004      	b.n	8007cc4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007cba:	6839      	ldr	r1, [r7, #0]
 8007cbc:	6878      	ldr	r0, [r7, #4]
 8007cbe:	f000 f99e 	bl	8007ffe <USBD_CtlError>
  }
}
 8007cc2:	bf00      	nop
 8007cc4:	bf00      	nop
 8007cc6:	3710      	adds	r7, #16
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	bd80      	pop	{r7, pc}

08007ccc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b084      	sub	sp, #16
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
 8007cd4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	885b      	ldrh	r3, [r3, #2]
 8007cde:	b2da      	uxtb	r2, r3
 8007ce0:	4b4e      	ldr	r3, [pc, #312]	; (8007e1c <USBD_SetConfig+0x150>)
 8007ce2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007ce4:	4b4d      	ldr	r3, [pc, #308]	; (8007e1c <USBD_SetConfig+0x150>)
 8007ce6:	781b      	ldrb	r3, [r3, #0]
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	d905      	bls.n	8007cf8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8007cec:	6839      	ldr	r1, [r7, #0]
 8007cee:	6878      	ldr	r0, [r7, #4]
 8007cf0:	f000 f985 	bl	8007ffe <USBD_CtlError>
    return USBD_FAIL;
 8007cf4:	2303      	movs	r3, #3
 8007cf6:	e08c      	b.n	8007e12 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007cfe:	b2db      	uxtb	r3, r3
 8007d00:	2b02      	cmp	r3, #2
 8007d02:	d002      	beq.n	8007d0a <USBD_SetConfig+0x3e>
 8007d04:	2b03      	cmp	r3, #3
 8007d06:	d029      	beq.n	8007d5c <USBD_SetConfig+0x90>
 8007d08:	e075      	b.n	8007df6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8007d0a:	4b44      	ldr	r3, [pc, #272]	; (8007e1c <USBD_SetConfig+0x150>)
 8007d0c:	781b      	ldrb	r3, [r3, #0]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d020      	beq.n	8007d54 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8007d12:	4b42      	ldr	r3, [pc, #264]	; (8007e1c <USBD_SetConfig+0x150>)
 8007d14:	781b      	ldrb	r3, [r3, #0]
 8007d16:	461a      	mov	r2, r3
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007d1c:	4b3f      	ldr	r3, [pc, #252]	; (8007e1c <USBD_SetConfig+0x150>)
 8007d1e:	781b      	ldrb	r3, [r3, #0]
 8007d20:	4619      	mov	r1, r3
 8007d22:	6878      	ldr	r0, [r7, #4]
 8007d24:	f7fe ffe7 	bl	8006cf6 <USBD_SetClassConfig>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007d2c:	7bfb      	ldrb	r3, [r7, #15]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d008      	beq.n	8007d44 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8007d32:	6839      	ldr	r1, [r7, #0]
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	f000 f962 	bl	8007ffe <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2202      	movs	r2, #2
 8007d3e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007d42:	e065      	b.n	8007e10 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007d44:	6878      	ldr	r0, [r7, #4]
 8007d46:	f000 fa25 	bl	8008194 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2203      	movs	r2, #3
 8007d4e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8007d52:	e05d      	b.n	8007e10 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007d54:	6878      	ldr	r0, [r7, #4]
 8007d56:	f000 fa1d 	bl	8008194 <USBD_CtlSendStatus>
      break;
 8007d5a:	e059      	b.n	8007e10 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007d5c:	4b2f      	ldr	r3, [pc, #188]	; (8007e1c <USBD_SetConfig+0x150>)
 8007d5e:	781b      	ldrb	r3, [r3, #0]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d112      	bne.n	8007d8a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2202      	movs	r2, #2
 8007d68:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8007d6c:	4b2b      	ldr	r3, [pc, #172]	; (8007e1c <USBD_SetConfig+0x150>)
 8007d6e:	781b      	ldrb	r3, [r3, #0]
 8007d70:	461a      	mov	r2, r3
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007d76:	4b29      	ldr	r3, [pc, #164]	; (8007e1c <USBD_SetConfig+0x150>)
 8007d78:	781b      	ldrb	r3, [r3, #0]
 8007d7a:	4619      	mov	r1, r3
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	f7fe ffd6 	bl	8006d2e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007d82:	6878      	ldr	r0, [r7, #4]
 8007d84:	f000 fa06 	bl	8008194 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007d88:	e042      	b.n	8007e10 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8007d8a:	4b24      	ldr	r3, [pc, #144]	; (8007e1c <USBD_SetConfig+0x150>)
 8007d8c:	781b      	ldrb	r3, [r3, #0]
 8007d8e:	461a      	mov	r2, r3
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	685b      	ldr	r3, [r3, #4]
 8007d94:	429a      	cmp	r2, r3
 8007d96:	d02a      	beq.n	8007dee <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	b2db      	uxtb	r3, r3
 8007d9e:	4619      	mov	r1, r3
 8007da0:	6878      	ldr	r0, [r7, #4]
 8007da2:	f7fe ffc4 	bl	8006d2e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8007da6:	4b1d      	ldr	r3, [pc, #116]	; (8007e1c <USBD_SetConfig+0x150>)
 8007da8:	781b      	ldrb	r3, [r3, #0]
 8007daa:	461a      	mov	r2, r3
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007db0:	4b1a      	ldr	r3, [pc, #104]	; (8007e1c <USBD_SetConfig+0x150>)
 8007db2:	781b      	ldrb	r3, [r3, #0]
 8007db4:	4619      	mov	r1, r3
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f7fe ff9d 	bl	8006cf6 <USBD_SetClassConfig>
 8007dbc:	4603      	mov	r3, r0
 8007dbe:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8007dc0:	7bfb      	ldrb	r3, [r7, #15]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d00f      	beq.n	8007de6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8007dc6:	6839      	ldr	r1, [r7, #0]
 8007dc8:	6878      	ldr	r0, [r7, #4]
 8007dca:	f000 f918 	bl	8007ffe <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	685b      	ldr	r3, [r3, #4]
 8007dd2:	b2db      	uxtb	r3, r3
 8007dd4:	4619      	mov	r1, r3
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f7fe ffa9 	bl	8006d2e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2202      	movs	r2, #2
 8007de0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8007de4:	e014      	b.n	8007e10 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007de6:	6878      	ldr	r0, [r7, #4]
 8007de8:	f000 f9d4 	bl	8008194 <USBD_CtlSendStatus>
      break;
 8007dec:	e010      	b.n	8007e10 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007dee:	6878      	ldr	r0, [r7, #4]
 8007df0:	f000 f9d0 	bl	8008194 <USBD_CtlSendStatus>
      break;
 8007df4:	e00c      	b.n	8007e10 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8007df6:	6839      	ldr	r1, [r7, #0]
 8007df8:	6878      	ldr	r0, [r7, #4]
 8007dfa:	f000 f900 	bl	8007ffe <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007dfe:	4b07      	ldr	r3, [pc, #28]	; (8007e1c <USBD_SetConfig+0x150>)
 8007e00:	781b      	ldrb	r3, [r3, #0]
 8007e02:	4619      	mov	r1, r3
 8007e04:	6878      	ldr	r0, [r7, #4]
 8007e06:	f7fe ff92 	bl	8006d2e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8007e0a:	2303      	movs	r3, #3
 8007e0c:	73fb      	strb	r3, [r7, #15]
      break;
 8007e0e:	bf00      	nop
  }

  return ret;
 8007e10:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e12:	4618      	mov	r0, r3
 8007e14:	3710      	adds	r7, #16
 8007e16:	46bd      	mov	sp, r7
 8007e18:	bd80      	pop	{r7, pc}
 8007e1a:	bf00      	nop
 8007e1c:	200002b8 	.word	0x200002b8

08007e20 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b082      	sub	sp, #8
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
 8007e28:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	88db      	ldrh	r3, [r3, #6]
 8007e2e:	2b01      	cmp	r3, #1
 8007e30:	d004      	beq.n	8007e3c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007e32:	6839      	ldr	r1, [r7, #0]
 8007e34:	6878      	ldr	r0, [r7, #4]
 8007e36:	f000 f8e2 	bl	8007ffe <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007e3a:	e023      	b.n	8007e84 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e42:	b2db      	uxtb	r3, r3
 8007e44:	2b02      	cmp	r3, #2
 8007e46:	dc02      	bgt.n	8007e4e <USBD_GetConfig+0x2e>
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	dc03      	bgt.n	8007e54 <USBD_GetConfig+0x34>
 8007e4c:	e015      	b.n	8007e7a <USBD_GetConfig+0x5a>
 8007e4e:	2b03      	cmp	r3, #3
 8007e50:	d00b      	beq.n	8007e6a <USBD_GetConfig+0x4a>
 8007e52:	e012      	b.n	8007e7a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2200      	movs	r2, #0
 8007e58:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	3308      	adds	r3, #8
 8007e5e:	2201      	movs	r2, #1
 8007e60:	4619      	mov	r1, r3
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	f000 f93c 	bl	80080e0 <USBD_CtlSendData>
        break;
 8007e68:	e00c      	b.n	8007e84 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	3304      	adds	r3, #4
 8007e6e:	2201      	movs	r2, #1
 8007e70:	4619      	mov	r1, r3
 8007e72:	6878      	ldr	r0, [r7, #4]
 8007e74:	f000 f934 	bl	80080e0 <USBD_CtlSendData>
        break;
 8007e78:	e004      	b.n	8007e84 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8007e7a:	6839      	ldr	r1, [r7, #0]
 8007e7c:	6878      	ldr	r0, [r7, #4]
 8007e7e:	f000 f8be 	bl	8007ffe <USBD_CtlError>
        break;
 8007e82:	bf00      	nop
}
 8007e84:	bf00      	nop
 8007e86:	3708      	adds	r7, #8
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	bd80      	pop	{r7, pc}

08007e8c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b082      	sub	sp, #8
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
 8007e94:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e9c:	b2db      	uxtb	r3, r3
 8007e9e:	3b01      	subs	r3, #1
 8007ea0:	2b02      	cmp	r3, #2
 8007ea2:	d81e      	bhi.n	8007ee2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007ea4:	683b      	ldr	r3, [r7, #0]
 8007ea6:	88db      	ldrh	r3, [r3, #6]
 8007ea8:	2b02      	cmp	r3, #2
 8007eaa:	d004      	beq.n	8007eb6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8007eac:	6839      	ldr	r1, [r7, #0]
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	f000 f8a5 	bl	8007ffe <USBD_CtlError>
        break;
 8007eb4:	e01a      	b.n	8007eec <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2201      	movs	r2, #1
 8007eba:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d005      	beq.n	8007ed2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	68db      	ldr	r3, [r3, #12]
 8007eca:	f043 0202 	orr.w	r2, r3, #2
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	330c      	adds	r3, #12
 8007ed6:	2202      	movs	r2, #2
 8007ed8:	4619      	mov	r1, r3
 8007eda:	6878      	ldr	r0, [r7, #4]
 8007edc:	f000 f900 	bl	80080e0 <USBD_CtlSendData>
      break;
 8007ee0:	e004      	b.n	8007eec <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8007ee2:	6839      	ldr	r1, [r7, #0]
 8007ee4:	6878      	ldr	r0, [r7, #4]
 8007ee6:	f000 f88a 	bl	8007ffe <USBD_CtlError>
      break;
 8007eea:	bf00      	nop
  }
}
 8007eec:	bf00      	nop
 8007eee:	3708      	adds	r7, #8
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	bd80      	pop	{r7, pc}

08007ef4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b082      	sub	sp, #8
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
 8007efc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	885b      	ldrh	r3, [r3, #2]
 8007f02:	2b01      	cmp	r3, #1
 8007f04:	d107      	bne.n	8007f16 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2201      	movs	r2, #1
 8007f0a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f000 f940 	bl	8008194 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8007f14:	e013      	b.n	8007f3e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	885b      	ldrh	r3, [r3, #2]
 8007f1a:	2b02      	cmp	r3, #2
 8007f1c:	d10b      	bne.n	8007f36 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	889b      	ldrh	r3, [r3, #4]
 8007f22:	0a1b      	lsrs	r3, r3, #8
 8007f24:	b29b      	uxth	r3, r3
 8007f26:	b2da      	uxtb	r2, r3
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f000 f930 	bl	8008194 <USBD_CtlSendStatus>
}
 8007f34:	e003      	b.n	8007f3e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8007f36:	6839      	ldr	r1, [r7, #0]
 8007f38:	6878      	ldr	r0, [r7, #4]
 8007f3a:	f000 f860 	bl	8007ffe <USBD_CtlError>
}
 8007f3e:	bf00      	nop
 8007f40:	3708      	adds	r7, #8
 8007f42:	46bd      	mov	sp, r7
 8007f44:	bd80      	pop	{r7, pc}

08007f46 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007f46:	b580      	push	{r7, lr}
 8007f48:	b082      	sub	sp, #8
 8007f4a:	af00      	add	r7, sp, #0
 8007f4c:	6078      	str	r0, [r7, #4]
 8007f4e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f56:	b2db      	uxtb	r3, r3
 8007f58:	3b01      	subs	r3, #1
 8007f5a:	2b02      	cmp	r3, #2
 8007f5c:	d80b      	bhi.n	8007f76 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	885b      	ldrh	r3, [r3, #2]
 8007f62:	2b01      	cmp	r3, #1
 8007f64:	d10c      	bne.n	8007f80 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	f000 f910 	bl	8008194 <USBD_CtlSendStatus>
      }
      break;
 8007f74:	e004      	b.n	8007f80 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8007f76:	6839      	ldr	r1, [r7, #0]
 8007f78:	6878      	ldr	r0, [r7, #4]
 8007f7a:	f000 f840 	bl	8007ffe <USBD_CtlError>
      break;
 8007f7e:	e000      	b.n	8007f82 <USBD_ClrFeature+0x3c>
      break;
 8007f80:	bf00      	nop
  }
}
 8007f82:	bf00      	nop
 8007f84:	3708      	adds	r7, #8
 8007f86:	46bd      	mov	sp, r7
 8007f88:	bd80      	pop	{r7, pc}

08007f8a <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007f8a:	b580      	push	{r7, lr}
 8007f8c:	b084      	sub	sp, #16
 8007f8e:	af00      	add	r7, sp, #0
 8007f90:	6078      	str	r0, [r7, #4]
 8007f92:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	781a      	ldrb	r2, [r3, #0]
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	3301      	adds	r3, #1
 8007fa4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	781a      	ldrb	r2, [r3, #0]
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	3301      	adds	r3, #1
 8007fb2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007fb4:	68f8      	ldr	r0, [r7, #12]
 8007fb6:	f7ff fa41 	bl	800743c <SWAPBYTE>
 8007fba:	4603      	mov	r3, r0
 8007fbc:	461a      	mov	r2, r3
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	3301      	adds	r3, #1
 8007fc6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	3301      	adds	r3, #1
 8007fcc:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8007fce:	68f8      	ldr	r0, [r7, #12]
 8007fd0:	f7ff fa34 	bl	800743c <SWAPBYTE>
 8007fd4:	4603      	mov	r3, r0
 8007fd6:	461a      	mov	r2, r3
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	3301      	adds	r3, #1
 8007fe0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	3301      	adds	r3, #1
 8007fe6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8007fe8:	68f8      	ldr	r0, [r7, #12]
 8007fea:	f7ff fa27 	bl	800743c <SWAPBYTE>
 8007fee:	4603      	mov	r3, r0
 8007ff0:	461a      	mov	r2, r3
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	80da      	strh	r2, [r3, #6]
}
 8007ff6:	bf00      	nop
 8007ff8:	3710      	adds	r7, #16
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bd80      	pop	{r7, pc}

08007ffe <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007ffe:	b580      	push	{r7, lr}
 8008000:	b082      	sub	sp, #8
 8008002:	af00      	add	r7, sp, #0
 8008004:	6078      	str	r0, [r7, #4]
 8008006:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008008:	2180      	movs	r1, #128	; 0x80
 800800a:	6878      	ldr	r0, [r7, #4]
 800800c:	f000 fcee 	bl	80089ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008010:	2100      	movs	r1, #0
 8008012:	6878      	ldr	r0, [r7, #4]
 8008014:	f000 fcea 	bl	80089ec <USBD_LL_StallEP>
}
 8008018:	bf00      	nop
 800801a:	3708      	adds	r7, #8
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}

08008020 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b086      	sub	sp, #24
 8008024:	af00      	add	r7, sp, #0
 8008026:	60f8      	str	r0, [r7, #12]
 8008028:	60b9      	str	r1, [r7, #8]
 800802a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800802c:	2300      	movs	r3, #0
 800802e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d036      	beq.n	80080a4 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800803a:	6938      	ldr	r0, [r7, #16]
 800803c:	f000 f836 	bl	80080ac <USBD_GetLen>
 8008040:	4603      	mov	r3, r0
 8008042:	3301      	adds	r3, #1
 8008044:	b29b      	uxth	r3, r3
 8008046:	005b      	lsls	r3, r3, #1
 8008048:	b29a      	uxth	r2, r3
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800804e:	7dfb      	ldrb	r3, [r7, #23]
 8008050:	68ba      	ldr	r2, [r7, #8]
 8008052:	4413      	add	r3, r2
 8008054:	687a      	ldr	r2, [r7, #4]
 8008056:	7812      	ldrb	r2, [r2, #0]
 8008058:	701a      	strb	r2, [r3, #0]
  idx++;
 800805a:	7dfb      	ldrb	r3, [r7, #23]
 800805c:	3301      	adds	r3, #1
 800805e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008060:	7dfb      	ldrb	r3, [r7, #23]
 8008062:	68ba      	ldr	r2, [r7, #8]
 8008064:	4413      	add	r3, r2
 8008066:	2203      	movs	r2, #3
 8008068:	701a      	strb	r2, [r3, #0]
  idx++;
 800806a:	7dfb      	ldrb	r3, [r7, #23]
 800806c:	3301      	adds	r3, #1
 800806e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008070:	e013      	b.n	800809a <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8008072:	7dfb      	ldrb	r3, [r7, #23]
 8008074:	68ba      	ldr	r2, [r7, #8]
 8008076:	4413      	add	r3, r2
 8008078:	693a      	ldr	r2, [r7, #16]
 800807a:	7812      	ldrb	r2, [r2, #0]
 800807c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800807e:	693b      	ldr	r3, [r7, #16]
 8008080:	3301      	adds	r3, #1
 8008082:	613b      	str	r3, [r7, #16]
    idx++;
 8008084:	7dfb      	ldrb	r3, [r7, #23]
 8008086:	3301      	adds	r3, #1
 8008088:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800808a:	7dfb      	ldrb	r3, [r7, #23]
 800808c:	68ba      	ldr	r2, [r7, #8]
 800808e:	4413      	add	r3, r2
 8008090:	2200      	movs	r2, #0
 8008092:	701a      	strb	r2, [r3, #0]
    idx++;
 8008094:	7dfb      	ldrb	r3, [r7, #23]
 8008096:	3301      	adds	r3, #1
 8008098:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800809a:	693b      	ldr	r3, [r7, #16]
 800809c:	781b      	ldrb	r3, [r3, #0]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d1e7      	bne.n	8008072 <USBD_GetString+0x52>
 80080a2:	e000      	b.n	80080a6 <USBD_GetString+0x86>
    return;
 80080a4:	bf00      	nop
  }
}
 80080a6:	3718      	adds	r7, #24
 80080a8:	46bd      	mov	sp, r7
 80080aa:	bd80      	pop	{r7, pc}

080080ac <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80080ac:	b480      	push	{r7}
 80080ae:	b085      	sub	sp, #20
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80080b4:	2300      	movs	r3, #0
 80080b6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80080bc:	e005      	b.n	80080ca <USBD_GetLen+0x1e>
  {
    len++;
 80080be:	7bfb      	ldrb	r3, [r7, #15]
 80080c0:	3301      	adds	r3, #1
 80080c2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	3301      	adds	r3, #1
 80080c8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80080ca:	68bb      	ldr	r3, [r7, #8]
 80080cc:	781b      	ldrb	r3, [r3, #0]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d1f5      	bne.n	80080be <USBD_GetLen+0x12>
  }

  return len;
 80080d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	3714      	adds	r7, #20
 80080d8:	46bd      	mov	sp, r7
 80080da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080de:	4770      	bx	lr

080080e0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b084      	sub	sp, #16
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	60f8      	str	r0, [r7, #12]
 80080e8:	60b9      	str	r1, [r7, #8]
 80080ea:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	2202      	movs	r2, #2
 80080f0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	687a      	ldr	r2, [r7, #4]
 80080f8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	687a      	ldr	r2, [r7, #4]
 80080fe:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	68ba      	ldr	r2, [r7, #8]
 8008104:	2100      	movs	r1, #0
 8008106:	68f8      	ldr	r0, [r7, #12]
 8008108:	f000 fcf9 	bl	8008afe <USBD_LL_Transmit>

  return USBD_OK;
 800810c:	2300      	movs	r3, #0
}
 800810e:	4618      	mov	r0, r3
 8008110:	3710      	adds	r7, #16
 8008112:	46bd      	mov	sp, r7
 8008114:	bd80      	pop	{r7, pc}

08008116 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008116:	b580      	push	{r7, lr}
 8008118:	b084      	sub	sp, #16
 800811a:	af00      	add	r7, sp, #0
 800811c:	60f8      	str	r0, [r7, #12]
 800811e:	60b9      	str	r1, [r7, #8]
 8008120:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	68ba      	ldr	r2, [r7, #8]
 8008126:	2100      	movs	r1, #0
 8008128:	68f8      	ldr	r0, [r7, #12]
 800812a:	f000 fce8 	bl	8008afe <USBD_LL_Transmit>

  return USBD_OK;
 800812e:	2300      	movs	r3, #0
}
 8008130:	4618      	mov	r0, r3
 8008132:	3710      	adds	r7, #16
 8008134:	46bd      	mov	sp, r7
 8008136:	bd80      	pop	{r7, pc}

08008138 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008138:	b580      	push	{r7, lr}
 800813a:	b084      	sub	sp, #16
 800813c:	af00      	add	r7, sp, #0
 800813e:	60f8      	str	r0, [r7, #12]
 8008140:	60b9      	str	r1, [r7, #8]
 8008142:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2203      	movs	r2, #3
 8008148:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	687a      	ldr	r2, [r7, #4]
 8008150:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	687a      	ldr	r2, [r7, #4]
 8008158:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	68ba      	ldr	r2, [r7, #8]
 8008160:	2100      	movs	r1, #0
 8008162:	68f8      	ldr	r0, [r7, #12]
 8008164:	f000 fcec 	bl	8008b40 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008168:	2300      	movs	r3, #0
}
 800816a:	4618      	mov	r0, r3
 800816c:	3710      	adds	r7, #16
 800816e:	46bd      	mov	sp, r7
 8008170:	bd80      	pop	{r7, pc}

08008172 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008172:	b580      	push	{r7, lr}
 8008174:	b084      	sub	sp, #16
 8008176:	af00      	add	r7, sp, #0
 8008178:	60f8      	str	r0, [r7, #12]
 800817a:	60b9      	str	r1, [r7, #8]
 800817c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	68ba      	ldr	r2, [r7, #8]
 8008182:	2100      	movs	r1, #0
 8008184:	68f8      	ldr	r0, [r7, #12]
 8008186:	f000 fcdb 	bl	8008b40 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800818a:	2300      	movs	r3, #0
}
 800818c:	4618      	mov	r0, r3
 800818e:	3710      	adds	r7, #16
 8008190:	46bd      	mov	sp, r7
 8008192:	bd80      	pop	{r7, pc}

08008194 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008194:	b580      	push	{r7, lr}
 8008196:	b082      	sub	sp, #8
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2204      	movs	r2, #4
 80081a0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80081a4:	2300      	movs	r3, #0
 80081a6:	2200      	movs	r2, #0
 80081a8:	2100      	movs	r1, #0
 80081aa:	6878      	ldr	r0, [r7, #4]
 80081ac:	f000 fca7 	bl	8008afe <USBD_LL_Transmit>

  return USBD_OK;
 80081b0:	2300      	movs	r3, #0
}
 80081b2:	4618      	mov	r0, r3
 80081b4:	3708      	adds	r7, #8
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bd80      	pop	{r7, pc}

080081ba <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80081ba:	b580      	push	{r7, lr}
 80081bc:	b082      	sub	sp, #8
 80081be:	af00      	add	r7, sp, #0
 80081c0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2205      	movs	r2, #5
 80081c6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80081ca:	2300      	movs	r3, #0
 80081cc:	2200      	movs	r2, #0
 80081ce:	2100      	movs	r1, #0
 80081d0:	6878      	ldr	r0, [r7, #4]
 80081d2:	f000 fcb5 	bl	8008b40 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80081d6:	2300      	movs	r3, #0
}
 80081d8:	4618      	mov	r0, r3
 80081da:	3708      	adds	r7, #8
 80081dc:	46bd      	mov	sp, r7
 80081de:	bd80      	pop	{r7, pc}

080081e0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80081e4:	2200      	movs	r2, #0
 80081e6:	4912      	ldr	r1, [pc, #72]	; (8008230 <MX_USB_DEVICE_Init+0x50>)
 80081e8:	4812      	ldr	r0, [pc, #72]	; (8008234 <MX_USB_DEVICE_Init+0x54>)
 80081ea:	f7fe fd07 	bl	8006bfc <USBD_Init>
 80081ee:	4603      	mov	r3, r0
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d001      	beq.n	80081f8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80081f4:	f7f8 fc46 	bl	8000a84 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80081f8:	490f      	ldr	r1, [pc, #60]	; (8008238 <MX_USB_DEVICE_Init+0x58>)
 80081fa:	480e      	ldr	r0, [pc, #56]	; (8008234 <MX_USB_DEVICE_Init+0x54>)
 80081fc:	f7fe fd2e 	bl	8006c5c <USBD_RegisterClass>
 8008200:	4603      	mov	r3, r0
 8008202:	2b00      	cmp	r3, #0
 8008204:	d001      	beq.n	800820a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008206:	f7f8 fc3d 	bl	8000a84 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800820a:	490c      	ldr	r1, [pc, #48]	; (800823c <MX_USB_DEVICE_Init+0x5c>)
 800820c:	4809      	ldr	r0, [pc, #36]	; (8008234 <MX_USB_DEVICE_Init+0x54>)
 800820e:	f7fe fc1f 	bl	8006a50 <USBD_CDC_RegisterInterface>
 8008212:	4603      	mov	r3, r0
 8008214:	2b00      	cmp	r3, #0
 8008216:	d001      	beq.n	800821c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008218:	f7f8 fc34 	bl	8000a84 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800821c:	4805      	ldr	r0, [pc, #20]	; (8008234 <MX_USB_DEVICE_Init+0x54>)
 800821e:	f7fe fd53 	bl	8006cc8 <USBD_Start>
 8008222:	4603      	mov	r3, r0
 8008224:	2b00      	cmp	r3, #0
 8008226:	d001      	beq.n	800822c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008228:	f7f8 fc2c 	bl	8000a84 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800822c:	bf00      	nop
 800822e:	bd80      	pop	{r7, pc}
 8008230:	200000ac 	.word	0x200000ac
 8008234:	200002bc 	.word	0x200002bc
 8008238:	20000018 	.word	0x20000018
 800823c:	20000098 	.word	0x20000098

08008240 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008240:	b580      	push	{r7, lr}
 8008242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008244:	2200      	movs	r2, #0
 8008246:	4905      	ldr	r1, [pc, #20]	; (800825c <CDC_Init_FS+0x1c>)
 8008248:	4805      	ldr	r0, [pc, #20]	; (8008260 <CDC_Init_FS+0x20>)
 800824a:	f7fe fc1b 	bl	8006a84 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800824e:	4905      	ldr	r1, [pc, #20]	; (8008264 <CDC_Init_FS+0x24>)
 8008250:	4803      	ldr	r0, [pc, #12]	; (8008260 <CDC_Init_FS+0x20>)
 8008252:	f7fe fc39 	bl	8006ac8 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008256:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008258:	4618      	mov	r0, r3
 800825a:	bd80      	pop	{r7, pc}
 800825c:	20000d98 	.word	0x20000d98
 8008260:	200002bc 	.word	0x200002bc
 8008264:	20000598 	.word	0x20000598

08008268 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008268:	b480      	push	{r7}
 800826a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800826c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800826e:	4618      	mov	r0, r3
 8008270:	46bd      	mov	sp, r7
 8008272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008276:	4770      	bx	lr

08008278 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008278:	b480      	push	{r7}
 800827a:	b083      	sub	sp, #12
 800827c:	af00      	add	r7, sp, #0
 800827e:	4603      	mov	r3, r0
 8008280:	6039      	str	r1, [r7, #0]
 8008282:	71fb      	strb	r3, [r7, #7]
 8008284:	4613      	mov	r3, r2
 8008286:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008288:	79fb      	ldrb	r3, [r7, #7]
 800828a:	2b23      	cmp	r3, #35	; 0x23
 800828c:	d84a      	bhi.n	8008324 <CDC_Control_FS+0xac>
 800828e:	a201      	add	r2, pc, #4	; (adr r2, 8008294 <CDC_Control_FS+0x1c>)
 8008290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008294:	08008325 	.word	0x08008325
 8008298:	08008325 	.word	0x08008325
 800829c:	08008325 	.word	0x08008325
 80082a0:	08008325 	.word	0x08008325
 80082a4:	08008325 	.word	0x08008325
 80082a8:	08008325 	.word	0x08008325
 80082ac:	08008325 	.word	0x08008325
 80082b0:	08008325 	.word	0x08008325
 80082b4:	08008325 	.word	0x08008325
 80082b8:	08008325 	.word	0x08008325
 80082bc:	08008325 	.word	0x08008325
 80082c0:	08008325 	.word	0x08008325
 80082c4:	08008325 	.word	0x08008325
 80082c8:	08008325 	.word	0x08008325
 80082cc:	08008325 	.word	0x08008325
 80082d0:	08008325 	.word	0x08008325
 80082d4:	08008325 	.word	0x08008325
 80082d8:	08008325 	.word	0x08008325
 80082dc:	08008325 	.word	0x08008325
 80082e0:	08008325 	.word	0x08008325
 80082e4:	08008325 	.word	0x08008325
 80082e8:	08008325 	.word	0x08008325
 80082ec:	08008325 	.word	0x08008325
 80082f0:	08008325 	.word	0x08008325
 80082f4:	08008325 	.word	0x08008325
 80082f8:	08008325 	.word	0x08008325
 80082fc:	08008325 	.word	0x08008325
 8008300:	08008325 	.word	0x08008325
 8008304:	08008325 	.word	0x08008325
 8008308:	08008325 	.word	0x08008325
 800830c:	08008325 	.word	0x08008325
 8008310:	08008325 	.word	0x08008325
 8008314:	08008325 	.word	0x08008325
 8008318:	08008325 	.word	0x08008325
 800831c:	08008325 	.word	0x08008325
 8008320:	08008325 	.word	0x08008325
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008324:	bf00      	nop
  }

  return (USBD_OK);
 8008326:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008328:	4618      	mov	r0, r3
 800832a:	370c      	adds	r7, #12
 800832c:	46bd      	mov	sp, r7
 800832e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008332:	4770      	bx	lr

08008334 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b082      	sub	sp, #8
 8008338:	af00      	add	r7, sp, #0
 800833a:	6078      	str	r0, [r7, #4]
 800833c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800833e:	6879      	ldr	r1, [r7, #4]
 8008340:	4805      	ldr	r0, [pc, #20]	; (8008358 <CDC_Receive_FS+0x24>)
 8008342:	f7fe fbc1 	bl	8006ac8 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008346:	4804      	ldr	r0, [pc, #16]	; (8008358 <CDC_Receive_FS+0x24>)
 8008348:	f7fe fc22 	bl	8006b90 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800834c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800834e:	4618      	mov	r0, r3
 8008350:	3708      	adds	r7, #8
 8008352:	46bd      	mov	sp, r7
 8008354:	bd80      	pop	{r7, pc}
 8008356:	bf00      	nop
 8008358:	200002bc 	.word	0x200002bc

0800835c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b084      	sub	sp, #16
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
 8008364:	460b      	mov	r3, r1
 8008366:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008368:	2300      	movs	r3, #0
 800836a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800836c:	4b0d      	ldr	r3, [pc, #52]	; (80083a4 <CDC_Transmit_FS+0x48>)
 800836e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008372:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800837a:	2b00      	cmp	r3, #0
 800837c:	d001      	beq.n	8008382 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800837e:	2301      	movs	r3, #1
 8008380:	e00b      	b.n	800839a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008382:	887b      	ldrh	r3, [r7, #2]
 8008384:	461a      	mov	r2, r3
 8008386:	6879      	ldr	r1, [r7, #4]
 8008388:	4806      	ldr	r0, [pc, #24]	; (80083a4 <CDC_Transmit_FS+0x48>)
 800838a:	f7fe fb7b 	bl	8006a84 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800838e:	4805      	ldr	r0, [pc, #20]	; (80083a4 <CDC_Transmit_FS+0x48>)
 8008390:	f7fe fbb8 	bl	8006b04 <USBD_CDC_TransmitPacket>
 8008394:	4603      	mov	r3, r0
 8008396:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008398:	7bfb      	ldrb	r3, [r7, #15]
}
 800839a:	4618      	mov	r0, r3
 800839c:	3710      	adds	r7, #16
 800839e:	46bd      	mov	sp, r7
 80083a0:	bd80      	pop	{r7, pc}
 80083a2:	bf00      	nop
 80083a4:	200002bc 	.word	0x200002bc

080083a8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80083a8:	b480      	push	{r7}
 80083aa:	b087      	sub	sp, #28
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	60f8      	str	r0, [r7, #12]
 80083b0:	60b9      	str	r1, [r7, #8]
 80083b2:	4613      	mov	r3, r2
 80083b4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80083b6:	2300      	movs	r3, #0
 80083b8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80083ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80083be:	4618      	mov	r0, r3
 80083c0:	371c      	adds	r7, #28
 80083c2:	46bd      	mov	sp, r7
 80083c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c8:	4770      	bx	lr
	...

080083cc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80083cc:	b480      	push	{r7}
 80083ce:	b083      	sub	sp, #12
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	4603      	mov	r3, r0
 80083d4:	6039      	str	r1, [r7, #0]
 80083d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	2212      	movs	r2, #18
 80083dc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80083de:	4b03      	ldr	r3, [pc, #12]	; (80083ec <USBD_FS_DeviceDescriptor+0x20>)
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	370c      	adds	r7, #12
 80083e4:	46bd      	mov	sp, r7
 80083e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ea:	4770      	bx	lr
 80083ec:	200000c8 	.word	0x200000c8

080083f0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80083f0:	b480      	push	{r7}
 80083f2:	b083      	sub	sp, #12
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	4603      	mov	r3, r0
 80083f8:	6039      	str	r1, [r7, #0]
 80083fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	2204      	movs	r2, #4
 8008400:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008402:	4b03      	ldr	r3, [pc, #12]	; (8008410 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008404:	4618      	mov	r0, r3
 8008406:	370c      	adds	r7, #12
 8008408:	46bd      	mov	sp, r7
 800840a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840e:	4770      	bx	lr
 8008410:	200000dc 	.word	0x200000dc

08008414 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008414:	b580      	push	{r7, lr}
 8008416:	b082      	sub	sp, #8
 8008418:	af00      	add	r7, sp, #0
 800841a:	4603      	mov	r3, r0
 800841c:	6039      	str	r1, [r7, #0]
 800841e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008420:	79fb      	ldrb	r3, [r7, #7]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d105      	bne.n	8008432 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008426:	683a      	ldr	r2, [r7, #0]
 8008428:	4907      	ldr	r1, [pc, #28]	; (8008448 <USBD_FS_ProductStrDescriptor+0x34>)
 800842a:	4808      	ldr	r0, [pc, #32]	; (800844c <USBD_FS_ProductStrDescriptor+0x38>)
 800842c:	f7ff fdf8 	bl	8008020 <USBD_GetString>
 8008430:	e004      	b.n	800843c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008432:	683a      	ldr	r2, [r7, #0]
 8008434:	4904      	ldr	r1, [pc, #16]	; (8008448 <USBD_FS_ProductStrDescriptor+0x34>)
 8008436:	4805      	ldr	r0, [pc, #20]	; (800844c <USBD_FS_ProductStrDescriptor+0x38>)
 8008438:	f7ff fdf2 	bl	8008020 <USBD_GetString>
  }
  return USBD_StrDesc;
 800843c:	4b02      	ldr	r3, [pc, #8]	; (8008448 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800843e:	4618      	mov	r0, r3
 8008440:	3708      	adds	r7, #8
 8008442:	46bd      	mov	sp, r7
 8008444:	bd80      	pop	{r7, pc}
 8008446:	bf00      	nop
 8008448:	20001598 	.word	0x20001598
 800844c:	08009aa4 	.word	0x08009aa4

08008450 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b082      	sub	sp, #8
 8008454:	af00      	add	r7, sp, #0
 8008456:	4603      	mov	r3, r0
 8008458:	6039      	str	r1, [r7, #0]
 800845a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800845c:	683a      	ldr	r2, [r7, #0]
 800845e:	4904      	ldr	r1, [pc, #16]	; (8008470 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008460:	4804      	ldr	r0, [pc, #16]	; (8008474 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008462:	f7ff fddd 	bl	8008020 <USBD_GetString>
  return USBD_StrDesc;
 8008466:	4b02      	ldr	r3, [pc, #8]	; (8008470 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008468:	4618      	mov	r0, r3
 800846a:	3708      	adds	r7, #8
 800846c:	46bd      	mov	sp, r7
 800846e:	bd80      	pop	{r7, pc}
 8008470:	20001598 	.word	0x20001598
 8008474:	08009abc 	.word	0x08009abc

08008478 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b082      	sub	sp, #8
 800847c:	af00      	add	r7, sp, #0
 800847e:	4603      	mov	r3, r0
 8008480:	6039      	str	r1, [r7, #0]
 8008482:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	221a      	movs	r2, #26
 8008488:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800848a:	f000 f843 	bl	8008514 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800848e:	4b02      	ldr	r3, [pc, #8]	; (8008498 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008490:	4618      	mov	r0, r3
 8008492:	3708      	adds	r7, #8
 8008494:	46bd      	mov	sp, r7
 8008496:	bd80      	pop	{r7, pc}
 8008498:	200000e0 	.word	0x200000e0

0800849c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800849c:	b580      	push	{r7, lr}
 800849e:	b082      	sub	sp, #8
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	4603      	mov	r3, r0
 80084a4:	6039      	str	r1, [r7, #0]
 80084a6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80084a8:	79fb      	ldrb	r3, [r7, #7]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d105      	bne.n	80084ba <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80084ae:	683a      	ldr	r2, [r7, #0]
 80084b0:	4907      	ldr	r1, [pc, #28]	; (80084d0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80084b2:	4808      	ldr	r0, [pc, #32]	; (80084d4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80084b4:	f7ff fdb4 	bl	8008020 <USBD_GetString>
 80084b8:	e004      	b.n	80084c4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80084ba:	683a      	ldr	r2, [r7, #0]
 80084bc:	4904      	ldr	r1, [pc, #16]	; (80084d0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80084be:	4805      	ldr	r0, [pc, #20]	; (80084d4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80084c0:	f7ff fdae 	bl	8008020 <USBD_GetString>
  }
  return USBD_StrDesc;
 80084c4:	4b02      	ldr	r3, [pc, #8]	; (80084d0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80084c6:	4618      	mov	r0, r3
 80084c8:	3708      	adds	r7, #8
 80084ca:	46bd      	mov	sp, r7
 80084cc:	bd80      	pop	{r7, pc}
 80084ce:	bf00      	nop
 80084d0:	20001598 	.word	0x20001598
 80084d4:	08009ad0 	.word	0x08009ad0

080084d8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b082      	sub	sp, #8
 80084dc:	af00      	add	r7, sp, #0
 80084de:	4603      	mov	r3, r0
 80084e0:	6039      	str	r1, [r7, #0]
 80084e2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80084e4:	79fb      	ldrb	r3, [r7, #7]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d105      	bne.n	80084f6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80084ea:	683a      	ldr	r2, [r7, #0]
 80084ec:	4907      	ldr	r1, [pc, #28]	; (800850c <USBD_FS_InterfaceStrDescriptor+0x34>)
 80084ee:	4808      	ldr	r0, [pc, #32]	; (8008510 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80084f0:	f7ff fd96 	bl	8008020 <USBD_GetString>
 80084f4:	e004      	b.n	8008500 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80084f6:	683a      	ldr	r2, [r7, #0]
 80084f8:	4904      	ldr	r1, [pc, #16]	; (800850c <USBD_FS_InterfaceStrDescriptor+0x34>)
 80084fa:	4805      	ldr	r0, [pc, #20]	; (8008510 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80084fc:	f7ff fd90 	bl	8008020 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008500:	4b02      	ldr	r3, [pc, #8]	; (800850c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008502:	4618      	mov	r0, r3
 8008504:	3708      	adds	r7, #8
 8008506:	46bd      	mov	sp, r7
 8008508:	bd80      	pop	{r7, pc}
 800850a:	bf00      	nop
 800850c:	20001598 	.word	0x20001598
 8008510:	08009adc 	.word	0x08009adc

08008514 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b084      	sub	sp, #16
 8008518:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800851a:	4b0f      	ldr	r3, [pc, #60]	; (8008558 <Get_SerialNum+0x44>)
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008520:	4b0e      	ldr	r3, [pc, #56]	; (800855c <Get_SerialNum+0x48>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008526:	4b0e      	ldr	r3, [pc, #56]	; (8008560 <Get_SerialNum+0x4c>)
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800852c:	68fa      	ldr	r2, [r7, #12]
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	4413      	add	r3, r2
 8008532:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d009      	beq.n	800854e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800853a:	2208      	movs	r2, #8
 800853c:	4909      	ldr	r1, [pc, #36]	; (8008564 <Get_SerialNum+0x50>)
 800853e:	68f8      	ldr	r0, [r7, #12]
 8008540:	f000 f814 	bl	800856c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008544:	2204      	movs	r2, #4
 8008546:	4908      	ldr	r1, [pc, #32]	; (8008568 <Get_SerialNum+0x54>)
 8008548:	68b8      	ldr	r0, [r7, #8]
 800854a:	f000 f80f 	bl	800856c <IntToUnicode>
  }
}
 800854e:	bf00      	nop
 8008550:	3710      	adds	r7, #16
 8008552:	46bd      	mov	sp, r7
 8008554:	bd80      	pop	{r7, pc}
 8008556:	bf00      	nop
 8008558:	1fff7a10 	.word	0x1fff7a10
 800855c:	1fff7a14 	.word	0x1fff7a14
 8008560:	1fff7a18 	.word	0x1fff7a18
 8008564:	200000e2 	.word	0x200000e2
 8008568:	200000f2 	.word	0x200000f2

0800856c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800856c:	b480      	push	{r7}
 800856e:	b087      	sub	sp, #28
 8008570:	af00      	add	r7, sp, #0
 8008572:	60f8      	str	r0, [r7, #12]
 8008574:	60b9      	str	r1, [r7, #8]
 8008576:	4613      	mov	r3, r2
 8008578:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800857a:	2300      	movs	r3, #0
 800857c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800857e:	2300      	movs	r3, #0
 8008580:	75fb      	strb	r3, [r7, #23]
 8008582:	e027      	b.n	80085d4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	0f1b      	lsrs	r3, r3, #28
 8008588:	2b09      	cmp	r3, #9
 800858a:	d80b      	bhi.n	80085a4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	0f1b      	lsrs	r3, r3, #28
 8008590:	b2da      	uxtb	r2, r3
 8008592:	7dfb      	ldrb	r3, [r7, #23]
 8008594:	005b      	lsls	r3, r3, #1
 8008596:	4619      	mov	r1, r3
 8008598:	68bb      	ldr	r3, [r7, #8]
 800859a:	440b      	add	r3, r1
 800859c:	3230      	adds	r2, #48	; 0x30
 800859e:	b2d2      	uxtb	r2, r2
 80085a0:	701a      	strb	r2, [r3, #0]
 80085a2:	e00a      	b.n	80085ba <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	0f1b      	lsrs	r3, r3, #28
 80085a8:	b2da      	uxtb	r2, r3
 80085aa:	7dfb      	ldrb	r3, [r7, #23]
 80085ac:	005b      	lsls	r3, r3, #1
 80085ae:	4619      	mov	r1, r3
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	440b      	add	r3, r1
 80085b4:	3237      	adds	r2, #55	; 0x37
 80085b6:	b2d2      	uxtb	r2, r2
 80085b8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	011b      	lsls	r3, r3, #4
 80085be:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80085c0:	7dfb      	ldrb	r3, [r7, #23]
 80085c2:	005b      	lsls	r3, r3, #1
 80085c4:	3301      	adds	r3, #1
 80085c6:	68ba      	ldr	r2, [r7, #8]
 80085c8:	4413      	add	r3, r2
 80085ca:	2200      	movs	r2, #0
 80085cc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80085ce:	7dfb      	ldrb	r3, [r7, #23]
 80085d0:	3301      	adds	r3, #1
 80085d2:	75fb      	strb	r3, [r7, #23]
 80085d4:	7dfa      	ldrb	r2, [r7, #23]
 80085d6:	79fb      	ldrb	r3, [r7, #7]
 80085d8:	429a      	cmp	r2, r3
 80085da:	d3d3      	bcc.n	8008584 <IntToUnicode+0x18>
  }
}
 80085dc:	bf00      	nop
 80085de:	bf00      	nop
 80085e0:	371c      	adds	r7, #28
 80085e2:	46bd      	mov	sp, r7
 80085e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e8:	4770      	bx	lr
	...

080085ec <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b08a      	sub	sp, #40	; 0x28
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80085f4:	f107 0314 	add.w	r3, r7, #20
 80085f8:	2200      	movs	r2, #0
 80085fa:	601a      	str	r2, [r3, #0]
 80085fc:	605a      	str	r2, [r3, #4]
 80085fe:	609a      	str	r2, [r3, #8]
 8008600:	60da      	str	r2, [r3, #12]
 8008602:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800860c:	d147      	bne.n	800869e <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800860e:	2300      	movs	r3, #0
 8008610:	613b      	str	r3, [r7, #16]
 8008612:	4b25      	ldr	r3, [pc, #148]	; (80086a8 <HAL_PCD_MspInit+0xbc>)
 8008614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008616:	4a24      	ldr	r2, [pc, #144]	; (80086a8 <HAL_PCD_MspInit+0xbc>)
 8008618:	f043 0301 	orr.w	r3, r3, #1
 800861c:	6313      	str	r3, [r2, #48]	; 0x30
 800861e:	4b22      	ldr	r3, [pc, #136]	; (80086a8 <HAL_PCD_MspInit+0xbc>)
 8008620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008622:	f003 0301 	and.w	r3, r3, #1
 8008626:	613b      	str	r3, [r7, #16]
 8008628:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800862a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800862e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008630:	2300      	movs	r3, #0
 8008632:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008634:	2300      	movs	r3, #0
 8008636:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8008638:	f107 0314 	add.w	r3, r7, #20
 800863c:	4619      	mov	r1, r3
 800863e:	481b      	ldr	r0, [pc, #108]	; (80086ac <HAL_PCD_MspInit+0xc0>)
 8008640:	f7f8 fe1e 	bl	8001280 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8008644:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8008648:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800864a:	2302      	movs	r3, #2
 800864c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800864e:	2300      	movs	r3, #0
 8008650:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008652:	2300      	movs	r3, #0
 8008654:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008656:	230a      	movs	r3, #10
 8008658:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800865a:	f107 0314 	add.w	r3, r7, #20
 800865e:	4619      	mov	r1, r3
 8008660:	4812      	ldr	r0, [pc, #72]	; (80086ac <HAL_PCD_MspInit+0xc0>)
 8008662:	f7f8 fe0d 	bl	8001280 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008666:	4b10      	ldr	r3, [pc, #64]	; (80086a8 <HAL_PCD_MspInit+0xbc>)
 8008668:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800866a:	4a0f      	ldr	r2, [pc, #60]	; (80086a8 <HAL_PCD_MspInit+0xbc>)
 800866c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008670:	6353      	str	r3, [r2, #52]	; 0x34
 8008672:	2300      	movs	r3, #0
 8008674:	60fb      	str	r3, [r7, #12]
 8008676:	4b0c      	ldr	r3, [pc, #48]	; (80086a8 <HAL_PCD_MspInit+0xbc>)
 8008678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800867a:	4a0b      	ldr	r2, [pc, #44]	; (80086a8 <HAL_PCD_MspInit+0xbc>)
 800867c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008680:	6453      	str	r3, [r2, #68]	; 0x44
 8008682:	4b09      	ldr	r3, [pc, #36]	; (80086a8 <HAL_PCD_MspInit+0xbc>)
 8008684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008686:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800868a:	60fb      	str	r3, [r7, #12]
 800868c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800868e:	2200      	movs	r2, #0
 8008690:	2100      	movs	r1, #0
 8008692:	2043      	movs	r0, #67	; 0x43
 8008694:	f7f8 fdbd 	bl	8001212 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008698:	2043      	movs	r0, #67	; 0x43
 800869a:	f7f8 fdd6 	bl	800124a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800869e:	bf00      	nop
 80086a0:	3728      	adds	r7, #40	; 0x28
 80086a2:	46bd      	mov	sp, r7
 80086a4:	bd80      	pop	{r7, pc}
 80086a6:	bf00      	nop
 80086a8:	40023800 	.word	0x40023800
 80086ac:	40020000 	.word	0x40020000

080086b0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b082      	sub	sp, #8
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80086c4:	4619      	mov	r1, r3
 80086c6:	4610      	mov	r0, r2
 80086c8:	f7fe fb4b 	bl	8006d62 <USBD_LL_SetupStage>
}
 80086cc:	bf00      	nop
 80086ce:	3708      	adds	r7, #8
 80086d0:	46bd      	mov	sp, r7
 80086d2:	bd80      	pop	{r7, pc}

080086d4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b082      	sub	sp, #8
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
 80086dc:	460b      	mov	r3, r1
 80086de:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 80086e6:	78fa      	ldrb	r2, [r7, #3]
 80086e8:	6879      	ldr	r1, [r7, #4]
 80086ea:	4613      	mov	r3, r2
 80086ec:	00db      	lsls	r3, r3, #3
 80086ee:	4413      	add	r3, r2
 80086f0:	009b      	lsls	r3, r3, #2
 80086f2:	440b      	add	r3, r1
 80086f4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80086f8:	681a      	ldr	r2, [r3, #0]
 80086fa:	78fb      	ldrb	r3, [r7, #3]
 80086fc:	4619      	mov	r1, r3
 80086fe:	f7fe fb85 	bl	8006e0c <USBD_LL_DataOutStage>
}
 8008702:	bf00      	nop
 8008704:	3708      	adds	r7, #8
 8008706:	46bd      	mov	sp, r7
 8008708:	bd80      	pop	{r7, pc}

0800870a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800870a:	b580      	push	{r7, lr}
 800870c:	b082      	sub	sp, #8
 800870e:	af00      	add	r7, sp, #0
 8008710:	6078      	str	r0, [r7, #4]
 8008712:	460b      	mov	r3, r1
 8008714:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800871c:	78fa      	ldrb	r2, [r7, #3]
 800871e:	6879      	ldr	r1, [r7, #4]
 8008720:	4613      	mov	r3, r2
 8008722:	00db      	lsls	r3, r3, #3
 8008724:	4413      	add	r3, r2
 8008726:	009b      	lsls	r3, r3, #2
 8008728:	440b      	add	r3, r1
 800872a:	334c      	adds	r3, #76	; 0x4c
 800872c:	681a      	ldr	r2, [r3, #0]
 800872e:	78fb      	ldrb	r3, [r7, #3]
 8008730:	4619      	mov	r1, r3
 8008732:	f7fe fc1e 	bl	8006f72 <USBD_LL_DataInStage>
}
 8008736:	bf00      	nop
 8008738:	3708      	adds	r7, #8
 800873a:	46bd      	mov	sp, r7
 800873c:	bd80      	pop	{r7, pc}

0800873e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800873e:	b580      	push	{r7, lr}
 8008740:	b082      	sub	sp, #8
 8008742:	af00      	add	r7, sp, #0
 8008744:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800874c:	4618      	mov	r0, r3
 800874e:	f7fe fd52 	bl	80071f6 <USBD_LL_SOF>
}
 8008752:	bf00      	nop
 8008754:	3708      	adds	r7, #8
 8008756:	46bd      	mov	sp, r7
 8008758:	bd80      	pop	{r7, pc}

0800875a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800875a:	b580      	push	{r7, lr}
 800875c:	b084      	sub	sp, #16
 800875e:	af00      	add	r7, sp, #0
 8008760:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008762:	2301      	movs	r3, #1
 8008764:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	68db      	ldr	r3, [r3, #12]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d102      	bne.n	8008774 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800876e:	2300      	movs	r3, #0
 8008770:	73fb      	strb	r3, [r7, #15]
 8008772:	e008      	b.n	8008786 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	68db      	ldr	r3, [r3, #12]
 8008778:	2b02      	cmp	r3, #2
 800877a:	d102      	bne.n	8008782 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800877c:	2301      	movs	r3, #1
 800877e:	73fb      	strb	r3, [r7, #15]
 8008780:	e001      	b.n	8008786 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8008782:	f7f8 f97f 	bl	8000a84 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800878c:	7bfa      	ldrb	r2, [r7, #15]
 800878e:	4611      	mov	r1, r2
 8008790:	4618      	mov	r0, r3
 8008792:	f7fe fcf2 	bl	800717a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800879c:	4618      	mov	r0, r3
 800879e:	f7fe fc9a 	bl	80070d6 <USBD_LL_Reset>
}
 80087a2:	bf00      	nop
 80087a4:	3710      	adds	r7, #16
 80087a6:	46bd      	mov	sp, r7
 80087a8:	bd80      	pop	{r7, pc}
	...

080087ac <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80087ac:	b580      	push	{r7, lr}
 80087ae:	b082      	sub	sp, #8
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80087ba:	4618      	mov	r0, r3
 80087bc:	f7fe fced 	bl	800719a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	687a      	ldr	r2, [r7, #4]
 80087cc:	6812      	ldr	r2, [r2, #0]
 80087ce:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80087d2:	f043 0301 	orr.w	r3, r3, #1
 80087d6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6a1b      	ldr	r3, [r3, #32]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d005      	beq.n	80087ec <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80087e0:	4b04      	ldr	r3, [pc, #16]	; (80087f4 <HAL_PCD_SuspendCallback+0x48>)
 80087e2:	691b      	ldr	r3, [r3, #16]
 80087e4:	4a03      	ldr	r2, [pc, #12]	; (80087f4 <HAL_PCD_SuspendCallback+0x48>)
 80087e6:	f043 0306 	orr.w	r3, r3, #6
 80087ea:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80087ec:	bf00      	nop
 80087ee:	3708      	adds	r7, #8
 80087f0:	46bd      	mov	sp, r7
 80087f2:	bd80      	pop	{r7, pc}
 80087f4:	e000ed00 	.word	0xe000ed00

080087f8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b082      	sub	sp, #8
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008806:	4618      	mov	r0, r3
 8008808:	f7fe fcdd 	bl	80071c6 <USBD_LL_Resume>
}
 800880c:	bf00      	nop
 800880e:	3708      	adds	r7, #8
 8008810:	46bd      	mov	sp, r7
 8008812:	bd80      	pop	{r7, pc}

08008814 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008814:	b580      	push	{r7, lr}
 8008816:	b082      	sub	sp, #8
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
 800881c:	460b      	mov	r3, r1
 800881e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008826:	78fa      	ldrb	r2, [r7, #3]
 8008828:	4611      	mov	r1, r2
 800882a:	4618      	mov	r0, r3
 800882c:	f7fe fd35 	bl	800729a <USBD_LL_IsoOUTIncomplete>
}
 8008830:	bf00      	nop
 8008832:	3708      	adds	r7, #8
 8008834:	46bd      	mov	sp, r7
 8008836:	bd80      	pop	{r7, pc}

08008838 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b082      	sub	sp, #8
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
 8008840:	460b      	mov	r3, r1
 8008842:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800884a:	78fa      	ldrb	r2, [r7, #3]
 800884c:	4611      	mov	r1, r2
 800884e:	4618      	mov	r0, r3
 8008850:	f7fe fcf1 	bl	8007236 <USBD_LL_IsoINIncomplete>
}
 8008854:	bf00      	nop
 8008856:	3708      	adds	r7, #8
 8008858:	46bd      	mov	sp, r7
 800885a:	bd80      	pop	{r7, pc}

0800885c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b082      	sub	sp, #8
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800886a:	4618      	mov	r0, r3
 800886c:	f7fe fd47 	bl	80072fe <USBD_LL_DevConnected>
}
 8008870:	bf00      	nop
 8008872:	3708      	adds	r7, #8
 8008874:	46bd      	mov	sp, r7
 8008876:	bd80      	pop	{r7, pc}

08008878 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008878:	b580      	push	{r7, lr}
 800887a:	b082      	sub	sp, #8
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008886:	4618      	mov	r0, r3
 8008888:	f7fe fd44 	bl	8007314 <USBD_LL_DevDisconnected>
}
 800888c:	bf00      	nop
 800888e:	3708      	adds	r7, #8
 8008890:	46bd      	mov	sp, r7
 8008892:	bd80      	pop	{r7, pc}

08008894 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b082      	sub	sp, #8
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	781b      	ldrb	r3, [r3, #0]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d13c      	bne.n	800891e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80088a4:	4a20      	ldr	r2, [pc, #128]	; (8008928 <USBD_LL_Init+0x94>)
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	4a1e      	ldr	r2, [pc, #120]	; (8008928 <USBD_LL_Init+0x94>)
 80088b0:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80088b4:	4b1c      	ldr	r3, [pc, #112]	; (8008928 <USBD_LL_Init+0x94>)
 80088b6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80088ba:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80088bc:	4b1a      	ldr	r3, [pc, #104]	; (8008928 <USBD_LL_Init+0x94>)
 80088be:	2204      	movs	r2, #4
 80088c0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80088c2:	4b19      	ldr	r3, [pc, #100]	; (8008928 <USBD_LL_Init+0x94>)
 80088c4:	2202      	movs	r2, #2
 80088c6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80088c8:	4b17      	ldr	r3, [pc, #92]	; (8008928 <USBD_LL_Init+0x94>)
 80088ca:	2200      	movs	r2, #0
 80088cc:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80088ce:	4b16      	ldr	r3, [pc, #88]	; (8008928 <USBD_LL_Init+0x94>)
 80088d0:	2202      	movs	r2, #2
 80088d2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80088d4:	4b14      	ldr	r3, [pc, #80]	; (8008928 <USBD_LL_Init+0x94>)
 80088d6:	2200      	movs	r2, #0
 80088d8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80088da:	4b13      	ldr	r3, [pc, #76]	; (8008928 <USBD_LL_Init+0x94>)
 80088dc:	2200      	movs	r2, #0
 80088de:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80088e0:	4b11      	ldr	r3, [pc, #68]	; (8008928 <USBD_LL_Init+0x94>)
 80088e2:	2200      	movs	r2, #0
 80088e4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80088e6:	4b10      	ldr	r3, [pc, #64]	; (8008928 <USBD_LL_Init+0x94>)
 80088e8:	2201      	movs	r2, #1
 80088ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80088ec:	4b0e      	ldr	r3, [pc, #56]	; (8008928 <USBD_LL_Init+0x94>)
 80088ee:	2200      	movs	r2, #0
 80088f0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80088f2:	480d      	ldr	r0, [pc, #52]	; (8008928 <USBD_LL_Init+0x94>)
 80088f4:	f7f9 fc5e 	bl	80021b4 <HAL_PCD_Init>
 80088f8:	4603      	mov	r3, r0
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d001      	beq.n	8008902 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80088fe:	f7f8 f8c1 	bl	8000a84 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008902:	2180      	movs	r1, #128	; 0x80
 8008904:	4808      	ldr	r0, [pc, #32]	; (8008928 <USBD_LL_Init+0x94>)
 8008906:	f7fa feb6 	bl	8003676 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800890a:	2240      	movs	r2, #64	; 0x40
 800890c:	2100      	movs	r1, #0
 800890e:	4806      	ldr	r0, [pc, #24]	; (8008928 <USBD_LL_Init+0x94>)
 8008910:	f7fa fe6a 	bl	80035e8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008914:	2280      	movs	r2, #128	; 0x80
 8008916:	2101      	movs	r1, #1
 8008918:	4803      	ldr	r0, [pc, #12]	; (8008928 <USBD_LL_Init+0x94>)
 800891a:	f7fa fe65 	bl	80035e8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800891e:	2300      	movs	r3, #0
}
 8008920:	4618      	mov	r0, r3
 8008922:	3708      	adds	r7, #8
 8008924:	46bd      	mov	sp, r7
 8008926:	bd80      	pop	{r7, pc}
 8008928:	20001798 	.word	0x20001798

0800892c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800892c:	b580      	push	{r7, lr}
 800892e:	b084      	sub	sp, #16
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008934:	2300      	movs	r3, #0
 8008936:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008938:	2300      	movs	r3, #0
 800893a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008942:	4618      	mov	r0, r3
 8008944:	f7f9 fd53 	bl	80023ee <HAL_PCD_Start>
 8008948:	4603      	mov	r3, r0
 800894a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800894c:	7bfb      	ldrb	r3, [r7, #15]
 800894e:	4618      	mov	r0, r3
 8008950:	f000 f942 	bl	8008bd8 <USBD_Get_USB_Status>
 8008954:	4603      	mov	r3, r0
 8008956:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008958:	7bbb      	ldrb	r3, [r7, #14]
}
 800895a:	4618      	mov	r0, r3
 800895c:	3710      	adds	r7, #16
 800895e:	46bd      	mov	sp, r7
 8008960:	bd80      	pop	{r7, pc}

08008962 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008962:	b580      	push	{r7, lr}
 8008964:	b084      	sub	sp, #16
 8008966:	af00      	add	r7, sp, #0
 8008968:	6078      	str	r0, [r7, #4]
 800896a:	4608      	mov	r0, r1
 800896c:	4611      	mov	r1, r2
 800896e:	461a      	mov	r2, r3
 8008970:	4603      	mov	r3, r0
 8008972:	70fb      	strb	r3, [r7, #3]
 8008974:	460b      	mov	r3, r1
 8008976:	70bb      	strb	r3, [r7, #2]
 8008978:	4613      	mov	r3, r2
 800897a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800897c:	2300      	movs	r3, #0
 800897e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008980:	2300      	movs	r3, #0
 8008982:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800898a:	78bb      	ldrb	r3, [r7, #2]
 800898c:	883a      	ldrh	r2, [r7, #0]
 800898e:	78f9      	ldrb	r1, [r7, #3]
 8008990:	f7fa fa24 	bl	8002ddc <HAL_PCD_EP_Open>
 8008994:	4603      	mov	r3, r0
 8008996:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008998:	7bfb      	ldrb	r3, [r7, #15]
 800899a:	4618      	mov	r0, r3
 800899c:	f000 f91c 	bl	8008bd8 <USBD_Get_USB_Status>
 80089a0:	4603      	mov	r3, r0
 80089a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80089a4:	7bbb      	ldrb	r3, [r7, #14]
}
 80089a6:	4618      	mov	r0, r3
 80089a8:	3710      	adds	r7, #16
 80089aa:	46bd      	mov	sp, r7
 80089ac:	bd80      	pop	{r7, pc}

080089ae <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80089ae:	b580      	push	{r7, lr}
 80089b0:	b084      	sub	sp, #16
 80089b2:	af00      	add	r7, sp, #0
 80089b4:	6078      	str	r0, [r7, #4]
 80089b6:	460b      	mov	r3, r1
 80089b8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80089ba:	2300      	movs	r3, #0
 80089bc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80089be:	2300      	movs	r3, #0
 80089c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80089c8:	78fa      	ldrb	r2, [r7, #3]
 80089ca:	4611      	mov	r1, r2
 80089cc:	4618      	mov	r0, r3
 80089ce:	f7fa fa6d 	bl	8002eac <HAL_PCD_EP_Close>
 80089d2:	4603      	mov	r3, r0
 80089d4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80089d6:	7bfb      	ldrb	r3, [r7, #15]
 80089d8:	4618      	mov	r0, r3
 80089da:	f000 f8fd 	bl	8008bd8 <USBD_Get_USB_Status>
 80089de:	4603      	mov	r3, r0
 80089e0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80089e2:	7bbb      	ldrb	r3, [r7, #14]
}
 80089e4:	4618      	mov	r0, r3
 80089e6:	3710      	adds	r7, #16
 80089e8:	46bd      	mov	sp, r7
 80089ea:	bd80      	pop	{r7, pc}

080089ec <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b084      	sub	sp, #16
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
 80089f4:	460b      	mov	r3, r1
 80089f6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80089f8:	2300      	movs	r3, #0
 80089fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80089fc:	2300      	movs	r3, #0
 80089fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008a06:	78fa      	ldrb	r2, [r7, #3]
 8008a08:	4611      	mov	r1, r2
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	f7fa fb45 	bl	800309a <HAL_PCD_EP_SetStall>
 8008a10:	4603      	mov	r3, r0
 8008a12:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008a14:	7bfb      	ldrb	r3, [r7, #15]
 8008a16:	4618      	mov	r0, r3
 8008a18:	f000 f8de 	bl	8008bd8 <USBD_Get_USB_Status>
 8008a1c:	4603      	mov	r3, r0
 8008a1e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008a20:	7bbb      	ldrb	r3, [r7, #14]
}
 8008a22:	4618      	mov	r0, r3
 8008a24:	3710      	adds	r7, #16
 8008a26:	46bd      	mov	sp, r7
 8008a28:	bd80      	pop	{r7, pc}

08008a2a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008a2a:	b580      	push	{r7, lr}
 8008a2c:	b084      	sub	sp, #16
 8008a2e:	af00      	add	r7, sp, #0
 8008a30:	6078      	str	r0, [r7, #4]
 8008a32:	460b      	mov	r3, r1
 8008a34:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008a36:	2300      	movs	r3, #0
 8008a38:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008a44:	78fa      	ldrb	r2, [r7, #3]
 8008a46:	4611      	mov	r1, r2
 8008a48:	4618      	mov	r0, r3
 8008a4a:	f7fa fb8a 	bl	8003162 <HAL_PCD_EP_ClrStall>
 8008a4e:	4603      	mov	r3, r0
 8008a50:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008a52:	7bfb      	ldrb	r3, [r7, #15]
 8008a54:	4618      	mov	r0, r3
 8008a56:	f000 f8bf 	bl	8008bd8 <USBD_Get_USB_Status>
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008a5e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008a60:	4618      	mov	r0, r3
 8008a62:	3710      	adds	r7, #16
 8008a64:	46bd      	mov	sp, r7
 8008a66:	bd80      	pop	{r7, pc}

08008a68 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008a68:	b480      	push	{r7}
 8008a6a:	b085      	sub	sp, #20
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
 8008a70:	460b      	mov	r3, r1
 8008a72:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008a7a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008a7c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	da0b      	bge.n	8008a9c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008a84:	78fb      	ldrb	r3, [r7, #3]
 8008a86:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008a8a:	68f9      	ldr	r1, [r7, #12]
 8008a8c:	4613      	mov	r3, r2
 8008a8e:	00db      	lsls	r3, r3, #3
 8008a90:	4413      	add	r3, r2
 8008a92:	009b      	lsls	r3, r3, #2
 8008a94:	440b      	add	r3, r1
 8008a96:	333e      	adds	r3, #62	; 0x3e
 8008a98:	781b      	ldrb	r3, [r3, #0]
 8008a9a:	e00b      	b.n	8008ab4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008a9c:	78fb      	ldrb	r3, [r7, #3]
 8008a9e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008aa2:	68f9      	ldr	r1, [r7, #12]
 8008aa4:	4613      	mov	r3, r2
 8008aa6:	00db      	lsls	r3, r3, #3
 8008aa8:	4413      	add	r3, r2
 8008aaa:	009b      	lsls	r3, r3, #2
 8008aac:	440b      	add	r3, r1
 8008aae:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8008ab2:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	3714      	adds	r7, #20
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abe:	4770      	bx	lr

08008ac0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b084      	sub	sp, #16
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
 8008ac8:	460b      	mov	r3, r1
 8008aca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008acc:	2300      	movs	r3, #0
 8008ace:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008ada:	78fa      	ldrb	r2, [r7, #3]
 8008adc:	4611      	mov	r1, r2
 8008ade:	4618      	mov	r0, r3
 8008ae0:	f7fa f957 	bl	8002d92 <HAL_PCD_SetAddress>
 8008ae4:	4603      	mov	r3, r0
 8008ae6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008ae8:	7bfb      	ldrb	r3, [r7, #15]
 8008aea:	4618      	mov	r0, r3
 8008aec:	f000 f874 	bl	8008bd8 <USBD_Get_USB_Status>
 8008af0:	4603      	mov	r3, r0
 8008af2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008af4:	7bbb      	ldrb	r3, [r7, #14]
}
 8008af6:	4618      	mov	r0, r3
 8008af8:	3710      	adds	r7, #16
 8008afa:	46bd      	mov	sp, r7
 8008afc:	bd80      	pop	{r7, pc}

08008afe <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008afe:	b580      	push	{r7, lr}
 8008b00:	b086      	sub	sp, #24
 8008b02:	af00      	add	r7, sp, #0
 8008b04:	60f8      	str	r0, [r7, #12]
 8008b06:	607a      	str	r2, [r7, #4]
 8008b08:	603b      	str	r3, [r7, #0]
 8008b0a:	460b      	mov	r3, r1
 8008b0c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b0e:	2300      	movs	r3, #0
 8008b10:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008b12:	2300      	movs	r3, #0
 8008b14:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8008b1c:	7af9      	ldrb	r1, [r7, #11]
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	687a      	ldr	r2, [r7, #4]
 8008b22:	f7fa fa70 	bl	8003006 <HAL_PCD_EP_Transmit>
 8008b26:	4603      	mov	r3, r0
 8008b28:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008b2a:	7dfb      	ldrb	r3, [r7, #23]
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	f000 f853 	bl	8008bd8 <USBD_Get_USB_Status>
 8008b32:	4603      	mov	r3, r0
 8008b34:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008b36:	7dbb      	ldrb	r3, [r7, #22]
}
 8008b38:	4618      	mov	r0, r3
 8008b3a:	3718      	adds	r7, #24
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	bd80      	pop	{r7, pc}

08008b40 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b086      	sub	sp, #24
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	60f8      	str	r0, [r7, #12]
 8008b48:	607a      	str	r2, [r7, #4]
 8008b4a:	603b      	str	r3, [r7, #0]
 8008b4c:	460b      	mov	r3, r1
 8008b4e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b50:	2300      	movs	r3, #0
 8008b52:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008b54:	2300      	movs	r3, #0
 8008b56:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8008b5e:	7af9      	ldrb	r1, [r7, #11]
 8008b60:	683b      	ldr	r3, [r7, #0]
 8008b62:	687a      	ldr	r2, [r7, #4]
 8008b64:	f7fa f9ec 	bl	8002f40 <HAL_PCD_EP_Receive>
 8008b68:	4603      	mov	r3, r0
 8008b6a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008b6c:	7dfb      	ldrb	r3, [r7, #23]
 8008b6e:	4618      	mov	r0, r3
 8008b70:	f000 f832 	bl	8008bd8 <USBD_Get_USB_Status>
 8008b74:	4603      	mov	r3, r0
 8008b76:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008b78:	7dbb      	ldrb	r3, [r7, #22]
}
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	3718      	adds	r7, #24
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	bd80      	pop	{r7, pc}

08008b82 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008b82:	b580      	push	{r7, lr}
 8008b84:	b082      	sub	sp, #8
 8008b86:	af00      	add	r7, sp, #0
 8008b88:	6078      	str	r0, [r7, #4]
 8008b8a:	460b      	mov	r3, r1
 8008b8c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008b94:	78fa      	ldrb	r2, [r7, #3]
 8008b96:	4611      	mov	r1, r2
 8008b98:	4618      	mov	r0, r3
 8008b9a:	f7fa fa1c 	bl	8002fd6 <HAL_PCD_EP_GetRxCount>
 8008b9e:	4603      	mov	r3, r0
}
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	3708      	adds	r7, #8
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	bd80      	pop	{r7, pc}

08008ba8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008ba8:	b480      	push	{r7}
 8008baa:	b083      	sub	sp, #12
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008bb0:	4b03      	ldr	r3, [pc, #12]	; (8008bc0 <USBD_static_malloc+0x18>)
}
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	370c      	adds	r7, #12
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bbc:	4770      	bx	lr
 8008bbe:	bf00      	nop
 8008bc0:	20001ca4 	.word	0x20001ca4

08008bc4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008bc4:	b480      	push	{r7}
 8008bc6:	b083      	sub	sp, #12
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]

}
 8008bcc:	bf00      	nop
 8008bce:	370c      	adds	r7, #12
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd6:	4770      	bx	lr

08008bd8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008bd8:	b480      	push	{r7}
 8008bda:	b085      	sub	sp, #20
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	4603      	mov	r3, r0
 8008be0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008be2:	2300      	movs	r3, #0
 8008be4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008be6:	79fb      	ldrb	r3, [r7, #7]
 8008be8:	2b03      	cmp	r3, #3
 8008bea:	d817      	bhi.n	8008c1c <USBD_Get_USB_Status+0x44>
 8008bec:	a201      	add	r2, pc, #4	; (adr r2, 8008bf4 <USBD_Get_USB_Status+0x1c>)
 8008bee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bf2:	bf00      	nop
 8008bf4:	08008c05 	.word	0x08008c05
 8008bf8:	08008c0b 	.word	0x08008c0b
 8008bfc:	08008c11 	.word	0x08008c11
 8008c00:	08008c17 	.word	0x08008c17
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008c04:	2300      	movs	r3, #0
 8008c06:	73fb      	strb	r3, [r7, #15]
    break;
 8008c08:	e00b      	b.n	8008c22 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008c0a:	2303      	movs	r3, #3
 8008c0c:	73fb      	strb	r3, [r7, #15]
    break;
 8008c0e:	e008      	b.n	8008c22 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008c10:	2301      	movs	r3, #1
 8008c12:	73fb      	strb	r3, [r7, #15]
    break;
 8008c14:	e005      	b.n	8008c22 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008c16:	2303      	movs	r3, #3
 8008c18:	73fb      	strb	r3, [r7, #15]
    break;
 8008c1a:	e002      	b.n	8008c22 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008c1c:	2303      	movs	r3, #3
 8008c1e:	73fb      	strb	r3, [r7, #15]
    break;
 8008c20:	bf00      	nop
  }
  return usb_status;
 8008c22:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c24:	4618      	mov	r0, r3
 8008c26:	3714      	adds	r7, #20
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2e:	4770      	bx	lr

08008c30 <std>:
 8008c30:	2300      	movs	r3, #0
 8008c32:	b510      	push	{r4, lr}
 8008c34:	4604      	mov	r4, r0
 8008c36:	e9c0 3300 	strd	r3, r3, [r0]
 8008c3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c3e:	6083      	str	r3, [r0, #8]
 8008c40:	8181      	strh	r1, [r0, #12]
 8008c42:	6643      	str	r3, [r0, #100]	; 0x64
 8008c44:	81c2      	strh	r2, [r0, #14]
 8008c46:	6183      	str	r3, [r0, #24]
 8008c48:	4619      	mov	r1, r3
 8008c4a:	2208      	movs	r2, #8
 8008c4c:	305c      	adds	r0, #92	; 0x5c
 8008c4e:	f000 f8f4 	bl	8008e3a <memset>
 8008c52:	4b05      	ldr	r3, [pc, #20]	; (8008c68 <std+0x38>)
 8008c54:	6263      	str	r3, [r4, #36]	; 0x24
 8008c56:	4b05      	ldr	r3, [pc, #20]	; (8008c6c <std+0x3c>)
 8008c58:	62a3      	str	r3, [r4, #40]	; 0x28
 8008c5a:	4b05      	ldr	r3, [pc, #20]	; (8008c70 <std+0x40>)
 8008c5c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008c5e:	4b05      	ldr	r3, [pc, #20]	; (8008c74 <std+0x44>)
 8008c60:	6224      	str	r4, [r4, #32]
 8008c62:	6323      	str	r3, [r4, #48]	; 0x30
 8008c64:	bd10      	pop	{r4, pc}
 8008c66:	bf00      	nop
 8008c68:	08008db5 	.word	0x08008db5
 8008c6c:	08008dd7 	.word	0x08008dd7
 8008c70:	08008e0f 	.word	0x08008e0f
 8008c74:	08008e33 	.word	0x08008e33

08008c78 <stdio_exit_handler>:
 8008c78:	4a02      	ldr	r2, [pc, #8]	; (8008c84 <stdio_exit_handler+0xc>)
 8008c7a:	4903      	ldr	r1, [pc, #12]	; (8008c88 <stdio_exit_handler+0x10>)
 8008c7c:	4803      	ldr	r0, [pc, #12]	; (8008c8c <stdio_exit_handler+0x14>)
 8008c7e:	f000 b869 	b.w	8008d54 <_fwalk_sglue>
 8008c82:	bf00      	nop
 8008c84:	200000fc 	.word	0x200000fc
 8008c88:	080097d5 	.word	0x080097d5
 8008c8c:	20000108 	.word	0x20000108

08008c90 <cleanup_stdio>:
 8008c90:	6841      	ldr	r1, [r0, #4]
 8008c92:	4b0c      	ldr	r3, [pc, #48]	; (8008cc4 <cleanup_stdio+0x34>)
 8008c94:	4299      	cmp	r1, r3
 8008c96:	b510      	push	{r4, lr}
 8008c98:	4604      	mov	r4, r0
 8008c9a:	d001      	beq.n	8008ca0 <cleanup_stdio+0x10>
 8008c9c:	f000 fd9a 	bl	80097d4 <_fflush_r>
 8008ca0:	68a1      	ldr	r1, [r4, #8]
 8008ca2:	4b09      	ldr	r3, [pc, #36]	; (8008cc8 <cleanup_stdio+0x38>)
 8008ca4:	4299      	cmp	r1, r3
 8008ca6:	d002      	beq.n	8008cae <cleanup_stdio+0x1e>
 8008ca8:	4620      	mov	r0, r4
 8008caa:	f000 fd93 	bl	80097d4 <_fflush_r>
 8008cae:	68e1      	ldr	r1, [r4, #12]
 8008cb0:	4b06      	ldr	r3, [pc, #24]	; (8008ccc <cleanup_stdio+0x3c>)
 8008cb2:	4299      	cmp	r1, r3
 8008cb4:	d004      	beq.n	8008cc0 <cleanup_stdio+0x30>
 8008cb6:	4620      	mov	r0, r4
 8008cb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008cbc:	f000 bd8a 	b.w	80097d4 <_fflush_r>
 8008cc0:	bd10      	pop	{r4, pc}
 8008cc2:	bf00      	nop
 8008cc4:	20001ec4 	.word	0x20001ec4
 8008cc8:	20001f2c 	.word	0x20001f2c
 8008ccc:	20001f94 	.word	0x20001f94

08008cd0 <global_stdio_init.part.0>:
 8008cd0:	b510      	push	{r4, lr}
 8008cd2:	4b0b      	ldr	r3, [pc, #44]	; (8008d00 <global_stdio_init.part.0+0x30>)
 8008cd4:	4c0b      	ldr	r4, [pc, #44]	; (8008d04 <global_stdio_init.part.0+0x34>)
 8008cd6:	4a0c      	ldr	r2, [pc, #48]	; (8008d08 <global_stdio_init.part.0+0x38>)
 8008cd8:	601a      	str	r2, [r3, #0]
 8008cda:	4620      	mov	r0, r4
 8008cdc:	2200      	movs	r2, #0
 8008cde:	2104      	movs	r1, #4
 8008ce0:	f7ff ffa6 	bl	8008c30 <std>
 8008ce4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008ce8:	2201      	movs	r2, #1
 8008cea:	2109      	movs	r1, #9
 8008cec:	f7ff ffa0 	bl	8008c30 <std>
 8008cf0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008cf4:	2202      	movs	r2, #2
 8008cf6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008cfa:	2112      	movs	r1, #18
 8008cfc:	f7ff bf98 	b.w	8008c30 <std>
 8008d00:	20001ffc 	.word	0x20001ffc
 8008d04:	20001ec4 	.word	0x20001ec4
 8008d08:	08008c79 	.word	0x08008c79

08008d0c <__sfp_lock_acquire>:
 8008d0c:	4801      	ldr	r0, [pc, #4]	; (8008d14 <__sfp_lock_acquire+0x8>)
 8008d0e:	f000 b90d 	b.w	8008f2c <__retarget_lock_acquire_recursive>
 8008d12:	bf00      	nop
 8008d14:	20002005 	.word	0x20002005

08008d18 <__sfp_lock_release>:
 8008d18:	4801      	ldr	r0, [pc, #4]	; (8008d20 <__sfp_lock_release+0x8>)
 8008d1a:	f000 b908 	b.w	8008f2e <__retarget_lock_release_recursive>
 8008d1e:	bf00      	nop
 8008d20:	20002005 	.word	0x20002005

08008d24 <__sinit>:
 8008d24:	b510      	push	{r4, lr}
 8008d26:	4604      	mov	r4, r0
 8008d28:	f7ff fff0 	bl	8008d0c <__sfp_lock_acquire>
 8008d2c:	6a23      	ldr	r3, [r4, #32]
 8008d2e:	b11b      	cbz	r3, 8008d38 <__sinit+0x14>
 8008d30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d34:	f7ff bff0 	b.w	8008d18 <__sfp_lock_release>
 8008d38:	4b04      	ldr	r3, [pc, #16]	; (8008d4c <__sinit+0x28>)
 8008d3a:	6223      	str	r3, [r4, #32]
 8008d3c:	4b04      	ldr	r3, [pc, #16]	; (8008d50 <__sinit+0x2c>)
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d1f5      	bne.n	8008d30 <__sinit+0xc>
 8008d44:	f7ff ffc4 	bl	8008cd0 <global_stdio_init.part.0>
 8008d48:	e7f2      	b.n	8008d30 <__sinit+0xc>
 8008d4a:	bf00      	nop
 8008d4c:	08008c91 	.word	0x08008c91
 8008d50:	20001ffc 	.word	0x20001ffc

08008d54 <_fwalk_sglue>:
 8008d54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d58:	4607      	mov	r7, r0
 8008d5a:	4688      	mov	r8, r1
 8008d5c:	4614      	mov	r4, r2
 8008d5e:	2600      	movs	r6, #0
 8008d60:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008d64:	f1b9 0901 	subs.w	r9, r9, #1
 8008d68:	d505      	bpl.n	8008d76 <_fwalk_sglue+0x22>
 8008d6a:	6824      	ldr	r4, [r4, #0]
 8008d6c:	2c00      	cmp	r4, #0
 8008d6e:	d1f7      	bne.n	8008d60 <_fwalk_sglue+0xc>
 8008d70:	4630      	mov	r0, r6
 8008d72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d76:	89ab      	ldrh	r3, [r5, #12]
 8008d78:	2b01      	cmp	r3, #1
 8008d7a:	d907      	bls.n	8008d8c <_fwalk_sglue+0x38>
 8008d7c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008d80:	3301      	adds	r3, #1
 8008d82:	d003      	beq.n	8008d8c <_fwalk_sglue+0x38>
 8008d84:	4629      	mov	r1, r5
 8008d86:	4638      	mov	r0, r7
 8008d88:	47c0      	blx	r8
 8008d8a:	4306      	orrs	r6, r0
 8008d8c:	3568      	adds	r5, #104	; 0x68
 8008d8e:	e7e9      	b.n	8008d64 <_fwalk_sglue+0x10>

08008d90 <iprintf>:
 8008d90:	b40f      	push	{r0, r1, r2, r3}
 8008d92:	b507      	push	{r0, r1, r2, lr}
 8008d94:	4906      	ldr	r1, [pc, #24]	; (8008db0 <iprintf+0x20>)
 8008d96:	ab04      	add	r3, sp, #16
 8008d98:	6808      	ldr	r0, [r1, #0]
 8008d9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d9e:	6881      	ldr	r1, [r0, #8]
 8008da0:	9301      	str	r3, [sp, #4]
 8008da2:	f000 f9e7 	bl	8009174 <_vfiprintf_r>
 8008da6:	b003      	add	sp, #12
 8008da8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008dac:	b004      	add	sp, #16
 8008dae:	4770      	bx	lr
 8008db0:	20000154 	.word	0x20000154

08008db4 <__sread>:
 8008db4:	b510      	push	{r4, lr}
 8008db6:	460c      	mov	r4, r1
 8008db8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008dbc:	f000 f868 	bl	8008e90 <_read_r>
 8008dc0:	2800      	cmp	r0, #0
 8008dc2:	bfab      	itete	ge
 8008dc4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008dc6:	89a3      	ldrhlt	r3, [r4, #12]
 8008dc8:	181b      	addge	r3, r3, r0
 8008dca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008dce:	bfac      	ite	ge
 8008dd0:	6563      	strge	r3, [r4, #84]	; 0x54
 8008dd2:	81a3      	strhlt	r3, [r4, #12]
 8008dd4:	bd10      	pop	{r4, pc}

08008dd6 <__swrite>:
 8008dd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008dda:	461f      	mov	r7, r3
 8008ddc:	898b      	ldrh	r3, [r1, #12]
 8008dde:	05db      	lsls	r3, r3, #23
 8008de0:	4605      	mov	r5, r0
 8008de2:	460c      	mov	r4, r1
 8008de4:	4616      	mov	r6, r2
 8008de6:	d505      	bpl.n	8008df4 <__swrite+0x1e>
 8008de8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008dec:	2302      	movs	r3, #2
 8008dee:	2200      	movs	r2, #0
 8008df0:	f000 f83c 	bl	8008e6c <_lseek_r>
 8008df4:	89a3      	ldrh	r3, [r4, #12]
 8008df6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008dfa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008dfe:	81a3      	strh	r3, [r4, #12]
 8008e00:	4632      	mov	r2, r6
 8008e02:	463b      	mov	r3, r7
 8008e04:	4628      	mov	r0, r5
 8008e06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e0a:	f000 b853 	b.w	8008eb4 <_write_r>

08008e0e <__sseek>:
 8008e0e:	b510      	push	{r4, lr}
 8008e10:	460c      	mov	r4, r1
 8008e12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e16:	f000 f829 	bl	8008e6c <_lseek_r>
 8008e1a:	1c43      	adds	r3, r0, #1
 8008e1c:	89a3      	ldrh	r3, [r4, #12]
 8008e1e:	bf15      	itete	ne
 8008e20:	6560      	strne	r0, [r4, #84]	; 0x54
 8008e22:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008e26:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008e2a:	81a3      	strheq	r3, [r4, #12]
 8008e2c:	bf18      	it	ne
 8008e2e:	81a3      	strhne	r3, [r4, #12]
 8008e30:	bd10      	pop	{r4, pc}

08008e32 <__sclose>:
 8008e32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e36:	f000 b809 	b.w	8008e4c <_close_r>

08008e3a <memset>:
 8008e3a:	4402      	add	r2, r0
 8008e3c:	4603      	mov	r3, r0
 8008e3e:	4293      	cmp	r3, r2
 8008e40:	d100      	bne.n	8008e44 <memset+0xa>
 8008e42:	4770      	bx	lr
 8008e44:	f803 1b01 	strb.w	r1, [r3], #1
 8008e48:	e7f9      	b.n	8008e3e <memset+0x4>
	...

08008e4c <_close_r>:
 8008e4c:	b538      	push	{r3, r4, r5, lr}
 8008e4e:	4d06      	ldr	r5, [pc, #24]	; (8008e68 <_close_r+0x1c>)
 8008e50:	2300      	movs	r3, #0
 8008e52:	4604      	mov	r4, r0
 8008e54:	4608      	mov	r0, r1
 8008e56:	602b      	str	r3, [r5, #0]
 8008e58:	f7f7 ffc3 	bl	8000de2 <_close>
 8008e5c:	1c43      	adds	r3, r0, #1
 8008e5e:	d102      	bne.n	8008e66 <_close_r+0x1a>
 8008e60:	682b      	ldr	r3, [r5, #0]
 8008e62:	b103      	cbz	r3, 8008e66 <_close_r+0x1a>
 8008e64:	6023      	str	r3, [r4, #0]
 8008e66:	bd38      	pop	{r3, r4, r5, pc}
 8008e68:	20002000 	.word	0x20002000

08008e6c <_lseek_r>:
 8008e6c:	b538      	push	{r3, r4, r5, lr}
 8008e6e:	4d07      	ldr	r5, [pc, #28]	; (8008e8c <_lseek_r+0x20>)
 8008e70:	4604      	mov	r4, r0
 8008e72:	4608      	mov	r0, r1
 8008e74:	4611      	mov	r1, r2
 8008e76:	2200      	movs	r2, #0
 8008e78:	602a      	str	r2, [r5, #0]
 8008e7a:	461a      	mov	r2, r3
 8008e7c:	f7f7 ffd8 	bl	8000e30 <_lseek>
 8008e80:	1c43      	adds	r3, r0, #1
 8008e82:	d102      	bne.n	8008e8a <_lseek_r+0x1e>
 8008e84:	682b      	ldr	r3, [r5, #0]
 8008e86:	b103      	cbz	r3, 8008e8a <_lseek_r+0x1e>
 8008e88:	6023      	str	r3, [r4, #0]
 8008e8a:	bd38      	pop	{r3, r4, r5, pc}
 8008e8c:	20002000 	.word	0x20002000

08008e90 <_read_r>:
 8008e90:	b538      	push	{r3, r4, r5, lr}
 8008e92:	4d07      	ldr	r5, [pc, #28]	; (8008eb0 <_read_r+0x20>)
 8008e94:	4604      	mov	r4, r0
 8008e96:	4608      	mov	r0, r1
 8008e98:	4611      	mov	r1, r2
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	602a      	str	r2, [r5, #0]
 8008e9e:	461a      	mov	r2, r3
 8008ea0:	f7f7 ff82 	bl	8000da8 <_read>
 8008ea4:	1c43      	adds	r3, r0, #1
 8008ea6:	d102      	bne.n	8008eae <_read_r+0x1e>
 8008ea8:	682b      	ldr	r3, [r5, #0]
 8008eaa:	b103      	cbz	r3, 8008eae <_read_r+0x1e>
 8008eac:	6023      	str	r3, [r4, #0]
 8008eae:	bd38      	pop	{r3, r4, r5, pc}
 8008eb0:	20002000 	.word	0x20002000

08008eb4 <_write_r>:
 8008eb4:	b538      	push	{r3, r4, r5, lr}
 8008eb6:	4d07      	ldr	r5, [pc, #28]	; (8008ed4 <_write_r+0x20>)
 8008eb8:	4604      	mov	r4, r0
 8008eba:	4608      	mov	r0, r1
 8008ebc:	4611      	mov	r1, r2
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	602a      	str	r2, [r5, #0]
 8008ec2:	461a      	mov	r2, r3
 8008ec4:	f7f7 fb52 	bl	800056c <_write>
 8008ec8:	1c43      	adds	r3, r0, #1
 8008eca:	d102      	bne.n	8008ed2 <_write_r+0x1e>
 8008ecc:	682b      	ldr	r3, [r5, #0]
 8008ece:	b103      	cbz	r3, 8008ed2 <_write_r+0x1e>
 8008ed0:	6023      	str	r3, [r4, #0]
 8008ed2:	bd38      	pop	{r3, r4, r5, pc}
 8008ed4:	20002000 	.word	0x20002000

08008ed8 <__errno>:
 8008ed8:	4b01      	ldr	r3, [pc, #4]	; (8008ee0 <__errno+0x8>)
 8008eda:	6818      	ldr	r0, [r3, #0]
 8008edc:	4770      	bx	lr
 8008ede:	bf00      	nop
 8008ee0:	20000154 	.word	0x20000154

08008ee4 <__libc_init_array>:
 8008ee4:	b570      	push	{r4, r5, r6, lr}
 8008ee6:	4d0d      	ldr	r5, [pc, #52]	; (8008f1c <__libc_init_array+0x38>)
 8008ee8:	4c0d      	ldr	r4, [pc, #52]	; (8008f20 <__libc_init_array+0x3c>)
 8008eea:	1b64      	subs	r4, r4, r5
 8008eec:	10a4      	asrs	r4, r4, #2
 8008eee:	2600      	movs	r6, #0
 8008ef0:	42a6      	cmp	r6, r4
 8008ef2:	d109      	bne.n	8008f08 <__libc_init_array+0x24>
 8008ef4:	4d0b      	ldr	r5, [pc, #44]	; (8008f24 <__libc_init_array+0x40>)
 8008ef6:	4c0c      	ldr	r4, [pc, #48]	; (8008f28 <__libc_init_array+0x44>)
 8008ef8:	f000 fdbe 	bl	8009a78 <_init>
 8008efc:	1b64      	subs	r4, r4, r5
 8008efe:	10a4      	asrs	r4, r4, #2
 8008f00:	2600      	movs	r6, #0
 8008f02:	42a6      	cmp	r6, r4
 8008f04:	d105      	bne.n	8008f12 <__libc_init_array+0x2e>
 8008f06:	bd70      	pop	{r4, r5, r6, pc}
 8008f08:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f0c:	4798      	blx	r3
 8008f0e:	3601      	adds	r6, #1
 8008f10:	e7ee      	b.n	8008ef0 <__libc_init_array+0xc>
 8008f12:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f16:	4798      	blx	r3
 8008f18:	3601      	adds	r6, #1
 8008f1a:	e7f2      	b.n	8008f02 <__libc_init_array+0x1e>
 8008f1c:	08009b40 	.word	0x08009b40
 8008f20:	08009b40 	.word	0x08009b40
 8008f24:	08009b40 	.word	0x08009b40
 8008f28:	08009b44 	.word	0x08009b44

08008f2c <__retarget_lock_acquire_recursive>:
 8008f2c:	4770      	bx	lr

08008f2e <__retarget_lock_release_recursive>:
 8008f2e:	4770      	bx	lr

08008f30 <_free_r>:
 8008f30:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008f32:	2900      	cmp	r1, #0
 8008f34:	d044      	beq.n	8008fc0 <_free_r+0x90>
 8008f36:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f3a:	9001      	str	r0, [sp, #4]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	f1a1 0404 	sub.w	r4, r1, #4
 8008f42:	bfb8      	it	lt
 8008f44:	18e4      	addlt	r4, r4, r3
 8008f46:	f000 f8df 	bl	8009108 <__malloc_lock>
 8008f4a:	4a1e      	ldr	r2, [pc, #120]	; (8008fc4 <_free_r+0x94>)
 8008f4c:	9801      	ldr	r0, [sp, #4]
 8008f4e:	6813      	ldr	r3, [r2, #0]
 8008f50:	b933      	cbnz	r3, 8008f60 <_free_r+0x30>
 8008f52:	6063      	str	r3, [r4, #4]
 8008f54:	6014      	str	r4, [r2, #0]
 8008f56:	b003      	add	sp, #12
 8008f58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008f5c:	f000 b8da 	b.w	8009114 <__malloc_unlock>
 8008f60:	42a3      	cmp	r3, r4
 8008f62:	d908      	bls.n	8008f76 <_free_r+0x46>
 8008f64:	6825      	ldr	r5, [r4, #0]
 8008f66:	1961      	adds	r1, r4, r5
 8008f68:	428b      	cmp	r3, r1
 8008f6a:	bf01      	itttt	eq
 8008f6c:	6819      	ldreq	r1, [r3, #0]
 8008f6e:	685b      	ldreq	r3, [r3, #4]
 8008f70:	1949      	addeq	r1, r1, r5
 8008f72:	6021      	streq	r1, [r4, #0]
 8008f74:	e7ed      	b.n	8008f52 <_free_r+0x22>
 8008f76:	461a      	mov	r2, r3
 8008f78:	685b      	ldr	r3, [r3, #4]
 8008f7a:	b10b      	cbz	r3, 8008f80 <_free_r+0x50>
 8008f7c:	42a3      	cmp	r3, r4
 8008f7e:	d9fa      	bls.n	8008f76 <_free_r+0x46>
 8008f80:	6811      	ldr	r1, [r2, #0]
 8008f82:	1855      	adds	r5, r2, r1
 8008f84:	42a5      	cmp	r5, r4
 8008f86:	d10b      	bne.n	8008fa0 <_free_r+0x70>
 8008f88:	6824      	ldr	r4, [r4, #0]
 8008f8a:	4421      	add	r1, r4
 8008f8c:	1854      	adds	r4, r2, r1
 8008f8e:	42a3      	cmp	r3, r4
 8008f90:	6011      	str	r1, [r2, #0]
 8008f92:	d1e0      	bne.n	8008f56 <_free_r+0x26>
 8008f94:	681c      	ldr	r4, [r3, #0]
 8008f96:	685b      	ldr	r3, [r3, #4]
 8008f98:	6053      	str	r3, [r2, #4]
 8008f9a:	440c      	add	r4, r1
 8008f9c:	6014      	str	r4, [r2, #0]
 8008f9e:	e7da      	b.n	8008f56 <_free_r+0x26>
 8008fa0:	d902      	bls.n	8008fa8 <_free_r+0x78>
 8008fa2:	230c      	movs	r3, #12
 8008fa4:	6003      	str	r3, [r0, #0]
 8008fa6:	e7d6      	b.n	8008f56 <_free_r+0x26>
 8008fa8:	6825      	ldr	r5, [r4, #0]
 8008faa:	1961      	adds	r1, r4, r5
 8008fac:	428b      	cmp	r3, r1
 8008fae:	bf04      	itt	eq
 8008fb0:	6819      	ldreq	r1, [r3, #0]
 8008fb2:	685b      	ldreq	r3, [r3, #4]
 8008fb4:	6063      	str	r3, [r4, #4]
 8008fb6:	bf04      	itt	eq
 8008fb8:	1949      	addeq	r1, r1, r5
 8008fba:	6021      	streq	r1, [r4, #0]
 8008fbc:	6054      	str	r4, [r2, #4]
 8008fbe:	e7ca      	b.n	8008f56 <_free_r+0x26>
 8008fc0:	b003      	add	sp, #12
 8008fc2:	bd30      	pop	{r4, r5, pc}
 8008fc4:	20002008 	.word	0x20002008

08008fc8 <sbrk_aligned>:
 8008fc8:	b570      	push	{r4, r5, r6, lr}
 8008fca:	4e0e      	ldr	r6, [pc, #56]	; (8009004 <sbrk_aligned+0x3c>)
 8008fcc:	460c      	mov	r4, r1
 8008fce:	6831      	ldr	r1, [r6, #0]
 8008fd0:	4605      	mov	r5, r0
 8008fd2:	b911      	cbnz	r1, 8008fda <sbrk_aligned+0x12>
 8008fd4:	f000 fcbc 	bl	8009950 <_sbrk_r>
 8008fd8:	6030      	str	r0, [r6, #0]
 8008fda:	4621      	mov	r1, r4
 8008fdc:	4628      	mov	r0, r5
 8008fde:	f000 fcb7 	bl	8009950 <_sbrk_r>
 8008fe2:	1c43      	adds	r3, r0, #1
 8008fe4:	d00a      	beq.n	8008ffc <sbrk_aligned+0x34>
 8008fe6:	1cc4      	adds	r4, r0, #3
 8008fe8:	f024 0403 	bic.w	r4, r4, #3
 8008fec:	42a0      	cmp	r0, r4
 8008fee:	d007      	beq.n	8009000 <sbrk_aligned+0x38>
 8008ff0:	1a21      	subs	r1, r4, r0
 8008ff2:	4628      	mov	r0, r5
 8008ff4:	f000 fcac 	bl	8009950 <_sbrk_r>
 8008ff8:	3001      	adds	r0, #1
 8008ffa:	d101      	bne.n	8009000 <sbrk_aligned+0x38>
 8008ffc:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009000:	4620      	mov	r0, r4
 8009002:	bd70      	pop	{r4, r5, r6, pc}
 8009004:	2000200c 	.word	0x2000200c

08009008 <_malloc_r>:
 8009008:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800900c:	1ccd      	adds	r5, r1, #3
 800900e:	f025 0503 	bic.w	r5, r5, #3
 8009012:	3508      	adds	r5, #8
 8009014:	2d0c      	cmp	r5, #12
 8009016:	bf38      	it	cc
 8009018:	250c      	movcc	r5, #12
 800901a:	2d00      	cmp	r5, #0
 800901c:	4607      	mov	r7, r0
 800901e:	db01      	blt.n	8009024 <_malloc_r+0x1c>
 8009020:	42a9      	cmp	r1, r5
 8009022:	d905      	bls.n	8009030 <_malloc_r+0x28>
 8009024:	230c      	movs	r3, #12
 8009026:	603b      	str	r3, [r7, #0]
 8009028:	2600      	movs	r6, #0
 800902a:	4630      	mov	r0, r6
 800902c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009030:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009104 <_malloc_r+0xfc>
 8009034:	f000 f868 	bl	8009108 <__malloc_lock>
 8009038:	f8d8 3000 	ldr.w	r3, [r8]
 800903c:	461c      	mov	r4, r3
 800903e:	bb5c      	cbnz	r4, 8009098 <_malloc_r+0x90>
 8009040:	4629      	mov	r1, r5
 8009042:	4638      	mov	r0, r7
 8009044:	f7ff ffc0 	bl	8008fc8 <sbrk_aligned>
 8009048:	1c43      	adds	r3, r0, #1
 800904a:	4604      	mov	r4, r0
 800904c:	d155      	bne.n	80090fa <_malloc_r+0xf2>
 800904e:	f8d8 4000 	ldr.w	r4, [r8]
 8009052:	4626      	mov	r6, r4
 8009054:	2e00      	cmp	r6, #0
 8009056:	d145      	bne.n	80090e4 <_malloc_r+0xdc>
 8009058:	2c00      	cmp	r4, #0
 800905a:	d048      	beq.n	80090ee <_malloc_r+0xe6>
 800905c:	6823      	ldr	r3, [r4, #0]
 800905e:	4631      	mov	r1, r6
 8009060:	4638      	mov	r0, r7
 8009062:	eb04 0903 	add.w	r9, r4, r3
 8009066:	f000 fc73 	bl	8009950 <_sbrk_r>
 800906a:	4581      	cmp	r9, r0
 800906c:	d13f      	bne.n	80090ee <_malloc_r+0xe6>
 800906e:	6821      	ldr	r1, [r4, #0]
 8009070:	1a6d      	subs	r5, r5, r1
 8009072:	4629      	mov	r1, r5
 8009074:	4638      	mov	r0, r7
 8009076:	f7ff ffa7 	bl	8008fc8 <sbrk_aligned>
 800907a:	3001      	adds	r0, #1
 800907c:	d037      	beq.n	80090ee <_malloc_r+0xe6>
 800907e:	6823      	ldr	r3, [r4, #0]
 8009080:	442b      	add	r3, r5
 8009082:	6023      	str	r3, [r4, #0]
 8009084:	f8d8 3000 	ldr.w	r3, [r8]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d038      	beq.n	80090fe <_malloc_r+0xf6>
 800908c:	685a      	ldr	r2, [r3, #4]
 800908e:	42a2      	cmp	r2, r4
 8009090:	d12b      	bne.n	80090ea <_malloc_r+0xe2>
 8009092:	2200      	movs	r2, #0
 8009094:	605a      	str	r2, [r3, #4]
 8009096:	e00f      	b.n	80090b8 <_malloc_r+0xb0>
 8009098:	6822      	ldr	r2, [r4, #0]
 800909a:	1b52      	subs	r2, r2, r5
 800909c:	d41f      	bmi.n	80090de <_malloc_r+0xd6>
 800909e:	2a0b      	cmp	r2, #11
 80090a0:	d917      	bls.n	80090d2 <_malloc_r+0xca>
 80090a2:	1961      	adds	r1, r4, r5
 80090a4:	42a3      	cmp	r3, r4
 80090a6:	6025      	str	r5, [r4, #0]
 80090a8:	bf18      	it	ne
 80090aa:	6059      	strne	r1, [r3, #4]
 80090ac:	6863      	ldr	r3, [r4, #4]
 80090ae:	bf08      	it	eq
 80090b0:	f8c8 1000 	streq.w	r1, [r8]
 80090b4:	5162      	str	r2, [r4, r5]
 80090b6:	604b      	str	r3, [r1, #4]
 80090b8:	4638      	mov	r0, r7
 80090ba:	f104 060b 	add.w	r6, r4, #11
 80090be:	f000 f829 	bl	8009114 <__malloc_unlock>
 80090c2:	f026 0607 	bic.w	r6, r6, #7
 80090c6:	1d23      	adds	r3, r4, #4
 80090c8:	1af2      	subs	r2, r6, r3
 80090ca:	d0ae      	beq.n	800902a <_malloc_r+0x22>
 80090cc:	1b9b      	subs	r3, r3, r6
 80090ce:	50a3      	str	r3, [r4, r2]
 80090d0:	e7ab      	b.n	800902a <_malloc_r+0x22>
 80090d2:	42a3      	cmp	r3, r4
 80090d4:	6862      	ldr	r2, [r4, #4]
 80090d6:	d1dd      	bne.n	8009094 <_malloc_r+0x8c>
 80090d8:	f8c8 2000 	str.w	r2, [r8]
 80090dc:	e7ec      	b.n	80090b8 <_malloc_r+0xb0>
 80090de:	4623      	mov	r3, r4
 80090e0:	6864      	ldr	r4, [r4, #4]
 80090e2:	e7ac      	b.n	800903e <_malloc_r+0x36>
 80090e4:	4634      	mov	r4, r6
 80090e6:	6876      	ldr	r6, [r6, #4]
 80090e8:	e7b4      	b.n	8009054 <_malloc_r+0x4c>
 80090ea:	4613      	mov	r3, r2
 80090ec:	e7cc      	b.n	8009088 <_malloc_r+0x80>
 80090ee:	230c      	movs	r3, #12
 80090f0:	603b      	str	r3, [r7, #0]
 80090f2:	4638      	mov	r0, r7
 80090f4:	f000 f80e 	bl	8009114 <__malloc_unlock>
 80090f8:	e797      	b.n	800902a <_malloc_r+0x22>
 80090fa:	6025      	str	r5, [r4, #0]
 80090fc:	e7dc      	b.n	80090b8 <_malloc_r+0xb0>
 80090fe:	605b      	str	r3, [r3, #4]
 8009100:	deff      	udf	#255	; 0xff
 8009102:	bf00      	nop
 8009104:	20002008 	.word	0x20002008

08009108 <__malloc_lock>:
 8009108:	4801      	ldr	r0, [pc, #4]	; (8009110 <__malloc_lock+0x8>)
 800910a:	f7ff bf0f 	b.w	8008f2c <__retarget_lock_acquire_recursive>
 800910e:	bf00      	nop
 8009110:	20002004 	.word	0x20002004

08009114 <__malloc_unlock>:
 8009114:	4801      	ldr	r0, [pc, #4]	; (800911c <__malloc_unlock+0x8>)
 8009116:	f7ff bf0a 	b.w	8008f2e <__retarget_lock_release_recursive>
 800911a:	bf00      	nop
 800911c:	20002004 	.word	0x20002004

08009120 <__sfputc_r>:
 8009120:	6893      	ldr	r3, [r2, #8]
 8009122:	3b01      	subs	r3, #1
 8009124:	2b00      	cmp	r3, #0
 8009126:	b410      	push	{r4}
 8009128:	6093      	str	r3, [r2, #8]
 800912a:	da08      	bge.n	800913e <__sfputc_r+0x1e>
 800912c:	6994      	ldr	r4, [r2, #24]
 800912e:	42a3      	cmp	r3, r4
 8009130:	db01      	blt.n	8009136 <__sfputc_r+0x16>
 8009132:	290a      	cmp	r1, #10
 8009134:	d103      	bne.n	800913e <__sfputc_r+0x1e>
 8009136:	f85d 4b04 	ldr.w	r4, [sp], #4
 800913a:	f000 bb73 	b.w	8009824 <__swbuf_r>
 800913e:	6813      	ldr	r3, [r2, #0]
 8009140:	1c58      	adds	r0, r3, #1
 8009142:	6010      	str	r0, [r2, #0]
 8009144:	7019      	strb	r1, [r3, #0]
 8009146:	4608      	mov	r0, r1
 8009148:	f85d 4b04 	ldr.w	r4, [sp], #4
 800914c:	4770      	bx	lr

0800914e <__sfputs_r>:
 800914e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009150:	4606      	mov	r6, r0
 8009152:	460f      	mov	r7, r1
 8009154:	4614      	mov	r4, r2
 8009156:	18d5      	adds	r5, r2, r3
 8009158:	42ac      	cmp	r4, r5
 800915a:	d101      	bne.n	8009160 <__sfputs_r+0x12>
 800915c:	2000      	movs	r0, #0
 800915e:	e007      	b.n	8009170 <__sfputs_r+0x22>
 8009160:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009164:	463a      	mov	r2, r7
 8009166:	4630      	mov	r0, r6
 8009168:	f7ff ffda 	bl	8009120 <__sfputc_r>
 800916c:	1c43      	adds	r3, r0, #1
 800916e:	d1f3      	bne.n	8009158 <__sfputs_r+0xa>
 8009170:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009174 <_vfiprintf_r>:
 8009174:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009178:	460d      	mov	r5, r1
 800917a:	b09d      	sub	sp, #116	; 0x74
 800917c:	4614      	mov	r4, r2
 800917e:	4698      	mov	r8, r3
 8009180:	4606      	mov	r6, r0
 8009182:	b118      	cbz	r0, 800918c <_vfiprintf_r+0x18>
 8009184:	6a03      	ldr	r3, [r0, #32]
 8009186:	b90b      	cbnz	r3, 800918c <_vfiprintf_r+0x18>
 8009188:	f7ff fdcc 	bl	8008d24 <__sinit>
 800918c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800918e:	07d9      	lsls	r1, r3, #31
 8009190:	d405      	bmi.n	800919e <_vfiprintf_r+0x2a>
 8009192:	89ab      	ldrh	r3, [r5, #12]
 8009194:	059a      	lsls	r2, r3, #22
 8009196:	d402      	bmi.n	800919e <_vfiprintf_r+0x2a>
 8009198:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800919a:	f7ff fec7 	bl	8008f2c <__retarget_lock_acquire_recursive>
 800919e:	89ab      	ldrh	r3, [r5, #12]
 80091a0:	071b      	lsls	r3, r3, #28
 80091a2:	d501      	bpl.n	80091a8 <_vfiprintf_r+0x34>
 80091a4:	692b      	ldr	r3, [r5, #16]
 80091a6:	b99b      	cbnz	r3, 80091d0 <_vfiprintf_r+0x5c>
 80091a8:	4629      	mov	r1, r5
 80091aa:	4630      	mov	r0, r6
 80091ac:	f000 fb78 	bl	80098a0 <__swsetup_r>
 80091b0:	b170      	cbz	r0, 80091d0 <_vfiprintf_r+0x5c>
 80091b2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80091b4:	07dc      	lsls	r4, r3, #31
 80091b6:	d504      	bpl.n	80091c2 <_vfiprintf_r+0x4e>
 80091b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80091bc:	b01d      	add	sp, #116	; 0x74
 80091be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091c2:	89ab      	ldrh	r3, [r5, #12]
 80091c4:	0598      	lsls	r0, r3, #22
 80091c6:	d4f7      	bmi.n	80091b8 <_vfiprintf_r+0x44>
 80091c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80091ca:	f7ff feb0 	bl	8008f2e <__retarget_lock_release_recursive>
 80091ce:	e7f3      	b.n	80091b8 <_vfiprintf_r+0x44>
 80091d0:	2300      	movs	r3, #0
 80091d2:	9309      	str	r3, [sp, #36]	; 0x24
 80091d4:	2320      	movs	r3, #32
 80091d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80091da:	f8cd 800c 	str.w	r8, [sp, #12]
 80091de:	2330      	movs	r3, #48	; 0x30
 80091e0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009394 <_vfiprintf_r+0x220>
 80091e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80091e8:	f04f 0901 	mov.w	r9, #1
 80091ec:	4623      	mov	r3, r4
 80091ee:	469a      	mov	sl, r3
 80091f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80091f4:	b10a      	cbz	r2, 80091fa <_vfiprintf_r+0x86>
 80091f6:	2a25      	cmp	r2, #37	; 0x25
 80091f8:	d1f9      	bne.n	80091ee <_vfiprintf_r+0x7a>
 80091fa:	ebba 0b04 	subs.w	fp, sl, r4
 80091fe:	d00b      	beq.n	8009218 <_vfiprintf_r+0xa4>
 8009200:	465b      	mov	r3, fp
 8009202:	4622      	mov	r2, r4
 8009204:	4629      	mov	r1, r5
 8009206:	4630      	mov	r0, r6
 8009208:	f7ff ffa1 	bl	800914e <__sfputs_r>
 800920c:	3001      	adds	r0, #1
 800920e:	f000 80a9 	beq.w	8009364 <_vfiprintf_r+0x1f0>
 8009212:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009214:	445a      	add	r2, fp
 8009216:	9209      	str	r2, [sp, #36]	; 0x24
 8009218:	f89a 3000 	ldrb.w	r3, [sl]
 800921c:	2b00      	cmp	r3, #0
 800921e:	f000 80a1 	beq.w	8009364 <_vfiprintf_r+0x1f0>
 8009222:	2300      	movs	r3, #0
 8009224:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009228:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800922c:	f10a 0a01 	add.w	sl, sl, #1
 8009230:	9304      	str	r3, [sp, #16]
 8009232:	9307      	str	r3, [sp, #28]
 8009234:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009238:	931a      	str	r3, [sp, #104]	; 0x68
 800923a:	4654      	mov	r4, sl
 800923c:	2205      	movs	r2, #5
 800923e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009242:	4854      	ldr	r0, [pc, #336]	; (8009394 <_vfiprintf_r+0x220>)
 8009244:	f7f6 ffc4 	bl	80001d0 <memchr>
 8009248:	9a04      	ldr	r2, [sp, #16]
 800924a:	b9d8      	cbnz	r0, 8009284 <_vfiprintf_r+0x110>
 800924c:	06d1      	lsls	r1, r2, #27
 800924e:	bf44      	itt	mi
 8009250:	2320      	movmi	r3, #32
 8009252:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009256:	0713      	lsls	r3, r2, #28
 8009258:	bf44      	itt	mi
 800925a:	232b      	movmi	r3, #43	; 0x2b
 800925c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009260:	f89a 3000 	ldrb.w	r3, [sl]
 8009264:	2b2a      	cmp	r3, #42	; 0x2a
 8009266:	d015      	beq.n	8009294 <_vfiprintf_r+0x120>
 8009268:	9a07      	ldr	r2, [sp, #28]
 800926a:	4654      	mov	r4, sl
 800926c:	2000      	movs	r0, #0
 800926e:	f04f 0c0a 	mov.w	ip, #10
 8009272:	4621      	mov	r1, r4
 8009274:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009278:	3b30      	subs	r3, #48	; 0x30
 800927a:	2b09      	cmp	r3, #9
 800927c:	d94d      	bls.n	800931a <_vfiprintf_r+0x1a6>
 800927e:	b1b0      	cbz	r0, 80092ae <_vfiprintf_r+0x13a>
 8009280:	9207      	str	r2, [sp, #28]
 8009282:	e014      	b.n	80092ae <_vfiprintf_r+0x13a>
 8009284:	eba0 0308 	sub.w	r3, r0, r8
 8009288:	fa09 f303 	lsl.w	r3, r9, r3
 800928c:	4313      	orrs	r3, r2
 800928e:	9304      	str	r3, [sp, #16]
 8009290:	46a2      	mov	sl, r4
 8009292:	e7d2      	b.n	800923a <_vfiprintf_r+0xc6>
 8009294:	9b03      	ldr	r3, [sp, #12]
 8009296:	1d19      	adds	r1, r3, #4
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	9103      	str	r1, [sp, #12]
 800929c:	2b00      	cmp	r3, #0
 800929e:	bfbb      	ittet	lt
 80092a0:	425b      	neglt	r3, r3
 80092a2:	f042 0202 	orrlt.w	r2, r2, #2
 80092a6:	9307      	strge	r3, [sp, #28]
 80092a8:	9307      	strlt	r3, [sp, #28]
 80092aa:	bfb8      	it	lt
 80092ac:	9204      	strlt	r2, [sp, #16]
 80092ae:	7823      	ldrb	r3, [r4, #0]
 80092b0:	2b2e      	cmp	r3, #46	; 0x2e
 80092b2:	d10c      	bne.n	80092ce <_vfiprintf_r+0x15a>
 80092b4:	7863      	ldrb	r3, [r4, #1]
 80092b6:	2b2a      	cmp	r3, #42	; 0x2a
 80092b8:	d134      	bne.n	8009324 <_vfiprintf_r+0x1b0>
 80092ba:	9b03      	ldr	r3, [sp, #12]
 80092bc:	1d1a      	adds	r2, r3, #4
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	9203      	str	r2, [sp, #12]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	bfb8      	it	lt
 80092c6:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80092ca:	3402      	adds	r4, #2
 80092cc:	9305      	str	r3, [sp, #20]
 80092ce:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80093a4 <_vfiprintf_r+0x230>
 80092d2:	7821      	ldrb	r1, [r4, #0]
 80092d4:	2203      	movs	r2, #3
 80092d6:	4650      	mov	r0, sl
 80092d8:	f7f6 ff7a 	bl	80001d0 <memchr>
 80092dc:	b138      	cbz	r0, 80092ee <_vfiprintf_r+0x17a>
 80092de:	9b04      	ldr	r3, [sp, #16]
 80092e0:	eba0 000a 	sub.w	r0, r0, sl
 80092e4:	2240      	movs	r2, #64	; 0x40
 80092e6:	4082      	lsls	r2, r0
 80092e8:	4313      	orrs	r3, r2
 80092ea:	3401      	adds	r4, #1
 80092ec:	9304      	str	r3, [sp, #16]
 80092ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092f2:	4829      	ldr	r0, [pc, #164]	; (8009398 <_vfiprintf_r+0x224>)
 80092f4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80092f8:	2206      	movs	r2, #6
 80092fa:	f7f6 ff69 	bl	80001d0 <memchr>
 80092fe:	2800      	cmp	r0, #0
 8009300:	d03f      	beq.n	8009382 <_vfiprintf_r+0x20e>
 8009302:	4b26      	ldr	r3, [pc, #152]	; (800939c <_vfiprintf_r+0x228>)
 8009304:	bb1b      	cbnz	r3, 800934e <_vfiprintf_r+0x1da>
 8009306:	9b03      	ldr	r3, [sp, #12]
 8009308:	3307      	adds	r3, #7
 800930a:	f023 0307 	bic.w	r3, r3, #7
 800930e:	3308      	adds	r3, #8
 8009310:	9303      	str	r3, [sp, #12]
 8009312:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009314:	443b      	add	r3, r7
 8009316:	9309      	str	r3, [sp, #36]	; 0x24
 8009318:	e768      	b.n	80091ec <_vfiprintf_r+0x78>
 800931a:	fb0c 3202 	mla	r2, ip, r2, r3
 800931e:	460c      	mov	r4, r1
 8009320:	2001      	movs	r0, #1
 8009322:	e7a6      	b.n	8009272 <_vfiprintf_r+0xfe>
 8009324:	2300      	movs	r3, #0
 8009326:	3401      	adds	r4, #1
 8009328:	9305      	str	r3, [sp, #20]
 800932a:	4619      	mov	r1, r3
 800932c:	f04f 0c0a 	mov.w	ip, #10
 8009330:	4620      	mov	r0, r4
 8009332:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009336:	3a30      	subs	r2, #48	; 0x30
 8009338:	2a09      	cmp	r2, #9
 800933a:	d903      	bls.n	8009344 <_vfiprintf_r+0x1d0>
 800933c:	2b00      	cmp	r3, #0
 800933e:	d0c6      	beq.n	80092ce <_vfiprintf_r+0x15a>
 8009340:	9105      	str	r1, [sp, #20]
 8009342:	e7c4      	b.n	80092ce <_vfiprintf_r+0x15a>
 8009344:	fb0c 2101 	mla	r1, ip, r1, r2
 8009348:	4604      	mov	r4, r0
 800934a:	2301      	movs	r3, #1
 800934c:	e7f0      	b.n	8009330 <_vfiprintf_r+0x1bc>
 800934e:	ab03      	add	r3, sp, #12
 8009350:	9300      	str	r3, [sp, #0]
 8009352:	462a      	mov	r2, r5
 8009354:	4b12      	ldr	r3, [pc, #72]	; (80093a0 <_vfiprintf_r+0x22c>)
 8009356:	a904      	add	r1, sp, #16
 8009358:	4630      	mov	r0, r6
 800935a:	f3af 8000 	nop.w
 800935e:	4607      	mov	r7, r0
 8009360:	1c78      	adds	r0, r7, #1
 8009362:	d1d6      	bne.n	8009312 <_vfiprintf_r+0x19e>
 8009364:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009366:	07d9      	lsls	r1, r3, #31
 8009368:	d405      	bmi.n	8009376 <_vfiprintf_r+0x202>
 800936a:	89ab      	ldrh	r3, [r5, #12]
 800936c:	059a      	lsls	r2, r3, #22
 800936e:	d402      	bmi.n	8009376 <_vfiprintf_r+0x202>
 8009370:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009372:	f7ff fddc 	bl	8008f2e <__retarget_lock_release_recursive>
 8009376:	89ab      	ldrh	r3, [r5, #12]
 8009378:	065b      	lsls	r3, r3, #25
 800937a:	f53f af1d 	bmi.w	80091b8 <_vfiprintf_r+0x44>
 800937e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009380:	e71c      	b.n	80091bc <_vfiprintf_r+0x48>
 8009382:	ab03      	add	r3, sp, #12
 8009384:	9300      	str	r3, [sp, #0]
 8009386:	462a      	mov	r2, r5
 8009388:	4b05      	ldr	r3, [pc, #20]	; (80093a0 <_vfiprintf_r+0x22c>)
 800938a:	a904      	add	r1, sp, #16
 800938c:	4630      	mov	r0, r6
 800938e:	f000 f879 	bl	8009484 <_printf_i>
 8009392:	e7e4      	b.n	800935e <_vfiprintf_r+0x1ea>
 8009394:	08009b04 	.word	0x08009b04
 8009398:	08009b0e 	.word	0x08009b0e
 800939c:	00000000 	.word	0x00000000
 80093a0:	0800914f 	.word	0x0800914f
 80093a4:	08009b0a 	.word	0x08009b0a

080093a8 <_printf_common>:
 80093a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093ac:	4616      	mov	r6, r2
 80093ae:	4699      	mov	r9, r3
 80093b0:	688a      	ldr	r2, [r1, #8]
 80093b2:	690b      	ldr	r3, [r1, #16]
 80093b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80093b8:	4293      	cmp	r3, r2
 80093ba:	bfb8      	it	lt
 80093bc:	4613      	movlt	r3, r2
 80093be:	6033      	str	r3, [r6, #0]
 80093c0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80093c4:	4607      	mov	r7, r0
 80093c6:	460c      	mov	r4, r1
 80093c8:	b10a      	cbz	r2, 80093ce <_printf_common+0x26>
 80093ca:	3301      	adds	r3, #1
 80093cc:	6033      	str	r3, [r6, #0]
 80093ce:	6823      	ldr	r3, [r4, #0]
 80093d0:	0699      	lsls	r1, r3, #26
 80093d2:	bf42      	ittt	mi
 80093d4:	6833      	ldrmi	r3, [r6, #0]
 80093d6:	3302      	addmi	r3, #2
 80093d8:	6033      	strmi	r3, [r6, #0]
 80093da:	6825      	ldr	r5, [r4, #0]
 80093dc:	f015 0506 	ands.w	r5, r5, #6
 80093e0:	d106      	bne.n	80093f0 <_printf_common+0x48>
 80093e2:	f104 0a19 	add.w	sl, r4, #25
 80093e6:	68e3      	ldr	r3, [r4, #12]
 80093e8:	6832      	ldr	r2, [r6, #0]
 80093ea:	1a9b      	subs	r3, r3, r2
 80093ec:	42ab      	cmp	r3, r5
 80093ee:	dc26      	bgt.n	800943e <_printf_common+0x96>
 80093f0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80093f4:	1e13      	subs	r3, r2, #0
 80093f6:	6822      	ldr	r2, [r4, #0]
 80093f8:	bf18      	it	ne
 80093fa:	2301      	movne	r3, #1
 80093fc:	0692      	lsls	r2, r2, #26
 80093fe:	d42b      	bmi.n	8009458 <_printf_common+0xb0>
 8009400:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009404:	4649      	mov	r1, r9
 8009406:	4638      	mov	r0, r7
 8009408:	47c0      	blx	r8
 800940a:	3001      	adds	r0, #1
 800940c:	d01e      	beq.n	800944c <_printf_common+0xa4>
 800940e:	6823      	ldr	r3, [r4, #0]
 8009410:	6922      	ldr	r2, [r4, #16]
 8009412:	f003 0306 	and.w	r3, r3, #6
 8009416:	2b04      	cmp	r3, #4
 8009418:	bf02      	ittt	eq
 800941a:	68e5      	ldreq	r5, [r4, #12]
 800941c:	6833      	ldreq	r3, [r6, #0]
 800941e:	1aed      	subeq	r5, r5, r3
 8009420:	68a3      	ldr	r3, [r4, #8]
 8009422:	bf0c      	ite	eq
 8009424:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009428:	2500      	movne	r5, #0
 800942a:	4293      	cmp	r3, r2
 800942c:	bfc4      	itt	gt
 800942e:	1a9b      	subgt	r3, r3, r2
 8009430:	18ed      	addgt	r5, r5, r3
 8009432:	2600      	movs	r6, #0
 8009434:	341a      	adds	r4, #26
 8009436:	42b5      	cmp	r5, r6
 8009438:	d11a      	bne.n	8009470 <_printf_common+0xc8>
 800943a:	2000      	movs	r0, #0
 800943c:	e008      	b.n	8009450 <_printf_common+0xa8>
 800943e:	2301      	movs	r3, #1
 8009440:	4652      	mov	r2, sl
 8009442:	4649      	mov	r1, r9
 8009444:	4638      	mov	r0, r7
 8009446:	47c0      	blx	r8
 8009448:	3001      	adds	r0, #1
 800944a:	d103      	bne.n	8009454 <_printf_common+0xac>
 800944c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009450:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009454:	3501      	adds	r5, #1
 8009456:	e7c6      	b.n	80093e6 <_printf_common+0x3e>
 8009458:	18e1      	adds	r1, r4, r3
 800945a:	1c5a      	adds	r2, r3, #1
 800945c:	2030      	movs	r0, #48	; 0x30
 800945e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009462:	4422      	add	r2, r4
 8009464:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009468:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800946c:	3302      	adds	r3, #2
 800946e:	e7c7      	b.n	8009400 <_printf_common+0x58>
 8009470:	2301      	movs	r3, #1
 8009472:	4622      	mov	r2, r4
 8009474:	4649      	mov	r1, r9
 8009476:	4638      	mov	r0, r7
 8009478:	47c0      	blx	r8
 800947a:	3001      	adds	r0, #1
 800947c:	d0e6      	beq.n	800944c <_printf_common+0xa4>
 800947e:	3601      	adds	r6, #1
 8009480:	e7d9      	b.n	8009436 <_printf_common+0x8e>
	...

08009484 <_printf_i>:
 8009484:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009488:	7e0f      	ldrb	r7, [r1, #24]
 800948a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800948c:	2f78      	cmp	r7, #120	; 0x78
 800948e:	4691      	mov	r9, r2
 8009490:	4680      	mov	r8, r0
 8009492:	460c      	mov	r4, r1
 8009494:	469a      	mov	sl, r3
 8009496:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800949a:	d807      	bhi.n	80094ac <_printf_i+0x28>
 800949c:	2f62      	cmp	r7, #98	; 0x62
 800949e:	d80a      	bhi.n	80094b6 <_printf_i+0x32>
 80094a0:	2f00      	cmp	r7, #0
 80094a2:	f000 80d4 	beq.w	800964e <_printf_i+0x1ca>
 80094a6:	2f58      	cmp	r7, #88	; 0x58
 80094a8:	f000 80c0 	beq.w	800962c <_printf_i+0x1a8>
 80094ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80094b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80094b4:	e03a      	b.n	800952c <_printf_i+0xa8>
 80094b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80094ba:	2b15      	cmp	r3, #21
 80094bc:	d8f6      	bhi.n	80094ac <_printf_i+0x28>
 80094be:	a101      	add	r1, pc, #4	; (adr r1, 80094c4 <_printf_i+0x40>)
 80094c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80094c4:	0800951d 	.word	0x0800951d
 80094c8:	08009531 	.word	0x08009531
 80094cc:	080094ad 	.word	0x080094ad
 80094d0:	080094ad 	.word	0x080094ad
 80094d4:	080094ad 	.word	0x080094ad
 80094d8:	080094ad 	.word	0x080094ad
 80094dc:	08009531 	.word	0x08009531
 80094e0:	080094ad 	.word	0x080094ad
 80094e4:	080094ad 	.word	0x080094ad
 80094e8:	080094ad 	.word	0x080094ad
 80094ec:	080094ad 	.word	0x080094ad
 80094f0:	08009635 	.word	0x08009635
 80094f4:	0800955d 	.word	0x0800955d
 80094f8:	080095ef 	.word	0x080095ef
 80094fc:	080094ad 	.word	0x080094ad
 8009500:	080094ad 	.word	0x080094ad
 8009504:	08009657 	.word	0x08009657
 8009508:	080094ad 	.word	0x080094ad
 800950c:	0800955d 	.word	0x0800955d
 8009510:	080094ad 	.word	0x080094ad
 8009514:	080094ad 	.word	0x080094ad
 8009518:	080095f7 	.word	0x080095f7
 800951c:	682b      	ldr	r3, [r5, #0]
 800951e:	1d1a      	adds	r2, r3, #4
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	602a      	str	r2, [r5, #0]
 8009524:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009528:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800952c:	2301      	movs	r3, #1
 800952e:	e09f      	b.n	8009670 <_printf_i+0x1ec>
 8009530:	6820      	ldr	r0, [r4, #0]
 8009532:	682b      	ldr	r3, [r5, #0]
 8009534:	0607      	lsls	r7, r0, #24
 8009536:	f103 0104 	add.w	r1, r3, #4
 800953a:	6029      	str	r1, [r5, #0]
 800953c:	d501      	bpl.n	8009542 <_printf_i+0xbe>
 800953e:	681e      	ldr	r6, [r3, #0]
 8009540:	e003      	b.n	800954a <_printf_i+0xc6>
 8009542:	0646      	lsls	r6, r0, #25
 8009544:	d5fb      	bpl.n	800953e <_printf_i+0xba>
 8009546:	f9b3 6000 	ldrsh.w	r6, [r3]
 800954a:	2e00      	cmp	r6, #0
 800954c:	da03      	bge.n	8009556 <_printf_i+0xd2>
 800954e:	232d      	movs	r3, #45	; 0x2d
 8009550:	4276      	negs	r6, r6
 8009552:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009556:	485a      	ldr	r0, [pc, #360]	; (80096c0 <_printf_i+0x23c>)
 8009558:	230a      	movs	r3, #10
 800955a:	e012      	b.n	8009582 <_printf_i+0xfe>
 800955c:	682b      	ldr	r3, [r5, #0]
 800955e:	6820      	ldr	r0, [r4, #0]
 8009560:	1d19      	adds	r1, r3, #4
 8009562:	6029      	str	r1, [r5, #0]
 8009564:	0605      	lsls	r5, r0, #24
 8009566:	d501      	bpl.n	800956c <_printf_i+0xe8>
 8009568:	681e      	ldr	r6, [r3, #0]
 800956a:	e002      	b.n	8009572 <_printf_i+0xee>
 800956c:	0641      	lsls	r1, r0, #25
 800956e:	d5fb      	bpl.n	8009568 <_printf_i+0xe4>
 8009570:	881e      	ldrh	r6, [r3, #0]
 8009572:	4853      	ldr	r0, [pc, #332]	; (80096c0 <_printf_i+0x23c>)
 8009574:	2f6f      	cmp	r7, #111	; 0x6f
 8009576:	bf0c      	ite	eq
 8009578:	2308      	moveq	r3, #8
 800957a:	230a      	movne	r3, #10
 800957c:	2100      	movs	r1, #0
 800957e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009582:	6865      	ldr	r5, [r4, #4]
 8009584:	60a5      	str	r5, [r4, #8]
 8009586:	2d00      	cmp	r5, #0
 8009588:	bfa2      	ittt	ge
 800958a:	6821      	ldrge	r1, [r4, #0]
 800958c:	f021 0104 	bicge.w	r1, r1, #4
 8009590:	6021      	strge	r1, [r4, #0]
 8009592:	b90e      	cbnz	r6, 8009598 <_printf_i+0x114>
 8009594:	2d00      	cmp	r5, #0
 8009596:	d04b      	beq.n	8009630 <_printf_i+0x1ac>
 8009598:	4615      	mov	r5, r2
 800959a:	fbb6 f1f3 	udiv	r1, r6, r3
 800959e:	fb03 6711 	mls	r7, r3, r1, r6
 80095a2:	5dc7      	ldrb	r7, [r0, r7]
 80095a4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80095a8:	4637      	mov	r7, r6
 80095aa:	42bb      	cmp	r3, r7
 80095ac:	460e      	mov	r6, r1
 80095ae:	d9f4      	bls.n	800959a <_printf_i+0x116>
 80095b0:	2b08      	cmp	r3, #8
 80095b2:	d10b      	bne.n	80095cc <_printf_i+0x148>
 80095b4:	6823      	ldr	r3, [r4, #0]
 80095b6:	07de      	lsls	r6, r3, #31
 80095b8:	d508      	bpl.n	80095cc <_printf_i+0x148>
 80095ba:	6923      	ldr	r3, [r4, #16]
 80095bc:	6861      	ldr	r1, [r4, #4]
 80095be:	4299      	cmp	r1, r3
 80095c0:	bfde      	ittt	le
 80095c2:	2330      	movle	r3, #48	; 0x30
 80095c4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80095c8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80095cc:	1b52      	subs	r2, r2, r5
 80095ce:	6122      	str	r2, [r4, #16]
 80095d0:	f8cd a000 	str.w	sl, [sp]
 80095d4:	464b      	mov	r3, r9
 80095d6:	aa03      	add	r2, sp, #12
 80095d8:	4621      	mov	r1, r4
 80095da:	4640      	mov	r0, r8
 80095dc:	f7ff fee4 	bl	80093a8 <_printf_common>
 80095e0:	3001      	adds	r0, #1
 80095e2:	d14a      	bne.n	800967a <_printf_i+0x1f6>
 80095e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80095e8:	b004      	add	sp, #16
 80095ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095ee:	6823      	ldr	r3, [r4, #0]
 80095f0:	f043 0320 	orr.w	r3, r3, #32
 80095f4:	6023      	str	r3, [r4, #0]
 80095f6:	4833      	ldr	r0, [pc, #204]	; (80096c4 <_printf_i+0x240>)
 80095f8:	2778      	movs	r7, #120	; 0x78
 80095fa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80095fe:	6823      	ldr	r3, [r4, #0]
 8009600:	6829      	ldr	r1, [r5, #0]
 8009602:	061f      	lsls	r7, r3, #24
 8009604:	f851 6b04 	ldr.w	r6, [r1], #4
 8009608:	d402      	bmi.n	8009610 <_printf_i+0x18c>
 800960a:	065f      	lsls	r7, r3, #25
 800960c:	bf48      	it	mi
 800960e:	b2b6      	uxthmi	r6, r6
 8009610:	07df      	lsls	r7, r3, #31
 8009612:	bf48      	it	mi
 8009614:	f043 0320 	orrmi.w	r3, r3, #32
 8009618:	6029      	str	r1, [r5, #0]
 800961a:	bf48      	it	mi
 800961c:	6023      	strmi	r3, [r4, #0]
 800961e:	b91e      	cbnz	r6, 8009628 <_printf_i+0x1a4>
 8009620:	6823      	ldr	r3, [r4, #0]
 8009622:	f023 0320 	bic.w	r3, r3, #32
 8009626:	6023      	str	r3, [r4, #0]
 8009628:	2310      	movs	r3, #16
 800962a:	e7a7      	b.n	800957c <_printf_i+0xf8>
 800962c:	4824      	ldr	r0, [pc, #144]	; (80096c0 <_printf_i+0x23c>)
 800962e:	e7e4      	b.n	80095fa <_printf_i+0x176>
 8009630:	4615      	mov	r5, r2
 8009632:	e7bd      	b.n	80095b0 <_printf_i+0x12c>
 8009634:	682b      	ldr	r3, [r5, #0]
 8009636:	6826      	ldr	r6, [r4, #0]
 8009638:	6961      	ldr	r1, [r4, #20]
 800963a:	1d18      	adds	r0, r3, #4
 800963c:	6028      	str	r0, [r5, #0]
 800963e:	0635      	lsls	r5, r6, #24
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	d501      	bpl.n	8009648 <_printf_i+0x1c4>
 8009644:	6019      	str	r1, [r3, #0]
 8009646:	e002      	b.n	800964e <_printf_i+0x1ca>
 8009648:	0670      	lsls	r0, r6, #25
 800964a:	d5fb      	bpl.n	8009644 <_printf_i+0x1c0>
 800964c:	8019      	strh	r1, [r3, #0]
 800964e:	2300      	movs	r3, #0
 8009650:	6123      	str	r3, [r4, #16]
 8009652:	4615      	mov	r5, r2
 8009654:	e7bc      	b.n	80095d0 <_printf_i+0x14c>
 8009656:	682b      	ldr	r3, [r5, #0]
 8009658:	1d1a      	adds	r2, r3, #4
 800965a:	602a      	str	r2, [r5, #0]
 800965c:	681d      	ldr	r5, [r3, #0]
 800965e:	6862      	ldr	r2, [r4, #4]
 8009660:	2100      	movs	r1, #0
 8009662:	4628      	mov	r0, r5
 8009664:	f7f6 fdb4 	bl	80001d0 <memchr>
 8009668:	b108      	cbz	r0, 800966e <_printf_i+0x1ea>
 800966a:	1b40      	subs	r0, r0, r5
 800966c:	6060      	str	r0, [r4, #4]
 800966e:	6863      	ldr	r3, [r4, #4]
 8009670:	6123      	str	r3, [r4, #16]
 8009672:	2300      	movs	r3, #0
 8009674:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009678:	e7aa      	b.n	80095d0 <_printf_i+0x14c>
 800967a:	6923      	ldr	r3, [r4, #16]
 800967c:	462a      	mov	r2, r5
 800967e:	4649      	mov	r1, r9
 8009680:	4640      	mov	r0, r8
 8009682:	47d0      	blx	sl
 8009684:	3001      	adds	r0, #1
 8009686:	d0ad      	beq.n	80095e4 <_printf_i+0x160>
 8009688:	6823      	ldr	r3, [r4, #0]
 800968a:	079b      	lsls	r3, r3, #30
 800968c:	d413      	bmi.n	80096b6 <_printf_i+0x232>
 800968e:	68e0      	ldr	r0, [r4, #12]
 8009690:	9b03      	ldr	r3, [sp, #12]
 8009692:	4298      	cmp	r0, r3
 8009694:	bfb8      	it	lt
 8009696:	4618      	movlt	r0, r3
 8009698:	e7a6      	b.n	80095e8 <_printf_i+0x164>
 800969a:	2301      	movs	r3, #1
 800969c:	4632      	mov	r2, r6
 800969e:	4649      	mov	r1, r9
 80096a0:	4640      	mov	r0, r8
 80096a2:	47d0      	blx	sl
 80096a4:	3001      	adds	r0, #1
 80096a6:	d09d      	beq.n	80095e4 <_printf_i+0x160>
 80096a8:	3501      	adds	r5, #1
 80096aa:	68e3      	ldr	r3, [r4, #12]
 80096ac:	9903      	ldr	r1, [sp, #12]
 80096ae:	1a5b      	subs	r3, r3, r1
 80096b0:	42ab      	cmp	r3, r5
 80096b2:	dcf2      	bgt.n	800969a <_printf_i+0x216>
 80096b4:	e7eb      	b.n	800968e <_printf_i+0x20a>
 80096b6:	2500      	movs	r5, #0
 80096b8:	f104 0619 	add.w	r6, r4, #25
 80096bc:	e7f5      	b.n	80096aa <_printf_i+0x226>
 80096be:	bf00      	nop
 80096c0:	08009b15 	.word	0x08009b15
 80096c4:	08009b26 	.word	0x08009b26

080096c8 <__sflush_r>:
 80096c8:	898a      	ldrh	r2, [r1, #12]
 80096ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096ce:	4605      	mov	r5, r0
 80096d0:	0710      	lsls	r0, r2, #28
 80096d2:	460c      	mov	r4, r1
 80096d4:	d458      	bmi.n	8009788 <__sflush_r+0xc0>
 80096d6:	684b      	ldr	r3, [r1, #4]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	dc05      	bgt.n	80096e8 <__sflush_r+0x20>
 80096dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80096de:	2b00      	cmp	r3, #0
 80096e0:	dc02      	bgt.n	80096e8 <__sflush_r+0x20>
 80096e2:	2000      	movs	r0, #0
 80096e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80096ea:	2e00      	cmp	r6, #0
 80096ec:	d0f9      	beq.n	80096e2 <__sflush_r+0x1a>
 80096ee:	2300      	movs	r3, #0
 80096f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80096f4:	682f      	ldr	r7, [r5, #0]
 80096f6:	6a21      	ldr	r1, [r4, #32]
 80096f8:	602b      	str	r3, [r5, #0]
 80096fa:	d032      	beq.n	8009762 <__sflush_r+0x9a>
 80096fc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80096fe:	89a3      	ldrh	r3, [r4, #12]
 8009700:	075a      	lsls	r2, r3, #29
 8009702:	d505      	bpl.n	8009710 <__sflush_r+0x48>
 8009704:	6863      	ldr	r3, [r4, #4]
 8009706:	1ac0      	subs	r0, r0, r3
 8009708:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800970a:	b10b      	cbz	r3, 8009710 <__sflush_r+0x48>
 800970c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800970e:	1ac0      	subs	r0, r0, r3
 8009710:	2300      	movs	r3, #0
 8009712:	4602      	mov	r2, r0
 8009714:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009716:	6a21      	ldr	r1, [r4, #32]
 8009718:	4628      	mov	r0, r5
 800971a:	47b0      	blx	r6
 800971c:	1c43      	adds	r3, r0, #1
 800971e:	89a3      	ldrh	r3, [r4, #12]
 8009720:	d106      	bne.n	8009730 <__sflush_r+0x68>
 8009722:	6829      	ldr	r1, [r5, #0]
 8009724:	291d      	cmp	r1, #29
 8009726:	d82b      	bhi.n	8009780 <__sflush_r+0xb8>
 8009728:	4a29      	ldr	r2, [pc, #164]	; (80097d0 <__sflush_r+0x108>)
 800972a:	410a      	asrs	r2, r1
 800972c:	07d6      	lsls	r6, r2, #31
 800972e:	d427      	bmi.n	8009780 <__sflush_r+0xb8>
 8009730:	2200      	movs	r2, #0
 8009732:	6062      	str	r2, [r4, #4]
 8009734:	04d9      	lsls	r1, r3, #19
 8009736:	6922      	ldr	r2, [r4, #16]
 8009738:	6022      	str	r2, [r4, #0]
 800973a:	d504      	bpl.n	8009746 <__sflush_r+0x7e>
 800973c:	1c42      	adds	r2, r0, #1
 800973e:	d101      	bne.n	8009744 <__sflush_r+0x7c>
 8009740:	682b      	ldr	r3, [r5, #0]
 8009742:	b903      	cbnz	r3, 8009746 <__sflush_r+0x7e>
 8009744:	6560      	str	r0, [r4, #84]	; 0x54
 8009746:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009748:	602f      	str	r7, [r5, #0]
 800974a:	2900      	cmp	r1, #0
 800974c:	d0c9      	beq.n	80096e2 <__sflush_r+0x1a>
 800974e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009752:	4299      	cmp	r1, r3
 8009754:	d002      	beq.n	800975c <__sflush_r+0x94>
 8009756:	4628      	mov	r0, r5
 8009758:	f7ff fbea 	bl	8008f30 <_free_r>
 800975c:	2000      	movs	r0, #0
 800975e:	6360      	str	r0, [r4, #52]	; 0x34
 8009760:	e7c0      	b.n	80096e4 <__sflush_r+0x1c>
 8009762:	2301      	movs	r3, #1
 8009764:	4628      	mov	r0, r5
 8009766:	47b0      	blx	r6
 8009768:	1c41      	adds	r1, r0, #1
 800976a:	d1c8      	bne.n	80096fe <__sflush_r+0x36>
 800976c:	682b      	ldr	r3, [r5, #0]
 800976e:	2b00      	cmp	r3, #0
 8009770:	d0c5      	beq.n	80096fe <__sflush_r+0x36>
 8009772:	2b1d      	cmp	r3, #29
 8009774:	d001      	beq.n	800977a <__sflush_r+0xb2>
 8009776:	2b16      	cmp	r3, #22
 8009778:	d101      	bne.n	800977e <__sflush_r+0xb6>
 800977a:	602f      	str	r7, [r5, #0]
 800977c:	e7b1      	b.n	80096e2 <__sflush_r+0x1a>
 800977e:	89a3      	ldrh	r3, [r4, #12]
 8009780:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009784:	81a3      	strh	r3, [r4, #12]
 8009786:	e7ad      	b.n	80096e4 <__sflush_r+0x1c>
 8009788:	690f      	ldr	r7, [r1, #16]
 800978a:	2f00      	cmp	r7, #0
 800978c:	d0a9      	beq.n	80096e2 <__sflush_r+0x1a>
 800978e:	0793      	lsls	r3, r2, #30
 8009790:	680e      	ldr	r6, [r1, #0]
 8009792:	bf08      	it	eq
 8009794:	694b      	ldreq	r3, [r1, #20]
 8009796:	600f      	str	r7, [r1, #0]
 8009798:	bf18      	it	ne
 800979a:	2300      	movne	r3, #0
 800979c:	eba6 0807 	sub.w	r8, r6, r7
 80097a0:	608b      	str	r3, [r1, #8]
 80097a2:	f1b8 0f00 	cmp.w	r8, #0
 80097a6:	dd9c      	ble.n	80096e2 <__sflush_r+0x1a>
 80097a8:	6a21      	ldr	r1, [r4, #32]
 80097aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80097ac:	4643      	mov	r3, r8
 80097ae:	463a      	mov	r2, r7
 80097b0:	4628      	mov	r0, r5
 80097b2:	47b0      	blx	r6
 80097b4:	2800      	cmp	r0, #0
 80097b6:	dc06      	bgt.n	80097c6 <__sflush_r+0xfe>
 80097b8:	89a3      	ldrh	r3, [r4, #12]
 80097ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097be:	81a3      	strh	r3, [r4, #12]
 80097c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80097c4:	e78e      	b.n	80096e4 <__sflush_r+0x1c>
 80097c6:	4407      	add	r7, r0
 80097c8:	eba8 0800 	sub.w	r8, r8, r0
 80097cc:	e7e9      	b.n	80097a2 <__sflush_r+0xda>
 80097ce:	bf00      	nop
 80097d0:	dfbffffe 	.word	0xdfbffffe

080097d4 <_fflush_r>:
 80097d4:	b538      	push	{r3, r4, r5, lr}
 80097d6:	690b      	ldr	r3, [r1, #16]
 80097d8:	4605      	mov	r5, r0
 80097da:	460c      	mov	r4, r1
 80097dc:	b913      	cbnz	r3, 80097e4 <_fflush_r+0x10>
 80097de:	2500      	movs	r5, #0
 80097e0:	4628      	mov	r0, r5
 80097e2:	bd38      	pop	{r3, r4, r5, pc}
 80097e4:	b118      	cbz	r0, 80097ee <_fflush_r+0x1a>
 80097e6:	6a03      	ldr	r3, [r0, #32]
 80097e8:	b90b      	cbnz	r3, 80097ee <_fflush_r+0x1a>
 80097ea:	f7ff fa9b 	bl	8008d24 <__sinit>
 80097ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d0f3      	beq.n	80097de <_fflush_r+0xa>
 80097f6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80097f8:	07d0      	lsls	r0, r2, #31
 80097fa:	d404      	bmi.n	8009806 <_fflush_r+0x32>
 80097fc:	0599      	lsls	r1, r3, #22
 80097fe:	d402      	bmi.n	8009806 <_fflush_r+0x32>
 8009800:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009802:	f7ff fb93 	bl	8008f2c <__retarget_lock_acquire_recursive>
 8009806:	4628      	mov	r0, r5
 8009808:	4621      	mov	r1, r4
 800980a:	f7ff ff5d 	bl	80096c8 <__sflush_r>
 800980e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009810:	07da      	lsls	r2, r3, #31
 8009812:	4605      	mov	r5, r0
 8009814:	d4e4      	bmi.n	80097e0 <_fflush_r+0xc>
 8009816:	89a3      	ldrh	r3, [r4, #12]
 8009818:	059b      	lsls	r3, r3, #22
 800981a:	d4e1      	bmi.n	80097e0 <_fflush_r+0xc>
 800981c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800981e:	f7ff fb86 	bl	8008f2e <__retarget_lock_release_recursive>
 8009822:	e7dd      	b.n	80097e0 <_fflush_r+0xc>

08009824 <__swbuf_r>:
 8009824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009826:	460e      	mov	r6, r1
 8009828:	4614      	mov	r4, r2
 800982a:	4605      	mov	r5, r0
 800982c:	b118      	cbz	r0, 8009836 <__swbuf_r+0x12>
 800982e:	6a03      	ldr	r3, [r0, #32]
 8009830:	b90b      	cbnz	r3, 8009836 <__swbuf_r+0x12>
 8009832:	f7ff fa77 	bl	8008d24 <__sinit>
 8009836:	69a3      	ldr	r3, [r4, #24]
 8009838:	60a3      	str	r3, [r4, #8]
 800983a:	89a3      	ldrh	r3, [r4, #12]
 800983c:	071a      	lsls	r2, r3, #28
 800983e:	d525      	bpl.n	800988c <__swbuf_r+0x68>
 8009840:	6923      	ldr	r3, [r4, #16]
 8009842:	b31b      	cbz	r3, 800988c <__swbuf_r+0x68>
 8009844:	6823      	ldr	r3, [r4, #0]
 8009846:	6922      	ldr	r2, [r4, #16]
 8009848:	1a98      	subs	r0, r3, r2
 800984a:	6963      	ldr	r3, [r4, #20]
 800984c:	b2f6      	uxtb	r6, r6
 800984e:	4283      	cmp	r3, r0
 8009850:	4637      	mov	r7, r6
 8009852:	dc04      	bgt.n	800985e <__swbuf_r+0x3a>
 8009854:	4621      	mov	r1, r4
 8009856:	4628      	mov	r0, r5
 8009858:	f7ff ffbc 	bl	80097d4 <_fflush_r>
 800985c:	b9e0      	cbnz	r0, 8009898 <__swbuf_r+0x74>
 800985e:	68a3      	ldr	r3, [r4, #8]
 8009860:	3b01      	subs	r3, #1
 8009862:	60a3      	str	r3, [r4, #8]
 8009864:	6823      	ldr	r3, [r4, #0]
 8009866:	1c5a      	adds	r2, r3, #1
 8009868:	6022      	str	r2, [r4, #0]
 800986a:	701e      	strb	r6, [r3, #0]
 800986c:	6962      	ldr	r2, [r4, #20]
 800986e:	1c43      	adds	r3, r0, #1
 8009870:	429a      	cmp	r2, r3
 8009872:	d004      	beq.n	800987e <__swbuf_r+0x5a>
 8009874:	89a3      	ldrh	r3, [r4, #12]
 8009876:	07db      	lsls	r3, r3, #31
 8009878:	d506      	bpl.n	8009888 <__swbuf_r+0x64>
 800987a:	2e0a      	cmp	r6, #10
 800987c:	d104      	bne.n	8009888 <__swbuf_r+0x64>
 800987e:	4621      	mov	r1, r4
 8009880:	4628      	mov	r0, r5
 8009882:	f7ff ffa7 	bl	80097d4 <_fflush_r>
 8009886:	b938      	cbnz	r0, 8009898 <__swbuf_r+0x74>
 8009888:	4638      	mov	r0, r7
 800988a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800988c:	4621      	mov	r1, r4
 800988e:	4628      	mov	r0, r5
 8009890:	f000 f806 	bl	80098a0 <__swsetup_r>
 8009894:	2800      	cmp	r0, #0
 8009896:	d0d5      	beq.n	8009844 <__swbuf_r+0x20>
 8009898:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800989c:	e7f4      	b.n	8009888 <__swbuf_r+0x64>
	...

080098a0 <__swsetup_r>:
 80098a0:	b538      	push	{r3, r4, r5, lr}
 80098a2:	4b2a      	ldr	r3, [pc, #168]	; (800994c <__swsetup_r+0xac>)
 80098a4:	4605      	mov	r5, r0
 80098a6:	6818      	ldr	r0, [r3, #0]
 80098a8:	460c      	mov	r4, r1
 80098aa:	b118      	cbz	r0, 80098b4 <__swsetup_r+0x14>
 80098ac:	6a03      	ldr	r3, [r0, #32]
 80098ae:	b90b      	cbnz	r3, 80098b4 <__swsetup_r+0x14>
 80098b0:	f7ff fa38 	bl	8008d24 <__sinit>
 80098b4:	89a3      	ldrh	r3, [r4, #12]
 80098b6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80098ba:	0718      	lsls	r0, r3, #28
 80098bc:	d422      	bmi.n	8009904 <__swsetup_r+0x64>
 80098be:	06d9      	lsls	r1, r3, #27
 80098c0:	d407      	bmi.n	80098d2 <__swsetup_r+0x32>
 80098c2:	2309      	movs	r3, #9
 80098c4:	602b      	str	r3, [r5, #0]
 80098c6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80098ca:	81a3      	strh	r3, [r4, #12]
 80098cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80098d0:	e034      	b.n	800993c <__swsetup_r+0x9c>
 80098d2:	0758      	lsls	r0, r3, #29
 80098d4:	d512      	bpl.n	80098fc <__swsetup_r+0x5c>
 80098d6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80098d8:	b141      	cbz	r1, 80098ec <__swsetup_r+0x4c>
 80098da:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80098de:	4299      	cmp	r1, r3
 80098e0:	d002      	beq.n	80098e8 <__swsetup_r+0x48>
 80098e2:	4628      	mov	r0, r5
 80098e4:	f7ff fb24 	bl	8008f30 <_free_r>
 80098e8:	2300      	movs	r3, #0
 80098ea:	6363      	str	r3, [r4, #52]	; 0x34
 80098ec:	89a3      	ldrh	r3, [r4, #12]
 80098ee:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80098f2:	81a3      	strh	r3, [r4, #12]
 80098f4:	2300      	movs	r3, #0
 80098f6:	6063      	str	r3, [r4, #4]
 80098f8:	6923      	ldr	r3, [r4, #16]
 80098fa:	6023      	str	r3, [r4, #0]
 80098fc:	89a3      	ldrh	r3, [r4, #12]
 80098fe:	f043 0308 	orr.w	r3, r3, #8
 8009902:	81a3      	strh	r3, [r4, #12]
 8009904:	6923      	ldr	r3, [r4, #16]
 8009906:	b94b      	cbnz	r3, 800991c <__swsetup_r+0x7c>
 8009908:	89a3      	ldrh	r3, [r4, #12]
 800990a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800990e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009912:	d003      	beq.n	800991c <__swsetup_r+0x7c>
 8009914:	4621      	mov	r1, r4
 8009916:	4628      	mov	r0, r5
 8009918:	f000 f850 	bl	80099bc <__smakebuf_r>
 800991c:	89a0      	ldrh	r0, [r4, #12]
 800991e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009922:	f010 0301 	ands.w	r3, r0, #1
 8009926:	d00a      	beq.n	800993e <__swsetup_r+0x9e>
 8009928:	2300      	movs	r3, #0
 800992a:	60a3      	str	r3, [r4, #8]
 800992c:	6963      	ldr	r3, [r4, #20]
 800992e:	425b      	negs	r3, r3
 8009930:	61a3      	str	r3, [r4, #24]
 8009932:	6923      	ldr	r3, [r4, #16]
 8009934:	b943      	cbnz	r3, 8009948 <__swsetup_r+0xa8>
 8009936:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800993a:	d1c4      	bne.n	80098c6 <__swsetup_r+0x26>
 800993c:	bd38      	pop	{r3, r4, r5, pc}
 800993e:	0781      	lsls	r1, r0, #30
 8009940:	bf58      	it	pl
 8009942:	6963      	ldrpl	r3, [r4, #20]
 8009944:	60a3      	str	r3, [r4, #8]
 8009946:	e7f4      	b.n	8009932 <__swsetup_r+0x92>
 8009948:	2000      	movs	r0, #0
 800994a:	e7f7      	b.n	800993c <__swsetup_r+0x9c>
 800994c:	20000154 	.word	0x20000154

08009950 <_sbrk_r>:
 8009950:	b538      	push	{r3, r4, r5, lr}
 8009952:	4d06      	ldr	r5, [pc, #24]	; (800996c <_sbrk_r+0x1c>)
 8009954:	2300      	movs	r3, #0
 8009956:	4604      	mov	r4, r0
 8009958:	4608      	mov	r0, r1
 800995a:	602b      	str	r3, [r5, #0]
 800995c:	f7f7 fa76 	bl	8000e4c <_sbrk>
 8009960:	1c43      	adds	r3, r0, #1
 8009962:	d102      	bne.n	800996a <_sbrk_r+0x1a>
 8009964:	682b      	ldr	r3, [r5, #0]
 8009966:	b103      	cbz	r3, 800996a <_sbrk_r+0x1a>
 8009968:	6023      	str	r3, [r4, #0]
 800996a:	bd38      	pop	{r3, r4, r5, pc}
 800996c:	20002000 	.word	0x20002000

08009970 <__swhatbuf_r>:
 8009970:	b570      	push	{r4, r5, r6, lr}
 8009972:	460c      	mov	r4, r1
 8009974:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009978:	2900      	cmp	r1, #0
 800997a:	b096      	sub	sp, #88	; 0x58
 800997c:	4615      	mov	r5, r2
 800997e:	461e      	mov	r6, r3
 8009980:	da0d      	bge.n	800999e <__swhatbuf_r+0x2e>
 8009982:	89a3      	ldrh	r3, [r4, #12]
 8009984:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009988:	f04f 0100 	mov.w	r1, #0
 800998c:	bf0c      	ite	eq
 800998e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009992:	2340      	movne	r3, #64	; 0x40
 8009994:	2000      	movs	r0, #0
 8009996:	6031      	str	r1, [r6, #0]
 8009998:	602b      	str	r3, [r5, #0]
 800999a:	b016      	add	sp, #88	; 0x58
 800999c:	bd70      	pop	{r4, r5, r6, pc}
 800999e:	466a      	mov	r2, sp
 80099a0:	f000 f848 	bl	8009a34 <_fstat_r>
 80099a4:	2800      	cmp	r0, #0
 80099a6:	dbec      	blt.n	8009982 <__swhatbuf_r+0x12>
 80099a8:	9901      	ldr	r1, [sp, #4]
 80099aa:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80099ae:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80099b2:	4259      	negs	r1, r3
 80099b4:	4159      	adcs	r1, r3
 80099b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80099ba:	e7eb      	b.n	8009994 <__swhatbuf_r+0x24>

080099bc <__smakebuf_r>:
 80099bc:	898b      	ldrh	r3, [r1, #12]
 80099be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80099c0:	079d      	lsls	r5, r3, #30
 80099c2:	4606      	mov	r6, r0
 80099c4:	460c      	mov	r4, r1
 80099c6:	d507      	bpl.n	80099d8 <__smakebuf_r+0x1c>
 80099c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80099cc:	6023      	str	r3, [r4, #0]
 80099ce:	6123      	str	r3, [r4, #16]
 80099d0:	2301      	movs	r3, #1
 80099d2:	6163      	str	r3, [r4, #20]
 80099d4:	b002      	add	sp, #8
 80099d6:	bd70      	pop	{r4, r5, r6, pc}
 80099d8:	ab01      	add	r3, sp, #4
 80099da:	466a      	mov	r2, sp
 80099dc:	f7ff ffc8 	bl	8009970 <__swhatbuf_r>
 80099e0:	9900      	ldr	r1, [sp, #0]
 80099e2:	4605      	mov	r5, r0
 80099e4:	4630      	mov	r0, r6
 80099e6:	f7ff fb0f 	bl	8009008 <_malloc_r>
 80099ea:	b948      	cbnz	r0, 8009a00 <__smakebuf_r+0x44>
 80099ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099f0:	059a      	lsls	r2, r3, #22
 80099f2:	d4ef      	bmi.n	80099d4 <__smakebuf_r+0x18>
 80099f4:	f023 0303 	bic.w	r3, r3, #3
 80099f8:	f043 0302 	orr.w	r3, r3, #2
 80099fc:	81a3      	strh	r3, [r4, #12]
 80099fe:	e7e3      	b.n	80099c8 <__smakebuf_r+0xc>
 8009a00:	89a3      	ldrh	r3, [r4, #12]
 8009a02:	6020      	str	r0, [r4, #0]
 8009a04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a08:	81a3      	strh	r3, [r4, #12]
 8009a0a:	9b00      	ldr	r3, [sp, #0]
 8009a0c:	6163      	str	r3, [r4, #20]
 8009a0e:	9b01      	ldr	r3, [sp, #4]
 8009a10:	6120      	str	r0, [r4, #16]
 8009a12:	b15b      	cbz	r3, 8009a2c <__smakebuf_r+0x70>
 8009a14:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a18:	4630      	mov	r0, r6
 8009a1a:	f000 f81d 	bl	8009a58 <_isatty_r>
 8009a1e:	b128      	cbz	r0, 8009a2c <__smakebuf_r+0x70>
 8009a20:	89a3      	ldrh	r3, [r4, #12]
 8009a22:	f023 0303 	bic.w	r3, r3, #3
 8009a26:	f043 0301 	orr.w	r3, r3, #1
 8009a2a:	81a3      	strh	r3, [r4, #12]
 8009a2c:	89a3      	ldrh	r3, [r4, #12]
 8009a2e:	431d      	orrs	r5, r3
 8009a30:	81a5      	strh	r5, [r4, #12]
 8009a32:	e7cf      	b.n	80099d4 <__smakebuf_r+0x18>

08009a34 <_fstat_r>:
 8009a34:	b538      	push	{r3, r4, r5, lr}
 8009a36:	4d07      	ldr	r5, [pc, #28]	; (8009a54 <_fstat_r+0x20>)
 8009a38:	2300      	movs	r3, #0
 8009a3a:	4604      	mov	r4, r0
 8009a3c:	4608      	mov	r0, r1
 8009a3e:	4611      	mov	r1, r2
 8009a40:	602b      	str	r3, [r5, #0]
 8009a42:	f7f7 f9da 	bl	8000dfa <_fstat>
 8009a46:	1c43      	adds	r3, r0, #1
 8009a48:	d102      	bne.n	8009a50 <_fstat_r+0x1c>
 8009a4a:	682b      	ldr	r3, [r5, #0]
 8009a4c:	b103      	cbz	r3, 8009a50 <_fstat_r+0x1c>
 8009a4e:	6023      	str	r3, [r4, #0]
 8009a50:	bd38      	pop	{r3, r4, r5, pc}
 8009a52:	bf00      	nop
 8009a54:	20002000 	.word	0x20002000

08009a58 <_isatty_r>:
 8009a58:	b538      	push	{r3, r4, r5, lr}
 8009a5a:	4d06      	ldr	r5, [pc, #24]	; (8009a74 <_isatty_r+0x1c>)
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	4604      	mov	r4, r0
 8009a60:	4608      	mov	r0, r1
 8009a62:	602b      	str	r3, [r5, #0]
 8009a64:	f7f7 f9d9 	bl	8000e1a <_isatty>
 8009a68:	1c43      	adds	r3, r0, #1
 8009a6a:	d102      	bne.n	8009a72 <_isatty_r+0x1a>
 8009a6c:	682b      	ldr	r3, [r5, #0]
 8009a6e:	b103      	cbz	r3, 8009a72 <_isatty_r+0x1a>
 8009a70:	6023      	str	r3, [r4, #0]
 8009a72:	bd38      	pop	{r3, r4, r5, pc}
 8009a74:	20002000 	.word	0x20002000

08009a78 <_init>:
 8009a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a7a:	bf00      	nop
 8009a7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a7e:	bc08      	pop	{r3}
 8009a80:	469e      	mov	lr, r3
 8009a82:	4770      	bx	lr

08009a84 <_fini>:
 8009a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a86:	bf00      	nop
 8009a88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a8a:	bc08      	pop	{r3}
 8009a8c:	469e      	mov	lr, r3
 8009a8e:	4770      	bx	lr
