# ğŸ”„ 4-bit Up-Down Counter

## ğŸ“˜ Introduction
A **4-bit Up-Down Counter** is a sequential circuit that can **increment (UP)** or **decrement (DOWN)** its value based on a control input:
- `mode = 1` â†’ **UP Counter** (0000 â†’ 1111)  
- `mode = 0` â†’ **DOWN Counter** (1111 â†’ 0000)  

It is usually implemented using **synchronous design**, so all flip-flops are triggered by the same clock.

---
## ğŸ“ Code

[up_down_count.v](up_down_count.v) â€“ RTL Design  

[up_down_count_tb.v](up_down_count_tb.v) â€“ Testbench  



## ğŸ” Simulation

- Tool: QuestaSim / EDA Playground  

- ### ğŸ“Š Waveform Output

Here is the simulation waveform:  

![Waveform](up_down_count_waveform.png)



Output Verified!


