Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jul 22 21:01:45 2019
| Host         : LAPTOP-EK0UNFM6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      3 |            1 |
|      4 |            5 |
|      6 |            1 |
|      7 |            1 |
|      8 |            1 |
|     15 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            7 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |              28 |            8 |
| Yes          | No                    | No                     |              45 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+--------------------------------------------+---------------------------------------+------------------+----------------+
|                    Clock Signal                   |                Enable Signal               |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+---------------------------------------------------+--------------------------------------------+---------------------------------------+------------------+----------------+
|  maquina/FSM_sequential_next_state_reg[1]_i_2_n_0 |                                            |                                       |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG                              |                                            |                                       |                2 |              3 |
|  uno/clk                                          |                                            | maquina/FSM_sequential_state_reg[0]_0 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                              | switcher/u32_to_bcd_inst/shift[11]_i_1_n_0 |                                       |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                              | switcher/u32_to_bcd_inst/shift[15]_i_1_n_0 |                                       |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                              | switcher/u32_to_bcd_inst/shift[3]_i_1_n_0  |                                       |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                              | switcher/u32_to_bcd_inst/shift[7]_i_1_n_0  |                                       |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                              | switcher/u32_to_bcd_inst/counter_next      |                                       |                2 |              6 |
|  uno/clk                                          |                                            |                                       |                4 |              7 |
|  CLK100MHZ_IBUF_BUFG                              | CPU_RESET_IBUF                             |                                       |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG                              | switcher/u32_to_bcd_inst/bcd_next          |                                       |                3 |             15 |
|  CLK100MHZ_IBUF_BUFG                              |                                            | uno/CPU_RESET                         |                8 |             26 |
+---------------------------------------------------+--------------------------------------------+---------------------------------------+------------------+----------------+


