Release 13.4 - xst O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.02 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.02 secs
 
--> Reading design: relojMain.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "relojMain.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "relojMain"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : relojMain
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\Selectordisplay.v" into library work
Parsing module <Selectordisplay>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\SelectorDigito.v" into library work
Parsing module <Selectordigito>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\Mode.v" into library work
Parsing module <Mode>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\HoraReloj.v" into library work
Parsing module <HoraReloj>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\DivisorFrecuencia.v" into library work
Parsing module <DivisorFrecuencia>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\Control.v" into library work
Parsing module <Control>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\Contador.v" into library work
Parsing module <Contador>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\Codificadorsietesegmentos1.v" into library work
Parsing module <Codificadorsietesegmentos1>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\Codificadorsietesegmentos.v" into library work
Parsing module <Codificadorsietesegmentos>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\Alarma.v" into library work
Parsing module <Alarma>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\relojMain.v" into library work
Parsing module <relojMain>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <relojMain>.

Elaborating module <DivisorFrecuencia>.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\DivisorFrecuencia.v" Line 35: Result of 27-bit expression is truncated to fit in 26-bit target.

Elaborating module <HoraReloj>.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\HoraReloj.v" Line 42: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\HoraReloj.v" Line 48: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\HoraReloj.v" Line 54: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\HoraReloj.v" Line 70: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\HoraReloj.v" Line 76: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\HoraReloj.v" Line 82: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <Alarma>.

Elaborating module <Contador>.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\Contador.v" Line 32: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\Contador.v" Line 38: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\Contador.v" Line 53: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <debounce>.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\debounce.v" Line 44: Result of 22-bit expression is truncated to fit in 21-bit target.

Elaborating module <Codificadorsietesegmentos>.

Elaborating module <Codificadorsietesegmentos1>.

Elaborating module <Selectordigito>.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\SelectorDigito.v" Line 36: Result of 19-bit expression is truncated to fit in 18-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\SelectorDigito.v" Line 39: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <Selectordisplay>.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\Selectordisplay.v" Line 35: Result of 19-bit expression is truncated to fit in 18-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\Selectordisplay.v" Line 38: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <Mode>.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\Mode.v" Line 32: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <Control>.
WARNING:HDLCompiler:91 - "C:\Users\Fernando\Desktop\SimulacionesX\Reloj2\Control.v" Line 40: Signal <estado> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <relojMain>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/reloj2/relojmain.v".
    Summary:
	no macro.
Unit <relojMain> synthesized.

Synthesizing Unit <DivisorFrecuencia>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/reloj2/divisorfrecuencia.v".
    Found 1-bit register for signal <freq>.
    Found 32-bit register for signal <count2>.
    Found 1-bit register for signal <freq1>.
    Found 26-bit register for signal <count1>.
    Found 26-bit adder for signal <count1[25]_GND_2_o_add_2_OUT> created at line 35.
    Found 32-bit adder for signal <count2[31]_GND_2_o_add_7_OUT> created at line 48.
    Found 26-bit comparator greater for signal <count1[25]_PWR_2_o_LessThan_2_o> created at line 33
    Found 32-bit comparator greater for signal <count2[31]_PWR_2_o_LessThan_7_o> created at line 46
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  60 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <DivisorFrecuencia> synthesized.

Synthesizing Unit <HoraReloj>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/reloj2/horareloj.v".
WARNING:Xst:647 - Input <AjustUmin<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Umin<3>>.
    Found 1-bit register for signal <Umin<2>>.
    Found 1-bit register for signal <Umin<1>>.
    Found 1-bit register for signal <Umin<0>>.
    Found 1-bit register for signal <Dmin<3>>.
    Found 1-bit register for signal <Dmin<2>>.
    Found 1-bit register for signal <Dmin<1>>.
    Found 1-bit register for signal <Dmin<0>>.
    Found 1-bit register for signal <hora<3>>.
    Found 1-bit register for signal <hora<2>>.
    Found 1-bit register for signal <hora<1>>.
    Found 1-bit register for signal <hora<0>>.
    Found 4-bit adder for signal <Umin[3]_GND_3_o_add_13_OUT> created at line 70.
    Found 4-bit adder for signal <Dmin[3]_GND_3_o_add_15_OUT> created at line 76.
    Found 4-bit adder for signal <hora[3]_GND_3_o_add_17_OUT> created at line 82.
    Found 4-bit comparator greater for signal <Umin[3]_PWR_3_o_LessThan_13_o> created at line 68
    Found 4-bit comparator greater for signal <Dmin[3]_GND_3_o_LessThan_15_o> created at line 74
    Found 4-bit comparator greater for signal <hora[3]_PWR_3_o_LessThan_17_o> created at line 80
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <HoraReloj> synthesized.

Synthesizing Unit <Alarma>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/reloj2/alarma.v".
    Found 4-bit comparator equal for signal <umin[3]_uminuto[3]_equal_1_o> created at line 31
    Found 4-bit comparator equal for signal <dmin[3]_dminuto[3]_equal_2_o> created at line 31
    Found 4-bit comparator equal for signal <hora[3]_horas[3]_equal_3_o> created at line 31
    Summary:
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Alarma> synthesized.

Synthesizing Unit <Contador>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/reloj2/contador.v".
    Found 4-bit register for signal <count2>.
    Found 4-bit register for signal <Aux1>.
    Found 4-bit register for signal <Aux2>.
    Found 4-bit register for signal <count3>.
    Found 4-bit register for signal <Aux3>.
    Found 4-bit register for signal <count1>.
    Found 4-bit adder for signal <count1[3]_GND_5_o_add_2_OUT> created at line 32.
    Found 4-bit adder for signal <count2[3]_GND_5_o_add_4_OUT> created at line 38.
    Found 4-bit adder for signal <count3[3]_GND_5_o_add_14_OUT> created at line 53.
    Found 4-bit comparator greater for signal <count1[3]_PWR_5_o_LessThan_2_o> created at line 30
    Found 4-bit comparator lessequal for signal <count2[3]_GND_5_o_LessThan_4_o> created at line 36
    Found 4-bit comparator greater for signal <count3[3]_PWR_5_o_LessThan_14_o> created at line 51
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <Contador> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/reloj2/debounce.v".
        NDELAY = 2000000
        NBITS = 21
    Found 21-bit register for signal <count>.
    Found 1-bit register for signal <clean>.
    Found 1-bit register for signal <xnew>.
    Found 21-bit adder for signal <count[20]_GND_6_o_add_3_OUT> created at line 44.
    Found 1-bit comparator equal for signal <n0000> created at line 37
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <debounce> synthesized.

Synthesizing Unit <Codificadorsietesegmentos>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/reloj2/codificadorsietesegmentos.v".
    Found 16x7-bit Read Only RAM for signal <Codificar>
    Summary:
	inferred   1 RAM(s).
Unit <Codificadorsietesegmentos> synthesized.

Synthesizing Unit <Codificadorsietesegmentos1>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/reloj2/codificadorsietesegmentos1.v".
    Found 16x7-bit Read Only RAM for signal <Codificar1>
    Summary:
	inferred   1 RAM(s).
Unit <Codificadorsietesegmentos1> synthesized.

Synthesizing Unit <Selectordigito>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/reloj2/selectordigito.v".
    Found 2-bit register for signal <digito>.
    Found 18-bit register for signal <counter>.
    Found 18-bit adder for signal <counter[17]_GND_9_o_add_2_OUT> created at line 36.
    Found 2-bit adder for signal <digito[1]_GND_9_o_add_3_OUT> created at line 39.
    Found 4x4-bit Read Only RAM for signal <Switch>
    Found 18-bit comparator greater for signal <counter[17]_PWR_9_o_LessThan_2_o> created at line 35
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Selectordigito> synthesized.

Synthesizing Unit <Selectordisplay>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/reloj2/selectordisplay.v".
    Found 2-bit register for signal <digito>.
    Found 18-bit register for signal <counter>.
    Found 18-bit adder for signal <counter[17]_GND_10_o_add_2_OUT> created at line 35.
    Found 2-bit adder for signal <digito[1]_GND_10_o_add_3_OUT> created at line 38.
    Found 7-bit 4-to-1 multiplexer for signal <displaytotal> created at line 44.
    Found 18-bit comparator greater for signal <counter[17]_PWR_10_o_LessThan_2_o> created at line 34
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Selectordisplay> synthesized.

Synthesizing Unit <Mode>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/reloj2/mode.v".
    Found 2-bit register for signal <moDe>.
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_GND_11_o_add_4_OUT> created at line 32.
    Found 2-bit comparator greater for signal <count[1]_PWR_11_o_LessThan_2_o> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Mode> synthesized.

Synthesizing Unit <Control>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/reloj2/control.v".
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <AJUSTH>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <AJUSTA>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <AUMM>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <AUMH>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estadosalida<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  32 Latch(s).
Unit <Control> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 16x7-bit single-port Read Only RAM                    : 9
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 22
 18-bit adder                                          : 2
 2-bit adder                                           : 3
 21-bit adder                                          : 6
 26-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 9
# Registers                                            : 52
 1-bit register                                        : 26
 18-bit register                                       : 2
 2-bit register                                        : 4
 21-bit register                                       : 6
 26-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 12
# Latches                                              : 32
 1-bit latch                                           : 32
# Comparators                                          : 23
 1-bit comparator equal                                : 6
 18-bit comparator greater                             : 2
 2-bit comparator greater                              : 1
 26-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 7
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 9
 7-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <estadosalida_9> in Unit <control> is equivalent to the following FF/Latch, which will be removed : <estadosalida_8> 
WARNING:Xst:1710 - FF/Latch <estadosalida_9> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Codificadorsietesegmentos>.
INFO:Xst:3231 - The small RAM <Mram_Codificar> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <numero>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Codificar>     |          |
    -----------------------------------------------------------------------
Unit <Codificadorsietesegmentos> synthesized (advanced).

Synthesizing (advanced) Unit <Codificadorsietesegmentos1>.
INFO:Xst:3231 - The small RAM <Mram_Codificar1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <numero>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Codificar1>    |          |
    -----------------------------------------------------------------------
Unit <Codificadorsietesegmentos1> synthesized (advanced).

Synthesizing (advanced) Unit <Contador>.
The following registers are absorbed into counter <count1>: 1 register on signal <count1>.
The following registers are absorbed into counter <count2>: 1 register on signal <count2>.
The following registers are absorbed into counter <count3>: 1 register on signal <count3>.
Unit <Contador> synthesized (advanced).

Synthesizing (advanced) Unit <DivisorFrecuencia>.
The following registers are absorbed into counter <count2>: 1 register on signal <count2>.
The following registers are absorbed into counter <count1>: 1 register on signal <count1>.
Unit <DivisorFrecuencia> synthesized (advanced).

Synthesizing (advanced) Unit <Mode>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Mode> synthesized (advanced).

Synthesizing (advanced) Unit <Selectordigito>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <digito>: 1 register on signal <digito>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Switch> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digito>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Switch>        |          |
    -----------------------------------------------------------------------
Unit <Selectordigito> synthesized (advanced).

Synthesizing (advanced) Unit <Selectordisplay>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <digito>: 1 register on signal <digito>.
Unit <Selectordisplay> synthesized (advanced).

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <debounce> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 16x7-bit single-port distributed Read Only RAM        : 9
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 3
# Counters                                             : 19
 18-bit up counter                                     : 2
 2-bit up counter                                      : 3
 21-bit up counter                                     : 6
 26-bit up counter                                     : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 6
# Registers                                            : 52
 Flip-Flops                                            : 52
# Comparators                                          : 23
 1-bit comparator equal                                : 6
 18-bit comparator greater                             : 2
 2-bit comparator greater                              : 1
 26-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 7
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 10
 4-bit 2-to-1 multiplexer                              : 9
 7-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <relojMain>: instances <AjusHora>, <AjusAlarm> of unit <Contador> are equivalent, second instance is removed
INFO:Xst:2261 - The FF/Latch <estadosalida_9> in Unit <Control> is equivalent to the following FF/Latch, which will be removed : <estadosalida_8> 
WARNING:Xst:1710 - FF/Latch <estadosalida_9> (without init value) has a constant value of 0 in block <Control>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <estadosalida_10> in Unit <Control> is equivalent to the following 3 FFs/Latches, which will be removed : <estadosalida_7> <estadosalida_6> <estadosalida_5> 
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    hora_0 in unit <HoraReloj>
    hora_2 in unit <HoraReloj>
    hora_3 in unit <HoraReloj>
    hora_1 in unit <HoraReloj>
    Dmin_0 in unit <HoraReloj>
    Dmin_1 in unit <HoraReloj>
    Dmin_2 in unit <HoraReloj>
    Dmin_3 in unit <HoraReloj>
    Umin_0 in unit <HoraReloj>
    Umin_1 in unit <HoraReloj>
    Umin_2 in unit <HoraReloj>
    Umin_3 in unit <HoraReloj>


Optimizing unit <relojMain> ...

Optimizing unit <debounce> ...

Optimizing unit <HoraReloj> ...

Optimizing unit <Control> ...

Optimizing unit <Contador> ...
INFO:Xst:2261 - The FF/Latch <selector/counter_10> in Unit <relojMain> is equivalent to the following FF/Latch, which will be removed : <selecciona/counter_10> 
INFO:Xst:2261 - The FF/Latch <selector/counter_11> in Unit <relojMain> is equivalent to the following FF/Latch, which will be removed : <selecciona/counter_11> 
INFO:Xst:2261 - The FF/Latch <selector/counter_12> in Unit <relojMain> is equivalent to the following FF/Latch, which will be removed : <selecciona/counter_12> 
INFO:Xst:2261 - The FF/Latch <selector/counter_13> in Unit <relojMain> is equivalent to the following FF/Latch, which will be removed : <selecciona/counter_13> 
INFO:Xst:2261 - The FF/Latch <selector/counter_14> in Unit <relojMain> is equivalent to the following FF/Latch, which will be removed : <selecciona/counter_14> 
INFO:Xst:2261 - The FF/Latch <selector/counter_15> in Unit <relojMain> is equivalent to the following FF/Latch, which will be removed : <selecciona/counter_15> 
INFO:Xst:2261 - The FF/Latch <selector/counter_16> in Unit <relojMain> is equivalent to the following FF/Latch, which will be removed : <selecciona/counter_16> 
INFO:Xst:2261 - The FF/Latch <selector/counter_17> in Unit <relojMain> is equivalent to the following FF/Latch, which will be removed : <selecciona/counter_17> 
INFO:Xst:2261 - The FF/Latch <selector/counter_0> in Unit <relojMain> is equivalent to the following FF/Latch, which will be removed : <selecciona/counter_0> 
INFO:Xst:2261 - The FF/Latch <selector/counter_1> in Unit <relojMain> is equivalent to the following FF/Latch, which will be removed : <selecciona/counter_1> 
INFO:Xst:2261 - The FF/Latch <selector/counter_2> in Unit <relojMain> is equivalent to the following FF/Latch, which will be removed : <selecciona/counter_2> 
INFO:Xst:2261 - The FF/Latch <selector/counter_3> in Unit <relojMain> is equivalent to the following FF/Latch, which will be removed : <selecciona/counter_3> 
INFO:Xst:2261 - The FF/Latch <selector/counter_4> in Unit <relojMain> is equivalent to the following FF/Latch, which will be removed : <selecciona/counter_4> 
INFO:Xst:2261 - The FF/Latch <selector/counter_5> in Unit <relojMain> is equivalent to the following FF/Latch, which will be removed : <selecciona/counter_5> 
INFO:Xst:2261 - The FF/Latch <selector/counter_6> in Unit <relojMain> is equivalent to the following FF/Latch, which will be removed : <selecciona/counter_6> 
INFO:Xst:2261 - The FF/Latch <selector/counter_7> in Unit <relojMain> is equivalent to the following FF/Latch, which will be removed : <selecciona/counter_7> 
INFO:Xst:2261 - The FF/Latch <selector/counter_8> in Unit <relojMain> is equivalent to the following FF/Latch, which will be removed : <selecciona/counter_8> 
INFO:Xst:2261 - The FF/Latch <selector/counter_9> in Unit <relojMain> is equivalent to the following FF/Latch, which will be removed : <selecciona/counter_9> 
INFO:Xst:2261 - The FF/Latch <selector/digito_0> in Unit <relojMain> is equivalent to the following FF/Latch, which will be removed : <selecciona/digito_0> 
INFO:Xst:2261 - The FF/Latch <selector/digito_1> in Unit <relojMain> is equivalent to the following FF/Latch, which will be removed : <selecciona/digito_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block relojMain, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 269
 Flip-Flops                                            : 269

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : relojMain.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 862
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 193
#      LUT2                        : 45
#      LUT3                        : 21
#      LUT4                        : 39
#      LUT5                        : 52
#      LUT6                        : 95
#      MUXCY                       : 198
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 202
# FlipFlops/Latches                : 308
#      FD                          : 54
#      FDC_1                       : 11
#      FDE                         : 2
#      FDP_1                       : 12
#      FDR                         : 60
#      FDRE                        : 130
#      LD                          : 27
#      LDC                         : 12
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 6
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             308  out of  18224     1%  
 Number of Slice LUTs:                  459  out of   9112     5%  
    Number used as Logic:               459  out of   9112     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    490
   Number with an unused Flip Flop:     182  out of    490    37%  
   Number with an unused LUT:            31  out of    490     6%  
   Number of fully used LUT-FF pairs:   277  out of    490    56%  
   Number of unique control sets:        53

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    232     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------+---------------------------------+-------+
Clock Signal                                                                     | Clock buffer(FF name)           | Load  |
---------------------------------------------------------------------------------+---------------------------------+-------+
LimpiaMoDe/clean                                                                 | NONE(Mode/moDe_1)               | 4     |
clock                                                                            | BUFGP                           | 218   |
control/estado[6]_PWR_12_o_Select_61_o(control/estado[6]_PWR_12_o_Select_61_o1:O)| BUFG(*)(control/estadosalida_31)| 27    |
control/AUMM                                                                     | NONE(AjusHora/count2_3)         | 16    |
control/AUMH                                                                     | NONE(AjusHora/count3_3)         | 8     |
hora/AjustHora_GND_3_o_AND_23_o(hora/AjustHora_GND_3_o_AND_23_o1:O)              | NONE(*)(hora/hora_0_LDC)        | 1     |
reloj/freq1                                                                      | BUFG                            | 23    |
hora/AjustHora_GND_3_o_AND_19_o(hora/AjustHora_GND_3_o_AND_19_o1:O)              | NONE(*)(hora/hora_2_LDC)        | 1     |
hora/AjustHora_GND_3_o_AND_17_o(hora/AjustHora_GND_3_o_AND_17_o1:O)              | NONE(*)(hora/hora_3_LDC)        | 1     |
hora/AjustHora_GND_3_o_AND_21_o(hora/AjustHora_GND_3_o_AND_21_o1:O)              | NONE(*)(hora/hora_1_LDC)        | 1     |
hora/AjustHora_GND_3_o_AND_15_o(hora/AjustHora_GND_3_o_AND_15_o1:O)              | NONE(*)(hora/Dmin_0_LDC)        | 1     |
hora/AjustHora_GND_3_o_AND_13_o(hora/AjustHora_GND_3_o_AND_13_o1:O)              | NONE(*)(hora/Dmin_1_LDC)        | 1     |
hora/AjustHora_GND_3_o_AND_11_o(hora/AjustHora_GND_3_o_AND_11_o1:O)              | NONE(*)(hora/Dmin_2_LDC)        | 1     |
hora/AjustHora_GND_3_o_AND_9_o(hora/AjustHora_GND_3_o_AND_9_o1:O)                | NONE(*)(hora/Dmin_3_LDC)        | 1     |
hora/AjustHora_GND_3_o_AND_7_o(hora/AjustHora_GND_3_o_AND_7_o1:O)                | NONE(*)(hora/Umin_0_LDC)        | 1     |
hora/AjustHora_GND_3_o_AND_5_o(hora/AjustHora_GND_3_o_AND_5_o1:O)                | NONE(*)(hora/Umin_1_LDC)        | 1     |
hora/AjustHora_GND_3_o_AND_3_o(hora/AjustHora_GND_3_o_AND_3_o1:O)                | NONE(*)(hora/Umin_2_LDC)        | 1     |
hora/AjustHora_GND_3_o_AND_1_o(hora/AjustHora_GND_3_o_AND_1_o1:O)                | NONE(*)(hora/Umin_3_LDC)        | 1     |
---------------------------------------------------------------------------------+---------------------------------+-------+
(*) These 13 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.119ns (Maximum Frequency: 195.368MHz)
   Minimum input arrival time before clock: 3.723ns
   Maximum output required time after clock: 8.626ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'LimpiaMoDe/clean'
  Clock period: 2.484ns (frequency: 402.609MHz)
  Total number of paths / destination ports: 9 / 6
-------------------------------------------------------------------------
Delay:               2.484ns (Levels of Logic = 1)
  Source:            Mode/count_0 (FF)
  Destination:       Mode/count_0 (FF)
  Source Clock:      LimpiaMoDe/clean rising
  Destination Clock: LimpiaMoDe/clean rising

  Data Path: Mode/count_0 to Mode/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   0.788  Mode/count_0 (Mode/count_0)
     LUT4:I2->O            2   0.203   0.616  Mode/count[1]_GND_11_o_AND_32_o_inv1 (Mode/count[1]_GND_11_o_AND_32_o_inv)
     FDR:R                     0.430          Mode/count_0
    ----------------------------------------
    Total                      2.484ns (1.080ns logic, 1.404ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 4.752ns (frequency: 210.436MHz)
  Total number of paths / destination ports: 7479 / 516
-------------------------------------------------------------------------
Delay:               4.752ns (Levels of Logic = 4)
  Source:            reloj/count1_8 (FF)
  Destination:       reloj/count1_1 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: reloj/count1_8 to reloj/count1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.961  reloj/count1_8 (reloj/count1_8)
     LUT5:I0->O            1   0.203   0.580  reloj/count1[25]_PWR_2_o_LessThan_2_o_inv2 (reloj/count1[25]_PWR_2_o_LessThan_2_o_inv2)
     LUT6:I5->O            3   0.205   0.651  reloj/count1[25]_PWR_2_o_LessThan_2_o_inv3 (reloj/count1[25]_PWR_2_o_LessThan_2_o_inv3)
     LUT6:I5->O           25   0.205   1.193  reloj/count1[25]_PWR_2_o_LessThan_2_o_inv4 (reloj/count1[25]_PWR_2_o_LessThan_2_o_inv)
     LUT2:I1->O            1   0.205   0.000  reloj/count1_1_rstpot (reloj/count1_1_rstpot)
     FD:D                      0.102          reloj/count1_1
    ----------------------------------------
    Total                      4.752ns (1.367ns logic, 3.385ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'control/AUMM'
  Clock period: 2.871ns (frequency: 348.274MHz)
  Total number of paths / destination ports: 76 / 28
-------------------------------------------------------------------------
Delay:               2.871ns (Levels of Logic = 1)
  Source:            AjusHora/count1_1 (FF)
  Destination:       AjusHora/count2_3 (FF)
  Source Clock:      control/AUMM rising
  Destination Clock: control/AUMM rising

  Data Path: AjusHora/count1_1 to AjusHora/count2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.447   1.109  AjusHora/count1_1 (AjusHora/count1_1)
     LUT6:I0->O            4   0.203   0.683  AjusHora/_n00371 (AjusHora/_n0037)
     FDRE:R                    0.430          AjusHora/count2_0
    ----------------------------------------
    Total                      2.871ns (1.080ns logic, 1.791ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'control/AUMH'
  Clock period: 2.693ns (frequency: 371.319MHz)
  Total number of paths / destination ports: 30 / 12
-------------------------------------------------------------------------
Delay:               2.693ns (Levels of Logic = 1)
  Source:            AjusHora/count3_2 (FF)
  Destination:       AjusHora/count3_3 (FF)
  Source Clock:      control/AUMH rising
  Destination Clock: control/AUMH rising

  Data Path: AjusHora/count3_2 to AjusHora/count3_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   0.931  AjusHora/count3_2 (AjusHora/count3_2)
     LUT4:I0->O            4   0.203   0.683  AjusHora/count3[3]_PWR_5_o_LessThan_14_o_inv1 (AjusHora/count3[3]_PWR_5_o_LessThan_14_o_inv)
     FDR:R                     0.430          AjusHora/count3_0
    ----------------------------------------
    Total                      2.693ns (1.080ns logic, 1.613ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hora/AjustHora_GND_3_o_AND_23_o'
  Clock period: 4.134ns (frequency: 241.926MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.134ns (Levels of Logic = 2)
  Source:            hora/hora_0_LDC (LATCH)
  Destination:       hora/hora_0_LDC (LATCH)
  Source Clock:      hora/AjustHora_GND_3_o_AND_23_o falling
  Destination Clock: hora/AjustHora_GND_3_o_AND_23_o falling

  Data Path: hora/hora_0_LDC to hora/hora_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  hora/hora_0_LDC (hora/hora_0_LDC)
     LUT3:I0->O           19   0.205   1.300  hora/hora_01 (hora/hora_0)
     LUT6:I3->O            2   0.205   0.616  hora/AjustHora_GND_3_o_AND_24_o1 (hora/AjustHora_GND_3_o_AND_24_o)
     LDC:CLR                   0.430          hora/hora_0_LDC
    ----------------------------------------
    Total                      4.134ns (1.338ns logic, 2.796ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reloj/freq1'
  Clock period: 5.119ns (frequency: 195.368MHz)
  Total number of paths / destination ports: 598 / 45
-------------------------------------------------------------------------
Delay:               5.119ns (Levels of Logic = 3)
  Source:            hora/Umin_1_C_1 (FF)
  Destination:       hora/hora_0_C_0 (FF)
  Source Clock:      reloj/freq1 falling
  Destination Clock: reloj/freq1 falling

  Data Path: hora/Umin_1_C_1 to hora/hora_0_C_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            6   0.447   0.849  hora/Umin_1_C_1 (hora/Umin_1_C_1)
     LUT3:I1->O           21   0.203   1.114  hora/Umin_11 (hora/Umin_1)
     LUT5:I4->O           18   0.205   1.050  hora/Umin[3]_PWR_3_o_LessThan_13_o1 (hora/Umin[3]_PWR_3_o_LessThan_13_o)
     LUT6:I5->O            2   0.205   0.616  hora/AjustHora_GND_3_o_AND_14_o1 (hora/AjustHora_GND_3_o_AND_14_o)
     FDC_1:CLR                 0.430          hora/Dmin_1_C_1
    ----------------------------------------
    Total                      5.119ns (1.490ns logic, 3.629ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hora/AjustHora_GND_3_o_AND_19_o'
  Clock period: 4.780ns (frequency: 209.185MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.780ns (Levels of Logic = 3)
  Source:            hora/hora_2_LDC (LATCH)
  Destination:       hora/hora_2_LDC (LATCH)
  Source Clock:      hora/AjustHora_GND_3_o_AND_19_o falling
  Destination Clock: hora/AjustHora_GND_3_o_AND_19_o falling

  Data Path: hora/hora_2_LDC to hora/hora_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  hora/hora_2_LDC (hora/hora_2_LDC)
     LUT3:I0->O           17   0.205   1.028  hora/hora_21 (hora/hora_2)
     LUT6:I5->O            1   0.205   0.684  hora/AjustHora_GND_3_o_AND_20_o1_SW0 (N36)
     LUT6:I4->O            2   0.203   0.616  hora/AjustHora_GND_3_o_AND_20_o1 (hora/AjustHora_GND_3_o_AND_20_o)
     LDC:CLR                   0.430          hora/hora_2_LDC
    ----------------------------------------
    Total                      4.780ns (1.541ns logic, 3.239ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hora/AjustHora_GND_3_o_AND_17_o'
  Clock period: 4.796ns (frequency: 208.518MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.796ns (Levels of Logic = 3)
  Source:            hora/hora_3_LDC (LATCH)
  Destination:       hora/hora_3_LDC (LATCH)
  Source Clock:      hora/AjustHora_GND_3_o_AND_17_o falling
  Destination Clock: hora/AjustHora_GND_3_o_AND_17_o falling

  Data Path: hora/hora_3_LDC to hora/hora_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.498   0.973  hora/hora_3_LDC (hora/hora_3_LDC)
     LUT3:I0->O           15   0.205   0.982  hora/hora_31 (hora/hora_3)
     LUT6:I5->O            1   0.205   0.684  hora/AjustHora_GND_3_o_AND_18_o1_SW0 (N40)
     LUT6:I4->O            2   0.203   0.616  hora/AjustHora_GND_3_o_AND_18_o1 (hora/AjustHora_GND_3_o_AND_18_o)
     LDC:CLR                   0.430          hora/hora_3_LDC
    ----------------------------------------
    Total                      4.796ns (1.541ns logic, 3.255ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hora/AjustHora_GND_3_o_AND_21_o'
  Clock period: 4.944ns (frequency: 202.272MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.944ns (Levels of Logic = 3)
  Source:            hora/hora_1_LDC (LATCH)
  Destination:       hora/hora_1_LDC (LATCH)
  Source Clock:      hora/AjustHora_GND_3_o_AND_21_o falling
  Destination Clock: hora/AjustHora_GND_3_o_AND_21_o falling

  Data Path: hora/hora_1_LDC to hora/hora_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  hora/hora_1_LDC (hora/hora_1_LDC)
     LUT3:I0->O           18   0.205   1.297  hora/hora_11 (hora/hora_1)
     LUT6:I2->O            1   0.203   0.684  hora/AjustHora_GND_3_o_AND_22_o1_SW0 (N38)
     LUT6:I4->O            2   0.203   0.616  hora/AjustHora_GND_3_o_AND_22_o1 (hora/AjustHora_GND_3_o_AND_22_o)
     LDC:CLR                   0.430          hora/hora_1_LDC
    ----------------------------------------
    Total                      4.944ns (1.539ns logic, 3.405ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hora/AjustHora_GND_3_o_AND_15_o'
  Clock period: 4.027ns (frequency: 248.308MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.027ns (Levels of Logic = 2)
  Source:            hora/Dmin_0_LDC (LATCH)
  Destination:       hora/Dmin_0_LDC (LATCH)
  Source Clock:      hora/AjustHora_GND_3_o_AND_15_o falling
  Destination Clock: hora/AjustHora_GND_3_o_AND_15_o falling

  Data Path: hora/Dmin_0_LDC to hora/Dmin_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  hora/Dmin_0_LDC (hora/Dmin_0_LDC)
     LUT3:I0->O           13   0.205   1.161  hora/Dmin_01 (hora/Dmin_0)
     LUT5:I2->O            2   0.205   0.616  hora/AjustHora_GND_3_o_AND_16_o1 (hora/AjustHora_GND_3_o_AND_16_o)
     LDC:CLR                   0.430          hora/Dmin_0_LDC
    ----------------------------------------
    Total                      4.027ns (1.338ns logic, 2.689ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hora/AjustHora_GND_3_o_AND_13_o'
  Clock period: 4.080ns (frequency: 245.113MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               4.080ns (Levels of Logic = 2)
  Source:            hora/Dmin_1_LDC (LATCH)
  Destination:       hora/Dmin_1_LDC (LATCH)
  Source Clock:      hora/AjustHora_GND_3_o_AND_13_o falling
  Destination Clock: hora/AjustHora_GND_3_o_AND_13_o falling

  Data Path: hora/Dmin_1_LDC to hora/Dmin_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              7   0.498   1.021  hora/Dmin_1_LDC (hora/Dmin_1_LDC)
     LUT6:I2->O           16   0.203   1.109  hora/Dmin[3]_GND_3_o_LessThan_15_o1 (hora/Dmin[3]_GND_3_o_LessThan_15_o)
     LUT6:I4->O            2   0.203   0.616  hora/AjustHora_GND_3_o_AND_14_o1 (hora/AjustHora_GND_3_o_AND_14_o)
     LDC:CLR                   0.430          hora/Dmin_1_LDC
    ----------------------------------------
    Total                      4.080ns (1.334ns logic, 2.746ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hora/AjustHora_GND_3_o_AND_11_o'
  Clock period: 4.851ns (frequency: 206.152MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               4.851ns (Levels of Logic = 3)
  Source:            hora/Dmin_2_LDC (LATCH)
  Destination:       hora/Dmin_2_LDC (LATCH)
  Source Clock:      hora/AjustHora_GND_3_o_AND_11_o falling
  Destination Clock: hora/AjustHora_GND_3_o_AND_11_o falling

  Data Path: hora/Dmin_2_LDC to hora/Dmin_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.580  hora/Dmin_2_LDC (hora/Dmin_2_LDC)
     LUT3:I2->O           16   0.205   1.005  hora/Dmin_21 (hora/Dmin_2)
     LUT6:I5->O           16   0.205   1.109  hora/Dmin[3]_GND_3_o_LessThan_15_o1 (hora/Dmin[3]_GND_3_o_LessThan_15_o)
     LUT6:I4->O            2   0.203   0.616  hora/AjustHora_GND_3_o_AND_12_o1 (hora/AjustHora_GND_3_o_AND_12_o)
     LDC:CLR                   0.430          hora/Dmin_2_LDC
    ----------------------------------------
    Total                      4.851ns (1.541ns logic, 3.310ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hora/AjustHora_GND_3_o_AND_7_o'
  Clock period: 3.902ns (frequency: 256.272MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.902ns (Levels of Logic = 2)
  Source:            hora/Umin_0_LDC (LATCH)
  Destination:       hora/Umin_0_LDC (LATCH)
  Source Clock:      hora/AjustHora_GND_3_o_AND_7_o falling
  Destination Clock: hora/AjustHora_GND_3_o_AND_7_o falling

  Data Path: hora/Umin_0_LDC to hora/Umin_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  hora/Umin_0_LDC (hora/Umin_0_LDC)
     LUT3:I0->O           16   0.205   1.005  hora/Umin_01 (hora/Umin_0)
     LUT5:I4->O            2   0.205   0.616  hora/AjustHora_GND_3_o_AND_8_o1 (hora/AjustHora_GND_3_o_AND_8_o)
     LDC:CLR                   0.430          hora/Umin_0_LDC
    ----------------------------------------
    Total                      3.902ns (1.338ns logic, 2.564ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hora/AjustHora_GND_3_o_AND_5_o'
  Clock period: 4.041ns (frequency: 247.485MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.041ns (Levels of Logic = 2)
  Source:            hora/Umin_1_LDC (LATCH)
  Destination:       hora/Umin_1_LDC (LATCH)
  Source Clock:      hora/AjustHora_GND_3_o_AND_5_o falling
  Destination Clock: hora/AjustHora_GND_3_o_AND_5_o falling

  Data Path: hora/Umin_1_LDC to hora/Umin_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.498   0.973  hora/Umin_1_LDC (hora/Umin_1_LDC)
     LUT3:I0->O           21   0.205   1.114  hora/Umin_11 (hora/Umin_1)
     LUT5:I4->O            2   0.205   0.616  hora/AjustHora_GND_3_o_AND_6_o1 (hora/AjustHora_GND_3_o_AND_6_o)
     LDC:CLR                   0.430          hora/Umin_1_LDC
    ----------------------------------------
    Total                      4.041ns (1.338ns logic, 2.703ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hora/AjustHora_GND_3_o_AND_3_o'
  Clock period: 4.007ns (frequency: 249.585MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.007ns (Levels of Logic = 2)
  Source:            hora/Umin_2_LDC (LATCH)
  Destination:       hora/Umin_2_LDC (LATCH)
  Source Clock:      hora/AjustHora_GND_3_o_AND_3_o falling
  Destination Clock: hora/AjustHora_GND_3_o_AND_3_o falling

  Data Path: hora/Umin_2_LDC to hora/Umin_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  hora/Umin_2_LDC (hora/Umin_2_LDC)
     LUT3:I0->O           24   0.205   1.173  hora/Umin_21 (hora/Umin_2)
     LUT5:I4->O            2   0.205   0.616  hora/AjustHora_GND_3_o_AND_4_o1 (hora/AjustHora_GND_3_o_AND_4_o)
     LDC:CLR                   0.430          hora/Umin_2_LDC
    ----------------------------------------
    Total                      4.007ns (1.338ns logic, 2.669ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hora/AjustHora_GND_3_o_AND_1_o'
  Clock period: 4.007ns (frequency: 249.585MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.007ns (Levels of Logic = 2)
  Source:            hora/Umin_3_LDC (LATCH)
  Destination:       hora/Umin_3_LDC (LATCH)
  Source Clock:      hora/AjustHora_GND_3_o_AND_1_o falling
  Destination Clock: hora/AjustHora_GND_3_o_AND_1_o falling

  Data Path: hora/Umin_3_LDC to hora/Umin_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  hora/Umin_3_LDC (hora/Umin_3_LDC)
     LUT3:I0->O           24   0.205   1.173  hora/Umin_31 (hora/Umin_3)
     LUT5:I4->O            2   0.205   0.616  hora/AjustHora_GND_3_o_AND_2_o1 (hora/AjustHora_GND_3_o_AND_2_o)
     LDC:CLR                   0.430          hora/Umin_3_LDC
    ----------------------------------------
    Total                      4.007ns (1.338ns logic, 2.669ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 138 / 138
-------------------------------------------------------------------------
Offset:              3.723ns (Levels of Logic = 2)
  Source:            AumenHora (PAD)
  Destination:       LimpiaAumenHora/count_20 (FF)
  Destination Clock: clock rising

  Data Path: AumenHora to LimpiaAumenHora/count_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  AumenHora_IBUF (AumenHora_IBUF)
     LUT2:I0->O           21   0.203   1.113  LimpiaAumenHora/n0000_inv1 (LimpiaAumenHora/n0000_inv)
     FDRE:R                    0.430          LimpiaAumenHora/count_0
    ----------------------------------------
    Total                      3.723ns (1.855ns logic, 1.868ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 23 / 12
-------------------------------------------------------------------------
Offset:              5.097ns (Levels of Logic = 2)
  Source:            selector/digito_0 (FF)
  Destination:       Displaytotal<6> (PAD)
  Source Clock:      clock rising

  Data Path: selector/digito_0 to Displaytotal<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             13   0.447   1.297  selector/digito_0 (selector/digito_0)
     LUT6:I0->O            1   0.203   0.579  selecciona/Mmux_displaytotal11 (Displaytotal_0_OBUF)
     OBUF:I->O                 2.571          Displaytotal_0_OBUF (Displaytotal<0>)
    ----------------------------------------
    Total                      5.097ns (3.221ns logic, 1.876ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'control/estado[6]_PWR_12_o_Select_61_o'
  Total number of paths / destination ports: 27 / 8
-------------------------------------------------------------------------
Offset:              5.842ns (Levels of Logic = 3)
  Source:            control/AJUSTA (LATCH)
  Destination:       alarma (PAD)
  Source Clock:      control/estado[6]_PWR_12_o_Select_61_o falling

  Data Path: control/AJUSTA to alarma
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.864  control/AJUSTA (control/AJUSTA)
     LUT5:I1->O            1   0.203   0.924  Alarm/Mmux_alarm16_SW0 (N66)
     LUT6:I1->O            1   0.203   0.579  Alarm/Mmux_alarm16 (alarma_OBUF)
     OBUF:I->O                 2.571          alarma_OBUF (alarma)
    ----------------------------------------
    Total                      5.842ns (3.475ns logic, 2.367ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'control/AUMM'
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Offset:              7.161ns (Levels of Logic = 4)
  Source:            AjusHora/Aux2_3 (FF)
  Destination:       alarma (PAD)
  Source Clock:      control/AUMM rising

  Data Path: AjusHora/Aux2_3 to alarma
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.221  AjusHora/Aux2_3 (AjusHora/Aux2_3)
     LUT6:I0->O            1   0.203   0.808  Alarm/Mmux_alarm12 (Alarm/Mmux_alarm11)
     LUT5:I2->O            1   0.205   0.924  Alarm/Mmux_alarm16_SW0 (N66)
     LUT6:I1->O            1   0.203   0.579  Alarm/Mmux_alarm16 (alarma_OBUF)
     OBUF:I->O                 2.571          alarma_OBUF (alarma)
    ----------------------------------------
    Total                      7.161ns (3.629ns logic, 3.531ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hora/AjustHora_GND_3_o_AND_7_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.495ns (Levels of Logic = 4)
  Source:            hora/Umin_0_LDC (LATCH)
  Destination:       alarma (PAD)
  Source Clock:      hora/AjustHora_GND_3_o_AND_7_o falling

  Data Path: hora/Umin_0_LDC to alarma
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  hora/Umin_0_LDC (hora/Umin_0_LDC)
     LUT3:I0->O           16   0.205   1.349  hora/Umin_01 (hora/Umin_0)
     LUT6:I1->O            1   0.203   0.944  Alarm/Mmux_alarm11 (Alarm/Mmux_alarm1)
     LUT6:I0->O            1   0.203   0.579  Alarm/Mmux_alarm16 (alarma_OBUF)
     OBUF:I->O                 2.571          alarma_OBUF (alarma)
    ----------------------------------------
    Total                      7.495ns (3.680ns logic, 3.815ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reloj/freq1'
  Total number of paths / destination ports: 23 / 1
-------------------------------------------------------------------------
Offset:              8.449ns (Levels of Logic = 5)
  Source:            hora/Umin_1_C_1 (FF)
  Destination:       alarma (PAD)
  Source Clock:      reloj/freq1 falling

  Data Path: hora/Umin_1_C_1 to alarma
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            6   0.447   0.849  hora/Umin_1_C_1 (hora/Umin_1_C_1)
     LUT3:I1->O           21   0.203   1.342  hora/Umin_11 (hora/Umin_1)
     LUT6:I3->O            1   0.205   0.924  Alarm/Mmux_alarm13 (Alarm/Mmux_alarm12)
     LUT5:I0->O            1   0.203   0.924  Alarm/Mmux_alarm16_SW0 (N66)
     LUT6:I1->O            1   0.203   0.579  Alarm/Mmux_alarm16 (alarma_OBUF)
     OBUF:I->O                 2.571          alarma_OBUF (alarma)
    ----------------------------------------
    Total                      8.449ns (3.832ns logic, 4.617ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'control/AUMH'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              7.326ns (Levels of Logic = 4)
  Source:            AjusHora/Aux3_1 (FF)
  Destination:       alarma (PAD)
  Source Clock:      control/AUMH rising

  Data Path: AjusHora/Aux3_1 to alarma
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.447   1.273  AjusHora/Aux3_1 (AjusHora/Aux3_1)
     LUT6:I0->O            1   0.203   0.924  Alarm/Mmux_alarm13 (Alarm/Mmux_alarm12)
     LUT5:I0->O            1   0.203   0.924  Alarm/Mmux_alarm16_SW0 (N66)
     LUT6:I1->O            1   0.203   0.579  Alarm/Mmux_alarm16 (alarma_OBUF)
     OBUF:I->O                 2.571          alarma_OBUF (alarma)
    ----------------------------------------
    Total                      7.326ns (3.627ns logic, 3.699ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hora/AjustHora_GND_3_o_AND_19_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.372ns (Levels of Logic = 4)
  Source:            hora/hora_2_LDC (LATCH)
  Destination:       alarma (PAD)
  Source Clock:      hora/AjustHora_GND_3_o_AND_19_o falling

  Data Path: hora/hora_2_LDC to alarma
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  hora/hora_2_LDC (hora/hora_2_LDC)
     LUT3:I0->O           17   0.205   1.256  hora/hora_21 (hora/hora_2)
     LUT6:I3->O            1   0.205   0.944  Alarm/Mmux_alarm11 (Alarm/Mmux_alarm1)
     LUT6:I0->O            1   0.203   0.579  Alarm/Mmux_alarm16 (alarma_OBUF)
     OBUF:I->O                 2.571          alarma_OBUF (alarma)
    ----------------------------------------
    Total                      7.372ns (3.682ns logic, 3.690ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hora/AjustHora_GND_3_o_AND_17_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.159ns (Levels of Logic = 4)
  Source:            hora/hora_3_LDC (LATCH)
  Destination:       alarma (PAD)
  Source Clock:      hora/AjustHora_GND_3_o_AND_17_o falling

  Data Path: hora/hora_3_LDC to alarma
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.498   0.973  hora/hora_3_LDC (hora/hora_3_LDC)
     LUT3:I0->O           15   0.205   0.982  hora/hora_31 (hora/hora_3)
     LUT6:I5->O            1   0.205   0.944  Alarm/Mmux_alarm11 (Alarm/Mmux_alarm1)
     LUT6:I0->O            1   0.203   0.579  Alarm/Mmux_alarm16 (alarma_OBUF)
     OBUF:I->O                 2.571          alarma_OBUF (alarma)
    ----------------------------------------
    Total                      7.159ns (3.682ns logic, 3.477ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hora/AjustHora_GND_3_o_AND_21_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.511ns (Levels of Logic = 5)
  Source:            hora/hora_1_LDC (LATCH)
  Destination:       alarma (PAD)
  Source Clock:      hora/AjustHora_GND_3_o_AND_21_o falling

  Data Path: hora/hora_1_LDC to alarma
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  hora/hora_1_LDC (hora/hora_1_LDC)
     LUT3:I0->O           18   0.205   1.394  hora/hora_11 (hora/hora_1)
     LUT6:I1->O            1   0.203   0.924  Alarm/Mmux_alarm13 (Alarm/Mmux_alarm12)
     LUT5:I0->O            1   0.203   0.924  Alarm/Mmux_alarm16_SW0 (N66)
     LUT6:I1->O            1   0.203   0.579  Alarm/Mmux_alarm16 (alarma_OBUF)
     OBUF:I->O                 2.571          alarma_OBUF (alarma)
    ----------------------------------------
    Total                      8.511ns (3.883ns logic, 4.628ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hora/AjustHora_GND_3_o_AND_5_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.626ns (Levels of Logic = 5)
  Source:            hora/Umin_1_LDC (LATCH)
  Destination:       alarma (PAD)
  Source Clock:      hora/AjustHora_GND_3_o_AND_5_o falling

  Data Path: hora/Umin_1_LDC to alarma
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.498   0.973  hora/Umin_1_LDC (hora/Umin_1_LDC)
     LUT3:I0->O           21   0.205   1.342  hora/Umin_11 (hora/Umin_1)
     LUT6:I3->O            1   0.205   0.924  Alarm/Mmux_alarm13 (Alarm/Mmux_alarm12)
     LUT5:I0->O            1   0.203   0.924  Alarm/Mmux_alarm16_SW0 (N66)
     LUT6:I1->O            1   0.203   0.579  Alarm/Mmux_alarm16 (alarma_OBUF)
     OBUF:I->O                 2.571          alarma_OBUF (alarma)
    ----------------------------------------
    Total                      8.626ns (3.885ns logic, 4.741ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hora/AjustHora_GND_3_o_AND_1_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.364ns (Levels of Logic = 5)
  Source:            hora/Umin_3_LDC (LATCH)
  Destination:       alarma (PAD)
  Source Clock:      hora/AjustHora_GND_3_o_AND_1_o falling

  Data Path: hora/Umin_3_LDC to alarma
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  hora/Umin_3_LDC (hora/Umin_3_LDC)
     LUT3:I0->O           24   0.205   1.173  hora/Umin_31 (hora/Umin_3)
     LUT6:I5->O            1   0.205   0.924  Alarm/Mmux_alarm13 (Alarm/Mmux_alarm12)
     LUT5:I0->O            1   0.203   0.924  Alarm/Mmux_alarm16_SW0 (N66)
     LUT6:I1->O            1   0.203   0.579  Alarm/Mmux_alarm16 (alarma_OBUF)
     OBUF:I->O                 2.571          alarma_OBUF (alarma)
    ----------------------------------------
    Total                      8.364ns (3.885ns logic, 4.479ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hora/AjustHora_GND_3_o_AND_9_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.340ns (Levels of Logic = 5)
  Source:            hora/Dmin_3_LDC (LATCH)
  Destination:       alarma (PAD)
  Source Clock:      hora/AjustHora_GND_3_o_AND_9_o falling

  Data Path: hora/Dmin_3_LDC to alarma
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  hora/Dmin_3_LDC (hora/Dmin_3_LDC)
     LUT3:I0->O           10   0.205   1.201  hora/Dmin_31 (hora/Dmin_3)
     LUT6:I1->O            1   0.203   0.808  Alarm/Mmux_alarm12 (Alarm/Mmux_alarm11)
     LUT5:I2->O            1   0.205   0.924  Alarm/Mmux_alarm16_SW0 (N66)
     LUT6:I1->O            1   0.203   0.579  Alarm/Mmux_alarm16 (alarma_OBUF)
     OBUF:I->O                 2.571          alarma_OBUF (alarma)
    ----------------------------------------
    Total                      8.340ns (3.885ns logic, 4.454ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hora/AjustHora_GND_3_o_AND_11_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.010ns (Levels of Logic = 5)
  Source:            hora/Dmin_2_LDC (LATCH)
  Destination:       alarma (PAD)
  Source Clock:      hora/AjustHora_GND_3_o_AND_11_o falling

  Data Path: hora/Dmin_2_LDC to alarma
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.580  hora/Dmin_2_LDC (hora/Dmin_2_LDC)
     LUT3:I2->O           16   0.205   1.233  hora/Dmin_21 (hora/Dmin_2)
     LUT6:I3->O            1   0.205   0.808  Alarm/Mmux_alarm12 (Alarm/Mmux_alarm11)
     LUT5:I2->O            1   0.205   0.924  Alarm/Mmux_alarm16_SW0 (N66)
     LUT6:I1->O            1   0.203   0.579  Alarm/Mmux_alarm16 (alarma_OBUF)
     OBUF:I->O                 2.571          alarma_OBUF (alarma)
    ----------------------------------------
    Total                      8.010ns (3.887ns logic, 4.123ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hora/AjustHora_GND_3_o_AND_13_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.083ns (Levels of Logic = 5)
  Source:            hora/Dmin_1_LDC (LATCH)
  Destination:       alarma (PAD)
  Source Clock:      hora/AjustHora_GND_3_o_AND_13_o falling

  Data Path: hora/Dmin_1_LDC to alarma
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              7   0.498   1.002  hora/Dmin_1_LDC (hora/Dmin_1_LDC)
     LUT3:I0->O           11   0.205   0.883  hora/Dmin_11 (hora/Dmin_1)
     LUT6:I5->O            1   0.205   0.808  Alarm/Mmux_alarm12 (Alarm/Mmux_alarm11)
     LUT5:I2->O            1   0.205   0.924  Alarm/Mmux_alarm16_SW0 (N66)
     LUT6:I1->O            1   0.203   0.579  Alarm/Mmux_alarm16 (alarma_OBUF)
     OBUF:I->O                 2.571          alarma_OBUF (alarma)
    ----------------------------------------
    Total                      8.083ns (3.887ns logic, 4.195ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hora/AjustHora_GND_3_o_AND_23_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.136ns (Levels of Logic = 4)
  Source:            hora/hora_0_LDC (LATCH)
  Destination:       alarma (PAD)
  Source Clock:      hora/AjustHora_GND_3_o_AND_23_o falling

  Data Path: hora/hora_0_LDC to alarma
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  hora/hora_0_LDC (hora/hora_0_LDC)
     LUT3:I0->O           19   0.205   1.072  hora/hora_01 (hora/hora_0)
     LUT5:I4->O            1   0.205   0.924  Alarm/Mmux_alarm16_SW0 (N66)
     LUT6:I1->O            1   0.203   0.579  Alarm/Mmux_alarm16 (alarma_OBUF)
     OBUF:I->O                 2.571          alarma_OBUF (alarma)
    ----------------------------------------
    Total                      7.136ns (3.682ns logic, 3.454ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hora/AjustHora_GND_3_o_AND_15_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.148ns (Levels of Logic = 3)
  Source:            hora/Dmin_0_LDC (LATCH)
  Destination:       alarma (PAD)
  Source Clock:      hora/AjustHora_GND_3_o_AND_15_o falling

  Data Path: hora/Dmin_0_LDC to alarma
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  hora/Dmin_0_LDC (hora/Dmin_0_LDC)
     LUT3:I0->O           13   0.205   1.180  hora/Dmin_01 (hora/Dmin_0)
     LUT6:I2->O            1   0.203   0.579  Alarm/Mmux_alarm16 (alarma_OBUF)
     OBUF:I->O                 2.571          alarma_OBUF (alarma)
    ----------------------------------------
    Total                      6.148ns (3.477ns logic, 2.671ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hora/AjustHora_GND_3_o_AND_3_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.212ns (Levels of Logic = 3)
  Source:            hora/Umin_2_LDC (LATCH)
  Destination:       alarma (PAD)
  Source Clock:      hora/AjustHora_GND_3_o_AND_3_o falling

  Data Path: hora/Umin_2_LDC to alarma
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  hora/Umin_2_LDC (hora/Umin_2_LDC)
     LUT3:I0->O           24   0.205   1.277  hora/Umin_21 (hora/Umin_2)
     LUT6:I4->O            1   0.203   0.579  Alarm/Mmux_alarm16 (alarma_OBUF)
     OBUF:I->O                 2.571          alarma_OBUF (alarma)
    ----------------------------------------
    Total                      6.212ns (3.477ns logic, 2.735ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock LimpiaMoDe/clean
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
LimpiaMoDe/clean                      |    2.484|         |         |         |
control/estado[6]_PWR_12_o_Select_61_o|         |    3.230|         |         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.752|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/AUMH
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
control/AUMH   |    2.693|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/AUMM
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
control/AUMM   |    2.871|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/estado[6]_PWR_12_o_Select_61_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
LimpiaMoDe/clean               |         |         |    2.272|         |
clock                          |         |         |    2.286|         |
control/AUMH                   |         |         |    2.970|         |
control/AUMM                   |         |         |    2.821|         |
hora/AjustHora_GND_3_o_AND_11_o|         |         |    3.657|         |
hora/AjustHora_GND_3_o_AND_13_o|         |         |    3.957|         |
hora/AjustHora_GND_3_o_AND_15_o|         |         |    3.677|         |
hora/AjustHora_GND_3_o_AND_17_o|         |         |    4.047|         |
hora/AjustHora_GND_3_o_AND_19_o|         |         |    3.999|         |
hora/AjustHora_GND_3_o_AND_1_o |         |         |    4.010|         |
hora/AjustHora_GND_3_o_AND_21_o|         |         |    3.950|         |
hora/AjustHora_GND_3_o_AND_23_o|         |         |    3.783|         |
hora/AjustHora_GND_3_o_AND_3_o |         |         |    3.986|         |
hora/AjustHora_GND_3_o_AND_5_o |         |         |    4.158|         |
hora/AjustHora_GND_3_o_AND_7_o |         |         |    3.780|         |
hora/AjustHora_GND_3_o_AND_9_o |         |         |    2.973|         |
reloj/freq1                    |         |         |    3.981|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hora/AjustHora_GND_3_o_AND_11_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
control/AUMM                          |         |         |    2.917|         |
control/estado[6]_PWR_12_o_Select_61_o|         |         |    3.327|         |
hora/AjustHora_GND_3_o_AND_11_o       |         |         |    4.851|         |
hora/AjustHora_GND_3_o_AND_13_o       |         |         |    4.080|         |
hora/AjustHora_GND_3_o_AND_15_o       |         |         |    3.842|         |
hora/AjustHora_GND_3_o_AND_1_o        |         |         |    3.997|         |
hora/AjustHora_GND_3_o_AND_3_o        |         |         |    4.770|         |
hora/AjustHora_GND_3_o_AND_5_o        |         |         |    5.296|         |
hora/AjustHora_GND_3_o_AND_9_o        |         |         |    4.118|         |
reloj/freq1                           |         |         |    5.119|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hora/AjustHora_GND_3_o_AND_13_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
control/AUMM                          |         |         |    2.917|         |
control/estado[6]_PWR_12_o_Select_61_o|         |         |    3.327|         |
hora/AjustHora_GND_3_o_AND_11_o       |         |         |    4.851|         |
hora/AjustHora_GND_3_o_AND_13_o       |         |         |    4.080|         |
hora/AjustHora_GND_3_o_AND_15_o       |         |         |    4.044|         |
hora/AjustHora_GND_3_o_AND_1_o        |         |         |    3.997|         |
hora/AjustHora_GND_3_o_AND_3_o        |         |         |    4.770|         |
hora/AjustHora_GND_3_o_AND_5_o        |         |         |    5.296|         |
hora/AjustHora_GND_3_o_AND_9_o        |         |         |    4.118|         |
reloj/freq1                           |         |         |    5.119|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hora/AjustHora_GND_3_o_AND_15_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
control/AUMM                          |         |         |    2.897|         |
control/estado[6]_PWR_12_o_Select_61_o|         |         |    3.230|         |
hora/AjustHora_GND_3_o_AND_11_o       |         |         |    4.851|         |
hora/AjustHora_GND_3_o_AND_13_o       |         |         |    4.080|         |
hora/AjustHora_GND_3_o_AND_15_o       |         |         |    4.027|         |
hora/AjustHora_GND_3_o_AND_1_o        |         |         |    3.997|         |
hora/AjustHora_GND_3_o_AND_3_o        |         |         |    4.770|         |
hora/AjustHora_GND_3_o_AND_5_o        |         |         |    5.296|         |
hora/AjustHora_GND_3_o_AND_9_o        |         |         |    4.118|         |
reloj/freq1                           |         |         |    5.119|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hora/AjustHora_GND_3_o_AND_17_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
control/AUMH                          |         |         |    3.856|         |
control/estado[6]_PWR_12_o_Select_61_o|         |         |    3.327|         |
hora/AjustHora_GND_3_o_AND_11_o       |         |         |    4.749|         |
hora/AjustHora_GND_3_o_AND_13_o       |         |         |    3.978|         |
hora/AjustHora_GND_3_o_AND_17_o       |         |         |    4.796|         |
hora/AjustHora_GND_3_o_AND_19_o       |         |         |    5.025|         |
hora/AjustHora_GND_3_o_AND_1_o        |         |         |    4.996|         |
hora/AjustHora_GND_3_o_AND_21_o       |         |         |    5.041|         |
hora/AjustHora_GND_3_o_AND_23_o       |         |         |    5.020|         |
hora/AjustHora_GND_3_o_AND_3_o        |         |         |    4.235|         |
hora/AjustHora_GND_3_o_AND_5_o        |         |         |    4.286|         |
hora/AjustHora_GND_3_o_AND_9_o        |         |         |    4.016|         |
reloj/freq1                           |         |         |    4.926|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hora/AjustHora_GND_3_o_AND_19_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
control/AUMH                          |         |         |    3.856|         |
control/estado[6]_PWR_12_o_Select_61_o|         |         |    3.327|         |
hora/AjustHora_GND_3_o_AND_11_o       |         |         |    4.749|         |
hora/AjustHora_GND_3_o_AND_13_o       |         |         |    3.978|         |
hora/AjustHora_GND_3_o_AND_17_o       |         |         |    5.024|         |
hora/AjustHora_GND_3_o_AND_19_o       |         |         |    4.780|         |
hora/AjustHora_GND_3_o_AND_1_o        |         |         |    4.996|         |
hora/AjustHora_GND_3_o_AND_21_o       |         |         |    5.041|         |
hora/AjustHora_GND_3_o_AND_23_o       |         |         |    5.037|         |
hora/AjustHora_GND_3_o_AND_3_o        |         |         |    4.235|         |
hora/AjustHora_GND_3_o_AND_5_o        |         |         |    4.286|         |
hora/AjustHora_GND_3_o_AND_9_o        |         |         |    4.016|         |
reloj/freq1                           |         |         |    4.926|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hora/AjustHora_GND_3_o_AND_1_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
control/estado[6]_PWR_12_o_Select_61_o|         |         |    3.327|         |
hora/AjustHora_GND_3_o_AND_1_o        |         |         |    4.007|         |
hora/AjustHora_GND_3_o_AND_3_o        |         |         |    4.109|         |
hora/AjustHora_GND_3_o_AND_5_o        |         |         |    4.269|         |
hora/AjustHora_GND_3_o_AND_7_o        |         |         |    4.147|         |
reloj/freq1                           |         |         |    4.092|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hora/AjustHora_GND_3_o_AND_21_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
control/AUMH                          |         |         |    3.856|         |
control/estado[6]_PWR_12_o_Select_61_o|         |         |    3.327|         |
hora/AjustHora_GND_3_o_AND_11_o       |         |         |    4.749|         |
hora/AjustHora_GND_3_o_AND_13_o       |         |         |    3.978|         |
hora/AjustHora_GND_3_o_AND_17_o       |         |         |    4.796|         |
hora/AjustHora_GND_3_o_AND_19_o       |         |         |    4.882|         |
hora/AjustHora_GND_3_o_AND_1_o        |         |         |    5.122|         |
hora/AjustHora_GND_3_o_AND_21_o       |         |         |    4.944|         |
hora/AjustHora_GND_3_o_AND_23_o       |         |         |    5.134|         |
hora/AjustHora_GND_3_o_AND_3_o        |         |         |    4.235|         |
hora/AjustHora_GND_3_o_AND_5_o        |         |         |    4.286|         |
hora/AjustHora_GND_3_o_AND_9_o        |         |         |    4.016|         |
reloj/freq1                           |         |         |    4.957|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hora/AjustHora_GND_3_o_AND_23_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
control/AUMH                          |         |         |    2.944|         |
control/estado[6]_PWR_12_o_Select_61_o|         |         |    3.327|         |
hora/AjustHora_GND_3_o_AND_11_o       |         |         |    4.851|         |
hora/AjustHora_GND_3_o_AND_13_o       |         |         |    4.080|         |
hora/AjustHora_GND_3_o_AND_17_o       |         |         |    3.789|         |
hora/AjustHora_GND_3_o_AND_19_o       |         |         |    3.842|         |
hora/AjustHora_GND_3_o_AND_1_o        |         |         |    3.997|         |
hora/AjustHora_GND_3_o_AND_23_o       |         |         |    4.134|         |
hora/AjustHora_GND_3_o_AND_3_o        |         |         |    4.770|         |
hora/AjustHora_GND_3_o_AND_5_o        |         |         |    5.296|         |
hora/AjustHora_GND_3_o_AND_9_o        |         |         |    4.118|         |
reloj/freq1                           |         |         |    5.119|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hora/AjustHora_GND_3_o_AND_3_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
control/estado[6]_PWR_12_o_Select_61_o|         |         |    3.327|         |
hora/AjustHora_GND_3_o_AND_1_o        |         |         |    4.235|         |
hora/AjustHora_GND_3_o_AND_3_o        |         |         |    4.007|         |
hora/AjustHora_GND_3_o_AND_5_o        |         |         |    4.143|         |
hora/AjustHora_GND_3_o_AND_7_o        |         |         |    4.147|         |
reloj/freq1                           |         |         |    4.058|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hora/AjustHora_GND_3_o_AND_5_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
control/estado[6]_PWR_12_o_Select_61_o|         |         |    3.327|         |
hora/AjustHora_GND_3_o_AND_1_o        |         |         |    4.235|         |
hora/AjustHora_GND_3_o_AND_3_o        |         |         |    4.109|         |
hora/AjustHora_GND_3_o_AND_5_o        |         |         |    4.041|         |
hora/AjustHora_GND_3_o_AND_7_o        |         |         |    4.147|         |
reloj/freq1                           |         |         |    4.058|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hora/AjustHora_GND_3_o_AND_7_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
control/estado[6]_PWR_12_o_Select_61_o|         |         |    3.327|         |
hora/AjustHora_GND_3_o_AND_1_o        |         |         |    4.252|         |
hora/AjustHora_GND_3_o_AND_3_o        |         |         |    4.109|         |
hora/AjustHora_GND_3_o_AND_5_o        |         |         |    4.269|         |
hora/AjustHora_GND_3_o_AND_7_o        |         |         |    3.902|         |
reloj/freq1                           |         |         |    4.092|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hora/AjustHora_GND_3_o_AND_9_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
control/AUMM                          |         |         |    2.620|         |
control/estado[6]_PWR_12_o_Select_61_o|         |         |    3.175|         |
hora/AjustHora_GND_3_o_AND_1_o        |         |         |    3.960|         |
hora/AjustHora_GND_3_o_AND_3_o        |         |         |    4.733|         |
hora/AjustHora_GND_3_o_AND_5_o        |         |         |    5.258|         |
reloj/freq1                           |         |         |    5.081|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reloj/freq1
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
control/AUMH                          |         |         |    3.856|         |
control/AUMM                          |         |         |    2.917|         |
control/estado[6]_PWR_12_o_Select_61_o|         |         |    4.233|         |
hora/AjustHora_GND_3_o_AND_11_o       |         |         |    4.851|         |
hora/AjustHora_GND_3_o_AND_13_o       |         |         |    4.080|         |
hora/AjustHora_GND_3_o_AND_15_o       |         |         |    4.044|         |
hora/AjustHora_GND_3_o_AND_17_o       |         |         |    5.024|         |
hora/AjustHora_GND_3_o_AND_19_o       |         |         |    5.025|         |
hora/AjustHora_GND_3_o_AND_1_o        |         |         |    5.122|         |
hora/AjustHora_GND_3_o_AND_21_o       |         |         |    5.041|         |
hora/AjustHora_GND_3_o_AND_23_o       |         |         |    5.134|         |
hora/AjustHora_GND_3_o_AND_3_o        |         |         |    4.770|         |
hora/AjustHora_GND_3_o_AND_5_o        |         |         |    5.296|         |
hora/AjustHora_GND_3_o_AND_7_o        |         |         |    4.147|         |
hora/AjustHora_GND_3_o_AND_9_o        |         |         |    4.118|         |
reloj/freq1                           |         |         |    5.119|         |
--------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 25.09 secs
 
--> 

Total memory usage is 178924 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   54 (   0 filtered)
Number of infos    :   28 (   0 filtered)

