<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2023 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<!--The data contained in this document is preliminary and subject to change or correction following further review. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>







<register_page>
  <registers>
  
    <register is_register="True" is_internal="False" is_banked="False" is_stub_entry="False">
      <reg_short_name>MSMON_CSU_OFSR</reg_short_name>
        
        <reg_long_name>MPAM CSU Monitor Overflow Status Register</reg_long_name>

        <power_domain_text>The power domain of MSMON_CSU_OFSR is <arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word></power_domain_text>


      
        <reg_condition otherwise="RES0">when FEAT_MPAM is implemented, MPAMF_IDR.HAS_MSMON == 1, MPAMF_MSMON_IDR.MSMON_CSU == 1 and MPAMF_CSUMON_IDR.HAS_OFSR == 1</reg_condition>
      
  <reg_address
      external_access="False"
    mem_map_access="True"
      power_domain="None"
  >
    <reg_component>MPAM</reg_component>
    <reg_frame>MPAMF_BASE_s</reg_frame>
    <reg_offset><hexnumber>0x0858</hexnumber></reg_offset>
    <reg_instance>MSMON_CSU_OFSR_s</reg_instance>
    <reg_access>
      
        
      <reg_access_state>
          <reg_access_type>RO</reg_access_type>
      </reg_access_state>
    </reg_access>
</reg_address>
  <reg_address
      external_access="False"
    mem_map_access="True"
      power_domain="None"
  >
    <reg_component>MPAM</reg_component>
    <reg_frame>MPAMF_BASE_ns</reg_frame>
    <reg_offset><hexnumber>0x0858</hexnumber></reg_offset>
    <reg_instance>MSMON_CSU_OFSR_ns</reg_instance>
    <reg_access>
      
        
      <reg_access_state>
          <reg_access_type>RO</reg_access_type>
      </reg_access_state>
    </reg_access>
</reg_address>
  <reg_address
      external_access="False"
    mem_map_access="True"
      power_domain="None"
  >
    <reg_component>MPAM</reg_component>
    <reg_frame>MPAMF_BASE_rt</reg_frame>
    <reg_offset><hexnumber>0x0858</hexnumber></reg_offset>
    <reg_instance>MSMON_CSU_OFSR_rt</reg_instance>
    <reg_access>
      
        
      <reg_access_state>
          <reg_access_level>When FEAT_RME is implemented</reg_access_level>
          <reg_access_type>RO</reg_access_type>
      </reg_access_state>
    </reg_access>
</reg_address>
  <reg_address
      external_access="False"
    mem_map_access="True"
      power_domain="None"
  >
    <reg_component>MPAM</reg_component>
    <reg_frame>MPAMF_BASE_rl</reg_frame>
    <reg_offset><hexnumber>0x0858</hexnumber></reg_offset>
    <reg_instance>MSMON_CSU_OFSR_rl</reg_instance>
    <reg_access>
      
        
      <reg_access_state>
          <reg_access_level>When FEAT_RME is implemented</reg_access_level>
          <reg_access_type>RO</reg_access_type>
      </reg_access_state>
    </reg_access>
</reg_address>



          <reg_reset_value>

      </reg_reset_value>

      <reg_mappings>
        




      </reg_mappings>

        <reg_purpose>
          
    
      <purpose_text>
        <para>MSMON_CSU_OFSR is a 32-bit read-only register that shows bitmap of CSU monitor instance overflow status for a contiguous group of 32 monitor instances.</para>

      </purpose_text>
      <purpose_text>
        <para>MSMON_CSU_OFSR_s gives a bitmap of pending CSU overflow status for 32 Secure CSU monitor instances.
MSMON_CSU_OFSR_ns gives a bitmap of pending CSU overflow status for 32 Non-secure CSU monitor instances.
MSMON_CSU_OFSR_rt gives a bitmap of pending CSU overflow status for 32 Root CSU monitor instances.
MSMON_CSU_OFSR_rl gives a bitmap of pending CSU overflow status for 32 Realm CSU monitor instances.</para>
      </purpose_text>

        </reg_purpose>

      <reg_groups>
          <reg_group>Memory Partitioning and Monitoring registers</reg_group>
      </reg_groups>
      <reg_configuration>
        
    
      <configuration_text>
        <para>The power and reset domain of each MSC component is specific to that component.</para>
      </configuration_text>

      </reg_configuration>
      
      
        
      <reg_attributes>
          
    
      <attributes_text>
        <para>MSMON_CSU_OFSR is a 32-bit register.</para>
      </attributes_text>

      </reg_attributes>
      <reg_fieldsets>
        






<fields id="fieldset_0" length="32">
  <text_before_fields/>
  <field id="fieldset_0-31_0" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>OFPND&lt;i&gt;</field_name>
    <field_msb>31</field_msb>
    <field_lsb>0</field_lsb>
    <rel_range>31:0</rel_range>
    <field_description order="before">
      <para>Overflow status bitmap for CSU monitor instances. The RIS and the contiguous range of CSU monitor instances are set in <register_link state="ext" id="ext-msmon_cfg_mon_sel.xml">MSMON_CFG_MON_SEL</register_link>. i of 0 corresponds to the CSU monitor instance <register_link state="ext" id="ext-msmon_cfg_mon_sel.xml">MSMON_CFG_MON_SEL</register_link>.MON_SEL &amp; <hexnumber>0xFFE0</hexnumber>.</para>
    </field_description>
    <field_description order="after">
      <para>After reading <register_link state="ext" id="ext-msmon_oflow_sr.xml">MSMON_OFLOW_SR</register_link> to determine that a CSU monitor instance has a pending overflow and which RIS values have pending overflows, an interrupt service routine could poll groups of 32 monitor instances in a RIS for pending monitors by reading this bitmap and incrementing <register_link state="ext" id="ext-msmon_cfg_mon_sel.xml">MSMON_CFG_MON_SEL</register_link>.MON_SEL by 32.</para>
    </field_description>
    <field_array_indexes index_variable="i" element_size="1" range_specifier="i">
      <field_array_index>
        <field_array_start>31</field_array_start>
        <field_array_end>0</field_array_end>
      </field_array_index>
    </field_array_indexes>
    <field_values>
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
          <para>CSU monitor instance (<register_link state="ext" id="ext-msmon_cfg_mon_sel.xml">MSMON_CFG_MON_SEL</register_link>.MON_SEL &amp; <hexnumber>0xFFE0</hexnumber> + i) does not have a pending overflow.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
          <para>CSU monitor instance (<register_link state="ext" id="ext-msmon_cfg_mon_sel.xml">MSMON_CFG_MON_SEL</register_link>.MON_SEL &amp; <hexnumber>0xFFE0</hexnumber> + i) has a pending overflow.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
  </field>
  <text_after_fields/>
</fields>




    
<reg_fieldset length="32">
  <fieldat id="fieldset_0-31_0" label="OFPND31" msb="31" lsb="31"/>
  <fieldat id="fieldset_0-31_0" label="OFPND30" msb="30" lsb="30"/>
  <fieldat id="fieldset_0-31_0" label="OFPND29" msb="29" lsb="29"/>
  <fieldat id="fieldset_0-31_0" label="OFPND28" msb="28" lsb="28"/>
  <fieldat id="fieldset_0-31_0" label="OFPND27" msb="27" lsb="27"/>
  <fieldat id="fieldset_0-31_0" label="OFPND26" msb="26" lsb="26"/>
  <fieldat id="fieldset_0-31_0" label="OFPND25" msb="25" lsb="25"/>
  <fieldat id="fieldset_0-31_0" label="OFPND24" msb="24" lsb="24"/>
  <fieldat id="fieldset_0-31_0" label="OFPND23" msb="23" lsb="23"/>
  <fieldat id="fieldset_0-31_0" label="OFPND22" msb="22" lsb="22"/>
  <fieldat id="fieldset_0-31_0" label="OFPND21" msb="21" lsb="21"/>
  <fieldat id="fieldset_0-31_0" label="OFPND20" msb="20" lsb="20"/>
  <fieldat id="fieldset_0-31_0" label="OFPND19" msb="19" lsb="19"/>
  <fieldat id="fieldset_0-31_0" label="OFPND18" msb="18" lsb="18"/>
  <fieldat id="fieldset_0-31_0" label="OFPND17" msb="17" lsb="17"/>
  <fieldat id="fieldset_0-31_0" label="OFPND16" msb="16" lsb="16"/>
  <fieldat id="fieldset_0-31_0" label="OFPND15" msb="15" lsb="15"/>
  <fieldat id="fieldset_0-31_0" label="OFPND14" msb="14" lsb="14"/>
  <fieldat id="fieldset_0-31_0" label="OFPND13" msb="13" lsb="13"/>
  <fieldat id="fieldset_0-31_0" label="OFPND12" msb="12" lsb="12"/>
  <fieldat id="fieldset_0-31_0" label="OFPND11" msb="11" lsb="11"/>
  <fieldat id="fieldset_0-31_0" label="OFPND10" msb="10" lsb="10"/>
  <fieldat id="fieldset_0-31_0" label="OFPND9" msb="9" lsb="9"/>
  <fieldat id="fieldset_0-31_0" label="OFPND8" msb="8" lsb="8"/>
  <fieldat id="fieldset_0-31_0" label="OFPND7" msb="7" lsb="7"/>
  <fieldat id="fieldset_0-31_0" label="OFPND6" msb="6" lsb="6"/>
  <fieldat id="fieldset_0-31_0" label="OFPND5" msb="5" lsb="5"/>
  <fieldat id="fieldset_0-31_0" label="OFPND4" msb="4" lsb="4"/>
  <fieldat id="fieldset_0-31_0" label="OFPND3" msb="3" lsb="3"/>
  <fieldat id="fieldset_0-31_0" label="OFPND2" msb="2" lsb="2"/>
  <fieldat id="fieldset_0-31_0" label="OFPND1" msb="1" lsb="1"/>
  <fieldat id="fieldset_0-31_0" label="OFPND0" msb="0" lsb="0"/>
</reg_fieldset>


      </reg_fieldsets>

      <access_mechanisms>
          


  
    
      <access_permission_text>
        <para>This register is within the MPAM feature page memory frames.</para>

      </access_permission_text>
      <access_permission_text>
        <para>In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps:</para>

      </access_permission_text>
      <access_permission_text>
        <list type="unordered">
<listitem><content>MSMON_CSU_OFSR_s must only be accessible from the Secure MPAM feature page.</content>
</listitem><listitem><content>MSMON_CSU_OFSR_ns must only be accessible from the Non-secure MPAM feature page.</content>
</listitem><listitem><content>MSMON_CSU_OFSR_rt must only be accessible from the Root MPAM feature page.</content>
</listitem><listitem><content>MSMON_CSU_OFSR_rl must only be accessible from the Realm MPAM feature page.</content>
</listitem></list>

      </access_permission_text>
      <access_permission_text>
        <para>MSMON_CSU_OFSR_s, MSMON_CSU_OFSR_ns, MSMON_CSU_OFSR_rt, and MSMON_CSU_OFSR_rl must be separate registers:</para>

      </access_permission_text>
      <access_permission_text>
        <list type="unordered">
<listitem><content>The Secure instance (MSMON_CSU_OFSR_s) accesses the CSU monitor overflow status bitmap used for Secure PARTIDs.</content>
</listitem><listitem><content>The Non-secure instance (MSMON_CSU_OFSR_ns) accesses the CSU monitor overflow status bitmap used for Non-secure PARTIDs.</content>
</listitem><listitem><content>The Root instance (MSMON_CSU_OFSR_rt) accesses the CSU monitor overflow status bitmap used for Root PARTIDs.</content>
</listitem><listitem><content>The Realm instance (MSMON_CSU_OFSR_rl) accesses the CSU monitor overflow status bitmap used for Realm PARTIDs.</content>
</listitem></list>
      </access_permission_text>






      </access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</timestamp>
</register_page>