# compile vhdl design source files
vhdl xil_defaultlib  \
"tb_receptor_func_synth.vhd" \
"../../../../../Practica1_Redes.srcs/sim_1/new/tb_receptor.vhd" \

# Do not sort compile order
nosort
