#Build: Fabric Compiler 2020.2-Lite, Build 59895, Jul 24 10:52 2020
#Install: D:\pango\PDS_2020.2-Lite\bin
#Application name: pds_shell
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-3DR578RQ
Generated by Fabric Compiler (version 2020.2-Lite build 59895) at Mon Jul 17 18:11:33 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.2-Lite <build 59895>)
| Date         : Mon Jul 17 18:11:38 2023
| Design       : smart_car
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               179           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     220.799 MHz       1000.000          4.529        995.471
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.471       0.000              0            539
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.190       0.000              0            539
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.067       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.256       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.291       0.000              0            179
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.268       0.000              0            539
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.220       0.000              0            539
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.919       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.144       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.609       0.000              0            179
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[18]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.743
  Launch Clock Delay      :  4.387
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.823       4.387         ntclkbufg_0      
 CLMS_46_221/CLK                                                           r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_221/Q0                    tco                   0.261       4.648 r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.446       5.094         counter_rgb_t[23]
 CLMS_54_225/Y0                    td                    0.387       5.481 r       N18_15/gateop_perm/Z
                                   net (fanout=1)        0.260       5.741         _N1549           
 CLMA_54_224/Y0                    td                    0.387       6.128 r       N18_20/gateop_perm/Z
                                   net (fanout=2)        0.418       6.546         _N1394           
 CLMA_54_228/Y0                    td                    0.164       6.710 r       N18_24/gateop/Z  
                                   net (fanout=26)       0.490       7.200         _N1627           
 CLMA_54_220/Y0                    td                    0.282       7.482 r       N393_2/gateop_perm/Z
                                   net (fanout=1)        0.261       7.743         _N1389           
 CLMA_54_220/Y2                    td                    0.284       8.027 r       N393/gateop/F    
                                   net (fanout=11)       0.384       8.411         N393             
 CLMA_54_216/CECO                  td                    0.118       8.529 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       8.529         _N36             
 CLMA_54_220/CECI                                                          r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.529         Logic Levels: 6  
                                                                                   Logic: 1.883ns(45.461%), Route: 2.259ns(54.539%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.551    1003.743         ntclkbufg_0      
 CLMA_54_220/CLK                                                           r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.341                          
 clock uncertainty                                      -0.050    1004.291                          

 Setup time                                             -0.291    1004.000                          

 Data required time                                               1004.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.000                          
 Data arrival time                                                  -8.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.471                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[20]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.743
  Launch Clock Delay      :  4.387
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.823       4.387         ntclkbufg_0      
 CLMS_46_221/CLK                                                           r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_221/Q0                    tco                   0.261       4.648 r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.446       5.094         counter_rgb_t[23]
 CLMS_54_225/Y0                    td                    0.387       5.481 r       N18_15/gateop_perm/Z
                                   net (fanout=1)        0.260       5.741         _N1549           
 CLMA_54_224/Y0                    td                    0.387       6.128 r       N18_20/gateop_perm/Z
                                   net (fanout=2)        0.418       6.546         _N1394           
 CLMA_54_228/Y0                    td                    0.164       6.710 r       N18_24/gateop/Z  
                                   net (fanout=26)       0.490       7.200         _N1627           
 CLMA_54_220/Y0                    td                    0.282       7.482 r       N393_2/gateop_perm/Z
                                   net (fanout=1)        0.261       7.743         _N1389           
 CLMA_54_220/Y2                    td                    0.284       8.027 r       N393/gateop/F    
                                   net (fanout=11)       0.384       8.411         N393             
 CLMA_54_216/CECO                  td                    0.118       8.529 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       8.529         _N36             
 CLMA_54_220/CECI                                                          r       counter_rgb_t[20]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.529         Logic Levels: 6  
                                                                                   Logic: 1.883ns(45.461%), Route: 2.259ns(54.539%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.551    1003.743         ntclkbufg_0      
 CLMA_54_220/CLK                                                           r       counter_rgb_t[20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.341                          
 clock uncertainty                                      -0.050    1004.291                          

 Setup time                                             -0.291    1004.000                          

 Data required time                                               1004.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.000                          
 Data arrival time                                                  -8.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.471                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[7]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.740
  Launch Clock Delay      :  4.387
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.823       4.387         ntclkbufg_0      
 CLMS_46_221/CLK                                                           r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_221/Q0                    tco                   0.261       4.648 r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.446       5.094         counter_rgb_t[23]
 CLMS_54_225/Y0                    td                    0.387       5.481 r       N18_15/gateop_perm/Z
                                   net (fanout=1)        0.260       5.741         _N1549           
 CLMA_54_224/Y0                    td                    0.387       6.128 r       N18_20/gateop_perm/Z
                                   net (fanout=2)        0.418       6.546         _N1394           
 CLMA_54_228/Y0                    td                    0.164       6.710 r       N18_24/gateop/Z  
                                   net (fanout=26)       0.490       7.200         _N1627           
 CLMA_54_220/Y0                    td                    0.282       7.482 r       N393_2/gateop_perm/Z
                                   net (fanout=1)        0.261       7.743         _N1389           
 CLMA_54_220/Y2                    td                    0.284       8.027 r       N393/gateop/F    
                                   net (fanout=11)       0.379       8.406         N393             
 CLMA_50_216/CECO                  td                    0.118       8.524 r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.524         _N34             
 CLMA_50_220/CECI                                                          r       counter_rgb_t[7]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.524         Logic Levels: 6  
                                                                                   Logic: 1.883ns(45.516%), Route: 2.254ns(54.484%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.548    1003.740         ntclkbufg_0      
 CLMA_50_220/CLK                                                           r       counter_rgb_t[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.338                          
 clock uncertainty                                      -0.050    1004.288                          

 Setup time                                             -0.291    1003.997                          

 Data required time                                               1003.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.997                          
 Data arrival time                                                  -8.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.473                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[6]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.442
  Launch Clock Delay      :  3.768
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.576       3.768         ntclkbufg_0      
 CLMA_30_241/CLK                                                           r       counter_e_b[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_241/Q1                    tco                   0.223       3.991 f       counter_e_b[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.253       4.244         counter_e_b[6]   
 CLMA_30_249/M3                                                            f       dis_reg_b[6]/opit_0_inv/D

 Data arrival time                                                   4.244         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.849%), Route: 0.253ns(53.151%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.878       4.442         ntclkbufg_0      
 CLMA_30_249/CLK                                                           r       dis_reg_b[6]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.070                          
 clock uncertainty                                       0.000       4.070                          

 Hold time                                              -0.016       4.054                          

 Data required time                                                  4.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.054                          
 Data arrival time                                                  -4.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.190                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[19]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.440
  Launch Clock Delay      :  3.784
  Clock Pessimism Removal :  -0.601

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.592       3.784         ntclkbufg_0      
 CLMA_30_252/CLK                                                           r       counter_e_b[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_252/Q0                    tco                   0.223       4.007 f       counter_e_b[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.189       4.196         counter_e_b[19]  
 CLMS_26_253/AD                                                            f       dis_reg_b[19]/opit_0_inv/D

 Data arrival time                                                   4.196         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.126%), Route: 0.189ns(45.874%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.876       4.440         ntclkbufg_0      
 CLMS_26_253/CLK                                                           r       dis_reg_b[19]/opit_0_inv/CLK
 clock pessimism                                        -0.601       3.839                          
 clock uncertainty                                       0.000       3.839                          

 Hold time                                               0.033       3.872                          

 Data required time                                                  3.872                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.872                          
 Data arrival time                                                  -4.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[1]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.423
  Launch Clock Delay      :  3.771
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.579       3.771         ntclkbufg_0      
 CLMS_26_241/CLK                                                           r       counter_e_b[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_241/Q2                    tco                   0.223       3.994 f       counter_e_b[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.188       4.182         counter_e_b[1]   
 CLMA_30_244/CD                                                            f       dis_reg_b[1]/opit_0_inv/D

 Data arrival time                                                   4.182         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.258%), Route: 0.188ns(45.742%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.859       4.423         ntclkbufg_0      
 CLMA_30_244/CLK                                                           r       dis_reg_b[1]/opit_0_inv/CLK
 clock pessimism                                        -0.598       3.825                          
 clock uncertainty                                       0.000       3.825                          

 Hold time                                               0.033       3.858                          

 Data required time                                                  3.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.858                          
 Data arrival time                                                  -4.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.734
  Launch Clock Delay      :  4.372
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.808       4.372         ntclkbufg_0      
 CLMA_66_172/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_172/Q2                    tco                   0.261       4.633 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.473       5.106         counter_p[3]     
 CLMS_66_177/Y0                    td                    0.387       5.493 r       N150_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.678       6.171         _N880            
 CLMA_70_172/Y2                    td                    0.389       6.560 r       N198_mux8/gateop_perm/Z
                                   net (fanout=1)        0.287       6.847         _N840            
 CLMA_70_176/Y2                    td                    0.389       7.236 r       N198_mux12/gateop_perm/Z
                                   net (fanout=1)        0.260       7.496         _N921            
 CLMA_70_176/Y1                    td                    0.377       7.873 r       N198_mux18_4/gateop_perm/Z
                                   net (fanout=2)        0.260       8.133         _N1562           
 CLMA_70_177/Y1                    td                    0.382       8.515 r       N410/gateop_perm/Z
                                   net (fanout=2)        0.423       8.938         N410             
 CLMA_78_172/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   8.938         Logic Levels: 5  
                                                                                   Logic: 2.185ns(47.854%), Route: 2.381ns(52.146%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.542    1003.734         ntclkbufg_0      
 CLMA_78_172/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.598    1004.332                          
 clock uncertainty                                      -0.050    1004.282                          

 Recovery time                                          -0.277    1004.005                          

 Data required time                                               1004.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.005                          
 Data arrival time                                                  -8.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.067                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.384
  Launch Clock Delay      :  3.712
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.520       3.712         ntclkbufg_0      
 CLMS_66_181/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q/CLK

 CLMS_66_181/Q0                    tco                   0.223       3.935 f       counter_p[19]/opit_0_inv_L5Q/Q
                                   net (fanout=7)        0.360       4.295         counter_p[19]    
 CLMA_70_177/Y1                    td                    0.226       4.521 f       N410/gateop_perm/Z
                                   net (fanout=2)        0.310       4.831         N410             
 CLMA_78_172/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.831         Logic Levels: 1  
                                                                                   Logic: 0.449ns(40.125%), Route: 0.670ns(59.875%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.820       4.384         ntclkbufg_0      
 CLMA_78_172/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.598       3.786                          
 clock uncertainty                                       0.000       3.786                          

 Removal time                                           -0.211       3.575                          

 Data required time                                                  3.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.575                          
 Data arrival time                                                  -4.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.256                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.797       4.361         ntclkbufg_0      
 CLMA_58_177/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q2                    tco                   0.261       4.622 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.664       5.286         counter_p[7]     
 CLMS_66_173/Y0                    td                    0.214       5.500 r       N168_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.637       6.137         _N1591           
 CLMA_58_181/Y2                    td                    0.389       6.526 r       N168_mux8/gateop_perm/Z
                                   net (fanout=1)        0.260       6.786         _N828            
 CLMA_58_181/Y3                    td                    0.381       7.167 r       N168_mux12/gateop_perm/Z
                                   net (fanout=1)        0.681       7.848         _N991            
 CLMS_66_189/Y1                    td                    0.276       8.124 r       N181_muxf6_perm/Y1
                                   net (fanout=1)        0.854       8.978         _N911            
 CLMA_58_173/Y2                    td                    0.283       9.261 f       N173/gateop_perm/Z
                                   net (fanout=1)        2.345      11.606         nt_pwm2          
 IOL_7_322/DO                      td                    0.122      11.728 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.728         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.788      14.516 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      14.613         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  14.613         Logic Levels: 7  
                                                                                   Logic: 4.714ns(45.981%), Route: 5.538ns(54.019%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.813       4.377         ntclkbufg_0      
 CLMA_66_168/CLK                                                           r       counter_p[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_168/Q2                    tco                   0.261       4.638 r       counter_p[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.704       5.342         counter_p[6]     
 CLMS_66_177/Y1                    td                    0.276       5.618 r       N158_mux3/gateop_perm/Z
                                   net (fanout=2)        0.420       6.038         _N881            
 CLMA_70_180/Y0                    td                    0.387       6.425 r       N179_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.311       6.736         _N915            
 CLMA_70_188/Y0                    td                    0.387       7.123 r       N179_mux13_4/gateop_perm/Z
                                   net (fanout=1)        0.321       7.444         _N1622           
 CLMS_66_189/Y0                    td                    0.387       7.831 r       N181_muxf6_perm/Y0
                                   net (fanout=1)        0.860       8.691         _N914            
 CLMA_58_176/Y3                    td                    0.271       8.962 f       N194_6/gateop_perm/Z
                                   net (fanout=1)        2.468      11.430         _N1107           
 IOL_7_349/DO                      td                    0.122      11.552 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.552         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.788      14.340 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      14.432         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  14.432         Logic Levels: 7  
                                                                                   Logic: 4.879ns(48.523%), Route: 5.176ns(51.477%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.833       4.397         ntclkbufg_0      
 CLMA_66_216/CLK                                                           r       counter_rgb[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_216/Q0                    tco                   0.261       4.658 r       counter_rgb[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.620       5.278         counter_rgb[4]   
 CLMA_58_213/Y1                    td                    0.276       5.554 r       N3_mux5_1/gateop_perm/Z
                                   net (fanout=1)        0.289       5.843         _N1354           
 CLMA_58_216/Y6AB                  td                    0.382       6.225 r       N145_muxf6_perm/Z
                                   net (fanout=1)        0.418       6.643         N145             
 CLMS_54_213/Y0                    td                    0.371       7.014 f       N147/gateop/F    
                                   net (fanout=1)        3.559      10.573         _N1              
 IOL_151_22/DO                     td                    0.122      10.695 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.695         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.788      13.483 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      13.543         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  13.543         Logic Levels: 5  
                                                                                   Logic: 4.200ns(45.922%), Route: 4.946ns(54.078%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.935       0.990 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.094       1.084 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        1.174       2.258         nt_echo_a        
 CLMS_38_233/M2                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   2.258         Logic Levels: 2  
                                                                                   Logic: 1.029ns(45.571%), Route: 1.229ns(54.429%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : counter_e_b[2]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.824       1.866 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.866         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.094       1.960 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=82)       0.434       2.394         nt_sys_rst_n     
 CLMS_26_241/RS                                                            r       counter_e_b[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.394         Logic Levels: 2  
                                                                                   Logic: 1.918ns(80.117%), Route: 0.476ns(19.883%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : counter_e_b[4]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.824       1.866 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.866         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.094       1.960 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=82)       0.434       2.394         nt_sys_rst_n     
 CLMS_26_241/RS                                                            r       counter_e_b[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.394         Logic Levels: 2  
                                                                                   Logic: 1.918ns(80.117%), Route: 0.476ns(19.883%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[18]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  3.544
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.477       3.544         ntclkbufg_0      
 CLMS_46_221/CLK                                                           r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_221/Q0                    tco                   0.209       3.753 r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.349       4.102         counter_rgb_t[23]
 CLMS_54_225/Y0                    td                    0.310       4.412 r       N18_15/gateop_perm/Z
                                   net (fanout=1)        0.239       4.651         _N1549           
 CLMA_54_224/Y0                    td                    0.310       4.961 r       N18_20/gateop_perm/Z
                                   net (fanout=2)        0.357       5.318         _N1394           
 CLMA_54_228/Y0                    td                    0.131       5.449 r       N18_24/gateop/Z  
                                   net (fanout=26)       0.380       5.829         _N1627           
 CLMA_54_220/Y0                    td                    0.226       6.055 r       N393_2/gateop_perm/Z
                                   net (fanout=1)        0.240       6.295         _N1389           
 CLMA_54_220/Y2                    td                    0.227       6.522 r       N393/gateop/F    
                                   net (fanout=11)       0.325       6.847         N393             
 CLMA_54_216/CECO                  td                    0.094       6.941 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       6.941         _N36             
 CLMA_54_220/CECI                                                          r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.941         Logic Levels: 6  
                                                                                   Logic: 1.507ns(44.363%), Route: 1.890ns(55.637%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.287    1003.096         ntclkbufg_0      
 CLMA_54_220/CLK                                                           r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.492                          
 clock uncertainty                                      -0.050    1003.442                          

 Setup time                                             -0.233    1003.209                          

 Data required time                                               1003.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.209                          
 Data arrival time                                                  -6.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.268                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[20]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  3.544
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.477       3.544         ntclkbufg_0      
 CLMS_46_221/CLK                                                           r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_221/Q0                    tco                   0.209       3.753 r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.349       4.102         counter_rgb_t[23]
 CLMS_54_225/Y0                    td                    0.310       4.412 r       N18_15/gateop_perm/Z
                                   net (fanout=1)        0.239       4.651         _N1549           
 CLMA_54_224/Y0                    td                    0.310       4.961 r       N18_20/gateop_perm/Z
                                   net (fanout=2)        0.357       5.318         _N1394           
 CLMA_54_228/Y0                    td                    0.131       5.449 r       N18_24/gateop/Z  
                                   net (fanout=26)       0.380       5.829         _N1627           
 CLMA_54_220/Y0                    td                    0.226       6.055 r       N393_2/gateop_perm/Z
                                   net (fanout=1)        0.240       6.295         _N1389           
 CLMA_54_220/Y2                    td                    0.227       6.522 r       N393/gateop/F    
                                   net (fanout=11)       0.325       6.847         N393             
 CLMA_54_216/CECO                  td                    0.094       6.941 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       6.941         _N36             
 CLMA_54_220/CECI                                                          r       counter_rgb_t[20]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.941         Logic Levels: 6  
                                                                                   Logic: 1.507ns(44.363%), Route: 1.890ns(55.637%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.287    1003.096         ntclkbufg_0      
 CLMA_54_220/CLK                                                           r       counter_rgb_t[20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.492                          
 clock uncertainty                                      -0.050    1003.442                          

 Setup time                                             -0.233    1003.209                          

 Data required time                                               1003.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.209                          
 Data arrival time                                                  -6.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.268                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[10]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  3.544
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.477       3.544         ntclkbufg_0      
 CLMS_46_221/CLK                                                           r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_221/Q0                    tco                   0.209       3.753 r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.349       4.102         counter_rgb_t[23]
 CLMS_54_225/Y0                    td                    0.310       4.412 r       N18_15/gateop_perm/Z
                                   net (fanout=1)        0.239       4.651         _N1549           
 CLMA_54_224/Y0                    td                    0.310       4.961 r       N18_20/gateop_perm/Z
                                   net (fanout=2)        0.357       5.318         _N1394           
 CLMA_54_228/Y0                    td                    0.131       5.449 r       N18_24/gateop/Z  
                                   net (fanout=26)       0.380       5.829         _N1627           
 CLMA_54_220/Y0                    td                    0.226       6.055 r       N393_2/gateop_perm/Z
                                   net (fanout=1)        0.240       6.295         _N1389           
 CLMA_54_220/Y2                    td                    0.227       6.522 r       N393/gateop/F    
                                   net (fanout=11)       0.320       6.842         N393             
 CLMA_50_216/CECO                  td                    0.094       6.936 r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.936         _N34             
 CLMA_50_220/CECI                                                          r       counter_rgb_t[10]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.936         Logic Levels: 6  
                                                                                   Logic: 1.507ns(44.428%), Route: 1.885ns(55.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.284    1003.093         ntclkbufg_0      
 CLMA_50_220/CLK                                                           r       counter_rgb_t[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.489                          
 clock uncertainty                                      -0.050    1003.439                          

 Setup time                                             -0.233    1003.206                          

 Data required time                                               1003.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.206                          
 Data arrival time                                                  -6.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.270                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[6]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.227  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.604
  Launch Clock Delay      :  3.119
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.310       3.119         ntclkbufg_0      
 CLMA_30_241/CLK                                                           r       counter_e_b[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_241/Q1                    tco                   0.198       3.317 r       counter_e_b[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.246       3.563         counter_e_b[6]   
 CLMA_30_249/M3                                                            r       dis_reg_b[6]/opit_0_inv/D

 Data arrival time                                                   3.563         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.595%), Route: 0.246ns(55.405%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.537       3.604         ntclkbufg_0      
 CLMA_30_249/CLK                                                           r       dis_reg_b[6]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.346                          
 clock uncertainty                                       0.000       3.346                          

 Hold time                                              -0.003       3.343                          

 Data required time                                                  3.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.343                          
 Data arrival time                                                  -3.563                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.220                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[19]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.603
  Launch Clock Delay      :  3.141
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.332       3.141         ntclkbufg_0      
 CLMA_30_252/CLK                                                           r       counter_e_b[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_252/Q0                    tco                   0.197       3.338 f       counter_e_b[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.182       3.520         counter_e_b[19]  
 CLMS_26_253/AD                                                            f       dis_reg_b[19]/opit_0_inv/D

 Data arrival time                                                   3.520         Logic Levels: 0  
                                                                                   Logic: 0.197ns(51.979%), Route: 0.182ns(48.021%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.536       3.603         ntclkbufg_0      
 CLMS_26_253/CLK                                                           r       dis_reg_b[19]/opit_0_inv/CLK
 clock pessimism                                        -0.399       3.204                          
 clock uncertainty                                       0.000       3.204                          

 Hold time                                               0.028       3.232                          

 Data required time                                                  3.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.232                          
 Data arrival time                                                  -3.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.288                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[1]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.579
  Launch Clock Delay      :  3.123
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.314       3.123         ntclkbufg_0      
 CLMS_26_241/CLK                                                           r       counter_e_b[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_241/Q2                    tco                   0.197       3.320 f       counter_e_b[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.181       3.501         counter_e_b[1]   
 CLMA_30_244/CD                                                            f       dis_reg_b[1]/opit_0_inv/D

 Data arrival time                                                   3.501         Logic Levels: 0  
                                                                                   Logic: 0.197ns(52.116%), Route: 0.181ns(47.884%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.512       3.579         ntclkbufg_0      
 CLMA_30_244/CLK                                                           r       dis_reg_b[1]/opit_0_inv/CLK
 clock pessimism                                        -0.396       3.183                          
 clock uncertainty                                       0.000       3.183                          

 Hold time                                               0.027       3.210                          

 Data required time                                                  3.210                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.210                          
 Data arrival time                                                  -3.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  3.534
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.467       3.534         ntclkbufg_0      
 CLMA_66_172/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_172/Q2                    tco                   0.209       3.743 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.400       4.143         counter_p[3]     
 CLMS_66_177/Y0                    td                    0.310       4.453 r       N150_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.548       5.001         _N880            
 CLMA_70_172/Y2                    td                    0.312       5.313 r       N198_mux8/gateop_perm/Z
                                   net (fanout=1)        0.232       5.545         _N840            
 CLMA_70_176/Y2                    td                    0.312       5.857 r       N198_mux12/gateop_perm/Z
                                   net (fanout=1)        0.239       6.096         _N921            
 CLMA_70_176/Y1                    td                    0.302       6.398 r       N198_mux18_4/gateop_perm/Z
                                   net (fanout=2)        0.239       6.637         _N1562           
 CLMA_70_177/Y1                    td                    0.307       6.944 r       N410/gateop_perm/Z
                                   net (fanout=2)        0.353       7.297         N410             
 CLMA_78_172/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   7.297         Logic Levels: 5  
                                                                                   Logic: 1.752ns(46.559%), Route: 2.011ns(53.441%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.284    1003.093         ntclkbufg_0      
 CLMA_78_172/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.396    1003.489                          
 clock uncertainty                                      -0.050    1003.439                          

 Recovery time                                          -0.223    1003.216                          

 Data required time                                               1003.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.216                          
 Data arrival time                                                  -7.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.919                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.082  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.548
  Launch Clock Delay      :  3.070
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.261       3.070         ntclkbufg_0      
 CLMS_66_181/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q/CLK

 CLMS_66_181/Q0                    tco                   0.197       3.267 f       counter_p[19]/opit_0_inv_L5Q/Q
                                   net (fanout=7)        0.347       3.614         counter_p[19]    
 CLMA_70_177/Y1                    td                    0.200       3.814 f       N410/gateop_perm/Z
                                   net (fanout=2)        0.296       4.110         N410             
 CLMA_78_172/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.110         Logic Levels: 1  
                                                                                   Logic: 0.397ns(38.173%), Route: 0.643ns(61.827%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.481       3.548         ntclkbufg_0      
 CLMA_78_172/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.396       3.152                          
 clock uncertainty                                       0.000       3.152                          

 Removal time                                           -0.186       2.966                          

 Data required time                                                  2.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.966                          
 Data arrival time                                                  -4.110                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.144                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.455       3.522         ntclkbufg_0      
 CLMA_58_177/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q2                    tco                   0.209       3.731 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.537       4.268         counter_p[7]     
 CLMS_66_173/Y0                    td                    0.171       4.439 r       N168_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.517       4.956         _N1591           
 CLMA_58_181/Y2                    td                    0.312       5.268 r       N168_mux8/gateop_perm/Z
                                   net (fanout=1)        0.239       5.507         _N828            
 CLMA_58_181/Y3                    td                    0.305       5.812 r       N168_mux12/gateop_perm/Z
                                   net (fanout=1)        0.548       6.360         _N991            
 CLMS_66_189/Y1                    td                    0.221       6.581 r       N181_muxf6_perm/Y1
                                   net (fanout=1)        0.650       7.231         _N911            
 CLMA_58_173/Y2                    td                    0.227       7.458 f       N173/gateop_perm/Z
                                   net (fanout=1)        2.158       9.616         nt_pwm2          
 IOL_7_322/DO                      td                    0.081       9.697 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.697         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.049      11.746 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.843         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  11.843         Logic Levels: 7  
                                                                                   Logic: 3.575ns(42.964%), Route: 4.746ns(57.036%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.471       3.538         ntclkbufg_0      
 CLMA_66_168/CLK                                                           r       counter_p[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_168/Q2                    tco                   0.209       3.747 r       counter_p[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.542       4.289         counter_p[6]     
 CLMS_66_177/Y1                    td                    0.221       4.510 r       N158_mux3/gateop_perm/Z
                                   net (fanout=2)        0.359       4.869         _N881            
 CLMA_70_180/Y0                    td                    0.310       5.179 r       N179_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.251       5.430         _N915            
 CLMA_70_188/Y0                    td                    0.310       5.740 r       N179_mux13_4/gateop_perm/Z
                                   net (fanout=1)        0.256       5.996         _N1622           
 CLMS_66_189/Y0                    td                    0.310       6.306 r       N181_muxf6_perm/Y0
                                   net (fanout=1)        0.654       6.960         _N914            
 CLMA_58_176/Y3                    td                    0.217       7.177 f       N194_6/gateop_perm/Z
                                   net (fanout=1)        2.270       9.447         _N1107           
 IOL_7_349/DO                      td                    0.081       9.528 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.528         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.049      11.577 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      11.669         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  11.669         Logic Levels: 7  
                                                                                   Logic: 3.707ns(45.591%), Route: 4.424ns(54.409%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.490       3.557         ntclkbufg_0      
 CLMA_66_216/CLK                                                           r       counter_rgb[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_216/Q0                    tco                   0.209       3.766 r       counter_rgb[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.508       4.274         counter_rgb[4]   
 CLMA_58_213/Y1                    td                    0.221       4.495 r       N3_mux5_1/gateop_perm/Z
                                   net (fanout=1)        0.233       4.728         _N1354           
 CLMA_58_216/Y6AB                  td                    0.307       5.035 r       N145_muxf6_perm/Z
                                   net (fanout=1)        0.356       5.391         N145             
 CLMS_54_213/Y0                    td                    0.297       5.688 f       N147/gateop/F    
                                   net (fanout=1)        3.318       9.006         _N1              
 IOL_151_22/DO                     td                    0.081       9.087 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.087         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.049      11.136 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      11.196         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  11.196         Logic Levels: 5  
                                                                                   Logic: 3.164ns(41.419%), Route: 4.475ns(58.581%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.781       0.836 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.071       0.907 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        1.052       1.959         nt_echo_a        
 CLMS_38_233/M2                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.959         Logic Levels: 2  
                                                                                   Logic: 0.852ns(43.492%), Route: 1.107ns(56.508%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : counter_e_b[2]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.477       1.519 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.519         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.071       1.590 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=82)       0.377       1.967         nt_sys_rst_n     
 CLMS_26_241/RS                                                            f       counter_e_b[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.967         Logic Levels: 2  
                                                                                   Logic: 1.548ns(78.699%), Route: 0.419ns(21.301%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : counter_e_b[1]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.477       1.519 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.519         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.071       1.590 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=82)       0.377       1.967         nt_sys_rst_n     
 CLMS_26_241/RS                                                            f       counter_e_b[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.967         Logic Levels: 2  
                                                                                   Logic: 1.548ns(78.699%), Route: 0.419ns(21.301%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 6.344 sec
Current time: Mon Jul 17 18:11:38 2023
Action report_timing: Peak memory pool usage is 323,833,856 bytes
Report timing is finished successfully.
