INFO:sim:172 - Generating IP...
Resolving generics for 'RAM_IPCore'...
Applying external generics to 'RAM_IPCore'...
Delivering associated files for 'RAM_IPCore'...
Delivering EJava files for 'RAM_IPCore'...
Generating implementation netlist for 'RAM_IPCore'...
INFO:sim - Pre-processing HDL files for 'RAM_IPCore'...
Running synthesis for 'RAM_IPCore'
Running ngcbuild...
Writing VEO instantiation template for 'RAM_IPCore'...
Writing Verilog behavioral simulation model for 'RAM_IPCore'...
WARNING:sim - Overwriting existing file
   D:/Homeworks/FPGA_codes/Ram_IP_core/ipcore_dir/tmp/_cg/RAM_IPCore/doc/blk_mem
   _gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
D:/Homeworks/FPGA_codes/Ram_IP_core/ipcore_dir/tmp/_cg/RAM_IPCore
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'RAM_IPCore'...
Generating metadata file...
Generating ISE project file for 'RAM_IPCore'...
Generating ISE project...
XCO file found: RAM_IPCore.xco
XMDF file found: RAM_IPCore_xmdf.tcl
Adding D:/Homeworks/FPGA_codes/Ram_IP_core/ipcore_dir/tmp/_cg/RAM_IPCore.asy
-view all -origin_type imported
Adding D:/Homeworks/FPGA_codes/Ram_IP_core/ipcore_dir/tmp/_cg/RAM_IPCore.ngc
-view all -origin_type created
Checking file
"D:/Homeworks/FPGA_codes/Ram_IP_core/ipcore_dir/tmp/_cg/RAM_IPCore.ngc" for
project device match ...
File "D:/Homeworks/FPGA_codes/Ram_IP_core/ipcore_dir/tmp/_cg/RAM_IPCore.ngc"
device information matches project device.
Adding D:/Homeworks/FPGA_codes/Ram_IP_core/ipcore_dir/tmp/_cg/RAM_IPCore.sym
-view all -origin_type imported
Adding D:/Homeworks/FPGA_codes/Ram_IP_core/ipcore_dir/tmp/_cg/RAM_IPCore.v -view
all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/Homeworks/FPGA_codes/Ram_IP_core/ipcore_dir/tmp/_cg/RAM_IPCore.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/Homeworks/FPGA_codes/Ram_IP_core/ipcore_dir/tmp/_cg/RAM_IPCore.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/RAM_IPCore"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'RAM_IPCore'.
