

================================================================
== Vivado HLS Report for 'vivado_activity_thread'
================================================================
* Date:           Tue Mar 25 15:25:13 2014

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        hls_prj
* Solution:       F3_VivadoHLS_core
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.63|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  189|  189|  190|  190|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  185|  185|       185|          -|          -|     1|    no    |
        | + Loop 1.1  |  173|  173|        17|          -|          -|    10|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 32
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!k)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!exitcond)
	23  / (exitcond)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	6  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	5  / true
* FSM state operations: 

 <State 1>: 5.70ns
ST_1: u_a_0_rfir [1/1] 0.00ns
:12  %u_a_0_rfir = call float @_ssdm_op_Read.ap_auto.floatP(float* %thread_arg_u_a_0_rfir)

ST_1: u_a_0_current_price [1/1] 0.00ns
:13  %u_a_0_current_price = call float @_ssdm_op_Read.ap_auto.floatP(float* %thread_arg_u_a_0_current_price)

ST_1: o_a_0_strike_price [1/1] 0.00ns
:14  %o_a_0_strike_price = call float @_ssdm_op_Read.ap_auto.floatP(float* %thread_arg_o_a_0_strike_price)

ST_1: o_a_0_time_period [1/1] 0.00ns
:15  %o_a_0_time_period = call float @_ssdm_op_Read.ap_auto.floatP(float* %thread_arg_o_a_0_time_period)

ST_1: o_a_0_call [1/1] 0.00ns
:16  %o_a_0_call = call float @_ssdm_op_Read.ap_auto.floatP(float* %thread_arg_o_a_0_call)

ST_1: tmp_i [4/4] 5.70ns
:18  %tmp_i = fmul float %u_a_0_rfir, %o_a_0_time_period

ST_1: tmp [3/3] 4.53ns
:19  %tmp = fcmp oeq float %o_a_0_call, 0.000000e+00


 <State 2>: 5.70ns
ST_2: tmp_i [3/4] 5.70ns
:18  %tmp_i = fmul float %u_a_0_rfir, %o_a_0_time_period

ST_2: tmp [2/3] 4.53ns
:19  %tmp = fcmp oeq float %o_a_0_call, 0.000000e+00


 <State 3>: 5.70ns
ST_3: tmp_i [2/4] 5.70ns
:18  %tmp_i = fmul float %u_a_0_rfir, %o_a_0_time_period

ST_3: tmp [1/3] 4.53ns
:19  %tmp = fcmp oeq float %o_a_0_call, 0.000000e+00


 <State 4>: 5.70ns
ST_4: stg_44 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %thread_arg_thread_paths), !map !0

ST_4: stg_45 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %thread_arg_path_points), !map !6

ST_4: stg_46 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %thread_arg_thread_result), !map !10

ST_4: stg_47 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %thread_arg_thread_result_sqrd), !map !14

ST_4: stg_48 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(float* %thread_arg_u_a_0_rfir), !map !18

ST_4: stg_49 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(float* %thread_arg_u_a_0_current_price), !map !22

ST_4: stg_50 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(float* %thread_arg_o_a_0_strike_price), !map !26

ST_4: stg_51 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(float* %thread_arg_o_a_0_time_period), !map !30

ST_4: stg_52 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(float* %thread_arg_o_a_0_call), !map !34

ST_4: stg_53 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @str) nounwind

ST_4: stg_54 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecIFCore(i32* %thread_arg_thread_paths, i32* %thread_arg_path_points, float* %thread_arg_thread_result, float* %thread_arg_thread_result_sqrd, float* %thread_arg_u_a_0_rfir, float* %thread_arg_u_a_0_current_price, float* %thread_arg_o_a_0_strike_price, float* %thread_arg_o_a_0_time_period, float* %thread_arg_o_a_0_call, [1 x i8]* @p_str103, [10 x i8]* @p_str104, [1 x i8]* @p_str103, [1 x i8]* @p_str103, [1 x i8]* @p_str103, [20 x i8]* @p_str105)

ST_4: stg_55 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str103, [10 x i8]* @p_str104, [1 x i8]* @p_str103, [1 x i8]* @p_str103, [1 x i8]* @p_str103, [20 x i8]* @p_str105)

ST_4: stg_56 [1/1] 0.00ns
:17  call void @_ssdm_op_Write.ap_auto.i32P(i32* %thread_arg_path_points, i32 1)

ST_4: tmp_i [1/4] 5.70ns
:18  %tmp_i = fmul float %u_a_0_rfir, %o_a_0_time_period

ST_4: tmp_1 [1/1] 1.37ns
:20  %tmp_1 = xor i1 %tmp, true

ST_4: stg_59 [1/1] 1.57ns
:21  br label %1


 <State 5>: 1.57ns
ST_5: spot_price_0 [1/1] 0.00ns
:0  %spot_price_0 = phi float [ undef, %0 ], [ %spot_price_0_1, %_ifconv ]

ST_5: temp_total_0 [1/1] 0.00ns
:1  %temp_total_0 = phi float [ 0.000000e+00, %0 ], [ %temp_total_0_1, %_ifconv ]

ST_5: k [1/1] 0.00ns
:2  %k = phi i1 [ false, %0 ], [ true, %_ifconv ]

ST_5: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_5: stg_64 [1/1] 1.57ns
:4  br i1 %k, label %3, label %.preheader

ST_5: stg_65 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.floatP(float* %thread_arg_thread_result, float %temp_total_0)

ST_5: stg_66 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_auto.floatP(float* %thread_arg_thread_result_sqrd, float %spot_price_0)

ST_5: stg_67 [1/1] 0.00ns
:2  ret void


 <State 6>: 5.70ns
ST_6: tmp_pn [1/1] 0.00ns
.preheader:1  %tmp_pn = phi float [ %tmp_4, %2 ], [ 1.000000e+00, %1 ]

ST_6: spot_price_0_1 [4/4] 5.70ns
.preheader:3  %spot_price_0_1 = fmul float %u_a_0_current_price, %tmp_pn


 <State 7>: 5.70ns
ST_7: spot_price_0_1 [3/4] 5.70ns
.preheader:3  %spot_price_0_1 = fmul float %u_a_0_current_price, %tmp_pn


 <State 8>: 5.70ns
ST_8: spot_price_0_1 [2/4] 5.70ns
.preheader:3  %spot_price_0_1 = fmul float %u_a_0_current_price, %tmp_pn


 <State 9>: 7.26ns
ST_9: u_v_gamma_read_assign [1/1] 0.00ns
.preheader:0  %u_v_gamma_read_assign = phi float [ %u_v_0_gamma, %2 ], [ 0.000000e+00, %1 ]

ST_9: j [1/1] 0.00ns
.preheader:2  %j = phi i4 [ %j_1, %2 ], [ 0, %1 ]

ST_9: spot_price_0_1 [1/4] 5.70ns
.preheader:3  %spot_price_0_1 = fmul float %u_a_0_current_price, %tmp_pn

ST_9: exitcond [1/1] 1.88ns
.preheader:4  %exitcond = icmp eq i4 %j, -6

ST_9: empty_2 [1/1] 0.00ns
.preheader:5  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_9: j_1 [1/1] 0.80ns
.preheader:6  %j_1 = add i4 %j, 1

ST_9: stg_78 [1/1] 0.00ns
.preheader:7  br i1 %exitcond, label %_ifconv, label %2

ST_9: u_v_0_gamma [5/5] 7.26ns
:0  %u_v_0_gamma = fadd float %tmp_i, %u_v_gamma_read_assign


 <State 10>: 7.26ns
ST_10: u_v_0_gamma [4/5] 7.26ns
:0  %u_v_0_gamma = fadd float %tmp_i, %u_v_gamma_read_assign


 <State 11>: 7.26ns
ST_11: u_v_0_gamma [3/5] 7.26ns
:0  %u_v_0_gamma = fadd float %tmp_i, %u_v_gamma_read_assign


 <State 12>: 7.26ns
ST_12: u_v_0_gamma [2/5] 7.26ns
:0  %u_v_0_gamma = fadd float %tmp_i, %u_v_gamma_read_assign


 <State 13>: 7.26ns
ST_13: u_v_0_gamma [1/5] 7.26ns
:0  %u_v_0_gamma = fadd float %tmp_i, %u_v_gamma_read_assign


 <State 14>: 7.68ns
ST_14: tmp_4 [9/9] 7.68ns
:1  %tmp_4 = call float @llvm.exp.f32(float %u_v_0_gamma)


 <State 15>: 7.68ns
ST_15: tmp_4 [8/9] 7.68ns
:1  %tmp_4 = call float @llvm.exp.f32(float %u_v_0_gamma)


 <State 16>: 7.68ns
ST_16: tmp_4 [7/9] 7.68ns
:1  %tmp_4 = call float @llvm.exp.f32(float %u_v_0_gamma)


 <State 17>: 7.68ns
ST_17: tmp_4 [6/9] 7.68ns
:1  %tmp_4 = call float @llvm.exp.f32(float %u_v_0_gamma)


 <State 18>: 7.68ns
ST_18: tmp_4 [5/9] 7.68ns
:1  %tmp_4 = call float @llvm.exp.f32(float %u_v_0_gamma)


 <State 19>: 7.68ns
ST_19: tmp_4 [4/9] 7.68ns
:1  %tmp_4 = call float @llvm.exp.f32(float %u_v_0_gamma)


 <State 20>: 7.68ns
ST_20: tmp_4 [3/9] 7.68ns
:1  %tmp_4 = call float @llvm.exp.f32(float %u_v_0_gamma)


 <State 21>: 7.68ns
ST_21: tmp_4 [2/9] 7.68ns
:1  %tmp_4 = call float @llvm.exp.f32(float %u_v_0_gamma)


 <State 22>: 7.68ns
ST_22: tmp_4 [1/9] 7.68ns
:1  %tmp_4 = call float @llvm.exp.f32(float %u_v_0_gamma)

ST_22: stg_93 [1/1] 0.00ns
:2  br label %.preheader


 <State 23>: 7.26ns
ST_23: tmp_7_i [5/5] 7.26ns
_ifconv:0  %tmp_7_i = fsub float %spot_price_0_1, %o_a_0_strike_price

ST_23: tmp_8_i [5/5] 7.26ns
_ifconv:1  %tmp_8_i = fsub float %o_a_0_strike_price, %spot_price_0_1


 <State 24>: 7.26ns
ST_24: tmp_7_i [4/5] 7.26ns
_ifconv:0  %tmp_7_i = fsub float %spot_price_0_1, %o_a_0_strike_price

ST_24: tmp_8_i [4/5] 7.26ns
_ifconv:1  %tmp_8_i = fsub float %o_a_0_strike_price, %spot_price_0_1


 <State 25>: 7.26ns
ST_25: tmp_7_i [3/5] 7.26ns
_ifconv:0  %tmp_7_i = fsub float %spot_price_0_1, %o_a_0_strike_price

ST_25: tmp_8_i [3/5] 7.26ns
_ifconv:1  %tmp_8_i = fsub float %o_a_0_strike_price, %spot_price_0_1


 <State 26>: 7.26ns
ST_26: tmp_7_i [2/5] 7.26ns
_ifconv:0  %tmp_7_i = fsub float %spot_price_0_1, %o_a_0_strike_price

ST_26: tmp_8_i [2/5] 7.26ns
_ifconv:1  %tmp_8_i = fsub float %o_a_0_strike_price, %spot_price_0_1


 <State 27>: 8.63ns
ST_27: tmp_7_i [1/5] 7.26ns
_ifconv:0  %tmp_7_i = fsub float %spot_price_0_1, %o_a_0_strike_price

ST_27: tmp_8_i [1/5] 7.26ns
_ifconv:1  %tmp_8_i = fsub float %o_a_0_strike_price, %spot_price_0_1

ST_27: o_v_0_value [1/1] 1.37ns
_ifconv:2  %o_v_0_value = select i1 %tmp_1, float %tmp_7_i, float %tmp_8_i


 <State 28>: 7.26ns
ST_28: temp_total_0_1 [5/5] 7.26ns
_ifconv:3  %temp_total_0_1 = fadd float %temp_total_0, %o_v_0_value


 <State 29>: 7.26ns
ST_29: temp_total_0_1 [4/5] 7.26ns
_ifconv:3  %temp_total_0_1 = fadd float %temp_total_0, %o_v_0_value


 <State 30>: 7.26ns
ST_30: temp_total_0_1 [3/5] 7.26ns
_ifconv:3  %temp_total_0_1 = fadd float %temp_total_0, %o_v_0_value


 <State 31>: 7.26ns
ST_31: temp_total_0_1 [2/5] 7.26ns
_ifconv:3  %temp_total_0_1 = fadd float %temp_total_0, %o_v_0_value


 <State 32>: 7.26ns
ST_32: temp_total_0_1 [1/5] 7.26ns
_ifconv:3  %temp_total_0_1 = fadd float %temp_total_0, %o_v_0_value

ST_32: stg_110 [1/1] 0.00ns
_ifconv:4  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
