device top_level:

inputs [("__in0",1)]
outputs [("__out0",8)]
states [("__st0",8)]

$Pure.dispatch :: W8 -> W1 -> W18
$Pure.dispatch $0 $1 = 18'case {1'$1, 8'$0} of
    {1'@, 8'@} -> $LL.Main.incr

$Pure.start :: W18
$Pure.start  = 18'h20000

$LL.Main.grunt :: W8 -> W8 -> W8
$LL.Main.grunt $0 $1 = 8'$0

$LL.Main.grunt2 :: W16 -> W8
$LL.Main.grunt2 $0 = 8'case 16'$0 of
    {8'@, 8'@} -> $LL.Main.grunt

$LL.Main.incr :: W1 -> W8 -> W18
$LL.Main.incr $0 $1 = 18'case 8'$1 of
    {8'@} -> Main.incr

$LL.Main.incr1 :: W8 -> W8 -> W18
$LL.Main.incr1 $0 $1 = {2'h2, 8'$0, 8'$1}

$LL.Main.incr2 :: W8 -> W18
$LL.Main.incr2 $0 = 18'case 18'case {8'$0, 8'$0} of
      {16'@} -> $LL.Main.incr7 of
    {18'@} -> $LL.Main.incr4

$LL.Main.incr3 :: W8 -> W8 -> W18
$LL.Main.incr3 $0 $1 = 18'case {8'$0, 8'$1} of
    {8'@, 8'@} -> $LL.Main.incr1

$LL.Main.incr4 :: W18 -> W18
$LL.Main.incr4 $0 = 18'case 18'$0 of
    {2'h0, 8'@, 8'@} -> $LL.Main.incr3

$LL.Main.incr5 :: W8 -> W8 -> W18
$LL.Main.incr5 $0 $1 = {2'h0, 8'$0, 8'$1}

$LL.Main.incr7 :: W16 -> W18
$LL.Main.incr7 $0 = 18'case 16'$0 of
    {8'@, 8'@} -> $LL.Main.incr5

$LL.Main.incr8 :: W8 -> W18
$LL.Main.incr8 $0 = 18'case 8'$0 of
    {8'@} -> $LL.Main.incr2

$LL.Main.incr9 :: W18 -> W18
$LL.Main.incr9 $0 = 18'case 18'$0 of
    {2'h1, 8'_, 8'@} -> $LL.Main.incr8

$LL.Main.incr10 :: W8 -> W18
$LL.Main.incr10 $0 = {10'h100, 8'$0}

Main.grunt :: W8 -> W8
Main.grunt $0 = 8'case {8'$0, 8'$0} of
    {16'@} -> $LL.Main.grunt2

Main.incr :: W8 -> W18
Main.incr $0 = 18'case 18'case 8'case 8'$0 of
        {8'@} -> Main.grunt of
      {8'@} -> $LL.Main.incr10 of
    {18'@} -> $LL.Main.incr9