<!filter:{"Channel": "5"};!>
<!clock:  {"ALL" : "PDMA" }; !>

#define NUCODEGEN_PDMA_OP_BASIC 0
#define NUCODEGEN_PDMA_OP_SCATTER 1

#define NUCODEGEN_PDMA_WIDTH_8 0
#define NUCODEGEN_PDMA_WIDTH_16 1
#define NUCODEGEN_PDMA_WIDTH_32 2

#if(NUCODEGEN_PDMA_CH5==1)
#define NUCODEGEN_PDMA_CH5_SRC_DES_SEL	(<!id:PDMACH5SrcDesSel;
											type:select;
											label:CH5 basic mode source and destination select;
											data:PDMA_MEM;
											default:PDMA_MEM;
											enum:[PDMA_MEM,	PDMA_UART0_TX, PDMA_UART0_RX, PDMA_UART1_TX, PDMA_UART1_RX, PDMA_UART2_TX, PDMA_UART2_RX,	
												PDMA_USCI0_TX, PDMA_USCI0_RX, PDMA_USCI1_TX, PDMA_USCI1_RX,
												PDMA_QSPI0_TX, PDMA_QSPI0_RX, PDMA_SPI0_TX, PDMA_SPI0_RX, PDMA_ADC_RX,	
												PDMA_PWM0_P1_RX,PDMA_PWM0_P2_RX,PDMA_PWM0_P3_RX, PDMA_PWM1_P1_RX,PDMA_PWM1_P2_RX,PDMA_PWM1_P3_RX,
												PDMA_I2C0_TX, PDMA_I2C0_RX, PDMA_I2C1_TX, PDMA_I2C1_RX,
												PDMA_TMR0, PDMA_TMR1, PDMA_TMR2, PDMA_TMR3, 
												PDMA_UART3_TX, PDMA_UART3_RX, PDMA_UART4_TX, PDMA_UART4_RX, PDMA_UART5_TX, PDMA_UART5_RX, 
												PDMA_UART6_TX, PDMA_UART6_RX, PDMA_UART7_TX, PDMA_UART7_RX];														
											optionLabels:[Memory to memory, 
												Memory to UART0_TX, UART0_RX to memory,	Memory to UART1_TX, UART1_RX to memory,	Memory to UART2_TX, UART2_RX to memory,	
												Memory to USCI0_TX, USCI0_RX to memory, Memory to USCI1_TX, USCI1_RX to memory,
												Memory to QSPI0_TX, QSPI0_RX to memory,	Memory to SPI0_TX, SPI0_RX to memory, ADC_RX to memory,												
												PWM0_P1_RX to memory, PWM0_P2_RX to memory, PWM0_P3_RX to memory, PWM1_P1_RX to memory, PWM1_P2_RX to memory, PWM1_P3_RX to memory,
												Memory to I2C0_TX, I2C0_RX to memory, Memory to I2C1_TX, I2C1_RX to memory,
												TMR0 to memory, TMR1 to memory,	TMR2 to memory,	TMR3 to memory,	
												Memory to UART3_TX, UART3_RX to memory,	Memory to UART4_TX, UART4_RX to memory,	Memory to UART5_TX, UART5_RX to memory, 
												Memory to UART6_TX, UART6_RX to memory,	Memory to UART7_TX, UART7_RX to memory];
										!>)
#define NUCODEGEN_PDMA_CH5_OPMODE		<!id:PDMACH5OpMode;
											type:select;
											label:CH5 basic mode operation mode select;
											data:PDMA_OP_BASIC;
											default:PDMA_OP_BASIC;
											enum:[PDMA_OP_BASIC, PDMA_OP_SCATTER];														
											optionLabels:[Basic mode, Scatter gather mode];
										!>
#define NUCODEGEN_PDMA_CH5_OPMODE_S		(<!id:PDMACH5OpMode_S;
											type:hidden;
											data:NUCODEGEN_PDMA_OP_BASIC;
											default:NUCODEGEN_PDMA_OP_BASIC;
											observable:PDMACH5OpMode;
											listener:{'PDMA_OP_BASIC': 'NUCODEGEN_PDMA_OP_BASIC', 'PDMA_OP_SCATTER': 'NUCODEGEN_PDMA_OP_SCATTER'};
										!>)										
#define NUCODEGEN_PDMA_CH5_WIDTH		(<!id:PDMACH5Width;	
											type:select;	
											label:Select basic mode data width;	
											data:NUCODEGEN_PDMA_WIDTH_8;	
											default:NUCODEGEN_PDMA_WIDTH_8;
											enum:[NUCODEGEN_PDMA_WIDTH_8, NUCODEGEN_PDMA_WIDTH_16, NUCODEGEN_PDMA_WIDTH_32];	
											optionLabels:[8, 16, 32];
											dependencies:[PDMACH5OpMode];	dependenciesOption:{"PDMACH5OpMode":"PDMA_OP_BASIC"};
										!>)
#define PDMA_CH5_DATA_LENGTH			(<!id:PDMACH5TXCNTInteger;	
											type:integer;	
											label:Set basic mode transfer count;
											data:1;	
											default:1;	
											helper:Enter your transfer count 1~65535;
											minimum:1;	maximum:65535;
											dependencies:[PDMACH5OpMode];	dependenciesOption:{"PDMACH5OpMode":"PDMA_OP_BASIC"};
										!>)
#if (NUCODEGEN_PDMA_CH5_WIDTH==NUCODEGEN_PDMA_WIDTH_8)										
#define NUCODEGEN_PDMA_CH5_SRC_ADDR		(<!id:PDMACH5SRCAddress0;
											type:hidden;
											data:g_pu8CH5SrcArray;
											default:g_pu8CH5SrcArray;
											observable:PDMACH5SrcDesSel;
											listener:{'PDMA_MEM': 'g_pu8CH5SrcArray' ,'PDMA_UART0_RX': '&UART0->DAT' ,'PDMA_UART1_RX': '&UART1->DAT' ,'PDMA_UART2_RX': '&UART2->DAT'
												,'PDMA_USCI0_RX': '0x400D0034' ,'PDMA_USCI1_RX': '0x400D1034' ,'PDMA_QSPI0_RX': '&QSPI0->RX' ,'PDMA_SPI0_RX': '&SPI0->RX' ,'PDMA_ADC_RX': '&ADC->ADPDMA'
												,'PDMA_PWM0_P1_RX': '&PWM0->PDMACAP0_1' ,'PDMA_PWM0_P2_RX': '&PWM0->PDMACAP2_3' ,'PDMA_PWM0_P3_RX': '&PWM0->PDMACAP4_5'
												,'PDMA_PWM1_P1_RX': '&PWM1->PDMACAP0_1' ,'PDMA_PWM1_P2_RX': '&PWM1->PDMACAP2_3' ,'PDMA_PWM1_P3_RX': '&PWM1->PDMACAP4_5'
												,'PDMA_I2C0_RX': '&I2C0->DAT' ,'PDMA_I2C1_RX': '&I2C1->DAT'
												,'PDMA_TMR0': '&TIMER0->CAP' ,'PDMA_TMR1': '&TIMER1->CAP' ,'PDMA_TMR2': '&TIMER2->CAP' ,'PDMA_TMR3': '&TIMER3->CAP'
												,'PDMA_UART3_RX': '&UART3->DAT' ,'PDMA_UART4_RX': '&UART4->DAT' ,'PDMA_UART5_RX': '&UART5->DAT'
												,'PDMA_UART6_RX': '&UART6->DAT' ,'PDMA_UART7_RX': '&UART7->DAT'
												,'PDMA_UART0_TX': 'g_pu8CH5SrcArray' ,'PDMA_UART1_TX': 'g_pu8CH5SrcArray' ,'PDMA_UART2_TX': 'g_pu8CH5SrcArray'
												,'PDMA_USCI0_TX': 'g_pu8CH5SrcArray' ,'PDMA_USCI1_TX': 'g_pu8CH5SrcArray' ,'PDMA_QSPI0_TX': 'g_pu8CH5SrcArray' ,'PDMA_SPI0_TX': 'g_pu8CH5SrcArray'
												,'PDMA_I2C0_TX': 'g_pu8CH5SrcArray' ,'PDMA_I2C1_TX': 'g_pu8CH5SrcArray'
												,'PDMA_UART3_TX': 'g_pu8CH5SrcArray' ,'PDMA_UART4_TX': 'g_pu8CH5SrcArray' ,'PDMA_UART5_TX': 'g_pu8CH5SrcArray'
												,'PDMA_UART6_TX': 'g_pu8CH5SrcArray' ,'PDMA_UART7_TX': 'g_pu8CH5SrcArray'};																	
										!>)
#elif (NUCODEGEN_PDMA_CH5_WIDTH==NUCODEGEN_PDMA_WIDTH_16)										
#define NUCODEGEN_PDMA_CH5_SRC_ADDR		(<!id:PDMACH5SRCAddress1;
											type:hidden;
											data:g_pu16CH5SrcArray;
											default:g_pu16CH5SrcArray;
											observable:PDMACH5SrcDesSel;
											listener:{'PDMA_MEM': 'g_pu16CH5SrcArray' ,'PDMA_UART0_RX': '&UART0->DAT' ,'PDMA_UART1_RX': '&UART1->DAT' ,'PDMA_UART2_RX': '&UART2->DAT'
												,'PDMA_USCI0_RX': '0x400D0034' ,'PDMA_USCI1_RX': '0x400D1034' ,'PDMA_QSPI0_RX': '&QSPI0->RX' ,'PDMA_SPI0_RX': '&SPI0->RX' ,'PDMA_ADC_RX': '&ADC->ADPDMA'
												,'PDMA_PWM0_P1_RX': '&PWM0->PDMACAP0_1' ,'PDMA_PWM0_P2_RX': '&PWM0->PDMACAP2_3' ,'PDMA_PWM0_P3_RX': '&PWM0->PDMACAP4_5'
												,'PDMA_PWM1_P1_RX': '&PWM1->PDMACAP0_1' ,'PDMA_PWM1_P2_RX': '&PWM1->PDMACAP2_3' ,'PDMA_PWM1_P3_RX': '&PWM1->PDMACAP4_5'
												,'PDMA_I2C0_RX': '&I2C0->DAT' ,'PDMA_I2C1_RX': '&I2C1->DAT'
												,'PDMA_TMR0': '&TIMER0->CAP' ,'PDMA_TMR1': '&TIMER1->CAP' ,'PDMA_TMR2': '&TIMER2->CAP' ,'PDMA_TMR3': '&TIMER3->CAP'
												,'PDMA_UART3_RX': '&UART3->DAT' ,'PDMA_UART4_RX': '&UART4->DAT' ,'PDMA_UART5_RX': '&UART5->DAT'
												,'PDMA_UART6_RX': '&UART6->DAT' ,'PDMA_UART7_RX': '&UART7->DAT'
												,'PDMA_UART0_TX': 'g_pu16CH5SrcArray' ,'PDMA_UART1_TX': 'g_pu16CH5SrcArray' ,'PDMA_UART2_TX': 'g_pu16CH5SrcArray'
												,'PDMA_USCI0_TX': 'g_pu16CH5SrcArray' ,'PDMA_USCI1_TX': 'g_pu16CH5SrcArray' ,'PDMA_QSPI0_TX': 'g_pu16CH5SrcArray' ,'PDMA_SPI0_TX': 'g_pu16CH5SrcArray'
												,'PDMA_I2C0_TX': 'g_pu16CH5SrcArray' ,'PDMA_I2C1_TX': 'g_pu16CH5SrcArray'
												,'PDMA_UART3_TX': 'g_pu16CH5SrcArray' ,'PDMA_UART4_TX': 'g_pu16CH5SrcArray' ,'PDMA_UART5_TX': 'g_pu16CH5SrcArray'
												,'PDMA_UART6_TX': 'g_pu16CH5SrcArray' ,'PDMA_UART7_TX': 'g_pu16CH5SrcArray'};															
										!>)
#elif (NUCODEGEN_PDMA_CH5_WIDTH==NUCODEGEN_PDMA_WIDTH_32)										
#define NUCODEGEN_PDMA_CH5_SRC_ADDR		(<!id:PDMACH5SRCAddress2;
											type:hidden;
											data:g_pu32CH5SrcArray;
											default:g_pu32CH5SrcArray;
											observable:PDMACH5SrcDesSel;
											listener:{'PDMA_MEM': 'g_pu32CH5SrcArray' ,'PDMA_UART0_RX': '&UART0->DAT' ,'PDMA_UART1_RX': '&UART1->DAT' ,'PDMA_UART2_RX': '&UART2->DAT'
												,'PDMA_USCI0_RX': '0x400D0034' ,'PDMA_USCI1_RX': '0x400D1034' ,'PDMA_QSPI0_RX': '&QSPI0->RX' ,'PDMA_SPI0_RX': '&SPI0->RX' ,'PDMA_ADC_RX': '&ADC->ADPDMA'
												,'PDMA_PWM0_P1_RX': '&PWM0->PDMACAP0_1' ,'PDMA_PWM0_P2_RX': '&PWM0->PDMACAP2_3' ,'PDMA_PWM0_P3_RX': '&PWM0->PDMACAP4_5'
												,'PDMA_PWM1_P1_RX': '&PWM1->PDMACAP0_1' ,'PDMA_PWM1_P2_RX': '&PWM1->PDMACAP2_3' ,'PDMA_PWM1_P3_RX': '&PWM1->PDMACAP4_5'
												,'PDMA_I2C0_RX': '&I2C0->DAT' ,'PDMA_I2C1_RX': '&I2C1->DAT'
												,'PDMA_TMR0': '&TIMER0->CAP' ,'PDMA_TMR1': '&TIMER1->CAP' ,'PDMA_TMR2': '&TIMER2->CAP' ,'PDMA_TMR3': '&TIMER3->CAP'
												,'PDMA_UART3_RX': '&UART3->DAT' ,'PDMA_UART4_RX': '&UART4->DAT' ,'PDMA_UART5_RX': '&UART5->DAT'
												,'PDMA_UART6_RX': '&UART6->DAT' ,'PDMA_UART7_RX': '&UART7->DAT'
												,'PDMA_UART0_TX': 'g_pu32CH5SrcArray' ,'PDMA_UART1_TX': 'g_pu32CH5SrcArray' ,'PDMA_UART2_TX': 'g_pu32CH5SrcArray'
												,'PDMA_USCI0_TX': 'g_pu32CH5SrcArray' ,'PDMA_USCI1_TX': 'g_pu32CH5SrcArray' ,'PDMA_QSPI0_TX': 'g_pu32CH5SrcArray' ,'PDMA_SPI0_TX': 'g_pu32CH5SrcArray'
												,'PDMA_I2C0_TX': 'g_pu32CH5SrcArray' ,'PDMA_I2C1_TX': 'g_pu32CH5SrcArray'
												,'PDMA_UART3_TX': 'g_pu32CH5SrcArray' ,'PDMA_UART4_TX': 'g_pu32CH5SrcArray' ,'PDMA_UART5_TX': 'g_pu32CH5SrcArray'
												,'PDMA_UART6_TX': 'g_pu32CH5SrcArray' ,'PDMA_UART7_TX': 'g_pu32CH5SrcArray'};																						
										!>)
#endif /*NUCODEGEN_PDMA_CH5_WIDTH==NUCODEGEN_PDMA_WIDTH_32*/										
#define NUCODEGEN_PDMA_CH5_SRC_ADDR_S	(<!id:PDMACH5SRCAddress_S;
											type:hidden;
											data:1;
											default:1;
											observable:PDMACH5SrcDesSel;
											listener:{'PDMA_MEM': '1'   ,'PDMA_UART0_RX': '0' 	,'PDMA_UART1_RX': '0' 	,'PDMA_UART2_RX': '0'
												,'PDMA_USCI0_RX': '0'   ,'PDMA_USCI1_RX': '0' 	,'PDMA_QSPI0_RX': '0' 	,'PDMA_SPI0_RX': '0' ,'PDMA_ADC_RX': '0'
												,'PDMA_PWM0_P1_RX': '0' ,'PDMA_PWM0_P2_RX': '0' ,'PDMA_PWM0_P3_RX': '0'
												,'PDMA_PWM1_P1_RX': '0' ,'PDMA_PWM1_P2_RX': '0' ,'PDMA_PWM1_P3_RX': '0'
												,'PDMA_I2C0_RX': '0'    ,'PDMA_I2C1_RX': '0'
												,'PDMA_TMR0': '0' 		,'PDMA_TMR1': '0' 		,'PDMA_TMR2': '0' 		,'PDMA_TMR3': '0'
												,'PDMA_UART3_RX': '0' 	,'PDMA_UART4_RX': '0' 	,'PDMA_UART5_RX': '0'
												,'PDMA_UART6_RX': '0' 	,'PDMA_UART7_RX': '0'
												,'PDMA_UART0_TX': '1' 	,'PDMA_UART1_TX': '1' 	,'PDMA_UART2_TX': '1'
												,'PDMA_USCI0_TX': '1' 	,'PDMA_USCI1_TX': '1' 	,'PDMA_QSPI0_TX': '1' ,'PDMA_SPI0_TX': '1'
												,'PDMA_I2C0_TX': '1' 	,'PDMA_I2C1_TX': '1'
												,'PDMA_UART3_TX': '1' 	,'PDMA_UART4_TX': '1' 	,'PDMA_UART5_TX': '1'
												,'PDMA_UART6_TX': '1' 	,'PDMA_UART7_TX': '1'};
										!>)
#if (NUCODEGEN_PDMA_CH5_WIDTH==NUCODEGEN_PDMA_WIDTH_8)																				
#define NUCODEGEN_PDMA_CH5_DES_ADDR		(<!id:PDMACH5DESAddress0;
											type:hidden;
											data:g_pu8CH5DesArray;
											default:g_pu8CH5DesArray;
											observable:PDMACH5SrcDesSel;
											listener:
											{'PDMA_MEM': 'g_pu8CH5DesArray' ,'PDMA_UART0_TX': '&UART0->DAT' ,'PDMA_UART1_TX': '&UART1->DAT' ,'PDMA_UART2_TX': '&UART2->DAT'
												,'PDMA_USCI0_TX': '0x400D0030' ,'PDMA_USCI1_TX': '0x400D1030' ,'PDMA_QSPI0_TX': '&QSPI0->TX' ,'PDMA_SPI0_TX': '&SPI0->TX'
												,'PDMA_I2C0_TX': '&I2C0->DAT' ,'PDMA_I2C1_TX': '&I2C1->DAT' 
												,'PDMA_UART3_TX': '&UART3->DAT' ,'PDMA_UART4_TX': '&UART4->DAT' ,'PDMA_UART5_TX': '&UART5->DAT'
												,'PDMA_UART6_TX': '&UART6->DAT' ,'PDMA_UART7_TX': '&UART7->DAT'
												,'PDMA_UART0_RX': 'g_pu8CH5DesArray' ,'PDMA_UART1_RX': 'g_pu8CH5DesArray' ,'PDMA_UART2_RX': 'g_pu8CH5DesArray'
												,'PDMA_USCI0_RX': 'g_pu8CH5DesArray' ,'PDMA_USCI1_RX': 'g_pu8CH5DesArray' ,'PDMA_QSPI0_RX': 'g_pu8CH5DesArray' ,'PDMA_SPI0_RX': 'g_pu8CH5DesArray' ,'PDMA_ADC_RX': 'g_pu8CH5DesArray'
												,'PDMA_PWM0_P1_RX': 'g_pu8CH5DesArray' ,'PDMA_PWM0_P2_RX': 'g_pu8CH5DesArray' ,'PDMA_PWM0_P3_RX': 'g_pu8CH5DesArray'
												,'PDMA_PWM1_P1_RX': 'g_pu8CH5DesArray' ,'PDMA_PWM1_P2_RX': 'g_pu8CH5DesArray' ,'PDMA_PWM1_P3_RX': 'g_pu8CH5DesArray'
												,'PDMA_I2C0_RX': 'g_pu8CH5DesArray' ,'PDMA_I2C1_RX': 'g_pu8CH5DesArray'
												,'PDMA_TMR0': 'g_pu8CH5DesArray' ,'PDMA_TMR1': 'g_pu8CH5DesArray' ,'PDMA_TMR2': 'g_pu8CH5DesArray' ,'PDMA_TMR3': 'g_pu8CH5DesArray'
												,'PDMA_UART3_RX': 'g_pu8CH5DesArray' ,'PDMA_UART4_RX': 'g_pu8CH5DesArray' ,'PDMA_UART5_RX': 'g_pu8CH5DesArray'
												,'PDMA_UART6_RX': 'g_pu8CH5DesArray' ,'PDMA_UART7_RX': 'g_pu8CH5DesArray'};																						
										!>)
#elif (NUCODEGEN_PDMA_CH5_WIDTH==NUCODEGEN_PDMA_WIDTH_16)											
#define NUCODEGEN_PDMA_CH5_DES_ADDR		(<!id:PDMACH5DESAddress1;
											type:hidden;
											data:g_pu16CH5DesArray;
											default:g_pu16CH5DesArray;
											observable:PDMACH5SrcDesSel;
											listener:
											{'PDMA_MEM': 'g_pu16CH5DesArray' ,'PDMA_UART0_TX': '&UART0->DAT' ,'PDMA_UART1_TX': '&UART1->DAT' ,'PDMA_UART2_TX': '&UART2->DAT'
												,'PDMA_USCI0_TX': '0x400D0030' ,'PDMA_USCI1_TX': '0x400D1030' ,'PDMA_QSPI0_TX': '&QSPI0->TX' ,'PDMA_SPI0_TX': '&SPI0->TX'
												,'PDMA_I2C0_TX': '&I2C0->DAT' ,'PDMA_I2C1_TX': '&I2C1->DAT' 
												,'PDMA_UART3_TX': '&UART3->DAT' ,'PDMA_UART4_TX': '&UART4->DAT' ,'PDMA_UART5_TX': '&UART5->DAT'
												,'PDMA_UART6_TX': '&UART6->DAT' ,'PDMA_UART7_TX': '&UART7->DAT'
												,'PDMA_UART0_RX': 'g_pu16CH5DesArray' ,'PDMA_UART1_RX': 'g_pu16CH5DesArray' ,'PDMA_UART2_RX': 'g_pu16CH5DesArray'
												,'PDMA_USCI0_RX': 'g_pu16CH5DesArray' ,'PDMA_USCI1_RX': 'g_pu16CH5DesArray' ,'PDMA_QSPI0_RX': 'g_pu16CH5DesArray' ,'PDMA_SPI0_RX': 'g_pu16CH5DesArray' ,'PDMA_ADC_RX': 'g_pu16CH5DesArray'
												,'PDMA_PWM0_P1_RX': 'g_pu16CH5DesArray' ,'PDMA_PWM0_P2_RX': 'g_pu16CH5DesArray' ,'PDMA_PWM0_P3_RX': 'g_pu16CH5DesArray'
												,'PDMA_PWM1_P1_RX': 'g_pu16CH5DesArray' ,'PDMA_PWM1_P2_RX': 'g_pu16CH5DesArray' ,'PDMA_PWM1_P3_RX': 'g_pu16CH5DesArray'
												,'PDMA_I2C0_RX': 'g_pu16CH5DesArray' ,'PDMA_I2C1_RX': 'g_pu16CH5DesArray'
												,'PDMA_TMR0': 'g_pu16CH5DesArray' ,'PDMA_TMR1': 'g_pu16CH5DesArray' ,'PDMA_TMR2': 'g_pu16CH5DesArray' ,'PDMA_TMR3': 'g_pu16CH5DesArray'
												,'PDMA_UART3_RX': 'g_pu16CH5DesArray' ,'PDMA_UART4_RX': 'g_pu16CH5DesArray' ,'PDMA_UART5_RX': 'g_pu16CH5DesArray'
												,'PDMA_UART6_RX': 'g_pu16CH5DesArray' ,'PDMA_UART7_RX': 'g_pu16CH5DesArray'};																					
										!>)
#elif (NUCODEGEN_PDMA_CH5_WIDTH==NUCODEGEN_PDMA_WIDTH_32)										
#define NUCODEGEN_PDMA_CH5_DES_ADDR		(<!id:PDMACH5DESAddress2;
											type:hidden;
											data:g_pu32CH5DesArray;
											default:g_pu32CH5DesArray;
											observable:PDMACH5SrcDesSel;
											listener:
											{'PDMA_MEM': 'g_pu32CH5DesArray' ,'PDMA_UART0_TX': '&UART0->DAT' ,'PDMA_UART1_TX': '&UART1->DAT' ,'PDMA_UART2_TX': '&UART2->DAT'
												,'PDMA_USCI0_TX': '0x400D0030' ,'PDMA_USCI1_TX': '0x400D1030' ,'PDMA_QSPI0_TX': '&QSPI0->TX' ,'PDMA_SPI0_TX': '&SPI0->TX'
												,'PDMA_I2C0_TX': '&I2C0->DAT' ,'PDMA_I2C1_TX': '&I2C1->DAT' 
												,'PDMA_UART3_TX': '&UART3->DAT' ,'PDMA_UART4_TX': '&UART4->DAT' ,'PDMA_UART5_TX': '&UART5->DAT'
												,'PDMA_UART6_TX': '&UART6->DAT' ,'PDMA_UART7_TX': '&UART7->DAT'
												,'PDMA_UART0_RX': 'g_pu32CH5DesArray' ,'PDMA_UART1_RX': 'g_pu32CH5DesArray' ,'PDMA_UART2_RX': 'g_pu32CH5DesArray'
												,'PDMA_USCI0_RX': 'g_pu32CH5DesArray' ,'PDMA_USCI1_RX': 'g_pu32CH5DesArray' ,'PDMA_QSPI0_RX': 'g_pu32CH5DesArray' ,'PDMA_SPI0_RX': 'g_pu32CH5DesArray' ,'PDMA_ADC_RX': 'g_pu32CH5DesArray'
												,'PDMA_PWM0_P1_RX': 'g_pu32CH5DesArray' ,'PDMA_PWM0_P2_RX': 'g_pu32CH5DesArray' ,'PDMA_PWM0_P3_RX': 'g_pu32CH5DesArray'
												,'PDMA_PWM1_P1_RX': 'g_pu32CH5DesArray' ,'PDMA_PWM1_P2_RX': 'g_pu32CH5DesArray' ,'PDMA_PWM1_P3_RX': 'g_pu32CH5DesArray'
												,'PDMA_I2C0_RX': 'g_pu32CH5DesArray' ,'PDMA_I2C1_RX': 'g_pu32CH5DesArray'
												,'PDMA_TMR0': 'g_pu32CH5DesArray' ,'PDMA_TMR1': 'g_pu32CH5DesArray' ,'PDMA_TMR2': 'g_pu32CH5DesArray' ,'PDMA_TMR3': 'g_pu32CH5DesArray'
												,'PDMA_UART3_RX': 'g_pu32CH5DesArray' ,'PDMA_UART4_RX': 'g_pu32CH5DesArray' ,'PDMA_UART5_RX': 'g_pu32CH5DesArray'
												,'PDMA_UART6_RX': 'g_pu32CH5DesArray' ,'PDMA_UART7_RX': 'g_pu32CH5DesArray'};																						
										!>)
#endif /*NUCODEGEN_PDMA_CH5_WIDTH==NUCODEGEN_PDMA_WIDTH_32*/										
#define NUCODEGEN_PDMA_CH5_DES_ADDR_S	(<!id:PDMACH5DESAddress_S;
											type:hidden;
											data:1;
											default:1;
											observable:PDMACH5SrcDesSel;
											listener:
											{'PDMA_MEM': '1' ,'PDMA_UART0_TX': '0' ,'PDMA_UART1_TX': '0' ,'PDMA_UART2_TX': '0'
												,'PDMA_USCI0_TX': '0' ,'PDMA_USCI1_TX': '0' ,'PDMA_QSPI0_TX': '0' ,'PDMA_SPI0_TX': '0'
												,'PDMA_I2C0_TX': '0' ,'PDMA_I2C1_TX': '0'
												,'PDMA_UART3_TX': '0' ,'PDMA_UART4_TX': '0' ,'PDMA_UART5_TX': '0'
												,'PDMA_UART6_TX': '0' ,'PDMA_UART7_TX': '0'
												,'PDMA_UART0_RX': '1' ,'PDMA_UART1_RX': '1' ,'PDMA_UART2_RX': '1'
												,'PDMA_USCI0_RX': '1' ,'PDMA_USCI1_RX': '1' ,'PDMA_QSPI0_RX': '1' ,'PDMA_SPI0_RX': '1' ,'PDMA_ADC_RX': '1'
												,'PDMA_PWM0_P1_RX': '1' ,'PDMA_PWM0_P2_RX': '1' ,'PDMA_PWM0_P3_RX': '1'
												,'PDMA_PWM1_P1_RX': '1' ,'PDMA_PWM1_P2_RX': '1' ,'PDMA_PWM1_P3_RX': '1'
												,'PDMA_I2C0_RX': '1' ,'PDMA_I2C1_RX': '1'
												,'PDMA_TMR0': '1' ,'PDMA_TMR1': '1' ,'PDMA_TMR2': '1' ,'PDMA_TMR3': '1'
												,'PDMA_UART3_RX': '1' ,'PDMA_UART4_RX': '1' ,'PDMA_UART5_RX': '1'
												,'PDMA_UART6_RX': '1' ,'PDMA_UART7_RX': '1'};
										!>)										
#define NUCODEGEN_PDMA_CH5_SRC_TYPE		<!id:PDMACH5SourceType0;
											type:select;
											label:CH5 basic mode source address control;
											data:PDMA_SAR_FIX;
											default:PDMA_SAR_FIX;
											enum:[PDMA_SAR_FIX];
											optionLabels:[Address fix];
											dependencies:[PDMACH5SrcDesSel, PDMACH5OpMode];	
											dependenciesOption:{"PDMACH5SrcDesSel":["PDMA_UART0_RX", "PDMA_UART1_RX", "PDMA_UART2_RX",	
																	"PDMA_USCI0_RX", "PDMA_USCI1_RX", "PDMA_QSPI0_RX", "PDMA_SPI0_RX", "PDMA_ADC_RX",	
																	"PDMA_PWM0_P1_RX","PDMA_PWM0_P2_RX","PDMA_PWM0_P3_RX", "PDMA_PWM1_P1_RX", "PDMA_PWM1_P2_RX", "PDMA_PWM1_P3_RX",
																	"PDMA_I2C0_RX", "PDMA_I2C1_RX", "PDMA_TMR0", "PDMA_TMR1", "PDMA_TMR2", "PDMA_TMR3", 
																	"PDMA_UART3_RX", "PDMA_UART4_RX", "PDMA_UART5_RX", "PDMA_UART6_RX", "PDMA_UART7_RX"], 
																"PDMACH5OpMode":"PDMA_OP_BASIC"};
											dependenciesDefault:false;
										!><!id:PDMACH5SourceType1;
											type:select;
											label:CH5 basic mode source address control;
											data:PDMA_SAR_INC;
											default:PDMA_SAR_INC;
											enum:[PDMA_SAR_INC, PDMA_SAR_FIX];
											optionLabels:[Address increase, Address fix];
											dependencies:[PDMACH5SrcDesSel, PDMACH5OpMode];	
											dependenciesOption:{"PDMACH5SrcDesSel":["PDMA_MEM", "PDMA_UART0_TX", "PDMA_UART1_TX", "PDMA_UART2_TX",	
																	"PDMA_USCI0_TX", "PDMA_USCI1_TX", "PDMA_QSPI0_TX", "PDMA_SPI0_TX", "PDMA_I2C0_TX", "PDMA_I2C1_TX",																	 
																	"PDMA_UART3_TX", "PDMA_UART4_TX", "PDMA_UART5_TX", "PDMA_UART6_TX", "PDMA_UART7_TX"], 
																"PDMACH5OpMode":"PDMA_OP_BASIC"};
											dependenciesDefault:false;
										!>	

								
#define NUCODEGEN_PDMA_CH5_DES_TYPE		<!id:PDMACH5DestinationType0;
											type:select;
											label:CH5 basic mode destination address control;
											data:PDMA_DAR_FIX;
											default:PDMA_DAR_FIX;
											enum:[PDMA_DAR_FIX];	optionLabels:[Address fix];
											dependencies:[PDMACH5SrcDesSel, PDMACH5OpMode];	
											dependenciesOption:{"PDMACH5SrcDesSel":["PDMA_UART0_TX", "PDMA_UART1_TX", "PDMA_UART2_TX",	
																	"PDMA_USCI0_TX", "PDMA_USCI1_TX", "PDMA_QSPI0_TX", "PDMA_SPI0_TX", "PDMA_I2C0_TX", "PDMA_I2C1_TX",																	
																	"PDMA_UART3_TX", "PDMA_UART4_TX", "PDMA_UART5_TX", "PDMA_UART6_TX", "PDMA_UART7_TX"],
																"PDMACH5OpMode":"PDMA_OP_BASIC"};
											dependenciesDefault:false;
										!><!id:PDMACH5DestinationType1;
											type:select;
											label:CH5 basic mode destination address control;
											data:PDMA_DAR_INC;
											default:PDMA_DAR_INC;
											enum:[PDMA_DAR_INC, PDMA_DAR_FIX];	optionLabels:[Address increase, Address fix];
											dependencies:[PDMACH5SrcDesSel, PDMACH5OpMode];	
											dependenciesOption:{"PDMACH5SrcDesSel":["PDMA_MEM", "PDMA_UART0_RX", "PDMA_UART1_RX", "PDMA_UART2_RX",	
																	"PDMA_USCI0_RX", "PDMA_USCI1_RX", "PDMA_QSPI0_RX", "PDMA_SPI0_RX", "PDMA_ADC_RX",	
																	"PDMA_PWM0_P1_RX","PDMA_PWM0_P2_RX","PDMA_PWM0_P3_RX", "PDMA_PWM1_P1_RX", "PDMA_PWM1_P2_RX", "PDMA_PWM1_P3_RX",
																	"PDMA_I2C0_RX", "PDMA_I2C1_RX", "PDMA_TMR0", "PDMA_TMR1", "PDMA_TMR2", "PDMA_TMR3", 
																	"PDMA_UART3_RX", "PDMA_UART4_RX", "PDMA_UART5_RX", "PDMA_UART6_RX", "PDMA_UART7_RX"],
																"PDMACH5OpMode":"PDMA_OP_BASIC"};
											dependenciesDefault:false;					
										!>
#define NUCODEGEN_PDMA_CH5_MODE		<!id:PDMACH5Mode0;
											type:radio;
											label:CH5 basic mode transfer mode;
											data:PDMA_REQ_BURST;
											default:PDMA_REQ_BURST;
											enum:[PDMA_REQ_SINGLE, PDMA_REQ_BURST];	optionLabels:[Single mode, Burst mode];
											dependencies:[PDMACH5SrcDesSel, PDMACH5OpMode];	dependenciesOption:{"PDMACH5SrcDesSel":"PDMA_MEM", "PDMACH5OpMode":"PDMA_OP_BASIC"};
											dependenciesDefault:false;			
										!><!id:PDMACH5Mode1;
											type:radio;
											label:CH5 basic mode transfer mode;
											data:PDMA_REQ_SINGLE;
											default:PDMA_REQ_SINGLE;
											enum:[PDMA_REQ_SINGLE];	optionLabels:[Single mode];
											dependencies:[PDMACH5SrcDesSel, PDMACH5OpMode];	
											dependenciesOption:{"PDMACH5SrcDesSel":["PDMA_UART0_TX", "PDMA_UART0_RX", "PDMA_UART1_TX", "PDMA_UART1_RX", "PDMA_UART2_TX", "PDMA_UART2_RX",	
																	"PDMA_USCI0_TX", "PDMA_USCI0_RX", "PDMA_USCI1_TX", "PDMA_USCI1_RX",
																	"PDMA_QSPI0_TX", "PDMA_QSPI0_RX", "PDMA_SPI0_TX", "PDMA_SPI0_RX", "PDMA_ADC_RX",	
																	"PDMA_PWM0_P1_RX","PDMA_PWM0_P2_RX","PDMA_PWM0_P3_RX", "PDMA_PWM1_P1_RX", "PDMA_PWM1_P2_RX", "PDMA_PWM1_P3_RX",
																	"PDMA_I2C0_TX", "PDMA_I2C0_RX", "PDMA_I2C1_TX", "PDMA_I2C1_RX",
																	"PDMA_TMR0", "PDMA_TMR1", "PDMA_TMR2", "PDMA_TMR3", 
																	"PDMA_UART3_TX", "PDMA_UART3_RX", "PDMA_UART4_TX", "PDMA_UART4_RX", "PDMA_UART5_TX", "PDMA_UART5_RX", 
																	"PDMA_UART6_TX", "PDMA_UART6_RX", "PDMA_UART7_TX", "PDMA_UART7_RX"],
																"PDMACH5OpMode":"PDMA_OP_BASIC"};
											dependenciesDefault:false;			
										!>
#define NUCODEGEN_PDMA_CH5_BURST_SIZE	(<!id:PDMACH5BurstSize;
											type:radio;
											label:CH5 basic mode burst size;
											data:PDMA_BURST_1;
											default:PDMA_BURST_1;
											enum:[PDMA_BURST_1, PDMA_BURST_2, PDMA_BURST_4, PDMA_BURST_8, PDMA_BURST_16, PDMA_BURST_32, PDMA_BURST_64, PDMA_BURST_128];
											optionLabels:[1, 2, 4, 8, 16, 32, 64, 128];
											dependencies:[PDMACH5Mode0, PDMACH5OpMode];	dependenciesOption:{"PDMACH5Mode0":"PDMA_REQ_BURST", "PDMACH5OpMode":"PDMA_OP_BASIC"};
										!>)
										
#if(NUCODEGEN_PDMA_CH5_OPMODE==PDMA_OP_SCATTER)
#define NUCODEGEN_PDMA_CH5_OPMODE_TB0	<!id:PDMACH5OpModeTB0;
											type:select;
											label:CH5 table 0 operation mode select;
											helper:Please selected 'Scatter gather mode' if you have next scatter-gather table;
											data:PDMA_OP_BASIC;
											default:PDMA_OP_BASIC;
											enum:[PDMA_OP_BASIC, PDMA_OP_SCATTER];														
											optionLabels:[Basic mode, Scatter gather mode];
											dependencies:[PDMACH5OpMode];	dependenciesOption:{"PDMACH5OpMode":"PDMA_OP_SCATTER"};
											groupId:PDMAGroupTB0;
											groupName:Scatter gather table 0;
										!>
#define NUCODEGEN_PDMA_CH5_OPMODE_TB0_S		(<!id:PDMACH5OpModeTB0_S;
											type:hidden;
											data:NUCODEGEN_PDMA_OP_BASIC;
											default:NUCODEGEN_PDMA_OP_BASIC;
											observable:PDMACH5OpModeTB0;
											listener:{'PDMA_OP_BASIC': 'NUCODEGEN_PDMA_OP_BASIC', 'PDMA_OP_SCATTER': 'NUCODEGEN_PDMA_OP_SCATTER'};;
										!>)											
#define NUCODEGEN_PDMA_CH5_WIDTH_TB0	(<!id:PDMACH5WidthTB0;	
											type:select;	
											label:Select table 0 data width;	
											data:NUCODEGEN_PDMA_WIDTH_8;	
											default:NUCODEGEN_PDMA_WIDTH_8;
											enum:[NUCODEGEN_PDMA_WIDTH_8, NUCODEGEN_PDMA_WIDTH_16, NUCODEGEN_PDMA_WIDTH_32];	
											optionLabels:[8, 16, 32];
											dependencies:[PDMACH5OpMode];	dependenciesOption:{"PDMACH5OpMode":"PDMA_OP_SCATTER"};
											groupId:PDMAGroupTB0;
											groupName:Scatter gather table 0;
										!>)
#define PDMA_CH5_DATA_LENGTH_TB0		(<!id:PDMACH5TXCNTIntegerTB0;	
											type:integer;	
											label:Set table 0 transfer count;
											data:1;	
											default:1;	
											helper:Enter your transfer count 1~65535;
											minimum:1;	maximum:65535;
											dependencies:[PDMACH5OpMode];	dependenciesOption:{"PDMACH5OpMode":"PDMA_OP_SCATTER"};
											groupId:PDMAGroupTB0;
											groupName:Scatter gather table 0;
										!>)
#if (NUCODEGEN_PDMA_CH5_WIDTH_TB0==NUCODEGEN_PDMA_WIDTH_8)										
#define NUCODEGEN_PDMA_CH5_SRC_ADDR_TB0	(<!id:PDMACH5SRCAddress0TB0;
											type:hidden;
											data:g_pu8CH5SrcArrayTB0;
											default:g_pu8CH5SrcArrayTB0;
											observable:PDMACH5SrcDesSel;
											listener:{'PDMA_MEM': 'g_pu8CH5SrcArrayTB0' ,'PDMA_UART0_RX': '&UART0->DAT' ,'PDMA_UART1_RX': '&UART1->DAT' ,'PDMA_UART2_RX': '&UART2->DAT'
												,'PDMA_USCI0_RX': '0x400D0034' ,'PDMA_USCI1_RX': '0x400D1034' ,'PDMA_QSPI0_RX': '&QSPI0->RX' ,'PDMA_SPI0_RX': '&SPI0->RX' ,'PDMA_ADC_RX': '&ADC->ADPDMA'
												,'PDMA_PWM0_P1_RX': '&PWM0->PDMACAP0_1' ,'PDMA_PWM0_P2_RX': '&PWM0->PDMACAP2_3' ,'PDMA_PWM0_P3_RX': '&PWM0->PDMACAP4_5'
												,'PDMA_PWM1_P1_RX': '&PWM1->PDMACAP0_1' ,'PDMA_PWM1_P2_RX': '&PWM1->PDMACAP2_3' ,'PDMA_PWM1_P3_RX': '&PWM1->PDMACAP4_5'
												,'PDMA_I2C0_RX': '&I2C0->DAT' ,'PDMA_I2C1_RX': '&I2C1->DAT'
												,'PDMA_TMR0': '&TIMER0->CAP' ,'PDMA_TMR1': '&TIMER1->CAP' ,'PDMA_TMR2': '&TIMER2->CAP' ,'PDMA_TMR3': '&TIMER3->CAP'
												,'PDMA_UART3_RX': '&UART3->DAT' ,'PDMA_UART4_RX': '&UART4->DAT' ,'PDMA_UART5_RX': '&UART5->DAT'
												,'PDMA_UART6_RX': '&UART6->DAT' ,'PDMA_UART7_RX': '&UART7->DAT'
												,'PDMA_UART0_TX': 'g_pu8CH5SrcArrayTB0' ,'PDMA_UART1_TX': 'g_pu8CH5SrcArrayTB0' ,'PDMA_UART2_TX': 'g_pu8CH5SrcArrayTB0'
												,'PDMA_USCI0_TX': 'g_pu8CH5SrcArrayTB0' ,'PDMA_USCI1_TX': 'g_pu8CH5SrcArrayTB0' ,'PDMA_QSPI0_TX': 'g_pu8CH5SrcArrayTB0' ,'PDMA_SPI0_TX': 'g_pu8CH5SrcArrayTB0'
												,'PDMA_I2C0_TX': 'g_pu8CH5SrcArrayTB0' ,'PDMA_I2C1_TX': 'g_pu8CH5SrcArrayTB0'
												,'PDMA_UART3_TX': 'g_pu8CH5SrcArrayTB0' ,'PDMA_UART4_TX': 'g_pu8CH5SrcArrayTB0' ,'PDMA_UART5_TX': 'g_pu8CH5SrcArrayTB0'
												,'PDMA_UART6_TX': 'g_pu8CH5SrcArrayTB0' ,'PDMA_UART7_TX': 'g_pu8CH5SrcArrayTB0'};											
										!>)
#define NUCODEGEN_PDMA_CH5_DES_ADDR_TB0	(<!id:PDMACH5DESAddress0TB0;
											type:hidden;
											data:g_pu8CH5DesArrayTB0;
											default:g_pu8CH5DesArrayTB0;
											observable:PDMACH5SrcDesSel;
											listener:
											{'PDMA_MEM': 'g_pu8CH5DesArrayTB0' ,'PDMA_UART0_TX': '&UART0->DAT' ,'PDMA_UART1_TX': '&UART1->DAT' ,'PDMA_UART2_TX': '&UART2->DAT'
												,'PDMA_USCI0_TX': '0x400D0030' ,'PDMA_USCI1_TX': '0x400D1030' ,'PDMA_QSPI0_TX': '&QSPI0->TX' ,'PDMA_SPI0_TX': '&SPI0->TX'
												,'PDMA_I2C0_TX': '&I2C0->DAT' ,'PDMA_I2C1_TX': '&I2C1->DAT'
												,'PDMA_UART3_TX': '&UART3->DAT' ,'PDMA_UART4_TX': '&UART4->DAT' ,'PDMA_UART5_TX': '&UART5->DAT'
												,'PDMA_UART6_TX': '&UART6->DAT' ,'PDMA_UART7_TX': '&UART7->DAT'
												,'PDMA_UART0_RX': 'g_pu8CH5DesArrayTB0' ,'PDMA_UART1_RX': 'g_pu8CH5DesArrayTB0' ,'PDMA_UART2_RX': 'g_pu8CH5DesArrayTB0'
												,'PDMA_USCI0_RX': 'g_pu8CH5DesArrayTB0' ,'PDMA_USCI1_RX': 'g_pu8CH5DesArrayTB0' ,'PDMA_QSPI0_RX': 'g_pu8CH5DesArrayTB0' ,'PDMA_SPI0_RX': 'g_pu8CH5DesArrayTB0' ,'PDMA_ADC_RX': 'g_pu8CH5DesArrayTB0'
												,'PDMA_PWM0_P1_RX': 'g_pu8CH5DesArrayTB0' ,'PDMA_PWM0_P2_RX': 'g_pu8CH5DesArrayTB0' ,'PDMA_PWM0_P3_RX': 'g_pu8CH5DesArrayTB0'
												,'PDMA_PWM1_P1_RX': 'g_pu8CH5DesArrayTB0' ,'PDMA_PWM1_P2_RX': 'g_pu8CH5DesArrayTB0' ,'PDMA_PWM1_P3_RX': 'g_pu8CH5DesArrayTB0'
												,'PDMA_I2C0_RX': 'g_pu8CH5DesArrayTB0' ,'PDMA_I2C1_RX': 'g_pu8CH5DesArrayTB0'
												,'PDMA_TMR0': 'g_pu8CH5DesArrayTB0' ,'PDMA_TMR1': 'g_pu8CH5DesArrayTB0' ,'PDMA_TMR2': 'g_pu8CH5DesArrayTB0' ,'PDMA_TMR3': 'g_pu8CH5DesArrayTB0'
												,'PDMA_UART3_RX': 'g_pu8CH5DesArrayTB0' ,'PDMA_UART4_RX': 'g_pu8CH5DesArrayTB0' ,'PDMA_UART5_RX': 'g_pu8CH5DesArrayTB0'
												,'PDMA_UART6_RX': 'g_pu8CH5DesArrayTB0' ,'PDMA_UART7_RX': 'g_pu8CH5DesArrayTB0'};											
										!>)										
#elif (NUCODEGEN_PDMA_CH5_WIDTH_TB0==NUCODEGEN_PDMA_WIDTH_16)										
#define NUCODEGEN_PDMA_CH5_SRC_ADDR_TB0	(<!id:PDMACH5SRCAddress1TB0;
											type:hidden;
											data:g_pu16CH5SrcArrayTB0;
											default:g_pu16CH5SrcArrayTB0;
											observable:PDMACH5SrcDesSel;
											listener:{'PDMA_MEM': 'g_pu16CH5SrcArrayTB0' ,'PDMA_UART0_RX': '&UART0->DAT' ,'PDMA_UART1_RX': '&UART1->DAT' ,'PDMA_UART2_RX': '&UART2->DAT'
												,'PDMA_USCI0_RX': '0x400D0034' ,'PDMA_USCI1_RX': '0x400D1034' ,'PDMA_QSPI0_RX': '&QSPI0->RX' ,'PDMA_SPI0_RX': '&SPI0->RX' ,'PDMA_ADC_RX': '&ADC->ADPDMA'
												,'PDMA_PWM0_P1_RX': '&PWM0->PDMACAP0_1' ,'PDMA_PWM0_P2_RX': '&PWM0->PDMACAP2_3' ,'PDMA_PWM0_P3_RX': '&PWM0->PDMACAP4_5'
												,'PDMA_PWM1_P1_RX': '&PWM1->PDMACAP0_1' ,'PDMA_PWM1_P2_RX': '&PWM1->PDMACAP2_3' ,'PDMA_PWM1_P3_RX': '&PWM1->PDMACAP4_5'
												,'PDMA_I2C0_RX': '&I2C0->DAT' ,'PDMA_I2C1_RX': '&I2C1->DAT'
												,'PDMA_TMR0': '&TIMER0->CAP' ,'PDMA_TMR1': '&TIMER1->CAP' ,'PDMA_TMR2': '&TIMER2->CAP' ,'PDMA_TMR3': '&TIMER3->CAP'
												,'PDMA_UART3_RX': '&UART3->DAT' ,'PDMA_UART4_RX': '&UART4->DAT' ,'PDMA_UART5_RX': '&UART5->DAT'
												,'PDMA_UART6_RX': '&UART6->DAT' ,'PDMA_UART7_RX': '&UART7->DAT'
												,'PDMA_UART0_TX': 'g_pu16CH5SrcArrayTB0' ,'PDMA_UART1_TX': 'g_pu16CH5SrcArrayTB0' ,'PDMA_UART2_TX': 'g_pu16CH5SrcArrayTB0'
												,'PDMA_USCI0_TX': 'g_pu16CH5SrcArrayTB0' ,'PDMA_USCI1_TX': 'g_pu16CH5SrcArrayTB0' ,'PDMA_QSPI0_TX': 'g_pu16CH5SrcArrayTB0' ,'PDMA_SPI0_TX': 'g_pu16CH5SrcArrayTB0'
												,'PDMA_I2C0_TX': 'g_pu16CH5SrcArrayTB0' ,'PDMA_I2C1_TX': 'g_pu16CH5SrcArrayTB0'
												,'PDMA_UART3_TX': 'g_pu16CH5SrcArrayTB0' ,'PDMA_UART4_TX': 'g_pu16CH5SrcArrayTB0' ,'PDMA_UART5_TX': 'g_pu16CH5SrcArrayTB0'
												,'PDMA_UART6_TX': 'g_pu16CH5SrcArrayTB0' ,'PDMA_UART7_TX': 'g_pu16CH5SrcArrayTB0'};											
										!>)
#define NUCODEGEN_PDMA_CH5_DES_ADDR_TB0	(<!id:PDMACH5DESAddress1TB0;
											type:hidden;
											data:g_pu16CH5DesArrayTB0;
											default:g_pu16CH5DesArrayTB0;
											observable:PDMACH5SrcDesSel;
											listener:
											{'PDMA_MEM': 'g_pu16CH5DesArrayTB0' ,'PDMA_UART0_TX': '&UART0->DAT' ,'PDMA_UART1_TX': '&UART1->DAT' ,'PDMA_UART2_TX': '&UART2->DAT'
												,'PDMA_USCI0_TX': '0x400D0030' ,'PDMA_USCI1_TX': '0x400D1030' ,'PDMA_QSPI0_TX': '&QSPI0->TX' ,'PDMA_SPI0_TX': '&SPI0->TX'
												,'PDMA_I2C0_TX': '&I2C0->DAT' ,'PDMA_I2C1_TX': '&I2C1->DAT'
												,'PDMA_UART3_TX': '&UART3->DAT' ,'PDMA_UART4_TX': '&UART4->DAT' ,'PDMA_UART5_TX': '&UART5->DAT'
												,'PDMA_UART6_TX': '&UART6->DAT' ,'PDMA_UART7_TX': '&UART7->DAT'
												,'PDMA_UART0_RX': 'g_pu16CH5DesArrayTB0' ,'PDMA_UART1_RX': 'g_pu16CH5DesArrayTB0' ,'PDMA_UART2_RX': 'g_pu16CH5DesArrayTB0'
												,'PDMA_USCI0_RX': 'g_pu16CH5DesArrayTB0' ,'PDMA_USCI1_RX': 'g_pu16CH5DesArrayTB0' ,'PDMA_QSPI0_RX': 'g_pu16CH5DesArrayTB0' ,'PDMA_SPI0_RX': 'g_pu16CH5DesArrayTB0' ,'PDMA_ADC_RX': 'g_pu16CH5DesArrayTB0'
												,'PDMA_PWM0_P1_RX': 'g_pu16CH5DesArrayTB0' ,'PDMA_PWM0_P2_RX': 'g_pu16CH5DesArrayTB0' ,'PDMA_PWM0_P3_RX': 'g_pu16CH5DesArrayTB0'
												,'PDMA_PWM1_P1_RX': 'g_pu16CH5DesArrayTB0' ,'PDMA_PWM1_P2_RX': 'g_pu16CH5DesArrayTB0' ,'PDMA_PWM1_P3_RX': 'g_pu16CH5DesArrayTB0'
												,'PDMA_I2C0_RX': 'g_pu16CH5DesArrayTB0' ,'PDMA_I2C1_RX': 'g_pu16CH5DesArrayTB0'
												,'PDMA_TMR0': 'g_pu16CH5DesArrayTB0' ,'PDMA_TMR1': 'g_pu16CH5DesArrayTB0' ,'PDMA_TMR2': 'g_pu16CH5DesArrayTB0' ,'PDMA_TMR3': 'g_pu16CH5DesArrayTB0'
												,'PDMA_UART3_RX': 'g_pu16CH5DesArrayTB0' ,'PDMA_UART4_RX': 'g_pu16CH5DesArrayTB0' ,'PDMA_UART5_RX': 'g_pu16CH5DesArrayTB0'
												,'PDMA_UART6_RX': 'g_pu16CH5DesArrayTB0' ,'PDMA_UART7_RX': 'g_pu16CH5DesArrayTB0'};											
										!>)										
#elif (NUCODEGEN_PDMA_CH5_WIDTH_TB0==NUCODEGEN_PDMA_WIDTH_32)										
#define NUCODEGEN_PDMA_CH5_SRC_ADDR_TB0	(<!id:PDMACH5SRCAddress2TB0;
											type:hidden;
											data:g_pu32CH5SrcArrayTB0;
											default:g_pu32CH5SrcArrayTB0;
											observable:PDMACH5SrcDesSel;
											listener:{'PDMA_MEM': 'g_pu32CH5SrcArrayTB0' ,'PDMA_UART0_RX': '&UART0->DAT' ,'PDMA_UART1_RX': '&UART1->DAT' ,'PDMA_UART2_RX': '&UART2->DAT'
												,'PDMA_USCI0_RX': '0x400D0034' ,'PDMA_USCI1_RX': '0x400D1034' ,'PDMA_QSPI0_RX': '&QSPI0->RX' ,'PDMA_SPI0_RX': '&SPI0->RX' ,'PDMA_ADC_RX': '&ADC->ADPDMA'
												,'PDMA_PWM0_P1_RX': '&PWM0->PDMACAP0_1' ,'PDMA_PWM0_P2_RX': '&PWM0->PDMACAP2_3' ,'PDMA_PWM0_P3_RX': '&PWM0->PDMACAP4_5'
												,'PDMA_PWM1_P1_RX': '&PWM1->PDMACAP0_1' ,'PDMA_PWM1_P2_RX': '&PWM1->PDMACAP2_3' ,'PDMA_PWM1_P3_RX': '&PWM1->PDMACAP4_5'
												,'PDMA_I2C0_RX': '&I2C0->DAT' ,'PDMA_I2C1_RX': '&I2C1->DAT'
												,'PDMA_TMR0': '&TIMER0->CAP' ,'PDMA_TMR1': '&TIMER1->CAP' ,'PDMA_TMR2': '&TIMER2->CAP' ,'PDMA_TMR3': '&TIMER3->CAP'
												,'PDMA_UART3_RX': '&UART3->DAT' ,'PDMA_UART4_RX': '&UART4->DAT' ,'PDMA_UART5_RX': '&UART5->DAT'
												,'PDMA_UART6_RX': '&UART6->DAT' ,'PDMA_UART7_RX': '&UART7->DAT'
												,'PDMA_UART0_TX': 'g_pu32CH5SrcArrayTB0' ,'PDMA_UART1_TX': 'g_pu32CH5SrcArrayTB0' ,'PDMA_UART2_TX': 'g_pu32CH5SrcArrayTB0'
												,'PDMA_USCI0_TX': 'g_pu32CH5SrcArrayTB0' ,'PDMA_USCI1_TX': 'g_pu32CH5SrcArrayTB0' ,'PDMA_QSPI0_TX': 'g_pu32CH5SrcArrayTB0' ,'PDMA_SPI0_TX': 'g_pu32CH5SrcArrayTB0'
												,'PDMA_I2C0_TX': 'g_pu32CH5SrcArrayTB0' ,'PDMA_I2C1_TX': 'g_pu32CH5SrcArrayTB0'
												,'PDMA_UART3_TX': 'g_pu32CH5SrcArrayTB0' ,'PDMA_UART4_TX': 'g_pu32CH5SrcArrayTB0' ,'PDMA_UART5_TX': 'g_pu32CH5SrcArrayTB0'
												,'PDMA_UART6_TX': 'g_pu32CH5SrcArrayTB0' ,'PDMA_UART7_TX': 'g_pu32CH5SrcArrayTB0'};											
										!>)
#define NUCODEGEN_PDMA_CH5_DES_ADDR_TB0	(<!id:PDMACH5DESAddress2TB0;
											type:hidden;
											data:g_pu32CH5DesArrayTB0;
											default:g_pu32CH5DesArrayTB0;
											observable:PDMACH5SrcDesSel;
											listener:
											{'PDMA_MEM': 'g_pu32CH5DesArrayTB0' ,'PDMA_UART0_TX': '&UART0->DAT' ,'PDMA_UART1_TX': '&UART1->DAT' ,'PDMA_UART2_TX': '&UART2->DAT'
												,'PDMA_USCI0_TX': '0x400D0030' ,'PDMA_USCI1_TX': '0x400D1030' ,'PDMA_QSPI0_TX': '&QSPI0->TX' ,'PDMA_SPI0_TX': '&SPI0->TX'
												,'PDMA_I2C0_TX': '&I2C0->DAT' ,'PDMA_I2C1_TX': '&I2C1->DAT'
												,'PDMA_UART3_TX': '&UART3->DAT' ,'PDMA_UART4_TX': '&UART4->DAT' ,'PDMA_UART5_TX': '&UART5->DAT'
												,'PDMA_UART6_TX': '&UART6->DAT' ,'PDMA_UART7_TX': '&UART7->DAT'
												,'PDMA_UART0_RX': 'g_pu32CH5DesArrayTB0' ,'PDMA_UART1_RX': 'g_pu32CH5DesArrayTB0' ,'PDMA_UART2_RX': 'g_pu32CH5DesArrayTB0'
												,'PDMA_USCI0_RX': 'g_pu32CH5DesArrayTB0' ,'PDMA_USCI1_RX': 'g_pu32CH5DesArrayTB0' ,'PDMA_QSPI0_RX': 'g_pu32CH5DesArrayTB0' ,'PDMA_SPI0_RX': 'g_pu32CH5DesArrayTB0' ,'PDMA_ADC_RX': 'g_pu32CH5DesArrayTB0'
												,'PDMA_PWM0_P1_RX': 'g_pu32CH5DesArrayTB0' ,'PDMA_PWM0_P2_RX': 'g_pu32CH5DesArrayTB0' ,'PDMA_PWM0_P3_RX': 'g_pu32CH5DesArrayTB0'
												,'PDMA_PWM1_P1_RX': 'g_pu32CH5DesArrayTB0' ,'PDMA_PWM1_P2_RX': 'g_pu32CH5DesArrayTB0' ,'PDMA_PWM1_P3_RX': 'g_pu32CH5DesArrayTB0'
												,'PDMA_I2C0_RX': 'g_pu32CH5DesArrayTB0' ,'PDMA_I2C1_RX': 'g_pu32CH5DesArrayTB0'
												,'PDMA_TMR0': 'g_pu32CH5DesArrayTB0' ,'PDMA_TMR1': 'g_pu32CH5DesArrayTB0' ,'PDMA_TMR2': 'g_pu32CH5DesArrayTB0' ,'PDMA_TMR3': 'g_pu32CH5DesArrayTB0'
												,'PDMA_UART3_RX': 'g_pu32CH5DesArrayTB0' ,'PDMA_UART4_RX': 'g_pu32CH5DesArrayTB0' ,'PDMA_UART5_RX': 'g_pu32CH5DesArrayTB0'
												,'PDMA_UART6_RX': 'g_pu32CH5DesArrayTB0' ,'PDMA_UART7_RX': 'g_pu32CH5DesArrayTB0'};											
										!>)										
#endif /*NUCODEGEN_PDMA_CH5_WIDTH_TB0==NUCODEGEN_PDMA_WIDTH_32*/																														
#define NUCODEGEN_PDMA_CH5_SRC_TYPE_TB0	<!id:PDMACH5SourceType0TB0;
											type:select;
											label:CH5 table 0 source address control;
											data:PDMA_SAR_FIX;
											default:PDMA_SAR_FIX;
											enum:[PDMA_SAR_FIX];
											optionLabels:[Address fix];
											dependencies:[PDMACH5SrcDesSel, PDMACH5OpMode];	
											dependenciesOption:{"PDMACH5SrcDesSel":["PDMA_UART0_RX", "PDMA_UART1_RX", "PDMA_UART2_RX",	
																	"PDMA_USCI0_RX", "PDMA_USCI1_RX", "PDMA_QSPI0_RX", "PDMA_SPI0_RX", "PDMA_ADC_RX",	
																	"PDMA_PWM0_P1_RX","PDMA_PWM0_P2_RX","PDMA_PWM0_P3_RX", "PDMA_PWM1_P1_RX", "PDMA_PWM1_P2_RX", "PDMA_PWM1_P3_RX",
																	"PDMA_I2C0_RX", "PDMA_I2C1_RX", "PDMA_TMR0", "PDMA_TMR1", "PDMA_TMR2", "PDMA_TMR3", 
																	"PDMA_UART3_RX", "PDMA_UART4_RX", "PDMA_UART5_RX", "PDMA_UART6_RX", "PDMA_UART7_RX"], 
																	"PDMACH5OpMode":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB0;
											groupName:Scatter gather table 0;
										!><!id:PDMACH5SourceType1TB0;
											type:select;
											label:CH5 table 0 source address control;
											data:PDMA_SAR_INC;
											default:PDMA_SAR_INC;
											enum:[PDMA_SAR_INC, PDMA_SAR_FIX];
											optionLabels:[Address increase, Address fix];
											dependencies:[PDMACH5SrcDesSel, PDMACH5OpMode];	
											dependenciesOption:{"PDMACH5SrcDesSel":["PDMA_MEM", "PDMA_UART0_TX", "PDMA_UART1_TX", "PDMA_UART2_TX",	
																	"PDMA_USCI0_TX", "PDMA_USCI1_TX", "PDMA_QSPI0_TX", "PDMA_SPI0_TX", "PDMA_I2C0_TX", "PDMA_I2C1_TX",																	
																	"PDMA_UART3_TX", "PDMA_UART4_TX", "PDMA_UART5_TX", "PDMA_UART6_TX", "PDMA_UART7_TX"], 
																	"PDMACH5OpMode":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB0;
											groupName:Scatter gather table 0;
										!>									
#define NUCODEGEN_PDMA_CH5_DES_TYPE_TB0	<!id:PDMACH5DestinationType0TB0;
											type:select;
											label:CH5 table 0 destination address control;
											data:PDMA_DAR_FIX;
											default:PDMA_DAR_FIX;
											enum:[PDMA_DAR_FIX];	optionLabels:[Address fix];
											dependencies:[PDMACH5SrcDesSel, PDMACH5OpMode];	
											dependenciesOption:{"PDMACH5SrcDesSel":["PDMA_UART0_TX", "PDMA_UART1_TX", "PDMA_UART2_TX",	
																	"PDMA_USCI0_TX", "PDMA_USCI1_TX", "PDMA_QSPI0_TX", "PDMA_SPI0_TX", "PDMA_I2C0_TX", "PDMA_I2C1_TX",																	 
																	"PDMA_UART3_TX", "PDMA_UART4_TX", "PDMA_UART5_TX", "PDMA_UART6_TX", "PDMA_UART7_TX"], 
																	"PDMACH5OpMode":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB0;
											groupName:Scatter gather table 0;
										!><!id:PDMACH5DestinationType1TB0;
											type:select;
											label:CH5 table 0 destination address control;
											data:PDMA_DAR_INC;
											default:PDMA_DAR_INC;
											enum:[PDMA_DAR_INC, PDMA_DAR_FIX];	optionLabels:[Address increase, Address fix];
											dependencies:[ PDMACH5SrcDesSel, PDMACH5OpMode];	
											dependenciesOption:{ 
																"PDMACH5SrcDesSel":["PDMA_MEM", "PDMA_UART0_RX", "PDMA_UART1_RX", "PDMA_UART2_RX",	
																	"PDMA_USCI0_RX", "PDMA_USCI1_RX", "PDMA_QSPI0_RX", "PDMA_SPI0_RX", "PDMA_ADC_RX",	
																	"PDMA_PWM0_P1_RX","PDMA_PWM0_P2_RX","PDMA_PWM0_P3_RX", "PDMA_PWM1_P1_RX", "PDMA_PWM1_P2_RX", "PDMA_PWM1_P3_RX",
																	"PDMA_I2C0_RX", "PDMA_I2C1_RX", "PDMA_TMR0", "PDMA_TMR1", "PDMA_TMR2", "PDMA_TMR3", 
																	"PDMA_UART3_RX", "PDMA_UART4_RX", "PDMA_UART5_RX", "PDMA_UART6_RX", "PDMA_UART7_RX"], 
																	"PDMACH5OpMode":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB0;
											groupName:Scatter gather table 0;
										!>
#define NUCODEGEN_PDMA_CH5_MODE_TB0		<!id:PDMACH5OpMode0TB0;
											type:radio;
											label:CH5 table 0 transfer mode;
											data:PDMA_REQ_BURST;
											default:PDMA_REQ_BURST;
											enum:[PDMA_REQ_SINGLE, PDMA_REQ_BURST];	optionLabels:[Single mode, Burst mode];
											dependencies:[PDMACH5SrcDesSel, PDMACH5OpMode];	dependenciesOption:{"PDMACH5SrcDesSel":"PDMA_MEM", "PDMACH5OpMode":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB0;
											groupName:Scatter gather table 0;
										!><!id:PDMACH5OpMode1TB0;
											type:radio;
											label:CH5 table 0 transfer mode;
											data:PDMA_REQ_SINGLE;
											default:PDMA_REQ_SINGLE;
											enum:[PDMA_REQ_SINGLE];	optionLabels:[Single mode];
											dependencies:[PDMACH5SrcDesSel, PDMACH5OpMode];	
											dependenciesOption:{"PDMACH5SrcDesSel":["PDMA_UART0_TX", "PDMA_UART0_RX", "PDMA_UART1_TX", "PDMA_UART1_RX", "PDMA_UART2_TX", "PDMA_UART2_RX",	
												"PDMA_USCI0_TX", "PDMA_USCI0_RX", "PDMA_USCI1_TX", "PDMA_USCI1_RX",
												"PDMA_QSPI0_TX", "PDMA_QSPI0_RX", "PDMA_SPI0_TX", "PDMA_SPI0_RX", "PDMA_ADC_RX",	
												"PDMA_PWM0_P1_RX","PDMA_PWM0_P2_RX","PDMA_PWM0_P3_RX", "PDMA_PWM1_P1_RX", "PDMA_PWM1_P2_RX", "PDMA_PWM1_P3_RX",
												"PDMA_I2C0_TX", "PDMA_I2C0_RX", "PDMA_I2C1_TX", "PDMA_I2C1_RX",
												"PDMA_TMR0", "PDMA_TMR1", "PDMA_TMR2", "PDMA_TMR3", 
												"PDMA_UART3_TX", "PDMA_UART3_RX", "PDMA_UART4_TX", "PDMA_UART4_RX", "PDMA_UART5_TX", "PDMA_UART5_RX", 
												"PDMA_UART6_TX", "PDMA_UART6_RX", "PDMA_UART7_TX", "PDMA_UART7_RX"], "PDMACH5OpMode":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB0;
											groupName:Scatter gather table 0;
										!>
#define NUCODEGEN_PDMA_CH5_BURST_SIZE_TB0	(<!id:PDMACH5BurstSizeTB0;
											type:radio;
											label:CH5 table 0 burst size;
											data:PDMA_BURST_1;
											default:PDMA_BURST_1;
											enum:[PDMA_BURST_1, PDMA_BURST_2, PDMA_BURST_4, PDMA_BURST_8, PDMA_BURST_16, PDMA_BURST_32, PDMA_BURST_64, PDMA_BURST_128];
											optionLabels:[1, 2, 4, 8, 16, 32, 64, 128];
											dependencies:PDMACH5OpMode0TB0;	dependenciesOption:PDMA_REQ_BURST;
											groupId:PDMAGroupTB0;
											groupName:Scatter gather table 0;
										!>)
#define NUCODEGEN_PDMA_CH5_TB0_INT_EN	(<!id:PDMACH5TableDoneINTEnTB0;
											type:radio;
											label:CH5 table 0 table done interrupt;
											data:PDMA_TBINTDIS_DISABLE;
											default:PDMA_TBINTDIS_DISABLE;
											enum:[PDMA_TBINTDIS_DISABLE, PDMA_TBINTDIS_ENABLE];
											optionLabels:[Disable, Enable];
											dependencies:[ PDMACH5OpMode];	dependenciesOption:{ "PDMACH5OpMode":"PDMA_OP_SCATTER"};
											groupId:PDMAGroupTB0;
											groupName:Scatter gather table 0;
										!>)										
#endif										
	
#if(NUCODEGEN_PDMA_CH5_OPMODE_TB0==PDMA_OP_SCATTER)
#define NUCODEGEN_PDMA_CH5_OPMODE_TB1	<!id:PDMACH5OpModeTB1;
											type:select;
											label:CH5 table 1 operation mode select;
											helper:Please selected 'Scatter gather mode' if you have next scatter-gather table;
											data:PDMA_OP_BASIC;
											default:PDMA_OP_BASIC;
											enum:[PDMA_OP_BASIC, PDMA_OP_SCATTER];														
											optionLabels:[Basic mode, Scatter gather mode];
											dependencies:[ PDMACH5OpModeTB0];	dependenciesOption:{ "PDMACH5OpModeTB0":"PDMA_OP_SCATTER"};
											groupId:PDMAGroupTB1;
											groupName:Scatter gather table 1;
										!>
#define NUCODEGEN_PDMA_CH5_OPMODE_TB1_S		(<!id:PDMACH5OpModeTB1_S;
											type:hidden;
											data:NUCODEGEN_PDMA_OP_BASIC;
											default:NUCODEGEN_PDMA_OP_BASIC;
											observable:PDMACH5OpModeTB1;
											listener:{'PDMA_OP_BASIC': 'NUCODEGEN_PDMA_OP_BASIC', 'PDMA_OP_SCATTER': 'NUCODEGEN_PDMA_OP_SCATTER'};;
											groupId:PDMAGroupTB1;
											groupName:Scatter gather table 1;
										!>)										
#define NUCODEGEN_PDMA_CH5_WIDTH_TB1	(<!id:PDMACH5WidthTB1;	
											type:select;	
											label:Select table 1 data width;	
											data:NUCODEGEN_PDMA_WIDTH_8;	
											default:NUCODEGEN_PDMA_WIDTH_8;
											enum:[NUCODEGEN_PDMA_WIDTH_8, NUCODEGEN_PDMA_WIDTH_16, NUCODEGEN_PDMA_WIDTH_32];	
											optionLabels:[8, 16, 32];
											dependencies:[ PDMACH5OpModeTB0];	dependenciesOption:{ "PDMACH5OpModeTB0":"PDMA_OP_SCATTER"};
											groupId:PDMAGroupTB1;
											groupName:Scatter gather table 1;
										!>)
#define PDMA_CH5_DATA_LENGTH_TB1		(<!id:PDMACH5TXCNTIntegerTB1;	
											type:integer;	
											label:Set table 1 transfer count;
											data:1;	
											default:1;	
											helper:Enter your transfer count 1~65535;
											minimum:1;	maximum:65535;
											dependencies:[ PDMACH5OpModeTB0];	dependenciesOption:{ "PDMACH5OpModeTB0":"PDMA_OP_SCATTER"};
											groupId:PDMAGroupTB1;
											groupName:Scatter gather table 1;
										!>)
#if (NUCODEGEN_PDMA_CH5_WIDTH_TB1==NUCODEGEN_PDMA_WIDTH_8)										
#define NUCODEGEN_PDMA_CH5_SRC_ADDR_TB1	(<!id:PDMACH5SRCAddress0TB1;
											type:hidden;
											data:g_pu8CH5SrcArrayTB1;
											default:g_pu8CH5SrcArrayTB1;
											observable:PDMACH5SrcDesSel;
											listener:{'PDMA_MEM': 'g_pu8CH5SrcArrayTB1' ,'PDMA_UART0_RX': '&UART0->DAT' ,'PDMA_UART1_RX': '&UART1->DAT' ,'PDMA_UART2_RX': '&UART2->DAT'
												,'PDMA_USCI0_RX': '0x400D0034' ,'PDMA_USCI1_RX': '0x400D1034' ,'PDMA_QSPI0_RX': '&QSPI0->RX' ,'PDMA_SPI0_RX': '&SPI0->RX' ,'PDMA_ADC_RX': '&ADC->ADPDMA'
												,'PDMA_PWM0_P1_RX': '&PWM0->PDMACAP0_1' ,'PDMA_PWM0_P2_RX': '&PWM0->PDMACAP2_3' ,'PDMA_PWM0_P3_RX': '&PWM0->PDMACAP4_5'
												,'PDMA_PWM1_P1_RX': '&PWM1->PDMACAP0_1' ,'PDMA_PWM1_P2_RX': '&PWM1->PDMACAP2_3' ,'PDMA_PWM1_P3_RX': '&PWM1->PDMACAP4_5'
												,'PDMA_I2C0_RX': '&I2C0->DAT' ,'PDMA_I2C1_RX': '&I2C1->DAT'
												,'PDMA_TMR0': '&TIMER0->CAP' ,'PDMA_TMR1': '&TIMER1->CAP' ,'PDMA_TMR2': '&TIMER2->CAP' ,'PDMA_TMR3': '&TIMER3->CAP'
												,'PDMA_UART3_RX': '&UART3->DAT' ,'PDMA_UART4_RX': '&UART4->DAT' ,'PDMA_UART5_RX': '&UART5->DAT'
												,'PDMA_UART6_RX': '&UART6->DAT' ,'PDMA_UART7_RX': '&UART7->DAT'
												,'PDMA_UART0_TX': 'g_pu8CH5SrcArrayTB1' ,'PDMA_UART1_TX': 'g_pu8CH5SrcArrayTB1' ,'PDMA_UART2_TX': 'g_pu8CH5SrcArrayTB1'
												,'PDMA_USCI0_TX': 'g_pu8CH5SrcArrayTB1' ,'PDMA_USCI1_TX': 'g_pu8CH5SrcArrayTB1' ,'PDMA_QSPI0_TX': 'g_pu8CH5SrcArrayTB1' ,'PDMA_SPI0_TX': 'g_pu8CH5SrcArrayTB1'
												,'PDMA_I2C0_TX': 'g_pu8CH5SrcArrayTB1' ,'PDMA_I2C1_TX': 'g_pu8CH5SrcArrayTB1' 
												,'PDMA_UART3_TX': 'g_pu8CH5SrcArrayTB1' ,'PDMA_UART4_TX': 'g_pu8CH5SrcArrayTB1' ,'PDMA_UART5_TX': 'g_pu8CH5SrcArrayTB1'
												,'PDMA_UART6_TX': 'g_pu8CH5SrcArrayTB1' ,'PDMA_UART7_TX': 'g_pu8CH5SrcArrayTB1'};											
										!>)
#define NUCODEGEN_PDMA_CH5_DES_ADDR_TB1	(<!id:PDMACH5DESAddress0TB1;
											type:hidden;
											data:g_pu8CH5DesArrayTB1;
											default:g_pu8CH5DesArrayTB1;
											observable:PDMACH5SrcDesSel;
											listener:
											{'PDMA_MEM': 'g_pu8CH5DesArrayTB1' ,'PDMA_UART0_TX': '&UART0->DAT' ,'PDMA_UART1_TX': '&UART1->DAT' ,'PDMA_UART2_TX': '&UART2->DAT'
												,'PDMA_USCI0_TX': '0x400D0030' ,'PDMA_USCI1_TX': '0x400D1030' ,'PDMA_QSPI0_TX': '&QSPI0->TX' ,'PDMA_SPI0_TX': '&SPI0->TX'
												,'PDMA_I2C0_TX': '&I2C0->DAT' ,'PDMA_I2C1_TX': '&I2C1->DAT'
												,'PDMA_UART3_TX': '&UART3->DAT' ,'PDMA_UART4_TX': '&UART4->DAT' ,'PDMA_UART5_TX': '&UART5->DAT'
												,'PDMA_UART6_TX': '&UART6->DAT' ,'PDMA_UART7_TX': '&UART7->DAT' 
												,'PDMA_UART0_RX': 'g_pu8CH5DesArrayTB1' ,'PDMA_UART1_RX': 'g_pu8CH5DesArrayTB1' ,'PDMA_UART2_RX': 'g_pu8CH5DesArrayTB1'
												,'PDMA_USCI0_RX': 'g_pu8CH5DesArrayTB1' ,'PDMA_USCI1_RX': 'g_pu8CH5DesArrayTB1' ,'PDMA_QSPI0_RX': 'g_pu8CH5DesArrayTB1' ,'PDMA_SPI0_RX': 'g_pu8CH5DesArrayTB1' ,'PDMA_ADC_RX': 'g_pu8CH5DesArrayTB1'
												,'PDMA_PWM0_P1_RX': 'g_pu8CH5DesArrayTB1' ,'PDMA_PWM0_P2_RX': 'g_pu8CH5DesArrayTB1' ,'PDMA_PWM0_P3_RX': 'g_pu8CH5DesArrayTB1'
												,'PDMA_PWM1_P1_RX': 'g_pu8CH5DesArrayTB1' ,'PDMA_PWM1_P2_RX': 'g_pu8CH5DesArrayTB1' ,'PDMA_PWM1_P3_RX': 'g_pu8CH5DesArrayTB1'
												,'PDMA_I2C0_RX': 'g_pu8CH5DesArrayTB1' ,'PDMA_I2C1_RX': 'g_pu8CH5DesArrayTB1'
												,'PDMA_TMR0': 'g_pu8CH5DesArrayTB1' ,'PDMA_TMR1': 'g_pu8CH5DesArrayTB1' ,'PDMA_TMR2': 'g_pu8CH5DesArrayTB1' ,'PDMA_TMR3': 'g_pu8CH5DesArrayTB1'
												,'PDMA_UART3_RX': 'g_pu8CH5DesArrayTB1' ,'PDMA_UART4_RX': 'g_pu8CH5DesArrayTB1' ,'PDMA_UART5_RX': 'g_pu8CH5DesArrayTB1'
												,'PDMA_UART6_RX': 'g_pu8CH5DesArrayTB1' ,'PDMA_UART7_RX': 'g_pu8CH5DesArrayTB1'};											
										!>)
#elif (NUCODEGEN_PDMA_CH5_WIDTH_TB1==NUCODEGEN_PDMA_WIDTH_16)
#define NUCODEGEN_PDMA_CH5_SRC_ADDR_TB1	(<!id:PDMACH5SRCAddress1TB1;
											type:hidden;
											data:g_pu16CH5SrcArrayTB1;
											default:g_pu16CH5SrcArrayTB1;
											observable:PDMACH5SrcDesSel;
											listener:{'PDMA_MEM': 'g_pu16CH5SrcArrayTB1' ,'PDMA_UART0_RX': '&UART0->DAT' ,'PDMA_UART1_RX': '&UART1->DAT' ,'PDMA_UART2_RX': '&UART2->DAT'
												,'PDMA_USCI0_RX': '0x400D0034' ,'PDMA_USCI1_RX': '0x400D1034' ,'PDMA_QSPI0_RX': '&QSPI0->RX' ,'PDMA_SPI0_RX': '&SPI0->RX' ,'PDMA_ADC_RX': '&ADC->ADPDMA'
												,'PDMA_PWM0_P1_RX': '&PWM0->PDMACAP0_1' ,'PDMA_PWM0_P2_RX': '&PWM0->PDMACAP2_3' ,'PDMA_PWM0_P3_RX': '&PWM0->PDMACAP4_5'
												,'PDMA_PWM1_P1_RX': '&PWM1->PDMACAP0_1' ,'PDMA_PWM1_P2_RX': '&PWM1->PDMACAP2_3' ,'PDMA_PWM1_P3_RX': '&PWM1->PDMACAP4_5'
												,'PDMA_I2C0_RX': '&I2C0->DAT' ,'PDMA_I2C1_RX': '&I2C1->DAT'
												,'PDMA_TMR0': '&TIMER0->CAP' ,'PDMA_TMR1': '&TIMER1->CAP' ,'PDMA_TMR2': '&TIMER2->CAP' ,'PDMA_TMR3': '&TIMER3->CAP'
												,'PDMA_UART3_RX': '&UART3->DAT' ,'PDMA_UART4_RX': '&UART4->DAT' ,'PDMA_UART5_RX': '&UART5->DAT'
												,'PDMA_UART6_RX': '&UART6->DAT' ,'PDMA_UART7_RX': '&UART7->DAT'
												,'PDMA_UART0_TX': 'g_pu16CH5SrcArrayTB1' ,'PDMA_UART1_TX': 'g_pu16CH5SrcArrayTB1' ,'PDMA_UART2_TX': 'g_pu16CH5SrcArrayTB1'
												,'PDMA_USCI0_TX': 'g_pu16CH5SrcArrayTB1' ,'PDMA_USCI1_TX': 'g_pu16CH5SrcArrayTB1' ,'PDMA_QSPI0_TX': 'g_pu16CH5SrcArrayTB1' ,'PDMA_SPI0_TX': 'g_pu16CH5SrcArrayTB1'
												,'PDMA_I2C0_TX': 'g_pu16CH5SrcArrayTB1' ,'PDMA_I2C1_TX': 'g_pu16CH5SrcArrayTB1' 
												,'PDMA_UART3_TX': 'g_pu16CH5SrcArrayTB1' ,'PDMA_UART4_TX': 'g_pu16CH5SrcArrayTB1' ,'PDMA_UART5_TX': 'g_pu16CH5SrcArrayTB1'
												,'PDMA_UART6_TX': 'g_pu16CH5SrcArrayTB1' ,'PDMA_UART7_TX': 'g_pu16CH5SrcArrayTB1'};											
										!>)
#define NUCODEGEN_PDMA_CH5_DES_ADDR_TB1	(<!id:PDMACH5DESAddress1TB1;
											type:hidden;
											data:g_pu16CH5DesArrayTB1;
											default:g_pu16CH5DesArrayTB1;
											observable:PDMACH5SrcDesSel;
											listener:
											{'PDMA_MEM': 'g_pu16CH5DesArrayTB1' ,'PDMA_UART0_TX': '&UART0->DAT' ,'PDMA_UART1_TX': '&UART1->DAT' ,'PDMA_UART2_TX': '&UART2->DAT'
												,'PDMA_USCI0_TX': '0x400D0030' ,'PDMA_USCI1_TX': '0x400D1030' ,'PDMA_QSPI0_TX': '&QSPI0->TX' ,'PDMA_SPI0_TX': '&SPI0->TX'
												,'PDMA_I2C0_TX': '&I2C0->DAT' ,'PDMA_I2C1_TX': '&I2C1->DAT'
												,'PDMA_UART3_TX': '&UART3->DAT' ,'PDMA_UART4_TX': '&UART4->DAT' ,'PDMA_UART5_TX': '&UART5->DAT'
												,'PDMA_UART6_TX': '&UART6->DAT' ,'PDMA_UART7_TX': '&UART7->DAT' 
												,'PDMA_UART0_RX': 'g_pu16CH5DesArrayTB1' ,'PDMA_UART1_RX': 'g_pu16CH5DesArrayTB1' ,'PDMA_UART2_RX': 'g_pu16CH5DesArrayTB1'
												,'PDMA_USCI0_RX': 'g_pu16CH5DesArrayTB1' ,'PDMA_USCI1_RX': 'g_pu16CH5DesArrayTB1' ,'PDMA_QSPI0_RX': 'g_pu16CH5DesArrayTB1' ,'PDMA_SPI0_RX': 'g_pu16CH5DesArrayTB1' ,'PDMA_ADC_RX': 'g_pu16CH5DesArrayTB1'
												,'PDMA_PWM0_P1_RX': 'g_pu16CH5DesArrayTB1' ,'PDMA_PWM0_P2_RX': 'g_pu16CH5DesArrayTB1' ,'PDMA_PWM0_P3_RX': 'g_pu16CH5DesArrayTB1'
												,'PDMA_PWM1_P1_RX': 'g_pu16CH5DesArrayTB1' ,'PDMA_PWM1_P2_RX': 'g_pu16CH5DesArrayTB1' ,'PDMA_PWM1_P3_RX': 'g_pu16CH5DesArrayTB1'
												,'PDMA_I2C0_RX': 'g_pu16CH5DesArrayTB1' ,'PDMA_I2C1_RX': 'g_pu16CH5DesArrayTB1'
												,'PDMA_TMR0': 'g_pu16CH5DesArrayTB1' ,'PDMA_TMR1': 'g_pu16CH5DesArrayTB1' ,'PDMA_TMR2': 'g_pu16CH5DesArrayTB1' ,'PDMA_TMR3': 'g_pu16CH5DesArrayTB1'
												,'PDMA_UART3_RX': 'g_pu16CH5DesArrayTB1' ,'PDMA_UART4_RX': 'g_pu16CH5DesArrayTB1' ,'PDMA_UART5_RX': 'g_pu16CH5DesArrayTB1'
												,'PDMA_UART6_RX': 'g_pu16CH5DesArrayTB1' ,'PDMA_UART7_RX': 'g_pu16CH5DesArrayTB1'};											
										!>)
#elif (NUCODEGEN_PDMA_CH5_WIDTH_TB1==NUCODEGEN_PDMA_WIDTH_32)	
#define NUCODEGEN_PDMA_CH5_SRC_ADDR_TB1	(<!id:PDMACH5SRCAddress2TB1;
											type:hidden;
											data:g_pu32CH5SrcArrayTB1;
											default:g_pu32CH5SrcArrayTB1;
											observable:PDMACH5SrcDesSel;
											listener:{'PDMA_MEM': 'g_pu32CH5SrcArrayTB1' ,'PDMA_UART0_RX': '&UART0->DAT' ,'PDMA_UART1_RX': '&UART1->DAT' ,'PDMA_UART2_RX': '&UART2->DAT'
												,'PDMA_USCI0_RX': '0x400D0034' ,'PDMA_USCI1_RX': '0x400D1034' ,'PDMA_QSPI0_RX': '&QSPI0->RX' ,'PDMA_SPI0_RX': '&SPI0->RX' ,'PDMA_ADC_RX': '&ADC->ADPDMA'
												,'PDMA_PWM0_P1_RX': '&PWM0->PDMACAP0_1' ,'PDMA_PWM0_P2_RX': '&PWM0->PDMACAP2_3' ,'PDMA_PWM0_P3_RX': '&PWM0->PDMACAP4_5'
												,'PDMA_PWM1_P1_RX': '&PWM1->PDMACAP0_1' ,'PDMA_PWM1_P2_RX': '&PWM1->PDMACAP2_3' ,'PDMA_PWM1_P3_RX': '&PWM1->PDMACAP4_5'
												,'PDMA_I2C0_RX': '&I2C0->DAT' ,'PDMA_I2C1_RX': '&I2C1->DAT'
												,'PDMA_TMR0': '&TIMER0->CAP' ,'PDMA_TMR1': '&TIMER1->CAP' ,'PDMA_TMR2': '&TIMER2->CAP' ,'PDMA_TMR3': '&TIMER3->CAP'
												,'PDMA_UART3_RX': '&UART3->DAT' ,'PDMA_UART4_RX': '&UART4->DAT' ,'PDMA_UART5_RX': '&UART5->DAT'
												,'PDMA_UART6_RX': '&UART6->DAT' ,'PDMA_UART7_RX': '&UART7->DAT'
												,'PDMA_UART0_TX': 'g_pu32CH5SrcArrayTB1' ,'PDMA_UART1_TX': 'g_pu32CH5SrcArrayTB1' ,'PDMA_UART2_TX': 'g_pu32CH5SrcArrayTB1'
												,'PDMA_USCI0_TX': 'g_pu32CH5SrcArrayTB1' ,'PDMA_USCI1_TX': 'g_pu32CH5SrcArrayTB1' ,'PDMA_QSPI0_TX': 'g_pu32CH5SrcArrayTB1' ,'PDMA_SPI0_TX': 'g_pu32CH5SrcArrayTB1'
												,'PDMA_I2C0_TX': 'g_pu32CH5SrcArrayTB1' ,'PDMA_I2C1_TX': 'g_pu32CH5SrcArrayTB1' 
												,'PDMA_UART3_TX': 'g_pu32CH5SrcArrayTB1' ,'PDMA_UART4_TX': 'g_pu32CH5SrcArrayTB1' ,'PDMA_UART5_TX': 'g_pu32CH5SrcArrayTB1'
												,'PDMA_UART6_TX': 'g_pu32CH5SrcArrayTB1' ,'PDMA_UART7_TX': 'g_pu32CH5SrcArrayTB1'};											
										!>)
#define NUCODEGEN_PDMA_CH5_DES_ADDR_TB1	(<!id:PDMACH5DESAddress2TB1;
											type:hidden;
											data:g_pu32CH5DesArrayTB1;
											default:g_pu32CH5DesArrayTB1;
											observable:PDMACH5SrcDesSel;
											listener:
											{'PDMA_MEM': 'g_pu32CH5DesArrayTB1' ,'PDMA_UART0_TX': '&UART0->DAT' ,'PDMA_UART1_TX': '&UART1->DAT' ,'PDMA_UART2_TX': '&UART2->DAT'
												,'PDMA_USCI0_TX': '0x400D0030' ,'PDMA_USCI1_TX': '0x400D1030' ,'PDMA_QSPI0_TX': '&QSPI0->TX' ,'PDMA_SPI0_TX': '&SPI0->TX'
												,'PDMA_I2C0_TX': '&I2C0->DAT' ,'PDMA_I2C1_TX': '&I2C1->DAT'
												,'PDMA_UART3_TX': '&UART3->DAT' ,'PDMA_UART4_TX': '&UART4->DAT' ,'PDMA_UART5_TX': '&UART5->DAT'
												,'PDMA_UART6_TX': '&UART6->DAT' ,'PDMA_UART7_TX': '&UART7->DAT' 
												,'PDMA_UART0_RX': 'g_pu32CH5DesArrayTB1' ,'PDMA_UART1_RX': 'g_pu32CH5DesArrayTB1' ,'PDMA_UART2_RX': 'g_pu32CH5DesArrayTB1'
												,'PDMA_USCI0_RX': 'g_pu32CH5DesArrayTB1' ,'PDMA_USCI1_RX': 'g_pu32CH5DesArrayTB1' ,'PDMA_QSPI0_RX': 'g_pu32CH5DesArrayTB1' ,'PDMA_SPI0_RX': 'g_pu32CH5DesArrayTB1' ,'PDMA_ADC_RX': 'g_pu32CH5DesArrayTB1'
												,'PDMA_PWM0_P1_RX': 'g_pu32CH5DesArrayTB1' ,'PDMA_PWM0_P2_RX': 'g_pu32CH5DesArrayTB1' ,'PDMA_PWM0_P3_RX': 'g_pu32CH5DesArrayTB1'
												,'PDMA_PWM1_P1_RX': 'g_pu32CH5DesArrayTB1' ,'PDMA_PWM1_P2_RX': 'g_pu32CH5DesArrayTB1' ,'PDMA_PWM1_P3_RX': 'g_pu32CH5DesArrayTB1'
												,'PDMA_I2C0_RX': 'g_pu32CH5DesArrayTB1' ,'PDMA_I2C1_RX': 'g_pu32CH5DesArrayTB1'
												,'PDMA_TMR0': 'g_pu32CH5DesArrayTB1' ,'PDMA_TMR1': 'g_pu32CH5DesArrayTB1' ,'PDMA_TMR2': 'g_pu32CH5DesArrayTB1' ,'PDMA_TMR3': 'g_pu32CH5DesArrayTB1'
												,'PDMA_UART3_RX': 'g_pu32CH5DesArrayTB1' ,'PDMA_UART4_RX': 'g_pu32CH5DesArrayTB1' ,'PDMA_UART5_RX': 'g_pu32CH5DesArrayTB1'
												,'PDMA_UART6_RX': 'g_pu32CH5DesArrayTB1' ,'PDMA_UART7_RX': 'g_pu32CH5DesArrayTB1'};											
										!>)
#endif /*NUCODEGEN_PDMA_CH5_WIDTH_TB1==NUCODEGEN_PDMA_WIDTH_32*/									
#define NUCODEGEN_PDMA_CH5_SRC_TYPE_TB1	<!id:PDMACH5SourceType0TB1;
											type:select;
											label:CH5 table 1 source address control;
											data:PDMA_SAR_FIX;
											default:PDMA_SAR_FIX;
											enum:[PDMA_SAR_FIX];
											optionLabels:[Address fix];
											dependencies:[ PDMACH5SrcDesSel, PDMACH5OpModeTB0];	
											dependenciesOption:{ "PDMACH5SrcDesSel":["PDMA_UART0_RX", "PDMA_UART1_RX", "PDMA_UART2_RX",	
																	"PDMA_USCI0_RX", "PDMA_USCI1_RX", "PDMA_QSPI0_RX", "PDMA_SPI0_RX", "PDMA_ADC_RX",	
																	"PDMA_PWM0_P1_RX","PDMA_PWM0_P2_RX","PDMA_PWM0_P3_RX", "PDMA_PWM1_P1_RX", "PDMA_PWM1_P2_RX", "PDMA_PWM1_P3_RX",
																	"PDMA_I2C0_RX", "PDMA_I2C1_RX", "PDMA_TMR0", "PDMA_TMR1", "PDMA_TMR2", "PDMA_TMR3", 
																	"PDMA_UART3_RX", "PDMA_UART4_RX", "PDMA_UART5_RX", "PDMA_UART6_RX", "PDMA_UART7_RX"], 
																	"PDMACH5OpModeTB0":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB1;
											groupName:Scatter gather table 1;
										!><!id:PDMACH5SourceType1TB1;
											type:select;
											label:CH5 table 1 source address control;
											data:PDMA_SAR_INC;
											default:PDMA_SAR_INC;
											enum:[PDMA_SAR_INC, PDMA_SAR_FIX];
											optionLabels:[Address increase, Address fix];
											dependencies:[ PDMACH5SrcDesSel, PDMACH5OpModeTB0];	
											dependenciesOption:{ 
																"PDMACH5SrcDesSel":["PDMA_MEM", "PDMA_UART0_TX", "PDMA_UART1_TX", "PDMA_UART2_TX",	
																	"PDMA_USCI0_TX", "PDMA_USCI1_TX", "PDMA_QSPI0_TX", "PDMA_SPI0_TX", "PDMA_I2C0_TX", "PDMA_I2C1_TX",																	
																	"PDMA_UART3_TX", "PDMA_UART4_TX", "PDMA_UART5_TX", "PDMA_UART6_TX", "PDMA_UART7_TX"], 
																	"PDMACH5OpModeTB0":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB1;
											groupName:Scatter gather table 1;
										!>									
#define NUCODEGEN_PDMA_CH5_DES_TYPE_TB1	<!id:PDMACH5DestinationType0TB1;
											type:select;
											label:CH5 table 1 destination address control;
											data:PDMA_DAR_FIX;
											default:PDMA_DAR_FIX;
											enum:[PDMA_DAR_FIX];	optionLabels:[Address fix];
											dependencies:[ PDMACH5SrcDesSel, PDMACH5OpModeTB0];	
											dependenciesOption:{ "PDMACH5SrcDesSel":["PDMA_UART0_TX", "PDMA_UART1_TX", "PDMA_UART2_TX",	
																	"PDMA_USCI0_TX", "PDMA_USCI1_TX", "PDMA_QSPI0_TX", "PDMA_SPI0_TX", "PDMA_I2C0_TX", "PDMA_I2C1_TX",																	 
																	"PDMA_UART3_TX", "PDMA_UART4_TX", "PDMA_UART5_TX", "PDMA_UART6_TX", "PDMA_UART7_TX"], 
																	"PDMACH5OpModeTB0":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB1;
											groupName:Scatter gather table 1;
										!><!id:PDMACH5DestinationType1TB1;
											type:select;
											label:CH5 table 1 destination address control;
											data:PDMA_DAR_INC;
											default:PDMA_DAR_INC;
											enum:[PDMA_DAR_INC, PDMA_DAR_FIX];	optionLabels:[Address increase, Address fix];
											dependencies:[ PDMACH5SrcDesSel, PDMACH5OpModeTB0];	
											dependenciesOption:{ 
																"PDMACH5SrcDesSel":["PDMA_MEM", "PDMA_UART0_RX", "PDMA_UART1_RX", "PDMA_UART2_RX",	
																	"PDMA_USCI0_RX", "PDMA_USCI1_RX", "PDMA_QSPI0_RX", "PDMA_SPI0_RX", "PDMA_ADC_RX",	
																	"PDMA_PWM0_P1_RX","PDMA_PWM0_P2_RX","PDMA_PWM0_P3_RX", "PDMA_PWM1_P1_RX", "PDMA_PWM1_P2_RX", "PDMA_PWM1_P3_RX",
																	"PDMA_I2C0_RX", "PDMA_I2C1_RX", "PDMA_TMR0", "PDMA_TMR1", "PDMA_TMR2", "PDMA_TMR3", 
																	"PDMA_UART3_RX", "PDMA_UART4_RX", "PDMA_UART5_RX", "PDMA_UART6_RX", "PDMA_UART7_RX"], 
																	"PDMACH5OpModeTB0":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB1;
											groupName:Scatter gather table 1;
										!>
#define NUCODEGEN_PDMA_CH5_MODE_TB1			<!id:PDMACH5OpMode0TB1;
											type:radio;
											label:CH5 table 1 transfer mode;
											data:PDMA_REQ_BURST;
											default:PDMA_REQ_BURST;
											enum:[PDMA_REQ_SINGLE, PDMA_REQ_BURST];	optionLabels:[Single mode, Burst mode];
											dependencies:[PDMACH5SrcDesSel, PDMACH5OpModeTB0];	dependenciesOption:{"PDMACH5SrcDesSel":"PDMA_MEM", "PDMACH5OpModeTB0":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB1;
											groupName:Scatter gather table 1;
										!><!id:PDMACH5OpMode1TB1;
											type:radio;
											label:CH5 table 1 transfer mode;
											data:PDMA_REQ_SINGLE;
											default:PDMA_REQ_SINGLE;
											enum:[PDMA_REQ_SINGLE];	optionLabels:[Single mode];
											dependencies:[PDMACH5SrcDesSel, PDMACH5OpModeTB0];	
											dependenciesOption:{"PDMACH5SrcDesSel":["PDMA_UART0_TX", "PDMA_UART0_RX", "PDMA_UART1_TX", "PDMA_UART1_RX", "PDMA_UART2_TX", "PDMA_UART2_RX",	
												"PDMA_USCI0_TX", "PDMA_USCI0_RX", "PDMA_USCI1_TX", "PDMA_USCI1_RX",
												"PDMA_QSPI0_TX", "PDMA_QSPI0_RX", "PDMA_SPI0_TX", "PDMA_SPI0_RX", "PDMA_ADC_RX",	
												"PDMA_PWM0_P1_RX","PDMA_PWM0_P2_RX","PDMA_PWM0_P3_RX", "PDMA_PWM1_P1_RX", "PDMA_PWM1_P2_RX", "PDMA_PWM1_P3_RX",
												"PDMA_I2C0_TX", "PDMA_I2C0_RX", "PDMA_I2C1_TX", "PDMA_I2C1_RX",
												"PDMA_TMR0", "PDMA_TMR1", "PDMA_TMR2", "PDMA_TMR3", 
												"PDMA_UART3_TX", "PDMA_UART3_RX", "PDMA_UART4_TX", "PDMA_UART4_RX", "PDMA_UART5_TX", "PDMA_UART5_RX", 
												"PDMA_UART6_TX", "PDMA_UART6_RX", "PDMA_UART7_TX", "PDMA_UART7_RX"], "PDMACH5OpModeTB0":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB1;
											groupName:Scatter gather table 1;	
										!>
#define NUCODEGEN_PDMA_CH5_BURST_SIZE_TB1	(<!id:PDMACH5BurstSizeTB1;
											type:radio;
											label:CH5 table 1 burst size;
											data:PDMA_BURST_1;
											default:PDMA_BURST_1;
											enum:[PDMA_BURST_1, PDMA_BURST_2, PDMA_BURST_4, PDMA_BURST_8, PDMA_BURST_16, PDMA_BURST_32, PDMA_BURST_64, PDMA_BURST_128];
											optionLabels:[1, 2, 4, 8, 16, 32, 64, 128];
											dependencies:PDMACH5OpMode0TB1;	dependenciesOption:PDMA_REQ_BURST;
											groupId:PDMAGroupTB1;
											groupName:Scatter gather table 1;
										!>)
#define NUCODEGEN_PDMA_CH5_TB1_INT_EN	(<!id:PDMACH5TableDoneINTEnTB1;
											type:radio;
											label:CH5 table 1 table done interrupt;
											data:PDMA_TBINTDIS_DISABLE;
											default:PDMA_TBINTDIS_DISABLE;
											enum:[PDMA_TBINTDIS_DISABLE, PDMA_TBINTDIS_ENABLE];
											optionLabels:[Disable, Enable];
											dependencies:[ PDMACH5OpModeTB0];	dependenciesOption:{ "PDMACH5OpModeTB0":"PDMA_OP_SCATTER"};
											groupId:PDMAGroupTB1;
											groupName:Scatter gather table 1;
										!>)										
#endif	

#if(NUCODEGEN_PDMA_CH5_OPMODE_TB1==PDMA_OP_SCATTER)
#define NUCODEGEN_PDMA_CH5_OPMODE_TB2	<!id:PDMACH5OpModeTB2;
											type:select;
											label:CH5 table 2 operation mode select;
											helper:Please selected 'Scatter gather mode' if you have next scatter-gather table;
											data:PDMA_OP_BASIC;
											default:PDMA_OP_BASIC;
											enum:[PDMA_OP_BASIC, PDMA_OP_SCATTER];														
											optionLabels:[Basic mode, Scatter gather mode];
											dependencies:[ PDMACH5OpModeTB1];	dependenciesOption:{ "PDMACH5OpModeTB1":"PDMA_OP_SCATTER"};
											groupId:PDMAGroupTB2;
											groupName:Scatter gather table 2;
										!>
#define NUCODEGEN_PDMA_CH5_OPMODE_TB2_S		(<!id:PDMACH5OpModeTB2_S;
											type:hidden;
											data:NUCODEGEN_PDMA_OP_BASIC;
											default:NUCODEGEN_PDMA_OP_BASIC;
											observable:PDMACH5OpModeTB2;
											listener:{'PDMA_OP_BASIC': 'NUCODEGEN_PDMA_OP_BASIC', 'PDMA_OP_SCATTER': 'NUCODEGEN_PDMA_OP_SCATTER'};;
										!>)										
#define NUCODEGEN_PDMA_CH5_WIDTH_TB2	(<!id:PDMACH5WidthTB2;	
											type:select;	
											label:Select table 2 data width;	
											data:NUCODEGEN_PDMA_WIDTH_8;	
											default:NUCODEGEN_PDMA_WIDTH_8;
											enum:[NUCODEGEN_PDMA_WIDTH_8, NUCODEGEN_PDMA_WIDTH_16, NUCODEGEN_PDMA_WIDTH_32];	
											optionLabels:[8, 16, 32];
											dependencies:[ PDMACH5OpModeTB1];	dependenciesOption:{ "PDMACH5OpModeTB1":"PDMA_OP_SCATTER"};
											groupId:PDMAGroupTB2;
											groupName:Scatter gather table 2;
										!>)
#define PDMA_CH5_DATA_LENGTH_TB2		(<!id:PDMACH5TXCNTIntegerTB2;	
											type:integer;	
											label:Set table 2 transfer count;
											data:1;	
											default:1;	
											helper:Enter your transfer count 1~65535;
											minimum:1;	maximum:65535;
											dependencies:[ PDMACH5OpModeTB1];	dependenciesOption:{ "PDMACH5OpModeTB1":"PDMA_OP_SCATTER"};
											groupId:PDMAGroupTB2;
											groupName:Scatter gather table 2;
										!>)
#if (NUCODEGEN_PDMA_CH5_WIDTH_TB2==NUCODEGEN_PDMA_WIDTH_8)										
#define NUCODEGEN_PDMA_CH5_SRC_ADDR_TB2	(<!id:PDMACH5SRCAddress0TB2;
											type:hidden;
											data:g_pu8CH5SrcArrayTB2;
											default:g_pu8CH5SrcArrayTB2;
											observable:PDMACH5SrcDesSel;
											listener:{'PDMA_MEM': 'g_pu8CH5SrcArrayTB2' ,'PDMA_UART0_RX': '&UART0->DAT' ,'PDMA_UART1_RX': '&UART1->DAT' ,'PDMA_UART2_RX': '&UART2->DAT'
												,'PDMA_USCI0_RX': '0x400D0034' ,'PDMA_USCI1_RX': '0x400D1034' ,'PDMA_QSPI0_RX': '&QSPI0->RX' ,'PDMA_SPI0_RX': '&SPI0->RX' ,'PDMA_ADC_RX': '&ADC->ADPDMA'
												,'PDMA_PWM0_P1_RX': '&PWM0->PDMACAP0_1' ,'PDMA_PWM0_P2_RX': '&PWM0->PDMACAP2_3' ,'PDMA_PWM0_P3_RX': '&PWM0->PDMACAP4_5'
												,'PDMA_PWM1_P1_RX': '&PWM1->PDMACAP0_1' ,'PDMA_PWM1_P2_RX': '&PWM1->PDMACAP2_3' ,'PDMA_PWM1_P3_RX': '&PWM1->PDMACAP4_5'
												,'PDMA_I2C0_RX': '&I2C0->DAT' ,'PDMA_I2C1_RX': '&I2C1->DAT'
												,'PDMA_TMR0': '&TIMER0->CAP' ,'PDMA_TMR1': '&TIMER1->CAP' ,'PDMA_TMR2': '&TIMER2->CAP' ,'PDMA_TMR3': '&TIMER3->CAP'
												,'PDMA_UART3_RX': '&UART3->DAT' ,'PDMA_UART4_RX': '&UART4->DAT' ,'PDMA_UART5_RX': '&UART5->DAT'
												,'PDMA_UART6_RX': '&UART6->DAT' ,'PDMA_UART7_RX': '&UART7->DAT'
												,'PDMA_UART0_TX': 'g_pu8CH5SrcArrayTB2' ,'PDMA_UART1_TX': 'g_pu8CH5SrcArrayTB2' ,'PDMA_UART2_TX': 'g_pu8CH5SrcArrayTB2'
												,'PDMA_USCI0_TX': 'g_pu8CH5SrcArrayTB2' ,'PDMA_USCI1_TX': 'g_pu8CH5SrcArrayTB2' ,'PDMA_QSPI0_TX': 'g_pu8CH5SrcArrayTB2' ,'PDMA_SPI0_TX': 'g_pu8CH5SrcArrayTB2'
												,'PDMA_I2C0_TX': 'g_pu8CH5SrcArrayTB2' ,'PDMA_I2C1_TX': 'g_pu8CH5SrcArrayTB2'
												,'PDMA_UART3_TX': 'g_pu8CH5SrcArrayTB2' ,'PDMA_UART4_TX': 'g_pu8CH5SrcArrayTB2' ,'PDMA_UART5_TX': 'g_pu8CH5SrcArrayTB2'
												,'PDMA_UART6_TX': 'g_pu8CH5SrcArrayTB2' ,'PDMA_UART7_TX': 'g_pu8CH5SrcArrayTB2'};											
										!>)
#define NUCODEGEN_PDMA_CH5_DES_ADDR_TB2	(<!id:PDMACH5DESAddress0TB2;
											type:hidden;
											data:g_pu8CH5DesArrayTB2;
											default:g_pu8CH5DesArrayTB2;
											observable:PDMACH5SrcDesSel;
											listener:
											{'PDMA_MEM': 'g_pu8CH5DesArrayTB2' ,'PDMA_UART0_TX': '&UART0->DAT' ,'PDMA_UART1_TX': '&UART1->DAT' ,'PDMA_UART2_TX': '&UART2->DAT'
												,'PDMA_USCI0_TX': '0x400D0030' ,'PDMA_USCI1_TX': '0x400D1030' ,'PDMA_QSPI0_TX': '&QSPI0->TX' ,'PDMA_SPI0_TX': '&SPI0->TX'
												,'PDMA_I2C0_TX': '&I2C0->DAT' ,'PDMA_I2C1_TX': '&I2C1->DAT'
												,'PDMA_UART3_TX': '&UART3->DAT' ,'PDMA_UART4_TX': '&UART4->DAT' ,'PDMA_UART5_TX': '&UART5->DAT'
												,'PDMA_UART6_TX': '&UART6->DAT' ,'PDMA_UART7_TX': '&UART7->DAT'
												,'PDMA_UART0_RX': 'g_pu8CH5DesArrayTB2' ,'PDMA_UART1_RX': 'g_pu8CH5DesArrayTB2' ,'PDMA_UART2_RX': 'g_pu8CH5DesArrayTB2'
												,'PDMA_USCI0_RX': 'g_pu8CH5DesArrayTB2' ,'PDMA_USCI1_RX': 'g_pu8CH5DesArrayTB2' ,'PDMA_QSPI0_RX': 'g_pu8CH5DesArrayTB2' ,'PDMA_SPI0_RX': 'g_pu8CH5DesArrayTB2' ,'PDMA_ADC_RX': 'g_pu8CH5DesArrayTB2'
												,'PDMA_PWM0_P1_RX': 'g_pu8CH5DesArrayTB2' ,'PDMA_PWM0_P2_RX': 'g_pu8CH5DesArrayTB2' ,'PDMA_PWM0_P3_RX': 'g_pu8CH5DesArrayTB2'
												,'PDMA_PWM1_P1_RX': 'g_pu8CH5DesArrayTB2' ,'PDMA_PWM1_P2_RX': 'g_pu8CH5DesArrayTB2' ,'PDMA_PWM1_P3_RX': 'g_pu8CH5DesArrayTB2'
												,'PDMA_I2C0_RX': 'g_pu8CH5DesArrayTB2' ,'PDMA_I2C1_RX': 'g_pu8CH5DesArrayTB2'
												,'PDMA_TMR0': 'g_pu8CH5DesArrayTB2' ,'PDMA_TMR1': 'g_pu8CH5DesArrayTB2' ,'PDMA_TMR2': 'g_pu8CH5DesArrayTB2' ,'PDMA_TMR3': 'g_pu8CH5DesArrayTB2'
												,'PDMA_UART3_RX': 'g_pu8CH5DesArrayTB2' ,'PDMA_UART4_RX': 'g_pu8CH5DesArrayTB2' ,'PDMA_UART5_RX': 'g_pu8CH5DesArrayTB2'
												,'PDMA_UART6_RX': 'g_pu8CH5DesArrayTB2' ,'PDMA_UART7_RX': 'g_pu8CH5DesArrayTB2'};											
										!>)
#elif (NUCODEGEN_PDMA_CH5_WIDTH_TB2==NUCODEGEN_PDMA_WIDTH_16)
#define NUCODEGEN_PDMA_CH5_SRC_ADDR_TB2	(<!id:PDMACH5SRCAddress1TB2;
											type:hidden;
											data:g_pu16CH5SrcArrayTB2;
											default:g_pu16CH5SrcArrayTB2;
											observable:PDMACH5SrcDesSel;
											listener:{'PDMA_MEM': 'g_pu16CH5SrcArrayTB2' ,'PDMA_UART0_RX': '&UART0->DAT' ,'PDMA_UART1_RX': '&UART1->DAT' ,'PDMA_UART2_RX': '&UART2->DAT'
												,'PDMA_USCI0_RX': '0x400D0034' ,'PDMA_USCI1_RX': '0x400D1034' ,'PDMA_QSPI0_RX': '&QSPI0->RX' ,'PDMA_SPI0_RX': '&SPI0->RX' ,'PDMA_ADC_RX': '&ADC->ADPDMA'
												,'PDMA_PWM0_P1_RX': '&PWM0->PDMACAP0_1' ,'PDMA_PWM0_P2_RX': '&PWM0->PDMACAP2_3' ,'PDMA_PWM0_P3_RX': '&PWM0->PDMACAP4_5'
												,'PDMA_PWM1_P1_RX': '&PWM1->PDMACAP0_1' ,'PDMA_PWM1_P2_RX': '&PWM1->PDMACAP2_3' ,'PDMA_PWM1_P3_RX': '&PWM1->PDMACAP4_5'
												,'PDMA_I2C0_RX': '&I2C0->DAT' ,'PDMA_I2C1_RX': '&I2C1->DAT'
												,'PDMA_TMR0': '&TIMER0->CAP' ,'PDMA_TMR1': '&TIMER1->CAP' ,'PDMA_TMR2': '&TIMER2->CAP' ,'PDMA_TMR3': '&TIMER3->CAP'
												,'PDMA_UART3_RX': '&UART3->DAT' ,'PDMA_UART4_RX': '&UART4->DAT' ,'PDMA_UART5_RX': '&UART5->DAT'
												,'PDMA_UART6_RX': '&UART6->DAT' ,'PDMA_UART7_RX': '&UART7->DAT'
												,'PDMA_UART0_TX': 'g_pu16CH5SrcArrayTB2' ,'PDMA_UART1_TX': 'g_pu16CH5SrcArrayTB2' ,'PDMA_UART2_TX': 'g_pu16CH5SrcArrayTB2'
												,'PDMA_USCI0_TX': 'g_pu16CH5SrcArrayTB2' ,'PDMA_USCI1_TX': 'g_pu16CH5SrcArrayTB2' ,'PDMA_QSPI0_TX': 'g_pu16CH5SrcArrayTB2' ,'PDMA_SPI0_TX': 'g_pu16CH5SrcArrayTB2'
												,'PDMA_I2C0_TX': 'g_pu16CH5SrcArrayTB2' ,'PDMA_I2C1_TX': 'g_pu16CH5SrcArrayTB2'
												,'PDMA_UART3_TX': 'g_pu16CH5SrcArrayTB2' ,'PDMA_UART4_TX': 'g_pu16CH5SrcArrayTB2' ,'PDMA_UART5_TX': 'g_pu16CH5SrcArrayTB2'
												,'PDMA_UART6_TX': 'g_pu16CH5SrcArrayTB2' ,'PDMA_UART7_TX': 'g_pu16CH5SrcArrayTB2'};											
										!>)
#define NUCODEGEN_PDMA_CH5_DES_ADDR_TB2	(<!id:PDMACH5DESAddress1TB2;
											type:hidden;
											data:g_pu16CH5DesArrayTB2;
											default:g_pu16CH5DesArrayTB2;
											observable:PDMACH5SrcDesSel;
											listener:
											{'PDMA_MEM': 'g_pu16CH5DesArrayTB2' ,'PDMA_UART0_TX': '&UART0->DAT' ,'PDMA_UART1_TX': '&UART1->DAT' ,'PDMA_UART2_TX': '&UART2->DAT'
												,'PDMA_USCI0_TX': '0x400D0030' ,'PDMA_USCI1_TX': '0x400D1030' ,'PDMA_QSPI0_TX': '&QSPI0->TX' ,'PDMA_SPI0_TX': '&SPI0->TX'
												,'PDMA_I2C0_TX': '&I2C0->DAT' ,'PDMA_I2C1_TX': '&I2C1->DAT'
												,'PDMA_UART3_TX': '&UART3->DAT' ,'PDMA_UART4_TX': '&UART4->DAT' ,'PDMA_UART5_TX': '&UART5->DAT'
												,'PDMA_UART6_TX': '&UART6->DAT' ,'PDMA_UART7_TX': '&UART7->DAT'
												,'PDMA_UART0_RX': 'g_pu16CH5DesArrayTB2' ,'PDMA_UART1_RX': 'g_pu16CH5DesArrayTB2' ,'PDMA_UART2_RX': 'g_pu16CH5DesArrayTB2'
												,'PDMA_USCI0_RX': 'g_pu16CH5DesArrayTB2' ,'PDMA_USCI1_RX': 'g_pu16CH5DesArrayTB2' ,'PDMA_QSPI0_RX': 'g_pu16CH5DesArrayTB2' ,'PDMA_SPI0_RX': 'g_pu16CH5DesArrayTB2' ,'PDMA_ADC_RX': 'g_pu16CH5DesArrayTB2'
												,'PDMA_PWM0_P1_RX': 'g_pu16CH5DesArrayTB2' ,'PDMA_PWM0_P2_RX': 'g_pu16CH5DesArrayTB2' ,'PDMA_PWM0_P3_RX': 'g_pu16CH5DesArrayTB2'
												,'PDMA_PWM1_P1_RX': 'g_pu16CH5DesArrayTB2' ,'PDMA_PWM1_P2_RX': 'g_pu16CH5DesArrayTB2' ,'PDMA_PWM1_P3_RX': 'g_pu16CH5DesArrayTB2'
												,'PDMA_I2C0_RX': 'g_pu16CH5DesArrayTB2' ,'PDMA_I2C1_RX': 'g_pu16CH5DesArrayTB2'
												,'PDMA_TMR0': 'g_pu16CH5DesArrayTB2' ,'PDMA_TMR1': 'g_pu16CH5DesArrayTB2' ,'PDMA_TMR2': 'g_pu16CH5DesArrayTB2' ,'PDMA_TMR3': 'g_pu16CH5DesArrayTB2'
												,'PDMA_UART3_RX': 'g_pu16CH5DesArrayTB2' ,'PDMA_UART4_RX': 'g_pu16CH5DesArrayTB2' ,'PDMA_UART5_RX': 'g_pu16CH5DesArrayTB2'
												,'PDMA_UART6_RX': 'g_pu16CH5DesArrayTB2' ,'PDMA_UART7_RX': 'g_pu16CH5DesArrayTB2'};											
										!>)
#elif (NUCODEGEN_PDMA_CH5_WIDTH_TB2==NUCODEGEN_PDMA_WIDTH_32)
#define NUCODEGEN_PDMA_CH5_SRC_ADDR_TB2	(<!id:PDMACH5SRCAddress2TB2;
											type:hidden;
											data:g_pu32CH5SrcArrayTB2;
											default:g_pu32CH5SrcArrayTB2;
											observable:PDMACH5SrcDesSel;
											listener:{'PDMA_MEM': 'g_pu32CH5SrcArrayTB2' ,'PDMA_UART0_RX': '&UART0->DAT' ,'PDMA_UART1_RX': '&UART1->DAT' ,'PDMA_UART2_RX': '&UART2->DAT'
												,'PDMA_USCI0_RX': '0x400D0034' ,'PDMA_USCI1_RX': '0x400D1034' ,'PDMA_QSPI0_RX': '&QSPI0->RX' ,'PDMA_SPI0_RX': '&SPI0->RX' ,'PDMA_ADC_RX': '&ADC->ADPDMA'
												,'PDMA_PWM0_P1_RX': '&PWM0->PDMACAP0_1' ,'PDMA_PWM0_P2_RX': '&PWM0->PDMACAP2_3' ,'PDMA_PWM0_P3_RX': '&PWM0->PDMACAP4_5'
												,'PDMA_PWM1_P1_RX': '&PWM1->PDMACAP0_1' ,'PDMA_PWM1_P2_RX': '&PWM1->PDMACAP2_3' ,'PDMA_PWM1_P3_RX': '&PWM1->PDMACAP4_5'
												,'PDMA_I2C0_RX': '&I2C0->DAT' ,'PDMA_I2C1_RX': '&I2C1->DAT'
												,'PDMA_TMR0': '&TIMER0->CAP' ,'PDMA_TMR1': '&TIMER1->CAP' ,'PDMA_TMR2': '&TIMER2->CAP' ,'PDMA_TMR3': '&TIMER3->CAP'
												,'PDMA_UART3_RX': '&UART3->DAT' ,'PDMA_UART4_RX': '&UART4->DAT' ,'PDMA_UART5_RX': '&UART5->DAT'
												,'PDMA_UART6_RX': '&UART6->DAT' ,'PDMA_UART7_RX': '&UART7->DAT'
												,'PDMA_UART0_TX': 'g_pu32CH5SrcArrayTB2' ,'PDMA_UART1_TX': 'g_pu32CH5SrcArrayTB2' ,'PDMA_UART2_TX': 'g_pu32CH5SrcArrayTB2'
												,'PDMA_USCI0_TX': 'g_pu32CH5SrcArrayTB2' ,'PDMA_USCI1_TX': 'g_pu32CH5SrcArrayTB2' ,'PDMA_QSPI0_TX': 'g_pu32CH5SrcArrayTB2' ,'PDMA_SPI0_TX': 'g_pu32CH5SrcArrayTB2'
												,'PDMA_I2C0_TX': 'g_pu32CH5SrcArrayTB2' ,'PDMA_I2C1_TX': 'g_pu32CH5SrcArrayTB2'
												,'PDMA_UART3_TX': 'g_pu32CH5SrcArrayTB2' ,'PDMA_UART4_TX': 'g_pu32CH5SrcArrayTB2' ,'PDMA_UART5_TX': 'g_pu32CH5SrcArrayTB2'
												,'PDMA_UART6_TX': 'g_pu32CH5SrcArrayTB2' ,'PDMA_UART7_TX': 'g_pu32CH5SrcArrayTB2'};											
										!>)
#define NUCODEGEN_PDMA_CH5_DES_ADDR_TB2	(<!id:PDMACH5DESAddress2TB2;
											type:hidden;
											data:g_pu32CH5DesArrayTB2;
											default:g_pu32CH5DesArrayTB2;
											observable:PDMACH5SrcDesSel;
											listener:
											{'PDMA_MEM': 'g_pu32CH5DesArrayTB2' ,'PDMA_UART0_TX': '&UART0->DAT' ,'PDMA_UART1_TX': '&UART1->DAT' ,'PDMA_UART2_TX': '&UART2->DAT'
												,'PDMA_USCI0_TX': '0x400D0030' ,'PDMA_USCI1_TX': '0x400D1030' ,'PDMA_QSPI0_TX': '&QSPI0->TX' ,'PDMA_SPI0_TX': '&SPI0->TX'
												,'PDMA_I2C0_TX': '&I2C0->DAT' ,'PDMA_I2C1_TX': '&I2C1->DAT'
												,'PDMA_UART3_TX': '&UART3->DAT' ,'PDMA_UART4_TX': '&UART4->DAT' ,'PDMA_UART5_TX': '&UART5->DAT'
												,'PDMA_UART6_TX': '&UART6->DAT' ,'PDMA_UART7_TX': '&UART7->DAT'
												,'PDMA_UART0_RX': 'g_pu32CH5DesArrayTB2' ,'PDMA_UART1_RX': 'g_pu32CH5DesArrayTB2' ,'PDMA_UART2_RX': 'g_pu32CH5DesArrayTB2'
												,'PDMA_USCI0_RX': 'g_pu32CH5DesArrayTB2' ,'PDMA_USCI1_RX': 'g_pu32CH5DesArrayTB2' ,'PDMA_QSPI0_RX': 'g_pu32CH5DesArrayTB2' ,'PDMA_SPI0_RX': 'g_pu32CH5DesArrayTB2' ,'PDMA_ADC_RX': 'g_pu32CH5DesArrayTB2'
												,'PDMA_PWM0_P1_RX': 'g_pu32CH5DesArrayTB2' ,'PDMA_PWM0_P2_RX': 'g_pu32CH5DesArrayTB2' ,'PDMA_PWM0_P3_RX': 'g_pu32CH5DesArrayTB2'
												,'PDMA_PWM1_P1_RX': 'g_pu32CH5DesArrayTB2' ,'PDMA_PWM1_P2_RX': 'g_pu32CH5DesArrayTB2' ,'PDMA_PWM1_P3_RX': 'g_pu32CH5DesArrayTB2'
												,'PDMA_I2C0_RX': 'g_pu32CH5DesArrayTB2' ,'PDMA_I2C1_RX': 'g_pu32CH5DesArrayTB2'
												,'PDMA_TMR0': 'g_pu32CH5DesArrayTB2' ,'PDMA_TMR1': 'g_pu32CH5DesArrayTB2' ,'PDMA_TMR2': 'g_pu32CH5DesArrayTB2' ,'PDMA_TMR3': 'g_pu32CH5DesArrayTB2'
												,'PDMA_UART3_RX': 'g_pu32CH5DesArrayTB2' ,'PDMA_UART4_RX': 'g_pu32CH5DesArrayTB2' ,'PDMA_UART5_RX': 'g_pu32CH5DesArrayTB2'
												,'PDMA_UART6_RX': 'g_pu32CH5DesArrayTB2' ,'PDMA_UART7_RX': 'g_pu32CH5DesArrayTB2'};											
										!>)
#endif /*NUCODEGEN_PDMA_CH5_WIDTH_TB2==NUCODEGEN_PDMA_WIDTH_32*/										
#define NUCODEGEN_PDMA_CH5_SRC_TYPE_TB2	<!id:PDMACH5SourceType0TB2;
											type:select;
											label:CH5 table 2 source address control;
											data:PDMA_SAR_FIX;
											default:PDMA_SAR_FIX;
											enum:[PDMA_SAR_FIX];
											optionLabels:[Address fix];
											dependencies:[ PDMACH5SrcDesSel, PDMACH5OpModeTB1];	
											dependenciesOption:{ "PDMACH5SrcDesSel":["PDMA_UART0_RX", "PDMA_UART1_RX", "PDMA_UART2_RX",	
																	"PDMA_USCI0_RX", "PDMA_USCI1_RX", "PDMA_QSPI0_RX", "PDMA_SPI0_RX", "PDMA_ADC_RX",	
																	"PDMA_PWM0_P1_RX","PDMA_PWM0_P2_RX","PDMA_PWM0_P3_RX", "PDMA_PWM1_P1_RX", "PDMA_PWM1_P2_RX", "PDMA_PWM1_P3_RX",
																	"PDMA_I2C0_RX", "PDMA_I2C1_RX", "PDMA_TMR0", "PDMA_TMR1", "PDMA_TMR2", "PDMA_TMR3", 
																	"PDMA_UART3_RX", "PDMA_UART4_RX", "PDMA_UART5_RX", "PDMA_UART6_RX", "PDMA_UART7_RX"], 
																	"PDMACH5OpModeTB1":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB2;
											groupName:Scatter gather table 2;
										!><!id:PDMACH5SourceType1TB2;
											type:select;
											label:CH5 table 2 source address control;
											data:PDMA_SAR_INC;
											default:PDMA_SAR_INC;
											enum:[PDMA_SAR_INC, PDMA_SAR_FIX];
											optionLabels:[Address increase, Address fix];
											dependencies:[ PDMACH5SrcDesSel, PDMACH5OpModeTB1];	
											dependenciesOption:{ 
																"PDMACH5SrcDesSel":["PDMA_MEM", "PDMA_UART0_TX", "PDMA_UART1_TX", "PDMA_UART2_TX",	
																	"PDMA_USCI0_TX", "PDMA_USCI1_TX", "PDMA_QSPI0_TX", "PDMA_SPI0_TX", "PDMA_I2C0_TX", "PDMA_I2C1_TX",																	 
																	"PDMA_UART3_TX", "PDMA_UART4_TX", "PDMA_UART5_TX", "PDMA_UART6_TX", "PDMA_UART7_TX"], 
																	"PDMACH5OpModeTB1":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB2;
											groupName:Scatter gather table 2;
										!>									
#define NUCODEGEN_PDMA_CH5_DES_TYPE_TB2	<!id:PDMACH5DestinationType0TB2;
											type:select;
											label:CH5 table 2 destination address control;
											data:PDMA_DAR_FIX;
											default:PDMA_DAR_FIX;
											enum:[PDMA_DAR_FIX];	optionLabels:[Address fix];
											dependencies:[ PDMACH5SrcDesSel, PDMACH5OpModeTB1];	
											dependenciesOption:{ "PDMACH5SrcDesSel":["PDMA_UART0_TX", "PDMA_UART1_TX", "PDMA_UART2_TX",	
																	"PDMA_USCI0_TX", "PDMA_USCI1_TX", "PDMA_QSPI0_TX", "PDMA_SPI0_TX", "PDMA_I2C0_TX", "PDMA_I2C1_TX",																	
																	"PDMA_UART3_TX", "PDMA_UART4_TX", "PDMA_UART5_TX", "PDMA_UART6_TX", "PDMA_UART7_TX"], 
																	"PDMACH5OpModeTB1":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB2;
											groupName:Scatter gather table 2;
										!><!id:PDMACH5DestinationType1TB2;
											type:select;
											label:CH5 table 2 destination address control;
											data:PDMA_DAR_INC;
											default:PDMA_DAR_INC;
											enum:[PDMA_DAR_INC, PDMA_DAR_FIX];	optionLabels:[Address increase, Address fix];
											dependencies:[ PDMACH5SrcDesSel, PDMACH5OpModeTB1];	
											dependenciesOption:{ 
																"PDMACH5SrcDesSel":["PDMA_MEM", "PDMA_UART0_RX", "PDMA_UART1_RX", "PDMA_UART2_RX",	
																	"PDMA_USCI0_RX", "PDMA_USCI1_RX", "PDMA_QSPI0_RX", "PDMA_SPI0_RX", "PDMA_ADC_RX",	
																	"PDMA_PWM0_P1_RX","PDMA_PWM0_P2_RX","PDMA_PWM0_P3_RX", "PDMA_PWM1_P1_RX", "PDMA_PWM1_P2_RX", "PDMA_PWM1_P3_RX",
																	"PDMA_I2C0_RX", "PDMA_I2C1_RX", "PDMA_TMR0", "PDMA_TMR1", "PDMA_TMR2", "PDMA_TMR3", 
																	"PDMA_UART3_RX", "PDMA_UART4_RX", "PDMA_UART5_RX", "PDMA_UART6_RX", "PDMA_UART7_RX"], 
																	"PDMACH5OpModeTB1":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB2;
											groupName:Scatter gather table 2;
										!>
#define NUCODEGEN_PDMA_CH5_MODE_TB2			<!id:PDMACH5OpMode0TB2;
											type:radio;
											label:CH5 table 2 transfer mode;
											data:PDMA_REQ_BURST;
											default:PDMA_REQ_BURST;
											enum:[PDMA_REQ_SINGLE, PDMA_REQ_BURST];	optionLabels:[Single mode, Burst mode];
											dependencies:[PDMACH5SrcDesSel, PDMACH5OpModeTB1];	dependenciesOption:{"PDMACH5SrcDesSel":"PDMA_MEM", "PDMACH5OpModeTB1":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB2;
											groupName:Scatter gather table 2;
										!><!id:PDMACH5OpMode1TB2;
											type:radio;
											label:CH5 table 2 transfer mode;
											data:PDMA_REQ_SINGLE;
											default:PDMA_REQ_SINGLE;
											enum:[PDMA_REQ_SINGLE];	optionLabels:[Single mode];
											dependencies:[PDMACH5SrcDesSel, PDMACH5OpModeTB1];	
											dependenciesOption:{"PDMACH5SrcDesSel":["PDMA_UART0_TX", "PDMA_UART0_RX", "PDMA_UART1_TX", "PDMA_UART1_RX", "PDMA_UART2_TX", "PDMA_UART2_RX",	
												"PDMA_USCI0_TX", "PDMA_USCI0_RX", "PDMA_USCI1_TX", "PDMA_USCI1_RX",
												"PDMA_QSPI0_TX", "PDMA_QSPI0_RX", "PDMA_SPI0_TX", "PDMA_SPI0_RX", "PDMA_ADC_RX",	
												"PDMA_PWM0_P1_RX","PDMA_PWM0_P2_RX","PDMA_PWM0_P3_RX", "PDMA_PWM1_P1_RX", "PDMA_PWM1_P2_RX", "PDMA_PWM1_P3_RX",
												"PDMA_I2C0_TX", "PDMA_I2C0_RX", "PDMA_I2C1_TX", "PDMA_I2C1_RX",
												"PDMA_TMR0", "PDMA_TMR1", "PDMA_TMR2", "PDMA_TMR3", 
												"PDMA_UART3_TX", "PDMA_UART3_RX", "PDMA_UART4_TX", "PDMA_UART4_RX", "PDMA_UART5_TX", "PDMA_UART5_RX", 
												"PDMA_UART6_TX", "PDMA_UART6_RX", "PDMA_UART7_TX", "PDMA_UART7_RX"], "PDMACH5OpModeTB1":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB2;
											groupName:Scatter gather table 2;
										!>
#define NUCODEGEN_PDMA_CH5_BURST_SIZE_TB2	(<!id:PDMACH5BurstSizeTB2;
											type:radio;
											label:CH5 table 2 burst size;
											data:PDMA_BURST_1;
											default:PDMA_BURST_1;
											enum:[PDMA_BURST_1, PDMA_BURST_2, PDMA_BURST_4, PDMA_BURST_8, PDMA_BURST_16, PDMA_BURST_32, PDMA_BURST_64, PDMA_BURST_128];
											optionLabels:[1, 2, 4, 8, 16, 32, 64, 128];
											dependencies:PDMACH5OpMode0TB2;	dependenciesOption:PDMA_REQ_BURST;
											groupId:PDMAGroupTB2;
											groupName:Scatter gather table 2;
										!>)
#define NUCODEGEN_PDMA_CH5_TB2_INT_EN	(<!id:PDMACH5TableDoneINTEnTB2;
											type:radio;
											label:CH5 table 2 table done interrupt;
											data:PDMA_TBINTDIS_DISABLE;
											default:PDMA_TBINTDIS_DISABLE;
											enum:[PDMA_TBINTDIS_DISABLE, PDMA_TBINTDIS_ENABLE];
											optionLabels:[Disable, Enable];
											dependencies:[ PDMACH5OpModeTB1];	dependenciesOption:{ "PDMACH5OpModeTB1":"PDMA_OP_SCATTER"};
											groupId:PDMAGroupTB2;
											groupName:Scatter gather table 2;
										!>)	
#endif	
	
#if(NUCODEGEN_PDMA_CH5_OPMODE_TB2==PDMA_OP_SCATTER)
#define NUCODEGEN_PDMA_CH5_OPMODE_TB3	<!id:PDMACH5OpModeTB3;
											type:select;
											label:CH5 table 3 operation mode select;
											helper:Please selected 'Scatter gather mode' if you have next scatter-gather table;
											data:PDMA_OP_BASIC;
											default:PDMA_OP_BASIC;
											enum:[PDMA_OP_BASIC, PDMA_OP_SCATTER];														
											optionLabels:[Basic mode, Scatter gather mode];
											dependencies:[ PDMACH5OpModeTB2];	dependenciesOption:{ "PDMACH5OpModeTB2":"PDMA_OP_SCATTER"};
											groupId:PDMAGroupTB3;
											groupName:Scatter gather table 3;
										!>
#define NUCODEGEN_PDMA_CH5_OPMODE_TB3_S		(<!id:PDMACH5OpModeTB3_S;
											type:hidden;
											data:NUCODEGEN_PDMA_OP_BASIC;
											default:NUCODEGEN_PDMA_OP_BASIC;
											observable:PDMACH5OpModeTB3;
											listener:{'PDMA_OP_BASIC': 'NUCODEGEN_PDMA_OP_BASIC', 'PDMA_OP_SCATTER': 'NUCODEGEN_PDMA_OP_SCATTER'};;
										!>)										
#define NUCODEGEN_PDMA_CH5_WIDTH_TB3	(<!id:PDMACH5WidthTB3;	
											type:select;	
											label:Select table 3 data width;	
											data:NUCODEGEN_PDMA_WIDTH_8;	
											default:NUCODEGEN_PDMA_WIDTH_8;
											enum:[NUCODEGEN_PDMA_WIDTH_8, NUCODEGEN_PDMA_WIDTH_16, NUCODEGEN_PDMA_WIDTH_32];	
											optionLabels:[8, 16, 32];
											dependencies:[ PDMACH5OpModeTB2];	dependenciesOption:{ "PDMACH5OpModeTB2":"PDMA_OP_SCATTER"};
											groupId:PDMAGroupTB3;
											groupName:Scatter gather table 3;
										!>)
#define PDMA_CH5_DATA_LENGTH_TB3		(<!id:PDMACH5TXCNTIntegerTB3;	
											type:integer;	
											label:Set table 3 transfer count;
											data:1;	
											default:1;	
											helper:Enter your transfer count 1~65535;
											minimum:1;	maximum:65535;
											dependencies:[ PDMACH5OpModeTB2];	dependenciesOption:{ "PDMACH5OpModeTB2":"PDMA_OP_SCATTER"};
											groupId:PDMAGroupTB3;
											groupName:Scatter gather table 3;
										!>)
#if (NUCODEGEN_PDMA_CH5_WIDTH_TB3==NUCODEGEN_PDMA_WIDTH_8)										
#define NUCODEGEN_PDMA_CH5_SRC_ADDR_TB3	(<!id:PDMACH5SRCAddress0TB3;
											type:hidden;
											data:g_pu8CH5SrcArrayTB3;
											default:g_pu8CH5SrcArrayTB3;
											observable:PDMACH5SrcDesSel;
											listener:{'PDMA_MEM': 'g_pu8CH5SrcArrayTB3' ,'PDMA_UART0_RX': '&UART0->DAT' ,'PDMA_UART1_RX': '&UART1->DAT' ,'PDMA_UART2_RX': '&UART2->DAT'
												,'PDMA_USCI0_RX': '0x400D0034' ,'PDMA_USCI1_RX': '0x400D1034' ,'PDMA_QSPI0_RX': '&QSPI0->RX' ,'PDMA_SPI0_RX': '&SPI0->RX' ,'PDMA_ADC_RX': '&ADC->ADPDMA'
												,'PDMA_PWM0_P1_RX': '&PWM0->PDMACAP0_1' ,'PDMA_PWM0_P2_RX': '&PWM0->PDMACAP2_3' ,'PDMA_PWM0_P3_RX': '&PWM0->PDMACAP4_5'
												,'PDMA_PWM1_P1_RX': '&PWM1->PDMACAP0_1' ,'PDMA_PWM1_P2_RX': '&PWM1->PDMACAP2_3' ,'PDMA_PWM1_P3_RX': '&PWM1->PDMACAP4_5'
												,'PDMA_I2C0_RX': '&I2C0->DAT' ,'PDMA_I2C1_RX': '&I2C1->DAT'
												,'PDMA_TMR0': '&TIMER0->CAP' ,'PDMA_TMR1': '&TIMER1->CAP' ,'PDMA_TMR2': '&TIMER2->CAP' ,'PDMA_TMR3': '&TIMER3->CAP'
												,'PDMA_UART3_RX': '&UART3->DAT' ,'PDMA_UART4_RX': '&UART4->DAT' ,'PDMA_UART5_RX': '&UART5->DAT'
												,'PDMA_UART6_RX': '&UART6->DAT' ,'PDMA_UART7_RX': '&UART7->DAT'
												,'PDMA_UART0_TX': 'g_pu8CH5SrcArrayTB3' ,'PDMA_UART1_TX': 'g_pu8CH5SrcArrayTB3' ,'PDMA_UART2_TX': 'g_pu8CH5SrcArrayTB3'
												,'PDMA_USCI0_TX': 'g_pu8CH5SrcArrayTB3' ,'PDMA_USCI1_TX': 'g_pu8CH5SrcArrayTB3' ,'PDMA_QSPI0_TX': 'g_pu8CH5SrcArrayTB3' ,'PDMA_SPI0_TX': 'g_pu8CH5SrcArrayTB3'
												,'PDMA_I2C0_TX': 'g_pu8CH5SrcArrayTB3' ,'PDMA_I2C1_TX': 'g_pu8CH5SrcArrayTB3'
												,'PDMA_UART3_TX': 'g_pu8CH5SrcArrayTB3' ,'PDMA_UART4_TX': 'g_pu8CH5SrcArrayTB3' ,'PDMA_UART5_TX': 'g_pu8CH5SrcArrayTB3'
												,'PDMA_UART6_TX': 'g_pu8CH5SrcArrayTB3' ,'PDMA_UART7_TX': 'g_pu8CH5SrcArrayTB3'};											
										!>)
#define NUCODEGEN_PDMA_CH5_DES_ADDR_TB3	(<!id:PDMACH5DESAddress0TB3;
											type:hidden;
											data:g_pu8CH5DesArrayTB3;
											default:g_pu8CH5DesArrayTB3;
											observable:PDMACH5SrcDesSel;
											listener:
											{'PDMA_MEM': 'g_pu8CH5DesArrayTB3' ,'PDMA_UART0_TX': '&UART0->DAT' ,'PDMA_UART1_TX': '&UART1->DAT' ,'PDMA_UART2_TX': '&UART2->DAT'
												,'PDMA_USCI0_TX': '0x400D0030' ,'PDMA_USCI1_TX': '0x400D1030' ,'PDMA_QSPI0_TX': '&QSPI0->TX' ,'PDMA_SPI0_TX': '&SPI0->TX'
												,'PDMA_I2C0_TX': '&I2C0->DAT' ,'PDMA_I2C1_TX': '&I2C1->DAT'
												,'PDMA_UART3_TX': '&UART3->DAT' ,'PDMA_UART4_TX': '&UART4->DAT' ,'PDMA_UART5_TX': '&UART5->DAT'
												,'PDMA_UART6_TX': '&UART6->DAT' ,'PDMA_UART7_TX': '&UART7->DAT'
												,'PDMA_UART0_RX': 'g_pu8CH5DesArrayTB3' ,'PDMA_UART1_RX': 'g_pu8CH5DesArrayTB3' ,'PDMA_UART2_RX': 'g_pu8CH5DesArrayTB3'
												,'PDMA_USCI0_RX': 'g_pu8CH5DesArrayTB3' ,'PDMA_USCI1_RX': 'g_pu8CH5DesArrayTB3' ,'PDMA_QSPI0_RX': 'g_pu8CH5DesArrayTB3' ,'PDMA_SPI0_RX': 'g_pu8CH5DesArrayTB3' ,'PDMA_ADC_RX': 'g_pu8CH5DesArrayTB3'
												,'PDMA_PWM0_P1_RX': 'g_pu8CH5DesArrayTB3' ,'PDMA_PWM0_P2_RX': 'g_pu8CH5DesArrayTB3' ,'PDMA_PWM0_P3_RX': 'g_pu8CH5DesArrayTB3'
												,'PDMA_PWM1_P1_RX': 'g_pu8CH5DesArrayTB3' ,'PDMA_PWM1_P2_RX': 'g_pu8CH5DesArrayTB3' ,'PDMA_PWM1_P3_RX': 'g_pu8CH5DesArrayTB3'
												,'PDMA_I2C0_RX': 'g_pu8CH5DesArrayTB3' ,'PDMA_I2C1_RX': 'g_pu8CH5DesArrayTB3'
												,'PDMA_TMR0': 'g_pu8CH5DesArrayTB3' ,'PDMA_TMR1': 'g_pu8CH5DesArrayTB3' ,'PDMA_TMR2': 'g_pu8CH5DesArrayTB3' ,'PDMA_TMR3': 'g_pu8CH5DesArrayTB3'
												,'PDMA_UART3_RX': 'g_pu8CH5DesArrayTB3' ,'PDMA_UART4_RX': 'g_pu8CH5DesArrayTB3' ,'PDMA_UART5_RX': 'g_pu8CH5DesArrayTB3'
												,'PDMA_UART6_RX': 'g_pu8CH5DesArrayTB3' ,'PDMA_UART7_RX': 'g_pu8CH5DesArrayTB3'};											
										!>)
#elif (NUCODEGEN_PDMA_CH5_WIDTH_TB3==NUCODEGEN_PDMA_WIDTH_16)
#define NUCODEGEN_PDMA_CH5_SRC_ADDR_TB3	(<!id:PDMACH5SRCAddress1TB3;
											type:hidden;
											data:g_pu16CH5SrcArrayTB3;
											default:g_pu16CH5SrcArrayTB3;
											observable:PDMACH5SrcDesSel;
											listener:{'PDMA_MEM': 'g_pu16CH5SrcArrayTB3' ,'PDMA_UART0_RX': '&UART0->DAT' ,'PDMA_UART1_RX': '&UART1->DAT' ,'PDMA_UART2_RX': '&UART2->DAT'
												,'PDMA_USCI0_RX': '0x400D0034' ,'PDMA_USCI1_RX': '0x400D1034' ,'PDMA_QSPI0_RX': '&QSPI0->RX' ,'PDMA_SPI0_RX': '&SPI0->RX' ,'PDMA_ADC_RX': '&ADC->ADPDMA'
												,'PDMA_PWM0_P1_RX': '&PWM0->PDMACAP0_1' ,'PDMA_PWM0_P2_RX': '&PWM0->PDMACAP2_3' ,'PDMA_PWM0_P3_RX': '&PWM0->PDMACAP4_5'
												,'PDMA_PWM1_P1_RX': '&PWM1->PDMACAP0_1' ,'PDMA_PWM1_P2_RX': '&PWM1->PDMACAP2_3' ,'PDMA_PWM1_P3_RX': '&PWM1->PDMACAP4_5'
												,'PDMA_I2C0_RX': '&I2C0->DAT' ,'PDMA_I2C1_RX': '&I2C1->DAT'
												,'PDMA_TMR0': '&TIMER0->CAP' ,'PDMA_TMR1': '&TIMER1->CAP' ,'PDMA_TMR2': '&TIMER2->CAP' ,'PDMA_TMR3': '&TIMER3->CAP'
												,'PDMA_UART3_RX': '&UART3->DAT' ,'PDMA_UART4_RX': '&UART4->DAT' ,'PDMA_UART5_RX': '&UART5->DAT'
												,'PDMA_UART6_RX': '&UART6->DAT' ,'PDMA_UART7_RX': '&UART7->DAT'
												,'PDMA_UART0_TX': 'g_pu16CH5SrcArrayTB3' ,'PDMA_UART1_TX': 'g_pu16CH5SrcArrayTB3' ,'PDMA_UART2_TX': 'g_pu16CH5SrcArrayTB3'
												,'PDMA_USCI0_TX': 'g_pu16CH5SrcArrayTB3' ,'PDMA_USCI1_TX': 'g_pu16CH5SrcArrayTB3' ,'PDMA_QSPI0_TX': 'g_pu16CH5SrcArrayTB3' ,'PDMA_SPI0_TX': 'g_pu16CH5SrcArrayTB3'
												,'PDMA_I2C0_TX': 'g_pu16CH5SrcArrayTB3' ,'PDMA_I2C1_TX': 'g_pu16CH5SrcArrayTB3'
												,'PDMA_UART3_TX': 'g_pu16CH5SrcArrayTB3' ,'PDMA_UART4_TX': 'g_pu16CH5SrcArrayTB3' ,'PDMA_UART5_TX': 'g_pu16CH5SrcArrayTB3'
												,'PDMA_UART6_TX': 'g_pu16CH5SrcArrayTB3' ,'PDMA_UART7_TX': 'g_pu16CH5SrcArrayTB3'};											
										!>)
#define NUCODEGEN_PDMA_CH5_DES_ADDR_TB3	(<!id:PDMACH5DESAddress1TB3;
											type:hidden;
											data:g_pu16CH5DesArrayTB3;
											default:g_pu16CH5DesArrayTB3;
											observable:PDMACH5SrcDesSel;
											listener:
											{'PDMA_MEM': 'g_pu16CH5DesArrayTB3' ,'PDMA_UART0_TX': '&UART0->DAT' ,'PDMA_UART1_TX': '&UART1->DAT' ,'PDMA_UART2_TX': '&UART2->DAT'
												,'PDMA_USCI0_TX': '0x400D0030' ,'PDMA_USCI1_TX': '0x400D1030' ,'PDMA_QSPI0_TX': '&QSPI0->TX' ,'PDMA_SPI0_TX': '&SPI0->TX'
												,'PDMA_I2C0_TX': '&I2C0->DAT' ,'PDMA_I2C1_TX': '&I2C1->DAT'
												,'PDMA_UART3_TX': '&UART3->DAT' ,'PDMA_UART4_TX': '&UART4->DAT' ,'PDMA_UART5_TX': '&UART5->DAT'
												,'PDMA_UART6_TX': '&UART6->DAT' ,'PDMA_UART7_TX': '&UART7->DAT'
												,'PDMA_UART0_RX': 'g_pu16CH5DesArrayTB3' ,'PDMA_UART1_RX': 'g_pu16CH5DesArrayTB3' ,'PDMA_UART2_RX': 'g_pu16CH5DesArrayTB3'
												,'PDMA_USCI0_RX': 'g_pu16CH5DesArrayTB3' ,'PDMA_USCI1_RX': 'g_pu16CH5DesArrayTB3' ,'PDMA_QSPI0_RX': 'g_pu16CH5DesArrayTB3' ,'PDMA_SPI0_RX': 'g_pu16CH5DesArrayTB3' ,'PDMA_ADC_RX': 'g_pu16CH5DesArrayTB3'
												,'PDMA_PWM0_P1_RX': 'g_pu16CH5DesArrayTB3' ,'PDMA_PWM0_P2_RX': 'g_pu16CH5DesArrayTB3' ,'PDMA_PWM0_P3_RX': 'g_pu16CH5DesArrayTB3'
												,'PDMA_PWM1_P1_RX': 'g_pu16CH5DesArrayTB3' ,'PDMA_PWM1_P2_RX': 'g_pu16CH5DesArrayTB3' ,'PDMA_PWM1_P3_RX': 'g_pu16CH5DesArrayTB3'
												,'PDMA_I2C0_RX': 'g_pu16CH5DesArrayTB3' ,'PDMA_I2C1_RX': 'g_pu16CH5DesArrayTB3'
												,'PDMA_TMR0': 'g_pu16CH5DesArrayTB3' ,'PDMA_TMR1': 'g_pu16CH5DesArrayTB3' ,'PDMA_TMR2': 'g_pu16CH5DesArrayTB3' ,'PDMA_TMR3': 'g_pu16CH5DesArrayTB3'
												,'PDMA_UART3_RX': 'g_pu16CH5DesArrayTB3' ,'PDMA_UART4_RX': 'g_pu16CH5DesArrayTB3' ,'PDMA_UART5_RX': 'g_pu16CH5DesArrayTB3'
												,'PDMA_UART6_RX': 'g_pu16CH5DesArrayTB3' ,'PDMA_UART7_RX': 'g_pu16CH5DesArrayTB3'};											
										!>)
#elif (NUCODEGEN_PDMA_CH5_WIDTH_TB3==NUCODEGEN_PDMA_WIDTH_32)
#define NUCODEGEN_PDMA_CH5_SRC_ADDR_TB3	(<!id:PDMACH5SRCAddress2TB3;
											type:hidden;
											data:g_pu32CH5SrcArrayTB3;
											default:g_pu32CH5SrcArrayTB3;
											observable:PDMACH5SrcDesSel;
											listener:{'PDMA_MEM': 'g_pu32CH5SrcArrayTB3' ,'PDMA_UART0_RX': '&UART0->DAT' ,'PDMA_UART1_RX': '&UART1->DAT' ,'PDMA_UART2_RX': '&UART2->DAT'
												,'PDMA_USCI0_RX': '0x400D0034' ,'PDMA_USCI1_RX': '0x400D1034' ,'PDMA_QSPI0_RX': '&QSPI0->RX' ,'PDMA_SPI0_RX': '&SPI0->RX' ,'PDMA_ADC_RX': '&ADC->ADPDMA'
												,'PDMA_PWM0_P1_RX': '&PWM0->PDMACAP0_1' ,'PDMA_PWM0_P2_RX': '&PWM0->PDMACAP2_3' ,'PDMA_PWM0_P3_RX': '&PWM0->PDMACAP4_5'
												,'PDMA_PWM1_P1_RX': '&PWM1->PDMACAP0_1' ,'PDMA_PWM1_P2_RX': '&PWM1->PDMACAP2_3' ,'PDMA_PWM1_P3_RX': '&PWM1->PDMACAP4_5'
												,'PDMA_I2C0_RX': '&I2C0->DAT' ,'PDMA_I2C1_RX': '&I2C1->DAT'
												,'PDMA_TMR0': '&TIMER0->CAP' ,'PDMA_TMR1': '&TIMER1->CAP' ,'PDMA_TMR2': '&TIMER2->CAP' ,'PDMA_TMR3': '&TIMER3->CAP'
												,'PDMA_UART3_RX': '&UART3->DAT' ,'PDMA_UART4_RX': '&UART4->DAT' ,'PDMA_UART5_RX': '&UART5->DAT'
												,'PDMA_UART6_RX': '&UART6->DAT' ,'PDMA_UART7_RX': '&UART7->DAT'
												,'PDMA_UART0_TX': 'g_pu32CH5SrcArrayTB3' ,'PDMA_UART1_TX': 'g_pu32CH5SrcArrayTB3' ,'PDMA_UART2_TX': 'g_pu32CH5SrcArrayTB3'
												,'PDMA_USCI0_TX': 'g_pu32CH5SrcArrayTB3' ,'PDMA_USCI1_TX': 'g_pu32CH5SrcArrayTB3' ,'PDMA_QSPI0_TX': 'g_pu32CH5SrcArrayTB3' ,'PDMA_SPI0_TX': 'g_pu32CH5SrcArrayTB3'
												,'PDMA_I2C0_TX': 'g_pu32CH5SrcArrayTB3' ,'PDMA_I2C1_TX': 'g_pu32CH5SrcArrayTB3'
												,'PDMA_UART3_TX': 'g_pu32CH5SrcArrayTB3' ,'PDMA_UART4_TX': 'g_pu32CH5SrcArrayTB3' ,'PDMA_UART5_TX': 'g_pu32CH5SrcArrayTB3'
												,'PDMA_UART6_TX': 'g_pu32CH5SrcArrayTB3' ,'PDMA_UART7_TX': 'g_pu32CH5SrcArrayTB3'};											
										!>)
#define NUCODEGEN_PDMA_CH5_DES_ADDR_TB3	(<!id:PDMACH5DESAddress2TB3;
											type:hidden;
											data:g_pu32CH5DesArrayTB3;
											default:g_pu32CH5DesArrayTB3;
											observable:PDMACH5SrcDesSel;
											listener:
											{'PDMA_MEM': 'g_pu32CH5DesArrayTB3' ,'PDMA_UART0_TX': '&UART0->DAT' ,'PDMA_UART1_TX': '&UART1->DAT' ,'PDMA_UART2_TX': '&UART2->DAT'
												,'PDMA_USCI0_TX': '0x400D0030' ,'PDMA_USCI1_TX': '0x400D1030' ,'PDMA_QSPI0_TX': '&QSPI0->TX' ,'PDMA_SPI0_TX': '&SPI0->TX'
												,'PDMA_I2C0_TX': '&I2C0->DAT' ,'PDMA_I2C1_TX': '&I2C1->DAT'
												,'PDMA_UART3_TX': '&UART3->DAT' ,'PDMA_UART4_TX': '&UART4->DAT' ,'PDMA_UART5_TX': '&UART5->DAT'
												,'PDMA_UART6_TX': '&UART6->DAT' ,'PDMA_UART7_TX': '&UART7->DAT'
												,'PDMA_UART0_RX': 'g_pu32CH5DesArrayTB3' ,'PDMA_UART1_RX': 'g_pu32CH5DesArrayTB3' ,'PDMA_UART2_RX': 'g_pu32CH5DesArrayTB3'
												,'PDMA_USCI0_RX': 'g_pu32CH5DesArrayTB3' ,'PDMA_USCI1_RX': 'g_pu32CH5DesArrayTB3' ,'PDMA_QSPI0_RX': 'g_pu32CH5DesArrayTB3' ,'PDMA_SPI0_RX': 'g_pu32CH5DesArrayTB3' ,'PDMA_ADC_RX': 'g_pu32CH5DesArrayTB3'
												,'PDMA_PWM0_P1_RX': 'g_pu32CH5DesArrayTB3' ,'PDMA_PWM0_P2_RX': 'g_pu32CH5DesArrayTB3' ,'PDMA_PWM0_P3_RX': 'g_pu32CH5DesArrayTB3'
												,'PDMA_PWM1_P1_RX': 'g_pu32CH5DesArrayTB3' ,'PDMA_PWM1_P2_RX': 'g_pu32CH5DesArrayTB3' ,'PDMA_PWM1_P3_RX': 'g_pu32CH5DesArrayTB3'
												,'PDMA_I2C0_RX': 'g_pu32CH5DesArrayTB3' ,'PDMA_I2C1_RX': 'g_pu32CH5DesArrayTB3'
												,'PDMA_TMR0': 'g_pu32CH5DesArrayTB3' ,'PDMA_TMR1': 'g_pu32CH5DesArrayTB3' ,'PDMA_TMR2': 'g_pu32CH5DesArrayTB3' ,'PDMA_TMR3': 'g_pu32CH5DesArrayTB3'
												,'PDMA_UART3_RX': 'g_pu32CH5DesArrayTB3' ,'PDMA_UART4_RX': 'g_pu32CH5DesArrayTB3' ,'PDMA_UART5_RX': 'g_pu32CH5DesArrayTB3'
												,'PDMA_UART6_RX': 'g_pu32CH5DesArrayTB3' ,'PDMA_UART7_RX': 'g_pu32CH5DesArrayTB3'};											
										!>)
#endif /*NUCODEGEN_PDMA_CH5_WIDTH_TB3==NUCODEGEN_PDMA_WIDTH_32*/										
#define NUCODEGEN_PDMA_CH5_SRC_TYPE_TB3	<!id:PDMACH5SourceType0TB3;
											type:select;
											label:CH5 table 3 source address control;
											data:PDMA_SAR_FIX;
											default:PDMA_SAR_FIX;
											enum:[PDMA_SAR_FIX];
											optionLabels:[Address fix];
											dependencies:[ PDMACH5SrcDesSel, PDMACH5OpModeTB2];	
											dependenciesOption:{ "PDMACH5SrcDesSel":["PDMA_UART0_RX", "PDMA_UART1_RX", "PDMA_UART2_RX",	
																	"PDMA_USCI0_RX", "PDMA_USCI1_RX", "PDMA_QSPI0_RX", "PDMA_SPI0_RX", "PDMA_ADC_RX",	
																	"PDMA_PWM0_P1_RX","PDMA_PWM0_P2_RX","PDMA_PWM0_P3_RX", "PDMA_PWM1_P1_RX", "PDMA_PWM1_P2_RX", "PDMA_PWM1_P3_RX",
																	"PDMA_I2C0_RX", "PDMA_I2C1_RX", "PDMA_TMR0", "PDMA_TMR1", "PDMA_TMR2", "PDMA_TMR3", 
																	"PDMA_UART3_RX", "PDMA_UART4_RX", "PDMA_UART5_RX", "PDMA_UART6_RX", "PDMA_UART7_RX"], 
																	"PDMACH5OpModeTB2":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB3;
											groupName:Scatter gather table 3;
										!><!id:PDMACH5SourceType1TB3;
											type:select;
											label:CH5 table 3 source address control;
											data:PDMA_SAR_INC;
											default:PDMA_SAR_INC;
											enum:[PDMA_SAR_INC, PDMA_SAR_FIX];
											optionLabels:[Address increase, Address fix];
											dependencies:[ PDMACH5SrcDesSel, PDMACH5OpModeTB2];	
											dependenciesOption:{ 
																"PDMACH5SrcDesSel":["PDMA_MEM", "PDMA_UART0_TX", "PDMA_UART1_TX", "PDMA_UART2_TX",	
																	"PDMA_USCI0_TX", "PDMA_USCI1_TX", "PDMA_QSPI0_TX", "PDMA_SPI0_TX", "PDMA_I2C0_TX", "PDMA_I2C1_TX",																	 
																	"PDMA_UART3_TX", "PDMA_UART4_TX", "PDMA_UART5_TX", "PDMA_UART6_TX", "PDMA_UART7_TX"], 
																	"PDMACH5OpModeTB2":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB3;
											groupName:Scatter gather table 3;
										!>									
#define NUCODEGEN_PDMA_CH5_DES_TYPE_TB3	<!id:PDMACH5DestinationType0TB3;
											type:select;
											label:CH5 table 3 destination address control;
											data:PDMA_DAR_FIX;
											default:PDMA_DAR_FIX;
											enum:[PDMA_DAR_FIX];	optionLabels:[Address fix];
											dependencies:[ PDMACH5SrcDesSel, PDMACH5OpModeTB2];	
											dependenciesOption:{ "PDMACH5SrcDesSel":["PDMA_UART0_TX", "PDMA_UART1_TX", "PDMA_UART2_TX",	
																	"PDMA_USCI0_TX", "PDMA_USCI1_TX", "PDMA_QSPI0_TX", "PDMA_SPI0_TX", "PDMA_I2C0_TX", "PDMA_I2C1_TX",																	 
																	"PDMA_UART3_TX", "PDMA_UART4_TX", "PDMA_UART5_TX", "PDMA_UART6_TX", "PDMA_UART7_TX"], 
																	"PDMACH5OpModeTB2":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB3;
											groupName:Scatter gather table 3;
										!><!id:PDMACH5DestinationType1TB3;
											type:select;
											label:CH5 table 3 destination address control;
											data:PDMA_DAR_INC;
											default:PDMA_DAR_INC;
											enum:[PDMA_DAR_INC, PDMA_DAR_FIX];	optionLabels:[Address increase, Address fix];
											dependencies:[ PDMACH5SrcDesSel, PDMACH5OpModeTB2];	
											dependenciesOption:{ 
																"PDMACH5SrcDesSel":["PDMA_MEM", "PDMA_UART0_RX", "PDMA_UART1_RX", "PDMA_UART2_RX",	
																	"PDMA_USCI0_RX", "PDMA_USCI1_RX", "PDMA_QSPI0_RX", "PDMA_SPI0_RX", "PDMA_ADC_RX",	
																	"PDMA_PWM0_P1_RX","PDMA_PWM0_P2_RX","PDMA_PWM0_P3_RX", "PDMA_PWM1_P1_RX", "PDMA_PWM1_P2_RX", "PDMA_PWM1_P3_RX",
																	"PDMA_I2C0_RX", "PDMA_I2C1_RX", "PDMA_TMR0", "PDMA_TMR1", "PDMA_TMR2", "PDMA_TMR3", 
																	"PDMA_UART3_RX", "PDMA_UART4_RX", "PDMA_UART5_RX", "PDMA_UART6_RX", "PDMA_UART7_RX"], 
																	"PDMACH5OpModeTB2":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB3;
											groupName:Scatter gather table 3;
										!>
#define NUCODEGEN_PDMA_CH5_MODE_TB3			<!id:PDMACH5OpMode0TB3;
											type:radio;
											label:CH5 table 3 transfer mode;
											data:PDMA_REQ_BURST;
											default:PDMA_REQ_BURST;
											enum:[PDMA_REQ_SINGLE, PDMA_REQ_BURST];	optionLabels:[Single mode, Burst mode];
											dependencies:[PDMACH5SrcDesSel, PDMACH5OpModeTB2];	dependenciesOption:{"PDMACH5SrcDesSel":"PDMA_MEM", "PDMACH5OpModeTB2":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB3;
											groupName:Scatter gather table 3;
										!><!id:PDMACH5OpMode1TB3;
											type:radio;
											label:CH5 table 3 transfer mode;
											data:PDMA_REQ_SINGLE;
											default:PDMA_REQ_SINGLE;
											enum:[PDMA_REQ_SINGLE];	optionLabels:[Single mode];
											dependencies:[PDMACH5SrcDesSel, PDMACH5OpModeTB2];	
											dependenciesOption:{"PDMACH5SrcDesSel":["PDMA_UART0_TX", "PDMA_UART0_RX", "PDMA_UART1_TX", "PDMA_UART1_RX", "PDMA_UART2_TX", "PDMA_UART2_RX",	
												"PDMA_USCI0_TX", "PDMA_USCI0_RX", "PDMA_USCI1_TX", "PDMA_USCI1_RX",
												"PDMA_QSPI0_TX", "PDMA_QSPI0_RX", "PDMA_SPI0_TX", "PDMA_SPI0_RX", "PDMA_ADC_RX",	
												"PDMA_PWM0_P1_RX","PDMA_PWM0_P2_RX","PDMA_PWM0_P3_RX", "PDMA_PWM1_P1_RX", "PDMA_PWM1_P2_RX", "PDMA_PWM1_P3_RX",
												"PDMA_I2C0_TX", "PDMA_I2C0_RX", "PDMA_I2C1_TX", "PDMA_I2C1_RX",
												"PDMA_TMR0", "PDMA_TMR1", "PDMA_TMR2", "PDMA_TMR3", 
												"PDMA_UART3_TX", "PDMA_UART3_RX", "PDMA_UART4_TX", "PDMA_UART4_RX", "PDMA_UART5_TX", "PDMA_UART5_RX", 
												"PDMA_UART6_TX", "PDMA_UART6_RX", "PDMA_UART7_TX", "PDMA_UART7_RX"], "PDMACH5OpModeTB2":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB3;
											groupName:Scatter gather table 3;
										!>
#define NUCODEGEN_PDMA_CH5_BURST_SIZE_TB3	(<!id:PDMACH5BurstSizeTB3;
											type:radio;
											label:CH5 table 3 burst size;
											data:PDMA_BURST_1;
											default:PDMA_BURST_1;
											enum:[PDMA_BURST_1, PDMA_BURST_2, PDMA_BURST_4, PDMA_BURST_8, PDMA_BURST_16, PDMA_BURST_32, PDMA_BURST_64, PDMA_BURST_128];
											optionLabels:[1, 2, 4, 8, 16, 32, 64, 128];
											dependencies:PDMACH5OpMode0TB3;	dependenciesOption:PDMA_REQ_BURST;
											groupId:PDMAGroupTB3;
											groupName:Scatter gather table 3;
										!>)
#define NUCODEGEN_PDMA_CH5_TB3_INT_EN	(<!id:PDMACH5TableDoneINTEnTB3;
											type:radio;
											label:CH5 table 3 table done interrupt;
											data:PDMA_TBINTDIS_DISABLE;
											default:PDMA_TBINTDIS_DISABLE;
											enum:[PDMA_TBINTDIS_DISABLE, PDMA_TBINTDIS_ENABLE];
											optionLabels:[Disable, Enable];
											dependencies:[ PDMACH5OpModeTB2];	dependenciesOption:{ "PDMACH5OpModeTB2":"PDMA_OP_SCATTER"};
											groupId:PDMAGroupTB3;
											groupName:Scatter gather table 3;
										!>)	
#endif
	
#if(NUCODEGEN_PDMA_CH5_OPMODE_TB3==PDMA_OP_SCATTER)
#define NUCODEGEN_PDMA_CH5_OPMODE_TB4	<!id:PDMACH5OpModeTB4;
											type:select;
											label:CH5 table 4 operation mode select;
											helper:Please selected 'Scatter gather mode' if you have next scatter-gather table;
											data:PDMA_OP_BASIC;
											default:PDMA_OP_BASIC;
											enum:[PDMA_OP_BASIC, PDMA_OP_SCATTER];														
											optionLabels:[Basic mode, Scatter gather mode];
											dependencies:[ PDMACH5OpModeTB3];	dependenciesOption:{ "PDMACH5OpModeTB3":"PDMA_OP_SCATTER"};
											groupId:PDMAGroupTB4;
											groupName:Scatter gather table 4;
										!>
#define NUCODEGEN_PDMA_CH5_OPMODE_TB4_S		(<!id:PDMACH5OpModeTB4_S;
											type:hidden;
											data:NUCODEGEN_PDMA_OP_BASIC;
											default:NUCODEGEN_PDMA_OP_BASIC;
											observable:PDMACH5OpModeTB4;
											listener:{'PDMA_OP_BASIC': 'NUCODEGEN_PDMA_OP_BASIC', 'PDMA_OP_SCATTER': 'NUCODEGEN_PDMA_OP_SCATTER'};;
										!>)										
#define NUCODEGEN_PDMA_CH5_WIDTH_TB4	(<!id:PDMACH5WidthTB4;	
											type:select;	
											label:Select table 4 data width;	
											data:NUCODEGEN_PDMA_WIDTH_8;	
											default:NUCODEGEN_PDMA_WIDTH_8;
											enum:[NUCODEGEN_PDMA_WIDTH_8, NUCODEGEN_PDMA_WIDTH_16, NUCODEGEN_PDMA_WIDTH_32];	
											optionLabels:[8, 16, 32];
											dependencies:[ PDMACH5OpModeTB3];	dependenciesOption:{ "PDMACH5OpModeTB3":"PDMA_OP_SCATTER"};
											groupId:PDMAGroupTB4;
											groupName:Scatter gather table 4;
										!>)
#define PDMA_CH5_DATA_LENGTH_TB4		(<!id:PDMACH5TXCNTIntegerTB4;	
											type:integer;	
											label:Set table 4 transfer count;
											data:1;	
											default:1;	
											helper:Enter your transfer count 1~65535;
											minimum:1;	maximum:65535;
											dependencies:[ PDMACH5OpModeTB3];	dependenciesOption:{ "PDMACH5OpModeTB3":"PDMA_OP_SCATTER"};
											groupId:PDMAGroupTB4;
											groupName:Scatter gather table 4;
										!>)
#if (NUCODEGEN_PDMA_CH5_WIDTH_TB4==NUCODEGEN_PDMA_WIDTH_8)										
#define NUCODEGEN_PDMA_CH5_SRC_ADDR_TB4	(<!id:PDMACH5SRCAddress0TB4;
											type:hidden;
											data:g_pu8CH5SrcArrayTB4;
											default:g_pu8CH5SrcArrayTB4;
											observable:PDMACH5SrcDesSel;
											listener:{'PDMA_MEM': 'g_pu8CH5SrcArrayTB4' ,'PDMA_UART0_RX': '&UART0->DAT' ,'PDMA_UART1_RX': '&UART1->DAT' ,'PDMA_UART2_RX': '&UART2->DAT'
												,'PDMA_USCI0_RX': '0x400D0034' ,'PDMA_USCI1_RX': '0x400D1034' ,'PDMA_QSPI0_RX': '&QSPI0->RX' ,'PDMA_SPI0_RX': '&SPI0->RX' ,'PDMA_ADC_RX': '&ADC->ADPDMA'
												,'PDMA_PWM0_P1_RX': '&PWM0->PDMACAP0_1' ,'PDMA_PWM0_P2_RX': '&PWM0->PDMACAP2_3' ,'PDMA_PWM0_P3_RX': '&PWM0->PDMACAP4_5'
												,'PDMA_PWM1_P1_RX': '&PWM1->PDMACAP0_1' ,'PDMA_PWM1_P2_RX': '&PWM1->PDMACAP2_3' ,'PDMA_PWM1_P3_RX': '&PWM1->PDMACAP4_5'
												,'PDMA_I2C0_RX': '&I2C0->DAT' ,'PDMA_I2C1_RX': '&I2C1->DAT'
												,'PDMA_TMR0': '&TIMER0->CAP' ,'PDMA_TMR1': '&TIMER1->CAP' ,'PDMA_TMR2': '&TIMER2->CAP' ,'PDMA_TMR3': '&TIMER3->CAP'
												,'PDMA_UART3_RX': '&UART3->DAT' ,'PDMA_UART4_RX': '&UART4->DAT' ,'PDMA_UART5_RX': '&UART5->DAT'
												,'PDMA_UART6_RX': '&UART6->DAT' ,'PDMA_UART7_RX': '&UART7->DAT'
												,'PDMA_UART0_TX': 'g_pu8CH5SrcArrayTB4' ,'PDMA_UART1_TX': 'g_pu8CH5SrcArrayTB4' ,'PDMA_UART2_TX': 'g_pu8CH5SrcArrayTB4'
												,'PDMA_USCI0_TX': 'g_pu8CH5SrcArrayTB4' ,'PDMA_USCI1_TX': 'g_pu8CH5SrcArrayTB4' ,'PDMA_QSPI0_TX': 'g_pu8CH5SrcArrayTB4' ,'PDMA_SPI0_TX': 'g_pu8CH5SrcArrayTB4'
												,'PDMA_I2C0_TX': 'g_pu8CH5SrcArrayTB4' ,'PDMA_I2C1_TX': 'g_pu8CH5SrcArrayTB4'
												,'PDMA_UART3_TX': 'g_pu8CH5SrcArrayTB4' ,'PDMA_UART4_TX': 'g_pu8CH5SrcArrayTB4' ,'PDMA_UART5_TX': 'g_pu8CH5SrcArrayTB4'
												,'PDMA_UART6_TX': 'g_pu8CH5SrcArrayTB4' ,'PDMA_UART7_TX': 'g_pu8CH5SrcArrayTB4'};											
										!>)
#define NUCODEGEN_PDMA_CH5_DES_ADDR_TB4	(<!id:PDMACH5DESAddress0TB4;
											type:hidden;
											data:g_pu8CH5DesArrayTB4;
											default:g_pu8CH5DesArrayTB4;
											observable:PDMACH5SrcDesSel;
											listener:
											{'PDMA_MEM': 'g_pu8CH5DesArrayTB4' ,'PDMA_UART0_TX': '&UART0->DAT' ,'PDMA_UART1_TX': '&UART1->DAT' ,'PDMA_UART2_TX': '&UART2->DAT'
												,'PDMA_USCI0_TX': '0x400D0030' ,'PDMA_USCI1_TX': '0x400D1030' ,'PDMA_QSPI0_TX': '&QSPI0->TX' ,'PDMA_SPI0_TX': '&SPI0->TX'
												,'PDMA_I2C0_TX': '&I2C0->DAT' ,'PDMA_I2C1_TX': '&I2C1->DAT'
												,'PDMA_UART3_TX': '&UART3->DAT' ,'PDMA_UART4_TX': '&UART4->DAT' ,'PDMA_UART5_TX': '&UART5->DAT'
												,'PDMA_UART6_TX': '&UART6->DAT' ,'PDMA_UART7_TX': '&UART7->DAT'
												,'PDMA_UART0_RX': 'g_pu8CH5DesArrayTB4' ,'PDMA_UART1_RX': 'g_pu8CH5DesArrayTB4' ,'PDMA_UART2_RX': 'g_pu8CH5DesArrayTB4'
												,'PDMA_USCI0_RX': 'g_pu8CH5DesArrayTB4' ,'PDMA_USCI1_RX': 'g_pu8CH5DesArrayTB4' ,'PDMA_QSPI0_RX': 'g_pu8CH5DesArrayTB4' ,'PDMA_SPI0_RX': 'g_pu8CH5DesArrayTB4' ,'PDMA_ADC_RX': 'g_pu8CH5DesArrayTB4'
												,'PDMA_PWM0_P1_RX': 'g_pu8CH5DesArrayTB4' ,'PDMA_PWM0_P2_RX': 'g_pu8CH5DesArrayTB4' ,'PDMA_PWM0_P3_RX': 'g_pu8CH5DesArrayTB4'
												,'PDMA_PWM1_P1_RX': 'g_pu8CH5DesArrayTB4' ,'PDMA_PWM1_P2_RX': 'g_pu8CH5DesArrayTB4' ,'PDMA_PWM1_P3_RX': 'g_pu8CH5DesArrayTB4'
												,'PDMA_I2C0_RX': 'g_pu8CH5DesArrayTB4' ,'PDMA_I2C1_RX': 'g_pu8CH5DesArrayTB4'
												,'PDMA_TMR0': 'g_pu8CH5DesArrayTB4' ,'PDMA_TMR1': 'g_pu8CH5DesArrayTB4' ,'PDMA_TMR2': 'g_pu8CH5DesArrayTB4' ,'PDMA_TMR3': 'g_pu8CH5DesArrayTB4'
												,'PDMA_UART3_RX': 'g_pu8CH5DesArrayTB4' ,'PDMA_UART4_RX': 'g_pu8CH5DesArrayTB4' ,'PDMA_UART5_RX': 'g_pu8CH5DesArrayTB4'
												,'PDMA_UART6_RX': 'g_pu8CH5DesArrayTB4' ,'PDMA_UART7_RX': 'g_pu8CH5DesArrayTB4'};											
										!>)
#elif (NUCODEGEN_PDMA_CH5_WIDTH_TB4==NUCODEGEN_PDMA_WIDTH_16)
#define NUCODEGEN_PDMA_CH5_SRC_ADDR_TB4	(<!id:PDMACH5SRCAddress1TB4;
											type:hidden;
											data:g_pu16CH5SrcArrayTB4;
											default:g_pu16CH5SrcArrayTB4;
											observable:PDMACH5SrcDesSel;
											listener:{'PDMA_MEM': 'g_pu16CH5SrcArrayTB4' ,'PDMA_UART0_RX': '&UART0->DAT' ,'PDMA_UART1_RX': '&UART1->DAT' ,'PDMA_UART2_RX': '&UART2->DAT'
												,'PDMA_USCI0_RX': '0x400D0034' ,'PDMA_USCI1_RX': '0x400D1034' ,'PDMA_QSPI0_RX': '&QSPI0->RX' ,'PDMA_SPI0_RX': '&SPI0->RX' ,'PDMA_ADC_RX': '&ADC->ADPDMA'
												,'PDMA_PWM0_P1_RX': '&PWM0->PDMACAP0_1' ,'PDMA_PWM0_P2_RX': '&PWM0->PDMACAP2_3' ,'PDMA_PWM0_P3_RX': '&PWM0->PDMACAP4_5'
												,'PDMA_PWM1_P1_RX': '&PWM1->PDMACAP0_1' ,'PDMA_PWM1_P2_RX': '&PWM1->PDMACAP2_3' ,'PDMA_PWM1_P3_RX': '&PWM1->PDMACAP4_5'
												,'PDMA_I2C0_RX': '&I2C0->DAT' ,'PDMA_I2C1_RX': '&I2C1->DAT'
												,'PDMA_TMR0': '&TIMER0->CAP' ,'PDMA_TMR1': '&TIMER1->CAP' ,'PDMA_TMR2': '&TIMER2->CAP' ,'PDMA_TMR3': '&TIMER3->CAP'
												,'PDMA_UART3_RX': '&UART3->DAT' ,'PDMA_UART4_RX': '&UART4->DAT' ,'PDMA_UART5_RX': '&UART5->DAT'
												,'PDMA_UART6_RX': '&UART6->DAT' ,'PDMA_UART7_RX': '&UART7->DAT'
												,'PDMA_UART0_TX': 'g_pu16CH5SrcArrayTB4' ,'PDMA_UART1_TX': 'g_pu16CH5SrcArrayTB4' ,'PDMA_UART2_TX': 'g_pu16CH5SrcArrayTB4'
												,'PDMA_USCI0_TX': 'g_pu16CH5SrcArrayTB4' ,'PDMA_USCI1_TX': 'g_pu16CH5SrcArrayTB4' ,'PDMA_QSPI0_TX': 'g_pu16CH5SrcArrayTB4' ,'PDMA_SPI0_TX': 'g_pu16CH5SrcArrayTB4'
												,'PDMA_I2C0_TX': 'g_pu16CH5SrcArrayTB4' ,'PDMA_I2C1_TX': 'g_pu16CH5SrcArrayTB4'
												,'PDMA_UART3_TX': 'g_pu16CH5SrcArrayTB4' ,'PDMA_UART4_TX': 'g_pu16CH5SrcArrayTB4' ,'PDMA_UART5_TX': 'g_pu16CH5SrcArrayTB4'
												,'PDMA_UART6_TX': 'g_pu16CH5SrcArrayTB4' ,'PDMA_UART7_TX': 'g_pu16CH5SrcArrayTB4'};											
										!>)
#define NUCODEGEN_PDMA_CH5_DES_ADDR_TB4	(<!id:PDMACH5DESAddress1TB4;
											type:hidden;
											data:g_pu16CH5DesArrayTB4;
											default:g_pu16CH5DesArrayTB4;
											observable:PDMACH5SrcDesSel;
											listener:
											{'PDMA_MEM': 'g_pu16CH5DesArrayTB4' ,'PDMA_UART0_TX': '&UART0->DAT' ,'PDMA_UART1_TX': '&UART1->DAT' ,'PDMA_UART2_TX': '&UART2->DAT'
												,'PDMA_USCI0_TX': '0x400D0030' ,'PDMA_USCI1_TX': '0x400D1030' ,'PDMA_QSPI0_TX': '&QSPI0->TX' ,'PDMA_SPI0_TX': '&SPI0->TX'
												,'PDMA_I2C0_TX': '&I2C0->DAT' ,'PDMA_I2C1_TX': '&I2C1->DAT'
												,'PDMA_UART3_TX': '&UART3->DAT' ,'PDMA_UART4_TX': '&UART4->DAT' ,'PDMA_UART5_TX': '&UART5->DAT'
												,'PDMA_UART6_TX': '&UART6->DAT' ,'PDMA_UART7_TX': '&UART7->DAT'
												,'PDMA_UART0_RX': 'g_pu16CH5DesArrayTB4' ,'PDMA_UART1_RX': 'g_pu16CH5DesArrayTB4' ,'PDMA_UART2_RX': 'g_pu16CH5DesArrayTB4'
												,'PDMA_USCI0_RX': 'g_pu16CH5DesArrayTB4' ,'PDMA_USCI1_RX': 'g_pu16CH5DesArrayTB4' ,'PDMA_QSPI0_RX': 'g_pu16CH5DesArrayTB4' ,'PDMA_SPI0_RX': 'g_pu16CH5DesArrayTB4' ,'PDMA_ADC_RX': 'g_pu16CH5DesArrayTB4'
												,'PDMA_PWM0_P1_RX': 'g_pu16CH5DesArrayTB4' ,'PDMA_PWM0_P2_RX': 'g_pu16CH5DesArrayTB4' ,'PDMA_PWM0_P3_RX': 'g_pu16CH5DesArrayTB4'
												,'PDMA_PWM1_P1_RX': 'g_pu16CH5DesArrayTB4' ,'PDMA_PWM1_P2_RX': 'g_pu16CH5DesArrayTB4' ,'PDMA_PWM1_P3_RX': 'g_pu16CH5DesArrayTB4'
												,'PDMA_I2C0_RX': 'g_pu16CH5DesArrayTB4' ,'PDMA_I2C1_RX': 'g_pu16CH5DesArrayTB4'
												,'PDMA_TMR0': 'g_pu16CH5DesArrayTB4' ,'PDMA_TMR1': 'g_pu16CH5DesArrayTB4' ,'PDMA_TMR2': 'g_pu16CH5DesArrayTB4' ,'PDMA_TMR3': 'g_pu16CH5DesArrayTB4'
												,'PDMA_UART3_RX': 'g_pu16CH5DesArrayTB4' ,'PDMA_UART4_RX': 'g_pu16CH5DesArrayTB4' ,'PDMA_UART5_RX': 'g_pu16CH5DesArrayTB4'
												,'PDMA_UART6_RX': 'g_pu16CH5DesArrayTB4' ,'PDMA_UART7_RX': 'g_pu16CH5DesArrayTB4'};											
										!>)
#elif (NUCODEGEN_PDMA_CH5_WIDTH_TB4==NUCODEGEN_PDMA_WIDTH_32)
#define NUCODEGEN_PDMA_CH5_SRC_ADDR_TB4	(<!id:PDMACH5SRCAddress2TB4;
											type:hidden;
											data:g_pu32CH5SrcArrayTB4;
											default:g_pu32CH5SrcArrayTB4;
											observable:PDMACH5SrcDesSel;
											listener:{'PDMA_MEM': 'g_pu32CH5SrcArrayTB4' ,'PDMA_UART0_RX': '&UART0->DAT' ,'PDMA_UART1_RX': '&UART1->DAT' ,'PDMA_UART2_RX': '&UART2->DAT'
												,'PDMA_USCI0_RX': '0x400D0034' ,'PDMA_USCI1_RX': '0x400D1034' ,'PDMA_QSPI0_RX': '&QSPI0->RX' ,'PDMA_SPI0_RX': '&SPI0->RX' ,'PDMA_ADC_RX': '&ADC->ADPDMA'
												,'PDMA_PWM0_P1_RX': '&PWM0->PDMACAP0_1' ,'PDMA_PWM0_P2_RX': '&PWM0->PDMACAP2_3' ,'PDMA_PWM0_P3_RX': '&PWM0->PDMACAP4_5'
												,'PDMA_PWM1_P1_RX': '&PWM1->PDMACAP0_1' ,'PDMA_PWM1_P2_RX': '&PWM1->PDMACAP2_3' ,'PDMA_PWM1_P3_RX': '&PWM1->PDMACAP4_5'
												,'PDMA_I2C0_RX': '&I2C0->DAT' ,'PDMA_I2C1_RX': '&I2C1->DAT'
												,'PDMA_TMR0': '&TIMER0->CAP' ,'PDMA_TMR1': '&TIMER1->CAP' ,'PDMA_TMR2': '&TIMER2->CAP' ,'PDMA_TMR3': '&TIMER3->CAP'
												,'PDMA_UART3_RX': '&UART3->DAT' ,'PDMA_UART4_RX': '&UART4->DAT' ,'PDMA_UART5_RX': '&UART5->DAT'
												,'PDMA_UART6_RX': '&UART6->DAT' ,'PDMA_UART7_RX': '&UART7->DAT'
												,'PDMA_UART0_TX': 'g_pu32CH5SrcArrayTB4' ,'PDMA_UART1_TX': 'g_pu32CH5SrcArrayTB4' ,'PDMA_UART2_TX': 'g_pu32CH5SrcArrayTB4'
												,'PDMA_USCI0_TX': 'g_pu32CH5SrcArrayTB4' ,'PDMA_USCI1_TX': 'g_pu32CH5SrcArrayTB4' ,'PDMA_QSPI0_TX': 'g_pu32CH5SrcArrayTB4' ,'PDMA_SPI0_TX': 'g_pu32CH5SrcArrayTB4'
												,'PDMA_I2C0_TX': 'g_pu32CH5SrcArrayTB4' ,'PDMA_I2C1_TX': 'g_pu32CH5SrcArrayTB4'
												,'PDMA_UART3_TX': 'g_pu32CH5SrcArrayTB4' ,'PDMA_UART4_TX': 'g_pu32CH5SrcArrayTB4' ,'PDMA_UART5_TX': 'g_pu32CH5SrcArrayTB4'
												,'PDMA_UART6_TX': 'g_pu32CH5SrcArrayTB4' ,'PDMA_UART7_TX': 'g_pu32CH5SrcArrayTB4'};											
										!>)
#define NUCODEGEN_PDMA_CH5_DES_ADDR_TB4	(<!id:PDMACH5DESAddress2TB4;
											type:hidden;
											data:g_pu32CH5DesArrayTB4;
											default:g_pu32CH5DesArrayTB4;
											observable:PDMACH5SrcDesSel;
											listener:
											{'PDMA_MEM': 'g_pu32CH5DesArrayTB4' ,'PDMA_UART0_TX': '&UART0->DAT' ,'PDMA_UART1_TX': '&UART1->DAT' ,'PDMA_UART2_TX': '&UART2->DAT'
												,'PDMA_USCI0_TX': '0x400D0030' ,'PDMA_USCI1_TX': '0x400D1030' ,'PDMA_QSPI0_TX': '&QSPI0->TX' ,'PDMA_SPI0_TX': '&SPI0->TX'
												,'PDMA_I2C0_TX': '&I2C0->DAT' ,'PDMA_I2C1_TX': '&I2C1->DAT'
												,'PDMA_UART3_TX': '&UART3->DAT' ,'PDMA_UART4_TX': '&UART4->DAT' ,'PDMA_UART5_TX': '&UART5->DAT'
												,'PDMA_UART6_TX': '&UART6->DAT' ,'PDMA_UART7_TX': '&UART7->DAT'
												,'PDMA_UART0_RX': 'g_pu32CH5DesArrayTB4' ,'PDMA_UART1_RX': 'g_pu32CH5DesArrayTB4' ,'PDMA_UART2_RX': 'g_pu32CH5DesArrayTB4'
												,'PDMA_USCI0_RX': 'g_pu32CH5DesArrayTB4' ,'PDMA_USCI1_RX': 'g_pu32CH5DesArrayTB4' ,'PDMA_QSPI0_RX': 'g_pu32CH5DesArrayTB4' ,'PDMA_SPI0_RX': 'g_pu32CH5DesArrayTB4' ,'PDMA_ADC_RX': 'g_pu32CH5DesArrayTB4'
												,'PDMA_PWM0_P1_RX': 'g_pu32CH5DesArrayTB4' ,'PDMA_PWM0_P2_RX': 'g_pu32CH5DesArrayTB4' ,'PDMA_PWM0_P3_RX': 'g_pu32CH5DesArrayTB4'
												,'PDMA_PWM1_P1_RX': 'g_pu32CH5DesArrayTB4' ,'PDMA_PWM1_P2_RX': 'g_pu32CH5DesArrayTB4' ,'PDMA_PWM1_P3_RX': 'g_pu32CH5DesArrayTB4'
												,'PDMA_I2C0_RX': 'g_pu32CH5DesArrayTB4' ,'PDMA_I2C1_RX': 'g_pu32CH5DesArrayTB4'
												,'PDMA_TMR0': 'g_pu32CH5DesArrayTB4' ,'PDMA_TMR1': 'g_pu32CH5DesArrayTB4' ,'PDMA_TMR2': 'g_pu32CH5DesArrayTB4' ,'PDMA_TMR3': 'g_pu32CH5DesArrayTB4'
												,'PDMA_UART3_RX': 'g_pu32CH5DesArrayTB4' ,'PDMA_UART4_RX': 'g_pu32CH5DesArrayTB4' ,'PDMA_UART5_RX': 'g_pu32CH5DesArrayTB4'
												,'PDMA_UART6_RX': 'g_pu32CH5DesArrayTB4' ,'PDMA_UART7_RX': 'g_pu32CH5DesArrayTB4'};											
										!>)
#endif /*NUCODEGEN_PDMA_CH5_WIDTH_TB4==NUCODEGEN_PDMA_WIDTH_32*/										
#define NUCODEGEN_PDMA_CH5_SRC_TYPE_TB4	<!id:PDMACH5SourceType0TB4;
											type:select;
											label:CH5 table 4 source address control;
											data:PDMA_SAR_FIX;
											default:PDMA_SAR_FIX;
											enum:[PDMA_SAR_FIX];
											optionLabels:[Address fix];
											dependencies:[ PDMACH5SrcDesSel, PDMACH5OpModeTB3];	
											dependenciesOption:{ "PDMACH5SrcDesSel":["PDMA_UART0_RX", "PDMA_UART1_RX", "PDMA_UART2_RX",	
																	"PDMA_USCI0_RX", "PDMA_USCI1_RX", "PDMA_QSPI0_RX", "PDMA_SPI0_RX", "PDMA_ADC_RX",	
																	"PDMA_PWM0_P1_RX","PDMA_PWM0_P2_RX","PDMA_PWM0_P3_RX", "PDMA_PWM1_P1_RX", "PDMA_PWM1_P2_RX", "PDMA_PWM1_P3_RX",
																	"PDMA_I2C0_RX", "PDMA_I2C1_RX", "PDMA_TMR0", "PDMA_TMR1", "PDMA_TMR2", "PDMA_TMR3", 
																	"PDMA_UART3_RX", "PDMA_UART4_RX", "PDMA_UART5_RX", "PDMA_UART6_RX", "PDMA_UART7_RX"], 
																	"PDMACH5OpModeTB3":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB4;
											groupName:Scatter gather table 4;
										!><!id:PDMACH5SourceType1TB4;
											type:select;
											label:CH5 table 4 source address control;
											data:PDMA_SAR_INC;
											default:PDMA_SAR_INC;
											enum:[PDMA_SAR_INC, PDMA_SAR_FIX];
											optionLabels:[Address increase, Address fix];
											dependencies:[ PDMACH5SrcDesSel, PDMACH5OpModeTB3];	
											dependenciesOption:{ 
																"PDMACH5SrcDesSel":["PDMA_MEM", "PDMA_UART0_TX", "PDMA_UART1_TX", "PDMA_UART2_TX",	
																	"PDMA_USCI0_TX", "PDMA_USCI1_TX", "PDMA_QSPI0_TX", "PDMA_SPI0_TX", "PDMA_I2C0_TX", "PDMA_I2C1_TX",																	 
																	"PDMA_UART3_TX", "PDMA_UART4_TX", "PDMA_UART5_TX", "PDMA_UART6_TX", "PDMA_UART7_TX"], 
																	"PDMACH5OpModeTB3":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB4;
											groupName:Scatter gather table 4;
										!>									
#define NUCODEGEN_PDMA_CH5_DES_TYPE_TB4	<!id:PDMACH5DestinationType0TB4;
											type:select;
											label:CH5 table 4 destination address control;
											data:PDMA_DAR_FIX;
											default:PDMA_DAR_FIX;
											enum:[PDMA_DAR_FIX];	optionLabels:[Address fix];
											dependencies:[ PDMACH5SrcDesSel, PDMACH5OpModeTB3];	
											dependenciesOption:{ "PDMACH5SrcDesSel":["PDMA_UART0_TX", "PDMA_UART1_TX", "PDMA_UART2_TX",	
																	"PDMA_USCI0_TX", "PDMA_USCI1_TX", "PDMA_QSPI0_TX", "PDMA_SPI0_TX", "PDMA_I2C0_TX", "PDMA_I2C1_TX",																	
																	"PDMA_UART3_TX", "PDMA_UART4_TX", "PDMA_UART5_TX", "PDMA_UART6_TX", "PDMA_UART7_TX"], 
																	"PDMACH5OpModeTB3":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB4;
											groupName:Scatter gather table 4;
										!><!id:PDMACH5DestinationType1TB4;
											type:select;
											label:CH5 table 4 destination address control;
											data:PDMA_DAR_INC;
											default:PDMA_DAR_INC;
											enum:[PDMA_DAR_INC, PDMA_DAR_FIX];	optionLabels:[Address increase, Address fix];
											dependencies:[ PDMACH5SrcDesSel, PDMACH5OpModeTB3];	
											dependenciesOption:{ 
																"PDMACH5SrcDesSel":["PDMA_MEM", "PDMA_UART0_RX", "PDMA_UART1_RX", "PDMA_UART2_RX",	
																	"PDMA_USCI0_RX", "PDMA_USCI1_RX", "PDMA_QSPI0_RX", "PDMA_SPI0_RX", "PDMA_ADC_RX",	
																	"PDMA_PWM0_P1_RX","PDMA_PWM0_P2_RX","PDMA_PWM0_P3_RX", "PDMA_PWM1_P1_RX", "PDMA_PWM1_P2_RX", "PDMA_PWM1_P3_RX",
																	"PDMA_I2C0_RX", "PDMA_I2C1_RX", "PDMA_TMR0", "PDMA_TMR1", "PDMA_TMR2", "PDMA_TMR3", 
																	"PDMA_UART3_RX", "PDMA_UART4_RX", "PDMA_UART5_RX", "PDMA_UART6_RX", "PDMA_UART7_RX"], 
																	"PDMACH5OpModeTB3":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB4;
											groupName:Scatter gather table 4;
										!>
#define NUCODEGEN_PDMA_CH5_MODE_TB4			<!id:PDMACH5OpMode0TB4;
											type:radio;
											label:CH5 table 4 transfer mode;
											data:PDMA_REQ_BURST;
											default:PDMA_REQ_BURST;
											enum:[PDMA_REQ_SINGLE, PDMA_REQ_BURST];	optionLabels:[Single mode, Burst mode];
											dependencies:[PDMACH5SrcDesSel, PDMACH5OpModeTB3];	dependenciesOption:{"PDMACH5SrcDesSel":"PDMA_MEM", "PDMACH5OpModeTB3":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB4;
											groupName:Scatter gather table 4;
										!><!id:PDMACH5OpMode1TB4;
											type:radio;
											label:CH5 table 4 transfer mode;
											data:PDMA_REQ_SINGLE;
											default:PDMA_REQ_SINGLE;
											enum:[PDMA_REQ_SINGLE];	optionLabels:[Single mode];
											dependencies:[PDMACH5SrcDesSel, PDMACH5OpModeTB3];	
											dependenciesOption:{"PDMACH5SrcDesSel":["PDMA_UART0_TX", "PDMA_UART0_RX", "PDMA_UART1_TX", "PDMA_UART1_RX", "PDMA_UART2_TX", "PDMA_UART2_RX",	
												"PDMA_USCI0_TX", "PDMA_USCI0_RX", "PDMA_USCI1_TX", "PDMA_USCI1_RX",
												"PDMA_QSPI0_TX", "PDMA_QSPI0_RX", "PDMA_SPI0_TX", "PDMA_SPI0_RX", "PDMA_ADC_RX",	
												"PDMA_PWM0_P1_RX","PDMA_PWM0_P2_RX","PDMA_PWM0_P3_RX", "PDMA_PWM1_P1_RX", "PDMA_PWM1_P2_RX", "PDMA_PWM1_P3_RX",
												"PDMA_I2C0_TX", "PDMA_I2C0_RX", "PDMA_I2C1_TX", "PDMA_I2C1_RX",
												"PDMA_TMR0", "PDMA_TMR1", "PDMA_TMR2", "PDMA_TMR3", 
												"PDMA_UART3_TX", "PDMA_UART3_RX", "PDMA_UART4_TX", "PDMA_UART4_RX", "PDMA_UART5_TX", "PDMA_UART5_RX", 
												"PDMA_UART6_TX", "PDMA_UART6_RX", "PDMA_UART7_TX", "PDMA_UART7_RX"], "PDMACH5OpModeTB3":"PDMA_OP_SCATTER"};
											dependenciesDefault:false;
											groupId:PDMAGroupTB4;
											groupName:Scatter gather table 4;
										!>
#define NUCODEGEN_PDMA_CH5_BURST_SIZE_TB4	(<!id:PDMACH5BurstSizeTB4;
											type:radio;
											label:CH5 table 4 burst size;
											data:PDMA_BURST_1;
											default:PDMA_BURST_1;
											enum:[PDMA_BURST_1, PDMA_BURST_2, PDMA_BURST_4, PDMA_BURST_8, PDMA_BURST_16, PDMA_BURST_32, PDMA_BURST_64, PDMA_BURST_128];
											optionLabels:[1, 2, 4, 8, 16, 32, 64, 128];
											dependencies:PDMACH5OpMode0TB4;	dependenciesOption:PDMA_REQ_BURST;
											groupId:PDMAGroupTB4;
											groupName:Scatter gather table 4;
										!>)
#define NUCODEGEN_PDMA_CH5_TB4_INT_EN	(<!id:PDMACH5TableDoneINTEnTB4;
											type:radio;
											label:CH5 table 4 table done interrupt;
											data:PDMA_TBINTDIS_DISABLE;
											default:PDMA_TBINTDIS_DISABLE;
											enum:[PDMA_TBINTDIS_DISABLE, PDMA_TBINTDIS_ENABLE];
											optionLabels:[Disable, Enable];
											dependencies:[ PDMACH5OpModeTB3];	dependenciesOption:{ "PDMACH5OpModeTB3":"PDMA_OP_SCATTER"};
											groupId:PDMAGroupTB4;
											groupName:Scatter gather table 4;
										!>)	
#endif
	
#define NUCODEGEN_PDMA_CH5_TMOUT		(<!id:PDMACH5Timeout;
											type:checkbox;
											label:CH5 timeout function;
											data:0;
											default:0;
											enum:[1];	optionLabels:[<br>];
											filterExp:Channel<2;
										!>)
#define NUCODEGEN_PDMA_CH5_TMOUT_CNT	(<!id:PDMACH5TimeoutCounter;
											type:integer;
											label:CH5 timeout counter: 1~65535;
											data:1;
											default:1;
											minimum:1;	maximum:65535;
											dependencies:PDMACH5Timeout;	dependenciesOption:1;
											filterExp:Channel<2;
										!>)
#define NUCODEGEN_PDMA_CH5_INT  		<!id:PDMAEnableINTCheckbox;
											type:checkbox;
											label:Enable interrupts;
											data:0;
											default:0;
											enum:[1];	optionLabels:[<br>];
                                        !>
#define NUCODEGEN_PDMA_CH5_INT_TXDONE	<!id:PDMAINTTxDoneCheckbox;
											type:checkbox;
											label:Enable transfer done interrupt;
											data:0;
											default:0;
											enum:[1];	optionLabels:[<br>];
											dependencies:PDMAEnableINTCheckbox;	dependenciesOption:1;
                                        !>
#define NUCODEGEN_PDMA_CH5_INT_TIMEOUT	<!id:PDMAINTTimeOutCheckbox;
											type:checkbox;
											label:Enable timeout interrupt;
											data:0;
											default:0;
											enum:[1];	optionLabels:[<br>];
											dependencies:PDMAEnableINTCheckbox;	dependenciesOption:1;
											filterExp:Channel<2;
                                        !>										
#endif