# vsim -c -l report.log -voptargs="+acc" -do "run -all" work.tb_ahblite_masterport 
# Start time: 03:33:20 on Feb 24,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# //  Questa Sim-64
# //  Version 10.4c win64 Jul 20 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading sv_std.std
# Loading work.tb_ahblite_masterport(fast)
# Loading work.ahblite_masterport(fast)
# Loading work.ahblite_size_decoder(fast)
# Loading work.ahblite_decoder_2to4(fast)
# Loading work.model_get_signal(fast)
# Loading work.model_get_signal(fast__1)
# Loading work.model_get_signal(fast__2)
# Loading work.model_get_signal(fast__3)
# run -all
# ** Note: $finish    : ../../tb/tb_ahblite_masterport.sv(289)
#    Time: 40013 ps  Iteration: 0  Instance: /tb_ahblite_masterport
# End time: 03:33:20 on Feb 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
