/*
 * Generated by Bluespec Compiler, version 2024.01-20-g9a97f9d0 (build 9a97f9d0)
 * 
 * On Fri Aug 16 18:13:35 CST 2024
 * 
 */
#include "bluesim_primitives.h"
#include "mkTbCFScheduling.h"


/* String declarations */
static std::string const __str_literal_5("See the lab documentation and the source code for more details.",
					 63u);
static std::string const __str_literal_3("This testbench is not designed to be run. Instead it is intended to produce",
					 75u);
static std::string const __str_literal_4("compiler warnings based on the scheduling properities of the specified fifo.",
					 76u);
static std::string const __str_literal_1("fifo_1 had %0d", 14u);
static std::string const __str_literal_2("fifo_2 had %0d", 14u);


/* Constructor */
MOD_mkTbCFScheduling::MOD_mkTbCFScheduling(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_m_cycle(simHdl, "m_cycle", this, 32u, 0u, (tUInt8)0u),
    INST_m_fifo_1_clear_ehr_ehrReg(simHdl,
				   "m_fifo_1_clear_ehr_ehrReg",
				   this,
				   2u,
				   (tUInt8)0u,
				   (tUInt8)0u),
    INST_m_fifo_1_clear_ehr_ignored_wires_0(simHdl,
					    "m_fifo_1_clear_ehr_ignored_wires_0",
					    this,
					    2u,
					    (tUInt8)0u),
    INST_m_fifo_1_clear_ehr_ignored_wires_1(simHdl,
					    "m_fifo_1_clear_ehr_ignored_wires_1",
					    this,
					    2u,
					    (tUInt8)0u),
    INST_m_fifo_1_clear_ehr_virtual_reg_0(simHdl,
					  "m_fifo_1_clear_ehr_virtual_reg_0",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_m_fifo_1_clear_ehr_virtual_reg_1(simHdl,
					  "m_fifo_1_clear_ehr_virtual_reg_1",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_m_fifo_1_clear_ehr_wires_0(simHdl, "m_fifo_1_clear_ehr_wires_0", this, 2u, (tUInt8)0u),
    INST_m_fifo_1_clear_ehr_wires_1(simHdl, "m_fifo_1_clear_ehr_wires_1", this, 2u, (tUInt8)0u),
    INST_m_fifo_1_data_0(simHdl, "m_fifo_1_data_0", this, 8u),
    INST_m_fifo_1_data_1(simHdl, "m_fifo_1_data_1", this, 8u),
    INST_m_fifo_1_data_2(simHdl, "m_fifo_1_data_2", this, 8u),
    INST_m_fifo_1_deqP(simHdl, "m_fifo_1_deqP", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_m_fifo_1_deq_ehr_ehrReg(simHdl, "m_fifo_1_deq_ehr_ehrReg", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_m_fifo_1_deq_ehr_ignored_wires_0(simHdl,
					  "m_fifo_1_deq_ehr_ignored_wires_0",
					  this,
					  2u,
					  (tUInt8)0u),
    INST_m_fifo_1_deq_ehr_ignored_wires_1(simHdl,
					  "m_fifo_1_deq_ehr_ignored_wires_1",
					  this,
					  2u,
					  (tUInt8)0u),
    INST_m_fifo_1_deq_ehr_virtual_reg_0(simHdl, "m_fifo_1_deq_ehr_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_m_fifo_1_deq_ehr_virtual_reg_1(simHdl, "m_fifo_1_deq_ehr_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_m_fifo_1_deq_ehr_wires_0(simHdl, "m_fifo_1_deq_ehr_wires_0", this, 2u, (tUInt8)0u),
    INST_m_fifo_1_deq_ehr_wires_1(simHdl, "m_fifo_1_deq_ehr_wires_1", this, 2u, (tUInt8)0u),
    INST_m_fifo_1_ehr_ehrReg(simHdl, "m_fifo_1_ehr_ehrReg", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_m_fifo_1_ehr_ignored_wires_0(simHdl, "m_fifo_1_ehr_ignored_wires_0", this, 2u, (tUInt8)0u),
    INST_m_fifo_1_ehr_ignored_wires_1(simHdl, "m_fifo_1_ehr_ignored_wires_1", this, 2u, (tUInt8)0u),
    INST_m_fifo_1_ehr_ignored_wires_2(simHdl, "m_fifo_1_ehr_ignored_wires_2", this, 2u, (tUInt8)0u),
    INST_m_fifo_1_ehr_virtual_reg_0(simHdl, "m_fifo_1_ehr_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_m_fifo_1_ehr_virtual_reg_1(simHdl, "m_fifo_1_ehr_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_m_fifo_1_ehr_virtual_reg_2(simHdl, "m_fifo_1_ehr_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_m_fifo_1_ehr_wires_0(simHdl, "m_fifo_1_ehr_wires_0", this, 2u, (tUInt8)0u),
    INST_m_fifo_1_ehr_wires_1(simHdl, "m_fifo_1_ehr_wires_1", this, 2u, (tUInt8)0u),
    INST_m_fifo_1_ehr_wires_2(simHdl, "m_fifo_1_ehr_wires_2", this, 2u, (tUInt8)0u),
    INST_m_fifo_1_empty(simHdl, "m_fifo_1_empty", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_m_fifo_1_enqP(simHdl, "m_fifo_1_enqP", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_m_fifo_1_enq_ehr_ehrReg(simHdl, "m_fifo_1_enq_ehr_ehrReg", this, 9u, 170u, (tUInt8)0u),
    INST_m_fifo_1_enq_ehr_ignored_wires_0(simHdl,
					  "m_fifo_1_enq_ehr_ignored_wires_0",
					  this,
					  9u,
					  (tUInt8)0u),
    INST_m_fifo_1_enq_ehr_ignored_wires_1(simHdl,
					  "m_fifo_1_enq_ehr_ignored_wires_1",
					  this,
					  9u,
					  (tUInt8)0u),
    INST_m_fifo_1_enq_ehr_virtual_reg_0(simHdl, "m_fifo_1_enq_ehr_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_m_fifo_1_enq_ehr_virtual_reg_1(simHdl, "m_fifo_1_enq_ehr_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_m_fifo_1_enq_ehr_wires_0(simHdl, "m_fifo_1_enq_ehr_wires_0", this, 9u, (tUInt8)0u),
    INST_m_fifo_1_enq_ehr_wires_1(simHdl, "m_fifo_1_enq_ehr_wires_1", this, 9u, (tUInt8)0u),
    INST_m_fifo_1_full(simHdl, "m_fifo_1_full", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_fifo_2_clear_ehr_ehrReg(simHdl,
				   "m_fifo_2_clear_ehr_ehrReg",
				   this,
				   2u,
				   (tUInt8)0u,
				   (tUInt8)0u),
    INST_m_fifo_2_clear_ehr_ignored_wires_0(simHdl,
					    "m_fifo_2_clear_ehr_ignored_wires_0",
					    this,
					    2u,
					    (tUInt8)0u),
    INST_m_fifo_2_clear_ehr_ignored_wires_1(simHdl,
					    "m_fifo_2_clear_ehr_ignored_wires_1",
					    this,
					    2u,
					    (tUInt8)0u),
    INST_m_fifo_2_clear_ehr_virtual_reg_0(simHdl,
					  "m_fifo_2_clear_ehr_virtual_reg_0",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_m_fifo_2_clear_ehr_virtual_reg_1(simHdl,
					  "m_fifo_2_clear_ehr_virtual_reg_1",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_m_fifo_2_clear_ehr_wires_0(simHdl, "m_fifo_2_clear_ehr_wires_0", this, 2u, (tUInt8)0u),
    INST_m_fifo_2_clear_ehr_wires_1(simHdl, "m_fifo_2_clear_ehr_wires_1", this, 2u, (tUInt8)0u),
    INST_m_fifo_2_data_0(simHdl, "m_fifo_2_data_0", this, 8u),
    INST_m_fifo_2_data_1(simHdl, "m_fifo_2_data_1", this, 8u),
    INST_m_fifo_2_data_2(simHdl, "m_fifo_2_data_2", this, 8u),
    INST_m_fifo_2_deqP(simHdl, "m_fifo_2_deqP", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_m_fifo_2_deq_ehr_ehrReg(simHdl, "m_fifo_2_deq_ehr_ehrReg", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_m_fifo_2_deq_ehr_ignored_wires_0(simHdl,
					  "m_fifo_2_deq_ehr_ignored_wires_0",
					  this,
					  2u,
					  (tUInt8)0u),
    INST_m_fifo_2_deq_ehr_ignored_wires_1(simHdl,
					  "m_fifo_2_deq_ehr_ignored_wires_1",
					  this,
					  2u,
					  (tUInt8)0u),
    INST_m_fifo_2_deq_ehr_virtual_reg_0(simHdl, "m_fifo_2_deq_ehr_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_m_fifo_2_deq_ehr_virtual_reg_1(simHdl, "m_fifo_2_deq_ehr_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_m_fifo_2_deq_ehr_wires_0(simHdl, "m_fifo_2_deq_ehr_wires_0", this, 2u, (tUInt8)0u),
    INST_m_fifo_2_deq_ehr_wires_1(simHdl, "m_fifo_2_deq_ehr_wires_1", this, 2u, (tUInt8)0u),
    INST_m_fifo_2_ehr_ehrReg(simHdl, "m_fifo_2_ehr_ehrReg", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_m_fifo_2_ehr_ignored_wires_0(simHdl, "m_fifo_2_ehr_ignored_wires_0", this, 2u, (tUInt8)0u),
    INST_m_fifo_2_ehr_ignored_wires_1(simHdl, "m_fifo_2_ehr_ignored_wires_1", this, 2u, (tUInt8)0u),
    INST_m_fifo_2_ehr_ignored_wires_2(simHdl, "m_fifo_2_ehr_ignored_wires_2", this, 2u, (tUInt8)0u),
    INST_m_fifo_2_ehr_virtual_reg_0(simHdl, "m_fifo_2_ehr_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_m_fifo_2_ehr_virtual_reg_1(simHdl, "m_fifo_2_ehr_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_m_fifo_2_ehr_virtual_reg_2(simHdl, "m_fifo_2_ehr_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_m_fifo_2_ehr_wires_0(simHdl, "m_fifo_2_ehr_wires_0", this, 2u, (tUInt8)0u),
    INST_m_fifo_2_ehr_wires_1(simHdl, "m_fifo_2_ehr_wires_1", this, 2u, (tUInt8)0u),
    INST_m_fifo_2_ehr_wires_2(simHdl, "m_fifo_2_ehr_wires_2", this, 2u, (tUInt8)0u),
    INST_m_fifo_2_empty(simHdl, "m_fifo_2_empty", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_m_fifo_2_enqP(simHdl, "m_fifo_2_enqP", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_m_fifo_2_enq_ehr_ehrReg(simHdl, "m_fifo_2_enq_ehr_ehrReg", this, 9u, 170u, (tUInt8)0u),
    INST_m_fifo_2_enq_ehr_ignored_wires_0(simHdl,
					  "m_fifo_2_enq_ehr_ignored_wires_0",
					  this,
					  9u,
					  (tUInt8)0u),
    INST_m_fifo_2_enq_ehr_ignored_wires_1(simHdl,
					  "m_fifo_2_enq_ehr_ignored_wires_1",
					  this,
					  9u,
					  (tUInt8)0u),
    INST_m_fifo_2_enq_ehr_virtual_reg_0(simHdl, "m_fifo_2_enq_ehr_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_m_fifo_2_enq_ehr_virtual_reg_1(simHdl, "m_fifo_2_enq_ehr_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_m_fifo_2_enq_ehr_wires_0(simHdl, "m_fifo_2_enq_ehr_wires_0", this, 9u, (tUInt8)0u),
    INST_m_fifo_2_enq_ehr_wires_1(simHdl, "m_fifo_2_enq_ehr_wires_1", this, 9u, (tUInt8)0u),
    INST_m_fifo_2_full(simHdl, "m_fifo_2_full", this, 1u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u)
{
  symbol_count = 122u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTbCFScheduling::init_symbols_0()
{
  init_symbol(&symbols[0u], "CAN_FIRE_RL_m_cycle_stuff", SYM_DEF, &DEF_CAN_FIRE_RL_m_cycle_stuff, 1u);
  init_symbol(&symbols[1u], "CAN_FIRE_RL_m_deq_fifo_1", SYM_DEF, &DEF_CAN_FIRE_RL_m_deq_fifo_1, 1u);
  init_symbol(&symbols[2u], "CAN_FIRE_RL_m_deq_fifo_2", SYM_DEF, &DEF_CAN_FIRE_RL_m_deq_fifo_2, 1u);
  init_symbol(&symbols[3u], "CAN_FIRE_RL_m_enq_fifo_1", SYM_DEF, &DEF_CAN_FIRE_RL_m_enq_fifo_1, 1u);
  init_symbol(&symbols[4u], "CAN_FIRE_RL_m_enq_fifo_2", SYM_DEF, &DEF_CAN_FIRE_RL_m_enq_fifo_2, 1u);
  init_symbol(&symbols[5u],
	      "CAN_FIRE_RL_m_fifo_1_canocalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_fifo_1_canocalize,
	      1u);
  init_symbol(&symbols[6u],
	      "CAN_FIRE_RL_m_fifo_1_clear_ehr_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_fifo_1_clear_ehr_canonicalize,
	      1u);
  init_symbol(&symbols[7u],
	      "CAN_FIRE_RL_m_fifo_1_deq_ehr_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_fifo_1_deq_ehr_canonicalize,
	      1u);
  init_symbol(&symbols[8u],
	      "CAN_FIRE_RL_m_fifo_1_ehr_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_fifo_1_ehr_canonicalize,
	      1u);
  init_symbol(&symbols[9u],
	      "CAN_FIRE_RL_m_fifo_1_enq_ehr_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_fifo_1_enq_ehr_canonicalize,
	      1u);
  init_symbol(&symbols[10u],
	      "CAN_FIRE_RL_m_fifo_2_canocalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_fifo_2_canocalize,
	      1u);
  init_symbol(&symbols[11u],
	      "CAN_FIRE_RL_m_fifo_2_clear_ehr_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_fifo_2_clear_ehr_canonicalize,
	      1u);
  init_symbol(&symbols[12u],
	      "CAN_FIRE_RL_m_fifo_2_deq_ehr_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_fifo_2_deq_ehr_canonicalize,
	      1u);
  init_symbol(&symbols[13u],
	      "CAN_FIRE_RL_m_fifo_2_ehr_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_fifo_2_ehr_canonicalize,
	      1u);
  init_symbol(&symbols[14u],
	      "CAN_FIRE_RL_m_fifo_2_enq_ehr_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_fifo_2_enq_ehr_canonicalize,
	      1u);
  init_symbol(&symbols[15u], "m_cycle", SYM_MODULE, &INST_m_cycle);
  init_symbol(&symbols[16u],
	      "m_fifo_1_clear_ehr_ehrReg",
	      SYM_MODULE,
	      &INST_m_fifo_1_clear_ehr_ehrReg);
  init_symbol(&symbols[17u],
	      "m_fifo_1_clear_ehr_ignored_wires_0",
	      SYM_MODULE,
	      &INST_m_fifo_1_clear_ehr_ignored_wires_0);
  init_symbol(&symbols[18u],
	      "m_fifo_1_clear_ehr_ignored_wires_1",
	      SYM_MODULE,
	      &INST_m_fifo_1_clear_ehr_ignored_wires_1);
  init_symbol(&symbols[19u],
	      "m_fifo_1_clear_ehr_virtual_reg_0",
	      SYM_MODULE,
	      &INST_m_fifo_1_clear_ehr_virtual_reg_0);
  init_symbol(&symbols[20u],
	      "m_fifo_1_clear_ehr_virtual_reg_1",
	      SYM_MODULE,
	      &INST_m_fifo_1_clear_ehr_virtual_reg_1);
  init_symbol(&symbols[21u],
	      "m_fifo_1_clear_ehr_wires_0",
	      SYM_MODULE,
	      &INST_m_fifo_1_clear_ehr_wires_0);
  init_symbol(&symbols[22u],
	      "m_fifo_1_clear_ehr_wires_1",
	      SYM_MODULE,
	      &INST_m_fifo_1_clear_ehr_wires_1);
  init_symbol(&symbols[23u], "m_fifo_1_data_0", SYM_MODULE, &INST_m_fifo_1_data_0);
  init_symbol(&symbols[24u], "m_fifo_1_data_1", SYM_MODULE, &INST_m_fifo_1_data_1);
  init_symbol(&symbols[25u], "m_fifo_1_data_2", SYM_MODULE, &INST_m_fifo_1_data_2);
  init_symbol(&symbols[26u], "m_fifo_1_deq_ehr_ehrReg", SYM_MODULE, &INST_m_fifo_1_deq_ehr_ehrReg);
  init_symbol(&symbols[27u],
	      "m_fifo_1_deq_ehr_ignored_wires_0",
	      SYM_MODULE,
	      &INST_m_fifo_1_deq_ehr_ignored_wires_0);
  init_symbol(&symbols[28u],
	      "m_fifo_1_deq_ehr_ignored_wires_1",
	      SYM_MODULE,
	      &INST_m_fifo_1_deq_ehr_ignored_wires_1);
  init_symbol(&symbols[29u],
	      "m_fifo_1_deq_ehr_virtual_reg_0",
	      SYM_MODULE,
	      &INST_m_fifo_1_deq_ehr_virtual_reg_0);
  init_symbol(&symbols[30u],
	      "m_fifo_1_deq_ehr_virtual_reg_1",
	      SYM_MODULE,
	      &INST_m_fifo_1_deq_ehr_virtual_reg_1);
  init_symbol(&symbols[31u], "m_fifo_1_deq_ehr_wires_0", SYM_MODULE, &INST_m_fifo_1_deq_ehr_wires_0);
  init_symbol(&symbols[32u], "m_fifo_1_deq_ehr_wires_1", SYM_MODULE, &INST_m_fifo_1_deq_ehr_wires_1);
  init_symbol(&symbols[33u], "m_fifo_1_deqP", SYM_MODULE, &INST_m_fifo_1_deqP);
  init_symbol(&symbols[34u], "m_fifo_1_ehr_ehrReg", SYM_MODULE, &INST_m_fifo_1_ehr_ehrReg);
  init_symbol(&symbols[35u],
	      "m_fifo_1_ehr_ignored_wires_0",
	      SYM_MODULE,
	      &INST_m_fifo_1_ehr_ignored_wires_0);
  init_symbol(&symbols[36u],
	      "m_fifo_1_ehr_ignored_wires_1",
	      SYM_MODULE,
	      &INST_m_fifo_1_ehr_ignored_wires_1);
  init_symbol(&symbols[37u],
	      "m_fifo_1_ehr_ignored_wires_2",
	      SYM_MODULE,
	      &INST_m_fifo_1_ehr_ignored_wires_2);
  init_symbol(&symbols[38u],
	      "m_fifo_1_ehr_virtual_reg_0",
	      SYM_MODULE,
	      &INST_m_fifo_1_ehr_virtual_reg_0);
  init_symbol(&symbols[39u],
	      "m_fifo_1_ehr_virtual_reg_1",
	      SYM_MODULE,
	      &INST_m_fifo_1_ehr_virtual_reg_1);
  init_symbol(&symbols[40u],
	      "m_fifo_1_ehr_virtual_reg_2",
	      SYM_MODULE,
	      &INST_m_fifo_1_ehr_virtual_reg_2);
  init_symbol(&symbols[41u], "m_fifo_1_ehr_wires_0", SYM_MODULE, &INST_m_fifo_1_ehr_wires_0);
  init_symbol(&symbols[42u], "m_fifo_1_ehr_wires_1", SYM_MODULE, &INST_m_fifo_1_ehr_wires_1);
  init_symbol(&symbols[43u], "m_fifo_1_ehr_wires_2", SYM_MODULE, &INST_m_fifo_1_ehr_wires_2);
  init_symbol(&symbols[44u], "m_fifo_1_empty", SYM_MODULE, &INST_m_fifo_1_empty);
  init_symbol(&symbols[45u], "m_fifo_1_enq_ehr_ehrReg", SYM_MODULE, &INST_m_fifo_1_enq_ehr_ehrReg);
  init_symbol(&symbols[46u],
	      "m_fifo_1_enq_ehr_ignored_wires_0",
	      SYM_MODULE,
	      &INST_m_fifo_1_enq_ehr_ignored_wires_0);
  init_symbol(&symbols[47u],
	      "m_fifo_1_enq_ehr_ignored_wires_1",
	      SYM_MODULE,
	      &INST_m_fifo_1_enq_ehr_ignored_wires_1);
  init_symbol(&symbols[48u],
	      "m_fifo_1_enq_ehr_virtual_reg_0",
	      SYM_MODULE,
	      &INST_m_fifo_1_enq_ehr_virtual_reg_0);
  init_symbol(&symbols[49u],
	      "m_fifo_1_enq_ehr_virtual_reg_1",
	      SYM_MODULE,
	      &INST_m_fifo_1_enq_ehr_virtual_reg_1);
  init_symbol(&symbols[50u], "m_fifo_1_enq_ehr_wires_0", SYM_MODULE, &INST_m_fifo_1_enq_ehr_wires_0);
  init_symbol(&symbols[51u], "m_fifo_1_enq_ehr_wires_1", SYM_MODULE, &INST_m_fifo_1_enq_ehr_wires_1);
  init_symbol(&symbols[52u], "m_fifo_1_enqP", SYM_MODULE, &INST_m_fifo_1_enqP);
  init_symbol(&symbols[53u], "m_fifo_1_full", SYM_MODULE, &INST_m_fifo_1_full);
  init_symbol(&symbols[54u],
	      "m_fifo_2_clear_ehr_ehrReg",
	      SYM_MODULE,
	      &INST_m_fifo_2_clear_ehr_ehrReg);
  init_symbol(&symbols[55u],
	      "m_fifo_2_clear_ehr_ignored_wires_0",
	      SYM_MODULE,
	      &INST_m_fifo_2_clear_ehr_ignored_wires_0);
  init_symbol(&symbols[56u],
	      "m_fifo_2_clear_ehr_ignored_wires_1",
	      SYM_MODULE,
	      &INST_m_fifo_2_clear_ehr_ignored_wires_1);
  init_symbol(&symbols[57u],
	      "m_fifo_2_clear_ehr_virtual_reg_0",
	      SYM_MODULE,
	      &INST_m_fifo_2_clear_ehr_virtual_reg_0);
  init_symbol(&symbols[58u],
	      "m_fifo_2_clear_ehr_virtual_reg_1",
	      SYM_MODULE,
	      &INST_m_fifo_2_clear_ehr_virtual_reg_1);
  init_symbol(&symbols[59u],
	      "m_fifo_2_clear_ehr_wires_0",
	      SYM_MODULE,
	      &INST_m_fifo_2_clear_ehr_wires_0);
  init_symbol(&symbols[60u],
	      "m_fifo_2_clear_ehr_wires_1",
	      SYM_MODULE,
	      &INST_m_fifo_2_clear_ehr_wires_1);
  init_symbol(&symbols[61u], "m_fifo_2_data_0", SYM_MODULE, &INST_m_fifo_2_data_0);
  init_symbol(&symbols[62u], "m_fifo_2_data_1", SYM_MODULE, &INST_m_fifo_2_data_1);
  init_symbol(&symbols[63u], "m_fifo_2_data_2", SYM_MODULE, &INST_m_fifo_2_data_2);
  init_symbol(&symbols[64u], "m_fifo_2_deq_ehr_ehrReg", SYM_MODULE, &INST_m_fifo_2_deq_ehr_ehrReg);
  init_symbol(&symbols[65u],
	      "m_fifo_2_deq_ehr_ignored_wires_0",
	      SYM_MODULE,
	      &INST_m_fifo_2_deq_ehr_ignored_wires_0);
  init_symbol(&symbols[66u],
	      "m_fifo_2_deq_ehr_ignored_wires_1",
	      SYM_MODULE,
	      &INST_m_fifo_2_deq_ehr_ignored_wires_1);
  init_symbol(&symbols[67u],
	      "m_fifo_2_deq_ehr_virtual_reg_0",
	      SYM_MODULE,
	      &INST_m_fifo_2_deq_ehr_virtual_reg_0);
  init_symbol(&symbols[68u],
	      "m_fifo_2_deq_ehr_virtual_reg_1",
	      SYM_MODULE,
	      &INST_m_fifo_2_deq_ehr_virtual_reg_1);
  init_symbol(&symbols[69u], "m_fifo_2_deq_ehr_wires_0", SYM_MODULE, &INST_m_fifo_2_deq_ehr_wires_0);
  init_symbol(&symbols[70u], "m_fifo_2_deq_ehr_wires_1", SYM_MODULE, &INST_m_fifo_2_deq_ehr_wires_1);
  init_symbol(&symbols[71u], "m_fifo_2_deqP", SYM_MODULE, &INST_m_fifo_2_deqP);
  init_symbol(&symbols[72u], "m_fifo_2_ehr_ehrReg", SYM_MODULE, &INST_m_fifo_2_ehr_ehrReg);
  init_symbol(&symbols[73u],
	      "m_fifo_2_ehr_ignored_wires_0",
	      SYM_MODULE,
	      &INST_m_fifo_2_ehr_ignored_wires_0);
  init_symbol(&symbols[74u],
	      "m_fifo_2_ehr_ignored_wires_1",
	      SYM_MODULE,
	      &INST_m_fifo_2_ehr_ignored_wires_1);
  init_symbol(&symbols[75u],
	      "m_fifo_2_ehr_ignored_wires_2",
	      SYM_MODULE,
	      &INST_m_fifo_2_ehr_ignored_wires_2);
  init_symbol(&symbols[76u],
	      "m_fifo_2_ehr_virtual_reg_0",
	      SYM_MODULE,
	      &INST_m_fifo_2_ehr_virtual_reg_0);
  init_symbol(&symbols[77u],
	      "m_fifo_2_ehr_virtual_reg_1",
	      SYM_MODULE,
	      &INST_m_fifo_2_ehr_virtual_reg_1);
  init_symbol(&symbols[78u],
	      "m_fifo_2_ehr_virtual_reg_2",
	      SYM_MODULE,
	      &INST_m_fifo_2_ehr_virtual_reg_2);
  init_symbol(&symbols[79u], "m_fifo_2_ehr_wires_0", SYM_MODULE, &INST_m_fifo_2_ehr_wires_0);
  init_symbol(&symbols[80u], "m_fifo_2_ehr_wires_1", SYM_MODULE, &INST_m_fifo_2_ehr_wires_1);
  init_symbol(&symbols[81u], "m_fifo_2_ehr_wires_2", SYM_MODULE, &INST_m_fifo_2_ehr_wires_2);
  init_symbol(&symbols[82u], "m_fifo_2_empty", SYM_MODULE, &INST_m_fifo_2_empty);
  init_symbol(&symbols[83u], "m_fifo_2_enq_ehr_ehrReg", SYM_MODULE, &INST_m_fifo_2_enq_ehr_ehrReg);
  init_symbol(&symbols[84u],
	      "m_fifo_2_enq_ehr_ignored_wires_0",
	      SYM_MODULE,
	      &INST_m_fifo_2_enq_ehr_ignored_wires_0);
  init_symbol(&symbols[85u],
	      "m_fifo_2_enq_ehr_ignored_wires_1",
	      SYM_MODULE,
	      &INST_m_fifo_2_enq_ehr_ignored_wires_1);
  init_symbol(&symbols[86u],
	      "m_fifo_2_enq_ehr_virtual_reg_0",
	      SYM_MODULE,
	      &INST_m_fifo_2_enq_ehr_virtual_reg_0);
  init_symbol(&symbols[87u],
	      "m_fifo_2_enq_ehr_virtual_reg_1",
	      SYM_MODULE,
	      &INST_m_fifo_2_enq_ehr_virtual_reg_1);
  init_symbol(&symbols[88u], "m_fifo_2_enq_ehr_wires_0", SYM_MODULE, &INST_m_fifo_2_enq_ehr_wires_0);
  init_symbol(&symbols[89u], "m_fifo_2_enq_ehr_wires_1", SYM_MODULE, &INST_m_fifo_2_enq_ehr_wires_1);
  init_symbol(&symbols[90u], "m_fifo_2_enqP", SYM_MODULE, &INST_m_fifo_2_enqP);
  init_symbol(&symbols[91u], "m_fifo_2_full", SYM_MODULE, &INST_m_fifo_2_full);
  init_symbol(&symbols[92u], "RL_m_cycle_stuff", SYM_RULE);
  init_symbol(&symbols[93u], "RL_m_deq_fifo_1", SYM_RULE);
  init_symbol(&symbols[94u], "RL_m_deq_fifo_2", SYM_RULE);
  init_symbol(&symbols[95u], "RL_m_enq_fifo_1", SYM_RULE);
  init_symbol(&symbols[96u], "RL_m_enq_fifo_2", SYM_RULE);
  init_symbol(&symbols[97u], "RL_m_fifo_1_canocalize", SYM_RULE);
  init_symbol(&symbols[98u], "RL_m_fifo_1_clear_ehr_canonicalize", SYM_RULE);
  init_symbol(&symbols[99u], "RL_m_fifo_1_deq_ehr_canonicalize", SYM_RULE);
  init_symbol(&symbols[100u], "RL_m_fifo_1_ehr_canonicalize", SYM_RULE);
  init_symbol(&symbols[101u], "RL_m_fifo_1_enq_ehr_canonicalize", SYM_RULE);
  init_symbol(&symbols[102u], "RL_m_fifo_2_canocalize", SYM_RULE);
  init_symbol(&symbols[103u], "RL_m_fifo_2_clear_ehr_canonicalize", SYM_RULE);
  init_symbol(&symbols[104u], "RL_m_fifo_2_deq_ehr_canonicalize", SYM_RULE);
  init_symbol(&symbols[105u], "RL_m_fifo_2_ehr_canonicalize", SYM_RULE);
  init_symbol(&symbols[106u], "RL_m_fifo_2_enq_ehr_canonicalize", SYM_RULE);
  init_symbol(&symbols[107u],
	      "WILL_FIRE_RL_m_cycle_stuff",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_cycle_stuff,
	      1u);
  init_symbol(&symbols[108u],
	      "WILL_FIRE_RL_m_deq_fifo_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_deq_fifo_1,
	      1u);
  init_symbol(&symbols[109u],
	      "WILL_FIRE_RL_m_deq_fifo_2",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_deq_fifo_2,
	      1u);
  init_symbol(&symbols[110u],
	      "WILL_FIRE_RL_m_enq_fifo_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_enq_fifo_1,
	      1u);
  init_symbol(&symbols[111u],
	      "WILL_FIRE_RL_m_enq_fifo_2",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_enq_fifo_2,
	      1u);
  init_symbol(&symbols[112u],
	      "WILL_FIRE_RL_m_fifo_1_canocalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_fifo_1_canocalize,
	      1u);
  init_symbol(&symbols[113u],
	      "WILL_FIRE_RL_m_fifo_1_clear_ehr_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_fifo_1_clear_ehr_canonicalize,
	      1u);
  init_symbol(&symbols[114u],
	      "WILL_FIRE_RL_m_fifo_1_deq_ehr_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_fifo_1_deq_ehr_canonicalize,
	      1u);
  init_symbol(&symbols[115u],
	      "WILL_FIRE_RL_m_fifo_1_ehr_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_fifo_1_ehr_canonicalize,
	      1u);
  init_symbol(&symbols[116u],
	      "WILL_FIRE_RL_m_fifo_1_enq_ehr_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_fifo_1_enq_ehr_canonicalize,
	      1u);
  init_symbol(&symbols[117u],
	      "WILL_FIRE_RL_m_fifo_2_canocalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_fifo_2_canocalize,
	      1u);
  init_symbol(&symbols[118u],
	      "WILL_FIRE_RL_m_fifo_2_clear_ehr_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_fifo_2_clear_ehr_canonicalize,
	      1u);
  init_symbol(&symbols[119u],
	      "WILL_FIRE_RL_m_fifo_2_deq_ehr_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_fifo_2_deq_ehr_canonicalize,
	      1u);
  init_symbol(&symbols[120u],
	      "WILL_FIRE_RL_m_fifo_2_ehr_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_fifo_2_ehr_canonicalize,
	      1u);
  init_symbol(&symbols[121u],
	      "WILL_FIRE_RL_m_fifo_2_enq_ehr_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_fifo_2_enq_ehr_canonicalize,
	      1u);
}


/* Rule actions */

void MOD_mkTbCFScheduling::RL_m_fifo_1_enq_ehr_canonicalize()
{
  tUInt32 DEF_IF_m_fifo_1_enq_ehr_wires_1_whas_THEN_m_fifo_1_ETC___d7;
  DEF_m_fifo_1_enq_ehr_wires_0_wget____d4 = INST_m_fifo_1_enq_ehr_wires_0.METH_wget();
  DEF_m_fifo_1_enq_ehr_ehrReg___d5 = INST_m_fifo_1_enq_ehr_ehrReg.METH_read();
  DEF_m_fifo_1_enq_ehr_wires_0_whas____d3 = INST_m_fifo_1_enq_ehr_wires_0.METH_whas();
  DEF_IF_m_fifo_1_enq_ehr_wires_0_whas_THEN_m_fifo_1_ETC___d6 = DEF_m_fifo_1_enq_ehr_wires_0_whas____d3 ? DEF_m_fifo_1_enq_ehr_wires_0_wget____d4 : DEF_m_fifo_1_enq_ehr_ehrReg___d5;
  DEF_IF_m_fifo_1_enq_ehr_wires_1_whas_THEN_m_fifo_1_ETC___d7 = INST_m_fifo_1_enq_ehr_wires_1.METH_whas() ? INST_m_fifo_1_enq_ehr_wires_1.METH_wget() : DEF_IF_m_fifo_1_enq_ehr_wires_0_whas_THEN_m_fifo_1_ETC___d6;
  INST_m_fifo_1_enq_ehr_ehrReg.METH_write(DEF_IF_m_fifo_1_enq_ehr_wires_1_whas_THEN_m_fifo_1_ETC___d7);
}

void MOD_mkTbCFScheduling::RL_m_fifo_1_deq_ehr_canonicalize()
{
  tUInt8 DEF_IF_m_fifo_1_deq_ehr_wires_1_whas_THEN_m_fifo_1_ETC___d14;
  DEF_m_fifo_1_deq_ehr_wires_0_wget____d11 = INST_m_fifo_1_deq_ehr_wires_0.METH_wget();
  DEF_m_fifo_1_deq_ehr_ehrReg___d12 = INST_m_fifo_1_deq_ehr_ehrReg.METH_read();
  DEF_m_fifo_1_deq_ehr_wires_0_whas____d10 = INST_m_fifo_1_deq_ehr_wires_0.METH_whas();
  DEF_IF_m_fifo_1_deq_ehr_wires_0_whas__0_THEN_m_fif_ETC___d13 = DEF_m_fifo_1_deq_ehr_wires_0_whas____d10 ? DEF_m_fifo_1_deq_ehr_wires_0_wget____d11 : DEF_m_fifo_1_deq_ehr_ehrReg___d12;
  DEF_IF_m_fifo_1_deq_ehr_wires_1_whas_THEN_m_fifo_1_ETC___d14 = INST_m_fifo_1_deq_ehr_wires_1.METH_whas() ? INST_m_fifo_1_deq_ehr_wires_1.METH_wget() : DEF_IF_m_fifo_1_deq_ehr_wires_0_whas__0_THEN_m_fif_ETC___d13;
  INST_m_fifo_1_deq_ehr_ehrReg.METH_write(DEF_IF_m_fifo_1_deq_ehr_wires_1_whas_THEN_m_fifo_1_ETC___d14);
}

void MOD_mkTbCFScheduling::RL_m_fifo_1_clear_ehr_canonicalize()
{
  tUInt8 DEF_IF_m_fifo_1_clear_ehr_wires_1_whas__5_THEN_m_f_ETC___d21;
  DEF_m_fifo_1_clear_ehr_wires_0_wget____d18 = INST_m_fifo_1_clear_ehr_wires_0.METH_wget();
  DEF_m_fifo_1_clear_ehr_ehrReg___d19 = INST_m_fifo_1_clear_ehr_ehrReg.METH_read();
  DEF_m_fifo_1_clear_ehr_wires_0_whas____d17 = INST_m_fifo_1_clear_ehr_wires_0.METH_whas();
  DEF_IF_m_fifo_1_clear_ehr_wires_0_whas__7_THEN_m_f_ETC___d20 = DEF_m_fifo_1_clear_ehr_wires_0_whas____d17 ? DEF_m_fifo_1_clear_ehr_wires_0_wget____d18 : DEF_m_fifo_1_clear_ehr_ehrReg___d19;
  DEF_IF_m_fifo_1_clear_ehr_wires_1_whas__5_THEN_m_f_ETC___d21 = INST_m_fifo_1_clear_ehr_wires_1.METH_whas() ? INST_m_fifo_1_clear_ehr_wires_1.METH_wget() : DEF_IF_m_fifo_1_clear_ehr_wires_0_whas__7_THEN_m_f_ETC___d20;
  INST_m_fifo_1_clear_ehr_ehrReg.METH_write(DEF_IF_m_fifo_1_clear_ehr_wires_1_whas__5_THEN_m_f_ETC___d21);
}

void MOD_mkTbCFScheduling::RL_m_fifo_1_canocalize()
{
  tUInt8 DEF_m_fifo_1_enqP_8_EQ_2_9_AND_m_fifo_1_clear_ehr__ETC___d99;
  tUInt8 DEF_m_fifo_1_clear_ehr_virtual_reg_1_read__2_OR_IF_ETC___d86;
  tUInt8 DEF_m_fifo_1_enqP_8_EQ_0_7_AND_m_fifo_1_clear_ehr__ETC___d89;
  tUInt8 DEF_m_fifo_1_clear_ehr_virtual_reg_1_read__2_OR_IF_ETC___d88;
  tUInt8 DEF_m_fifo_1_enqP_8_EQ_1_7_AND_m_fifo_1_clear_ehr__ETC___d98;
  tUInt8 DEF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read__2_3_ETC___d68;
  tUInt8 DEF_m_fifo_1_enqP_8_EQ_2___d39;
  tUInt8 DEF_enqP_next__h3753;
  tUInt8 DEF_m_fifo_1_enqP_8_PLUS_1___d41;
  tUInt8 DEF_IF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read___ETC___d42;
  tUInt8 DEF_m_fifo_1_deqP_3_EQ_2___d54;
  tUInt8 DEF_deqP_next__h3754;
  tUInt8 DEF_m_fifo_1_deqP_3_PLUS_1___d56;
  tUInt8 DEF_IF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read___ETC___d57;
  tUInt8 DEF_x__h4217;
  tUInt8 DEF_m_fifo_1_clear_ehr_ehrReg_9_BIT_1___d25;
  tUInt8 DEF_m_fifo_1_clear_ehr_wires_0_wget__8_BIT_1___d24;
  tUInt8 DEF_m_fifo_1_deq_ehr_wires_0_wget__1_BIT_1___d45;
  tUInt8 DEF_m_fifo_1_deq_ehr_ehrReg_2_BIT_1___d46;
  tUInt8 DEF_m_fifo_1_enq_ehr_ehrReg_BIT_8___d31;
  tUInt8 DEF_m_fifo_1_enq_ehr_wires_0_wget_BIT_8___d30;
  tUInt8 DEF_x__h1354;
  tUInt8 DEF_x__h1355;
  tUInt8 DEF_m_fifo_1_clear_ehr_virtual_reg_1_read____d22;
  tUInt8 DEF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read__2_3_ETC___d27;
  tUInt8 DEF_NOT_m_fifo_1_enq_ehr_virtual_reg_1_read__8_9_A_ETC___d36;
  tUInt8 DEF_NOT_m_fifo_1_deq_ehr_virtual_reg_1_read__3_4_A_ETC___d51;
  tUInt8 DEF_m_fifo_1_enq_ehr_virtual_reg_1_read____d28;
  tUInt8 DEF_m_fifo_1_enq_ehr_virtual_reg_1_read__8_OR_IF_m_ETC___d67;
  tUInt8 DEF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read__2_3_ETC___d62;
  tUInt8 DEF_m_fifo_1_deq_ehr_virtual_reg_1_read____d43;
  tUInt8 DEF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read__2_3_ETC___d75;
  tUInt8 DEF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read__2_3_ETC___d37;
  tUInt8 DEF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read__2_3_ETC___d52;
  tUInt8 DEF_x__h5023;
  tUInt8 DEF_m_fifo_1_clear_ehr_virtual_reg_1_read__2_OR_IF_ETC___d79;
  DEF_x__h5023 = INST_m_fifo_1_enqP.METH_read();
  DEF_m_fifo_1_empty__h4653 = INST_m_fifo_1_empty.METH_read();
  DEF_m_fifo_1_full__h4039 = INST_m_fifo_1_full.METH_read();
  DEF_m_fifo_1_deq_ehr_virtual_reg_1_read____d43 = INST_m_fifo_1_deq_ehr_virtual_reg_1.METH_read();
  DEF_m_fifo_1_enq_ehr_virtual_reg_1_read____d28 = INST_m_fifo_1_enq_ehr_virtual_reg_1.METH_read();
  DEF_x__h14707 = INST_m_fifo_1_deqP.METH_read();
  DEF_m_fifo_1_enq_ehr_wires_0_wget____d4 = INST_m_fifo_1_enq_ehr_wires_0.METH_wget();
  DEF_m_fifo_1_enq_ehr_ehrReg___d5 = INST_m_fifo_1_enq_ehr_ehrReg.METH_read();
  DEF_m_fifo_1_clear_ehr_wires_0_wget____d18 = INST_m_fifo_1_clear_ehr_wires_0.METH_wget();
  DEF_m_fifo_1_clear_ehr_ehrReg___d19 = INST_m_fifo_1_clear_ehr_ehrReg.METH_read();
  DEF_m_fifo_1_deq_ehr_wires_0_wget____d11 = INST_m_fifo_1_deq_ehr_wires_0.METH_wget();
  DEF_m_fifo_1_deq_ehr_ehrReg___d12 = INST_m_fifo_1_deq_ehr_ehrReg.METH_read();
  DEF_m_fifo_1_clear_ehr_virtual_reg_1_read____d22 = INST_m_fifo_1_clear_ehr_virtual_reg_1.METH_read();
  DEF_m_fifo_1_clear_ehr_wires_0_whas____d17 = INST_m_fifo_1_clear_ehr_wires_0.METH_whas();
  DEF_m_fifo_1_deq_ehr_wires_0_whas____d10 = INST_m_fifo_1_deq_ehr_wires_0.METH_whas();
  DEF_m_fifo_1_enq_ehr_wires_0_whas____d3 = INST_m_fifo_1_enq_ehr_wires_0.METH_whas();
  DEF_x__h1355 = (tUInt8)((tUInt8)255u & DEF_m_fifo_1_enq_ehr_wires_0_wget____d4);
  DEF_x__h1354 = (tUInt8)((tUInt8)255u & DEF_m_fifo_1_enq_ehr_ehrReg___d5);
  DEF_m_fifo_1_enq_ehr_wires_0_wget_BIT_8___d30 = (tUInt8)(DEF_m_fifo_1_enq_ehr_wires_0_wget____d4 >> 8u);
  DEF_m_fifo_1_deq_ehr_ehrReg_2_BIT_1___d46 = (tUInt8)(DEF_m_fifo_1_deq_ehr_ehrReg___d12 >> 1u);
  DEF_m_fifo_1_enq_ehr_ehrReg_BIT_8___d31 = (tUInt8)(DEF_m_fifo_1_enq_ehr_ehrReg___d5 >> 8u);
  DEF_m_fifo_1_enq_ehr_virtual_reg_1_read__8_OR_IF_m_ETC___d67 = (DEF_m_fifo_1_enq_ehr_virtual_reg_1_read____d28 || (DEF_m_fifo_1_enq_ehr_wires_0_whas____d3 ? !DEF_m_fifo_1_enq_ehr_wires_0_wget_BIT_8___d30 : !DEF_m_fifo_1_enq_ehr_ehrReg_BIT_8___d31)) || DEF_m_fifo_1_full__h4039;
  DEF_m_fifo_1_deq_ehr_wires_0_wget__1_BIT_1___d45 = (tUInt8)(DEF_m_fifo_1_deq_ehr_wires_0_wget____d11 >> 1u);
  DEF_m_fifo_1_clear_ehr_wires_0_wget__8_BIT_1___d24 = (tUInt8)(DEF_m_fifo_1_clear_ehr_wires_0_wget____d18 >> 1u);
  DEF_m_fifo_1_clear_ehr_ehrReg_9_BIT_1___d25 = (tUInt8)(DEF_m_fifo_1_clear_ehr_ehrReg___d19 >> 1u);
  DEF_m_fifo_1_clear_ehr_virtual_reg_1_read__2_OR_IF_ETC___d79 = DEF_m_fifo_1_clear_ehr_virtual_reg_1_read____d22 || (DEF_m_fifo_1_clear_ehr_wires_0_whas____d17 ? !DEF_m_fifo_1_clear_ehr_wires_0_wget__8_BIT_1___d24 : !DEF_m_fifo_1_clear_ehr_ehrReg_9_BIT_1___d25);
  DEF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read__2_3_ETC___d27 = !DEF_m_fifo_1_clear_ehr_virtual_reg_1_read____d22 && (DEF_m_fifo_1_clear_ehr_wires_0_whas____d17 ? DEF_m_fifo_1_clear_ehr_wires_0_wget__8_BIT_1___d24 : DEF_m_fifo_1_clear_ehr_ehrReg_9_BIT_1___d25);
  DEF_IF_m_fifo_1_enq_ehr_wires_0_whas_THEN_m_fifo_1_ETC___d6 = DEF_m_fifo_1_enq_ehr_wires_0_whas____d3 ? DEF_m_fifo_1_enq_ehr_wires_0_wget____d4 : DEF_m_fifo_1_enq_ehr_ehrReg___d5;
  DEF_x__h4217 = DEF_m_fifo_1_enq_ehr_wires_0_whas____d3 ? DEF_x__h1355 : DEF_x__h1354;
  DEF_m_fifo_1_deqP_3_PLUS_1___d56 = (tUInt8)3u & (DEF_x__h14707 + (tUInt8)1u);
  DEF_m_fifo_1_deqP_3_EQ_2___d54 = DEF_x__h14707 == (tUInt8)2u;
  DEF_IF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read___ETC___d57 = DEF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read__2_3_ETC___d27 || DEF_m_fifo_1_deqP_3_EQ_2___d54 ? (tUInt8)0u : DEF_m_fifo_1_deqP_3_PLUS_1___d56;
  DEF_deqP_next__h3754 = DEF_m_fifo_1_deqP_3_EQ_2___d54 ? (tUInt8)0u : DEF_m_fifo_1_deqP_3_PLUS_1___d56;
  DEF_m_fifo_1_enqP_8_PLUS_1___d41 = (tUInt8)3u & (DEF_x__h5023 + (tUInt8)1u);
  DEF_m_fifo_1_enqP_8_EQ_2___d39 = DEF_x__h5023 == (tUInt8)2u;
  DEF_IF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read___ETC___d42 = DEF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read__2_3_ETC___d27 || DEF_m_fifo_1_enqP_8_EQ_2___d39 ? (tUInt8)0u : DEF_m_fifo_1_enqP_8_PLUS_1___d41;
  DEF_enqP_next__h3753 = DEF_m_fifo_1_enqP_8_EQ_2___d39 ? (tUInt8)0u : DEF_m_fifo_1_enqP_8_PLUS_1___d41;
  DEF_IF_m_fifo_1_clear_ehr_wires_0_whas__7_THEN_m_f_ETC___d20 = DEF_m_fifo_1_clear_ehr_wires_0_whas____d17 ? DEF_m_fifo_1_clear_ehr_wires_0_wget____d18 : DEF_m_fifo_1_clear_ehr_ehrReg___d19;
  DEF_IF_m_fifo_1_deq_ehr_wires_0_whas__0_THEN_m_fif_ETC___d13 = DEF_m_fifo_1_deq_ehr_wires_0_whas____d10 ? DEF_m_fifo_1_deq_ehr_wires_0_wget____d11 : DEF_m_fifo_1_deq_ehr_ehrReg___d12;
  DEF__0_CONCAT_DONTCARE___d100 = 170u;
  DEF__0_CONCAT_DONTCARE___d101 = (tUInt8)0u;
  DEF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read__2_3_ETC___d68 = DEF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read__2_3_ETC___d27 || DEF_m_fifo_1_enq_ehr_virtual_reg_1_read__8_OR_IF_m_ETC___d67;
  DEF_NOT_m_fifo_1_empty_9___d50 = !DEF_m_fifo_1_empty__h4653;
  DEF_NOT_m_fifo_1_deq_ehr_virtual_reg_1_read__3_4_A_ETC___d51 = (!DEF_m_fifo_1_deq_ehr_virtual_reg_1_read____d43 && (DEF_m_fifo_1_deq_ehr_wires_0_whas____d10 ? DEF_m_fifo_1_deq_ehr_wires_0_wget__1_BIT_1___d45 : DEF_m_fifo_1_deq_ehr_ehrReg_2_BIT_1___d46)) && DEF_NOT_m_fifo_1_empty_9___d50;
  DEF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read__2_3_ETC___d52 = DEF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read__2_3_ETC___d27 || DEF_NOT_m_fifo_1_deq_ehr_virtual_reg_1_read__3_4_A_ETC___d51;
  DEF_NOT_m_fifo_1_full_4___d35 = !DEF_m_fifo_1_full__h4039;
  DEF_NOT_m_fifo_1_enq_ehr_virtual_reg_1_read__8_9_A_ETC___d36 = (!DEF_m_fifo_1_enq_ehr_virtual_reg_1_read____d28 && (DEF_m_fifo_1_enq_ehr_wires_0_whas____d3 ? DEF_m_fifo_1_enq_ehr_wires_0_wget_BIT_8___d30 : DEF_m_fifo_1_enq_ehr_ehrReg_BIT_8___d31)) && DEF_NOT_m_fifo_1_full_4___d35;
  DEF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read__2_3_ETC___d37 = DEF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read__2_3_ETC___d27 || DEF_NOT_m_fifo_1_enq_ehr_virtual_reg_1_read__8_9_A_ETC___d36;
  DEF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read__2_3_ETC___d75 = DEF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read__2_3_ETC___d27 || ((DEF_NOT_m_fifo_1_enq_ehr_virtual_reg_1_read__8_9_A_ETC___d36 && (DEF_NOT_m_fifo_1_deq_ehr_virtual_reg_1_read__3_4_A_ETC___d51 || DEF_enqP_next__h3753 == DEF_x__h14707)) || (DEF_m_fifo_1_enq_ehr_virtual_reg_1_read__8_OR_IF_m_ETC___d67 && DEF_NOT_m_fifo_1_deq_ehr_virtual_reg_1_read__3_4_A_ETC___d51));
  DEF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read__2_3_ETC___d62 = DEF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read__2_3_ETC___d27 || (DEF_NOT_m_fifo_1_enq_ehr_virtual_reg_1_read__8_9_A_ETC___d36 || (DEF_NOT_m_fifo_1_deq_ehr_virtual_reg_1_read__3_4_A_ETC___d51 && DEF_x__h5023 == DEF_deqP_next__h3754));
  DEF_m_fifo_1_clear_ehr_virtual_reg_1_read__2_OR_IF_ETC___d88 = DEF_m_fifo_1_clear_ehr_virtual_reg_1_read__2_OR_IF_ETC___d79 && DEF_NOT_m_fifo_1_enq_ehr_virtual_reg_1_read__8_9_A_ETC___d36;
  DEF_m_fifo_1_enqP_8_EQ_1_7_AND_m_fifo_1_clear_ehr__ETC___d98 = DEF_x__h5023 == (tUInt8)1u && DEF_m_fifo_1_clear_ehr_virtual_reg_1_read__2_OR_IF_ETC___d88;
  DEF_m_fifo_1_enqP_8_EQ_0_7_AND_m_fifo_1_clear_ehr__ETC___d89 = DEF_x__h5023 == (tUInt8)0u && DEF_m_fifo_1_clear_ehr_virtual_reg_1_read__2_OR_IF_ETC___d88;
  DEF_m_fifo_1_clear_ehr_virtual_reg_1_read__2_OR_IF_ETC___d86 = DEF_m_fifo_1_clear_ehr_virtual_reg_1_read__2_OR_IF_ETC___d79 && (DEF_NOT_m_fifo_1_enq_ehr_virtual_reg_1_read__8_9_A_ETC___d36 && ((DEF_m_fifo_1_deq_ehr_virtual_reg_1_read____d43 || (DEF_m_fifo_1_deq_ehr_wires_0_whas____d10 ? !DEF_m_fifo_1_deq_ehr_wires_0_wget__1_BIT_1___d45 : !DEF_m_fifo_1_deq_ehr_ehrReg_2_BIT_1___d46)) || DEF_m_fifo_1_empty__h4653));
  DEF_m_fifo_1_enqP_8_EQ_2_9_AND_m_fifo_1_clear_ehr__ETC___d99 = DEF_m_fifo_1_enqP_8_EQ_2___d39 && DEF_m_fifo_1_clear_ehr_virtual_reg_1_read__2_OR_IF_ETC___d88;
  if (DEF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read__2_3_ETC___d37)
    INST_m_fifo_1_enqP.METH_write(DEF_IF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read___ETC___d42);
  if (DEF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read__2_3_ETC___d52)
    INST_m_fifo_1_deqP.METH_write(DEF_IF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read___ETC___d57);
  if (DEF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read__2_3_ETC___d62)
    INST_m_fifo_1_empty.METH_write(DEF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read__2_3_ETC___d68);
  if (DEF_NOT_m_fifo_1_clear_ehr_virtual_reg_1_read__2_3_ETC___d75)
    INST_m_fifo_1_full.METH_write(DEF_m_fifo_1_clear_ehr_virtual_reg_1_read__2_OR_IF_ETC___d86);
  if (DEF_m_fifo_1_enqP_8_EQ_0_7_AND_m_fifo_1_clear_ehr__ETC___d89)
    INST_m_fifo_1_data_0.METH_write(DEF_x__h4217);
  if (DEF_m_fifo_1_enqP_8_EQ_1_7_AND_m_fifo_1_clear_ehr__ETC___d98)
    INST_m_fifo_1_data_1.METH_write(DEF_x__h4217);
  if (DEF_m_fifo_1_enqP_8_EQ_2_9_AND_m_fifo_1_clear_ehr__ETC___d99)
    INST_m_fifo_1_data_2.METH_write(DEF_x__h4217);
  INST_m_fifo_1_enq_ehr_wires_1.METH_wset(DEF__0_CONCAT_DONTCARE___d100);
  INST_m_fifo_1_enq_ehr_ignored_wires_1.METH_wset(DEF_IF_m_fifo_1_enq_ehr_wires_0_whas_THEN_m_fifo_1_ETC___d6);
  INST_m_fifo_1_enq_ehr_virtual_reg_1.METH_write((tUInt8)0u);
  INST_m_fifo_1_deq_ehr_wires_1.METH_wset(DEF__0_CONCAT_DONTCARE___d101);
  INST_m_fifo_1_deq_ehr_ignored_wires_1.METH_wset(DEF_IF_m_fifo_1_deq_ehr_wires_0_whas__0_THEN_m_fif_ETC___d13);
  INST_m_fifo_1_deq_ehr_virtual_reg_1.METH_write((tUInt8)0u);
  INST_m_fifo_1_clear_ehr_wires_1.METH_wset(DEF__0_CONCAT_DONTCARE___d101);
  INST_m_fifo_1_clear_ehr_ignored_wires_1.METH_wset(DEF_IF_m_fifo_1_clear_ehr_wires_0_whas__7_THEN_m_f_ETC___d20);
  INST_m_fifo_1_clear_ehr_virtual_reg_1.METH_write((tUInt8)0u);
}

void MOD_mkTbCFScheduling::RL_m_fifo_2_enq_ehr_canonicalize()
{
  tUInt32 DEF_IF_m_fifo_2_enq_ehr_wires_1_whas__02_THEN_m_fi_ETC___d108;
  DEF_m_fifo_2_enq_ehr_wires_0_wget____d105 = INST_m_fifo_2_enq_ehr_wires_0.METH_wget();
  DEF_m_fifo_2_enq_ehr_ehrReg___d106 = INST_m_fifo_2_enq_ehr_ehrReg.METH_read();
  DEF_m_fifo_2_enq_ehr_wires_0_whas____d104 = INST_m_fifo_2_enq_ehr_wires_0.METH_whas();
  DEF_IF_m_fifo_2_enq_ehr_wires_0_whas__04_THEN_m_fi_ETC___d107 = DEF_m_fifo_2_enq_ehr_wires_0_whas____d104 ? DEF_m_fifo_2_enq_ehr_wires_0_wget____d105 : DEF_m_fifo_2_enq_ehr_ehrReg___d106;
  DEF_IF_m_fifo_2_enq_ehr_wires_1_whas__02_THEN_m_fi_ETC___d108 = INST_m_fifo_2_enq_ehr_wires_1.METH_whas() ? INST_m_fifo_2_enq_ehr_wires_1.METH_wget() : DEF_IF_m_fifo_2_enq_ehr_wires_0_whas__04_THEN_m_fi_ETC___d107;
  INST_m_fifo_2_enq_ehr_ehrReg.METH_write(DEF_IF_m_fifo_2_enq_ehr_wires_1_whas__02_THEN_m_fi_ETC___d108);
}

void MOD_mkTbCFScheduling::RL_m_fifo_2_deq_ehr_canonicalize()
{
  tUInt8 DEF_IF_m_fifo_2_deq_ehr_wires_1_whas__09_THEN_m_fi_ETC___d115;
  DEF_m_fifo_2_deq_ehr_wires_0_wget____d112 = INST_m_fifo_2_deq_ehr_wires_0.METH_wget();
  DEF_m_fifo_2_deq_ehr_ehrReg___d113 = INST_m_fifo_2_deq_ehr_ehrReg.METH_read();
  DEF_m_fifo_2_deq_ehr_wires_0_whas____d111 = INST_m_fifo_2_deq_ehr_wires_0.METH_whas();
  DEF_IF_m_fifo_2_deq_ehr_wires_0_whas__11_THEN_m_fi_ETC___d114 = DEF_m_fifo_2_deq_ehr_wires_0_whas____d111 ? DEF_m_fifo_2_deq_ehr_wires_0_wget____d112 : DEF_m_fifo_2_deq_ehr_ehrReg___d113;
  DEF_IF_m_fifo_2_deq_ehr_wires_1_whas__09_THEN_m_fi_ETC___d115 = INST_m_fifo_2_deq_ehr_wires_1.METH_whas() ? INST_m_fifo_2_deq_ehr_wires_1.METH_wget() : DEF_IF_m_fifo_2_deq_ehr_wires_0_whas__11_THEN_m_fi_ETC___d114;
  INST_m_fifo_2_deq_ehr_ehrReg.METH_write(DEF_IF_m_fifo_2_deq_ehr_wires_1_whas__09_THEN_m_fi_ETC___d115);
}

void MOD_mkTbCFScheduling::RL_m_fifo_2_clear_ehr_canonicalize()
{
  tUInt8 DEF_IF_m_fifo_2_clear_ehr_wires_1_whas__16_THEN_m__ETC___d122;
  DEF_m_fifo_2_clear_ehr_wires_0_wget____d119 = INST_m_fifo_2_clear_ehr_wires_0.METH_wget();
  DEF_m_fifo_2_clear_ehr_ehrReg___d120 = INST_m_fifo_2_clear_ehr_ehrReg.METH_read();
  DEF_m_fifo_2_clear_ehr_wires_0_whas____d118 = INST_m_fifo_2_clear_ehr_wires_0.METH_whas();
  DEF_IF_m_fifo_2_clear_ehr_wires_0_whas__18_THEN_m__ETC___d121 = DEF_m_fifo_2_clear_ehr_wires_0_whas____d118 ? DEF_m_fifo_2_clear_ehr_wires_0_wget____d119 : DEF_m_fifo_2_clear_ehr_ehrReg___d120;
  DEF_IF_m_fifo_2_clear_ehr_wires_1_whas__16_THEN_m__ETC___d122 = INST_m_fifo_2_clear_ehr_wires_1.METH_whas() ? INST_m_fifo_2_clear_ehr_wires_1.METH_wget() : DEF_IF_m_fifo_2_clear_ehr_wires_0_whas__18_THEN_m__ETC___d121;
  INST_m_fifo_2_clear_ehr_ehrReg.METH_write(DEF_IF_m_fifo_2_clear_ehr_wires_1_whas__16_THEN_m__ETC___d122);
}

void MOD_mkTbCFScheduling::RL_m_fifo_2_canocalize()
{
  tUInt8 DEF_m_fifo_2_enqP_39_EQ_2_40_AND_m_fifo_2_clear_eh_ETC___d200;
  tUInt8 DEF_m_fifo_2_clear_ehr_virtual_reg_1_read__23_OR_I_ETC___d187;
  tUInt8 DEF_m_fifo_2_enqP_39_EQ_0_88_AND_m_fifo_2_clear_eh_ETC___d190;
  tUInt8 DEF_m_fifo_2_clear_ehr_virtual_reg_1_read__23_OR_I_ETC___d189;
  tUInt8 DEF_m_fifo_2_enqP_39_EQ_1_98_AND_m_fifo_2_clear_eh_ETC___d199;
  tUInt8 DEF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read__23__ETC___d169;
  tUInt8 DEF_m_fifo_2_enqP_39_EQ_2___d140;
  tUInt8 DEF_enqP_next__h9439;
  tUInt8 DEF_m_fifo_2_enqP_39_PLUS_1___d142;
  tUInt8 DEF_IF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read___ETC___d143;
  tUInt8 DEF_m_fifo_2_deqP_54_EQ_2___d155;
  tUInt8 DEF_deqP_next__h9440;
  tUInt8 DEF_m_fifo_2_deqP_54_PLUS_1___d157;
  tUInt8 DEF_IF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read___ETC___d158;
  tUInt8 DEF_x__h9902;
  tUInt8 DEF_m_fifo_2_clear_ehr_wires_0_wget__19_BIT_1___d125;
  tUInt8 DEF_m_fifo_2_clear_ehr_ehrReg_20_BIT_1___d126;
  tUInt8 DEF_m_fifo_2_deq_ehr_wires_0_wget__12_BIT_1___d146;
  tUInt8 DEF_m_fifo_2_deq_ehr_ehrReg_13_BIT_1___d147;
  tUInt8 DEF_m_fifo_2_enq_ehr_wires_0_wget__05_BIT_8___d131;
  tUInt8 DEF_m_fifo_2_enq_ehr_ehrReg_06_BIT_8___d132;
  tUInt8 DEF_x__h7054;
  tUInt8 DEF_x__h7053;
  tUInt8 DEF_m_fifo_2_clear_ehr_virtual_reg_1_read____d123;
  tUInt8 DEF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read__23__ETC___d128;
  tUInt8 DEF_NOT_m_fifo_2_enq_ehr_virtual_reg_1_read__29_30_ETC___d137;
  tUInt8 DEF_NOT_m_fifo_2_deq_ehr_virtual_reg_1_read__44_45_ETC___d152;
  tUInt8 DEF_m_fifo_2_enq_ehr_virtual_reg_1_read____d129;
  tUInt8 DEF_m_fifo_2_enq_ehr_virtual_reg_1_read__29_OR_IF__ETC___d168;
  tUInt8 DEF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read__23__ETC___d163;
  tUInt8 DEF_m_fifo_2_deq_ehr_virtual_reg_1_read____d144;
  tUInt8 DEF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read__23__ETC___d176;
  tUInt8 DEF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read__23__ETC___d138;
  tUInt8 DEF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read__23__ETC___d153;
  tUInt8 DEF_x__h10706;
  tUInt8 DEF_m_fifo_2_clear_ehr_virtual_reg_1_read__23_OR_I_ETC___d180;
  DEF_x__h10706 = INST_m_fifo_2_enqP.METH_read();
  DEF_m_fifo_2_empty__h10338 = INST_m_fifo_2_empty.METH_read();
  DEF_m_fifo_2_full__h9724 = INST_m_fifo_2_full.METH_read();
  DEF_m_fifo_2_deq_ehr_virtual_reg_1_read____d144 = INST_m_fifo_2_deq_ehr_virtual_reg_1.METH_read();
  DEF_m_fifo_2_enq_ehr_virtual_reg_1_read____d129 = INST_m_fifo_2_enq_ehr_virtual_reg_1.METH_read();
  DEF_x__h15429 = INST_m_fifo_2_deqP.METH_read();
  DEF_m_fifo_2_enq_ehr_wires_0_wget____d105 = INST_m_fifo_2_enq_ehr_wires_0.METH_wget();
  DEF_m_fifo_2_enq_ehr_ehrReg___d106 = INST_m_fifo_2_enq_ehr_ehrReg.METH_read();
  DEF_m_fifo_2_clear_ehr_wires_0_wget____d119 = INST_m_fifo_2_clear_ehr_wires_0.METH_wget();
  DEF_m_fifo_2_clear_ehr_ehrReg___d120 = INST_m_fifo_2_clear_ehr_ehrReg.METH_read();
  DEF_m_fifo_2_deq_ehr_wires_0_wget____d112 = INST_m_fifo_2_deq_ehr_wires_0.METH_wget();
  DEF_m_fifo_2_deq_ehr_ehrReg___d113 = INST_m_fifo_2_deq_ehr_ehrReg.METH_read();
  DEF_m_fifo_2_clear_ehr_virtual_reg_1_read____d123 = INST_m_fifo_2_clear_ehr_virtual_reg_1.METH_read();
  DEF_m_fifo_2_clear_ehr_wires_0_whas____d118 = INST_m_fifo_2_clear_ehr_wires_0.METH_whas();
  DEF_m_fifo_2_deq_ehr_wires_0_whas____d111 = INST_m_fifo_2_deq_ehr_wires_0.METH_whas();
  DEF_m_fifo_2_enq_ehr_wires_0_whas____d104 = INST_m_fifo_2_enq_ehr_wires_0.METH_whas();
  DEF_x__h7053 = (tUInt8)((tUInt8)255u & DEF_m_fifo_2_enq_ehr_ehrReg___d106);
  DEF_x__h7054 = (tUInt8)((tUInt8)255u & DEF_m_fifo_2_enq_ehr_wires_0_wget____d105);
  DEF_m_fifo_2_enq_ehr_ehrReg_06_BIT_8___d132 = (tUInt8)(DEF_m_fifo_2_enq_ehr_ehrReg___d106 >> 8u);
  DEF_m_fifo_2_deq_ehr_ehrReg_13_BIT_1___d147 = (tUInt8)(DEF_m_fifo_2_deq_ehr_ehrReg___d113 >> 1u);
  DEF_m_fifo_2_enq_ehr_wires_0_wget__05_BIT_8___d131 = (tUInt8)(DEF_m_fifo_2_enq_ehr_wires_0_wget____d105 >> 8u);
  DEF_m_fifo_2_enq_ehr_virtual_reg_1_read__29_OR_IF__ETC___d168 = (DEF_m_fifo_2_enq_ehr_virtual_reg_1_read____d129 || (DEF_m_fifo_2_enq_ehr_wires_0_whas____d104 ? !DEF_m_fifo_2_enq_ehr_wires_0_wget__05_BIT_8___d131 : !DEF_m_fifo_2_enq_ehr_ehrReg_06_BIT_8___d132)) || DEF_m_fifo_2_full__h9724;
  DEF_m_fifo_2_deq_ehr_wires_0_wget__12_BIT_1___d146 = (tUInt8)(DEF_m_fifo_2_deq_ehr_wires_0_wget____d112 >> 1u);
  DEF_m_fifo_2_clear_ehr_ehrReg_20_BIT_1___d126 = (tUInt8)(DEF_m_fifo_2_clear_ehr_ehrReg___d120 >> 1u);
  DEF_m_fifo_2_clear_ehr_wires_0_wget__19_BIT_1___d125 = (tUInt8)(DEF_m_fifo_2_clear_ehr_wires_0_wget____d119 >> 1u);
  DEF_m_fifo_2_clear_ehr_virtual_reg_1_read__23_OR_I_ETC___d180 = DEF_m_fifo_2_clear_ehr_virtual_reg_1_read____d123 || (DEF_m_fifo_2_clear_ehr_wires_0_whas____d118 ? !DEF_m_fifo_2_clear_ehr_wires_0_wget__19_BIT_1___d125 : !DEF_m_fifo_2_clear_ehr_ehrReg_20_BIT_1___d126);
  DEF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read__23__ETC___d128 = !DEF_m_fifo_2_clear_ehr_virtual_reg_1_read____d123 && (DEF_m_fifo_2_clear_ehr_wires_0_whas____d118 ? DEF_m_fifo_2_clear_ehr_wires_0_wget__19_BIT_1___d125 : DEF_m_fifo_2_clear_ehr_ehrReg_20_BIT_1___d126);
  DEF_IF_m_fifo_2_enq_ehr_wires_0_whas__04_THEN_m_fi_ETC___d107 = DEF_m_fifo_2_enq_ehr_wires_0_whas____d104 ? DEF_m_fifo_2_enq_ehr_wires_0_wget____d105 : DEF_m_fifo_2_enq_ehr_ehrReg___d106;
  DEF_x__h9902 = DEF_m_fifo_2_enq_ehr_wires_0_whas____d104 ? DEF_x__h7054 : DEF_x__h7053;
  DEF_m_fifo_2_deqP_54_PLUS_1___d157 = (tUInt8)3u & (DEF_x__h15429 + (tUInt8)1u);
  DEF_m_fifo_2_deqP_54_EQ_2___d155 = DEF_x__h15429 == (tUInt8)2u;
  DEF_IF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read___ETC___d158 = DEF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read__23__ETC___d128 || DEF_m_fifo_2_deqP_54_EQ_2___d155 ? (tUInt8)0u : DEF_m_fifo_2_deqP_54_PLUS_1___d157;
  DEF_deqP_next__h9440 = DEF_m_fifo_2_deqP_54_EQ_2___d155 ? (tUInt8)0u : DEF_m_fifo_2_deqP_54_PLUS_1___d157;
  DEF_m_fifo_2_enqP_39_PLUS_1___d142 = (tUInt8)3u & (DEF_x__h10706 + (tUInt8)1u);
  DEF_m_fifo_2_enqP_39_EQ_2___d140 = DEF_x__h10706 == (tUInt8)2u;
  DEF_IF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read___ETC___d143 = DEF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read__23__ETC___d128 || DEF_m_fifo_2_enqP_39_EQ_2___d140 ? (tUInt8)0u : DEF_m_fifo_2_enqP_39_PLUS_1___d142;
  DEF_enqP_next__h9439 = DEF_m_fifo_2_enqP_39_EQ_2___d140 ? (tUInt8)0u : DEF_m_fifo_2_enqP_39_PLUS_1___d142;
  DEF_IF_m_fifo_2_clear_ehr_wires_0_whas__18_THEN_m__ETC___d121 = DEF_m_fifo_2_clear_ehr_wires_0_whas____d118 ? DEF_m_fifo_2_clear_ehr_wires_0_wget____d119 : DEF_m_fifo_2_clear_ehr_ehrReg___d120;
  DEF_IF_m_fifo_2_deq_ehr_wires_0_whas__11_THEN_m_fi_ETC___d114 = DEF_m_fifo_2_deq_ehr_wires_0_whas____d111 ? DEF_m_fifo_2_deq_ehr_wires_0_wget____d112 : DEF_m_fifo_2_deq_ehr_ehrReg___d113;
  DEF__0_CONCAT_DONTCARE___d100 = 170u;
  DEF__0_CONCAT_DONTCARE___d101 = (tUInt8)0u;
  DEF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read__23__ETC___d169 = DEF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read__23__ETC___d128 || DEF_m_fifo_2_enq_ehr_virtual_reg_1_read__29_OR_IF__ETC___d168;
  DEF_NOT_m_fifo_2_full_35___d136 = !DEF_m_fifo_2_full__h9724;
  DEF_NOT_m_fifo_2_enq_ehr_virtual_reg_1_read__29_30_ETC___d137 = (!DEF_m_fifo_2_enq_ehr_virtual_reg_1_read____d129 && (DEF_m_fifo_2_enq_ehr_wires_0_whas____d104 ? DEF_m_fifo_2_enq_ehr_wires_0_wget__05_BIT_8___d131 : DEF_m_fifo_2_enq_ehr_ehrReg_06_BIT_8___d132)) && DEF_NOT_m_fifo_2_full_35___d136;
  DEF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read__23__ETC___d138 = DEF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read__23__ETC___d128 || DEF_NOT_m_fifo_2_enq_ehr_virtual_reg_1_read__29_30_ETC___d137;
  DEF_NOT_m_fifo_2_empty_50___d151 = !DEF_m_fifo_2_empty__h10338;
  DEF_NOT_m_fifo_2_deq_ehr_virtual_reg_1_read__44_45_ETC___d152 = (!DEF_m_fifo_2_deq_ehr_virtual_reg_1_read____d144 && (DEF_m_fifo_2_deq_ehr_wires_0_whas____d111 ? DEF_m_fifo_2_deq_ehr_wires_0_wget__12_BIT_1___d146 : DEF_m_fifo_2_deq_ehr_ehrReg_13_BIT_1___d147)) && DEF_NOT_m_fifo_2_empty_50___d151;
  DEF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read__23__ETC___d153 = DEF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read__23__ETC___d128 || DEF_NOT_m_fifo_2_deq_ehr_virtual_reg_1_read__44_45_ETC___d152;
  DEF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read__23__ETC___d176 = DEF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read__23__ETC___d128 || ((DEF_NOT_m_fifo_2_enq_ehr_virtual_reg_1_read__29_30_ETC___d137 && (DEF_NOT_m_fifo_2_deq_ehr_virtual_reg_1_read__44_45_ETC___d152 || DEF_enqP_next__h9439 == DEF_x__h15429)) || (DEF_m_fifo_2_enq_ehr_virtual_reg_1_read__29_OR_IF__ETC___d168 && DEF_NOT_m_fifo_2_deq_ehr_virtual_reg_1_read__44_45_ETC___d152));
  DEF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read__23__ETC___d163 = DEF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read__23__ETC___d128 || (DEF_NOT_m_fifo_2_enq_ehr_virtual_reg_1_read__29_30_ETC___d137 || (DEF_NOT_m_fifo_2_deq_ehr_virtual_reg_1_read__44_45_ETC___d152 && DEF_x__h10706 == DEF_deqP_next__h9440));
  DEF_m_fifo_2_clear_ehr_virtual_reg_1_read__23_OR_I_ETC___d189 = DEF_m_fifo_2_clear_ehr_virtual_reg_1_read__23_OR_I_ETC___d180 && DEF_NOT_m_fifo_2_enq_ehr_virtual_reg_1_read__29_30_ETC___d137;
  DEF_m_fifo_2_enqP_39_EQ_1_98_AND_m_fifo_2_clear_eh_ETC___d199 = DEF_x__h10706 == (tUInt8)1u && DEF_m_fifo_2_clear_ehr_virtual_reg_1_read__23_OR_I_ETC___d189;
  DEF_m_fifo_2_enqP_39_EQ_0_88_AND_m_fifo_2_clear_eh_ETC___d190 = DEF_x__h10706 == (tUInt8)0u && DEF_m_fifo_2_clear_ehr_virtual_reg_1_read__23_OR_I_ETC___d189;
  DEF_m_fifo_2_clear_ehr_virtual_reg_1_read__23_OR_I_ETC___d187 = DEF_m_fifo_2_clear_ehr_virtual_reg_1_read__23_OR_I_ETC___d180 && (DEF_NOT_m_fifo_2_enq_ehr_virtual_reg_1_read__29_30_ETC___d137 && ((DEF_m_fifo_2_deq_ehr_virtual_reg_1_read____d144 || (DEF_m_fifo_2_deq_ehr_wires_0_whas____d111 ? !DEF_m_fifo_2_deq_ehr_wires_0_wget__12_BIT_1___d146 : !DEF_m_fifo_2_deq_ehr_ehrReg_13_BIT_1___d147)) || DEF_m_fifo_2_empty__h10338));
  DEF_m_fifo_2_enqP_39_EQ_2_40_AND_m_fifo_2_clear_eh_ETC___d200 = DEF_m_fifo_2_enqP_39_EQ_2___d140 && DEF_m_fifo_2_clear_ehr_virtual_reg_1_read__23_OR_I_ETC___d189;
  if (DEF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read__23__ETC___d138)
    INST_m_fifo_2_enqP.METH_write(DEF_IF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read___ETC___d143);
  if (DEF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read__23__ETC___d153)
    INST_m_fifo_2_deqP.METH_write(DEF_IF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read___ETC___d158);
  if (DEF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read__23__ETC___d163)
    INST_m_fifo_2_empty.METH_write(DEF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read__23__ETC___d169);
  if (DEF_NOT_m_fifo_2_clear_ehr_virtual_reg_1_read__23__ETC___d176)
    INST_m_fifo_2_full.METH_write(DEF_m_fifo_2_clear_ehr_virtual_reg_1_read__23_OR_I_ETC___d187);
  if (DEF_m_fifo_2_enqP_39_EQ_0_88_AND_m_fifo_2_clear_eh_ETC___d190)
    INST_m_fifo_2_data_0.METH_write(DEF_x__h9902);
  if (DEF_m_fifo_2_enqP_39_EQ_1_98_AND_m_fifo_2_clear_eh_ETC___d199)
    INST_m_fifo_2_data_1.METH_write(DEF_x__h9902);
  if (DEF_m_fifo_2_enqP_39_EQ_2_40_AND_m_fifo_2_clear_eh_ETC___d200)
    INST_m_fifo_2_data_2.METH_write(DEF_x__h9902);
  INST_m_fifo_2_enq_ehr_wires_1.METH_wset(DEF__0_CONCAT_DONTCARE___d100);
  INST_m_fifo_2_enq_ehr_ignored_wires_1.METH_wset(DEF_IF_m_fifo_2_enq_ehr_wires_0_whas__04_THEN_m_fi_ETC___d107);
  INST_m_fifo_2_enq_ehr_virtual_reg_1.METH_write((tUInt8)0u);
  INST_m_fifo_2_deq_ehr_wires_1.METH_wset(DEF__0_CONCAT_DONTCARE___d101);
  INST_m_fifo_2_deq_ehr_ignored_wires_1.METH_wset(DEF_IF_m_fifo_2_deq_ehr_wires_0_whas__11_THEN_m_fi_ETC___d114);
  INST_m_fifo_2_deq_ehr_virtual_reg_1.METH_write((tUInt8)0u);
  INST_m_fifo_2_clear_ehr_wires_1.METH_wset(DEF__0_CONCAT_DONTCARE___d101);
  INST_m_fifo_2_clear_ehr_ignored_wires_1.METH_wset(DEF_IF_m_fifo_2_clear_ehr_wires_0_whas__18_THEN_m__ETC___d121);
  INST_m_fifo_2_clear_ehr_virtual_reg_1.METH_write((tUInt8)0u);
}

void MOD_mkTbCFScheduling::RL_m_fifo_1_ehr_canonicalize()
{
  tUInt8 DEF_def__h12492;
  tUInt8 DEF_x__h12458;
  tUInt8 DEF_x_wget__h11859;
  tUInt8 DEF_x_wget__h11908;
  DEF_x_wget__h11908 = INST_m_fifo_1_ehr_wires_2.METH_wget();
  DEF_x_wget__h11859 = INST_m_fifo_1_ehr_wires_1.METH_wget();
  DEF_x_wget__h11810 = INST_m_fifo_1_ehr_wires_0.METH_wget();
  DEF_def__h14975 = INST_m_fifo_1_ehr_ehrReg.METH_read();
  DEF_def__h12610 = INST_m_fifo_1_ehr_wires_0.METH_whas() ? DEF_x_wget__h11810 : DEF_def__h14975;
  DEF_def__h12492 = INST_m_fifo_1_ehr_wires_1.METH_whas() ? DEF_x_wget__h11859 : DEF_def__h12610;
  DEF_x__h12458 = INST_m_fifo_1_ehr_wires_2.METH_whas() ? DEF_x_wget__h11908 : DEF_def__h12492;
  INST_m_fifo_1_ehr_ehrReg.METH_write(DEF_x__h12458);
}

void MOD_mkTbCFScheduling::RL_m_fifo_2_ehr_canonicalize()
{
  tUInt8 DEF_def__h13588;
  tUInt8 DEF_x__h13554;
  tUInt8 DEF_x_wget__h12955;
  tUInt8 DEF_x_wget__h13004;
  DEF_x_wget__h13004 = INST_m_fifo_2_ehr_wires_2.METH_wget();
  DEF_x_wget__h12955 = INST_m_fifo_2_ehr_wires_1.METH_wget();
  DEF_x_wget__h12906 = INST_m_fifo_2_ehr_wires_0.METH_wget();
  DEF_def__h16186 = INST_m_fifo_2_ehr_ehrReg.METH_read();
  DEF_def__h13706 = INST_m_fifo_2_ehr_wires_0.METH_whas() ? DEF_x_wget__h12906 : DEF_def__h16186;
  DEF_def__h13588 = INST_m_fifo_2_ehr_wires_1.METH_whas() ? DEF_x_wget__h12955 : DEF_def__h13706;
  DEF_x__h13554 = INST_m_fifo_2_ehr_wires_2.METH_whas() ? DEF_x_wget__h13004 : DEF_def__h13588;
  INST_m_fifo_2_ehr_ehrReg.METH_write(DEF_x__h13554);
}

void MOD_mkTbCFScheduling::RL_m_enq_fifo_1()
{
  tUInt8 DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__21_OR_m_fi_ETC___d228;
  tUInt8 DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__21_OR_m_fi_ETC___d227;
  tUInt8 DEF_x__h13830;
  DEF_m_fifo_1_full__h4039 = INST_m_fifo_1_full.METH_read();
  DEF_m_fifo_1_enq_ehr_ehrReg___d5 = INST_m_fifo_1_enq_ehr_ehrReg.METH_read();
  DEF_def__h14975 = INST_m_fifo_1_ehr_ehrReg.METH_read();
  DEF_m_fifo_1_ehr_virtual_reg_2_read____d221 = INST_m_fifo_1_ehr_virtual_reg_2.METH_read();
  DEF_m_fifo_1_ehr_virtual_reg_1_read____d222 = INST_m_fifo_1_ehr_virtual_reg_1.METH_read();
  DEF_x__h13830 = DEF_m_fifo_1_ehr_virtual_reg_2_read____d221 || (DEF_m_fifo_1_ehr_virtual_reg_1_read____d222 || INST_m_fifo_1_ehr_virtual_reg_0.METH_read()) ? (tUInt8)0u : DEF_def__h14975;
  DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__21_OR_m_fi_ETC___d227 = DEF_x__h13830 == (tUInt8)0u;
  DEF_NOT_m_fifo_1_full_4___d35 = !DEF_m_fifo_1_full__h4039;
  DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__21_OR_m_fi_ETC___d228 = DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__21_OR_m_fi_ETC___d227 && DEF_NOT_m_fifo_1_full_4___d35;
  if (DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__21_OR_m_fi_ETC___d228)
    INST_m_fifo_1_enq_ehr_wires_0.METH_wset(257u);
  if (DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__21_OR_m_fi_ETC___d228)
    INST_m_fifo_1_enq_ehr_ignored_wires_0.METH_wset(DEF_m_fifo_1_enq_ehr_ehrReg___d5);
  if (DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__21_OR_m_fi_ETC___d228)
    INST_m_fifo_1_enq_ehr_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__21_OR_m_fi_ETC___d227)
    INST_m_fifo_1_ehr_wires_0.METH_wset((tUInt8)1u);
  if (DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__21_OR_m_fi_ETC___d227)
    INST_m_fifo_1_ehr_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__21_OR_m_fi_ETC___d227)
    INST_m_fifo_1_ehr_ignored_wires_0.METH_wset(DEF_def__h14975);
}

void MOD_mkTbCFScheduling::RL_m_deq_fifo_1()
{
  tUInt8 DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__21_OR_m_fi_ETC___d232;
  tUInt8 DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__21_OR_m_fi_ETC___d231;
  tUInt8 DEF_x_first__h5921;
  tUInt8 DEF__read__h227;
  tUInt8 DEF__read__h253;
  tUInt8 DEF__read__h279;
  tUInt8 DEF_x__h14554;
  DEF_m_fifo_1_empty__h4653 = INST_m_fifo_1_empty.METH_read();
  DEF_x__h14707 = INST_m_fifo_1_deqP.METH_read();
  DEF__read__h279 = INST_m_fifo_1_data_2.METH_read();
  DEF__read__h227 = INST_m_fifo_1_data_0.METH_read();
  DEF__read__h253 = INST_m_fifo_1_data_1.METH_read();
  DEF_m_fifo_1_deq_ehr_ehrReg___d12 = INST_m_fifo_1_deq_ehr_ehrReg.METH_read();
  DEF_x_wget__h11810 = INST_m_fifo_1_ehr_wires_0.METH_wget();
  DEF_def__h14975 = INST_m_fifo_1_ehr_ehrReg.METH_read();
  DEF_m_fifo_1_ehr_virtual_reg_1_read____d222 = INST_m_fifo_1_ehr_virtual_reg_1.METH_read();
  DEF_m_fifo_1_ehr_virtual_reg_2_read____d221 = INST_m_fifo_1_ehr_virtual_reg_2.METH_read();
  switch (DEF_x__h14707) {
  case (tUInt8)0u:
    DEF_x_first__h5921 = DEF__read__h227;
    break;
  case (tUInt8)1u:
    DEF_x_first__h5921 = DEF__read__h253;
    break;
  case (tUInt8)2u:
    DEF_x_first__h5921 = DEF__read__h279;
    break;
  default:
    DEF_x_first__h5921 = (tUInt8)170u;
  }
  DEF_def__h12610 = INST_m_fifo_1_ehr_wires_0.METH_whas() ? DEF_x_wget__h11810 : DEF_def__h14975;
  DEF_x__h14554 = DEF_m_fifo_1_ehr_virtual_reg_2_read____d221 || DEF_m_fifo_1_ehr_virtual_reg_1_read____d222 ? (tUInt8)0u : DEF_def__h12610;
  DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__21_OR_m_fi_ETC___d231 = DEF_x__h14554 == (tUInt8)1u;
  DEF_NOT_m_fifo_1_empty_9___d50 = !DEF_m_fifo_1_empty__h4653;
  DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__21_OR_m_fi_ETC___d232 = DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__21_OR_m_fi_ETC___d231 && DEF_NOT_m_fifo_1_empty_9___d50;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__21_OR_m_fi_ETC___d232)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_1, DEF_x_first__h5921);
  if (DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__21_OR_m_fi_ETC___d232)
    INST_m_fifo_1_deq_ehr_wires_0.METH_wset((tUInt8)2u);
  if (DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__21_OR_m_fi_ETC___d232)
    INST_m_fifo_1_deq_ehr_ignored_wires_0.METH_wset(DEF_m_fifo_1_deq_ehr_ehrReg___d12);
  if (DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__21_OR_m_fi_ETC___d232)
    INST_m_fifo_1_deq_ehr_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__21_OR_m_fi_ETC___d231)
    INST_m_fifo_1_ehr_wires_1.METH_wset((tUInt8)0u);
  if (DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__21_OR_m_fi_ETC___d231)
    INST_m_fifo_1_ehr_ignored_wires_1.METH_wset(DEF_def__h12610);
  if (DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__21_OR_m_fi_ETC___d231)
    INST_m_fifo_1_ehr_virtual_reg_1.METH_write((tUInt8)0u);
}

void MOD_mkTbCFScheduling::RL_m_deq_fifo_2()
{
  tUInt8 DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__38_OR_m_fi_ETC___d245;
  tUInt8 DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__38_OR_m_fi_ETC___d244;
  tUInt8 DEF_x_first__h11601;
  tUInt8 DEF__read__h5941;
  tUInt8 DEF__read__h5964;
  tUInt8 DEF__read__h5987;
  tUInt8 DEF_x__h15044;
  DEF_m_fifo_2_empty__h10338 = INST_m_fifo_2_empty.METH_read();
  DEF_x__h15429 = INST_m_fifo_2_deqP.METH_read();
  DEF__read__h5987 = INST_m_fifo_2_data_2.METH_read();
  DEF__read__h5941 = INST_m_fifo_2_data_0.METH_read();
  DEF__read__h5964 = INST_m_fifo_2_data_1.METH_read();
  DEF_m_fifo_2_deq_ehr_ehrReg___d113 = INST_m_fifo_2_deq_ehr_ehrReg.METH_read();
  DEF_def__h16186 = INST_m_fifo_2_ehr_ehrReg.METH_read();
  DEF_m_fifo_2_ehr_virtual_reg_2_read____d238 = INST_m_fifo_2_ehr_virtual_reg_2.METH_read();
  DEF_m_fifo_2_ehr_virtual_reg_1_read____d239 = INST_m_fifo_2_ehr_virtual_reg_1.METH_read();
  DEF_x__h15044 = DEF_m_fifo_2_ehr_virtual_reg_2_read____d238 || (DEF_m_fifo_2_ehr_virtual_reg_1_read____d239 || INST_m_fifo_2_ehr_virtual_reg_0.METH_read()) ? (tUInt8)0u : DEF_def__h16186;
  switch (DEF_x__h15429) {
  case (tUInt8)0u:
    DEF_x_first__h11601 = DEF__read__h5941;
    break;
  case (tUInt8)1u:
    DEF_x_first__h11601 = DEF__read__h5964;
    break;
  case (tUInt8)2u:
    DEF_x_first__h11601 = DEF__read__h5987;
    break;
  default:
    DEF_x_first__h11601 = (tUInt8)170u;
  }
  DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__38_OR_m_fi_ETC___d244 = DEF_x__h15044 == (tUInt8)0u;
  DEF_NOT_m_fifo_2_empty_50___d151 = !DEF_m_fifo_2_empty__h10338;
  DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__38_OR_m_fi_ETC___d245 = DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__38_OR_m_fi_ETC___d244 && DEF_NOT_m_fifo_2_empty_50___d151;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__38_OR_m_fi_ETC___d245)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_2, DEF_x_first__h11601);
  if (DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__38_OR_m_fi_ETC___d245)
    INST_m_fifo_2_deq_ehr_wires_0.METH_wset((tUInt8)2u);
  if (DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__38_OR_m_fi_ETC___d245)
    INST_m_fifo_2_deq_ehr_ignored_wires_0.METH_wset(DEF_m_fifo_2_deq_ehr_ehrReg___d113);
  if (DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__38_OR_m_fi_ETC___d245)
    INST_m_fifo_2_deq_ehr_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__38_OR_m_fi_ETC___d244)
    INST_m_fifo_2_ehr_wires_0.METH_wset((tUInt8)1u);
  if (DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__38_OR_m_fi_ETC___d244)
    INST_m_fifo_2_ehr_ignored_wires_0.METH_wset(DEF_def__h16186);
  if (DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__38_OR_m_fi_ETC___d244)
    INST_m_fifo_2_ehr_virtual_reg_0.METH_write((tUInt8)0u);
}

void MOD_mkTbCFScheduling::RL_m_enq_fifo_2()
{
  tUInt8 DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__38_OR_m_fi_ETC___d254;
  tUInt8 DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__38_OR_m_fi_ETC___d253;
  tUInt8 DEF_x__h15812;
  DEF_m_fifo_2_full__h9724 = INST_m_fifo_2_full.METH_read();
  DEF_m_fifo_2_enq_ehr_ehrReg___d106 = INST_m_fifo_2_enq_ehr_ehrReg.METH_read();
  DEF_x_wget__h12906 = INST_m_fifo_2_ehr_wires_0.METH_wget();
  DEF_def__h16186 = INST_m_fifo_2_ehr_ehrReg.METH_read();
  DEF_m_fifo_2_ehr_virtual_reg_2_read____d238 = INST_m_fifo_2_ehr_virtual_reg_2.METH_read();
  DEF_m_fifo_2_ehr_virtual_reg_1_read____d239 = INST_m_fifo_2_ehr_virtual_reg_1.METH_read();
  DEF_def__h13706 = INST_m_fifo_2_ehr_wires_0.METH_whas() ? DEF_x_wget__h12906 : DEF_def__h16186;
  DEF_x__h15812 = DEF_m_fifo_2_ehr_virtual_reg_2_read____d238 || DEF_m_fifo_2_ehr_virtual_reg_1_read____d239 ? (tUInt8)0u : DEF_def__h13706;
  DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__38_OR_m_fi_ETC___d253 = DEF_x__h15812 == (tUInt8)1u;
  DEF_NOT_m_fifo_2_full_35___d136 = !DEF_m_fifo_2_full__h9724;
  DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__38_OR_m_fi_ETC___d254 = DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__38_OR_m_fi_ETC___d253 && DEF_NOT_m_fifo_2_full_35___d136;
  if (DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__38_OR_m_fi_ETC___d254)
    INST_m_fifo_2_enq_ehr_wires_0.METH_wset(258u);
  if (DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__38_OR_m_fi_ETC___d254)
    INST_m_fifo_2_enq_ehr_ignored_wires_0.METH_wset(DEF_m_fifo_2_enq_ehr_ehrReg___d106);
  if (DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__38_OR_m_fi_ETC___d254)
    INST_m_fifo_2_enq_ehr_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__38_OR_m_fi_ETC___d253)
    INST_m_fifo_2_ehr_wires_1.METH_wset((tUInt8)0u);
  if (DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__38_OR_m_fi_ETC___d253)
    INST_m_fifo_2_ehr_ignored_wires_1.METH_wset(DEF_def__h13706);
  if (DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__38_OR_m_fi_ETC___d253)
    INST_m_fifo_2_ehr_virtual_reg_1.METH_write((tUInt8)0u);
}

void MOD_mkTbCFScheduling::RL_m_cycle_stuff()
{
  tUInt32 DEF_x__h16409;
  tUInt8 DEF_m_cycle_55_EQ_5___d256;
  tUInt32 DEF__read__h61;
  DEF__read__h61 = INST_m_cycle.METH_read();
  DEF_m_cycle_55_EQ_5___d256 = DEF__read__h61 == 5u;
  DEF_x__h16409 = DEF__read__h61 + 1u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_m_cycle_55_EQ_5___d256)
      dollar_display(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_m_cycle_55_EQ_5___d256)
      dollar_display(sim_hdl, this, "s", &__str_literal_4);
    if (DEF_m_cycle_55_EQ_5___d256)
      dollar_display(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_m_cycle_55_EQ_5___d256)
      dollar_finish(sim_hdl, "32", 1u);
  }
  INST_m_cycle.METH_write(DEF_x__h16409);
}


/* Methods */


/* Reset routines */

void MOD_mkTbCFScheduling::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_m_fifo_2_full.reset_RST(ARG_rst_in);
  INST_m_fifo_2_enq_ehr_ehrReg.reset_RST(ARG_rst_in);
  INST_m_fifo_2_enqP.reset_RST(ARG_rst_in);
  INST_m_fifo_2_empty.reset_RST(ARG_rst_in);
  INST_m_fifo_2_ehr_ehrReg.reset_RST(ARG_rst_in);
  INST_m_fifo_2_deq_ehr_ehrReg.reset_RST(ARG_rst_in);
  INST_m_fifo_2_deqP.reset_RST(ARG_rst_in);
  INST_m_fifo_2_clear_ehr_ehrReg.reset_RST(ARG_rst_in);
  INST_m_fifo_1_full.reset_RST(ARG_rst_in);
  INST_m_fifo_1_enq_ehr_ehrReg.reset_RST(ARG_rst_in);
  INST_m_fifo_1_enqP.reset_RST(ARG_rst_in);
  INST_m_fifo_1_empty.reset_RST(ARG_rst_in);
  INST_m_fifo_1_ehr_ehrReg.reset_RST(ARG_rst_in);
  INST_m_fifo_1_deq_ehr_ehrReg.reset_RST(ARG_rst_in);
  INST_m_fifo_1_deqP.reset_RST(ARG_rst_in);
  INST_m_fifo_1_clear_ehr_ehrReg.reset_RST(ARG_rst_in);
  INST_m_cycle.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTbCFScheduling::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTbCFScheduling::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_m_cycle.dump_state(indent + 2u);
  INST_m_fifo_1_clear_ehr_ehrReg.dump_state(indent + 2u);
  INST_m_fifo_1_clear_ehr_ignored_wires_0.dump_state(indent + 2u);
  INST_m_fifo_1_clear_ehr_ignored_wires_1.dump_state(indent + 2u);
  INST_m_fifo_1_clear_ehr_virtual_reg_0.dump_state(indent + 2u);
  INST_m_fifo_1_clear_ehr_virtual_reg_1.dump_state(indent + 2u);
  INST_m_fifo_1_clear_ehr_wires_0.dump_state(indent + 2u);
  INST_m_fifo_1_clear_ehr_wires_1.dump_state(indent + 2u);
  INST_m_fifo_1_data_0.dump_state(indent + 2u);
  INST_m_fifo_1_data_1.dump_state(indent + 2u);
  INST_m_fifo_1_data_2.dump_state(indent + 2u);
  INST_m_fifo_1_deqP.dump_state(indent + 2u);
  INST_m_fifo_1_deq_ehr_ehrReg.dump_state(indent + 2u);
  INST_m_fifo_1_deq_ehr_ignored_wires_0.dump_state(indent + 2u);
  INST_m_fifo_1_deq_ehr_ignored_wires_1.dump_state(indent + 2u);
  INST_m_fifo_1_deq_ehr_virtual_reg_0.dump_state(indent + 2u);
  INST_m_fifo_1_deq_ehr_virtual_reg_1.dump_state(indent + 2u);
  INST_m_fifo_1_deq_ehr_wires_0.dump_state(indent + 2u);
  INST_m_fifo_1_deq_ehr_wires_1.dump_state(indent + 2u);
  INST_m_fifo_1_ehr_ehrReg.dump_state(indent + 2u);
  INST_m_fifo_1_ehr_ignored_wires_0.dump_state(indent + 2u);
  INST_m_fifo_1_ehr_ignored_wires_1.dump_state(indent + 2u);
  INST_m_fifo_1_ehr_ignored_wires_2.dump_state(indent + 2u);
  INST_m_fifo_1_ehr_virtual_reg_0.dump_state(indent + 2u);
  INST_m_fifo_1_ehr_virtual_reg_1.dump_state(indent + 2u);
  INST_m_fifo_1_ehr_virtual_reg_2.dump_state(indent + 2u);
  INST_m_fifo_1_ehr_wires_0.dump_state(indent + 2u);
  INST_m_fifo_1_ehr_wires_1.dump_state(indent + 2u);
  INST_m_fifo_1_ehr_wires_2.dump_state(indent + 2u);
  INST_m_fifo_1_empty.dump_state(indent + 2u);
  INST_m_fifo_1_enqP.dump_state(indent + 2u);
  INST_m_fifo_1_enq_ehr_ehrReg.dump_state(indent + 2u);
  INST_m_fifo_1_enq_ehr_ignored_wires_0.dump_state(indent + 2u);
  INST_m_fifo_1_enq_ehr_ignored_wires_1.dump_state(indent + 2u);
  INST_m_fifo_1_enq_ehr_virtual_reg_0.dump_state(indent + 2u);
  INST_m_fifo_1_enq_ehr_virtual_reg_1.dump_state(indent + 2u);
  INST_m_fifo_1_enq_ehr_wires_0.dump_state(indent + 2u);
  INST_m_fifo_1_enq_ehr_wires_1.dump_state(indent + 2u);
  INST_m_fifo_1_full.dump_state(indent + 2u);
  INST_m_fifo_2_clear_ehr_ehrReg.dump_state(indent + 2u);
  INST_m_fifo_2_clear_ehr_ignored_wires_0.dump_state(indent + 2u);
  INST_m_fifo_2_clear_ehr_ignored_wires_1.dump_state(indent + 2u);
  INST_m_fifo_2_clear_ehr_virtual_reg_0.dump_state(indent + 2u);
  INST_m_fifo_2_clear_ehr_virtual_reg_1.dump_state(indent + 2u);
  INST_m_fifo_2_clear_ehr_wires_0.dump_state(indent + 2u);
  INST_m_fifo_2_clear_ehr_wires_1.dump_state(indent + 2u);
  INST_m_fifo_2_data_0.dump_state(indent + 2u);
  INST_m_fifo_2_data_1.dump_state(indent + 2u);
  INST_m_fifo_2_data_2.dump_state(indent + 2u);
  INST_m_fifo_2_deqP.dump_state(indent + 2u);
  INST_m_fifo_2_deq_ehr_ehrReg.dump_state(indent + 2u);
  INST_m_fifo_2_deq_ehr_ignored_wires_0.dump_state(indent + 2u);
  INST_m_fifo_2_deq_ehr_ignored_wires_1.dump_state(indent + 2u);
  INST_m_fifo_2_deq_ehr_virtual_reg_0.dump_state(indent + 2u);
  INST_m_fifo_2_deq_ehr_virtual_reg_1.dump_state(indent + 2u);
  INST_m_fifo_2_deq_ehr_wires_0.dump_state(indent + 2u);
  INST_m_fifo_2_deq_ehr_wires_1.dump_state(indent + 2u);
  INST_m_fifo_2_ehr_ehrReg.dump_state(indent + 2u);
  INST_m_fifo_2_ehr_ignored_wires_0.dump_state(indent + 2u);
  INST_m_fifo_2_ehr_ignored_wires_1.dump_state(indent + 2u);
  INST_m_fifo_2_ehr_ignored_wires_2.dump_state(indent + 2u);
  INST_m_fifo_2_ehr_virtual_reg_0.dump_state(indent + 2u);
  INST_m_fifo_2_ehr_virtual_reg_1.dump_state(indent + 2u);
  INST_m_fifo_2_ehr_virtual_reg_2.dump_state(indent + 2u);
  INST_m_fifo_2_ehr_wires_0.dump_state(indent + 2u);
  INST_m_fifo_2_ehr_wires_1.dump_state(indent + 2u);
  INST_m_fifo_2_ehr_wires_2.dump_state(indent + 2u);
  INST_m_fifo_2_empty.dump_state(indent + 2u);
  INST_m_fifo_2_enqP.dump_state(indent + 2u);
  INST_m_fifo_2_enq_ehr_ehrReg.dump_state(indent + 2u);
  INST_m_fifo_2_enq_ehr_ignored_wires_0.dump_state(indent + 2u);
  INST_m_fifo_2_enq_ehr_ignored_wires_1.dump_state(indent + 2u);
  INST_m_fifo_2_enq_ehr_virtual_reg_0.dump_state(indent + 2u);
  INST_m_fifo_2_enq_ehr_virtual_reg_1.dump_state(indent + 2u);
  INST_m_fifo_2_enq_ehr_wires_0.dump_state(indent + 2u);
  INST_m_fifo_2_enq_ehr_wires_1.dump_state(indent + 2u);
  INST_m_fifo_2_full.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTbCFScheduling::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 154u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_cycle_stuff", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_deq_fifo_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_deq_fifo_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_enq_fifo_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_enq_fifo_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_fifo_1_canocalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_fifo_1_clear_ehr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_fifo_1_deq_ehr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_fifo_1_ehr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_fifo_1_enq_ehr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_fifo_2_canocalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_fifo_2_clear_ehr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_fifo_2_deq_ehr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_fifo_2_ehr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_fifo_2_enq_ehr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_fifo_1_clear_ehr_wires_0_whas__7_THEN_m_f_ETC___d20", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_fifo_1_deq_ehr_wires_0_whas__0_THEN_m_fif_ETC___d13", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_fifo_1_enq_ehr_wires_0_whas_THEN_m_fifo_1_ETC___d6", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_fifo_2_clear_ehr_wires_0_whas__18_THEN_m__ETC___d121", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_fifo_2_deq_ehr_wires_0_whas__11_THEN_m_fi_ETC___d114", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_fifo_2_enq_ehr_wires_0_whas__04_THEN_m_fi_ETC___d107", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_m_fifo_1_empty_9___d50", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_m_fifo_1_full_4___d35", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_m_fifo_2_empty_50___d151", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_m_fifo_2_full_35___d136", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_cycle_stuff", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_deq_fifo_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_deq_fifo_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_enq_fifo_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_enq_fifo_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_fifo_1_canocalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_fifo_1_clear_ehr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_fifo_1_deq_ehr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_fifo_1_ehr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_fifo_1_enq_ehr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_fifo_2_canocalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_fifo_2_clear_ehr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_fifo_2_deq_ehr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_fifo_2_ehr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_fifo_2_enq_ehr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d100", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d101", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h12610", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h13706", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h14975", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h16186", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_1_clear_ehr_ehrReg___d19", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_1_clear_ehr_wires_0_wget____d18", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_1_clear_ehr_wires_0_whas____d17", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_1_deq_ehr_ehrReg___d12", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_1_deq_ehr_wires_0_wget____d11", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_1_deq_ehr_wires_0_whas____d10", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_1_ehr_virtual_reg_1_read____d222", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_1_ehr_virtual_reg_2_read____d221", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_1_empty__h4653", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_1_enq_ehr_ehrReg___d5", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_1_enq_ehr_wires_0_wget____d4", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_1_enq_ehr_wires_0_whas____d3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_1_full__h4039", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_2_clear_ehr_ehrReg___d120", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_2_clear_ehr_wires_0_wget____d119", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_2_clear_ehr_wires_0_whas____d118", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_2_deq_ehr_ehrReg___d113", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_2_deq_ehr_wires_0_wget____d112", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_2_deq_ehr_wires_0_whas____d111", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_2_ehr_virtual_reg_1_read____d239", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_2_ehr_virtual_reg_2_read____d238", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_2_empty__h10338", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_2_enq_ehr_ehrReg___d106", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_2_enq_ehr_wires_0_wget____d105", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_2_enq_ehr_wires_0_whas____d104", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_2_full__h9724", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h14707", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h15429", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h11810", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h12906", 2u);
  num = INST_m_cycle.dump_VCD_defs(num);
  num = INST_m_fifo_1_clear_ehr_ehrReg.dump_VCD_defs(num);
  num = INST_m_fifo_1_clear_ehr_ignored_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_1_clear_ehr_ignored_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_1_clear_ehr_virtual_reg_0.dump_VCD_defs(num);
  num = INST_m_fifo_1_clear_ehr_virtual_reg_1.dump_VCD_defs(num);
  num = INST_m_fifo_1_clear_ehr_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_1_clear_ehr_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_1_data_0.dump_VCD_defs(num);
  num = INST_m_fifo_1_data_1.dump_VCD_defs(num);
  num = INST_m_fifo_1_data_2.dump_VCD_defs(num);
  num = INST_m_fifo_1_deqP.dump_VCD_defs(num);
  num = INST_m_fifo_1_deq_ehr_ehrReg.dump_VCD_defs(num);
  num = INST_m_fifo_1_deq_ehr_ignored_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_1_deq_ehr_ignored_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_1_deq_ehr_virtual_reg_0.dump_VCD_defs(num);
  num = INST_m_fifo_1_deq_ehr_virtual_reg_1.dump_VCD_defs(num);
  num = INST_m_fifo_1_deq_ehr_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_1_deq_ehr_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_1_ehr_ehrReg.dump_VCD_defs(num);
  num = INST_m_fifo_1_ehr_ignored_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_1_ehr_ignored_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_1_ehr_ignored_wires_2.dump_VCD_defs(num);
  num = INST_m_fifo_1_ehr_virtual_reg_0.dump_VCD_defs(num);
  num = INST_m_fifo_1_ehr_virtual_reg_1.dump_VCD_defs(num);
  num = INST_m_fifo_1_ehr_virtual_reg_2.dump_VCD_defs(num);
  num = INST_m_fifo_1_ehr_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_1_ehr_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_1_ehr_wires_2.dump_VCD_defs(num);
  num = INST_m_fifo_1_empty.dump_VCD_defs(num);
  num = INST_m_fifo_1_enqP.dump_VCD_defs(num);
  num = INST_m_fifo_1_enq_ehr_ehrReg.dump_VCD_defs(num);
  num = INST_m_fifo_1_enq_ehr_ignored_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_1_enq_ehr_ignored_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_1_enq_ehr_virtual_reg_0.dump_VCD_defs(num);
  num = INST_m_fifo_1_enq_ehr_virtual_reg_1.dump_VCD_defs(num);
  num = INST_m_fifo_1_enq_ehr_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_1_enq_ehr_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_1_full.dump_VCD_defs(num);
  num = INST_m_fifo_2_clear_ehr_ehrReg.dump_VCD_defs(num);
  num = INST_m_fifo_2_clear_ehr_ignored_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_2_clear_ehr_ignored_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_2_clear_ehr_virtual_reg_0.dump_VCD_defs(num);
  num = INST_m_fifo_2_clear_ehr_virtual_reg_1.dump_VCD_defs(num);
  num = INST_m_fifo_2_clear_ehr_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_2_clear_ehr_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_2_data_0.dump_VCD_defs(num);
  num = INST_m_fifo_2_data_1.dump_VCD_defs(num);
  num = INST_m_fifo_2_data_2.dump_VCD_defs(num);
  num = INST_m_fifo_2_deqP.dump_VCD_defs(num);
  num = INST_m_fifo_2_deq_ehr_ehrReg.dump_VCD_defs(num);
  num = INST_m_fifo_2_deq_ehr_ignored_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_2_deq_ehr_ignored_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_2_deq_ehr_virtual_reg_0.dump_VCD_defs(num);
  num = INST_m_fifo_2_deq_ehr_virtual_reg_1.dump_VCD_defs(num);
  num = INST_m_fifo_2_deq_ehr_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_2_deq_ehr_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_2_ehr_ehrReg.dump_VCD_defs(num);
  num = INST_m_fifo_2_ehr_ignored_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_2_ehr_ignored_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_2_ehr_ignored_wires_2.dump_VCD_defs(num);
  num = INST_m_fifo_2_ehr_virtual_reg_0.dump_VCD_defs(num);
  num = INST_m_fifo_2_ehr_virtual_reg_1.dump_VCD_defs(num);
  num = INST_m_fifo_2_ehr_virtual_reg_2.dump_VCD_defs(num);
  num = INST_m_fifo_2_ehr_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_2_ehr_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_2_ehr_wires_2.dump_VCD_defs(num);
  num = INST_m_fifo_2_empty.dump_VCD_defs(num);
  num = INST_m_fifo_2_enqP.dump_VCD_defs(num);
  num = INST_m_fifo_2_enq_ehr_ehrReg.dump_VCD_defs(num);
  num = INST_m_fifo_2_enq_ehr_ignored_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_2_enq_ehr_ignored_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_2_enq_ehr_virtual_reg_0.dump_VCD_defs(num);
  num = INST_m_fifo_2_enq_ehr_virtual_reg_1.dump_VCD_defs(num);
  num = INST_m_fifo_2_enq_ehr_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_2_enq_ehr_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_2_full.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTbCFScheduling::dump_VCD(tVCDDumpType dt,
				    unsigned int levels,
				    MOD_mkTbCFScheduling &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkTbCFScheduling::vcd_defs(tVCDDumpType dt, MOD_mkTbCFScheduling &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_CAN_FIRE_RL_m_cycle_stuff) != DEF_CAN_FIRE_RL_m_cycle_stuff)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_cycle_stuff, 1u);
	backing.DEF_CAN_FIRE_RL_m_cycle_stuff = DEF_CAN_FIRE_RL_m_cycle_stuff;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_deq_fifo_1) != DEF_CAN_FIRE_RL_m_deq_fifo_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_deq_fifo_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_deq_fifo_1 = DEF_CAN_FIRE_RL_m_deq_fifo_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_deq_fifo_2) != DEF_CAN_FIRE_RL_m_deq_fifo_2)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_deq_fifo_2, 1u);
	backing.DEF_CAN_FIRE_RL_m_deq_fifo_2 = DEF_CAN_FIRE_RL_m_deq_fifo_2;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_enq_fifo_1) != DEF_CAN_FIRE_RL_m_enq_fifo_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_enq_fifo_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_enq_fifo_1 = DEF_CAN_FIRE_RL_m_enq_fifo_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_enq_fifo_2) != DEF_CAN_FIRE_RL_m_enq_fifo_2)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_enq_fifo_2, 1u);
	backing.DEF_CAN_FIRE_RL_m_enq_fifo_2 = DEF_CAN_FIRE_RL_m_enq_fifo_2;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_fifo_1_canocalize) != DEF_CAN_FIRE_RL_m_fifo_1_canocalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_fifo_1_canocalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_fifo_1_canocalize = DEF_CAN_FIRE_RL_m_fifo_1_canocalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_fifo_1_clear_ehr_canonicalize) != DEF_CAN_FIRE_RL_m_fifo_1_clear_ehr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_fifo_1_clear_ehr_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_fifo_1_clear_ehr_canonicalize = DEF_CAN_FIRE_RL_m_fifo_1_clear_ehr_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_fifo_1_deq_ehr_canonicalize) != DEF_CAN_FIRE_RL_m_fifo_1_deq_ehr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_fifo_1_deq_ehr_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_fifo_1_deq_ehr_canonicalize = DEF_CAN_FIRE_RL_m_fifo_1_deq_ehr_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_fifo_1_ehr_canonicalize) != DEF_CAN_FIRE_RL_m_fifo_1_ehr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_fifo_1_ehr_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_fifo_1_ehr_canonicalize = DEF_CAN_FIRE_RL_m_fifo_1_ehr_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_fifo_1_enq_ehr_canonicalize) != DEF_CAN_FIRE_RL_m_fifo_1_enq_ehr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_fifo_1_enq_ehr_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_fifo_1_enq_ehr_canonicalize = DEF_CAN_FIRE_RL_m_fifo_1_enq_ehr_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_fifo_2_canocalize) != DEF_CAN_FIRE_RL_m_fifo_2_canocalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_fifo_2_canocalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_fifo_2_canocalize = DEF_CAN_FIRE_RL_m_fifo_2_canocalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_fifo_2_clear_ehr_canonicalize) != DEF_CAN_FIRE_RL_m_fifo_2_clear_ehr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_fifo_2_clear_ehr_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_fifo_2_clear_ehr_canonicalize = DEF_CAN_FIRE_RL_m_fifo_2_clear_ehr_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_fifo_2_deq_ehr_canonicalize) != DEF_CAN_FIRE_RL_m_fifo_2_deq_ehr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_fifo_2_deq_ehr_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_fifo_2_deq_ehr_canonicalize = DEF_CAN_FIRE_RL_m_fifo_2_deq_ehr_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_fifo_2_ehr_canonicalize) != DEF_CAN_FIRE_RL_m_fifo_2_ehr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_fifo_2_ehr_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_fifo_2_ehr_canonicalize = DEF_CAN_FIRE_RL_m_fifo_2_ehr_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_fifo_2_enq_ehr_canonicalize) != DEF_CAN_FIRE_RL_m_fifo_2_enq_ehr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_fifo_2_enq_ehr_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_fifo_2_enq_ehr_canonicalize = DEF_CAN_FIRE_RL_m_fifo_2_enq_ehr_canonicalize;
      }
      ++num;
      if ((backing.DEF_IF_m_fifo_1_clear_ehr_wires_0_whas__7_THEN_m_f_ETC___d20) != DEF_IF_m_fifo_1_clear_ehr_wires_0_whas__7_THEN_m_f_ETC___d20)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_fifo_1_clear_ehr_wires_0_whas__7_THEN_m_f_ETC___d20, 2u);
	backing.DEF_IF_m_fifo_1_clear_ehr_wires_0_whas__7_THEN_m_f_ETC___d20 = DEF_IF_m_fifo_1_clear_ehr_wires_0_whas__7_THEN_m_f_ETC___d20;
      }
      ++num;
      if ((backing.DEF_IF_m_fifo_1_deq_ehr_wires_0_whas__0_THEN_m_fif_ETC___d13) != DEF_IF_m_fifo_1_deq_ehr_wires_0_whas__0_THEN_m_fif_ETC___d13)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_fifo_1_deq_ehr_wires_0_whas__0_THEN_m_fif_ETC___d13, 2u);
	backing.DEF_IF_m_fifo_1_deq_ehr_wires_0_whas__0_THEN_m_fif_ETC___d13 = DEF_IF_m_fifo_1_deq_ehr_wires_0_whas__0_THEN_m_fif_ETC___d13;
      }
      ++num;
      if ((backing.DEF_IF_m_fifo_1_enq_ehr_wires_0_whas_THEN_m_fifo_1_ETC___d6) != DEF_IF_m_fifo_1_enq_ehr_wires_0_whas_THEN_m_fifo_1_ETC___d6)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_fifo_1_enq_ehr_wires_0_whas_THEN_m_fifo_1_ETC___d6, 9u);
	backing.DEF_IF_m_fifo_1_enq_ehr_wires_0_whas_THEN_m_fifo_1_ETC___d6 = DEF_IF_m_fifo_1_enq_ehr_wires_0_whas_THEN_m_fifo_1_ETC___d6;
      }
      ++num;
      if ((backing.DEF_IF_m_fifo_2_clear_ehr_wires_0_whas__18_THEN_m__ETC___d121) != DEF_IF_m_fifo_2_clear_ehr_wires_0_whas__18_THEN_m__ETC___d121)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_fifo_2_clear_ehr_wires_0_whas__18_THEN_m__ETC___d121, 2u);
	backing.DEF_IF_m_fifo_2_clear_ehr_wires_0_whas__18_THEN_m__ETC___d121 = DEF_IF_m_fifo_2_clear_ehr_wires_0_whas__18_THEN_m__ETC___d121;
      }
      ++num;
      if ((backing.DEF_IF_m_fifo_2_deq_ehr_wires_0_whas__11_THEN_m_fi_ETC___d114) != DEF_IF_m_fifo_2_deq_ehr_wires_0_whas__11_THEN_m_fi_ETC___d114)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_fifo_2_deq_ehr_wires_0_whas__11_THEN_m_fi_ETC___d114, 2u);
	backing.DEF_IF_m_fifo_2_deq_ehr_wires_0_whas__11_THEN_m_fi_ETC___d114 = DEF_IF_m_fifo_2_deq_ehr_wires_0_whas__11_THEN_m_fi_ETC___d114;
      }
      ++num;
      if ((backing.DEF_IF_m_fifo_2_enq_ehr_wires_0_whas__04_THEN_m_fi_ETC___d107) != DEF_IF_m_fifo_2_enq_ehr_wires_0_whas__04_THEN_m_fi_ETC___d107)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_fifo_2_enq_ehr_wires_0_whas__04_THEN_m_fi_ETC___d107, 9u);
	backing.DEF_IF_m_fifo_2_enq_ehr_wires_0_whas__04_THEN_m_fi_ETC___d107 = DEF_IF_m_fifo_2_enq_ehr_wires_0_whas__04_THEN_m_fi_ETC___d107;
      }
      ++num;
      if ((backing.DEF_NOT_m_fifo_1_empty_9___d50) != DEF_NOT_m_fifo_1_empty_9___d50)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_m_fifo_1_empty_9___d50, 1u);
	backing.DEF_NOT_m_fifo_1_empty_9___d50 = DEF_NOT_m_fifo_1_empty_9___d50;
      }
      ++num;
      if ((backing.DEF_NOT_m_fifo_1_full_4___d35) != DEF_NOT_m_fifo_1_full_4___d35)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_m_fifo_1_full_4___d35, 1u);
	backing.DEF_NOT_m_fifo_1_full_4___d35 = DEF_NOT_m_fifo_1_full_4___d35;
      }
      ++num;
      if ((backing.DEF_NOT_m_fifo_2_empty_50___d151) != DEF_NOT_m_fifo_2_empty_50___d151)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_m_fifo_2_empty_50___d151, 1u);
	backing.DEF_NOT_m_fifo_2_empty_50___d151 = DEF_NOT_m_fifo_2_empty_50___d151;
      }
      ++num;
      if ((backing.DEF_NOT_m_fifo_2_full_35___d136) != DEF_NOT_m_fifo_2_full_35___d136)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_m_fifo_2_full_35___d136, 1u);
	backing.DEF_NOT_m_fifo_2_full_35___d136 = DEF_NOT_m_fifo_2_full_35___d136;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_cycle_stuff) != DEF_WILL_FIRE_RL_m_cycle_stuff)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_cycle_stuff, 1u);
	backing.DEF_WILL_FIRE_RL_m_cycle_stuff = DEF_WILL_FIRE_RL_m_cycle_stuff;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_deq_fifo_1) != DEF_WILL_FIRE_RL_m_deq_fifo_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_deq_fifo_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_deq_fifo_1 = DEF_WILL_FIRE_RL_m_deq_fifo_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_deq_fifo_2) != DEF_WILL_FIRE_RL_m_deq_fifo_2)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_deq_fifo_2, 1u);
	backing.DEF_WILL_FIRE_RL_m_deq_fifo_2 = DEF_WILL_FIRE_RL_m_deq_fifo_2;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_enq_fifo_1) != DEF_WILL_FIRE_RL_m_enq_fifo_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_enq_fifo_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_enq_fifo_1 = DEF_WILL_FIRE_RL_m_enq_fifo_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_enq_fifo_2) != DEF_WILL_FIRE_RL_m_enq_fifo_2)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_enq_fifo_2, 1u);
	backing.DEF_WILL_FIRE_RL_m_enq_fifo_2 = DEF_WILL_FIRE_RL_m_enq_fifo_2;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_fifo_1_canocalize) != DEF_WILL_FIRE_RL_m_fifo_1_canocalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_fifo_1_canocalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_fifo_1_canocalize = DEF_WILL_FIRE_RL_m_fifo_1_canocalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_fifo_1_clear_ehr_canonicalize) != DEF_WILL_FIRE_RL_m_fifo_1_clear_ehr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_fifo_1_clear_ehr_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_fifo_1_clear_ehr_canonicalize = DEF_WILL_FIRE_RL_m_fifo_1_clear_ehr_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_fifo_1_deq_ehr_canonicalize) != DEF_WILL_FIRE_RL_m_fifo_1_deq_ehr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_fifo_1_deq_ehr_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_fifo_1_deq_ehr_canonicalize = DEF_WILL_FIRE_RL_m_fifo_1_deq_ehr_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_fifo_1_ehr_canonicalize) != DEF_WILL_FIRE_RL_m_fifo_1_ehr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_fifo_1_ehr_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_fifo_1_ehr_canonicalize = DEF_WILL_FIRE_RL_m_fifo_1_ehr_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_fifo_1_enq_ehr_canonicalize) != DEF_WILL_FIRE_RL_m_fifo_1_enq_ehr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_fifo_1_enq_ehr_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_fifo_1_enq_ehr_canonicalize = DEF_WILL_FIRE_RL_m_fifo_1_enq_ehr_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_fifo_2_canocalize) != DEF_WILL_FIRE_RL_m_fifo_2_canocalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_fifo_2_canocalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_fifo_2_canocalize = DEF_WILL_FIRE_RL_m_fifo_2_canocalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_fifo_2_clear_ehr_canonicalize) != DEF_WILL_FIRE_RL_m_fifo_2_clear_ehr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_fifo_2_clear_ehr_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_fifo_2_clear_ehr_canonicalize = DEF_WILL_FIRE_RL_m_fifo_2_clear_ehr_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_fifo_2_deq_ehr_canonicalize) != DEF_WILL_FIRE_RL_m_fifo_2_deq_ehr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_fifo_2_deq_ehr_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_fifo_2_deq_ehr_canonicalize = DEF_WILL_FIRE_RL_m_fifo_2_deq_ehr_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_fifo_2_ehr_canonicalize) != DEF_WILL_FIRE_RL_m_fifo_2_ehr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_fifo_2_ehr_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_fifo_2_ehr_canonicalize = DEF_WILL_FIRE_RL_m_fifo_2_ehr_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_fifo_2_enq_ehr_canonicalize) != DEF_WILL_FIRE_RL_m_fifo_2_enq_ehr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_fifo_2_enq_ehr_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_fifo_2_enq_ehr_canonicalize = DEF_WILL_FIRE_RL_m_fifo_2_enq_ehr_canonicalize;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d100) != DEF__0_CONCAT_DONTCARE___d100)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d100, 9u);
	backing.DEF__0_CONCAT_DONTCARE___d100 = DEF__0_CONCAT_DONTCARE___d100;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d101) != DEF__0_CONCAT_DONTCARE___d101)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d101, 2u);
	backing.DEF__0_CONCAT_DONTCARE___d101 = DEF__0_CONCAT_DONTCARE___d101;
      }
      ++num;
      if ((backing.DEF_def__h12610) != DEF_def__h12610)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h12610, 2u);
	backing.DEF_def__h12610 = DEF_def__h12610;
      }
      ++num;
      if ((backing.DEF_def__h13706) != DEF_def__h13706)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h13706, 2u);
	backing.DEF_def__h13706 = DEF_def__h13706;
      }
      ++num;
      if ((backing.DEF_def__h14975) != DEF_def__h14975)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h14975, 2u);
	backing.DEF_def__h14975 = DEF_def__h14975;
      }
      ++num;
      if ((backing.DEF_def__h16186) != DEF_def__h16186)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h16186, 2u);
	backing.DEF_def__h16186 = DEF_def__h16186;
      }
      ++num;
      if ((backing.DEF_m_fifo_1_clear_ehr_ehrReg___d19) != DEF_m_fifo_1_clear_ehr_ehrReg___d19)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_1_clear_ehr_ehrReg___d19, 2u);
	backing.DEF_m_fifo_1_clear_ehr_ehrReg___d19 = DEF_m_fifo_1_clear_ehr_ehrReg___d19;
      }
      ++num;
      if ((backing.DEF_m_fifo_1_clear_ehr_wires_0_wget____d18) != DEF_m_fifo_1_clear_ehr_wires_0_wget____d18)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_1_clear_ehr_wires_0_wget____d18, 2u);
	backing.DEF_m_fifo_1_clear_ehr_wires_0_wget____d18 = DEF_m_fifo_1_clear_ehr_wires_0_wget____d18;
      }
      ++num;
      if ((backing.DEF_m_fifo_1_clear_ehr_wires_0_whas____d17) != DEF_m_fifo_1_clear_ehr_wires_0_whas____d17)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_1_clear_ehr_wires_0_whas____d17, 1u);
	backing.DEF_m_fifo_1_clear_ehr_wires_0_whas____d17 = DEF_m_fifo_1_clear_ehr_wires_0_whas____d17;
      }
      ++num;
      if ((backing.DEF_m_fifo_1_deq_ehr_ehrReg___d12) != DEF_m_fifo_1_deq_ehr_ehrReg___d12)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_1_deq_ehr_ehrReg___d12, 2u);
	backing.DEF_m_fifo_1_deq_ehr_ehrReg___d12 = DEF_m_fifo_1_deq_ehr_ehrReg___d12;
      }
      ++num;
      if ((backing.DEF_m_fifo_1_deq_ehr_wires_0_wget____d11) != DEF_m_fifo_1_deq_ehr_wires_0_wget____d11)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_1_deq_ehr_wires_0_wget____d11, 2u);
	backing.DEF_m_fifo_1_deq_ehr_wires_0_wget____d11 = DEF_m_fifo_1_deq_ehr_wires_0_wget____d11;
      }
      ++num;
      if ((backing.DEF_m_fifo_1_deq_ehr_wires_0_whas____d10) != DEF_m_fifo_1_deq_ehr_wires_0_whas____d10)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_1_deq_ehr_wires_0_whas____d10, 1u);
	backing.DEF_m_fifo_1_deq_ehr_wires_0_whas____d10 = DEF_m_fifo_1_deq_ehr_wires_0_whas____d10;
      }
      ++num;
      if ((backing.DEF_m_fifo_1_ehr_virtual_reg_1_read____d222) != DEF_m_fifo_1_ehr_virtual_reg_1_read____d222)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_1_ehr_virtual_reg_1_read____d222, 1u);
	backing.DEF_m_fifo_1_ehr_virtual_reg_1_read____d222 = DEF_m_fifo_1_ehr_virtual_reg_1_read____d222;
      }
      ++num;
      if ((backing.DEF_m_fifo_1_ehr_virtual_reg_2_read____d221) != DEF_m_fifo_1_ehr_virtual_reg_2_read____d221)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_1_ehr_virtual_reg_2_read____d221, 1u);
	backing.DEF_m_fifo_1_ehr_virtual_reg_2_read____d221 = DEF_m_fifo_1_ehr_virtual_reg_2_read____d221;
      }
      ++num;
      if ((backing.DEF_m_fifo_1_empty__h4653) != DEF_m_fifo_1_empty__h4653)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_1_empty__h4653, 1u);
	backing.DEF_m_fifo_1_empty__h4653 = DEF_m_fifo_1_empty__h4653;
      }
      ++num;
      if ((backing.DEF_m_fifo_1_enq_ehr_ehrReg___d5) != DEF_m_fifo_1_enq_ehr_ehrReg___d5)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_1_enq_ehr_ehrReg___d5, 9u);
	backing.DEF_m_fifo_1_enq_ehr_ehrReg___d5 = DEF_m_fifo_1_enq_ehr_ehrReg___d5;
      }
      ++num;
      if ((backing.DEF_m_fifo_1_enq_ehr_wires_0_wget____d4) != DEF_m_fifo_1_enq_ehr_wires_0_wget____d4)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_1_enq_ehr_wires_0_wget____d4, 9u);
	backing.DEF_m_fifo_1_enq_ehr_wires_0_wget____d4 = DEF_m_fifo_1_enq_ehr_wires_0_wget____d4;
      }
      ++num;
      if ((backing.DEF_m_fifo_1_enq_ehr_wires_0_whas____d3) != DEF_m_fifo_1_enq_ehr_wires_0_whas____d3)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_1_enq_ehr_wires_0_whas____d3, 1u);
	backing.DEF_m_fifo_1_enq_ehr_wires_0_whas____d3 = DEF_m_fifo_1_enq_ehr_wires_0_whas____d3;
      }
      ++num;
      if ((backing.DEF_m_fifo_1_full__h4039) != DEF_m_fifo_1_full__h4039)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_1_full__h4039, 1u);
	backing.DEF_m_fifo_1_full__h4039 = DEF_m_fifo_1_full__h4039;
      }
      ++num;
      if ((backing.DEF_m_fifo_2_clear_ehr_ehrReg___d120) != DEF_m_fifo_2_clear_ehr_ehrReg___d120)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_2_clear_ehr_ehrReg___d120, 2u);
	backing.DEF_m_fifo_2_clear_ehr_ehrReg___d120 = DEF_m_fifo_2_clear_ehr_ehrReg___d120;
      }
      ++num;
      if ((backing.DEF_m_fifo_2_clear_ehr_wires_0_wget____d119) != DEF_m_fifo_2_clear_ehr_wires_0_wget____d119)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_2_clear_ehr_wires_0_wget____d119, 2u);
	backing.DEF_m_fifo_2_clear_ehr_wires_0_wget____d119 = DEF_m_fifo_2_clear_ehr_wires_0_wget____d119;
      }
      ++num;
      if ((backing.DEF_m_fifo_2_clear_ehr_wires_0_whas____d118) != DEF_m_fifo_2_clear_ehr_wires_0_whas____d118)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_2_clear_ehr_wires_0_whas____d118, 1u);
	backing.DEF_m_fifo_2_clear_ehr_wires_0_whas____d118 = DEF_m_fifo_2_clear_ehr_wires_0_whas____d118;
      }
      ++num;
      if ((backing.DEF_m_fifo_2_deq_ehr_ehrReg___d113) != DEF_m_fifo_2_deq_ehr_ehrReg___d113)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_2_deq_ehr_ehrReg___d113, 2u);
	backing.DEF_m_fifo_2_deq_ehr_ehrReg___d113 = DEF_m_fifo_2_deq_ehr_ehrReg___d113;
      }
      ++num;
      if ((backing.DEF_m_fifo_2_deq_ehr_wires_0_wget____d112) != DEF_m_fifo_2_deq_ehr_wires_0_wget____d112)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_2_deq_ehr_wires_0_wget____d112, 2u);
	backing.DEF_m_fifo_2_deq_ehr_wires_0_wget____d112 = DEF_m_fifo_2_deq_ehr_wires_0_wget____d112;
      }
      ++num;
      if ((backing.DEF_m_fifo_2_deq_ehr_wires_0_whas____d111) != DEF_m_fifo_2_deq_ehr_wires_0_whas____d111)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_2_deq_ehr_wires_0_whas____d111, 1u);
	backing.DEF_m_fifo_2_deq_ehr_wires_0_whas____d111 = DEF_m_fifo_2_deq_ehr_wires_0_whas____d111;
      }
      ++num;
      if ((backing.DEF_m_fifo_2_ehr_virtual_reg_1_read____d239) != DEF_m_fifo_2_ehr_virtual_reg_1_read____d239)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_2_ehr_virtual_reg_1_read____d239, 1u);
	backing.DEF_m_fifo_2_ehr_virtual_reg_1_read____d239 = DEF_m_fifo_2_ehr_virtual_reg_1_read____d239;
      }
      ++num;
      if ((backing.DEF_m_fifo_2_ehr_virtual_reg_2_read____d238) != DEF_m_fifo_2_ehr_virtual_reg_2_read____d238)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_2_ehr_virtual_reg_2_read____d238, 1u);
	backing.DEF_m_fifo_2_ehr_virtual_reg_2_read____d238 = DEF_m_fifo_2_ehr_virtual_reg_2_read____d238;
      }
      ++num;
      if ((backing.DEF_m_fifo_2_empty__h10338) != DEF_m_fifo_2_empty__h10338)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_2_empty__h10338, 1u);
	backing.DEF_m_fifo_2_empty__h10338 = DEF_m_fifo_2_empty__h10338;
      }
      ++num;
      if ((backing.DEF_m_fifo_2_enq_ehr_ehrReg___d106) != DEF_m_fifo_2_enq_ehr_ehrReg___d106)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_2_enq_ehr_ehrReg___d106, 9u);
	backing.DEF_m_fifo_2_enq_ehr_ehrReg___d106 = DEF_m_fifo_2_enq_ehr_ehrReg___d106;
      }
      ++num;
      if ((backing.DEF_m_fifo_2_enq_ehr_wires_0_wget____d105) != DEF_m_fifo_2_enq_ehr_wires_0_wget____d105)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_2_enq_ehr_wires_0_wget____d105, 9u);
	backing.DEF_m_fifo_2_enq_ehr_wires_0_wget____d105 = DEF_m_fifo_2_enq_ehr_wires_0_wget____d105;
      }
      ++num;
      if ((backing.DEF_m_fifo_2_enq_ehr_wires_0_whas____d104) != DEF_m_fifo_2_enq_ehr_wires_0_whas____d104)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_2_enq_ehr_wires_0_whas____d104, 1u);
	backing.DEF_m_fifo_2_enq_ehr_wires_0_whas____d104 = DEF_m_fifo_2_enq_ehr_wires_0_whas____d104;
      }
      ++num;
      if ((backing.DEF_m_fifo_2_full__h9724) != DEF_m_fifo_2_full__h9724)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_2_full__h9724, 1u);
	backing.DEF_m_fifo_2_full__h9724 = DEF_m_fifo_2_full__h9724;
      }
      ++num;
      if ((backing.DEF_x__h14707) != DEF_x__h14707)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h14707, 2u);
	backing.DEF_x__h14707 = DEF_x__h14707;
      }
      ++num;
      if ((backing.DEF_x__h15429) != DEF_x__h15429)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h15429, 2u);
	backing.DEF_x__h15429 = DEF_x__h15429;
      }
      ++num;
      if ((backing.DEF_x_wget__h11810) != DEF_x_wget__h11810)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h11810, 2u);
	backing.DEF_x_wget__h11810 = DEF_x_wget__h11810;
      }
      ++num;
      if ((backing.DEF_x_wget__h12906) != DEF_x_wget__h12906)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h12906, 2u);
	backing.DEF_x_wget__h12906 = DEF_x_wget__h12906;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_cycle_stuff, 1u);
      backing.DEF_CAN_FIRE_RL_m_cycle_stuff = DEF_CAN_FIRE_RL_m_cycle_stuff;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_deq_fifo_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_deq_fifo_1 = DEF_CAN_FIRE_RL_m_deq_fifo_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_deq_fifo_2, 1u);
      backing.DEF_CAN_FIRE_RL_m_deq_fifo_2 = DEF_CAN_FIRE_RL_m_deq_fifo_2;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_enq_fifo_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_enq_fifo_1 = DEF_CAN_FIRE_RL_m_enq_fifo_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_enq_fifo_2, 1u);
      backing.DEF_CAN_FIRE_RL_m_enq_fifo_2 = DEF_CAN_FIRE_RL_m_enq_fifo_2;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_fifo_1_canocalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_fifo_1_canocalize = DEF_CAN_FIRE_RL_m_fifo_1_canocalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_fifo_1_clear_ehr_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_fifo_1_clear_ehr_canonicalize = DEF_CAN_FIRE_RL_m_fifo_1_clear_ehr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_fifo_1_deq_ehr_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_fifo_1_deq_ehr_canonicalize = DEF_CAN_FIRE_RL_m_fifo_1_deq_ehr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_fifo_1_ehr_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_fifo_1_ehr_canonicalize = DEF_CAN_FIRE_RL_m_fifo_1_ehr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_fifo_1_enq_ehr_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_fifo_1_enq_ehr_canonicalize = DEF_CAN_FIRE_RL_m_fifo_1_enq_ehr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_fifo_2_canocalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_fifo_2_canocalize = DEF_CAN_FIRE_RL_m_fifo_2_canocalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_fifo_2_clear_ehr_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_fifo_2_clear_ehr_canonicalize = DEF_CAN_FIRE_RL_m_fifo_2_clear_ehr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_fifo_2_deq_ehr_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_fifo_2_deq_ehr_canonicalize = DEF_CAN_FIRE_RL_m_fifo_2_deq_ehr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_fifo_2_ehr_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_fifo_2_ehr_canonicalize = DEF_CAN_FIRE_RL_m_fifo_2_ehr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_fifo_2_enq_ehr_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_fifo_2_enq_ehr_canonicalize = DEF_CAN_FIRE_RL_m_fifo_2_enq_ehr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_fifo_1_clear_ehr_wires_0_whas__7_THEN_m_f_ETC___d20, 2u);
      backing.DEF_IF_m_fifo_1_clear_ehr_wires_0_whas__7_THEN_m_f_ETC___d20 = DEF_IF_m_fifo_1_clear_ehr_wires_0_whas__7_THEN_m_f_ETC___d20;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_fifo_1_deq_ehr_wires_0_whas__0_THEN_m_fif_ETC___d13, 2u);
      backing.DEF_IF_m_fifo_1_deq_ehr_wires_0_whas__0_THEN_m_fif_ETC___d13 = DEF_IF_m_fifo_1_deq_ehr_wires_0_whas__0_THEN_m_fif_ETC___d13;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_fifo_1_enq_ehr_wires_0_whas_THEN_m_fifo_1_ETC___d6, 9u);
      backing.DEF_IF_m_fifo_1_enq_ehr_wires_0_whas_THEN_m_fifo_1_ETC___d6 = DEF_IF_m_fifo_1_enq_ehr_wires_0_whas_THEN_m_fifo_1_ETC___d6;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_fifo_2_clear_ehr_wires_0_whas__18_THEN_m__ETC___d121, 2u);
      backing.DEF_IF_m_fifo_2_clear_ehr_wires_0_whas__18_THEN_m__ETC___d121 = DEF_IF_m_fifo_2_clear_ehr_wires_0_whas__18_THEN_m__ETC___d121;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_fifo_2_deq_ehr_wires_0_whas__11_THEN_m_fi_ETC___d114, 2u);
      backing.DEF_IF_m_fifo_2_deq_ehr_wires_0_whas__11_THEN_m_fi_ETC___d114 = DEF_IF_m_fifo_2_deq_ehr_wires_0_whas__11_THEN_m_fi_ETC___d114;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_fifo_2_enq_ehr_wires_0_whas__04_THEN_m_fi_ETC___d107, 9u);
      backing.DEF_IF_m_fifo_2_enq_ehr_wires_0_whas__04_THEN_m_fi_ETC___d107 = DEF_IF_m_fifo_2_enq_ehr_wires_0_whas__04_THEN_m_fi_ETC___d107;
      vcd_write_val(sim_hdl, num++, DEF_NOT_m_fifo_1_empty_9___d50, 1u);
      backing.DEF_NOT_m_fifo_1_empty_9___d50 = DEF_NOT_m_fifo_1_empty_9___d50;
      vcd_write_val(sim_hdl, num++, DEF_NOT_m_fifo_1_full_4___d35, 1u);
      backing.DEF_NOT_m_fifo_1_full_4___d35 = DEF_NOT_m_fifo_1_full_4___d35;
      vcd_write_val(sim_hdl, num++, DEF_NOT_m_fifo_2_empty_50___d151, 1u);
      backing.DEF_NOT_m_fifo_2_empty_50___d151 = DEF_NOT_m_fifo_2_empty_50___d151;
      vcd_write_val(sim_hdl, num++, DEF_NOT_m_fifo_2_full_35___d136, 1u);
      backing.DEF_NOT_m_fifo_2_full_35___d136 = DEF_NOT_m_fifo_2_full_35___d136;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_cycle_stuff, 1u);
      backing.DEF_WILL_FIRE_RL_m_cycle_stuff = DEF_WILL_FIRE_RL_m_cycle_stuff;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_deq_fifo_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_deq_fifo_1 = DEF_WILL_FIRE_RL_m_deq_fifo_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_deq_fifo_2, 1u);
      backing.DEF_WILL_FIRE_RL_m_deq_fifo_2 = DEF_WILL_FIRE_RL_m_deq_fifo_2;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_enq_fifo_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_enq_fifo_1 = DEF_WILL_FIRE_RL_m_enq_fifo_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_enq_fifo_2, 1u);
      backing.DEF_WILL_FIRE_RL_m_enq_fifo_2 = DEF_WILL_FIRE_RL_m_enq_fifo_2;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_fifo_1_canocalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_fifo_1_canocalize = DEF_WILL_FIRE_RL_m_fifo_1_canocalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_fifo_1_clear_ehr_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_fifo_1_clear_ehr_canonicalize = DEF_WILL_FIRE_RL_m_fifo_1_clear_ehr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_fifo_1_deq_ehr_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_fifo_1_deq_ehr_canonicalize = DEF_WILL_FIRE_RL_m_fifo_1_deq_ehr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_fifo_1_ehr_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_fifo_1_ehr_canonicalize = DEF_WILL_FIRE_RL_m_fifo_1_ehr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_fifo_1_enq_ehr_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_fifo_1_enq_ehr_canonicalize = DEF_WILL_FIRE_RL_m_fifo_1_enq_ehr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_fifo_2_canocalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_fifo_2_canocalize = DEF_WILL_FIRE_RL_m_fifo_2_canocalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_fifo_2_clear_ehr_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_fifo_2_clear_ehr_canonicalize = DEF_WILL_FIRE_RL_m_fifo_2_clear_ehr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_fifo_2_deq_ehr_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_fifo_2_deq_ehr_canonicalize = DEF_WILL_FIRE_RL_m_fifo_2_deq_ehr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_fifo_2_ehr_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_fifo_2_ehr_canonicalize = DEF_WILL_FIRE_RL_m_fifo_2_ehr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_fifo_2_enq_ehr_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_fifo_2_enq_ehr_canonicalize = DEF_WILL_FIRE_RL_m_fifo_2_enq_ehr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d100, 9u);
      backing.DEF__0_CONCAT_DONTCARE___d100 = DEF__0_CONCAT_DONTCARE___d100;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d101, 2u);
      backing.DEF__0_CONCAT_DONTCARE___d101 = DEF__0_CONCAT_DONTCARE___d101;
      vcd_write_val(sim_hdl, num++, DEF_def__h12610, 2u);
      backing.DEF_def__h12610 = DEF_def__h12610;
      vcd_write_val(sim_hdl, num++, DEF_def__h13706, 2u);
      backing.DEF_def__h13706 = DEF_def__h13706;
      vcd_write_val(sim_hdl, num++, DEF_def__h14975, 2u);
      backing.DEF_def__h14975 = DEF_def__h14975;
      vcd_write_val(sim_hdl, num++, DEF_def__h16186, 2u);
      backing.DEF_def__h16186 = DEF_def__h16186;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_1_clear_ehr_ehrReg___d19, 2u);
      backing.DEF_m_fifo_1_clear_ehr_ehrReg___d19 = DEF_m_fifo_1_clear_ehr_ehrReg___d19;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_1_clear_ehr_wires_0_wget____d18, 2u);
      backing.DEF_m_fifo_1_clear_ehr_wires_0_wget____d18 = DEF_m_fifo_1_clear_ehr_wires_0_wget____d18;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_1_clear_ehr_wires_0_whas____d17, 1u);
      backing.DEF_m_fifo_1_clear_ehr_wires_0_whas____d17 = DEF_m_fifo_1_clear_ehr_wires_0_whas____d17;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_1_deq_ehr_ehrReg___d12, 2u);
      backing.DEF_m_fifo_1_deq_ehr_ehrReg___d12 = DEF_m_fifo_1_deq_ehr_ehrReg___d12;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_1_deq_ehr_wires_0_wget____d11, 2u);
      backing.DEF_m_fifo_1_deq_ehr_wires_0_wget____d11 = DEF_m_fifo_1_deq_ehr_wires_0_wget____d11;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_1_deq_ehr_wires_0_whas____d10, 1u);
      backing.DEF_m_fifo_1_deq_ehr_wires_0_whas____d10 = DEF_m_fifo_1_deq_ehr_wires_0_whas____d10;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_1_ehr_virtual_reg_1_read____d222, 1u);
      backing.DEF_m_fifo_1_ehr_virtual_reg_1_read____d222 = DEF_m_fifo_1_ehr_virtual_reg_1_read____d222;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_1_ehr_virtual_reg_2_read____d221, 1u);
      backing.DEF_m_fifo_1_ehr_virtual_reg_2_read____d221 = DEF_m_fifo_1_ehr_virtual_reg_2_read____d221;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_1_empty__h4653, 1u);
      backing.DEF_m_fifo_1_empty__h4653 = DEF_m_fifo_1_empty__h4653;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_1_enq_ehr_ehrReg___d5, 9u);
      backing.DEF_m_fifo_1_enq_ehr_ehrReg___d5 = DEF_m_fifo_1_enq_ehr_ehrReg___d5;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_1_enq_ehr_wires_0_wget____d4, 9u);
      backing.DEF_m_fifo_1_enq_ehr_wires_0_wget____d4 = DEF_m_fifo_1_enq_ehr_wires_0_wget____d4;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_1_enq_ehr_wires_0_whas____d3, 1u);
      backing.DEF_m_fifo_1_enq_ehr_wires_0_whas____d3 = DEF_m_fifo_1_enq_ehr_wires_0_whas____d3;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_1_full__h4039, 1u);
      backing.DEF_m_fifo_1_full__h4039 = DEF_m_fifo_1_full__h4039;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_2_clear_ehr_ehrReg___d120, 2u);
      backing.DEF_m_fifo_2_clear_ehr_ehrReg___d120 = DEF_m_fifo_2_clear_ehr_ehrReg___d120;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_2_clear_ehr_wires_0_wget____d119, 2u);
      backing.DEF_m_fifo_2_clear_ehr_wires_0_wget____d119 = DEF_m_fifo_2_clear_ehr_wires_0_wget____d119;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_2_clear_ehr_wires_0_whas____d118, 1u);
      backing.DEF_m_fifo_2_clear_ehr_wires_0_whas____d118 = DEF_m_fifo_2_clear_ehr_wires_0_whas____d118;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_2_deq_ehr_ehrReg___d113, 2u);
      backing.DEF_m_fifo_2_deq_ehr_ehrReg___d113 = DEF_m_fifo_2_deq_ehr_ehrReg___d113;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_2_deq_ehr_wires_0_wget____d112, 2u);
      backing.DEF_m_fifo_2_deq_ehr_wires_0_wget____d112 = DEF_m_fifo_2_deq_ehr_wires_0_wget____d112;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_2_deq_ehr_wires_0_whas____d111, 1u);
      backing.DEF_m_fifo_2_deq_ehr_wires_0_whas____d111 = DEF_m_fifo_2_deq_ehr_wires_0_whas____d111;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_2_ehr_virtual_reg_1_read____d239, 1u);
      backing.DEF_m_fifo_2_ehr_virtual_reg_1_read____d239 = DEF_m_fifo_2_ehr_virtual_reg_1_read____d239;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_2_ehr_virtual_reg_2_read____d238, 1u);
      backing.DEF_m_fifo_2_ehr_virtual_reg_2_read____d238 = DEF_m_fifo_2_ehr_virtual_reg_2_read____d238;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_2_empty__h10338, 1u);
      backing.DEF_m_fifo_2_empty__h10338 = DEF_m_fifo_2_empty__h10338;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_2_enq_ehr_ehrReg___d106, 9u);
      backing.DEF_m_fifo_2_enq_ehr_ehrReg___d106 = DEF_m_fifo_2_enq_ehr_ehrReg___d106;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_2_enq_ehr_wires_0_wget____d105, 9u);
      backing.DEF_m_fifo_2_enq_ehr_wires_0_wget____d105 = DEF_m_fifo_2_enq_ehr_wires_0_wget____d105;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_2_enq_ehr_wires_0_whas____d104, 1u);
      backing.DEF_m_fifo_2_enq_ehr_wires_0_whas____d104 = DEF_m_fifo_2_enq_ehr_wires_0_whas____d104;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_2_full__h9724, 1u);
      backing.DEF_m_fifo_2_full__h9724 = DEF_m_fifo_2_full__h9724;
      vcd_write_val(sim_hdl, num++, DEF_x__h14707, 2u);
      backing.DEF_x__h14707 = DEF_x__h14707;
      vcd_write_val(sim_hdl, num++, DEF_x__h15429, 2u);
      backing.DEF_x__h15429 = DEF_x__h15429;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h11810, 2u);
      backing.DEF_x_wget__h11810 = DEF_x_wget__h11810;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h12906, 2u);
      backing.DEF_x_wget__h12906 = DEF_x_wget__h12906;
    }
}

void MOD_mkTbCFScheduling::vcd_prims(tVCDDumpType dt, MOD_mkTbCFScheduling &backing)
{
  INST_m_cycle.dump_VCD(dt, backing.INST_m_cycle);
  INST_m_fifo_1_clear_ehr_ehrReg.dump_VCD(dt, backing.INST_m_fifo_1_clear_ehr_ehrReg);
  INST_m_fifo_1_clear_ehr_ignored_wires_0.dump_VCD(dt,
						   backing.INST_m_fifo_1_clear_ehr_ignored_wires_0);
  INST_m_fifo_1_clear_ehr_ignored_wires_1.dump_VCD(dt,
						   backing.INST_m_fifo_1_clear_ehr_ignored_wires_1);
  INST_m_fifo_1_clear_ehr_virtual_reg_0.dump_VCD(dt, backing.INST_m_fifo_1_clear_ehr_virtual_reg_0);
  INST_m_fifo_1_clear_ehr_virtual_reg_1.dump_VCD(dt, backing.INST_m_fifo_1_clear_ehr_virtual_reg_1);
  INST_m_fifo_1_clear_ehr_wires_0.dump_VCD(dt, backing.INST_m_fifo_1_clear_ehr_wires_0);
  INST_m_fifo_1_clear_ehr_wires_1.dump_VCD(dt, backing.INST_m_fifo_1_clear_ehr_wires_1);
  INST_m_fifo_1_data_0.dump_VCD(dt, backing.INST_m_fifo_1_data_0);
  INST_m_fifo_1_data_1.dump_VCD(dt, backing.INST_m_fifo_1_data_1);
  INST_m_fifo_1_data_2.dump_VCD(dt, backing.INST_m_fifo_1_data_2);
  INST_m_fifo_1_deqP.dump_VCD(dt, backing.INST_m_fifo_1_deqP);
  INST_m_fifo_1_deq_ehr_ehrReg.dump_VCD(dt, backing.INST_m_fifo_1_deq_ehr_ehrReg);
  INST_m_fifo_1_deq_ehr_ignored_wires_0.dump_VCD(dt, backing.INST_m_fifo_1_deq_ehr_ignored_wires_0);
  INST_m_fifo_1_deq_ehr_ignored_wires_1.dump_VCD(dt, backing.INST_m_fifo_1_deq_ehr_ignored_wires_1);
  INST_m_fifo_1_deq_ehr_virtual_reg_0.dump_VCD(dt, backing.INST_m_fifo_1_deq_ehr_virtual_reg_0);
  INST_m_fifo_1_deq_ehr_virtual_reg_1.dump_VCD(dt, backing.INST_m_fifo_1_deq_ehr_virtual_reg_1);
  INST_m_fifo_1_deq_ehr_wires_0.dump_VCD(dt, backing.INST_m_fifo_1_deq_ehr_wires_0);
  INST_m_fifo_1_deq_ehr_wires_1.dump_VCD(dt, backing.INST_m_fifo_1_deq_ehr_wires_1);
  INST_m_fifo_1_ehr_ehrReg.dump_VCD(dt, backing.INST_m_fifo_1_ehr_ehrReg);
  INST_m_fifo_1_ehr_ignored_wires_0.dump_VCD(dt, backing.INST_m_fifo_1_ehr_ignored_wires_0);
  INST_m_fifo_1_ehr_ignored_wires_1.dump_VCD(dt, backing.INST_m_fifo_1_ehr_ignored_wires_1);
  INST_m_fifo_1_ehr_ignored_wires_2.dump_VCD(dt, backing.INST_m_fifo_1_ehr_ignored_wires_2);
  INST_m_fifo_1_ehr_virtual_reg_0.dump_VCD(dt, backing.INST_m_fifo_1_ehr_virtual_reg_0);
  INST_m_fifo_1_ehr_virtual_reg_1.dump_VCD(dt, backing.INST_m_fifo_1_ehr_virtual_reg_1);
  INST_m_fifo_1_ehr_virtual_reg_2.dump_VCD(dt, backing.INST_m_fifo_1_ehr_virtual_reg_2);
  INST_m_fifo_1_ehr_wires_0.dump_VCD(dt, backing.INST_m_fifo_1_ehr_wires_0);
  INST_m_fifo_1_ehr_wires_1.dump_VCD(dt, backing.INST_m_fifo_1_ehr_wires_1);
  INST_m_fifo_1_ehr_wires_2.dump_VCD(dt, backing.INST_m_fifo_1_ehr_wires_2);
  INST_m_fifo_1_empty.dump_VCD(dt, backing.INST_m_fifo_1_empty);
  INST_m_fifo_1_enqP.dump_VCD(dt, backing.INST_m_fifo_1_enqP);
  INST_m_fifo_1_enq_ehr_ehrReg.dump_VCD(dt, backing.INST_m_fifo_1_enq_ehr_ehrReg);
  INST_m_fifo_1_enq_ehr_ignored_wires_0.dump_VCD(dt, backing.INST_m_fifo_1_enq_ehr_ignored_wires_0);
  INST_m_fifo_1_enq_ehr_ignored_wires_1.dump_VCD(dt, backing.INST_m_fifo_1_enq_ehr_ignored_wires_1);
  INST_m_fifo_1_enq_ehr_virtual_reg_0.dump_VCD(dt, backing.INST_m_fifo_1_enq_ehr_virtual_reg_0);
  INST_m_fifo_1_enq_ehr_virtual_reg_1.dump_VCD(dt, backing.INST_m_fifo_1_enq_ehr_virtual_reg_1);
  INST_m_fifo_1_enq_ehr_wires_0.dump_VCD(dt, backing.INST_m_fifo_1_enq_ehr_wires_0);
  INST_m_fifo_1_enq_ehr_wires_1.dump_VCD(dt, backing.INST_m_fifo_1_enq_ehr_wires_1);
  INST_m_fifo_1_full.dump_VCD(dt, backing.INST_m_fifo_1_full);
  INST_m_fifo_2_clear_ehr_ehrReg.dump_VCD(dt, backing.INST_m_fifo_2_clear_ehr_ehrReg);
  INST_m_fifo_2_clear_ehr_ignored_wires_0.dump_VCD(dt,
						   backing.INST_m_fifo_2_clear_ehr_ignored_wires_0);
  INST_m_fifo_2_clear_ehr_ignored_wires_1.dump_VCD(dt,
						   backing.INST_m_fifo_2_clear_ehr_ignored_wires_1);
  INST_m_fifo_2_clear_ehr_virtual_reg_0.dump_VCD(dt, backing.INST_m_fifo_2_clear_ehr_virtual_reg_0);
  INST_m_fifo_2_clear_ehr_virtual_reg_1.dump_VCD(dt, backing.INST_m_fifo_2_clear_ehr_virtual_reg_1);
  INST_m_fifo_2_clear_ehr_wires_0.dump_VCD(dt, backing.INST_m_fifo_2_clear_ehr_wires_0);
  INST_m_fifo_2_clear_ehr_wires_1.dump_VCD(dt, backing.INST_m_fifo_2_clear_ehr_wires_1);
  INST_m_fifo_2_data_0.dump_VCD(dt, backing.INST_m_fifo_2_data_0);
  INST_m_fifo_2_data_1.dump_VCD(dt, backing.INST_m_fifo_2_data_1);
  INST_m_fifo_2_data_2.dump_VCD(dt, backing.INST_m_fifo_2_data_2);
  INST_m_fifo_2_deqP.dump_VCD(dt, backing.INST_m_fifo_2_deqP);
  INST_m_fifo_2_deq_ehr_ehrReg.dump_VCD(dt, backing.INST_m_fifo_2_deq_ehr_ehrReg);
  INST_m_fifo_2_deq_ehr_ignored_wires_0.dump_VCD(dt, backing.INST_m_fifo_2_deq_ehr_ignored_wires_0);
  INST_m_fifo_2_deq_ehr_ignored_wires_1.dump_VCD(dt, backing.INST_m_fifo_2_deq_ehr_ignored_wires_1);
  INST_m_fifo_2_deq_ehr_virtual_reg_0.dump_VCD(dt, backing.INST_m_fifo_2_deq_ehr_virtual_reg_0);
  INST_m_fifo_2_deq_ehr_virtual_reg_1.dump_VCD(dt, backing.INST_m_fifo_2_deq_ehr_virtual_reg_1);
  INST_m_fifo_2_deq_ehr_wires_0.dump_VCD(dt, backing.INST_m_fifo_2_deq_ehr_wires_0);
  INST_m_fifo_2_deq_ehr_wires_1.dump_VCD(dt, backing.INST_m_fifo_2_deq_ehr_wires_1);
  INST_m_fifo_2_ehr_ehrReg.dump_VCD(dt, backing.INST_m_fifo_2_ehr_ehrReg);
  INST_m_fifo_2_ehr_ignored_wires_0.dump_VCD(dt, backing.INST_m_fifo_2_ehr_ignored_wires_0);
  INST_m_fifo_2_ehr_ignored_wires_1.dump_VCD(dt, backing.INST_m_fifo_2_ehr_ignored_wires_1);
  INST_m_fifo_2_ehr_ignored_wires_2.dump_VCD(dt, backing.INST_m_fifo_2_ehr_ignored_wires_2);
  INST_m_fifo_2_ehr_virtual_reg_0.dump_VCD(dt, backing.INST_m_fifo_2_ehr_virtual_reg_0);
  INST_m_fifo_2_ehr_virtual_reg_1.dump_VCD(dt, backing.INST_m_fifo_2_ehr_virtual_reg_1);
  INST_m_fifo_2_ehr_virtual_reg_2.dump_VCD(dt, backing.INST_m_fifo_2_ehr_virtual_reg_2);
  INST_m_fifo_2_ehr_wires_0.dump_VCD(dt, backing.INST_m_fifo_2_ehr_wires_0);
  INST_m_fifo_2_ehr_wires_1.dump_VCD(dt, backing.INST_m_fifo_2_ehr_wires_1);
  INST_m_fifo_2_ehr_wires_2.dump_VCD(dt, backing.INST_m_fifo_2_ehr_wires_2);
  INST_m_fifo_2_empty.dump_VCD(dt, backing.INST_m_fifo_2_empty);
  INST_m_fifo_2_enqP.dump_VCD(dt, backing.INST_m_fifo_2_enqP);
  INST_m_fifo_2_enq_ehr_ehrReg.dump_VCD(dt, backing.INST_m_fifo_2_enq_ehr_ehrReg);
  INST_m_fifo_2_enq_ehr_ignored_wires_0.dump_VCD(dt, backing.INST_m_fifo_2_enq_ehr_ignored_wires_0);
  INST_m_fifo_2_enq_ehr_ignored_wires_1.dump_VCD(dt, backing.INST_m_fifo_2_enq_ehr_ignored_wires_1);
  INST_m_fifo_2_enq_ehr_virtual_reg_0.dump_VCD(dt, backing.INST_m_fifo_2_enq_ehr_virtual_reg_0);
  INST_m_fifo_2_enq_ehr_virtual_reg_1.dump_VCD(dt, backing.INST_m_fifo_2_enq_ehr_virtual_reg_1);
  INST_m_fifo_2_enq_ehr_wires_0.dump_VCD(dt, backing.INST_m_fifo_2_enq_ehr_wires_0);
  INST_m_fifo_2_enq_ehr_wires_1.dump_VCD(dt, backing.INST_m_fifo_2_enq_ehr_wires_1);
  INST_m_fifo_2_full.dump_VCD(dt, backing.INST_m_fifo_2_full);
}
