#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Jul 18 13:43:20 2022
# Process ID: 26236
# Current directory: C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.runs/design_1_axi_mm2s_mapper_2_1_synth_1
# Command line: vivado.exe -log design_1_axi_mm2s_mapper_2_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_mm2s_mapper_2_1.tcl
# Log file: C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.runs/design_1_axi_mm2s_mapper_2_1_synth_1/design_1_axi_mm2s_mapper_2_1.vds
# Journal file: C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.runs/design_1_axi_mm2s_mapper_2_1_synth_1\vivado.jou
# Running On: L-C5H16J3, OS: Windows, CPU Frequency: 1805 MHz, CPU Physical cores: 4, Host memory: 16527 MB
#-----------------------------------------------------------
source design_1_axi_mm2s_mapper_2_1.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1404.254 ; gain = 0.000
Command: synth_design -top design_1_axi_mm2s_mapper_2_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25532
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 1404.254 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_mm2s_mapper_2_1' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_axi_mm2s_mapper_2_1/synth/design_1_axi_mm2s_mapper_2_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_mm2s_mapper_v1_1_25_top' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:606]
INFO: [Synth 8-6157] synthesizing module 'axi_mm2s_mapper_v1_1_25_transaction_counter' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:455]
INFO: [Synth 8-6155] done synthesizing module 'axi_mm2s_mapper_v1_1_25_transaction_counter' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:455]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_mm2s_mapper_v1_1_25_stream_encapsulator' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:235]
INFO: [Synth 8-6157] synthesizing module 'axis_dwidth_converter_v1_1_25_axis_dwidth_converter' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/90b0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_dwidth_converter_v1_1_25_axisc_downsizer' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/90b0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'axis_dwidth_converter_v1_1_25_axisc_downsizer' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/90b0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_26_axis_register_slice' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/aca3/hdl/axis_register_slice_v1_1_vl_rfs.v:2837]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_26_axisc_register_slice' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/aca3/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_26_axisc_register_slice' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/aca3/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_26_axis_register_slice' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/aca3/hdl/axis_register_slice_v1_1_vl_rfs.v:2837]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_26_axis_register_slice__parameterized0' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/aca3/hdl/axis_register_slice_v1_1_vl_rfs.v:2837]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_26_axisc_register_slice__parameterized0' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/aca3/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_26_axisc_register_slice__parameterized0' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/aca3/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_26_axis_register_slice__parameterized0' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/aca3/hdl/axis_register_slice_v1_1_vl_rfs.v:2837]
INFO: [Synth 8-6155] done synthesizing module 'axis_dwidth_converter_v1_1_25_axis_dwidth_converter' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/90b0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axi_mm2s_mapper_v1_1_25_stream_encapsulator' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:235]
INFO: [Synth 8-6157] synthesizing module 'axi_mm2s_mapper_v1_1_25_stream_encapsulator__parameterized0' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:235]
INFO: [Synth 8-6155] done synthesizing module 'axi_mm2s_mapper_v1_1_25_stream_encapsulator__parameterized0' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:235]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axic_srl_fifo' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:286]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105998]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105998]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axic_srl_fifo' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:286]
INFO: [Synth 8-6157] synthesizing module 'axi_mm2s_mapper_v1_1_25_stream_encapsulator__parameterized1' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:235]
INFO: [Synth 8-6155] done synthesizing module 'axi_mm2s_mapper_v1_1_25_stream_encapsulator__parameterized1' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:235]
INFO: [Synth 8-6157] synthesizing module 'axi_mm2s_mapper_v1_1_25_stream_encapsulator__parameterized2' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:235]
INFO: [Synth 8-6155] done synthesizing module 'axi_mm2s_mapper_v1_1_25_stream_encapsulator__parameterized2' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:235]
INFO: [Synth 8-6157] synthesizing module 'axi_mm2s_mapper_v1_1_25_stream_encapsulator__parameterized3' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:235]
INFO: [Synth 8-6155] done synthesizing module 'axi_mm2s_mapper_v1_1_25_stream_encapsulator__parameterized3' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:235]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_26_axis_switch' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:3089]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized1' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized1' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_26_axisc_decoder' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:478]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_26_axisc_register_slice__parameterized1' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/aca3/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_26_axisc_register_slice__parameterized1' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/aca3/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_26_axisc_register_slice__parameterized2' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/aca3/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_26_axisc_register_slice__parameterized2' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/aca3/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized1' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized1' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_26_axisc_decoder' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:478]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_26_axisc_transfer_mux' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:818]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_26_axisc_arb_responder' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:1122]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_26_axisc_arb_responder' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:1122]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_mux_enc' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'MUXF7' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:66573]
INFO: [Synth 8-6155] done synthesizing module 'MUXF7' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:66573]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_mux_enc' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized0' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:65]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized0' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:65]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_26_axisc_transfer_mux' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:818]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_26_axis_switch_arbiter' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:1358]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_26_arb_rr' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_26_dynamic_priority_encoder' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:1535]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_26_dynamic_priority_encoder__parameterized0' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:1535]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_26_dynamic_priority_encoder__parameterized1' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:1535]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_26_dynamic_priority_encoder__parameterized1' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:1535]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_26_dynamic_priority_encoder__parameterized0' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:1535]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_26_dynamic_priority_encoder__parameterized2' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:1535]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_26_dynamic_priority_encoder__parameterized2' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:1535]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_26_dynamic_priority_encoder' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:1535]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_26_arb_rr' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_26_axis_switch_arbiter' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:1358]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_26_axis_switch' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:3089]
WARNING: [Synth 8-7071] port 's_axi_ctrl_aclk' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_5x1' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1143]
WARNING: [Synth 8-7071] port 's_axi_ctrl_aresetn' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_5x1' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1143]
WARNING: [Synth 8-7071] port 's_axi_ctrl_awvalid' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_5x1' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1143]
WARNING: [Synth 8-7071] port 's_axi_ctrl_awready' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_5x1' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1143]
WARNING: [Synth 8-7071] port 's_axi_ctrl_awaddr' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_5x1' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1143]
WARNING: [Synth 8-7071] port 's_axi_ctrl_wvalid' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_5x1' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1143]
WARNING: [Synth 8-7071] port 's_axi_ctrl_wready' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_5x1' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1143]
WARNING: [Synth 8-7071] port 's_axi_ctrl_wdata' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_5x1' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1143]
WARNING: [Synth 8-7071] port 's_axi_ctrl_bvalid' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_5x1' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1143]
WARNING: [Synth 8-7071] port 's_axi_ctrl_bready' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_5x1' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1143]
WARNING: [Synth 8-7071] port 's_axi_ctrl_bresp' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_5x1' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1143]
WARNING: [Synth 8-7071] port 's_axi_ctrl_arvalid' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_5x1' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1143]
WARNING: [Synth 8-7071] port 's_axi_ctrl_arready' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_5x1' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1143]
WARNING: [Synth 8-7071] port 's_axi_ctrl_araddr' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_5x1' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1143]
WARNING: [Synth 8-7071] port 's_axi_ctrl_rvalid' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_5x1' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1143]
WARNING: [Synth 8-7071] port 's_axi_ctrl_rready' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_5x1' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1143]
WARNING: [Synth 8-7071] port 's_axi_ctrl_rdata' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_5x1' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1143]
WARNING: [Synth 8-7071] port 's_axi_ctrl_rresp' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_5x1' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1143]
WARNING: [Synth 8-7023] instance 'u_axis_switch_v1_1_26_axis_switch_5x1' of module 'axis_switch_v1_1_26_axis_switch' has 49 connections declared, but only 31 given [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1143]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_26_axis_switch__parameterized0' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:3089]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_26_axisc_decoder__parameterized0' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:478]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_26_axisc_register_slice__parameterized3' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/aca3/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_26_axisc_register_slice__parameterized3' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/aca3/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_26_axisc_decoder__parameterized0' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:478]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_26_axisc_transfer_mux__parameterized0' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:818]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_26_axisc_arb_responder__parameterized0' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:1122]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_26_axisc_arb_responder__parameterized0' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:1122]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized1' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:65]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized1' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized2' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:65]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized2' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:65]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_26_axisc_transfer_mux__parameterized0' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:818]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_26_axis_switch__parameterized0' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/6c33/hdl/axis_switch_v1_1_vl_rfs.v:3089]
WARNING: [Synth 8-7071] port 's_axi_ctrl_aclk' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_1x5' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1199]
WARNING: [Synth 8-7071] port 's_axi_ctrl_aresetn' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_1x5' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1199]
WARNING: [Synth 8-7071] port 's_axi_ctrl_awvalid' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_1x5' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1199]
WARNING: [Synth 8-7071] port 's_axi_ctrl_awready' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_1x5' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1199]
WARNING: [Synth 8-7071] port 's_axi_ctrl_awaddr' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_1x5' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1199]
WARNING: [Synth 8-7071] port 's_axi_ctrl_wvalid' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_1x5' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1199]
WARNING: [Synth 8-7071] port 's_axi_ctrl_wready' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_1x5' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1199]
WARNING: [Synth 8-7071] port 's_axi_ctrl_wdata' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_1x5' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1199]
WARNING: [Synth 8-7071] port 's_axi_ctrl_bvalid' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_1x5' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1199]
WARNING: [Synth 8-7071] port 's_axi_ctrl_bready' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_1x5' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1199]
WARNING: [Synth 8-7071] port 's_axi_ctrl_bresp' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_1x5' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1199]
WARNING: [Synth 8-7071] port 's_axi_ctrl_arvalid' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_1x5' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1199]
WARNING: [Synth 8-7071] port 's_axi_ctrl_arready' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_1x5' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1199]
WARNING: [Synth 8-7071] port 's_axi_ctrl_araddr' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_1x5' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1199]
WARNING: [Synth 8-7071] port 's_axi_ctrl_rvalid' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_1x5' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1199]
WARNING: [Synth 8-7071] port 's_axi_ctrl_rready' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_1x5' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1199]
WARNING: [Synth 8-7071] port 's_axi_ctrl_rdata' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_1x5' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1199]
WARNING: [Synth 8-7071] port 's_axi_ctrl_rresp' of module 'axis_switch_v1_1_26_axis_switch' is unconnected for instance 'u_axis_switch_v1_1_26_axis_switch_1x5' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1199]
WARNING: [Synth 8-7023] instance 'u_axis_switch_v1_1_26_axis_switch_1x5' of module 'axis_switch_v1_1_26_axis_switch' has 49 connections declared, but only 31 given [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:1199]
INFO: [Synth 8-6157] synthesizing module 'axi_mm2s_mapper_v1_1_25_stream_expander' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:58]
INFO: [Synth 8-6157] synthesizing module 'axis_dwidth_converter_v1_1_25_axis_dwidth_converter__parameterized0' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/90b0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_dwidth_converter_v1_1_25_axisc_upsizer' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/90b0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:436]
INFO: [Synth 8-6155] done synthesizing module 'axis_dwidth_converter_v1_1_25_axisc_upsizer' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/90b0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:436]
INFO: [Synth 8-6155] done synthesizing module 'axis_dwidth_converter_v1_1_25_axis_dwidth_converter__parameterized0' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/90b0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axi_mm2s_mapper_v1_1_25_stream_expander' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axic_srl_fifo__parameterized0' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:286]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axic_srl_fifo__parameterized0' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:286]
INFO: [Synth 8-6157] synthesizing module 'axi_mm2s_mapper_v1_1_25_stream_expander__parameterized0' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'axi_mm2s_mapper_v1_1_25_stream_expander__parameterized0' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_mm2s_mapper_v1_1_25_stream_expander__parameterized2' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'axi_mm2s_mapper_v1_1_25_stream_expander__parameterized2' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'axi_mm2s_mapper_v1_1_25_top' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/5826/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v:606]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_mm2s_mapper_2_1' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_axi_mm2s_mapper_2_1/synth/design_1_axi_mm2s_mapper_2_1.v:53]
WARNING: [Synth 8-7129] Port ACLK in module axis_register_slice_v1_1_26_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axis_register_slice_v1_1_26_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axis_register_slice_v1_1_26_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLKEN in module axis_register_slice_v1_1_26_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[7] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[6] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[5] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[4] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[3] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[2] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[1] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TID[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDEST[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[7] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[6] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[5] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[4] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[3] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[2] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[1] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axis_register_slice_v1_1_26_axisc_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axis_register_slice_v1_1_26_axisc_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axis_register_slice_v1_1_26_axisc_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLKEN in module axis_register_slice_v1_1_26_axisc_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[3] in module axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[2] in module axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[1] in module axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[0] in module axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TID[0] in module axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDEST[0] in module axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[3] in module axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[2] in module axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[1] in module axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[0] in module axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tuser[0] in module axis_dwidth_converter_v1_1_25_axis_dwidth_converter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[2] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[2] in module axi_mm2s_mapper_v1_1_25_stream_expander is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module axi_mm2s_mapper_v1_1_25_stream_expander is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axi_mm2s_mapper_v1_1_25_stream_expander is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[31] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[30] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[29] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[28] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[27] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[26] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[25] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[24] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[23] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[22] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[21] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[20] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[19] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[18] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[17] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[16] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[15] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[14] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[13] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[12] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[11] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[10] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[9] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[8] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[7] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[6] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[5] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[4] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[3] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[3] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[2] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[1] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tlast in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[2] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[2] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axi_mm2s_mapper_v1_1_25_stream_expander__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axis_register_slice_v1_1_26_axisc_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axis_register_slice_v1_1_26_axisc_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axis_register_slice_v1_1_26_axisc_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLKEN in module axis_register_slice_v1_1_26_axisc_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S[0] in module axis_infrastructure_v1_1_0_mux_enc__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S[0] in module axis_infrastructure_v1_1_0_mux_enc__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXIS_TLAST in module axis_switch_v1_1_26_axisc_arb_responder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARB_SEL[0] in module axis_switch_v1_1_26_axisc_transfer_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_enable in module axis_switch_v1_1_26_axisc_transfer_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_mux[3] in module axis_switch_v1_1_26_axisc_transfer_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_mux[2] in module axis_switch_v1_1_26_axisc_transfer_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_mux[1] in module axis_switch_v1_1_26_axisc_transfer_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_mux[0] in module axis_switch_v1_1_26_axisc_transfer_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axis_register_slice_v1_1_26_axisc_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axis_register_slice_v1_1_26_axisc_register_slice__parameterized3 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:51 . Memory (MB): peak = 1407.891 ; gain = 3.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:52 . Memory (MB): peak = 1407.891 ; gain = 3.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:52 . Memory (MB): peak = 1407.891 ; gain = 3.637
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.542 . Memory (MB): peak = 1407.891 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_axi_mm2s_mapper_2_1/design_1_axi_mm2s_mapper_2_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_axi_mm2s_mapper_2_1/design_1_axi_mm2s_mapper_2_1_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.runs/design_1_axi_mm2s_mapper_2_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.runs/design_1_axi_mm2s_mapper_2_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1488.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.360 . Memory (MB): peak = 1489.934 ; gain = 1.852
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:01:26 . Memory (MB): peak = 1489.934 ; gain = 85.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:01:26 . Memory (MB): peak = 1489.934 ; gain = 85.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.runs/design_1_axi_mm2s_mapper_2_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:26 . Memory (MB): peak = 1489.934 ; gain = 85.680
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'state_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:01:28 . Memory (MB): peak = 1489.934 ; gain = 85.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 6     
	   2 Input    1 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 16    
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 54    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 115   
+---Muxes : 
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 23    
	   3 Input    3 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 27    
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 67    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg' and it is trimmed from '32' to '26' bits. [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/90b0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:668]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg' and it is trimmed from '32' to '5' bits. [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/90b0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:668]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg' and it is trimmed from '32' to '4' bits. [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ipshared/90b0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:668]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:36 . Memory (MB): peak = 1489.934 ; gain = 85.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:55 . Memory (MB): peak = 1489.934 ; gain = 85.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:57 . Memory (MB): peak = 1489.934 ; gain = 85.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:57 . Memory (MB): peak = 1489.934 ; gain = 85.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:02:15 . Memory (MB): peak = 1489.934 ; gain = 85.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:02:15 . Memory (MB): peak = 1489.934 ; gain = 85.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:02:15 . Memory (MB): peak = 1489.934 ; gain = 85.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:02:15 . Memory (MB): peak = 1489.934 ; gain = 85.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:02:15 . Memory (MB): peak = 1489.934 ; gain = 85.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:02:15 . Memory (MB): peak = 1489.934 ; gain = 85.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     4|
|2     |LUT2   |    13|
|3     |LUT3   |    37|
|4     |LUT4   |    26|
|5     |LUT5   |    29|
|6     |LUT6   |    34|
|7     |MUXF7  |    41|
|8     |SRL16E |   117|
|9     |FDRE   |   329|
|10    |FDSE   |    13|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:02:15 . Memory (MB): peak = 1489.934 ; gain = 85.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 195 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:02:03 . Memory (MB): peak = 1489.934 ; gain = 3.637
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:02:16 . Memory (MB): peak = 1489.934 ; gain = 85.680
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1489.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1489.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b0075520
INFO: [Common 17-83] Releasing license: Synthesis
129 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:02:37 . Memory (MB): peak = 1489.934 ; gain = 85.680
INFO: [Common 17-1381] The checkpoint 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.runs/design_1_axi_mm2s_mapper_2_1_synth_1/design_1_axi_mm2s_mapper_2_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_mm2s_mapper_2_1, cache-ID = 8f04b71f83f26c56
INFO: [Coretcl 2-1174] Renamed 30 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.runs/design_1_axi_mm2s_mapper_2_1_synth_1/design_1_axi_mm2s_mapper_2_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_mm2s_mapper_2_1_utilization_synth.rpt -pb design_1_axi_mm2s_mapper_2_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 18 13:46:49 2022...
