// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2.0.1.281.2
// Netlist written on Mon Mar 23 16:31:55 2020
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.vhd"
// file 2 "d:/eurorack/addatone/addatone_ice40/src/adc_spi_in.v"
// file 3 "d:/eurorack/addatone/addatone_ice40/src/adder.v"
// file 4 "d:/eurorack/addatone/addatone_ice40/src/dac_spi_out.v"
// file 5 "d:/eurorack/addatone/addatone_ice40/src/pll_48mhz/rtl/pll_48mhz.v"
// file 6 "d:/eurorack/addatone/addatone_ice40/src/samplepos_ram/rtl/samplepos_ram.v"
// file 7 "d:/eurorack/addatone/addatone_ice40/src/sample_output.v"
// file 8 "d:/eurorack/addatone/addatone_ice40/src/sample_position.v"
// file 9 "d:/eurorack/addatone/addatone_ice40/src/scale_mult.v"
// file 10 "d:/eurorack/addatone/addatone_ice40/src/sine_lut/rtl/sine_lut.v"
// file 11 "d:/eurorack/addatone/addatone_ice40/src/top.v"
// file 12 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 13 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 14 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 15 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 16 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 17 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 18 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 19 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 20 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 21 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 22 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 23 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 24 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 25 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 26 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 27 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 28 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 29 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 30 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 31 "c:/lscc/radiant/2.0/ip/common/adder/rtl/lscc_adder.v"
// file 32 "c:/lscc/radiant/2.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 33 "c:/lscc/radiant/2.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 34 "c:/lscc/radiant/2.0/ip/common/counter/rtl/lscc_cntr.v"
// file 35 "c:/lscc/radiant/2.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 36 "c:/lscc/radiant/2.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 37 "c:/lscc/radiant/2.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 38 "c:/lscc/radiant/2.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 39 "c:/lscc/radiant/2.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 40 "c:/lscc/radiant/2.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 41 "c:/lscc/radiant/2.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 42 "c:/lscc/radiant/2.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 43 "c:/lscc/radiant/2.0/ip/common/rom/rtl/lscc_rom.v"
// file 44 "c:/lscc/radiant/2.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 45 "c:/lscc/radiant/2.0/ip/pmi/pmi_add.v"
// file 46 "c:/lscc/radiant/2.0/ip/pmi/pmi_addsub.v"
// file 47 "c:/lscc/radiant/2.0/ip/pmi/pmi_complex_mult.v"
// file 48 "c:/lscc/radiant/2.0/ip/pmi/pmi_counter.v"
// file 49 "c:/lscc/radiant/2.0/ip/pmi/pmi_dsp.v"
// file 50 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo.v"
// file 51 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo_dc.v"
// file 52 "c:/lscc/radiant/2.0/ip/pmi/pmi_mac.v"
// file 53 "c:/lscc/radiant/2.0/ip/pmi/pmi_mult.v"
// file 54 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsub.v"
// file 55 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsubsum.v"
// file 56 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp.v"
// file 57 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp_be.v"
// file 58 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq.v"
// file 59 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq_be.v"
// file 60 "c:/lscc/radiant/2.0/ip/pmi/pmi_rom.v"
// file 61 "c:/lscc/radiant/2.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input i_Clock, input reset_n, output debug, output test, 
            input i_ADC_Data, input i_ADC_Clock, input i_ADC_CS, output o_DAC_MOSI, 
            output o_DAC_SCK, output o_DAC_CS);   /* synthesis lineinfo="@11(1[8],1[11])"*/
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@11(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@11(54[7],54[24])"*/
    
    wire GND_net, VCC_net, reset_n_c, n1278, test_c, i_ADC_Data_c, 
        i_ADC_Clock_c, o_DAC_MOSI_c, o_DAC_SCK_c, o_DAC_CS_c, reset_n_N_191;
    wire [15:0]Sample_Timer;   /* synthesis lineinfo="@11(32[13],32[25])"*/
    wire [7:0]Harmonic;   /* synthesis lineinfo="@11(33[12],33[20])"*/
    
    wire Next_Sample;
    wire [15:0]Frequency;   /* synthesis lineinfo="@11(36[13],36[22])"*/
    wire [15:0]Freq_Scale;   /* synthesis lineinfo="@11(37[13],37[23])"*/
    wire [7:0]Comb_Interval;   /* synthesis lineinfo="@11(38[12],38[25])"*/
    
    wire Sample_Ready, Freq_Too_High;
    wire [15:0]\ADC_Data[4] ;   /* synthesis lineinfo="@11(53[14],53[22])"*/
    wire [15:0]\ADC_Data[3] ;   /* synthesis lineinfo="@11(53[14],53[22])"*/
    wire [15:0]\ADC_Data[2] ;   /* synthesis lineinfo="@11(53[14],53[22])"*/
    wire [15:0]\ADC_Data[1] ;   /* synthesis lineinfo="@11(53[14],53[22])"*/
    wire [15:0]\ADC_Data[0] ;   /* synthesis lineinfo="@11(53[14],53[22])"*/
    wire [8:0]Harmonic_Scale;   /* synthesis lineinfo="@11(71[22],71[36])"*/
    wire [8:0]Scale_Initial;   /* synthesis lineinfo="@11(72[22],72[35])"*/
    wire [1:0]Adder_Start;   /* synthesis lineinfo="@11(73[12],73[23])"*/
    wire [1:0]Adder_Ready;   /* synthesis lineinfo="@11(74[13],74[24])"*/
    
    wire Adder_Clear;
    wire [8:0]Adder_Mult;   /* synthesis lineinfo="@11(77[23],77[33])"*/
    
    wire n43, n5269, n7391, n5279, Start_Mult_Scaler, Reset_Mult_Scaler, 
        Mult_Ready, Comb_Muted, DAC_Send, test_N_190, n2879, n2875, 
        n10, n278, n308, n8, Adder_Clear_N_197, n7593, Reset_Mult_Scaler_N_201, 
        n4758, n4642, n4921, n83, n77, n76;
    wire [1:0]Adder_Start_1__N_111;
    
    wire n84, n14, n57_2, n82, n74, n72, n39, n1028, n4064, 
        n3572, n1018, n1014, n1008, n71, n9097, n66, n988, n987, 
        n12, n81, n70, n7, n9094, n80, n7_adj_1100, n7591, n42, 
        n7519, n78, n7587, n85, o_Freq_Too_High_N_366, n73, n31, 
        n983, n982, n979, n978, n977, n4717, n4716, n3578, n7497, 
        n79, n40, n5, n9091;
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(21[12],21[24])"*/
    
    wire SM_ADC_In, CS_Stable, n7513, n6880, n8_adj_1101, n7_adj_1102, 
        n9088, n6874, n4, n4_adj_1103, n9085, n9, n5063, n7951, 
        n15, n3570, n7939, n17_2, n16, n9082, n70_adj_1104, n3566, 
        n75, n9079, n4548, n38, n3559, o_Comb_Muted_N_739, n9046;
    wire [31:0]r_Sample_L;   /* synthesis lineinfo="@7(14[13],14[23])"*/
    
    wire n6, n4446, n12_adj_1105, n9_adj_1106, n6876;
    wire [23:0]Output_Data;   /* synthesis lineinfo="@7(16[13],16[24])"*/
    
    wire n9076, DAC_Ready, n2660, n6878, n9031, n6_adj_1107, n44, 
        n7901, n6886, n5023, DAC_Send_N_931, DAC_Send_N_933, n13, 
        n5016, n5010, n7531, n6884, n6872, n45, n1277, n1280, 
        n6929, n6927, n9028, Clock_Counter;
    wire [4:0]SM_DAC_Out;   /* synthesis lineinfo="@4(17[12],17[22])"*/
    
    wire n11, n6925, n2723, n24, n6923, n5005, n9019, n12_adj_1108, 
        n5001, n41, n5_adj_1109, n9025, n1505, n7690, n9022, n16_adj_1110, 
        n6882;
    
    VHI i2 (.Z(VCC_net));
    PLL_48MHz pll_48 (.GND_net(GND_net), .i_Clock_c(i_Clock_c), .reset_n_c(reset_n_c), 
            .Main_Clock(Main_Clock));   /* synthesis lineinfo="@11(20[12],20[99])"*/
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i0 (.D(\ADC_Data[3] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[0]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Freq_Scale_i0.REGSET = "RESET";
    defparam Freq_Scale_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i0 (.D(\ADC_Data[4] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[0]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Comb_Interval_i0.REGSET = "RESET";
    defparam Comb_Interval_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ test_i0 (.D(test_N_190), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(test_c));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam test_i0.REGSET = "RESET";
    defparam test_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ SM_Top_FSM_i8 (.D(Adder_Clear_N_197), .SP(VCC_net), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(n979));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam SM_Top_FSM_i8.REGSET = "RESET";
    defparam SM_Top_FSM_i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ SM_Top_FSM_i9 (.D(n3566), .SP(VCC_net), .CK(Main_Clock), .SR(reset_n_N_191), 
            .Q(n978));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam SM_Top_FSM_i9.REGSET = "RESET";
    defparam SM_Top_FSM_i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ SM_Top_FSM_i10 (.D(n1028), .SP(VCC_net), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(n977));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam SM_Top_FSM_i10.REGSET = "RESET";
    defparam SM_Top_FSM_i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ SM_Top_FSM_i4 (.D(n1014), .SP(VCC_net), .CK(Main_Clock), .SR(reset_n_N_191), 
            .Q(n983));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam SM_Top_FSM_i4.REGSET = "RESET";
    defparam SM_Top_FSM_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Scale_i0 (.D(\ADC_Data[1] [0]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[0]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Harmonic_Scale_i0.REGSET = "RESET";
    defparam Harmonic_Scale_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i0 (.D(\ADC_Data[0] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[0]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Frequency_i0.REGSET = "RESET";
    defparam Frequency_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i1 (.D(\ADC_Data[0] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[1]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Frequency_i1.REGSET = "RESET";
    defparam Frequency_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i2 (.D(\ADC_Data[0] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[2]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Frequency_i2.REGSET = "RESET";
    defparam Frequency_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i3 (.D(\ADC_Data[0] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[3]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Frequency_i3.REGSET = "RESET";
    defparam Frequency_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i4 (.D(\ADC_Data[0] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[4]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Frequency_i4.REGSET = "RESET";
    defparam Frequency_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i5 (.D(\ADC_Data[0] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[5]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Frequency_i5.REGSET = "RESET";
    defparam Frequency_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i6 (.D(\ADC_Data[0] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[6]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Frequency_i6.REGSET = "RESET";
    defparam Frequency_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i7 (.D(\ADC_Data[0] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[7]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Frequency_i7.REGSET = "RESET";
    defparam Frequency_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i8 (.D(\ADC_Data[0] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[8]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Frequency_i8.REGSET = "RESET";
    defparam Frequency_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i9 (.D(\ADC_Data[0] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[9]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Frequency_i9.REGSET = "RESET";
    defparam Frequency_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i10 (.D(\ADC_Data[0] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[10]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Frequency_i10.REGSET = "RESET";
    defparam Frequency_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i11 (.D(\ADC_Data[0] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[11]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Frequency_i11.REGSET = "RESET";
    defparam Frequency_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i12 (.D(\ADC_Data[0] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[12]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Frequency_i12.REGSET = "RESET";
    defparam Frequency_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i13 (.D(\ADC_Data[0] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[13]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Frequency_i13.REGSET = "RESET";
    defparam Frequency_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i14 (.D(\ADC_Data[0] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[14]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Frequency_i14.REGSET = "RESET";
    defparam Frequency_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i15 (.D(\ADC_Data[0] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[15]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Frequency_i15.REGSET = "RESET";
    defparam Frequency_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Harmonic_Scale_i1 (.D(\ADC_Data[1] [1]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[1]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Harmonic_Scale_i1.REGSET = "RESET";
    defparam Harmonic_Scale_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Harmonic_Scale_i2 (.D(\ADC_Data[1] [2]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[2]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Harmonic_Scale_i2.REGSET = "RESET";
    defparam Harmonic_Scale_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Harmonic_Scale_i3 (.D(\ADC_Data[1] [3]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[3]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Harmonic_Scale_i3.REGSET = "RESET";
    defparam Harmonic_Scale_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Scale_i4 (.D(\ADC_Data[1] [4]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[4]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Harmonic_Scale_i4.REGSET = "RESET";
    defparam Harmonic_Scale_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Scale_i5 (.D(\ADC_Data[1] [5]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[5]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Harmonic_Scale_i5.REGSET = "RESET";
    defparam Harmonic_Scale_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Scale_i6 (.D(\ADC_Data[1] [6]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[6]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Harmonic_Scale_i6.REGSET = "RESET";
    defparam Harmonic_Scale_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Scale_i7 (.D(\ADC_Data[1] [7]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[7]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Harmonic_Scale_i7.REGSET = "RESET";
    defparam Harmonic_Scale_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Harmonic_Scale_i8 (.D(\ADC_Data[1] [8]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[8]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Harmonic_Scale_i8.REGSET = "RESET";
    defparam Harmonic_Scale_i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ SM_Top_FSM_i3 (.D(n7690), .SP(VCC_net), .CK(Main_Clock), .SR(reset_n_N_191), 
            .Q(Adder_Start_1__N_111[0]));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam SM_Top_FSM_i3.REGSET = "RESET";
    defparam SM_Top_FSM_i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ SM_Top_FSM_i2 (.D(n1008), .SP(VCC_net), .CK(Main_Clock), .SR(reset_n_N_191), 
            .Q(n987));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam SM_Top_FSM_i2.REGSET = "RESET";
    defparam SM_Top_FSM_i2.SRMODE = "CE_OVER_LSR";
    IB i_Clock_pad (.I(i_Clock), .O(i_Clock_c));   /* synthesis lineinfo="@11(3[14],3[21])"*/
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i2897_3_lut (.A(n4921), 
            .B(Receive_Byte[0]), .C(n4642), .Z(n5016));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i2897_3_lut.INIT = "0x1414";
    (* lut_function="(A+(B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut (.A(n988), 
            .B(Adder_Start_1__N_111[0]), .C(n4064), .D(n278), .Z(n7690));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam i1_4_lut.INIT = "0xfafe";
    (* lut_function="(!(A (B+!(C (D)))))" *) LUT4 i5977_4_lut (.A(reset_n_c), 
            .B(n12), .C(Clock_Counter), .D(n24), .Z(n7519));
    defparam i5977_4_lut.INIT = "0x7555";
    OB o_DAC_CS_pad (.I(o_DAC_CS_c), .O(o_DAC_CS));   /* synthesis lineinfo="@11(12[15],12[23])"*/
    OB o_DAC_SCK_pad (.I(o_DAC_SCK_c), .O(o_DAC_SCK));   /* synthesis lineinfo="@11(11[15],11[24])"*/
    OB o_DAC_MOSI_pad (.I(o_DAC_MOSI_c), .O(o_DAC_MOSI));   /* synthesis lineinfo="@11(10[15],10[25])"*/
    OB test_pad (.I(test_c), .O(test));   /* synthesis lineinfo="@11(6[14],6[18])"*/
    (* lut_function="(A (D)+!A (B (D)+!B !(C+!(D))))" *) LUT4 i3947_2_lut_4_lut (.A(n977), 
            .B(n31), .C(Reset_Mult_Scaler_N_201), .D(Harmonic[7]), .Z(n9));   /* synthesis lineinfo="@11(97[25],97[42])"*/
    defparam i3947_2_lut_4_lut.INIT = "0xef00";
    (* lut_function="((B+((D)+!C))+!A)" *) LUT4 i3_4_lut (.A(reset_n_c), .B(o_Freq_Too_High_N_366), 
            .C(n1280), .D(n1278), .Z(n5_adj_1109));   /* synthesis lineinfo="@11(17[17],17[25])"*/
    defparam i3_4_lut.INIT = "0xffdf";
    (* lut_function="(!(A (B (C (D)))+!A (B+!(D))))" *) LUT4 i2904_4_lut (.A(Mult_Ready), 
            .B(n3559), .C(Start_Mult_Scaler), .D(n2879), .Z(n5023));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam i2904_4_lut.INIT = "0x3baa";
    OB debug_pad (.I(GND_net), .O(debug));   /* synthesis lineinfo="@11(5[14],5[19])"*/
    FD1P3XZ SM_Top_FSM_i5 (.D(n3572), .SP(VCC_net), .CK(Main_Clock), .SR(reset_n_N_191), 
            .Q(n982));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam SM_Top_FSM_i5.REGSET = "RESET";
    defparam SM_Top_FSM_i5.SRMODE = "CE_OVER_LSR";
    Sample_Position sample_position (.GND_net(GND_net), .\Harmonic[0] (Harmonic[0]), 
            .n70(n70), .Main_Clock(Main_Clock), .reset_n_N_191(reset_n_N_191), 
            .n1278(n1278), .n1277(n1277), .n3578(n3578), .o_Freq_Too_High_N_366(o_Freq_Too_High_N_366), 
            .n5(n5_adj_1109), .Frequency({Frequency}), .VCC_net(VCC_net), 
            .n1280(n1280), .reset_n_c(reset_n_c), .Sample_Ready(Sample_Ready), 
            .n57(n57_2), .n4717(n4717), .Freq_Too_High(Freq_Too_High), 
            .Next_Sample(Next_Sample), .n5279(n5279), .n4716(n4716), .Freq_Scale({Freq_Scale}));   /* synthesis lineinfo="@11(40[18],50[3])"*/
    (* lut_function="(A (B+((D)+!C))+!A (B+(D)))" *) LUT4 i2_4_lut (.A(Next_Sample), 
            .B(n9_adj_1106), .C(n7951), .D(n12_adj_1105), .Z(n7497));   /* synthesis lineinfo="@11(97[25],97[42])"*/
    defparam i2_4_lut.INIT = "0xffce";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(n977), .B(reset_n_c), 
            .Z(n9_adj_1106));   /* synthesis lineinfo="@11(97[25],97[42])"*/
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i5571_4_lut (.A(n987), 
            .B(reset_n_c), .C(n982), .D(n988), .Z(n7951));
    defparam i5571_4_lut.INIT = "0xccc8";
    (* lut_function="(A (B+(C (D))))" *) LUT4 i1_4_lut_adj_479 (.A(reset_n_c), 
            .B(n5), .C(Adder_Start[1]), .D(n8), .Z(n7513));   /* synthesis lineinfo="@11(151[9],254[5])"*/
    defparam i1_4_lut_adj_479.INIT = "0xa888";
    (* lut_function="(A (B+!((D)+!C)))" *) LUT4 i1_4_lut_adj_480 (.A(Reset_Mult_Scaler_N_201), 
            .B(Next_Sample), .C(reset_n_c), .D(n31), .Z(n12_adj_1105));   /* synthesis lineinfo="@11(97[25],97[42])"*/
    defparam i1_4_lut_adj_480.INIT = "0x88a8";
    (* lut_function="(A (B (C)))" *) LUT4 i2_3_lut (.A(n278), .B(Adder_Start_1__N_111[0]), 
            .C(Harmonic[0]), .Z(n5));   /* synthesis lineinfo="@11(151[9],254[5])"*/
    defparam i2_3_lut.INIT = "0x8080";
    (* lut_function="(A+!(B+(C)))" *) LUT4 i1_3_lut (.A(Adder_Start_1__N_111[0]), 
            .B(n987), .C(n983), .Z(n8));   /* synthesis lineinfo="@11(151[9],254[5])"*/
    defparam i1_3_lut.INIT = "0xabab";
    FD1P3XZ DAC_Send_c (.D(Reset_Mult_Scaler_N_201), .SP(n7901), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(DAC_Send));   /* synthesis lineinfo="@11(151[9],254[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B (C))+!A !((D)+!B))" *) LUT4 i79_4_lut (.A(n977), 
            .B(n982), .C(n66), .D(n308), .Z(n3572));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam i79_4_lut.INIT = "0xa0ec";
    (* lut_function="(A (B))" *) LUT4 i27_2_lut (.A(Adder_Ready[0]), .B(Adder_Ready[1]), 
            .Z(n308));   /* synthesis lineinfo="@11(216[11],216[43])"*/
    defparam i27_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B)))" *) LUT4 i5969_2_lut (.A(n2723), .B(reset_n_c), 
            .Z(n5063));
    defparam i5969_2_lut.INIT = "0x7777";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i1_2_lut_4_lut (.A(reset_n_c), 
            .B(n1280), .C(Next_Sample), .D(o_Freq_Too_High_N_366), .Z(n4716));   /* synthesis lineinfo="@11(17[17],17[25])"*/
    defparam i1_2_lut_4_lut.INIT = "0xa088";
    (* lut_function="(A (D)+!A (B (D)+!B !(C+!(D))))" *) LUT4 i3949_2_lut_4_lut (.A(n977), 
            .B(n31), .C(Reset_Mult_Scaler_N_201), .D(Harmonic[5]), .Z(n11));   /* synthesis lineinfo="@11(97[25],97[42])"*/
    defparam i3949_2_lut_4_lut.INIT = "0xef00";
    (* lut_function="(A (D)+!A (B (D)+!B !(C+!(D))))" *) LUT4 i3948_2_lut_4_lut (.A(n977), 
            .B(n31), .C(Reset_Mult_Scaler_N_201), .D(Harmonic[6]), .Z(n10));   /* synthesis lineinfo="@11(97[25],97[42])"*/
    defparam i3948_2_lut_4_lut.INIT = "0xef00";
    (* lut_function="(A (B+(C (D))))" *) LUT4 i1_4_lut_adj_481 (.A(reset_n_c), 
            .B(n6_adj_1107), .C(Adder_Start[0]), .D(n8), .Z(n7531));   /* synthesis lineinfo="@11(151[9],254[5])"*/
    defparam i1_4_lut_adj_481.INIT = "0xa888";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i1_4_lut_adj_482 (.A(Adder_Start_1__N_111[0]), 
            .B(Adder_Ready[0]), .C(Harmonic[0]), .D(Sample_Ready), .Z(n6_adj_1107));   /* synthesis lineinfo="@11(151[9],254[5])"*/
    defparam i1_4_lut_adj_482.INIT = "0x0800";
    (* lut_function="(A (D)+!A (B (D)+!B !(C+!(D))))" *) LUT4 i3950_2_lut_4_lut (.A(n977), 
            .B(n31), .C(Reset_Mult_Scaler_N_201), .D(Harmonic[4]), .Z(n12_adj_1108));   /* synthesis lineinfo="@11(97[25],97[42])"*/
    defparam i3950_2_lut_4_lut.INIT = "0xef00";
    IB i_ADC_Clock_pad (.I(i_ADC_Clock), .O(i_ADC_Clock_c));   /* synthesis lineinfo="@11(8[14],8[25])"*/
    IB i_ADC_Data_pad (.I(i_ADC_Data), .O(i_ADC_Data_c));   /* synthesis lineinfo="@11(7[14],7[24])"*/
    (* lut_function="(A (C)+!A (B (C)+!B !((D)+!C)))" *) LUT4 i1_3_lut_4_lut (.A(n977), 
            .B(n31), .C(Harmonic[1]), .D(Reset_Mult_Scaler_N_201), .Z(n15));   /* synthesis lineinfo="@11(97[25],97[42])"*/
    defparam i1_3_lut_4_lut.INIT = "0xe0f0";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 i6_4_lut (.A(Sample_Timer[5]), 
            .B(n7939), .C(n7391), .D(Sample_Timer[3]), .Z(n31));
    defparam i6_4_lut.INIT = "0xf7ff";
    (* lut_function="(A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_483 (.A(reset_n_c), 
            .B(DAC_Send_N_931), .C(n7_adj_1100), .D(r_Sample_L[10]), .Z(n7591));   /* synthesis lineinfo="@11(4[14],4[21])"*/
    defparam i1_4_lut_adj_483.INIT = "0xa8a0";
    (* lut_function="(A (D)+!A (B (D)+!B !(C+!(D))))" *) LUT4 i3954_2_lut_4_lut (.A(n977), 
            .B(n31), .C(Reset_Mult_Scaler_N_201), .D(Harmonic[2]), .Z(n14));   /* synthesis lineinfo="@11(97[25],97[42])"*/
    defparam i3954_2_lut_4_lut.INIT = "0xef00";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i1_4_lut_adj_484 (.A(DAC_Send_N_933), 
            .B(Output_Data[8]), .C(r_Sample_L[10]), .D(DAC_Ready), .Z(n7_adj_1100));   /* synthesis lineinfo="@11(4[14],4[21])"*/
    defparam i1_4_lut_adj_484.INIT = "0xa088";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i7 (.D(\ADC_Data[4] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[7]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Comb_Interval_i7.REGSET = "RESET";
    defparam Comb_Interval_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5560_4_lut (.A(Sample_Timer[8]), 
            .B(Sample_Timer[6]), .C(Sample_Timer[7]), .D(Sample_Timer[9]), 
            .Z(n7939));
    defparam i5560_4_lut.INIT = "0x8000";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i6 (.D(\ADC_Data[4] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[6]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Comb_Interval_i6.REGSET = "RESET";
    defparam Comb_Interval_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i5 (.D(\ADC_Data[4] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[5]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Comb_Interval_i5.REGSET = "RESET";
    defparam Comb_Interval_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i4 (.D(\ADC_Data[4] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[4]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Comb_Interval_i4.REGSET = "RESET";
    defparam Comb_Interval_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i3 (.D(\ADC_Data[4] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[3]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Comb_Interval_i3.REGSET = "RESET";
    defparam Comb_Interval_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i9_4_lut (.A(n17_2), .B(Sample_Timer[4]), 
            .C(n16), .D(Sample_Timer[10]), .Z(n7391));   /* synthesis lineinfo="@11(236[10],236[40])"*/
    defparam i9_4_lut.INIT = "0xfffe";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i2 (.D(\ADC_Data[4] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[2]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Comb_Interval_i2.REGSET = "RESET";
    defparam Comb_Interval_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i1 (.D(\ADC_Data[4] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[1]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Comb_Interval_i1.REGSET = "RESET";
    defparam Comb_Interval_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i15 (.D(\ADC_Data[3] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[15]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Freq_Scale_i15.REGSET = "RESET";
    defparam Freq_Scale_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i14 (.D(\ADC_Data[3] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[14]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Freq_Scale_i14.REGSET = "RESET";
    defparam Freq_Scale_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i13 (.D(\ADC_Data[3] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[13]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Freq_Scale_i13.REGSET = "RESET";
    defparam Freq_Scale_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i12 (.D(\ADC_Data[3] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[12]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Freq_Scale_i12.REGSET = "RESET";
    defparam Freq_Scale_i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 i1_2_lut_4_lut_adj_485 (.A(Harmonic[4]), 
            .B(Harmonic[1]), .C(Harmonic[3]), .D(Harmonic[2]), .Z(n4));
    defparam i1_2_lut_4_lut_adj_485.INIT = "0xaaa8";
    (* lut_function="(A (B (D)+!B (C+(D))))" *) LUT4 i1_3_lut_4_lut_adj_486 (.A(reset_n_c), 
            .B(o_Freq_Too_High_N_366), .C(n1278), .D(n5269), .Z(n4717));
    defparam i1_3_lut_4_lut_adj_486.INIT = "0xaa20";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i11 (.D(\ADC_Data[3] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[11]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Freq_Scale_i11.REGSET = "RESET";
    defparam Freq_Scale_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i10 (.D(\ADC_Data[3] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[10]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Freq_Scale_i10.REGSET = "RESET";
    defparam Freq_Scale_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i9 (.D(\ADC_Data[3] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[9]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Freq_Scale_i9.REGSET = "RESET";
    defparam Freq_Scale_i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(Sample_Timer[0]), 
            .B(Sample_Timer[12]), .C(Sample_Timer[15]), .D(Sample_Timer[1]), 
            .Z(n17_2));   /* synthesis lineinfo="@11(236[10],236[40])"*/
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A ((C)+!B)))" *) LUT4 i1_3_lut_3_lut (.A(reset_n_c), 
            .B(Reset_Mult_Scaler_N_201), .C(n31), .Z(n2660));   /* synthesis lineinfo="@11(17[17],17[25])"*/
    defparam i1_3_lut_3_lut.INIT = "0x5d5d";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i8 (.D(\ADC_Data[3] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[8]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Freq_Scale_i8.REGSET = "RESET";
    defparam Freq_Scale_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i7 (.D(\ADC_Data[3] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[7]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Freq_Scale_i7.REGSET = "RESET";
    defparam Freq_Scale_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i6 (.D(\ADC_Data[3] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[6]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Freq_Scale_i6.REGSET = "RESET";
    defparam Freq_Scale_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i5 (.D(\ADC_Data[3] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[5]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Freq_Scale_i5.REGSET = "RESET";
    defparam Freq_Scale_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i4 (.D(\ADC_Data[3] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[4]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Freq_Scale_i4.REGSET = "RESET";
    defparam Freq_Scale_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i3 (.D(\ADC_Data[3] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[3]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Freq_Scale_i3.REGSET = "RESET";
    defparam Freq_Scale_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i2 (.D(\ADC_Data[3] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[2]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Freq_Scale_i2.REGSET = "RESET";
    defparam Freq_Scale_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i1 (.D(\ADC_Data[3] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[1]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Freq_Scale_i1.REGSET = "RESET";
    defparam Freq_Scale_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i8 (.D(\ADC_Data[2] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[8]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Scale_Initial_i8.REGSET = "RESET";
    defparam Scale_Initial_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i7 (.D(\ADC_Data[2] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[7]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Scale_Initial_i7.REGSET = "RESET";
    defparam Scale_Initial_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i6 (.D(\ADC_Data[2] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[6]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Scale_Initial_i6.REGSET = "RESET";
    defparam Scale_Initial_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i5 (.D(\ADC_Data[2] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[5]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Scale_Initial_i5.REGSET = "RESET";
    defparam Scale_Initial_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i4 (.D(\ADC_Data[2] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[4]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Scale_Initial_i4.REGSET = "RESET";
    defparam Scale_Initial_i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Harmonic_836__i7 (.D(n38), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_191), .Q(Harmonic[7]));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam Harmonic_836__i7.REGSET = "RESET";
    defparam Harmonic_836__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Harmonic_836__i6 (.D(n39), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_191), .Q(Harmonic[6]));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam Harmonic_836__i6.REGSET = "RESET";
    defparam Harmonic_836__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Harmonic_836__i5 (.D(n40), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_191), .Q(Harmonic[5]));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam Harmonic_836__i5.REGSET = "RESET";
    defparam Harmonic_836__i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (D)+!A (B (D)+!B !(C+!(D))))" *) LUT4 i4001_2_lut_4_lut (.A(n977), 
            .B(n31), .C(Reset_Mult_Scaler_N_201), .D(Harmonic[0]), .Z(n16_adj_1110));   /* synthesis lineinfo="@11(97[25],97[42])"*/
    defparam i4001_2_lut_4_lut.INIT = "0xef00";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i3 (.D(\ADC_Data[2] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[3]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Scale_Initial_i3.REGSET = "RESET";
    defparam Scale_Initial_i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Harmonic_836__i4 (.D(n41), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_191), .Q(Harmonic[4]));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam Harmonic_836__i4.REGSET = "RESET";
    defparam Harmonic_836__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Harmonic_836__i3 (.D(n42), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_191), .Q(Harmonic[3]));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam Harmonic_836__i3.REGSET = "RESET";
    defparam Harmonic_836__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Harmonic_836__i2 (.D(n43), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_191), .Q(Harmonic[2]));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam Harmonic_836__i2.REGSET = "RESET";
    defparam Harmonic_836__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut_adj_487 (.A(Sample_Timer[14]), 
            .B(Sample_Timer[13]), .C(Sample_Timer[11]), .D(Sample_Timer[2]), 
            .Z(n16));   /* synthesis lineinfo="@11(236[10],236[40])"*/
    defparam i6_4_lut_adj_487.INIT = "0xfffe";
    (* syn_use_carry_chain=1 *) FD1P3XZ Harmonic_836__i1 (.D(n44), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_191), .Q(Harmonic[1]));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam Harmonic_836__i1.REGSET = "RESET";
    defparam Harmonic_836__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Next_Sample_c (.D(n7497), .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), 
            .Q(Next_Sample));   /* synthesis lineinfo="@11(151[9],254[5])"*/
    defparam Next_Sample_c.REGSET = "RESET";
    defparam Next_Sample_c.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_830__i0 (.D(n85), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n2660), .Q(Sample_Timer[0]));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam Sample_Timer_830__i0.REGSET = "RESET";
    defparam Sample_Timer_830__i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Start_Mult_Scaler_c (.D(n5010), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Start_Mult_Scaler));   /* synthesis lineinfo="@11(151[9],254[5])"*/
    defparam Start_Mult_Scaler_c.REGSET = "RESET";
    defparam Start_Mult_Scaler_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C)+!A (B (C+!(D))))" *) LUT4 i2882_4_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(ADC_Data_Received), .D(n4_adj_1103), .Z(n5001));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i2882_4_lut_4_lut.INIT = "0xe0e4";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_830__i15 (.D(n70_adj_1104), 
            .SP(VCC_net), .CK(Main_Clock), .SR(n2660), .Q(Sample_Timer[15]));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam Sample_Timer_830__i15.REGSET = "RESET";
    defparam Sample_Timer_830__i15.SRMODE = "CE_OVER_LSR";
    FA2 Sample_Timer_830_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(Sample_Timer[9]), 
        .D0(n6880), .CI0(n6880), .A1(GND_net), .B1(GND_net), .C1(Sample_Timer[10]), 
        .D1(n9088), .CI1(n9088), .CO0(n9088), .CO1(n6882), .S0(n76), 
        .S1(n75));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam Sample_Timer_830_add_4_11.INIT0 = "0xc33c";
    defparam Sample_Timer_830_add_4_11.INIT1 = "0xc33c";
    FA2 Sample_Timer_830_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(Sample_Timer[1]), 
        .D0(n6872), .CI0(n6872), .A1(GND_net), .B1(GND_net), .C1(Sample_Timer[2]), 
        .D1(n9076), .CI1(n9076), .CO0(n9076), .CO1(n6874), .S0(n84), 
        .S1(n83));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam Sample_Timer_830_add_4_3.INIT0 = "0xc33c";
    defparam Sample_Timer_830_add_4_3.INIT1 = "0xc33c";
    FA2 Sample_Timer_830_add_4_15 (.A0(GND_net), .B0(GND_net), .C0(Sample_Timer[13]), 
        .D0(n6884), .CI0(n6884), .A1(GND_net), .B1(GND_net), .C1(Sample_Timer[14]), 
        .D1(n9094), .CI1(n9094), .CO0(n9094), .CO1(n6886), .S0(n72), 
        .S1(n71));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam Sample_Timer_830_add_4_15.INIT0 = "0xc33c";
    defparam Sample_Timer_830_add_4_15.INIT1 = "0xc33c";
    FA2 Sample_Timer_830_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(Sample_Timer[3]), 
        .D0(n6874), .CI0(n6874), .A1(GND_net), .B1(GND_net), .C1(Sample_Timer[4]), 
        .D1(n9079), .CI1(n9079), .CO0(n9079), .CO1(n6876), .S0(n82), 
        .S1(n81));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam Sample_Timer_830_add_4_5.INIT0 = "0xc33c";
    defparam Sample_Timer_830_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(A (D)+!A (B (D)+!B !(C+!(D))))" *) LUT4 i3951_2_lut_4_lut (.A(n977), 
            .B(n31), .C(Reset_Mult_Scaler_N_201), .D(Harmonic[3]), .Z(n13));   /* synthesis lineinfo="@11(97[25],97[42])"*/
    defparam i3951_2_lut_4_lut.INIT = "0xef00";
    FA2 Sample_Timer_830_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(Sample_Timer[0]), .D1(n9046), 
        .CI1(n9046), .CO0(n9046), .CO1(n6872), .S1(n85));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam Sample_Timer_830_add_4_1.INIT0 = "0xc33c";
    defparam Sample_Timer_830_add_4_1.INIT1 = "0xc33c";
    FA2 Sample_Timer_830_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(Sample_Timer[7]), 
        .D0(n6878), .CI0(n6878), .A1(GND_net), .B1(GND_net), .C1(Sample_Timer[8]), 
        .D1(n9085), .CI1(n9085), .CO0(n9085), .CO1(n6880), .S0(n78), 
        .S1(n77));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam Sample_Timer_830_add_4_9.INIT0 = "0xc33c";
    defparam Sample_Timer_830_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i2886_2_lut (.A(reset_n_c), .B(Clock_Counter), 
            .Z(n5005));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i2886_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B+(C+(D)))+!A (B+(C (D)+!C !(D)))))" *) LUT4 i1_4_lut_adj_488 (.A(SM_DAC_Out[2]), 
            .B(SM_DAC_Out[3]), .C(SM_DAC_Out[1]), .D(SM_DAC_Out[0]), .Z(n7_adj_1102));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_4_lut_adj_488.INIT = "0x0112";
    (* lut_function="(!(A+!(B+((D)+!C))))" *) LUT4 i1_4_lut_4_lut (.A(SM_DAC_Out[2]), 
            .B(SM_DAC_Out[0]), .C(SM_DAC_Out[1]), .D(SM_DAC_Out[3]), .Z(n12));
    defparam i1_4_lut_4_lut.INIT = "0x5545";
    FA2 Harmonic_836_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(n9), .D0(n6929), 
        .CI0(n6929), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n9031), 
        .CI1(n9031), .CO0(n9031), .S0(n38));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam Harmonic_836_add_4_9.INIT0 = "0xc33c";
    defparam Harmonic_836_add_4_9.INIT1 = "0xc33c";
    FA2 Harmonic_836_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(n11), .D0(n6927), 
        .CI0(n6927), .A1(GND_net), .B1(GND_net), .C1(n10), .D1(n9028), 
        .CI1(n9028), .CO0(n9028), .CO1(n6929), .S0(n40), .S1(n39));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam Harmonic_836_add_4_7.INIT0 = "0xc33c";
    defparam Harmonic_836_add_4_7.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_830__i14 (.D(n71), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n2660), .Q(Sample_Timer[14]));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam Sample_Timer_830__i14.REGSET = "RESET";
    defparam Sample_Timer_830__i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B (C))+!A (C))" *) LUT4 reduce_or_172_i1_3_lut_4_lut (.A(Mult_Ready), 
            .B(n978), .C(n983), .D(Comb_Muted), .Z(n1028));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam reduce_or_172_i1_3_lut_4_lut.INIT = "0xf8f0";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i1_2_lut_3_lut (.A(Mult_Ready), 
            .B(n978), .C(Comb_Muted), .Z(n4064));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam i1_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_489 (.A(n977), .B(n66), 
            .Z(n1008));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam i1_2_lut_adj_489.INIT = "0x2222";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_490 (.A(n4548), 
            .B(Harmonic[5]), .C(Freq_Too_High), .D(n4), .Z(n66));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam i1_4_lut_adj_490.INIT = "0xfefa";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_491 (.A(Harmonic[0]), .B(n70), 
            .Z(n57_2));   /* synthesis lineinfo="@11(33[12],33[20])"*/
    defparam i1_2_lut_adj_491.INIT = "0xeeee";
    FA2 Harmonic_836_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(n13), .D0(n6925), 
        .CI0(n6925), .A1(GND_net), .B1(GND_net), .C1(n12_adj_1108), 
        .D1(n9025), .CI1(n9025), .CO0(n9025), .CO1(n6927), .S0(n42), 
        .S1(n41));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam Harmonic_836_add_4_5.INIT0 = "0xc33c";
    defparam Harmonic_836_add_4_5.INIT1 = "0xc33c";
    (* lut_function="((B (C (D))+!B (C+!(D)))+!A)" *) LUT4 i5920_4_lut (.A(reset_n_c), 
            .B(n7_adj_1102), .C(SM_DAC_Out[0]), .D(n2723), .Z(n8_adj_1101));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i5920_4_lut.INIT = "0xf577";
    (* lut_function="(A+(B+(C)))" *) LUT4 i870_2_lut_3_lut (.A(n1505), .B(o_Comb_Muted_N_739), 
            .C(Reset_Mult_Scaler), .Z(n2875));
    defparam i870_2_lut_3_lut.INIT = "0xfefe";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_830__i13 (.D(n72), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n2660), .Q(Sample_Timer[13]));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam Sample_Timer_830__i13.REGSET = "RESET";
    defparam Sample_Timer_830__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_830__i12 (.D(n73), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n2660), .Q(Sample_Timer[12]));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam Sample_Timer_830__i12.REGSET = "RESET";
    defparam Sample_Timer_830__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_830__i11 (.D(n74), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n2660), .Q(Sample_Timer[11]));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam Sample_Timer_830__i11.REGSET = "RESET";
    defparam Sample_Timer_830__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_830__i10 (.D(n75), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n2660), .Q(Sample_Timer[10]));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam Sample_Timer_830__i10.REGSET = "RESET";
    defparam Sample_Timer_830__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_830__i9 (.D(n76), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n2660), .Q(Sample_Timer[9]));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam Sample_Timer_830__i9.REGSET = "RESET";
    defparam Sample_Timer_830__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_830__i8 (.D(n77), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n2660), .Q(Sample_Timer[8]));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam Sample_Timer_830__i8.REGSET = "RESET";
    defparam Sample_Timer_830__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_830__i7 (.D(n78), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n2660), .Q(Sample_Timer[7]));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam Sample_Timer_830__i7.REGSET = "RESET";
    defparam Sample_Timer_830__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_492 (.A(Harmonic[7]), 
            .B(Harmonic[6]), .C(Harmonic[5]), .Z(n6));   /* synthesis lineinfo="@11(209[17],209[63])"*/
    defparam i1_2_lut_3_lut_adj_492.INIT = "0xfefe";
    FA2 Harmonic_836_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(n15), .D0(n6923), 
        .CI0(n6923), .A1(GND_net), .B1(GND_net), .C1(n14), .D1(n9022), 
        .CI1(n9022), .CO0(n9022), .CO1(n6925), .S0(n44), .S1(n43));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam Harmonic_836_add_4_3.INIT0 = "0xc33c";
    defparam Harmonic_836_add_4_3.INIT1 = "0xc33c";
    FD1P3XZ Adder_Start__i1 (.D(n7513), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Adder_Start[1]));   /* synthesis lineinfo="@11(151[9],254[5])"*/
    defparam Adder_Start__i1.REGSET = "RESET";
    defparam Adder_Start__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_830__i6 (.D(n79), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n2660), .Q(Sample_Timer[6]));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam Sample_Timer_830__i6.REGSET = "RESET";
    defparam Sample_Timer_830__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_830__i5 (.D(n80), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n2660), .Q(Sample_Timer[5]));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam Sample_Timer_830__i5.REGSET = "RESET";
    defparam Sample_Timer_830__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_830__i4 (.D(n81), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n2660), .Q(Sample_Timer[4]));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam Sample_Timer_830__i4.REGSET = "RESET";
    defparam Sample_Timer_830__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_830__i3 (.D(n82), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n2660), .Q(Sample_Timer[3]));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam Sample_Timer_830__i3.REGSET = "RESET";
    defparam Sample_Timer_830__i3.SRMODE = "CE_OVER_LSR";
    FA2 Harmonic_836_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(n977), .C1(n16_adj_1110), .D1(n9019), .CI1(n9019), 
        .CO0(n9019), .CO1(n6923), .S1(n45));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam Harmonic_836_add_4_1.INIT0 = "0xc33c";
    defparam Harmonic_836_add_4_1.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_830__i2 (.D(n83), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n2660), .Q(Sample_Timer[2]));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam Sample_Timer_830__i2.REGSET = "RESET";
    defparam Sample_Timer_830__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_830__i1 (.D(n84), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n2660), .Q(Sample_Timer[1]));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam Sample_Timer_830__i1.REGSET = "RESET";
    defparam Sample_Timer_830__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i2 (.D(\ADC_Data[2] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[2]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Scale_Initial_i2.REGSET = "RESET";
    defparam Scale_Initial_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i1 (.D(\ADC_Data[2] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[1]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Scale_Initial_i1.REGSET = "RESET";
    defparam Scale_Initial_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C+!(D))+!B !(D))+!A (B+!(C (D)))))" *) LUT4 i1_2_lut_4_lut_adj_493 (.A(n988), 
            .B(n31), .C(Reset_Mult_Scaler_N_201), .D(reset_n_c), .Z(n7587));
    defparam i1_2_lut_4_lut_adj_493.INIT = "0x3a00";
    (* syn_use_carry_chain=1 *) FD1P3XZ Harmonic_836__i0 (.D(n45), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_191), .Q(Harmonic[0]));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam Harmonic_836__i0.REGSET = "RESET";
    defparam Harmonic_836__i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ SM_Top_FSM_i1 (.D(n2660), .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), 
            .Q(n988));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam SM_Top_FSM_i1.REGSET = "RESET";
    defparam SM_Top_FSM_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D)))+!A (B (D)+!B !(C+!(D)))))" *) LUT4 i5522_2_lut_4_lut_4_lut (.A(n988), 
            .B(n31), .C(Reset_Mult_Scaler_N_201), .D(reset_n_c), .Z(n7901));
    defparam i5522_2_lut_4_lut_4_lut.INIT = "0x3aff";
    (* lut_function="(A (B+(C))+!A (B))" *) LUT4 i1469_3_lut (.A(Reset_Mult_Scaler_N_201), 
            .B(n979), .C(n31), .Z(n3570));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam i1469_3_lut.INIT = "0xecec";
    (* lut_function="(!(A))" *) LUT4 reset_n_I_0_1_lut (.A(reset_n_c), .Z(reset_n_N_191));   /* synthesis lineinfo="@11(17[17],17[25])"*/
    defparam reset_n_I_0_1_lut.INIT = "0x5555";
    FA2 Sample_Timer_830_add_4_13 (.A0(GND_net), .B0(GND_net), .C0(Sample_Timer[11]), 
        .D0(n6882), .CI0(n6882), .A1(GND_net), .B1(GND_net), .C1(Sample_Timer[12]), 
        .D1(n9091), .CI1(n9091), .CO0(n9091), .CO1(n6884), .S0(n74), 
        .S1(n73));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam Sample_Timer_830_add_4_13.INIT0 = "0xc33c";
    defparam Sample_Timer_830_add_4_13.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 test_I_101_1_lut (.A(test_c), .Z(test_N_190));   /* synthesis lineinfo="@11(148[11],148[16])"*/
    defparam test_I_101_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i1465_3_lut (.A(n978), .B(n987), 
            .C(Mult_Ready), .Z(n3566));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam i1465_3_lut.INIT = "0xcece";
    IB reset_n_pad (.I(reset_n), .O(reset_n_c));   /* synthesis lineinfo="@11(4[14],4[21])"*/
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3149_3_lut (.A(n1280), 
            .B(Next_Sample), .C(o_Freq_Too_High_N_366), .Z(n5269));   /* synthesis lineinfo="@8(18[14],18[29])"*/
    defparam i3149_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(Harmonic[0]), .B(Harmonic[4]), 
            .C(n4446), .D(n6), .Z(n5279));   /* synthesis lineinfo="@11(209[17],209[63])"*/
    defparam i4_4_lut.INIT = "0xfffe";
    VLO i1 (.Z(GND_net));
    (* lut_function="(!(A ((C)+!B)+!A !(B+(C (D)))))" *) LUT4 i2891_4_lut (.A(n978), 
            .B(Start_Mult_Scaler), .C(reset_n_c), .D(n987), .Z(n5010));   /* synthesis lineinfo="@11(151[9],254[5])"*/
    defparam i2891_4_lut.INIT = "0x5c4c";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_494 (.A(Harmonic[7]), .B(Harmonic[6]), 
            .Z(n4548));   /* synthesis lineinfo="@11(209[17],209[63])"*/
    defparam i1_2_lut_adj_494.INIT = "0xeeee";
    (* lut_function="(A+(B+(C)))" *) LUT4 i2_3_lut_adj_495 (.A(Harmonic[1]), 
            .B(Harmonic[3]), .C(Harmonic[2]), .Z(n4446));
    defparam i2_3_lut_adj_495.INIT = "0xfefe";
    FD1P3XZ Adder_Clear_c (.D(Adder_Clear_N_197), .SP(n4758), .CK(Main_Clock), 
            .SR(GND_net), .Q(Adder_Clear));   /* synthesis lineinfo="@11(151[9],254[5])"*/
    defparam Adder_Clear_c.REGSET = "RESET";
    defparam Adder_Clear_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i1_3_lut_adj_496 (.A(o_Freq_Too_High_N_366), 
            .B(n1277), .C(Next_Sample), .Z(n3578));   /* synthesis lineinfo="@8(18[14],18[29])"*/
    defparam i1_3_lut_adj_496.INIT = "0xcece";
    (* lut_function="(A (B))" *) LUT4 i159_2_lut (.A(n278), .B(Adder_Start_1__N_111[0]), 
            .Z(n1014));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam i159_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i16_4_lut (.A(Sample_Ready), 
            .B(Adder_Ready[0]), .C(Adder_Ready[1]), .D(Harmonic[0]), .Z(n278));   /* synthesis lineinfo="@11(192[11],192[51])"*/
    defparam i16_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_3_lut_adj_497 (.A(n982), 
            .B(Adder_Ready[0]), .C(Adder_Ready[1]), .Z(n1018));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam i1_2_lut_3_lut_adj_497.INIT = "0x8080";
    (* lut_function="(A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_498 (.A(reset_n_c), 
            .B(DAC_Send_N_931), .C(n7), .D(r_Sample_L[17]), .Z(n7593));   /* synthesis lineinfo="@11(4[14],4[21])"*/
    defparam i1_4_lut_adj_498.INIT = "0xa8a0";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i1_4_lut_adj_499 (.A(DAC_Send_N_933), 
            .B(Output_Data[15]), .C(r_Sample_L[17]), .D(DAC_Ready), .Z(n7));   /* synthesis lineinfo="@11(4[14],4[21])"*/
    defparam i1_4_lut_adj_499.INIT = "0xa088";
    \Adder(DIVISOR_BITS=9)_U0  \genadder[0].adder  (.\Adder_Mult[8] (Adder_Mult[8]), 
            .Main_Clock(Main_Clock), .Adder_Clear(Adder_Clear), .\Adder_Ready[0] (Adder_Ready[0]), 
            .\Adder_Start[0] (Adder_Start[0]), .\Adder_Mult[1] (Adder_Mult[1]), 
            .\Adder_Mult[7] (Adder_Mult[7]), .\Adder_Mult[6] (Adder_Mult[6]), 
            .\Adder_Mult[5] (Adder_Mult[5]), .\Adder_Mult[4] (Adder_Mult[4]), 
            .\Adder_Mult[3] (Adder_Mult[3]), .\Adder_Mult[2] (Adder_Mult[2]));   /* synthesis lineinfo="@11(84[35],93[4])"*/
    FD1P3XZ Reset_Mult_Scaler_c (.D(Reset_Mult_Scaler_N_201), .SP(n7587), 
            .CK(Main_Clock), .SR(GND_net), .Q(Reset_Mult_Scaler));   /* synthesis lineinfo="@11(151[9],254[5])"*/
    defparam Reset_Mult_Scaler_c.REGSET = "RESET";
    defparam Reset_Mult_Scaler_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i0 (.D(\ADC_Data[2] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[0]));   /* synthesis lineinfo="@11(142[9],149[5])"*/
    defparam Scale_Initial_i0.REGSET = "RESET";
    defparam Scale_Initial_i0.SRMODE = "CE_OVER_LSR";
    ADC_SPI_In adc (.n4642(n4642), .SM_ADC_In(SM_ADC_In), .n4921(n4921), 
            .i_ADC_Clock_c(i_ADC_Clock_c), .reset_n_c(reset_n_c), .CS_Stable(CS_Stable), 
            .\Receive_Byte[0] (Receive_Byte[0]), .i_ADC_Data_c(i_ADC_Data_c), 
            .\ADC_Data[0] ({\ADC_Data[0] }), .\ADC_Data[1][0] (\ADC_Data[1] [0]), 
            .\ADC_Data[1][1] (\ADC_Data[1] [1]), .\ADC_Data[1][2] (\ADC_Data[1] [2]), 
            .\ADC_Data[1][3] (\ADC_Data[1] [3]), .\ADC_Data[1][4] (\ADC_Data[1] [4]), 
            .\ADC_Data[1][5] (\ADC_Data[1] [5]), .\ADC_Data[1][6] (\ADC_Data[1] [6]), 
            .\ADC_Data[1][7] (\ADC_Data[1] [7]), .\ADC_Data[1][8] (\ADC_Data[1] [8]), 
            .\ADC_Data[2][0] (\ADC_Data[2] [0]), .\ADC_Data[2][1] (\ADC_Data[2] [1]), 
            .\ADC_Data[2][2] (\ADC_Data[2] [2]), .\ADC_Data[2][3] (\ADC_Data[2] [3]), 
            .\ADC_Data[2][4] (\ADC_Data[2] [4]), .\ADC_Data[2][5] (\ADC_Data[2] [5]), 
            .\ADC_Data[2][6] (\ADC_Data[2] [6]), .\ADC_Data[2][7] (\ADC_Data[2] [7]), 
            .\ADC_Data[2][8] (\ADC_Data[2] [8]), .i_ADC_CS(i_ADC_CS), .\ADC_Data[3] ({\ADC_Data[3] }), 
            .n5001(n5001), .ADC_Data_Received(ADC_Data_Received), .n4(n4_adj_1103), 
            .n5016(n5016), .\ADC_Data[4][0] (\ADC_Data[4] [0]), .Main_Clock(Main_Clock), 
            .reset_n_N_191(reset_n_N_191), .\ADC_Data[4][1] (\ADC_Data[4] [1]), 
            .\ADC_Data[4][2] (\ADC_Data[4] [2]), .\ADC_Data[4][3] (\ADC_Data[4] [3]), 
            .\ADC_Data[4][4] (\ADC_Data[4] [4]), .\ADC_Data[4][5] (\ADC_Data[4] [5]), 
            .\ADC_Data[4][6] (\ADC_Data[4] [6]), .\ADC_Data[4][7] (\ADC_Data[4] [7]));   /* synthesis lineinfo="@11(55[13],67[3])"*/
    FD1P3XZ Adder_Start__i0 (.D(n7531), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Adder_Start[0]));   /* synthesis lineinfo="@11(151[9],254[5])"*/
    defparam Adder_Start__i0.REGSET = "RESET";
    defparam Adder_Start__i0.SRMODE = "CE_OVER_LSR";
    FA2 Sample_Timer_830_add_4_17 (.A0(GND_net), .B0(GND_net), .C0(Sample_Timer[15]), 
        .D0(n6886), .CI0(n6886), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n9097), .CI1(n9097), .CO0(n9097), .S0(n70_adj_1104));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam Sample_Timer_830_add_4_17.INIT0 = "0xc33c";
    defparam Sample_Timer_830_add_4_17.INIT1 = "0xc33c";
    FD1P3XZ SM_Top_FSM_i6 (.D(n1018), .SP(VCC_net), .CK(Main_Clock), .SR(reset_n_N_191), 
            .Q(Adder_Clear_N_197));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam SM_Top_FSM_i6.REGSET = "RESET";
    defparam SM_Top_FSM_i6.SRMODE = "CE_OVER_LSR";
    FA2 Sample_Timer_830_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(Sample_Timer[5]), 
        .D0(n6876), .CI0(n6876), .A1(GND_net), .B1(GND_net), .C1(Sample_Timer[6]), 
        .D1(n9082), .CI1(n9082), .CO0(n9082), .CO1(n6878), .S0(n80), 
        .S1(n79));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam Sample_Timer_830_add_4_7.INIT0 = "0xc33c";
    defparam Sample_Timer_830_add_4_7.INIT1 = "0xc33c";
    \Scale_Mult(DIV_BIT=9)  mult (.n2875(n2875), .Main_Clock(Main_Clock), 
            .n1505(n1505), .Reset_Mult_Scaler(Reset_Mult_Scaler), .\Adder_Mult[8] (Adder_Mult[8]), 
            .\Adder_Mult[7] (Adder_Mult[7]), .\Adder_Mult[6] (Adder_Mult[6]), 
            .\Adder_Mult[5] (Adder_Mult[5]), .\Adder_Mult[4] (Adder_Mult[4]), 
            .\Adder_Mult[3] (Adder_Mult[3]), .\Adder_Mult[2] (Adder_Mult[2]), 
            .\Adder_Mult[1] (Adder_Mult[1]), .Comb_Interval({Comb_Interval}), 
            .Start_Mult_Scaler(Start_Mult_Scaler), .Scale_Initial({Scale_Initial}), 
            .o_Comb_Muted_N_739(o_Comb_Muted_N_739), .n2879(n2879), .n3559(n3559), 
            .GND_net(GND_net), .Harmonic_Scale({Harmonic_Scale}), .Comb_Muted(Comb_Muted), 
            .n5023(n5023), .Mult_Ready(Mult_Ready), .VCC_net(VCC_net));   /* synthesis lineinfo="@11(99[34],109[3])"*/
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i1_4_lut_adj_500 (.A(n979), 
            .B(reset_n_c), .C(n988), .D(Adder_Clear_N_197), .Z(n4758));
    defparam i1_4_lut_adj_500.INIT = "0xccc8";
    \Adder(DIVISOR_BITS=9)  \genadder[1].adder  (.Main_Clock(Main_Clock), 
            .Adder_Clear(Adder_Clear), .\Adder_Ready[1] (Adder_Ready[1]), 
            .\Adder_Mult[1] (Adder_Mult[1]), .\Adder_Mult[7] (Adder_Mult[7]), 
            .\Adder_Mult[6] (Adder_Mult[6]), .\Adder_Start[1] (Adder_Start[1]), 
            .\Adder_Mult[5] (Adder_Mult[5]), .\Adder_Mult[4] (Adder_Mult[4]), 
            .\Adder_Mult[3] (Adder_Mult[3]), .\Adder_Mult[8] (Adder_Mult[8]), 
            .\Adder_Mult[2] (Adder_Mult[2]));   /* synthesis lineinfo="@11(84[35],93[4])"*/
    FD1P3XZ SM_Top_FSM_i7 (.D(n3570), .SP(VCC_net), .CK(Main_Clock), .SR(reset_n_N_191), 
            .Q(Reset_Mult_Scaler_N_201));   /* synthesis lineinfo="@11(162[4],251[11])"*/
    defparam SM_Top_FSM_i7.REGSET = "RESET";
    defparam SM_Top_FSM_i7.SRMODE = "CE_OVER_LSR";
    Sample_Output sample_output (.Main_Clock(Main_Clock), .reset_n_N_191(reset_n_N_191), 
            .reset_n_c(reset_n_c), .\Output_Data[15] (Output_Data[15]), 
            .n7593(n7593), .DAC_Send_N_931(DAC_Send_N_931), .DAC_Send_N_933(DAC_Send_N_933), 
            .DAC_Ready(DAC_Ready), .DAC_Send(DAC_Send), .\r_Sample_L[10] (r_Sample_L[10]), 
            .\r_Sample_L[17] (r_Sample_L[17]), .\Output_Data[8] (Output_Data[8]), 
            .n7591(n7591), .\SM_DAC_Out[1] (SM_DAC_Out[1]), .\SM_DAC_Out[0] (SM_DAC_Out[0]), 
            .\SM_DAC_Out[2] (SM_DAC_Out[2]), .\SM_DAC_Out[3] (SM_DAC_Out[3]), 
            .Clock_Counter(Clock_Counter), .o_DAC_SCK_c(o_DAC_SCK_c), .n24(n24), 
            .n7519(n7519), .o_DAC_MOSI_c(o_DAC_MOSI_c), .n7(n7_adj_1102), 
            .n2723(n2723), .n5063(n5063), .o_DAC_CS_c(o_DAC_CS_c), .n8(n8_adj_1101), 
            .VCC_net(VCC_net), .n5005(n5005));   /* synthesis lineinfo="@11(113[16],122[3])"*/
    
endmodule

//
// Verilog Description of module PLL_48MHz
//

module PLL_48MHz (input GND_net, input i_Clock_c, input reset_n_c, output Main_Clock);
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@11(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \PLL_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="63",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000")  lscc_pll_inst (.GND_net(GND_net), 
            .i_Clock_c(i_Clock_c), .reset_n_c(reset_n_c), .Main_Clock(Main_Clock));   /* synthesis lineinfo="@5(33[41],47[26])"*/
    
endmodule

//
// Verilog Description of module \PLL_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="63",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") 
//

module \PLL_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="63",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000")  (input GND_net, 
            input i_Clock_c, input reset_n_c, output Main_Clock);
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@11(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire feedback_w;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=62, LSE_LCOL=41, LSE_RCOL=26, LSE_LLINE=33, LSE_RLINE=47 *) PLL_B u_PLL_B (.REFERENCECLK(i_Clock_c), 
            .FEEDBACK(feedback_w), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(reset_n_c), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(feedback_w), .OUTCORE(Main_Clock));   /* synthesis lineinfo="@5(33[41],47[26])"*/
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "63";
    defparam u_PLL_B.DIVQ = "4";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    
endmodule

//
// Verilog Description of module Sample_Position
//

module Sample_Position (input GND_net, input \Harmonic[0] , output n70, 
            input Main_Clock, input reset_n_N_191, output n1278, output n1277, 
            input n3578, output o_Freq_Too_High_N_366, input n5, input [15:0]Frequency, 
            input VCC_net, output n1280, input reset_n_c, output Sample_Ready, 
            input n57, input n4717, output Freq_Too_High, input Next_Sample, 
            input n5279, input n4716, input [15:0]Freq_Scale);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire n24;
    wire [15:0]Accumulated_Frequency;   /* synthesis lineinfo="@8(49[13],49[34])"*/
    wire [15:0]Accumulated_Freq_Offset;   /* synthesis lineinfo="@8(50[13],50[36])"*/
    
    wire n26, n6949, n9007;
    wire [15:0]n1;
    
    wire n6951;
    wire [15:0]n87;
    wire [15:0]n105;
    
    wire n1294;
    wire [7:0]n1272;
    
    wire n22, n6895, n9061, n6794, n6795, n6792, n6793, n6897;
    wire [15:0]n69;
    
    wire n6809, n20, n18;
    wire [15:0]Accumulated_Offset;   /* synthesis lineinfo="@8(51[20],51[38])"*/
    
    wire n16, n6947, n9004, n6945, n9001, n6806, n6807, n6943, 
        n8998, n6804, n14_adj_1058, n6805, n8133, n8130, n6094, 
        n2897, n6941, n8995, n12_adj_1060, n8992, n6893, n9058, 
        n6798, n6799, n6796, n6797, n4478, n8136, n6, n10_adj_1063, 
        n6800, n6801, n6891, n9055, n6802, n6803, n8138, n8_adj_1066, 
        n8_adj_1067, n6_adj_1068, n4628, n4, o_Sample_Ready_N_363, 
        n9_adj_1069, n6778, n6779, n6782, n6783, n6780, n6781, 
        n6889, n9052, n6786, n6787, n6784, n6785, n6790, n6791, 
        n6788, n6789, n8170, n4940, n9049, n6808, n30, n28;
    wire [15:0]n69_adj_1099;
    
    wire n6920, n9124, n6918, n9121, n6916, n9118, n6914, n9115, 
        n6912, n9112, n6910, n9109, n6908, n9106, n6906, n9103, 
        n9100, n6903, n9073, n6901, n9070, n6899, n9067, n9064, 
        n6955, n9016, n6953, n9013, n9010, VCC_net_c, GND_net_c;
    
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i26_3_lut (.A(n24), 
            .B(Accumulated_Frequency[12]), .C(Accumulated_Freq_Offset[12]), 
            .Z(n26));   /* synthesis lineinfo="@8(105[16],105[63])"*/
    defparam LessThan_5_i26_3_lut.INIT = "0x8e8e";
    FA2 unary_minus_6_add_3_add_5_11 (.A0(GND_net), .B0(GND_net), .C0(n1[9]), 
        .D0(n6949), .CI0(n6949), .A1(GND_net), .B1(GND_net), .C1(n1[10]), 
        .D1(n9007), .CI1(n9007), .CO0(n9007), .CO1(n6951), .S0(n87[9]), 
        .S1(n87[10]));   /* synthesis lineinfo="@8(106[30],106[54])"*/
    defparam unary_minus_6_add_3_add_5_11.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_8_i2_4_lut (.A(n87[1]), 
            .B(Accumulated_Freq_Offset[1]), .C(\Harmonic[0] ), .D(n70), 
            .Z(n105[1]));   /* synthesis lineinfo="@8(103[7],106[55])"*/
    defparam mux_8_i2_4_lut.INIT = "0xcac0";
    FD1P3XZ SM_Sample_Position_FSM_i3 (.D(n1272[1]), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(n1278));   /* synthesis lineinfo="@8(70[4],126[11])"*/
    defparam SM_Sample_Position_FSM_i3.REGSET = "RESET";
    defparam SM_Sample_Position_FSM_i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ SM_Sample_Position_FSM_i4 (.D(n1278), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(n1277));   /* synthesis lineinfo="@8(70[4],126[11])"*/
    defparam SM_Sample_Position_FSM_i4.REGSET = "RESET";
    defparam SM_Sample_Position_FSM_i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ SM_Sample_Position_FSM_i5 (.D(n3578), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(o_Freq_Too_High_N_366));   /* synthesis lineinfo="@8(70[4],126[11])"*/
    defparam SM_Sample_Position_FSM_i5.REGSET = "RESET";
    defparam SM_Sample_Position_FSM_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset__i0 (.D(n105[0]), 
            .SP(n6094), .CK(Main_Clock), .SR(n2897), .Q(Accumulated_Offset[0]));   /* synthesis lineinfo="@8(60[9],129[5])"*/
    defparam Accumulated_Offset__i0.REGSET = "RESET";
    defparam Accumulated_Offset__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i24_3_lut (.A(n22), 
            .B(Accumulated_Frequency[11]), .C(Accumulated_Freq_Offset[11]), 
            .Z(n24));   /* synthesis lineinfo="@8(105[16],105[63])"*/
    defparam LessThan_5_i24_3_lut.INIT = "0x8e8e";
    FA2 Accumulated_Frequency_831_add_4_9 (.A0(GND_net), .B0(n6794), .C0(n6795), 
        .D0(n6895), .CI0(n6895), .A1(GND_net), .B1(n6792), .C1(n6793), 
        .D1(n9061), .CI1(n9061), .CO0(n9061), .CO1(n6897), .S0(n69[7]), 
        .S1(n69[8]));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam Accumulated_Frequency_831_add_4_9.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_831_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i4886_2_lut (.A(Accumulated_Frequency[0]), 
            .B(n5), .Z(n6809));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4886_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i22_3_lut (.A(n20), 
            .B(Accumulated_Frequency[10]), .C(Accumulated_Freq_Offset[10]), 
            .Z(n22));   /* synthesis lineinfo="@8(105[16],105[63])"*/
    defparam LessThan_5_i22_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_8_i14_4_lut (.A(n87[13]), 
            .B(Accumulated_Freq_Offset[13]), .C(\Harmonic[0] ), .D(n70), 
            .Z(n105[13]));   /* synthesis lineinfo="@8(103[7],106[55])"*/
    defparam mux_8_i14_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i20_3_lut (.A(n18), 
            .B(Accumulated_Frequency[9]), .C(Accumulated_Freq_Offset[9]), 
            .Z(n20));   /* synthesis lineinfo="@8(105[16],105[63])"*/
    defparam LessThan_5_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4888_3_lut (.A(Frequency[7]), 
            .B(Accumulated_Offset[7]), .C(o_Freq_Too_High_N_366), .Z(n6794));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4888_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i18_3_lut (.A(n16), 
            .B(Accumulated_Frequency[8]), .C(Accumulated_Freq_Offset[8]), 
            .Z(n18));   /* synthesis lineinfo="@8(105[16],105[63])"*/
    defparam LessThan_5_i18_3_lut.INIT = "0x8e8e";
    FA2 unary_minus_6_add_3_add_5_9 (.A0(GND_net), .B0(GND_net), .C0(n1[7]), 
        .D0(n6947), .CI0(n6947), .A1(GND_net), .B1(GND_net), .C1(n1[8]), 
        .D1(n9004), .CI1(n9004), .CO0(n9004), .CO1(n6949), .S0(n87[7]), 
        .S1(n87[8]));   /* synthesis lineinfo="@8(106[30],106[54])"*/
    defparam unary_minus_6_add_3_add_5_9.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_9.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_7 (.A0(GND_net), .B0(GND_net), .C0(n1[5]), 
        .D0(n6945), .CI0(n6945), .A1(GND_net), .B1(GND_net), .C1(n1[6]), 
        .D1(n9001), .CI1(n9001), .CO0(n9001), .CO1(n6947), .S0(n87[5]), 
        .S1(n87[6]));   /* synthesis lineinfo="@8(106[30],106[54])"*/
    defparam unary_minus_6_add_3_add_5_7.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i4885_2_lut (.A(Accumulated_Frequency[7]), 
            .B(n5), .Z(n6795));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4885_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4866_3_lut (.A(Frequency[1]), 
            .B(Accumulated_Offset[1]), .C(o_Freq_Too_High_N_366), .Z(n6806));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4866_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i4861_2_lut (.A(Accumulated_Frequency[1]), 
            .B(n5), .Z(n6807));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4861_2_lut.INIT = "0x8888";
    FA2 unary_minus_6_add_3_add_5_5 (.A0(GND_net), .B0(GND_net), .C0(n1[3]), 
        .D0(n6943), .CI0(n6943), .A1(GND_net), .B1(GND_net), .C1(n1[4]), 
        .D1(n8998), .CI1(n8998), .CO0(n8998), .CO1(n6945), .S0(n87[3]), 
        .S1(n87[4]));   /* synthesis lineinfo="@8(106[30],106[54])"*/
    defparam unary_minus_6_add_3_add_5_5.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4875_3_lut (.A(Frequency[2]), 
            .B(Accumulated_Offset[2]), .C(o_Freq_Too_High_N_366), .Z(n6804));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4875_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i16_3_lut (.A(n14_adj_1058), 
            .B(Accumulated_Frequency[7]), .C(Accumulated_Freq_Offset[7]), 
            .Z(n16));   /* synthesis lineinfo="@8(105[16],105[63])"*/
    defparam LessThan_5_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B))" *) LUT4 i4869_2_lut (.A(Accumulated_Frequency[2]), 
            .B(n5), .Z(n6805));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4869_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4863_3_lut (.A(Frequency[8]), 
            .B(Accumulated_Offset[8]), .C(o_Freq_Too_High_N_366), .Z(n6792));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4863_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i4848_2_lut (.A(Accumulated_Frequency[8]), 
            .B(n5), .Z(n6793));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4848_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i5758_4_lut (.A(n8133), 
            .B(Accumulated_Frequency[15]), .C(Accumulated_Frequency[14]), 
            .D(Accumulated_Frequency[13]), .Z(n8130));
    defparam i5758_4_lut.INIT = "0xfcec";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_8_i13_4_lut (.A(n87[12]), 
            .B(Accumulated_Freq_Offset[12]), .C(\Harmonic[0] ), .D(n70), 
            .Z(n105[12]));   /* synthesis lineinfo="@8(103[7],106[55])"*/
    defparam mux_8_i13_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_8_i12_4_lut (.A(n87[11]), 
            .B(Accumulated_Freq_Offset[11]), .C(\Harmonic[0] ), .D(n70), 
            .Z(n105[11]));   /* synthesis lineinfo="@8(103[7],106[55])"*/
    defparam mux_8_i12_4_lut.INIT = "0xcac0";
    FD1P3XZ SM_Sample_Position_FSM_i1 (.D(n4478), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(n1280));   /* synthesis lineinfo="@8(70[4],126[11])"*/
    defparam SM_Sample_Position_FSM_i1.REGSET = "SET";
    defparam SM_Sample_Position_FSM_i1.SRMODE = "CE_OVER_LSR";
    FA2 unary_minus_6_add_3_add_5_3 (.A0(GND_net), .B0(GND_net), .C0(n1[1]), 
        .D0(n6941), .CI0(n6941), .A1(GND_net), .B1(GND_net), .C1(n1[2]), 
        .D1(n8995), .CI1(n8995), .CO0(n8995), .CO1(n6943), .S0(n87[1]), 
        .S1(n87[2]));   /* synthesis lineinfo="@8(106[30],106[54])"*/
    defparam unary_minus_6_add_3_add_5_3.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i14_3_lut (.A(n12_adj_1060), 
            .B(Accumulated_Frequency[6]), .C(Accumulated_Freq_Offset[6]), 
            .Z(n14_adj_1058));   /* synthesis lineinfo="@8(105[16],105[63])"*/
    defparam LessThan_5_i14_3_lut.INIT = "0x8e8e";
    FA2 unary_minus_6_add_3_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(n1[0]), .D1(n8992), .CI1(n8992), 
        .CO0(n8992), .CO1(n6941), .S1(n87[0]));   /* synthesis lineinfo="@8(106[30],106[54])"*/
    defparam unary_minus_6_add_3_add_5_1.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_1.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_831_add_4_7 (.A0(GND_net), .B0(n6798), .C0(n6799), 
        .D0(n6893), .CI0(n6893), .A1(GND_net), .B1(n6796), .C1(n6797), 
        .D1(n9058), .CI1(n9058), .CO0(n9058), .CO1(n6895), .S0(n69[5]), 
        .S1(n69[6]));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam Accumulated_Frequency_831_add_4_7.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_831_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i8_1_lut (.A(Accumulated_Freq_Offset[7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@8(106[30],106[54])"*/
    defparam unary_minus_6_inv_0_i8_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset__i15 (.D(n105[15]), 
            .SP(n6094), .CK(Main_Clock), .SR(n2897), .Q(Accumulated_Offset[15]));   /* synthesis lineinfo="@8(60[9],129[5])"*/
    defparam Accumulated_Offset__i15.REGSET = "RESET";
    defparam Accumulated_Offset__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i5795_4_lut (.A(n8136), 
            .B(Accumulated_Frequency[12]), .C(n6), .D(Accumulated_Frequency[10]), 
            .Z(n8133));
    defparam i5795_4_lut.INIT = "0xeccc";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i9_1_lut (.A(Accumulated_Freq_Offset[8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@8(106[30],106[54])"*/
    defparam unary_minus_6_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i12_3_lut (.A(n10_adj_1063), 
            .B(Accumulated_Frequency[5]), .C(Accumulated_Freq_Offset[5]), 
            .Z(n12_adj_1060));   /* synthesis lineinfo="@8(105[16],105[63])"*/
    defparam LessThan_5_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i6_1_lut (.A(Accumulated_Freq_Offset[5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@8(106[30],106[54])"*/
    defparam unary_minus_6_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i7_1_lut (.A(Accumulated_Freq_Offset[6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@8(106[30],106[54])"*/
    defparam unary_minus_6_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4860_3_lut (.A(Frequency[4]), 
            .B(Accumulated_Offset[4]), .C(o_Freq_Too_High_N_366), .Z(n6800));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4860_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i4_1_lut (.A(Accumulated_Freq_Offset[3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@8(106[30],106[54])"*/
    defparam unary_minus_6_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))" *) LUT4 i4892_2_lut (.A(Accumulated_Frequency[4]), 
            .B(n5), .Z(n6801));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4892_2_lut.INIT = "0x8888";
    FA2 Accumulated_Frequency_831_add_4_5 (.A0(GND_net), .B0(n6802), .C0(n6803), 
        .D0(n6891), .CI0(n6891), .A1(GND_net), .B1(n6800), .C1(n6801), 
        .D1(n9055), .CI1(n9055), .CO0(n9055), .CO1(n6893), .S0(n69[3]), 
        .S1(n69[4]));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam Accumulated_Frequency_831_add_4_5.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_831_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i5_1_lut (.A(Accumulated_Freq_Offset[4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@8(106[30],106[54])"*/
    defparam unary_minus_6_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5764_4_lut (.A(n8138), .B(Accumulated_Frequency[8]), 
            .C(Accumulated_Frequency[7]), .D(Accumulated_Frequency[6]), 
            .Z(n8136));
    defparam i5764_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(Accumulated_Frequency[11]), 
            .B(Accumulated_Frequency[9]), .Z(n6));
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_8_i11_4_lut (.A(n87[10]), 
            .B(Accumulated_Freq_Offset[10]), .C(\Harmonic[0] ), .D(n70), 
            .Z(n105[10]));   /* synthesis lineinfo="@8(103[7],106[55])"*/
    defparam mux_8_i11_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i5806_4_lut (.A(Accumulated_Frequency[0]), 
            .B(Accumulated_Frequency[5]), .C(n8_adj_1066), .D(Accumulated_Frequency[2]), 
            .Z(n8138));
    defparam i5806_4_lut.INIT = "0xccc8";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i10_3_lut (.A(n8_adj_1067), 
            .B(Accumulated_Frequency[4]), .C(Accumulated_Freq_Offset[4]), 
            .Z(n10_adj_1063));   /* synthesis lineinfo="@8(105[16],105[63])"*/
    defparam LessThan_5_i10_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset__i14 (.D(n105[14]), 
            .SP(n6094), .CK(Main_Clock), .SR(n2897), .Q(Accumulated_Offset[14]));   /* synthesis lineinfo="@8(60[9],129[5])"*/
    defparam Accumulated_Offset__i14.REGSET = "RESET";
    defparam Accumulated_Offset__i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))" *) LUT4 i3_3_lut (.A(Accumulated_Frequency[4]), 
            .B(Accumulated_Frequency[3]), .C(Accumulated_Frequency[1]), 
            .Z(n8_adj_1066));
    defparam i3_3_lut.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset__i13 (.D(n105[13]), 
            .SP(n6094), .CK(Main_Clock), .SR(n2897), .Q(Accumulated_Offset[13]));   /* synthesis lineinfo="@8(60[9],129[5])"*/
    defparam Accumulated_Offset__i13.REGSET = "RESET";
    defparam Accumulated_Offset__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset__i12 (.D(n105[12]), 
            .SP(n6094), .CK(Main_Clock), .SR(n2897), .Q(Accumulated_Offset[12]));   /* synthesis lineinfo="@8(60[9],129[5])"*/
    defparam Accumulated_Offset__i12.REGSET = "RESET";
    defparam Accumulated_Offset__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset__i11 (.D(n105[11]), 
            .SP(n6094), .CK(Main_Clock), .SR(n2897), .Q(Accumulated_Offset[11]));   /* synthesis lineinfo="@8(60[9],129[5])"*/
    defparam Accumulated_Offset__i11.REGSET = "RESET";
    defparam Accumulated_Offset__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset__i10 (.D(n105[10]), 
            .SP(n6094), .CK(Main_Clock), .SR(n2897), .Q(Accumulated_Offset[10]));   /* synthesis lineinfo="@8(60[9],129[5])"*/
    defparam Accumulated_Offset__i10.REGSET = "RESET";
    defparam Accumulated_Offset__i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i8_3_lut (.A(n6_adj_1068), 
            .B(Accumulated_Frequency[3]), .C(Accumulated_Freq_Offset[3]), 
            .Z(n8_adj_1067));   /* synthesis lineinfo="@8(105[16],105[63])"*/
    defparam LessThan_5_i8_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset__i9 (.D(n105[9]), 
            .SP(n6094), .CK(Main_Clock), .SR(n2897), .Q(Accumulated_Offset[9]));   /* synthesis lineinfo="@8(60[9],129[5])"*/
    defparam Accumulated_Offset__i9.REGSET = "RESET";
    defparam Accumulated_Offset__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset__i8 (.D(n105[8]), 
            .SP(n6094), .CK(Main_Clock), .SR(n2897), .Q(Accumulated_Offset[8]));   /* synthesis lineinfo="@8(60[9],129[5])"*/
    defparam Accumulated_Offset__i8.REGSET = "RESET";
    defparam Accumulated_Offset__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset__i7 (.D(n105[7]), 
            .SP(n6094), .CK(Main_Clock), .SR(n2897), .Q(Accumulated_Offset[7]));   /* synthesis lineinfo="@8(60[9],129[5])"*/
    defparam Accumulated_Offset__i7.REGSET = "RESET";
    defparam Accumulated_Offset__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset__i6 (.D(n105[6]), 
            .SP(n6094), .CK(Main_Clock), .SR(n2897), .Q(Accumulated_Offset[6]));   /* synthesis lineinfo="@8(60[9],129[5])"*/
    defparam Accumulated_Offset__i6.REGSET = "RESET";
    defparam Accumulated_Offset__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset__i5 (.D(n105[5]), 
            .SP(n6094), .CK(Main_Clock), .SR(n2897), .Q(Accumulated_Offset[5]));   /* synthesis lineinfo="@8(60[9],129[5])"*/
    defparam Accumulated_Offset__i5.REGSET = "RESET";
    defparam Accumulated_Offset__i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B (C+!(D))+!B (C (D)))+!A)" *) LUT4 i1_4_lut_4_lut (.A(reset_n_c), 
            .B(n1280), .C(n8130), .D(o_Freq_Too_High_N_366), .Z(n4628));
    defparam i1_4_lut_4_lut.INIT = "0xf5dd";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i6_3_lut (.A(n4), 
            .B(Accumulated_Frequency[2]), .C(Accumulated_Freq_Offset[2]), 
            .Z(n6_adj_1068));   /* synthesis lineinfo="@8(105[16],105[63])"*/
    defparam LessThan_5_i6_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ o_Sample_Ready (.D(o_Sample_Ready_N_363), 
            .SP(n9_adj_1069), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Ready));   /* synthesis lineinfo="@8(60[9],129[5])"*/
    defparam o_Sample_Ready.REGSET = "RESET";
    defparam o_Sample_Ready.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset__i4 (.D(n105[4]), 
            .SP(n6094), .CK(Main_Clock), .SR(n2897), .Q(Accumulated_Offset[4]));   /* synthesis lineinfo="@8(60[9],129[5])"*/
    defparam Accumulated_Offset__i4.REGSET = "RESET";
    defparam Accumulated_Offset__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4871_3_lut (.A(Frequency[15]), 
            .B(Accumulated_Offset[15]), .C(o_Freq_Too_High_N_366), .Z(n6778));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4871_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset__i3 (.D(n105[3]), 
            .SP(n6094), .CK(Main_Clock), .SR(n2897), .Q(Accumulated_Offset[3]));   /* synthesis lineinfo="@8(60[9],129[5])"*/
    defparam Accumulated_Offset__i3.REGSET = "RESET";
    defparam Accumulated_Offset__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4858_2_lut (.A(Accumulated_Frequency[15]), 
            .B(n5), .Z(n6779));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4858_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset__i2 (.D(n105[2]), 
            .SP(n6094), .CK(Main_Clock), .SR(n2897), .Q(Accumulated_Offset[2]));   /* synthesis lineinfo="@8(60[9],129[5])"*/
    defparam Accumulated_Offset__i2.REGSET = "RESET";
    defparam Accumulated_Offset__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4894_3_lut (.A(Frequency[13]), 
            .B(Accumulated_Offset[13]), .C(o_Freq_Too_High_N_366), .Z(n6782));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4894_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i4889_2_lut (.A(Accumulated_Frequency[13]), 
            .B(n5), .Z(n6783));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4889_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4855_3_lut (.A(Frequency[14]), 
            .B(Accumulated_Offset[14]), .C(o_Freq_Too_High_N_366), .Z(n6780));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4855_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset__i1 (.D(n105[1]), 
            .SP(n6094), .CK(Main_Clock), .SR(n2897), .Q(Accumulated_Offset[1]));   /* synthesis lineinfo="@8(60[9],129[5])"*/
    defparam Accumulated_Offset__i1.REGSET = "RESET";
    defparam Accumulated_Offset__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_831__i15 (.D(n69[15]), 
            .SP(n4717), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[15]));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam Accumulated_Frequency_831__i15.REGSET = "RESET";
    defparam Accumulated_Frequency_831__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4847_2_lut (.A(Accumulated_Frequency[14]), 
            .B(n5), .Z(n6781));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4847_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_8_i10_4_lut (.A(n87[9]), 
            .B(Accumulated_Freq_Offset[9]), .C(\Harmonic[0] ), .D(n70), 
            .Z(n105[9]));   /* synthesis lineinfo="@8(103[7],106[55])"*/
    defparam mux_8_i10_4_lut.INIT = "0xcac0";
    FA2 Accumulated_Frequency_831_add_4_3 (.A0(GND_net), .B0(n6806), .C0(n6807), 
        .D0(n6889), .CI0(n6889), .A1(GND_net), .B1(n6804), .C1(n6805), 
        .D1(n9052), .CI1(n9052), .CO0(n9052), .CO1(n6891), .S0(n69[1]), 
        .S1(n69[2]));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam Accumulated_Frequency_831_add_4_3.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_831_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4857_3_lut (.A(Frequency[11]), 
            .B(Accumulated_Offset[11]), .C(o_Freq_Too_High_N_366), .Z(n6786));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4857_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C (D))+!B (D))+!A (B (C (D))))" *) LUT4 i3991_4_lut_4_lut (.A(n1278), 
            .B(n1277), .C(n57), .D(reset_n_c), .Z(n6094));   /* synthesis lineinfo="@8(70[4],126[11])"*/
    defparam i3991_4_lut_4_lut.INIT = "0xe200";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_2_lut_3_lut (.A(n1278), 
            .B(n1277), .C(reset_n_c), .Z(n2897));   /* synthesis lineinfo="@8(70[4],126[11])"*/
    defparam i1_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(A (B))" *) LUT4 i4853_2_lut (.A(Accumulated_Frequency[11]), 
            .B(n5), .Z(n6787));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4853_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4877_3_lut (.A(Frequency[12]), 
            .B(Accumulated_Offset[12]), .C(o_Freq_Too_High_N_366), .Z(n6784));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4877_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i4873_2_lut (.A(Accumulated_Frequency[12]), 
            .B(n5), .Z(n6785));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4873_2_lut.INIT = "0x8888";
    (* lut_function="(!(A ((C)+!B)+!A !(B ((D)+!C)+!B !(C+!(D)))))" *) LUT4 LessThan_5_i4_4_lut (.A(Accumulated_Freq_Offset[0]), 
            .B(Accumulated_Frequency[1]), .C(Accumulated_Freq_Offset[1]), 
            .D(Accumulated_Frequency[0]), .Z(n4));   /* synthesis lineinfo="@8(105[16],105[63])"*/
    defparam LessThan_5_i4_4_lut.INIT = "0x4d0c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4880_3_lut (.A(Frequency[9]), 
            .B(Accumulated_Offset[9]), .C(o_Freq_Too_High_N_366), .Z(n6790));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4880_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i4872_2_lut (.A(Accumulated_Frequency[9]), 
            .B(n5), .Z(n6791));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4872_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4852_3_lut (.A(Frequency[10]), 
            .B(Accumulated_Offset[10]), .C(o_Freq_Too_High_N_366), .Z(n6788));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4852_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i4884_2_lut (.A(Accumulated_Frequency[10]), 
            .B(n5), .Z(n6789));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4884_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ o_Freq_Too_High (.D(o_Freq_Too_High_N_366), 
            .SP(n4628), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Freq_Too_High));   /* synthesis lineinfo="@8(60[9],129[5])"*/
    defparam o_Freq_Too_High.REGSET = "RESET";
    defparam o_Freq_Too_High.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i2_1_lut (.A(Accumulated_Freq_Offset[1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@8(106[30],106[54])"*/
    defparam unary_minus_6_inv_0_i2_1_lut.INIT = "0x5555";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_831__i14 (.D(n69[14]), 
            .SP(n4717), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[14]));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam Accumulated_Frequency_831__i14.REGSET = "RESET";
    defparam Accumulated_Frequency_831__i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i16_1_lut (.A(Accumulated_Freq_Offset[15]), 
            .Z(n1[15]));   /* synthesis lineinfo="@8(106[30],106[54])"*/
    defparam unary_minus_6_inv_0_i16_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i14_1_lut (.A(Accumulated_Freq_Offset[13]), 
            .Z(n1[13]));   /* synthesis lineinfo="@8(106[30],106[54])"*/
    defparam unary_minus_6_inv_0_i14_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i15_1_lut (.A(Accumulated_Freq_Offset[14]), 
            .Z(n1[14]));   /* synthesis lineinfo="@8(106[30],106[54])"*/
    defparam unary_minus_6_inv_0_i15_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_8_i6_4_lut (.A(n87[5]), 
            .B(Accumulated_Freq_Offset[5]), .C(\Harmonic[0] ), .D(n70), 
            .Z(n105[5]));   /* synthesis lineinfo="@8(103[7],106[55])"*/
    defparam mux_8_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut (.A(o_Freq_Too_High_N_366), 
            .B(n1278), .Z(o_Sample_Ready_N_363));   /* synthesis lineinfo="@8(70[4],126[11])"*/
    defparam i1_2_lut.INIT = "0x4444";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_831__i13 (.D(n69[13]), 
            .SP(n4717), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[13]));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam Accumulated_Frequency_831__i13.REGSET = "RESET";
    defparam Accumulated_Frequency_831__i13.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B (C+!(D))+!B (C (D)))+!A)" *) LUT4 i5982_4_lut (.A(reset_n_c), 
            .B(n8170), .C(Next_Sample), .D(o_Freq_Too_High_N_366), .Z(n9_adj_1069));
    defparam i5982_4_lut.INIT = "0xf5dd";
    (* lut_function="(A (B (C+(D))+!B (C))+!A (C))" *) LUT4 i1_3_lut_4_lut (.A(o_Freq_Too_High_N_366), 
            .B(Next_Sample), .C(n1280), .D(n5279), .Z(n1294));
    defparam i1_3_lut_4_lut.INIT = "0xf8f0";
    (* lut_function="(A+(B))" *) LUT4 i5793_2_lut (.A(n1280), .B(n1278), 
            .Z(n8170));
    defparam i5793_2_lut.INIT = "0xeeee";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_831__i12 (.D(n69[12]), 
            .SP(n4717), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[12]));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam Accumulated_Frequency_831__i12.REGSET = "RESET";
    defparam Accumulated_Frequency_831__i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i12_1_lut (.A(Accumulated_Freq_Offset[11]), 
            .Z(n1[11]));   /* synthesis lineinfo="@8(106[30],106[54])"*/
    defparam unary_minus_6_inv_0_i12_1_lut.INIT = "0x5555";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_831__i11 (.D(n69[11]), 
            .SP(n4717), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[11]));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam Accumulated_Frequency_831__i11.REGSET = "RESET";
    defparam Accumulated_Frequency_831__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_831__i10 (.D(n69[10]), 
            .SP(n4717), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[10]));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam Accumulated_Frequency_831__i10.REGSET = "RESET";
    defparam Accumulated_Frequency_831__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_831__i9 (.D(n69[9]), 
            .SP(n4717), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[9]));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam Accumulated_Frequency_831__i9.REGSET = "RESET";
    defparam Accumulated_Frequency_831__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_831__i8 (.D(n69[8]), 
            .SP(n4717), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[8]));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam Accumulated_Frequency_831__i8.REGSET = "RESET";
    defparam Accumulated_Frequency_831__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_831__i7 (.D(n69[7]), 
            .SP(n4717), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[7]));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam Accumulated_Frequency_831__i7.REGSET = "RESET";
    defparam Accumulated_Frequency_831__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i13_1_lut (.A(Accumulated_Freq_Offset[12]), 
            .Z(n1[12]));   /* synthesis lineinfo="@8(106[30],106[54])"*/
    defparam unary_minus_6_inv_0_i13_1_lut.INIT = "0x5555";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_831__i6 (.D(n69[6]), 
            .SP(n4717), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[6]));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam Accumulated_Frequency_831__i6.REGSET = "RESET";
    defparam Accumulated_Frequency_831__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_831__i5 (.D(n69[5]), 
            .SP(n4717), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[5]));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam Accumulated_Frequency_831__i5.REGSET = "RESET";
    defparam Accumulated_Frequency_831__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_831__i4 (.D(n69[4]), 
            .SP(n4717), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[4]));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam Accumulated_Frequency_831__i4.REGSET = "RESET";
    defparam Accumulated_Frequency_831__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_831__i3 (.D(n69[3]), 
            .SP(n4717), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[3]));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam Accumulated_Frequency_831__i3.REGSET = "RESET";
    defparam Accumulated_Frequency_831__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i1_2_lut_3_lut_adj_478 (.A(o_Freq_Too_High_N_366), 
            .B(Next_Sample), .C(n5279), .Z(n4478));
    defparam i1_2_lut_3_lut_adj_478.INIT = "0x0808";
    (* lut_function="(!(A (B+!(C))+!A !(C)))" *) LUT4 i2820_2_lut_3_lut (.A(o_Freq_Too_High_N_366), 
            .B(Next_Sample), .C(n4716), .Z(n4940));
    defparam i2820_2_lut_3_lut.INIT = "0x7070";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_831__i2 (.D(n69[2]), 
            .SP(n4717), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[2]));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam Accumulated_Frequency_831__i2.REGSET = "RESET";
    defparam Accumulated_Frequency_831__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_831__i1 (.D(n69[1]), 
            .SP(n4717), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[1]));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam Accumulated_Frequency_831__i1.REGSET = "RESET";
    defparam Accumulated_Frequency_831__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_831__i0 (.D(n69[0]), 
            .SP(n4717), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[0]));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam Accumulated_Frequency_831__i0.REGSET = "RESET";
    defparam Accumulated_Frequency_831__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i3_1_lut (.A(Accumulated_Freq_Offset[2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@8(106[30],106[54])"*/
    defparam unary_minus_6_inv_0_i3_1_lut.INIT = "0x5555";
    FA2 Accumulated_Frequency_831_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(n6808), .C1(n6809), .D1(n9049), .CI1(n9049), 
        .CO0(n9049), .CO1(n6889), .S1(n69[0]));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam Accumulated_Frequency_831_add_4_1.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_831_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_8_i1_4_lut (.A(n87[0]), 
            .B(Accumulated_Freq_Offset[0]), .C(\Harmonic[0] ), .D(n70), 
            .Z(n105[0]));   /* synthesis lineinfo="@8(103[7],106[55])"*/
    defparam mux_8_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i32_3_lut (.A(n30), 
            .B(Accumulated_Frequency[15]), .C(Accumulated_Freq_Offset[15]), 
            .Z(n70));   /* synthesis lineinfo="@8(105[16],105[63])"*/
    defparam LessThan_5_i32_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i30_3_lut (.A(n28), 
            .B(Accumulated_Frequency[14]), .C(Accumulated_Freq_Offset[14]), 
            .Z(n30));   /* synthesis lineinfo="@8(105[16],105[63])"*/
    defparam LessThan_5_i30_3_lut.INIT = "0x8e8e";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Freq_Offset_833__i0 (.D(n69_adj_1099[0]), 
            .SP(n4716), .CK(Main_Clock), .SR(n4940), .Q(Accumulated_Freq_Offset[0]));   /* synthesis lineinfo="@8(120[35],120[74])"*/
    defparam Accumulated_Freq_Offset_833__i0.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_833__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_8_i5_4_lut (.A(n87[4]), 
            .B(Accumulated_Freq_Offset[4]), .C(\Harmonic[0] ), .D(n70), 
            .Z(n105[4]));   /* synthesis lineinfo="@8(103[7],106[55])"*/
    defparam mux_8_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_8_i4_4_lut (.A(n87[3]), 
            .B(Accumulated_Freq_Offset[3]), .C(\Harmonic[0] ), .D(n70), 
            .Z(n105[3]));   /* synthesis lineinfo="@8(103[7],106[55])"*/
    defparam mux_8_i4_4_lut.INIT = "0xcac0";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Freq_Offset_833__i1 (.D(n69_adj_1099[1]), 
            .SP(n4716), .CK(Main_Clock), .SR(n4940), .Q(Accumulated_Freq_Offset[1]));   /* synthesis lineinfo="@8(120[35],120[74])"*/
    defparam Accumulated_Freq_Offset_833__i1.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_833__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Freq_Offset_833__i2 (.D(n69_adj_1099[2]), 
            .SP(n4716), .CK(Main_Clock), .SR(n4940), .Q(Accumulated_Freq_Offset[2]));   /* synthesis lineinfo="@8(120[35],120[74])"*/
    defparam Accumulated_Freq_Offset_833__i2.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_833__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Freq_Offset_833__i3 (.D(n69_adj_1099[3]), 
            .SP(n4716), .CK(Main_Clock), .SR(n4940), .Q(Accumulated_Freq_Offset[3]));   /* synthesis lineinfo="@8(120[35],120[74])"*/
    defparam Accumulated_Freq_Offset_833__i3.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_833__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Freq_Offset_833__i4 (.D(n69_adj_1099[4]), 
            .SP(n4716), .CK(Main_Clock), .SR(n4940), .Q(Accumulated_Freq_Offset[4]));   /* synthesis lineinfo="@8(120[35],120[74])"*/
    defparam Accumulated_Freq_Offset_833__i4.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_833__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Freq_Offset_833__i5 (.D(n69_adj_1099[5]), 
            .SP(n4716), .CK(Main_Clock), .SR(n4940), .Q(Accumulated_Freq_Offset[5]));   /* synthesis lineinfo="@8(120[35],120[74])"*/
    defparam Accumulated_Freq_Offset_833__i5.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_833__i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i10_1_lut (.A(Accumulated_Freq_Offset[9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@8(106[30],106[54])"*/
    defparam unary_minus_6_inv_0_i10_1_lut.INIT = "0x5555";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Freq_Offset_833__i6 (.D(n69_adj_1099[6]), 
            .SP(n4716), .CK(Main_Clock), .SR(n4940), .Q(Accumulated_Freq_Offset[6]));   /* synthesis lineinfo="@8(120[35],120[74])"*/
    defparam Accumulated_Freq_Offset_833__i6.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_833__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Freq_Offset_833__i7 (.D(n69_adj_1099[7]), 
            .SP(n4716), .CK(Main_Clock), .SR(n4940), .Q(Accumulated_Freq_Offset[7]));   /* synthesis lineinfo="@8(120[35],120[74])"*/
    defparam Accumulated_Freq_Offset_833__i7.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_833__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Freq_Offset_833__i8 (.D(n69_adj_1099[8]), 
            .SP(n4716), .CK(Main_Clock), .SR(n4940), .Q(Accumulated_Freq_Offset[8]));   /* synthesis lineinfo="@8(120[35],120[74])"*/
    defparam Accumulated_Freq_Offset_833__i8.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_833__i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i11_1_lut (.A(Accumulated_Freq_Offset[10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@8(106[30],106[54])"*/
    defparam unary_minus_6_inv_0_i11_1_lut.INIT = "0x5555";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Freq_Offset_833__i9 (.D(n69_adj_1099[9]), 
            .SP(n4716), .CK(Main_Clock), .SR(n4940), .Q(Accumulated_Freq_Offset[9]));   /* synthesis lineinfo="@8(120[35],120[74])"*/
    defparam Accumulated_Freq_Offset_833__i9.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_833__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Freq_Offset_833__i10 (.D(n69_adj_1099[10]), 
            .SP(n4716), .CK(Main_Clock), .SR(n4940), .Q(Accumulated_Freq_Offset[10]));   /* synthesis lineinfo="@8(120[35],120[74])"*/
    defparam Accumulated_Freq_Offset_833__i10.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_833__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Freq_Offset_833__i11 (.D(n69_adj_1099[11]), 
            .SP(n4716), .CK(Main_Clock), .SR(n4940), .Q(Accumulated_Freq_Offset[11]));   /* synthesis lineinfo="@8(120[35],120[74])"*/
    defparam Accumulated_Freq_Offset_833__i11.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_833__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Freq_Offset_833__i12 (.D(n69_adj_1099[12]), 
            .SP(n4716), .CK(Main_Clock), .SR(n4940), .Q(Accumulated_Freq_Offset[12]));   /* synthesis lineinfo="@8(120[35],120[74])"*/
    defparam Accumulated_Freq_Offset_833__i12.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_833__i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i1_1_lut (.A(Accumulated_Freq_Offset[0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@8(106[30],106[54])"*/
    defparam unary_minus_6_inv_0_i1_1_lut.INIT = "0x5555";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Freq_Offset_833__i13 (.D(n69_adj_1099[13]), 
            .SP(n4716), .CK(Main_Clock), .SR(n4940), .Q(Accumulated_Freq_Offset[13]));   /* synthesis lineinfo="@8(120[35],120[74])"*/
    defparam Accumulated_Freq_Offset_833__i13.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_833__i13.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i28_3_lut (.A(n26), 
            .B(Accumulated_Frequency[13]), .C(Accumulated_Freq_Offset[13]), 
            .Z(n28));   /* synthesis lineinfo="@8(105[16],105[63])"*/
    defparam LessThan_5_i28_3_lut.INIT = "0x8e8e";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Freq_Offset_833__i14 (.D(n69_adj_1099[14]), 
            .SP(n4716), .CK(Main_Clock), .SR(n4940), .Q(Accumulated_Freq_Offset[14]));   /* synthesis lineinfo="@8(120[35],120[74])"*/
    defparam Accumulated_Freq_Offset_833__i14.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_833__i14.SRMODE = "CE_OVER_LSR";
    FA2 Accumulated_Freq_Offset_833_add_4_17 (.A0(GND_net), .B0(Freq_Scale[15]), 
        .C0(Accumulated_Freq_Offset[15]), .D0(n6920), .CI0(n6920), .A1(GND_net), 
        .B1(GND_net), .C1(GND_net), .D1(n9124), .CI1(n9124), .CO0(n9124), 
        .S0(n69_adj_1099[15]));   /* synthesis lineinfo="@8(120[35],120[74])"*/
    defparam Accumulated_Freq_Offset_833_add_4_17.INIT0 = "0xc33c";
    defparam Accumulated_Freq_Offset_833_add_4_17.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Freq_Offset_833__i15 (.D(n69_adj_1099[15]), 
            .SP(n4716), .CK(Main_Clock), .SR(n4940), .Q(Accumulated_Freq_Offset[15]));   /* synthesis lineinfo="@8(120[35],120[74])"*/
    defparam Accumulated_Freq_Offset_833__i15.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_833__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4868_3_lut (.A(Frequency[5]), 
            .B(Accumulated_Offset[5]), .C(o_Freq_Too_High_N_366), .Z(n6798));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4868_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_8_i9_4_lut (.A(n87[8]), 
            .B(Accumulated_Freq_Offset[8]), .C(\Harmonic[0] ), .D(n70), 
            .Z(n105[8]));   /* synthesis lineinfo="@8(103[7],106[55])"*/
    defparam mux_8_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_8_i3_4_lut (.A(n87[2]), 
            .B(Accumulated_Freq_Offset[2]), .C(\Harmonic[0] ), .D(n70), 
            .Z(n105[2]));   /* synthesis lineinfo="@8(103[7],106[55])"*/
    defparam mux_8_i3_4_lut.INIT = "0xcac0";
    FA2 Accumulated_Freq_Offset_833_add_4_15 (.A0(GND_net), .B0(Freq_Scale[13]), 
        .C0(Accumulated_Freq_Offset[13]), .D0(n6918), .CI0(n6918), .A1(GND_net), 
        .B1(Freq_Scale[14]), .C1(Accumulated_Freq_Offset[14]), .D1(n9121), 
        .CI1(n9121), .CO0(n9121), .CO1(n6920), .S0(n69_adj_1099[13]), 
        .S1(n69_adj_1099[14]));   /* synthesis lineinfo="@8(120[35],120[74])"*/
    defparam Accumulated_Freq_Offset_833_add_4_15.INIT0 = "0xc33c";
    defparam Accumulated_Freq_Offset_833_add_4_15.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4850_3_lut (.A(Frequency[0]), 
            .B(Accumulated_Offset[0]), .C(o_Freq_Too_High_N_366), .Z(n6808));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4850_3_lut.INIT = "0xcaca";
    FA2 Accumulated_Freq_Offset_833_add_4_13 (.A0(GND_net), .B0(Freq_Scale[11]), 
        .C0(Accumulated_Freq_Offset[11]), .D0(n6916), .CI0(n6916), .A1(GND_net), 
        .B1(Freq_Scale[12]), .C1(Accumulated_Freq_Offset[12]), .D1(n9118), 
        .CI1(n9118), .CO0(n9118), .CO1(n6918), .S0(n69_adj_1099[11]), 
        .S1(n69_adj_1099[12]));   /* synthesis lineinfo="@8(120[35],120[74])"*/
    defparam Accumulated_Freq_Offset_833_add_4_13.INIT0 = "0xc33c";
    defparam Accumulated_Freq_Offset_833_add_4_13.INIT1 = "0xc33c";
    FA2 Accumulated_Freq_Offset_833_add_4_11 (.A0(GND_net), .B0(Freq_Scale[9]), 
        .C0(Accumulated_Freq_Offset[9]), .D0(n6914), .CI0(n6914), .A1(GND_net), 
        .B1(Freq_Scale[10]), .C1(Accumulated_Freq_Offset[10]), .D1(n9115), 
        .CI1(n9115), .CO0(n9115), .CO1(n6916), .S0(n69_adj_1099[9]), 
        .S1(n69_adj_1099[10]));   /* synthesis lineinfo="@8(120[35],120[74])"*/
    defparam Accumulated_Freq_Offset_833_add_4_11.INIT0 = "0xc33c";
    defparam Accumulated_Freq_Offset_833_add_4_11.INIT1 = "0xc33c";
    FA2 Accumulated_Freq_Offset_833_add_4_9 (.A0(GND_net), .B0(Freq_Scale[7]), 
        .C0(Accumulated_Freq_Offset[7]), .D0(n6912), .CI0(n6912), .A1(GND_net), 
        .B1(Freq_Scale[8]), .C1(Accumulated_Freq_Offset[8]), .D1(n9112), 
        .CI1(n9112), .CO0(n9112), .CO1(n6914), .S0(n69_adj_1099[7]), 
        .S1(n69_adj_1099[8]));   /* synthesis lineinfo="@8(120[35],120[74])"*/
    defparam Accumulated_Freq_Offset_833_add_4_9.INIT0 = "0xc33c";
    defparam Accumulated_Freq_Offset_833_add_4_9.INIT1 = "0xc33c";
    FA2 Accumulated_Freq_Offset_833_add_4_7 (.A0(GND_net), .B0(Freq_Scale[5]), 
        .C0(Accumulated_Freq_Offset[5]), .D0(n6910), .CI0(n6910), .A1(GND_net), 
        .B1(Freq_Scale[6]), .C1(Accumulated_Freq_Offset[6]), .D1(n9109), 
        .CI1(n9109), .CO0(n9109), .CO1(n6912), .S0(n69_adj_1099[5]), 
        .S1(n69_adj_1099[6]));   /* synthesis lineinfo="@8(120[35],120[74])"*/
    defparam Accumulated_Freq_Offset_833_add_4_7.INIT0 = "0xc33c";
    defparam Accumulated_Freq_Offset_833_add_4_7.INIT1 = "0xc33c";
    FA2 Accumulated_Freq_Offset_833_add_4_5 (.A0(GND_net), .B0(Freq_Scale[3]), 
        .C0(Accumulated_Freq_Offset[3]), .D0(n6908), .CI0(n6908), .A1(GND_net), 
        .B1(Freq_Scale[4]), .C1(Accumulated_Freq_Offset[4]), .D1(n9106), 
        .CI1(n9106), .CO0(n9106), .CO1(n6910), .S0(n69_adj_1099[3]), 
        .S1(n69_adj_1099[4]));   /* synthesis lineinfo="@8(120[35],120[74])"*/
    defparam Accumulated_Freq_Offset_833_add_4_5.INIT0 = "0xc33c";
    defparam Accumulated_Freq_Offset_833_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_8_i8_4_lut (.A(n87[7]), 
            .B(Accumulated_Freq_Offset[7]), .C(\Harmonic[0] ), .D(n70), 
            .Z(n105[7]));   /* synthesis lineinfo="@8(103[7],106[55])"*/
    defparam mux_8_i8_4_lut.INIT = "0xcac0";
    FA2 Accumulated_Freq_Offset_833_add_4_3 (.A0(GND_net), .B0(Freq_Scale[1]), 
        .C0(Accumulated_Freq_Offset[1]), .D0(n6906), .CI0(n6906), .A1(GND_net), 
        .B1(Freq_Scale[2]), .C1(Accumulated_Freq_Offset[2]), .D1(n9103), 
        .CI1(n9103), .CO0(n9103), .CO1(n6908), .S0(n69_adj_1099[1]), 
        .S1(n69_adj_1099[2]));   /* synthesis lineinfo="@8(120[35],120[74])"*/
    defparam Accumulated_Freq_Offset_833_add_4_3.INIT0 = "0xc33c";
    defparam Accumulated_Freq_Offset_833_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i4864_2_lut (.A(Accumulated_Frequency[5]), 
            .B(n5), .Z(n6799));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4864_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4891_3_lut (.A(Frequency[3]), 
            .B(Accumulated_Offset[3]), .C(o_Freq_Too_High_N_366), .Z(n6802));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4891_3_lut.INIT = "0xcaca";
    FA2 Accumulated_Freq_Offset_833_add_4_1 (.A0(GND_net), .B0(GND_net), 
        .C0(GND_net), .A1(GND_net), .B1(Freq_Scale[0]), .C1(Accumulated_Freq_Offset[0]), 
        .D1(n9100), .CI1(n9100), .CO0(n9100), .CO1(n6906), .S1(n69_adj_1099[0]));   /* synthesis lineinfo="@8(120[35],120[74])"*/
    defparam Accumulated_Freq_Offset_833_add_4_1.INIT0 = "0xc33c";
    defparam Accumulated_Freq_Offset_833_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_8_i7_4_lut (.A(n87[6]), 
            .B(Accumulated_Freq_Offset[6]), .C(\Harmonic[0] ), .D(n70), 
            .Z(n105[6]));   /* synthesis lineinfo="@8(103[7],106[55])"*/
    defparam mux_8_i7_4_lut.INIT = "0xcac0";
    FA2 Accumulated_Frequency_831_add_4_17 (.A0(GND_net), .B0(n6778), .C0(n6779), 
        .D0(n6903), .CI0(n6903), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n9073), .CI1(n9073), .CO0(n9073), .S0(n69[15]));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam Accumulated_Frequency_831_add_4_17.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_831_add_4_17.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4883_3_lut (.A(Frequency[6]), 
            .B(Accumulated_Offset[6]), .C(o_Freq_Too_High_N_366), .Z(n6796));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4883_3_lut.INIT = "0xcaca";
    FA2 Accumulated_Frequency_831_add_4_15 (.A0(GND_net), .B0(n6782), .C0(n6783), 
        .D0(n6901), .CI0(n6901), .A1(GND_net), .B1(n6780), .C1(n6781), 
        .D1(n9070), .CI1(n9070), .CO0(n9070), .CO1(n6903), .S0(n69[13]), 
        .S1(n69[14]));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam Accumulated_Frequency_831_add_4_15.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_831_add_4_15.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_8_i16_4_lut (.A(n87[15]), 
            .B(Accumulated_Freq_Offset[15]), .C(\Harmonic[0] ), .D(n70), 
            .Z(n105[15]));   /* synthesis lineinfo="@8(103[7],106[55])"*/
    defparam mux_8_i16_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B))" *) LUT4 i4881_2_lut (.A(Accumulated_Frequency[3]), 
            .B(n5), .Z(n6803));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4881_2_lut.INIT = "0x8888";
    FA2 Accumulated_Frequency_831_add_4_13 (.A0(GND_net), .B0(n6786), .C0(n6787), 
        .D0(n6899), .CI0(n6899), .A1(GND_net), .B1(n6784), .C1(n6785), 
        .D1(n9067), .CI1(n9067), .CO0(n9067), .CO1(n6901), .S0(n69[11]), 
        .S1(n69[12]));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam Accumulated_Frequency_831_add_4_13.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_831_add_4_13.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_8_i15_4_lut (.A(n87[14]), 
            .B(Accumulated_Freq_Offset[14]), .C(\Harmonic[0] ), .D(n70), 
            .Z(n105[14]));   /* synthesis lineinfo="@8(103[7],106[55])"*/
    defparam mux_8_i15_4_lut.INIT = "0xcac0";
    FA2 Accumulated_Frequency_831_add_4_11 (.A0(GND_net), .B0(n6790), .C0(n6791), 
        .D0(n6897), .CI0(n6897), .A1(GND_net), .B1(n6788), .C1(n6789), 
        .D1(n9064), .CI1(n9064), .CO0(n9064), .CO1(n6899), .S0(n69[9]), 
        .S1(n69[10]));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam Accumulated_Frequency_831_add_4_11.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_831_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i4878_2_lut (.A(Accumulated_Frequency[6]), 
            .B(n5), .Z(n6797));   /* synthesis lineinfo="@8(61[3],127[6])"*/
    defparam i4878_2_lut.INIT = "0x8888";
    FA2 unary_minus_6_add_3_add_5_17 (.A0(GND_net), .B0(GND_net), .C0(n1[15]), 
        .D0(n6955), .CI0(n6955), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n9016), .CI1(n9016), .CO0(n9016), .S0(n87[15]));   /* synthesis lineinfo="@8(106[30],106[54])"*/
    defparam unary_minus_6_add_3_add_5_17.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_17.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_15 (.A0(GND_net), .B0(GND_net), .C0(n1[13]), 
        .D0(n6953), .CI0(n6953), .A1(GND_net), .B1(GND_net), .C1(n1[14]), 
        .D1(n9013), .CI1(n9013), .CO0(n9013), .CO1(n6955), .S0(n87[13]), 
        .S1(n87[14]));   /* synthesis lineinfo="@8(106[30],106[54])"*/
    defparam unary_minus_6_add_3_add_5_15.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_15.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_13 (.A0(GND_net), .B0(GND_net), .C0(n1[11]), 
        .D0(n6951), .CI0(n6951), .A1(GND_net), .B1(GND_net), .C1(n1[12]), 
        .D1(n9010), .CI1(n9010), .CO0(n9010), .CO1(n6953), .S0(n87[11]), 
        .S1(n87[12]));   /* synthesis lineinfo="@8(106[30],106[54])"*/
    defparam unary_minus_6_add_3_add_5_13.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_13.INIT1 = "0xc33c";
    FD1P3XZ SM_Sample_Position_FSM_i2 (.D(n1294), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(n1272[1]));   /* synthesis lineinfo="@8(70[4],126[11])"*/
    defparam SM_Sample_Position_FSM_i2.REGSET = "RESET";
    defparam SM_Sample_Position_FSM_i2.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module \Adder(DIVISOR_BITS=9)_U0 
//

module \Adder(DIVISOR_BITS=9)_U0  (input \Adder_Mult[8] , input Main_Clock, 
            input Adder_Clear, output \Adder_Ready[0] , input \Adder_Start[0] , 
            input \Adder_Mult[1] , input \Adder_Mult[7] , input \Adder_Mult[6] , 
            input \Adder_Mult[5] , input \Adder_Mult[4] , input \Adder_Mult[3] , 
            input \Adder_Mult[2] );
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire n4645;
    wire [8:0]r_Multiple;   /* synthesis lineinfo="@3(18[27],18[37])"*/
    
    wire n6058;
    wire [8:0]r_Multiple_8__N_686;
    wire [4:0]Counter_4__N_642;
    
    wire n2868;
    wire [4:0]Counter;   /* synthesis lineinfo="@3(20[12],20[19])"*/
    
    wire n3023, o_Done_N_699, Counter_4__N_652, n15, n5996, n14, 
        n10, n7722, n3127, n3120, n7723, n7725, n7726, n7931, 
        GND_net, VCC_net;
    
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ r_Multiple__i1 (.D(r_Multiple_8__N_686[0]), 
            .SP(n4645), .CK(Main_Clock), .SR(GND_net), .Q(r_Multiple[0]));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam r_Multiple__i1.REGSET = "RESET";
    defparam r_Multiple__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ Counter_i0 (.D(Counter_4__N_642[0]), 
            .SP(n2868), .CK(Main_Clock), .SR(Adder_Clear), .Q(Counter[0]));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam Counter_i0.REGSET = "RESET";
    defparam Counter_i0.SRMODE = "ASYNC";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ o_Done (.D(n3023), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Ready[0] ));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam o_Done.REGSET = "SET";
    defparam o_Done.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ Counter_i4 (.D(Counter_4__N_642[4]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(Counter[4]));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam Counter_i4.REGSET = "RESET";
    defparam Counter_i4.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(\Adder_Start[0] ), 
            .B(o_Done_N_699), .Z(Counter_4__N_652));
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))" *) LUT4 i3880_2_lut (.A(n15), .B(o_Done_N_699), 
            .Z(n5996));
    defparam i3880_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(r_Multiple[0]), 
            .B(n14), .C(n10), .D(r_Multiple[6]), .Z(n15));   /* synthesis lineinfo="@3(45[9],45[24])"*/
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(!(((C (D)+!C !(D))+!B)+!A))" *) LUT4 i2_4_lut (.A(n7722), 
            .B(o_Done_N_699), .C(Counter[4]), .D(n3127), .Z(Counter_4__N_642[4]));   /* synthesis lineinfo="@3(35[4],59[7])"*/
    defparam i2_4_lut.INIT = "0x0880";
    (* lut_function="(!(A ((C+(D))+!B)+!A ((C+!(D))+!B)))" *) LUT4 i1_3_lut_4_lut (.A(Counter[3]), 
            .B(n15), .C(Counter_4__N_652), .D(n3120), .Z(n7723));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam i1_3_lut_4_lut.INIT = "0x0408";
    (* lut_function="(A ((C)+!B))" *) LUT4 i1_2_lut_3_lut (.A(n15), .B(\Adder_Start[0] ), 
            .C(o_Done_N_699), .Z(n7722));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam i1_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(!(A ((C)+!B)+!A !(B (C))))" *) LUT4 i1_3_lut (.A(Counter[1]), 
            .B(n7722), .C(Counter[0]), .Z(n7725));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam i1_3_lut.INIT = "0x4848";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1067_2_lut_4_lut (.A(Counter[3]), 
            .B(Counter[1]), .C(Counter[0]), .D(Counter[2]), .Z(n3127));   /* synthesis lineinfo="@3(53[17],53[31])"*/
    defparam i1067_2_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C (D)))+!A !(C (D))))" *) LUT4 i1_3_lut_4_lut_adj_477 (.A(Counter[1]), 
            .B(Counter[0]), .C(n7722), .D(Counter[2]), .Z(n7726));   /* synthesis lineinfo="@3(53[17],53[31])"*/
    defparam i1_3_lut_4_lut_adj_477.INIT = "0x7080";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(r_Multiple[3]), 
            .B(r_Multiple[1]), .C(r_Multiple[5]), .D(r_Multiple[7]), .Z(n14));   /* synthesis lineinfo="@3(45[9],45[24])"*/
    defparam i6_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ r_Multiple__i7 (.D(r_Multiple_8__N_686[6]), 
            .SP(n4645), .CK(Main_Clock), .SR(GND_net), .Q(r_Multiple[6]));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam r_Multiple__i7.REGSET = "RESET";
    defparam r_Multiple__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i2_2_lut (.A(r_Multiple[2]), .B(r_Multiple[4]), 
            .Z(n10));   /* synthesis lineinfo="@3(45[9],45[24])"*/
    defparam i2_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5564_4_lut (.A(Counter[0]), 
            .B(n7931), .C(Counter[3]), .D(Counter[1]), .Z(o_Done_N_699));
    defparam i5564_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i5552_2_lut (.A(Counter[2]), .B(Counter[4]), 
            .Z(n7931));
    defparam i5552_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_516_i1_4_lut (.A(r_Multiple[1]), 
            .B(\Adder_Mult[1] ), .C(Counter_4__N_652), .D(n5996), .Z(r_Multiple_8__N_686[0]));   /* synthesis lineinfo="@3(35[4],59[7])"*/
    defparam mux_516_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C)))" *) LUT4 i1060_2_lut_3_lut (.A(Counter[1]), 
            .B(Counter[0]), .C(Counter[2]), .Z(n3120));   /* synthesis lineinfo="@3(53[17],53[31])"*/
    defparam i1060_2_lut_3_lut.INIT = "0x8080";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ r_Multiple__i6 (.D(r_Multiple_8__N_686[5]), 
            .SP(n4645), .CK(Main_Clock), .SR(GND_net), .Q(r_Multiple[5]));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam r_Multiple__i6.REGSET = "RESET";
    defparam r_Multiple__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ r_Multiple__i5 (.D(r_Multiple_8__N_686[4]), 
            .SP(n4645), .CK(Main_Clock), .SR(GND_net), .Q(r_Multiple[4]));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam r_Multiple__i5.REGSET = "RESET";
    defparam r_Multiple__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ r_Multiple__i4 (.D(r_Multiple_8__N_686[3]), 
            .SP(n4645), .CK(Main_Clock), .SR(GND_net), .Q(r_Multiple[3]));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam r_Multiple__i4.REGSET = "RESET";
    defparam r_Multiple__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ r_Multiple__i3 (.D(r_Multiple_8__N_686[2]), 
            .SP(n4645), .CK(Main_Clock), .SR(GND_net), .Q(r_Multiple[2]));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam r_Multiple__i3.REGSET = "RESET";
    defparam r_Multiple__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ r_Multiple__i2 (.D(r_Multiple_8__N_686[1]), 
            .SP(n4645), .CK(Main_Clock), .SR(GND_net), .Q(r_Multiple[1]));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam r_Multiple__i2.REGSET = "RESET";
    defparam r_Multiple__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ Counter_i1 (.D(n7725), 
            .SP(n2868), .CK(Main_Clock), .SR(Adder_Clear), .Q(Counter[1]));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam Counter_i1.REGSET = "RESET";
    defparam Counter_i1.SRMODE = "ASYNC";
    (* lut_function="(!(A ((C)+!B)+!A !(B ((D)+!C)+!B (D))))" *) LUT4 i3864_3_lut_4_lut (.A(Counter[0]), 
            .B(\Adder_Start[0] ), .C(o_Done_N_699), .D(n15), .Z(Counter_4__N_642[0]));   /* synthesis lineinfo="@3(35[4],59[7])"*/
    defparam i3864_3_lut_4_lut.INIT = "0x5d0c";
    (* lut_function="(A ((C)+!B)+!A !((D)+!C))" *) LUT4 i3909_4_lut_4_lut (.A(\Adder_Ready[0] ), 
            .B(\Adder_Start[0] ), .C(o_Done_N_699), .D(n15), .Z(n3023));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam i3909_4_lut_4_lut.INIT = "0xa2f2";
    (* lut_function="(A ((C)+!B))" *) LUT4 i5971_2_lut_3_lut (.A(n4645), .B(\Adder_Start[0] ), 
            .C(o_Done_N_699), .Z(n6058));
    defparam i5971_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(!(A (B (C)+!B (C+!(D)))+!A (B+(C+!(D)))))" *) LUT4 i5928_3_lut_4_lut (.A(n15), 
            .B(o_Done_N_699), .C(Adder_Clear), .D(\Adder_Start[0] ), .Z(n4645));
    defparam i5928_3_lut_4_lut.INIT = "0x0b08";
    (* lut_function="(A+(B))" *) LUT4 i865_2_lut (.A(\Adder_Start[0] ), .B(o_Done_N_699), 
            .Z(n2868));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam i865_2_lut.INIT = "0xeeee";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ Counter_i2 (.D(n7726), 
            .SP(n2868), .CK(Main_Clock), .SR(Adder_Clear), .Q(Counter[2]));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam Counter_i2.REGSET = "RESET";
    defparam Counter_i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ Counter_i3 (.D(n7723), 
            .SP(n2868), .CK(Main_Clock), .SR(Adder_Clear), .Q(Counter[3]));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam Counter_i3.REGSET = "RESET";
    defparam Counter_i3.SRMODE = "ASYNC";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_516_i7_4_lut (.A(r_Multiple[7]), 
            .B(\Adder_Mult[7] ), .C(Counter_4__N_652), .D(n5996), .Z(r_Multiple_8__N_686[6]));   /* synthesis lineinfo="@3(35[4],59[7])"*/
    defparam mux_516_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_516_i6_4_lut (.A(r_Multiple[6]), 
            .B(\Adder_Mult[6] ), .C(Counter_4__N_652), .D(n5996), .Z(r_Multiple_8__N_686[5]));   /* synthesis lineinfo="@3(35[4],59[7])"*/
    defparam mux_516_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_516_i5_4_lut (.A(r_Multiple[5]), 
            .B(\Adder_Mult[5] ), .C(Counter_4__N_652), .D(n5996), .Z(r_Multiple_8__N_686[4]));   /* synthesis lineinfo="@3(35[4],59[7])"*/
    defparam mux_516_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_516_i4_4_lut (.A(r_Multiple[4]), 
            .B(\Adder_Mult[4] ), .C(Counter_4__N_652), .D(n5996), .Z(r_Multiple_8__N_686[3]));   /* synthesis lineinfo="@3(35[4],59[7])"*/
    defparam mux_516_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_516_i3_4_lut (.A(r_Multiple[3]), 
            .B(\Adder_Mult[3] ), .C(Counter_4__N_652), .D(n5996), .Z(r_Multiple_8__N_686[2]));   /* synthesis lineinfo="@3(35[4],59[7])"*/
    defparam mux_516_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_516_i2_4_lut (.A(r_Multiple[2]), 
            .B(\Adder_Mult[2] ), .C(Counter_4__N_652), .D(n5996), .Z(r_Multiple_8__N_686[1]));   /* synthesis lineinfo="@3(35[4],59[7])"*/
    defparam mux_516_i2_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ r_Multiple__i8 (.D(\Adder_Mult[8] ), 
            .SP(n4645), .CK(Main_Clock), .SR(n6058), .Q(r_Multiple[7]));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam r_Multiple__i8.REGSET = "RESET";
    defparam r_Multiple__i8.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module ADC_SPI_In
//

module ADC_SPI_In (output n4642, output SM_ADC_In, output n4921, input i_ADC_Clock_c, 
            input reset_n_c, output CS_Stable, output \Receive_Byte[0] , 
            input i_ADC_Data_c, output [15:0]\ADC_Data[0] , output \ADC_Data[1][0] , 
            output \ADC_Data[1][1] , output \ADC_Data[1][2] , output \ADC_Data[1][3] , 
            output \ADC_Data[1][4] , output \ADC_Data[1][5] , output \ADC_Data[1][6] , 
            output \ADC_Data[1][7] , output \ADC_Data[1][8] , output \ADC_Data[2][0] , 
            output \ADC_Data[2][1] , output \ADC_Data[2][2] , output \ADC_Data[2][3] , 
            output \ADC_Data[2][4] , output \ADC_Data[2][5] , output \ADC_Data[2][6] , 
            output \ADC_Data[2][7] , output \ADC_Data[2][8] , input i_ADC_CS, 
            output [15:0]\ADC_Data[3] , input n5001, output ADC_Data_Received, 
            output n4, input n5016, output \ADC_Data[4][0] , input Main_Clock, 
            input reset_n_N_191, output \ADC_Data[4][1] , output \ADC_Data[4][2] , 
            output \ADC_Data[4][3] , output \ADC_Data[4][4] , output \ADC_Data[4][5] , 
            output \ADC_Data[4][6] , output \ADC_Data[4][7] );
    
    (* is_clock=1 *) wire Clock_Stable;   /* synthesis lineinfo="@2(30[6],30[18])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@11(54[7],54[24])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire n7, Clock_State, n3537, n12, n4559, n4560, n4577, n4582;
    wire [3:0]n377;
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(21[12],21[24])"*/
    
    wire n12_adj_1050, n4567, n4575, n2857, n12_adj_1051, n4551, 
        n4553, n4556;
    wire [3:0]Receive_Bit;   /* synthesis lineinfo="@2(20[12],20[23])"*/
    
    wire n8, n4481, n4611, n6200, n7911, n4561, n4562, n4579, 
        n12_adj_1052, n4576;
    wire [2:0]Count_Stable;   /* synthesis lineinfo="@2(34[12],34[24])"*/
    
    wire n4928, n10, n7363, n11, n7368, n4583, n4599, i_ADC_CS_c, 
        CS_State, CS_State_N_586, Data_State, CS_Stable_N_596, n5962, 
        n12_adj_1053, n4552, n2, n4601;
    wire [2:0]n17;
    
    wire n3531, n3944;
    wire [3:0]n370;
    
    wire o_Data_Received_N_577, n4926, n4554, n4595, n4573, n4563, 
        n4557, n3984, n4571, n4591, n9, n4590, n4600, n4592, 
        n4555, n4593, n4613, n4610, n4612, n4578, n4568, n6045, 
        n4566, n4558, n4598, n4565, n4602, n4607, n4603, n12_adj_1054, 
        n4570, n4948, n4585, n4597, n4586, n4587, n4596, n8_adj_1055, 
        n4608, n4588, n4618, n4617, n4616, n4615, n1, n4564, 
        n4580, n4572, n4605, n4606, n4581, n7708, VCC_net, GND_net;
    
    (* lut_function="(!((B (C))+!A))" *) LUT4 i2803_3_lut (.A(n4642), .B(n7), 
            .C(SM_ADC_In), .Z(n4921));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i2803_3_lut.INIT = "0x2a2a";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1436_2_lut_3_lut (.A(i_ADC_Clock_c), 
            .B(Clock_State), .C(reset_n_c), .Z(n3537));   /* synthesis lineinfo="@2(48[8],48[34])"*/
    defparam i1436_2_lut_3_lut.INIT = "0x6060";
    (* lut_function="(!(A+(B)))" *) LUT4 i6090_2_lut (.A(n12), .B(n4559), 
            .Z(n4560));
    defparam i6090_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))" *) LUT4 i6087_2_lut (.A(n12), .B(n4577), 
            .Z(n4582));
    defparam i6087_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ SM_ADC_In_c (.D(n2), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(CS_Stable), .Q(SM_ADC_In));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam SM_ADC_In_c.REGSET = "RESET";
    defparam SM_ADC_In_c.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))" *) LUT4 i6081_2_lut (.A(n12_adj_1050), .B(n4567), 
            .Z(n4575));
    defparam i6081_2_lut.INIT = "0x1111";
    (* lut_function="(!(A))" *) LUT4 i859_1_lut (.A(CS_Stable), .Z(n2857));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam i859_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+(B)))" *) LUT4 i6042_2_lut (.A(n12_adj_1051), .B(n4551), 
            .Z(n4553));
    defparam i6042_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))" *) LUT4 i6069_2_lut (.A(n12_adj_1050), .B(n4551), 
            .Z(n4556));
    defparam i6069_2_lut.INIT = "0x1111";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i6075_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8), .C(n12_adj_1050), .D(n4481), .Z(n4611));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6075_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A (B)))" *) LUT4 i5966_2_lut (.A(n6200), .B(reset_n_c), 
            .Z(n7911));
    defparam i5966_2_lut.INIT = "0x7777";
    (* lut_function="(!(A+(B)))" *) LUT4 i6063_2_lut (.A(n12_adj_1050), .B(n4559), 
            .Z(n4561));
    defparam i6063_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))" *) LUT4 i6036_2_lut (.A(n12_adj_1051), .B(n4559), 
            .Z(n4562));
    defparam i6036_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))" *) LUT4 i6033_2_lut (.A(n12_adj_1051), .B(n4577), 
            .Z(n4579));
    defparam i6033_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))" *) LUT4 i6030_2_lut (.A(n12_adj_1052), .B(n4567), 
            .Z(n4576));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6030_2_lut.INIT = "0x1111";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i4068_4_lut (.A(Count_Stable[1]), 
            .B(n4928), .C(Count_Stable[2]), .D(Count_Stable[0]), .Z(n6200));
    defparam i4068_4_lut.INIT = "0xfffd";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut (.A(CS_Stable), .B(SM_ADC_In), 
            .Z(n4481));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i1_2_lut.INIT = "0xbbbb";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i6057_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n10), .D(n4567), .Z(n7363));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6057_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6084_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(n4567), .D(n11), .Z(n7368));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6084_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i5949_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(n4577), .D(n11), .Z(n4583));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i5949_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i1_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(n4481), .D(n11), .Z(n4599));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xfffd";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_CS_I_0_2_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .Z(CS_State_N_586));   /* synthesis lineinfo="@2(54[8],54[28])"*/
    defparam i_SPI_CS_I_0_2_lut.INIT = "0x6666";
    (* lut_function="(A+(B))" *) LUT4 equal_792_i10_2_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .Z(n10));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_792_i10_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))" *) LUT4 equal_764_i11_2_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n11));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_764_i11_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_Data_I_0_2_lut (.A(i_ADC_Data_c), 
            .B(Data_State), .Z(CS_Stable_N_596));   /* synthesis lineinfo="@2(51[8],51[32])"*/
    defparam i_SPI_Data_I_0_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+(B)))" *) LUT4 i5917_2_lut (.A(CS_Stable), .B(SM_ADC_In), 
            .Z(n5962));
    defparam i5917_2_lut.INIT = "0x1111";
    (* lut_function="((B+(C+!(D)))+!A)" *) LUT4 equal_767_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n12_adj_1050));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_767_i12_2_lut_3_lut_4_lut.INIT = "0xfdff";
    (* lut_function="(!(A+(B)))" *) LUT4 i5994_2_lut (.A(n12_adj_1053), .B(n4551), 
            .Z(n4552));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i5994_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i13  (.D(Data_State), 
            .SP(n4554), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [12]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i13 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i13 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i5931_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n4599), .Z(n4601));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i5931_2_lut_3_lut_4_lut.INIT = "0x0040";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i4701_3_lut (.A(Count_Stable[2]), 
            .B(Count_Stable[1]), .C(Count_Stable[0]), .Z(n17[2]));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam i4701_3_lut.INIT = "0x6a6a";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1430_2_lut_3_lut (.A(i_ADC_Data_c), 
            .B(Data_State), .C(reset_n_c), .Z(n3531));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam i1430_2_lut_3_lut.INIT = "0x6060";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1842_2_lut_3_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .C(reset_n_c), .Z(n3944));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam i1842_2_lut_3_lut.INIT = "0x6060";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i993_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .Z(n370[1]));   /* synthesis lineinfo="@2(90[22],90[40])"*/
    defparam i993_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+!(B ((D)+!C)+!B !(C))))" *) LUT4 i5974_4_lut (.A(CS_Stable), 
            .B(n7), .C(SM_ADC_In), .D(o_Data_Received_N_577), .Z(n4926));
    defparam i5974_4_lut.INIT = "0x4505";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i14  (.D(Data_State), 
            .SP(n4595), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [13]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i14 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i14 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i15  (.D(Data_State), 
            .SP(n4563), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [14]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i15 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i15 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i5952_2_lut_3_lut (.A(n10), .B(n11), 
            .C(n4567), .Z(n4573));
    defparam i5952_2_lut_3_lut.INIT = "0x0101";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i16  (.D(Data_State), 
            .SP(n3984), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [15]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i16 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i16 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i5940_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(n4551), .D(n11), .Z(n4557));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i5940_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i17  (.D(Data_State), 
            .SP(n4571), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][0] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i17 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i17 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i18  (.D(Data_State), 
            .SP(n4591), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][1] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i18 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i18 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i19  (.D(Data_State), 
            .SP(n4590), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][2] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i19 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i19 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+((C)+!B))" *) LUT4 i1_2_lut_3_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n9), .Z(n4577));
    defparam i1_2_lut_3_lut.INIT = "0xfbfb";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i20  (.D(Data_State), 
            .SP(n4592), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][3] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i20 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i20 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i5934_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n4599), .Z(n4600));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i5934_2_lut_3_lut_4_lut.INIT = "0x0020";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i21  (.D(Data_State), 
            .SP(n4555), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][4] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i21 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i21 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i22  (.D(Data_State), 
            .SP(n4593), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][5] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i22 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i22 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i23  (.D(Data_State), 
            .SP(n4560), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][6] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i23 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i23 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i24  (.D(Data_State), 
            .SP(n4582), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][7] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i24 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i24 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i25  (.D(Data_State), 
            .SP(n7368), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][8] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i25 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i25 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i33  (.D(Data_State), 
            .SP(n4575), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][0] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i33 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i33 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i34  (.D(Data_State), 
            .SP(n4613), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][1] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i34 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i34 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i35  (.D(Data_State), 
            .SP(n4611), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][2] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i35 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i35 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i36  (.D(Data_State), 
            .SP(n4610), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][3] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i36 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i36 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i37  (.D(Data_State), 
            .SP(n4556), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][4] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i37 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i37 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1022_2_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .Z(n377[1]));   /* synthesis lineinfo="@2(93[24],93[43])"*/
    defparam i1022_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i38  (.D(Data_State), 
            .SP(n4612), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][5] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i38 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i38 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i39  (.D(Data_State), 
            .SP(n4561), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][6] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i39 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i39 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i40  (.D(Data_State), 
            .SP(n4578), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][7] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i40 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i40 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i1  (.D(Data_State), 
            .SP(n4568), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [0]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i1 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i10  (.D(Data_State), 
            .SP(n4598), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [9]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i10 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6078_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n6045), .C(n12_adj_1050), .D(n4481), .Z(n4613));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6078_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i5946_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(n4559), .D(n11), .Z(n4566));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i5946_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6105_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n6045), .C(n12), .D(n4481), .Z(n4591));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6105_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B)))" *) LUT4 i6018_2_lut (.A(n12_adj_1052), .B(n4551), 
            .Z(n4558));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6018_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i41  (.D(Data_State), 
            .SP(n7363), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][8] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i41 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i41 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i9  (.D(Data_State), 
            .SP(n4573), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [8]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i9 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i9 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i5988_2_lut (.A(n12_adj_1053), .B(n4559), 
            .Z(n4565));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i5988_2_lut.INIT = "0x1111";
    IB i_ADC_CS_pad (.I(i_ADC_CS), .O(i_ADC_CS_c));   /* synthesis lineinfo="@11(9[14],9[22])"*/
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i5937_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n4599), .Z(n4602));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i5937_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i6114_2_lut_3_lut (.A(n10), .B(n11), 
            .C(n4559), .Z(n4563));
    defparam i6114_2_lut_3_lut.INIT = "0x0101";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i8  (.D(Data_State), 
            .SP(n4583), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [7]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i8 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i8 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i5997_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8), .C(n12_adj_1053), .D(n4481), .Z(n4607));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i5997_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i7  (.D(Data_State), 
            .SP(n4566), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [6]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i7 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i7 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 equal_761_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n12_adj_1051));
    defparam equal_761_i12_2_lut_3_lut_4_lut.INIT = "0xf7ff";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i6  (.D(Data_State), 
            .SP(n4603), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [5]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i6 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i5  (.D(Data_State), 
            .SP(n4557), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [4]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i5 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i4  (.D(Data_State), 
            .SP(n4602), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [3]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i4 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i3  (.D(Data_State), 
            .SP(n4600), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [2]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i3 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i3 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))" *) LUT4 equal_785_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_785_i9_2_lut_3_lut.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i2  (.D(Data_State), 
            .SP(n4601), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [1]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i2 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i49  (.D(Data_State), 
            .SP(n4570), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [0]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i49 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i49 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 i4692_1_lut (.A(Count_Stable[0]), .Z(n17[0]));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam i4692_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B+(C))+!A (B+(C (D)))))" *) LUT4 i6111_4_lut (.A(n9), 
            .B(CS_Stable), .C(SM_ADC_In), .D(n12_adj_1054), .Z(n3984));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6111_4_lut.INIT = "0x0313";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i50  (.D(Data_State), 
            .SP(n4585), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [1]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i50 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i50 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i2829_2_lut (.A(reset_n_c), .B(n4928), 
            .Z(n4948));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam i2829_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i51  (.D(Data_State), 
            .SP(n4586), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [2]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i51 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i51 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i5955_2_lut_3_lut_4_lut (.A(n4481), 
            .B(n12_adj_1054), .C(n6045), .D(Receive_Bit[0]), .Z(n4598));
    defparam i5955_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i5961_2_lut_3_lut_4_lut (.A(n4481), 
            .B(n12_adj_1054), .C(n8), .D(Receive_Bit[0]), .Z(n4597));
    defparam i5961_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i52  (.D(Data_State), 
            .SP(n4587), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [3]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i52 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i52 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i53  (.D(Data_State), 
            .SP(n4553), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [4]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i53 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i53 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i5980_2_lut_3_lut_4_lut (.A(n4481), 
            .B(n12_adj_1054), .C(n8), .D(Receive_Bit[0]), .Z(n4596));
    defparam i5980_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i6102_2_lut_3_lut_4_lut (.A(n4481), 
            .B(n12), .C(n8), .D(Receive_Bit[0]), .Z(n4590));
    defparam i6102_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i5991_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8_adj_1055), .C(n12_adj_1053), .D(n4481), .Z(n4608));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i5991_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6117_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8_adj_1055), .C(n12_adj_1054), .D(n4481), .Z(n4595));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6117_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i54  (.D(Data_State), 
            .SP(n4588), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [5]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i54 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i54 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6093_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8_adj_1055), .C(n12), .D(n4481), .Z(n4593));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6093_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B)))" *) LUT4 i6108_2_lut (.A(n12), .B(n4567), 
            .Z(n4571));
    defparam i6108_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i55  (.D(Data_State), 
            .SP(n4562), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [6]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i55 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i55 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i56  (.D(Data_State), 
            .SP(n4579), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [7]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i56 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i56 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i57  (.D(Data_State), 
            .SP(n4576), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [8]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i57 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i57 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 equal_794_i12_2_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12_adj_1054));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_794_i12_2_lut_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i58  (.D(Data_State), 
            .SP(n4618), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [9]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i58 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i58 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6066_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8_adj_1055), .C(n12_adj_1050), .D(n4481), .Z(n4612));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6066_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i59  (.D(Data_State), 
            .SP(n4617), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [10]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i59 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i59 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_470 (.A(n4481), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .D(Receive_Bit[1]), 
            .Z(n4559));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_470.INIT = "0xfffb";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i60  (.D(Data_State), 
            .SP(n4616), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [11]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i60 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i60 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ o_Data_Received (.D(n5001), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(ADC_Data_Received));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam o_Data_Received.REGSET = "RESET";
    defparam o_Data_Received.SRMODE = "CE_OVER_LSR";
    (* lut_function="(((C)+!B)+!A)" *) LUT4 i5922_2_lut_3_lut (.A(SM_ADC_In), 
            .B(o_Data_Received_N_577), .C(n7), .Z(n2));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i5922_2_lut_3_lut.INIT = "0xf7f7";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6015_2_lut_3_lut_4_lut (.A(n4481), 
            .B(n12_adj_1052), .C(n8_adj_1055), .D(Receive_Bit[0]), .Z(n4615));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6015_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i6027_2_lut_3_lut_4_lut (.A(n4481), 
            .B(n12_adj_1052), .C(n6045), .D(Receive_Bit[0]), .Z(n4618));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6027_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i6024_2_lut_3_lut_4_lut (.A(n4481), 
            .B(n12_adj_1052), .C(n8), .D(Receive_Bit[0]), .Z(n4617));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6024_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6021_2_lut_3_lut_4_lut (.A(n4481), 
            .B(n12_adj_1052), .C(n8), .D(Receive_Bit[0]), .Z(n4616));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6021_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Receive_Bit_i0_i0 (.D(n1), 
            .SP(n2857), .CK(Clock_Stable), .SR(n5962), .Q(Receive_Bit[0]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Bit_i0_i0.REGSET = "SET";
    defparam Receive_Bit_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_471 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(\Receive_Byte[0] ), .D(Receive_Bit[3]), 
            .Z(n12_adj_1053));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_471.INIT = "0xfbff";
    (* lut_function="(A (B))" *) LUT4 i3929_2_lut (.A(Receive_Bit[1]), .B(Receive_Bit[2]), 
            .Z(n6045));
    defparam i3929_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i5958_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(n4567), .D(n11), .Z(n4568));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i5958_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i2_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(\Receive_Byte[0] ), .D(Receive_Byte[3]), 
            .Z(n7));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i2_3_lut_4_lut.INIT = "0xfffb";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_adj_472 (.A(o_Data_Received_N_577), 
            .B(n7), .Z(n4));
    defparam i1_2_lut_adj_472.INIT = "0xdddd";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[3]), .D(Receive_Bit[2]), 
            .Z(o_Data_Received_N_577));   /* synthesis lineinfo="@2(90[22],90[40])"*/
    defparam i3_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1000_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .Z(n370[2]));   /* synthesis lineinfo="@2(90[22],90[40])"*/
    defparam i1000_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1007_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .D(Receive_Bit[3]), 
            .Z(n370[3]));   /* synthesis lineinfo="@2(90[22],90[40])"*/
    defparam i1007_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1036_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[3]), 
            .Z(n377[3]));   /* synthesis lineinfo="@2(93[24],93[43])"*/
    defparam i1036_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1029_2_lut_3_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .Z(n377[2]));   /* synthesis lineinfo="@2(93[24],93[43])"*/
    defparam i1029_2_lut_3_lut.INIT = "0x7878";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Receive_Byte_i0_i0 (.D(n5016), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\Receive_Byte[0] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Byte_i0_i0.REGSET = "RESET";
    defparam Receive_Byte_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i6120_2_lut (.A(n12_adj_1054), .B(n4551), 
            .Z(n4554));
    defparam i6120_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i61  (.D(Data_State), 
            .SP(n4558), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [12]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i61 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i61 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6072_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8), .C(n12_adj_1050), .D(n4481), .Z(n4610));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6072_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6039_2_lut_3_lut_4_lut (.A(n4481), 
            .B(n12_adj_1051), .C(n8_adj_1055), .D(Receive_Bit[0]), .Z(n4588));
    defparam i6039_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i62  (.D(Data_State), 
            .SP(n4615), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [13]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i62 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i62 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i6051_2_lut_3_lut_4_lut (.A(n4481), 
            .B(n12_adj_1051), .C(n6045), .D(Receive_Bit[0]), .Z(n4585));
    defparam i6051_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i6048_2_lut_3_lut_4_lut (.A(n4481), 
            .B(n12_adj_1051), .C(n8), .D(Receive_Bit[0]), .Z(n4586));
    defparam i6048_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6045_2_lut_3_lut_4_lut (.A(n4481), 
            .B(n12_adj_1051), .C(n8), .D(Receive_Bit[0]), .Z(n4587));
    defparam i6045_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i63  (.D(Data_State), 
            .SP(n4564), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [14]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i63 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i63 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i64  (.D(Data_State), 
            .SP(n4580), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [15]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i64 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i64 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i65  (.D(Data_State), 
            .SP(n4572), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][0] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i65 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i65 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i6012_2_lut (.A(n12_adj_1052), .B(n4559), 
            .Z(n4564));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6012_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))" *) LUT4 i6054_2_lut (.A(n12_adj_1051), .B(n4567), 
            .Z(n4570));
    defparam i6054_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ CS_Stable_c (.D(i_ADC_CS_c), 
            .SP(n7911), .CK(Main_Clock), .SR(reset_n_N_191), .Q(CS_Stable));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam CS_Stable_c.REGSET = "SET";
    defparam CS_Stable_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 equal_791_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n12_adj_1052));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_791_i12_2_lut_3_lut_4_lut.INIT = "0xfbff";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i66  (.D(Data_State), 
            .SP(n4605), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][1] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i66 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i66 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i67  (.D(Data_State), 
            .SP(n4606), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][2] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i67 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i67 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i68  (.D(Data_State), 
            .SP(n4607), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][3] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i68 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i68 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i69  (.D(Data_State), 
            .SP(n4552), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][4] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i69 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i69 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i70  (.D(Data_State), 
            .SP(n4608), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][5] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i70 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i70 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i71  (.D(Data_State), 
            .SP(n4565), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][6] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i71 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i71 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((B)+!A)" *) LUT4 equal_778_i8_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .Z(n8_adj_1055));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_778_i8_2_lut.INIT = "0xdddd";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i72  (.D(Data_State), 
            .SP(n4581), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][7] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i72 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i72 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_835__i0 (.D(n17[0]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n4948), .Q(Count_Stable[0]));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam Count_Stable_835__i0.REGSET = "RESET";
    defparam Count_Stable_835__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i11  (.D(Data_State), 
            .SP(n4597), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [10]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i11 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ CS_State_c (.D(i_ADC_CS_c), 
            .SP(n3944), .CK(Main_Clock), .SR(GND_net), .Q(CS_State));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam CS_State_c.REGSET = "RESET";
    defparam CS_State_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B (C (D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_473 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(Receive_Bit[0]), .D(n6045), .Z(n4567));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_473.INIT = "0xbfff";
    (* lut_function="(!(A))" *) LUT4 i4067_1_lut (.A(Receive_Bit[0]), .Z(n1));
    defparam i4067_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6099_2_lut_3_lut_4_lut (.A(n4481), 
            .B(n12), .C(n8), .D(Receive_Bit[0]), .Z(n4592));
    defparam i6099_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B)))" *) LUT4 i6009_2_lut (.A(n12_adj_1052), .B(n4577), 
            .Z(n4580));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6009_2_lut.INIT = "0x1111";
    (* lut_function="(A+(((D)+!C)+!B))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_474 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(Receive_Bit[0]), .D(n8_adj_1055), .Z(n4551));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_474.INIT = "0xffbf";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5943_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n4599), .Z(n4603));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i5943_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(((C+(D))+!B)+!A)" *) LUT4 equal_763_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12));
    defparam equal_763_i12_2_lut_3_lut_4_lut.INIT = "0xfff7";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i6060_2_lut_3_lut_4_lut (.A(n12_adj_1050), 
            .B(CS_Stable), .C(SM_ADC_In), .D(n9), .Z(n4578));
    defparam i6060_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i5985_2_lut_3_lut_4_lut (.A(n12_adj_1053), 
            .B(CS_Stable), .C(SM_ADC_In), .D(n9), .Z(n4581));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i5985_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Data_State_c (.D(i_ADC_Data_c), 
            .SP(n3531), .CK(Main_Clock), .SR(GND_net), .Q(Data_State));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam Data_State_c.REGSET = "RESET";
    defparam Data_State_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Clock_Stable_c (.D(i_ADC_Clock_c), 
            .SP(n7708), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Stable));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam Clock_Stable_c.REGSET = "RESET";
    defparam Clock_Stable_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Clock_State_c (.D(i_ADC_Clock_c), 
            .SP(n3537), .CK(Main_Clock), .SR(GND_net), .Q(Clock_State));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam Clock_State_c.REGSET = "RESET";
    defparam Clock_State_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A ((C+(D))+!B)+!A (B+(C+(D))))" *) LUT4 i2_3_lut_4_lut_adj_475 (.A(i_ADC_Clock_c), 
            .B(Clock_State), .C(CS_Stable_N_596), .D(CS_State_N_586), 
            .Z(n4928));   /* synthesis lineinfo="@2(48[8],48[34])"*/
    defparam i2_3_lut_4_lut_adj_475.INIT = "0xfff6";
    (* lut_function="(!(A (B)+!A (B+(C))))" *) LUT4 i1_3_lut (.A(o_Data_Received_N_577), 
            .B(CS_Stable), .C(SM_ADC_In), .Z(n4642));
    defparam i1_3_lut.INIT = "0x2323";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i6000_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8), .C(n12_adj_1053), .D(n4481), .Z(n4606));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6000_2_lut_3_lut_4_lut.INIT = "0x0002";
    FD1P3XZ Count_Stable_835__i1 (.D(n17[1]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n4948), .Q(Count_Stable[1]));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam Count_Stable_835__i1.REGSET = "RESET";
    defparam Count_Stable_835__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_835__i2 (.D(n17[2]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n4948), .Q(Count_Stable[2]));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam Count_Stable_835__i2.REGSET = "RESET";
    defparam Count_Stable_835__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i6006_2_lut (.A(n12_adj_1053), .B(n4567), 
            .Z(n4572));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6006_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i12  (.D(Data_State), 
            .SP(n4596), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [11]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i12 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Receive_Bit_i0_i1 (.D(n370[1]), 
            .SP(n2857), .CK(Clock_Stable), .SR(n4926), .Q(Receive_Bit[1]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Bit_i0_i1.REGSET = "RESET";
    defparam Receive_Bit_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Receive_Bit_i0_i2 (.D(n370[2]), 
            .SP(n2857), .CK(Clock_Stable), .SR(n4926), .Q(Receive_Bit[2]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Bit_i0_i2.REGSET = "RESET";
    defparam Receive_Bit_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Receive_Bit_i0_i3 (.D(n370[3]), 
            .SP(n2857), .CK(Clock_Stable), .SR(n4926), .Q(Receive_Bit[3]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Bit_i0_i3.REGSET = "RESET";
    defparam Receive_Bit_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Receive_Byte_i0_i1 (.D(n377[1]), 
            .SP(n4642), .CK(Clock_Stable), .SR(n4921), .Q(Receive_Byte[1]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Byte_i0_i1.REGSET = "RESET";
    defparam Receive_Byte_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Receive_Byte_i0_i2 (.D(n377[2]), 
            .SP(n4642), .CK(Clock_Stable), .SR(n4921), .Q(Receive_Byte[2]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Byte_i0_i2.REGSET = "RESET";
    defparam Receive_Byte_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B))" *) LUT4 equal_764_i8_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .Z(n8));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_764_i8_2_lut.INIT = "0xbbbb";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_476 (.A(reset_n_c), 
            .B(n6200), .Z(n7708));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam i1_2_lut_adj_476.INIT = "0x2222";
    (* lut_function="(!(A+(B)))" *) LUT4 i6096_2_lut (.A(n12), .B(n4551), 
            .Z(n4555));
    defparam i6096_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6003_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n6045), .C(n12_adj_1053), .D(n4481), .Z(n4605));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6003_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i4694_2_lut (.A(Count_Stable[1]), 
            .B(Count_Stable[0]), .Z(n17[1]));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam i4694_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Receive_Byte_i0_i3 (.D(n377[3]), 
            .SP(n4642), .CK(Clock_Stable), .SR(n4921), .Q(Receive_Byte[3]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Byte_i0_i3.REGSET = "RESET";
    defparam Receive_Byte_i0_i3.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module \Scale_Mult(DIV_BIT=9) 
//

module \Scale_Mult(DIV_BIT=9)  (input n2875, input Main_Clock, output n1505, 
            input Reset_Mult_Scaler, output \Adder_Mult[8] , output \Adder_Mult[7] , 
            output \Adder_Mult[6] , output \Adder_Mult[5] , output \Adder_Mult[4] , 
            output \Adder_Mult[3] , output \Adder_Mult[2] , output \Adder_Mult[1] , 
            output \Adder_Mult[0] , input [7:0]Comb_Interval, input Start_Mult_Scaler, 
            input [8:0]Scale_Initial, output o_Comb_Muted_N_739, output n2879, 
            output n3559, input GND_net, input [8:0]Harmonic_Scale, output Comb_Muted, 
            input n5023, output Mult_Ready, input VCC_net);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [7:0]n47;
    wire [7:0]Comb_Counter;   /* synthesis lineinfo="@9(19[12],19[24])"*/
    
    wire n2914, n15, n1836, n4469;
    wire [8:0]o_Mult_8__N_700;
    
    wire n4650, n14, n10;
    wire [3:0]n1502;
    wire [9:0]n57;
    
    wire cout, n1521, n1522, n15_adj_1046;
    wire [8:0]Adder_Mult;   /* synthesis lineinfo="@11(77[23],77[33])"*/
    
    wire n9, n11, n10_adj_1047, n12, n6938, n9043, n6936, n9040, 
        n7696, n6934, n9037, n6932, n9034;
    wire [8:0]n1;
    
    wire n7744, n8974, n6964, n8989, n6962, n8986, n6960, n8983, 
        n6958, n8980, n8977, VCC_net_c, GND_net_c;
    
    FD1P3XZ SM_Scale_Mult_FSM_i1 (.D(n4469), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(Reset_Mult_Scaler), .Q(n1505));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam SM_Scale_Mult_FSM_i1.REGSET = "RESET";
    defparam SM_Scale_Mult_FSM_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(n15), .B(n1836), .Z(n4469));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam i1_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=99, LSE_RLINE=109 *) FD1P3XZ o_Mult_i8 (.D(o_Mult_8__N_700[8]), 
            .SP(n4650), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[8] ));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i8.REGSET = "RESET";
    defparam o_Mult_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=99, LSE_RLINE=109 *) FD1P3XZ o_Mult_i7 (.D(o_Mult_8__N_700[7]), 
            .SP(n4650), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[7] ));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i7.REGSET = "RESET";
    defparam o_Mult_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(Comb_Interval[0]), 
            .B(n14), .C(n10), .D(Comb_Interval[6]), .Z(n15));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(Comb_Interval[3]), 
            .B(Comb_Interval[1]), .C(Comb_Interval[5]), .D(Comb_Interval[7]), 
            .Z(n14));
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i2_2_lut (.A(Comb_Interval[2]), .B(Comb_Interval[4]), 
            .Z(n10));
    defparam i2_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B))" *) LUT4 i419_2_lut (.A(Start_Mult_Scaler), .B(n1502[0]), 
            .Z(n1836));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam i419_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i9_4_lut (.A(n57[9]), 
            .B(Scale_Initial[8]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_700[8]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i9_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=99, LSE_RLINE=109 *) FD1P3XZ o_Mult_i6 (.D(o_Mult_8__N_700[6]), 
            .SP(n4650), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[6] ));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i6.REGSET = "RESET";
    defparam o_Mult_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=99, LSE_RLINE=109 *) FD1P3XZ o_Mult_i5 (.D(o_Mult_8__N_700[5]), 
            .SP(n4650), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[5] ));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i5.REGSET = "RESET";
    defparam o_Mult_i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ SM_Scale_Mult_FSM_i2 (.D(n1521), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(Reset_Mult_Scaler), .Q(n1502[2]));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam SM_Scale_Mult_FSM_i2.REGSET = "RESET";
    defparam SM_Scale_Mult_FSM_i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ SM_Scale_Mult_FSM_i3 (.D(n1522), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(Reset_Mult_Scaler), .Q(o_Comb_Muted_N_739));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam SM_Scale_Mult_FSM_i3.REGSET = "RESET";
    defparam SM_Scale_Mult_FSM_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=99, LSE_RLINE=109 *) FD1P3XZ o_Mult_i4 (.D(o_Mult_8__N_700[4]), 
            .SP(n4650), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[4] ));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i4.REGSET = "RESET";
    defparam o_Mult_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=99, LSE_RLINE=109 *) FD1P3XZ o_Mult_i3 (.D(o_Mult_8__N_700[3]), 
            .SP(n4650), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[3] ));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i3.REGSET = "RESET";
    defparam o_Mult_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=99, LSE_RLINE=109 *) FD1P3XZ o_Mult_i2 (.D(o_Mult_8__N_700[2]), 
            .SP(n4650), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[2] ));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i2.REGSET = "RESET";
    defparam o_Mult_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=99, LSE_RLINE=109 *) FD1P3XZ o_Mult_i1 (.D(o_Mult_8__N_700[1]), 
            .SP(n4650), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] ));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i1.REGSET = "RESET";
    defparam o_Mult_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=99, LSE_RLINE=109 *) FD1P3XZ o_Mult_i0 (.D(o_Mult_8__N_700[0]), 
            .SP(n4650), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[0]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i0.REGSET = "RESET";
    defparam o_Mult_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i8_4_lut (.A(n57[8]), 
            .B(Scale_Initial[7]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_700[7]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i7_4_lut (.A(n57[7]), 
            .B(Scale_Initial[6]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_700[6]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i6_4_lut (.A(n57[6]), 
            .B(Scale_Initial[5]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_700[5]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))" *) LUT4 reduce_or_280_i1_4_lut (.A(n15_adj_1046), 
            .B(n15), .C(n1505), .D(n1836), .Z(n1521));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam reduce_or_280_i1_4_lut.INIT = "0xb3a0";
    FD1P3XZ SM_Scale_Mult_FSM_i0 (.D(n7696), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(Reset_Mult_Scaler), .Q(n1502[0]));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam SM_Scale_Mult_FSM_i0.REGSET = "SET";
    defparam SM_Scale_Mult_FSM_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut_adj_468 (.A(n9), .B(n11), 
            .C(n10_adj_1047), .D(n12), .Z(n15_adj_1046));   /* synthesis lineinfo="@9(59[11],59[42])"*/
    defparam i7_4_lut_adj_468.INIT = "0xfffe";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i1_4_lut (.A(Comb_Counter[0]), 
            .B(Comb_Counter[6]), .C(Comb_Interval[0]), .D(Comb_Interval[6]), 
            .Z(n9));   /* synthesis lineinfo="@9(59[11],59[42])"*/
    defparam i1_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i3_4_lut (.A(Comb_Counter[3]), 
            .B(Comb_Counter[5]), .C(Comb_Interval[3]), .D(Comb_Interval[5]), 
            .Z(n11));   /* synthesis lineinfo="@9(59[11],59[42])"*/
    defparam i3_4_lut.INIT = "0x7bde";
    (* lut_function="(A+!(B))" *) LUT4 i873_2_lut (.A(Reset_Mult_Scaler), 
            .B(n1505), .Z(n2879));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam i873_2_lut.INIT = "0xbbbb";
    (* lut_function="(!((B)+!A))" *) LUT4 i1458_2_lut (.A(n1502[0]), .B(Reset_Mult_Scaler), 
            .Z(n3559));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam i1458_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i2_4_lut (.A(Comb_Counter[2]), 
            .B(Comb_Counter[4]), .C(Comb_Interval[2]), .D(Comb_Interval[4]), 
            .Z(n10_adj_1047));   /* synthesis lineinfo="@9(59[11],59[42])"*/
    defparam i2_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i4_4_lut (.A(Comb_Counter[1]), 
            .B(Comb_Counter[7]), .C(Comb_Interval[1]), .D(Comb_Interval[7]), 
            .Z(n12));   /* synthesis lineinfo="@9(59[11],59[42])"*/
    defparam i4_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A+!(B)))" *) LUT4 i282_2_lut (.A(n15_adj_1046), .B(n1505), 
            .Z(n1522));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam i282_2_lut.INIT = "0x4444";
    FA2 add_12_add_5_9 (.A0(GND_net), .B0(Comb_Counter[7]), .C0(GND_net), 
        .D0(n6938), .CI0(n6938), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n9043), .CI1(n9043), .CO0(n9043), .S0(n47[7]));   /* synthesis lineinfo="@9(58[23],58[42])"*/
    defparam add_12_add_5_9.INIT0 = "0xc33c";
    defparam add_12_add_5_9.INIT1 = "0xc33c";
    FA2 add_12_add_5_7 (.A0(GND_net), .B0(Comb_Counter[5]), .C0(GND_net), 
        .D0(n6936), .CI0(n6936), .A1(GND_net), .B1(Comb_Counter[6]), 
        .C1(GND_net), .D1(n9040), .CI1(n9040), .CO0(n9040), .CO1(n6938), 
        .S0(n47[5]), .S1(n47[6]));   /* synthesis lineinfo="@9(58[23],58[42])"*/
    defparam add_12_add_5_7.INIT0 = "0xc33c";
    defparam add_12_add_5_7.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=99, LSE_RLINE=109 *) FD1P3XZ Comb_Counter__i7 (.D(n47[7]), 
            .SP(n2875), .CK(Main_Clock), .SR(n2914), .Q(Comb_Counter[7]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam Comb_Counter__i7.REGSET = "RESET";
    defparam Comb_Counter__i7.SRMODE = "CE_OVER_LSR";
    FA2 add_12_add_5_5 (.A0(GND_net), .B0(Comb_Counter[3]), .C0(GND_net), 
        .D0(n6934), .CI0(n6934), .A1(GND_net), .B1(Comb_Counter[4]), 
        .C1(GND_net), .D1(n9037), .CI1(n9037), .CO0(n9037), .CO1(n6936), 
        .S0(n47[3]), .S1(n47[4]));   /* synthesis lineinfo="@9(58[23],58[42])"*/
    defparam add_12_add_5_5.INIT0 = "0xc33c";
    defparam add_12_add_5_5.INIT1 = "0xc33c";
    FA2 add_12_add_5_3 (.A0(GND_net), .B0(Comb_Counter[1]), .C0(GND_net), 
        .D0(n6932), .CI0(n6932), .A1(GND_net), .B1(Comb_Counter[2]), 
        .C1(GND_net), .D1(n9034), .CI1(n9034), .CO0(n9034), .CO1(n6934), 
        .S0(n47[1]), .S1(n47[2]));   /* synthesis lineinfo="@9(58[23],58[42])"*/
    defparam add_12_add_5_3.INIT0 = "0xc33c";
    defparam add_12_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i5_4_lut (.A(n57[5]), 
            .B(Scale_Initial[4]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_700[4]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i4_4_lut (.A(n57[4]), 
            .B(Scale_Initial[3]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_700[3]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i9_1_lut (.A(Harmonic_Scale[8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i7_1_lut (.A(Harmonic_Scale[6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i7_1_lut.INIT = "0x5555";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=99, LSE_RLINE=109 *) FD1P3XZ o_Comb_Muted (.D(o_Comb_Muted_N_739), 
            .SP(n7744), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Muted));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Comb_Muted.REGSET = "RESET";
    defparam o_Comb_Muted.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i8_1_lut (.A(Harmonic_Scale[7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i8_1_lut.INIT = "0x5555";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=99, LSE_RLINE=109 *) FD1P3XZ o_Mult_Ready (.D(n5023), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Mult_Ready));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_Ready.REGSET = "RESET";
    defparam o_Mult_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i5_1_lut (.A(Harmonic_Scale[4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i6_1_lut (.A(Harmonic_Scale[5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i6_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=99, LSE_RLINE=109 *) FD1P3XZ Comb_Counter__i6 (.D(n47[6]), 
            .SP(n2875), .CK(Main_Clock), .SR(n2914), .Q(Comb_Counter[6]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam Comb_Counter__i6.REGSET = "RESET";
    defparam Comb_Counter__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=99, LSE_RLINE=109 *) FD1P3XZ Comb_Counter__i5 (.D(n47[5]), 
            .SP(n2875), .CK(Main_Clock), .SR(n2914), .Q(Comb_Counter[5]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam Comb_Counter__i5.REGSET = "RESET";
    defparam Comb_Counter__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=99, LSE_RLINE=109 *) FD1P3XZ Comb_Counter__i4 (.D(n47[4]), 
            .SP(n2875), .CK(Main_Clock), .SR(n2914), .Q(Comb_Counter[4]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam Comb_Counter__i4.REGSET = "RESET";
    defparam Comb_Counter__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=99, LSE_RLINE=109 *) FD1P3XZ Comb_Counter__i3 (.D(n47[3]), 
            .SP(n2875), .CK(Main_Clock), .SR(n2914), .Q(Comb_Counter[3]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam Comb_Counter__i3.REGSET = "RESET";
    defparam Comb_Counter__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=99, LSE_RLINE=109 *) FD1P3XZ Comb_Counter__i2 (.D(n47[2]), 
            .SP(n2875), .CK(Main_Clock), .SR(n2914), .Q(Comb_Counter[2]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam Comb_Counter__i2.REGSET = "RESET";
    defparam Comb_Counter__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=99, LSE_RLINE=109 *) FD1P3XZ Comb_Counter__i1 (.D(n47[1]), 
            .SP(n2875), .CK(Main_Clock), .SR(n2914), .Q(Comb_Counter[1]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam Comb_Counter__i1.REGSET = "RESET";
    defparam Comb_Counter__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i3_4_lut (.A(n57[3]), 
            .B(Scale_Initial[2]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_700[2]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i2_4_lut (.A(n57[2]), 
            .B(Scale_Initial[1]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_700[1]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i2_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i3_1_lut (.A(Harmonic_Scale[2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i4_1_lut (.A(Harmonic_Scale[3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i1_1_lut (.A(Harmonic_Scale[0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i2_1_lut (.A(Harmonic_Scale[1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i2_1_lut.INIT = "0x5555";
    FA2 add_12_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Comb_Counter[0]), .C1(VCC_net), .D1(n8974), .CI1(n8974), 
        .CO0(n8974), .CO1(n6932), .S1(n47[0]));   /* synthesis lineinfo="@9(58[23],58[42])"*/
    defparam add_12_add_5_1.INIT0 = "0xc33c";
    defparam add_12_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A+(B (C)))" *) LUT4 i1_2_lut_3_lut (.A(Reset_Mult_Scaler), 
            .B(Start_Mult_Scaler), .C(n1502[0]), .Z(n4650));
    defparam i1_2_lut_3_lut.INIT = "0xeaea";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i1_4_lut (.A(n57[1]), 
            .B(Scale_Initial[0]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_700[0]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(A+(B+(C (D))))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(o_Comb_Muted_N_739), 
            .B(Reset_Mult_Scaler), .C(Start_Mult_Scaler), .D(n1502[0]), 
            .Z(n7744));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xfeee";
    (* lut_function="(A+(B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_469 (.A(o_Comb_Muted_N_739), 
            .B(n1502[0]), .C(n1502[2]), .D(Start_Mult_Scaler), .Z(n7696));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam i1_4_lut_adj_469.INIT = "0xfafe";
    (* lut_function="(A+(B))" *) LUT4 i400_2_lut (.A(o_Comb_Muted_N_739), 
            .B(Reset_Mult_Scaler), .Z(n2914));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam i400_2_lut.INIT = "0xeeee";
    FA2 add_1386_10 (.A0(GND_net), .B0(\Adder_Mult[8] ), .C0(n1[8]), .D0(n6964), 
        .CI0(n6964), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n8989), 
        .CI1(n8989), .CO0(n8989), .S0(n57[9]), .S1(cout));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam add_1386_10.INIT0 = "0xc33c";
    defparam add_1386_10.INIT1 = "0xc33c";
    FA2 add_1386_8 (.A0(GND_net), .B0(\Adder_Mult[6] ), .C0(n1[6]), .D0(n6962), 
        .CI0(n6962), .A1(GND_net), .B1(\Adder_Mult[7] ), .C1(n1[7]), 
        .D1(n8986), .CI1(n8986), .CO0(n8986), .CO1(n6964), .S0(n57[7]), 
        .S1(n57[8]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam add_1386_8.INIT0 = "0xc33c";
    defparam add_1386_8.INIT1 = "0xc33c";
    FA2 add_1386_6 (.A0(GND_net), .B0(\Adder_Mult[4] ), .C0(n1[4]), .D0(n6960), 
        .CI0(n6960), .A1(GND_net), .B1(\Adder_Mult[5] ), .C1(n1[5]), 
        .D1(n8983), .CI1(n8983), .CO0(n8983), .CO1(n6962), .S0(n57[5]), 
        .S1(n57[6]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam add_1386_6.INIT0 = "0xc33c";
    defparam add_1386_6.INIT1 = "0xc33c";
    FA2 add_1386_4 (.A0(GND_net), .B0(\Adder_Mult[2] ), .C0(n1[2]), .D0(n6958), 
        .CI0(n6958), .A1(GND_net), .B1(\Adder_Mult[3] ), .C1(n1[3]), 
        .D1(n8980), .CI1(n8980), .CO0(n8980), .CO1(n6960), .S0(n57[3]), 
        .S1(n57[4]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam add_1386_4.INIT0 = "0xc33c";
    defparam add_1386_4.INIT1 = "0xc33c";
    FA2 add_1386_2 (.A0(GND_net), .B0(Adder_Mult[0]), .C0(n1[0]), .D0(VCC_net), 
        .A1(GND_net), .B1(\Adder_Mult[1] ), .C1(n1[1]), .D1(n8977), 
        .CI1(n8977), .CO0(n8977), .CO1(n6958), .S0(n57[1]), .S1(n57[2]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam add_1386_2.INIT0 = "0xc33c";
    defparam add_1386_2.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=99, LSE_RLINE=109 *) FD1P3XZ Comb_Counter__i0 (.D(n47[0]), 
            .SP(n2875), .CK(Main_Clock), .SR(n2914), .Q(Comb_Counter[0]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam Comb_Counter__i0.REGSET = "RESET";
    defparam Comb_Counter__i0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module \Adder(DIVISOR_BITS=9) 
//

module \Adder(DIVISOR_BITS=9)  (input Main_Clock, input Adder_Clear, output \Adder_Ready[1] , 
            input \Adder_Mult[1] , input \Adder_Mult[7] , input \Adder_Mult[6] , 
            input \Adder_Start[1] , input \Adder_Mult[5] , input \Adder_Mult[4] , 
            input \Adder_Mult[3] , input \Adder_Mult[8] , input \Adder_Mult[2] );
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire n7718, n4896;
    wire [4:0]Counter;   /* synthesis lineinfo="@3(20[12],20[19])"*/
    
    wire n3038;
    wire [8:0]r_Multiple_8__N_686;
    
    wire n4652;
    wire [8:0]r_Multiple;   /* synthesis lineinfo="@3(18[27],18[37])"*/
    wire [4:0]Counter_4__N_642;
    
    wire n7721, Counter_4__N_652, n6038, n7717, n3156, n7720, n15, 
        n18, n5956, n6, o_Done_N_699, n14, n10, VCC_net, GND_net;
    
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ o_Done (.D(n3038), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Ready[1] ));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam o_Done.REGSET = "SET";
    defparam o_Done.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ r_Multiple__i1 (.D(r_Multiple_8__N_686[0]), 
            .SP(n4652), .CK(Main_Clock), .SR(GND_net), .Q(r_Multiple[0]));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam r_Multiple__i1.REGSET = "RESET";
    defparam r_Multiple__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ Counter_i0 (.D(Counter_4__N_642[0]), 
            .SP(n4896), .CK(Main_Clock), .SR(Adder_Clear), .Q(Counter[0]));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam Counter_i0.REGSET = "RESET";
    defparam Counter_i0.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ Counter_i2 (.D(n7721), 
            .SP(n4896), .CK(Main_Clock), .SR(Adder_Clear), .Q(Counter[2]));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam Counter_i2.REGSET = "RESET";
    defparam Counter_i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ Counter_i3 (.D(n7720), 
            .SP(n4896), .CK(Main_Clock), .SR(Adder_Clear), .Q(Counter[3]));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam Counter_i3.REGSET = "RESET";
    defparam Counter_i3.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))" *) LUT4 i5963_2_lut (.A(n4652), .B(Counter_4__N_652), 
            .Z(n6038));
    defparam i5963_2_lut.INIT = "0x2222";
    (* lut_function="(!(A ((C (D))+!B)+!A !(B (C (D)))))" *) LUT4 i1_4_lut (.A(Counter[4]), 
            .B(n7717), .C(n3156), .D(Counter[3]), .Z(Counter_4__N_642[4]));   /* synthesis lineinfo="@3(45[9],45[24])"*/
    defparam i1_4_lut.INIT = "0x4888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ Counter_i4 (.D(Counter_4__N_642[4]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(Counter[4]));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam Counter_i4.REGSET = "RESET";
    defparam Counter_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ r_Multiple__i7 (.D(r_Multiple_8__N_686[6]), 
            .SP(n4652), .CK(Main_Clock), .SR(GND_net), .Q(r_Multiple[6]));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam r_Multiple__i7.REGSET = "RESET";
    defparam r_Multiple__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ r_Multiple__i6 (.D(r_Multiple_8__N_686[5]), 
            .SP(n4652), .CK(Main_Clock), .SR(GND_net), .Q(r_Multiple[5]));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam r_Multiple__i6.REGSET = "RESET";
    defparam r_Multiple__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ r_Multiple__i5 (.D(r_Multiple_8__N_686[4]), 
            .SP(n4652), .CK(Main_Clock), .SR(GND_net), .Q(r_Multiple[4]));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam r_Multiple__i5.REGSET = "RESET";
    defparam r_Multiple__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ r_Multiple__i4 (.D(r_Multiple_8__N_686[3]), 
            .SP(n4652), .CK(Main_Clock), .SR(GND_net), .Q(r_Multiple[3]));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam r_Multiple__i4.REGSET = "RESET";
    defparam r_Multiple__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ r_Multiple__i3 (.D(r_Multiple_8__N_686[2]), 
            .SP(n4652), .CK(Main_Clock), .SR(GND_net), .Q(r_Multiple[2]));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam r_Multiple__i3.REGSET = "RESET";
    defparam r_Multiple__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ r_Multiple__i2 (.D(r_Multiple_8__N_686[1]), 
            .SP(n4652), .CK(Main_Clock), .SR(GND_net), .Q(r_Multiple[1]));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam r_Multiple__i2.REGSET = "RESET";
    defparam r_Multiple__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ r_Multiple__i8 (.D(\Adder_Mult[8] ), 
            .SP(n4652), .CK(Main_Clock), .SR(n6038), .Q(r_Multiple[7]));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam r_Multiple__i8.REGSET = "RESET";
    defparam r_Multiple__i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A ((C)+!B)+!A !(B (C))))" *) LUT4 i1_3_lut (.A(n3156), 
            .B(n7717), .C(Counter[3]), .Z(n7720));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam i1_3_lut.INIT = "0x4848";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 i3873_2_lut_4_lut (.A(n15), 
            .B(Counter[0]), .C(Counter[1]), .D(n18), .Z(n5956));
    defparam i3873_2_lut_4_lut.INIT = "0xaaa8";
    (* lut_function="(A (B (C)))" *) LUT4 i1096_2_lut_3_lut (.A(Counter[1]), 
            .B(Counter[0]), .C(Counter[2]), .Z(n3156));   /* synthesis lineinfo="@3(53[17],53[31])"*/
    defparam i1096_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C (D)))+!A !(C (D))))" *) LUT4 i1_3_lut_4_lut (.A(Counter[1]), 
            .B(Counter[0]), .C(n7717), .D(Counter[2]), .Z(n7721));   /* synthesis lineinfo="@3(53[17],53[31])"*/
    defparam i1_3_lut_4_lut.INIT = "0x7080";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_518_i1_4_lut (.A(r_Multiple[1]), 
            .B(\Adder_Mult[1] ), .C(Counter_4__N_652), .D(n5956), .Z(r_Multiple_8__N_686[0]));   /* synthesis lineinfo="@3(35[4],59[7])"*/
    defparam mux_518_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_518_i7_4_lut (.A(r_Multiple[7]), 
            .B(\Adder_Mult[7] ), .C(Counter_4__N_652), .D(n5956), .Z(r_Multiple_8__N_686[6]));   /* synthesis lineinfo="@3(35[4],59[7])"*/
    defparam mux_518_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_518_i6_4_lut (.A(r_Multiple[6]), 
            .B(\Adder_Mult[6] ), .C(Counter_4__N_652), .D(n5956), .Z(r_Multiple_8__N_686[5]));   /* synthesis lineinfo="@3(35[4],59[7])"*/
    defparam mux_518_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A (B)+!A (B+!(C))))" *) LUT4 i5925_3_lut (.A(n5956), 
            .B(Adder_Clear), .C(Counter_4__N_652), .Z(n4652));
    defparam i5925_3_lut.INIT = "0x3232";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_3_lut (.A(Counter[0]), 
            .B(Counter[1]), .C(\Adder_Start[1] ), .Z(n6));   /* synthesis lineinfo="@3(35[19],35[34])"*/
    defparam i1_2_lut_3_lut.INIT = "0x1010";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(D))))" *) LUT4 i44_4_lut (.A(n15), 
            .B(n18), .C(Counter[0]), .D(n6), .Z(Counter_4__N_642[0]));
    defparam i44_4_lut.INIT = "0x3b0a";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_466 (.A(Counter[0]), 
            .B(Counter[1]), .C(n18), .Z(o_Done_N_699));   /* synthesis lineinfo="@3(35[19],35[34])"*/
    defparam i1_2_lut_3_lut_adj_466.INIT = "0xfefe";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i3_3_lut_4_lut (.A(Counter[2]), 
            .B(Counter[4]), .C(Counter[3]), .D(n6), .Z(Counter_4__N_652));
    defparam i3_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_518_i5_4_lut (.A(r_Multiple[5]), 
            .B(\Adder_Mult[5] ), .C(Counter_4__N_652), .D(n5956), .Z(r_Multiple_8__N_686[4]));   /* synthesis lineinfo="@3(35[4],59[7])"*/
    defparam mux_518_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A+(B+(C)))" *) LUT4 i2_2_lut_3_lut (.A(Counter[2]), 
            .B(Counter[4]), .C(Counter[3]), .Z(n18));
    defparam i2_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A (B)+!A (B+(C+!(D)))))" *) LUT4 i3852_4_lut_4_lut (.A(\Adder_Ready[1] ), 
            .B(Counter_4__N_652), .C(n15), .D(o_Done_N_699), .Z(n3038));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam i3852_4_lut_4_lut.INIT = "0x2322";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_518_i4_4_lut (.A(r_Multiple[4]), 
            .B(\Adder_Mult[4] ), .C(Counter_4__N_652), .D(n5956), .Z(r_Multiple_8__N_686[3]));   /* synthesis lineinfo="@3(35[4],59[7])"*/
    defparam mux_518_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A ((C+(D))+!B)+!A ((C+!(D))+!B)))" *) LUT4 i1_3_lut_4_lut_adj_467 (.A(Counter[1]), 
            .B(n15), .C(Counter_4__N_652), .D(Counter[0]), .Z(n7718));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam i1_3_lut_4_lut_adj_467.INIT = "0x0408";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_518_i3_4_lut (.A(r_Multiple[3]), 
            .B(\Adder_Mult[3] ), .C(Counter_4__N_652), .D(n5956), .Z(r_Multiple_8__N_686[2]));   /* synthesis lineinfo="@3(35[4],59[7])"*/
    defparam mux_518_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(n15), .B(Counter_4__N_652), 
            .Z(n7717));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(r_Multiple[0]), 
            .B(n14), .C(n10), .D(r_Multiple[6]), .Z(n15));   /* synthesis lineinfo="@3(45[9],45[24])"*/
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(r_Multiple[3]), 
            .B(r_Multiple[1]), .C(r_Multiple[5]), .D(r_Multiple[7]), .Z(n14));   /* synthesis lineinfo="@3(45[9],45[24])"*/
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i2_2_lut (.A(r_Multiple[2]), .B(r_Multiple[4]), 
            .Z(n10));   /* synthesis lineinfo="@3(45[9],45[24])"*/
    defparam i2_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_2_lut_4_lut (.A(Counter[0]), 
            .B(Counter[1]), .C(n18), .D(Counter_4__N_652), .Z(n4896));
    defparam i1_2_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_518_i2_4_lut (.A(r_Multiple[2]), 
            .B(\Adder_Mult[2] ), .C(Counter_4__N_652), .D(n5956), .Z(r_Multiple_8__N_686[1]));   /* synthesis lineinfo="@3(35[4],59[7])"*/
    defparam mux_518_i2_4_lut.INIT = "0xcac0";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=84, LSE_RLINE=93 *) FD1P3XZ Counter_i1 (.D(n7718), 
            .SP(n4896), .CK(Main_Clock), .SR(Adder_Clear), .Q(Counter[1]));   /* synthesis lineinfo="@3(29[3],60[6])"*/
    defparam Counter_i1.REGSET = "RESET";
    defparam Counter_i1.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module Sample_Output
//

module Sample_Output (input Main_Clock, input reset_n_N_191, input reset_n_c, 
            output \Output_Data[15] , input n7593, output DAC_Send_N_931, 
            output DAC_Send_N_933, output DAC_Ready, input DAC_Send, output \r_Sample_L[10] , 
            output \r_Sample_L[17] , output \Output_Data[8] , input n7591, 
            output \SM_DAC_Out[1] , output \SM_DAC_Out[0] , output \SM_DAC_Out[2] , 
            output \SM_DAC_Out[3] , output Clock_Counter, output o_DAC_SCK_c, 
            output n24, input n7519, output o_DAC_MOSI_c, input n7, 
            output n2723, input n5063, output o_DAC_CS_c, input n8, 
            input VCC_net, input n5005);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire n4032;
    wire [3:0]SM_Sample_Output;   /* synthesis lineinfo="@7(22[12],22[28])"*/
    
    wire n3, n4902, n1;
    wire [23:0]Output_Data;   /* synthesis lineinfo="@7(16[13],16[24])"*/
    
    wire n7334, n4328, DAC_Send_N_929, DAC_Send_adj_1042, n3590, DAC_Send_N_930, 
        DAC_Send_N_939, n7342, n6405, n3586, DAC_Send_N_932, n3939, 
        n4998;
    wire [31:0]r_Sample_L;   /* synthesis lineinfo="@7(14[13],14[23])"*/
    
    wire n5003, n5007, n4334, n3_adj_1043, n7601, n7_c, n3_adj_1044, 
        n4330, VCC_net_c, GND_net;
    
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data_i0_i15 (.D(n3), 
            .SP(reset_n_c), .CK(Main_Clock), .SR(n7593), .Q(\Output_Data[15] ));   /* synthesis lineinfo="@7(31[9],84[5])"*/
    defparam Output_Data_i0_i15.REGSET = "SET";
    defparam Output_Data_i0_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data_i0_i17 (.D(n1), 
            .SP(reset_n_c), .CK(Main_Clock), .SR(n7334), .Q(Output_Data[17]));   /* synthesis lineinfo="@7(31[9],84[5])"*/
    defparam Output_Data_i0_i17.REGSET = "SET";
    defparam Output_Data_i0_i17.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i2783_2_lut (.A(reset_n_c), .B(DAC_Send_N_931), 
            .Z(n4902));   /* synthesis lineinfo="@7(31[9],84[5])"*/
    defparam i2783_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data_i0_i21 (.D(n4328), 
            .SP(reset_n_c), .CK(Main_Clock), .SR(n4902), .Q(Output_Data[21]));   /* synthesis lineinfo="@7(31[9],84[5])"*/
    defparam Output_Data_i0_i21.REGSET = "SET";
    defparam Output_Data_i0_i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ DAC_Send_c (.D(DAC_Send_N_929), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(reset_n_N_191), .Q(DAC_Send_adj_1042));   /* synthesis lineinfo="@7(31[9],84[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ SM_Sample_Output_FSM_i5 (.D(n3590), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(DAC_Send_N_930));   /* synthesis lineinfo="@7(40[4],82[11])"*/
    defparam SM_Sample_Output_FSM_i5.REGSET = "SET";
    defparam SM_Sample_Output_FSM_i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ SM_Sample_Output_FSM_i4 (.D(n6405), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(DAC_Send_N_931));   /* synthesis lineinfo="@7(40[4],82[11])"*/
    defparam SM_Sample_Output_FSM_i4.REGSET = "RESET";
    defparam SM_Sample_Output_FSM_i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i1_4_lut (.A(DAC_Send_N_931), 
            .B(DAC_Send_N_939), .C(n7342), .D(DAC_Send_N_933), .Z(DAC_Send_N_929));   /* synthesis lineinfo="@7(40[4],82[11])"*/
    defparam i1_4_lut.INIT = "0xfefa";
    FD1P3XZ SM_Sample_Output_FSM_i3 (.D(n3586), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(DAC_Send_N_932));   /* synthesis lineinfo="@7(40[4],82[11])"*/
    defparam SM_Sample_Output_FSM_i3.REGSET = "RESET";
    defparam SM_Sample_Output_FSM_i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ SM_Sample_Output_FSM_i2 (.D(n3939), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(DAC_Send_N_933));   /* synthesis lineinfo="@7(40[4],82[11])"*/
    defparam SM_Sample_Output_FSM_i2.REGSET = "RESET";
    defparam SM_Sample_Output_FSM_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i3879_2_lut (.A(DAC_Send_adj_1042), 
            .B(DAC_Ready), .Z(DAC_Send_N_939));   /* synthesis lineinfo="@7(70[5],74[8])"*/
    defparam i3879_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_L__i9 (.D(n4998), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net), .Q(r_Sample_L[8]));   /* synthesis lineinfo="@7(31[9],84[5])"*/
    defparam r_Sample_L__i9.REGSET = "RESET";
    defparam r_Sample_L__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_L__i11 (.D(n5003), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net), .Q(\r_Sample_L[10] ));   /* synthesis lineinfo="@7(31[9],84[5])"*/
    defparam r_Sample_L__i11.REGSET = "RESET";
    defparam r_Sample_L__i11.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_3_lut (.A(DAC_Send), .B(DAC_Ready), 
            .C(DAC_Send_N_930), .Z(n6405));   /* synthesis lineinfo="@7(45[10],45[30])"*/
    defparam i1_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B+!(C+(D)))+!A !(B (C)+!B (C+(D)))))" *) LUT4 i112_4_lut_4_lut (.A(DAC_Send), 
            .B(DAC_Ready), .C(DAC_Send_N_930), .D(SM_Sample_Output[2]), 
            .Z(n3590));   /* synthesis lineinfo="@7(45[10],45[30])"*/
    defparam i112_4_lut_4_lut.INIT = "0x7370";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_L__i18 (.D(n5007), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net), .Q(\r_Sample_L[17] ));   /* synthesis lineinfo="@7(31[9],84[5])"*/
    defparam r_Sample_L__i18.REGSET = "RESET";
    defparam r_Sample_L__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data_i0_i16 (.D(n4334), 
            .SP(reset_n_c), .CK(Main_Clock), .SR(n4902), .Q(Output_Data[16]));   /* synthesis lineinfo="@7(31[9],84[5])"*/
    defparam Output_Data_i0_i16.REGSET = "SET";
    defparam Output_Data_i0_i16.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C))+!A (B))" *) LUT4 i1485_3_lut (.A(DAC_Ready), 
            .B(DAC_Send_N_931), .C(DAC_Send_N_932), .Z(n3586));   /* synthesis lineinfo="@7(40[4],82[11])"*/
    defparam i1485_3_lut.INIT = "0xecec";
    (* lut_function="(A (B+(C)))" *) LUT4 i1929_3_lut (.A(DAC_Ready), .B(DAC_Send_N_933), 
            .C(SM_Sample_Output[2]), .Z(n4032));   /* synthesis lineinfo="@7(40[4],82[11])"*/
    defparam i1929_3_lut.INIT = "0xa8a8";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data_i0_i6 (.D(n3_adj_1043), 
            .SP(reset_n_c), .CK(Main_Clock), .SR(n7601), .Q(Output_Data[6]));   /* synthesis lineinfo="@7(31[9],84[5])"*/
    defparam Output_Data_i0_i6.REGSET = "SET";
    defparam Output_Data_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data_i0_i8 (.D(n3_adj_1044), 
            .SP(reset_n_c), .CK(Main_Clock), .SR(n7591), .Q(\Output_Data[8] ));   /* synthesis lineinfo="@7(31[9],84[5])"*/
    defparam Output_Data_i0_i8.REGSET = "SET";
    defparam Output_Data_i0_i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_464 (.A(reset_n_c), 
            .B(DAC_Send_N_931), .C(n7_c), .D(r_Sample_L[8]), .Z(n7601));   /* synthesis lineinfo="@7(31[9],84[5])"*/
    defparam i1_4_lut_adj_464.INIT = "0xa8a0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data_i0_i20 (.D(n4330), 
            .SP(reset_n_c), .CK(Main_Clock), .SR(n4902), .Q(Output_Data[20]));   /* synthesis lineinfo="@7(31[9],84[5])"*/
    defparam Output_Data_i0_i20.REGSET = "SET";
    defparam Output_Data_i0_i20.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i1_4_lut_adj_465 (.A(DAC_Send_N_933), 
            .B(Output_Data[6]), .C(r_Sample_L[8]), .D(DAC_Ready), .Z(n7_c));   /* synthesis lineinfo="@7(31[9],84[5])"*/
    defparam i1_4_lut_adj_465.INIT = "0xa088";
    (* lut_function="(A (B)+!A (B (C)))" *) LUT4 select_487_Select_17_i1_3_lut (.A(DAC_Ready), 
            .B(DAC_Send_N_933), .C(Output_Data[17]), .Z(n1));   /* synthesis lineinfo="@7(40[4],82[11])"*/
    defparam select_487_Select_17_i1_3_lut.INIT = "0xc8c8";
    DAC_SPI_Out dac (.\SM_DAC_Out[1] (\SM_DAC_Out[1] ), .\SM_DAC_Out[0] (\SM_DAC_Out[0] ), 
            .DAC_Send(DAC_Send_adj_1042), .\SM_DAC_Out[2] (\SM_DAC_Out[2] ), 
            .\SM_DAC_Out[3] (\SM_DAC_Out[3] ), .reset_n_c(reset_n_c), .Clock_Counter(Clock_Counter), 
            .\r_Sample_L[8] (r_Sample_L[8]), .n6405(n6405), .n4998(n4998), 
            .o_DAC_SCK_c(o_DAC_SCK_c), .\r_Sample_L[10] (\r_Sample_L[10] ), 
            .n5003(n5003), .\r_Sample_L[17] (\r_Sample_L[17] ), .n5007(n5007), 
            .DAC_Ready(DAC_Ready), .Main_Clock(Main_Clock), .reset_n_N_191(reset_n_N_191), 
            .n24(n24), .n7519(n7519), .o_DAC_MOSI_c(o_DAC_MOSI_c), .n7(n7), 
            .n2723(n2723), .DAC_Send_N_932(DAC_Send_N_932), .\SM_Sample_Output[2] (SM_Sample_Output[2]), 
            .n7342(n7342), .n5063(n5063), .DAC_Send_N_933(DAC_Send_N_933), 
            .DAC_Send_N_931(DAC_Send_N_931), .\Output_Data[15] (\Output_Data[15] ), 
            .n3(n3), .\Output_Data[17] (Output_Data[17]), .n7334(n7334), 
            .\Output_Data[16] (Output_Data[16]), .n4334(n4334), .\Output_Data[6] (Output_Data[6]), 
            .n3_adj_1(n3_adj_1043), .\Output_Data[8] (\Output_Data[8] ), 
            .n3_adj_2(n3_adj_1044), .o_DAC_CS_c(o_DAC_CS_c), .n8(n8), 
            .VCC_net(VCC_net), .n3939(n3939), .\Output_Data[21] (Output_Data[21]), 
            .\Output_Data[20] (Output_Data[20]), .n4328(n4328), .n5005(n5005), 
            .n4330(n4330));   /* synthesis lineinfo="@7(20[14],20[190])"*/
    FD1P3XZ SM_Sample_Output_FSM_i1 (.D(n4032), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(SM_Sample_Output[2]));   /* synthesis lineinfo="@7(40[4],82[11])"*/
    defparam SM_Sample_Output_FSM_i1.REGSET = "RESET";
    defparam SM_Sample_Output_FSM_i1.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module DAC_SPI_Out
//

module DAC_SPI_Out (output \SM_DAC_Out[1] , output \SM_DAC_Out[0] , input DAC_Send, 
            output \SM_DAC_Out[2] , output \SM_DAC_Out[3] , input reset_n_c, 
            output Clock_Counter, input \r_Sample_L[8] , input n6405, 
            output n4998, output o_DAC_SCK_c, input \r_Sample_L[10] , 
            output n5003, input \r_Sample_L[17] , output n5007, output DAC_Ready, 
            input Main_Clock, input reset_n_N_191, output n24, input n7519, 
            output o_DAC_MOSI_c, input n7, output n2723, input DAC_Send_N_932, 
            input \SM_Sample_Output[2] , output n7342, input n5063, input DAC_Send_N_933, 
            input DAC_Send_N_931, input \Output_Data[15] , output n3, 
            input \Output_Data[17] , output n7334, input \Output_Data[16] , 
            output n4334, input \Output_Data[6] , output n3_adj_1, input \Output_Data[8] , 
            output n3_adj_2, output o_DAC_CS_c, input n8, input VCC_net, 
            output n3939, input \Output_Data[21] , input \Output_Data[20] , 
            output n4328, input n5005, output n4330);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [4:0]Current_Bit;   /* synthesis lineinfo="@4(14[12],14[23])"*/
    wire [4:0]n25;
    
    wire n10, n4719, n8_c, n4916, n6, n6847, n2412, o_SPI_Data_N_1028, 
        n7412, n15, n7941, n4, n8615, n14;
    wire [0:23]r_Data_To_Send;   /* synthesis lineinfo="@4(13[13],13[27])"*/
    
    wire n8178, n8177, n22, n7953, n5986, n8612, n2689, n2837, 
        n1, o_Ready_N_1030, n4673, n6190, n4539, n7_c, n12, n7430, 
        n9, n2697, n7907, n8_adj_1037, n7728;
    wire [0:0]n2390;
    
    wire n6178, n7738, n4_adj_1041, GND_net, VCC_net_c;
    
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i4716_2_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .Z(n25[1]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4716_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B (C))))" *) LUT4 i21_3_lut (.A(\SM_DAC_Out[1] ), 
            .B(\SM_DAC_Out[0] ), .C(DAC_Send), .Z(n10));
    defparam i21_3_lut.INIT = "0x6262";
    (* lut_function="(A (B+((D)+!C)))" *) LUT4 i2799_4_lut (.A(n4719), .B(n8_c), 
            .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[0] ), .Z(n4916));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i2799_4_lut.INIT = "0xaa8a";
    (* lut_function="(A+(B))" *) LUT4 SM_DAC_Out_4__I_0_65_i8_2_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[3] ), .Z(n8_c));   /* synthesis lineinfo="@4(44[6],44[13])"*/
    defparam SM_DAC_Out_4__I_0_65_i8_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(reset_n_c), .B(Clock_Counter), 
            .Z(n6));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4719_2_lut (.A(Current_Bit[1]), .B(Current_Bit[0]), 
            .Z(n6847));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4719_2_lut.INIT = "0x8888";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i2_3_lut (.A(n2412), .B(o_SPI_Data_N_1028), 
            .C(\SM_DAC_Out[0] ), .Z(n7412));
    defparam i2_3_lut.INIT = "0x0808";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(C (D)))))" *) LUT4 Current_Bit_4__I_0_i31_4_lut (.A(n15), 
            .B(n7941), .C(Current_Bit[4]), .D(n4), .Z(o_SPI_Data_N_1028));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i31_4_lut.INIT = "0x3a0a";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 Current_Bit_4__I_0_i15_4_lut (.A(n8615), 
            .B(n14), .C(Current_Bit[3]), .D(Current_Bit[1]), .Z(n15));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i15_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_450 (.A(r_Data_To_Send[17]), 
            .B(Current_Bit[0]), .Z(n4));
    defparam i1_2_lut_adj_450.INIT = "0x8888";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C+(D)))+!A (B (C (D))))" *) LUT4 Current_Bit_4__I_0_i14_4_lut (.A(n8178), 
            .B(n8177), .C(Current_Bit[2]), .D(Current_Bit[0]), .Z(n14));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i14_4_lut.INIT = "0xc00a";
    (* lut_function="(!((B)+!A))" *) LUT4 i5809_2_lut (.A(r_Data_To_Send[8]), 
            .B(Current_Bit[1]), .Z(n8178));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam i5809_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))" *) LUT4 i5753_2_lut (.A(r_Data_To_Send[15]), 
            .B(Current_Bit[1]), .Z(n8177));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam i5753_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(C)))" *) LUT4 i1_3_lut (.A(reset_n_c), .B(\r_Sample_L[8] ), 
            .C(n6405), .Z(n4998));
    defparam i1_3_lut.INIT = "0xa8a8";
    (* lut_function="((B (C)+!B (C+!(D)))+!A)" *) LUT4 i1_4_lut (.A(Clock_Counter), 
            .B(Current_Bit[0]), .C(n22), .D(n7953), .Z(o_DAC_SCK_c));
    defparam i1_4_lut.INIT = "0xf5f7";
    (* lut_function="(A+(B+(C)))" *) LUT4 i5562_3_lut (.A(Current_Bit[3]), 
            .B(Current_Bit[1]), .C(Current_Bit[2]), .Z(n7941));
    defparam i5562_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B))" *) LUT4 i3870_2_lut (.A(\SM_DAC_Out[1] ), .B(\SM_DAC_Out[2] ), 
            .Z(n5986));
    defparam i3870_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+(C)))" *) LUT4 i1_3_lut_adj_451 (.A(reset_n_c), 
            .B(\r_Sample_L[10] ), .C(n6405), .Z(n5003));
    defparam i1_3_lut_adj_451.INIT = "0xa8a8";
    (* lut_function="(A (B+(C)))" *) LUT4 i1_3_lut_adj_452 (.A(reset_n_c), 
            .B(\r_Sample_L[17] ), .C(n6405), .Z(n5007));
    defparam i1_3_lut_adj_452.INIT = "0xa8a8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n8612_bdd_4_lut (.A(n8612), 
            .B(r_Data_To_Send[3]), .C(r_Data_To_Send[2]), .D(Current_Bit[2]), 
            .Z(n8615));
    defparam n8612_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i4_3_lut_4_lut (.A(\SM_DAC_Out[3] ), 
            .B(n5986), .C(n6), .D(n2689), .Z(n2837));
    defparam i4_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(!(A))" *) LUT4 i1348_1_lut (.A(Current_Bit[0]), .Z(n1));   /* synthesis lineinfo="@4(58[12],58[29])"*/
    defparam i1348_1_lut.INIT = "0x5555";
    FD1P3XZ Current_Bit_837__i1 (.D(n25[1]), .SP(n4719), .CK(Main_Clock), 
            .SR(n4916), .Q(Current_Bit[1]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_837__i1.REGSET = "RESET";
    defparam Current_Bit_837__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A ((C+(D))+!B)))" *) LUT4 i6126_4_lut (.A(reset_n_c), 
            .B(n6190), .C(n4539), .D(n7_c), .Z(n12));
    defparam i6126_4_lut.INIT = "0x555d";
    FD1P3XZ Current_Bit_837__i2 (.D(n25[2]), .SP(n4719), .CK(Main_Clock), 
            .SR(n4916), .Q(Current_Bit[2]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_837__i2.REGSET = "RESET";
    defparam Current_Bit_837__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_837__i3 (.D(n25[3]), .SP(n4719), .CK(Main_Clock), 
            .SR(n4916), .Q(Current_Bit[3]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_837__i3.REGSET = "RESET";
    defparam Current_Bit_837__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B)+!A (B (C)))" *) LUT4 i4058_3_lut (.A(\SM_DAC_Out[2] ), 
            .B(n24), .C(n7430), .Z(n6190));
    defparam i4058_3_lut.INIT = "0xc8c8";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_SPI_Data (.D(n7412), 
            .SP(n7519), .CK(Main_Clock), .SR(reset_n_N_191), .Q(o_DAC_MOSI_c));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_SPI_Data.REGSET = "RESET";
    defparam o_SPI_Data.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i3 (.D(n7728), 
            .SP(n5063), .CK(Main_Clock), .SR(reset_n_N_191), .Q(\SM_DAC_Out[3] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i3.REGSET = "RESET";
    defparam SM_DAC_Out_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)))" *) LUT4 i1_3_lut_adj_453 (.A(n24), .B(Clock_Counter), 
            .C(n9), .Z(o_Ready_N_1030));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i1_3_lut_adj_453.INIT = "0x8080";
    (* lut_function="(!(A (C)+!A !(B ((D)+!C)+!B !(C))))" *) LUT4 i721_3_lut_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(n7), .C(Clock_Counter), .D(n2697), .Z(n2723));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i721_3_lut_4_lut.INIT = "0x4f0f";
    (* lut_function="(A (B (C)+!B (C (D))))" *) LUT4 i2_4_lut (.A(DAC_Ready), 
            .B(DAC_Send_N_932), .C(DAC_Send), .D(\SM_Sample_Output[2] ), 
            .Z(n7342));   /* synthesis lineinfo="@7(19[6],19[14])"*/
    defparam i2_4_lut.INIT = "0xa080";
    (* lut_function="(!(A (B (C+!(D))+!B !(C+(D)))+!A (B (C))))" *) LUT4 i1418_4_lut (.A(n7907), 
            .B(DAC_Send), .C(\SM_DAC_Out[0] ), .D(n8_adj_1037), .Z(n2697));
    defparam i1418_4_lut.INIT = "0x3f35";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i2_3_lut_4_lut (.A(\SM_DAC_Out[3] ), 
            .B(\SM_DAC_Out[1] ), .C(\SM_DAC_Out[2] ), .D(\SM_DAC_Out[0] ), 
            .Z(n7728));
    defparam i2_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!(A (B+!(C))))" *) LUT4 i1_3_lut_adj_454 (.A(Clock_Counter), 
            .B(\SM_DAC_Out[0] ), .C(n2412), .Z(n4539));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i1_3_lut_adj_454.INIT = "0x7575";
    (* lut_function="(!((B)+!A))" *) LUT4 i3849_2_lut (.A(\SM_DAC_Out[2] ), 
            .B(n2412), .Z(n2390[0]));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i3849_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i4737_3_lut_4_lut (.A(Current_Bit[2]), 
            .B(n6847), .C(Current_Bit[3]), .D(Current_Bit[4]), .Z(n25[4]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4737_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(A (B))" *) LUT4 i5528_2_lut (.A(Current_Bit[1]), .B(Current_Bit[2]), 
            .Z(n7907));
    defparam i5528_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i2 (.D(n6178), 
            .SP(n5063), .CK(Main_Clock), .SR(reset_n_N_191), .Q(\SM_DAC_Out[2] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i2.REGSET = "RESET";
    defparam SM_DAC_Out_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i3_3_lut (.A(Current_Bit[4]), 
            .B(Current_Bit[3]), .C(Current_Bit[0]), .Z(n8_adj_1037));
    defparam i3_3_lut.INIT = "0xdfdf";
    FD1P3XZ Current_Bit_837__i4 (.D(n25[4]), .SP(n4719), .CK(Main_Clock), 
            .SR(n4916), .Q(Current_Bit[4]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_837__i4.REGSET = "RESET";
    defparam Current_Bit_837__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i1 (.D(n7738), 
            .SP(n5063), .CK(Main_Clock), .SR(reset_n_N_191), .Q(\SM_DAC_Out[1] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i1.REGSET = "RESET";
    defparam SM_DAC_Out_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_SPI_CS (.D(n2390[0]), 
            .SP(n12), .CK(Main_Clock), .SR(reset_n_N_191), .Q(o_DAC_CS_c));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_SPI_CS.REGSET = "SET";
    defparam o_SPI_CS.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_3_lut (.A(DAC_Send_N_933), 
            .B(DAC_Send_N_931), .C(\Output_Data[15] ), .Z(n3));   /* synthesis lineinfo="@7(19[6],19[14])"*/
    defparam i1_2_lut_3_lut.INIT = "0x1010";
    (* lut_function="(!(A (B+(C+(D)))+!A (B+(C+!(D)))))" *) LUT4 i2_3_lut_4_lut_adj_455 (.A(\SM_DAC_Out[0] ), 
            .B(\SM_DAC_Out[1] ), .C(\SM_DAC_Out[2] ), .D(\SM_DAC_Out[3] ), 
            .Z(n22));
    defparam i2_3_lut_4_lut_adj_455.INIT = "0x0102";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i2_3_lut_4_lut_adj_456 (.A(DAC_Send_N_933), 
            .B(DAC_Send_N_931), .C(reset_n_c), .D(\Output_Data[17] ), 
            .Z(n7334));   /* synthesis lineinfo="@7(19[6],19[14])"*/
    defparam i2_3_lut_4_lut_adj_456.INIT = "0x1000";
    (* lut_function="(!(A (C+!(D))+!A (B+!(D))))" *) LUT4 i1_4_lut_4_lut (.A(DAC_Send_N_933), 
            .B(DAC_Send_N_931), .C(DAC_Ready), .D(\Output_Data[16] ), 
            .Z(n4334));   /* synthesis lineinfo="@7(19[6],19[14])"*/
    defparam i1_4_lut_4_lut.INIT = "0x1b00";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_3_lut_adj_457 (.A(DAC_Send_N_933), 
            .B(DAC_Send_N_931), .C(\Output_Data[6] ), .Z(n3_adj_1));   /* synthesis lineinfo="@7(19[6],19[14])"*/
    defparam i1_2_lut_3_lut_adj_457.INIT = "0x1010";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_3_lut_adj_458 (.A(DAC_Send_N_933), 
            .B(DAC_Send_N_931), .C(\Output_Data[8] ), .Z(n3_adj_2));   /* synthesis lineinfo="@7(19[6],19[14])"*/
    defparam i1_2_lut_3_lut_adj_458.INIT = "0x1010";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i0 (.D(n8), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(\SM_DAC_Out[0] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i0.REGSET = "RESET";
    defparam SM_DAC_Out_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5573_2_lut_4_lut (.A(Current_Bit[4]), 
            .B(Current_Bit[3]), .C(Current_Bit[1]), .D(Current_Bit[2]), 
            .Z(n7953));
    defparam i5573_2_lut_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i2 (.D(\Output_Data[21] ), 
            .SP(n2837), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[2]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i2.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i6123_4_lut (.A(n2689), 
            .B(\SM_DAC_Out[2] ), .C(n7), .D(n2697), .Z(n6178));
    defparam i6123_4_lut.INIT = "0x0010";
    (* lut_function="(A (B))" *) LUT4 i691_2_lut (.A(\SM_DAC_Out[0] ), .B(DAC_Send), 
            .Z(n2689));
    defparam i691_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i2_2_lut_3_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .C(n5986), .D(\SM_DAC_Out[3] ), .Z(n7_c));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i2_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i4723_2_lut_3_lut (.A(Current_Bit[2]), 
            .B(Current_Bit[1]), .C(Current_Bit[0]), .Z(n25[2]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4723_2_lut_3_lut.INIT = "0x6a6a";
    (* lut_function="(!(A (B (C+(D))+!B !(C+!(D)))+!A (C+(D))))" *) LUT4 i20_3_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .C(n2412), .D(\SM_DAC_Out[2] ), .Z(n9));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i20_3_lut_4_lut.INIT = "0x202f";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_3_lut_4_lut (.A(\SM_DAC_Out[3] ), 
            .B(\SM_DAC_Out[2] ), .C(n10), .D(n6), .Z(n4719));
    defparam i1_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(!(A (B+(C+(D)))+!A ((C+(D))+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(\SM_DAC_Out[1] ), .C(\SM_DAC_Out[2] ), .D(\SM_DAC_Out[3] ), 
            .Z(n2412));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x0006";
    (* lut_function="(!(A+!(B+(C))))" *) LUT4 i1_3_lut_adj_459 (.A(DAC_Ready), 
            .B(DAC_Send_N_932), .C(DAC_Send_N_933), .Z(n3939));
    defparam i1_3_lut_adj_459.INIT = "0x5454";
    (* lut_function="(!(A (B+(C))+!A ((C)+!B)))" *) LUT4 i1_2_lut_3_lut_adj_460 (.A(\SM_DAC_Out[0] ), 
            .B(\SM_DAC_Out[1] ), .C(\SM_DAC_Out[3] ), .Z(n7430));
    defparam i1_2_lut_3_lut_adj_460.INIT = "0x0606";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i3 (.D(\Output_Data[20] ), 
            .SP(n2837), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[3]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i3.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i6 (.D(\Output_Data[17] ), 
            .SP(n2837), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[6]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i6.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i7 (.D(\Output_Data[16] ), 
            .SP(n2837), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[7]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i7.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i8 (.D(\Output_Data[15] ), 
            .SP(n2837), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[8]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i8.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_837__i0 (.D(n1), .SP(n4719), .CK(Main_Clock), 
            .SR(n4916), .Q(Current_Bit[0]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_837__i0.REGSET = "RESET";
    defparam Current_Bit_837__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i15 (.D(\Output_Data[8] ), 
            .SP(n2837), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[15]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i15.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i17 (.D(\Output_Data[6] ), 
            .SP(n2837), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[17]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i17.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ Clock_Counter_c (.D(n5005), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Counter));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam Clock_Counter_c.REGSET = "RESET";
    defparam Clock_Counter_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+(C+(D)))+!A (B (C+(D))+!B (C (D)+!C !(D)))))" *) LUT4 i1_4_lut_4_lut_adj_461 (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[0] ), .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[3] ), 
            .Z(n24));
    defparam i1_4_lut_4_lut_adj_461.INIT = "0x0116";
    (* lut_function="(A (C+(D))+!A !(B+!(C)))" *) LUT4 i1_3_lut_4_lut_4_lut (.A(DAC_Send_N_933), 
            .B(DAC_Send_N_931), .C(\Output_Data[21] ), .D(DAC_Ready), 
            .Z(n4328));   /* synthesis lineinfo="@7(19[6],19[14])"*/
    defparam i1_3_lut_4_lut_4_lut.INIT = "0xbab0";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i4730_2_lut_3_lut_4_lut (.A(Current_Bit[2]), 
            .B(Current_Bit[1]), .C(Current_Bit[0]), .D(Current_Bit[3]), 
            .Z(n25[3]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4730_2_lut_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(!(A (B (C+!(D))+!B !(C+(D)))))" *) LUT4 i1_2_lut_4_lut (.A(Clock_Counter), 
            .B(\SM_DAC_Out[0] ), .C(n2412), .D(\SM_DAC_Out[2] ), .Z(n4_adj_1041));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i1_2_lut_4_lut.INIT = "0x7f75";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_462 (.A(\SM_DAC_Out[2] ), 
            .B(n7), .C(\SM_DAC_Out[0] ), .D(DAC_Send), .Z(n7738));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_462.INIT = "0x4000";
    (* lut_function="((B+!((D)+!C))+!A)" *) LUT4 i2_4_lut_4_lut (.A(reset_n_c), 
            .B(DAC_Send), .C(n24), .D(n4_adj_1041), .Z(n4673));
    defparam i2_4_lut_4_lut.INIT = "0xddfd";
    (* lut_function="(A (C+(D))+!A !(B+!(C)))" *) LUT4 i1_3_lut_4_lut_4_lut_adj_463 (.A(DAC_Send_N_933), 
            .B(DAC_Send_N_931), .C(\Output_Data[20] ), .D(DAC_Ready), 
            .Z(n4330));   /* synthesis lineinfo="@7(19[6],19[14])"*/
    defparam i1_3_lut_4_lut_4_lut_adj_463.INIT = "0xbab0";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[0]_bdd_4_lut  (.A(Current_Bit[0]), 
            .B(r_Data_To_Send[6]), .C(r_Data_To_Send[7]), .D(Current_Bit[2]), 
            .Z(n8612));
    defparam \Current_Bit[0]_bdd_4_lut .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_Ready (.D(o_Ready_N_1030), 
            .SP(n4673), .CK(Main_Clock), .SR(reset_n_N_191), .Q(DAC_Ready));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_Ready.REGSET = "SET";
    defparam o_Ready.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net));
    
endmodule
