INFO-FLOW: Workspace /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1 opened at Sat Jan 01 19:10:17 CET 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.54 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.62 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.76 sec.
Execute   set_part xc7z020-clg484-1 -tool vivado 
Execute     ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'hlsed_neurons/solution1/.tcls/345.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling hlsed_neurons/solution1/.tcls/345.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted hlsed_neurons/solution1/.tcls/345.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "hlsed_neurons/solution1/.tcls/345.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/345.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E hlsed_neurons/solution1/.tcls/345.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/345.pp.0.cpp
Command       clang done; 1.58 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/345.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/345.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.47 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/345.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/345.pp.0.cpp"  -o "/home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/345.pp.0.cpp -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/useless.bc
Command       clang done; 2 sec.
INFO-FLOW: Done: GCC PP time: 4.1 seconds per iteration
Execute       source /opt/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /opt/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/345.pp.0.cpp std=gnu++98 -directive=/home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/345.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.48 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/345.pp.0.cpp std=gnu++98 -directive=/home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/345.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.51 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/xilinx-dataflow-lawyer.345.pp.0.cpp.diag.yml /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/345.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/xilinx-dataflow-lawyer.345.pp.0.cpp.out.log 2> /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/xilinx-dataflow-lawyer.345.pp.0.cpp.err.log 
Command       ap_eval done; 0.46 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/345.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/tidy-3.1.345.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/345.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/tidy-3.1.345.pp.0.cpp.out.log 2> /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/tidy-3.1.345.pp.0.cpp.err.log 
Command         ap_eval done; 0.86 sec.
Execute         source /opt/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/345.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/xilinx-legacy-rewriter.345.pp.0.cpp.out.log 2> /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/xilinx-legacy-rewriter.345.pp.0.cpp.err.log 
Command         ap_eval done; 0.48 sec.
Command       tidy_31 done; 1.36 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/345.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/345.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.22 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/345.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/345.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/345.bc" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/345.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/345.bc
Command       clang done; 2 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/345.g.bc -hls-opt -except-internalize nerons -L/opt/xilinx/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.87 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 817.113 ; gain = 128.000 ; free physical = 1583 ; free virtual = 9794
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 817.113 ; gain = 128.000 ; free physical = 1583 ; free virtual = 9794
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/a.pp.bc -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.48 sec.
Execute         llvm-ld /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/xilinx/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.8 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top nerons -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/a.g.0.bc -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.19 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 951.215 ; gain = 262.102 ; free physical = 1456 ; free virtual = 9687
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/a.g.1.bc -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'calculateLayer3' (hlsed_neurons/solution1/.tcls/345.cpp:35) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'calculateLayer4' (hlsed_neurons/solution1/.tcls/345.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'calculateLayer5' (hlsed_neurons/solution1/.tcls/345.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'calculateLayer5' into 'nerons' (hlsed_neurons/solution1/.tcls/345.cpp:12) automatically.
Command         transform done; 2.16 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.34 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1013.301 ; gain = 324.188 ; free physical = 1369 ; free virtual = 9608
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/a.g.1.bc to /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/a.o.1.bc -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'calculateLayer3' (hlsed_neurons/solution1/.tcls/345.cpp:35) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'calculateLayer4' (hlsed_neurons/solution1/.tcls/345.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'calculateLayer5' (hlsed_neurons/solution1/.tcls/345.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'calculateLayer5' into 'nerons' (hlsed_neurons/solution1/.tcls/345.cpp:12) automatically.
Command         transform done; 2.47 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:108:8) to (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:114:3) in function 'explog_based::generic_tanh<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:83:10) to (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9:11) in function 'explog_based::generic_tanh<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:185:19) to (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'calculateLayer4' (hlsed_neurons/solution1/.tcls/345.cpp:39)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'calculateLayer3' (hlsed_neurons/solution1/.tcls/345.cpp:17)...18 expression(s) balanced.
Command         transform done; 0.47 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1029.055 ; gain = 339.941 ; free physical = 1273 ; free virtual = 9524
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/a.o.2.bc -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<double>' to 'generic_tanh<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:185)
Command         transform done; 1.74 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1153.117 ; gain = 464.004 ; free physical = 1224 ; free virtual = 9479
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 10.68 sec.
Command     elaborate done; 23.63 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'nerons' ...
Execute       ap_set_top_model nerons 
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
Execute       get_model_list nerons -filter all-wo-channel -topdown 
Execute       preproc_iomode -model nerons 
Execute       preproc_iomode -model calculateLayer4 
Execute       preproc_iomode -model calculateLayer3 
Execute       preproc_iomode -model generic_tanh<double> 
Execute       preproc_iomode -model exp_generic<double> 
Execute       get_model_list nerons -filter all-wo-channel 
INFO-FLOW: Model list for configure: exp_generic<double> generic_tanh<double> calculateLayer3 calculateLayer4 nerons
INFO-FLOW: Configuring Module : exp_generic<double> ...
Execute       set_default_model exp_generic<double> 
Execute       apply_spec_resource_limit exp_generic<double> 
INFO-FLOW: Configuring Module : generic_tanh<double> ...
Execute       set_default_model generic_tanh<double> 
Execute       apply_spec_resource_limit generic_tanh<double> 
INFO-FLOW: Configuring Module : calculateLayer3 ...
Execute       set_default_model calculateLayer3 
Execute       apply_spec_resource_limit calculateLayer3 
INFO-FLOW: Configuring Module : calculateLayer4 ...
Execute       set_default_model calculateLayer4 
Execute       apply_spec_resource_limit calculateLayer4 
INFO-FLOW: Configuring Module : nerons ...
Execute       set_default_model nerons 
Execute       apply_spec_resource_limit nerons 
INFO-FLOW: Model list for preprocess: exp_generic<double> generic_tanh<double> calculateLayer3 calculateLayer4 nerons
INFO-FLOW: Preprocessing Module: exp_generic<double> ...
Execute       set_default_model exp_generic<double> 
Execute       cdfg_preprocess -model exp_generic<double> 
Execute       rtl_gen_preprocess exp_generic<double> 
INFO-FLOW: Preprocessing Module: generic_tanh<double> ...
Execute       set_default_model generic_tanh<double> 
Execute       cdfg_preprocess -model generic_tanh<double> 
Execute       rtl_gen_preprocess generic_tanh<double> 
INFO-FLOW: Preprocessing Module: calculateLayer3 ...
Execute       set_default_model calculateLayer3 
Execute       cdfg_preprocess -model calculateLayer3 
Execute       rtl_gen_preprocess calculateLayer3 
INFO-FLOW: Preprocessing Module: calculateLayer4 ...
Execute       set_default_model calculateLayer4 
Execute       cdfg_preprocess -model calculateLayer4 
Execute       rtl_gen_preprocess calculateLayer4 
INFO-FLOW: Preprocessing Module: nerons ...
Execute       set_default_model nerons 
Execute       cdfg_preprocess -model nerons 
Execute       rtl_gen_preprocess nerons 
INFO-FLOW: Model list for synthesis: exp_generic<double> generic_tanh<double> calculateLayer3 calculateLayer4 nerons
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model exp_generic<double> 
Execute       schedule -model exp_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'exp_generic_double_s' consists of the following:
	'mul' operation of DSP[50] ('r.V', /wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [47]  (3.36 ns)
	'add' operation of DSP[50] ('ret.V', /wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [50]  (3.02 ns)
	'icmp' operation ('icmp_ln805', /wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [54]  (2.43 ns)
	'select' operation ('select_ln805', /wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [56]  (0 ns)
	'select' operation ('r_exp.V', /wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [57]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 24.95 seconds; current allocated memory: 381.918 MB.
Execute       syn_report -verbosereport -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/exp_generic_double_s.verbose.sched.rpt 
Command       syn_report done; 0.43 sec.
Execute       db_write -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/exp_generic_double_s.sched.adb -f 
Command       db_write done; 0.39 sec.
INFO-FLOW: Finish scheduling exp_generic<double>.
Execute       set_default_model exp_generic<double> 
Execute       bind -model exp_generic<double> 
BIND OPTION: model=exp_generic<double>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 382.634 MB.
Execute       syn_report -verbosereport -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/exp_generic_double_s.verbose.bind.rpt 
Command       syn_report done; 0.51 sec.
Execute       db_write -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/exp_generic_double_s.bind.adb -f 
Command       db_write done; 0.41 sec.
INFO-FLOW: Finish binding exp_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generic_tanh<double> 
Execute       schedule -model generic_tanh<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 383.230 MB.
Execute       syn_report -verbosereport -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/generic_tanh_double_s.verbose.sched.rpt 
Command       syn_report done; 0.5 sec.
Execute       db_write -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/generic_tanh_double_s.sched.adb -f 
Command       db_write done; 0.42 sec.
INFO-FLOW: Finish scheduling generic_tanh<double>.
Execute       set_default_model generic_tanh<double> 
Execute       bind -model generic_tanh<double> 
BIND OPTION: model=generic_tanh<double>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 383.779 MB.
Execute       syn_report -verbosereport -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/generic_tanh_double_s.verbose.bind.rpt 
Command       syn_report done; 0.6 sec.
Execute       db_write -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/generic_tanh_double_s.bind.adb -f 
Command       db_write done; 0.44 sec.
INFO-FLOW: Finish binding generic_tanh<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model calculateLayer3 
Execute       schedule -model calculateLayer3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 384.498 MB.
Execute       syn_report -verbosereport -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer3.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
Command       syn_report done; 0.69 sec.
Execute       db_write -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer3.sched.adb -f 
Command       db_write done; 0.57 sec.
INFO-FLOW: Finish scheduling calculateLayer3.
Execute       set_default_model calculateLayer3 
Execute       bind -model calculateLayer3 
BIND OPTION: model=calculateLayer3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 385.474 MB.
Execute       syn_report -verbosereport -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer3.verbose.bind.rpt 
Command       syn_report done; 0.83 sec.
Execute       db_write -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer3.bind.adb -f 
Command       db_write done; 0.57 sec.
INFO-FLOW: Finish binding calculateLayer3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model calculateLayer4 
Execute       schedule -model calculateLayer4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 385.873 MB.
Execute       syn_report -verbosereport -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer4.verbose.sched.rpt 
Command       syn_report done; 0.26 sec.
Execute       db_write -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer4.sched.adb -f 
Command       db_write done; 0.22 sec.
INFO-FLOW: Finish scheduling calculateLayer4.
Execute       set_default_model calculateLayer4 
Execute       bind -model calculateLayer4 
BIND OPTION: model=calculateLayer4
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 386.204 MB.
Execute       syn_report -verbosereport -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer4.verbose.bind.rpt 
Command       syn_report done; 0.38 sec.
Execute       db_write -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer4.bind.adb -f 
Command       db_write done; 0.22 sec.
INFO-FLOW: Finish binding calculateLayer4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nerons' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model nerons 
Execute       schedule -model nerons 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 386.551 MB.
Execute       syn_report -verbosereport -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.verbose.sched.rpt 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.sched.adb -f 
Command       db_write done; 0.17 sec.
INFO-FLOW: Finish scheduling nerons.
Execute       set_default_model nerons 
Execute       bind -model nerons 
BIND OPTION: model=nerons
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.45 sec.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 387.106 MB.
Execute       syn_report -verbosereport -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.verbose.bind.rpt 
Command       syn_report done; 0.61 sec.
Execute       db_write -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.bind.adb -f 
Command       db_write done; 0.17 sec.
INFO-FLOW: Finish binding nerons.
Execute       get_model_list nerons -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess exp_generic<double> 
Execute       rtl_gen_preprocess generic_tanh<double> 
Execute       rtl_gen_preprocess calculateLayer3 
Execute       rtl_gen_preprocess calculateLayer4 
Execute       rtl_gen_preprocess nerons 
INFO-FLOW: Model list for RTL generation: exp_generic<double> generic_tanh<double> calculateLayer3 calculateLayer4 nerons
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model exp_generic<double> -vendor xilinx -mg_file /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'nerons_mac_muladd_16ns_16s_19s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nerons_mul_36ns_43ns_79_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nerons_mul_44ns_49ns_93_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nerons_mul_50ns_50ns_100_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nerons_mul_72ns_13s_84_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 389.067 MB.
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute       gen_rtl exp_generic<double> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/syn/systemc/exp_generic_double_s -synmodules exp_generic<double> generic_tanh<double> calculateLayer3 calculateLayer4 nerons 
Execute       gen_rtl exp_generic<double> -style xilinx -f -lang vhdl -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/syn/vhdl/exp_generic_double_s 
Execute       gen_rtl exp_generic<double> -style xilinx -f -lang vlog -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/syn/verilog/exp_generic_double_s 
Execute       syn_report -csynth -model exp_generic<double> -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/syn/report/exp_generic_double_s_csynth.rpt 
Execute       syn_report -rtlxml -model exp_generic<double> -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/syn/report/exp_generic_double_s_csynth.xml 
Execute       syn_report -verbosereport -model exp_generic<double> -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/exp_generic_double_s.verbose.rpt 
Command       syn_report done; 0.55 sec.
Execute       db_write -model exp_generic<double> -f -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/exp_generic_double_s.adb 
Command       db_write done; 0.49 sec.
Execute       gen_tb_info exp_generic<double> -p /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/exp_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model generic_tanh<double> -vendor xilinx -mg_file /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/generic_tanh_double_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'nerons_dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nerons_dcmp_64ns_64ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nerons_ddiv_64ns_64ns_64_31_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nerons_dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 393.396 MB.
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute       gen_rtl generic_tanh<double> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/syn/systemc/generic_tanh_double_s -synmodules exp_generic<double> generic_tanh<double> calculateLayer3 calculateLayer4 nerons 
Execute       gen_rtl generic_tanh<double> -style xilinx -f -lang vhdl -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/syn/vhdl/generic_tanh_double_s 
Execute       gen_rtl generic_tanh<double> -style xilinx -f -lang vlog -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/syn/verilog/generic_tanh_double_s 
Execute       syn_report -csynth -model generic_tanh<double> -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/syn/report/generic_tanh_double_s_csynth.rpt 
Execute       syn_report -rtlxml -model generic_tanh<double> -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/syn/report/generic_tanh_double_s_csynth.xml 
Execute       syn_report -verbosereport -model generic_tanh<double> -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/generic_tanh_double_s.verbose.rpt 
Command       syn_report done; 0.61 sec.
Execute       db_write -model generic_tanh<double> -f -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/generic_tanh_double_s.adb 
Command       db_write done; 0.48 sec.
Execute       gen_tb_info generic_tanh<double> -p /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/generic_tanh_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model calculateLayer3 -vendor xilinx -mg_file /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'nerons_dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nerons_dptohp_64ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nerons_hadd_16ns_16ns_16_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nerons_hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nerons_hptodp_16ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer3'.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 396.507 MB.
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute       gen_rtl calculateLayer3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/syn/systemc/calculateLayer3 -synmodules exp_generic<double> generic_tanh<double> calculateLayer3 calculateLayer4 nerons 
Execute       gen_rtl calculateLayer3 -style xilinx -f -lang vhdl -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/syn/vhdl/calculateLayer3 
Execute       gen_rtl calculateLayer3 -style xilinx -f -lang vlog -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/syn/verilog/calculateLayer3 
Execute       syn_report -csynth -model calculateLayer3 -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/syn/report/calculateLayer3_csynth.rpt 
Execute       syn_report -rtlxml -model calculateLayer3 -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/syn/report/calculateLayer3_csynth.xml 
Execute       syn_report -verbosereport -model calculateLayer3 -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer3.verbose.rpt 
Command       syn_report done; 0.85 sec.
Execute       db_write -model calculateLayer3 -f -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer3.adb 
Command       db_write done; 0.67 sec.
Execute       gen_tb_info calculateLayer3 -p /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model calculateLayer4 -vendor xilinx -mg_file /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer4.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'nerons_dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nerons_dptohp_64ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nerons_hadd_16ns_16ns_16_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nerons_hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nerons_hptodp_16ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111]  Elapsed time: 1.73 seconds; current allocated memory: 400.249 MB.
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute       gen_rtl calculateLayer4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/syn/systemc/calculateLayer4 -synmodules exp_generic<double> generic_tanh<double> calculateLayer3 calculateLayer4 nerons 
Execute       gen_rtl calculateLayer4 -style xilinx -f -lang vhdl -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/syn/vhdl/calculateLayer4 
Execute       gen_rtl calculateLayer4 -style xilinx -f -lang vlog -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/syn/verilog/calculateLayer4 
Execute       syn_report -csynth -model calculateLayer4 -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/syn/report/calculateLayer4_csynth.rpt 
Execute       syn_report -rtlxml -model calculateLayer4 -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/syn/report/calculateLayer4_csynth.xml 
Execute       syn_report -verbosereport -model calculateLayer4 -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer4.verbose.rpt 
Command       syn_report done; 0.4 sec.
Execute       db_write -model calculateLayer4 -f -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer4.adb 
Command       db_write done; 0.29 sec.
Execute       gen_tb_info calculateLayer4 -p /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nerons' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model nerons -vendor xilinx -mg_file /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'nerons/Layer2_Neurons_CPU' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nerons/Layer5_Neurons_CPU' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nerons' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'nerons_dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nerons_hadd_16ns_16ns_16_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nerons_hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nerons_hptodp_16ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nerons'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 402.499 MB.
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute       gen_rtl nerons -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/syn/systemc/nerons -synmodules exp_generic<double> generic_tanh<double> calculateLayer3 calculateLayer4 nerons 
Execute       gen_rtl nerons -istop -style xilinx -f -lang vhdl -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/syn/vhdl/nerons 
Execute       gen_rtl nerons -istop -style xilinx -f -lang vlog -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/syn/verilog/nerons 
Execute       syn_report -csynth -model nerons -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/syn/report/nerons_csynth.rpt 
Execute       syn_report -rtlxml -model nerons -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/syn/report/nerons_csynth.xml 
Execute       syn_report -verbosereport -model nerons -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.verbose.rpt 
Command       syn_report done; 0.63 sec.
Execute       db_write -model nerons -f -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.adb 
Command       db_write done; 0.24 sec.
Execute       gen_tb_info nerons -p /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons 
Execute       export_constraint_db -f -tool general -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.constraint.tcl 
Execute       syn_report -designview -model nerons -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.design.xml 
Command       syn_report done; 0.18 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model nerons -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model nerons -o /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks nerons 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain nerons 
INFO-FLOW: Model list for RTL component generation: exp_generic<double> generic_tanh<double> calculateLayer3 calculateLayer4 nerons
INFO-FLOW: Handling components in module [exp_generic_double_s] ... 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO-FLOW: Found component nerons_mul_72ns_13s_84_5_1.
INFO-FLOW: Append model nerons_mul_72ns_13s_84_5_1
INFO-FLOW: Found component nerons_mul_36ns_43ns_79_2_1.
INFO-FLOW: Append model nerons_mul_36ns_43ns_79_2_1
INFO-FLOW: Found component nerons_mul_44ns_49ns_93_2_1.
INFO-FLOW: Append model nerons_mul_44ns_49ns_93_2_1
INFO-FLOW: Found component nerons_mul_50ns_50ns_100_2_1.
INFO-FLOW: Append model nerons_mul_50ns_50ns_100_2_1
INFO-FLOW: Found component nerons_mac_muladd_16ns_16s_19s_31_1_1.
INFO-FLOW: Append model nerons_mac_muladd_16ns_16s_19s_31_1_1
INFO-FLOW: Found component exp_generic_double_s_table_exp_Z1_array_s.
INFO-FLOW: Append model exp_generic_double_s_table_exp_Z1_array_s
INFO-FLOW: Found component exp_generic_double_s_table_f_Z3_array_V.
INFO-FLOW: Append model exp_generic_double_s_table_f_Z3_array_V
INFO-FLOW: Found component exp_generic_double_s_table_f_Z2_array_V.
INFO-FLOW: Append model exp_generic_double_s_table_f_Z2_array_V
INFO-FLOW: Handling components in module [generic_tanh_double_s] ... 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/generic_tanh_double_s.compgen.tcl 
INFO-FLOW: Found component nerons_dadddsub_64ns_64ns_64_5_full_dsp_1.
INFO-FLOW: Append model nerons_dadddsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: Found component nerons_dmul_64ns_64ns_64_6_max_dsp_1.
INFO-FLOW: Append model nerons_dmul_64ns_64ns_64_6_max_dsp_1
INFO-FLOW: Found component nerons_ddiv_64ns_64ns_64_31_1.
INFO-FLOW: Append model nerons_ddiv_64ns_64ns_64_31_1
INFO-FLOW: Found component nerons_dcmp_64ns_64ns_1_2_1.
INFO-FLOW: Append model nerons_dcmp_64ns_64ns_1_2_1
INFO-FLOW: Handling components in module [calculateLayer3] ... 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer3.compgen.tcl 
INFO-FLOW: Found component nerons_hadd_16ns_16ns_16_5_full_dsp_1.
INFO-FLOW: Append model nerons_hadd_16ns_16ns_16_5_full_dsp_1
INFO-FLOW: Found component nerons_hmul_16ns_16ns_16_4_max_dsp_1.
INFO-FLOW: Append model nerons_hmul_16ns_16ns_16_4_max_dsp_1
INFO-FLOW: Found component nerons_hptodp_16ns_64_2_1.
INFO-FLOW: Append model nerons_hptodp_16ns_64_2_1
INFO-FLOW: Found component nerons_dptohp_64ns_16_2_1.
INFO-FLOW: Append model nerons_dptohp_64ns_16_2_1
INFO-FLOW: Found component calculateLayer3_Layer2_Weights_CPU.
INFO-FLOW: Append model calculateLayer3_Layer2_Weights_CPU
INFO-FLOW: Handling components in module [calculateLayer4] ... 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer4.compgen.tcl 
INFO-FLOW: Found component calculateLayer4_Layer3_Weights_CPU.
INFO-FLOW: Append model calculateLayer4_Layer3_Weights_CPU
INFO-FLOW: Handling components in module [nerons] ... 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.compgen.tcl 
INFO-FLOW: Found component nerons_Layer4_Weights_CPU.
INFO-FLOW: Append model nerons_Layer4_Weights_CPU
INFO-FLOW: Found component nerons_Layer3_Neurons_CPU.
INFO-FLOW: Append model nerons_Layer3_Neurons_CPU
INFO-FLOW: Found component nerons_Layer4_Neurons_CPU.
INFO-FLOW: Append model nerons_Layer4_Neurons_CPU
INFO-FLOW: Append model exp_generic_double_s
INFO-FLOW: Append model generic_tanh_double_s
INFO-FLOW: Append model calculateLayer3
INFO-FLOW: Append model calculateLayer4
INFO-FLOW: Append model nerons
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: nerons_mul_72ns_13s_84_5_1 nerons_mul_36ns_43ns_79_2_1 nerons_mul_44ns_49ns_93_2_1 nerons_mul_50ns_50ns_100_2_1 nerons_mac_muladd_16ns_16s_19s_31_1_1 exp_generic_double_s_table_exp_Z1_array_s exp_generic_double_s_table_f_Z3_array_V exp_generic_double_s_table_f_Z2_array_V nerons_dadddsub_64ns_64ns_64_5_full_dsp_1 nerons_dmul_64ns_64ns_64_6_max_dsp_1 nerons_ddiv_64ns_64ns_64_31_1 nerons_dcmp_64ns_64ns_1_2_1 nerons_hadd_16ns_16ns_16_5_full_dsp_1 nerons_hmul_16ns_16ns_16_4_max_dsp_1 nerons_hptodp_16ns_64_2_1 nerons_dptohp_64ns_16_2_1 calculateLayer3_Layer2_Weights_CPU calculateLayer4_Layer3_Weights_CPU nerons_Layer4_Weights_CPU nerons_Layer3_Neurons_CPU nerons_Layer4_Neurons_CPU exp_generic_double_s generic_tanh_double_s calculateLayer3 calculateLayer4 nerons
INFO-FLOW: To file: write model nerons_mul_72ns_13s_84_5_1
INFO-FLOW: To file: write model nerons_mul_36ns_43ns_79_2_1
INFO-FLOW: To file: write model nerons_mul_44ns_49ns_93_2_1
INFO-FLOW: To file: write model nerons_mul_50ns_50ns_100_2_1
INFO-FLOW: To file: write model nerons_mac_muladd_16ns_16s_19s_31_1_1
INFO-FLOW: To file: write model exp_generic_double_s_table_exp_Z1_array_s
INFO-FLOW: To file: write model exp_generic_double_s_table_f_Z3_array_V
INFO-FLOW: To file: write model exp_generic_double_s_table_f_Z2_array_V
INFO-FLOW: To file: write model nerons_dadddsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: To file: write model nerons_dmul_64ns_64ns_64_6_max_dsp_1
INFO-FLOW: To file: write model nerons_ddiv_64ns_64ns_64_31_1
INFO-FLOW: To file: write model nerons_dcmp_64ns_64ns_1_2_1
INFO-FLOW: To file: write model nerons_hadd_16ns_16ns_16_5_full_dsp_1
INFO-FLOW: To file: write model nerons_hmul_16ns_16ns_16_4_max_dsp_1
INFO-FLOW: To file: write model nerons_hptodp_16ns_64_2_1
INFO-FLOW: To file: write model nerons_dptohp_64ns_16_2_1
INFO-FLOW: To file: write model calculateLayer3_Layer2_Weights_CPU
INFO-FLOW: To file: write model calculateLayer4_Layer3_Weights_CPU
INFO-FLOW: To file: write model nerons_Layer4_Weights_CPU
INFO-FLOW: To file: write model nerons_Layer3_Neurons_CPU
INFO-FLOW: To file: write model nerons_Layer4_Neurons_CPU
INFO-FLOW: To file: write model exp_generic_double_s
INFO-FLOW: To file: write model generic_tanh_double_s
INFO-FLOW: To file: write model calculateLayer3
INFO-FLOW: To file: write model calculateLayer4
INFO-FLOW: To file: write model nerons
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'nerons_mul_72ns_13s_84_5_1_MulnS_0'
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'nerons_mul_36ns_43ns_79_2_1_MulnS_1'
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'nerons_mul_44ns_49ns_93_2_1_MulnS_2'
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'nerons_mul_50ns_50ns_100_2_1_MulnS_3'
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'exp_generic_double_s_table_exp_Z1_array_s_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'exp_generic_double_s_table_f_Z3_array_V_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'exp_generic_double_s_table_f_Z2_array_V_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.22 sec.
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/generic_tanh_double_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'calculateLayer3_Layer2_Weights_CPU_rom' using block ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.53 sec.
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer4.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_Layer3_Weights_CPU_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 4.83 sec.
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'nerons_Layer4_Weights_CPU_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'nerons_Layer3_Neurons_CPU_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'nerons_Layer4_Neurons_CPU_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=nerons xml_exists=0
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/generic_tanh_double_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer4.compgen.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/generic_tanh_double_s.compgen.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer3.compgen.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer4.compgen.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute         source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/generic_tanh_double_s.compgen.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer3.compgen.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer4.compgen.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.constraint.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=26 #gSsdmPorts=6
Execute       source /opt/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.compgen.dataonly.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.constraint.tcl 
Execute       sc_get_clocks nerons 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/impl/misc/nerons_ap_dadddsub_3_full_dsp_64_ip.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/impl/misc/nerons_ap_dcmp_0_no_dsp_64_ip.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/impl/misc/nerons_ap_ddiv_29_no_dsp_64_ip.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/impl/misc/nerons_ap_dmul_4_max_dsp_64_ip.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/impl/misc/nerons_ap_dptohp_0_no_dsp_64_ip.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/impl/misc/nerons_ap_hadd_3_full_dsp_16_ip.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/impl/misc/nerons_ap_hmul_2_max_dsp_16_ip.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/impl/misc/nerons_ap_hptodp_0_no_dsp_16_ip.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/exp_generic_double_s.tbgen.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/generic_tanh_double_s.tbgen.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer3.tbgen.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/calculateLayer4.tbgen.tcl 
Execute       source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1153.117 ; gain = 464.004 ; free physical = 1107 ; free virtual = 9394
INFO: [VHDL 208-304] Generating VHDL RTL for nerons.
INFO: [VLOG 209-307] Generating Verilog RTL for nerons.
Command     autosyn done; 22.79 sec.
Command   csynth_design done; 46.42 sec.
Command ap_source done; 47.29 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1 opened at Sat Jan 01 19:11:13 CET 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.54 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.62 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.76 sec.
Execute   cosim_design -rtl vhdl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     is_encrypted /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/testbench.cpp 
Execute     is_encrypted /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.tcls/345.h 
Execute     is_encrypted /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.tcls/345.cpp 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/testbench.cpp /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.6 sec.
Execute     tidy_31 xilinx-tb31-process /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.67 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.tcls/345.cpp /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/345.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/345.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/345.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 2.02 sec.
Execute     tidy_31 xilinx-tb31-process /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/345.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/345.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 2.08 sec.
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 23.05 sec.
Command ap_source done; error code: 1; 23.81 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1 opened at Sat Jan 01 19:18:43 CET 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.58 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.66 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.82 sec.
Execute   cosim_design -rtl vhdl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     is_encrypted /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/testbench.cpp 
Execute     is_encrypted /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.tcls/345.h 
Execute     is_encrypted /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.tcls/345.cpp 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/testbench.cpp /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.64 sec.
Execute     tidy_31 xilinx-tb31-process /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.74 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.tcls/345.cpp /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/345.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/345.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/345.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 2.1 sec.
Execute     tidy_31 xilinx-tb31-process /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/345.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/345.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 2.08 sec.
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.33 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Command     ap_source done; error code: 1; 26.52 sec.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; error code: 2; 86.98 sec.
Command ap_source done; error code: 1; 87.8 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1 opened at Sat Jan 01 19:23:10 CET 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.5 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.58 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.71 sec.
Execute   cosim_design -rtl vhdl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     is_encrypted /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/testbench.cpp 
Execute     is_encrypted /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.tcls/345.h 
Execute     is_encrypted /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.tcls/345.cpp 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/testbench.cpp /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.56 sec.
Execute     tidy_31 xilinx-tb31-process /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.63 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.tcls/345.cpp /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/345.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/345.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/345.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.9 sec.
Execute     tidy_31 xilinx-tb31-process /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/345.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/345.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.89 sec.
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 21.82 sec.
Command ap_source done; error code: 1; 22.53 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1 opened at Sat Jan 01 19:24:56 CET 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.5 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.58 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.71 sec.
Execute   cosim_design -rtl vhdl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     is_encrypted /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/testbench.cpp 
Execute     is_encrypted /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.tcls/345.h 
Execute     is_encrypted /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.tcls/345.cpp 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/testbench.cpp /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.56 sec.
Execute     tidy_31 xilinx-tb31-process /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.63 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.tcls/345.cpp /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/345.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/345.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/345.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.87 sec.
Execute     tidy_31 xilinx-tb31-process /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/345.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/345.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.9 sec.
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 22.04 sec.
Command ap_source done; error code: 1; 22.76 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1 opened at Sat Jan 01 19:25:49 CET 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.6 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.68 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.84 sec.
Execute   cosim_design 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     is_encrypted /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/testbench.cpp 
Execute     is_encrypted /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.tcls/345.h 
Execute     is_encrypted /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.tcls/345.cpp 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/testbench.cpp /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.64 sec.
Execute     tidy_31 xilinx-tb31-process /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.71 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.tcls/345.cpp /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/345.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/345.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/345.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 2.22 sec.
Execute     tidy_31 xilinx-tb31-process /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/345.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/345.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 2.3 sec.
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.rtl_wrap.cfg.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.36 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     source /home/iamgron/Documents/Fac/M2/FPGA2/projet/FPGA2/hls/hlsed_neurons/solution1/.autopilot/db/nerons.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Command     ap_source done; error code: 1; 24.12 sec.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; error code: 2; 83.78 sec.
Command ap_source done; error code: 1; 84.62 sec.
Execute cleanup_all 
