
open_block ../ndm/cv32e40p_top:cv32e40p_powerplan
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14rvt_ss0p6v125c', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library "cv32e40p_top'. (NDM-102)
Information: User units loaded from library 'saed14rvt_ss0p6v125c' (LNK-040)
Opening block 'cv32e40p_top:cv32e40p_powerplan.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
{cv32e40p_top:cv32e40p_powerplan.design}
copy_block -from_block cv32e40p_top:cv32e40p_powerplan -to_block cv32e40p_placement
Information: Overwriting block 'cv32e40p_placement.design' in library 'cv32e40p_top'. (DES-025)
{cv32e40p_top:cv32e40p_placement.design}
current_block cv32e40p_placement
{cv32e40p_top:cv32e40p_placement.design}
source ../../Synthesis/cons/dont_use.tcl
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDF_V1_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDF_V2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDH_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN2_MM_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN3_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN4_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO211_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO21B_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO21_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO22_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO221_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO222_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO2BB2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO2BB2_V1_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO31_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO32_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO33_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI21_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI211_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI22_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI221_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI222_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI31_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI311_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI32_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI33_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_UCDC_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EN2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EN3_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EN4_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO2_MM_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO3_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO4_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_S_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_MM_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX3_V1M_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX4_V1U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI2_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI3_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI4_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2B_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_CDC_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_MM_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND3_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND3B_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND4_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2B_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_MM_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3B_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA211_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA21B_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA21_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA221_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA222_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA2BB2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA2BB2_V1_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA31_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA32_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA33_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI21_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI211_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI22_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI221_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI222_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI31_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI311_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI32_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI33_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2_MM_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR3_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDNRBSBQ_V2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDN_V2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPCBQ_V2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPCBQ_V2LP_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPMQ_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPQB_V2LP_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBQ_V2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBQ_V2LP_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBSBQ_V2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPSBQ_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPSYNSBQ_V2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDP_V2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDP_V2LP_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTPL_V5_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDNQ_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDNRBQ_V2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDPQ_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDPSBQ_V2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPMQ_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPMQ_LP_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPQB_V2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPQB_V2LP_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPQ_V2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPQ_V2LP_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPRBQ_V2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPRBQ_V2LP_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPRBSBQ_V2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPRBSBQ_V2LP_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSBQ_V2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSBQ_V2LP_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSYNRBQ_V2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSYNRBQ_V2LP_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSYNSBQ_V2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSYNSBQ_V2LP_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDP_V2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOINV_IW_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDN2_V2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDN4_V2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN2_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN3_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN4_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO22_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO2BB2_V1_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI21_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI22_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI31_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI311_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI32_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI33_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_U_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EN2_V1_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO2_V1_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_S_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2B_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND3_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND3B_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND4_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2B_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3B_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR4_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA2BB2_V1_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA32_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI21_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI22_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI31_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI311_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI32_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI33_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2_MM_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR3_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_PS_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOBUF_IW_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDF_V1_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDF_V2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDH_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN2B_MM_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN2_MM_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN3_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN3_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN4_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO211_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO21_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO21B_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO21_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO221_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO22_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO222_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO2BB2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO2BB2_V1_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO31_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO32_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO33_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI211_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI21_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI21_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI221_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI22_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI222_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI22_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI311_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI31_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI31_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI32_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI33_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_UCDC_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DEL_L4D100_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DEL_R2V1_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DEL_R2V2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DEL_R2V3_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EN2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EN2_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EN3_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EN4_M_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO2_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO2_MM_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO3_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO4_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_S_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_MM_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX3_V1M_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX4_V1M_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI2_B_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI2_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI3_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2B_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_CDC_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_MM_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND3_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND3B_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND3_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND4_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2B_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_MM_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3B_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA211_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA21_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA21B_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA21_MM_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA221_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA222_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA2BB2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA2BB2_V1_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA31_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA32_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA33_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI211_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI21_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI221_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI22_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI222_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI311_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI31_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI32_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI33_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2_ISO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2_MM_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR3_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR4_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDNQ_V3_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDNRBSBQ_V2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDN_V2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPCBQ_V2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPCBQ_V2LP_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPCBQ_V3_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPMQ_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPQB_V2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPQB_V2LP_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPQB_V3_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPQ_V2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPQ_V2ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPQ_V3_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBQ_V2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBQ_V2LP_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBSBQ_V2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPSBQ_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPSYNSBQ_V2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDP_V2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDP_V2LP_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTNLT_V5_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTPLT_V5_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTPL_V5_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKINVGTPLT_V7_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CLKSPLT_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDND2NQ_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDNQ_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDNQOR2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDNQ_V1_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDNR2PQ_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDNRBQ_V2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDOR2PQ_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDPQ_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDPQ_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDPQ_V1_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDPRSQB_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDPSBQ_V2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDNQ_V3_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDN_V2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPMQ_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPMQ_LP_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPQB_V2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPQB_V2LP_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPQB_V3_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPQ_V2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPQ_V2LP_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPQ_V3_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPRBQ_V2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPRBQ_V2LP_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPRBQ_V3_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPRBSBQ_V2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPRBSBQ_V2LP_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSBQ_V2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSBQ_V2LP_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSYNRBQ_V2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSYNRBQ_V2LP_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSYNRBQ_V3_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSYNSBQ_V2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSYNSBQ_V2LP_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDP_V2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDP_V2LP_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ISOS0CL1_PECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ISOS1CL0_PECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN2B_PSECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_PECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DEL_PR2V2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_PECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_PS_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2B_PSECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE1_V1ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE0_PV1ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE1_PV1ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN2_ISO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN2_ISO4_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOINV_IW_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSB2BDPRBQ_PV2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDN2_V2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDN4_V2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPQM4_V2LPY2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPQM4_V2Y2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSYNRBQM4_V2LPY2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSYNRBQM4_V2Y2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_OR2_AN2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ISOS0CL1_PECO4_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LSRDPQ_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LSRDPQ4_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_ISO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_SRRDPQ_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_SRRDPQ4_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_SSRRDPQ_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_SSRRDPQ4_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FILL_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI21_1P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI22_1P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_1P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_1P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EN2_1P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EN2_V1_1P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO2_1P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO2_V1_1P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_1P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_S_1P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_1P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_1P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2B_1P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_1P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2B_1P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3B_1P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA31_1P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI21_1P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI22_1P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2_MM_1P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_PS_1P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOBUF_IW_1P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CAPTTAPP6.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBQ_V2_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_3.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO21_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI21_3.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA221_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO3_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO2BB2_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI311_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2_MM_3.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_MM_3.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_3.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI31_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2_MM_20.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2_MM_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN2_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI32_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA21B_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2B_PMM_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR4_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_CDC_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN3_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR4_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EN2_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO2BB2_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO221_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI22_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO222_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA2BB2_V1_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDF_V1_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_PECO_12.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_PECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_PECO_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_PECO_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_PECO_8.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_ECO_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_ECO_3.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_ECO_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_ECO_6.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_ECO_8.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_PS_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_PS_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_PS_3.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_PS_6.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_20.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_3.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_6.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_8.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_10.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_12.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_16.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_20.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI222_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI222_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI222_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO32_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO21B_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI22_3.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA33_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA33_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA33_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_3.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO2BB2_V1_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO33_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO33_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI22_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA21_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND3_3.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND3_3.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI21_3.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI311_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO221_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO221_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR3_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA31_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA21_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO2BB2_V1_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA33_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA31_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO21_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO21B_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI311_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO33_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI222_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI21_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI33_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3B_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI211_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI22_6.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI22_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_MM_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN2B_PMM_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA221_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI21_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI33_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO211_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2B_PSECO_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI3_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI3_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI221_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI221_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX3_V1M_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX3_V1M_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI3_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND3B_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN2_MM_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI3_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPRBQ_V2_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO32_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO221_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI21_3.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO32_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI311_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPSBQ_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_MM_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_MM_10.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_MM_12.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_MM_16.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_MM_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_MM_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_MM_3.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_MM_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_MM_6.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_MM_8.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPSBQ_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN2_ECO_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN3_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN4_ECO_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO21_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI21_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI22_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI31_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_ECO_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_ECO_3.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_ECO_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_ECO_6.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_ECO_7.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_ECO_8.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_ECO_12.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_ECO_15.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_ECO_18.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_ECO_6.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_ECO_9.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EN2_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO2_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_ECO_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_ECO_3.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_ECO_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_ECO_6.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_ECO_8.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_ECO_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI2_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI2_ECO_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_ECO_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND3_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_ECO_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2_ECO_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDPQ_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FILL_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FILL_ECO_12.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FILL_ECO_15.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FILL_ECO_18.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FILL_ECO_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FILL_ECO_3.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FILL_ECO_6.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FILL_ECO_9.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_S_9.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_S_10.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_S_12.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_S_16.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_S_20.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBQ_V2_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBQ_V2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBQ_V2_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBQ_V2_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBQ_V2LP_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBQ_V2LP_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBQ_V2LP_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR3_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR3_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR3_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR3_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR3_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_1P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_ECO_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_MM_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_MM_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_MM_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_MM_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_3.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_8.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI31_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI31_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI31_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI31_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI31_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI31_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN3_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN3_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN3_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN3_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN3_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN3_8.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN3_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI31_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI31_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI31_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI31_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI31_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_0P75.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_3.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_8.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRB_V3_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_1P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_ECO_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_ECO_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_MM_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_MM_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_MM_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_MM_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO32_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO32_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO32_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO32_U_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOINV_IW_0P5.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOINV_IW_1.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOINV_IW_2.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOINV_IW_4.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOINV_IW_6.timing' is set in the current block 'cv32e40p_placement', because the actual library setting may not be overwritten. (ATTR-12)
1
read_sdc ../../DFT/sdc/cv32e40p_top.sdc
Using libraries: cv32e40p_top saed14rvt_ss0p6v125c
Warning: In library cv32e40p_top, no block views exist for block cv32e40p_top. (LNK-064)
Visiting block cv32e40p_top:cv32e40p_placement.design
Design 'cv32e40p_top' was successfully linked.
Information: Loading SDC version 2.1 file '/mnt/hgfs/GP/DFT/sdc/cv32e40p_top.sdc' (FILE-007)
Warning: The 'set_max_fanout' command is not supported in this program.  The command will be ignored. (CSTR-011)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
1
add_spare_cells -cell_name sspare -lib_cell "*/SAEDRVT14_ND2_2 */SAEDRVT14_NR2_2"  -num_instances 25
The total needed area to add new spare cells is 17.7600.
****************************************
Report : ECO add_spare_cells Summary
Design : cv32e40p_placement
Version: O-2018.06-SP1
Date   : Thu May 29 05:21:55 2025
****************************************
Total 50 spare cells are added.

Library Cell saed14rvt_ss0p6v125c/SAEDRVT14_ND2_2:
    Add   25 cells in the voltage Area DEFAULT_VA

Library Cell saed14rvt_ss0p6v125c/SAEDRVT14_NR2_2:
    Add   25 cells in the voltage Area DEFAULT_VA
1
set spare_cells [get_cells *sspare*]
{sspare_0 sspare_0_0 sspare_0_1 sspare_0_10 sspare_0_11 sspare_0_12 sspare_0_13 sspare_0_14 sspare_0_15 sspare_0_16 sspare_0_17 sspare_0_18 sspare_0_19 sspare_0_2 sspare_0_20 sspare_0_21 sspare_0_22 sspare_0_23 sspare_0_24 sspare_0_3 sspare_0_4 sspare_0_5 sspare_0_6 sspare_0_7 sspare_0_8 sspare_0_9 sspare_1 sspare_10 sspare_11 sspare_12 sspare_13 sspare_14 sspare_15 sspare_16 sspare_17 sspare_18 sspare_19 sspare_2 sspare_20 sspare_21 sspare_22 sspare_23 sspare_24 sspare_3 sspare_4 sspare_5 sspare_6 sspare_7 sspare_8 sspare_9}
spread_spare_cells -cells $spare_cells
The spare cells are spread successfully.
1
place_eco_cells -cells $spare_cells -legalize_only 


********  Legalize ECO Cells  ********

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Begin building search trees for block cv32e40p_top:cv32e40p_placement.design
Done building search trees for block cv32e40p_top:cv32e40p_placement.design (time 0s)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 377 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 7917 vias out of 18644 total vias.

Legalizing Top Level Design cv32e40p_top ... 
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     50901.2        42074        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Warning: standard cell core_i/id_stage_i/add_576/U1_30 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell core_i/id_stage_i/add_576/U1_29 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell core_i/id_stage_i/add_576/U1_28 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell core_i/id_stage_i/add_576/U1_27 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell core_i/id_stage_i/add_576/U1_26 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell core_i/id_stage_i/add_576/U1_25 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell core_i/id_stage_i/add_576/U1_24 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell core_i/id_stage_i/add_576/U1_23 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell core_i/id_stage_i/add_576/U1_22 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell core_i/id_stage_i/add_576/U1_21 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
...
Warning: 39189 standard cells were fixed but not placed on rows. All advanced rules will be ignored for those cells.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  42074
number of references:                73
number of site rows:                376
number of locations attempted:      701
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          50 (400 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.249 um ( 0.41 row height)
rms weighted cell displacement:   0.249 um ( 0.41 row height)
max cell displacement:            0.600 um ( 1.00 row height)
avg cell displacement:            0.211 um ( 0.35 row height)
avg weighted cell displacement:   0.211 um ( 0.35 row height)
number of cells moved:               50
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: sspare_18 (SAEDRVT14_ND2_2)
  Input location: (27.5626,118.4)
  Legal location: (27.57,117.8)
  Displacement:   0.600 um ( 1.00 row height)
Cell: sspare_14 (SAEDRVT14_ND2_2)
  Input location: (72.6878,73.28)
  Legal location: (72.636,72.8)
  Displacement:   0.483 um ( 0.80 row height)
Cell: sspare_23 (SAEDRVT14_ND2_2)
  Input location: (72.6878,163.52)
  Legal location: (72.71,164)
  Displacement:   0.481 um ( 0.80 row height)
Cell: sspare_2 (SAEDRVT14_ND2_2)
  Input location: (117.813,118.4)
  Legal location: (118.22,118.4)
  Displacement:   0.407 um ( 0.68 row height)
Cell: sspare_7 (SAEDRVT14_ND2_2)
  Input location: (117.813,208.64)
  Legal location: (117.85,209)
  Displacement:   0.362 um ( 0.60 row height)
Cell: sspare_10 (SAEDRVT14_ND2_2)
  Input location: (117.813,28.16)
  Legal location: (117.776,27.8)
  Displacement:   0.362 um ( 0.60 row height)
Cell: sspare_5 (SAEDRVT14_ND2_2)
  Input location: (27.5626,208.64)
  Legal location: (27.57,209)
  Displacement:   0.360 um ( 0.60 row height)
Cell: sspare_0 (SAEDRVT14_ND2_2)
  Input location: (27.5626,28.16)
  Legal location: (27.57,27.8)
  Displacement:   0.360 um ( 0.60 row height)
Cell: sspare_16 (SAEDRVT14_ND2_2)
  Input location: (162.938,73.28)
  Legal location: (163.212,73.4)
  Displacement:   0.299 um ( 0.50 row height)
Cell: sspare_3 (SAEDRVT14_ND2_2)
  Input location: (162.938,163.52)
  Legal location: (163.212,163.4)
  Displacement:   0.299 um ( 0.50 row height)

****************************************
Report : ECO Legalize Displacement
Design : cv32e40p_placement
Version: O-2018.06-SP1
Date   : Thu May 29 05:22:07 2025
****************************************

avg cell displacement:    0.205 um ( 0.34 row height)
max cell displacement:    0.600 um ( 1.00 row height)
std deviation:            0.128 um ( 0.21 row height)
number of cell moved:        50 cells (out of 50 cells)

50
set_app_options -list {opt.tie_cell.max_fanout 25}
opt.tie_cell.max_fanout 25
add_tie_cells -objects $spare_cells -tie_low_lib_cells [get_lib_cells */SAEDRVT14_TIE0_4]  -tie_high_lib_cells [get_lib_cells  */SAEDRVT14_TIE1_4]  -legalize
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_placement.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design cv32e40p_placement  (NEX-011)
Information: r = 2.467980 ohm/um, via_r = 0.644965 ohm/cut, c = 0.100151 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.179617 ohm/um, via_r = 1.038181 ohm/cut, c = 0.101801 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (2306260 2306000)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Information: The RC mode used is VR for design 'cv32e40p_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40228, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
WARNING: The "-legalize" option is being deprecated. Please stop using this option.
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 377 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 7917 vias out of 18644 total vias.
------------------------
Begin tie-cell insertion
INFO: debug level = 0
INFO: max fanout = 25
INFO: max diameter (in user unit) = 12.00
INFO: Available logic one lib cells: SAEDRVT14_TIE1_4 
INFO: Available logic zero lib cells: SAEDRVT14_TIE0_4 
INFO: Tie cell support for abstract block enabled
INFO: Found 4 constant one nets with 0 load pins
INFO: Found 1 constant zero nets with 100 load pins
INFO: Found 13 tie-hi cells with 1444 load pins
INFO: Found 21 tie-low cells with 305 load pins
INFO: Number of nets with violations: 13
INFO: Added 26 tie-low cells
1
set_dont_touch $spare_cells
1
set_fixed_objects $spare_cells
1
set_placement_spacing_label -name {X} -side both -lib_cells [get_lib_cells */*/frame]
1
set_placement_spacing_rule -labels {X X} {1 2}
1
# set_app_options -name place.coarse.continue_on_missing_scandef -value true
set_app_option  -name place.coarse.congestion_driven_max_util -value 0.4
place.coarse.congestion_driven_max_util 0.4
set_app_options -name place.coarse.max_density -value 0.2
place.coarse.max_density 0.2
set_app_options -name place.coarse.target_routing_density -value 0.6
place.coarse.target_routing_density 0.6
set_app_options -name opt.common.user_instance_name_prefix -value "PLACE_"
opt.common.user_instance_name_prefix PLACE_
set_host_options -max_cores 8 -num_processes 8
1
# remove_ideal_network -all
check_design -checks pre_placement_stage
****************************************
 Report : check_design 
 Options: { pre_placement_stage }
 Design : cv32e40p_top
 Version: O-2018.06-SP1
 Date   : Thu May 29 05:22:17 2025
****************************************

Running mega-check 'pre_placement_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'rp_constraints'
    Running atomic-check 'timing'
    Running atomic-check 'hier_pre_placement'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   5          The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   246        The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 252 EMS messages : 0 errors, 251 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  NDMUI-173           1          There are no relative placement groups in the design.
  ----------------------------------------------------------------------------------------------------
  Total 1 non-EMS messages : 0 errors, 0 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2025May29052217.log'.
1
check_design -checks physical_constraints
****************************************
 Report : check_design 
 Options: { physical_constraints }
 Design : cv32e40p_top
 Version: O-2018.06-SP1
 Date   : Thu May 29 05:22:19 2025
****************************************

Running atomic-check 'physical_constraints'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DCHK-101     Warn   1          Consecutive metal layers '%layer' and '%layer' have the same pre...
  DCHK-104     Info   7          The layer '%layer' does not contain any PG shapes.
  DCHK-105     Warn   37         The spacing of layer '%layer' is greater than the difference of ...
  ----------------------------------------------------------------------------------------------------
  Total 45 EMS messages : 0 errors, 38 warnings, 7 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Total 0 non-EMS messages : 0 errors, 0 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
1
analyze_lib_cell_placement -lib_cells *
1
read_def ../../DFT/dft_def/cv32e40p_top.scandef
Information: Loading DEF file '/mnt/hgfs/GP/DFT/dft_def/cv32e40p_top.scandef' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Warning: Ignoring unsupported 'NAMESCASESENSITIVE' statement. (DEFR-015)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'SCANCHAINS' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
NAMESCASESENSITIVE             : 1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
SCANCHAINS                     : 6/6
1
place_opt
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)

Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (2306260 2306000)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Running merge clock gates
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)

MCG (merge_clock_gates) Statistics: ICG
    ICG                           1
    Attempt                       0
    Survivor                      0
    Removed                       0
    Skipped                       1
        reason: unique            1
    Total ICG at the end          1

Clearing enable all modes setting.

MCG (merge_clock_gates) Statistics: Total
    ICG                           1
    Attempt                       0
    Survivor                      0
    Removed                       0
    Skipped                       1
        reason: unique            1
    Total ICG at the end          1

Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (2306260 2306000)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Information: The RC mode used is VR for design 'cv32e40p_top'. (NEX-022)
Warning: turning e-eLpp off because no active dynamic power scenarios were found

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_driven_max_util                 :        0.4                 
place.coarse.max_density                                :        0.2                 
place.coarse.target_routing_density                     :        0.6                 

Start transferring placement data.
Restructuring in 75 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
DTDP placement: scenario=func_slow
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.20, congestion_driven_max_util 0.40. (PLACE-027)
Running precluster optimization.
coarse place 0% done.
coarse place 6% done.
coarse place 11% done.
coarse place 17% done.
coarse place 22% done.
coarse place 28% done.
coarse place 33% done.
coarse place 39% done.
coarse place 44% done.
coarse place 50% done.
coarse place 56% done.
coarse place 61% done.
coarse place 67% done.
coarse place 72% done.
coarse place 78% done.
coarse place 83% done.
coarse place 89% done.
coarse place 94% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.49641e+09
START_FUNC: check_dft          CPU:    265 s ( 0.07 hr) ELAPSE:    171 s ( 0.05 hr) MEM-PEAK:   609 Mb Thu May 29 05:24:30 2025
Information: Inconsistency exists between the design scandef and the netlist because the scan pin core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[4]/Q doesn't exist in SCANDEF. (DFT-004)
Information: Inconsistency exists between the design scandef and the netlist because the scan pin core_i/id_stage_i/mult_dot_op_a_ex_o_reg[21]/Q belongs to different scan chain instead of 3. (DFT-004)
DFT: number of valid scan chains : 4
DFT: number of failed scan chains : 2
END_FUNC: check_dft            CPU:    265 s ( 0.07 hr) ELAPSE:    171 s ( 0.05 hr) MEM-PEAK:   609 Mb Thu May 29 05:24:30 2025
DFT: repartition_method: physical_aware
DFT: reordering_method: physical_aware
START_FUNC: opt_dft            CPU:    265 s ( 0.07 hr) ELAPSE:    171 s ( 0.05 hr) MEM-PEAK:   609 Mb Thu May 29 05:24:30 2025
Running DFT optimization using 8 thread(s)
START_FUNC: dft_repartition    CPU:    265 s ( 0.07 hr) ELAPSE:    171 s ( 0.05 hr) MEM-PEAK:   609 Mb Thu May 29 05:24:30 2025
Warning: DFT repartition is skipped on PARTITION label scan_clk_30_30 group due to the failed scan chain 2. (DFT-009)
END_FUNC: dft_repartition      CPU:    265 s ( 0.07 hr) ELAPSE:    171 s ( 0.05 hr) MEM-PEAK:   609 Mb Thu May 29 05:24:30 2025
START_FUNC: dft_reorder        CPU:    265 s ( 0.07 hr) ELAPSE:    171 s ( 0.05 hr) MEM-PEAK:   609 Mb Thu May 29 05:24:30 2025
Warning: DFT reordering is skipped for the failed scan chain 2. (DFT-010)
Warning: DFT reordering is skipped for the failed scan chain 3. (DFT-010)
END_FUNC: dft_reorder          CPU:    265 s ( 0.07 hr) ELAPSE:    171 s ( 0.05 hr) MEM-PEAK:   609 Mb Thu May 29 05:24:30 2025
END_FUNC: opt_dft              CPU:    265 s ( 0.07 hr) ELAPSE:    171 s ( 0.05 hr) MEM-PEAK:   609 Mb Thu May 29 05:24:30 2025
DFT: pre-opt wirelength:  0.000000
DFT: post-opt wirelength: 0.000000
START_FUNC: check_dft          CPU:    265 s ( 0.07 hr) ELAPSE:    171 s ( 0.05 hr) MEM-PEAK:   609 Mb Thu May 29 05:24:30 2025
Information: Inconsistency exists between the design scandef and the netlist because the scan pin core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[4]/Q doesn't exist in SCANDEF. (DFT-004)
Information: Inconsistency exists between the design scandef and the netlist because the scan pin core_i/id_stage_i/mult_dot_op_a_ex_o_reg[21]/Q belongs to different scan chain instead of 3. (DFT-004)
DFT: number of valid scan chains : 4
DFT: number of failed scan chains : 2
END_FUNC: check_dft            CPU:    265 s ( 0.07 hr) ELAPSE:    171 s ( 0.05 hr) MEM-PEAK:   609 Mb Thu May 29 05:24:31 2025
----------------------------------------------------------------

Running initial HFS and DRC step.
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Current block utilization is '0.40040', effective utilization is '0.43040'. (OPT-055)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_placement.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design cv32e40p_placement  (NEX-011)
Information: r = 2.464740 ohm/um, via_r = 0.637170 ohm/cut, c = 0.126968 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.179617 ohm/um, via_r = 1.038181 ohm/cut, c = 0.140166 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'cv32e40p_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40254, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 853, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 1939.638306, TNS = 4174510.786987, NVP = 2403

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:02:58  1939.638 4.175e+06 21907.980     0.000 1.000e+06      7002     11762         0     0.000       609 

Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
START_FUNC: psynopt_delay_opto CPU:    285 s ( 0.08 hr) ELAPSE:    180 s ( 0.05 hr) MEM-PEAK:   609 Mb Thu May 29 05:24:40 2025

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 1552 gates / 3019 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_slow  WNS = 1939.638306, TNS = 4174510.786987, NVP = 2403

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:06  1939.638 4.175e+06 21532.092     0.000 1.000e+06      6973     10300         0     0.000       609 

END_FUNC: psynopt_delay_opto   CPU:    291 s ( 0.08 hr) ELAPSE:    186 s ( 0.05 hr) MEM-PEAK:   609 Mb Thu May 29 05:24:46 2025
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)

    Scenario func_fast  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNS = 1939.638306, TNS = 4174510.786987, NVP = 2403
    Scenario func_fast  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = 0.032394, TNHS = 83.790855, NHVP = 4663

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:03:10  1939.638 4.175e+06 21532.092     0.000 1.000e+06      6973     10300         0     0.000       609    -0.032

Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Found 173 buffer-tree drivers

Roi-HfsDrc SN: 3403505 (361.682892)

Processing Buffer Trees  (ROI) ... 

Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
    [18]  10% ...
    [36]  20% ...
    [54]  30% ...
    [72]  40% ...
    [90]  50% ...
    [108]  60% ...
    [126]  70% ...
    [144]  80% ...
    [162]  90% ...
    [173] 100%  Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:         2733          209
  Inverters:          387          281
------------ ------------ ------------
      Total:         3120          490
------------ ------------ ------------

Number of Drivers Sized: 68 [39.31%]

ZBuf-MEM(max-mem) = total 713704 K / inuse 696544 K
Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_placement.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design cv32e40p_placement  (NEX-011)
Information: r = 2.464941 ohm/um, via_r = 0.637652 ohm/cut, c = 0.126800 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.179617 ohm/um, via_r = 1.038181 ohm/cut, c = 0.139034 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'cv32e40p_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 37568, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1045, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:29     0.000     0.000 20803.441     0.000    18.772      4449     10194         0     0.000       696 


    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:30     0.000     0.000 20803.441     0.000    18.772      4449     10194         0     0.000       696 

Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

Running initial optimization step.
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
START_FUNC: psynopt_delay_opto CPU:    331 s ( 0.09 hr) ELAPSE:    210 s ( 0.06 hr) MEM-PEAK:   696 Mb Thu May 29 05:25:10 2025

    Processing cells 
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:30     0.000     0.000 20803.441     0.000    18.772      4449     10194         0     0.000       696 


    Processing cells 
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:30     0.000     0.000 20803.441     0.000    18.772      4449     10194         0     0.000       696 


    Processing cells 
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:30     0.000     0.000 20803.441     0.000    18.772      4449     10194         0     0.000       696 


    Processing cells 
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:31     0.000     0.000 20803.441     0.000    18.772      4449     10194         0     0.000       696 

END_FUNC: psynopt_delay_opto   CPU:    332 s ( 0.09 hr) ELAPSE:    211 s ( 0.06 hr) MEM-PEAK:   696 Mb Thu May 29 05:25:11 2025
START_FUNC: psynopt_delay_opto CPU:    332 s ( 0.09 hr) ELAPSE:    211 s ( 0.06 hr) MEM-PEAK:   696 Mb Thu May 29 05:25:11 2025
Drc Mode Option: auto
ABF: Best buffer=SAEDRVT14_BUF_20: best inverter=SAEDRVT14_INV_S_8: useInverter=true: effort=low: 1.323: func_slow: 0
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
ABF: Core Area = 50 X 50 ()

    Processing cells 
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:33     0.000     0.000 20803.441     0.000    18.772      4449     10194         0     0.000       696 


    Processing cells 
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:33     0.000     0.000 20803.441     0.000    18.772      4449     10194         0     0.000       696 

END_FUNC: psynopt_delay_opto   CPU:    334 s ( 0.09 hr) ELAPSE:    214 s ( 0.06 hr) MEM-PEAK:   696 Mb Thu May 29 05:25:13 2025
START_FUNC: psynopt_delay_opto CPU:    334 s ( 0.09 hr) ELAPSE:    214 s ( 0.06 hr) MEM-PEAK:   696 Mb Thu May 29 05:25:13 2025

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:51     0.000     0.000 18788.703     0.000    18.772      1006      5382         0     0.000       696 

END_FUNC: psynopt_delay_opto   CPU:    377 s ( 0.10 hr) ELAPSE:    231 s ( 0.06 hr) MEM-PEAK:   696 Mb Thu May 29 05:25:31 2025
START_FUNC: psynopt_delay_opto CPU:    377 s ( 0.10 hr) ELAPSE:    231 s ( 0.06 hr) MEM-PEAK:   696 Mb Thu May 29 05:25:31 2025

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:52     0.000     0.000 18788.703     0.000    18.772      1006      5382         0     0.000       696 

END_FUNC: psynopt_delay_opto   CPU:    378 s ( 0.10 hr) ELAPSE:    232 s ( 0.06 hr) MEM-PEAK:   696 Mb Thu May 29 05:25:32 2025
Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_placement.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design cv32e40p_placement  (NEX-011)
Information: r = 2.465303 ohm/um, via_r = 0.638521 ohm/cut, c = 0.126521 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.179617 ohm/um, via_r = 1.038181 ohm/cut, c = 0.139006 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'cv32e40p_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 29313, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1416, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:56     0.000     0.000 18788.703     0.000    18.194      1006      5382         0     0.000       696 


INFO: sweep stats: 0 gates / 183 nets gobbled, 0 gates (0 seq) simplified

Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.33880', effective utilization is '0.36912'. (OPT-055)
chip utilization before DTDP: 0.37
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_driven_max_util                 :        0.4                 
place.coarse.max_density                                :        0.2                 
place.coarse.target_routing_density                     :        0.6                 

Start transferring placement data.
Completed transferring placement data.
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Snapped 26295 standard cells to the nearest  cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1939 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_4/A has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:07 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:20
[End of Read DB] Stage (MB): Used  185  Alloctr  186  Proc  106 
[End of Read DB] Total (MB): Used  190  Alloctr  192  Proc 2045 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,235.63,235.60)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.07
layer M2, dir Ver, min width = 0.03, min space = 0.03 pitch = 0.06
layer M3, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.07
layer M4, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.07
layer M5, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2.00, min space = 2.00 pitch = 0.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used  193  Alloctr  195  Proc 2045 
Net statistics:
Total number of nets     = 29330
Number of nets to route  = 29247
Number of single or zero port nets = 15
68 nets are fully connected,
 of which 68 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build All Nets] Stage (MB): Used    9  Alloctr   10  Proc    5 
[End of Build All Nets] Total (MB): Used  203  Alloctr  205  Proc 2051 
Average gCell capacity  3.92     on layer (1)    M1
Average gCell capacity  8.46     on layer (2)    M2
Average gCell capacity  7.99     on layer (3)    M3
Average gCell capacity  8.03     on layer (4)    M4
Average gCell capacity  4.80     on layer (5)    M5
Average gCell capacity  5.01     on layer (6)    M6
Average gCell capacity  4.85     on layer (7)    M7
Average gCell capacity  3.27     on layer (8)    M8
Average gCell capacity  3.15     on layer (9)    M9
Average gCell capacity  1.00     on layer (10)   MRDL
Average number of tracks per gCell 8.12  on layer (1)    M1
Average number of tracks per gCell 10.02         on layer (2)    M2
Average number of tracks per gCell 8.12  on layer (3)    M3
Average number of tracks per gCell 8.12  on layer (4)    M4
Average number of tracks per gCell 5.01  on layer (5)    M5
Average number of tracks per gCell 5.01  on layer (6)    M6
Average number of tracks per gCell 5.01  on layer (7)    M7
Average number of tracks per gCell 5.01  on layer (8)    M8
Average number of tracks per gCell 5.01  on layer (9)    M9
Average number of tracks per gCell 1.00  on layer (10)   MRDL
Number of gCells = 1536640
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   23  Alloctr   23  Proc   32 
[End of Build Congestion map] Total (MB): Used  227  Alloctr  229  Proc 2084 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[End of Build Data] Stage (MB): Used   36  Alloctr   37  Proc   38 
[End of Build Data] Total (MB): Used  227  Alloctr  229  Proc 2084 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  227  Alloctr  229  Proc 2084 
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:07 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Initial Routing] Stage (MB): Used   15  Alloctr   15  Proc   19 
[End of Initial Routing] Total (MB): Used  242  Alloctr  245  Proc 2103 
Initial. Routing result:
Initial. Both Dirs: Overflow =  4648 Max = 11 GRCs =  5117 (1.66%)
Initial. H routing: Overflow =  3636 Max = 11 (GRCs =   1) GRCs =  3713 (2.42%)
Initial. V routing: Overflow =  1011 Max =  6 (GRCs =   1) GRCs =  1404 (0.91%)
Initial. M1         Overflow =   145 Max =  1 (GRCs = 145) GRCs =   145 (0.09%)
Initial. M2         Overflow =   855 Max =  6 (GRCs =   1) GRCs =  1139 (0.74%)
Initial. M3         Overflow =  3491 Max = 11 (GRCs =   1) GRCs =  3565 (2.32%)
Initial. M4         Overflow =   156 Max =  3 (GRCs =   6) GRCs =   265 (0.17%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =   3) GRCs =     3 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 426950.01
Initial. Layer M1 wire length = 7417.23
Initial. Layer M2 wire length = 88518.98
Initial. Layer M3 wire length = 200840.35
Initial. Layer M4 wire length = 117256.73
Initial. Layer M5 wire length = 10684.57
Initial. Layer M6 wire length = 2232.16
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 199001
Initial. Via VIA12SQ_C count = 71911
Initial. Via VIA23SQ_C count = 104714
Initial. Via VIA34SQ_C count = 21286
Initial. Via VIA45SQ count = 912
Initial. Via VIA56SQ count = 178
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:03 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  243  Alloctr  246  Proc 2103 
phase1. Routing result:
phase1. Both Dirs: Overflow =   942 Max = 10 GRCs =  1124 (0.37%)
phase1. H routing: Overflow =   494 Max = 10 (GRCs =  1) GRCs =   576 (0.37%)
phase1. V routing: Overflow =   448 Max =  6 (GRCs =  1) GRCs =   548 (0.36%)
phase1. M1         Overflow =    67 Max =  1 (GRCs = 67) GRCs =    67 (0.04%)
phase1. M2         Overflow =   447 Max =  6 (GRCs =  1) GRCs =   543 (0.35%)
phase1. M3         Overflow =   427 Max = 10 (GRCs =  1) GRCs =   508 (0.33%)
phase1. M4         Overflow =     0 Max =  1 (GRCs =  5) GRCs =     5 (0.00%)
phase1. M5         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 428081.29
phase1. Layer M1 wire length = 8596.63
phase1. Layer M2 wire length = 86328.13
phase1. Layer M3 wire length = 194741.49
phase1. Layer M4 wire length = 119733.77
phase1. Layer M5 wire length = 15622.47
phase1. Layer M6 wire length = 3046.67
phase1. Layer M7 wire length = 12.12
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 202926
phase1. Via VIA12SQ_C count = 72674
phase1. Via VIA23SQ_C count = 105080
phase1. Via VIA34SQ_C count = 22880
phase1. Via VIA45SQ count = 2017
phase1. Via VIA56SQ count = 271
phase1. Via VIA67SQ_C count = 4
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:01 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  243  Alloctr  246  Proc 2103 
phase2. Routing result:
phase2. Both Dirs: Overflow =   140 Max = 4 GRCs =   161 (0.05%)
phase2. H routing: Overflow =    59 Max = 4 (GRCs =  1) GRCs =    67 (0.04%)
phase2. V routing: Overflow =    81 Max = 2 (GRCs =  5) GRCs =    94 (0.06%)
phase2. M1         Overflow =    40 Max = 1 (GRCs = 45) GRCs =    45 (0.03%)
phase2. M2         Overflow =    81 Max = 2 (GRCs =  5) GRCs =    94 (0.06%)
phase2. M3         Overflow =    19 Max = 4 (GRCs =  1) GRCs =    22 (0.01%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 428093.39
phase2. Layer M1 wire length = 8581.06
phase2. Layer M2 wire length = 86342.64
phase2. Layer M3 wire length = 194594.81
phase2. Layer M4 wire length = 119730.68
phase2. Layer M5 wire length = 15786.69
phase2. Layer M6 wire length = 3045.38
phase2. Layer M7 wire length = 12.12
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 203005
phase2. Via VIA12SQ_C count = 72673
phase2. Via VIA23SQ_C count = 105142
phase2. Via VIA34SQ_C count = 22890
phase2. Via VIA45SQ count = 2027
phase2. Via VIA56SQ count = 269
phase2. Via VIA67SQ_C count = 4
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:18 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:19
[End of Whole Chip Routing] Stage (MB): Used   52  Alloctr   54  Proc   57 
[End of Whole Chip Routing] Total (MB): Used  243  Alloctr  246  Proc 2103 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 11.58 %
Peak    vertical track utilization   = 92.86 %
Average horizontal track utilization = 11.41 %
Peak    horizontal track utilization = 71.43 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -20  Alloctr  -20  Proc    0 
[GR: Done] Total (MB): Used  223  Alloctr  226  Proc 2103 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:25 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:38 total=0:00:39
[GR: Done] Stage (MB): Used  218  Alloctr  221  Proc  164 
[GR: Done] Total (MB): Used  223  Alloctr  226  Proc 2103 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used -207  Alloctr -209  Proc    0 
[DBOUT] Total (MB): Used    4  Alloctr    5  Proc 2103 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:25 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:39 total=0:00:40
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc  164 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 2103 
Information: 3.50% of design has horizontal routing density above target_routing_density of 0.60.
Information: 3.15% of design has vertical routing density above target_routing_density of 0.60.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.20, congestion_driven_max_util 0.40. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 0.2% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.35 to 0.35. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 4.13662e+09
Information: The RC mode used is VR for design 'cv32e40p_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 29313, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1416, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
eLpp: using low effort
Warning: turning eLpp off because no active dynamic power scenarios were found
Start transferring placement data.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_slow
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.20, congestion_driven_max_util 0.40. (PLACE-027)
coarse place 44% done.
coarse place 56% done.
coarse place 67% done.
coarse place 78% done.
coarse place 89% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.95032e+09
Completed Timing-driven placement, Elapsed time =   0: 0:57 
Moved 26750 out of 29585 cells, ratio = 0.904174
Total displacement = 210362.234375(um)
Max displacement = 96.341797(um), core_i/id_stage_i/PLACE_HFSINV_938_172 (116.444000, 148.399994, 4) => (154.018494, 89.632698, 2)
Displacement histogram:
----------------------------------------------------------------
START_FUNC: check_dft          CPU:    483 s ( 0.13 hr) ELAPSE:    296 s ( 0.08 hr) MEM-PEAK:   860 Mb Thu May 29 05:26:36 2025
Information: Inconsistency exists between the design scandef and the netlist because the scan pin core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[4]/Q doesn't exist in SCANDEF. (DFT-004)
Information: Inconsistency exists between the design scandef and the netlist because the scan pin core_i/id_stage_i/mult_dot_op_a_ex_o_reg[21]/Q belongs to different scan chain instead of 3. (DFT-004)
DFT: number of valid scan chains : 4
DFT: number of failed scan chains : 2
END_FUNC: check_dft            CPU:    483 s ( 0.13 hr) ELAPSE:    296 s ( 0.08 hr) MEM-PEAK:   860 Mb Thu May 29 05:26:36 2025
DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_placement.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design cv32e40p_placement  (NEX-011)
Information: r = 2.465303 ohm/um, via_r = 0.638521 ohm/cut, c = 0.126521 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.179617 ohm/um, via_r = 1.038181 ohm/cut, c = 0.139006 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'cv32e40p_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 29313, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1374, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
START_FUNC: opt_dft            CPU:    507 s ( 0.14 hr) ELAPSE:    308 s ( 0.09 hr) MEM-PEAK:   860 Mb Thu May 29 05:26:47 2025
Running DFT optimization using 8 thread(s)
START_FUNC: dft_repartition    CPU:    507 s ( 0.14 hr) ELAPSE:    308 s ( 0.09 hr) MEM-PEAK:   860 Mb Thu May 29 05:26:47 2025
Warning: DFT repartition is skipped on PARTITION label scan_clk_30_30 group due to the failed scan chain 2. (DFT-009)
END_FUNC: dft_repartition      CPU:    507 s ( 0.14 hr) ELAPSE:    308 s ( 0.09 hr) MEM-PEAK:   860 Mb Thu May 29 05:26:47 2025
START_FUNC: dft_reorder        CPU:    507 s ( 0.14 hr) ELAPSE:    308 s ( 0.09 hr) MEM-PEAK:   860 Mb Thu May 29 05:26:48 2025
Warning: DFT reordering is skipped for the failed scan chain 2. (DFT-010)
Warning: DFT reordering is skipped for the failed scan chain 3. (DFT-010)
END_FUNC: dft_reorder          CPU:    507 s ( 0.14 hr) ELAPSE:    308 s ( 0.09 hr) MEM-PEAK:   860 Mb Thu May 29 05:26:48 2025
END_FUNC: opt_dft              CPU:    507 s ( 0.14 hr) ELAPSE:    308 s ( 0.09 hr) MEM-PEAK:   860 Mb Thu May 29 05:26:48 2025
DFT: pre-opt wirelength:  0.000000
DFT: post-opt wirelength: 0.000000
DFT: Timing on scan path is likely to be met after proper buffering.
START_FUNC: check_dft          CPU:    507 s ( 0.14 hr) ELAPSE:    308 s ( 0.09 hr) MEM-PEAK:   860 Mb Thu May 29 05:26:48 2025
Information: Inconsistency exists between the design scandef and the netlist because the scan pin core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[4]/Q doesn't exist in SCANDEF. (DFT-004)
Information: Inconsistency exists between the design scandef and the netlist because the scan pin core_i/id_stage_i/mult_dot_op_a_ex_o_reg[21]/Q belongs to different scan chain instead of 3. (DFT-004)
DFT: number of valid scan chains : 4
DFT: number of failed scan chains : 2
END_FUNC: check_dft            CPU:    507 s ( 0.14 hr) ELAPSE:    308 s ( 0.09 hr) MEM-PEAK:   860 Mb Thu May 29 05:26:48 2025
Fixing logic constant
Fixing logic constant
------------------------
Begin tie-cell insertion
INFO: debug level = 0
INFO: max fanout = 25
INFO: max diameter (in user unit) = 12.00
INFO: Available logic one lib cells: SAEDRVT14_TIE1_V1_2 SAEDRVT14_TIE1_4 
INFO: Available logic zero lib cells: SAEDRVT14_TIE0_4 SAEDRVT14_TIE0_V1_2 
INFO: Tie cell support for abstract block enabled
INFO: Found 4 constant one nets with 0 load pins
INFO: Found 1 constant zero nets with 0 load pins
INFO: Found 2 tie-hi cells with 10 load pins
INFO: Found 30 tie-low cells with 351 load pins
INFO: Number of nets with violations: 37
INFO: Removed 2 tie-hi cells
INFO: Removed 30 tie-low cells
INFO: Added 4 tie-hi cells
INFO: Added 84 tie-low cells
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 377 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 7917 vias out of 18644 total vias.

Legalizing Top Level Design cv32e40p_top ... 
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     50901.2        29718        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (1 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (5 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  29718
number of references:               105
number of site rows:                376
number of locations attempted:   408922
number of locations failed:          37  (0.0%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     9        104        29 ( 27.9%)         96         8 (  8.3%)  SAEDRVT14_OA211_2

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     9        104        29 ( 27.9%)         96         8 (  8.3%)  SAEDRVT14_OA211_2

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       26833 (389342 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.221 um ( 0.37 row height)
rms weighted cell displacement:   0.221 um ( 0.37 row height)
max cell displacement:            0.718 um ( 1.20 row height)
avg cell displacement:            0.192 um ( 0.32 row height)
avg weighted cell displacement:   0.192 um ( 0.32 row height)
number of cells moved:            26780
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: core_i/ex_stage_i/mult_i/mult_300/U517 (SAEDRVT14_AN2_MM_2)
  Input location: (147.43,203.375)
  Legal location: (148.042,203)
  Displacement:   0.718 um ( 1.20 row height)
Cell: core_i/id_stage_i/register_file_i/U4466 (SAEDRVT14_AO22_2)
  Input location: (71.9455,73.1781)
  Legal location: (71.378,72.8)
  Displacement:   0.682 um ( 1.14 row height)
Cell: PLACE_optlc_10159 (SAEDRVT14_TIE0_4)
  Input location: (208.722,163.4)
  Legal location: (208.426,164)
  Displacement:   0.669 um ( 1.12 row height)
Cell: core_i/ex_stage_i/alu_i/U3510 (SAEDRVT14_OAI22_3)
  Input location: (12.357,229.467)
  Legal location: (12.326,228.8)
  Displacement:   0.668 um ( 1.11 row height)
Cell: core_i/cs_registers_i/PLACE_HFSINV_200_427 (SAEDRVT14_INV_S_4)
  Input location: (132.629,24.3176)
  Legal location: (133.242,24.2)
  Displacement:   0.625 um ( 1.04 row height)
Cell: core_i/id_stage_i/U2224 (SAEDRVT14_INV_S_2)
  Input location: (117.601,157.946)
  Legal location: (118.22,158)
  Displacement:   0.621 um ( 1.04 row height)
Cell: core_i/id_stage_i/PLACE_HFSINV_1398_370 (SAEDRVT14_INV_S_7)
  Input location: (132.648,133.559)
  Legal location: (133.242,133.4)
  Displacement:   0.615 um ( 1.02 row height)
Cell: core_i/ex_stage_i/mult_i/mult_299/U4 (SAEDRVT14_AN2_MM_2)
  Input location: (221.211,199.986)
  Legal location: (221.228,200.6)
  Displacement:   0.614 um ( 1.02 row height)
Cell: core_i/id_stage_i/register_file_i/U7670 (SAEDRVT14_INV_S_2)
  Input location: (20.5361,96.1864)
  Legal location: (20.54,96.8)
  Displacement:   0.614 um ( 1.02 row height)
Cell: core_i/if_stage_i/aligner_i/add_63/U14 (SAEDRVT14_AN2_MM_2)
  Input location: (207.255,53.5335)
  Legal location: (206.65,53.6)
  Displacement:   0.609 um ( 1.01 row height)

Completed Legalization, Elapsed time =   0: 0:10 
Moved 26752 out of 29640 cells, ratio = 0.902564
Total displacement = 11781.798828(um)
Max displacement = 1.780600(um), core_i/ex_stage_i/alu_i/U3294 (51.301800, 225.448807, 6) => (49.770000, 225.199997, 0)
Displacement histogram:
Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_placement.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design cv32e40p_placement  (NEX-011)
Information: r = 2.465303 ohm/um, via_r = 0.638521 ohm/cut, c = 0.126521 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.179617 ohm/um, via_r = 1.038181 ohm/cut, c = 0.139006 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'cv32e40p_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 29368, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1358, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:05:24     0.000     0.000 18815.033     0.000    16.663      1005      5382         0     0.000       860 


Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_placement.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design cv32e40p_placement  (NEX-011)
Information: r = 2.465303 ohm/um, via_r = 0.638521 ohm/cut, c = 0.126521 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.179617 ohm/um, via_r = 1.038181 ohm/cut, c = 0.139006 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (2306260 2306000)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Current block utilization is '0.33940', effective utilization is '0.36964'. (OPT-055)
Information: The RC mode used is VR for design 'cv32e40p_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 29368, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 29367, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_fast  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:05:29     0.000     0.000 18815.033     0.000    16.663      1005      5382         0     0.000       860 

Running final optimization step.
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 


npo-place-opt timing update complete          CPU:   516 s (  0.14 hr )  ELAPSE:   330 s (  0.09 hr )  MEM-PEAK:   860 MB

npo-place-opt initial QoR
_________________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk_i
8: scan_clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0        -          -      -        0     0.0000        0          -
    2   *   0.0000     0.0000      0        -          -      -        0     0.0000        2          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        2          -     17304.54      26883       1342       5382
--------------------------------------------------------------------------------------------------------------------

npo-place-opt initial QoR Summary       WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-place-opt initial QoR Summary    0.0000     0.0000      0   0.0000     0.0000      0        0        2          -     17304.54      26883
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)
INFO: using 8 threads
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
npo-place-opt initialization complete         CPU:   518 s (  0.14 hr )  ELAPSE:   332 s (  0.09 hr )  MEM-PEAK:   860 MB
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-place-opt optimization summary            SETUP-COST HOLD-COST LDRC-COST        AREA       POWER     ELAPSE (hr)
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
npo-place-opt optimization Phase 8 Iter  1          0.00      0.00         2       0.017           -           0.093
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
npo-place-opt optimization Phase 8 Iter  2          0.00      0.00         2       0.017           -           0.094
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483649.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483649.design (time 0s)
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design (time 0s)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
npo-place-opt optimization Phase 8 Iter  3          0.00      0.00         0       0.017           -           0.095

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_4/A has no valid via regions. (ZRT-044)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 24 from GR congestion map (98/4)
INFO: Derive col count 24 from GR congestion map (98/4)
npo-place-opt optimization Phase 9 Iter  1          0.00      0.00         0       0.017           -           0.096
npo-place-opt optimization Phase 9 Iter  2          0.00      0.00         0       0.017           -           0.096
npo-place-opt optimization Phase 9 Iter  3          0.00      0.00         0       0.017           -           0.096
npo-place-opt optimization Phase 9 Iter  4          0.00      0.00         0       0.017           -           0.096
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 9 Iter  5          0.00      0.00         0       0.017           -           0.097
npo-place-opt optimization Phase 9 Iter  6          0.00      0.00         0       0.017           -           0.097
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 9 Iter  7          0.00      0.00         0       0.017           -           0.097

npo-place-opt optimization Phase 10 Iter  1         0.00      0.00         0       0.017           -           0.097

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-place-opt optimization Phase 11 Iter  1         0.00      0.00         0       0.017           -           0.097
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483650.design
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483649.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483649.design (time 0s)
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483652.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483652.design (time 0s)
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483654.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483654.design (time 0s)
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483655.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483655.design (time 0s)
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483651.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483651.design (time 0s)
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483653.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483653.design (time 0s)
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design (time 0s)
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483650.design (time 0s)

npo-place-opt optimization Phase 12 Iter  1         0.00      0.00         0       0.017           -           0.103

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-place-opt optimization Phase 13 Iter  1         0.00      0.00         0       0.017           -           0.105
npo-place-opt optimization Phase 13 Iter  2         0.00      0.00         0       0.017           -           0.105

npo-place-opt optimization Phase 14 Iter  1         0.00      0.00         0       0.017           -           0.105

npo-place-opt optimization Phase 15 Iter  1         0.00      0.00         0       0.017           -           0.105
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483653.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483653.design (time 0s)
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483651.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483651.design (time 0s)
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design (time 0s)
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483649.design
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483654.design
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483650.design
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483655.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483655.design (time 0s)
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483649.design (time 0s)
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483654.design (time 0s)
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483650.design (time 0s)
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483652.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483652.design (time 0s)

npo-place-opt optimization Phase 16 Iter  1         0.00      0.00         0       0.017           -           0.106

npo-place-opt optimization Phase 17 Iter  1         0.00      0.00         0       0.017           -           0.106
npo-place-opt optimization Phase 17 Iter  2         0.00      0.00         0       0.017           -           0.106

npo-place-opt optimization Phase 18 Iter  1         0.00      0.00         0       0.017           -           0.106

npo-place-opt optimization Phase 19 Iter  1         0.00      0.00         0       0.017           -           0.106

npo-place-opt optimization Phase 20 Iter  1         0.00      0.00         0       0.017           -           0.106

npo-place-opt optimization Phase 21 Iter  1         0.00      0.00         0       0.017           -           0.106
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 377 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 7917 vias out of 18644 total vias.

Legalizing Top Level Design cv32e40p_top ... 
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     50901.2        28942        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  28942
number of references:               109
number of site rows:                376
number of locations attempted:   299553
number of locations failed:           8  (0.0%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     9         72         8 ( 11.1%)         48         0 (  0.0%)  SAEDRVT14_OA211_2

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     9         72         8 ( 11.1%)         48         0 (  0.0%)  SAEDRVT14_OA211_2

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       26057 (379203 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.011 um ( 0.02 row height)
rms weighted cell displacement:   0.011 um ( 0.02 row height)
max cell displacement:            0.605 um ( 1.01 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:               89
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: core_i/load_store_unit_i/U410 (SAEDRVT14_AO22_4)
  Input location: (15.804,148.4)
  Legal location: (15.878,149)
  Displacement:   0.605 um ( 1.01 row height)
Cell: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U144 (SAEDRVT14_AO22_2)
  Input location: (228.11,36.2)
  Legal location: (228.11,36.8)
  Displacement:   0.600 um ( 1.00 row height)
Cell: core_i/if_stage_i/compressed_decoder_i/U180 (SAEDRVT14_AN2_MM_2)
  Input location: (216.418,90.8)
  Legal location: (216.418,90.2)
  Displacement:   0.600 um ( 1.00 row height)
Cell: core_i/load_store_unit_i/U414 (SAEDRVT14_AO22_2)
  Input location: (15.434,144.2)
  Legal location: (15.952,144.2)
  Displacement:   0.518 um ( 0.86 row height)
Cell: core_i/load_store_unit_i/U415 (SAEDRVT14_AO22_2)
  Input location: (18.542,148.4)
  Legal location: (19.06,148.4)
  Displacement:   0.518 um ( 0.86 row height)
Cell: core_i/load_store_unit_i/U411 (SAEDRVT14_AO22_4)
  Input location: (13.288,148.4)
  Legal location: (12.844,148.4)
  Displacement:   0.444 um ( 0.74 row height)
Cell: core_i/cs_registers_i/U3360 (SAEDRVT14_INV_S_2)
  Input location: (124.88,45.8)
  Legal location: (125.25,45.8)
  Displacement:   0.370 um ( 0.62 row height)
Cell: core_i/load_store_unit_i/U20 (SAEDRVT14_INV_S_2)
  Input location: (11.29,150.2)
  Legal location: (11.586,150.2)
  Displacement:   0.296 um ( 0.49 row height)
Cell: core_i/load_store_unit_i/U405 (SAEDRVT14_AO22_4)
  Input location: (14.546,148.4)
  Legal location: (14.842,148.4)
  Displacement:   0.296 um ( 0.49 row height)
Cell: core_i/load_store_unit_i/U420 (SAEDRVT14_AO22_2)
  Input location: (24.314,154.4)
  Legal location: (24.61,154.4)
  Displacement:   0.296 um ( 0.49 row height)

Legalization succeeded.
Total Legalizer CPU: 5.102
----------------------------------------------------------------
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_placement.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design cv32e40p_placement  (NEX-011)
Information: r = 2.465383 ohm/um, via_r = 0.638714 ohm/cut, c = 0.126380 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.179617 ohm/um, via_r = 1.038181 ohm/cut, c = 0.138997 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'cv32e40p_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28592, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 28591, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDRVT14_AOI21_V1_6/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_2/B1 has no valid via regions. (ZRT-044)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 24 from GR congestion map (98/4)
INFO: Derive col count 24 from GR congestion map (98/4)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-place-opt optimization Phase 22 Iter  1         0.00      0.00         3       0.017           -           0.111
npo-place-opt optimization Phase 22 Iter  2         0.00      0.00         2       0.017           -           0.111
npo-place-opt optimization Phase 22 Iter  3         0.00      0.00         2       0.017           -           0.111
npo-place-opt optimization Phase 22 Iter  4         0.00      0.00         2       0.017           -           0.111
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 22 Iter  5         0.00      0.00         2       0.017           -           0.111

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-place-opt optimization Phase 23 Iter  1         0.00      0.00         2       0.017           -           0.111
npo-place-opt optimization Phase 23 Iter  2         0.00      0.00         2       0.017           -           0.112
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design (time 0s)

npo-place-opt optimization Phase 24 Iter  1         0.00      0.00         2       0.017           -           0.112
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
npo-place-opt optimization Phase 24 Iter  2         0.00      0.00         2       0.017           -           0.112
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design (time 0s)
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483649.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483649.design (time 0s)
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483650.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483650.design (time 0s)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)

npo-place-opt optimization Phase 25 Iter  1         0.00      0.00         2       0.017           -           0.113
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 377 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 7917 vias out of 18644 total vias.

Legalizing Top Level Design cv32e40p_top ... 
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     50901.2        28942        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  28942
number of references:               109
number of site rows:                376
number of locations attempted:   296583
number of locations failed:           8  (0.0%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     9         72         8 ( 11.1%)         48         0 (  0.0%)  SAEDRVT14_OA211_2

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     9         72         8 ( 11.1%)         48         0 (  0.0%)  SAEDRVT14_OA211_2

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       26057 (379203 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: core_i/id_stage_i/add_576/U1_22 (SAEDRVT14_ADDF_V2_2)
  Input location: (95.502,110.6)
  Legal location: (95.502,110.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_23 (SAEDRVT14_ADDF_V2_2)
  Input location: (93.06,109.4)
  Legal location: (93.06,109.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_24 (SAEDRVT14_ADDF_V2_2)
  Input location: (91.21,110)
  Legal location: (91.21,110)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_25 (SAEDRVT14_ADDF_V2_2)
  Input location: (89.36,109.4)
  Legal location: (89.36,109.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_30 (SAEDRVT14_ADDF_V2_2)
  Input location: (93.43,120.2)
  Legal location: (93.43,120.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_26 (SAEDRVT14_ADDF_V2_2)
  Input location: (88.99,113.6)
  Legal location: (88.99,113.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_27 (SAEDRVT14_ADDF_V2_2)
  Input location: (91.21,113.6)
  Legal location: (91.21,113.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_28 (SAEDRVT14_ADDF_V2_2)
  Input location: (90.914,116)
  Legal location: (90.914,116)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_29 (SAEDRVT14_ADDF_V2_2)
  Input location: (94.244,118.4)
  Legal location: (94.244,118.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_21 (SAEDRVT14_ADDF_V2_2)
  Input location: (96.982,108.8)
  Legal location: (96.982,108.8)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 4.993
----------------------------------------------------------------
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_placement.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design cv32e40p_placement  (NEX-011)
Information: r = 2.465383 ohm/um, via_r = 0.638714 ohm/cut, c = 0.126380 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.179617 ohm/um, via_r = 1.038181 ohm/cut, c = 0.138997 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'cv32e40p_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28592, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 28591, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-place-opt optimization Phase 26 Iter  1         0.00      0.00         3       0.017           -           0.115

npo-place-opt optimization Phase 27 Iter  1         0.00      0.00         3       0.017           -           0.115
Enable dominated scenarios

npo-place-opt optimization complete                 0.00      0.00         2       0.017           -           0.116
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921417863  -9.017937605874  3.105300254325  9.865017809851  6.078257164085  2.744736541123
8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  -7.876358018112  2.192865619298  0.965312641094  2.700272843881  3.840988264440
3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  -7.205135612169  8.279081804860  1.185303690997  3.334560808244  5.867137931622
7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  -7.050450594780  2.404658689233  6.131430044054  4.100344466110  1.274246789655
4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474122495  -0.513656896621  5.028275908187  6.111423146103  6.181432712107  1.581109765776
7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472458902409  3.368484394994  4.897111549020  6.860149344452  -2.000104151691  9.096920463695  2.199651409512  0.915960467443  5.466526708426
8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716012888  7.173433718510  9.939562708373  3.617852772683  8.946772737652  -1.169969632707  4.520521112278  3.092589109795  5.580786536993  1.131821163510
0.721709625254  7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.826730883342  4.349383292435  0.216216918317  9.612142522527  -7.311156882104  0.824194607634  0.358771986693  8.022079969284  2.603666985844
5.024802551363  1.359359521353  5.407563451201  2.804123477518  1.265300052200  0.417760313533  1.833872465081  6.448557737188  4.848373212548  -2.936801155033  8.672079680231  4.214915016610  9.007687670112  3.308631578452
5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.551199989997  2.300508202625  0.754685030179  1.961421411696  2.781303441418  -3.355375255650  9.438584220907  9.138312342545  9.020269608464  9.978905895117
7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407359547  -7.269363108696  3.368088530089  7.095251215702  7.411396556476  6.944770376650
5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.287277774418  7.540401048505  0.000353417956  -5.833784656721  4.755162616740  4.389071356592  1.217823301793  7.505308710467
0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619414242  -9.406669196875  2.780549098613  0.725804114657  8.793284187635  8.918646619113
5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717140238  -7.977150103284  5.096472486916  1.514981170128  7.396852120513  5.512693227835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326283131  -4.288630287880  5.818503750302  2.345149822627  0.037386105045  0.494214640392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377560982  -3.652834162614  2.539259065462  6.654529618747  4.022455451365  6.796155902757
0.618562611981  3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345247245  -8.902409436848  4.395579816016  1.541630386014  9.244412600010  4.051125309534
5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888017343  -3.718510093956  2.709958798080  2.774293594677  2.637612516996  9.532231852994
6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269882673  -0.883342534938  3.293010458926  6.910927661214  2.422587131115  6.782638482351
9.141628035616  1.286693802201  9.569284260313  2.585844502480  2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200341776  -0.313533283387  2.466666071150  7.739798184837  3.112508693680  1.055567267149
4.124225421230  5.316610900762  7.270112330810  7.178452560747  1.109985851474  3.640423276467  6.979434932421  6.938770155119  9.989997530050  -8.202625175468  5.031754523447  1.413206978130  3.341478735537  5.155184343790

npo-place-opt final QoR
_______________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk_i
8: scan_clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   8   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0          -
    2   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        3          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        3          -     16854.37      26107        604       5344
--------------------------------------------------------------------------------------------------------------------

npo-place-opt final QoR Summary         WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-place-opt final QoR Summary      0.0000     0.0000      0   0.0000     0.0000      0        0        3          -     16854.37      26107

npo-place-opt command complete                CPU:   681 s (  0.19 hr )  ELAPSE:   416 s (  0.12 hr )  MEM-PEAK:   860 MB
npo-place-opt command statistics  CPU=178 sec (0.05 hr) ELAPSED=92 sec (0.03 hr) MEM-PEAK=0.840 GB
Information: Running auto PG connection. (NDM-099)
1
legalize_placement
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 377 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 7917 vias out of 18644 total vias.

Legalizing Top Level Design cv32e40p_top ... 
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     50901.2        28942        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  28942
number of references:               109
number of site rows:                376
number of locations attempted:   296583
number of locations failed:           8  (0.0%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     9         72         8 ( 11.1%)         48         0 (  0.0%)  SAEDRVT14_OA211_2

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     9         72         8 ( 11.1%)         48         0 (  0.0%)  SAEDRVT14_OA211_2

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       26057 (379203 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: core_i/id_stage_i/add_576/U1_22 (SAEDRVT14_ADDF_V2_2)
  Input location: (95.502,110.6)
  Legal location: (95.502,110.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_23 (SAEDRVT14_ADDF_V2_2)
  Input location: (93.06,109.4)
  Legal location: (93.06,109.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_24 (SAEDRVT14_ADDF_V2_2)
  Input location: (91.21,110)
  Legal location: (91.21,110)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_25 (SAEDRVT14_ADDF_V2_2)
  Input location: (89.36,109.4)
  Legal location: (89.36,109.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_30 (SAEDRVT14_ADDF_V2_2)
  Input location: (93.43,120.2)
  Legal location: (93.43,120.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_26 (SAEDRVT14_ADDF_V2_2)
  Input location: (88.99,113.6)
  Legal location: (88.99,113.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_27 (SAEDRVT14_ADDF_V2_2)
  Input location: (91.21,113.6)
  Legal location: (91.21,113.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_28 (SAEDRVT14_ADDF_V2_2)
  Input location: (90.914,116)
  Legal location: (90.914,116)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_29 (SAEDRVT14_ADDF_V2_2)
  Input location: (94.244,118.4)
  Legal location: (94.244,118.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_21 (SAEDRVT14_ADDF_V2_2)
  Input location: (96.982,108.8)
  Legal location: (96.982,108.8)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 4.915
----------------------------------------------------------------
1
# create_placement -congestion
check_pg_drc
Design 'cv32e40p_placement' has missing meta data file '__private_meta_data_:DRC_report_by_check_pg_drc', for attached data file 'DRC_report_by_check_pg_drc'
Design 'cv32e40p_placement' has missing meta data file '__private_meta_data_:cv32e40p_floorplan_dppinassgn.err', for attached data file 'cv32e40p_floorplan_dppinassgn.err'
Design 'cv32e40p_placement' has missing meta data file '__private_meta_data_:cv32e40p_powerplan_floatingPG.err', for attached data file 'cv32e40p_powerplan_floatingPG.err'
Design 'cv32e40p_placement' has missing meta data file '__private_meta_data_:cv32e40p_powerplan_missingVia.err', for attached data file 'cv32e40p_powerplan_missingVia.err'
Command check_pg_drc started  at Thu May 29 05:28:43 2025
Command check_pg_drc finished at Thu May 29 05:28:45 2025
CPU usage for check_pg_drc: 7.83 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 2.47 seconds ( 0.00 hours)
No errors found.
analyze_design_violations

****************************************
Report : Violation analysis
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Thu May 29 05:28:45 2025
****************************************

START_CMD: analyze_design_violations CPU:    727 s ( 0.20 hr) ELAPSE:    425 s ( 0.12 hr) MEM-PEAK:   860 Mb Thu May 29 05:28:45 2025
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_placement.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design cv32e40p_placement  (NEX-011)
Information: r = 2.465383 ohm/um, via_r = 0.638714 ohm/cut, c = 0.126380 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.179617 ohm/um, via_r = 1.038181 ohm/cut, c = 0.138997 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (2306260 2306000)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Design utilization is 0.360794
Information: The RC mode used is VR for design 'cv32e40p_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28592, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1351, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

  Start analyzing MAX_TRANS violations.

  No max_trans violation is found.

END_CMD: analyze_design_violations CPU:    739 s ( 0.21 hr) ELAPSE:    431 s ( 0.12 hr) MEM-PEAK:   860 Mb Thu May 29 05:28:51 2025
connect_pg_net -net "VDD" [get_pins -hierarchical "*/VDD"]
connect_pg_net -net "VSS" [get_pins -hierarchical "*/VSS"]
sh mkdir -p reports netlist 
check_legality -verbose > ./reports/check_legality.rpt
report_congestion  > ./reports/report_congestion.rpt
report_utilization > ./reports/report_utilization_after_place.rpt
report_timing -nosplit -delay_type max -max_paths 5 > ./reports/timing_max_place.rpt
report_timing -nosplit -delay_type min -max_paths 5 > ./reports/timing_min_place.rpt
report_qor > ./reports/report_qor_place.rpt
create_qor_snapshot -name placement
***********************************************
Report          : create_qor_snapshot (placement)
Design          : cv32e40p_top
Version         : O-2018.06-SP1
Date            : Thu May 29 05:29:49 2025
Time unit       : 1.00ns
Resistance unit : 1.00MOhm
Capacitance unit: 1.00fF
Voltage unit    : 1.00V
Current unit    : 1.00uA
Power unit      : 1.00pW
Location        : /mnt/hgfs/GP/PnR/placment/snapshot
***********************************************
No. of scenario = 2
s1 = func_fast
s2 = func_slow
------------------------------------------------------------------------
WNS of each timing group:                       s1        s2 
------------------------------------------------------------------------
scan_clk                                      2.10      1.82 
clk_i                                         2.10      0.20 
------------------------------------------------------------------------
Setup WNS:                                    2.10      0.20        0.20 
Setup TNS:                                    0.00      0.00        0.00
Number of setup violations:                      0         0           0 
Hold WNS:                                     0.05     -0.03       -0.03 
Hold TNS:                                     0.00    -84.09      -84.09 
Number of hold violations:                       0      4570        4570 
Number of max trans violations:                  0         0           0 
Number of max cap violations:                    0         3           0 
Number of min pulse width violations:            0         0           0 
------------------------------------------------------------------------
Area:                                                          18364.861
Cell count:                                                        26107
Buf/inv cell count:                                                 5948
Std cell utilization:                                               0.33
CPU(s):                                                              805
Mem(Mb):                                                             860
Host name:                                                        IC_EDA
------------------------------------------------------------------------
Histogram:             s1   s2 
------------------------------------------------------------------------
Max violations:         0    0 
   above ~ -0.7  ---    0    0 
    -0.6 ~ -0.7  ---    0    0 
    -0.5 ~ -0.6  ---    0    0 
    -0.4 ~ -0.5  ---    0    0 
    -0.3 ~ -0.4  ---    0    0 
    -0.2 ~ -0.3  ---    0    0 
    -0.1 ~ -0.2  ---    0    0 
       0 ~ -0.1  ---    0    0 
------------------------------------------------------------------------
Min violations:         0 9140 
  -0.06 ~ above  ---    0    0 
  -0.05 ~ -0.06  ---    0    0 
  -0.04 ~ -0.05  ---    0    0 
  -0.03 ~ -0.04  ---    0 3374 
  -0.02 ~ -0.03  ---    0 1978 
  -0.01 ~ -0.02  ---    0 3310 
      0 ~ -0.01  ---    0  478 
------------------------------------------------------------------------
Snapshot (placement) is created and stored under "/mnt/hgfs/GP/PnR/placment/snapshot" directory
true
write_verilog netlist/cv32e40p.v
1
check_routability -connect_standard_cells_within_pins true
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDRVT14_AOI21_V1_6/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_2/B1 has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Warning: The check_routability command uses a single CPU process; ignoring the set_host_options -max_cores setting of 8. (ZRT-520)

============================================
==  Check for overlap of standard cells   ==
============================================

>>>>>> No overlap of standard cells found

============================================
==     Check for min-grid violations      ==
============================================

>>>>>> No min-grid violations found


============================================
==    Check for out-of-boundary ports     ==
============================================

>>>>>> No out-of-boundary error found

============================================
==        Check for blocked ports         ==
============================================

>>>>>> Port might be blocked by layer constraints - min/max and freeze layer settings

>>>>>> Port might be blocked by check port access

>>>>>> No blocked ports found

>>>>>> Net blocked by layer constraints - min/max and freeze layer settings

>>>>>> No blocked nets found

============================================
==     Check for shielding violations     ==
============================================

>>>>>> The following Non-PG net has a shape with shape_use shield_route

>>> No non-PG net has a shape with shape_use shield_route.

>>>>>> The following PG net has shape with shape_use detail_route and shape length is too long.

>>> No PG net has shape with shape_use detail_route and shape length is too long.

>>>>>> The following nets with shield non-default rule has no internal data representation in Zroute.

>>> No nets with shield non-default rule has no internal data representation in Zroute.

============================================
==     Check for via cut blockage violation   ==
============================================

>>>>>> The following via cut blockages are wrongly treated as real vias.

>>> No via cut blockage is wrongly treated as real via.

============================================
==     Check for custom via definition    ==
============================================

>>> No custom via definition has too many cuts

============================================
==          Check for via master          ==
============================================

>>> The total number of via master definition is 316

===============================================
==     Check non-default rule setting        ==
===============================================

>>> No NDR width is larger than signalRouteMaxWidth

>>> No NDR shield width is larger than signalRouteMaxWidth

End of check_routability
save_block -as cv32e40p_placement
Information: Saving block 'cv32e40p_top:cv32e40p_placement.design'
1
start_gui
icc2_shell> gui_show_error_data
icc2_shell> get_cells */PLA*
{U2_mux2X1/PLACE_HFSBUF_2_153 core_i/PLACE_HFSBUF_11419_318 core_i/PLACE_HFSBUF_11627_315 core_i/PLACE_HFSBUF_13184_132 core_i/PLACE_HFSBUF_13750_133 core_i/PLACE_HFSBUF_14895_282 core_i/PLACE_HFSBUF_17201_151 core_i/PLACE_HFSBUF_19534_121 core_i/PLACE_HFSBUF_20003_112 core_i/PLACE_HFSBUF_20450_120 core_i/PLACE_HFSBUF_22280_348 core_i/PLACE_HFSBUF_25844_124 core_i/PLACE_HFSBUF_30434_100 core_i/PLACE_HFSBUF_30956_91 core_i/PLACE_HFSBUF_32837_94 core_i/PLACE_HFSBUF_33350_98 core_i/PLACE_HFSBUF_36625_89 core_i/PLACE_HFSBUF_37039_88 core_i/PLACE_HFSBUF_40046_101 core_i/PLACE_HFSBUF_41927_80 core_i/PLACE_HFSBUF_49134_61 core_i/PLACE_HFSBUF_49518_62 core_i/PLACE_HFSBUF_49994_68 core_i/PLACE_HFSBUF_50528_67 core_i/PLACE_HFSBUF_52119_65 core_i/PLACE_HFSBUF_7166_143 core_i/PLACE_HFSBUF_7551_273 core_i/PLACE_HFSBUF_9656_303 core_i/PLACE_HFSINV_12508_275 core_i/PLACE_HFSINV_12521_276 core_i/PLACE_HFSINV_13547_291 core_i/PLACE_HFSINV_13560_292 core_i/PLACE_HFSINV_13698_289 core_i/PLACE_HFSINV_13711_290 core_i/PLACE_HFSINV_14693_280 core_i/PLACE_HFSINV_14706_281 core_i/PLACE_HFSINV_18614_330 core_i/PLACE_HFSINV_18765_323 core_i/PLACE_HFSINV_18944_329 core_i/PLACE_HFSINV_19159_328 core_i/PLACE_HFSINV_19788_326 core_i/PLACE_HFSINV_21207_342 core_i/PLACE_HFSINV_21665_347 core_i/PLACE_HFSINV_29171_109 core_i/PLACE_HFSINV_3485_256 core_i/PLACE_HFSINV_56511_152 core_i/PLACE_HFSINV_633_539 core_i/PLACE_HFSINV_6394_250 core_i/PLACE_HFSINV_6574_251 core_i/PLACE_HFSINV_670_540 core_i/PLACE_HFSINV_7663_274 core_i/PLACE_HFSINV_8049_319 core_i/PLACE_HFSINV_8062_320 core_i/PLACE_HFSINV_9861_309 core_i/PLACE_HFSINV_9874_310}
icc2_shell> change_selection VIA_SA_6463
icc2_shell> change_selection [get_vias VIA_SA_6463]
icc2_shell> size_of_collection [get_cells */PLA*]
Error: unknown command 'size_of_collection' (CMD-005)
icc2_shell> sizeof_collection [get_cells */PLA*]
55
icc2_shell> check_pg_missing_vias
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
icc2_shell> check_pg_drc
Command check_pg_drc started  at Thu May 29 05:50:05 2025
Command check_pg_drc finished at Thu May 29 05:50:09 2025
CPU usage for check_pg_drc: 11.12 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 3.49 seconds ( 0.00 hours)
No errors found.
icc2_shell> qquit
Error: unknown command 'qquit' (CMD-005)
icc2_shell> quit
Maximum memory usage for this session: 880.08 MB
CPU usage for this session:    921 seconds (  0.26 hours)
Elapsed time for this session:   1831 seconds (  0.51 hours)
Thank you for using IC Compiler II.

