VLIW Processors
VLIW
Deep Pipelining
Cycle time
Branch misprediction
Data hazards
Power consumption
Data forwarding
Wide Issue Processors
ALU Pipeline
Memory Pipeline
I-Mem
D-Mem
Instruction Decoder
Register File
Structural hazards
MEM unit
Integer ALU pipeline
FP ALU pipeline
Load/Store pipeline
Utilization
Static scheduling
Dynamic scheduling
Superscalar processor
Superscalar
Very Long Instruction Word
ALU/Branch Operation
Load/Store Operation
nop
Hazard Detection Unit
Forwarding Unit
Memory Wall
Pointer analysis
Embedded software
Bundle
Stop bit
Intel Itanium
EPIC
Explicitly Parallel Instruction Computing
Binary translation
Firmware
Apple Rosetta
Transmeta Crusoe
Predicates
Predication
Control dependencies
Use-after-load hazard
Write-After-Read
WAR
Compiler scheduling
Loop unrolling
Induction variable increment
List Scheduling
Instruction window
Data dependence graph
Critical path
Instruction Level Parallelism
ILP
Read-After-Write
RAW
Static Single Assignment
SSA
Register renaming
Write-After-Write
WAW
Clang
LLVM
GCC
Java Hotspot
OpenJDK
Chrome JavaScript Compiler
Greedy algorithm
Priority heap