<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › m68k › include › asm › m527xsim.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>m527xsim.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	m527xsim.h -- ColdFire 5270/5271 System Integration Module support.</span>
<span class="cm"> *</span>
<span class="cm"> *	(C) Copyright 2004, Greg Ungerer (gerg@snapgear.com)</span>
<span class="cm"> */</span>

<span class="cm">/****************************************************************************/</span>
<span class="cp">#ifndef	m527xsim_h</span>
<span class="cp">#define	m527xsim_h</span>
<span class="cm">/****************************************************************************/</span>

<span class="cp">#define	CPU_NAME		&quot;COLDFIRE(m527x)&quot;</span>
<span class="cp">#define	CPU_INSTR_PER_JIFFY	3</span>
<span class="cp">#define	MCF_BUSCLK		(MCF_CLK / 2)</span>

<span class="cp">#include &lt;asm/m52xxacr.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> *	Define the 5270/5271 SIM register set addresses.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFICM_INTC0		(MCF_IPSBAR + 0x0c00)	</span><span class="cm">/* Base for Interrupt Ctrl 0 */</span><span class="cp"></span>
<span class="cp">#define	MCFICM_INTC1		(MCF_IPSBAR + 0x0d00)	</span><span class="cm">/* Base for Interrupt Ctrl 1 */</span><span class="cp"></span>

<span class="cp">#define	MCFINTC_IPRH		0x00		</span><span class="cm">/* Interrupt pending 32-63 */</span><span class="cp"></span>
<span class="cp">#define	MCFINTC_IPRL		0x04		</span><span class="cm">/* Interrupt pending 1-31 */</span><span class="cp"></span>
<span class="cp">#define	MCFINTC_IMRH		0x08		</span><span class="cm">/* Interrupt mask 32-63 */</span><span class="cp"></span>
<span class="cp">#define	MCFINTC_IMRL		0x0c		</span><span class="cm">/* Interrupt mask 1-31 */</span><span class="cp"></span>
<span class="cp">#define	MCFINTC_INTFRCH		0x10		</span><span class="cm">/* Interrupt force 32-63 */</span><span class="cp"></span>
<span class="cp">#define	MCFINTC_INTFRCL		0x14		</span><span class="cm">/* Interrupt force 1-31 */</span><span class="cp"></span>
<span class="cp">#define	MCFINTC_IRLR		0x18		</span><span class="cm">/* */</span><span class="cp"></span>
<span class="cp">#define	MCFINTC_IACKL		0x19		</span><span class="cm">/* */</span><span class="cp"></span>
<span class="cp">#define	MCFINTC_ICR0		0x40		</span><span class="cm">/* Base ICR register */</span><span class="cp"></span>

<span class="cp">#define	MCFINT_VECBASE		64		</span><span class="cm">/* Vector base number */</span><span class="cp"></span>
<span class="cp">#define	MCFINT_UART0		13		</span><span class="cm">/* Interrupt number for UART0 */</span><span class="cp"></span>
<span class="cp">#define	MCFINT_UART1		14		</span><span class="cm">/* Interrupt number for UART1 */</span><span class="cp"></span>
<span class="cp">#define	MCFINT_UART2		15		</span><span class="cm">/* Interrupt number for UART2 */</span><span class="cp"></span>
<span class="cp">#define	MCFINT_QSPI		18		</span><span class="cm">/* Interrupt number for QSPI */</span><span class="cp"></span>
<span class="cp">#define	MCFINT_FECRX0		23		</span><span class="cm">/* Interrupt number for FEC0 */</span><span class="cp"></span>
<span class="cp">#define	MCFINT_FECTX0		27		</span><span class="cm">/* Interrupt number for FEC0 */</span><span class="cp"></span>
<span class="cp">#define	MCFINT_FECENTC0		29		</span><span class="cm">/* Interrupt number for FEC0 */</span><span class="cp"></span>
<span class="cp">#define	MCFINT_PIT1		36		</span><span class="cm">/* Interrupt number for PIT1 */</span><span class="cp"></span>

<span class="cp">#define	MCFINT2_VECBASE		128		</span><span class="cm">/* Vector base number 2 */</span><span class="cp"></span>
<span class="cp">#define	MCFINT2_FECRX1		23		</span><span class="cm">/* Interrupt number for FEC1 */</span><span class="cp"></span>
<span class="cp">#define	MCFINT2_FECTX1		27		</span><span class="cm">/* Interrupt number for FEC1 */</span><span class="cp"></span>
<span class="cp">#define	MCFINT2_FECENTC1	29		</span><span class="cm">/* Interrupt number for FEC1 */</span><span class="cp"></span>

<span class="cp">#define	MCF_IRQ_UART0	        (MCFINT_VECBASE + MCFINT_UART0)</span>
<span class="cp">#define	MCF_IRQ_UART1	        (MCFINT_VECBASE + MCFINT_UART1)</span>
<span class="cp">#define	MCF_IRQ_UART2	        (MCFINT_VECBASE + MCFINT_UART2)</span>

<span class="cp">#define	MCF_IRQ_FECRX0		(MCFINT_VECBASE + MCFINT_FECRX0)</span>
<span class="cp">#define	MCF_IRQ_FECTX0		(MCFINT_VECBASE + MCFINT_FECTX0)</span>
<span class="cp">#define	MCF_IRQ_FECENTC0	(MCFINT_VECBASE + MCFINT_FECENTC0)</span>
<span class="cp">#define	MCF_IRQ_FECRX1		(MCFINT2_VECBASE + MCFINT2_FECRX1)</span>
<span class="cp">#define	MCF_IRQ_FECTX1		(MCFINT2_VECBASE + MCFINT2_FECTX1)</span>
<span class="cp">#define	MCF_IRQ_FECENTC1	(MCFINT2_VECBASE + MCFINT2_FECENTC1)</span>

<span class="cp">#define	MCF_IRQ_QSPI		(MCFINT_VECBASE + MCFINT_QSPI)</span>

<span class="cm">/*</span>
<span class="cm"> *	SDRAM configuration registers.</span>
<span class="cm"> */</span>
<span class="cp">#ifdef CONFIG_M5271</span>
<span class="cp">#define	MCFSIM_DCR		(MCF_IPSBAR + 0x40)	</span><span class="cm">/* Control */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DACR0		(MCF_IPSBAR + 0x48)	</span><span class="cm">/* Base address 0 */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DMR0		(MCF_IPSBAR + 0x4c)	</span><span class="cm">/* Address mask 0 */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DACR1		(MCF_IPSBAR + 0x50)	</span><span class="cm">/* Base address 1 */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DMR1		(MCF_IPSBAR + 0x54)	</span><span class="cm">/* Address mask 1 */</span><span class="cp"></span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_M5275</span>
<span class="cp">#define	MCFSIM_DMR		(MCF_IPSBAR + 0x40)	</span><span class="cm">/* Mode */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DCR		(MCF_IPSBAR + 0x44)	</span><span class="cm">/* Control */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DCFG1		(MCF_IPSBAR + 0x48)	</span><span class="cm">/* Configuration 1 */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DCFG2		(MCF_IPSBAR + 0x4c)	</span><span class="cm">/* Configuration 2 */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DBAR0		(MCF_IPSBAR + 0x50)	</span><span class="cm">/* Base address 0 */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DMR0		(MCF_IPSBAR + 0x54)	</span><span class="cm">/* Address mask 0 */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DBAR1		(MCF_IPSBAR + 0x58)	</span><span class="cm">/* Base address 1 */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DMR1		(MCF_IPSBAR + 0x5c)	</span><span class="cm">/* Address mask 1 */</span><span class="cp"></span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *	DMA unit base addresses.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFDMA_BASE0		(MCF_IPSBAR + 0x100)</span>
<span class="cp">#define	MCFDMA_BASE1		(MCF_IPSBAR + 0x140)</span>
<span class="cp">#define	MCFDMA_BASE2		(MCF_IPSBAR + 0x180)</span>
<span class="cp">#define	MCFDMA_BASE3		(MCF_IPSBAR + 0x1C0)</span>

<span class="cm">/*</span>
<span class="cm"> *	UART module.</span>
<span class="cm"> */</span>
<span class="cp">#define MCFUART_BASE0		(MCF_IPSBAR + 0x200)</span>
<span class="cp">#define MCFUART_BASE1		(MCF_IPSBAR + 0x240)</span>
<span class="cp">#define MCFUART_BASE2		(MCF_IPSBAR + 0x280)</span>

<span class="cm">/*</span>
<span class="cm"> *	FEC ethernet module.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFFEC_BASE0		(MCF_IPSBAR + 0x1000)</span>
<span class="cp">#define	MCFFEC_SIZE0		0x800</span>
<span class="cp">#define	MCFFEC_BASE1		(MCF_IPSBAR + 0x1800)</span>
<span class="cp">#define	MCFFEC_SIZE1		0x800</span>

<span class="cm">/*</span>
<span class="cm"> *	QSPI module.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFQSPI_BASE		(MCF_IPSBAR + 0x340)</span>
<span class="cp">#define	MCFQSPI_SIZE		0x40</span>

<span class="cp">#ifdef CONFIG_M5271</span>
<span class="cp">#define	MCFQSPI_CS0		91</span>
<span class="cp">#define	MCFQSPI_CS1		92</span>
<span class="cp">#define	MCFQSPI_CS2		99</span>
<span class="cp">#define	MCFQSPI_CS3		103</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_M5275</span>
<span class="cp">#define	MCFQSPI_CS0		59</span>
<span class="cp">#define	MCFQSPI_CS1		60</span>
<span class="cp">#define	MCFQSPI_CS2		61</span>
<span class="cp">#define	MCFQSPI_CS3		62</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *	GPIO module.</span>
<span class="cm"> */</span>
<span class="cp">#ifdef CONFIG_M5271</span>
<span class="cp">#define MCFGPIO_PODR_ADDR	(MCF_IPSBAR + 0x100000)</span>
<span class="cp">#define MCFGPIO_PODR_DATAH	(MCF_IPSBAR + 0x100001)</span>
<span class="cp">#define MCFGPIO_PODR_DATAL	(MCF_IPSBAR + 0x100002)</span>
<span class="cp">#define MCFGPIO_PODR_BUSCTL	(MCF_IPSBAR + 0x100003)</span>
<span class="cp">#define MCFGPIO_PODR_BS		(MCF_IPSBAR + 0x100004)</span>
<span class="cp">#define MCFGPIO_PODR_CS		(MCF_IPSBAR + 0x100005)</span>
<span class="cp">#define MCFGPIO_PODR_SDRAM	(MCF_IPSBAR + 0x100006)</span>
<span class="cp">#define MCFGPIO_PODR_FECI2C	(MCF_IPSBAR + 0x100007)</span>
<span class="cp">#define MCFGPIO_PODR_UARTH	(MCF_IPSBAR + 0x100008)</span>
<span class="cp">#define MCFGPIO_PODR_UARTL	(MCF_IPSBAR + 0x100009)</span>
<span class="cp">#define MCFGPIO_PODR_QSPI	(MCF_IPSBAR + 0x10000A)</span>
<span class="cp">#define MCFGPIO_PODR_TIMER	(MCF_IPSBAR + 0x10000B)</span>

<span class="cp">#define MCFGPIO_PDDR_ADDR	(MCF_IPSBAR + 0x100010)</span>
<span class="cp">#define MCFGPIO_PDDR_DATAH	(MCF_IPSBAR + 0x100011)</span>
<span class="cp">#define MCFGPIO_PDDR_DATAL	(MCF_IPSBAR + 0x100012)</span>
<span class="cp">#define MCFGPIO_PDDR_BUSCTL	(MCF_IPSBAR + 0x100013)</span>
<span class="cp">#define MCFGPIO_PDDR_BS		(MCF_IPSBAR + 0x100014)</span>
<span class="cp">#define MCFGPIO_PDDR_CS		(MCF_IPSBAR + 0x100015)</span>
<span class="cp">#define MCFGPIO_PDDR_SDRAM	(MCF_IPSBAR + 0x100016)</span>
<span class="cp">#define MCFGPIO_PDDR_FECI2C	(MCF_IPSBAR + 0x100017)</span>
<span class="cp">#define MCFGPIO_PDDR_UARTH	(MCF_IPSBAR + 0x100018)</span>
<span class="cp">#define MCFGPIO_PDDR_UARTL	(MCF_IPSBAR + 0x100019)</span>
<span class="cp">#define MCFGPIO_PDDR_QSPI	(MCF_IPSBAR + 0x10001A)</span>
<span class="cp">#define MCFGPIO_PDDR_TIMER	(MCF_IPSBAR + 0x10001B)</span>

<span class="cp">#define MCFGPIO_PPDSDR_ADDR	(MCF_IPSBAR + 0x100020)</span>
<span class="cp">#define MCFGPIO_PPDSDR_DATAH	(MCF_IPSBAR + 0x100021)</span>
<span class="cp">#define MCFGPIO_PPDSDR_DATAL	(MCF_IPSBAR + 0x100022)</span>
<span class="cp">#define MCFGPIO_PPDSDR_BUSCTL	(MCF_IPSBAR + 0x100023)</span>
<span class="cp">#define MCFGPIO_PPDSDR_BS	(MCF_IPSBAR + 0x100024)</span>
<span class="cp">#define MCFGPIO_PPDSDR_CS	(MCF_IPSBAR + 0x100025)</span>
<span class="cp">#define MCFGPIO_PPDSDR_SDRAM	(MCF_IPSBAR + 0x100026)</span>
<span class="cp">#define MCFGPIO_PPDSDR_FECI2C	(MCF_IPSBAR + 0x100027)</span>
<span class="cp">#define MCFGPIO_PPDSDR_UARTH	(MCF_IPSBAR + 0x100028)</span>
<span class="cp">#define MCFGPIO_PPDSDR_UARTL	(MCF_IPSBAR + 0x100029)</span>
<span class="cp">#define MCFGPIO_PPDSDR_QSPI	(MCF_IPSBAR + 0x10002A)</span>
<span class="cp">#define MCFGPIO_PPDSDR_TIMER	(MCF_IPSBAR + 0x10002B)</span>

<span class="cp">#define MCFGPIO_PCLRR_ADDR	(MCF_IPSBAR + 0x100030)</span>
<span class="cp">#define MCFGPIO_PCLRR_DATAH	(MCF_IPSBAR + 0x100031)</span>
<span class="cp">#define MCFGPIO_PCLRR_DATAL	(MCF_IPSBAR + 0x100032)</span>
<span class="cp">#define MCFGPIO_PCLRR_BUSCTL	(MCF_IPSBAR + 0x100033)</span>
<span class="cp">#define MCFGPIO_PCLRR_BS	(MCF_IPSBAR + 0x100034)</span>
<span class="cp">#define MCFGPIO_PCLRR_CS	(MCF_IPSBAR + 0x100035)</span>
<span class="cp">#define MCFGPIO_PCLRR_SDRAM	(MCF_IPSBAR + 0x100036)</span>
<span class="cp">#define MCFGPIO_PCLRR_FECI2C	(MCF_IPSBAR + 0x100037)</span>
<span class="cp">#define MCFGPIO_PCLRR_UARTH	(MCF_IPSBAR + 0x100038)</span>
<span class="cp">#define MCFGPIO_PCLRR_UARTL	(MCF_IPSBAR + 0x100039)</span>
<span class="cp">#define MCFGPIO_PCLRR_QSPI	(MCF_IPSBAR + 0x10003A)</span>
<span class="cp">#define MCFGPIO_PCLRR_TIMER	(MCF_IPSBAR + 0x10003B)</span>

<span class="cm">/*</span>
<span class="cm"> * Generic GPIO support</span>
<span class="cm"> */</span>
<span class="cp">#define MCFGPIO_PODR			MCFGPIO_PODR_ADDR</span>
<span class="cp">#define MCFGPIO_PDDR			MCFGPIO_PDDR_ADDR</span>
<span class="cp">#define MCFGPIO_PPDR			MCFGPIO_PPDSDR_ADDR</span>
<span class="cp">#define MCFGPIO_SETR			MCFGPIO_PPDSDR_ADDR</span>
<span class="cp">#define MCFGPIO_CLRR			MCFGPIO_PCLRR_ADDR</span>

<span class="cp">#define MCFGPIO_PIN_MAX			100</span>
<span class="cp">#define MCFGPIO_IRQ_MAX			8</span>
<span class="cp">#define MCFGPIO_IRQ_VECBASE		MCFINT_VECBASE</span>

<span class="cp">#define MCFGPIO_PAR_QSPI	(MCF_IPSBAR + 0x10004A)</span>
<span class="cp">#define MCFGPIO_PAR_TIMER	(MCF_IPSBAR + 0x10004C)</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_M5275</span>
<span class="cp">#define MCFGPIO_PODR_BUSCTL	(MCF_IPSBAR + 0x100004)</span>
<span class="cp">#define MCFGPIO_PODR_ADDR	(MCF_IPSBAR + 0x100005)</span>
<span class="cp">#define MCFGPIO_PODR_CS		(MCF_IPSBAR + 0x100008)</span>
<span class="cp">#define MCFGPIO_PODR_FEC0H	(MCF_IPSBAR + 0x10000A)</span>
<span class="cp">#define MCFGPIO_PODR_FEC0L	(MCF_IPSBAR + 0x10000B)</span>
<span class="cp">#define MCFGPIO_PODR_FECI2C	(MCF_IPSBAR + 0x10000C)</span>
<span class="cp">#define MCFGPIO_PODR_QSPI	(MCF_IPSBAR + 0x10000D)</span>
<span class="cp">#define MCFGPIO_PODR_SDRAM	(MCF_IPSBAR + 0x10000E)</span>
<span class="cp">#define MCFGPIO_PODR_TIMERH	(MCF_IPSBAR + 0x10000F)</span>
<span class="cp">#define MCFGPIO_PODR_TIMERL	(MCF_IPSBAR + 0x100010)</span>
<span class="cp">#define MCFGPIO_PODR_UARTL	(MCF_IPSBAR + 0x100011)</span>
<span class="cp">#define MCFGPIO_PODR_FEC1H	(MCF_IPSBAR + 0x100012)</span>
<span class="cp">#define MCFGPIO_PODR_FEC1L	(MCF_IPSBAR + 0x100013)</span>
<span class="cp">#define MCFGPIO_PODR_BS		(MCF_IPSBAR + 0x100014)</span>
<span class="cp">#define MCFGPIO_PODR_IRQ	(MCF_IPSBAR + 0x100015)</span>
<span class="cp">#define MCFGPIO_PODR_USBH	(MCF_IPSBAR + 0x100016)</span>
<span class="cp">#define MCFGPIO_PODR_USBL	(MCF_IPSBAR + 0x100017)</span>
<span class="cp">#define MCFGPIO_PODR_UARTH	(MCF_IPSBAR + 0x100018)</span>

<span class="cp">#define MCFGPIO_PDDR_BUSCTL	(MCF_IPSBAR + 0x100020)</span>
<span class="cp">#define MCFGPIO_PDDR_ADDR	(MCF_IPSBAR + 0x100021)</span>
<span class="cp">#define MCFGPIO_PDDR_CS		(MCF_IPSBAR + 0x100024)</span>
<span class="cp">#define MCFGPIO_PDDR_FEC0H	(MCF_IPSBAR + 0x100026)</span>
<span class="cp">#define MCFGPIO_PDDR_FEC0L	(MCF_IPSBAR + 0x100027)</span>
<span class="cp">#define MCFGPIO_PDDR_FECI2C	(MCF_IPSBAR + 0x100028)</span>
<span class="cp">#define MCFGPIO_PDDR_QSPI	(MCF_IPSBAR + 0x100029)</span>
<span class="cp">#define MCFGPIO_PDDR_SDRAM	(MCF_IPSBAR + 0x10002A)</span>
<span class="cp">#define MCFGPIO_PDDR_TIMERH	(MCF_IPSBAR + 0x10002B)</span>
<span class="cp">#define MCFGPIO_PDDR_TIMERL	(MCF_IPSBAR + 0x10002C)</span>
<span class="cp">#define MCFGPIO_PDDR_UARTL	(MCF_IPSBAR + 0x10002D)</span>
<span class="cp">#define MCFGPIO_PDDR_FEC1H	(MCF_IPSBAR + 0x10002E)</span>
<span class="cp">#define MCFGPIO_PDDR_FEC1L	(MCF_IPSBAR + 0x10002F)</span>
<span class="cp">#define MCFGPIO_PDDR_BS		(MCF_IPSBAR + 0x100030)</span>
<span class="cp">#define MCFGPIO_PDDR_IRQ	(MCF_IPSBAR + 0x100031)</span>
<span class="cp">#define MCFGPIO_PDDR_USBH	(MCF_IPSBAR + 0x100032)</span>
<span class="cp">#define MCFGPIO_PDDR_USBL	(MCF_IPSBAR + 0x100033)</span>
<span class="cp">#define MCFGPIO_PDDR_UARTH	(MCF_IPSBAR + 0x100034)</span>

<span class="cp">#define MCFGPIO_PPDSDR_BUSCTL	(MCF_IPSBAR + 0x10003C)</span>
<span class="cp">#define MCFGPIO_PPDSDR_ADDR	(MCF_IPSBAR + 0x10003D)</span>
<span class="cp">#define MCFGPIO_PPDSDR_CS	(MCF_IPSBAR + 0x100040)</span>
<span class="cp">#define MCFGPIO_PPDSDR_FEC0H	(MCF_IPSBAR + 0x100042)</span>
<span class="cp">#define MCFGPIO_PPDSDR_FEC0L	(MCF_IPSBAR + 0x100043)</span>
<span class="cp">#define MCFGPIO_PPDSDR_FECI2C	(MCF_IPSBAR + 0x100044)</span>
<span class="cp">#define MCFGPIO_PPDSDR_QSPI	(MCF_IPSBAR + 0x100045)</span>
<span class="cp">#define MCFGPIO_PPDSDR_SDRAM	(MCF_IPSBAR + 0x100046)</span>
<span class="cp">#define MCFGPIO_PPDSDR_TIMERH	(MCF_IPSBAR + 0x100047)</span>
<span class="cp">#define MCFGPIO_PPDSDR_TIMERL	(MCF_IPSBAR + 0x100048)</span>
<span class="cp">#define MCFGPIO_PPDSDR_UARTL	(MCF_IPSBAR + 0x100049)</span>
<span class="cp">#define MCFGPIO_PPDSDR_FEC1H	(MCF_IPSBAR + 0x10004A)</span>
<span class="cp">#define MCFGPIO_PPDSDR_FEC1L	(MCF_IPSBAR + 0x10004B)</span>
<span class="cp">#define MCFGPIO_PPDSDR_BS	(MCF_IPSBAR + 0x10004C)</span>
<span class="cp">#define MCFGPIO_PPDSDR_IRQ	(MCF_IPSBAR + 0x10004D)</span>
<span class="cp">#define MCFGPIO_PPDSDR_USBH	(MCF_IPSBAR + 0x10004E)</span>
<span class="cp">#define MCFGPIO_PPDSDR_USBL	(MCF_IPSBAR + 0x10004F)</span>
<span class="cp">#define MCFGPIO_PPDSDR_UARTH	(MCF_IPSBAR + 0x100050)</span>

<span class="cp">#define MCFGPIO_PCLRR_BUSCTL	(MCF_IPSBAR + 0x100058)</span>
<span class="cp">#define MCFGPIO_PCLRR_ADDR	(MCF_IPSBAR + 0x100059)</span>
<span class="cp">#define MCFGPIO_PCLRR_CS	(MCF_IPSBAR + 0x10005C)</span>
<span class="cp">#define MCFGPIO_PCLRR_FEC0H	(MCF_IPSBAR + 0x10005E)</span>
<span class="cp">#define MCFGPIO_PCLRR_FEC0L	(MCF_IPSBAR + 0x10005F)</span>
<span class="cp">#define MCFGPIO_PCLRR_FECI2C	(MCF_IPSBAR + 0x100060)</span>
<span class="cp">#define MCFGPIO_PCLRR_QSPI	(MCF_IPSBAR + 0x100061)</span>
<span class="cp">#define MCFGPIO_PCLRR_SDRAM	(MCF_IPSBAR + 0x100062)</span>
<span class="cp">#define MCFGPIO_PCLRR_TIMERH	(MCF_IPSBAR + 0x100063)</span>
<span class="cp">#define MCFGPIO_PCLRR_TIMERL	(MCF_IPSBAR + 0x100064)</span>
<span class="cp">#define MCFGPIO_PCLRR_UARTL	(MCF_IPSBAR + 0x100065)</span>
<span class="cp">#define MCFGPIO_PCLRR_FEC1H	(MCF_IPSBAR + 0x100066)</span>
<span class="cp">#define MCFGPIO_PCLRR_FEC1L	(MCF_IPSBAR + 0x100067)</span>
<span class="cp">#define MCFGPIO_PCLRR_BS	(MCF_IPSBAR + 0x100068)</span>
<span class="cp">#define MCFGPIO_PCLRR_IRQ	(MCF_IPSBAR + 0x100069)</span>
<span class="cp">#define MCFGPIO_PCLRR_USBH	(MCF_IPSBAR + 0x10006A)</span>
<span class="cp">#define MCFGPIO_PCLRR_USBL	(MCF_IPSBAR + 0x10006B)</span>
<span class="cp">#define MCFGPIO_PCLRR_UARTH	(MCF_IPSBAR + 0x10006C)</span>


<span class="cm">/*</span>
<span class="cm"> * Generic GPIO support</span>
<span class="cm"> */</span>
<span class="cp">#define MCFGPIO_PODR			MCFGPIO_PODR_BUSCTL</span>
<span class="cp">#define MCFGPIO_PDDR			MCFGPIO_PDDR_BUSCTL</span>
<span class="cp">#define MCFGPIO_PPDR			MCFGPIO_PPDSDR_BUSCTL</span>
<span class="cp">#define MCFGPIO_SETR			MCFGPIO_PPDSDR_BUSCTL</span>
<span class="cp">#define MCFGPIO_CLRR			MCFGPIO_PCLRR_BUSCTL</span>

<span class="cp">#define MCFGPIO_PIN_MAX			148</span>
<span class="cp">#define MCFGPIO_IRQ_MAX			8</span>
<span class="cp">#define MCFGPIO_IRQ_VECBASE		MCFINT_VECBASE</span>

<span class="cp">#define MCFGPIO_PAR_QSPI	(MCF_IPSBAR + 0x10007E)</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * PIT timer base addresses.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFPIT_BASE1		(MCF_IPSBAR + 0x150000)</span>
<span class="cp">#define	MCFPIT_BASE2		(MCF_IPSBAR + 0x160000)</span>
<span class="cp">#define	MCFPIT_BASE3		(MCF_IPSBAR + 0x170000)</span>
<span class="cp">#define	MCFPIT_BASE4		(MCF_IPSBAR + 0x180000)</span>

<span class="cm">/*</span>
<span class="cm"> * EPort</span>
<span class="cm"> */</span>
<span class="cp">#define MCFEPORT_EPPAR		(MCF_IPSBAR + 0x130000)</span>
<span class="cp">#define MCFEPORT_EPDDR		(MCF_IPSBAR + 0x130002)</span>
<span class="cp">#define MCFEPORT_EPIER		(MCF_IPSBAR + 0x130003)</span>
<span class="cp">#define MCFEPORT_EPDR		(MCF_IPSBAR + 0x130004)</span>
<span class="cp">#define MCFEPORT_EPPDR		(MCF_IPSBAR + 0x130005)</span>
<span class="cp">#define MCFEPORT_EPFR		(MCF_IPSBAR + 0x130006)</span>

<span class="cm">/*</span>
<span class="cm"> *	GPIO pins setups to enable the UARTs.</span>
<span class="cm"> */</span>
<span class="cp">#ifdef CONFIG_M5271</span>
<span class="cp">#define MCF_GPIO_PAR_UART	0x100048	</span><span class="cm">/* PAR UART address */</span><span class="cp"></span>
<span class="cp">#define UART0_ENABLE_MASK	0x000f</span>
<span class="cp">#define UART1_ENABLE_MASK	0x0ff0</span>
<span class="cp">#define UART2_ENABLE_MASK	0x3000</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_M5275</span>
<span class="cp">#define MCF_GPIO_PAR_UART	0x10007c	</span><span class="cm">/* PAR UART address */</span><span class="cp"></span>
<span class="cp">#define UART0_ENABLE_MASK	0x000f</span>
<span class="cp">#define UART1_ENABLE_MASK	0x00f0</span>
<span class="cp">#define UART2_ENABLE_MASK	0x3f00 </span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  Reset Control Unit (relative to IPSBAR).</span>
<span class="cm"> */</span>
<span class="cp">#define	MCF_RCR			(MCF_IPSBAR + 0x110000)</span>
<span class="cp">#define	MCF_RSR			(MCF_IPSBAR + 0x110001)</span>

<span class="cp">#define	MCF_RCR_SWRESET		0x80		</span><span class="cm">/* Software reset bit */</span><span class="cp"></span>
<span class="cp">#define	MCF_RCR_FRCSTOUT	0x40		</span><span class="cm">/* Force external reset */</span><span class="cp"></span>

<span class="cm">/****************************************************************************/</span>
<span class="cp">#endif	</span><span class="cm">/* m527xsim_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
