{"vcs1":{"timestamp_begin":1738055358.590263685, "rt":0.25, "ut":0.11, "st":0.10}}
{"vcselab":{"timestamp_begin":1738055358.920682591, "rt":0.26, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1738055359.236674924, "rt":0.14, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738055358.360363419}
{"VCS_COMP_START_TIME": 1738055358.360363419}
{"VCS_COMP_END_TIME": 1738055359.449518213}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265420}}
{"vcselab": {"peak_mem": 150356}}
