Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Aug  6 14:16:11 2020
| Host         : KomaroKomp running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             273 |          123 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------+---------------------------------------------+------------------+----------------+--------------+
|         Clock Signal         | Enable Signal |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+---------------+---------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG               |               |                                             |                2 |              2 |         1.00 |
|  y_values_reg[2][23]_i_3_n_0 |               | tsk_reg/y_star[7]_i_1_n_0                   |                3 |              8 |         2.67 |
|  y_values_reg[2][23]_i_3_n_0 |               | tsk_reg/weighted_sum[15]_i_1_n_0            |                9 |             18 |         2.00 |
|  y_values_reg[2][23]_i_3_n_0 |               | tsk_reg/trimf_x1_high/weights_sum[15]_i_5_0 |               12 |             24 |         2.00 |
|  clk_IBUF_BUFG               |               | tsk_reg/clk                                 |                8 |             31 |         3.88 |
|  y_values_reg[2][23]_i_3_n_0 |               | tsk_reg/y_mul_weight[0][23]_i_1_n_0         |               18 |             32 |         1.78 |
|  y_values_reg[2][23]_i_3_n_0 |               | tsk_reg/y_mul_weight[1][23]_i_1_n_0         |               15 |             32 |         2.13 |
|  y_values_reg[2][23]_i_3_n_0 |               | tsk_reg/y_mul_weight[2][23]_i_1_n_0         |               16 |             32 |         2.00 |
|  y_values_reg[2][23]_i_3_n_0 |               | tsk_reg/y_values[0][23]_i_1_n_0             |               14 |             32 |         2.29 |
|  y_values_reg[2][23]_i_3_n_0 |               | tsk_reg/y_values[1][23]_i_1_n_0             |               14 |             32 |         2.29 |
|  y_values_reg[2][23]_i_3_n_0 |               | tsk_reg/y_values[2][23]_i_1_n_0             |               14 |             32 |         2.29 |
+------------------------------+---------------+---------------------------------------------+------------------+----------------+--------------+


