-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity shell_top_sa_store is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_ca_AWVALID : OUT STD_LOGIC;
    m_axi_ca_AWREADY : IN STD_LOGIC;
    m_axi_ca_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_ca_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ca_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_ca_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_ca_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ca_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ca_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ca_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_ca_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ca_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ca_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ca_WVALID : OUT STD_LOGIC;
    m_axi_ca_WREADY : IN STD_LOGIC;
    m_axi_ca_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_ca_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ca_WLAST : OUT STD_LOGIC;
    m_axi_ca_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ca_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ca_ARVALID : OUT STD_LOGIC;
    m_axi_ca_ARREADY : IN STD_LOGIC;
    m_axi_ca_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_ca_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ca_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_ca_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_ca_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ca_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ca_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ca_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_ca_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ca_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ca_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ca_RVALID : IN STD_LOGIC;
    m_axi_ca_RREADY : OUT STD_LOGIC;
    m_axi_ca_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_ca_RLAST : IN STD_LOGIC;
    m_axi_ca_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ca_RFIFONUM : IN STD_LOGIC_VECTOR (7 downto 0);
    m_axi_ca_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ca_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ca_BVALID : IN STD_LOGIC;
    m_axi_ca_BREADY : OUT STD_LOGIC;
    m_axi_ca_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ca_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ca_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    out_r : IN STD_LOGIC_VECTOR (31 downto 0);
    b0_q : IN STD_LOGIC_VECTOR (15 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21 : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20 : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19 : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18 : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17 : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16 : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15 : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14 : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13 : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12 : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11 : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10 : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9 : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8 : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7 : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6 : IN STD_LOGIC_VECTOR (19 downto 0);
    ca_blk_n_AW : OUT STD_LOGIC;
    ca_blk_n_W : OUT STD_LOGIC;
    ca_blk_n_B : OUT STD_LOGIC );
end;


architecture behav of shell_top_sa_store is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal out_read_reg_554 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_cast_i_reg_570 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal p_cast3_i_reg_575 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln1_reg_580 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_block_state5_io : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_block_state9_io : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal ap_block_state13_io : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_state22_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_port_reg_b0_q : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln92_4_fu_274_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_cast_cast_i_fu_416_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_cast3_cast_i_fu_462_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln95_fu_508_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal sext_ln92_fu_289_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal sext_ln92_1_fu_298_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal sext_ln92_2_fu_307_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage3_01001 : BOOLEAN;
    signal sext_ln92_3_fu_411_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage4_01001 : BOOLEAN;
    signal ap_block_state14_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal sext_ln92_5_fu_430_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage5_01001 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal sext_ln92_6_fu_439_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage6_01001 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal sext_ln92_7_fu_448_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage7_01001 : BOOLEAN;
    signal sext_ln92_8_fu_457_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage8_01001 : BOOLEAN;
    signal sext_ln92_9_fu_476_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage9_01001 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal sext_ln92_10_fu_485_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage10_01001 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal sext_ln92_11_fu_494_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage11_01001 : BOOLEAN;
    signal sext_ln92_12_fu_503_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage12_01001 : BOOLEAN;
    signal sext_ln92_13_fu_522_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage13_01001 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal sext_ln92_14_fu_531_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage14_01001 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal sext_ln92_15_fu_540_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage15_01001 : BOOLEAN;
    signal sext_ln92_16_fu_549_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal trunc_ln_fu_264_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_fu_312_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_cast6_i_fu_320_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_25_fu_328_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_343_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_cast7_i_fu_351_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_28_fu_355_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_shl_i_fu_370_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl_cast_i_fu_378_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_cast5_i_fu_324_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal empty_31_fu_382_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_cast8_i_fu_388_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_32_fu_392_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_port_reg_b0_q <= b0_q;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                out_read_reg_554 <= out_r;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                p_cast3_i_reg_575 <= empty_28_fu_355_p2(31 downto 2);
                p_cast_i_reg_570 <= empty_25_fu_328_p2(31 downto 2);
                trunc_ln1_reg_580 <= empty_32_fu_392_p2(31 downto 2);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage15_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_reset_idle_pp0, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_idle_pp0_1to1 = ap_const_logic_1) and (ap_start = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if (((ap_reset_idle_pp0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                elsif (((ap_reset_idle_pp0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_ca_AWREADY, m_axi_ca_WREADY)
    begin
                ap_block_pp0_stage0_11001 <= (((m_axi_ca_AWREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((m_axi_ca_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_ca_AWREADY, m_axi_ca_WREADY)
    begin
                ap_block_pp0_stage0_subdone <= (((m_axi_ca_AWREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((m_axi_ca_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_ca_WREADY)
    begin
                ap_block_pp0_stage10_11001 <= ((m_axi_ca_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage10_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_ca_WREADY)
    begin
                ap_block_pp0_stage10_subdone <= ((m_axi_ca_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_ca_WREADY)
    begin
                ap_block_pp0_stage11_11001 <= ((m_axi_ca_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage11_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_ca_WREADY)
    begin
                ap_block_pp0_stage11_subdone <= ((m_axi_ca_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state13_io)
    begin
                ap_block_pp0_stage12_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state13_io));
    end process;


    ap_block_pp0_stage12_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state13_io)
    begin
                ap_block_pp0_stage12_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state13_io));
    end process;

        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state14_pp0_stage13_iter0)
    begin
                ap_block_pp0_stage13_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state14_pp0_stage13_iter0));
    end process;


    ap_block_pp0_stage13_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_ca_WREADY, ap_block_state14_pp0_stage13_iter0)
    begin
                ap_block_pp0_stage13_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_ca_WREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state14_pp0_stage13_iter0)));
    end process;


    ap_block_pp0_stage13_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_ca_WREADY, ap_block_state14_pp0_stage13_iter0)
    begin
                ap_block_pp0_stage13_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_ca_WREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state14_pp0_stage13_iter0)));
    end process;

        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_ca_WREADY)
    begin
                ap_block_pp0_stage14_11001 <= ((m_axi_ca_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage14_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_ca_WREADY)
    begin
                ap_block_pp0_stage14_subdone <= ((m_axi_ca_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_ca_WREADY)
    begin
                ap_block_pp0_stage15_11001 <= ((m_axi_ca_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage15_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_ca_WREADY)
    begin
                ap_block_pp0_stage15_subdone <= ((m_axi_ca_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state18_pp0_stage1_iter1)
    begin
                ap_block_pp0_stage1_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state18_pp0_stage1_iter1));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_ca_WREADY, ap_block_state18_pp0_stage1_iter1)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state18_pp0_stage1_iter1)) or ((m_axi_ca_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_ca_WREADY, ap_block_state18_pp0_stage1_iter1)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state18_pp0_stage1_iter1)) or ((m_axi_ca_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_ca_WREADY)
    begin
                ap_block_pp0_stage2_11001 <= ((m_axi_ca_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_ca_WREADY)
    begin
                ap_block_pp0_stage2_subdone <= ((m_axi_ca_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_ca_WREADY)
    begin
                ap_block_pp0_stage3_11001 <= ((m_axi_ca_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_ca_WREADY)
    begin
                ap_block_pp0_stage3_subdone <= ((m_axi_ca_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state5_io)
    begin
                ap_block_pp0_stage4_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state5_io)
    begin
                ap_block_pp0_stage4_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state22_pp0_stage5_iter1)
    begin
                ap_block_pp0_stage5_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage5_iter1));
    end process;


    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_ca_WREADY, ap_block_state22_pp0_stage5_iter1)
    begin
                ap_block_pp0_stage5_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage5_iter1)) or ((m_axi_ca_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_ca_WREADY, ap_block_state22_pp0_stage5_iter1)
    begin
                ap_block_pp0_stage5_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage5_iter1)) or ((m_axi_ca_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_ca_WREADY)
    begin
                ap_block_pp0_stage6_11001 <= ((m_axi_ca_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_ca_WREADY)
    begin
                ap_block_pp0_stage6_subdone <= ((m_axi_ca_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_ca_WREADY)
    begin
                ap_block_pp0_stage7_11001 <= ((m_axi_ca_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_ca_WREADY)
    begin
                ap_block_pp0_stage7_subdone <= ((m_axi_ca_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state9_io)
    begin
                ap_block_pp0_stage8_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state9_io));
    end process;


    ap_block_pp0_stage8_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state9_io)
    begin
                ap_block_pp0_stage8_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state9_io));
    end process;

        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state10_pp0_stage9_iter0)
    begin
                ap_block_pp0_stage9_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state10_pp0_stage9_iter0));
    end process;


    ap_block_pp0_stage9_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_ca_WREADY, ap_block_state10_pp0_stage9_iter0)
    begin
                ap_block_pp0_stage9_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_ca_WREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state10_pp0_stage9_iter0)));
    end process;


    ap_block_pp0_stage9_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_ca_WREADY, ap_block_state10_pp0_stage9_iter0)
    begin
                ap_block_pp0_stage9_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_ca_WREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state10_pp0_stage9_iter0)));
    end process;


    ap_block_state10_pp0_stage9_iter0_assign_proc : process(m_axi_ca_BVALID)
    begin
                ap_block_state10_pp0_stage9_iter0 <= (m_axi_ca_BVALID = ap_const_logic_0);
    end process;


    ap_block_state13_io_assign_proc : process(m_axi_ca_AWREADY, m_axi_ca_WREADY)
    begin
                ap_block_state13_io <= ((m_axi_ca_WREADY = ap_const_logic_0) or (m_axi_ca_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state14_pp0_stage13_iter0_assign_proc : process(m_axi_ca_BVALID)
    begin
                ap_block_state14_pp0_stage13_iter0 <= (m_axi_ca_BVALID = ap_const_logic_0);
    end process;


    ap_block_state18_pp0_stage1_iter1_assign_proc : process(m_axi_ca_BVALID)
    begin
                ap_block_state18_pp0_stage1_iter1 <= (m_axi_ca_BVALID = ap_const_logic_0);
    end process;


    ap_block_state22_pp0_stage5_iter1_assign_proc : process(m_axi_ca_BVALID)
    begin
                ap_block_state22_pp0_stage5_iter1 <= (m_axi_ca_BVALID = ap_const_logic_0);
    end process;


    ap_block_state5_io_assign_proc : process(m_axi_ca_AWREADY, m_axi_ca_WREADY)
    begin
                ap_block_state5_io <= ((m_axi_ca_WREADY = ap_const_logic_0) or (m_axi_ca_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state9_io_assign_proc : process(m_axi_ca_AWREADY, m_axi_ca_WREADY)
    begin
                ap_block_state9_io <= ((m_axi_ca_WREADY = ap_const_logic_0) or (m_axi_ca_AWREADY = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_idle_pp0_0to0 = ap_const_logic_1) and (ap_start = ap_const_logic_0))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ca_blk_n_AW_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, m_axi_ca_AWREADY, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)))) then 
            ca_blk_n_AW <= m_axi_ca_AWREADY;
        else 
            ca_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    ca_blk_n_B_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_ca_BVALID, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)))) then 
            ca_blk_n_B <= m_axi_ca_BVALID;
        else 
            ca_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    ca_blk_n_W_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, m_axi_ca_WREADY, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and 
    (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            ca_blk_n_W <= m_axi_ca_WREADY;
        else 
            ca_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    empty_25_fu_328_p2 <= std_logic_vector(unsigned(p_cast6_i_fu_320_p1) + unsigned(out_read_reg_554));
    empty_28_fu_355_p2 <= std_logic_vector(unsigned(p_cast7_i_fu_351_p1) + unsigned(out_read_reg_554));
    empty_31_fu_382_p2 <= std_logic_vector(unsigned(p_shl_cast_i_fu_378_p1) - unsigned(p_cast5_i_fu_324_p1));
    empty_32_fu_392_p2 <= std_logic_vector(signed(p_cast8_i_fu_388_p1) + signed(out_read_reg_554));
    m_axi_ca_ARADDR <= ap_const_lv32_0;
    m_axi_ca_ARBURST <= ap_const_lv2_0;
    m_axi_ca_ARCACHE <= ap_const_lv4_0;
    m_axi_ca_ARID <= ap_const_lv1_0;
    m_axi_ca_ARLEN <= ap_const_lv32_0;
    m_axi_ca_ARLOCK <= ap_const_lv2_0;
    m_axi_ca_ARPROT <= ap_const_lv3_0;
    m_axi_ca_ARQOS <= ap_const_lv4_0;
    m_axi_ca_ARREGION <= ap_const_lv4_0;
    m_axi_ca_ARSIZE <= ap_const_lv3_0;
    m_axi_ca_ARUSER <= ap_const_lv1_0;
    m_axi_ca_ARVALID <= ap_const_logic_0;

    m_axi_ca_AWADDR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage0_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage12_11001, sext_ln92_4_fu_274_p1, p_cast_cast_i_fu_416_p1, p_cast3_cast_i_fu_462_p1, sext_ln95_fu_508_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001))) then 
                m_axi_ca_AWADDR <= sext_ln95_fu_508_p1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001))) then 
                m_axi_ca_AWADDR <= p_cast3_cast_i_fu_462_p1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then 
                m_axi_ca_AWADDR <= p_cast_cast_i_fu_416_p1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                m_axi_ca_AWADDR <= sext_ln92_4_fu_274_p1;
            else 
                m_axi_ca_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            m_axi_ca_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_ca_AWBURST <= ap_const_lv2_0;
    m_axi_ca_AWCACHE <= ap_const_lv4_0;
    m_axi_ca_AWID <= ap_const_lv1_0;
    m_axi_ca_AWLEN <= ap_const_lv32_4;
    m_axi_ca_AWLOCK <= ap_const_lv2_0;
    m_axi_ca_AWPROT <= ap_const_lv3_0;
    m_axi_ca_AWQOS <= ap_const_lv4_0;
    m_axi_ca_AWREGION <= ap_const_lv4_0;
    m_axi_ca_AWSIZE <= ap_const_lv3_0;
    m_axi_ca_AWUSER <= ap_const_lv1_0;

    m_axi_ca_AWVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage0_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)))) then 
            m_axi_ca_AWVALID <= ap_const_logic_1;
        else 
            m_axi_ca_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_ca_BREADY_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage9_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            m_axi_ca_BREADY <= ap_const_logic_1;
        else 
            m_axi_ca_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_ca_RREADY <= ap_const_logic_0;

    m_axi_ca_WDATA_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage14, sext_ln92_fu_289_p1, ap_block_pp0_stage1_01001, sext_ln92_1_fu_298_p1, ap_block_pp0_stage2_01001, sext_ln92_2_fu_307_p1, ap_block_pp0_stage3_01001, sext_ln92_3_fu_411_p1, ap_block_pp0_stage4_01001, sext_ln92_5_fu_430_p1, ap_block_pp0_stage5_01001, sext_ln92_6_fu_439_p1, ap_block_pp0_stage6_01001, sext_ln92_7_fu_448_p1, ap_block_pp0_stage7_01001, sext_ln92_8_fu_457_p1, ap_block_pp0_stage8_01001, sext_ln92_9_fu_476_p1, ap_block_pp0_stage9_01001, sext_ln92_10_fu_485_p1, ap_block_pp0_stage10_01001, sext_ln92_11_fu_494_p1, ap_block_pp0_stage11_01001, sext_ln92_12_fu_503_p1, ap_block_pp0_stage12_01001, sext_ln92_13_fu_522_p1, ap_block_pp0_stage13_01001, sext_ln92_14_fu_531_p1, ap_block_pp0_stage14_01001, sext_ln92_15_fu_540_p1, ap_block_pp0_stage15_01001, sext_ln92_16_fu_549_p1, ap_block_pp0_stage0_01001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            m_axi_ca_WDATA <= sext_ln92_16_fu_549_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_01001))) then 
            m_axi_ca_WDATA <= sext_ln92_15_fu_540_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_01001))) then 
            m_axi_ca_WDATA <= sext_ln92_14_fu_531_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_01001))) then 
            m_axi_ca_WDATA <= sext_ln92_13_fu_522_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_01001))) then 
            m_axi_ca_WDATA <= sext_ln92_12_fu_503_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_01001))) then 
            m_axi_ca_WDATA <= sext_ln92_11_fu_494_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_01001))) then 
            m_axi_ca_WDATA <= sext_ln92_10_fu_485_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_01001))) then 
            m_axi_ca_WDATA <= sext_ln92_9_fu_476_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_01001))) then 
            m_axi_ca_WDATA <= sext_ln92_8_fu_457_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_01001))) then 
            m_axi_ca_WDATA <= sext_ln92_7_fu_448_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_01001))) then 
            m_axi_ca_WDATA <= sext_ln92_6_fu_439_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001))) then 
            m_axi_ca_WDATA <= sext_ln92_5_fu_430_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001))) then 
            m_axi_ca_WDATA <= sext_ln92_3_fu_411_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then 
            m_axi_ca_WDATA <= sext_ln92_2_fu_307_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001))) then 
            m_axi_ca_WDATA <= sext_ln92_1_fu_298_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            m_axi_ca_WDATA <= sext_ln92_fu_289_p1;
        else 
            m_axi_ca_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_ca_WID <= ap_const_lv1_0;
    m_axi_ca_WLAST <= ap_const_logic_0;
    m_axi_ca_WSTRB <= ap_const_lv4_F;
    m_axi_ca_WUSER <= ap_const_lv1_0;

    m_axi_ca_WVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage0_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) 
    or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) 
    or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            m_axi_ca_WVALID <= ap_const_logic_1;
        else 
            m_axi_ca_WVALID <= ap_const_logic_0;
        end if; 
    end process;

        p_cast3_cast_i_fu_462_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast3_i_reg_575),32));

    p_cast5_i_fu_324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_312_p3),21));
    p_cast6_i_fu_320_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_312_p3),32));
    p_cast7_i_fu_351_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_343_p3),32));
        p_cast8_i_fu_388_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_31_fu_382_p2),32));

        p_cast_cast_i_fu_416_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast_i_reg_570),32));

    p_shl_cast_i_fu_378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_i_fu_370_p3),21));
    p_shl_i_fu_370_p3 <= (ap_port_reg_b0_q & ap_const_lv4_0);
        sext_ln92_10_fu_485_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12),32));

        sext_ln92_11_fu_494_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11),32));

        sext_ln92_12_fu_503_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10),32));

        sext_ln92_13_fu_522_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9),32));

        sext_ln92_14_fu_531_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8),32));

        sext_ln92_15_fu_540_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7),32));

        sext_ln92_16_fu_549_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6),32));

        sext_ln92_1_fu_298_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20),32));

        sext_ln92_2_fu_307_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19),32));

        sext_ln92_3_fu_411_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18),32));

        sext_ln92_4_fu_274_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_264_p4),32));

        sext_ln92_5_fu_430_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17),32));

        sext_ln92_6_fu_439_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16),32));

        sext_ln92_7_fu_448_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15),32));

        sext_ln92_8_fu_457_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14),32));

        sext_ln92_9_fu_476_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13),32));

        sext_ln92_fu_289_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21),32));

        sext_ln95_fu_508_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_reg_580),32));

    tmp_1_fu_343_p3 <= (ap_port_reg_b0_q & ap_const_lv3_0);
    tmp_fu_312_p3 <= (ap_port_reg_b0_q & ap_const_lv2_0);
    trunc_ln_fu_264_p4 <= out_r(31 downto 2);
end behav;
