<!doctype html>
<html>
  <head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="chrome=1">
    <title>Oldland-cpu by jamieiles</title>
    <link rel="stylesheet" href="stylesheets/styles.css">
    <link rel="stylesheet" href="stylesheets/pygment_trac.css">
    <script src="https://ajax.googleapis.com/ajax/libs/jquery/1.7.1/jquery.min.js"></script>
    <script src="javascripts/respond.js"></script>
    <!--[if lt IE 9]>
      <script src="//html5shiv.googlecode.com/svn/trunk/html5.js"></script>
    <![endif]-->
    <!--[if lt IE 8]>
    <link rel="stylesheet" href="stylesheets/ie.css">
    <![endif]-->
    <meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no">

  </head>
  <body>
      <div id="header">
        <nav>
          <li class="fork"><a href="https://github.com/jamieiles/oldland-cpu">View On GitHub</a></li>
          <li class="downloads"><a href="https://github.com/jamieiles/oldland-cpu/zipball/master">ZIP</a></li>
          <li class="downloads"><a href="https://github.com/jamieiles/oldland-cpu/tarball/master">TAR</a></li>
          <li class="title">DOWNLOADS</li>
        </nav>
      </div><!-- end header -->

    <div class="wrapper">

      <section>
        <div id="title">
          <h1>Oldland-cpu</h1>
          <p>Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools</p>
          <hr>
          <span class="credits left">Project maintained by <a href="https://github.com/jamieiles">jamieiles</a></span>
          <span class="credits right">Hosted on GitHub Pages &mdash; Theme by <a href="https://twitter.com/michigangraham">mattgraham</a></span>
        </div>

        <h1>
<a name="oldland-cpu" class="anchor" href="#oldland-cpu"><span class="octicon octicon-link"></span></a>Oldland CPU</h1>

<p>Oldland is a 32-bit RISC CPU designed primarily to learn more about Verilog
and FPGA's.  At the moment this consists of the CPU core itself (Oldland), and
a SoC implementation (Keynsham) that includes the CPU core, on-chip bootrom,
internal SRAM, an SDRAM controller and UART.</p>

<p>Included is an instruction set simulator, tools for debugging in gtkwave, a
bootloader (and associated bootrom code).  Documentation is currently sparse
and there are a few working limitations:</p>

<ul>
<li>Only the on-chip memory is connected to the instruction bus.</li>
<li>The debug interface is incomplete and not connected to any kind of JTAG for
the FPGA implementation.</li>
<li>There is no hardware multiply implemented yet.</li>
</ul><p>The FPGA target is for a DE0 nano and runs at 50MHz, though it should
synthesize at &gt;80MHz at the moment.</p>

<h2>
<a name="licensing" class="anchor" href="#licensing"><span class="octicon octicon-link"></span></a>Licensing</h2>

<p>This project is currently licensed under GPLv2.</p>
      </section>

    </div>
    <!--[if !IE]><script>fixScale(document);</script><![endif]-->
    
  </body>
</html>