;buildInfoPackage: chisel3, version: 3.3.1, scalaVersion: 2.12.11, sbtVersion: 1.3.10
circuit ChiselImProc : 
  module NothingFilter : 
    input clock : Clock
    input reset : Reset
    output io : {flip enq : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<24>, user : UInt<1>, last : UInt<1>}, deq : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<24>, user : UInt<1>, last : UInt<1>}, state_reg : UInt<2>, shadow_reg : UInt<24>, shadow_user : UInt<1>, shadow_last : UInt<1>}
    
    io.deq.last <= UInt<1>("h00") @[ChiselImProc.scala 36:17]
    io.deq.user <= UInt<1>("h00") @[ChiselImProc.scala 37:17]
    reg stateReg : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[ChiselImProc.scala 49:28]
    reg dataReg : UInt<24>, clock @[ChiselImProc.scala 51:23]
    reg shadowReg : UInt<24>, clock @[ChiselImProc.scala 53:25]
    reg userReg : UInt<1>, clock @[ChiselImProc.scala 54:23]
    reg shadowUserReg : UInt<1>, clock @[ChiselImProc.scala 55:29]
    reg lastReg : UInt<1>, clock @[ChiselImProc.scala 56:23]
    reg shadowLastReg : UInt<1>, clock @[ChiselImProc.scala 57:29]
    node _T = eq(UInt<2>("h00"), stateReg) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      userReg <= io.enq.user @[ChiselImProc.scala 61:21]
      when io.enq.valid : @[ChiselImProc.scala 62:33]
        stateReg <= UInt<2>("h01") @[ChiselImProc.scala 63:26]
        dataReg <= io.enq.bits @[ChiselImProc.scala 64:25]
        lastReg <= io.enq.last @[ChiselImProc.scala 65:25]
        skip @[ChiselImProc.scala 62:33]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_1 = eq(UInt<2>("h01"), stateReg) @[Conditional.scala 37:30]
      when _T_1 : @[Conditional.scala 39:67]
        node _T_2 = eq(io.enq.valid, UInt<1>("h00")) @[ChiselImProc.scala 69:35]
        node _T_3 = and(io.deq.ready, _T_2) @[ChiselImProc.scala 69:32]
        when _T_3 : @[ChiselImProc.scala 69:50]
          stateReg <= UInt<2>("h00") @[ChiselImProc.scala 70:26]
          userReg <= io.enq.user @[ChiselImProc.scala 71:25]
          skip @[ChiselImProc.scala 69:50]
        else : @[ChiselImProc.scala 72:55]
          node _T_4 = and(io.deq.ready, io.enq.valid) @[ChiselImProc.scala 72:38]
          when _T_4 : @[ChiselImProc.scala 72:55]
            stateReg <= UInt<2>("h01") @[ChiselImProc.scala 73:26]
            dataReg <= io.enq.bits @[ChiselImProc.scala 74:25]
            userReg <= io.enq.user @[ChiselImProc.scala 75:25]
            lastReg <= io.enq.last @[ChiselImProc.scala 76:25]
            skip @[ChiselImProc.scala 72:55]
          else : @[ChiselImProc.scala 77:56]
            node _T_5 = eq(io.deq.ready, UInt<1>("h00")) @[ChiselImProc.scala 77:25]
            node _T_6 = and(_T_5, io.enq.valid) @[ChiselImProc.scala 77:39]
            when _T_6 : @[ChiselImProc.scala 77:56]
              stateReg <= UInt<2>("h02") @[ChiselImProc.scala 78:26]
              shadowReg <= io.enq.bits @[ChiselImProc.scala 79:27]
              shadowUserReg <= io.enq.user @[ChiselImProc.scala 80:31]
              shadowLastReg <= io.enq.last @[ChiselImProc.scala 81:31]
              skip @[ChiselImProc.scala 77:56]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_7 = eq(UInt<2>("h02"), stateReg) @[Conditional.scala 37:30]
        when _T_7 : @[Conditional.scala 39:67]
          when io.deq.ready : @[ChiselImProc.scala 85:33]
            dataReg <= shadowReg @[ChiselImProc.scala 86:25]
            userReg <= shadowUserReg @[ChiselImProc.scala 87:25]
            lastReg <= shadowLastReg @[ChiselImProc.scala 88:25]
            stateReg <= UInt<2>("h01") @[ChiselImProc.scala 89:26]
            skip @[ChiselImProc.scala 85:33]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_8 = eq(UInt<2>("h03"), stateReg) @[Conditional.scala 37:30]
          when _T_8 : @[Conditional.scala 39:67]
            stateReg <= UInt<2>("h00") @[ChiselImProc.scala 93:22]
            skip @[Conditional.scala 39:67]
    io.deq.last <= lastReg @[ChiselImProc.scala 98:17]
    io.deq.user <= userReg @[ChiselImProc.scala 99:17]
    node _T_9 = eq(stateReg, UInt<2>("h00")) @[ChiselImProc.scala 101:31]
    node _T_10 = eq(stateReg, UInt<2>("h01")) @[ChiselImProc.scala 101:53]
    node _T_11 = or(_T_9, _T_10) @[ChiselImProc.scala 101:41]
    node _T_12 = eq(stateReg, UInt<2>("h03")) @[ChiselImProc.scala 101:73]
    node _T_13 = or(_T_11, _T_12) @[ChiselImProc.scala 101:61]
    io.enq.ready <= _T_13 @[ChiselImProc.scala 101:18]
    node _T_14 = eq(stateReg, UInt<2>("h01")) @[ChiselImProc.scala 102:31]
    node _T_15 = eq(stateReg, UInt<2>("h02")) @[ChiselImProc.scala 102:51]
    node _T_16 = or(_T_14, _T_15) @[ChiselImProc.scala 102:39]
    io.deq.valid <= _T_16 @[ChiselImProc.scala 102:18]
    io.state_reg <= stateReg @[ChiselImProc.scala 104:18]
    io.shadow_reg <= shadowReg @[ChiselImProc.scala 105:19]
    io.shadow_user <= shadowUserReg @[ChiselImProc.scala 106:20]
    io.shadow_last <= shadowLastReg @[ChiselImProc.scala 107:20]
    io.deq.bits <= dataReg @[ChiselImProc.scala 122:17]
    
  module NothingFilter_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip enq : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<24>, user : UInt<1>, last : UInt<1>}, deq : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<24>, user : UInt<1>, last : UInt<1>}, state_reg : UInt<2>, shadow_reg : UInt<24>, shadow_user : UInt<1>, shadow_last : UInt<1>}
    
    io.deq.last <= UInt<1>("h00") @[ChiselImProc.scala 36:17]
    io.deq.user <= UInt<1>("h00") @[ChiselImProc.scala 37:17]
    reg stateReg : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[ChiselImProc.scala 49:28]
    reg dataReg : UInt<24>, clock @[ChiselImProc.scala 51:23]
    reg shadowReg : UInt<24>, clock @[ChiselImProc.scala 53:25]
    reg userReg : UInt<1>, clock @[ChiselImProc.scala 54:23]
    reg shadowUserReg : UInt<1>, clock @[ChiselImProc.scala 55:29]
    reg lastReg : UInt<1>, clock @[ChiselImProc.scala 56:23]
    reg shadowLastReg : UInt<1>, clock @[ChiselImProc.scala 57:29]
    node _T = eq(UInt<2>("h00"), stateReg) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      userReg <= io.enq.user @[ChiselImProc.scala 61:21]
      when io.enq.valid : @[ChiselImProc.scala 62:33]
        stateReg <= UInt<2>("h01") @[ChiselImProc.scala 63:26]
        dataReg <= io.enq.bits @[ChiselImProc.scala 64:25]
        lastReg <= io.enq.last @[ChiselImProc.scala 65:25]
        skip @[ChiselImProc.scala 62:33]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_1 = eq(UInt<2>("h01"), stateReg) @[Conditional.scala 37:30]
      when _T_1 : @[Conditional.scala 39:67]
        node _T_2 = eq(io.enq.valid, UInt<1>("h00")) @[ChiselImProc.scala 69:35]
        node _T_3 = and(io.deq.ready, _T_2) @[ChiselImProc.scala 69:32]
        when _T_3 : @[ChiselImProc.scala 69:50]
          stateReg <= UInt<2>("h00") @[ChiselImProc.scala 70:26]
          userReg <= io.enq.user @[ChiselImProc.scala 71:25]
          skip @[ChiselImProc.scala 69:50]
        else : @[ChiselImProc.scala 72:55]
          node _T_4 = and(io.deq.ready, io.enq.valid) @[ChiselImProc.scala 72:38]
          when _T_4 : @[ChiselImProc.scala 72:55]
            stateReg <= UInt<2>("h01") @[ChiselImProc.scala 73:26]
            dataReg <= io.enq.bits @[ChiselImProc.scala 74:25]
            userReg <= io.enq.user @[ChiselImProc.scala 75:25]
            lastReg <= io.enq.last @[ChiselImProc.scala 76:25]
            skip @[ChiselImProc.scala 72:55]
          else : @[ChiselImProc.scala 77:56]
            node _T_5 = eq(io.deq.ready, UInt<1>("h00")) @[ChiselImProc.scala 77:25]
            node _T_6 = and(_T_5, io.enq.valid) @[ChiselImProc.scala 77:39]
            when _T_6 : @[ChiselImProc.scala 77:56]
              stateReg <= UInt<2>("h02") @[ChiselImProc.scala 78:26]
              shadowReg <= io.enq.bits @[ChiselImProc.scala 79:27]
              shadowUserReg <= io.enq.user @[ChiselImProc.scala 80:31]
              shadowLastReg <= io.enq.last @[ChiselImProc.scala 81:31]
              skip @[ChiselImProc.scala 77:56]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_7 = eq(UInt<2>("h02"), stateReg) @[Conditional.scala 37:30]
        when _T_7 : @[Conditional.scala 39:67]
          when io.deq.ready : @[ChiselImProc.scala 85:33]
            dataReg <= shadowReg @[ChiselImProc.scala 86:25]
            userReg <= shadowUserReg @[ChiselImProc.scala 87:25]
            lastReg <= shadowLastReg @[ChiselImProc.scala 88:25]
            stateReg <= UInt<2>("h01") @[ChiselImProc.scala 89:26]
            skip @[ChiselImProc.scala 85:33]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_8 = eq(UInt<2>("h03"), stateReg) @[Conditional.scala 37:30]
          when _T_8 : @[Conditional.scala 39:67]
            stateReg <= UInt<2>("h00") @[ChiselImProc.scala 93:22]
            skip @[Conditional.scala 39:67]
    io.deq.last <= lastReg @[ChiselImProc.scala 98:17]
    io.deq.user <= userReg @[ChiselImProc.scala 99:17]
    node _T_9 = eq(stateReg, UInt<2>("h00")) @[ChiselImProc.scala 101:31]
    node _T_10 = eq(stateReg, UInt<2>("h01")) @[ChiselImProc.scala 101:53]
    node _T_11 = or(_T_9, _T_10) @[ChiselImProc.scala 101:41]
    node _T_12 = eq(stateReg, UInt<2>("h03")) @[ChiselImProc.scala 101:73]
    node _T_13 = or(_T_11, _T_12) @[ChiselImProc.scala 101:61]
    io.enq.ready <= _T_13 @[ChiselImProc.scala 101:18]
    node _T_14 = eq(stateReg, UInt<2>("h01")) @[ChiselImProc.scala 102:31]
    node _T_15 = eq(stateReg, UInt<2>("h02")) @[ChiselImProc.scala 102:51]
    node _T_16 = or(_T_14, _T_15) @[ChiselImProc.scala 102:39]
    io.deq.valid <= _T_16 @[ChiselImProc.scala 102:18]
    io.state_reg <= stateReg @[ChiselImProc.scala 104:18]
    io.shadow_reg <= shadowReg @[ChiselImProc.scala 105:19]
    io.shadow_user <= shadowUserReg @[ChiselImProc.scala 106:20]
    io.shadow_last <= shadowLastReg @[ChiselImProc.scala 107:20]
    io.deq.bits <= dataReg @[ChiselImProc.scala 122:17]
    
  module NothingFilter_2 : 
    input clock : Clock
    input reset : Reset
    output io : {flip enq : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<24>, user : UInt<1>, last : UInt<1>}, deq : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<24>, user : UInt<1>, last : UInt<1>}, state_reg : UInt<2>, shadow_reg : UInt<24>, shadow_user : UInt<1>, shadow_last : UInt<1>}
    
    io.deq.last <= UInt<1>("h00") @[ChiselImProc.scala 36:17]
    io.deq.user <= UInt<1>("h00") @[ChiselImProc.scala 37:17]
    reg stateReg : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[ChiselImProc.scala 49:28]
    reg dataReg : UInt<24>, clock @[ChiselImProc.scala 51:23]
    reg shadowReg : UInt<24>, clock @[ChiselImProc.scala 53:25]
    reg userReg : UInt<1>, clock @[ChiselImProc.scala 54:23]
    reg shadowUserReg : UInt<1>, clock @[ChiselImProc.scala 55:29]
    reg lastReg : UInt<1>, clock @[ChiselImProc.scala 56:23]
    reg shadowLastReg : UInt<1>, clock @[ChiselImProc.scala 57:29]
    node _T = eq(UInt<2>("h00"), stateReg) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      userReg <= io.enq.user @[ChiselImProc.scala 61:21]
      when io.enq.valid : @[ChiselImProc.scala 62:33]
        stateReg <= UInt<2>("h01") @[ChiselImProc.scala 63:26]
        dataReg <= io.enq.bits @[ChiselImProc.scala 64:25]
        lastReg <= io.enq.last @[ChiselImProc.scala 65:25]
        skip @[ChiselImProc.scala 62:33]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_1 = eq(UInt<2>("h01"), stateReg) @[Conditional.scala 37:30]
      when _T_1 : @[Conditional.scala 39:67]
        node _T_2 = eq(io.enq.valid, UInt<1>("h00")) @[ChiselImProc.scala 69:35]
        node _T_3 = and(io.deq.ready, _T_2) @[ChiselImProc.scala 69:32]
        when _T_3 : @[ChiselImProc.scala 69:50]
          stateReg <= UInt<2>("h00") @[ChiselImProc.scala 70:26]
          userReg <= io.enq.user @[ChiselImProc.scala 71:25]
          skip @[ChiselImProc.scala 69:50]
        else : @[ChiselImProc.scala 72:55]
          node _T_4 = and(io.deq.ready, io.enq.valid) @[ChiselImProc.scala 72:38]
          when _T_4 : @[ChiselImProc.scala 72:55]
            stateReg <= UInt<2>("h01") @[ChiselImProc.scala 73:26]
            dataReg <= io.enq.bits @[ChiselImProc.scala 74:25]
            userReg <= io.enq.user @[ChiselImProc.scala 75:25]
            lastReg <= io.enq.last @[ChiselImProc.scala 76:25]
            skip @[ChiselImProc.scala 72:55]
          else : @[ChiselImProc.scala 77:56]
            node _T_5 = eq(io.deq.ready, UInt<1>("h00")) @[ChiselImProc.scala 77:25]
            node _T_6 = and(_T_5, io.enq.valid) @[ChiselImProc.scala 77:39]
            when _T_6 : @[ChiselImProc.scala 77:56]
              stateReg <= UInt<2>("h02") @[ChiselImProc.scala 78:26]
              shadowReg <= io.enq.bits @[ChiselImProc.scala 79:27]
              shadowUserReg <= io.enq.user @[ChiselImProc.scala 80:31]
              shadowLastReg <= io.enq.last @[ChiselImProc.scala 81:31]
              skip @[ChiselImProc.scala 77:56]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_7 = eq(UInt<2>("h02"), stateReg) @[Conditional.scala 37:30]
        when _T_7 : @[Conditional.scala 39:67]
          when io.deq.ready : @[ChiselImProc.scala 85:33]
            dataReg <= shadowReg @[ChiselImProc.scala 86:25]
            userReg <= shadowUserReg @[ChiselImProc.scala 87:25]
            lastReg <= shadowLastReg @[ChiselImProc.scala 88:25]
            stateReg <= UInt<2>("h01") @[ChiselImProc.scala 89:26]
            skip @[ChiselImProc.scala 85:33]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_8 = eq(UInt<2>("h03"), stateReg) @[Conditional.scala 37:30]
          when _T_8 : @[Conditional.scala 39:67]
            stateReg <= UInt<2>("h00") @[ChiselImProc.scala 93:22]
            skip @[Conditional.scala 39:67]
    io.deq.last <= lastReg @[ChiselImProc.scala 98:17]
    io.deq.user <= userReg @[ChiselImProc.scala 99:17]
    node _T_9 = eq(stateReg, UInt<2>("h00")) @[ChiselImProc.scala 101:31]
    node _T_10 = eq(stateReg, UInt<2>("h01")) @[ChiselImProc.scala 101:53]
    node _T_11 = or(_T_9, _T_10) @[ChiselImProc.scala 101:41]
    node _T_12 = eq(stateReg, UInt<2>("h03")) @[ChiselImProc.scala 101:73]
    node _T_13 = or(_T_11, _T_12) @[ChiselImProc.scala 101:61]
    io.enq.ready <= _T_13 @[ChiselImProc.scala 101:18]
    node _T_14 = eq(stateReg, UInt<2>("h01")) @[ChiselImProc.scala 102:31]
    node _T_15 = eq(stateReg, UInt<2>("h02")) @[ChiselImProc.scala 102:51]
    node _T_16 = or(_T_14, _T_15) @[ChiselImProc.scala 102:39]
    io.deq.valid <= _T_16 @[ChiselImProc.scala 102:18]
    io.state_reg <= stateReg @[ChiselImProc.scala 104:18]
    io.shadow_reg <= shadowReg @[ChiselImProc.scala 105:19]
    io.shadow_user <= shadowUserReg @[ChiselImProc.scala 106:20]
    io.shadow_last <= shadowLastReg @[ChiselImProc.scala 107:20]
    io.deq.bits <= dataReg @[ChiselImProc.scala 122:17]
    
  module NothingFilter_3 : 
    input clock : Clock
    input reset : Reset
    output io : {flip enq : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<24>, user : UInt<1>, last : UInt<1>}, deq : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<24>, user : UInt<1>, last : UInt<1>}, state_reg : UInt<2>, shadow_reg : UInt<24>, shadow_user : UInt<1>, shadow_last : UInt<1>}
    
    io.deq.last <= UInt<1>("h00") @[ChiselImProc.scala 36:17]
    io.deq.user <= UInt<1>("h00") @[ChiselImProc.scala 37:17]
    reg stateReg : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[ChiselImProc.scala 49:28]
    reg dataReg : UInt<24>, clock @[ChiselImProc.scala 51:23]
    reg shadowReg : UInt<24>, clock @[ChiselImProc.scala 53:25]
    reg userReg : UInt<1>, clock @[ChiselImProc.scala 54:23]
    reg shadowUserReg : UInt<1>, clock @[ChiselImProc.scala 55:29]
    reg lastReg : UInt<1>, clock @[ChiselImProc.scala 56:23]
    reg shadowLastReg : UInt<1>, clock @[ChiselImProc.scala 57:29]
    node _T = eq(UInt<2>("h00"), stateReg) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      userReg <= io.enq.user @[ChiselImProc.scala 61:21]
      when io.enq.valid : @[ChiselImProc.scala 62:33]
        stateReg <= UInt<2>("h01") @[ChiselImProc.scala 63:26]
        dataReg <= io.enq.bits @[ChiselImProc.scala 64:25]
        lastReg <= io.enq.last @[ChiselImProc.scala 65:25]
        skip @[ChiselImProc.scala 62:33]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_1 = eq(UInt<2>("h01"), stateReg) @[Conditional.scala 37:30]
      when _T_1 : @[Conditional.scala 39:67]
        node _T_2 = eq(io.enq.valid, UInt<1>("h00")) @[ChiselImProc.scala 69:35]
        node _T_3 = and(io.deq.ready, _T_2) @[ChiselImProc.scala 69:32]
        when _T_3 : @[ChiselImProc.scala 69:50]
          stateReg <= UInt<2>("h00") @[ChiselImProc.scala 70:26]
          userReg <= io.enq.user @[ChiselImProc.scala 71:25]
          skip @[ChiselImProc.scala 69:50]
        else : @[ChiselImProc.scala 72:55]
          node _T_4 = and(io.deq.ready, io.enq.valid) @[ChiselImProc.scala 72:38]
          when _T_4 : @[ChiselImProc.scala 72:55]
            stateReg <= UInt<2>("h01") @[ChiselImProc.scala 73:26]
            dataReg <= io.enq.bits @[ChiselImProc.scala 74:25]
            userReg <= io.enq.user @[ChiselImProc.scala 75:25]
            lastReg <= io.enq.last @[ChiselImProc.scala 76:25]
            skip @[ChiselImProc.scala 72:55]
          else : @[ChiselImProc.scala 77:56]
            node _T_5 = eq(io.deq.ready, UInt<1>("h00")) @[ChiselImProc.scala 77:25]
            node _T_6 = and(_T_5, io.enq.valid) @[ChiselImProc.scala 77:39]
            when _T_6 : @[ChiselImProc.scala 77:56]
              stateReg <= UInt<2>("h02") @[ChiselImProc.scala 78:26]
              shadowReg <= io.enq.bits @[ChiselImProc.scala 79:27]
              shadowUserReg <= io.enq.user @[ChiselImProc.scala 80:31]
              shadowLastReg <= io.enq.last @[ChiselImProc.scala 81:31]
              skip @[ChiselImProc.scala 77:56]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_7 = eq(UInt<2>("h02"), stateReg) @[Conditional.scala 37:30]
        when _T_7 : @[Conditional.scala 39:67]
          when io.deq.ready : @[ChiselImProc.scala 85:33]
            dataReg <= shadowReg @[ChiselImProc.scala 86:25]
            userReg <= shadowUserReg @[ChiselImProc.scala 87:25]
            lastReg <= shadowLastReg @[ChiselImProc.scala 88:25]
            stateReg <= UInt<2>("h01") @[ChiselImProc.scala 89:26]
            skip @[ChiselImProc.scala 85:33]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_8 = eq(UInt<2>("h03"), stateReg) @[Conditional.scala 37:30]
          when _T_8 : @[Conditional.scala 39:67]
            stateReg <= UInt<2>("h00") @[ChiselImProc.scala 93:22]
            skip @[Conditional.scala 39:67]
    io.deq.last <= lastReg @[ChiselImProc.scala 98:17]
    io.deq.user <= userReg @[ChiselImProc.scala 99:17]
    node _T_9 = eq(stateReg, UInt<2>("h00")) @[ChiselImProc.scala 101:31]
    node _T_10 = eq(stateReg, UInt<2>("h01")) @[ChiselImProc.scala 101:53]
    node _T_11 = or(_T_9, _T_10) @[ChiselImProc.scala 101:41]
    node _T_12 = eq(stateReg, UInt<2>("h03")) @[ChiselImProc.scala 101:73]
    node _T_13 = or(_T_11, _T_12) @[ChiselImProc.scala 101:61]
    io.enq.ready <= _T_13 @[ChiselImProc.scala 101:18]
    node _T_14 = eq(stateReg, UInt<2>("h01")) @[ChiselImProc.scala 102:31]
    node _T_15 = eq(stateReg, UInt<2>("h02")) @[ChiselImProc.scala 102:51]
    node _T_16 = or(_T_14, _T_15) @[ChiselImProc.scala 102:39]
    io.deq.valid <= _T_16 @[ChiselImProc.scala 102:18]
    io.state_reg <= stateReg @[ChiselImProc.scala 104:18]
    io.shadow_reg <= shadowReg @[ChiselImProc.scala 105:19]
    io.shadow_user <= shadowUserReg @[ChiselImProc.scala 106:20]
    io.shadow_last <= shadowLastReg @[ChiselImProc.scala 107:20]
    io.deq.bits <= dataReg @[ChiselImProc.scala 122:17]
    
  module ChiselImProc : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip enq : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<24>, user : UInt<1>, last : UInt<1>}, deq : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<24>, user : UInt<1>, last : UInt<1>}, state_reg : UInt<2>, shadow_reg : UInt<24>, shadow_user : UInt<1>, shadow_last : UInt<1>}
    
    inst NothingFilter of NothingFilter @[ChiselImProc.scala 282:47]
    NothingFilter.clock <= clock
    NothingFilter.reset <= reset
    inst NothingFilter_1 of NothingFilter_1 @[ChiselImProc.scala 282:47]
    NothingFilter_1.clock <= clock
    NothingFilter_1.reset <= reset
    inst NothingFilter_2 of NothingFilter_2 @[ChiselImProc.scala 282:47]
    NothingFilter_2.clock <= clock
    NothingFilter_2.reset <= reset
    inst NothingFilter_3 of NothingFilter_3 @[ChiselImProc.scala 282:47]
    NothingFilter_3.clock <= clock
    NothingFilter_3.reset <= reset
    NothingFilter_1.io.enq.last <= NothingFilter.io.deq.last @[ChiselImProc.scala 286:30]
    NothingFilter_1.io.enq.user <= NothingFilter.io.deq.user @[ChiselImProc.scala 286:30]
    NothingFilter_1.io.enq.bits <= NothingFilter.io.deq.bits @[ChiselImProc.scala 286:30]
    NothingFilter_1.io.enq.valid <= NothingFilter.io.deq.valid @[ChiselImProc.scala 286:30]
    NothingFilter.io.deq.ready <= NothingFilter_1.io.enq.ready @[ChiselImProc.scala 286:30]
    NothingFilter_2.io.enq.last <= NothingFilter_1.io.deq.last @[ChiselImProc.scala 286:30]
    NothingFilter_2.io.enq.user <= NothingFilter_1.io.deq.user @[ChiselImProc.scala 286:30]
    NothingFilter_2.io.enq.bits <= NothingFilter_1.io.deq.bits @[ChiselImProc.scala 286:30]
    NothingFilter_2.io.enq.valid <= NothingFilter_1.io.deq.valid @[ChiselImProc.scala 286:30]
    NothingFilter_1.io.deq.ready <= NothingFilter_2.io.enq.ready @[ChiselImProc.scala 286:30]
    NothingFilter_3.io.enq.last <= NothingFilter_2.io.deq.last @[ChiselImProc.scala 286:30]
    NothingFilter_3.io.enq.user <= NothingFilter_2.io.deq.user @[ChiselImProc.scala 286:30]
    NothingFilter_3.io.enq.bits <= NothingFilter_2.io.deq.bits @[ChiselImProc.scala 286:30]
    NothingFilter_3.io.enq.valid <= NothingFilter_2.io.deq.valid @[ChiselImProc.scala 286:30]
    NothingFilter_2.io.deq.ready <= NothingFilter_3.io.enq.ready @[ChiselImProc.scala 286:30]
    NothingFilter.io.enq.last <= io.enq.last @[ChiselImProc.scala 289:12]
    NothingFilter.io.enq.user <= io.enq.user @[ChiselImProc.scala 289:12]
    NothingFilter.io.enq.bits <= io.enq.bits @[ChiselImProc.scala 289:12]
    NothingFilter.io.enq.valid <= io.enq.valid @[ChiselImProc.scala 289:12]
    io.enq.ready <= NothingFilter.io.enq.ready @[ChiselImProc.scala 289:12]
    io.deq.last <= NothingFilter_3.io.deq.last @[ChiselImProc.scala 291:12]
    io.deq.user <= NothingFilter_3.io.deq.user @[ChiselImProc.scala 291:12]
    io.deq.bits <= NothingFilter_3.io.deq.bits @[ChiselImProc.scala 291:12]
    io.deq.valid <= NothingFilter_3.io.deq.valid @[ChiselImProc.scala 291:12]
    NothingFilter_3.io.deq.ready <= io.deq.ready @[ChiselImProc.scala 291:12]
    io.state_reg <= NothingFilter_3.io.state_reg @[ChiselImProc.scala 293:18]
    io.shadow_reg <= NothingFilter_3.io.shadow_reg @[ChiselImProc.scala 294:19]
    io.shadow_user <= NothingFilter_3.io.shadow_user @[ChiselImProc.scala 295:20]
    io.shadow_last <= NothingFilter_3.io.shadow_last @[ChiselImProc.scala 296:20]
    
