[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/InterfArrayBind/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 195
LIB: work
FILE: ${SURELOG_DIR}/tests/InterfArrayBind/dut.sv
n<> u<194> t<Top_level_rule> c<1> l<1:1> el<28:1>
  n<> u<1> t<Null_rule> p<194> s<193> l<1:1>
  n<> u<193> t<Source_text> p<194> c<21> l<1:1> el<26:10>
    n<> u<21> t<Description> p<193> c<20> s<192> l<1:1> el<4:13>
      n<> u<20> t<Interface_declaration> p<21> c<6> l<1:1> el<4:13>
        n<> u<6> t<Interface_ansi_header> p<20> c<2> s<18> l<1:1> el<1:28>
          n<> u<2> t<INTERFACE> p<6> s<4> l<1:1> el<1:10>
          n<io_bus_interface> u<4> t<Interface_identifier> p<6> c<3> s<5> l<1:11> el<1:27>
            n<io_bus_interface> u<3> t<STRING_CONST> p<4> l<1:11> el<1:27>
          n<> u<5> t<Package_import_declaration_list> p<6> l<1:27> el<1:27>
        n<> u<18> t<Non_port_interface_item> p<20> c<17> s<19> l<2:5> el<2:20>
          n<> u<17> t<Interface_or_generate_item> p<18> c<16> l<2:5> el<2:20>
            n<> u<16> t<Module_common_item> p<17> c<15> l<2:5> el<2:20>
              n<> u<15> t<Module_or_generate_item_declaration> p<16> c<14> l<2:5> el<2:20>
                n<> u<14> t<Package_or_generate_item_declaration> p<15> c<13> l<2:5> el<2:20>
                  n<> u<13> t<Data_declaration> p<14> c<12> l<2:5> el<2:20>
                    n<> u<12> t<Variable_declaration> p<13> c<8> l<2:5> el<2:20>
                      n<> u<8> t<Data_type> p<12> c<7> s<11> l<2:5> el<2:10>
                        n<> u<7> t<IntVec_TypeLogic> p<8> l<2:5> el<2:10>
                      n<> u<11> t<Variable_decl_assignment_list> p<12> c<10> l<2:11> el<2:19>
                        n<> u<10> t<Variable_decl_assignment> p<11> c<9> l<2:11> el<2:19>
                          n<write_en> u<9> t<STRING_CONST> p<10> l<2:11> el<2:19>
        n<> u<19> t<ENDINTERFACE> p<20> l<4:1> el<4:13>
    n<> u<192> t<Description> p<193> c<191> l<6:1> el<26:10>
      n<> u<191> t<Module_declaration> p<192> c<26> l<6:1> el<26:10>
        n<> u<26> t<Module_nonansi_header> p<191> c<22> s<43> l<6:1> el<6:17>
          n<module> u<22> t<Module_keyword> p<26> s<23> l<6:1> el<6:7>
          n<soc_tb> u<23> t<STRING_CONST> p<26> s<24> l<6:8> el<6:14>
          n<> u<24> t<Package_import_declaration_list> p<26> s<25> l<6:14> el<6:14>
          n<> u<25> t<Port_list> p<26> l<6:14> el<6:16>
        n<> u<43> t<Module_item> p<191> c<42> s<81> l<8:5> el<8:36>
          n<> u<42> t<Non_port_module_item> p<43> c<41> l<8:5> el<8:36>
            n<> u<41> t<Module_or_generate_item> p<42> c<40> l<8:5> el<8:36>
              n<> u<40> t<Module_common_item> p<41> c<39> l<8:5> el<8:36>
                n<> u<39> t<Module_or_generate_item_declaration> p<40> c<38> l<8:5> el<8:36>
                  n<> u<38> t<Package_or_generate_item_declaration> p<39> c<37> l<8:5> el<8:36>
                    n<> u<37> t<Local_parameter_declaration> p<38> c<27> l<8:5> el<8:35>
                      n<> u<27> t<Data_type_or_implicit> p<37> s<36> l<8:16> el<8:16>
                      n<> u<36> t<Param_assignment_list> p<37> c<35> l<8:16> el<8:35>
                        n<> u<35> t<Param_assignment> p<36> c<28> l<8:16> el<8:35>
                          n<NUM_PERIPHERALS> u<28> t<STRING_CONST> p<35> s<34> l<8:16> el<8:31>
                          n<> u<34> t<Constant_param_expression> p<35> c<33> l<8:34> el<8:35>
                            n<> u<33> t<Constant_mintypmax_expression> p<34> c<32> l<8:34> el<8:35>
                              n<> u<32> t<Constant_expression> p<33> c<31> l<8:34> el<8:35>
                                n<> u<31> t<Constant_primary> p<32> c<30> l<8:34> el<8:35>
                                  n<> u<30> t<Primary_literal> p<31> c<29> l<8:34> el<8:35>
                                    n<2> u<29> t<INT_CONST> p<30> l<8:34> el<8:35>
        n<> u<81> t<Module_item> p<191> c<80> s<107> l<10:5> el<12:21>
          n<> u<80> t<Non_port_module_item> p<81> c<79> l<10:5> el<12:21>
            n<> u<79> t<Module_or_generate_item> p<80> c<78> l<10:5> el<12:21>
              n<> u<78> t<Module_common_item> p<79> c<77> l<10:5> el<12:21>
                n<> u<77> t<Module_or_generate_item_declaration> p<78> c<76> l<10:5> el<12:21>
                  n<> u<76> t<Package_or_generate_item_declaration> p<77> c<75> l<10:5> el<12:21>
                    n<> u<75> t<Data_declaration> p<76> c<74> l<10:5> el<12:21>
                      n<> u<74> t<Variable_declaration> p<75> c<70> l<10:5> el<12:21>
                        n<> u<70> t<Data_type> p<74> c<67> s<73> l<10:5> el<12:6>
                          n<> u<67> t<Enum_base_type> p<70> c<44> s<69> l<10:10> el<10:46>
                            n<> u<44> t<IntVec_TypeLogic> p<67> s<66> l<10:10> el<10:15>
                            n<> u<66> t<Packed_dimension> p<67> c<65> l<10:15> el<10:46>
                              n<> u<65> t<Constant_range> p<66> c<60> l<10:16> el<10:45>
                                n<> u<60> t<Constant_expression> p<65> c<54> s<64> l<10:16> el<10:43>
                                  n<> u<54> t<Constant_expression> p<60> c<53> s<59> l<10:16> el<10:39>
                                    n<> u<53> t<Constant_primary> p<54> c<52> l<10:16> el<10:39>
                                      n<> u<52> t<Subroutine_call> p<53> c<45> l<10:16> el<10:39>
                                        n<> u<45> t<Dollar_keyword> p<52> s<46> l<10:16> el<10:17>
                                        n<clog2> u<46> t<STRING_CONST> p<52> s<51> l<10:17> el<10:22>
                                        n<> u<51> t<Argument_list> p<52> c<50> l<10:23> el<10:38>
                                          n<> u<50> t<Expression> p<51> c<49> l<10:23> el<10:38>
                                            n<> u<49> t<Primary> p<50> c<48> l<10:23> el<10:38>
                                              n<> u<48> t<Primary_literal> p<49> c<47> l<10:23> el<10:38>
                                                n<NUM_PERIPHERALS> u<47> t<STRING_CONST> p<48> l<10:23> el<10:38>
                                  n<> u<59> t<BinOp_Minus> p<60> s<58> l<10:40> el<10:41>
                                  n<> u<58> t<Constant_expression> p<60> c<57> l<10:42> el<10:43>
                                    n<> u<57> t<Constant_primary> p<58> c<56> l<10:42> el<10:43>
                                      n<> u<56> t<Primary_literal> p<57> c<55> l<10:42> el<10:43>
                                        n<1> u<55> t<INT_CONST> p<56> l<10:42> el<10:43>
                                n<> u<64> t<Constant_expression> p<65> c<63> l<10:44> el<10:45>
                                  n<> u<63> t<Constant_primary> p<64> c<62> l<10:44> el<10:45>
                                    n<> u<62> t<Primary_literal> p<63> c<61> l<10:44> el<10:45>
                                      n<0> u<61> t<INT_CONST> p<62> l<10:44> el<10:45>
                          n<> u<69> t<Enum_name_declaration> p<70> c<68> l<11:7> el<11:14>
                            n<IO_ONES> u<68> t<STRING_CONST> p<69> l<11:7> el<11:14>
                        n<> u<73> t<Variable_decl_assignment_list> p<74> c<72> l<12:7> el<12:20>
                          n<> u<72> t<Variable_decl_assignment> p<73> c<71> l<12:7> el<12:20>
                            n<io_bus_source> u<71> t<STRING_CONST> p<72> l<12:7> el<12:20>
        n<> u<107> t<Module_item> p<191> c<106> s<129> l<14:5> el<14:65>
          n<> u<106> t<Non_port_module_item> p<107> c<105> l<14:5> el<14:65>
            n<> u<105> t<Module_or_generate_item> p<106> c<104> l<14:5> el<14:65>
              n<> u<104> t<Module_instantiation> p<105> c<82> l<14:5> el<14:65>
                n<io_bus_interface> u<82> t<STRING_CONST> p<104> s<103> l<14:5> el<14:21>
                n<> u<103> t<Hierarchical_instance> p<104> c<100> l<14:22> el<14:64>
                  n<> u<100> t<Name_of_instance> p<103> c<83> s<102> l<14:22> el<14:62>
                    n<peripheral_io_bus> u<83> t<STRING_CONST> p<100> s<99> l<14:22> el<14:39>
                    n<> u<99> t<Unpacked_dimension> p<100> c<98> l<14:39> el<14:62>
                      n<> u<98> t<Constant_range> p<99> c<93> l<14:40> el<14:61>
                        n<> u<93> t<Constant_expression> p<98> c<87> s<97> l<14:40> el<14:59>
                          n<> u<87> t<Constant_expression> p<93> c<86> s<92> l<14:40> el<14:55>
                            n<> u<86> t<Constant_primary> p<87> c<85> l<14:40> el<14:55>
                              n<> u<85> t<Primary_literal> p<86> c<84> l<14:40> el<14:55>
                                n<NUM_PERIPHERALS> u<84> t<STRING_CONST> p<85> l<14:40> el<14:55>
                          n<> u<92> t<BinOp_Minus> p<93> s<91> l<14:56> el<14:57>
                          n<> u<91> t<Constant_expression> p<93> c<90> l<14:58> el<14:59>
                            n<> u<90> t<Constant_primary> p<91> c<89> l<14:58> el<14:59>
                              n<> u<89> t<Primary_literal> p<90> c<88> l<14:58> el<14:59>
                                n<1> u<88> t<INT_CONST> p<89> l<14:58> el<14:59>
                        n<> u<97> t<Constant_expression> p<98> c<96> l<14:60> el<14:61>
                          n<> u<96> t<Constant_primary> p<97> c<95> l<14:60> el<14:61>
                            n<> u<95> t<Primary_literal> p<96> c<94> l<14:60> el<14:61>
                              n<0> u<94> t<INT_CONST> p<95> l<14:60> el<14:61>
                  n<> u<102> t<Port_connection_list> p<103> c<101> l<14:63> el<14:63>
                    n<> u<101> t<Ordered_port_connection> p<102> l<14:63> el<14:63>
        n<> u<129> t<Module_item> p<191> c<128> s<137> l<16:5> el<16:63>
          n<> u<128> t<Non_port_module_item> p<129> c<127> l<16:5> el<16:63>
            n<> u<127> t<Module_or_generate_item> p<128> c<126> l<16:5> el<16:63>
              n<> u<126> t<Module_common_item> p<127> c<125> l<16:5> el<16:63>
                n<> u<125> t<Continuous_assign> p<126> c<124> l<16:5> el<16:63>
                  n<> u<124> t<Net_assignment_list> p<125> c<123> l<16:12> el<16:62>
                    n<> u<123> t<Net_assignment> p<124> c<118> l<16:12> el<16:62>
                      n<> u<118> t<Net_lvalue> p<123> c<115> s<122> l<16:12> el<16:47>
                        n<> u<115> t<Ps_or_hierarchical_identifier> p<118> c<114> s<117> l<16:12> el<16:47>
                          n<> u<114> t<Hierarchical_identifier> p<115> c<108> l<16:12> el<16:47>
                            n<peripheral_io_bus> u<108> t<STRING_CONST> p<114> s<112> l<16:12> el<16:29>
                            n<> u<112> t<Constant_expression> p<114> c<111> s<113> l<16:30> el<16:37>
                              n<> u<111> t<Constant_primary> p<112> c<110> l<16:30> el<16:37>
                                n<> u<110> t<Primary_literal> p<111> c<109> l<16:30> el<16:37>
                                  n<IO_ONES> u<109> t<STRING_CONST> p<110> l<16:30> el<16:37>
                            n<write_en> u<113> t<STRING_CONST> p<114> l<16:39> el<16:47>
                        n<> u<117> t<Constant_select> p<118> c<116> l<16:48> el<16:48>
                          n<> u<116> t<Constant_bit_select> p<117> l<16:48> el<16:48>
                      n<> u<122> t<Expression> p<123> c<121> l<16:50> el<16:62>
                        n<> u<121> t<Primary> p<122> c<120> l<16:50> el<16:62>
                          n<> u<120> t<Primary_literal> p<121> c<119> l<16:50> el<16:62>
                            n<32'hffffffff> u<119> t<INT_CONST> p<120> l<16:50> el<16:62>
        n<> u<137> t<Module_item> p<191> c<136> s<189> l<18:5> el<18:19>
          n<> u<136> t<Non_port_module_item> p<137> c<135> l<18:5> el<18:19>
            n<> u<135> t<Module_or_generate_item> p<136> c<134> l<18:5> el<18:19>
              n<> u<134> t<Module_common_item> p<135> c<133> l<18:5> el<18:19>
                n<> u<133> t<Module_or_generate_item_declaration> p<134> c<132> l<18:5> el<18:19>
                  n<> u<132> t<Genvar_declaration> p<133> c<131> l<18:5> el<18:19>
                    n<> u<131> t<Identifier_list> p<132> c<130> l<18:12> el<18:18>
                      n<io_idx> u<130> t<STRING_CONST> p<131> l<18:12> el<18:18>
        n<> u<189> t<Module_item> p<191> c<188> s<190> l<19:5> el<24:16>
          n<> u<188> t<Non_port_module_item> p<189> c<187> l<19:5> el<24:16>
            n<> u<187> t<Generate_region> p<188> c<185> l<19:5> el<24:16>
              n<> u<185> t<Generate_item> p<187> c<184> s<186> l<20:9> el<23:12>
                n<> u<184> t<Module_or_generate_item> p<185> c<183> l<20:9> el<23:12>
                  n<> u<183> t<Module_common_item> p<184> c<182> l<20:9> el<23:12>
                    n<> u<182> t<Loop_generate_construct> p<183> c<143> l<20:9> el<23:12>
                      n<> u<143> t<Genvar_initialization> p<182> c<138> s<153> l<20:14> el<20:24>
                        n<io_idx> u<138> t<STRING_CONST> p<143> s<142> l<20:14> el<20:20>
                        n<> u<142> t<Constant_expression> p<143> c<141> l<20:23> el<20:24>
                          n<> u<141> t<Constant_primary> p<142> c<140> l<20:23> el<20:24>
                            n<> u<140> t<Primary_literal> p<141> c<139> l<20:23> el<20:24>
                              n<0> u<139> t<INT_CONST> p<140> l<20:23> el<20:24>
                      n<> u<153> t<Constant_expression> p<182> c<147> s<156> l<20:26> el<20:51>
                        n<> u<147> t<Constant_expression> p<153> c<146> s<152> l<20:26> el<20:32>
                          n<> u<146> t<Constant_primary> p<147> c<145> l<20:26> el<20:32>
                            n<> u<145> t<Primary_literal> p<146> c<144> l<20:26> el<20:32>
                              n<io_idx> u<144> t<STRING_CONST> p<145> l<20:26> el<20:32>
                        n<> u<152> t<BinOp_Less> p<153> s<151> l<20:33> el<20:34>
                        n<> u<151> t<Constant_expression> p<153> c<150> l<20:36> el<20:51>
                          n<> u<150> t<Constant_primary> p<151> c<149> l<20:36> el<20:51>
                            n<> u<149> t<Primary_literal> p<150> c<148> l<20:36> el<20:51>
                              n<NUM_PERIPHERALS> u<148> t<STRING_CONST> p<149> l<20:36> el<20:51>
                      n<> u<156> t<Genvar_iteration> p<182> c<154> s<181> l<20:53> el<20:61>
                        n<io_idx> u<154> t<STRING_CONST> p<156> s<155> l<20:53> el<20:59>
                        n<> u<155> t<IncDec_PlusPlus> p<156> l<20:59> el<20:61>
                      n<> u<181> t<Generate_item> p<182> c<180> l<21:9> el<23:12>
                        n<> u<180> t<Generate_begin_end_block> p<181> c<157> l<21:9> el<23:12>
                          n<io_gen> u<157> t<STRING_CONST> p<180> s<178> l<21:17> el<21:23>
                          n<> u<178> t<Generate_item> p<180> c<177> s<179> l<22:13> el<22:59>
                            n<> u<177> t<Module_or_generate_item> p<178> c<176> l<22:13> el<22:59>
                              n<> u<176> t<Module_common_item> p<177> c<175> l<22:13> el<22:59>
                                n<> u<175> t<Continuous_assign> p<176> c<174> l<22:13> el<22:59>
                                  n<> u<174> t<Net_assignment_list> p<175> c<173> l<22:20> el<22:58>
                                    n<> u<173> t<Net_assignment> p<174> c<168> l<22:20> el<22:58>
                                      n<> u<168> t<Net_lvalue> p<173> c<165> s<172> l<22:20> el<22:54>
                                        n<> u<165> t<Ps_or_hierarchical_identifier> p<168> c<164> s<167> l<22:20> el<22:54>
                                          n<> u<164> t<Hierarchical_identifier> p<165> c<158> l<22:20> el<22:54>
                                            n<peripheral_io_bus> u<158> t<STRING_CONST> p<164> s<162> l<22:20> el<22:37>
                                            n<> u<162> t<Constant_expression> p<164> c<161> s<163> l<22:38> el<22:44>
                                              n<> u<161> t<Constant_primary> p<162> c<160> l<22:38> el<22:44>
                                                n<> u<160> t<Primary_literal> p<161> c<159> l<22:38> el<22:44>
                                                  n<io_idx> u<159> t<STRING_CONST> p<160> l<22:38> el<22:44>
                                            n<write_en> u<163> t<STRING_CONST> p<164> l<22:46> el<22:54>
                                        n<> u<167> t<Constant_select> p<168> c<166> l<22:55> el<22:55>
                                          n<> u<166> t<Constant_bit_select> p<167> l<22:55> el<22:55>
                                      n<> u<172> t<Expression> p<173> c<171> l<22:57> el<22:58>
                                        n<> u<171> t<Primary> p<172> c<170> l<22:57> el<22:58>
                                          n<> u<170> t<Primary_literal> p<171> c<169> l<22:57> el<22:58>
                                            n<1> u<169> t<INT_CONST> p<170> l<22:57> el<22:58>
                          n<> u<179> t<END> p<180> l<23:9> el<23:12>
              n<> u<186> t<ENDGENERATE> p<187> l<24:5> el<24:16>
        n<> u<190> t<ENDMODULE> p<191> l<26:1> el<26:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfArrayBind/dut.sv:1:1: No timescale set for "io_bus_interface".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfArrayBind/dut.sv:6:1: No timescale set for "soc_tb".
[INF:CP0300] Compilation...
[INF:CP0304] ${SURELOG_DIR}/tests/InterfArrayBind/dut.sv:1:1: Compile interface "work@io_bus_interface".
[INF:CP0303] ${SURELOG_DIR}/tests/InterfArrayBind/dut.sv:6:1: Compile module "work@soc_tb".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             1
Begin                                                  2
BitSelect                                              2
Constant                                               6
ContAssign                                             2
Design                                                 1
GenFor                                                 1
GenRegion                                              1
HierPath                                               2
Identifier                                             4
Interface                                              1
InterfaceTypespec                                      1
LogicNet                                               2
LogicTypespec                                          3
Module                                                 1
ModuleArray                                            1
ModuleTypespec                                         1
Operation                                              3
ParamAssign                                            1
Parameter                                              1
Range                                                  1
RefObj                                                 8
RefTypespec                                            4
SourceFile                                             1
Variable                                               3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/InterfArrayBind/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/InterfArrayBind/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllInterfaces:
\_Interface: work@io_bus_interface (work@io_bus_interface), file:${SURELOG_DIR}/tests/InterfArrayBind/dut.sv, line:1:1, endln:4:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@io_bus_interface)
    |vpiParent:
    \_Interface: work@io_bus_interface (work@io_bus_interface), file:${SURELOG_DIR}/tests/InterfArrayBind/dut.sv, line:1:1, endln:4:13
    |vpiName:work@io_bus_interface
  |vpiVariable:
  \_Variable: (work@io_bus_interface.write_en), line:2:11, endln:2:19
    |vpiParent:
    \_Interface: work@io_bus_interface (work@io_bus_interface), file:${SURELOG_DIR}/tests/InterfArrayBind/dut.sv, line:1:1, endln:4:13
    |vpiTypespec:
    \_RefTypespec: (work@io_bus_interface.write_en), line:2:5, endln:2:10
      |vpiParent:
      \_Variable: (work@io_bus_interface.write_en), line:2:11, endln:2:19
      |vpiFullName:work@io_bus_interface.write_en
      |vpiActual:
      \_LogicTypespec: , line:2:5, endln:2:10
    |vpiName:write_en
    |vpiFullName:work@io_bus_interface.write_en
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypedef:
  \_LogicTypespec: , line:2:5, endln:2:10
    |vpiParent:
    \_Interface: work@io_bus_interface (work@io_bus_interface), file:${SURELOG_DIR}/tests/InterfArrayBind/dut.sv, line:1:1, endln:4:13
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:5, endln:2:10
  |vpiImportTypespec:
  \_Variable: (work@io_bus_interface.write_en), line:2:11, endln:2:19
  |vpiImportTypespec:
  \_LogicNet: (work@io_bus_interface.write_en), line:2:11, endln:2:19
    |vpiParent:
    \_Interface: work@io_bus_interface (work@io_bus_interface), file:${SURELOG_DIR}/tests/InterfArrayBind/dut.sv, line:1:1, endln:4:13
    |vpiTypespec:
    \_RefTypespec: (work@io_bus_interface.write_en), line:2:5, endln:2:10
      |vpiParent:
      \_LogicNet: (work@io_bus_interface.write_en), line:2:11, endln:2:19
      |vpiFullName:work@io_bus_interface.write_en
      |vpiActual:
      \_LogicTypespec: , line:2:5, endln:2:10
    |vpiName:write_en
    |vpiFullName:work@io_bus_interface.write_en
    |vpiNetType:36
  |vpiDefName:work@io_bus_interface
  |vpiNet:
  \_LogicNet: (work@io_bus_interface.write_en), line:2:11, endln:2:19
|vpiAllModules:
\_Module: work@soc_tb (work@soc_tb), file:${SURELOG_DIR}/tests/InterfArrayBind/dut.sv, line:6:1, endln:26:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@soc_tb)
    |vpiParent:
    \_Module: work@soc_tb (work@soc_tb), file:${SURELOG_DIR}/tests/InterfArrayBind/dut.sv, line:6:1, endln:26:10
    |vpiName:work@soc_tb
  |vpiVariable:
  \_Variable: (work@soc_tb.io_idx), line:18:12, endln:18:18
    |vpiParent:
    \_Module: work@soc_tb (work@soc_tb), file:${SURELOG_DIR}/tests/InterfArrayBind/dut.sv, line:6:1, endln:26:10
    |vpiName:io_idx
    |vpiFullName:work@soc_tb.io_idx
  |vpiParameter:
  \_Parameter: (work@soc_tb.NUM_PERIPHERALS), line:8:16, endln:8:35
    |vpiParent:
    \_Module: work@soc_tb (work@soc_tb), file:${SURELOG_DIR}/tests/InterfArrayBind/dut.sv, line:6:1, endln:26:10
    |UINT:2
    |vpiLocalParam:1
    |vpiName:NUM_PERIPHERALS
    |vpiFullName:work@soc_tb.NUM_PERIPHERALS
  |vpiParamAssign:
  \_ParamAssign: , line:8:16, endln:8:35
    |vpiParent:
    \_Module: work@soc_tb (work@soc_tb), file:${SURELOG_DIR}/tests/InterfArrayBind/dut.sv, line:6:1, endln:26:10
    |vpiRhs:
    \_Constant: , line:8:34, endln:8:35
      |vpiParent:
      \_ParamAssign: , line:8:16, endln:8:35
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@soc_tb.NUM_PERIPHERALS), line:8:16, endln:8:35
  |vpiInternalScope:
  \_GenRegion: (work@soc_tb), line:19:5, endln:24:16
    |vpiParent:
    \_Module: work@soc_tb (work@soc_tb), file:${SURELOG_DIR}/tests/InterfArrayBind/dut.sv, line:6:1, endln:26:10
    |vpiFullName:work@soc_tb
    |vpiInternalScope:
    \_Begin: (work@soc_tb), line:20:9, endln:23:12
      |vpiParent:
      \_GenRegion: (work@soc_tb), line:19:5, endln:24:16
      |vpiFullName:work@soc_tb
      |vpiInternalScope:
      \_GenFor: (work@soc_tb), line:20:9, endln:23:12
        |vpiParent:
        \_Begin: (work@soc_tb), line:20:9, endln:23:12
        |vpiFullName:work@soc_tb
        |vpiVariable:
        \_Variable: (work@soc_tb.io_idx), line:20:14, endln:20:20
          |vpiParent:
          \_GenFor: (work@soc_tb), line:20:9, endln:23:12
          |vpiName:io_idx
          |vpiFullName:work@soc_tb.io_idx
        |vpiInternalScope:
        \_Begin: (work@soc_tb.io_gen), line:21:9, endln:23:12
          |vpiParent:
          \_GenFor: (work@soc_tb), line:20:9, endln:23:12
          |vpiName:
          \_Identifier: (io_gen)
            |vpiParent:
            \_Begin: (work@soc_tb.io_gen), line:21:9, endln:23:12
            |vpiName:io_gen
          |vpiFullName:work@soc_tb.io_gen
          |vpiImportTypespec:
          \_LogicNet: (work@soc_tb.io_gen.peripheral_io_bus), line:22:20, endln:22:37
            |vpiParent:
            \_Begin: (work@soc_tb.io_gen), line:21:9, endln:23:12
            |vpiName:peripheral_io_bus
            |vpiFullName:work@soc_tb.io_gen.peripheral_io_bus
            |vpiNetType:1
          |vpiImportTypespec:
          \_LogicNet: (work@soc_tb.io_gen.write_en), line:22:46, endln:22:54
            |vpiParent:
            \_Begin: (work@soc_tb.io_gen), line:21:9, endln:23:12
            |vpiName:write_en
            |vpiFullName:work@soc_tb.io_gen.write_en
            |vpiNetType:1
          |vpiStmt:
          \_ContAssign: , line:22:20, endln:22:58
            |vpiParent:
            \_Begin: (work@soc_tb.io_gen), line:21:9, endln:23:12
            |vpiRhs:
            \_Constant: , line:22:57, endln:22:58
              |vpiParent:
              \_ContAssign: , line:22:20, endln:22:58
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiLhs:
            \_HierPath: (peripheral_io_bus[io_idx].write_en), line:22:20, endln:22:54
              |vpiParent:
              \_ContAssign: , line:22:20, endln:22:58
              |vpiActual:
              \_BitSelect: (peripheral_io_bus[io_idx]), line:22:20, endln:22:37
                |vpiParent:
                \_HierPath: (peripheral_io_bus[io_idx].write_en), line:22:20, endln:22:54
                |vpiName:peripheral_io_bus
                |vpiFullName:peripheral_io_bus[io_idx]
                |vpiActual:
                \_LogicNet: (work@soc_tb.io_gen.peripheral_io_bus), line:22:20, endln:22:37
                |vpiIndex:
                \_RefObj: (work@soc_tb.io_gen.peripheral_io_bus[io_idx].write_en.io_idx), line:22:38, endln:22:44
                  |vpiParent:
                  \_BitSelect: (peripheral_io_bus[io_idx]), line:22:20, endln:22:37
                  |vpiName:io_idx
                  |vpiFullName:work@soc_tb.io_gen.peripheral_io_bus[io_idx].write_en.io_idx
                  |vpiActual:
                  \_Variable: (work@soc_tb.io_idx), line:18:12, endln:18:18
              |vpiActual:
              \_RefObj: (peripheral_io_bus[io_idx].write_en), line:22:46, endln:22:54
                |vpiParent:
                \_HierPath: (peripheral_io_bus[io_idx].write_en), line:22:20, endln:22:54
                |vpiName:write_en
                |vpiFullName:peripheral_io_bus[io_idx].write_en
                |vpiActual:
                \_LogicNet: (work@soc_tb.io_gen.write_en), line:22:46, endln:22:54
              |vpiName:peripheral_io_bus[io_idx].write_en
        |vpiImportTypespec:
        \_Variable: (work@soc_tb.io_idx), line:20:14, endln:20:20
        |vpiForInitStmt:
        \_Assignment: , line:20:14, endln:20:24
          |vpiParent:
          \_GenFor: (work@soc_tb), line:20:9, endln:23:12
          |vpiRhs:
          \_Constant: , line:20:23, endln:20:24
            |vpiParent:
            \_Assignment: , line:20:14, endln:20:24
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_Variable: (work@soc_tb.io_idx), line:20:14, endln:20:20
        |vpiCondition:
        \_Operation: , line:20:26, endln:20:51
          |vpiParent:
          \_GenFor: (work@soc_tb), line:20:9, endln:23:12
          |vpiOpType:20
          |vpiOperand:
          \_RefObj: (work@soc_tb.io_idx), line:20:26, endln:20:32
            |vpiParent:
            \_Operation: , line:20:26, endln:20:51
            |vpiName:io_idx
            |vpiFullName:work@soc_tb.io_idx
            |vpiActual:
            \_Variable: (work@soc_tb.io_idx), line:18:12, endln:18:18
          |vpiOperand:
          \_RefObj: (work@soc_tb.NUM_PERIPHERALS), line:20:36, endln:20:51
            |vpiParent:
            \_Operation: , line:20:26, endln:20:51
            |vpiName:NUM_PERIPHERALS
            |vpiFullName:work@soc_tb.NUM_PERIPHERALS
            |vpiActual:
            \_Parameter: (work@soc_tb.NUM_PERIPHERALS), line:8:16, endln:8:35
        |vpiForIncStmt:
        \_Operation: , line:20:53, endln:20:61
          |vpiParent:
          \_GenFor: (work@soc_tb), line:20:9, endln:23:12
          |vpiOpType:62
          |vpiOperand:
          \_RefObj: (work@soc_tb.io_idx), line:20:53, endln:20:59
            |vpiParent:
            \_Operation: , line:20:53, endln:20:61
            |vpiName:io_idx
            |vpiFullName:work@soc_tb.io_idx
            |vpiActual:
            \_Variable: (work@soc_tb.io_idx), line:18:12, endln:18:18
        |vpiStmt:
        \_Begin: (work@soc_tb.io_gen), line:21:9, endln:23:12
      |vpiStmt:
      \_GenFor: (work@soc_tb), line:20:9, endln:23:12
    |vpiStmt:
    \_Begin: (work@soc_tb), line:20:9, endln:23:12
  |vpiTypedef:
  \_InterfaceTypespec: (io_bus_interface)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:
    \_Identifier: (io_bus_interface)
      |vpiParent:
      \_InterfaceTypespec: (io_bus_interface)
      |vpiName:io_bus_interface
    |vpiInterface:
    \_Interface: work@io_bus_interface (work@io_bus_interface), file:${SURELOG_DIR}/tests/InterfArrayBind/dut.sv, line:1:1, endln:4:13
  |vpiTypedef:
  \_LogicTypespec: , line:10:10, endln:10:15
    |vpiParent:
    \_Module: work@soc_tb (work@soc_tb), file:${SURELOG_DIR}/tests/InterfArrayBind/dut.sv, line:6:1, endln:26:10
  |vpiImportTypespec:
  \_Variable: (work@soc_tb.io_idx), line:18:12, endln:18:18
  |vpiImportTypespec:
  \_LogicTypespec: , line:10:10, endln:10:15
  |vpiImportTypespec:
  \_LogicNet: (work@soc_tb.io_bus_source), line:12:7, endln:12:20
    |vpiParent:
    \_Module: work@soc_tb (work@soc_tb), file:${SURELOG_DIR}/tests/InterfArrayBind/dut.sv, line:6:1, endln:26:10
    |vpiTypespec:
    \_RefTypespec: (work@soc_tb.io_bus_source), line:10:5, endln:12:6
      |vpiParent:
      \_LogicNet: (work@soc_tb.io_bus_source), line:12:7, endln:12:20
      |vpiFullName:work@soc_tb.io_bus_source
      |vpiActual:
      \_LogicTypespec: , line:10:10, endln:10:15
    |vpiName:io_bus_source
    |vpiFullName:work@soc_tb.io_bus_source
  |vpiImportTypespec:
  \_LogicNet: (work@soc_tb.peripheral_io_bus), line:16:12, endln:16:29
    |vpiParent:
    \_Module: work@soc_tb (work@soc_tb), file:${SURELOG_DIR}/tests/InterfArrayBind/dut.sv, line:6:1, endln:26:10
    |vpiName:peripheral_io_bus
    |vpiFullName:work@soc_tb.peripheral_io_bus
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@soc_tb.IO_ONES), line:16:30, endln:16:37
    |vpiParent:
    \_Module: work@soc_tb (work@soc_tb), file:${SURELOG_DIR}/tests/InterfArrayBind/dut.sv, line:6:1, endln:26:10
    |vpiName:IO_ONES
    |vpiFullName:work@soc_tb.IO_ONES
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@soc_tb.write_en), line:16:39, endln:16:47
    |vpiParent:
    \_Module: work@soc_tb (work@soc_tb), file:${SURELOG_DIR}/tests/InterfArrayBind/dut.sv, line:6:1, endln:26:10
    |vpiName:write_en
    |vpiFullName:work@soc_tb.write_en
    |vpiNetType:1
  |vpiDefName:work@soc_tb
  |vpiNet:
  \_LogicNet: (work@soc_tb.io_bus_source), line:12:7, endln:12:20
  |vpiNet:
  \_LogicNet: (work@soc_tb.peripheral_io_bus), line:16:12, endln:16:29
  |vpiNet:
  \_LogicNet: (work@soc_tb.IO_ONES), line:16:30, endln:16:37
  |vpiNet:
  \_LogicNet: (work@soc_tb.write_en), line:16:39, endln:16:47
  |vpiModuleArrays:
  \_ModuleArray: (work@io_bus_interface), line:14:22, endln:14:39
    |vpiParent:
    \_Module: work@soc_tb (work@soc_tb), file:${SURELOG_DIR}/tests/InterfArrayBind/dut.sv, line:6:1, endln:26:10
    |vpiName:peripheral_io_bus
    |vpiFullName:work@io_bus_interface
    |vpiRange:
    \_Range: , line:14:39, endln:14:62
      |vpiParent:
      \_ModuleArray: (work@io_bus_interface), line:14:22, endln:14:39
      |vpiLeftRange:
      \_Operation: , line:14:40, endln:14:59
        |vpiParent:
        \_Range: , line:14:39, endln:14:62
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@soc_tb.peripheral_io_bus.NUM_PERIPHERALS), line:14:40, endln:14:55
          |vpiParent:
          \_Operation: , line:14:40, endln:14:59
          |vpiName:NUM_PERIPHERALS
          |vpiFullName:work@soc_tb.peripheral_io_bus.NUM_PERIPHERALS
          |vpiActual:
          \_Parameter: (work@soc_tb.NUM_PERIPHERALS), line:8:16, endln:8:35
        |vpiOperand:
        \_Constant: , line:14:58, endln:14:59
          |vpiParent:
          \_Operation: , line:14:40, endln:14:59
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:14:60, endln:14:61
        |vpiParent:
        \_Range: , line:14:39, endln:14:62
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@soc_tb.peripheral_io_bus.io_bus_interface), line:14:5, endln:14:21
      |vpiParent:
      \_ModuleArray: (work@io_bus_interface), line:14:22, endln:14:39
      |vpiName:io_bus_interface
      |vpiFullName:work@soc_tb.peripheral_io_bus.io_bus_interface
      |vpiActual:
      \_InterfaceTypespec: (io_bus_interface)
  |vpiContAssign:
  \_ContAssign: , line:16:12, endln:16:62
    |vpiParent:
    \_Module: work@soc_tb (work@soc_tb), file:${SURELOG_DIR}/tests/InterfArrayBind/dut.sv, line:6:1, endln:26:10
    |vpiRhs:
    \_Constant: , line:16:50, endln:16:62
      |vpiParent:
      \_ContAssign: , line:16:12, endln:16:62
      |vpiDecompile:32'hffffffff
      |vpiSize:32
      |HEX:ffffffff
      |vpiConstType:5
    |vpiLhs:
    \_HierPath: (peripheral_io_bus[IO_ONES].write_en), line:16:12, endln:16:47
      |vpiParent:
      \_ContAssign: , line:16:12, endln:16:62
      |vpiActual:
      \_BitSelect: (peripheral_io_bus[IO_ONES]), line:16:12, endln:16:29
        |vpiParent:
        \_HierPath: (peripheral_io_bus[IO_ONES].write_en), line:16:12, endln:16:47
        |vpiName:peripheral_io_bus
        |vpiFullName:peripheral_io_bus[IO_ONES]
        |vpiActual:
        \_LogicNet: (work@soc_tb.peripheral_io_bus), line:16:12, endln:16:29
        |vpiIndex:
        \_RefObj: (work@soc_tb.peripheral_io_bus[IO_ONES].write_en.IO_ONES), line:16:30, endln:16:37
          |vpiParent:
          \_BitSelect: (peripheral_io_bus[IO_ONES]), line:16:12, endln:16:29
          |vpiName:IO_ONES
          |vpiFullName:work@soc_tb.peripheral_io_bus[IO_ONES].write_en.IO_ONES
          |vpiActual:
          \_LogicNet: (work@soc_tb.IO_ONES), line:16:30, endln:16:37
      |vpiActual:
      \_RefObj: (peripheral_io_bus[IO_ONES].write_en), line:16:39, endln:16:47
        |vpiParent:
        \_HierPath: (peripheral_io_bus[IO_ONES].write_en), line:16:12, endln:16:47
        |vpiName:write_en
        |vpiFullName:peripheral_io_bus[IO_ONES].write_en
        |vpiActual:
        \_LogicNet: (work@soc_tb.write_en), line:16:39, endln:16:47
      |vpiName:peripheral_io_bus[IO_ONES].write_en
|vpiTypedef:
\_InterfaceTypespec: (io_bus_interface)
|vpiTypedef:
\_ModuleTypespec: (soc_tb)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:soc_tb
  |vpiModule:
  \_Module: work@soc_tb (work@soc_tb), file:${SURELOG_DIR}/tests/InterfArrayBind/dut.sv, line:6:1, endln:26:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
