library ieee;
use ieee.std_logic_1164.all;

entity fadder is
    port(
        X, Y, Cin : in std_logic;
        S, Cout : out std_logic
    );
end entity;

architecture sum of fadder is
    constant lat : time := 10 ns;
begin
    S    <= (X xor Y) xor Cin after lat;
    Cout <= (X and Y) or (X and Cin) or (Y and Cin) after lat;
end architecture;
