
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,0,0,rD,0,18}                        Premise(F2)
	S3= [Lo]=lo                                                 Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= Lo.Out=lo                                               Lo-Out(S3)
	S7= Lo.Out1_0={lo}[1:0]                                     Lo-Out(S3)
	S8= Lo.Out4_0={lo}[4:0]                                     Lo-Out(S3)
	S9= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                 Premise(F4)
	S10= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F5)
	S11= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F6)
	S12= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F7)
	S13= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F8)
	S14= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F9)
	S15= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F10)
	S16= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F11)
	S17= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F12)
	S18= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F13)
	S19= FU.Bub_ID=>CU_ID.Bub                                   Premise(F14)
	S20= FU.Halt_ID=>CU_ID.Halt                                 Premise(F15)
	S21= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F16)
	S22= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F17)
	S23= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F18)
	S24= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F19)
	S25= FU.Bub_IF=>CU_IF.Bub                                   Premise(F20)
	S26= FU.Halt_IF=>CU_IF.Halt                                 Premise(F21)
	S27= ICache.Hit=>CU_IF.ICacheHit                            Premise(F22)
	S28= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F23)
	S29= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F24)
	S30= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F25)
	S31= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F26)
	S32= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F27)
	S33= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F28)
	S34= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F29)
	S35= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F30)
	S36= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F31)
	S37= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F32)
	S38= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F33)
	S39= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F34)
	S40= ICache.Hit=>FU.ICacheHit                               Premise(F35)
	S41= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F36)
	S42= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F37)
	S43= IR_EX.Out=>FU.IR_EX                                    Premise(F38)
	S44= IR_ID.Out=>FU.IR_ID                                    Premise(F39)
	S45= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F40)
	S46= IR_MEM.Out=>FU.IR_MEM                                  Premise(F41)
	S47= IR_WB.Out=>FU.IR_WB                                    Premise(F42)
	S48= Lo.Out=>GPR.WData                                      Premise(F43)
	S49= GPR.WData=lo                                           Path(S6,S48)
	S50= IR_ID.Out15_11=>GPR.WReg                               Premise(F44)
	S51= IMMU.Addr=>IAddrReg.In                                 Premise(F45)
	S52= PC.Out=>ICache.IEA                                     Premise(F46)
	S53= ICache.IEA=addr                                        Path(S5,S52)
	S54= ICache.Hit=ICacheHit(addr)                             ICache-Search(S53)
	S55= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S54,S27)
	S56= FU.ICacheHit=ICacheHit(addr)                           Path(S54,S40)
	S57= PC.Out=>ICache.IEA                                     Premise(F47)
	S58= IMem.MEM8WordOut=>ICache.WData                         Premise(F48)
	S59= ICache.Out=>ICacheReg.In                               Premise(F49)
	S60= PC.Out=>IMMU.IEA                                       Premise(F50)
	S61= IMMU.IEA=addr                                          Path(S5,S60)
	S62= CP0.ASID=>IMMU.PID                                     Premise(F51)
	S63= IMMU.PID=pid                                           Path(S4,S62)
	S64= IMMU.Addr={pid,addr}                                   IMMU-Search(S63,S61)
	S65= IAddrReg.In={pid,addr}                                 Path(S64,S51)
	S66= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S63,S61)
	S67= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S66,S28)
	S68= IAddrReg.Out=>IMem.RAddr                               Premise(F52)
	S69= ICacheReg.Out=>IRMux.CacheData                         Premise(F53)
	S70= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F54)
	S71= IMem.Out=>IRMux.MemData                                Premise(F55)
	S72= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F56)
	S73= IR_MEM.Out=>IR_DMMU1.In                                Premise(F57)
	S74= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F58)
	S75= IR_ID.Out=>IR_EX.In                                    Premise(F59)
	S76= ICache.Out=>IR_ID.In                                   Premise(F60)
	S77= IRMux.Out=>IR_ID.In                                    Premise(F61)
	S78= ICache.Out=>IR_IMMU.In                                 Premise(F62)
	S79= IR_EX.Out=>IR_MEM.In                                   Premise(F63)
	S80= IR_DMMU2.Out=>IR_WB.In                                 Premise(F64)
	S81= IR_MEM.Out=>IR_WB.In                                   Premise(F65)
	S82= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F66)
	S83= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F67)
	S84= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F68)
	S85= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F69)
	S86= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F70)
	S87= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F71)
	S88= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F72)
	S89= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F73)
	S90= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F74)
	S91= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F75)
	S92= IR_EX.Out31_26=>CU_EX.Op                               Premise(F76)
	S93= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F77)
	S94= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F78)
	S95= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F79)
	S96= IR_ID.Out31_26=>CU_ID.Op                               Premise(F80)
	S97= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F81)
	S98= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F82)
	S99= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F83)
	S100= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F84)
	S101= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F85)
	S102= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F86)
	S103= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F87)
	S104= IR_WB.Out31_26=>CU_WB.Op                              Premise(F88)
	S105= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F89)
	S106= CtrlICache=0                                          Premise(F90)
	S107= CtrlIMMU=0                                            Premise(F91)
	S108= CtrlIR_DMMU1=0                                        Premise(F92)
	S109= CtrlIR_DMMU2=0                                        Premise(F93)
	S110= CtrlIR_EX=0                                           Premise(F94)
	S111= CtrlIR_ID=0                                           Premise(F95)
	S112= CtrlIR_IMMU=1                                         Premise(F96)
	S113= CtrlIR_MEM=0                                          Premise(F97)
	S114= CtrlIR_WB=0                                           Premise(F98)
	S115= CtrlLo=0                                              Premise(F99)
	S116= [Lo]=lo                                               Lo-Hold(S3,S115)
	S117= CtrlGPR=0                                             Premise(F100)
	S118= CtrlIAddrReg=1                                        Premise(F101)
	S119= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S65,S118)
	S120= CtrlPC=0                                              Premise(F102)
	S121= CtrlPCInc=0                                           Premise(F103)
	S122= PC[Out]=addr                                          PC-Hold(S1,S120,S121)
	S123= CtrlIMem=0                                            Premise(F104)
	S124= IMem[{pid,addr}]={0,0,0,rD,0,18}                      IMem-Hold(S2,S123)
	S125= CtrlICacheReg=1                                       Premise(F105)
	S126= CtrlASIDIn=0                                          Premise(F106)
	S127= CtrlCP0=0                                             Premise(F107)
	S128= CP0[ASID]=pid                                         CP0-Hold(S0,S127)
	S129= CtrlEPCIn=0                                           Premise(F108)
	S130= CtrlExCodeIn=0                                        Premise(F109)
	S131= CtrlIRMux=0                                           Premise(F110)

IMMU	S132= Lo.Out=lo                                             Lo-Out(S116)
	S133= Lo.Out1_0={lo}[1:0]                                   Lo-Out(S116)
	S134= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S116)
	S135= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S119)
	S136= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S119)
	S137= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S119)
	S138= PC.Out=addr                                           PC-Out(S122)
	S139= CP0.ASID=pid                                          CP0-Read-ASID(S128)
	S140= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F111)
	S141= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F112)
	S142= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F113)
	S143= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F114)
	S144= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F115)
	S145= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F116)
	S146= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F117)
	S147= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F118)
	S148= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F119)
	S149= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F120)
	S150= FU.Bub_ID=>CU_ID.Bub                                  Premise(F121)
	S151= FU.Halt_ID=>CU_ID.Halt                                Premise(F122)
	S152= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F123)
	S153= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F124)
	S154= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F125)
	S155= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F126)
	S156= FU.Bub_IF=>CU_IF.Bub                                  Premise(F127)
	S157= FU.Halt_IF=>CU_IF.Halt                                Premise(F128)
	S158= ICache.Hit=>CU_IF.ICacheHit                           Premise(F129)
	S159= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F130)
	S160= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F131)
	S161= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F132)
	S162= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F133)
	S163= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F134)
	S164= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F135)
	S165= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F136)
	S166= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F137)
	S167= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F138)
	S168= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F139)
	S169= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F140)
	S170= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F141)
	S171= ICache.Hit=>FU.ICacheHit                              Premise(F142)
	S172= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F143)
	S173= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F144)
	S174= IR_EX.Out=>FU.IR_EX                                   Premise(F145)
	S175= IR_ID.Out=>FU.IR_ID                                   Premise(F146)
	S176= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F147)
	S177= IR_MEM.Out=>FU.IR_MEM                                 Premise(F148)
	S178= IR_WB.Out=>FU.IR_WB                                   Premise(F149)
	S179= Lo.Out=>GPR.WData                                     Premise(F150)
	S180= GPR.WData=lo                                          Path(S132,S179)
	S181= IR_ID.Out15_11=>GPR.WReg                              Premise(F151)
	S182= IMMU.Addr=>IAddrReg.In                                Premise(F152)
	S183= PC.Out=>ICache.IEA                                    Premise(F153)
	S184= ICache.IEA=addr                                       Path(S138,S183)
	S185= ICache.Hit=ICacheHit(addr)                            ICache-Search(S184)
	S186= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S185,S158)
	S187= FU.ICacheHit=ICacheHit(addr)                          Path(S185,S171)
	S188= PC.Out=>ICache.IEA                                    Premise(F154)
	S189= IMem.MEM8WordOut=>ICache.WData                        Premise(F155)
	S190= ICache.Out=>ICacheReg.In                              Premise(F156)
	S191= PC.Out=>IMMU.IEA                                      Premise(F157)
	S192= IMMU.IEA=addr                                         Path(S138,S191)
	S193= CP0.ASID=>IMMU.PID                                    Premise(F158)
	S194= IMMU.PID=pid                                          Path(S139,S193)
	S195= IMMU.Addr={pid,addr}                                  IMMU-Search(S194,S192)
	S196= IAddrReg.In={pid,addr}                                Path(S195,S182)
	S197= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S194,S192)
	S198= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S197,S159)
	S199= IAddrReg.Out=>IMem.RAddr                              Premise(F159)
	S200= IMem.RAddr={pid,addr}                                 Path(S135,S199)
	S201= IMem.Out={0,0,0,rD,0,18}                              IMem-Read(S200,S124)
	S202= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S200,S124)
	S203= ICache.WData=IMemGet8Word({pid,addr})                 Path(S202,S189)
	S204= ICacheReg.Out=>IRMux.CacheData                        Premise(F160)
	S205= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F161)
	S206= IMem.Out=>IRMux.MemData                               Premise(F162)
	S207= IRMux.MemData={0,0,0,rD,0,18}                         Path(S201,S206)
	S208= IRMux.Out={0,0,0,rD,0,18}                             IRMux-Select2(S207)
	S209= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F163)
	S210= IR_MEM.Out=>IR_DMMU1.In                               Premise(F164)
	S211= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F165)
	S212= IR_ID.Out=>IR_EX.In                                   Premise(F166)
	S213= ICache.Out=>IR_ID.In                                  Premise(F167)
	S214= IRMux.Out=>IR_ID.In                                   Premise(F168)
	S215= IR_ID.In={0,0,0,rD,0,18}                              Path(S208,S214)
	S216= ICache.Out=>IR_IMMU.In                                Premise(F169)
	S217= IR_EX.Out=>IR_MEM.In                                  Premise(F170)
	S218= IR_DMMU2.Out=>IR_WB.In                                Premise(F171)
	S219= IR_MEM.Out=>IR_WB.In                                  Premise(F172)
	S220= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F173)
	S221= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F174)
	S222= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F175)
	S223= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F176)
	S224= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F177)
	S225= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F178)
	S226= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F179)
	S227= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F180)
	S228= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F181)
	S229= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F182)
	S230= IR_EX.Out31_26=>CU_EX.Op                              Premise(F183)
	S231= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F184)
	S232= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F185)
	S233= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F186)
	S234= IR_ID.Out31_26=>CU_ID.Op                              Premise(F187)
	S235= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F188)
	S236= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F189)
	S237= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F190)
	S238= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F191)
	S239= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F192)
	S240= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F193)
	S241= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F194)
	S242= IR_WB.Out31_26=>CU_WB.Op                              Premise(F195)
	S243= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F196)
	S244= CtrlICache=1                                          Premise(F197)
	S245= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S184,S203,S244)
	S246= CtrlIMMU=0                                            Premise(F198)
	S247= CtrlIR_DMMU1=0                                        Premise(F199)
	S248= CtrlIR_DMMU2=0                                        Premise(F200)
	S249= CtrlIR_EX=0                                           Premise(F201)
	S250= CtrlIR_ID=1                                           Premise(F202)
	S251= [IR_ID]={0,0,0,rD,0,18}                               IR_ID-Write(S215,S250)
	S252= CtrlIR_IMMU=0                                         Premise(F203)
	S253= CtrlIR_MEM=0                                          Premise(F204)
	S254= CtrlIR_WB=0                                           Premise(F205)
	S255= CtrlLo=0                                              Premise(F206)
	S256= [Lo]=lo                                               Lo-Hold(S116,S255)
	S257= CtrlGPR=0                                             Premise(F207)
	S258= CtrlIAddrReg=0                                        Premise(F208)
	S259= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S119,S258)
	S260= CtrlPC=0                                              Premise(F209)
	S261= CtrlPCInc=1                                           Premise(F210)
	S262= PC[Out]=addr+4                                        PC-Inc(S122,S260,S261)
	S263= PC[CIA]=addr                                          PC-Inc(S122,S260,S261)
	S264= CtrlIMem=0                                            Premise(F211)
	S265= IMem[{pid,addr}]={0,0,0,rD,0,18}                      IMem-Hold(S124,S264)
	S266= CtrlICacheReg=0                                       Premise(F212)
	S267= CtrlASIDIn=0                                          Premise(F213)
	S268= CtrlCP0=0                                             Premise(F214)
	S269= CP0[ASID]=pid                                         CP0-Hold(S128,S268)
	S270= CtrlEPCIn=0                                           Premise(F215)
	S271= CtrlExCodeIn=0                                        Premise(F216)
	S272= CtrlIRMux=0                                           Premise(F217)

ID	S273= IR_ID.Out={0,0,0,rD,0,18}                             IR-Out(S251)
	S274= IR_ID.Out31_26=0                                      IR-Out(S251)
	S275= IR_ID.Out25_21=0                                      IR-Out(S251)
	S276= IR_ID.Out20_16=0                                      IR-Out(S251)
	S277= IR_ID.Out15_11=rD                                     IR-Out(S251)
	S278= IR_ID.Out10_6=0                                       IR-Out(S251)
	S279= IR_ID.Out5_0=18                                       IR-Out(S251)
	S280= Lo.Out=lo                                             Lo-Out(S256)
	S281= Lo.Out1_0={lo}[1:0]                                   Lo-Out(S256)
	S282= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S256)
	S283= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S259)
	S284= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S259)
	S285= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S259)
	S286= PC.Out=addr+4                                         PC-Out(S262)
	S287= PC.CIA=addr                                           PC-Out(S263)
	S288= PC.CIA31_28=addr[31:28]                               PC-Out(S263)
	S289= CP0.ASID=pid                                          CP0-Read-ASID(S269)
	S290= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F218)
	S291= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F219)
	S292= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F220)
	S293= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F221)
	S294= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F222)
	S295= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F223)
	S296= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F224)
	S297= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F225)
	S298= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F226)
	S299= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F227)
	S300= FU.Bub_ID=>CU_ID.Bub                                  Premise(F228)
	S301= FU.Halt_ID=>CU_ID.Halt                                Premise(F229)
	S302= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F230)
	S303= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F231)
	S304= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F232)
	S305= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F233)
	S306= FU.Bub_IF=>CU_IF.Bub                                  Premise(F234)
	S307= FU.Halt_IF=>CU_IF.Halt                                Premise(F235)
	S308= ICache.Hit=>CU_IF.ICacheHit                           Premise(F236)
	S309= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F237)
	S310= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F238)
	S311= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F239)
	S312= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F240)
	S313= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F241)
	S314= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F242)
	S315= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F243)
	S316= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F244)
	S317= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F245)
	S318= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F246)
	S319= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F247)
	S320= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F248)
	S321= ICache.Hit=>FU.ICacheHit                              Premise(F249)
	S322= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F250)
	S323= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F251)
	S324= IR_EX.Out=>FU.IR_EX                                   Premise(F252)
	S325= IR_ID.Out=>FU.IR_ID                                   Premise(F253)
	S326= FU.IR_ID={0,0,0,rD,0,18}                              Path(S273,S325)
	S327= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F254)
	S328= IR_MEM.Out=>FU.IR_MEM                                 Premise(F255)
	S329= IR_WB.Out=>FU.IR_WB                                   Premise(F256)
	S330= FU.InID1_RReg=5'b00000                                Premise(F257)
	S331= FU.InID2_RReg=5'b00000                                Premise(F258)
	S332= Lo.Out=>GPR.WData                                     Premise(F259)
	S333= GPR.WData=lo                                          Path(S280,S332)
	S334= IR_ID.Out15_11=>GPR.WReg                              Premise(F260)
	S335= GPR.WReg=rD                                           Path(S277,S334)
	S336= IMMU.Addr=>IAddrReg.In                                Premise(F261)
	S337= PC.Out=>ICache.IEA                                    Premise(F262)
	S338= ICache.IEA=addr+4                                     Path(S286,S337)
	S339= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S338)
	S340= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S339,S308)
	S341= FU.ICacheHit=ICacheHit(addr+4)                        Path(S339,S321)
	S342= PC.Out=>ICache.IEA                                    Premise(F263)
	S343= IMem.MEM8WordOut=>ICache.WData                        Premise(F264)
	S344= ICache.Out=>ICacheReg.In                              Premise(F265)
	S345= PC.Out=>IMMU.IEA                                      Premise(F266)
	S346= IMMU.IEA=addr+4                                       Path(S286,S345)
	S347= CP0.ASID=>IMMU.PID                                    Premise(F267)
	S348= IMMU.PID=pid                                          Path(S289,S347)
	S349= IMMU.Addr={pid,addr+4}                                IMMU-Search(S348,S346)
	S350= IAddrReg.In={pid,addr+4}                              Path(S349,S336)
	S351= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S348,S346)
	S352= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S351,S309)
	S353= IAddrReg.Out=>IMem.RAddr                              Premise(F268)
	S354= IMem.RAddr={pid,addr}                                 Path(S283,S353)
	S355= IMem.Out={0,0,0,rD,0,18}                              IMem-Read(S354,S265)
	S356= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S354,S265)
	S357= ICache.WData=IMemGet8Word({pid,addr})                 Path(S356,S343)
	S358= ICacheReg.Out=>IRMux.CacheData                        Premise(F269)
	S359= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F270)
	S360= IMem.Out=>IRMux.MemData                               Premise(F271)
	S361= IRMux.MemData={0,0,0,rD,0,18}                         Path(S355,S360)
	S362= IRMux.Out={0,0,0,rD,0,18}                             IRMux-Select2(S361)
	S363= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F272)
	S364= IR_MEM.Out=>IR_DMMU1.In                               Premise(F273)
	S365= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F274)
	S366= IR_ID.Out=>IR_EX.In                                   Premise(F275)
	S367= IR_EX.In={0,0,0,rD,0,18}                              Path(S273,S366)
	S368= ICache.Out=>IR_ID.In                                  Premise(F276)
	S369= IRMux.Out=>IR_ID.In                                   Premise(F277)
	S370= IR_ID.In={0,0,0,rD,0,18}                              Path(S362,S369)
	S371= ICache.Out=>IR_IMMU.In                                Premise(F278)
	S372= IR_EX.Out=>IR_MEM.In                                  Premise(F279)
	S373= IR_DMMU2.Out=>IR_WB.In                                Premise(F280)
	S374= IR_MEM.Out=>IR_WB.In                                  Premise(F281)
	S375= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F282)
	S376= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F283)
	S377= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F284)
	S378= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F285)
	S379= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F286)
	S380= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F287)
	S381= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F288)
	S382= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F289)
	S383= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F290)
	S384= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F291)
	S385= IR_EX.Out31_26=>CU_EX.Op                              Premise(F292)
	S386= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F293)
	S387= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F294)
	S388= CU_ID.IRFunc1=0                                       Path(S276,S387)
	S389= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F295)
	S390= CU_ID.IRFunc2=0                                       Path(S275,S389)
	S391= IR_ID.Out31_26=>CU_ID.Op                              Premise(F296)
	S392= CU_ID.Op=0                                            Path(S274,S391)
	S393= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F297)
	S394= CU_ID.IRFunc=18                                       Path(S279,S393)
	S395= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F298)
	S396= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F299)
	S397= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F300)
	S398= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F301)
	S399= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F302)
	S400= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F303)
	S401= IR_WB.Out31_26=>CU_WB.Op                              Premise(F304)
	S402= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F305)
	S403= CtrlICache=0                                          Premise(F306)
	S404= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S245,S403)
	S405= CtrlIMMU=0                                            Premise(F307)
	S406= CtrlIR_DMMU1=0                                        Premise(F308)
	S407= CtrlIR_DMMU2=0                                        Premise(F309)
	S408= CtrlIR_EX=1                                           Premise(F310)
	S409= [IR_EX]={0,0,0,rD,0,18}                               IR_EX-Write(S367,S408)
	S410= CtrlIR_ID=0                                           Premise(F311)
	S411= [IR_ID]={0,0,0,rD,0,18}                               IR_ID-Hold(S251,S410)
	S412= CtrlIR_IMMU=0                                         Premise(F312)
	S413= CtrlIR_MEM=0                                          Premise(F313)
	S414= CtrlIR_WB=0                                           Premise(F314)
	S415= CtrlLo=0                                              Premise(F315)
	S416= [Lo]=lo                                               Lo-Hold(S256,S415)
	S417= CtrlGPR=1                                             Premise(F316)
	S418= GPR[rD]=lo                                            GPR-Write(S335,S333,S417)
	S419= CtrlIAddrReg=0                                        Premise(F317)
	S420= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S259,S419)
	S421= CtrlPC=0                                              Premise(F318)
	S422= CtrlPCInc=0                                           Premise(F319)
	S423= PC[CIA]=addr                                          PC-Hold(S263,S422)
	S424= PC[Out]=addr+4                                        PC-Hold(S262,S421,S422)
	S425= CtrlIMem=0                                            Premise(F320)
	S426= IMem[{pid,addr}]={0,0,0,rD,0,18}                      IMem-Hold(S265,S425)
	S427= CtrlICacheReg=0                                       Premise(F321)
	S428= CtrlASIDIn=0                                          Premise(F322)
	S429= CtrlCP0=0                                             Premise(F323)
	S430= CP0[ASID]=pid                                         CP0-Hold(S269,S429)
	S431= CtrlEPCIn=0                                           Premise(F324)
	S432= CtrlExCodeIn=0                                        Premise(F325)
	S433= CtrlIRMux=0                                           Premise(F326)

EX	S434= IR_EX.Out={0,0,0,rD,0,18}                             IR_EX-Out(S409)
	S435= IR_EX.Out31_26=0                                      IR_EX-Out(S409)
	S436= IR_EX.Out25_21=0                                      IR_EX-Out(S409)
	S437= IR_EX.Out20_16=0                                      IR_EX-Out(S409)
	S438= IR_EX.Out15_11=rD                                     IR_EX-Out(S409)
	S439= IR_EX.Out10_6=0                                       IR_EX-Out(S409)
	S440= IR_EX.Out5_0=18                                       IR_EX-Out(S409)
	S441= IR_ID.Out={0,0,0,rD,0,18}                             IR-Out(S411)
	S442= IR_ID.Out31_26=0                                      IR-Out(S411)
	S443= IR_ID.Out25_21=0                                      IR-Out(S411)
	S444= IR_ID.Out20_16=0                                      IR-Out(S411)
	S445= IR_ID.Out15_11=rD                                     IR-Out(S411)
	S446= IR_ID.Out10_6=0                                       IR-Out(S411)
	S447= IR_ID.Out5_0=18                                       IR-Out(S411)
	S448= Lo.Out=lo                                             Lo-Out(S416)
	S449= Lo.Out1_0={lo}[1:0]                                   Lo-Out(S416)
	S450= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S416)
	S451= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S420)
	S452= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S420)
	S453= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S420)
	S454= PC.CIA=addr                                           PC-Out(S423)
	S455= PC.CIA31_28=addr[31:28]                               PC-Out(S423)
	S456= PC.Out=addr+4                                         PC-Out(S424)
	S457= CP0.ASID=pid                                          CP0-Read-ASID(S430)
	S458= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F327)
	S459= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F328)
	S460= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F329)
	S461= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F330)
	S462= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F331)
	S463= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F332)
	S464= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F333)
	S465= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F334)
	S466= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F335)
	S467= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F336)
	S468= FU.Bub_ID=>CU_ID.Bub                                  Premise(F337)
	S469= FU.Halt_ID=>CU_ID.Halt                                Premise(F338)
	S470= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F339)
	S471= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F340)
	S472= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F341)
	S473= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F342)
	S474= FU.Bub_IF=>CU_IF.Bub                                  Premise(F343)
	S475= FU.Halt_IF=>CU_IF.Halt                                Premise(F344)
	S476= ICache.Hit=>CU_IF.ICacheHit                           Premise(F345)
	S477= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F346)
	S478= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F347)
	S479= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F348)
	S480= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F349)
	S481= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F350)
	S482= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F351)
	S483= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F352)
	S484= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F353)
	S485= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F354)
	S486= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F355)
	S487= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F356)
	S488= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F357)
	S489= ICache.Hit=>FU.ICacheHit                              Premise(F358)
	S490= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F359)
	S491= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F360)
	S492= IR_EX.Out=>FU.IR_EX                                   Premise(F361)
	S493= FU.IR_EX={0,0,0,rD,0,18}                              Path(S434,S492)
	S494= IR_ID.Out=>FU.IR_ID                                   Premise(F362)
	S495= FU.IR_ID={0,0,0,rD,0,18}                              Path(S441,S494)
	S496= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F363)
	S497= IR_MEM.Out=>FU.IR_MEM                                 Premise(F364)
	S498= IR_WB.Out=>FU.IR_WB                                   Premise(F365)
	S499= FU.InEX_WReg=5'b00000                                 Premise(F366)
	S500= Lo.Out=>GPR.WData                                     Premise(F367)
	S501= GPR.WData=lo                                          Path(S448,S500)
	S502= IR_ID.Out15_11=>GPR.WReg                              Premise(F368)
	S503= GPR.WReg=rD                                           Path(S445,S502)
	S504= IMMU.Addr=>IAddrReg.In                                Premise(F369)
	S505= PC.Out=>ICache.IEA                                    Premise(F370)
	S506= ICache.IEA=addr+4                                     Path(S456,S505)
	S507= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S506)
	S508= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S507,S476)
	S509= FU.ICacheHit=ICacheHit(addr+4)                        Path(S507,S489)
	S510= PC.Out=>ICache.IEA                                    Premise(F371)
	S511= IMem.MEM8WordOut=>ICache.WData                        Premise(F372)
	S512= ICache.Out=>ICacheReg.In                              Premise(F373)
	S513= PC.Out=>IMMU.IEA                                      Premise(F374)
	S514= IMMU.IEA=addr+4                                       Path(S456,S513)
	S515= CP0.ASID=>IMMU.PID                                    Premise(F375)
	S516= IMMU.PID=pid                                          Path(S457,S515)
	S517= IMMU.Addr={pid,addr+4}                                IMMU-Search(S516,S514)
	S518= IAddrReg.In={pid,addr+4}                              Path(S517,S504)
	S519= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S516,S514)
	S520= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S519,S477)
	S521= IAddrReg.Out=>IMem.RAddr                              Premise(F376)
	S522= IMem.RAddr={pid,addr}                                 Path(S451,S521)
	S523= IMem.Out={0,0,0,rD,0,18}                              IMem-Read(S522,S426)
	S524= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S522,S426)
	S525= ICache.WData=IMemGet8Word({pid,addr})                 Path(S524,S511)
	S526= ICacheReg.Out=>IRMux.CacheData                        Premise(F377)
	S527= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F378)
	S528= IMem.Out=>IRMux.MemData                               Premise(F379)
	S529= IRMux.MemData={0,0,0,rD,0,18}                         Path(S523,S528)
	S530= IRMux.Out={0,0,0,rD,0,18}                             IRMux-Select2(S529)
	S531= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F380)
	S532= IR_MEM.Out=>IR_DMMU1.In                               Premise(F381)
	S533= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F382)
	S534= IR_ID.Out=>IR_EX.In                                   Premise(F383)
	S535= IR_EX.In={0,0,0,rD,0,18}                              Path(S441,S534)
	S536= ICache.Out=>IR_ID.In                                  Premise(F384)
	S537= IRMux.Out=>IR_ID.In                                   Premise(F385)
	S538= IR_ID.In={0,0,0,rD,0,18}                              Path(S530,S537)
	S539= ICache.Out=>IR_IMMU.In                                Premise(F386)
	S540= IR_EX.Out=>IR_MEM.In                                  Premise(F387)
	S541= IR_MEM.In={0,0,0,rD,0,18}                             Path(S434,S540)
	S542= IR_DMMU2.Out=>IR_WB.In                                Premise(F388)
	S543= IR_MEM.Out=>IR_WB.In                                  Premise(F389)
	S544= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F390)
	S545= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F391)
	S546= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F392)
	S547= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F393)
	S548= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F394)
	S549= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F395)
	S550= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F396)
	S551= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F397)
	S552= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F398)
	S553= CU_EX.IRFunc1=0                                       Path(S437,S552)
	S554= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F399)
	S555= CU_EX.IRFunc2=0                                       Path(S436,S554)
	S556= IR_EX.Out31_26=>CU_EX.Op                              Premise(F400)
	S557= CU_EX.Op=0                                            Path(S435,S556)
	S558= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F401)
	S559= CU_EX.IRFunc=18                                       Path(S440,S558)
	S560= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F402)
	S561= CU_ID.IRFunc1=0                                       Path(S444,S560)
	S562= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F403)
	S563= CU_ID.IRFunc2=0                                       Path(S443,S562)
	S564= IR_ID.Out31_26=>CU_ID.Op                              Premise(F404)
	S565= CU_ID.Op=0                                            Path(S442,S564)
	S566= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F405)
	S567= CU_ID.IRFunc=18                                       Path(S447,S566)
	S568= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F406)
	S569= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F407)
	S570= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F408)
	S571= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F409)
	S572= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F410)
	S573= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F411)
	S574= IR_WB.Out31_26=>CU_WB.Op                              Premise(F412)
	S575= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F413)
	S576= CtrlICache=0                                          Premise(F414)
	S577= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S404,S576)
	S578= CtrlIMMU=0                                            Premise(F415)
	S579= CtrlIR_DMMU1=0                                        Premise(F416)
	S580= CtrlIR_DMMU2=0                                        Premise(F417)
	S581= CtrlIR_EX=0                                           Premise(F418)
	S582= [IR_EX]={0,0,0,rD,0,18}                               IR_EX-Hold(S409,S581)
	S583= CtrlIR_ID=0                                           Premise(F419)
	S584= [IR_ID]={0,0,0,rD,0,18}                               IR_ID-Hold(S411,S583)
	S585= CtrlIR_IMMU=0                                         Premise(F420)
	S586= CtrlIR_MEM=1                                          Premise(F421)
	S587= [IR_MEM]={0,0,0,rD,0,18}                              IR_MEM-Write(S541,S586)
	S588= CtrlIR_WB=0                                           Premise(F422)
	S589= CtrlLo=0                                              Premise(F423)
	S590= [Lo]=lo                                               Lo-Hold(S416,S589)
	S591= CtrlGPR=0                                             Premise(F424)
	S592= GPR[rD]=lo                                            GPR-Hold(S418,S591)
	S593= CtrlIAddrReg=0                                        Premise(F425)
	S594= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S420,S593)
	S595= CtrlPC=0                                              Premise(F426)
	S596= CtrlPCInc=0                                           Premise(F427)
	S597= PC[CIA]=addr                                          PC-Hold(S423,S596)
	S598= PC[Out]=addr+4                                        PC-Hold(S424,S595,S596)
	S599= CtrlIMem=0                                            Premise(F428)
	S600= IMem[{pid,addr}]={0,0,0,rD,0,18}                      IMem-Hold(S426,S599)
	S601= CtrlICacheReg=0                                       Premise(F429)
	S602= CtrlASIDIn=0                                          Premise(F430)
	S603= CtrlCP0=0                                             Premise(F431)
	S604= CP0[ASID]=pid                                         CP0-Hold(S430,S603)
	S605= CtrlEPCIn=0                                           Premise(F432)
	S606= CtrlExCodeIn=0                                        Premise(F433)
	S607= CtrlIRMux=0                                           Premise(F434)

MEM	S608= IR_EX.Out={0,0,0,rD,0,18}                             IR_EX-Out(S582)
	S609= IR_EX.Out31_26=0                                      IR_EX-Out(S582)
	S610= IR_EX.Out25_21=0                                      IR_EX-Out(S582)
	S611= IR_EX.Out20_16=0                                      IR_EX-Out(S582)
	S612= IR_EX.Out15_11=rD                                     IR_EX-Out(S582)
	S613= IR_EX.Out10_6=0                                       IR_EX-Out(S582)
	S614= IR_EX.Out5_0=18                                       IR_EX-Out(S582)
	S615= IR_ID.Out={0,0,0,rD,0,18}                             IR-Out(S584)
	S616= IR_ID.Out31_26=0                                      IR-Out(S584)
	S617= IR_ID.Out25_21=0                                      IR-Out(S584)
	S618= IR_ID.Out20_16=0                                      IR-Out(S584)
	S619= IR_ID.Out15_11=rD                                     IR-Out(S584)
	S620= IR_ID.Out10_6=0                                       IR-Out(S584)
	S621= IR_ID.Out5_0=18                                       IR-Out(S584)
	S622= IR_MEM.Out={0,0,0,rD,0,18}                            IR_MEM-Out(S587)
	S623= IR_MEM.Out31_26=0                                     IR_MEM-Out(S587)
	S624= IR_MEM.Out25_21=0                                     IR_MEM-Out(S587)
	S625= IR_MEM.Out20_16=0                                     IR_MEM-Out(S587)
	S626= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S587)
	S627= IR_MEM.Out10_6=0                                      IR_MEM-Out(S587)
	S628= IR_MEM.Out5_0=18                                      IR_MEM-Out(S587)
	S629= Lo.Out=lo                                             Lo-Out(S590)
	S630= Lo.Out1_0={lo}[1:0]                                   Lo-Out(S590)
	S631= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S590)
	S632= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S594)
	S633= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S594)
	S634= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S594)
	S635= PC.CIA=addr                                           PC-Out(S597)
	S636= PC.CIA31_28=addr[31:28]                               PC-Out(S597)
	S637= PC.Out=addr+4                                         PC-Out(S598)
	S638= CP0.ASID=pid                                          CP0-Read-ASID(S604)
	S639= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F435)
	S640= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F436)
	S641= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F437)
	S642= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F438)
	S643= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F439)
	S644= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F440)
	S645= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F441)
	S646= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F442)
	S647= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F443)
	S648= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F444)
	S649= FU.Bub_ID=>CU_ID.Bub                                  Premise(F445)
	S650= FU.Halt_ID=>CU_ID.Halt                                Premise(F446)
	S651= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F447)
	S652= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F448)
	S653= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F449)
	S654= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F450)
	S655= FU.Bub_IF=>CU_IF.Bub                                  Premise(F451)
	S656= FU.Halt_IF=>CU_IF.Halt                                Premise(F452)
	S657= ICache.Hit=>CU_IF.ICacheHit                           Premise(F453)
	S658= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F454)
	S659= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F455)
	S660= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F456)
	S661= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F457)
	S662= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F458)
	S663= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F459)
	S664= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F460)
	S665= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F461)
	S666= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F462)
	S667= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F463)
	S668= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F464)
	S669= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F465)
	S670= ICache.Hit=>FU.ICacheHit                              Premise(F466)
	S671= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F467)
	S672= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F468)
	S673= IR_EX.Out=>FU.IR_EX                                   Premise(F469)
	S674= FU.IR_EX={0,0,0,rD,0,18}                              Path(S608,S673)
	S675= IR_ID.Out=>FU.IR_ID                                   Premise(F470)
	S676= FU.IR_ID={0,0,0,rD,0,18}                              Path(S615,S675)
	S677= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F471)
	S678= IR_MEM.Out=>FU.IR_MEM                                 Premise(F472)
	S679= FU.IR_MEM={0,0,0,rD,0,18}                             Path(S622,S678)
	S680= IR_WB.Out=>FU.IR_WB                                   Premise(F473)
	S681= FU.InMEM_WReg=5'b00000                                Premise(F474)
	S682= Lo.Out=>GPR.WData                                     Premise(F475)
	S683= GPR.WData=lo                                          Path(S629,S682)
	S684= IR_ID.Out15_11=>GPR.WReg                              Premise(F476)
	S685= GPR.WReg=rD                                           Path(S619,S684)
	S686= IMMU.Addr=>IAddrReg.In                                Premise(F477)
	S687= PC.Out=>ICache.IEA                                    Premise(F478)
	S688= ICache.IEA=addr+4                                     Path(S637,S687)
	S689= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S688)
	S690= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S689,S657)
	S691= FU.ICacheHit=ICacheHit(addr+4)                        Path(S689,S670)
	S692= PC.Out=>ICache.IEA                                    Premise(F479)
	S693= IMem.MEM8WordOut=>ICache.WData                        Premise(F480)
	S694= ICache.Out=>ICacheReg.In                              Premise(F481)
	S695= PC.Out=>IMMU.IEA                                      Premise(F482)
	S696= IMMU.IEA=addr+4                                       Path(S637,S695)
	S697= CP0.ASID=>IMMU.PID                                    Premise(F483)
	S698= IMMU.PID=pid                                          Path(S638,S697)
	S699= IMMU.Addr={pid,addr+4}                                IMMU-Search(S698,S696)
	S700= IAddrReg.In={pid,addr+4}                              Path(S699,S686)
	S701= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S698,S696)
	S702= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S701,S658)
	S703= IAddrReg.Out=>IMem.RAddr                              Premise(F484)
	S704= IMem.RAddr={pid,addr}                                 Path(S632,S703)
	S705= IMem.Out={0,0,0,rD,0,18}                              IMem-Read(S704,S600)
	S706= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S704,S600)
	S707= ICache.WData=IMemGet8Word({pid,addr})                 Path(S706,S693)
	S708= ICacheReg.Out=>IRMux.CacheData                        Premise(F485)
	S709= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F486)
	S710= IMem.Out=>IRMux.MemData                               Premise(F487)
	S711= IRMux.MemData={0,0,0,rD,0,18}                         Path(S705,S710)
	S712= IRMux.Out={0,0,0,rD,0,18}                             IRMux-Select2(S711)
	S713= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F488)
	S714= IR_MEM.Out=>IR_DMMU1.In                               Premise(F489)
	S715= IR_DMMU1.In={0,0,0,rD,0,18}                           Path(S622,S714)
	S716= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F490)
	S717= IR_ID.Out=>IR_EX.In                                   Premise(F491)
	S718= IR_EX.In={0,0,0,rD,0,18}                              Path(S615,S717)
	S719= ICache.Out=>IR_ID.In                                  Premise(F492)
	S720= IRMux.Out=>IR_ID.In                                   Premise(F493)
	S721= IR_ID.In={0,0,0,rD,0,18}                              Path(S712,S720)
	S722= ICache.Out=>IR_IMMU.In                                Premise(F494)
	S723= IR_EX.Out=>IR_MEM.In                                  Premise(F495)
	S724= IR_MEM.In={0,0,0,rD,0,18}                             Path(S608,S723)
	S725= IR_DMMU2.Out=>IR_WB.In                                Premise(F496)
	S726= IR_MEM.Out=>IR_WB.In                                  Premise(F497)
	S727= IR_WB.In={0,0,0,rD,0,18}                              Path(S622,S726)
	S728= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F498)
	S729= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F499)
	S730= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F500)
	S731= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F501)
	S732= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F502)
	S733= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F503)
	S734= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F504)
	S735= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F505)
	S736= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F506)
	S737= CU_EX.IRFunc1=0                                       Path(S611,S736)
	S738= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F507)
	S739= CU_EX.IRFunc2=0                                       Path(S610,S738)
	S740= IR_EX.Out31_26=>CU_EX.Op                              Premise(F508)
	S741= CU_EX.Op=0                                            Path(S609,S740)
	S742= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F509)
	S743= CU_EX.IRFunc=18                                       Path(S614,S742)
	S744= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F510)
	S745= CU_ID.IRFunc1=0                                       Path(S618,S744)
	S746= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F511)
	S747= CU_ID.IRFunc2=0                                       Path(S617,S746)
	S748= IR_ID.Out31_26=>CU_ID.Op                              Premise(F512)
	S749= CU_ID.Op=0                                            Path(S616,S748)
	S750= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F513)
	S751= CU_ID.IRFunc=18                                       Path(S621,S750)
	S752= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F514)
	S753= CU_MEM.IRFunc1=0                                      Path(S625,S752)
	S754= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F515)
	S755= CU_MEM.IRFunc2=0                                      Path(S624,S754)
	S756= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F516)
	S757= CU_MEM.Op=0                                           Path(S623,S756)
	S758= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F517)
	S759= CU_MEM.IRFunc=18                                      Path(S628,S758)
	S760= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F518)
	S761= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F519)
	S762= IR_WB.Out31_26=>CU_WB.Op                              Premise(F520)
	S763= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F521)
	S764= CtrlICache=0                                          Premise(F522)
	S765= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S577,S764)
	S766= CtrlIMMU=0                                            Premise(F523)
	S767= CtrlIR_DMMU1=1                                        Premise(F524)
	S768= [IR_DMMU1]={0,0,0,rD,0,18}                            IR_DMMU1-Write(S715,S767)
	S769= CtrlIR_DMMU2=0                                        Premise(F525)
	S770= CtrlIR_EX=0                                           Premise(F526)
	S771= [IR_EX]={0,0,0,rD,0,18}                               IR_EX-Hold(S582,S770)
	S772= CtrlIR_ID=0                                           Premise(F527)
	S773= [IR_ID]={0,0,0,rD,0,18}                               IR_ID-Hold(S584,S772)
	S774= CtrlIR_IMMU=0                                         Premise(F528)
	S775= CtrlIR_MEM=0                                          Premise(F529)
	S776= [IR_MEM]={0,0,0,rD,0,18}                              IR_MEM-Hold(S587,S775)
	S777= CtrlIR_WB=1                                           Premise(F530)
	S778= [IR_WB]={0,0,0,rD,0,18}                               IR_WB-Write(S727,S777)
	S779= CtrlLo=0                                              Premise(F531)
	S780= [Lo]=lo                                               Lo-Hold(S590,S779)
	S781= CtrlGPR=0                                             Premise(F532)
	S782= GPR[rD]=lo                                            GPR-Hold(S592,S781)
	S783= CtrlIAddrReg=0                                        Premise(F533)
	S784= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S594,S783)
	S785= CtrlPC=0                                              Premise(F534)
	S786= CtrlPCInc=0                                           Premise(F535)
	S787= PC[CIA]=addr                                          PC-Hold(S597,S786)
	S788= PC[Out]=addr+4                                        PC-Hold(S598,S785,S786)
	S789= CtrlIMem=0                                            Premise(F536)
	S790= IMem[{pid,addr}]={0,0,0,rD,0,18}                      IMem-Hold(S600,S789)
	S791= CtrlICacheReg=0                                       Premise(F537)
	S792= CtrlASIDIn=0                                          Premise(F538)
	S793= CtrlCP0=0                                             Premise(F539)
	S794= CP0[ASID]=pid                                         CP0-Hold(S604,S793)
	S795= CtrlEPCIn=0                                           Premise(F540)
	S796= CtrlExCodeIn=0                                        Premise(F541)
	S797= CtrlIRMux=0                                           Premise(F542)

DMMU1	S798= IR_DMMU1.Out={0,0,0,rD,0,18}                          IR_DMMU1-Out(S768)
	S799= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S768)
	S800= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S768)
	S801= IR_DMMU1.Out20_16=0                                   IR_DMMU1-Out(S768)
	S802= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S768)
	S803= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S768)
	S804= IR_DMMU1.Out5_0=18                                    IR_DMMU1-Out(S768)
	S805= IR_EX.Out={0,0,0,rD,0,18}                             IR_EX-Out(S771)
	S806= IR_EX.Out31_26=0                                      IR_EX-Out(S771)
	S807= IR_EX.Out25_21=0                                      IR_EX-Out(S771)
	S808= IR_EX.Out20_16=0                                      IR_EX-Out(S771)
	S809= IR_EX.Out15_11=rD                                     IR_EX-Out(S771)
	S810= IR_EX.Out10_6=0                                       IR_EX-Out(S771)
	S811= IR_EX.Out5_0=18                                       IR_EX-Out(S771)
	S812= IR_ID.Out={0,0,0,rD,0,18}                             IR-Out(S773)
	S813= IR_ID.Out31_26=0                                      IR-Out(S773)
	S814= IR_ID.Out25_21=0                                      IR-Out(S773)
	S815= IR_ID.Out20_16=0                                      IR-Out(S773)
	S816= IR_ID.Out15_11=rD                                     IR-Out(S773)
	S817= IR_ID.Out10_6=0                                       IR-Out(S773)
	S818= IR_ID.Out5_0=18                                       IR-Out(S773)
	S819= IR_MEM.Out={0,0,0,rD,0,18}                            IR_MEM-Out(S776)
	S820= IR_MEM.Out31_26=0                                     IR_MEM-Out(S776)
	S821= IR_MEM.Out25_21=0                                     IR_MEM-Out(S776)
	S822= IR_MEM.Out20_16=0                                     IR_MEM-Out(S776)
	S823= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S776)
	S824= IR_MEM.Out10_6=0                                      IR_MEM-Out(S776)
	S825= IR_MEM.Out5_0=18                                      IR_MEM-Out(S776)
	S826= IR_WB.Out={0,0,0,rD,0,18}                             IR-Out(S778)
	S827= IR_WB.Out31_26=0                                      IR-Out(S778)
	S828= IR_WB.Out25_21=0                                      IR-Out(S778)
	S829= IR_WB.Out20_16=0                                      IR-Out(S778)
	S830= IR_WB.Out15_11=rD                                     IR-Out(S778)
	S831= IR_WB.Out10_6=0                                       IR-Out(S778)
	S832= IR_WB.Out5_0=18                                       IR-Out(S778)
	S833= Lo.Out=lo                                             Lo-Out(S780)
	S834= Lo.Out1_0={lo}[1:0]                                   Lo-Out(S780)
	S835= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S780)
	S836= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S784)
	S837= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S784)
	S838= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S784)
	S839= PC.CIA=addr                                           PC-Out(S787)
	S840= PC.CIA31_28=addr[31:28]                               PC-Out(S787)
	S841= PC.Out=addr+4                                         PC-Out(S788)
	S842= CP0.ASID=pid                                          CP0-Read-ASID(S794)
	S843= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F543)
	S844= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F544)
	S845= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F545)
	S846= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F546)
	S847= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F547)
	S848= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F548)
	S849= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F549)
	S850= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F550)
	S851= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F551)
	S852= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F552)
	S853= FU.Bub_ID=>CU_ID.Bub                                  Premise(F553)
	S854= FU.Halt_ID=>CU_ID.Halt                                Premise(F554)
	S855= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F555)
	S856= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F556)
	S857= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F557)
	S858= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F558)
	S859= FU.Bub_IF=>CU_IF.Bub                                  Premise(F559)
	S860= FU.Halt_IF=>CU_IF.Halt                                Premise(F560)
	S861= ICache.Hit=>CU_IF.ICacheHit                           Premise(F561)
	S862= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F562)
	S863= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F563)
	S864= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F564)
	S865= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F565)
	S866= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F566)
	S867= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F567)
	S868= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F568)
	S869= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F569)
	S870= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F570)
	S871= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F571)
	S872= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F572)
	S873= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F573)
	S874= ICache.Hit=>FU.ICacheHit                              Premise(F574)
	S875= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F575)
	S876= FU.IR_DMMU1={0,0,0,rD,0,18}                           Path(S798,S875)
	S877= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F576)
	S878= IR_EX.Out=>FU.IR_EX                                   Premise(F577)
	S879= FU.IR_EX={0,0,0,rD,0,18}                              Path(S805,S878)
	S880= IR_ID.Out=>FU.IR_ID                                   Premise(F578)
	S881= FU.IR_ID={0,0,0,rD,0,18}                              Path(S812,S880)
	S882= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F579)
	S883= IR_MEM.Out=>FU.IR_MEM                                 Premise(F580)
	S884= FU.IR_MEM={0,0,0,rD,0,18}                             Path(S819,S883)
	S885= IR_WB.Out=>FU.IR_WB                                   Premise(F581)
	S886= FU.IR_WB={0,0,0,rD,0,18}                              Path(S826,S885)
	S887= FU.InDMMU1_WReg=5'b00000                              Premise(F582)
	S888= Lo.Out=>GPR.WData                                     Premise(F583)
	S889= GPR.WData=lo                                          Path(S833,S888)
	S890= IR_ID.Out15_11=>GPR.WReg                              Premise(F584)
	S891= GPR.WReg=rD                                           Path(S816,S890)
	S892= IMMU.Addr=>IAddrReg.In                                Premise(F585)
	S893= PC.Out=>ICache.IEA                                    Premise(F586)
	S894= ICache.IEA=addr+4                                     Path(S841,S893)
	S895= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S894)
	S896= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S895,S861)
	S897= FU.ICacheHit=ICacheHit(addr+4)                        Path(S895,S874)
	S898= PC.Out=>ICache.IEA                                    Premise(F587)
	S899= IMem.MEM8WordOut=>ICache.WData                        Premise(F588)
	S900= ICache.Out=>ICacheReg.In                              Premise(F589)
	S901= PC.Out=>IMMU.IEA                                      Premise(F590)
	S902= IMMU.IEA=addr+4                                       Path(S841,S901)
	S903= CP0.ASID=>IMMU.PID                                    Premise(F591)
	S904= IMMU.PID=pid                                          Path(S842,S903)
	S905= IMMU.Addr={pid,addr+4}                                IMMU-Search(S904,S902)
	S906= IAddrReg.In={pid,addr+4}                              Path(S905,S892)
	S907= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S904,S902)
	S908= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S907,S862)
	S909= IAddrReg.Out=>IMem.RAddr                              Premise(F592)
	S910= IMem.RAddr={pid,addr}                                 Path(S836,S909)
	S911= IMem.Out={0,0,0,rD,0,18}                              IMem-Read(S910,S790)
	S912= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S910,S790)
	S913= ICache.WData=IMemGet8Word({pid,addr})                 Path(S912,S899)
	S914= ICacheReg.Out=>IRMux.CacheData                        Premise(F593)
	S915= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F594)
	S916= IMem.Out=>IRMux.MemData                               Premise(F595)
	S917= IRMux.MemData={0,0,0,rD,0,18}                         Path(S911,S916)
	S918= IRMux.Out={0,0,0,rD,0,18}                             IRMux-Select2(S917)
	S919= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F596)
	S920= IR_MEM.Out=>IR_DMMU1.In                               Premise(F597)
	S921= IR_DMMU1.In={0,0,0,rD,0,18}                           Path(S819,S920)
	S922= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F598)
	S923= IR_DMMU2.In={0,0,0,rD,0,18}                           Path(S798,S922)
	S924= IR_ID.Out=>IR_EX.In                                   Premise(F599)
	S925= IR_EX.In={0,0,0,rD,0,18}                              Path(S812,S924)
	S926= ICache.Out=>IR_ID.In                                  Premise(F600)
	S927= IRMux.Out=>IR_ID.In                                   Premise(F601)
	S928= IR_ID.In={0,0,0,rD,0,18}                              Path(S918,S927)
	S929= ICache.Out=>IR_IMMU.In                                Premise(F602)
	S930= IR_EX.Out=>IR_MEM.In                                  Premise(F603)
	S931= IR_MEM.In={0,0,0,rD,0,18}                             Path(S805,S930)
	S932= IR_DMMU2.Out=>IR_WB.In                                Premise(F604)
	S933= IR_MEM.Out=>IR_WB.In                                  Premise(F605)
	S934= IR_WB.In={0,0,0,rD,0,18}                              Path(S819,S933)
	S935= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F606)
	S936= CU_DMMU1.IRFunc1=0                                    Path(S801,S935)
	S937= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F607)
	S938= CU_DMMU1.IRFunc2=0                                    Path(S800,S937)
	S939= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F608)
	S940= CU_DMMU1.Op=0                                         Path(S799,S939)
	S941= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F609)
	S942= CU_DMMU1.IRFunc=18                                    Path(S804,S941)
	S943= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F610)
	S944= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F611)
	S945= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F612)
	S946= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F613)
	S947= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F614)
	S948= CU_EX.IRFunc1=0                                       Path(S808,S947)
	S949= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F615)
	S950= CU_EX.IRFunc2=0                                       Path(S807,S949)
	S951= IR_EX.Out31_26=>CU_EX.Op                              Premise(F616)
	S952= CU_EX.Op=0                                            Path(S806,S951)
	S953= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F617)
	S954= CU_EX.IRFunc=18                                       Path(S811,S953)
	S955= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F618)
	S956= CU_ID.IRFunc1=0                                       Path(S815,S955)
	S957= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F619)
	S958= CU_ID.IRFunc2=0                                       Path(S814,S957)
	S959= IR_ID.Out31_26=>CU_ID.Op                              Premise(F620)
	S960= CU_ID.Op=0                                            Path(S813,S959)
	S961= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F621)
	S962= CU_ID.IRFunc=18                                       Path(S818,S961)
	S963= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F622)
	S964= CU_MEM.IRFunc1=0                                      Path(S822,S963)
	S965= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F623)
	S966= CU_MEM.IRFunc2=0                                      Path(S821,S965)
	S967= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F624)
	S968= CU_MEM.Op=0                                           Path(S820,S967)
	S969= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F625)
	S970= CU_MEM.IRFunc=18                                      Path(S825,S969)
	S971= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F626)
	S972= CU_WB.IRFunc1=0                                       Path(S829,S971)
	S973= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F627)
	S974= CU_WB.IRFunc2=0                                       Path(S828,S973)
	S975= IR_WB.Out31_26=>CU_WB.Op                              Premise(F628)
	S976= CU_WB.Op=0                                            Path(S827,S975)
	S977= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F629)
	S978= CU_WB.IRFunc=18                                       Path(S832,S977)
	S979= CtrlICache=0                                          Premise(F630)
	S980= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S765,S979)
	S981= CtrlIMMU=0                                            Premise(F631)
	S982= CtrlIR_DMMU1=0                                        Premise(F632)
	S983= [IR_DMMU1]={0,0,0,rD,0,18}                            IR_DMMU1-Hold(S768,S982)
	S984= CtrlIR_DMMU2=1                                        Premise(F633)
	S985= [IR_DMMU2]={0,0,0,rD,0,18}                            IR_DMMU2-Write(S923,S984)
	S986= CtrlIR_EX=0                                           Premise(F634)
	S987= [IR_EX]={0,0,0,rD,0,18}                               IR_EX-Hold(S771,S986)
	S988= CtrlIR_ID=0                                           Premise(F635)
	S989= [IR_ID]={0,0,0,rD,0,18}                               IR_ID-Hold(S773,S988)
	S990= CtrlIR_IMMU=0                                         Premise(F636)
	S991= CtrlIR_MEM=0                                          Premise(F637)
	S992= [IR_MEM]={0,0,0,rD,0,18}                              IR_MEM-Hold(S776,S991)
	S993= CtrlIR_WB=0                                           Premise(F638)
	S994= [IR_WB]={0,0,0,rD,0,18}                               IR_WB-Hold(S778,S993)
	S995= CtrlLo=0                                              Premise(F639)
	S996= [Lo]=lo                                               Lo-Hold(S780,S995)
	S997= CtrlGPR=0                                             Premise(F640)
	S998= GPR[rD]=lo                                            GPR-Hold(S782,S997)
	S999= CtrlIAddrReg=0                                        Premise(F641)
	S1000= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S784,S999)
	S1001= CtrlPC=0                                             Premise(F642)
	S1002= CtrlPCInc=0                                          Premise(F643)
	S1003= PC[CIA]=addr                                         PC-Hold(S787,S1002)
	S1004= PC[Out]=addr+4                                       PC-Hold(S788,S1001,S1002)
	S1005= CtrlIMem=0                                           Premise(F644)
	S1006= IMem[{pid,addr}]={0,0,0,rD,0,18}                     IMem-Hold(S790,S1005)
	S1007= CtrlICacheReg=0                                      Premise(F645)
	S1008= CtrlASIDIn=0                                         Premise(F646)
	S1009= CtrlCP0=0                                            Premise(F647)
	S1010= CP0[ASID]=pid                                        CP0-Hold(S794,S1009)
	S1011= CtrlEPCIn=0                                          Premise(F648)
	S1012= CtrlExCodeIn=0                                       Premise(F649)
	S1013= CtrlIRMux=0                                          Premise(F650)

DMMU2	S1014= IR_DMMU1.Out={0,0,0,rD,0,18}                         IR_DMMU1-Out(S983)
	S1015= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S983)
	S1016= IR_DMMU1.Out25_21=0                                  IR_DMMU1-Out(S983)
	S1017= IR_DMMU1.Out20_16=0                                  IR_DMMU1-Out(S983)
	S1018= IR_DMMU1.Out15_11=rD                                 IR_DMMU1-Out(S983)
	S1019= IR_DMMU1.Out10_6=0                                   IR_DMMU1-Out(S983)
	S1020= IR_DMMU1.Out5_0=18                                   IR_DMMU1-Out(S983)
	S1021= IR_DMMU2.Out={0,0,0,rD,0,18}                         IR_DMMU2-Out(S985)
	S1022= IR_DMMU2.Out31_26=0                                  IR_DMMU2-Out(S985)
	S1023= IR_DMMU2.Out25_21=0                                  IR_DMMU2-Out(S985)
	S1024= IR_DMMU2.Out20_16=0                                  IR_DMMU2-Out(S985)
	S1025= IR_DMMU2.Out15_11=rD                                 IR_DMMU2-Out(S985)
	S1026= IR_DMMU2.Out10_6=0                                   IR_DMMU2-Out(S985)
	S1027= IR_DMMU2.Out5_0=18                                   IR_DMMU2-Out(S985)
	S1028= IR_EX.Out={0,0,0,rD,0,18}                            IR_EX-Out(S987)
	S1029= IR_EX.Out31_26=0                                     IR_EX-Out(S987)
	S1030= IR_EX.Out25_21=0                                     IR_EX-Out(S987)
	S1031= IR_EX.Out20_16=0                                     IR_EX-Out(S987)
	S1032= IR_EX.Out15_11=rD                                    IR_EX-Out(S987)
	S1033= IR_EX.Out10_6=0                                      IR_EX-Out(S987)
	S1034= IR_EX.Out5_0=18                                      IR_EX-Out(S987)
	S1035= IR_ID.Out={0,0,0,rD,0,18}                            IR-Out(S989)
	S1036= IR_ID.Out31_26=0                                     IR-Out(S989)
	S1037= IR_ID.Out25_21=0                                     IR-Out(S989)
	S1038= IR_ID.Out20_16=0                                     IR-Out(S989)
	S1039= IR_ID.Out15_11=rD                                    IR-Out(S989)
	S1040= IR_ID.Out10_6=0                                      IR-Out(S989)
	S1041= IR_ID.Out5_0=18                                      IR-Out(S989)
	S1042= IR_MEM.Out={0,0,0,rD,0,18}                           IR_MEM-Out(S992)
	S1043= IR_MEM.Out31_26=0                                    IR_MEM-Out(S992)
	S1044= IR_MEM.Out25_21=0                                    IR_MEM-Out(S992)
	S1045= IR_MEM.Out20_16=0                                    IR_MEM-Out(S992)
	S1046= IR_MEM.Out15_11=rD                                   IR_MEM-Out(S992)
	S1047= IR_MEM.Out10_6=0                                     IR_MEM-Out(S992)
	S1048= IR_MEM.Out5_0=18                                     IR_MEM-Out(S992)
	S1049= IR_WB.Out={0,0,0,rD,0,18}                            IR-Out(S994)
	S1050= IR_WB.Out31_26=0                                     IR-Out(S994)
	S1051= IR_WB.Out25_21=0                                     IR-Out(S994)
	S1052= IR_WB.Out20_16=0                                     IR-Out(S994)
	S1053= IR_WB.Out15_11=rD                                    IR-Out(S994)
	S1054= IR_WB.Out10_6=0                                      IR-Out(S994)
	S1055= IR_WB.Out5_0=18                                      IR-Out(S994)
	S1056= Lo.Out=lo                                            Lo-Out(S996)
	S1057= Lo.Out1_0={lo}[1:0]                                  Lo-Out(S996)
	S1058= Lo.Out4_0={lo}[4:0]                                  Lo-Out(S996)
	S1059= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1000)
	S1060= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1000)
	S1061= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1000)
	S1062= PC.CIA=addr                                          PC-Out(S1003)
	S1063= PC.CIA31_28=addr[31:28]                              PC-Out(S1003)
	S1064= PC.Out=addr+4                                        PC-Out(S1004)
	S1065= CP0.ASID=pid                                         CP0-Read-ASID(S1010)
	S1066= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F651)
	S1067= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F652)
	S1068= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F653)
	S1069= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F654)
	S1070= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F655)
	S1071= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F656)
	S1072= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F657)
	S1073= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F658)
	S1074= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F659)
	S1075= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F660)
	S1076= FU.Bub_ID=>CU_ID.Bub                                 Premise(F661)
	S1077= FU.Halt_ID=>CU_ID.Halt                               Premise(F662)
	S1078= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F663)
	S1079= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F664)
	S1080= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F665)
	S1081= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F666)
	S1082= FU.Bub_IF=>CU_IF.Bub                                 Premise(F667)
	S1083= FU.Halt_IF=>CU_IF.Halt                               Premise(F668)
	S1084= ICache.Hit=>CU_IF.ICacheHit                          Premise(F669)
	S1085= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F670)
	S1086= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F671)
	S1087= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F672)
	S1088= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F673)
	S1089= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F674)
	S1090= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F675)
	S1091= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F676)
	S1092= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F677)
	S1093= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F678)
	S1094= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F679)
	S1095= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F680)
	S1096= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F681)
	S1097= ICache.Hit=>FU.ICacheHit                             Premise(F682)
	S1098= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F683)
	S1099= FU.IR_DMMU1={0,0,0,rD,0,18}                          Path(S1014,S1098)
	S1100= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F684)
	S1101= FU.IR_DMMU2={0,0,0,rD,0,18}                          Path(S1021,S1100)
	S1102= IR_EX.Out=>FU.IR_EX                                  Premise(F685)
	S1103= FU.IR_EX={0,0,0,rD,0,18}                             Path(S1028,S1102)
	S1104= IR_ID.Out=>FU.IR_ID                                  Premise(F686)
	S1105= FU.IR_ID={0,0,0,rD,0,18}                             Path(S1035,S1104)
	S1106= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F687)
	S1107= IR_MEM.Out=>FU.IR_MEM                                Premise(F688)
	S1108= FU.IR_MEM={0,0,0,rD,0,18}                            Path(S1042,S1107)
	S1109= IR_WB.Out=>FU.IR_WB                                  Premise(F689)
	S1110= FU.IR_WB={0,0,0,rD,0,18}                             Path(S1049,S1109)
	S1111= FU.InDMMU2_WReg=5'b00000                             Premise(F690)
	S1112= Lo.Out=>GPR.WData                                    Premise(F691)
	S1113= GPR.WData=lo                                         Path(S1056,S1112)
	S1114= IR_ID.Out15_11=>GPR.WReg                             Premise(F692)
	S1115= GPR.WReg=rD                                          Path(S1039,S1114)
	S1116= IMMU.Addr=>IAddrReg.In                               Premise(F693)
	S1117= PC.Out=>ICache.IEA                                   Premise(F694)
	S1118= ICache.IEA=addr+4                                    Path(S1064,S1117)
	S1119= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1118)
	S1120= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1119,S1084)
	S1121= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1119,S1097)
	S1122= PC.Out=>ICache.IEA                                   Premise(F695)
	S1123= IMem.MEM8WordOut=>ICache.WData                       Premise(F696)
	S1124= ICache.Out=>ICacheReg.In                             Premise(F697)
	S1125= PC.Out=>IMMU.IEA                                     Premise(F698)
	S1126= IMMU.IEA=addr+4                                      Path(S1064,S1125)
	S1127= CP0.ASID=>IMMU.PID                                   Premise(F699)
	S1128= IMMU.PID=pid                                         Path(S1065,S1127)
	S1129= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1128,S1126)
	S1130= IAddrReg.In={pid,addr+4}                             Path(S1129,S1116)
	S1131= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1128,S1126)
	S1132= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1131,S1085)
	S1133= IAddrReg.Out=>IMem.RAddr                             Premise(F700)
	S1134= IMem.RAddr={pid,addr}                                Path(S1059,S1133)
	S1135= IMem.Out={0,0,0,rD,0,18}                             IMem-Read(S1134,S1006)
	S1136= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1134,S1006)
	S1137= ICache.WData=IMemGet8Word({pid,addr})                Path(S1136,S1123)
	S1138= ICacheReg.Out=>IRMux.CacheData                       Premise(F701)
	S1139= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F702)
	S1140= IMem.Out=>IRMux.MemData                              Premise(F703)
	S1141= IRMux.MemData={0,0,0,rD,0,18}                        Path(S1135,S1140)
	S1142= IRMux.Out={0,0,0,rD,0,18}                            IRMux-Select2(S1141)
	S1143= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F704)
	S1144= IR_MEM.Out=>IR_DMMU1.In                              Premise(F705)
	S1145= IR_DMMU1.In={0,0,0,rD,0,18}                          Path(S1042,S1144)
	S1146= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F706)
	S1147= IR_DMMU2.In={0,0,0,rD,0,18}                          Path(S1014,S1146)
	S1148= IR_ID.Out=>IR_EX.In                                  Premise(F707)
	S1149= IR_EX.In={0,0,0,rD,0,18}                             Path(S1035,S1148)
	S1150= ICache.Out=>IR_ID.In                                 Premise(F708)
	S1151= IRMux.Out=>IR_ID.In                                  Premise(F709)
	S1152= IR_ID.In={0,0,0,rD,0,18}                             Path(S1142,S1151)
	S1153= ICache.Out=>IR_IMMU.In                               Premise(F710)
	S1154= IR_EX.Out=>IR_MEM.In                                 Premise(F711)
	S1155= IR_MEM.In={0,0,0,rD,0,18}                            Path(S1028,S1154)
	S1156= IR_DMMU2.Out=>IR_WB.In                               Premise(F712)
	S1157= IR_WB.In={0,0,0,rD,0,18}                             Path(S1021,S1156)
	S1158= IR_MEM.Out=>IR_WB.In                                 Premise(F713)
	S1159= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F714)
	S1160= CU_DMMU1.IRFunc1=0                                   Path(S1017,S1159)
	S1161= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F715)
	S1162= CU_DMMU1.IRFunc2=0                                   Path(S1016,S1161)
	S1163= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F716)
	S1164= CU_DMMU1.Op=0                                        Path(S1015,S1163)
	S1165= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F717)
	S1166= CU_DMMU1.IRFunc=18                                   Path(S1020,S1165)
	S1167= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F718)
	S1168= CU_DMMU2.IRFunc1=0                                   Path(S1024,S1167)
	S1169= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F719)
	S1170= CU_DMMU2.IRFunc2=0                                   Path(S1023,S1169)
	S1171= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F720)
	S1172= CU_DMMU2.Op=0                                        Path(S1022,S1171)
	S1173= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F721)
	S1174= CU_DMMU2.IRFunc=18                                   Path(S1027,S1173)
	S1175= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F722)
	S1176= CU_EX.IRFunc1=0                                      Path(S1031,S1175)
	S1177= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F723)
	S1178= CU_EX.IRFunc2=0                                      Path(S1030,S1177)
	S1179= IR_EX.Out31_26=>CU_EX.Op                             Premise(F724)
	S1180= CU_EX.Op=0                                           Path(S1029,S1179)
	S1181= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F725)
	S1182= CU_EX.IRFunc=18                                      Path(S1034,S1181)
	S1183= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F726)
	S1184= CU_ID.IRFunc1=0                                      Path(S1038,S1183)
	S1185= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F727)
	S1186= CU_ID.IRFunc2=0                                      Path(S1037,S1185)
	S1187= IR_ID.Out31_26=>CU_ID.Op                             Premise(F728)
	S1188= CU_ID.Op=0                                           Path(S1036,S1187)
	S1189= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F729)
	S1190= CU_ID.IRFunc=18                                      Path(S1041,S1189)
	S1191= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F730)
	S1192= CU_MEM.IRFunc1=0                                     Path(S1045,S1191)
	S1193= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F731)
	S1194= CU_MEM.IRFunc2=0                                     Path(S1044,S1193)
	S1195= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F732)
	S1196= CU_MEM.Op=0                                          Path(S1043,S1195)
	S1197= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F733)
	S1198= CU_MEM.IRFunc=18                                     Path(S1048,S1197)
	S1199= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F734)
	S1200= CU_WB.IRFunc1=0                                      Path(S1052,S1199)
	S1201= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F735)
	S1202= CU_WB.IRFunc2=0                                      Path(S1051,S1201)
	S1203= IR_WB.Out31_26=>CU_WB.Op                             Premise(F736)
	S1204= CU_WB.Op=0                                           Path(S1050,S1203)
	S1205= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F737)
	S1206= CU_WB.IRFunc=18                                      Path(S1055,S1205)
	S1207= CtrlICache=0                                         Premise(F738)
	S1208= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S980,S1207)
	S1209= CtrlIMMU=0                                           Premise(F739)
	S1210= CtrlIR_DMMU1=0                                       Premise(F740)
	S1211= [IR_DMMU1]={0,0,0,rD,0,18}                           IR_DMMU1-Hold(S983,S1210)
	S1212= CtrlIR_DMMU2=0                                       Premise(F741)
	S1213= [IR_DMMU2]={0,0,0,rD,0,18}                           IR_DMMU2-Hold(S985,S1212)
	S1214= CtrlIR_EX=0                                          Premise(F742)
	S1215= [IR_EX]={0,0,0,rD,0,18}                              IR_EX-Hold(S987,S1214)
	S1216= CtrlIR_ID=0                                          Premise(F743)
	S1217= [IR_ID]={0,0,0,rD,0,18}                              IR_ID-Hold(S989,S1216)
	S1218= CtrlIR_IMMU=0                                        Premise(F744)
	S1219= CtrlIR_MEM=0                                         Premise(F745)
	S1220= [IR_MEM]={0,0,0,rD,0,18}                             IR_MEM-Hold(S992,S1219)
	S1221= CtrlIR_WB=1                                          Premise(F746)
	S1222= [IR_WB]={0,0,0,rD,0,18}                              IR_WB-Write(S1157,S1221)
	S1223= CtrlLo=0                                             Premise(F747)
	S1224= [Lo]=lo                                              Lo-Hold(S996,S1223)
	S1225= CtrlGPR=0                                            Premise(F748)
	S1226= GPR[rD]=lo                                           GPR-Hold(S998,S1225)
	S1227= CtrlIAddrReg=0                                       Premise(F749)
	S1228= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1000,S1227)
	S1229= CtrlPC=0                                             Premise(F750)
	S1230= CtrlPCInc=0                                          Premise(F751)
	S1231= PC[CIA]=addr                                         PC-Hold(S1003,S1230)
	S1232= PC[Out]=addr+4                                       PC-Hold(S1004,S1229,S1230)
	S1233= CtrlIMem=0                                           Premise(F752)
	S1234= IMem[{pid,addr}]={0,0,0,rD,0,18}                     IMem-Hold(S1006,S1233)
	S1235= CtrlICacheReg=0                                      Premise(F753)
	S1236= CtrlASIDIn=0                                         Premise(F754)
	S1237= CtrlCP0=0                                            Premise(F755)
	S1238= CP0[ASID]=pid                                        CP0-Hold(S1010,S1237)
	S1239= CtrlEPCIn=0                                          Premise(F756)
	S1240= CtrlExCodeIn=0                                       Premise(F757)
	S1241= CtrlIRMux=0                                          Premise(F758)

WB	S1242= IR_DMMU1.Out={0,0,0,rD,0,18}                         IR_DMMU1-Out(S1211)
	S1243= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S1211)
	S1244= IR_DMMU1.Out25_21=0                                  IR_DMMU1-Out(S1211)
	S1245= IR_DMMU1.Out20_16=0                                  IR_DMMU1-Out(S1211)
	S1246= IR_DMMU1.Out15_11=rD                                 IR_DMMU1-Out(S1211)
	S1247= IR_DMMU1.Out10_6=0                                   IR_DMMU1-Out(S1211)
	S1248= IR_DMMU1.Out5_0=18                                   IR_DMMU1-Out(S1211)
	S1249= IR_DMMU2.Out={0,0,0,rD,0,18}                         IR_DMMU2-Out(S1213)
	S1250= IR_DMMU2.Out31_26=0                                  IR_DMMU2-Out(S1213)
	S1251= IR_DMMU2.Out25_21=0                                  IR_DMMU2-Out(S1213)
	S1252= IR_DMMU2.Out20_16=0                                  IR_DMMU2-Out(S1213)
	S1253= IR_DMMU2.Out15_11=rD                                 IR_DMMU2-Out(S1213)
	S1254= IR_DMMU2.Out10_6=0                                   IR_DMMU2-Out(S1213)
	S1255= IR_DMMU2.Out5_0=18                                   IR_DMMU2-Out(S1213)
	S1256= IR_EX.Out={0,0,0,rD,0,18}                            IR_EX-Out(S1215)
	S1257= IR_EX.Out31_26=0                                     IR_EX-Out(S1215)
	S1258= IR_EX.Out25_21=0                                     IR_EX-Out(S1215)
	S1259= IR_EX.Out20_16=0                                     IR_EX-Out(S1215)
	S1260= IR_EX.Out15_11=rD                                    IR_EX-Out(S1215)
	S1261= IR_EX.Out10_6=0                                      IR_EX-Out(S1215)
	S1262= IR_EX.Out5_0=18                                      IR_EX-Out(S1215)
	S1263= IR_ID.Out={0,0,0,rD,0,18}                            IR-Out(S1217)
	S1264= IR_ID.Out31_26=0                                     IR-Out(S1217)
	S1265= IR_ID.Out25_21=0                                     IR-Out(S1217)
	S1266= IR_ID.Out20_16=0                                     IR-Out(S1217)
	S1267= IR_ID.Out15_11=rD                                    IR-Out(S1217)
	S1268= IR_ID.Out10_6=0                                      IR-Out(S1217)
	S1269= IR_ID.Out5_0=18                                      IR-Out(S1217)
	S1270= IR_MEM.Out={0,0,0,rD,0,18}                           IR_MEM-Out(S1220)
	S1271= IR_MEM.Out31_26=0                                    IR_MEM-Out(S1220)
	S1272= IR_MEM.Out25_21=0                                    IR_MEM-Out(S1220)
	S1273= IR_MEM.Out20_16=0                                    IR_MEM-Out(S1220)
	S1274= IR_MEM.Out15_11=rD                                   IR_MEM-Out(S1220)
	S1275= IR_MEM.Out10_6=0                                     IR_MEM-Out(S1220)
	S1276= IR_MEM.Out5_0=18                                     IR_MEM-Out(S1220)
	S1277= IR_WB.Out={0,0,0,rD,0,18}                            IR-Out(S1222)
	S1278= IR_WB.Out31_26=0                                     IR-Out(S1222)
	S1279= IR_WB.Out25_21=0                                     IR-Out(S1222)
	S1280= IR_WB.Out20_16=0                                     IR-Out(S1222)
	S1281= IR_WB.Out15_11=rD                                    IR-Out(S1222)
	S1282= IR_WB.Out10_6=0                                      IR-Out(S1222)
	S1283= IR_WB.Out5_0=18                                      IR-Out(S1222)
	S1284= Lo.Out=lo                                            Lo-Out(S1224)
	S1285= Lo.Out1_0={lo}[1:0]                                  Lo-Out(S1224)
	S1286= Lo.Out4_0={lo}[4:0]                                  Lo-Out(S1224)
	S1287= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1228)
	S1288= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1228)
	S1289= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1228)
	S1290= PC.CIA=addr                                          PC-Out(S1231)
	S1291= PC.CIA31_28=addr[31:28]                              PC-Out(S1231)
	S1292= PC.Out=addr+4                                        PC-Out(S1232)
	S1293= CP0.ASID=pid                                         CP0-Read-ASID(S1238)
	S1294= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F759)
	S1295= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F760)
	S1296= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F761)
	S1297= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F762)
	S1298= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F763)
	S1299= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F764)
	S1300= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F765)
	S1301= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F766)
	S1302= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F767)
	S1303= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F768)
	S1304= FU.Bub_ID=>CU_ID.Bub                                 Premise(F769)
	S1305= FU.Halt_ID=>CU_ID.Halt                               Premise(F770)
	S1306= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F771)
	S1307= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F772)
	S1308= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F773)
	S1309= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F774)
	S1310= FU.Bub_IF=>CU_IF.Bub                                 Premise(F775)
	S1311= FU.Halt_IF=>CU_IF.Halt                               Premise(F776)
	S1312= ICache.Hit=>CU_IF.ICacheHit                          Premise(F777)
	S1313= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F778)
	S1314= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F779)
	S1315= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F780)
	S1316= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F781)
	S1317= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F782)
	S1318= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F783)
	S1319= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F784)
	S1320= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F785)
	S1321= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F786)
	S1322= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F787)
	S1323= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F788)
	S1324= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F789)
	S1325= ICache.Hit=>FU.ICacheHit                             Premise(F790)
	S1326= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F791)
	S1327= FU.IR_DMMU1={0,0,0,rD,0,18}                          Path(S1242,S1326)
	S1328= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F792)
	S1329= FU.IR_DMMU2={0,0,0,rD,0,18}                          Path(S1249,S1328)
	S1330= IR_EX.Out=>FU.IR_EX                                  Premise(F793)
	S1331= FU.IR_EX={0,0,0,rD,0,18}                             Path(S1256,S1330)
	S1332= IR_ID.Out=>FU.IR_ID                                  Premise(F794)
	S1333= FU.IR_ID={0,0,0,rD,0,18}                             Path(S1263,S1332)
	S1334= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F795)
	S1335= IR_MEM.Out=>FU.IR_MEM                                Premise(F796)
	S1336= FU.IR_MEM={0,0,0,rD,0,18}                            Path(S1270,S1335)
	S1337= IR_WB.Out=>FU.IR_WB                                  Premise(F797)
	S1338= FU.IR_WB={0,0,0,rD,0,18}                             Path(S1277,S1337)
	S1339= FU.InWB_WReg=5'b00000                                Premise(F798)
	S1340= Lo.Out=>GPR.WData                                    Premise(F799)
	S1341= GPR.WData=lo                                         Path(S1284,S1340)
	S1342= IR_ID.Out15_11=>GPR.WReg                             Premise(F800)
	S1343= GPR.WReg=rD                                          Path(S1267,S1342)
	S1344= IMMU.Addr=>IAddrReg.In                               Premise(F801)
	S1345= PC.Out=>ICache.IEA                                   Premise(F802)
	S1346= ICache.IEA=addr+4                                    Path(S1292,S1345)
	S1347= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1346)
	S1348= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1347,S1312)
	S1349= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1347,S1325)
	S1350= PC.Out=>ICache.IEA                                   Premise(F803)
	S1351= IMem.MEM8WordOut=>ICache.WData                       Premise(F804)
	S1352= ICache.Out=>ICacheReg.In                             Premise(F805)
	S1353= PC.Out=>IMMU.IEA                                     Premise(F806)
	S1354= IMMU.IEA=addr+4                                      Path(S1292,S1353)
	S1355= CP0.ASID=>IMMU.PID                                   Premise(F807)
	S1356= IMMU.PID=pid                                         Path(S1293,S1355)
	S1357= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1356,S1354)
	S1358= IAddrReg.In={pid,addr+4}                             Path(S1357,S1344)
	S1359= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1356,S1354)
	S1360= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1359,S1313)
	S1361= IAddrReg.Out=>IMem.RAddr                             Premise(F808)
	S1362= IMem.RAddr={pid,addr}                                Path(S1287,S1361)
	S1363= IMem.Out={0,0,0,rD,0,18}                             IMem-Read(S1362,S1234)
	S1364= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1362,S1234)
	S1365= ICache.WData=IMemGet8Word({pid,addr})                Path(S1364,S1351)
	S1366= ICacheReg.Out=>IRMux.CacheData                       Premise(F809)
	S1367= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F810)
	S1368= IMem.Out=>IRMux.MemData                              Premise(F811)
	S1369= IRMux.MemData={0,0,0,rD,0,18}                        Path(S1363,S1368)
	S1370= IRMux.Out={0,0,0,rD,0,18}                            IRMux-Select2(S1369)
	S1371= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F812)
	S1372= IR_MEM.Out=>IR_DMMU1.In                              Premise(F813)
	S1373= IR_DMMU1.In={0,0,0,rD,0,18}                          Path(S1270,S1372)
	S1374= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F814)
	S1375= IR_DMMU2.In={0,0,0,rD,0,18}                          Path(S1242,S1374)
	S1376= IR_ID.Out=>IR_EX.In                                  Premise(F815)
	S1377= IR_EX.In={0,0,0,rD,0,18}                             Path(S1263,S1376)
	S1378= ICache.Out=>IR_ID.In                                 Premise(F816)
	S1379= IRMux.Out=>IR_ID.In                                  Premise(F817)
	S1380= IR_ID.In={0,0,0,rD,0,18}                             Path(S1370,S1379)
	S1381= ICache.Out=>IR_IMMU.In                               Premise(F818)
	S1382= IR_EX.Out=>IR_MEM.In                                 Premise(F819)
	S1383= IR_MEM.In={0,0,0,rD,0,18}                            Path(S1256,S1382)
	S1384= IR_DMMU2.Out=>IR_WB.In                               Premise(F820)
	S1385= IR_WB.In={0,0,0,rD,0,18}                             Path(S1249,S1384)
	S1386= IR_MEM.Out=>IR_WB.In                                 Premise(F821)
	S1387= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F822)
	S1388= CU_DMMU1.IRFunc1=0                                   Path(S1245,S1387)
	S1389= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F823)
	S1390= CU_DMMU1.IRFunc2=0                                   Path(S1244,S1389)
	S1391= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F824)
	S1392= CU_DMMU1.Op=0                                        Path(S1243,S1391)
	S1393= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F825)
	S1394= CU_DMMU1.IRFunc=18                                   Path(S1248,S1393)
	S1395= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F826)
	S1396= CU_DMMU2.IRFunc1=0                                   Path(S1252,S1395)
	S1397= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F827)
	S1398= CU_DMMU2.IRFunc2=0                                   Path(S1251,S1397)
	S1399= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F828)
	S1400= CU_DMMU2.Op=0                                        Path(S1250,S1399)
	S1401= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F829)
	S1402= CU_DMMU2.IRFunc=18                                   Path(S1255,S1401)
	S1403= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F830)
	S1404= CU_EX.IRFunc1=0                                      Path(S1259,S1403)
	S1405= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F831)
	S1406= CU_EX.IRFunc2=0                                      Path(S1258,S1405)
	S1407= IR_EX.Out31_26=>CU_EX.Op                             Premise(F832)
	S1408= CU_EX.Op=0                                           Path(S1257,S1407)
	S1409= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F833)
	S1410= CU_EX.IRFunc=18                                      Path(S1262,S1409)
	S1411= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F834)
	S1412= CU_ID.IRFunc1=0                                      Path(S1266,S1411)
	S1413= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F835)
	S1414= CU_ID.IRFunc2=0                                      Path(S1265,S1413)
	S1415= IR_ID.Out31_26=>CU_ID.Op                             Premise(F836)
	S1416= CU_ID.Op=0                                           Path(S1264,S1415)
	S1417= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F837)
	S1418= CU_ID.IRFunc=18                                      Path(S1269,S1417)
	S1419= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F838)
	S1420= CU_MEM.IRFunc1=0                                     Path(S1273,S1419)
	S1421= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F839)
	S1422= CU_MEM.IRFunc2=0                                     Path(S1272,S1421)
	S1423= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F840)
	S1424= CU_MEM.Op=0                                          Path(S1271,S1423)
	S1425= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F841)
	S1426= CU_MEM.IRFunc=18                                     Path(S1276,S1425)
	S1427= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F842)
	S1428= CU_WB.IRFunc1=0                                      Path(S1280,S1427)
	S1429= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F843)
	S1430= CU_WB.IRFunc2=0                                      Path(S1279,S1429)
	S1431= IR_WB.Out31_26=>CU_WB.Op                             Premise(F844)
	S1432= CU_WB.Op=0                                           Path(S1278,S1431)
	S1433= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F845)
	S1434= CU_WB.IRFunc=18                                      Path(S1283,S1433)
	S1435= CtrlICache=0                                         Premise(F846)
	S1436= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1208,S1435)
	S1437= CtrlIMMU=0                                           Premise(F847)
	S1438= CtrlIR_DMMU1=0                                       Premise(F848)
	S1439= [IR_DMMU1]={0,0,0,rD,0,18}                           IR_DMMU1-Hold(S1211,S1438)
	S1440= CtrlIR_DMMU2=0                                       Premise(F849)
	S1441= [IR_DMMU2]={0,0,0,rD,0,18}                           IR_DMMU2-Hold(S1213,S1440)
	S1442= CtrlIR_EX=0                                          Premise(F850)
	S1443= [IR_EX]={0,0,0,rD,0,18}                              IR_EX-Hold(S1215,S1442)
	S1444= CtrlIR_ID=0                                          Premise(F851)
	S1445= [IR_ID]={0,0,0,rD,0,18}                              IR_ID-Hold(S1217,S1444)
	S1446= CtrlIR_IMMU=0                                        Premise(F852)
	S1447= CtrlIR_MEM=0                                         Premise(F853)
	S1448= [IR_MEM]={0,0,0,rD,0,18}                             IR_MEM-Hold(S1220,S1447)
	S1449= CtrlIR_WB=0                                          Premise(F854)
	S1450= [IR_WB]={0,0,0,rD,0,18}                              IR_WB-Hold(S1222,S1449)
	S1451= CtrlLo=0                                             Premise(F855)
	S1452= [Lo]=lo                                              Lo-Hold(S1224,S1451)
	S1453= CtrlGPR=0                                            Premise(F856)
	S1454= GPR[rD]=lo                                           GPR-Hold(S1226,S1453)
	S1455= CtrlIAddrReg=0                                       Premise(F857)
	S1456= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1228,S1455)
	S1457= CtrlPC=0                                             Premise(F858)
	S1458= CtrlPCInc=0                                          Premise(F859)
	S1459= PC[CIA]=addr                                         PC-Hold(S1231,S1458)
	S1460= PC[Out]=addr+4                                       PC-Hold(S1232,S1457,S1458)
	S1461= CtrlIMem=0                                           Premise(F860)
	S1462= IMem[{pid,addr}]={0,0,0,rD,0,18}                     IMem-Hold(S1234,S1461)
	S1463= CtrlICacheReg=0                                      Premise(F861)
	S1464= CtrlASIDIn=0                                         Premise(F862)
	S1465= CtrlCP0=0                                            Premise(F863)
	S1466= CP0[ASID]=pid                                        CP0-Hold(S1238,S1465)
	S1467= CtrlEPCIn=0                                          Premise(F864)
	S1468= CtrlExCodeIn=0                                       Premise(F865)
	S1469= CtrlIRMux=0                                          Premise(F866)

POST	S1436= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1208,S1435)
	S1439= [IR_DMMU1]={0,0,0,rD,0,18}                           IR_DMMU1-Hold(S1211,S1438)
	S1441= [IR_DMMU2]={0,0,0,rD,0,18}                           IR_DMMU2-Hold(S1213,S1440)
	S1443= [IR_EX]={0,0,0,rD,0,18}                              IR_EX-Hold(S1215,S1442)
	S1445= [IR_ID]={0,0,0,rD,0,18}                              IR_ID-Hold(S1217,S1444)
	S1448= [IR_MEM]={0,0,0,rD,0,18}                             IR_MEM-Hold(S1220,S1447)
	S1450= [IR_WB]={0,0,0,rD,0,18}                              IR_WB-Hold(S1222,S1449)
	S1452= [Lo]=lo                                              Lo-Hold(S1224,S1451)
	S1454= GPR[rD]=lo                                           GPR-Hold(S1226,S1453)
	S1456= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1228,S1455)
	S1459= PC[CIA]=addr                                         PC-Hold(S1231,S1458)
	S1460= PC[Out]=addr+4                                       PC-Hold(S1232,S1457,S1458)
	S1462= IMem[{pid,addr}]={0,0,0,rD,0,18}                     IMem-Hold(S1234,S1461)
	S1466= CP0[ASID]=pid                                        CP0-Hold(S1238,S1465)

