0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus/simple_bus.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/memory.v,1727326238,verilog,,C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus/simple_bus.srcs/sources_1/imports/new/simple_processor.v,,memory,,,,,,,,
C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/slave.v,1727323440,verilog,,C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/slave_interface.v,,slave,,,,,,,,
C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/slave_interface.v,1727286059,verilog,,C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus/simple_bus.srcs/sources_1/new/tb_master_slave.v,,slave_interface,,,,,,,,
C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus/simple_bus.srcs/sources_1/imports/new/master.v,1727321736,verilog,,C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus/simple_bus.srcs/sources_1/imports/new/master_interface.v,,master,,,,,,,,
C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus/simple_bus.srcs/sources_1/imports/new/master_interface.v,1727328563,verilog,,C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/memory.v,,master_interface,,,,,,,,
C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus/simple_bus.srcs/sources_1/imports/new/simple_processor.v,1727262397,verilog,,C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/slave.v,,simple_processor,,,,,,,,
C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus/simple_bus.srcs/sources_1/new/tb_master_slave.v,1727329001,verilog,,,,master_slave_tb,,,,,,,,
