Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/egkatastasi/Vivado/2015.1/bin/unwrapped/win64.o/xelab.exe -wto 60078f4f2b494c66b984edba607b91c8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simple_alu_tb_behav xil_defaultlib.simple_alu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 16 [E:/vivado/project_1/project_1.srcs/sources_1/new/alu_tb.vhd:28]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit simple_alu_tb in library work failed.
