
*** Running vivado
    with args -log design_1_NeuralNetHandWritten_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_NeuralNetHandWritten_0_1.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_NeuralNetHandWritten_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rewingchow/NN_16/AXISHandWritten_16'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_NeuralNetHandWritten_0_1 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 57723 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1465.672 ; gain = 90.938 ; free physical = 123683 ; free virtual = 124867
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_NeuralNetHandWritten_0_1' [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_NeuralNetHandWritten_0_1/synth/design_1_NeuralNetHandWritten_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'NeuralNetHandWritten_v1_0' [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0.v:4]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter L1_Neuron_No bound to: 784 - type: integer 
	Parameter L2_Neuron_No bound to: 16 - type: integer 
	Parameter L3_Neuron_No bound to: 10 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'NeuralNetHandWritten_v1_0_S00_AXIS' [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:4]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:42]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:42]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:42]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:42]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:42]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:42]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:42]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:42]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:42]
	Parameter L1_Neuron_No bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter NUMBER_OF_INPUT_WORDS bound to: 392 - type: integer 
	Parameter bit_num bound to: 9 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE_FIFO bound to: 2'b01 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:58]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:61]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:66]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:72]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:75]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:78]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:80]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:42]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:42]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:42]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:42]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:42]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:42]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:42]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:42]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:42]
INFO: [Synth 8-6155] done synthesizing module 'NeuralNetHandWritten_v1_0_S00_AXIS' (1#1) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_S00_AXIS.v:4]
INFO: [Synth 8-6157] synthesizing module 'NeuralNetHandWritten_v1_0_M00_AXIS' [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:4]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:47]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:47]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:47]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:47]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:47]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:47]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:47]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:47]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:47]
	Parameter L3_Neuron_No bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 10 - type: integer 
	Parameter WAIT_COUNT_BITS bound to: 5 - type: integer 
	Parameter bit_num bound to: 4 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_COUNTER bound to: 2'b01 
	Parameter SEND_STREAM bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:69]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:72]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:77]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:80]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:83]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:86]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:89]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:92]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:94]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:97]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:100]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:102]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:121]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:47]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:47]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:47]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:47]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:47]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:47]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:47]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:47]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:47]
INFO: [Synth 8-6155] done synthesizing module 'NeuralNetHandWritten_v1_0_M00_AXIS' (2#1) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0_M00_AXIS.v:4]
INFO: [Synth 8-6157] synthesizing module 'NeuralNet' [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/NeuralNet.v:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter L1_Neuron_No bound to: 784 - type: integer 
	Parameter L2_Neuron_No bound to: 16 - type: integer 
	Parameter L3_Neuron_No bound to: 10 - type: integer 
	Parameter LUT_WIDTH bound to: 14 - type: integer 
	Parameter NUM_OF_EXT_BITS_L2 bound to: 10 - type: integer 
	Parameter NUM_OF_EXT_BITS_L3 bound to: 5 - type: integer 
	Parameter idle bound to: 4'b0000 
	Parameter read_data bound to: 4'b0001 
	Parameter mult1 bound to: 4'b0010 
	Parameter relu bound to: 4'b0011 
	Parameter mult2 bound to: 4'b0100 
	Parameter sigm bound to: 4'b0101 
	Parameter out bound to: 4'b0110 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "BLOCK" *) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/NeuralNet.v:51]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "BLOCK" *) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/NeuralNet.v:53]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "BLOCK" *) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/NeuralNet.v:56]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "BLOCK" *) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/NeuralNet.v:58]
INFO: [Synth 8-3876] $readmem data file 'weights_layer1_2.mem' is read successfully [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/NeuralNet.v:290]
INFO: [Synth 8-3876] $readmem data file 'weights_layer2_3.mem' is read successfully [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/NeuralNet.v:291]
INFO: [Synth 8-3876] $readmem data file 'bias_layer2.mem' is read successfully [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/NeuralNet.v:292]
INFO: [Synth 8-3876] $readmem data file 'bias_layer3.mem' is read successfully [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/NeuralNet.v:293]
INFO: [Synth 8-6157] synthesizing module 'VecMult' [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/VecMult.v:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter VECTOR_SZ bound to: 784 - type: integer 
	Parameter LOG_VEC_SZ bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/VecMult.v:42]
INFO: [Synth 8-6155] done synthesizing module 'VecMult' (3#1) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/VecMult.v:23]
INFO: [Synth 8-6157] synthesizing module 'RelU' [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/RelU.v:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_INPUTS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RelU' (4#1) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/RelU.v:23]
INFO: [Synth 8-6157] synthesizing module 'VecMult__parameterized0' [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/VecMult.v:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter VECTOR_SZ bound to: 16 - type: integer 
	Parameter LOG_VEC_SZ bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VecMult__parameterized0' (4#1) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/VecMult.v:23]
INFO: [Synth 8-6157] synthesizing module 'Sigmoid' [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/Sigmoid.v:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter LUT_WIDTH bound to: 14 - type: integer 
	Parameter NUM_OF_INPUTS bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'lut14.mem' is read successfully [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/Sigmoid.v:54]
INFO: [Synth 8-6155] done synthesizing module 'Sigmoid' (5#1) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/Sigmoid.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NeuralNet' (6#1) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/NeuralNet.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NeuralNetHandWritten_v1_0' (7#1) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/hdl/NeuralNetHandWritten_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_NeuralNetHandWritten_0_1' (8#1) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_NeuralNetHandWritten_0_1/synth/design_1_NeuralNetHandWritten_0_1.v:57]
WARNING: [Synth 8-3331] design NeuralNetHandWritten_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design NeuralNetHandWritten_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design NeuralNetHandWritten_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design NeuralNetHandWritten_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:13:32 ; elapsed = 00:16:09 . Memory (MB): peak = 87105.594 ; gain = 85730.859 ; free physical = 55947 ; free virtual = 58374
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:16:32 ; elapsed = 00:21:06 . Memory (MB): peak = 87105.594 ; gain = 85730.859 ; free physical = 59645 ; free virtual = 62071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:16:32 ; elapsed = 00:21:06 . Memory (MB): peak = 87105.594 ; gain = 85730.859 ; free physical = 59645 ; free virtual = 62071
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 87205.582 ; gain = 0.000 ; free physical = 57137 ; free virtual = 59645
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 87205.582 ; gain = 0.000 ; free physical = 57137 ; free virtual = 59645
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 87205.582 ; gain = 0.000 ; free physical = 57163 ; free virtual = 59673
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:25:22 ; elapsed = 00:31:17 . Memory (MB): peak = 87205.582 ; gain = 85830.848 ; free physical = 56545 ; free virtual = 59214
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-5546] ROM "mst_exec_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'NeuralNet'
INFO: [Synth 8-5544] ROM "out_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "en_mult1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                             0000
               read_data |                          0000010 |                             0001
                   mult1 |                          0000100 |                             0010
                    relu |                          0001000 |                             0011
                   mult2 |                          0010000 |                             0100
                    sigm |                          0100000 |                             0101
                     out |                          1000000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'NeuralNet'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:33:45 ; elapsed = 00:43:42 . Memory (MB): peak = 87205.582 ; gain = 85830.848 ; free physical = 102493 ; free virtual = 105155
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |NeuralNetHandWritten_v1_0_S00_AXIS__GB0 |           1|     32997|
|2     |NeuralNetHandWritten_v1_0_S00_AXIS__GB1 |           1|     32928|
|3     |VecMult                                 |          16|     25784|
|4     |Sigmoid__GB0                            |           1|     33248|
|5     |Sigmoid__GB1                            |           1|      8407|
|6     |Sigmoid__GB2                            |           1|      8218|
|7     |Sigmoid__GB3                            |           1|     16848|
|8     |Sigmoid__GB4                            |           1|      8240|
|9     |Sigmoid__GB5                            |           1|      8344|
|10    |NeuralNet__GC0                          |           1|     25882|
|11    |NeuralNetHandWritten_v1_0_M00_AXIS      |           1|       685|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 393   
	               30 Bit    Registers := 26    
	               16 Bit    Registers := 888   
	               14 Bit    Registers := 10    
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 183   
+---Muxes : 
	   2 Input     42 Bit        Muxes := 32    
	   2 Input     37 Bit        Muxes := 20    
	   2 Input     32 Bit        Muxes := 784   
	   2 Input     16 Bit        Muxes := 144   
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 260   
	   4 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module NeuralNetHandWritten_v1_0_S00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 392   
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 784   
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NeuralNetHandWritten_v1_0_M00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module VecMult 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module Sigmoid 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 10    
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 40    
	   2 Input      1 Bit        Muxes := 30    
Module RelU 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 1     
Module VecMult__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module VecMult__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module VecMult__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module VecMult__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module VecMult__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module VecMult__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module VecMult__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module VecMult__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module VecMult__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module VecMult__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module NeuralNet 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 836   
	                1 Bit    Registers := 5     
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP genblk3[4].in_reg[4], operation Mode is: (C+!CarryIn)'.
DSP Report: register genblk3[4].in_reg[4] is absorbed into DSP genblk3[4].in_reg[4].
DSP Report: operator p_0_out is absorbed into DSP genblk3[4].in_reg[4].
DSP Report: operator p_0_out is absorbed into DSP genblk3[4].in_reg[4].
DSP Report: Generating DSP genblk3[3].in_reg[3], operation Mode is: (C+!CarryIn)'.
DSP Report: register genblk3[3].in_reg[3] is absorbed into DSP genblk3[3].in_reg[3].
DSP Report: operator p_0_out is absorbed into DSP genblk3[3].in_reg[3].
DSP Report: operator p_0_out is absorbed into DSP genblk3[3].in_reg[3].
DSP Report: Generating DSP genblk6[3].out_reg[3], operation Mode is: (C+(A:0x0):B)'.
DSP Report: register genblk6[3].out_reg[3] is absorbed into DSP genblk6[3].out_reg[3].
DSP Report: operator p_0_out is absorbed into DSP genblk6[3].out_reg[3].
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP genblk3[1].in_reg[1], operation Mode is: (C+!CarryIn)'.
DSP Report: register genblk3[1].in_reg[1] is absorbed into DSP genblk3[1].in_reg[1].
DSP Report: operator p_0_out is absorbed into DSP genblk3[1].in_reg[1].
DSP Report: operator p_0_out is absorbed into DSP genblk3[1].in_reg[1].
DSP Report: Generating DSP genblk6[1].out_reg[1], operation Mode is: (C+(A:0x0):B)'.
DSP Report: register genblk6[1].out_reg[1] is absorbed into DSP genblk6[1].out_reg[1].
DSP Report: operator p_0_out is absorbed into DSP genblk6[1].out_reg[1].
WARNING: [Synth 8-3331] design NeuralNetHandWritten_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design NeuralNetHandWritten_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design NeuralNetHandWritten_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design NeuralNetHandWritten_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[0]
DSP Report: Generating DSP index_reg, operation Mode is: (P+1)'.
DSP Report: register index_reg is absorbed into DSP index_reg.
DSP Report: operator index0 is absorbed into DSP index_reg.
DSP Report: Generating DSP ext_cnt_reg, operation Mode is: (P+1)'.
DSP Report: register ext_cnt_reg is absorbed into DSP ext_cnt_reg.
DSP Report: operator ext_cnt0 is absorbed into DSP ext_cnt_reg.
DSP Report: Generating DSP add1, operation Mode is: (0 or C)+(A*B or 0).
DSP Report: operator add1 is absorbed into DSP add1.
DSP Report: Generating DSP add_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_reg is absorbed into DSP add_reg.
DSP Report: operator add0 is absorbed into DSP add_reg.
DSP Report: Generating DSP tmp2, operation Mode is: C+A:B.
DSP Report: operator tmp2 is absorbed into DSP tmp2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bias_reg[11] )
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP genblk6[4].out_reg[4], operation Mode is: (C+(A:0x0):B)'.
DSP Report: register genblk6[4].out_reg[4] is absorbed into DSP genblk6[4].out_reg[4].
DSP Report: operator p_0_out is absorbed into DSP genblk6[4].out_reg[4].
DSP Report: Generating DSP genblk3[5].in_reg[5], operation Mode is: (C+!CarryIn)'.
DSP Report: register genblk3[5].in_reg[5] is absorbed into DSP genblk3[5].in_reg[5].
DSP Report: operator p_0_out is absorbed into DSP genblk3[5].in_reg[5].
DSP Report: operator p_0_out is absorbed into DSP genblk3[5].in_reg[5].
DSP Report: Generating DSP genblk6[5].out_reg[5], operation Mode is: (C+(A:0x0):B)'.
DSP Report: register genblk6[5].out_reg[5] is absorbed into DSP genblk6[5].out_reg[5].
DSP Report: operator p_0_out is absorbed into DSP genblk6[5].out_reg[5].
DSP Report: Generating DSP genblk3[6].in_reg[6], operation Mode is: (C+!CarryIn)'.
DSP Report: register genblk3[6].in_reg[6] is absorbed into DSP genblk3[6].in_reg[6].
DSP Report: operator p_0_out is absorbed into DSP genblk3[6].in_reg[6].
DSP Report: operator p_0_out is absorbed into DSP genblk3[6].in_reg[6].
DSP Report: Generating DSP genblk6[6].out_reg[6], operation Mode is: (C+(A:0x0):B)'.
DSP Report: register genblk6[6].out_reg[6] is absorbed into DSP genblk6[6].out_reg[6].
DSP Report: operator p_0_out is absorbed into DSP genblk6[6].out_reg[6].
DSP Report: Generating DSP genblk3[7].in_reg[7], operation Mode is: (C+!CarryIn)'.
DSP Report: register genblk3[7].in_reg[7] is absorbed into DSP genblk3[7].in_reg[7].
DSP Report: operator p_0_out is absorbed into DSP genblk3[7].in_reg[7].
DSP Report: operator p_0_out is absorbed into DSP genblk3[7].in_reg[7].
DSP Report: Generating DSP genblk6[7].out_reg[7], operation Mode is: (C+(A:0x0):B)'.
DSP Report: register genblk6[7].out_reg[7] is absorbed into DSP genblk6[7].out_reg[7].
DSP Report: operator p_0_out is absorbed into DSP genblk6[7].out_reg[7].
DSP Report: Generating DSP genblk6[9].out_reg[9], operation Mode is: (C+(A:0x0):B)'.
DSP Report: register genblk6[9].out_reg[9] is absorbed into DSP genblk6[9].out_reg[9].
DSP Report: operator p_0_out is absorbed into DSP genblk6[9].out_reg[9].
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP genblk6[0].out_reg[0], operation Mode is: (C+(A:0x0):B)'.
DSP Report: register genblk6[0].out_reg[0] is absorbed into DSP genblk6[0].out_reg[0].
DSP Report: operator p_0_out is absorbed into DSP genblk6[0].out_reg[0].
DSP Report: Generating DSP genblk3[2].in_reg[2], operation Mode is: (C+!CarryIn)'.
DSP Report: register genblk3[2].in_reg[2] is absorbed into DSP genblk3[2].in_reg[2].
DSP Report: operator p_0_out is absorbed into DSP genblk3[2].in_reg[2].
DSP Report: operator p_0_out is absorbed into DSP genblk3[2].in_reg[2].
DSP Report: Generating DSP genblk6[2].out_reg[2], operation Mode is: (C+(A:0x0):B)'.
DSP Report: register genblk6[2].out_reg[2] is absorbed into DSP genblk6[2].out_reg[2].
DSP Report: operator p_0_out is absorbed into DSP genblk6[2].out_reg[2].
DSP Report: Generating DSP genblk3[8].in_reg[8], operation Mode is: (C+!CarryIn)'.
DSP Report: register genblk3[8].in_reg[8] is absorbed into DSP genblk3[8].in_reg[8].
DSP Report: operator p_0_out is absorbed into DSP genblk3[8].in_reg[8].
DSP Report: operator p_0_out is absorbed into DSP genblk3[8].in_reg[8].
DSP Report: Generating DSP genblk6[8].out_reg[8], operation Mode is: (C+(A:0x0):B)'.
DSP Report: register genblk6[8].out_reg[8] is absorbed into DSP genblk6[8].out_reg[8].
DSP Report: operator p_0_out is absorbed into DSP genblk6[8].out_reg[8].
DSP Report: Generating DSP genblk3[9].in_reg[9], operation Mode is: (C+!CarryIn)'.
DSP Report: register genblk3[9].in_reg[9] is absorbed into DSP genblk3[9].in_reg[9].
DSP Report: operator p_0_out is absorbed into DSP genblk3[9].in_reg[9].
DSP Report: operator p_0_out is absorbed into DSP genblk3[9].in_reg[9].
DSP Report: Generating DSP genblk3[0].in_reg[0], operation Mode is: (C+!CarryIn)'.
DSP Report: register genblk3[0].in_reg[0] is absorbed into DSP genblk3[0].in_reg[0].
DSP Report: operator p_0_out is absorbed into DSP genblk3[0].in_reg[0].
DSP Report: operator p_0_out is absorbed into DSP genblk3[0].in_reg[0].
DSP Report: Generating DSP index_reg, operation Mode is: (P+1)'.
DSP Report: register index_reg is absorbed into DSP index_reg.
DSP Report: operator index0 is absorbed into DSP index_reg.
DSP Report: Generating DSP ext_cnt_reg, operation Mode is: (P+1)'.
DSP Report: register ext_cnt_reg is absorbed into DSP ext_cnt_reg.
DSP Report: operator ext_cnt0 is absorbed into DSP ext_cnt_reg.
DSP Report: Generating DSP add1, operation Mode is: (0 or C)+(A*B or 0).
DSP Report: operator add1 is absorbed into DSP add1.
DSP Report: Generating DSP add_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_reg is absorbed into DSP add_reg.
DSP Report: operator add0 is absorbed into DSP add_reg.
DSP Report: Generating DSP tmp2, operation Mode is: C+A:B.
DSP Report: operator tmp2 is absorbed into DSP tmp2.
DSP Report: Generating DSP index_reg, operation Mode is: (P+1)'.
DSP Report: register index_reg is absorbed into DSP index_reg.
DSP Report: operator index0 is absorbed into DSP index_reg.
DSP Report: Generating DSP ext_cnt_reg, operation Mode is: (P+1)'.
DSP Report: register ext_cnt_reg is absorbed into DSP ext_cnt_reg.
DSP Report: operator ext_cnt0 is absorbed into DSP ext_cnt_reg.
DSP Report: Generating DSP add1, operation Mode is: (0 or C)+(A*B or 0).
DSP Report: operator add1 is absorbed into DSP add1.
DSP Report: Generating DSP add_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_reg is absorbed into DSP add_reg.
DSP Report: operator add0 is absorbed into DSP add_reg.
DSP Report: Generating DSP tmp2, operation Mode is: C+A:B.
DSP Report: operator tmp2 is absorbed into DSP tmp2.
DSP Report: Generating DSP index_reg, operation Mode is: (P+1)'.
DSP Report: register index_reg is absorbed into DSP index_reg.
DSP Report: operator index0 is absorbed into DSP index_reg.
DSP Report: Generating DSP ext_cnt_reg, operation Mode is: (P+1)'.
DSP Report: register ext_cnt_reg is absorbed into DSP ext_cnt_reg.
DSP Report: operator ext_cnt0 is absorbed into DSP ext_cnt_reg.
DSP Report: Generating DSP add1, operation Mode is: (0 or C)+(A*B or 0).
DSP Report: operator add1 is absorbed into DSP add1.
DSP Report: Generating DSP add_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_reg is absorbed into DSP add_reg.
DSP Report: operator add0 is absorbed into DSP add_reg.
DSP Report: Generating DSP tmp2, operation Mode is: C+A:B.
DSP Report: operator tmp2 is absorbed into DSP tmp2.
DSP Report: Generating DSP index_reg, operation Mode is: (P+1)'.
DSP Report: register index_reg is absorbed into DSP index_reg.
DSP Report: operator index0 is absorbed into DSP index_reg.
DSP Report: Generating DSP ext_cnt_reg, operation Mode is: (P+1)'.
DSP Report: register ext_cnt_reg is absorbed into DSP ext_cnt_reg.
DSP Report: operator ext_cnt0 is absorbed into DSP ext_cnt_reg.
DSP Report: Generating DSP add1, operation Mode is: (0 or C)+(A*B or 0).
DSP Report: operator add1 is absorbed into DSP add1.
DSP Report: Generating DSP add_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_reg is absorbed into DSP add_reg.
DSP Report: operator add0 is absorbed into DSP add_reg.
DSP Report: Generating DSP tmp2, operation Mode is: C+A:B.
DSP Report: operator tmp2 is absorbed into DSP tmp2.
DSP Report: Generating DSP index_reg, operation Mode is: (P+1)'.
DSP Report: register index_reg is absorbed into DSP index_reg.
DSP Report: operator index0 is absorbed into DSP index_reg.
DSP Report: Generating DSP ext_cnt_reg, operation Mode is: (P+1)'.
DSP Report: register ext_cnt_reg is absorbed into DSP ext_cnt_reg.
DSP Report: operator ext_cnt0 is absorbed into DSP ext_cnt_reg.
DSP Report: Generating DSP add1, operation Mode is: (0 or C)+(A*B or 0).
DSP Report: operator add1 is absorbed into DSP add1.
DSP Report: Generating DSP add_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_reg is absorbed into DSP add_reg.
DSP Report: operator add0 is absorbed into DSP add_reg.
DSP Report: Generating DSP tmp2, operation Mode is: C+A:B.
DSP Report: operator tmp2 is absorbed into DSP tmp2.
DSP Report: Generating DSP index_reg, operation Mode is: (P+1)'.
DSP Report: register index_reg is absorbed into DSP index_reg.
DSP Report: operator index0 is absorbed into DSP index_reg.
DSP Report: Generating DSP ext_cnt_reg, operation Mode is: (P+1)'.
DSP Report: register ext_cnt_reg is absorbed into DSP ext_cnt_reg.
DSP Report: operator ext_cnt0 is absorbed into DSP ext_cnt_reg.
DSP Report: Generating DSP add1, operation Mode is: (0 or C)+(A*B or 0).
DSP Report: operator add1 is absorbed into DSP add1.
DSP Report: Generating DSP add_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_reg is absorbed into DSP add_reg.
DSP Report: operator add0 is absorbed into DSP add_reg.
DSP Report: Generating DSP tmp2, operation Mode is: C+A:B.
DSP Report: operator tmp2 is absorbed into DSP tmp2.
DSP Report: Generating DSP index_reg, operation Mode is: (P+1)'.
DSP Report: register index_reg is absorbed into DSP index_reg.
DSP Report: operator index0 is absorbed into DSP index_reg.
DSP Report: Generating DSP ext_cnt_reg, operation Mode is: (P+1)'.
DSP Report: register ext_cnt_reg is absorbed into DSP ext_cnt_reg.
DSP Report: operator ext_cnt0 is absorbed into DSP ext_cnt_reg.
DSP Report: Generating DSP add1, operation Mode is: (0 or C)+(A*B or 0).
DSP Report: operator add1 is absorbed into DSP add1.
DSP Report: Generating DSP add_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_reg is absorbed into DSP add_reg.
DSP Report: operator add0 is absorbed into DSP add_reg.
DSP Report: Generating DSP tmp2, operation Mode is: C+A:B.
DSP Report: operator tmp2 is absorbed into DSP tmp2.
DSP Report: Generating DSP index_reg, operation Mode is: (P+1)'.
DSP Report: register index_reg is absorbed into DSP index_reg.
DSP Report: operator index0 is absorbed into DSP index_reg.
DSP Report: Generating DSP ext_cnt_reg, operation Mode is: (P+1)'.
DSP Report: register ext_cnt_reg is absorbed into DSP ext_cnt_reg.
DSP Report: operator ext_cnt0 is absorbed into DSP ext_cnt_reg.
DSP Report: Generating DSP add1, operation Mode is: (0 or C)+(A*B or 0).
DSP Report: operator add1 is absorbed into DSP add1.
DSP Report: Generating DSP add_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_reg is absorbed into DSP add_reg.
DSP Report: operator add0 is absorbed into DSP add_reg.
DSP Report: Generating DSP tmp2, operation Mode is: C+A:B.
DSP Report: operator tmp2 is absorbed into DSP tmp2.
DSP Report: Generating DSP index_reg, operation Mode is: (P+1)'.
DSP Report: register index_reg is absorbed into DSP index_reg.
DSP Report: operator index0 is absorbed into DSP index_reg.
DSP Report: Generating DSP ext_cnt_reg, operation Mode is: (P+1)'.
DSP Report: register ext_cnt_reg is absorbed into DSP ext_cnt_reg.
DSP Report: operator ext_cnt0 is absorbed into DSP ext_cnt_reg.
DSP Report: Generating DSP add1, operation Mode is: (0 or C)+(A*B or 0).
DSP Report: operator add1 is absorbed into DSP add1.
DSP Report: Generating DSP add_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_reg is absorbed into DSP add_reg.
DSP Report: operator add0 is absorbed into DSP add_reg.
DSP Report: Generating DSP tmp2, operation Mode is: C+A:B.
DSP Report: operator tmp2 is absorbed into DSP tmp2.
DSP Report: Generating DSP index_reg, operation Mode is: (P+1)'.
DSP Report: register index_reg is absorbed into DSP index_reg.
DSP Report: operator index0 is absorbed into DSP index_reg.
DSP Report: Generating DSP ext_cnt_reg, operation Mode is: (P+1)'.
DSP Report: register ext_cnt_reg is absorbed into DSP ext_cnt_reg.
DSP Report: operator ext_cnt0 is absorbed into DSP ext_cnt_reg.
DSP Report: Generating DSP add1, operation Mode is: (0 or C)+(A*B or 0).
DSP Report: operator add1 is absorbed into DSP add1.
DSP Report: Generating DSP add_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_reg is absorbed into DSP add_reg.
DSP Report: operator add0 is absorbed into DSP add_reg.
DSP Report: Generating DSP tmp2, operation Mode is: C+A:B.
DSP Report: operator tmp2 is absorbed into DSP tmp2.
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[0]' (FDRE) to 'lay2_m1/bias_reg[1]'
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[1]' (FDRE) to 'lay2_m1/bias_reg[2]'
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[2]' (FDRE) to 'lay2_m1/bias_reg[3]'
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[3]' (FDRE) to 'lay2_m1/bias_reg[4]'
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[4]' (FDRE) to 'lay2_m1/bias_reg[5]'
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[5]' (FDRE) to 'lay2_m1/bias_reg[6]'
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[6]' (FDRE) to 'lay2_m1/bias_reg[7]'
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[7]' (FDRE) to 'lay2_m1/bias_reg[8]'
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[8]' (FDRE) to 'lay2_m1/bias_reg[9]'
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[9]' (FDRE) to 'lay2_m1/bias_reg[10]'
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[10]' (FDRE) to 'lay2_m1/bias_reg[11]'
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[11]' (FDRE) to 'lay2_m1/bias_reg[12]'
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[12]' (FDRE) to 'lay2_m1/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[13]' (FDRE) to 'lay2_m1/bias_reg[14]'
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[14]' (FDRE) to 'lay2_m1/bias_reg[22]'
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[15]' (FDRE) to 'lay2_m1/bias_reg[16]'
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[16]' (FDRE) to 'lay2_m1/bias_reg[17]'
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[17]' (FDRE) to 'lay2_m1/bias_reg[18]'
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[18]' (FDRE) to 'lay2_m1/bias_reg[19]'
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[19]' (FDRE) to 'lay2_m1/bias_reg[20]'
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[20]' (FDRE) to 'lay2_m1/bias_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lay2_m1/\bias_reg[21] )
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[22]' (FDRE) to 'lay2_m1/bias_reg[23]'
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[23]' (FDRE) to 'lay2_m1/bias_reg[24]'
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[24]' (FDRE) to 'lay2_m1/bias_reg[25]'
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[25]' (FDRE) to 'lay2_m1/bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[26]' (FDRE) to 'lay2_m1/bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[27]' (FDRE) to 'lay2_m1/bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'lay2_m1/bias_reg[28]' (FDRE) to 'lay2_m1/bias_reg[29]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[0]' (FDRE) to 'lay2_m2/bias_reg[1]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[1]' (FDRE) to 'lay2_m2/bias_reg[2]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[2]' (FDRE) to 'lay2_m2/bias_reg[3]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[3]' (FDRE) to 'lay2_m2/bias_reg[4]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[4]' (FDRE) to 'lay2_m2/bias_reg[5]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[5]' (FDRE) to 'lay2_m2/bias_reg[6]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[6]' (FDRE) to 'lay2_m2/bias_reg[7]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[7]' (FDRE) to 'lay2_m2/bias_reg[8]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[8]' (FDRE) to 'lay2_m2/bias_reg[9]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[9]' (FDRE) to 'lay2_m2/bias_reg[10]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[10]' (FDRE) to 'lay2_m2/bias_reg[11]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[11]' (FDRE) to 'lay2_m2/bias_reg[12]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[12]' (FDRE) to 'lay2_m2/bias_reg[13]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[13]' (FDRE) to 'lay2_m2/bias_reg[14]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[14]' (FDRE) to 'lay2_m2/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[15]' (FDRE) to 'lay2_m2/bias_reg[17]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[16]' (FDRE) to 'lay2_m2/bias_reg[22]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[17]' (FDRE) to 'lay2_m2/bias_reg[18]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[18]' (FDRE) to 'lay2_m2/bias_reg[19]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[19]' (FDRE) to 'lay2_m2/bias_reg[20]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[20]' (FDRE) to 'lay2_m2/bias_reg[21]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[21]' (FDRE) to 'lay2_m2/bias_reg[23]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[23]' (FDRE) to 'lay2_m2/bias_reg[24]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[24]' (FDRE) to 'lay2_m2/bias_reg[25]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[25]' (FDRE) to 'lay2_m2/bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[26]' (FDRE) to 'lay2_m2/bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[27]' (FDRE) to 'lay2_m2/bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'lay2_m2/bias_reg[28]' (FDRE) to 'lay2_m2/bias_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lay2_m2/\bias_reg[29] )
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[0]' (FDRE) to 'lay2_m3/bias_reg[1]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[1]' (FDRE) to 'lay2_m3/bias_reg[2]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[2]' (FDRE) to 'lay2_m3/bias_reg[3]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[3]' (FDRE) to 'lay2_m3/bias_reg[4]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[4]' (FDRE) to 'lay2_m3/bias_reg[5]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[5]' (FDRE) to 'lay2_m3/bias_reg[6]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[6]' (FDRE) to 'lay2_m3/bias_reg[7]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[7]' (FDRE) to 'lay2_m3/bias_reg[8]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[8]' (FDRE) to 'lay2_m3/bias_reg[9]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[9]' (FDRE) to 'lay2_m3/bias_reg[10]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[10]' (FDRE) to 'lay2_m3/bias_reg[11]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[11]' (FDRE) to 'lay2_m3/bias_reg[13]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[12]' (FDRE) to 'lay2_m3/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[13]' (FDRE) to 'lay2_m3/bias_reg[14]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[14]' (FDRE) to 'lay2_m3/bias_reg[16]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[15]' (FDRE) to 'lay2_m3/bias_reg[17]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[16]' (FDRE) to 'lay2_m3/bias_reg[18]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[17]' (FDRE) to 'lay2_m3/bias_reg[19]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[18]' (FDRE) to 'lay2_m3/bias_reg[20]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[19]' (FDRE) to 'lay2_m3/bias_reg[22]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[20]' (FDRE) to 'lay2_m3/bias_reg[21]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[21]' (FDRE) to 'lay2_m3/bias_reg[23]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[23]' (FDRE) to 'lay2_m3/bias_reg[24]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[24]' (FDRE) to 'lay2_m3/bias_reg[25]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[25]' (FDRE) to 'lay2_m3/bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[26]' (FDRE) to 'lay2_m3/bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[27]' (FDRE) to 'lay2_m3/bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'lay2_m3/bias_reg[28]' (FDRE) to 'lay2_m3/bias_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lay2_m3/\bias_reg[29] )
INFO: [Synth 8-3886] merging instance 'lay2_m4/bias_reg[0]' (FDRE) to 'lay2_m4/bias_reg[1]'
INFO: [Synth 8-3886] merging instance 'lay2_m4/bias_reg[1]' (FDRE) to 'lay2_m4/bias_reg[2]'
INFO: [Synth 8-3886] merging instance 'lay2_m4/bias_reg[2]' (FDRE) to 'lay2_m4/bias_reg[3]'
INFO: [Synth 8-3886] merging instance 'lay2_m4/bias_reg[3]' (FDRE) to 'lay2_m4/bias_reg[4]'
INFO: [Synth 8-3886] merging instance 'lay2_m4/bias_reg[4]' (FDRE) to 'lay2_m4/bias_reg[5]'
INFO: [Synth 8-3886] merging instance 'lay2_m4/bias_reg[5]' (FDRE) to 'lay2_m4/bias_reg[6]'
INFO: [Synth 8-3886] merging instance 'lay2_m4/bias_reg[6]' (FDRE) to 'lay2_m4/bias_reg[7]'
INFO: [Synth 8-3886] merging instance 'lay2_m4/bias_reg[7]' (FDRE) to 'lay2_m4/bias_reg[8]'
INFO: [Synth 8-3886] merging instance 'lay2_m4/bias_reg[8]' (FDRE) to 'lay2_m4/bias_reg[9]'
INFO: [Synth 8-3886] merging instance 'lay2_m4/bias_reg[9]' (FDRE) to 'lay2_m4/bias_reg[10]'
INFO: [Synth 8-3886] merging instance 'lay2_m4/bias_reg[10]' (FDRE) to 'lay2_m4/bias_reg[11]'
INFO: [Synth 8-3886] merging instance 'lay2_m4/bias_reg[11]' (FDRE) to 'lay2_m4/bias_reg[13]'
INFO: [Synth 8-3886] merging instance 'lay2_m4/bias_reg[12]' (FDRE) to 'lay2_m4/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'lay2_m4/bias_reg[13]' (FDRE) to 'lay2_m4/bias_reg[14]'
INFO: [Synth 8-3886] merging instance 'lay2_m4/bias_reg[14]' (FDRE) to 'lay2_m4/bias_reg[16]'
INFO: [Synth 8-3886] merging instance 'lay2_m4/bias_reg[15]' (FDRE) to 'lay2_m4/bias_reg[19]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lay2_m4/\bias_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lay2_m5/\bias_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lay2_m6/\bias_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lay2_m7/\bias_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lay2_m8/\bias_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lay2_m9/\bias_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lay2_m10/\bias_reg[20] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:34:42 ; elapsed = 00:44:41 . Memory (MB): peak = 87205.582 ; gain = 85830.848 ; free physical = 101895 ; free virtual = 104557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Sigmoid     | p_0_out    | 16384x16      | LUT            | 
|Sigmoid     | p_0_out    | 16384x16      | LUT            | 
|Sigmoid     | p_0_out    | 16384x16      | LUT            | 
|Sigmoid     | p_0_out    | 16384x16      | LUT            | 
|Sigmoid     | p_0_out    | 16384x16      | LUT            | 
|Sigmoid     | p_0_out    | 16384x16      | LUT            | 
|Sigmoid     | p_0_out    | 16384x16      | LUT            | 
|Sigmoid     | p_0_out    | 16384x16      | LUT            | 
|Sigmoid     | p_0_out    | 16384x16      | LUT            | 
|Sigmoid     | p_0_out    | 16384x16      | LUT            | 
|Sigmoid     | p_0_out    | 16384x16      | LUT            | 
|Sigmoid     | p_0_out    | 16384x16      | LUT            | 
|Sigmoid     | p_0_out    | 16384x16      | LUT            | 
|Sigmoid     | p_0_out    | 16384x16      | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Sigmoid     | (C+!CarryIn)'       | -      | -      | 16     | -      | 16     | -    | -    | 0    | -    | -     | 0    | 1    | 
|Sigmoid     | (C+!CarryIn)'       | -      | -      | 16     | -      | 16     | -    | -    | 0    | -    | -     | 0    | 1    | 
|Sigmoid     | (C+(A:0x0):B)'      | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|Sigmoid     | (C+!CarryIn)'       | -      | -      | 16     | -      | 16     | -    | -    | 0    | -    | -     | 0    | 1    | 
|Sigmoid     | (C+(A:0x0):B)'      | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|VecMult     | (P+1)'              | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|VecMult     | (P+1)'              | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|VecMult     | (0 or C)+(A*B or 0) | 16     | 16     | 30     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VecMult     | (PCIN+A:B)'         | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|VecMult     | C+A:B               | 30     | 18     | 48     | -      | 6      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Sigmoid     | (C+(A:0x0):B)'      | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|Sigmoid     | (C+!CarryIn)'       | -      | -      | 16     | -      | 16     | -    | -    | 0    | -    | -     | 0    | 1    | 
|Sigmoid     | (C+(A:0x0):B)'      | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|Sigmoid     | (C+!CarryIn)'       | -      | -      | 16     | -      | 16     | -    | -    | 0    | -    | -     | 0    | 1    | 
|Sigmoid     | (C+(A:0x0):B)'      | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|Sigmoid     | (C+!CarryIn)'       | -      | -      | 16     | -      | 16     | -    | -    | 0    | -    | -     | 0    | 1    | 
|Sigmoid     | (C+(A:0x0):B)'      | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|Sigmoid     | (C+(A:0x0):B)'      | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|Sigmoid     | (C+(A:0x0):B)'      | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|Sigmoid     | (C+!CarryIn)'       | -      | -      | 16     | -      | 16     | -    | -    | 0    | -    | -     | 0    | 1    | 
|Sigmoid     | (C+(A:0x0):B)'      | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|Sigmoid     | (C+!CarryIn)'       | -      | -      | 16     | -      | 16     | -    | -    | 0    | -    | -     | 0    | 1    | 
|Sigmoid     | (C+(A:0x0):B)'      | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|Sigmoid     | (C+!CarryIn)'       | -      | -      | 16     | -      | 16     | -    | -    | 0    | -    | -     | 0    | 1    | 
|Sigmoid     | (C+!CarryIn)'       | -      | -      | 16     | -      | 16     | -    | -    | 0    | -    | -     | 0    | 1    | 
|VecMult     | (P+1)'              | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|VecMult     | (P+1)'              | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|VecMult     | (0 or C)+(A*B or 0) | 16     | 16     | 30     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VecMult     | (PCIN+A:B)'         | 19     | 18     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|VecMult     | C+A:B               | 30     | 18     | 48     | -      | 6      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VecMult     | (P+1)'              | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|VecMult     | (P+1)'              | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|VecMult     | (0 or C)+(A*B or 0) | 16     | 16     | 30     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VecMult     | (PCIN+A:B)'         | 19     | 18     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|VecMult     | C+A:B               | 30     | 18     | 48     | -      | 6      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VecMult     | (P+1)'              | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|VecMult     | (P+1)'              | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|VecMult     | (0 or C)+(A*B or 0) | 16     | 16     | 30     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VecMult     | (PCIN+A:B)'         | 19     | 18     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|VecMult     | C+A:B               | 30     | 18     | 48     | -      | 6      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VecMult     | (P+1)'              | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|VecMult     | (P+1)'              | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|VecMult     | (0 or C)+(A*B or 0) | 16     | 16     | 30     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VecMult     | (PCIN+A:B)'         | 19     | 18     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|VecMult     | C+A:B               | 30     | 18     | 48     | -      | 6      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VecMult     | (P+1)'              | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|VecMult     | (P+1)'              | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|VecMult     | (0 or C)+(A*B or 0) | 16     | 16     | 30     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VecMult     | (PCIN+A:B)'         | 19     | 18     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|VecMult     | C+A:B               | 30     | 18     | 48     | -      | 6      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VecMult     | (P+1)'              | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|VecMult     | (P+1)'              | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|VecMult     | (0 or C)+(A*B or 0) | 16     | 16     | 30     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VecMult     | (PCIN+A:B)'         | 19     | 18     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|VecMult     | C+A:B               | 30     | 18     | 48     | -      | 6      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VecMult     | (P+1)'              | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|VecMult     | (P+1)'              | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|VecMult     | (0 or C)+(A*B or 0) | 16     | 16     | 30     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VecMult     | (PCIN+A:B)'         | 19     | 18     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|VecMult     | C+A:B               | 30     | 18     | 48     | -      | 6      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VecMult     | (P+1)'              | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|VecMult     | (P+1)'              | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|VecMult     | (0 or C)+(A*B or 0) | 16     | 16     | 30     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VecMult     | (PCIN+A:B)'         | 19     | 18     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|VecMult     | C+A:B               | 30     | 18     | 48     | -      | 6      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VecMult     | (P+1)'              | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|VecMult     | (P+1)'              | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|VecMult     | (0 or C)+(A*B or 0) | 16     | 16     | 30     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VecMult     | (PCIN+A:B)'         | 19     | 18     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|VecMult     | C+A:B               | 30     | 18     | 48     | -      | 6      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VecMult     | (P+1)'              | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|VecMult     | (P+1)'              | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|VecMult     | (0 or C)+(A*B or 0) | 16     | 16     | 30     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VecMult     | (PCIN+A:B)'         | 19     | 18     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|VecMult     | C+A:B               | 30     | 18     | 48     | -      | 6      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |NeuralNetHandWritten_v1_0_S00_AXIS__GB0 |           1|     13174|
|2     |NeuralNetHandWritten_v1_0_S00_AXIS__GB1 |           1|     13147|
|3     |VecMult                                 |          16|     25345|
|4     |Sigmoid__GB0                            |           1|     10292|
|5     |Sigmoid__GB1                            |           1|      2643|
|6     |Sigmoid__GB2                            |           1|      2504|
|7     |Sigmoid__GB3                            |           1|      5336|
|8     |Sigmoid__GB4                            |           1|      2539|
|9     |Sigmoid__GB5                            |           1|      2591|
|10    |NeuralNet__GC0                          |           1|     19051|
|11    |NeuralNetHandWritten_v1_0_M00_AXIS      |           1|       646|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:34:54 ; elapsed = 00:45:08 . Memory (MB): peak = 87205.582 ; gain = 85830.848 ; free physical = 101690 ; free virtual = 104352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/n1 /lay1_m1/\bias_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/n1 /lay1_m2/\bias_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/n1 /lay1_m3/\bias_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/n1 /lay1_m4/\bias_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/n1 /lay1_m5/\bias_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/n1 /lay1_m6/\bias_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/n1 /lay1_m7/\bias_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/n1 /lay1_m8/\bias_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/n1 /lay1_m9/\bias_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/n1 /lay1_m10/\bias_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/n1 /lay1_m11/\bias_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/n1 /lay1_m12/\bias_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/n1 /lay1_m13/\bias_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/n1 /lay1_m14/\bias_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/n1 /lay1_m15/\bias_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/n1 /lay1_m16/\bias_reg[20] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:35:08 ; elapsed = 00:45:27 . Memory (MB): peak = 87205.582 ; gain = 85830.848 ; free physical = 101461 ; free virtual = 104123
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |NeuralNetHandWritten_v1_0_S00_AXIS__GB0 |           1|     13174|
|2     |NeuralNetHandWritten_v1_0_S00_AXIS__GB1 |           1|     13147|
|3     |VecMult                                 |           1|     15600|
|4     |Sigmoid__GB0                            |           1|     10292|
|5     |Sigmoid__GB1                            |           1|      2643|
|6     |Sigmoid__GB2                            |           1|      2504|
|7     |Sigmoid__GB3                            |           1|      5327|
|8     |Sigmoid__GB4                            |           1|      2539|
|9     |Sigmoid__GB5                            |           1|      2591|
|10    |NeuralNet__GC0                          |           1|     19051|
|11    |NeuralNetHandWritten_v1_0_M00_AXIS      |           1|       646|
|12    |VecMult__1                              |           1|     15497|
|13    |VecMult__2                              |           1|     15514|
|14    |VecMult__3                              |           1|     15456|
|15    |VecMult__4                              |           1|     15557|
|16    |VecMult__5                              |           1|     15461|
|17    |VecMult__6                              |           1|     15527|
|18    |VecMult__7                              |           1|     15547|
|19    |VecMult__8                              |           1|     15419|
|20    |VecMult__9                              |           1|     15404|
|21    |VecMult__10                             |           1|     15392|
|22    |VecMult__11                             |           1|     15415|
|23    |VecMult__12                             |           1|     15598|
|24    |VecMult__13                             |           1|     15407|
|25    |VecMult__14                             |           1|     15467|
|26    |VecMult__15                             |           1|     15451|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\genblk5[0].addr_done_reg ) from module (Sigmoid__GB5) as it is equivalent to (\genblk5[9].addr_done_reg ) and driving same net [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/Sigmoid.v:145]
INFO: [Synth 8-4765] Removing register instance (\genblk5[1].addr_done_reg ) from module (Sigmoid__GB5) as it is equivalent to (\genblk5[9].addr_done_reg ) and driving same net [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/Sigmoid.v:145]
INFO: [Synth 8-4765] Removing register instance (\genblk5[2].addr_done_reg ) from module (Sigmoid__GB5) as it is equivalent to (\genblk5[9].addr_done_reg ) and driving same net [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/Sigmoid.v:145]
INFO: [Synth 8-4765] Removing register instance (\genblk5[3].addr_done_reg ) from module (Sigmoid__GB5) as it is equivalent to (\genblk5[9].addr_done_reg ) and driving same net [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/Sigmoid.v:145]
INFO: [Synth 8-4765] Removing register instance (\genblk5[4].addr_done_reg ) from module (Sigmoid__GB5) as it is equivalent to (\genblk5[9].addr_done_reg ) and driving same net [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/Sigmoid.v:145]
INFO: [Synth 8-4765] Removing register instance (\genblk5[5].addr_done_reg ) from module (Sigmoid__GB5) as it is equivalent to (\genblk5[9].addr_done_reg ) and driving same net [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/Sigmoid.v:145]
INFO: [Synth 8-4765] Removing register instance (\genblk5[6].addr_done_reg ) from module (Sigmoid__GB5) as it is equivalent to (\genblk5[9].addr_done_reg ) and driving same net [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/Sigmoid.v:145]
INFO: [Synth 8-4765] Removing register instance (\genblk5[7].addr_done_reg ) from module (Sigmoid__GB5) as it is equivalent to (\genblk5[9].addr_done_reg ) and driving same net [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/Sigmoid.v:145]
INFO: [Synth 8-4765] Removing register instance (\genblk5[8].addr_done_reg ) from module (Sigmoid__GB5) as it is equivalent to (\genblk5[9].addr_done_reg ) and driving same net [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/20ab/src/Sigmoid.v:145]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:35:34 ; elapsed = 00:46:12 . Memory (MB): peak = 87205.582 ; gain = 85830.848 ; free physical = 100566 ; free virtual = 103228
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |NeuralNetHandWritten_v1_0_S00_AXIS__GB0 |           1|      6599|
|2     |NeuralNetHandWritten_v1_0_S00_AXIS__GB1 |           1|      6564|
|3     |VecMult                                 |           1|      6311|
|4     |Sigmoid__GB0                            |           1|      4541|
|5     |Sigmoid__GB1                            |           1|      1172|
|6     |Sigmoid__GB2                            |           1|      1156|
|7     |Sigmoid__GB3                            |           1|      2376|
|8     |Sigmoid__GB4                            |           1|      1159|
|9     |Sigmoid__GB5                            |           1|      1151|
|10    |NeuralNet__GC0                          |           1|     16187|
|11    |NeuralNetHandWritten_v1_0_M00_AXIS      |           1|       291|
|12    |VecMult__1                              |           1|      6288|
|13    |VecMult__2                              |           1|      6289|
|14    |VecMult__3                              |           1|      6311|
|15    |VecMult__4                              |           1|      6288|
|16    |VecMult__5                              |           1|      6283|
|17    |VecMult__6                              |           1|      6312|
|18    |VecMult__7                              |           1|      6311|
|19    |VecMult__8                              |           1|      6291|
|20    |VecMult__9                              |           1|      6268|
|21    |VecMult__10                             |           1|      6287|
|22    |VecMult__11                             |           1|      6289|
|23    |VecMult__12                             |           1|      6311|
|24    |VecMult__13                             |           1|      6311|
|25    |VecMult__14                             |           1|      6312|
|26    |VecMult__15                             |           1|      6312|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:35:46 ; elapsed = 00:46:32 . Memory (MB): peak = 87205.582 ; gain = 85830.848 ; free physical = 100622 ; free virtual = 103284
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:35:47 ; elapsed = 00:46:33 . Memory (MB): peak = 87205.582 ; gain = 85830.848 ; free physical = 100621 ; free virtual = 103283
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:35:52 ; elapsed = 00:46:41 . Memory (MB): peak = 87205.582 ; gain = 85830.848 ; free physical = 100607 ; free virtual = 103269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:35:53 ; elapsed = 00:46:41 . Memory (MB): peak = 87205.582 ; gain = 85830.848 ; free physical = 100607 ; free virtual = 103269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:35:53 ; elapsed = 00:46:42 . Memory (MB): peak = 87205.582 ; gain = 85830.848 ; free physical = 100608 ; free virtual = 103270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:35:54 ; elapsed = 00:46:43 . Memory (MB): peak = 87205.582 ; gain = 85830.848 ; free physical = 100607 ; free virtual = 103269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   208|
|2     |DSP48E1   |    16|
|3     |DSP48E1_1 |    16|
|4     |DSP48E1_2 |    26|
|5     |DSP48E1_3 |    26|
|6     |DSP48E1_4 |    26|
|7     |DSP48E1_5 |    10|
|8     |DSP48E1_6 |    10|
|9     |DSP48E1_7 |    10|
|10    |DSP48E1_8 |    10|
|11    |LUT1      |    34|
|12    |LUT2      |  1465|
|13    |LUT3      |   563|
|14    |LUT4      |  1195|
|15    |LUT5      |   933|
|16    |LUT6      | 65160|
|17    |MUXF7     | 30800|
|18    |MUXF8     | 14546|
|19    |FDRE      | 27432|
|20    |FDSE      |     1|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------+-----------------------------------+-------+
|      |Instance                       |Module                             |Cells  |
+------+-------------------------------+-----------------------------------+-------+
|1     |top                            |                                   | 142487|
|2     |  inst                         |NeuralNetHandWritten_v1_0          | 142487|
|3     |    LogicFunc_v1_S00_AXIS_inst |NeuralNetHandWritten_v1_0_S00_AXIS |  13157|
|4     |    LogicFunc_v1_M00_AXIS_inst |NeuralNetHandWritten_v1_0_M00_AXIS |    291|
|5     |    n1                         |NeuralNet                          | 129039|
|6     |      lay1_m1                  |VecMult                            |   6308|
|7     |      lay1_m10                 |VecMult_0                          |   6265|
|8     |      lay1_m11                 |VecMult_1                          |   6284|
|9     |      lay1_m12                 |VecMult_2                          |   6292|
|10    |      lay1_m13                 |VecMult_3                          |   6308|
|11    |      lay1_m14                 |VecMult_4                          |   6308|
|12    |      lay1_m15                 |VecMult_5                          |   6310|
|13    |      lay1_m16                 |VecMult_6                          |   6309|
|14    |      lay1_m2                  |VecMult_7                          |   6285|
|15    |      lay1_m3                  |VecMult_8                          |   6286|
|16    |      lay1_m4                  |VecMult_9                          |   6309|
|17    |      lay1_m5                  |VecMult_10                         |   6285|
|18    |      lay1_m6                  |VecMult_11                         |   6280|
|19    |      lay1_m7                  |VecMult_12                         |   6310|
|20    |      lay1_m8                  |VecMult_13                         |   6308|
|21    |      lay1_m9                  |VecMult_14                         |   6288|
|22    |      lay2_m1                  |VecMult__parameterized0            |    232|
|23    |      lay2_m10                 |VecMult__parameterized0_15         |    231|
|24    |      lay2_m2                  |VecMult__parameterized0_16         |    231|
|25    |      lay2_m3                  |VecMult__parameterized0_17         |    239|
|26    |      lay2_m4                  |VecMult__parameterized0_18         |    230|
|27    |      lay2_m5                  |VecMult__parameterized0_19         |    230|
|28    |      lay2_m6                  |VecMult__parameterized0_20         |    230|
|29    |      lay2_m7                  |VecMult__parameterized0_21         |    232|
|30    |      lay2_m8                  |VecMult__parameterized0_22         |    231|
|31    |      lay2_m9                  |VecMult__parameterized0_23         |    231|
|32    |      r1                       |RelU                               |    484|
|33    |      s1                       |Sigmoid                            |  12124|
+------+-------------------------------+-----------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:35:54 ; elapsed = 00:46:43 . Memory (MB): peak = 87205.582 ; gain = 85830.848 ; free physical = 100607 ; free virtual = 103269
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:30:04 ; elapsed = 00:40:52 . Memory (MB): peak = 87205.582 ; gain = 85730.859 ; free physical = 104047 ; free virtual = 106709
Synthesis Optimization Complete : Time (s): cpu = 00:35:55 ; elapsed = 00:46:48 . Memory (MB): peak = 87205.582 ; gain = 85830.848 ; free physical = 104047 ; free virtual = 106709
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 45704 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 87229.594 ; gain = 0.000 ; free physical = 103905 ; free virtual = 106567
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
221 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:36:16 ; elapsed = 00:47:09 . Memory (MB): peak = 87229.594 ; gain = 85866.375 ; free physical = 104081 ; free virtual = 106742
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 87229.594 ; gain = 0.000 ; free physical = 104080 ; free virtual = 106742
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.runs/design_1_NeuralNetHandWritten_0_1_synth_1/design_1_NeuralNetHandWritten_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 87253.605 ; gain = 24.012 ; free physical = 104162 ; free virtual = 106823
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 87253.605 ; gain = 0.000 ; free physical = 104150 ; free virtual = 106812
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 87253.605 ; gain = 0.000 ; free physical = 104137 ; free virtual = 106799
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_NeuralNetHandWritten_0_1, cache-ID = 4f06a4da87bdc7e7
INFO: [Coretcl 2-1174] Renamed 32 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 87253.605 ; gain = 0.000 ; free physical = 104136 ; free virtual = 106798
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.runs/design_1_NeuralNetHandWritten_0_1_synth_1/design_1_NeuralNetHandWritten_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 87253.605 ; gain = 0.000 ; free physical = 104101 ; free virtual = 106763
INFO: [runtcl-4] Executing : report_utilization -file design_1_NeuralNetHandWritten_0_1_utilization_synth.rpt -pb design_1_NeuralNetHandWritten_0_1_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 87253.605 ; gain = 0.000 ; free physical = 104120 ; free virtual = 106782
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 87253.605 ; gain = 0.000 ; free physical = 104098 ; free virtual = 106759
INFO: [Common 17-206] Exiting Vivado at Mon Mar 29 01:37:02 2021...
