I 000057 55 2433          1653060461120 IncercareProiect
(_unit VHDL (incercareproiect 0 28 (incercareproiect 0 51 ))
  (_version v33)
  (_time 1653060461119 2022.05.20 18:27:41)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653060461116)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 34 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal EliberareBilete ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{5~downto~0}~12 0 37 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000057 55 2558          1653061289951 IncercareProiect
(_unit VHDL (incercareproiect 0 28 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653061289950 2022.05.20 18:41:29)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653060461116)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 34 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal EliberareBilete ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{5~downto~0}~12 0 37 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetibancnote introducetimonede rest bielt (_to (i 0)(i 4)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000057 55 2558          1653061295139 IncercareProiect
(_unit VHDL (incercareproiect 0 28 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653061295139 2022.05.20 18:41:35)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653060461116)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 34 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal EliberareBilete ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{5~downto~0}~12 0 37 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetibancnote introducetimonede rest bielt (_to (i 0)(i 4)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000057 55 3024          1653061325473 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653061325472 2022.05.20 18:42:05)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653061325470)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilete ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{5~downto~0}~12 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~126 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~128 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetibancnote introducetimonede rest bielt (_to (i 0)(i 4)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000057 55 3024          1653061334542 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653061334541 2022.05.20 18:42:14)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653061325470)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilete ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{5~downto~0}~12 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~126 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~128 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetibancnote introducetimonede rest bilet (_to (i 0)(i 4)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000057 55 3358          1653061497266 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653061497266 2022.05.20 18:44:57)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653061325470)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilete ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{5~downto~0}~12 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~126 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~128 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetibancnote introducetimonede rest bilet (_to (i 0)(i 4)))))
    (_signal (_internal current_state state_type 0 60 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 60 (_architecture (_uni ))))
    (_process
      (line__62(_architecture 0 0 62 (_process (_simple)(_target(14))(_sensitivity(1)(0))(_read(15)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . IncercareProiect 1 -1
  )
)
I 000057 55 5046          1653071234585 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653071234585 2022.05.20 21:27:14)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653069723693)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal RestituireBani ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_process
      (line__67(_architecture 0 0 67 (_process (_simple)(_target(15))(_sensitivity(1)(0))(_read(16)))))
      (line__76(_architecture 1 0 76 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__84(_architecture 2 0 84 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__92(_architecture 3 0 92 (_process (_simple)(_target(16)(17)(18)(14)(6)(9)(5)(7)(10)(4))(_sensitivity(15)(11)(12)(8)(3))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 3 2 2 3 2 )
    (2 2 2 2 2 2 2 )
    (3 3 2 2 2 3 3 )
    (2 3 3 2 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 5046          1653071306191 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653071306191 2022.05.20 21:28:26)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653069723693)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal RestituireBani ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_process
      (line__67(_architecture 0 0 67 (_process (_simple)(_target(15))(_sensitivity(0)(1))(_read(16)))))
      (line__76(_architecture 1 0 76 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__84(_architecture 2 0 84 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__92(_architecture 3 0 92 (_process (_simple)(_target(16)(17)(18)(14)(9)(10)(4)(7)(5)(6))(_sensitivity(15)(11)(12)(8)(3))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 3 2 2 3 2 )
    (2 2 2 2 2 2 2 )
    (3 3 2 2 2 3 3 )
    (2 3 3 2 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 5046          1653071402932 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653071402931 2022.05.20 21:30:02)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653069723693)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal RestituireBani ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_process
      (line__67(_architecture 0 0 67 (_process (_simple)(_target(15))(_sensitivity(0)(1))(_read(16)))))
      (line__76(_architecture 1 0 76 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__84(_architecture 2 0 84 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__92(_architecture 3 0 92 (_process (_simple)(_target(16)(17)(18)(14)(7)(10)(6)(5)(9)(4))(_sensitivity(15)(11)(12)(8)(3))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 3 2 2 3 2 )
    (2 2 2 2 2 2 2 )
    (3 3 2 2 2 3 3 )
    (2 3 3 2 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 4950          1653071806590 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653071806590 2022.05.20 21:36:46)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 62 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_process
      (line__66(_architecture 0 0 66 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
      (line__75(_architecture 1 0 75 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__83(_architecture 2 0 83 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__91(_architecture 3 0 91 (_process (_simple)(_target(15)(16)(17)(13)(7)(4)(9)(6)(10)(5))(_sensitivity(14)(12)(11)(3)(8))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 3 2 2 3 2 )
    (2 2 2 2 2 2 2 )
    (3 3 2 2 2 3 3 )
    (2 3 3 2 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 4950          1653071889576 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653071889576 2022.05.20 21:38:09)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 62 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_process
      (line__66(_architecture 0 0 66 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
      (line__75(_architecture 1 0 75 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__83(_architecture 2 0 83 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__91(_architecture 3 0 91 (_process (_simple)(_target(15)(16)(17)(13)(6)(10)(4)(7)(9)(5))(_sensitivity(14)(12)(11)(8)(3))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 3 2 2 3 2 )
    (2 2 2 2 2 2 2 )
    (3 3 2 2 2 3 3 )
    (2 3 3 2 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 4950          1653071963712 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653071963712 2022.05.20 21:39:23)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 62 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_process
      (line__66(_architecture 0 0 66 (_process (_simple)(_target(14))(_sensitivity(1)(0))(_read(15)))))
      (line__75(_architecture 1 0 75 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__83(_architecture 2 0 83 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__91(_architecture 3 0 91 (_process (_simple)(_target(15)(16)(17)(13)(6)(7)(9)(10)(4)(5))(_sensitivity(14)(11)(12)(3)(8))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 3 2 2 3 2 )
    (2 2 2 2 2 2 2 )
    (3 3 2 2 2 3 3 )
    (2 3 3 2 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 4620          1653072745888 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653072745888 2022.05.20 21:52:25)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 62 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_process
      (line__66(_architecture 0 0 66 (_process (_simple)(_target(14))(_sensitivity(1)(0))(_read(15)))))
      (line__75(_architecture 1 0 75 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__83(_architecture 2 0 83 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__91(_architecture 3 0 91 (_process (_simple)(_target(15)(16)(17)(13)(4)(5)(10)(6)(7)(9))(_sensitivity(14)(12)(11)(3)(8))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 4620          1653072768878 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653072768878 2022.05.20 21:52:48)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 62 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_process
      (line__66(_architecture 0 0 66 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
      (line__75(_architecture 1 0 75 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__83(_architecture 2 0 83 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__91(_architecture 3 0 91 (_process (_simple)(_target(15)(16)(17)(13)(10)(6)(7)(5)(4)(9))(_sensitivity(14)(11)(12)(3)(8))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 4620          1653072771924 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653072771924 2022.05.20 21:52:51)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 62 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_process
      (line__66(_architecture 0 0 66 (_process (_simple)(_target(14))(_sensitivity(1)(0))(_read(15)))))
      (line__75(_architecture 1 0 75 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__83(_architecture 2 0 83 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__91(_architecture 3 0 91 (_process (_simple)(_target(15)(16)(17)(13)(9)(7)(10)(6)(4)(5))(_sensitivity(14)(11)(12)(3)(8))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 4554          1653073074789 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653073074788 2022.05.20 21:57:54)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 62 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_process
      (line__66(_architecture 0 0 66 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
      (line__75(_architecture 1 0 75 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__83(_architecture 2 0 83 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__91(_architecture 3 0 91 (_process (_simple)(_target(15)(16)(17)(13)(9)(7)(4)(6)(5)(10))(_sensitivity(14)(11)(12)(8)(3))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 4995          1653073414804 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653073414804 2022.05.20 22:03:34)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 62 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 65 (_architecture (_uni ))))
    (_process
      (line__68(_architecture 0 0 68 (_process (_simple)(_target(14))(_sensitivity(1)(0))(_read(15)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__85(_architecture 2 0 85 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(18))(_sensitivity(2)))))
      (line__93(_architecture 4 0 93 (_process (_simple)(_target(15)(16)(17)(18)(13)(4)(9)(10)(7)(6)(5))(_sensitivity(14)(12)(11)(8)(3))(_read(16)(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 4971          1653073548476 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653073548476 2022.05.20 22:05:48)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 62 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 65 (_architecture (_uni ))))
    (_process
      (line__68(_architecture 0 0 68 (_process (_simple)(_target(14))(_sensitivity(1)(0))(_read(15)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__85(_architecture 2 0 85 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(18))(_sensitivity(2)))))
      (line__93(_architecture 4 0 93 (_process (_simple)(_target(15)(16)(17)(13)(6)(7)(10)(4)(9)(5))(_sensitivity(14)(12)(11)(3)(8))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 4971          1653073658622 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653073658622 2022.05.20 22:07:38)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 62 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 65 (_architecture (_uni ))))
    (_process
      (line__68(_architecture 0 0 68 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__85(_architecture 2 0 85 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(18))(_sensitivity(2)))))
      (line__93(_architecture 4 0 93 (_process (_simple)(_target(15)(16)(17)(13)(10)(5)(9)(6)(4)(7))(_sensitivity(14)(12)(11)(8)(3))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 4971          1653073874225 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653073874224 2022.05.20 22:11:14)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 62 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 65 (_architecture (_uni ))))
    (_process
      (line__68(_architecture 0 0 68 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__85(_architecture 2 0 85 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(18))(_sensitivity(2)))))
      (line__93(_architecture 4 0 93 (_process (_simple)(_target(15)(16)(17)(13)(5)(10)(9)(7)(6)(4))(_sensitivity(14)(11)(12)(8)(3))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 4971          1653073937785 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653073937785 2022.05.20 22:12:17)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 62 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 65 (_architecture (_uni ))))
    (_process
      (line__68(_architecture 0 0 68 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__85(_architecture 2 0 85 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(18))(_sensitivity(2)))))
      (line__93(_architecture 4 0 93 (_process (_simple)(_target(15)(16)(17)(13)(4)(5)(7)(10)(6)(9))(_sensitivity(14)(12)(11)(3)(8))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 4971          1653073978531 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653073978531 2022.05.20 22:12:58)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 62 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 65 (_architecture (_uni ))))
    (_process
      (line__68(_architecture 0 0 68 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__85(_architecture 2 0 85 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(18))(_sensitivity(2)))))
      (line__93(_architecture 4 0 93 (_process (_simple)(_target(15)(16)(17)(13)(7)(5)(4)(10)(6)(9))(_sensitivity(14)(11)(12)(8)(3))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 4971          1653074014568 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653074014568 2022.05.20 22:13:34)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 62 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 65 (_architecture (_uni ))))
    (_process
      (line__68(_architecture 0 0 68 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__85(_architecture 2 0 85 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(18))(_sensitivity(2)))))
      (line__93(_architecture 4 0 93 (_process (_simple)(_target(15)(16)(17)(13)(4)(5)(6)(10)(9)(7))(_sensitivity(14)(11)(12)(8)(3))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 4971          1653074217567 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653074217567 2022.05.20 22:16:57)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 62 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 65 (_architecture (_uni ))))
    (_process
      (line__68(_architecture 0 0 68 (_process (_simple)(_target(14))(_sensitivity(1)(0))(_read(15)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__85(_architecture 2 0 85 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(18))(_sensitivity(2)))))
      (line__93(_architecture 4 0 93 (_process (_simple)(_target(15)(16)(17)(13)(6)(5)(7)(4)(9)(10))(_sensitivity(14)(12)(11)(3)(8))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 4971          1653074280460 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653074280459 2022.05.20 22:18:00)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 62 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 65 (_architecture (_uni ))))
    (_process
      (line__68(_architecture 0 0 68 (_process (_simple)(_target(14))(_sensitivity(1)(0))(_read(15)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__85(_architecture 2 0 85 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(18))(_sensitivity(2)))))
      (line__93(_architecture 4 0 93 (_process (_simple)(_target(15)(16)(17)(13)(6)(5)(7)(9)(10)(4))(_sensitivity(14)(12)(11)(8)(3))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 4971          1653074503443 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653074503442 2022.05.20 22:21:43)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 62 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 65 (_architecture (_uni ))))
    (_process
      (line__68(_architecture 0 0 68 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__85(_architecture 2 0 85 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(18))(_sensitivity(2)))))
      (line__93(_architecture 4 0 93 (_process (_simple)(_target(15)(16)(17)(13)(5)(6)(9)(10)(7)(4))(_sensitivity(14)(12)(11)(8)(3))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 4971          1653074726337 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653074726336 2022.05.20 22:25:26)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 62 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 65 (_architecture (_uni ))))
    (_process
      (line__68(_architecture 0 0 68 (_process (_simple)(_target(14))(_sensitivity(1)(0))(_read(15)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__85(_architecture 2 0 85 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(18))(_sensitivity(2)))))
      (line__93(_architecture 4 0 93 (_process (_simple)(_target(15)(16)(17)(13)(5)(6)(9)(10)(7)(4))(_sensitivity(14)(12)(11)(3)(8))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 4971          1653074751360 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653074751359 2022.05.20 22:25:51)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 62 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 65 (_architecture (_uni ))))
    (_process
      (line__68(_architecture 0 0 68 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__85(_architecture 2 0 85 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(18))(_sensitivity(2)))))
      (line__93(_architecture 4 0 93 (_process (_simple)(_target(15)(16)(17)(13)(4)(10)(5)(7)(9)(6))(_sensitivity(14)(12)(11)(3)(8))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 4949          1653074881502 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653074881502 2022.05.20 22:28:01)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 62 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 65 (_architecture (_uni ))))
    (_process
      (line__68(_architecture 0 0 68 (_process (_simple)(_target(14))(_sensitivity(1)(0))(_read(15)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__85(_architecture 2 0 85 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(18))(_sensitivity(2)))))
      (line__93(_architecture 4 0 93 (_process (_simple)(_target(15)(16)(17)(13)(10)(4)(5)(9)(7)(6))(_sensitivity(14)(12)(11)(8)(3))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 4949          1653075044710 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653075044709 2022.05.20 22:30:44)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 62 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 65 (_architecture (_uni ))))
    (_process
      (line__68(_architecture 0 0 68 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__85(_architecture 2 0 85 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(18))(_sensitivity(2)))))
      (line__93(_architecture 4 0 93 (_process (_simple)(_target(15)(16)(17)(13)(4)(7)(9)(6)(5)(10))(_sensitivity(14)(12)(11)(3)(8))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 4949          1653075190249 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653075190249 2022.05.20 22:33:10)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 62 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 65 (_architecture (_uni ))))
    (_process
      (line__68(_architecture 0 0 68 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__85(_architecture 2 0 85 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(18))(_sensitivity(2)))))
      (line__93(_architecture 4 0 93 (_process (_simple)(_target(15)(16)(17)(13)(7)(6)(5)(9)(10)(4))(_sensitivity(14)(12)(11)(3)(8))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 4949          1653075342573 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653075342573 2022.05.20 22:35:42)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 62 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 65 (_architecture (_uni ))))
    (_process
      (line__68(_architecture 0 0 68 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__85(_architecture 2 0 85 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(18))(_sensitivity(2)))))
      (line__93(_architecture 4 0 93 (_process (_simple)(_target(15)(16)(17)(13)(5)(7)(9)(6)(10)(4))(_sensitivity(14)(11)(12)(3)(8))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 4949          1653075465909 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653075465909 2022.05.20 22:37:45)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 6)))))
    (_signal (_internal current_state state_type 0 62 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 65 (_architecture (_uni ))))
    (_process
      (line__68(_architecture 0 0 68 (_process (_simple)(_target(14))(_sensitivity(1)(0))(_read(15)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__85(_architecture 2 0 85 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(18))(_sensitivity(2)))))
      (line__93(_architecture 4 0 93 (_process (_simple)(_target(15)(16)(17)(13)(4)(6)(9)(5)(7)(10))(_sensitivity(14)(11)(12)(3)(8))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 4960          1653075948810 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653075948810 2022.05.20 22:45:48)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 66 (_architecture (_uni ))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
      (line__78(_architecture 1 0 78 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__86(_architecture 2 0 86 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__93(_architecture 3 0 93 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(18))(_sensitivity(2)))))
      (line__94(_architecture 4 0 94 (_process (_simple)(_target(15)(16)(17)(13)(5)(7)(6)(4)(9)(10))(_sensitivity(14)(12)(11)(8)(3))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 4938          1653076213172 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653076213172 2022.05.20 22:50:13)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 66 (_architecture (_uni ))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
      (line__78(_architecture 1 0 78 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__86(_architecture 2 0 86 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__93(_architecture 3 0 93 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(18))(_sensitivity(2)))))
      (line__94(_architecture 4 0 94 (_process (_simple)(_target(15)(16)(17)(13)(5)(4)(7)(9)(10)(6))(_sensitivity(14)(12)(11)(8)(3))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 5007          1653076359309 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653076359309 2022.05.20 22:52:39)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 66 (_architecture (_uni ))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(14)(16)(17)(13)(10)(9)(6)(7))(_sensitivity(0)(1))(_read(15)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__87(_architecture 2 0 87 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__94(_architecture 3 0 94 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(18))(_sensitivity(2)))))
      (line__95(_architecture 4 0 95 (_process (_simple)(_target(15)(16)(17)(13)(4)(10)(9)(5)(6)(7))(_sensitivity(14)(12)(11)(3)(8))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 4938          1653076380271 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653076380271 2022.05.20 22:53:00)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 66 (_architecture (_uni ))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__87(_architecture 2 0 87 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__94(_architecture 3 0 94 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(18))(_sensitivity(2)))))
      (line__95(_architecture 4 0 95 (_process (_simple)(_target(15)(16)(17)(13)(9)(10)(5)(6)(4)(7))(_sensitivity(14)(12)(11)(3)(8))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 4940          1653076692126 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653076692126 2022.05.20 22:58:12)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 66 (_architecture (_uni ))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__87(_architecture 2 0 87 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__94(_architecture 3 0 94 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(18))(_sensitivity(2)))))
      (line__95(_architecture 4 0 95 (_process (_simple)(_target(15)(16)(17)(13)(10)(5)(4)(6)(7)(9))(_sensitivity(14)(11)(12)(3)(8))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 4946          1653076767174 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653076767173 2022.05.20 22:59:27)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 66 (_architecture (_uni ))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(10))(_sensitivity(2)(0)))))
      (line__87(_architecture 2 0 87 (_process (_simple)(_target(9))(_sensitivity(0)(8)))))
      (line__94(_architecture 3 0 94 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(18))(_sensitivity(2)))))
      (line__95(_architecture 4 0 95 (_process (_simple)(_target(15)(16)(17)(13)(9)(10)(5)(6)(4)(7))(_sensitivity(14)(11)(12)(3)(8))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 4946          1653076830288 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653076830288 2022.05.20 23:00:30)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 66 (_architecture (_uni ))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(14))(_sensitivity(1)(0))(_read(15)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(10))(_sensitivity(0)(2)))))
      (line__87(_architecture 2 0 87 (_process (_simple)(_target(9))(_sensitivity(8)(0)))))
      (line__94(_architecture 3 0 94 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(18))(_sensitivity(2)))))
      (line__95(_architecture 4 0 95 (_process (_simple)(_target(15)(16)(17)(13)(6)(7)(5)(9)(10)(4))(_sensitivity(14)(12)(11)(8)(3))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 4962          1653076918187 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653076918187 2022.05.20 23:01:58)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 66 (_architecture (_uni ))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(14))(_sensitivity(1)(0))(_read(15)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(10))(_sensitivity(2)(0)))))
      (line__88(_architecture 2 0 88 (_process (_simple)(_target(9))(_sensitivity(8)(0)))))
      (line__95(_architecture 3 0 95 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(18))(_sensitivity(2)))))
      (line__96(_architecture 4 0 96 (_process (_simple)(_target(15)(16)(17)(13)(10)(9)(4)(5)(6)(7))(_sensitivity(14)(12)(11)(8)(3))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 4943          1653077005945 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653077005945 2022.05.20 23:03:25)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 66 (_architecture (_uni ))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(10))(_sensitivity(2)))))
      (line__87(_architecture 2 0 87 (_process (_simple)(_target(9))(_sensitivity(8)(0)))))
      (line__94(_architecture 3 0 94 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(18))(_sensitivity(2)))))
      (line__95(_architecture 4 0 95 (_process (_simple)(_target(15)(16)(17)(13)(4)(5)(7)(9)(10)(6))(_sensitivity(14)(11)(12)(8)(3))(_read(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 5027          1653077172410 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653077172410 2022.05.20 23:06:12)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 66 (_architecture (_uni ))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(16)(10))(_sensitivity(2)))))
      (line__88(_architecture 2 0 88 (_process (_simple)(_target(9))(_sensitivity(0)(8)))))
      (line__95(_architecture 3 0 95 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__96(_architecture 4 0 96 (_process (_simple)(_target(15)(17)(18)(13)(5)(9)(7)(10)(4)(6))(_sensitivity(14)(11)(12)(3)(8))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 5038          1653077232611 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653077232611 2022.05.20 23:07:12)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 66 (_architecture (_uni ))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(14))(_sensitivity(1)(0))(_read(15)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(16)(10))(_sensitivity(2))(_read(15)))))
      (line__88(_architecture 2 0 88 (_process (_simple)(_target(9))(_sensitivity(8)(0)))))
      (line__95(_architecture 3 0 95 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__96(_architecture 4 0 96 (_process (_simple)(_target(15)(17)(18)(13)(4)(5)(6)(9)(7)(10))(_sensitivity(14)(11)(12)(8)(3))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 5041          1653077310339 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653077310339 2022.05.20 23:08:30)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 66 (_architecture (_uni ))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(14))(_sensitivity(1)(0))(_read(15)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(16)(10))(_sensitivity(2)(0))(_read(15)))))
      (line__88(_architecture 2 0 88 (_process (_simple)(_target(9))(_sensitivity(8)(0)))))
      (line__95(_architecture 3 0 95 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__96(_architecture 4 0 96 (_process (_simple)(_target(15)(17)(18)(13)(9)(5)(7)(10)(6)(4))(_sensitivity(14)(11)(12)(8)(3))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 5041          1653077367277 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653077367277 2022.05.20 23:09:27)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 66 (_architecture (_uni ))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(16)(10))(_sensitivity(0)(2))(_read(15)))))
      (line__88(_architecture 2 0 88 (_process (_simple)(_target(9))(_sensitivity(0)(8)))))
      (line__95(_architecture 3 0 95 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__96(_architecture 4 0 96 (_process (_simple)(_target(15)(17)(18)(13)(9)(10)(7)(5)(6)(4))(_sensitivity(14)(12)(11)(3)(8))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 5041          1653077420072 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653077420072 2022.05.20 23:10:20)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 66 (_architecture (_uni ))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(16)(10))(_sensitivity(2)(0))(_read(15)))))
      (line__88(_architecture 2 0 88 (_process (_simple)(_target(9))(_sensitivity(0)(8)))))
      (line__95(_architecture 3 0 95 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__96(_architecture 4 0 96 (_process (_simple)(_target(15)(17)(18)(13)(9)(10)(5)(7)(6)(4))(_sensitivity(14)(11)(12)(3)(8))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 5041          1653077464168 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653077464168 2022.05.20 23:11:04)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 66 (_architecture (_uni ))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(14))(_sensitivity(1)(0))(_read(15)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(16)(10))(_sensitivity(0)(2))(_read(15)))))
      (line__88(_architecture 2 0 88 (_process (_simple)(_target(9))(_sensitivity(8)(0)))))
      (line__95(_architecture 3 0 95 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__96(_architecture 4 0 96 (_process (_simple)(_target(15)(17)(18)(13)(5)(7)(9)(10)(6)(4))(_sensitivity(14)(12)(11)(8)(3))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 5026          1653077591938 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653077591938 2022.05.20 23:13:11)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 66 (_architecture (_uni ))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(10))(_sensitivity(0)(2)))))
      (line__88(_architecture 2 0 88 (_process (_simple)(_target(9))(_sensitivity(0)(8)))))
      (line__95(_architecture 3 0 95 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__96(_architecture 4 0 96 (_process (_simple)(_target(15)(17)(18)(13)(7)(10)(9)(6)(4)(5))(_sensitivity(14)(12)(11)(3)(8))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 5041          1653077695439 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 54 ))
  (_version v33)
  (_time 1653077695439 2022.05.20 23:14:55)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 55 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 63 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 64 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 66 (_architecture (_uni ))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(14))(_sensitivity(1)(0))(_read(15)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(16)(10))(_sensitivity(0)(2))(_read(14)))))
      (line__88(_architecture 2 0 88 (_process (_simple)(_target(9))(_sensitivity(0)(8)))))
      (line__95(_architecture 3 0 95 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__96(_architecture 4 0 96 (_process (_simple)(_target(15)(17)(18)(13)(9)(6)(10)(5)(7)(4))(_sensitivity(14)(11)(12)(3)(8))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 5038          1653078809661 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653078809661 2022.05.20 23:33:29)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 64 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 64 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 67 (_architecture (_uni ))))
    (_process
      (line__70(_architecture 0 0 70 (_process (_simple)(_target(14))(_sensitivity(1)(0))(_read(15)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(16)(10))(_sensitivity(2)(0))(_read(14)))))
      (line__89(_architecture 2 0 89 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__96(_architecture 3 0 96 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__97(_architecture 4 0 97 (_process (_simple)(_target(15)(17)(18)(13)(5)(6)(4)(7)(10)(9))(_sensitivity(14)(11)(12)(8)(3))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 5027          1653078905870 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653078905869 2022.05.20 23:35:05)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 64 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 64 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 67 (_architecture (_uni ))))
    (_process
      (line__70(_architecture 0 0 70 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(16)(10))(_sensitivity(2)(0)))))
      (line__91(_architecture 2 0 91 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__98(_architecture 3 0 98 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__99(_architecture 4 0 99 (_process (_simple)(_target(15)(17)(18)(13)(7)(5)(10)(9)(4)(6))(_sensitivity(14)(12)(11)(8)(3))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 5027          1653078969476 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653078969476 2022.05.20 23:36:09)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 64 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 64 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 67 (_architecture (_uni ))))
    (_process
      (line__70(_architecture 0 0 70 (_process (_simple)(_target(14))(_sensitivity(0)(1))(_read(15)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(16)(10))(_sensitivity(0)(2)))))
      (line__91(_architecture 2 0 91 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__98(_architecture 3 0 98 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__99(_architecture 4 0 99 (_process (_simple)(_target(15)(17)(18)(13)(4)(6)(5)(7)(9)(10))(_sensitivity(14)(12)(11)(3)(8))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 4932          1653079236195 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653079236195 2022.05.20 23:40:36)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 64 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 64 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 67 (_architecture (_uni ))))
    (_process
      (line__70(_architecture 0 0 70 (_process (_simple)(_target(14))(_sensitivity(2)(0)(1))(_read(15)))))
      (line__81(_architecture 1 0 81 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__88(_architecture 2 0 88 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__89(_architecture 3 0 89 (_process (_simple)(_target(15)(17)(18)(13)(5)(7)(4)(9)(10)(6))(_sensitivity(14)(11)(12)(8)(3))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 4936          1653079276038 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653079276037 2022.05.20 23:41:16)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 64 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 64 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 67 (_architecture (_uni ))))
    (_process
      (line__70(_architecture 0 0 70 (_process (_simple)(_target(14)(10))(_sensitivity(2)(0)(1))(_read(15)))))
      (line__82(_architecture 1 0 82 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__89(_architecture 2 0 89 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__90(_architecture 3 0 90 (_process (_simple)(_target(15)(17)(18)(13)(9)(5)(4)(10)(6)(7))(_sensitivity(14)(12)(11)(8)(3))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 4935          1653079357116 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653079357116 2022.05.20 23:42:37)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 64 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 64 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 67 (_architecture (_uni ))))
    (_process
      (line__70(_architecture 0 0 70 (_process (_simple)(_target(14))(_sensitivity(1)(0)(2)(8))(_read(15)))))
      (line__82(_architecture 1 0 82 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__89(_architecture 2 0 89 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__90(_architecture 3 0 90 (_process (_simple)(_target(15)(17)(18)(13)(10)(4)(5)(7)(9)(6))(_sensitivity(14)(11)(12)(3)(8))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 4919          1653079445718 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653079445717 2022.05.20 23:44:05)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 64 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 64 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 65 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 67 (_architecture (_uni ))))
    (_process
      (line__70(_architecture 0 0 70 (_process (_simple)(_target(14))(_sensitivity(8)(1)(0)(2))(_read(15)))))
      (line__82(_architecture 1 0 82 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__89(_architecture 2 0 89 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__90(_architecture 3 0 90 (_process (_simple)(_target(15)(17)(18)(13)(10)(7)(5)(4)(6)(9))(_sensitivity(14)(11)(12)(8)(3))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 5038          1653079625596 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653079625596 2022.05.20 23:47:05)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 8)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14))(_sensitivity(1)(2)(0)(8))(_read(15)))))
      (line__83(_architecture 1 0 83 (_process (_simple)(_target(16))(_sensitivity(2)))))
      (line__91(_architecture 2 0 91 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__98(_architecture 3 0 98 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__99(_architecture 4 0 99 (_process (_simple)(_target(15)(17)(18)(13)(6)(7)(5)(9)(10)(4))(_sensitivity(14)(11)(12)(3)(8))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 5049          1653079724012 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653079724012 2022.05.20 23:48:44)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 8)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14))(_sensitivity(0)(2)(1)(8))(_read(15)))))
      (line__83(_architecture 1 0 83 (_process (_simple)(_target(16))(_sensitivity(2))(_read(15)))))
      (line__91(_architecture 2 0 91 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__98(_architecture 3 0 98 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__99(_architecture 4 0 99 (_process (_simple)(_target(15)(17)(18)(13)(5)(9)(6)(4)(10)(7))(_sensitivity(14)(11)(12)(3)(8))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 5 -1
  )
)
I 000057 55 4948          1653080065272 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653080065272 2022.05.20 23:54:25)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 8)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14)(16))(_sensitivity(2)(0)(1))(_read(15)))))
      (line__88(_architecture 1 0 88 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__95(_architecture 2 0 95 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__96(_architecture 3 0 96 (_process (_simple)(_target(15)(17)(18)(13)(7)(4)(5)(10)(9)(6))(_sensitivity(14)(12)(11)(3)(8))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 4948          1653080150225 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653080150225 2022.05.20 23:55:50)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 8)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14)(16))(_sensitivity(0)(1)(2))(_read(15)))))
      (line__89(_architecture 1 0 89 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__96(_architecture 2 0 96 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__97(_architecture 3 0 97 (_process (_simple)(_target(15)(17)(18)(13)(5)(9)(4)(10)(7)(6))(_sensitivity(14)(12)(11)(3)(8))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 4952          1653080177121 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653080177120 2022.05.20 23:56:17)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 8)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14)(16)(10))(_sensitivity(2)(1)(0))(_read(15)))))
      (line__89(_architecture 1 0 89 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__96(_architecture 2 0 96 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__97(_architecture 3 0 97 (_process (_simple)(_target(15)(17)(18)(13)(9)(10)(6)(4)(5)(7))(_sensitivity(14)(11)(12)(8)(3))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 4952          1653080210732 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653080210731 2022.05.20 23:56:50)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 8)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14)(16)(10))(_sensitivity(2)(0)(1))(_read(15)))))
      (line__89(_architecture 1 0 89 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__96(_architecture 2 0 96 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__97(_architecture 3 0 97 (_process (_simple)(_target(15)(17)(18)(13)(7)(9)(6)(5)(10)(4))(_sensitivity(14)(12)(11)(3)(8))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 4948          1653080280410 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653080280410 2022.05.20 23:58:00)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 8)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14)(16))(_sensitivity(2)(0)(1))(_read(15)))))
      (line__89(_architecture 1 0 89 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__96(_architecture 2 0 96 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__97(_architecture 3 0 97 (_process (_simple)(_target(15)(17)(18)(13)(6)(5)(10)(7)(4)(9))(_sensitivity(14)(12)(11)(3)(8))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 4948          1653080313483 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653080313483 2022.05.20 23:58:33)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 8)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14)(16))(_sensitivity(0)(2)(1))(_read(15)))))
      (line__89(_architecture 1 0 89 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__96(_architecture 2 0 96 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__97(_architecture 3 0 97 (_process (_simple)(_target(15)(17)(18)(13)(6)(4)(7)(9)(5)(10))(_sensitivity(14)(11)(12)(3)(8))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 4948          1653080330962 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653080330961 2022.05.20 23:58:50)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 8)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14)(16))(_sensitivity(1)(2)(0))(_read(15)))))
      (line__89(_architecture 1 0 89 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__96(_architecture 2 0 96 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__97(_architecture 3 0 97 (_process (_simple)(_target(15)(17)(18)(13)(4)(5)(9)(10)(6)(7))(_sensitivity(14)(12)(11)(3)(8))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 4948          1653080338993 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653080338992 2022.05.20 23:58:58)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 8)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14)(16))(_sensitivity(2)(0)(1))(_read(15)))))
      (line__89(_architecture 1 0 89 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__96(_architecture 2 0 96 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__97(_architecture 3 0 97 (_process (_simple)(_target(15)(17)(18)(13)(6)(7)(4)(5)(9)(10))(_sensitivity(14)(12)(11)(8)(3))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 4948          1653080347567 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653080347567 2022.05.20 23:59:07)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 8)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14)(16))(_sensitivity(1)(0)(2))(_read(15)))))
      (line__89(_architecture 1 0 89 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__96(_architecture 2 0 96 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__97(_architecture 3 0 97 (_process (_simple)(_target(15)(17)(18)(13)(6)(9)(4)(5)(10)(7))(_sensitivity(14)(11)(12)(8)(3))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 4948          1653080361199 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653080361198 2022.05.20 23:59:21)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 8)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14)(16))(_sensitivity(0)(1)(2))(_read(15)))))
      (line__89(_architecture 1 0 89 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__96(_architecture 2 0 96 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__97(_architecture 3 0 97 (_process (_simple)(_target(15)(17)(18)(13)(9)(10)(7)(4)(6)(5))(_sensitivity(14)(12)(11)(8)(3))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 4948          1653080380656 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653080380655 2022.05.20 23:59:40)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 8)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14)(16))(_sensitivity(1)(2)(0))(_read(15)))))
      (line__89(_architecture 1 0 89 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__96(_architecture 2 0 96 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__97(_architecture 3 0 97 (_process (_simple)(_target(15)(17)(18)(13)(4)(10)(7)(5)(6)(9))(_sensitivity(14)(12)(11)(3)(8))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 4944          1653080405770 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653080405770 2022.05.21 00:00:05)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 8)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14))(_sensitivity(0)(2)(1))(_read(15)))))
      (line__89(_architecture 1 0 89 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__96(_architecture 2 0 96 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__97(_architecture 3 0 97 (_process (_simple)(_target(15)(17)(18)(13)(6)(10)(7)(5)(9)(4))(_sensitivity(14)(11)(12)(3)(8))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 4867          1653080733257 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653080733257 2022.05.21 00:05:33)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebani starebilete introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 9)))))
    (_signal (_internal current_state state_type 0 66 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 66 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 69 (_architecture (_uni ))))
    (_process
      (line__72(_architecture 0 0 72 (_process (_simple)(_target(14))(_sensitivity(1)(0)(2)(8))(_read(15)))))
      (line__94(_architecture 1 0 94 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__95(_architecture 2 0 95 (_process (_simple)(_target(15)(17)(18)(13)(10)(9)(5)(7)(4)(6))(_sensitivity(14)(11)(12)(3)(8))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 3 -1
  )
)
I 000057 55 4835          1653080849316 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653080849316 2022.05.21 00:07:29)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 8)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14))(_sensitivity(2)(1)(0)(8))(_read(15)))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__90(_architecture 2 0 90 (_process (_simple)(_target(15)(17)(18)(13)(4)(9)(7)(10)(5)(6))(_sensitivity(14)(12)(11)(3)(8))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 3 -1
  )
)
I 000057 55 4835          1653080897954 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653080897954 2022.05.21 00:08:17)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 8)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14))(_sensitivity(8)(2)(1)(0))(_read(15)))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__90(_architecture 2 0 90 (_process (_simple)(_target(15)(17)(18)(13)(9)(6)(7)(10)(5)(4))(_sensitivity(14)(11)(12)(8)(3))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 3 -1
  )
)
I 000057 55 4838          1653081141015 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653081141015 2022.05.21 00:12:21)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 8)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14))(_sensitivity(8)(0)(2)(1))(_read(15)))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__90(_architecture 2 0 90 (_process (_simple)(_target(15)(17)(18)(13)(5)(6)(9)(7)(4)(10))(_sensitivity(14)(12)(11)(8)(2)(3))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 3 -1
  )
)
I 000057 55 4838          1653146305444 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653146305444 2022.05.21 18:18:25)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 8)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14))(_sensitivity(8)(2)(0)(1))(_read(15)))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__90(_architecture 2 0 90 (_process (_simple)(_target(15)(17)(18)(13)(6)(7)(5)(4)(9)(10))(_sensitivity(14)(11)(12)(8)(3)(2))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 3 -1
  )
)
I 000057 55 4816          1653146737032 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653146737032 2022.05.21 18:25:37)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 8)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14))(_sensitivity(8)(1)(2)(0))(_read(15)))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__90(_architecture 2 0 90 (_process (_simple)(_target(15)(17)(18)(13)(6)(9)(7)(4)(5)(10))(_sensitivity(14)(12)(11)(8)(3)(2))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 3 -1
  )
)
I 000057 55 4816          1653146882678 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653146882678 2022.05.21 18:28:02)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 8)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14))(_sensitivity(8)(2)(1)(0))(_read(15)))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__90(_architecture 2 0 90 (_process (_simple)(_target(15)(17)(18)(13)(4)(5)(6)(9)(7)(10))(_sensitivity(14)(12)(11)(8)(2)(3))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 3 -1
  )
)
I 000057 55 4840          1653146972659 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653146972659 2022.05.21 18:29:32)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 8)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14))(_sensitivity(2)(0)(1)(8))(_read(15)))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__90(_architecture 2 0 90 (_process (_simple)(_target(15)(17)(18)(19)(13)(9)(5)(7)(10)(4)(6))(_sensitivity(14)(12)(11)(2)(3)(8))(_read(17)(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 )
  )
  (_model . IncercareProiect 3 -1
  )
)
I 000057 55 4840          1653147019426 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653147019426 2022.05.21 18:30:19)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 8)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14))(_sensitivity(0)(1)(2)(8))(_read(15)))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__90(_architecture 2 0 90 (_process (_simple)(_target(15)(17)(18)(19)(13)(10)(6)(4)(7)(5)(9))(_sensitivity(14)(12)(11)(3)(2)(8))(_read(17)(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 )
  )
  (_model . IncercareProiect 3 -1
  )
)
I 000057 55 4840          1653147272416 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653147272416 2022.05.21 18:34:32)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 8)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14))(_sensitivity(8)(1)(0)(2))(_read(15)))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__90(_architecture 2 0 90 (_process (_simple)(_target(15)(17)(18)(19)(13)(5)(4)(7)(6)(9)(10))(_sensitivity(14)(12)(11)(8)(3)(2))(_read(17)(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 )
  )
  (_model . IncercareProiect 3 -1
  )
)
I 000057 55 4816          1653147293698 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653147293697 2022.05.21 18:34:53)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest nuesterest bilet (_to (i 0)(i 8)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14))(_sensitivity(8)(1)(0)(2))(_read(15)))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__90(_architecture 2 0 90 (_process (_simple)(_target(15)(17)(18)(13)(6)(10)(5)(4)(7)(9))(_sensitivity(14)(12)(11)(8)(3)(2))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 3 -1
  )
)
I 000057 55 4805          1653147490851 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653147490851 2022.05.21 18:38:10)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14))(_sensitivity(8)(2)(0)(1))(_read(15)))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__90(_architecture 2 0 90 (_process (_simple)(_target(15)(17)(18)(13)(4)(6)(5)(9)(10)(7))(_sensitivity(14)(12)(11)(8)(2)(3))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 3 -1
  )
)
I 000057 55 4914          1653147621303 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653147621303 2022.05.21 18:40:21)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14))(_sensitivity(2)(0)(1))(_read(15)))))
      (line__86(_architecture 1 0 86 (_process (_simple)(_target(9))(_sensitivity(8)))))
      (line__95(_architecture 2 0 95 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__96(_architecture 3 0 96 (_process (_simple)(_target(15)(17)(18)(13)(10)(9)(6)(4)(5)(7))(_sensitivity(14)(11)(12)(2)(3)(8))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 4802          1653147714996 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653147714996 2022.05.21 18:41:54)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14))(_sensitivity(0)(1)(2))(_read(15)))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__90(_architecture 2 0 90 (_process (_simple)(_target(15)(17)(18)(13)(10)(9)(4)(6)(7)(5))(_sensitivity(14)(12)(11)(8)(3)(2))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 3 -1
  )
)
I 000057 55 4799          1653147809054 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653147809053 2022.05.21 18:43:29)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14))(_sensitivity(0)(2)(1))(_read(15)))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__90(_architecture 2 0 90 (_process (_simple)(_target(15)(17)(18)(13)(6)(7)(4)(10)(5)(9))(_sensitivity(14)(12)(11)(8)(3))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 3 -1
  )
)
I 000057 55 4699          1653147974955 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653147974955 2022.05.21 18:46:14)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14))(_sensitivity(2)(0)(1))(_read(15)))))
      (line__90(_architecture 1 0 90 (_process (_simple)(_target(15)(17)(18)(19)(13)(6)(9)(10)(4)(7)(5))(_sensitivity(14)(11)(12)(8)(3))(_read(17)(18)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 )
  )
  (_model . IncercareProiect 2 -1
  )
)
I 000057 55 4699          1653147997347 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653147997346 2022.05.21 18:46:37)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(14))(_sensitivity(2)(0)(1))(_read(15)))))
      (line__90(_architecture 1 0 90 (_process (_simple)(_target(15)(17)(18)(19)(13)(10)(6)(7)(4)(5)(9))(_sensitivity(14)(11)(12)(8)(3))(_read(17)(18)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 )
  )
  (_model . IncercareProiect 2 -1
  )
)
I 000057 55 4799          1653148456543 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653148456543 2022.05.21 18:54:16)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__72(_architecture 1 0 72 (_process (_simple)(_target(14))(_sensitivity(0)(1)(2))(_read(15)))))
      (line__91(_architecture 2 0 91 (_process (_simple)(_target(15)(17)(18)(13)(5)(9)(6)(10)(4)(7))(_sensitivity(14)(12)(11)(3)(8))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 3 -1
  )
)
I 000057 55 4803          1653148507842 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653148507841 2022.05.21 18:55:07)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__72(_architecture 1 0 72 (_process (_simple)(_target(14))(_sensitivity(19)(1)(0))(_read(15)(2)))))
      (line__91(_architecture 2 0 91 (_process (_simple)(_target(15)(17)(18)(13)(9)(10)(4)(5)(6)(7))(_sensitivity(14)(12)(11)(8)(3))(_read(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 3 -1
  )
)
I 000057 55 4827          1653148555338 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653148555338 2022.05.21 18:55:55)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_alias((AuxBilete)(Bilete)))(_target(19))(_sensitivity(2)))))
      (line__72(_architecture 1 0 72 (_process (_simple)(_target(14))(_sensitivity(19)(0)(1))(_read(15)(2)))))
      (line__91(_architecture 2 0 91 (_process (_simple)(_target(15)(17)(18)(19)(13)(10)(5)(7)(9)(4)(6))(_sensitivity(14)(12)(11)(3)(8))(_read(17)(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 )
  )
  (_model . IncercareProiect 3 -1
  )
)
I 000057 55 4707          1653148631802 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653148631801 2022.05.21 18:57:11)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__72(_architecture 0 0 72 (_process (_simple)(_target(14))(_sensitivity(19)(1)(0))(_read(15)(2)))))
      (line__91(_architecture 1 0 91 (_process (_simple)(_target(15)(17)(18)(19)(13)(6)(9)(10)(5)(4)(7))(_sensitivity(14)(12)(11)(8)(3))(_read(17)(18)(19)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 )
  )
  (_model . IncercareProiect 2 -1
  )
)
I 000057 55 4707          1653148707025 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653148707025 2022.05.21 18:58:27)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__72(_architecture 0 0 72 (_process (_simple)(_target(14))(_sensitivity(19)(0)(1))(_read(15)(2)))))
      (line__91(_architecture 1 0 91 (_process (_simple)(_target(15)(17)(18)(19)(13)(5)(10)(7)(9)(4)(6))(_sensitivity(14)(12)(11)(3)(8))(_read(17)(18)(19)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 )
  )
  (_model . IncercareProiect 2 -1
  )
)
I 000057 55 4704          1653148781425 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653148781425 2022.05.21 18:59:41)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_process
      (line__72(_architecture 0 0 72 (_process (_simple)(_target(14))(_sensitivity(19)(0)(1))(_read(15)(2)))))
      (line__91(_architecture 1 0 91 (_process (_simple)(_target(15)(17)(18)(19)(13)(10)(6)(7)(9)(5)(4))(_sensitivity(14)(12)(11)(3)(8))(_read(17)(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 )
  )
  (_model . IncercareProiect 2 -1
  )
)
I 000057 55 4813          1653148934572 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653148934572 2022.05.21 19:02:14)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_signal (_internal ProvizoriuBilete ~std_logic_vector{3~downto~0}~13 0 69 (_architecture (_uni ))))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(14))(_sensitivity(19)(0)(1))(_read(15)(2)))))
      (line__92(_architecture 1 0 92 (_process (_simple)(_target(15)(17)(18)(19)(13)(7)(9)(10)(5)(6)(4))(_sensitivity(14)(12)(11)(3)(8))(_read(17)(18)(19)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 )
  )
  (_model . IncercareProiect 2 -1
  )
)
I 000057 55 4943          1653148976701 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653148976701 2022.05.21 19:02:56)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_signal (_internal ProvizoriuBilete ~std_logic_vector{3~downto~0}~13 0 69 (_architecture (_uni ))))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(14))(_sensitivity(19)(1)(0))(_read(15)(2)))))
      (line__88(_architecture 1 0 88 (_assignment (_simple)(_alias((ProvizoriuBilete)(Bilete)))(_target(20))(_sensitivity(2)))))
      (line__92(_architecture 2 0 92 (_process (_simple)(_target(15)(17)(18)(19)(13)(9)(4)(5)(10)(7)(6))(_sensitivity(14)(12)(11)(3)(8))(_read(17)(18)(19)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 )
  )
  (_model . IncercareProiect 3 -1
  )
)
I 000057 55 4944          1653148992556 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653148992556 2022.05.21 19:03:12)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_signal (_internal ProvizoriuBilete ~std_logic_vector{3~downto~0}~13 0 69 (_architecture (_uni ))))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(14))(_sensitivity(19)(0)(1))(_read(15)(2)))))
      (line__88(_architecture 1 0 88 (_assignment (_simple)(_alias((ProvizoriuBilete)(Bilete)))(_target(20))(_sensitivity(2)))))
      (line__92(_architecture 2 0 92 (_process (_simple)(_target(15)(17)(18)(19)(13)(9)(10)(4)(7)(5)(6))(_sensitivity(14)(11)(12)(8)(3))(_read(17)(18)(19)(20)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 )
  )
  (_model . IncercareProiect 3 -1
  )
)
I 000057 55 4948          1653149052693 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653149052693 2022.05.21 19:04:12)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_signal (_internal ProvizoriuBilete ~std_logic_vector{3~downto~0}~13 0 69 (_architecture (_uni ))))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(14))(_sensitivity(19)(0)(1))(_read(15)(2)))))
      (line__88(_architecture 1 0 88 (_assignment (_simple)(_alias((ProvizoriuBilete)(Bilete)))(_target(20))(_sensitivity(2)))))
      (line__92(_architecture 2 0 92 (_process (_simple)(_target(15)(17)(18)(19)(20)(13)(7)(9)(6)(5)(10)(4))(_sensitivity(14)(11)(12)(3)(8))(_read(17)(18)(19)(20)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 )
  )
  (_model . IncercareProiect 3 -1
  )
)
I 000057 55 4964          1653149084640 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653149084640 2022.05.21 19:04:44)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_signal (_internal ProvizoriuBilete ~std_logic_vector{3~downto~0}~13 0 69 (_architecture (_uni ))))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(14))(_sensitivity(19)(0)(1))(_read(15)(2)))))
      (line__88(_architecture 1 0 88 (_assignment (_simple)(_alias((ProvizoriuBilete)(Bilete)))(_target(20))(_sensitivity(2)))))
      (line__92(_architecture 2 0 92 (_process (_simple)(_target(15)(17)(18)(19)(20)(13)(6)(5)(10)(9)(4)(7))(_sensitivity(14)(11)(12)(8)(3))(_read(17)(18)(19)(20)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . IncercareProiect 3 -1
  )
)
I 000057 55 4944          1653149118503 IncercareProiect
(_unit VHDL (incercareproiect 0 29 (incercareproiect 0 55 ))
  (_version v33)
  (_time 1653149118502 2022.05.21 19:05:18)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653071806583)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 35 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 38 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~128 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1210 0 42 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal state_type 0 56 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 65 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 66 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 68 (_architecture (_uni ))))
    (_signal (_internal ProvizoriuBilete ~std_logic_vector{3~downto~0}~13 0 69 (_architecture (_uni ))))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(14))(_sensitivity(19)(1)(0))(_read(15)(2)))))
      (line__88(_architecture 1 0 88 (_assignment (_simple)(_alias((ProvizoriuBilete)(Bilete)))(_target(20))(_sensitivity(2)))))
      (line__92(_architecture 2 0 92 (_process (_simple)(_target(15)(17)(18)(19)(13)(4)(5)(6)(7)(9)(10))(_sensitivity(14)(11)(12)(3)(8))(_read(17)(18)(19)(20)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 )
  )
  (_model . IncercareProiect 3 -1
  )
)
I 000057 55 5148          1653149596972 IncercareProiect
(_unit VHDL (incercareproiect 0 30 (incercareproiect 0 56 ))
  (_version v33)
  (_time 1653149596971 2022.05.21 19:13:16)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653149452648)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 36 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 39 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal BileteOut ~std_logic_vector{3~downto~0}~128 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~1210 0 43 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1212 0 44 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
    (_type (_internal state_type 0 57 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 66 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 66 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 69 (_architecture (_uni ))))
    (_signal (_internal ProvizoriuBilete ~std_logic_vector{3~downto~0}~13 0 70 (_architecture (_uni ))))
    (_process
      (line__74(_architecture 0 0 74 (_process (_simple)(_target(15))(_sensitivity(20)(0)(1))(_read(16)(2)))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((ProvizoriuBilete)(Bilete)))(_target(21))(_sensitivity(2)))))
      (line__93(_architecture 2 0 93 (_process (_simple)(_target(16)(18)(19)(20)(4)(9)(6)(5)(7)(10)(14))(_sensitivity(15)(12)(3)(8)(13))(_read(18)(19)(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 3 -1
  )
)
I 000057 55 5148          1653149765941 IncercareProiect
(_unit VHDL (incercareproiect 0 30 (incercareproiect 0 56 ))
  (_version v33)
  (_time 1653149765940 2022.05.21 19:16:05)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653149452648)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 36 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 39 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal BileteOut ~std_logic_vector{3~downto~0}~128 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~1210 0 43 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1212 0 44 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
    (_type (_internal state_type 0 57 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 66 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 66 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 69 (_architecture (_uni ))))
    (_signal (_internal ProvizoriuBilete ~std_logic_vector{3~downto~0}~13 0 70 (_architecture (_uni ))))
    (_process
      (line__74(_architecture 0 0 74 (_process (_simple)(_target(15))(_sensitivity(20)(1)(0))(_read(16)(2)))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((ProvizoriuBilete)(Bilete)))(_target(21))(_sensitivity(2)))))
      (line__93(_architecture 2 0 93 (_process (_simple)(_target(16)(18)(19)(20)(10)(4)(7)(5)(6)(9)(14))(_sensitivity(15)(12)(8)(3)(13))(_read(18)(19)(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 3 -1
  )
)
I 000057 55 5271          1653149815735 IncercareProiect
(_unit VHDL (incercareproiect 0 30 (incercareproiect 0 56 ))
  (_version v33)
  (_time 1653149815735 2022.05.21 19:16:55)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653149452648)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 36 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 39 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal BileteOut ~std_logic_vector{3~downto~0}~128 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~1210 0 43 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1212 0 44 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
    (_type (_internal state_type 0 57 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 66 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 66 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 69 (_architecture (_uni ))))
    (_signal (_internal ProvizoriuBilete ~std_logic_vector{3~downto~0}~13 0 70 (_architecture (_uni ))))
    (_process
      (line__74(_architecture 0 0 74 (_process (_simple)(_target(15))(_sensitivity(20)(0)(1))(_read(16)(2)))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((ProvizoriuBilete)(Bilete)))(_target(21))(_sensitivity(2)))))
      (line__90(_architecture 2 0 90 (_assignment (_simple)(_alias((BileteOut)(Bilete)))(_target(11))(_sensitivity(2)))))
      (line__93(_architecture 3 0 93 (_process (_simple)(_target(16)(18)(19)(20)(4)(6)(10)(5)(9)(7)(14))(_sensitivity(15)(12)(3)(8)(13))(_read(18)(19)(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 5279          1653149852423 IncercareProiect
(_unit VHDL (incercareproiect 0 30 (incercareproiect 0 56 ))
  (_version v33)
  (_time 1653149852423 2022.05.21 19:17:32)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653149452648)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 36 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 39 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal BileteOut ~std_logic_vector{3~downto~0}~128 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~1210 0 43 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1212 0 44 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
    (_type (_internal state_type 0 57 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 66 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 66 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 69 (_architecture (_uni ))))
    (_signal (_internal ProvizoriuBilete ~std_logic_vector{3~downto~0}~13 0 70 (_architecture (_uni ))))
    (_process
      (line__74(_architecture 0 0 74 (_process (_simple)(_target(15))(_sensitivity(20)(0)(1))(_read(16)(2)))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((ProvizoriuBilete)(Bilete)))(_target(21))(_sensitivity(2)))))
      (line__90(_architecture 2 0 90 (_assignment (_simple)(_alias((BileteOut)(Bilete)))(_target(11))(_sensitivity(2)))))
      (line__93(_architecture 3 0 93 (_process (_simple)(_target(16)(18)(19)(20)(11)(4)(5)(9)(6)(10)(7)(14))(_sensitivity(15)(12)(3)(8)(13))(_read(18)(19)(20)(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 4 -1
  )
)
I 000057 55 5152          1653149908786 IncercareProiect
(_unit VHDL (incercareproiect 0 30 (incercareproiect 0 56 ))
  (_version v33)
  (_time 1653149908786 2022.05.21 19:18:28)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653149452648)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 36 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 39 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal BileteOut ~std_logic_vector{3~downto~0}~128 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~1210 0 43 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1212 0 44 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
    (_type (_internal state_type 0 57 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 66 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 66 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 69 (_architecture (_uni ))))
    (_signal (_internal ProvizoriuBilete ~std_logic_vector{3~downto~0}~13 0 70 (_architecture (_uni ))))
    (_process
      (line__74(_architecture 0 0 74 (_process (_simple)(_target(15))(_sensitivity(0)(1)(2))(_read(16)))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((ProvizoriuBilete)(Bilete)))(_target(21))(_sensitivity(2)))))
      (line__93(_architecture 2 0 93 (_process (_simple)(_target(16)(18)(19)(20)(11)(4)(10)(6)(7)(9)(5)(14))(_sensitivity(15)(12)(3)(8)(13))(_read(18)(19)(20)(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 3 -1
  )
)
V 000057 55 5152          1653300118123 IncercareProiect
(_unit VHDL (incercareproiect 0 30 (incercareproiect 0 56 ))
  (_version v33)
  (_time 1653300118122 2022.05.23 13:01:58)
  (_source (\./src/IncercareProiect.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653300118103)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Bilete ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Distanta ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CostBilet ~std_logic_vector{6~downto~0}~122 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SumaIntrodusa ~std_logic_vector{6~downto~0}~124 0 36 (_entity (_out ))))
    (_port (_internal EliberareRest ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal EliberareBilet ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CasaDeBani ~std_logic_vector{6~downto~0}~126 0 39 (_entity (_in ))))
    (_port (_internal LipsaRest ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal LipsaBilete ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal BileteOut ~std_logic_vector{3~downto~0}~128 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1210 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Bancnota ~std_logic_vector{6~downto~0}~1210 0 43 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Moneda ~std_logic_vector{6~downto~0}~1212 0 44 (_entity (_in ))))
    (_port (_internal SumaInsuficienta ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
    (_type (_internal state_type 0 57 (_enum asteptare starebilete introducetidistanta introducetibancnote introducetimonede calculare rest bilet (_to (i 0)(i 7)))))
    (_signal (_internal current_state state_type 0 66 (_architecture (_uni ))))
    (_signal (_internal next_state state_type 0 66 (_architecture (_uni ))))
    (_signal (_internal bilete_state state_type 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal AuxCostBilet ~std_logic_vector{6~downto~0}~13 0 67 (_architecture (_uni ))))
    (_signal (_internal AuxSumaIntrodusa ~std_logic_vector{6~downto~0}~13 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AuxBilete ~std_logic_vector{3~downto~0}~13 0 69 (_architecture (_uni ))))
    (_signal (_internal ProvizoriuBilete ~std_logic_vector{3~downto~0}~13 0 70 (_architecture (_uni ))))
    (_process
      (line__74(_architecture 0 0 74 (_process (_simple)(_target(15))(_sensitivity(2)(0)(1))(_read(16)))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((ProvizoriuBilete)(Bilete)))(_target(21))(_sensitivity(2)))))
      (line__93(_architecture 2 0 93 (_process (_simple)(_target(11)(16)(18)(19)(20)(7)(9)(5)(6)(10)(4)(14))(_sensitivity(12)(15)(8)(3)(13))(_read(18)(19)(20)(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 3 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . IncercareProiect 3 -1
  )
)
V 000051 55 3999          1653308817646 Behavioral
(_unit VHDL (ssd 0 29 (behavioral 0 41 ))
  (_version v33)
  (_time 1653308817646 2022.05.23 15:26:57)
  (_source (\./src/SevenSegment.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653308817641)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Digit0 ~std_logic_vector{3~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Digit1 ~std_logic_vector{3~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Digit2 ~std_logic_vector{3~downto~0}~124 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Digit3 ~std_logic_vector{3~downto~0}~126 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~128 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal counter ~std_logic_vector{15~downto~0}~13 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal rez_mux ~std_logic_vector{3~downto~0}~13 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~139 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(7))(_sensitivity(4))(_read(7)))))
      (line__53(_architecture 1 0 53 (_process (_simple)(_target(5))(_sensitivity(7)))))
      (line__63(_architecture 2 0 63 (_process (_simple)(_target(8))(_sensitivity(7))(_read(2)(3)(1)(0)))))
      (line__74(_architecture 3 0 74 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
  )
  (_model . Behavioral 4 -1
  )
)
