Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 3AD4916E9AE
	for <lists+qemu-devel@lfdr.de>; Tue, 25 Feb 2020 16:11:25 +0100 (CET)
Received: from localhost ([::1]:58396 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1j6bro-0004IV-Al
	for lists+qemu-devel@lfdr.de; Tue, 25 Feb 2020 10:11:24 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10]:54939)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <Babu.Moger@amd.com>) id 1j6bqu-0003qY-Jd
 for qemu-devel@nongnu.org; Tue, 25 Feb 2020 10:10:30 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <Babu.Moger@amd.com>) id 1j6bqs-0008Tu-JC
 for qemu-devel@nongnu.org; Tue, 25 Feb 2020 10:10:28 -0500
Received: from mail-mw2nam10on2053.outbound.protection.outlook.com
 ([40.107.94.53]:48096 helo=NAM10-MW2-obe.outbound.protection.outlook.com)
 by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_256_CBC_SHA1:32)
 (Exim 4.71) (envelope-from <Babu.Moger@amd.com>) id 1j6bqs-0008TI-55
 for qemu-devel@nongnu.org; Tue, 25 Feb 2020 10:10:26 -0500
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=BxYL5Z4wEsL1oCRJ+pRAyoRdtWkjO5dlSdD7i7q1W/lHj8MzEM5vcx8CIfEoI2mL2XF3Ay0wa8L+oEKtWGJuG1bcvzkrNwub5KamYVBiijAMMHUXKJhYiqWZDU6IBj+Dj51SpZw4DYq1saNwgkkyZnR2e/tX1qd1I9mgSZwCf4ZUWPM/Twp97YofbxrMKuVS8G1MluGa8GfZkQOoDM2qHKBcssM6NWj8f07jxtmmHafENc9IEoxMPmM4e1nMwqrXCpa3mUpGIF6fCn74G9zBvnazaFTBIVbFy6LKGaZWyZDw99wlDhw47kmcc2ksMs9IoKU7GhjMxWLcy/WWh7tnnA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=cN4PiHTpCETiF0z0SYGsEhxd/kkmU0G2OCtp9YBqTAo=;
 b=bjoSa9u7UB0Fp9PwTQsT0aB/1siYjbyDGw1T4X9snVuNu33GwFqkLa0Ym67qpZpmtA54t9vpRaAPnHsOcYWKMdEKuQ4T6IAK0V0YcZodNn4xnKltWdvR33ju4HBZAvhgAk40I5BoC9NHtQBnAmnARsDVbeP2MsJ4yo1RntOVs6I/IkL/VOq8pmTjEZSjD+dYBrrDx+arG020jhNCe6rGQzo34m1qlY4/SoMAPrgnipxxHzz4zIQU17kGOhimTNY5eIl/NPAHYIT2EJ9EmzbApYjo+Dg6lYZ0EpJOl/k4LIw0OPUAzyQYPbMlAETbnJulkRIk7McHlhbG6dMb9DhsIg==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass
 header.d=amd.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=amdcloud.onmicrosoft.com; s=selector2-amdcloud-onmicrosoft-com;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=cN4PiHTpCETiF0z0SYGsEhxd/kkmU0G2OCtp9YBqTAo=;
 b=IHrCvxNMZixtNrQ08CJIqr8naF0BaqPSwFfC4ZWUkh0PCCpovyAFEeLJ8uuDG3Ms8mntsuD9uEsXTXD1A3xhAR29TFqjvnEUl1gMYdlBQHzZH1HGap2I2vLJ2L6o9DKZD6cIuyQl+cXJAIki8DEIRF29FrWUvbaIQF5PdeODLNc=
Authentication-Results: spf=none (sender IP is )
 smtp.mailfrom=Babu.Moger@amd.com; 
Received: from SN1PR12MB2560.namprd12.prod.outlook.com (2603:10b6:802:26::19)
 by SN1PR12MB2413.namprd12.prod.outlook.com (2603:10b6:802:2b::29)
 with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2750.17; Tue, 25 Feb
 2020 15:10:23 +0000
Received: from SN1PR12MB2560.namprd12.prod.outlook.com
 ([fe80::2008:df09:34a9:62fa]) by SN1PR12MB2560.namprd12.prod.outlook.com
 ([fe80::2008:df09:34a9:62fa%7]) with mapi id 15.20.2750.021; Tue, 25 Feb 2020
 15:10:23 +0000
Subject: Re: [PATCH v4 09/16] target/i386: Cleanup and use the EPYC mode
 topology functions
To: Igor Mammedov <imammedo@redhat.com>
References: <158161767653.48948.10578064482878399556.stgit@naples-babu.amd.com>
 <158161784564.48948.10610888499052239029.stgit@naples-babu.amd.com>
 <20200224095253.17fb9852@redhat.com>
 <85bb2603-115a-1df2-df5d-887faae66bbe@amd.com>
 <20200225084905.11b9731d@redhat.com>
From: Babu Moger <babu.moger@amd.com>
Message-ID: <86998df5-7cba-92f9-454b-6ad24d4c0ea7@amd.com>
Date: Tue, 25 Feb 2020 09:10:21 -0600
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101
 Thunderbird/68.4.1
In-Reply-To: <20200225084905.11b9731d@redhat.com>
Content-Type: text/plain; charset=utf-8
Content-Language: en-US
Content-Transfer-Encoding: quoted-printable
X-ClientProxiedBy: DM6PR13CA0033.namprd13.prod.outlook.com
 (2603:10b6:5:bc::46) To SN1PR12MB2560.namprd12.prod.outlook.com
 (2603:10b6:802:26::19)
MIME-Version: 1.0
X-MS-Exchange-MessageSentRepresentingType: 1
Received: from [10.236.30.87] (165.204.77.1) by
 DM6PR13CA0033.namprd13.prod.outlook.com (2603:10b6:5:bc::46) with Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.2772.11 via Frontend Transport; Tue, 25 Feb 2020 15:10:23 +0000
X-Originating-IP: [165.204.77.1]
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-HT: Tenant
X-MS-Office365-Filtering-Correlation-Id: 5fba8f3f-b21d-41ef-00e0-08d7ba04d666
X-MS-TrafficTypeDiagnostic: SN1PR12MB2413:
X-Microsoft-Antispam-PRVS: <SN1PR12MB24138F17FBEB99FF2E3F4C7A95ED0@SN1PR12MB2413.namprd12.prod.outlook.com>
X-MS-Oob-TLC-OOBClassifiers: OLM:2276;
X-Forefront-PRVS: 0324C2C0E2
X-Forefront-Antispam-Report: SFV:NSPM;
 SFS:(10009020)(4636009)(346002)(136003)(366004)(376002)(396003)(39860400002)(199004)(189003)(2906002)(16576012)(5660300002)(316002)(52116002)(31686004)(36756003)(8676002)(31696002)(4326008)(2616005)(44832011)(8936002)(16526019)(478600001)(30864003)(81166006)(6486002)(26005)(186003)(81156014)(53546011)(956004)(66556008)(6916009)(66946007)(66476007)(86362001);
 DIR:OUT; SFP:1101; SCL:1; SRVR:SN1PR12MB2413;
 H:SN1PR12MB2560.namprd12.prod.outlook.com; FPR:; SPF:None; LANG:en;
 PTR:InfoNoRecords; A:1; MX:1; 
Received-SPF: None (protection.outlook.com: amd.com does not designate
 permitted sender hosts)
X-MS-Exchange-SenderADCheck: 1
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: UqOxDIA8NK/2Y8fcrwh4hmSyIjQU7Fs2FkrfTtmDjtmGIima9o1184FfRvZj9CSEyk+BM9nLUZThrcADC711qTWcahQf/sR2SWrqZTEUxyJO2ZxWRJljgXscydFkovDy0Xw7OtnD9TCKc4EHFEvoQuGUs+7RAkSJgI3/fdSri0mnox6VJS0i97ynL3zQvTdRV46fhYGHI+iAGtrIA1FFxhTgxCWgRtPjkeQycain5+bN1LhgS0qRqBDNmy34ZUC09mI+HbxKbPd4LU6m3o12kTcNBfPK73vOr9X74oswy9Br5HCN/GFviacog115+rGMq8TvQ4tcdRK9osjp0th6H154wqSCm7IJqGwSOwukkpLzUAjOOab3RoQeAME83jJ4ICK/tyi5NQ4VZKg29ngDf1pUawEc/Tuzcb3D8j/FEruBbExbPEKgYL6XOwgRPAZC
X-MS-Exchange-AntiSpam-MessageData: MZPmRt7ONQZ2m52u3SnT62R88PbMI69wOsjC9gZX2qpgwnVK9pOJMb1aGgMFAyVLaXkcBG5FTXJ5d2/B95dENP3I500anTZNU7X+IE8vUvvtwPiwF9JqCoPBwV/NexKP/wT3gwn7KPcBrt7AOXZNpA==
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 5fba8f3f-b21d-41ef-00e0-08d7ba04d666
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 25 Feb 2020 15:10:23.8567 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: sJL4aEx5CCfm3XzrCq1yjRsSAwHH5wHcxsZjdmy6bxm0utpmtO9Lsc2TcajzWV/X
X-MS-Exchange-Transport-CrossTenantHeadersStamped: SN1PR12MB2413
X-detected-operating-system: by eggs.gnu.org: Windows 7 or 8 [fuzzy]
X-Received-From: 40.107.94.53
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: ehabkost@redhat.com, mst@redhat.com, qemu-devel@nongnu.org,
 pbonzini@redhat.com, rth@twiddle.net
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>



On 2/25/20 1:49 AM, Igor Mammedov wrote:
> On Mon, 24 Feb 2020 11:29:37 -0600
> Babu Moger <babu.moger@amd.com> wrote:
>=20
>> On 2/24/20 2:52 AM, Igor Mammedov wrote:
>>> On Thu, 13 Feb 2020 12:17:25 -0600
>>> Babu Moger <babu.moger@amd.com> wrote:
>>>  =20
>>>> Use the new functions from topology.h and delete the unused code. Give=
n the
>>>> sockets, nodes, cores and threads, the new functions generate apic id =
for EPYC
>>>> mode. Removes all the hardcoded values.
>>>>
>>>> Signed-off-by: Babu Moger <babu.moger@amd.com> =20
>>>
>>> modulo MAX() macro, looks fine to me =20
>>
>> Igor, Sorry. What do you mean here?
>=20
> I meant s/MAX(topo_info->nodes_per_pkg, 1)/topo_info->nodes_per_pkg/
>=20
> after it's made sure that topo_info->nodes_per_pkg is always valid.
>=20
>=20
> (I believe I've commented on that somewhere. Series isn't split nicely,
> so I've ended up applying it all and then reviewing so comments might
> look out of the place sometimes, hopefully next revision will be easier
> to review)

Ok. I got it. Thanks

>=20
>>>  =20
>>>> ---
>>>>  target/i386/cpu.c |  162 +++++++++++---------------------------------=
---------
>>>>  1 file changed, 35 insertions(+), 127 deletions(-)
>>>>
>>>> diff --git a/target/i386/cpu.c b/target/i386/cpu.c
>>>> index 5d6edfd09b..19675eb696 100644
>>>> --- a/target/i386/cpu.c
>>>> +++ b/target/i386/cpu.c
>>>> @@ -338,68 +338,15 @@ static void encode_cache_cpuid80000006(CPUCacheI=
nfo *l2,
>>>>      }
>>>>  }
>>>> =20
>>>> -/*
>>>> - * Definitions used for building CPUID Leaf 0x8000001D and 0x8000001E
>>>> - * Please refer to the AMD64 Architecture Programmer=E2=80=99s Manual=
 Volume 3.
>>>> - * Define the constants to build the cpu topology. Right now, TOPOEXT
>>>> - * feature is enabled only on EPYC. So, these constants are based on
>>>> - * EPYC supported configurations. We may need to handle the cases if
>>>> - * these values change in future.
>>>> - */
>>>> -/* Maximum core complexes in a node */
>>>> -#define MAX_CCX 2
>>>> -/* Maximum cores in a core complex */
>>>> -#define MAX_CORES_IN_CCX 4
>>>> -/* Maximum cores in a node */
>>>> -#define MAX_CORES_IN_NODE 8
>>>> -/* Maximum nodes in a socket */
>>>> -#define MAX_NODES_PER_SOCKET 4
>>>> -
>>>> -/*
>>>> - * Figure out the number of nodes required to build this config.
>>>> - * Max cores in a node is 8
>>>> - */
>>>> -static int nodes_in_socket(int nr_cores)
>>>> -{
>>>> -    int nodes;
>>>> -
>>>> -    nodes =3D DIV_ROUND_UP(nr_cores, MAX_CORES_IN_NODE);
>>>> -
>>>> -   /* Hardware does not support config with 3 nodes, return 4 in that=
 case */
>>>> -    return (nodes =3D=3D 3) ? 4 : nodes;
>>>> -}
>>>> -
>>>> -/*
>>>> - * Decide the number of cores in a core complex with the given nr_cor=
es using
>>>> - * following set constants MAX_CCX, MAX_CORES_IN_CCX, MAX_CORES_IN_NO=
DE and
>>>> - * MAX_NODES_PER_SOCKET. Maintain symmetry as much as possible
>>>> - * L3 cache is shared across all cores in a core complex. So, this wi=
ll also
>>>> - * tell us how many cores are sharing the L3 cache.
>>>> - */
>>>> -static int cores_in_core_complex(int nr_cores)
>>>> -{
>>>> -    int nodes;
>>>> -
>>>> -    /* Check if we can fit all the cores in one core complex */
>>>> -    if (nr_cores <=3D MAX_CORES_IN_CCX) {
>>>> -        return nr_cores;
>>>> -    }
>>>> -    /* Get the number of nodes required to build this config */
>>>> -    nodes =3D nodes_in_socket(nr_cores);
>>>> -
>>>> -    /*
>>>> -     * Divide the cores accros all the core complexes
>>>> -     * Return rounded up value
>>>> -     */
>>>> -    return DIV_ROUND_UP(nr_cores, nodes * MAX_CCX);
>>>> -}
>>>> -
>>>>  /* Encode cache info for CPUID[8000001D] */
>>>> -static void encode_cache_cpuid8000001d(CPUCacheInfo *cache, CPUState =
*cs,
>>>> -                                uint32_t *eax, uint32_t *ebx,
>>>> -                                uint32_t *ecx, uint32_t *edx)
>>>> +static void encode_cache_cpuid8000001d(CPUCacheInfo *cache,
>>>> +                                       X86CPUTopoInfo *topo_info,
>>>> +                                       uint32_t *eax, uint32_t *ebx,
>>>> +                                       uint32_t *ecx, uint32_t *edx)
>>>>  {
>>>>      uint32_t l3_cores;
>>>> +    unsigned nodes =3D MAX(topo_info->nodes_per_pkg, 1);
>>>> +
>>>>      assert(cache->size =3D=3D cache->line_size * cache->associativity=
 *
>>>>                            cache->partitions * cache->sets);
>>>> =20
>>>> @@ -408,10 +355,13 @@ static void encode_cache_cpuid8000001d(CPUCacheI=
nfo *cache, CPUState *cs,
>>>> =20
>>>>      /* L3 is shared among multiple cores */
>>>>      if (cache->level =3D=3D 3) {
>>>> -        l3_cores =3D cores_in_core_complex(cs->nr_cores);
>>>> -        *eax |=3D ((l3_cores * cs->nr_threads) - 1) << 14;
>>>> +        l3_cores =3D DIV_ROUND_UP((topo_info->dies_per_pkg *
>>>> +                                 topo_info->cores_per_die *
>>>> +                                 topo_info->threads_per_core),
>>>> +                                 nodes);
>>>> +        *eax |=3D (l3_cores - 1) << 14;
>>>>      } else {
>>>> -        *eax |=3D ((cs->nr_threads - 1) << 14);
>>>> +        *eax |=3D ((topo_info->threads_per_core - 1) << 14);
>>>>      }
>>>> =20
>>>>      assert(cache->line_size > 0);
>>>> @@ -431,55 +381,17 @@ static void encode_cache_cpuid8000001d(CPUCacheI=
nfo *cache, CPUState *cs,
>>>>             (cache->complex_indexing ? CACHE_COMPLEX_IDX : 0);
>>>>  }
>>>> =20
>>>> -/* Data structure to hold the configuration info for a given core ind=
ex */
>>>> -struct core_topology {
>>>> -    /* core complex id of the current core index */
>>>> -    int ccx_id;
>>>> -    /*
>>>> -     * Adjusted core index for this core in the topology
>>>> -     * This can be 0,1,2,3 with max 4 cores in a core complex
>>>> -     */
>>>> -    int core_id;
>>>> -    /* Node id for this core index */
>>>> -    int node_id;
>>>> -    /* Number of nodes in this config */
>>>> -    int num_nodes;
>>>> -};
>>>> -
>>>> -/*
>>>> - * Build the configuration closely match the EPYC hardware. Using the=
 EPYC
>>>> - * hardware configuration values (MAX_CCX, MAX_CORES_IN_CCX, MAX_CORE=
S_IN_NODE)
>>>> - * right now. This could change in future.
>>>> - * nr_cores : Total number of cores in the config
>>>> - * core_id  : Core index of the current CPU
>>>> - * topo     : Data structure to hold all the config info for this cor=
e index
>>>> - */
>>>> -static void build_core_topology(int nr_cores, int core_id,
>>>> -                                struct core_topology *topo)
>>>> -{
>>>> -    int nodes, cores_in_ccx;
>>>> -
>>>> -    /* First get the number of nodes required */
>>>> -    nodes =3D nodes_in_socket(nr_cores);
>>>> -
>>>> -    cores_in_ccx =3D cores_in_core_complex(nr_cores);
>>>> -
>>>> -    topo->node_id =3D core_id / (cores_in_ccx * MAX_CCX);
>>>> -    topo->ccx_id =3D (core_id % (cores_in_ccx * MAX_CCX)) / cores_in_=
ccx;
>>>> -    topo->core_id =3D core_id % cores_in_ccx;
>>>> -    topo->num_nodes =3D nodes;
>>>> -}
>>>> -
>>>>  /* Encode cache info for CPUID[8000001E] */
>>>> -static void encode_topo_cpuid8000001e(CPUState *cs, X86CPU *cpu,
>>>> +static void encode_topo_cpuid8000001e(X86CPUTopoInfo *topo_info, X86C=
PU *cpu,
>>>>                                         uint32_t *eax, uint32_t *ebx,
>>>>                                         uint32_t *ecx, uint32_t *edx)
>>>>  {
>>>> -    struct core_topology topo =3D {0};
>>>> -    unsigned long nodes;
>>>> +    X86CPUTopoIDs topo_ids =3D {0};
>>>> +    unsigned long nodes =3D MAX(topo_info->nodes_per_pkg, 1);
>>>>      int shift;
>>>> =20
>>>> -    build_core_topology(cs->nr_cores, cpu->core_id, &topo);
>>>> +    x86_topo_ids_from_apicid_epyc(cpu->apic_id, topo_info, &topo_ids)=
;
>>>> +
>>>>      *eax =3D cpu->apic_id;
>>>>      /*
>>>>       * CPUID_Fn8000001E_EBX
>>>> @@ -496,12 +408,8 @@ static void encode_topo_cpuid8000001e(CPUState *c=
s, X86CPU *cpu,
>>>>       *             3 Core complex id
>>>>       *           1:0 Core id
>>>>       */
>>>> -    if (cs->nr_threads - 1) {
>>>> -        *ebx =3D ((cs->nr_threads - 1) << 8) | (topo.node_id << 3) |
>>>> -                (topo.ccx_id << 2) | topo.core_id;
>>>> -    } else {
>>>> -        *ebx =3D (topo.node_id << 4) | (topo.ccx_id << 3) | topo.core=
_id;
>>>> -    }
>>>> +    *ebx =3D ((topo_info->threads_per_core - 1) << 8) | (topo_ids.nod=
e_id << 3) |
>>>> +            (topo_ids.core_id);
>>>>      /*
>>>>       * CPUID_Fn8000001E_ECX
>>>>       * 31:11 Reserved
>>>> @@ -510,9 +418,9 @@ static void encode_topo_cpuid8000001e(CPUState *cs=
, X86CPU *cpu,
>>>>       *         2  Socket id
>>>>       *       1:0  Node id
>>>>       */
>>>> -    if (topo.num_nodes <=3D 4) {
>>>> -        *ecx =3D ((topo.num_nodes - 1) << 8) | (cpu->socket_id << 2) =
|
>>>> -                topo.node_id;
>>>> +
>>>> +    if (nodes <=3D 4) {
>>>> +        *ecx =3D ((nodes - 1) << 8) | (topo_ids.pkg_id << 2) | topo_i=
ds.node_id;
>>>>      } else {
>>>>          /*
>>>>           * Node id fix up. Actual hardware supports up to 4 nodes. Bu=
t with
>>>> @@ -527,10 +435,10 @@ static void encode_topo_cpuid8000001e(CPUState *=
cs, X86CPU *cpu,
>>>>           * number of nodes. find_last_bit returns last set bit(0 base=
d). Left
>>>>           * shift(+1) the socket id to represent all the nodes.
>>>>           */
>>>> -        nodes =3D topo.num_nodes - 1;
>>>> +        nodes -=3D 1;
>>>>          shift =3D find_last_bit(&nodes, 8);
>>>> -        *ecx =3D ((topo.num_nodes - 1) << 8) | (cpu->socket_id << (sh=
ift + 1)) |
>>>> -                topo.node_id;
>>>> +        *ecx =3D (nodes << 8) | (topo_ids.pkg_id << (shift + 1)) |
>>>> +               topo_ids.node_id;
>>>>      }
>>>>      *edx =3D 0;
>>>>  }
>>>> @@ -5318,6 +5226,7 @@ void cpu_x86_cpuid(CPUX86State *env, uint32_t in=
dex, uint32_t count,
>>>>      uint32_t signature[3];
>>>>      X86CPUTopoInfo topo_info;
>>>> =20
>>>> +    topo_info.nodes_per_pkg =3D env->nr_nodes;
>>>>      topo_info.dies_per_pkg =3D env->nr_dies;
>>>>      topo_info.cores_per_die =3D cs->nr_cores;
>>>>      topo_info.threads_per_core =3D cs->nr_threads;
>>>> @@ -5737,20 +5646,20 @@ void cpu_x86_cpuid(CPUX86State *env, uint32_t =
index, uint32_t count,
>>>>          }
>>>>          switch (count) {
>>>>          case 0: /* L1 dcache info */
>>>> -            encode_cache_cpuid8000001d(env->cache_info_amd.l1d_cache,=
 cs,
>>>> -                                       eax, ebx, ecx, edx);
>>>> +            encode_cache_cpuid8000001d(env->cache_info_amd.l1d_cache,
>>>> +                                       &topo_info, eax, ebx, ecx, edx=
);
>>>>              break;
>>>>          case 1: /* L1 icache info */
>>>> -            encode_cache_cpuid8000001d(env->cache_info_amd.l1i_cache,=
 cs,
>>>> -                                       eax, ebx, ecx, edx);
>>>> +            encode_cache_cpuid8000001d(env->cache_info_amd.l1i_cache,
>>>> +                                       &topo_info, eax, ebx, ecx, edx=
);
>>>>              break;
>>>>          case 2: /* L2 cache info */
>>>> -            encode_cache_cpuid8000001d(env->cache_info_amd.l2_cache, =
cs,
>>>> -                                       eax, ebx, ecx, edx);
>>>> +            encode_cache_cpuid8000001d(env->cache_info_amd.l2_cache,
>>>> +                                       &topo_info, eax, ebx, ecx, edx=
);
>>>>              break;
>>>>          case 3: /* L3 cache info */
>>>> -            encode_cache_cpuid8000001d(env->cache_info_amd.l3_cache, =
cs,
>>>> -                                       eax, ebx, ecx, edx);
>>>> +            encode_cache_cpuid8000001d(env->cache_info_amd.l3_cache,
>>>> +                                       &topo_info, eax, ebx, ecx, edx=
);
>>>>              break;
>>>>          default: /* end of info */
>>>>              *eax =3D *ebx =3D *ecx =3D *edx =3D 0;
>>>> @@ -5759,8 +5668,7 @@ void cpu_x86_cpuid(CPUX86State *env, uint32_t in=
dex, uint32_t count,
>>>>          break;
>>>>      case 0x8000001E:
>>>>          assert(cpu->core_id <=3D 255);
>>>> -        encode_topo_cpuid8000001e(cs, cpu,
>>>> -                                  eax, ebx, ecx, edx);
>>>> +        encode_topo_cpuid8000001e(&topo_info, cpu, eax, ebx, ecx, edx=
);
>>>>          break;
>>>>      case 0xC0000000:
>>>>          *eax =3D env->cpuid_xlevel2;
>>>> =20
>>>  =20
>>
>=20

