{
  "timestamp": "2026-01-28T13:56:38.389533",
  "stage": "discover_logs",
  "inputs": {
    "parsed_spec": {},
    "search_root": "../../../Test/IP_project_folder/logs"
  },
  "outputs": {
    "discovered_log_files": [
      "../../../Test/IP_project_folder/logs\\genus.syn_opt.log",
      "../../../Test/IP_project_folder/logs\\func_rcss_0p675v_125c_pcss_cmax_pcff3_setup_sta_post_route.log",
      "../../../Test/IP_project_folder/logs\\genus.syn_generic.log",
      "../../../Test/IP_project_folder/logs\\clp.log",
      "../../../Test/IP_project_folder/logs\\dft_check_test.log"
    ],
    "log_snippets": {
      "../../../Test/IP_project_folder/logs\\genus.syn_opt.log": {
        "file_path": "../../../Test/IP_project_folder/logs\\genus.syn_opt.log",
        "snippets": [],
        "file_header": "Cadence Genus(TM) Synthesis Solution.\nCopyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.\nCadence and the Cadence logo are registered trademarks and Genus is a trademark\nof Cadence Design Systems, Inc. in the United States and other countries.\n\n[13:26:18.519087] Configured Lic search path (23.02-s006): 5280@noidpclic-lb1:5280@noidpclic02:5280@noidpclic04:5281@noidpclic-lb1:5281@noidpclic02:5281@noidpclic04:27000@sjtplic4\n\nVersion: 23.14-s090_1, built Wed Feb 26 21:19:50 PST 2025\nOptions: -batch -log /projects/ucie_t3_pd/FRONT_END/work/yyin/NU/work/phy_cmn_phase_align_digtop/yuyin_test_run_5/logs/.all_logs/genus.syn_opt.20250908_132612 -execute {if {[catch {init_flow  {flow_script /projects/ucie_t3_pd/FRONT_END/work/yyin/NU/work/phy_cmn_phase_align_digtop/yuyin_test_run_5/prep_flow/flow.yaml yaml_script {} flow_no_check 0 parent_uuid {} previous_uuid 1184c27e-71a8-4fb4-a020-05256d90ebf4 top_dir /projects/ucie_t3_pd/FRONT_END/work/yyin/NU/work/phy_cmn_phase_align_digtop/yuyin_test_run_5/flowtool flow_dir . status_file /projects/ucie_t3_pd/FRONT_END/work/yyin/NU/work/phy_cmn_phase_align_digtop/yuyin_test_run_5/flowtool/flow.status.d/genus.syn_opt.20250908_132612 metrics_file /projects/ucie_t3_pd/FRONT_END/work/yyin/NU/work/phy_cmn_phase_align_digtop/yuyin_test_run_5/flowtool/flow.metrics.d/genus.syn_opt.20250908_132612 run_tag {} db {cdb /projects/ucie_t3_pd/FRONT_END/work/yyin/NU/work/phy_cmn_phase_align_digtop/yuyin_test_run_5/data/syn_map.20250908_131712/dbs/syn_map.block_finish.cdb phy_cmn_phase_align_digtop {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname nfdpc206 flowtool_pid 107514} flow {flow flow:flow_current dir . db {cdb ../data/syn_map.20250908_131712/dbs/syn_map.block_finish.cdb phy_cmn_phase_align_digtop {}} branch {} tool genus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname nfdpc206 flowtool_pid 107514} uuid 1184c27e-71a8-4fb4-a020-05256d90ebf4 tool_optio..."
      },
      "../../../Test/IP_project_folder/logs\\func_rcss_0p675v_125c_pcss_cmax_pcff3_setup_sta_post_route.log": {
        "file_path": "../../../Test/IP_project_folder/logs\\func_rcss_0p675v_125c_pcss_cmax_pcff3_setup_sta_post_route.log",
        "snippets": [],
        "file_header": "report_annotated_parasitics -list_not_annotated -list_real_net -list_broken_net\n<CMD> report_annotated_parasitics -list_not_annotated -list_real_net -list_broken_net\n####################################################################\n# report_annotated_parasitics: Mon Sep 15 08:05:40 2025\n#   view: func_rcss_0p675v_125c_pcss_cmax_pcff3_setup\n#   -list_not_annotated\n#   -list_real_net\n#   -list_broken_net\n####################################################################\n#\n# list syntax: type: net_name [nrCap Cap nrXCap XCap nrRes Res]\n# unit: pF, Ohm\n\nNot annotated real net: [u_pcs_top/u_phy_pcs_reg_ctrl/u_pcs_cdb_reg/UNCONNECTED_HIER_Z314]\n\n# Summary of Annotated Parasitics:\n+------------------------------------------------------------------------------+\n|    Net Type         |    Count   |   Annotated (%)     | Not Annotated (%)   |\n+---------------------+------------+---------------------+---------------------+\n| total               |     100742 |      60926 60.48%   |      39816 39.52%   |\n+---------------------+------------+---------------------+---------------------+\n| assign (*)          |         73 |          0  0.00%   |         73 100.00%   |\n| 0-term:floating (*) |      38274 |          0  0.00%   |      38274 100.00%   |\n| 1-term:no load      |       1480 |         11  0.74%   |       1469 99.26%   |\n| real net (complete) |      60913 |      60913 100.00%   |          0  0.00%   |\n| real net (broken)   |          2 |          2 100.00%   |          0  0.00%   |\n| zero capacitance net|          0 |          0  0.00%   |          0  0.00%   |\n+------------------------------------------------------------------------------+\nNote for Net Types marked \"(*)\":  Such nets are never timed, but reported here for informational purpose.\n\n+-----------------------------------------------------------------+\n| Annotated |    Res (MOhm)   |    Cap (pF)     |    XCap (pF)    |\n+-----------+-----------------+-----------------+-----------------+\n| Count     |       11400..."
      },
      "../../../Test/IP_project_folder/logs\\genus.syn_generic.log": {
        "file_path": "../../../Test/IP_project_folder/logs\\genus.syn_generic.log",
        "snippets": [],
        "file_header": "Cadence Genus(TM) Synthesis Solution.\nCopyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.\nCadence and the Cadence logo are registered trademarks and Genus is a trademark\nof Cadence Design Systems, Inc. in the United States and other countries.\n\n[12:54:03.519039] Configured Lic search path (23.02-s006): 5280@noidpclic-lb1:5280@noidpclic02:5280@noidpclic04:5281@noidpclic-lb1:5281@noidpclic02:5281@noidpclic04:27000@sjtplic4\n\nVersion: 23.14-s090_1, built Wed Feb 26 21:19:50 PST 2025\nOptions: -batch -log /projects/ucie_t3_pd/FRONT_END/work/yyin/NU/work/phy_cmn_phase_align_digtop/yuyin_test_run_5/logs/.all_logs/genus.syn_generic.20250908_125356 -execute {if {[catch {init_flow  {flow_script /projects/ucie_t3_pd/FRONT_END/work/yyin/NU/work/phy_cmn_phase_align_digtop/yuyin_test_run_5/prep_flow/flow.yaml yaml_script {} flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /projects/ucie_t3_pd/FRONT_END/work/yyin/NU/work/phy_cmn_phase_align_digtop/yuyin_test_run_5/flowtool flow_dir . status_file /projects/ucie_t3_pd/FRONT_END/work/yyin/NU/work/phy_cmn_phase_align_digtop/yuyin_test_run_5/flowtool/flow.status.d/genus.syn_generic.20250908_125356 metrics_file /projects/ucie_t3_pd/FRONT_END/work/yyin/NU/work/phy_cmn_phase_align_digtop/yuyin_test_run_5/flowtool/flow.metrics.d/genus.syn_generic.20250908_125356 run_tag {} db {{} {} {} {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname nfdpc206 flowtool_pid 107514} flow {flow flow:flow_current tool genus tool_options {} dir . db {{} {} {} {}} start_step {tool genus flow flow:flow_current canonical_path {.steps flow:full_flow .steps flow:synthesis .steps flow:syn_generic .steps flow_step:block_start} step flow_step:block_start features {} str full_flow.synthesis.syn_generic.block_start} branch {} caller_data {group 0 process_branch 0} uuid {} parent_uuid {} case_sensitive_match 0 child_of {} process_branch_trunk 1} flow_name flow:flow_current first_step {tool ge..."
      },
      "../../../Test/IP_project_folder/logs\\clp.log": {
        "file_path": "../../../Test/IP_project_folder/logs\\clp.log",
        "snippets": [],
        "file_header": "\n                           CONFORMAL (R) Verify                           \n           Version 24.10-s200 (23-Aug-2024) (64 bit executable)           \n   Copyright (c) Cadence Design Systems, Inc., 1997-2024. All Rights Reserved\n\n\nThis program is proprietary and confidential information belonging to\nCadence Design Systems, Inc., and may be used and disclosed only as authorized\nin a license agreement controlling such use and disclosure.\n\n// Warning: This version is 424 days old. You can download the latest version from http://downloads.cadence.com.\n\n0\n// Command: set_dofile_abort off\n0\n// Command: set_undefined_cell Black_box\n0\n// Command: set_lowpower_option -local_constants\n0\n// Command: set_lowpower_option -native_1801\n0\n// Command: set_lowpower_option -analysis_style post_synthesis\n0\n// Command: set_lowpower_option -no_use_strategy_location_as_hierarchy\n0\n// Command: set_lowpower_option -exclude_single_pwr_and_single_gnd_at_missing_csn_macro\n0\n// Command: set_lowpower_option -witness_limit 0\n0\n// Command: set_lowpower_option -enable_terminal_boundary_support\n0\n// Command: set_rule_handling STRUCT_UNDRIVEN_PIN_LP_TOP -warning\n0\n// Command: set_naming_rule %L_%s %L_%d_%s %s -instance\n\n// Command: read_power_intent -1801 \\\n//              final/xcvr_syn.upf\n// Warning: (1801_STRATEGY_NO_EFFECTIVE_ELEMENT) Strategy does not apply to any design instances or ports (occurrence:9)\n// Warning: (1801_STRATEGY_OVERRIDDEN) Strategy applies to design objects affected by higher priority strategies (occurrence:338)\n// Note: (PG_CONN_SUPPLY_NET_WITHOUT_SOURCE) Supply net power source is not defined (occurrence:1)\n// Note: (STRUCT_FLOATING_OUTPUT_LP) Low power cell output is floating (occurrence:195)\n// Error: (CROSSING_OFF_TO_ON_NOLP) Invalid OFF to ON crossing (occurrence:3744)\n// Error: (CROSSING_OFF_TO_ON_LSH) Level shifter cell fails OFF to ON check (occurrence:333)\n// Error: (CROSSING_OFF_TO_ON_RET) Retention cell fails OFF to ON check (occurrence:117)\n// Warning: (LSH_NO_M..."
      },
      "../../../Test/IP_project_folder/logs\\dft_check_test.log": {
        "file_path": "../../../Test/IP_project_folder/logs\\dft_check_test.log",
        "snippets": [],
        "file_header": "################################################################################\n# Synthesis Log File - Test Data for DFT Check\n################################################################################\n\n... previous synthesis steps ...\n\n  Checking DFT rules for 'cdnsdrq_data_sync_synth_lh0_4_3' module under 'LV' style\n\nDetected 10 DFT rule violation(s)\n\tSummary of check_dft_rules\n\t**************************\n\tNumber of usable scan cells: 752\nClock Rule Violations:\n---------------------\n\t  Internally driven clock net: 0\n\t      Tied constant clock net: 0\n\t           Undriven clock net: 0\n\tConflicting async & clock net: 0\n\t              Misc. clock net: 0\n\nAsync. set/reset Rule Violations:\n--------------------------------\n\tInternally driven async net: 0\n\t      Tied active async net: 10\n\t         Undriven async net: 0\n\t            Misc. async net: 0\n\n   Total number of DFT violations: 10\n\nInfo   : Message severity has been changed from default value. [MESG-7]\n       : Message 'DFT-302' default severity is 'Warning'\nError  : DFT Async Rule Violation. [DFT-302] [check_dft_rules]\n       : # 0 <vid 0_async>: async signal driven to a constant active value, possibly due to a polarity conflict in module 'cdnsdrq_data_sync_synth_lh0_4_3', net 'genblk1_genblk1_reset_n_inv', inst/pin 'U_cm_cpl_ctrl_if_u_cdfd_pt_pos_u_data_sync_pi_val_req/u_data_sync_synth/genblk1_genblk1_u_data_sync_synth_4_1/cb'  [ASYNC-02]\n       : #sync signal is not controllable. Affected registers will be excluded from scan design.\n\nInfo   : Message severity has been changed from default value. [MESG-7]\n       : Message 'DFT-302' default severity is 'Warning'\nError  : DFT Async Rule Violation. [DFT-302] [check_dft_rules]\n       : # 1 <vid 1_async>: async signal driven to a constant active value, possibly due to a polarity conflict in module 'cdnsdrq_data_sync_synth_lh0_4_5', net 'genblk1_genblk1_reset_n_inv', inst/pin 'U_cm_cpl_ctrl_if_u_cdfd_pt_down_req/u_data_sync_synth/genblk1_genblk1_u_data_sync_sy..."
      }
    }
  }
}