m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Program/Quartus/RISCV_Multicycle/ModelSim/TestMasterBusSlaves
valtera_onchip_flash
Z1 !s110 1687254716
!i10b 1
!s100 7@ZObJ78HKmU<e9GYcE771
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IBB52Yj]b;gzaXSi5BLUJQ2
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1687173924
8./../../ip/ufm/simulation/submodules/altera_onchip_flash.v
F./../../ip/ufm/simulation/submodules/altera_onchip_flash.v
!i122 181
L0 38 286
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1687254716.000000
!s107 ./../../ip/ufm/simulation/submodules/altera_onchip_flash.v|
!s90 ./../../ip/ufm/simulation/submodules/altera_onchip_flash.v|-work|onchip_flash_0|
!i113 1
Z7 o-work onchip_flash_0
Z8 tCvgOpt 0
valtera_onchip_flash_a_address_write_protection_check
R1
!i10b 1
!s100 [Fz2PcEm;n2Y6lgA[0C>]1
R2
IF_=;;8ghHH]@87;F:b9=g3
R3
R0
R4
Z9 8./../../ip/ufm/simulation/submodules/altera_onchip_flash_util.v
Z10 F./../../ip/ufm/simulation/submodules/altera_onchip_flash_util.v
!i122 180
L0 147 49
R5
r1
!s85 0
31
R6
Z11 !s107 ./../../ip/ufm/simulation/submodules/altera_onchip_flash_util.v|
Z12 !s90 ./../../ip/ufm/simulation/submodules/altera_onchip_flash_util.v|-work|onchip_flash_0|
!i113 1
R7
R8
valtera_onchip_flash_address_range_check
R1
!i10b 1
!s100 CAbiQgcZchl`IMDiG4_3<2
R2
Iz[Ya<:MaoVzW1T1I8:CH70
R3
R0
R4
R9
R10
!i122 180
L0 38 15
R5
r1
!s85 0
31
R6
R11
R12
!i113 1
R7
R8
valtera_onchip_flash_address_write_protection_check
R1
!i10b 1
!s100 ^^L<l?XWk3>C^]_AbM_O12
R2
IFJ6nM]]j@2PK_?n2<2c[K3
R3
R0
R4
R9
R10
!i122 180
L0 55 53
R5
r1
!s85 0
31
R6
R11
R12
!i113 1
R7
R8
valtera_onchip_flash_avmm_data_controller
R1
!i10b 1
!s100 :jdLL:IFce7CDW]`E:aOe1
R2
IkfhEiW`=>12haF_YMaVBE3
R3
R0
R4
8./../../ip/ufm/simulation/submodules/altera_onchip_flash_avmm_data_controller.v
F./../../ip/ufm/simulation/submodules/altera_onchip_flash_avmm_data_controller.v
!i122 182
L0 38 1233
R5
r1
!s85 0
31
R6
!s107 ./../../ip/ufm/simulation/submodules/altera_onchip_flash_avmm_data_controller.v|
!s90 ./../../ip/ufm/simulation/submodules/altera_onchip_flash_avmm_data_controller.v|-work|onchip_flash_0|
!i113 1
R7
R8
valtera_onchip_flash_convert_address
R1
!i10b 1
!s100 P:bLXo33iSz=P]62E_be82
R2
I0>Cd<z1m2:S8bLS_^aO2b2
R3
R0
R4
R9
R10
!i122 180
L0 197 20
R5
r1
!s85 0
31
R6
R11
R12
!i113 1
R7
R8
valtera_onchip_flash_convert_sector
R1
!i10b 1
!s100 D3EI`ET4JJznK[mLm8nQP0
R2
IcZ1;D>fS^nEomiHE4hV511
R3
R0
R4
R9
R10
!i122 180
L0 219 23
R5
r1
!s85 0
31
R6
R11
R12
!i113 1
R7
R8
valtera_onchip_flash_counter
R1
!i10b 1
!s100 d:K0K`glN]6X[OIQ^5SYT0
R2
IiWN3PYm^6nl3]i<DSc^^:0
R3
R0
R4
R9
R10
!i122 180
L0 244 27
R5
r1
!s85 0
31
R6
R11
R12
!i113 1
R7
R8
valtera_onchip_flash_s_address_write_protection_check
R1
!i10b 1
!s100 =BNM^YiJQCX=M;oUTmHDT2
R2
IzF[kheeI68=TmB@hREcmC1
R3
R0
R4
R9
R10
!i122 180
L0 109 37
R5
r1
!s85 0
31
R6
R11
R12
!i113 1
R7
R8
