Cadence Genus(TM) Synthesis Solution.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: GENUS15.20 - 15.20-p004_1, built Sat Nov 14 2015
Options: -files ./03_synth/genus_shell.tcl 
Date:    Sun Aug 04 07:09:54 2024
Host:    centos7 (x86_64 w/Linux 3.10.0-1160.108.1.el7.x86_64) (2*AMD Ryzen 7 5800H with Radeon Graphics 512KB)
OS:      CentOS Linux release 7.9.2009 (Core)

Checking out license: Genus_Synthesis

Loading tool scripts...
Sourcing GUI preferences file /home/admin/.cadence/genus/gui.tcl...
Finished loading tool scripts (3 seconds elapsed).

Sourcing ./03_synth/genus_shell.tcl ...

  Message Summary for Library /opt/PDKs/skywater130/timing/sky130_fd_sc_hd__tt_025C_1v80.lib:
  *******************************************************************************************
  Could not find an attribute in the library. [LBR-436]: 454
  An unsupported construct was detected in this library. [LBR-40]: 851
  *******************************************************************************************
 

  Message Summary for Library /home/admin/shared/sky130_sram_macros-main/sky130_sram_1kbyte_1rw1r_8x1024_8/sky130_sram_1kbyte_1rw1r_8x1024_8_TT_1p8V_25C.lib:
  ***********************************************************************************************************************************************************
  Missing library level attribute. [LBR-516]: 1
  An unsupported construct was detected in this library. [LBR-40]: 2
  ***********************************************************************************************************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sky130_fd_sc_hd__tt_025C_1v80.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_12' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__diode_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__diode_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_bleeder_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_bleeder_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4' must have an output pin.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sky130_sram_1kbyte_1rw1r_8x1024_8_TT_1p8V_25C.lib'.
  Setting attribute of root '/': 'library' = /opt/PDKs/skywater130/timing/sky130_fd_sc_hd__tt_025C_1v80.lib /home/admin/shared/sky130_sram_macros-main/sky130_sram_1kbyte_1rw1r_8x1024_8/sky130_sram_1kbyte_1rw1r_8x1024_8_TT_1p8V_25C.lib
  Libraries have 328 usable logic and 62 usable sequential lib-cells.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'asynchronous_fifo' from file '00_src/asynchronous_fifo.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'asynchronous_fifo' with default parameters value.
Warning : Connected signal is wider than input port. [CDFG-464]
        : Signal width (11) does not match width of port 'a' (10) of instance 'adder' of module 'ksa_adder_data_size10' in file '00_src/wr_pt.v' on line 14.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Input port is wider than connected signal. [CDFG-467]
        : Signal width (1) does not match width of port 'b' (10) of instance 'adder' of module 'ksa_adder_data_size10' in file '00_src/wr_pt.v' on line 14.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Connected signal is wider than output port. [CDFG-465]
        : Signal width (11) does not match width of port 'sum' (10) of instance 'adder' of module 'ksa_adder_data_size10' in file '00_src/wr_pt.v' on line 14.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'b_wptr_next' in module 'wptr_handler_PTR_WIDTH10' in file '00_src/wr_pt.v' on line 16, column 37.
        : Use the 'hdl_undriven_signal_value' attribute to control treatment of undriven net during elaboration.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'b_wptr_next' in module 'wptr_handler_PTR_WIDTH10' in file '00_src/wr_pt.v' on line 19, column 8.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'cin' of instance 'adder' of module 'ksa_adder_data_size10' in file '00_src/wr_pt.v' on line 14, column 31.
        : Use the 'hdl_unconnected_input_port_value' attribute to control treatment of unconnected input port during elaboration.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'b_wptr' in module 'wptr_handler_PTR_WIDTH10' in file '00_src/wr_pt.v' on line 18, column 35.
Warning : Connected signal is wider than input port. [CDFG-464]
        : Signal width (11) does not match width of port 'a' (10) of instance 'adder' of module 'ksa_adder_data_size10' in file '00_src/r_pt.v' on line 12.
Warning : Input port is wider than connected signal. [CDFG-467]
        : Signal width (1) does not match width of port 'b' (10) of instance 'adder' of module 'ksa_adder_data_size10' in file '00_src/r_pt.v' on line 12.
Warning : Connected signal is wider than output port. [CDFG-465]
        : Signal width (11) does not match width of port 'sum' (10) of instance 'adder' of module 'ksa_adder_data_size10' in file '00_src/r_pt.v' on line 12.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'b_rptr_next' in module 'rptr_handler_PTR_WIDTH10' in file '00_src/r_pt.v' on line 16, column 37.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'b_rptr_next' in module 'rptr_handler_PTR_WIDTH10' in file '00_src/r_pt.v' on line 23, column 8.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'cin' of instance 'adder' of module 'ksa_adder_data_size10' in file '00_src/r_pt.v' on line 12, column 31.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'b_rptr' in module 'rptr_handler_PTR_WIDTH10' in file '00_src/r_pt.v' on line 22, column 35.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fifo_mem' with default parameters value.
Warning : Connected signal is wider than input port. [CDFG-464]
        : Signal width (11) does not match width of port 'waddr' (10) of instance 'fifom' of module 'fifo_mem' in file '00_src/asynchronous_fifo.v' on line 23.
Warning : Connected signal is wider than input port. [CDFG-464]
        : Signal width (11) does not match width of port 'raddr' (10) of instance 'fifom' of module 'fifo_mem' in file '00_src/asynchronous_fifo.v' on line 23.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'asynchronous_fifo'.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             4              4                                      elaborate
  Checking the design.

 	 Check Design Report
	 -------------------- 

 Long Module Names
----------------------
No subdesign's name is greater than 1.5k in length.

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'asynchronous_fifo'

No empty modules in design 'asynchronous_fifo'

 Unloaded Pin(s), Port(s)
 -------------------------
design 'asynchronous_fifo' has the following unloaded sequential elements
inst:asynchronous_fifo/rptr_h/b_rptr_reg[10]
inst:asynchronous_fifo/wptr_h/b_wptr_reg[10]
Total number of unloaded sequential elements in design 'asynchronous_fifo' : 2

No unloaded port in 'asynchronous_fifo'

 Unloaded Combinational Pin(s)
 -------------------------------
No unloaded combinational element in 'asynchronous_fifo'

 Assigns
 ------- 
Total number of assign statements in design 'asynchronous_fifo' : 0

 Undriven Port(s)/Pin(s)
 ------------------------
The following combinational pin(s) in design 'asynchronous_fifo' are undriven
pin:asynchronous_fifo/rptr_h/g10/in_0
pin:asynchronous_fifo/wptr_h/g10/in_0
Total number of combinational undriven pins in design 'asynchronous_fifo' : 2

No undriven sequential pin in 'asynchronous_fifo'

The following hierarchical pin(s) in design 'asynchronous_fifo' are undriven
hpin:asynchronous_fifo/wptr_h/adder/cin 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/mux_b_wptr_19_8/in_0[10] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/eq_34_31/A[10] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/mux_g_wptr_19_8/in_0[10] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/adder/cin 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/mux_b_rptr_23_8/in_0[10] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/eq_19_32/B[10] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/mux_g_rptr_23_8/in_0[10] 	 (fanout : 1)
Total number of hierarchical undriven pins in design 'asynchronous_fifo' : 8

No undriven port in 'asynchronous_fifo'

 Multidriven Port(s)/Pin(s)
--------------------------

No multidriven combinational pin in 'asynchronous_fifo'

No multidriven sequential pin in 'asynchronous_fifo'

No multidriven hierarchical pin in 'asynchronous_fifo'

No multidriven ports in 'asynchronous_fifo'

No multidriven unloaded nets in 'asynchronous_fifo'

  Constant Pin(s)
  ----------------
No constant combinational pin(s) in design 'asynchronous_fifo'

design 'asynchronous_fifo' has the following constant input sequential pin(s)
pin:asynchronous_fifo/fifom/RAM/web0
Total number of constant sequential pins in design 'asynchronous_fifo' : 1

design 'asynchronous_fifo' has the following constant input hierarchical pin(s)
hpin:asynchronous_fifo/sync_wptr/mux_q1_4_8/in_1[0] 	 (fanout : 1)
hpin:asynchronous_fifo/sync_wptr/mux_q1_4_8/in_1[1] 	 (fanout : 1)
hpin:asynchronous_fifo/sync_wptr/mux_q1_4_8/in_1[2] 	 (fanout : 1)
hpin:asynchronous_fifo/sync_wptr/mux_q1_4_8/in_1[3] 	 (fanout : 1)
hpin:asynchronous_fifo/sync_wptr/mux_q1_4_8/in_1[4] 	 (fanout : 1)
hpin:asynchronous_fifo/sync_wptr/mux_q1_4_8/in_1[5] 	 (fanout : 1)
hpin:asynchronous_fifo/sync_wptr/mux_q1_4_8/in_1[6] 	 (fanout : 1)
hpin:asynchronous_fifo/sync_wptr/mux_q1_4_8/in_1[7] 	 (fanout : 1)
hpin:asynchronous_fifo/sync_wptr/mux_q1_4_8/in_1[8] 	 (fanout : 1)
hpin:asynchronous_fifo/sync_wptr/mux_q1_4_8/in_1[9] 	 (fanout : 1)
hpin:asynchronous_fifo/sync_wptr/mux_q1_4_8/in_1[10] 	 (fanout : 1)
hpin:asynchronous_fifo/sync_wptr/mux_d_out_4_8/in_1[0] 	 (fanout : 1)
hpin:asynchronous_fifo/sync_wptr/mux_d_out_4_8/in_1[1] 	 (fanout : 1)
hpin:asynchronous_fifo/sync_wptr/mux_d_out_4_8/in_1[2] 	 (fanout : 1)
hpin:asynchronous_fifo/sync_wptr/mux_d_out_4_8/in_1[3] 	 (fanout : 1)
hpin:asynchronous_fifo/sync_wptr/mux_d_out_4_8/in_1[4] 	 (fanout : 1)
hpin:asynchronous_fifo/sync_wptr/mux_d_out_4_8/in_1[5] 	 (fanout : 1)
hpin:asynchronous_fifo/sync_wptr/mux_d_out_4_8/in_1[6] 	 (fanout : 1)
hpin:asynchronous_fifo/sync_wptr/mux_d_out_4_8/in_1[7] 	 (fanout : 1)
hpin:asynchronous_fifo/sync_wptr/mux_d_out_4_8/in_1[8] 	 (fanout : 1)
hpin:asynchronous_fifo/sync_wptr/mux_d_out_4_8/in_1[9] 	 (fanout : 1)
hpin:asynchronous_fifo/sync_wptr/mux_d_out_4_8/in_1[10] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/mux_full_30_8/in_1 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/mux_g_wptr_19_8/in_1[0] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/mux_g_wptr_19_8/in_1[1] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/mux_g_wptr_19_8/in_1[2] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/mux_g_wptr_19_8/in_1[3] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/mux_g_wptr_19_8/in_1[4] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/mux_g_wptr_19_8/in_1[5] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/mux_g_wptr_19_8/in_1[6] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/mux_g_wptr_19_8/in_1[7] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/mux_g_wptr_19_8/in_1[8] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/mux_g_wptr_19_8/in_1[9] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/mux_g_wptr_19_8/in_1[10] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/mux_b_wptr_19_8/in_1[0] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/mux_b_wptr_19_8/in_1[1] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/mux_b_wptr_19_8/in_1[2] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/mux_b_wptr_19_8/in_1[3] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/mux_b_wptr_19_8/in_1[4] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/mux_b_wptr_19_8/in_1[5] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/mux_b_wptr_19_8/in_1[6] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/mux_b_wptr_19_8/in_1[7] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/mux_b_wptr_19_8/in_1[8] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/mux_b_wptr_19_8/in_1[9] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/mux_b_wptr_19_8/in_1[10] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/adder/b[1] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/adder/b[2] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/adder/b[3] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/adder/b[4] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/adder/b[5] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/adder/b[6] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/adder/b[7] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/adder/b[8] 	 (fanout : 1)
hpin:asynchronous_fifo/wptr_h/adder/b[9] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/mux_g_rptr_23_8/in_1[0] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/mux_g_rptr_23_8/in_1[1] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/mux_g_rptr_23_8/in_1[2] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/mux_g_rptr_23_8/in_1[3] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/mux_g_rptr_23_8/in_1[4] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/mux_g_rptr_23_8/in_1[5] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/mux_g_rptr_23_8/in_1[6] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/mux_g_rptr_23_8/in_1[7] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/mux_g_rptr_23_8/in_1[8] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/mux_g_rptr_23_8/in_1[9] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/mux_g_rptr_23_8/in_1[10] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/mux_b_rptr_23_8/in_1[0] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/mux_b_rptr_23_8/in_1[1] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/mux_b_rptr_23_8/in_1[2] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/mux_b_rptr_23_8/in_1[3] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/mux_b_rptr_23_8/in_1[4] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/mux_b_rptr_23_8/in_1[5] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/mux_b_rptr_23_8/in_1[6] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/mux_b_rptr_23_8/in_1[7] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/mux_b_rptr_23_8/in_1[8] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/mux_b_rptr_23_8/in_1[9] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/mux_b_rptr_23_8/in_1[10] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/adder/b[1] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/adder/b[2] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/adder/b[3] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/adder/b[4] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/adder/b[5] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/adder/b[6] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/adder/b[7] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/adder/b[8] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/adder/b[9] 	 (fanout : 1)
hpin:asynchronous_fifo/rptr_h/mux_empty_34_8/in_1 	 (fanout : 1)
Total number of constant hierarchical pins in design 'asynchronous_fifo' : 86

No constant connected ports in design 'asynchronous_fifo'

  Preserved instances(s)
  ----------------
No preserved combinational instance(s) in design 'asynchronous_fifo'
design 'asynchronous_fifo' has the following preserved sequential instance(s)
inst:asynchronous_fifo/fifom/RAM
Total number of preserved sequential instances in design 'asynchronous_fifo' : 1
No preserved hierarchical instance(s) in design 'asynchronous_fifo'

  Physical only instances(s)
  ----------------
No physical only instance(s) in design 'asynchronous_fifo'

Libcells with no corresponding LEF
----------------------------------
No libcell(s) found.

LEF cells with no corresponding libcell
---------------------------------------

No physical (LEF) cells found.

 Summary
 ------- 

                Name                 Total 
-------------------------------------------
Unresolved References                    0 
Empty Modules                            0 
Unloaded Port(s)                         0 
Unloaded Sequential Pin(s)               2 
Unloaded Combinational Pin(s)            0 
Assigns                                  0 
Undriven Port(s)                         0 
Undriven Leaf Pin(s)                     2 
Undriven hierarchical pin(s)             8 
Multidriven Port(s)                      0 
Multidriven Leaf Pin(s)                  0 
Multidriven hierarchical Pin(s)          0 
Multidriven unloaded net(s)              0 
Constant Port(s)                         0 
Constant Leaf Pin(s)                     1 
Constant hierarchical Pin(s)            86 
Preserved leaf instance(s)               1 
Preserved hierarchical instance(s)       0 
Libcells with no LEF cell                0 
Physical (LEF) cells with no libcell     0 
Subdesigns with long module name         0 
Physical only instance(s)                0 

  Done Checking the design.
Clock Period = 2000.0000000000002 ps
Clock Uncertainty = 0.020000000000000004 ns
max transition = 0.2 ns
Remove 0 fopt buffers added by long-wire annotation.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'asynchronous_fifo' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If message is truncated set message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 14 hierarchical instances.
Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'asynchronous_fifo' using 'medium' effort.
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'asynchronous_fifo'.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'asynchronous_fifo' to generic gates.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             0              0                                      syn_generic
Info    : Mapping. [SYNTH-4]
        : Mapping 'asynchronous_fifo' using 'high' effort.
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'rptr_h/b_rptr_reg[9]'. The constant is '0'.
        : The instance attribute optimize_constant_feedback_seq controls this optimization. The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'. The assigned constant might conflict with the simulation and/or verification setup.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'rptr_h/b_rptr_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'rptr_h/b_rptr_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'rptr_h/b_rptr_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'rptr_h/b_rptr_reg[8]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rptr_h/b_rptr_reg[9]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_0_seq' instance attribute to 'false'.optimize_constant_0_flops'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rptr_h/b_rptr_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rptr_h/b_rptr_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rptr_h/b_rptr_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rptr_h/b_rptr_reg[8]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'wptr_h/b_wptr_reg[9]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'wptr_h/b_wptr_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'wptr_h/b_wptr_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'wptr_h/b_wptr_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'wptr_h/b_wptr_reg[8]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'wptr_h/b_wptr_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'wptr_h/b_wptr_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'wptr_h/b_wptr_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'wptr_h/b_wptr_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'wptr_h/b_wptr_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rptr_h/g_rptr_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rptr_h/g_rptr_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rptr_h/g_rptr_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rptr_h/g_rptr_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'wptr_h/g_wptr_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'wptr_h/g_wptr_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'wptr_h/g_wptr_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'wptr_h/g_wptr_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'sync_rptr/q1_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'sync_wptr/q1_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'sync_rptr/q1_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'sync_wptr/q1_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'sync_rptr/q1_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'sync_wptr/q1_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'sync_rptr/q1_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'sync_wptr/q1_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'sync_rptr/d_out_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'sync_wptr/d_out_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'sync_rptr/d_out_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'sync_wptr/d_out_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'sync_rptr/d_out_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'sync_wptr/d_out_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'sync_rptr/d_out_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'sync_wptr/d_out_reg[8]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 34 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 sequential instances.
Multi-threaded Virtual Mapping    (8 threads, 8 of 8 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack:  -387 ps
Target path end-point (Port: asynchronous_fifo/data_out[0])

Multi-threaded Technology Mapping (8 threads, 8 of 8 CPUs usable)
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_map               205114     -375  fifom/RAM/clk1 --> data_out[7]

    Cost Group            Target    Slack    Clock
--------------------------------------------------
       default              -387     -376     2000 

 
Global incremental target info
==============================
Cost Group 'default' target slack:  -376 ps
Target path end-point (Port: asynchronous_fifo/data_out[0])

 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_incr              205116     -375  fifom/RAM/clk1 --> data_out[7]

    Cost Group            Target    Slack    Clock
--------------------------------------------------
       default              -376     -376     2000 

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'asynchronous_fifo'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             2              1          -3075 ps         -375.5 ps  syn_map
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'asynchronous_fifo' using 'high' effort.
Warning : The Parallel Incremental Optimization failed. [MAP-136]
        : Cannot run parallel IOPT, design size less than 130000
        : Switching to Normal Incremental Optimization flow.
 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                205036     -375     -3075      1021        0        0
            Path: fifom/RAM/clk1 --> data_out[7]
 const_prop               205036     -375     -3075      1021        0        0
            Path: fifom/RAM/clk1 --> data_out[7]
 simp_cc_inputs           205032     -375     -3056      1393        0        0
            Path: fifom/RAM/clk1 --> data_out[7]
 hi_fo_buf                205032     -375     -3056      1393        0        0
            Path: fifom/RAM/clk1 --> data_out[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               205032     -375     -3056      1393        0        0
            Path: fifom/RAM/clk1 --> data_out[7]
 incr_delay               205042     -375     -3051       953        0        0
            Path: fifom/RAM/clk1 --> data_out[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        16  (        0 /        0 )  0.00
       crit_upsz        16  (        0 /        0 )  0.00
       crit_slew        24  (        8 /        8 )  0.02
        setup_dn        16  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        16  (        0 /        0 )  0.00
          plc_st        16  (        0 /        0 )  0.00
        plc_star        16  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        16  (        0 /        0 )  0.00
            fopt        16  (        0 /        0 )  0.00
       crit_swap        16  (        0 /        0 )  0.00
       mux2_swap        16  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap        16  (        0 /        0 )  0.00
            fopt        16  (        0 /        8 )  0.00
        setup_dn        16  (        0 /        0 )  0.00
       load_isol        16  (        0 /        0 )  0.00
       load_isol        16  (        0 /        0 )  0.00
        move_for        16  (        0 /        0 )  0.00
        move_for        16  (        0 /        0 )  0.00
          rem_bi        16  (        0 /        0 )  0.00
         offload        16  (        0 /        0 )  0.00
          rem_bi        16  (        0 /        0 )  0.00
         offload        16  (        0 /        0 )  0.00
           phase        16  (        0 /        0 )  0.00
        in_phase        16  (        0 /        0 )  0.00
       merge_bit        16  (        0 /        0 )  0.00
     merge_idrvr        16  (        0 /        0 )  0.00
     merge_iload        16  (        0 /        0 )  0.00
    merge_idload        16  (        0 /        0 )  0.00
      merge_drvr        16  (        0 /        0 )  0.00
      merge_load        16  (        0 /        0 )  0.00
          decomp        16  (        0 /        0 )  0.00
        p_decomp        16  (        0 /        0 )  0.00
        levelize        16  (        0 /        0 )  0.00
        mb_split        16  (        0 /        0 )  0.00
             dup        16  (        0 /        0 )  0.00
      mux_retime        16  (        0 /        0 )  0.00
         buf2inv        16  (        0 /        0 )  0.00
             exp         1  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf        16  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         1  (        0 /        0 )  0.00
        crr_glob         1  (        0 /        0 )  0.00
         crr_200         1  (        0 /        0 )  0.00
        crr_glob         1  (        0 /        0 )  0.00
         crr_300         1  (        0 /        0 )  0.00
        crr_glob         1  (        0 /        0 )  0.00
         crr_400         1  (        0 /        0 )  0.00
        crr_glob         1  (        0 /        0 )  0.00
         crr_111         1  (        0 /        0 )  0.00
        crr_glob         1  (        0 /        0 )  0.00
         crr_210         1  (        0 /        0 )  0.00
        crr_glob         1  (        0 /        0 )  0.00
         crr_110         1  (        0 /        0 )  0.00
        crr_glob         1  (        0 /        0 )  0.00
         crr_101         1  (        0 /        0 )  0.00
        crr_glob         1  (        0 /        0 )  0.00
         crr_201         1  (        0 /        0 )  0.00
        crr_glob         1  (        0 /        0 )  0.00
         crr_211         1  (        0 /        0 )  0.00
        crr_glob         1  (        0 /        0 )  0.00
        crit_msz         8  (        0 /        0 )  0.00
       crit_upsz         8  (        0 /        0 )  0.00
       crit_slew         8  (        0 /        0 )  0.01
        setup_dn        16  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        16  (        0 /        0 )  0.00
          plc_st        16  (        0 /        0 )  0.00
        plc_star         8  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         8  (        0 /        0 )  0.00
            fopt        16  (        0 /        8 )  0.00
       crit_swap         8  (        0 /        0 )  0.00
       mux2_swap         8  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         8  (        0 /        0 )  0.00
            fopt        16  (        0 /        8 )  0.00
        setup_dn        16  (        0 /        0 )  0.00
       load_isol        16  (        0 /        0 )  0.00
       load_isol        16  (        0 /        0 )  0.00
        move_for        16  (        0 /        0 )  0.00
        move_for        16  (        0 /        0 )  0.00
          rem_bi        16  (        0 /        0 )  0.00
         offload        16  (        0 /        0 )  0.00
          rem_bi        16  (        0 /        0 )  0.00
         offload        16  (        0 /        0 )  0.00
       merge_bit         8  (        0 /        0 )  0.00
     merge_idrvr         8  (        0 /        0 )  0.00
     merge_iload         8  (        0 /        0 )  0.00
    merge_idload         8  (        0 /        0 )  0.00
      merge_drvr         8  (        0 /        0 )  0.00
      merge_load         8  (        0 /        0 )  0.00
           phase         8  (        0 /        0 )  0.00
          decomp         8  (        0 /        0 )  0.00
        p_decomp         8  (        0 /        0 )  0.00
        levelize         8  (        0 /        0 )  0.00
        mb_split         8  (        0 /        0 )  0.00
        in_phase         8  (        0 /        0 )  0.00
             dup         8  (        0 /        0 )  0.00
      mux_retime         8  (        0 /        0 )  0.00
         buf2inv         8  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         8  (        0 /        0 )  0.00
 init_drc                 205042     -375     -3051       953        0        0
            Path: fifom/RAM/clk1 --> data_out[7]
 incr_max_trans           205151     -375     -3049       295        0        0
            Path: fifom/RAM/clk1 --> data_out[7]
 incr_max_trans           205226     -375     -3049       193        0        0
            Path: fifom/RAM/clk1 --> data_out[7]
 incr_max_trans           205305     -375     -3049       125        0        0
            Path: fifom/RAM/clk1 --> data_out[7]
 incr_max_trans           205343     -375     -3049        49        0        0
            Path: fifom/RAM/clk1 --> data_out[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        34  (        0 /        0 )  0.00
        plc_star        34  (        0 /        0 )  0.00
        drc_bufs        86  (       26 /       52 )  0.03
        drc_fopt         8  (        0 /        8 )  0.01
        drc_bufb         8  (        0 /        0 )  0.00
      simple_buf         8  (        8 /        8 )  0.02
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 205343     -375     -3049        49        0        0
            Path: fifom/RAM/clk1 --> data_out[7]
 incr_tns                 205349     -375     -3004       280        0        0
            Path: fifom/RAM/clk1 --> data_out[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        11  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        11  (        2 /        2 )  0.00
       crit_upsz         9  (        0 /        0 )  0.00
       plc_lo_st         9  (        0 /        0 )  0.00
       crit_swap         9  (        0 /        0 )  0.00
       mux2_swap         9  (        0 /        0 )  0.00
       crit_dnsz         2  (        0 /        0 )  0.00
       load_swap         9  (        0 /        0 )  0.00
            fopt         9  (        0 /        8 )  0.00
        setup_dn         9  (        0 /        0 )  0.00
       load_isol         9  (        0 /        0 )  0.00
       load_isol         9  (        0 /        0 )  0.00
        move_for         9  (        0 /        0 )  0.00
        move_for         9  (        0 /        0 )  0.00
          rem_bi         9  (        0 /        0 )  0.00
         offload         9  (        0 /        0 )  0.00
          rem_bi         9  (        0 /        0 )  0.00
         offload         9  (        0 /        0 )  0.00
       merge_bit         9  (        0 /        0 )  0.00
     merge_idrvr         9  (        0 /        0 )  0.00
     merge_iload         9  (        0 /        0 )  0.00
    merge_idload         9  (        0 /        0 )  0.00
      merge_drvr         9  (        0 /        0 )  0.00
      merge_load         9  (        0 /        0 )  0.00
           phase         9  (        0 /        0 )  0.00
          decomp         9  (        1 /        1 )  0.00
        p_decomp         8  (        0 /        0 )  0.00
        levelize         8  (        0 /        0 )  0.00
        mb_split         8  (        0 /        0 )  0.00
             dup         8  (        0 /        0 )  0.00
      mux_retime         8  (        0 /        0 )  0.00
       crr_local         8  (        0 /        0 )  0.00
         buf2inv         8  (        0 /        0 )  0.00

 init_area                205349     -375     -3004       280        0        0
            Path: fifom/RAM/clk1 --> data_out[7]
 undup                    205336     -375     -3004       280        0        0
            Path: fifom/RAM/clk1 --> data_out[7]
 rem_buf                  205283     -375     -3004       280        0        0
            Path: fifom/RAM/clk1 --> data_out[7]
 rem_inv                  205148     -375     -3004       280        0        0
            Path: fifom/RAM/clk1 --> data_out[7]
 merge_bi                 205144     -375     -3004       280        0        0
            Path: fifom/RAM/clk1 --> data_out[7]
 io_phase                 205140     -375     -3004       280        0        0
            Path: fifom/RAM/clk1 --> data_out[7]
 gate_comp                205135     -375     -3004       280        0        0
            Path: fifom/RAM/clk1 --> data_out[7]
 glob_area                205125     -375     -3004       280        0        0
            Path: fifom/RAM/clk1 --> data_out[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         2  (        2 /        2 )  0.00
         rem_buf        14  (       11 /       11 )  0.01
         rem_inv        35  (       24 /       28 )  0.04
        merge_bi         1  (        1 /        1 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase         9  (        1 /        1 )  0.01
       gate_comp        28  (        1 /        1 )  0.05
       gcomp_mog         2  (        0 /        0 )  0.00
       glob_area        13  (        1 /       13 )  0.00
       area_down         8  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         3  (        0 /        0 )  0.00
         rem_inv         9  (        0 /        2 )  0.01
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               205125     -375     -3004       280        0        0
            Path: fifom/RAM/clk1 --> data_out[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         1  (        0 /        0 )  0.00
        crr_glob         1  (        0 /        0 )  0.00
         crr_200         1  (        0 /        0 )  0.00
        crr_glob         1  (        0 /        0 )  0.00
         crr_300         1  (        0 /        0 )  0.00
        crr_glob         1  (        0 /        0 )  0.00
         crr_400         1  (        0 /        0 )  0.00
        crr_glob         1  (        0 /        0 )  0.00
         crr_111         1  (        0 /        0 )  0.00
        crr_glob         1  (        0 /        0 )  0.00
         crr_210         1  (        0 /        0 )  0.00
        crr_glob         1  (        0 /        0 )  0.00
         crr_110         1  (        0 /        0 )  0.00
        crr_glob         1  (        0 /        0 )  0.00
         crr_101         1  (        0 /        0 )  0.00
        crr_glob         1  (        0 /        0 )  0.00
         crr_201         1  (        0 /        0 )  0.00
        crr_glob         1  (        0 /        0 )  0.00
         crr_211         1  (        0 /        0 )  0.00
        crr_glob         1  (        0 /        0 )  0.00
        crit_msz         8  (        0 /        0 )  0.00
       crit_upsz         8  (        0 /        0 )  0.00
       crit_slew         8  (        0 /        0 )  0.01
        setup_dn        16  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        16  (        0 /        0 )  0.00
          plc_st        16  (        0 /        0 )  0.00
        plc_star         8  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         8  (        0 /        0 )  0.00
            fopt        16  (        0 /        8 )  0.00
       crit_swap         8  (        0 /        0 )  0.00
       mux2_swap         8  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         8  (        0 /        0 )  0.00
            fopt        16  (        0 /        8 )  0.00
        setup_dn        16  (        0 /        0 )  0.00
       load_isol        16  (        0 /        0 )  0.00
       load_isol        16  (        0 /        0 )  0.00
        move_for        16  (        0 /        0 )  0.00
        move_for        16  (        0 /        0 )  0.00
          rem_bi        16  (        0 /        0 )  0.00
         offload        16  (        0 /        0 )  0.00
          rem_bi        16  (        0 /        0 )  0.00
         offload        16  (        0 /        0 )  0.00
       merge_bit         8  (        0 /        0 )  0.00
     merge_idrvr         8  (        0 /        0 )  0.00
     merge_iload         8  (        0 /        0 )  0.00
    merge_idload         8  (        0 /        0 )  0.00
      merge_drvr         8  (        0 /        0 )  0.00
      merge_load         8  (        0 /        0 )  0.00
           phase         8  (        0 /        0 )  0.00
          decomp         8  (        0 /        0 )  0.00
        p_decomp         8  (        0 /        0 )  0.00
        levelize         8  (        0 /        0 )  0.00
        mb_split         8  (        0 /        0 )  0.00
        in_phase         8  (        0 /        0 )  0.00
             dup         8  (        0 /        0 )  0.00
      mux_retime         8  (        0 /        0 )  0.00
         buf2inv         8  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         8  (        0 /        0 )  0.00
 init_drc                 205125     -375     -3004       280        0        0
            Path: fifom/RAM/clk1 --> data_out[7]
 incr_max_trans           205151     -375     -3004         0        0        0
            Path: fifom/RAM/clk1 --> data_out[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         3  (        0 /        0 )  0.00
        plc_star         3  (        0 /        0 )  0.00
        drc_bufs         8  (        1 /        5 )  0.00
        drc_fopt         2  (        0 /        2 )  0.00
        drc_bufb         2  (        0 /        0 )  0.00
      simple_buf         2  (        2 /        2 )  0.01
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 205151     -375     -3004         0        0        0
            Path: fifom/RAM/clk1 --> data_out[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                205151     -375     -3004         0        0        0
            Path: fifom/RAM/clk1 --> data_out[7]
 rem_buf                  205139     -375     -3004         0        0        0
            Path: fifom/RAM/clk1 --> data_out[7]
 rem_inv                  205120     -375     -3004         0        0        0
            Path: fifom/RAM/clk1 --> data_out[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         5  (        2 /        2 )  0.01
         rem_inv        11  (        3 /        3 )  0.01
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         6  (        0 /        0 )  0.01
       gate_comp        26  (        0 /        0 )  0.05
       gcomp_mog         2  (        0 /        0 )  0.00
       glob_area        13  (        0 /       13 )  0.00
       area_down         9  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               205120     -375     -3004         0        0        0
            Path: fifom/RAM/clk1 --> data_out[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         8  (        0 /        0 )  0.00
       crit_upsz         8  (        0 /        0 )  0.00
       crit_slew         8  (        0 /        0 )  0.00
        setup_dn         8  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         8  (        0 /        0 )  0.00
          plc_st         8  (        0 /        0 )  0.00
        plc_star         8  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         8  (        0 /        0 )  0.00
            fopt         8  (        0 /        0 )  0.00
       crit_swap         8  (        0 /        0 )  0.00
       mux2_swap         8  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         8  (        0 /        0 )  0.00
            fopt         8  (        0 /        8 )  0.00
        setup_dn         8  (        0 /        0 )  0.00
       load_isol         8  (        0 /        0 )  0.00
       load_isol         8  (        0 /        0 )  0.00
        move_for         8  (        0 /        0 )  0.00
        move_for         8  (        0 /        0 )  0.00
          rem_bi         8  (        0 /        0 )  0.00
         offload         8  (        0 /        0 )  0.00
          rem_bi         8  (        0 /        0 )  0.00
         offload         8  (        0 /        0 )  0.00
           phase         8  (        0 /        0 )  0.00
        in_phase         8  (        0 /        0 )  0.00
       merge_bit         8  (        0 /        0 )  0.00
     merge_idrvr         8  (        0 /        0 )  0.00
     merge_iload         8  (        0 /        0 )  0.00
    merge_idload         8  (        0 /        0 )  0.00
      merge_drvr         8  (        0 /        0 )  0.00
      merge_load         8  (        0 /        0 )  0.00
          decomp         8  (        0 /        0 )  0.00
        p_decomp         8  (        0 /        0 )  0.00
        levelize         8  (        0 /        0 )  0.00
        mb_split         8  (        0 /        0 )  0.00
             dup         8  (        0 /        0 )  0.00
      mux_retime         8  (        0 /        0 )  0.00
         buf2inv         8  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         8  (        0 /        0 )  0.00

 init_drc                 205120     -375     -3004         0        0        0
            Path: fifom/RAM/clk1 --> data_out[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'asynchronous_fifo'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             0              1          -3004 ps         -375.5 ps  syn_opt
============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.20 - 15.20-p004_1
  Generated on:           Aug 04 2024  07:10:00 am
  Module:                 asynchronous_fifo
  Technology libraries:   sky130_fd_sc_hd__tt_025C_1v80 1.0000000000
                          sky130_sram_1kbyte_1rw1r_8x1024_8_TT_1p8V_25C_lib 
  Operating conditions:   tt_025C_1v80 (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

port:asynchronous_fifo/rrst_n
port:asynchronous_fifo/wrst_n
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:asynchronous_fifo/data_in[0]
port:asynchronous_fifo/data_in[1]
port:asynchronous_fifo/data_in[2]
  ... 9 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:asynchronous_fifo/data_out[0]
port:asynchronous_fifo/data_out[1]
port:asynchronous_fifo/data_out[2]
  ... 7 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           2
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                       12
 Outputs without external load                                   10
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         24
Warning : No delay description exists for cell. [WSDF-201]
        : Cell rptr_h/g235.
        : Cell could be a loop breaker or its inputs could be driven by constants.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'asynchronous_fifo'.
        : Use 'report timing -lint' for more information.
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
WARNING: This version of the tool is 3186 days old.
Error   : A required object parameter could not be found. [TUI-61] [get_logical_name]
        : An object of type 'inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design' named '' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
  get_logical_name: return the Verilog name of an object 

Usage: get_logical_name <inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design>+

    <inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design>+:
        object(s) of interest 
Error   : A required object parameter could not be found. [TUI-61] [get_logical_name]
        : An object of type 'inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design' named '' could not be found.
  get_logical_name: return the Verilog name of an object 

Usage: get_logical_name <inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design>+

    <inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design>+:
        object(s) of interest 
Error   : A required object parameter could not be found. [TUI-61] [get_logical_name]
        : An object of type 'inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design' named '' could not be found.
  get_logical_name: return the Verilog name of an object 

Usage: get_logical_name <inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design>+

    <inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design>+:
        object(s) of interest 
Error   : A required object parameter could not be found. [TUI-61] [get_logical_name]
        : An object of type 'inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design' named '' could not be found.
  get_logical_name: return the Verilog name of an object 

Usage: get_logical_name <inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design>+

    <inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design>+:
        object(s) of interest 
Error   : A required object parameter could not be found. [TUI-61] [get_logical_name]
        : An object of type 'inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design' named '' could not be found.
  get_logical_name: return the Verilog name of an object 

Usage: get_logical_name <inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design>+

    <inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design>+:
        object(s) of interest 
Error   : A required object parameter could not be found. [TUI-61] [get_logical_name]
        : An object of type 'inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design' named '' could not be found.
  get_logical_name: return the Verilog name of an object 

Usage: get_logical_name <inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design>+

    <inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design>+:
        object(s) of interest 
Error   : A required object parameter could not be found. [TUI-61] [get_logical_name]
        : An object of type 'inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design' named '' could not be found.
  get_logical_name: return the Verilog name of an object 

Usage: get_logical_name <inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design>+

    <inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design>+:
        object(s) of interest 
Error   : A required object parameter could not be found. [TUI-61] [get_logical_name]
        : An object of type 'inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design' named '' could not be found.
  get_logical_name: return the Verilog name of an object 

Usage: get_logical_name <inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design>+

    <inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design>+:
        object(s) of interest 
Error   : A required object parameter could not be found. [TUI-61] [get_logical_name]
        : An object of type 'inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design' named '' could not be found.
  get_logical_name: return the Verilog name of an object 

Usage: get_logical_name <inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design>+

    <inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design>+:
        object(s) of interest 
Error   : A required object parameter could not be found. [TUI-61] [get_logical_name]
        : An object of type 'inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design' named '' could not be found.
  get_logical_name: return the Verilog name of an object 

Usage: get_logical_name <inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design>+

    <inst|hinst|hnet|port|pg_pin|pin|hpin|hport|module|design>+:
        object(s) of interest 
Normal exit.