Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Aug 28 17:57:30 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file clock_divider_timing_summary_routed.rpt -pb clock_divider_timing_summary_routed.pb -rpx clock_divider_timing_summary_routed.rpx -warn_on_violation
| Design       : clock_divider
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dff_in/o_Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_ist[10].dff_x/o_Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_ist[11].dff_x/o_Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_ist[12].dff_x/o_Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_ist[13].dff_x/o_Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_ist[14].dff_x/o_Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_ist[15].dff_x/o_Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_ist[16].dff_x/o_Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_ist[17].dff_x/o_Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_ist[18].dff_x/o_Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_ist[19].dff_x/o_Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_ist[1].dff_x/o_Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_ist[20].dff_x/o_Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_ist[21].dff_x/o_Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_ist[22].dff_x/o_Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_ist[23].dff_x/o_Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_ist[24].dff_x/o_Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_ist[25].dff_x/o_Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_ist[2].dff_x/o_Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_ist[3].dff_x/o_Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_ist[4].dff_x/o_Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_ist[5].dff_x/o_Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_ist[6].dff_x/o_Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_ist[7].dff_x/o_Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_ist[8].dff_x/o_Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_ist[9].dff_x/o_Q_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.800        0.000                      0                    1        0.314        0.000                      0                    1        3.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.800        0.000                      0                    1        0.314        0.000                      0                    1        3.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.800ns  (required time - arrival time)
  Source:                 dff_in/o_Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            dff_in/o_Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.580ns (48.578%)  route 0.614ns (51.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.739     5.373    dff_in/i_CLK_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  dff_in/o_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  dff_in/o_Q_reg/Q
                         net (fo=2, routed)           0.614     6.443    dff_in/o_Q
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.567 r  dff_in/o_Q_i_1/O
                         net (fo=1, routed)           0.000     6.567    dff_in/o_Q_i_1_n_0
    SLICE_X41Y23         FDRE                                         r  dff_in/o_Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.564    14.922    dff_in/i_CLK_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  dff_in/o_Q_reg/C
                         clock pessimism              0.451    15.373    
                         clock uncertainty           -0.035    15.338    
    SLICE_X41Y23         FDRE (Setup_fdre_C_D)        0.029    15.367    dff_in/o_Q_reg
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                  8.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dff_in/o_Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            dff_in/o_Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.931%)  route 0.219ns (54.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.582     1.460    dff_in/i_CLK_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  dff_in/o_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.601 f  dff_in/o_Q_reg/Q
                         net (fo=2, routed)           0.219     1.820    dff_in/o_Q
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.865 r  dff_in/o_Q_i_1/O
                         net (fo=1, routed)           0.000     1.865    dff_in/o_Q_i_1_n_0
    SLICE_X41Y23         FDRE                                         r  dff_in/o_Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.848     1.973    dff_in/i_CLK_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  dff_in/o_Q_reg/C
                         clock pessimism             -0.513     1.460    
    SLICE_X41Y23         FDRE (Hold_fdre_C_D)         0.091     1.551    dff_in/o_Q_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y23    dff_in/o_Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y23    dff_in/o_Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y23    dff_in/o_Q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y23    dff_in/o_Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y23    dff_in/o_Q_reg/C



