{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 00:44:24 2019 " "Info: Processing started: Sun Oct 13 00:44:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[0\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[0\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[2\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[2\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[3\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[3\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[4\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[4\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[5\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[5\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[6\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[6\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[7\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[7\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[24\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[24\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[25\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[25\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[26\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[26\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[27\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[27\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[28\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[28\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[29\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[29\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[30\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[30\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[31\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[31\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[0\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[0\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[1\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[1\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[2\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[2\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[3\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[3\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[4\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[4\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[5\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[5\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[6\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[6\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[7\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[7\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDst:MuxRegDst\|MuxRegDstOut\[0\] " "Warning: Node \"MuxRegDst:MuxRegDst\|MuxRegDstOut\[0\]\" is a latch" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDst:MuxRegDst\|MuxRegDstOut\[4\] " "Warning: Node \"MuxRegDst:MuxRegDst\|MuxRegDstOut\[4\]\" is a latch" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDst:MuxRegDst\|MuxRegDstOut\[1\] " "Warning: Node \"MuxRegDst:MuxRegDst\|MuxRegDstOut\[1\]\" is a latch" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDst:MuxRegDst\|MuxRegDstOut\[3\] " "Warning: Node \"MuxRegDst:MuxRegDst\|MuxRegDstOut\[3\]\" is a latch" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDst:MuxRegDst\|MuxRegDstOut\[2\] " "Warning: Node \"MuxRegDst:MuxRegDst\|MuxRegDstOut\[2\]\" is a latch" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[24\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[24\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[16\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[16\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[17\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[17\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[18\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[18\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[19\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[19\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[20\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[20\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[21\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[21\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[22\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[22\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[23\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[23\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[26\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[26\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[28\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[28\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[30\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[30\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[25\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[25\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[27\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[27\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[29\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[29\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[31\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[31\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[23\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[23\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[22\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[22\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[20\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[20\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[21\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[21\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[19\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[19\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[18\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[18\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[16\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[16\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[17\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[17\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[14\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[14\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[15\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[15\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[12\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[12\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[13\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[13\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[10\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[10\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[11\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[11\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[8\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[8\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[9\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[9\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[8\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[8\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[9\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[9\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[10\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[10\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[11\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[11\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[12\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[12\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[13\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[13\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[14\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[14\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[15\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[15\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/CPU.v" 3 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "12 " "Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "MuxRegDst:MuxRegDst\|Mux5~0 " "Info: Detected gated clock \"MuxRegDst:MuxRegDst\|Mux5~0\" as buffer" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxRegDst:MuxRegDst\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|RegDst\[0\] " "Info: Detected ripple clock \"Controle:controle\|RegDst\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Controle.v" 95 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|RegDst\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|RegDst\[2\] " "Info: Detected ripple clock \"Controle:controle\|RegDst\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Controle.v" 95 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|RegDst\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|RegDst\[1\] " "Info: Detected ripple clock \"Controle:controle\|RegDst\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Controle.v" 95 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|RegDst\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxMemToReg:MuxMemToReg\|Mux32~0 " "Info: Detected gated clock \"MuxMemToReg:MuxMemToReg\|Mux32~0\" as buffer" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxMemToReg:MuxMemToReg\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|MemToReg\[1\] " "Info: Detected ripple clock \"Controle:controle\|MemToReg\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Controle.v" 95 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|MemToReg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|MemToReg\[3\] " "Info: Detected ripple clock \"Controle:controle\|MemToReg\[3\]\" as buffer" {  } { { "Controle.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Controle.v" 95 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|MemToReg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|MemToReg\[0\] " "Info: Detected ripple clock \"Controle:controle\|MemToReg\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Controle.v" 95 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|MemToReg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxAluSrcB:MuxAluSrcB\|Mux32~0 " "Info: Detected gated clock \"MuxAluSrcB:MuxAluSrcB\|Mux32~0\" as buffer" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxAluSrcB:MuxAluSrcB\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|AluSrcB\[1\] " "Info: Detected ripple clock \"Controle:controle\|AluSrcB\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Controle.v" 95 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|AluSrcB\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|AluSrcB\[0\] " "Info: Detected ripple clock \"Controle:controle\|AluSrcB\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Controle.v" 95 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|AluSrcB\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|ShiftSrc " "Info: Detected ripple clock \"Controle:controle\|ShiftSrc\" as buffer" {  } { { "Controle.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Controle.v" 15 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|ShiftSrc" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[0\] register Registrador:AluOut\|Saida\[30\] 43.34 MHz 23.074 ns Internal " "Info: Clock \"clock\" has Internal fmax of 43.34 MHz between source register \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[0\]\" and destination register \"Registrador:AluOut\|Saida\[30\]\" (period= 23.074 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.721 ns + Longest register register " "Info: + Longest register to register delay is 7.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[0\] 1 REG LCCOMB_X23_Y15_N28 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y15_N28; Fanout = 5; REG Node = 'MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[0\]'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0] } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.272 ns) 0.543 ns Ula32:Alu\|carry_temp\[1\]~28 2 COMB LCCOMB_X23_Y15_N22 4 " "Info: 2: + IC(0.271 ns) + CELL(0.272 ns) = 0.543 ns; Loc. = LCCOMB_X23_Y15_N22; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[1\]~28'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0] Ula32:Alu|carry_temp[1]~28 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.154 ns) 0.950 ns Ula32:Alu\|carry_temp\[2\]~1DUPLICATE 3 COMB LCCOMB_X23_Y15_N6 1 " "Info: 3: + IC(0.253 ns) + CELL(0.154 ns) = 0.950 ns; Loc. = LCCOMB_X23_Y15_N6; Fanout = 1; COMB Node = 'Ula32:Alu\|carry_temp\[2\]~1DUPLICATE'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:Alu|carry_temp[1]~28 Ula32:Alu|carry_temp[2]~1DUPLICATE } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.154 ns) 1.419 ns Ula32:Alu\|carry_temp\[3\]~3 4 COMB LCCOMB_X22_Y15_N26 3 " "Info: 4: + IC(0.315 ns) + CELL(0.154 ns) = 1.419 ns; Loc. = LCCOMB_X22_Y15_N26; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[3\]~3'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { Ula32:Alu|carry_temp[2]~1DUPLICATE Ula32:Alu|carry_temp[3]~3 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.053 ns) 1.708 ns Ula32:Alu\|carry_temp\[4\]~4 5 COMB LCCOMB_X22_Y15_N28 5 " "Info: 5: + IC(0.236 ns) + CELL(0.053 ns) = 1.708 ns; Loc. = LCCOMB_X22_Y15_N28; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[4\]~4'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.289 ns" { Ula32:Alu|carry_temp[3]~3 Ula32:Alu|carry_temp[4]~4 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.154 ns) 2.100 ns Ula32:Alu\|carry_temp\[6\]~7DUPLICATE 6 COMB LCCOMB_X22_Y15_N6 3 " "Info: 6: + IC(0.238 ns) + CELL(0.154 ns) = 2.100 ns; Loc. = LCCOMB_X22_Y15_N6; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[6\]~7DUPLICATE'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Ula32:Alu|carry_temp[4]~4 Ula32:Alu|carry_temp[6]~7DUPLICATE } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.154 ns) 2.475 ns Ula32:Alu\|carry_temp\[7\]~9DUPLICATE 7 COMB LCCOMB_X22_Y15_N10 2 " "Info: 7: + IC(0.221 ns) + CELL(0.154 ns) = 2.475 ns; Loc. = LCCOMB_X22_Y15_N10; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[7\]~9DUPLICATE'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.375 ns" { Ula32:Alu|carry_temp[6]~7DUPLICATE Ula32:Alu|carry_temp[7]~9DUPLICATE } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 2.736 ns Ula32:Alu\|carry_temp\[9\]~69 8 COMB LCCOMB_X22_Y15_N20 4 " "Info: 8: + IC(0.208 ns) + CELL(0.053 ns) = 2.736 ns; Loc. = LCCOMB_X22_Y15_N20; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[9\]~69'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:Alu|carry_temp[7]~9DUPLICATE Ula32:Alu|carry_temp[9]~69 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.053 ns) 3.028 ns Ula32:Alu\|carry_temp\[11\]~65 9 COMB LCCOMB_X22_Y15_N0 4 " "Info: 9: + IC(0.239 ns) + CELL(0.053 ns) = 3.028 ns; Loc. = LCCOMB_X22_Y15_N0; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[11\]~65'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.292 ns" { Ula32:Alu|carry_temp[9]~69 Ula32:Alu|carry_temp[11]~65 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.053 ns) 3.675 ns Ula32:Alu\|carry_temp\[13\]~61 10 COMB LCCOMB_X22_Y16_N4 4 " "Info: 10: + IC(0.594 ns) + CELL(0.053 ns) = 3.675 ns; Loc. = LCCOMB_X22_Y16_N4; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~61'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { Ula32:Alu|carry_temp[11]~65 Ula32:Alu|carry_temp[13]~61 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 3.933 ns Ula32:Alu\|carry_temp\[15\]~57 11 COMB LCCOMB_X22_Y16_N0 5 " "Info: 11: + IC(0.205 ns) + CELL(0.053 ns) = 3.933 ns; Loc. = LCCOMB_X22_Y16_N0; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~57'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { Ula32:Alu|carry_temp[13]~61 Ula32:Alu|carry_temp[15]~57 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 4.205 ns Ula32:Alu\|carry_temp\[17\]~53 12 COMB LCCOMB_X22_Y16_N12 5 " "Info: 12: + IC(0.219 ns) + CELL(0.053 ns) = 4.205 ns; Loc. = LCCOMB_X22_Y16_N12; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~53'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:Alu|carry_temp[15]~57 Ula32:Alu|carry_temp[17]~53 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.053 ns) 4.766 ns Ula32:Alu\|carry_temp\[18\]~19 13 COMB LCCOMB_X25_Y16_N14 1 " "Info: 13: + IC(0.508 ns) + CELL(0.053 ns) = 4.766 ns; Loc. = LCCOMB_X25_Y16_N14; Fanout = 1; COMB Node = 'Ula32:Alu\|carry_temp\[18\]~19'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Ula32:Alu|carry_temp[17]~53 Ula32:Alu|carry_temp[18]~19 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.225 ns) 5.523 ns Ula32:Alu\|carry_temp\[20\]~20 14 COMB LCCOMB_X21_Y16_N30 1 " "Info: 14: + IC(0.532 ns) + CELL(0.225 ns) = 5.523 ns; Loc. = LCCOMB_X21_Y16_N30; Fanout = 1; COMB Node = 'Ula32:Alu\|carry_temp\[20\]~20'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { Ula32:Alu|carry_temp[18]~19 Ula32:Alu|carry_temp[20]~20 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.053 ns) 5.780 ns Ula32:Alu\|carry_temp\[22\]~22 15 COMB LCCOMB_X21_Y16_N20 1 " "Info: 15: + IC(0.204 ns) + CELL(0.053 ns) = 5.780 ns; Loc. = LCCOMB_X21_Y16_N20; Fanout = 1; COMB Node = 'Ula32:Alu\|carry_temp\[22\]~22'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { Ula32:Alu|carry_temp[20]~20 Ula32:Alu|carry_temp[22]~22 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.053 ns) 6.034 ns Ula32:Alu\|carry_temp\[24\]~24 16 COMB LCCOMB_X21_Y16_N18 1 " "Info: 16: + IC(0.201 ns) + CELL(0.053 ns) = 6.034 ns; Loc. = LCCOMB_X21_Y16_N18; Fanout = 1; COMB Node = 'Ula32:Alu\|carry_temp\[24\]~24'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.254 ns" { Ula32:Alu|carry_temp[22]~22 Ula32:Alu|carry_temp[24]~24 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.053 ns) 6.624 ns Ula32:Alu\|carry_temp\[27\]~26 17 COMB LCCOMB_X21_Y17_N20 4 " "Info: 17: + IC(0.537 ns) + CELL(0.053 ns) = 6.624 ns; Loc. = LCCOMB_X21_Y17_N20; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~26'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { Ula32:Alu|carry_temp[24]~24 Ula32:Alu|carry_temp[27]~26 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.053 ns) 6.912 ns Ula32:Alu\|carry_temp\[29\]~27 18 COMB LCCOMB_X21_Y17_N4 3 " "Info: 18: + IC(0.235 ns) + CELL(0.053 ns) = 6.912 ns; Loc. = LCCOMB_X21_Y17_N4; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[29\]~27'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.288 ns" { Ula32:Alu|carry_temp[27]~26 Ula32:Alu|carry_temp[29]~27 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 7.180 ns Ula32:Alu\|Mux1~0 19 COMB LCCOMB_X21_Y17_N12 3 " "Info: 19: + IC(0.215 ns) + CELL(0.053 ns) = 7.180 ns; Loc. = LCCOMB_X21_Y17_N12; Fanout = 3; COMB Node = 'Ula32:Alu\|Mux1~0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:Alu|carry_temp[29]~27 Ula32:Alu|Mux1~0 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.309 ns) 7.721 ns Registrador:AluOut\|Saida\[30\] 20 REG LCFF_X21_Y17_N1 1 " "Info: 20: + IC(0.232 ns) + CELL(0.309 ns) = 7.721 ns; Loc. = LCFF_X21_Y17_N1; Fanout = 1; REG Node = 'Registrador:AluOut\|Saida\[30\]'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { Ula32:Alu|Mux1~0 Registrador:AluOut|Saida[30] } "NODE_NAME" } } { "GivenComps/Registrador.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.058 ns ( 26.65 % ) " "Info: Total cell delay = 2.058 ns ( 26.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.663 ns ( 73.35 % ) " "Info: Total interconnect delay = 5.663 ns ( 73.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.721 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0] Ula32:Alu|carry_temp[1]~28 Ula32:Alu|carry_temp[2]~1DUPLICATE Ula32:Alu|carry_temp[3]~3 Ula32:Alu|carry_temp[4]~4 Ula32:Alu|carry_temp[6]~7DUPLICATE Ula32:Alu|carry_temp[7]~9DUPLICATE Ula32:Alu|carry_temp[9]~69 Ula32:Alu|carry_temp[11]~65 Ula32:Alu|carry_temp[13]~61 Ula32:Alu|carry_temp[15]~57 Ula32:Alu|carry_temp[17]~53 Ula32:Alu|carry_temp[18]~19 Ula32:Alu|carry_temp[20]~20 Ula32:Alu|carry_temp[22]~22 Ula32:Alu|carry_temp[24]~24 Ula32:Alu|carry_temp[27]~26 Ula32:Alu|carry_temp[29]~27 Ula32:Alu|Mux1~0 Registrador:AluOut|Saida[30] } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.721 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0] {} Ula32:Alu|carry_temp[1]~28 {} Ula32:Alu|carry_temp[2]~1DUPLICATE {} Ula32:Alu|carry_temp[3]~3 {} Ula32:Alu|carry_temp[4]~4 {} Ula32:Alu|carry_temp[6]~7DUPLICATE {} Ula32:Alu|carry_temp[7]~9DUPLICATE {} Ula32:Alu|carry_temp[9]~69 {} Ula32:Alu|carry_temp[11]~65 {} Ula32:Alu|carry_temp[13]~61 {} Ula32:Alu|carry_temp[15]~57 {} Ula32:Alu|carry_temp[17]~53 {} Ula32:Alu|carry_temp[18]~19 {} Ula32:Alu|carry_temp[20]~20 {} Ula32:Alu|carry_temp[22]~22 {} Ula32:Alu|carry_temp[24]~24 {} Ula32:Alu|carry_temp[27]~26 {} Ula32:Alu|carry_temp[29]~27 {} Ula32:Alu|Mux1~0 {} Registrador:AluOut|Saida[30] {} } { 0.000ns 0.271ns 0.253ns 0.315ns 0.236ns 0.238ns 0.221ns 0.208ns 0.239ns 0.594ns 0.205ns 0.219ns 0.508ns 0.532ns 0.204ns 0.201ns 0.537ns 0.235ns 0.215ns 0.232ns } { 0.000ns 0.272ns 0.154ns 0.154ns 0.053ns 0.154ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.726 ns - Smallest " "Info: - Smallest clock skew is -3.726 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.469 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1361 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1361; COMB Node = 'clock~clkctrl'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns Registrador:AluOut\|Saida\[30\] 3 REG LCFF_X21_Y17_N1 1 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X21_Y17_N1; Fanout = 1; REG Node = 'Registrador:AluOut\|Saida\[30\]'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { clock~clkctrl Registrador:AluOut|Saida[30] } "NODE_NAME" } } { "GivenComps/Registrador.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clock clock~clkctrl Registrador:AluOut|Saida[30] } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:AluOut|Saida[30] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.195 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.712 ns) 2.760 ns Controle:controle\|AluSrcB\[0\] 2 REG LCFF_X17_Y11_N15 67 " "Info: 2: + IC(1.194 ns) + CELL(0.712 ns) = 2.760 ns; Loc. = LCFF_X17_Y11_N15; Fanout = 67; REG Node = 'Controle:controle\|AluSrcB\[0\]'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.906 ns" { clock Controle:controle|AluSrcB[0] } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Controle.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.225 ns) 3.720 ns MuxAluSrcB:MuxAluSrcB\|Mux32~0 3 COMB LCCOMB_X23_Y11_N30 1 " "Info: 3: + IC(0.735 ns) + CELL(0.225 ns) = 3.720 ns; Loc. = LCCOMB_X23_Y11_N30; Fanout = 1; COMB Node = 'MuxAluSrcB:MuxAluSrcB\|Mux32~0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { Controle:controle|AluSrcB[0] MuxAluSrcB:MuxAluSrcB|Mux32~0 } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.000 ns) 5.202 ns MuxAluSrcB:MuxAluSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G8 32 " "Info: 4: + IC(1.482 ns) + CELL(0.000 ns) = 5.202 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'MuxAluSrcB:MuxAluSrcB\|Mux32~0clkctrl'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.053 ns) 6.195 ns MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[0\] 5 REG LCCOMB_X23_Y15_N28 5 " "Info: 5: + IC(0.940 ns) + CELL(0.053 ns) = 6.195 ns; Loc. = LCCOMB_X23_Y15_N28; Fanout = 5; REG Node = 'MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[0\]'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0] } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 29.77 % ) " "Info: Total cell delay = 1.844 ns ( 29.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.351 ns ( 70.23 % ) " "Info: Total interconnect delay = 4.351 ns ( 70.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.195 ns" { clock Controle:controle|AluSrcB[0] MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0] } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "6.195 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[0] {} MuxAluSrcB:MuxAluSrcB|Mux32~0 {} MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl {} MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0] {} } { 0.000ns 0.000ns 1.194ns 0.735ns 1.482ns 0.940ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clock clock~clkctrl Registrador:AluOut|Saida[30] } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:AluOut|Saida[30] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.195 ns" { clock Controle:controle|AluSrcB[0] MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0] } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "6.195 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[0] {} MuxAluSrcB:MuxAluSrcB|Mux32~0 {} MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl {} MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0] {} } { 0.000ns 0.000ns 1.194ns 0.735ns 1.482ns 0.940ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "GivenComps/Registrador.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } } { "GivenComps/Registrador.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.721 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0] Ula32:Alu|carry_temp[1]~28 Ula32:Alu|carry_temp[2]~1DUPLICATE Ula32:Alu|carry_temp[3]~3 Ula32:Alu|carry_temp[4]~4 Ula32:Alu|carry_temp[6]~7DUPLICATE Ula32:Alu|carry_temp[7]~9DUPLICATE Ula32:Alu|carry_temp[9]~69 Ula32:Alu|carry_temp[11]~65 Ula32:Alu|carry_temp[13]~61 Ula32:Alu|carry_temp[15]~57 Ula32:Alu|carry_temp[17]~53 Ula32:Alu|carry_temp[18]~19 Ula32:Alu|carry_temp[20]~20 Ula32:Alu|carry_temp[22]~22 Ula32:Alu|carry_temp[24]~24 Ula32:Alu|carry_temp[27]~26 Ula32:Alu|carry_temp[29]~27 Ula32:Alu|Mux1~0 Registrador:AluOut|Saida[30] } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.721 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0] {} Ula32:Alu|carry_temp[1]~28 {} Ula32:Alu|carry_temp[2]~1DUPLICATE {} Ula32:Alu|carry_temp[3]~3 {} Ula32:Alu|carry_temp[4]~4 {} Ula32:Alu|carry_temp[6]~7DUPLICATE {} Ula32:Alu|carry_temp[7]~9DUPLICATE {} Ula32:Alu|carry_temp[9]~69 {} Ula32:Alu|carry_temp[11]~65 {} Ula32:Alu|carry_temp[13]~61 {} Ula32:Alu|carry_temp[15]~57 {} Ula32:Alu|carry_temp[17]~53 {} Ula32:Alu|carry_temp[18]~19 {} Ula32:Alu|carry_temp[20]~20 {} Ula32:Alu|carry_temp[22]~22 {} Ula32:Alu|carry_temp[24]~24 {} Ula32:Alu|carry_temp[27]~26 {} Ula32:Alu|carry_temp[29]~27 {} Ula32:Alu|Mux1~0 {} Registrador:AluOut|Saida[30] {} } { 0.000ns 0.271ns 0.253ns 0.315ns 0.236ns 0.238ns 0.221ns 0.208ns 0.239ns 0.594ns 0.205ns 0.219ns 0.508ns 0.532ns 0.204ns 0.201ns 0.537ns 0.235ns 0.215ns 0.232ns } { 0.000ns 0.272ns 0.154ns 0.154ns 0.053ns 0.154ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clock clock~clkctrl Registrador:AluOut|Saida[30] } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:AluOut|Saida[30] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.195 ns" { clock Controle:controle|AluSrcB[0] MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0] } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "6.195 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[0] {} MuxAluSrcB:MuxAluSrcB|Mux32~0 {} MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl {} MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0] {} } { 0.000ns 0.000ns 1.194ns 0.735ns 1.482ns 0.940ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Instr_Reg:InstructionRegisters\|Instr25_21\[0\] MuxRegDst:MuxRegDst\|MuxRegDstOut\[0\] clock 3.308 ns " "Info: Found hold time violation between source  pin or register \"Instr_Reg:InstructionRegisters\|Instr25_21\[0\]\" and destination pin or register \"MuxRegDst:MuxRegDst\|MuxRegDstOut\[0\]\" for clock \"clock\" (Hold time is 3.308 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.167 ns + Largest " "Info: + Largest clock skew is 4.167 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.648 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.712 ns) 2.814 ns Controle:controle\|RegDst\[0\] 2 REG LCFF_X21_Y11_N15 6 " "Info: 2: + IC(1.248 ns) + CELL(0.712 ns) = 2.814 ns; Loc. = LCFF_X21_Y11_N15; Fanout = 6; REG Node = 'Controle:controle\|RegDst\[0\]'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.960 ns" { clock Controle:controle|RegDst[0] } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Controle.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.228 ns) 4.107 ns MuxRegDst:MuxRegDst\|Mux5~0 3 COMB LCCOMB_X21_Y12_N26 1 " "Info: 3: + IC(1.065 ns) + CELL(0.228 ns) = 4.107 ns; Loc. = LCCOMB_X21_Y12_N26; Fanout = 1; COMB Node = 'MuxRegDst:MuxRegDst\|Mux5~0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { Controle:controle|RegDst[0] MuxRegDst:MuxRegDst|Mux5~0 } "NODE_NAME" } } { "Multiplexadores/MuxRegDst.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(0.000 ns) 5.668 ns MuxRegDst:MuxRegDst\|Mux5~0clkctrl 4 COMB CLKCTRL_G6 5 " "Info: 4: + IC(1.561 ns) + CELL(0.000 ns) = 5.668 ns; Loc. = CLKCTRL_G6; Fanout = 5; COMB Node = 'MuxRegDst:MuxRegDst\|Mux5~0clkctrl'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { MuxRegDst:MuxRegDst|Mux5~0 MuxRegDst:MuxRegDst|Mux5~0clkctrl } "NODE_NAME" } } { "Multiplexadores/MuxRegDst.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.053 ns) 6.648 ns MuxRegDst:MuxRegDst\|MuxRegDstOut\[0\] 5 REG LCCOMB_X21_Y12_N10 32 " "Info: 5: + IC(0.927 ns) + CELL(0.053 ns) = 6.648 ns; Loc. = LCCOMB_X21_Y12_N10; Fanout = 32; REG Node = 'MuxRegDst:MuxRegDst\|MuxRegDstOut\[0\]'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { MuxRegDst:MuxRegDst|Mux5~0clkctrl MuxRegDst:MuxRegDst|MuxRegDstOut[0] } "NODE_NAME" } } { "Multiplexadores/MuxRegDst.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 27.78 % ) " "Info: Total cell delay = 1.847 ns ( 27.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.801 ns ( 72.22 % ) " "Info: Total interconnect delay = 4.801 ns ( 72.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.648 ns" { clock Controle:controle|RegDst[0] MuxRegDst:MuxRegDst|Mux5~0 MuxRegDst:MuxRegDst|Mux5~0clkctrl MuxRegDst:MuxRegDst|MuxRegDstOut[0] } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "6.648 ns" { clock {} clock~combout {} Controle:controle|RegDst[0] {} MuxRegDst:MuxRegDst|Mux5~0 {} MuxRegDst:MuxRegDst|Mux5~0clkctrl {} MuxRegDst:MuxRegDst|MuxRegDstOut[0] {} } { 0.000ns 0.000ns 1.248ns 1.065ns 1.561ns 0.927ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.481 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1361 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1361; COMB Node = 'clock~clkctrl'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns Instr_Reg:InstructionRegisters\|Instr25_21\[0\] 3 REG LCFF_X21_Y12_N7 33 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X21_Y12_N7; Fanout = 33; REG Node = 'Instr_Reg:InstructionRegisters\|Instr25_21\[0\]'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clock~clkctrl Instr_Reg:InstructionRegisters|Instr25_21[0] } "NODE_NAME" } } { "GivenComps/Instr_Reg.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clock clock~clkctrl Instr_Reg:InstructionRegisters|Instr25_21[0] } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:InstructionRegisters|Instr25_21[0] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.648 ns" { clock Controle:controle|RegDst[0] MuxRegDst:MuxRegDst|Mux5~0 MuxRegDst:MuxRegDst|Mux5~0clkctrl MuxRegDst:MuxRegDst|MuxRegDstOut[0] } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "6.648 ns" { clock {} clock~combout {} Controle:controle|RegDst[0] {} MuxRegDst:MuxRegDst|Mux5~0 {} MuxRegDst:MuxRegDst|Mux5~0clkctrl {} MuxRegDst:MuxRegDst|MuxRegDstOut[0] {} } { 0.000ns 0.000ns 1.248ns 1.065ns 1.561ns 0.927ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clock clock~clkctrl Instr_Reg:InstructionRegisters|Instr25_21[0] } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:InstructionRegisters|Instr25_21[0] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "GivenComps/Instr_Reg.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.765 ns - Shortest register register " "Info: - Shortest register to register delay is 0.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:InstructionRegisters\|Instr25_21\[0\] 1 REG LCFF_X21_Y12_N7 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y12_N7; Fanout = 33; REG Node = 'Instr_Reg:InstructionRegisters\|Instr25_21\[0\]'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:InstructionRegisters|Instr25_21[0] } "NODE_NAME" } } { "GivenComps/Instr_Reg.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns MuxRegDst:MuxRegDst\|Mux0~0 2 COMB LCCOMB_X21_Y12_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X21_Y12_N6; Fanout = 1; COMB Node = 'MuxRegDst:MuxRegDst\|Mux0~0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { Instr_Reg:InstructionRegisters|Instr25_21[0] MuxRegDst:MuxRegDst|Mux0~0 } "NODE_NAME" } } { "Multiplexadores/MuxRegDst.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.225 ns) 0.765 ns MuxRegDst:MuxRegDst\|MuxRegDstOut\[0\] 3 REG LCCOMB_X21_Y12_N10 32 " "Info: 3: + IC(0.207 ns) + CELL(0.225 ns) = 0.765 ns; Loc. = LCCOMB_X21_Y12_N10; Fanout = 32; REG Node = 'MuxRegDst:MuxRegDst\|MuxRegDstOut\[0\]'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.432 ns" { MuxRegDst:MuxRegDst|Mux0~0 MuxRegDst:MuxRegDst|MuxRegDstOut[0] } "NODE_NAME" } } { "Multiplexadores/MuxRegDst.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.558 ns ( 72.94 % ) " "Info: Total cell delay = 0.558 ns ( 72.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.207 ns ( 27.06 % ) " "Info: Total interconnect delay = 0.207 ns ( 27.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { Instr_Reg:InstructionRegisters|Instr25_21[0] MuxRegDst:MuxRegDst|Mux0~0 MuxRegDst:MuxRegDst|MuxRegDstOut[0] } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "0.765 ns" { Instr_Reg:InstructionRegisters|Instr25_21[0] {} MuxRegDst:MuxRegDst|Mux0~0 {} MuxRegDst:MuxRegDst|MuxRegDstOut[0] {} } { 0.000ns 0.000ns 0.207ns } { 0.000ns 0.333ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "GivenComps/Instr_Reg.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/Instr_Reg.vhd" 65 -1 0 } } { "Multiplexadores/MuxRegDst.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.648 ns" { clock Controle:controle|RegDst[0] MuxRegDst:MuxRegDst|Mux5~0 MuxRegDst:MuxRegDst|Mux5~0clkctrl MuxRegDst:MuxRegDst|MuxRegDstOut[0] } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "6.648 ns" { clock {} clock~combout {} Controle:controle|RegDst[0] {} MuxRegDst:MuxRegDst|Mux5~0 {} MuxRegDst:MuxRegDst|Mux5~0clkctrl {} MuxRegDst:MuxRegDst|MuxRegDstOut[0] {} } { 0.000ns 0.000ns 1.248ns 1.065ns 1.561ns 0.927ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clock clock~clkctrl Instr_Reg:InstructionRegisters|Instr25_21[0] } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:InstructionRegisters|Instr25_21[0] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { Instr_Reg:InstructionRegisters|Instr25_21[0] MuxRegDst:MuxRegDst|Mux0~0 MuxRegDst:MuxRegDst|MuxRegDstOut[0] } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "0.765 ns" { Instr_Reg:InstructionRegisters|Instr25_21[0] {} MuxRegDst:MuxRegDst|Mux0~0 {} MuxRegDst:MuxRegDst|MuxRegDstOut[0] {} } { 0.000ns 0.000ns 0.207ns } { 0.000ns 0.333ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Controle:controle\|RegWrite reset clock 4.464 ns register " "Info: tsu for register \"Controle:controle\|RegWrite\" (data pin = \"reset\", clock pin = \"clock\") is 4.464 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.854 ns + Longest pin register " "Info: + Longest pin to register delay is 6.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 20 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 20; PIN Node = 'reset'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.646 ns) + CELL(0.272 ns) 5.782 ns Controle:controle\|MemToReg\[1\]~1 2 COMB LCCOMB_X21_Y11_N24 6 " "Info: 2: + IC(4.646 ns) + CELL(0.272 ns) = 5.782 ns; Loc. = LCCOMB_X21_Y11_N24; Fanout = 6; COMB Node = 'Controle:controle\|MemToReg\[1\]~1'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.918 ns" { reset Controle:controle|MemToReg[1]~1 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Controle.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.746 ns) 6.854 ns Controle:controle\|RegWrite 3 REG LCFF_X21_Y11_N21 32 " "Info: 3: + IC(0.326 ns) + CELL(0.746 ns) = 6.854 ns; Loc. = LCFF_X21_Y11_N21; Fanout = 32; REG Node = 'Controle:controle\|RegWrite'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { Controle:controle|MemToReg[1]~1 Controle:controle|RegWrite } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Controle.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.882 ns ( 27.46 % ) " "Info: Total cell delay = 1.882 ns ( 27.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.972 ns ( 72.54 % ) " "Info: Total interconnect delay = 4.972 ns ( 72.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.854 ns" { reset Controle:controle|MemToReg[1]~1 Controle:controle|RegWrite } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "6.854 ns" { reset {} reset~combout {} Controle:controle|MemToReg[1]~1 {} Controle:controle|RegWrite {} } { 0.000ns 0.000ns 4.646ns 0.326ns } { 0.000ns 0.864ns 0.272ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Controle.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Controle.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.480 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1361 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1361; COMB Node = 'clock~clkctrl'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns Controle:controle\|RegWrite 3 REG LCFF_X21_Y11_N21 32 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X21_Y11_N21; Fanout = 32; REG Node = 'Controle:controle\|RegWrite'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clock~clkctrl Controle:controle|RegWrite } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Controle.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl Controle:controle|RegWrite } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:controle|RegWrite {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.854 ns" { reset Controle:controle|MemToReg[1]~1 Controle:controle|RegWrite } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "6.854 ns" { reset {} reset~combout {} Controle:controle|MemToReg[1]~1 {} Controle:controle|RegWrite {} } { 0.000ns 0.000ns 4.646ns 0.326ns } { 0.000ns 0.864ns 0.272ns 0.746ns } "" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl Controle:controle|RegWrite } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:controle|RegWrite {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock AluResult\[30\] MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[0\] 17.141 ns register " "Info: tco from clock \"clock\" to destination pin \"AluResult\[30\]\" through register \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[0\]\" is 17.141 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.195 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.712 ns) 2.760 ns Controle:controle\|AluSrcB\[0\] 2 REG LCFF_X17_Y11_N15 67 " "Info: 2: + IC(1.194 ns) + CELL(0.712 ns) = 2.760 ns; Loc. = LCFF_X17_Y11_N15; Fanout = 67; REG Node = 'Controle:controle\|AluSrcB\[0\]'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.906 ns" { clock Controle:controle|AluSrcB[0] } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Controle.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.225 ns) 3.720 ns MuxAluSrcB:MuxAluSrcB\|Mux32~0 3 COMB LCCOMB_X23_Y11_N30 1 " "Info: 3: + IC(0.735 ns) + CELL(0.225 ns) = 3.720 ns; Loc. = LCCOMB_X23_Y11_N30; Fanout = 1; COMB Node = 'MuxAluSrcB:MuxAluSrcB\|Mux32~0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { Controle:controle|AluSrcB[0] MuxAluSrcB:MuxAluSrcB|Mux32~0 } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.000 ns) 5.202 ns MuxAluSrcB:MuxAluSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G8 32 " "Info: 4: + IC(1.482 ns) + CELL(0.000 ns) = 5.202 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'MuxAluSrcB:MuxAluSrcB\|Mux32~0clkctrl'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.053 ns) 6.195 ns MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[0\] 5 REG LCCOMB_X23_Y15_N28 5 " "Info: 5: + IC(0.940 ns) + CELL(0.053 ns) = 6.195 ns; Loc. = LCCOMB_X23_Y15_N28; Fanout = 5; REG Node = 'MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[0\]'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0] } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 29.77 % ) " "Info: Total cell delay = 1.844 ns ( 29.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.351 ns ( 70.23 % ) " "Info: Total interconnect delay = 4.351 ns ( 70.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.195 ns" { clock Controle:controle|AluSrcB[0] MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0] } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "6.195 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[0] {} MuxAluSrcB:MuxAluSrcB|Mux32~0 {} MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl {} MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0] {} } { 0.000ns 0.000ns 1.194ns 0.735ns 1.482ns 0.940ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.946 ns + Longest register pin " "Info: + Longest register to pin delay is 10.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[0\] 1 REG LCCOMB_X23_Y15_N28 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y15_N28; Fanout = 5; REG Node = 'MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[0\]'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0] } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.272 ns) 0.543 ns Ula32:Alu\|carry_temp\[1\]~28 2 COMB LCCOMB_X23_Y15_N22 4 " "Info: 2: + IC(0.271 ns) + CELL(0.272 ns) = 0.543 ns; Loc. = LCCOMB_X23_Y15_N22; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[1\]~28'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0] Ula32:Alu|carry_temp[1]~28 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.154 ns) 0.950 ns Ula32:Alu\|carry_temp\[2\]~1DUPLICATE 3 COMB LCCOMB_X23_Y15_N6 1 " "Info: 3: + IC(0.253 ns) + CELL(0.154 ns) = 0.950 ns; Loc. = LCCOMB_X23_Y15_N6; Fanout = 1; COMB Node = 'Ula32:Alu\|carry_temp\[2\]~1DUPLICATE'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:Alu|carry_temp[1]~28 Ula32:Alu|carry_temp[2]~1DUPLICATE } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.154 ns) 1.419 ns Ula32:Alu\|carry_temp\[3\]~3 4 COMB LCCOMB_X22_Y15_N26 3 " "Info: 4: + IC(0.315 ns) + CELL(0.154 ns) = 1.419 ns; Loc. = LCCOMB_X22_Y15_N26; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[3\]~3'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { Ula32:Alu|carry_temp[2]~1DUPLICATE Ula32:Alu|carry_temp[3]~3 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.053 ns) 1.708 ns Ula32:Alu\|carry_temp\[4\]~4 5 COMB LCCOMB_X22_Y15_N28 5 " "Info: 5: + IC(0.236 ns) + CELL(0.053 ns) = 1.708 ns; Loc. = LCCOMB_X22_Y15_N28; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[4\]~4'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.289 ns" { Ula32:Alu|carry_temp[3]~3 Ula32:Alu|carry_temp[4]~4 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.154 ns) 2.100 ns Ula32:Alu\|carry_temp\[6\]~7DUPLICATE 6 COMB LCCOMB_X22_Y15_N6 3 " "Info: 6: + IC(0.238 ns) + CELL(0.154 ns) = 2.100 ns; Loc. = LCCOMB_X22_Y15_N6; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[6\]~7DUPLICATE'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Ula32:Alu|carry_temp[4]~4 Ula32:Alu|carry_temp[6]~7DUPLICATE } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.154 ns) 2.475 ns Ula32:Alu\|carry_temp\[7\]~9DUPLICATE 7 COMB LCCOMB_X22_Y15_N10 2 " "Info: 7: + IC(0.221 ns) + CELL(0.154 ns) = 2.475 ns; Loc. = LCCOMB_X22_Y15_N10; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[7\]~9DUPLICATE'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.375 ns" { Ula32:Alu|carry_temp[6]~7DUPLICATE Ula32:Alu|carry_temp[7]~9DUPLICATE } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 2.736 ns Ula32:Alu\|carry_temp\[9\]~69 8 COMB LCCOMB_X22_Y15_N20 4 " "Info: 8: + IC(0.208 ns) + CELL(0.053 ns) = 2.736 ns; Loc. = LCCOMB_X22_Y15_N20; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[9\]~69'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:Alu|carry_temp[7]~9DUPLICATE Ula32:Alu|carry_temp[9]~69 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.053 ns) 3.028 ns Ula32:Alu\|carry_temp\[11\]~65 9 COMB LCCOMB_X22_Y15_N0 4 " "Info: 9: + IC(0.239 ns) + CELL(0.053 ns) = 3.028 ns; Loc. = LCCOMB_X22_Y15_N0; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[11\]~65'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.292 ns" { Ula32:Alu|carry_temp[9]~69 Ula32:Alu|carry_temp[11]~65 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.053 ns) 3.675 ns Ula32:Alu\|carry_temp\[13\]~61 10 COMB LCCOMB_X22_Y16_N4 4 " "Info: 10: + IC(0.594 ns) + CELL(0.053 ns) = 3.675 ns; Loc. = LCCOMB_X22_Y16_N4; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~61'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { Ula32:Alu|carry_temp[11]~65 Ula32:Alu|carry_temp[13]~61 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 3.933 ns Ula32:Alu\|carry_temp\[15\]~57 11 COMB LCCOMB_X22_Y16_N0 5 " "Info: 11: + IC(0.205 ns) + CELL(0.053 ns) = 3.933 ns; Loc. = LCCOMB_X22_Y16_N0; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~57'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { Ula32:Alu|carry_temp[13]~61 Ula32:Alu|carry_temp[15]~57 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 4.205 ns Ula32:Alu\|carry_temp\[17\]~53 12 COMB LCCOMB_X22_Y16_N12 5 " "Info: 12: + IC(0.219 ns) + CELL(0.053 ns) = 4.205 ns; Loc. = LCCOMB_X22_Y16_N12; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~53'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:Alu|carry_temp[15]~57 Ula32:Alu|carry_temp[17]~53 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.053 ns) 4.766 ns Ula32:Alu\|carry_temp\[18\]~19 13 COMB LCCOMB_X25_Y16_N14 1 " "Info: 13: + IC(0.508 ns) + CELL(0.053 ns) = 4.766 ns; Loc. = LCCOMB_X25_Y16_N14; Fanout = 1; COMB Node = 'Ula32:Alu\|carry_temp\[18\]~19'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Ula32:Alu|carry_temp[17]~53 Ula32:Alu|carry_temp[18]~19 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.225 ns) 5.523 ns Ula32:Alu\|carry_temp\[20\]~20 14 COMB LCCOMB_X21_Y16_N30 1 " "Info: 14: + IC(0.532 ns) + CELL(0.225 ns) = 5.523 ns; Loc. = LCCOMB_X21_Y16_N30; Fanout = 1; COMB Node = 'Ula32:Alu\|carry_temp\[20\]~20'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { Ula32:Alu|carry_temp[18]~19 Ula32:Alu|carry_temp[20]~20 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.053 ns) 5.780 ns Ula32:Alu\|carry_temp\[22\]~22 15 COMB LCCOMB_X21_Y16_N20 1 " "Info: 15: + IC(0.204 ns) + CELL(0.053 ns) = 5.780 ns; Loc. = LCCOMB_X21_Y16_N20; Fanout = 1; COMB Node = 'Ula32:Alu\|carry_temp\[22\]~22'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { Ula32:Alu|carry_temp[20]~20 Ula32:Alu|carry_temp[22]~22 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.053 ns) 6.034 ns Ula32:Alu\|carry_temp\[24\]~24 16 COMB LCCOMB_X21_Y16_N18 1 " "Info: 16: + IC(0.201 ns) + CELL(0.053 ns) = 6.034 ns; Loc. = LCCOMB_X21_Y16_N18; Fanout = 1; COMB Node = 'Ula32:Alu\|carry_temp\[24\]~24'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.254 ns" { Ula32:Alu|carry_temp[22]~22 Ula32:Alu|carry_temp[24]~24 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.053 ns) 6.624 ns Ula32:Alu\|carry_temp\[27\]~26 17 COMB LCCOMB_X21_Y17_N20 4 " "Info: 17: + IC(0.537 ns) + CELL(0.053 ns) = 6.624 ns; Loc. = LCCOMB_X21_Y17_N20; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~26'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { Ula32:Alu|carry_temp[24]~24 Ula32:Alu|carry_temp[27]~26 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.053 ns) 6.912 ns Ula32:Alu\|carry_temp\[29\]~27 18 COMB LCCOMB_X21_Y17_N4 3 " "Info: 18: + IC(0.235 ns) + CELL(0.053 ns) = 6.912 ns; Loc. = LCCOMB_X21_Y17_N4; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[29\]~27'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.288 ns" { Ula32:Alu|carry_temp[27]~26 Ula32:Alu|carry_temp[29]~27 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 7.180 ns Ula32:Alu\|Mux1~0 19 COMB LCCOMB_X21_Y17_N12 3 " "Info: 19: + IC(0.215 ns) + CELL(0.053 ns) = 7.180 ns; Loc. = LCCOMB_X21_Y17_N12; Fanout = 3; COMB Node = 'Ula32:Alu\|Mux1~0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:Alu|carry_temp[29]~27 Ula32:Alu|Mux1~0 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.642 ns) + CELL(2.124 ns) 10.946 ns AluResult\[30\] 20 PIN PIN_H6 0 " "Info: 20: + IC(1.642 ns) + CELL(2.124 ns) = 10.946 ns; Loc. = PIN_H6; Fanout = 0; PIN Node = 'AluResult\[30\]'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "3.766 ns" { Ula32:Alu|Mux1~0 AluResult[30] } "NODE_NAME" } } { "CPU.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/CPU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.873 ns ( 35.38 % ) " "Info: Total cell delay = 3.873 ns ( 35.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.073 ns ( 64.62 % ) " "Info: Total interconnect delay = 7.073 ns ( 64.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "10.946 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0] Ula32:Alu|carry_temp[1]~28 Ula32:Alu|carry_temp[2]~1DUPLICATE Ula32:Alu|carry_temp[3]~3 Ula32:Alu|carry_temp[4]~4 Ula32:Alu|carry_temp[6]~7DUPLICATE Ula32:Alu|carry_temp[7]~9DUPLICATE Ula32:Alu|carry_temp[9]~69 Ula32:Alu|carry_temp[11]~65 Ula32:Alu|carry_temp[13]~61 Ula32:Alu|carry_temp[15]~57 Ula32:Alu|carry_temp[17]~53 Ula32:Alu|carry_temp[18]~19 Ula32:Alu|carry_temp[20]~20 Ula32:Alu|carry_temp[22]~22 Ula32:Alu|carry_temp[24]~24 Ula32:Alu|carry_temp[27]~26 Ula32:Alu|carry_temp[29]~27 Ula32:Alu|Mux1~0 AluResult[30] } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "10.946 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0] {} Ula32:Alu|carry_temp[1]~28 {} Ula32:Alu|carry_temp[2]~1DUPLICATE {} Ula32:Alu|carry_temp[3]~3 {} Ula32:Alu|carry_temp[4]~4 {} Ula32:Alu|carry_temp[6]~7DUPLICATE {} Ula32:Alu|carry_temp[7]~9DUPLICATE {} Ula32:Alu|carry_temp[9]~69 {} Ula32:Alu|carry_temp[11]~65 {} Ula32:Alu|carry_temp[13]~61 {} Ula32:Alu|carry_temp[15]~57 {} Ula32:Alu|carry_temp[17]~53 {} Ula32:Alu|carry_temp[18]~19 {} Ula32:Alu|carry_temp[20]~20 {} Ula32:Alu|carry_temp[22]~22 {} Ula32:Alu|carry_temp[24]~24 {} Ula32:Alu|carry_temp[27]~26 {} Ula32:Alu|carry_temp[29]~27 {} Ula32:Alu|Mux1~0 {} AluResult[30] {} } { 0.000ns 0.271ns 0.253ns 0.315ns 0.236ns 0.238ns 0.221ns 0.208ns 0.239ns 0.594ns 0.205ns 0.219ns 0.508ns 0.532ns 0.204ns 0.201ns 0.537ns 0.235ns 0.215ns 1.642ns } { 0.000ns 0.272ns 0.154ns 0.154ns 0.053ns 0.154ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.195 ns" { clock Controle:controle|AluSrcB[0] MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0] } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "6.195 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[0] {} MuxAluSrcB:MuxAluSrcB|Mux32~0 {} MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl {} MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0] {} } { 0.000ns 0.000ns 1.194ns 0.735ns 1.482ns 0.940ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "10.946 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0] Ula32:Alu|carry_temp[1]~28 Ula32:Alu|carry_temp[2]~1DUPLICATE Ula32:Alu|carry_temp[3]~3 Ula32:Alu|carry_temp[4]~4 Ula32:Alu|carry_temp[6]~7DUPLICATE Ula32:Alu|carry_temp[7]~9DUPLICATE Ula32:Alu|carry_temp[9]~69 Ula32:Alu|carry_temp[11]~65 Ula32:Alu|carry_temp[13]~61 Ula32:Alu|carry_temp[15]~57 Ula32:Alu|carry_temp[17]~53 Ula32:Alu|carry_temp[18]~19 Ula32:Alu|carry_temp[20]~20 Ula32:Alu|carry_temp[22]~22 Ula32:Alu|carry_temp[24]~24 Ula32:Alu|carry_temp[27]~26 Ula32:Alu|carry_temp[29]~27 Ula32:Alu|Mux1~0 AluResult[30] } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "10.946 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0] {} Ula32:Alu|carry_temp[1]~28 {} Ula32:Alu|carry_temp[2]~1DUPLICATE {} Ula32:Alu|carry_temp[3]~3 {} Ula32:Alu|carry_temp[4]~4 {} Ula32:Alu|carry_temp[6]~7DUPLICATE {} Ula32:Alu|carry_temp[7]~9DUPLICATE {} Ula32:Alu|carry_temp[9]~69 {} Ula32:Alu|carry_temp[11]~65 {} Ula32:Alu|carry_temp[13]~61 {} Ula32:Alu|carry_temp[15]~57 {} Ula32:Alu|carry_temp[17]~53 {} Ula32:Alu|carry_temp[18]~19 {} Ula32:Alu|carry_temp[20]~20 {} Ula32:Alu|carry_temp[22]~22 {} Ula32:Alu|carry_temp[24]~24 {} Ula32:Alu|carry_temp[27]~26 {} Ula32:Alu|carry_temp[29]~27 {} Ula32:Alu|Mux1~0 {} AluResult[30] {} } { 0.000ns 0.271ns 0.253ns 0.315ns 0.236ns 0.238ns 0.221ns 0.208ns 0.239ns 0.594ns 0.205ns 0.219ns 0.508ns 0.532ns 0.204ns 0.201ns 0.537ns 0.235ns 0.215ns 1.642ns } { 0.000ns 0.272ns 0.154ns 0.154ns 0.053ns 0.154ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Controle:controle\|ShiftSrc reset clock -0.167 ns register " "Info: th for register \"Controle:controle\|ShiftSrc\" (data pin = \"reset\", clock pin = \"clock\") is -0.167 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.666 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.618 ns) 2.666 ns Controle:controle\|ShiftSrc 2 REG LCFF_X18_Y11_N13 105 " "Info: 2: + IC(1.194 ns) + CELL(0.618 ns) = 2.666 ns; Loc. = LCFF_X18_Y11_N13; Fanout = 105; REG Node = 'Controle:controle\|ShiftSrc'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { clock Controle:controle|ShiftSrc } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Controle.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 55.21 % ) " "Info: Total cell delay = 1.472 ns ( 55.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.194 ns ( 44.79 % ) " "Info: Total interconnect delay = 1.194 ns ( 44.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clock Controle:controle|ShiftSrc } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clock {} clock~combout {} Controle:controle|ShiftSrc {} } { 0.000ns 0.000ns 1.194ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Controle.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Controle.v" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.982 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 20 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 20; PIN Node = 'reset'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.721 ns) + CELL(0.397 ns) 2.982 ns Controle:controle\|ShiftSrc 2 REG LCFF_X18_Y11_N13 105 " "Info: 2: + IC(1.721 ns) + CELL(0.397 ns) = 2.982 ns; Loc. = LCFF_X18_Y11_N13; Fanout = 105; REG Node = 'Controle:controle\|ShiftSrc'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { reset Controle:controle|ShiftSrc } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/projetoHW/Quartus II/Controle.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.261 ns ( 42.29 % ) " "Info: Total cell delay = 1.261 ns ( 42.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.721 ns ( 57.71 % ) " "Info: Total interconnect delay = 1.721 ns ( 57.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.982 ns" { reset Controle:controle|ShiftSrc } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.982 ns" { reset {} reset~combout {} Controle:controle|ShiftSrc {} } { 0.000ns 0.000ns 1.721ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clock Controle:controle|ShiftSrc } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clock {} clock~combout {} Controle:controle|ShiftSrc {} } { 0.000ns 0.000ns 1.194ns } { 0.000ns 0.854ns 0.618ns } "" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.982 ns" { reset Controle:controle|ShiftSrc } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.982 ns" { reset {} reset~combout {} Controle:controle|ShiftSrc {} } { 0.000ns 0.000ns 1.721ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 73 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Info: Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 00:44:25 2019 " "Info: Processing ended: Sun Oct 13 00:44:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
