\hypertarget{struct_s_c_b___type}{}\section{Referencia de la Estructura S\+C\+B\+\_\+\+Type}
\label{struct_s_c_b___type}\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}


Structure type to access the System Control Block (S\+CB).  




{\ttfamily \#include $<$core\+\_\+cm0.\+h$>$}

\subsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a30abfea43143a424074f682bd61eace0}{C\+P\+U\+ID}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a8fec9e122b923822e7f951cd48cf1d47}{I\+C\+SR}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___type_af86c61a5d38a4fc9cef942a12744486b}{R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_aaec159b48828355cb770049b8b2e8d91}{A\+I\+R\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a64a95891ad3e904dd5548112539c1c98}{S\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a5e1322e27c40bf91d172f9673f205c97}{C\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___type_ac4ac04e673b5b8320d53f7b0947db902}{R\+E\+S\+E\+R\+V\+E\+D1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_af6c413ed8c7d1b792a91f01e13b47adf}{S\+HP} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a04d136e5436e5fa2fb2aaa78a5f86b19}{S\+H\+C\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_aaf388a921a016cae590cfcf1e43b1cdf}{V\+T\+OR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{struct_s_c_b___type_a17dc9f83c53cbf7fa249e79a2d2a43f8}{S\+HP} \mbox{[}12\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_ae6b1e9cde3f94195206c016214cf3936}{C\+F\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a87aadbc5e1ffb76d755cf13f4721ae71}{H\+F\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a415598d9009bb3ffe9f35e03e5a386fe}{D\+F\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a88820a178974aa7b7927155cee5c47ed}{M\+M\+F\+AR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_ad49f99b1c83dcab356579af171bfa475}{B\+F\+AR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_ab9176079ea223dd8902589da91af63a2}{A\+F\+SR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a0c3c74d90886d6f470882c63c0e60bfe}{P\+FR} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a1b9a71780ae327f1f337a2176b777618}{D\+FR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a5c0e2e1c7195d4dc09a5ca077c596318}{A\+DR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a037095d7dc8c30536cab793e28329c45}{M\+M\+FR} \mbox{[}4\mbox{]}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_abdeaebf965a4ca1dfde816cab85f1156}{I\+S\+AR} \mbox{[}5\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_acccaf5688449c8253e9952ddc2161528}{C\+P\+A\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_aa71bce1c6b3b85a1625a4bf040db7234}{S\+F\+CR}
\end{DoxyCompactItemize}


\subsection{Descripción detallada}
Structure type to access the System Control Block (S\+CB). 

Definición en la línea 305 del archivo core\+\_\+cm0.\+h.



\subsection{Documentación de los campos}
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+DR@{A\+DR}}
\index{A\+DR@{A\+DR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{A\+DR}{ADR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t A\+DR}\hypertarget{struct_s_c_b___type_a5c0e2e1c7195d4dc09a5ca077c596318}{}\label{struct_s_c_b___type_a5c0e2e1c7195d4dc09a5ca077c596318}
Offset\+: 0x04C (R/ ) Auxiliary Feature Register 

Definición en la línea 346 del archivo core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+F\+SR@{A\+F\+SR}}
\index{A\+F\+SR@{A\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{A\+F\+SR}{AFSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+F\+SR}\hypertarget{struct_s_c_b___type_ab9176079ea223dd8902589da91af63a2}{}\label{struct_s_c_b___type_ab9176079ea223dd8902589da91af63a2}
Offset\+: 0x03C (R/W) Auxiliary Fault Status Register 

Definición en la línea 343 del archivo core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+I\+R\+CR@{A\+I\+R\+CR}}
\index{A\+I\+R\+CR@{A\+I\+R\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{A\+I\+R\+CR}{AIRCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+I\+R\+CR}\hypertarget{struct_s_c_b___type_aaec159b48828355cb770049b8b2e8d91}{}\label{struct_s_c_b___type_aaec159b48828355cb770049b8b2e8d91}
Offset\+: 0x00C (R/W) Application Interrupt and Reset Control Register 

Definición en la línea 310 del archivo core\+\_\+cm0.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!B\+F\+AR@{B\+F\+AR}}
\index{B\+F\+AR@{B\+F\+AR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{B\+F\+AR}{BFAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t B\+F\+AR}\hypertarget{struct_s_c_b___type_ad49f99b1c83dcab356579af171bfa475}{}\label{struct_s_c_b___type_ad49f99b1c83dcab356579af171bfa475}
Offset\+: 0x038 (R/W) Bus\+Fault Address Register 

Definición en la línea 342 del archivo core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+CR}{CCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+CR}\hypertarget{struct_s_c_b___type_a5e1322e27c40bf91d172f9673f205c97}{}\label{struct_s_c_b___type_a5e1322e27c40bf91d172f9673f205c97}
Offset\+: 0x014 (R/W) Configuration Control Register 

Definición en la línea 312 del archivo core\+\_\+cm0.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+F\+SR@{C\+F\+SR}}
\index{C\+F\+SR@{C\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+F\+SR}{CFSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+F\+SR}\hypertarget{struct_s_c_b___type_ae6b1e9cde3f94195206c016214cf3936}{}\label{struct_s_c_b___type_ae6b1e9cde3f94195206c016214cf3936}
Offset\+: 0x028 (R/W) Configurable Fault Status Register 

Definición en la línea 338 del archivo core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+P\+A\+CR@{C\+P\+A\+CR}}
\index{C\+P\+A\+CR@{C\+P\+A\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+P\+A\+CR}{CPACR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+P\+A\+CR}\hypertarget{struct_s_c_b___type_acccaf5688449c8253e9952ddc2161528}{}\label{struct_s_c_b___type_acccaf5688449c8253e9952ddc2161528}
Offset\+: 0x088 (R/W) Coprocessor Access Control Register 

Definición en la línea 350 del archivo core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+P\+U\+ID@{C\+P\+U\+ID}}
\index{C\+P\+U\+ID@{C\+P\+U\+ID}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+P\+U\+ID}{CPUID}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t C\+P\+U\+ID}\hypertarget{struct_s_c_b___type_a30abfea43143a424074f682bd61eace0}{}\label{struct_s_c_b___type_a30abfea43143a424074f682bd61eace0}
Offset\+: 0x000 (R/ ) C\+P\+U\+ID Base Register 

Definición en la línea 307 del archivo core\+\_\+cm0.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+FR@{D\+FR}}
\index{D\+FR@{D\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+FR}{DFR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t D\+FR}\hypertarget{struct_s_c_b___type_a1b9a71780ae327f1f337a2176b777618}{}\label{struct_s_c_b___type_a1b9a71780ae327f1f337a2176b777618}
Offset\+: 0x048 (R/ ) Debug Feature Register 

Definición en la línea 345 del archivo core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+F\+SR@{D\+F\+SR}}
\index{D\+F\+SR@{D\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+F\+SR}{DFSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+F\+SR}\hypertarget{struct_s_c_b___type_a415598d9009bb3ffe9f35e03e5a386fe}{}\label{struct_s_c_b___type_a415598d9009bb3ffe9f35e03e5a386fe}
Offset\+: 0x030 (R/W) Debug Fault Status Register 

Definición en la línea 340 del archivo core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!H\+F\+SR@{H\+F\+SR}}
\index{H\+F\+SR@{H\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{H\+F\+SR}{HFSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t H\+F\+SR}\hypertarget{struct_s_c_b___type_a87aadbc5e1ffb76d755cf13f4721ae71}{}\label{struct_s_c_b___type_a87aadbc5e1ffb76d755cf13f4721ae71}
Offset\+: 0x02C (R/W) Hard\+Fault Status Register 

Definición en la línea 339 del archivo core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+C\+SR@{I\+C\+SR}}
\index{I\+C\+SR@{I\+C\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+C\+SR}{ICSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+C\+SR}\hypertarget{struct_s_c_b___type_a8fec9e122b923822e7f951cd48cf1d47}{}\label{struct_s_c_b___type_a8fec9e122b923822e7f951cd48cf1d47}
Offset\+: 0x004 (R/W) Interrupt Control and State Register 

Definición en la línea 308 del archivo core\+\_\+cm0.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+S\+AR@{I\+S\+AR}}
\index{I\+S\+AR@{I\+S\+AR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+S\+AR}{ISAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t I\+S\+AR}\hypertarget{struct_s_c_b___type_abdeaebf965a4ca1dfde816cab85f1156}{}\label{struct_s_c_b___type_abdeaebf965a4ca1dfde816cab85f1156}
Offset\+: 0x060 (R/ ) Instruction Set Attributes Register 

Definición en la línea 348 del archivo core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!M\+M\+F\+AR@{M\+M\+F\+AR}}
\index{M\+M\+F\+AR@{M\+M\+F\+AR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{M\+M\+F\+AR}{MMFAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+M\+F\+AR}\hypertarget{struct_s_c_b___type_a88820a178974aa7b7927155cee5c47ed}{}\label{struct_s_c_b___type_a88820a178974aa7b7927155cee5c47ed}
Offset\+: 0x034 (R/W) Mem\+Manage Fault Address Register 

Definición en la línea 341 del archivo core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!M\+M\+FR@{M\+M\+FR}}
\index{M\+M\+FR@{M\+M\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{M\+M\+FR}{MMFR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t M\+M\+FR}\hypertarget{struct_s_c_b___type_a037095d7dc8c30536cab793e28329c45}{}\label{struct_s_c_b___type_a037095d7dc8c30536cab793e28329c45}
Offset\+: 0x050 (R/ ) Memory Model Feature Register 

Definición en la línea 347 del archivo core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!P\+FR@{P\+FR}}
\index{P\+FR@{P\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+FR}{PFR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t P\+FR}\hypertarget{struct_s_c_b___type_a0c3c74d90886d6f470882c63c0e60bfe}{}\label{struct_s_c_b___type_a0c3c74d90886d6f470882c63c0e60bfe}
Offset\+: 0x040 (R/ ) Processor Feature Register 

Definición en la línea 344 del archivo core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct_s_c_b___type_af86c61a5d38a4fc9cef942a12744486b}{}\label{struct_s_c_b___type_af86c61a5d38a4fc9cef942a12744486b}


Definición en la línea 309 del archivo core\+\_\+cm0.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct_s_c_b___type_ac4ac04e673b5b8320d53f7b0947db902}{}\label{struct_s_c_b___type_ac4ac04e673b5b8320d53f7b0947db902}


Definición en la línea 313 del archivo core\+\_\+cm0.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+CR@{S\+CR}}
\index{S\+CR@{S\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+CR}{SCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+CR}\hypertarget{struct_s_c_b___type_a64a95891ad3e904dd5548112539c1c98}{}\label{struct_s_c_b___type_a64a95891ad3e904dd5548112539c1c98}
Offset\+: 0x010 (R/W) System Control Register 

Definición en la línea 311 del archivo core\+\_\+cm0.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+F\+CR@{S\+F\+CR}}
\index{S\+F\+CR@{S\+F\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+F\+CR}{SFCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+F\+CR}\hypertarget{struct_s_c_b___type_aa71bce1c6b3b85a1625a4bf040db7234}{}\label{struct_s_c_b___type_aa71bce1c6b3b85a1625a4bf040db7234}
Offset\+: 0x290 (R/W) Security Features Register 

Definición en la línea 323 del archivo core\+\_\+sc000.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+H\+C\+SR@{S\+H\+C\+SR}}
\index{S\+H\+C\+SR@{S\+H\+C\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+H\+C\+SR}{SHCSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+H\+C\+SR}\hypertarget{struct_s_c_b___type_a04d136e5436e5fa2fb2aaa78a5f86b19}{}\label{struct_s_c_b___type_a04d136e5436e5fa2fb2aaa78a5f86b19}
Offset\+: 0x024 (R/W) System Handler Control and State Register 

Definición en la línea 315 del archivo core\+\_\+cm0.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+HP@{S\+HP}}
\index{S\+HP@{S\+HP}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+HP}{SHP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t S\+HP}\hypertarget{struct_s_c_b___type_af6c413ed8c7d1b792a91f01e13b47adf}{}\label{struct_s_c_b___type_af6c413ed8c7d1b792a91f01e13b47adf}
Offset\+: 0x01C (R/W) System Handlers Priority Registers. \mbox{[}0\mbox{]} is R\+E\+S\+E\+R\+V\+ED

Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) 

Definición en la línea 314 del archivo core\+\_\+cm0.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+HP@{S\+HP}}
\index{S\+HP@{S\+HP}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+HP}{SHP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t S\+HP\mbox{[}12\mbox{]}}\hypertarget{struct_s_c_b___type_a17dc9f83c53cbf7fa249e79a2d2a43f8}{}\label{struct_s_c_b___type_a17dc9f83c53cbf7fa249e79a2d2a43f8}
Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) 

Definición en la línea 336 del archivo core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!V\+T\+OR@{V\+T\+OR}}
\index{V\+T\+OR@{V\+T\+OR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{V\+T\+OR}{VTOR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t V\+T\+OR}\hypertarget{struct_s_c_b___type_aaf388a921a016cae590cfcf1e43b1cdf}{}\label{struct_s_c_b___type_aaf388a921a016cae590cfcf1e43b1cdf}
Offset\+: 0x008 (R/W) Vector Table Offset Register 

Definición en la línea 332 del archivo core\+\_\+cm3.\+h.



La documentación para esta estructura fue generada a partir de los siguientes ficheros\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm0_8h}{core\+\_\+cm0.\+h}\item 
\hyperlink{core__cm0plus_8h}{core\+\_\+cm0plus.\+h}\item 
\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}\item 
\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}\item 
\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}\item 
\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
