<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1312" content="Analyzing design file &apos;lettura_diretta/lettura_diretta.cpp&apos; ..." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1465" content="Validating synthesis directives ..." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 351.574 ; gain = 0.109 ; free physical = 1237 ; free virtual = 9895" tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Linking Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 351.574 ; gain = 0.109 ; free physical = 1232 ; free virtual = 9895" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1467" content="Starting code transformations ..." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Standard Transforms Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 351.652 ; gain = 0.188 ; free physical = 1220 ; free virtual = 9890" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1472" content="Checking synthesizability ..." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Checking Synthesizability Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 351.652 ; gain = 0.188 ; free physical = 1217 ; free virtual = 9887" tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Pre-synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 479.465 ; gain = 128.000 ; free physical = 1192 ; free virtual = 9865" tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Architecture Synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 479.465 ; gain = 128.000 ; free physical = 1190 ; free virtual = 9863" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1317" content="Starting hardware synthesis ..." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1385" content="Synthesizing &apos;ov7670_diretto&apos; ..." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1477" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[HLS 200-42]" severity="INFO" keynum="HLS_42_1438" content="-- Implementing module &apos;ov7670_diretto&apos;" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1478" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[SCHED 204-11]" severity="INFO" keynum="139" content="Starting scheduling ..." tag=""/>
	<Message prefix="[SCHED 204-11]" severity="INFO" keynum="138" content="Finished scheduling." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="474" content=" Elapsed time: 57.58 seconds; current allocated memory: 72.420 MB." tag=""/>
	<Message prefix="[BIND 205-100]" severity="INFO" keynum="439" content="Starting micro-architecture generation ..." tag=""/>
	<Message prefix="[BIND 205-101]" severity="INFO" keynum="211" content="Performing variable lifetime analysis." tag=""/>
	<Message prefix="[BIND 205-101]" severity="INFO" keynum="210" content="Exploring resource sharing." tag=""/>
	<Message prefix="[BIND 205-101]" severity="INFO" keynum="206" content="Binding ..." tag=""/>
	<Message prefix="[BIND 205-100]" severity="INFO" keynum="438" content="Finished micro-architecture generation." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="474" content=" Elapsed time: 0.09 seconds; current allocated memory: 72.662 MB." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1483" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1484" content="-- Generating RTL for module &apos;ov7670_diretto&apos;" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1485" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;ov7670_diretto/data_in&apos; to &apos;ap_none&apos;." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;ov7670_diretto/href_V&apos; to &apos;ap_none&apos;." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;ov7670_diretto/vsync_V&apos; to &apos;ap_none&apos;." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;ov7670_diretto/data_out&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;ov7670_diretto/line_valid_V&apos; to &apos;ap_none&apos;." tag=""/>
	<Message prefix="[RTGEN 206-101]" severity="WARNING" keynum="384" content="Port &apos;line_valid_V&apos; with mode &apos;ap_none&apos; may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;ov7670_diretto/frame_valid_V&apos; to &apos;ap_none&apos;." tag=""/>
	<Message prefix="[RTGEN 206-101]" severity="WARNING" keynum="384" content="Port &apos;frame_valid_V&apos; with mode &apos;ap_none&apos; may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on function &apos;ov7670_diretto&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." tag=""/>
	<Message prefix="[RTGEN 206-101]" severity="WARNING" keynum="374" content="Register &apos;count_lines&apos; is power-on initialization." tag=""/>
	<Message prefix="[RTGEN 206-101]" severity="WARNING" keynum="374" content="Register &apos;first&apos; is power-on initialization." tag=""/>
	<Message prefix="[RTGEN 206-101]" severity="WARNING" keynum="374" content="Register &apos;count_readings&apos; is power-on initialization." tag=""/>
	<Message prefix="[RTGEN 206-100]" severity="INFO" keynum="364" content="Bundling port &apos;return&apos; to AXI-Lite port AXILiteS." tag=""/>
	<Message prefix="[RTGEN 206-100]" severity="INFO" keynum="369" content="Finished creating RTL model for &apos;ov7670_diretto&apos;." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="474" content=" Elapsed time: 0.38 seconds; current allocated memory: 73.220 MB." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished generating all RTL models Time (s): cpu = 00:00:53 ; elapsed = 00:01:00 . Memory (MB): peak = 479.465 ; gain = 128.000 ; free physical = 1182 ; free virtual = 9862" tag=""/>
	<Message prefix="[SYSC 207-301]" severity="INFO" keynum="SYSC_301_1065" content="Generating SystemC RTL for ov7670_diretto." tag=""/>
	<Message prefix="[VHDL 208-304]" severity="INFO" keynum="VHDL_304_1066" content="Generating VHDL RTL for ov7670_diretto." tag=""/>
	<Message prefix="[VLOG 209-307]" severity="INFO" keynum="VLOG_307_1067" content="Generating Verilog RTL for ov7670_diretto." tag=""/>
	<Message prefix="[HLS 200-112]" severity="INFO" keynum="472" content="Total elapsed time: 60.06 seconds; peak allocated memory: 73.220 MB." tag=""/>
</Messages>
