Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Jan  2 13:34:36 2024
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   1000        
LUTAR-1    Warning           LUT drives async reset alert  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2782)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2871)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2782)
---------------------------
 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_sck_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/flash_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2871)
---------------------------------------------------
 There are 2871 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.566        0.000                      0                16111        0.033        0.000                      0                16111       11.250        0.000                       0                  6476  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.566        0.000                      0                15646        0.033        0.000                      0                15646       11.250        0.000                       0                  6476  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               9.431        0.000                      0                  465        0.603        0.000                      0                  465  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.864ns  (logic 9.677ns (48.715%)  route 10.187ns (51.285%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 27.733 - 25.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.668     2.962    design_1_i/caravel_0/inst/mprj/mprj/mm1/clock
    SLICE_X33Y41         FDRE                                         r  design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     3.418 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/Q
                         net (fo=71, routed)          1.078     4.496    design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg_n_0_[2]
    SLICE_X27Y38         LUT2 (Prop_lut2_I1_O)        0.150     4.646 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.243     5.890    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_6_11/ADDRC3
    SLICE_X18Y34         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.361     6.251 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_6_11/RAMC/O
                         net (fo=2, routed)           0.852     7.103    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_10[10]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      4.058    11.161 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.163    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.681 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__1/P[0]
                         net (fo=2, routed)           0.791    13.472    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__1_n_105
    SLICE_X12Y35         LUT2 (Prop_lut2_I0_O)        0.124    13.596 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[17]_i_30/O
                         net (fo=1, routed)           0.000    13.596    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[17]_i_30_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.129 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.129    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[17]_i_19_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.452 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_17/O[1]
                         net (fo=3, routed)           1.560    16.012    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__3[21]
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.306    16.318 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_22/O
                         net (fo=2, routed)           0.873    17.191    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_22_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.149    17.340 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_10/O
                         net (fo=2, routed)           0.582    17.922    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_10_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I0_O)        0.332    18.254 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_14/O
                         net (fo=1, routed)           0.000    18.254    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_14_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.634 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.634    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_7_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.751 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.751    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[24]_i_7_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.066 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[28]_i_7/O[3]
                         net (fo=1, routed)           0.770    19.836    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/matrix_adder[31]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.307    20.143 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[31]_i_5/O
                         net (fo=1, routed)           0.999    21.142    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[31]_i_5_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I3_O)        0.124    21.266 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[31]_i_4/O
                         net (fo=1, routed)           0.502    21.768    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[31]_i_4_n_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I3_O)        0.124    21.892 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[31]_i_2/O
                         net (fo=2, routed)           0.935    22.826    design_1_i/caravel_0/inst/soc/core/VexRiscv/shared_dat_r[31]
    SLICE_X56Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.554    27.733    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X56Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[31]/C
                         clock pessimism              0.129    27.862    
                         clock uncertainty           -0.377    27.486    
    SLICE_X56Y45         FDRE (Setup_fdre_C_D)       -0.093    27.393    design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[31]
  -------------------------------------------------------------------
                         required time                         27.393    
                         arrival time                         -22.826    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.888ns  (logic 9.684ns (48.693%)  route 10.204ns (51.307%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 27.661 - 25.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.668     2.962    design_1_i/caravel_0/inst/mprj/mprj/mm1/clock
    SLICE_X33Y41         FDRE                                         r  design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     3.418 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/Q
                         net (fo=71, routed)          1.078     4.496    design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg_n_0_[2]
    SLICE_X27Y38         LUT2 (Prop_lut2_I1_O)        0.150     4.646 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.243     5.890    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_6_11/ADDRC3
    SLICE_X18Y34         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.361     6.251 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_6_11/RAMC/O
                         net (fo=2, routed)           0.852     7.103    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_10[10]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      4.058    11.161 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.163    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.681 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__1/P[0]
                         net (fo=2, routed)           0.791    13.472    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__1_n_105
    SLICE_X12Y35         LUT2 (Prop_lut2_I0_O)        0.124    13.596 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[17]_i_30/O
                         net (fo=1, routed)           0.000    13.596    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[17]_i_30_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.129 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.129    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[17]_i_19_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.452 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_17/O[1]
                         net (fo=3, routed)           1.560    16.012    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__3[21]
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.306    16.318 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_22/O
                         net (fo=2, routed)           0.873    17.191    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_22_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.149    17.340 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_10/O
                         net (fo=2, routed)           0.582    17.922    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_10_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I0_O)        0.332    18.254 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_14/O
                         net (fo=1, routed)           0.000    18.254    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_14_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.634 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.634    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_7_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.949 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[24]_i_7/O[3]
                         net (fo=1, routed)           0.731    19.680    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/matrix_adder[27]
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.307    19.987 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[27]_i_5/O
                         net (fo=1, routed)           1.009    20.996    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[27]_i_5_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I3_O)        0.124    21.120 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[27]_i_4/O
                         net (fo=1, routed)           0.678    21.798    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[27]_i_4_n_0
    SLICE_X54Y50         LUT5 (Prop_lut5_I3_O)        0.124    21.922 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[27]_i_2/O
                         net (fo=2, routed)           0.804    22.726    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/shared_dat_r[15]
    SLICE_X52Y45         LUT3 (Prop_lut3_I2_O)        0.124    22.850 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_data[27]_i_1/O
                         net (fo=1, routed)           0.000    22.850    design_1_i/caravel_0/inst/soc/core/dbg_uart_data_uartwishbonebridge_next_value6[27]
    SLICE_X52Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.482    27.661    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X52Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[27]/C
                         clock pessimism              0.129    27.790    
                         clock uncertainty           -0.377    27.414    
    SLICE_X52Y45         FDRE (Setup_fdre_C_D)        0.029    27.443    design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[27]
  -------------------------------------------------------------------
                         required time                         27.443    
                         arrival time                         -22.850    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.776ns  (logic 9.801ns (49.560%)  route 9.975ns (50.440%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 27.661 - 25.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.668     2.962    design_1_i/caravel_0/inst/mprj/mprj/mm1/clock
    SLICE_X33Y41         FDRE                                         r  design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     3.418 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/Q
                         net (fo=71, routed)          1.078     4.496    design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg_n_0_[2]
    SLICE_X27Y38         LUT2 (Prop_lut2_I1_O)        0.150     4.646 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.243     5.890    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_6_11/ADDRC3
    SLICE_X18Y34         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.361     6.251 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_6_11/RAMC/O
                         net (fo=2, routed)           0.852     7.103    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_10[10]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      4.058    11.161 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.163    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.681 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__1/P[0]
                         net (fo=2, routed)           0.791    13.472    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__1_n_105
    SLICE_X12Y35         LUT2 (Prop_lut2_I0_O)        0.124    13.596 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[17]_i_30/O
                         net (fo=1, routed)           0.000    13.596    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[17]_i_30_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.129 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.129    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[17]_i_19_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.452 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_17/O[1]
                         net (fo=3, routed)           1.560    16.012    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__3[21]
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.306    16.318 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_22/O
                         net (fo=2, routed)           0.873    17.191    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_22_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.149    17.340 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_10/O
                         net (fo=2, routed)           0.582    17.922    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_10_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I0_O)        0.332    18.254 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_14/O
                         net (fo=1, routed)           0.000    18.254    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_14_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.634 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.634    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_7_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.751 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.751    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[24]_i_7_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.066 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[28]_i_7/O[3]
                         net (fo=1, routed)           0.770    19.836    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/matrix_adder[31]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.307    20.143 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[31]_i_5/O
                         net (fo=1, routed)           0.999    21.142    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[31]_i_5_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I3_O)        0.124    21.266 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[31]_i_4/O
                         net (fo=1, routed)           0.502    21.768    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[31]_i_4_n_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I3_O)        0.124    21.892 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[31]_i_2/O
                         net (fo=2, routed)           0.722    22.614    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/shared_dat_r[19]
    SLICE_X52Y45         LUT3 (Prop_lut3_I2_O)        0.124    22.738 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_data[31]_i_2/O
                         net (fo=1, routed)           0.000    22.738    design_1_i/caravel_0/inst/soc/core/dbg_uart_data_uartwishbonebridge_next_value6[31]
    SLICE_X52Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.482    27.661    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X52Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[31]/C
                         clock pessimism              0.129    27.790    
                         clock uncertainty           -0.377    27.414    
    SLICE_X52Y45         FDRE (Setup_fdre_C_D)        0.031    27.445    design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[31]
  -------------------------------------------------------------------
                         required time                         27.445    
                         arrival time                         -22.738    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.716ns  (logic 9.560ns (48.489%)  route 10.156ns (51.511%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 27.733 - 25.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.668     2.962    design_1_i/caravel_0/inst/mprj/mprj/mm1/clock
    SLICE_X33Y41         FDRE                                         r  design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     3.418 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/Q
                         net (fo=71, routed)          1.078     4.496    design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg_n_0_[2]
    SLICE_X27Y38         LUT2 (Prop_lut2_I1_O)        0.150     4.646 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.243     5.890    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_6_11/ADDRC3
    SLICE_X18Y34         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.361     6.251 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_6_11/RAMC/O
                         net (fo=2, routed)           0.852     7.103    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_10[10]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      4.058    11.161 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.163    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.681 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__1/P[0]
                         net (fo=2, routed)           0.791    13.472    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__1_n_105
    SLICE_X12Y35         LUT2 (Prop_lut2_I0_O)        0.124    13.596 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[17]_i_30/O
                         net (fo=1, routed)           0.000    13.596    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[17]_i_30_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.129 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.129    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[17]_i_19_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.452 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_17/O[1]
                         net (fo=3, routed)           1.560    16.012    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__3[21]
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.306    16.318 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_22/O
                         net (fo=2, routed)           0.873    17.191    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_22_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.149    17.340 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_10/O
                         net (fo=2, routed)           0.582    17.922    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_10_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I0_O)        0.332    18.254 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_14/O
                         net (fo=1, routed)           0.000    18.254    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_14_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.634 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.634    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_7_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.949 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[24]_i_7/O[3]
                         net (fo=1, routed)           0.731    19.680    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/matrix_adder[27]
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.307    19.987 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[27]_i_5/O
                         net (fo=1, routed)           1.009    20.996    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[27]_i_5_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I3_O)        0.124    21.120 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[27]_i_4/O
                         net (fo=1, routed)           0.678    21.798    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[27]_i_4_n_0
    SLICE_X54Y50         LUT5 (Prop_lut5_I3_O)        0.124    21.922 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[27]_i_2/O
                         net (fo=2, routed)           0.756    22.678    design_1_i/caravel_0/inst/soc/core/VexRiscv/shared_dat_r[27]
    SLICE_X54Y46         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.553    27.733    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X54Y46         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[27]/C
                         clock pessimism              0.129    27.861    
                         clock uncertainty           -0.377    27.485    
    SLICE_X54Y46         FDRE (Setup_fdre_C_D)       -0.058    27.427    design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[27]
  -------------------------------------------------------------------
                         required time                         27.427    
                         arrival time                         -22.678    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.601ns  (logic 9.567ns (48.808%)  route 10.034ns (51.192%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 27.661 - 25.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.668     2.962    design_1_i/caravel_0/inst/mprj/mprj/mm1/clock
    SLICE_X33Y41         FDRE                                         r  design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     3.418 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/Q
                         net (fo=71, routed)          1.078     4.496    design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg_n_0_[2]
    SLICE_X27Y38         LUT2 (Prop_lut2_I1_O)        0.150     4.646 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.243     5.890    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_6_11/ADDRC3
    SLICE_X18Y34         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.361     6.251 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_6_11/RAMC/O
                         net (fo=2, routed)           0.852     7.103    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_10[10]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      4.058    11.161 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.163    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.681 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__1/P[0]
                         net (fo=2, routed)           0.791    13.472    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__1_n_105
    SLICE_X12Y35         LUT2 (Prop_lut2_I0_O)        0.124    13.596 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[17]_i_30/O
                         net (fo=1, routed)           0.000    13.596    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[17]_i_30_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.129 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.129    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[17]_i_19_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.452 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_17/O[1]
                         net (fo=3, routed)           1.560    16.012    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__3[21]
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.306    16.318 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_22/O
                         net (fo=2, routed)           0.873    17.191    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_22_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.149    17.340 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_10/O
                         net (fo=2, routed)           0.582    17.922    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_10_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I0_O)        0.332    18.254 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_14/O
                         net (fo=1, routed)           0.000    18.254    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_14_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.634 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.634    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_7_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.957 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[24]_i_7/O[1]
                         net (fo=1, routed)           0.756    19.713    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/matrix_adder[25]
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.306    20.019 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[25]_i_5/O
                         net (fo=1, routed)           0.788    20.807    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[25]_i_5_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I3_O)        0.124    20.931 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[25]_i_4/O
                         net (fo=1, routed)           0.630    21.561    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[25]_i_4_n_0
    SLICE_X53Y55         LUT5 (Prop_lut5_I3_O)        0.124    21.685 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[25]_i_2/O
                         net (fo=2, routed)           0.878    22.563    design_1_i/caravel_0/inst/soc/core/VexRiscv/shared_dat_r[25]
    SLICE_X53Y46         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.482    27.661    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X53Y46         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[25]/C
                         clock pessimism              0.129    27.790    
                         clock uncertainty           -0.377    27.414    
    SLICE_X53Y46         FDRE (Setup_fdre_C_D)       -0.081    27.333    design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[25]
  -------------------------------------------------------------------
                         required time                         27.333    
                         arrival time                         -22.563    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.663ns  (logic 9.188ns (46.726%)  route 10.475ns (53.274%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 27.733 - 25.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.668     2.962    design_1_i/caravel_0/inst/mprj/mprj/mm1/clock
    SLICE_X33Y41         FDRE                                         r  design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     3.418 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/Q
                         net (fo=71, routed)          1.078     4.496    design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg_n_0_[2]
    SLICE_X27Y38         LUT2 (Prop_lut2_I1_O)        0.150     4.646 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.243     5.890    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_6_11/ADDRC3
    SLICE_X18Y34         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.361     6.251 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_6_11/RAMC/O
                         net (fo=2, routed)           0.852     7.103    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_10[10]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      4.058    11.161 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.163    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.681 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__1/P[0]
                         net (fo=2, routed)           0.791    13.472    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__1_n_105
    SLICE_X12Y35         LUT2 (Prop_lut2_I0_O)        0.124    13.596 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[17]_i_30/O
                         net (fo=1, routed)           0.000    13.596    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[17]_i_30_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.129 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.129    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[17]_i_19_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.452 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_17/O[1]
                         net (fo=3, routed)           1.560    16.012    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__3[21]
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.306    16.318 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_22/O
                         net (fo=2, routed)           0.873    17.191    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_22_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.149    17.340 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_10/O
                         net (fo=2, routed)           0.624    17.964    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_10_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.655    18.619 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_7/O[3]
                         net (fo=1, routed)           0.974    19.592    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/matrix_adder[23]
    SLICE_X38Y47         LUT6 (Prop_lut6_I4_O)        0.307    19.899 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[23]_i_5/O
                         net (fo=1, routed)           0.777    20.676    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[23]_i_5_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I3_O)        0.124    20.800 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[23]_i_4/O
                         net (fo=1, routed)           0.858    21.658    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[23]_i_4_n_0
    SLICE_X54Y54         LUT5 (Prop_lut5_I3_O)        0.124    21.782 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[23]_i_2/O
                         net (fo=2, routed)           0.843    22.625    design_1_i/caravel_0/inst/soc/core/VexRiscv/shared_dat_r[23]
    SLICE_X56Y44         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.554    27.733    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X56Y44         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[23]/C
                         clock pessimism              0.129    27.862    
                         clock uncertainty           -0.377    27.486    
    SLICE_X56Y44         FDRE (Setup_fdre_C_D)       -0.058    27.428    design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[23]
  -------------------------------------------------------------------
                         required time                         27.428    
                         arrival time                         -22.625    
  -------------------------------------------------------------------
                         slack                                  4.802    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.765ns  (logic 9.312ns (47.114%)  route 10.453ns (52.886%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=2 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 27.733 - 25.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.668     2.962    design_1_i/caravel_0/inst/mprj/mprj/mm1/clock
    SLICE_X33Y41         FDRE                                         r  design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     3.418 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/Q
                         net (fo=71, routed)          1.078     4.496    design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg_n_0_[2]
    SLICE_X27Y38         LUT2 (Prop_lut2_I1_O)        0.150     4.646 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.243     5.890    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_6_11/ADDRC3
    SLICE_X18Y34         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.361     6.251 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_6_11/RAMC/O
                         net (fo=2, routed)           0.852     7.103    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_10[10]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      4.058    11.161 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.163    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.681 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__1/P[0]
                         net (fo=2, routed)           0.791    13.472    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__1_n_105
    SLICE_X12Y35         LUT2 (Prop_lut2_I0_O)        0.124    13.596 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[17]_i_30/O
                         net (fo=1, routed)           0.000    13.596    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[17]_i_30_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.129 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.129    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[17]_i_19_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.452 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_17/O[1]
                         net (fo=3, routed)           1.560    16.012    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__3[21]
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.306    16.318 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_22/O
                         net (fo=2, routed)           0.873    17.191    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_22_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.149    17.340 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_10/O
                         net (fo=2, routed)           0.624    17.964    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_10_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.655    18.619 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_7/O[3]
                         net (fo=1, routed)           0.974    19.592    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/matrix_adder[23]
    SLICE_X38Y47         LUT6 (Prop_lut6_I4_O)        0.307    19.899 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[23]_i_5/O
                         net (fo=1, routed)           0.777    20.676    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[23]_i_5_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I3_O)        0.124    20.800 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[23]_i_4/O
                         net (fo=1, routed)           0.858    21.658    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[23]_i_4_n_0
    SLICE_X54Y54         LUT5 (Prop_lut5_I3_O)        0.124    21.782 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[23]_i_2/O
                         net (fo=2, routed)           0.821    22.603    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/shared_dat_r[11]
    SLICE_X54Y44         LUT3 (Prop_lut3_I2_O)        0.124    22.727 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_data[23]_i_1/O
                         net (fo=1, routed)           0.000    22.727    design_1_i/caravel_0/inst/soc/core/dbg_uart_data_uartwishbonebridge_next_value6[23]
    SLICE_X54Y44         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.553    27.733    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X54Y44         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[23]/C
                         clock pessimism              0.129    27.861    
                         clock uncertainty           -0.377    27.485    
    SLICE_X54Y44         FDRE (Setup_fdre_C_D)        0.077    27.562    design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[23]
  -------------------------------------------------------------------
                         required time                         27.562    
                         arrival time                         -22.727    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.841ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.640ns  (logic 9.691ns (49.343%)  route 9.949ns (50.657%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 27.661 - 25.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.668     2.962    design_1_i/caravel_0/inst/mprj/mprj/mm1/clock
    SLICE_X33Y41         FDRE                                         r  design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     3.418 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/Q
                         net (fo=71, routed)          1.078     4.496    design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg_n_0_[2]
    SLICE_X27Y38         LUT2 (Prop_lut2_I1_O)        0.150     4.646 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.243     5.890    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_6_11/ADDRC3
    SLICE_X18Y34         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.361     6.251 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_6_11/RAMC/O
                         net (fo=2, routed)           0.852     7.103    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_10[10]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      4.058    11.161 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.163    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.681 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__1/P[0]
                         net (fo=2, routed)           0.791    13.472    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__1_n_105
    SLICE_X12Y35         LUT2 (Prop_lut2_I0_O)        0.124    13.596 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[17]_i_30/O
                         net (fo=1, routed)           0.000    13.596    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[17]_i_30_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.129 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.129    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[17]_i_19_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.452 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_17/O[1]
                         net (fo=3, routed)           1.560    16.012    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__3[21]
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.306    16.318 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_22/O
                         net (fo=2, routed)           0.873    17.191    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_22_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.149    17.340 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_10/O
                         net (fo=2, routed)           0.582    17.922    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_10_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I0_O)        0.332    18.254 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_14/O
                         net (fo=1, routed)           0.000    18.254    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_14_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.634 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.634    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_7_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.957 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[24]_i_7/O[1]
                         net (fo=1, routed)           0.756    19.713    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/matrix_adder[25]
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.306    20.019 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[25]_i_5/O
                         net (fo=1, routed)           0.788    20.807    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[25]_i_5_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I3_O)        0.124    20.931 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[25]_i_4/O
                         net (fo=1, routed)           0.630    21.561    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[25]_i_4_n_0
    SLICE_X53Y55         LUT5 (Prop_lut5_I3_O)        0.124    21.685 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[25]_i_2/O
                         net (fo=2, routed)           0.793    22.478    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/shared_dat_r[13]
    SLICE_X53Y45         LUT3 (Prop_lut3_I2_O)        0.124    22.602 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_data[25]_i_1/O
                         net (fo=1, routed)           0.000    22.602    design_1_i/caravel_0/inst/soc/core/dbg_uart_data_uartwishbonebridge_next_value6[25]
    SLICE_X53Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.482    27.661    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X53Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[25]/C
                         clock pessimism              0.129    27.790    
                         clock uncertainty           -0.377    27.414    
    SLICE_X53Y45         FDRE (Setup_fdre_C_D)        0.029    27.443    design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[25]
  -------------------------------------------------------------------
                         required time                         27.443    
                         arrival time                         -22.602    
  -------------------------------------------------------------------
                         slack                                  4.841    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.753ns  (logic 9.808ns (49.653%)  route 9.945ns (50.347%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 27.733 - 25.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.668     2.962    design_1_i/caravel_0/inst/mprj/mprj/mm1/clock
    SLICE_X33Y41         FDRE                                         r  design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     3.418 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/Q
                         net (fo=71, routed)          1.078     4.496    design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg_n_0_[2]
    SLICE_X27Y38         LUT2 (Prop_lut2_I1_O)        0.150     4.646 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.243     5.890    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_6_11/ADDRC3
    SLICE_X18Y34         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.361     6.251 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_6_11/RAMC/O
                         net (fo=2, routed)           0.852     7.103    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_10[10]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      4.058    11.161 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.163    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.681 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__1/P[0]
                         net (fo=2, routed)           0.791    13.472    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__1_n_105
    SLICE_X12Y35         LUT2 (Prop_lut2_I0_O)        0.124    13.596 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[17]_i_30/O
                         net (fo=1, routed)           0.000    13.596    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[17]_i_30_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.129 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.129    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[17]_i_19_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.452 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_17/O[1]
                         net (fo=3, routed)           1.560    16.012    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__3[21]
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.306    16.318 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_22/O
                         net (fo=2, routed)           0.873    17.191    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_22_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.149    17.340 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_10/O
                         net (fo=2, routed)           0.582    17.922    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_10_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I0_O)        0.332    18.254 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_14/O
                         net (fo=1, routed)           0.000    18.254    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_14_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.634 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.634    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_7_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.751 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.751    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[24]_i_7_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.074 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[28]_i_7/O[1]
                         net (fo=1, routed)           0.842    19.916    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/matrix_adder[29]
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.306    20.222 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[29]_i_5/O
                         net (fo=1, routed)           0.949    21.171    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[29]_i_5_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I3_O)        0.124    21.295 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[29]_i_4/O
                         net (fo=1, routed)           0.651    21.946    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[29]_i_4_n_0
    SLICE_X54Y50         LUT5 (Prop_lut5_I3_O)        0.124    22.070 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[29]_i_2/O
                         net (fo=2, routed)           0.521    22.591    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/shared_dat_r[17]
    SLICE_X54Y45         LUT3 (Prop_lut3_I2_O)        0.124    22.715 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_data[29]_i_1/O
                         net (fo=1, routed)           0.000    22.715    design_1_i/caravel_0/inst/soc/core/dbg_uart_data_uartwishbonebridge_next_value6[29]
    SLICE_X54Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.553    27.733    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X54Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[29]/C
                         clock pessimism              0.129    27.861    
                         clock uncertainty           -0.377    27.485    
    SLICE_X54Y45         FDRE (Setup_fdre_C_D)        0.081    27.566    design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[29]
  -------------------------------------------------------------------
                         required time                         27.566    
                         arrival time                         -22.715    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.595ns  (logic 9.684ns (49.420%)  route 9.911ns (50.580%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 27.733 - 25.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.668     2.962    design_1_i/caravel_0/inst/mprj/mprj/mm1/clock
    SLICE_X33Y41         FDRE                                         r  design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     3.418 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg[2]/Q
                         net (fo=71, routed)          1.078     4.496    design_1_i/caravel_0/inst/mprj/mprj/mm1/count_1_reg_n_0_[2]
    SLICE_X27Y38         LUT2 (Prop_lut2_I1_O)        0.150     4.646 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.243     5.890    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_6_11/ADDRC3
    SLICE_X18Y34         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.361     6.251 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r3_0_15_6_11/RAMC/O
                         net (fo=2, routed)           0.852     7.103    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_10[10]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      4.058    11.161 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.163    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.681 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__1/P[0]
                         net (fo=2, routed)           0.791    13.472    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__1_n_105
    SLICE_X12Y35         LUT2 (Prop_lut2_I0_O)        0.124    13.596 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[17]_i_30/O
                         net (fo=1, routed)           0.000    13.596    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[17]_i_30_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.129 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.129    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[17]_i_19_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.452 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_17/O[1]
                         net (fo=3, routed)           1.560    16.012    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__3[21]
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.306    16.318 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_22/O
                         net (fo=2, routed)           0.873    17.191    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_22_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.149    17.340 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_10/O
                         net (fo=2, routed)           0.582    17.922    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_10_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I0_O)        0.332    18.254 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_14/O
                         net (fo=1, routed)           0.000    18.254    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_14_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.634 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.634    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_7_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.751 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.751    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[24]_i_7_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.074 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[28]_i_7/O[1]
                         net (fo=1, routed)           0.842    19.916    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/matrix_adder[29]
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.306    20.222 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[29]_i_5/O
                         net (fo=1, routed)           0.949    21.171    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[29]_i_5_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I3_O)        0.124    21.295 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[29]_i_4/O
                         net (fo=1, routed)           0.651    21.946    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[29]_i_4_n_0
    SLICE_X54Y50         LUT5 (Prop_lut5_I3_O)        0.124    22.070 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[29]_i_2/O
                         net (fo=2, routed)           0.487    22.557    design_1_i/caravel_0/inst/soc/core/VexRiscv/shared_dat_r[29]
    SLICE_X54Y46         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.553    27.733    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X54Y46         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[29]/C
                         clock pessimism              0.129    27.861    
                         clock uncertainty           -0.377    27.485    
    SLICE_X54Y46         FDRE (Setup_fdre_C_D)       -0.028    27.457    design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[29]
  -------------------------------------------------------------------
                         required time                         27.457    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                  4.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/VexRiscv/execute_to_memory_PC_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_PC_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.794%)  route 0.222ns (61.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.590     0.926    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X85Y48         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/execute_to_memory_PC_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/execute_to_memory_PC_reg[17]/Q
                         net (fo=1, routed)           0.222     1.289    design_1_i/caravel_0/inst/soc/core/VexRiscv/execute_to_memory_PC[17]
    SLICE_X87Y50         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_PC_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.854     1.220    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X87Y50         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_PC_reg[17]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X87Y50         FDRE (Hold_fdre_C_D)         0.066     1.256    design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_PC_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.648%)  route 0.264ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[9]/Q
                         net (fo=3, routed)           0.264     1.305    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]_0[2]
    SLICE_X30Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X30Y104        FDRE (Hold_fdre_C_D)         0.010     1.271    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.595     0.931    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X23Y45         FDRE                                         r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/data_p1_reg[15]/Q
                         net (fo=1, routed)           0.108     1.179    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/din[15]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.905     1.271    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                         clock pessimism             -0.282     0.989    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.155     1.144    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/read_romcode_0/inst/grp_read_romcode_Pipeline_VITIS_LOOP_31_1_fu_84/BUS0_addr_read_reg_150_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.245%)  route 0.254ns (60.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.595     0.931    design_1_i/read_romcode_0/inst/grp_read_romcode_Pipeline_VITIS_LOOP_31_1_fu_84/ap_clk
    SLICE_X16Y44         FDRE                                         r  design_1_i/read_romcode_0/inst/grp_read_romcode_Pipeline_VITIS_LOOP_31_1_fu_84/BUS0_addr_read_reg_150_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  design_1_i/read_romcode_0/inst/grp_read_romcode_Pipeline_VITIS_LOOP_31_1_fu_84/BUS0_addr_read_reg_150_reg[9]/Q
                         net (fo=1, routed)           0.254     1.348    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[9]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.906     1.272    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.263     1.009    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     1.305    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.188%)  route 0.201ns (58.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.639     0.975    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.201     1.317    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X38Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X38Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.272    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.542     0.878    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y72         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     1.247    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X50Y72         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.807     1.173    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X50Y72         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.282     0.891    
    SLICE_X50Y72         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.201    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.542     0.878    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y72         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     1.247    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X50Y72         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.807     1.173    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X50Y72         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.282     0.891    
    SLICE_X50Y72         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.201    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.542     0.878    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y72         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     1.247    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X50Y72         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.807     1.173    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X50Y72         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.282     0.891    
    SLICE_X50Y72         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.201    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.542     0.878    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y72         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     1.247    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X50Y72         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.807     1.173    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X50Y72         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.282     0.891    
    SLICE_X50Y72         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.201    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.542     0.878    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y72         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     1.247    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X50Y72         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.807     1.173    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X50Y72         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.282     0.891    
    SLICE_X50Y72         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.201    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X3Y5   design_1_i/caravel_0/inst/mprj/mprj/WA1/fir/data_RAM/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X3Y7   design_1_i/caravel_0/inst/mprj/mprj/WA1/fir/data_RAM/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X3Y6   design_1_i/caravel_0/inst/mprj/mprj/WA1/fir/data_RAM/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y7   design_1_i/caravel_0/inst/mprj/mprj/WA1/fir/data_RAM/RAM_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y6   design_1_i/caravel_0/inst/mprj/mprj/WA1/fir/tap_RAM/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y6   design_1_i/caravel_0/inst/mprj/mprj/WA1/fir/tap_RAM/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y4   design_1_i/caravel_0/inst/mprj/mprj/WA1/fir/tap_RAM/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y5   design_1_i/caravel_0/inst/mprj/mprj/WA1/fir/tap_RAM/RAM_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y10  design_1_i/caravel_0/inst/mprj/mprj/mprj/user_bram/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y9   design_1_i/caravel_0/inst/mprj/mprj/mprj/user_bram/RAM_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y55  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y55  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y55  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y55  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X22Y35  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r1_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X22Y35  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r1_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X22Y35  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r1_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X22Y35  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r1_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X22Y35  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r1_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X22Y35  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y55  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y55  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y55  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y55  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X22Y35  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X22Y35  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X22Y35  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X22Y35  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X22Y35  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X22Y35  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_1_reg_r1_0_15_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.603ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.431ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/low_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.490ns  (logic 0.642ns (4.431%)  route 13.848ns (95.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 27.712 - 25.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.844     3.138    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X38Y103        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=15, routed)          4.614     8.270    design_1_i/caravel_0/inst/housekeeping/hkspi/resetb
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.124     8.394 f  design_1_i/caravel_0/inst/housekeeping/hkspi/int_rst_i_1/O
                         net (fo=402, routed)         9.235    17.628    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/wb_rst_i
    SLICE_X60Y83         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/low_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.533    27.712    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/clock
    SLICE_X60Y83         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/low_reg[4]/C
                         clock pessimism              0.129    27.841    
                         clock uncertainty           -0.377    27.464    
    SLICE_X60Y83         FDCE (Recov_fdce_C_CLR)     -0.405    27.059    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/low_reg[4]
  -------------------------------------------------------------------
                         required time                         27.059    
                         arrival time                         -17.628    
  -------------------------------------------------------------------
                         slack                                  9.431    

Slack (MET) :             9.431ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/piv_index_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.490ns  (logic 0.642ns (4.431%)  route 13.848ns (95.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 27.712 - 25.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.844     3.138    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X38Y103        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=15, routed)          4.614     8.270    design_1_i/caravel_0/inst/housekeeping/hkspi/resetb
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.124     8.394 f  design_1_i/caravel_0/inst/housekeeping/hkspi/int_rst_i_1/O
                         net (fo=402, routed)         9.235    17.628    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/wb_rst_i
    SLICE_X60Y83         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/piv_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.533    27.712    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/clock
    SLICE_X60Y83         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/piv_index_reg[1]/C
                         clock pessimism              0.129    27.841    
                         clock uncertainty           -0.377    27.464    
    SLICE_X60Y83         FDCE (Recov_fdce_C_CLR)     -0.405    27.059    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/piv_index_reg[1]
  -------------------------------------------------------------------
                         required time                         27.059    
                         arrival time                         -17.628    
  -------------------------------------------------------------------
                         slack                                  9.431    

Slack (MET) :             9.431ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/piv_index_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.490ns  (logic 0.642ns (4.431%)  route 13.848ns (95.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 27.712 - 25.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.844     3.138    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X38Y103        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=15, routed)          4.614     8.270    design_1_i/caravel_0/inst/housekeeping/hkspi/resetb
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.124     8.394 f  design_1_i/caravel_0/inst/housekeeping/hkspi/int_rst_i_1/O
                         net (fo=402, routed)         9.235    17.628    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/wb_rst_i
    SLICE_X60Y83         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/piv_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.533    27.712    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/clock
    SLICE_X60Y83         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/piv_index_reg[2]/C
                         clock pessimism              0.129    27.841    
                         clock uncertainty           -0.377    27.464    
    SLICE_X60Y83         FDCE (Recov_fdce_C_CLR)     -0.405    27.059    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/piv_index_reg[2]
  -------------------------------------------------------------------
                         required time                         27.059    
                         arrival time                         -17.628    
  -------------------------------------------------------------------
                         slack                                  9.431    

Slack (MET) :             9.431ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/piv_index_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.490ns  (logic 0.642ns (4.431%)  route 13.848ns (95.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 27.712 - 25.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.844     3.138    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X38Y103        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=15, routed)          4.614     8.270    design_1_i/caravel_0/inst/housekeeping/hkspi/resetb
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.124     8.394 f  design_1_i/caravel_0/inst/housekeeping/hkspi/int_rst_i_1/O
                         net (fo=402, routed)         9.235    17.628    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/wb_rst_i
    SLICE_X60Y83         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/piv_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.533    27.712    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/clock
    SLICE_X60Y83         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/piv_index_reg[3]/C
                         clock pessimism              0.129    27.841    
                         clock uncertainty           -0.377    27.464    
    SLICE_X60Y83         FDCE (Recov_fdce_C_CLR)     -0.405    27.059    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/piv_index_reg[3]
  -------------------------------------------------------------------
                         required time                         27.059    
                         arrival time                         -17.628    
  -------------------------------------------------------------------
                         slack                                  9.431    

Slack (MET) :             9.435ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/high_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.486ns  (logic 0.642ns (4.432%)  route 13.844ns (95.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 27.712 - 25.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.844     3.138    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X38Y103        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=15, routed)          4.614     8.270    design_1_i/caravel_0/inst/housekeeping/hkspi/resetb
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.124     8.394 f  design_1_i/caravel_0/inst/housekeeping/hkspi/int_rst_i_1/O
                         net (fo=402, routed)         9.230    17.624    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/wb_rst_i
    SLICE_X61Y83         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/high_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.533    27.712    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/clock
    SLICE_X61Y83         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/high_reg[2]/C
                         clock pessimism              0.129    27.841    
                         clock uncertainty           -0.377    27.464    
    SLICE_X61Y83         FDCE (Recov_fdce_C_CLR)     -0.405    27.059    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/high_reg[2]
  -------------------------------------------------------------------
                         required time                         27.059    
                         arrival time                         -17.624    
  -------------------------------------------------------------------
                         slack                                  9.435    

Slack (MET) :             9.435ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/high_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.486ns  (logic 0.642ns (4.432%)  route 13.844ns (95.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 27.712 - 25.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.844     3.138    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X38Y103        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=15, routed)          4.614     8.270    design_1_i/caravel_0/inst/housekeeping/hkspi/resetb
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.124     8.394 f  design_1_i/caravel_0/inst/housekeeping/hkspi/int_rst_i_1/O
                         net (fo=402, routed)         9.230    17.624    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/wb_rst_i
    SLICE_X61Y83         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/high_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.533    27.712    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/clock
    SLICE_X61Y83         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/high_reg[4]/C
                         clock pessimism              0.129    27.841    
                         clock uncertainty           -0.377    27.464    
    SLICE_X61Y83         FDCE (Recov_fdce_C_CLR)     -0.405    27.059    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/high_reg[4]
  -------------------------------------------------------------------
                         required time                         27.059    
                         arrival time                         -17.624    
  -------------------------------------------------------------------
                         slack                                  9.435    

Slack (MET) :             9.435ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/low_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.486ns  (logic 0.642ns (4.432%)  route 13.844ns (95.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 27.712 - 25.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.844     3.138    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X38Y103        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=15, routed)          4.614     8.270    design_1_i/caravel_0/inst/housekeeping/hkspi/resetb
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.124     8.394 f  design_1_i/caravel_0/inst/housekeeping/hkspi/int_rst_i_1/O
                         net (fo=402, routed)         9.230    17.624    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/wb_rst_i
    SLICE_X61Y83         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/low_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.533    27.712    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/clock
    SLICE_X61Y83         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/low_reg[2]/C
                         clock pessimism              0.129    27.841    
                         clock uncertainty           -0.377    27.464    
    SLICE_X61Y83         FDCE (Recov_fdce_C_CLR)     -0.405    27.059    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/low_reg[2]
  -------------------------------------------------------------------
                         required time                         27.059    
                         arrival time                         -17.624    
  -------------------------------------------------------------------
                         slack                                  9.435    

Slack (MET) :             9.665ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/low_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.341ns  (logic 0.642ns (4.477%)  route 13.699ns (95.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 27.711 - 25.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.844     3.138    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X38Y103        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=15, routed)          4.614     8.270    design_1_i/caravel_0/inst/housekeeping/hkspi/resetb
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.124     8.394 f  design_1_i/caravel_0/inst/housekeeping/hkspi/int_rst_i_1/O
                         net (fo=402, routed)         9.085    17.479    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/wb_rst_i
    SLICE_X62Y82         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/low_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.532    27.711    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/clock
    SLICE_X62Y82         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/low_reg[3]/C
                         clock pessimism              0.129    27.840    
                         clock uncertainty           -0.377    27.463    
    SLICE_X62Y82         FDCE (Recov_fdce_C_CLR)     -0.319    27.144    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/low_reg[3]
  -------------------------------------------------------------------
                         required time                         27.144    
                         arrival time                         -17.479    
  -------------------------------------------------------------------
                         slack                                  9.665    

Slack (MET) :             9.714ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/FSM_onehot_curr_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.204ns  (logic 0.642ns (4.520%)  route 13.562ns (95.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 27.709 - 25.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.844     3.138    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X38Y103        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=15, routed)          4.614     8.270    design_1_i/caravel_0/inst/housekeeping/hkspi/resetb
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.124     8.394 f  design_1_i/caravel_0/inst/housekeeping/hkspi/int_rst_i_1/O
                         net (fo=402, routed)         8.948    17.342    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/wb_rst_i
    SLICE_X56Y83         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/FSM_onehot_curr_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.530    27.709    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/clock
    SLICE_X56Y83         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/FSM_onehot_curr_state_reg[11]/C
                         clock pessimism              0.129    27.838    
                         clock uncertainty           -0.377    27.461    
    SLICE_X56Y83         FDCE (Recov_fdce_C_CLR)     -0.405    27.056    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/FSM_onehot_curr_state_reg[11]
  -------------------------------------------------------------------
                         required time                         27.056    
                         arrival time                         -17.342    
  -------------------------------------------------------------------
                         slack                                  9.714    

Slack (MET) :             9.724ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/high_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.194ns  (logic 0.642ns (4.523%)  route 13.552ns (95.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 27.709 - 25.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.844     3.138    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X38Y103        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=15, routed)          4.614     8.270    design_1_i/caravel_0/inst/housekeeping/hkspi/resetb
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.124     8.394 f  design_1_i/caravel_0/inst/housekeeping/hkspi/int_rst_i_1/O
                         net (fo=402, routed)         8.938    17.332    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/wb_rst_i
    SLICE_X60Y81         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/high_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.530    27.709    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/clock
    SLICE_X60Y81         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/high_reg[3]/C
                         clock pessimism              0.129    27.838    
                         clock uncertainty           -0.377    27.461    
    SLICE_X60Y81         FDCE (Recov_fdce_C_CLR)     -0.405    27.056    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/high_reg[3]
  -------------------------------------------------------------------
                         required time                         27.056    
                         arrival time                         -17.332    
  -------------------------------------------------------------------
                         slack                                  9.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.227ns (43.229%)  route 0.298ns (56.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.558     0.894    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y53         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.158     1.179    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y53         LUT3 (Prop_lut3_I1_O)        0.099     1.278 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.140     1.419    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X33Y52         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.826     1.192    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X33Y52         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.281     0.911    
    SLICE_X33Y52         FDPE (Remov_fdpe_C_PRE)     -0.095     0.816    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.227ns (36.892%)  route 0.388ns (63.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.558     0.894    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y53         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.158     1.179    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y53         LUT3 (Prop_lut3_I1_O)        0.099     1.278 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.230     1.509    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X32Y54         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.825     1.191    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y54         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.281     0.910    
    SLICE_X32Y54         FDCE (Remov_fdce_C_CLR)     -0.067     0.843    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.227ns (36.892%)  route 0.388ns (63.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.558     0.894    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y53         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.158     1.179    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y53         LUT3 (Prop_lut3_I1_O)        0.099     1.278 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.230     1.509    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X32Y54         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.825     1.191    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y54         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.281     0.910    
    SLICE_X32Y54         FDCE (Remov_fdce_C_CLR)     -0.067     0.843    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.227ns (36.892%)  route 0.388ns (63.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.558     0.894    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y53         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.158     1.179    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y53         LUT3 (Prop_lut3_I1_O)        0.099     1.278 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.230     1.509    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X32Y54         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.825     1.191    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y54         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.281     0.910    
    SLICE_X32Y54         FDCE (Remov_fdce_C_CLR)     -0.067     0.843    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.227ns (36.892%)  route 0.388ns (63.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.558     0.894    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y53         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.158     1.179    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y53         LUT3 (Prop_lut3_I1_O)        0.099     1.278 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.230     1.509    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X32Y54         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.825     1.191    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y54         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.281     0.910    
    SLICE_X32Y54         FDPE (Remov_fdpe_C_PRE)     -0.071     0.839    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.227ns (36.828%)  route 0.389ns (63.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.558     0.894    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y53         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.158     1.179    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y53         LUT3 (Prop_lut3_I1_O)        0.099     1.278 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.231     1.510    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y53         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.825     1.191    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y53         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y53         FDCE (Remov_fdce_C_CLR)     -0.067     0.840    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.227ns (36.828%)  route 0.389ns (63.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.558     0.894    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y53         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.158     1.179    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y53         LUT3 (Prop_lut3_I1_O)        0.099     1.278 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.231     1.510    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y53         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.825     1.191    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y53         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y53         FDCE (Remov_fdce_C_CLR)     -0.067     0.840    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.227ns (36.828%)  route 0.389ns (63.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.558     0.894    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y53         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.158     1.179    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y53         LUT3 (Prop_lut3_I1_O)        0.099     1.278 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.231     1.510    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y53         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.825     1.191    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y53         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y53         FDCE (Remov_fdce_C_CLR)     -0.067     0.840    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.227ns (36.828%)  route 0.389ns (63.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.558     0.894    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y53         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.158     1.179    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y53         LUT3 (Prop_lut3_I1_O)        0.099     1.278 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.231     1.510    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y53         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.825     1.191    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y53         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y53         FDPE (Remov_fdpe_C_PRE)     -0.071     0.836    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.227ns (36.828%)  route 0.389ns (63.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.558     0.894    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y53         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.158     1.179    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y53         LUT3 (Prop_lut3_I1_O)        0.099     1.278 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.231     1.510    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y53         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.825     1.191    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y53         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y53         FDPE (Remov_fdpe_C_PRE)     -0.071     0.836    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.674    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.455ns  (logic 0.704ns (20.376%)  route 2.751ns (79.624%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/C
    SLICE_X51Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/Q
                         net (fo=1, routed)           0.928     1.384    design_1_i/caravel_0/inst/soc/core/mprj_o[35]_0[0]
    SLICE_X51Y92         LUT3 (Prop_lut3_I2_O)        0.124     1.508 r  design_1_i/caravel_0/inst/soc/core/mprj_o[6]_INST_0_i_2/O
                         net (fo=1, routed)           1.317     2.824    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_io_out_hk[0]
    SLICE_X51Y109        LUT5 (Prop_lut5_I2_O)        0.124     2.948 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=2, routed)           0.507     3.455    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X42Y109        FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.651     2.830    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y109        FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.795ns  (logic 0.124ns (4.437%)  route 2.671ns (95.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.217     2.217    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y48         LUT1 (Prop_lut1_I0_O)        0.124     2.341 r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.454     2.795    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y46         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.571     2.750    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y46         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.730%)  route 0.307ns (62.270%))
  Logic Levels:           2  (FDPE=1 LUT5=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109        FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg_P/C
    SLICE_X52Y109        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg_P/Q
                         net (fo=2, routed)           0.106     0.247    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg_P_n_0
    SLICE_X51Y109        LUT5 (Prop_lut5_I3_O)        0.045     0.292 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=2, routed)           0.201     0.493    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X42Y109        FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.909     1.275    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y109        FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.045ns (4.093%)  route 1.055ns (95.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.876     0.876    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.921 r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.179     1.100    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y46         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.858     1.224    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y46         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.255ns  (logic 0.606ns (14.242%)  route 3.649ns (85.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.749     3.043    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X27Y45         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.456     3.499 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          1.738     5.237    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X30Y59         LUT1 (Prop_lut1_I0_O)        0.150     5.387 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=88, routed)          1.911     7.298    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X34Y54         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.480     2.659    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y54         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.255ns  (logic 0.606ns (14.242%)  route 3.649ns (85.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.749     3.043    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X27Y45         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.456     3.499 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          1.738     5.237    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X30Y59         LUT1 (Prop_lut1_I0_O)        0.150     5.387 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=88, routed)          1.911     7.298    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X34Y54         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.480     2.659    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y54         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_enabled_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.286ns  (logic 0.704ns (16.425%)  route 3.582ns (83.575%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.643     2.937    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y65         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_enabled_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/caravel_0/inst/soc/core/uart_enabled_storage_reg/Q
                         net (fo=4, routed)           1.758     5.151    design_1_i/caravel_0/inst/soc/core/uart_enabled_storage
    SLICE_X51Y92         LUT3 (Prop_lut3_I1_O)        0.124     5.275 r  design_1_i/caravel_0/inst/soc/core/mprj_o[6]_INST_0_i_2/O
                         net (fo=1, routed)           1.317     6.592    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_io_out_hk[0]
    SLICE_X51Y109        LUT5 (Prop_lut5_I2_O)        0.124     6.716 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=2, routed)           0.507     7.223    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X42Y109        FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.651     2.830    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y109        FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/uart/transmission/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.183ns  (logic 0.186ns (15.725%)  route 0.997ns (84.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.554     0.890    design_1_i/caravel_0/inst/mprj/mprj/uart/transmission/clock
    SLICE_X43Y60         FDPE                                         r  design_1_i/caravel_0/inst/mprj/mprj/uart/transmission/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.031 r  design_1_i/caravel_0/inst/mprj/mprj/uart/transmission/tx_reg/Q
                         net (fo=2, routed)           0.796     1.826    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/user_io_out[0]
    SLICE_X51Y109        LUT5 (Prop_lut5_I4_O)        0.045     1.871 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=2, routed)           0.201     2.072    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X42Y109        FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.909     1.275    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y109        FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.841ns  (logic 0.184ns (9.994%)  route 1.657ns (90.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.591     0.927    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X27Y45         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          0.797     1.865    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X30Y59         LUT1 (Prop_lut1_I0_O)        0.043     1.908 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=88, routed)          0.860     2.768    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X34Y54         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.825     1.191    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y54         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.841ns  (logic 0.184ns (9.994%)  route 1.657ns (90.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.591     0.927    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X27Y45         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          0.797     1.865    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X30Y59         LUT1 (Prop_lut1_I0_O)        0.043     1.908 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=88, routed)          0.860     2.768    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X34Y54         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.825     1.191    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y54         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1093 Endpoints
Min Delay          1093 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.413ns  (logic 0.774ns (10.442%)  route 6.639ns (89.558%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           1.105     1.583    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X48Y96         LUT3 (Prop_lut3_I2_O)        0.296     1.879 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         5.534     7.413    design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg_P_0
    SLICE_X56Y104        FDPE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.413ns  (logic 0.774ns (10.442%)  route 6.639ns (89.558%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           1.105     1.583    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X48Y96         LUT3 (Prop_lut3_I2_O)        0.296     1.879 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         5.534     7.413    design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg_P_0
    SLICE_X56Y104        FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.413ns  (logic 0.774ns (10.442%)  route 6.639ns (89.558%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           1.105     1.583    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X48Y96         LUT3 (Prop_lut3_I2_O)        0.296     1.879 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         5.534     7.413    design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg_P_0
    SLICE_X56Y104        FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.408ns  (logic 0.774ns (10.448%)  route 6.634ns (89.552%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           1.105     1.583    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X48Y96         LUT3 (Prop_lut3_I2_O)        0.296     1.879 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         5.529     7.408    design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg_P_0
    SLICE_X57Y104        FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.408ns  (logic 0.774ns (10.448%)  route 6.634ns (89.552%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           1.105     1.583    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X48Y96         LUT3 (Prop_lut3_I2_O)        0.296     1.879 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         5.529     7.408    design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg_P_0
    SLICE_X57Y104        FDPE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mgmt_ena_reg_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.408ns  (logic 0.774ns (10.448%)  route 6.634ns (89.552%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           1.105     1.583    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X48Y96         LUT3 (Prop_lut3_I2_O)        0.296     1.879 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         5.529     7.408    design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg_P_0
    SLICE_X57Y104        FDPE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mgmt_ena_reg_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/mgmt_ena_reg_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.408ns  (logic 0.774ns (10.448%)  route 6.634ns (89.552%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           1.105     1.583    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X48Y96         LUT3 (Prop_lut3_I2_O)        0.296     1.879 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         5.529     7.408    design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg_P_0
    SLICE_X57Y104        FDPE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/mgmt_ena_reg_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.284ns  (logic 0.774ns (10.627%)  route 6.510ns (89.373%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           1.105     1.583    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X48Y96         LUT3 (Prop_lut3_I2_O)        0.296     1.879 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         5.405     7.284    design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_outenb_reg_P_0
    SLICE_X66Y105        FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.284ns  (logic 0.774ns (10.627%)  route 6.510ns (89.373%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           1.105     1.583    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X48Y96         LUT3 (Prop_lut3_I2_O)        0.296     1.879 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         5.405     7.284    design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_outenb_reg_P_0
    SLICE_X66Y105        FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.284ns  (logic 0.774ns (10.627%)  route 6.510ns (89.373%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           1.105     1.583    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X48Y96         LUT3 (Prop_lut3_I2_O)        0.296     1.879 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         5.405     7.284    design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg_P_0
    SLICE_X66Y105        FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/C
    SLICE_X59Y103        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/Q
                         net (fo=2, routed)           0.075     0.203    design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg_n_0_[1]
    SLICE_X58Y103        SRL16E                                       r  design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y108        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[0]/C
    SLICE_X61Y108        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.068     0.209    design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg_n_0_[0]
    SLICE_X61Y108        FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.141ns (66.870%)  route 0.070ns (33.130%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/C
    SLICE_X44Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.070     0.211    design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg_n_0_[0]
    SLICE_X44Y100        FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.141ns (66.546%)  route 0.071ns (33.454%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/C
    SLICE_X48Y110        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.071     0.212    design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg_n_0_[0]
    SLICE_X48Y110        FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.141ns (66.526%)  route 0.071ns (33.474%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/C
    SLICE_X48Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.071     0.212    design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg_n_0_[0]
    SLICE_X48Y100        FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.141ns (59.349%)  route 0.097ns (40.651%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[10]/C
    SLICE_X44Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[10]/Q
                         net (fo=2, routed)           0.097     0.238    design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg_n_0_[10]
    SLICE_X45Y100        FDPE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[8]/C
    SLICE_X48Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[8]/Q
                         net (fo=1, routed)           0.054     0.195    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data_reg[23][8]
    SLICE_X49Y101        LUT4 (Prop_lut4_I0_O)        0.045     0.240 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[8]_i_1/O
                         net (fo=1, routed)           0.000     0.240    design_1_i/caravel_0/inst/housekeeping/hkspi_n_159
    SLICE_X49Y101        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[11]/C
    SLICE_X51Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[11]/Q
                         net (fo=2, routed)           0.099     0.240    design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg_n_0_[11]
    SLICE_X50Y103        FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_outenb_reg_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.151%)  route 0.101ns (41.849%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y108        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[1]/C
    SLICE_X55Y108        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[1]/Q
                         net (fo=2, routed)           0.101     0.242    design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg_n_0_[1]
    SLICE_X54Y108        FDPE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_outenb_reg_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.616%)  route 0.115ns (47.384%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[1]/C
    SLICE_X45Y101        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[1]/Q
                         net (fo=2, routed)           0.115     0.243    design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg_n_0_[1]
    SLICE_X46Y101        SRL16E                                       r  design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay          2321 Endpoints
Min Delay          2321 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.139ns  (logic 0.580ns (5.721%)  route 9.559ns (94.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.652     2.946    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y50         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=91, routed)          4.299     7.701    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X48Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.825 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][9]_i_1/O
                         net (fo=88, routed)          5.260    13.085    design_1_i/caravel_0/inst/housekeeping/p_0_in
    SLICE_X59Y99         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.103ns  (logic 0.580ns (5.741%)  route 9.523ns (94.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.652     2.946    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y50         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=91, routed)          4.299     7.701    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X48Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.825 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][9]_i_1/O
                         net (fo=88, routed)          5.224    13.049    design_1_i/caravel_0/inst/housekeeping/p_0_in
    SLICE_X62Y99         FDPE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.089ns  (logic 0.580ns (5.749%)  route 9.509ns (94.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.652     2.946    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y50         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=91, routed)          4.299     7.701    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X48Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.825 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][9]_i_1/O
                         net (fo=88, routed)          5.210    13.035    design_1_i/caravel_0/inst/housekeeping/p_0_in
    SLICE_X59Y97         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.008ns  (logic 0.580ns (5.795%)  route 9.428ns (94.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.652     2.946    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y50         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=91, routed)          4.299     7.701    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X48Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.825 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][9]_i_1/O
                         net (fo=88, routed)          5.129    12.954    design_1_i/caravel_0/inst/housekeeping/p_0_in
    SLICE_X56Y99         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.942ns  (logic 0.580ns (5.834%)  route 9.362ns (94.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.652     2.946    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y50         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=91, routed)          4.299     7.701    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X48Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.825 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][9]_i_1/O
                         net (fo=88, routed)          5.063    12.888    design_1_i/caravel_0/inst/housekeeping/p_0_in
    SLICE_X60Y99         FDPE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.854ns  (logic 0.580ns (5.886%)  route 9.274ns (94.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.652     2.946    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y50         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=91, routed)          4.299     7.701    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X48Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.825 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][9]_i_1/O
                         net (fo=88, routed)          4.976    12.800    design_1_i/caravel_0/inst/housekeeping/p_0_in
    SLICE_X56Y97         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.794ns  (logic 0.580ns (5.922%)  route 9.214ns (94.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.652     2.946    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y50         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=91, routed)          4.299     7.701    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X48Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.825 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][9]_i_1/O
                         net (fo=88, routed)          4.915    12.740    design_1_i/caravel_0/inst/housekeeping/p_0_in
    SLICE_X57Y100        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[35]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.702ns  (logic 1.208ns (12.451%)  route 8.494ns (87.549%))
  Logic Levels:           4  (LUT2=1 LUT4=3)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.652     2.946    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y50         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.456     3.402 f  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=91, routed)          2.919     6.321    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X49Y91         LUT2 (Prop_lut2_I1_O)        0.124     6.445 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_7/O
                         net (fo=70, routed)          2.638     9.083    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[6]
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.124     9.207 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, routed)           0.839    10.046    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
    SLICE_X52Y102        LUT4 (Prop_lut4_I0_O)        0.150    10.196 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, routed)           0.835    11.031    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
    SLICE_X51Y103        LUT4 (Prop_lut4_I3_O)        0.354    11.385 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_1/O
                         net (fo=6, routed)           1.263    12.648    design_1_i/caravel_0/inst/housekeeping/hkspi_n_124
    SLICE_X50Y91         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[35]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[31]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.695ns  (logic 1.180ns (12.172%)  route 8.515ns (87.828%))
  Logic Levels:           4  (LUT2=1 LUT4=3)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.652     2.946    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y50         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.456     3.402 f  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=91, routed)          2.919     6.321    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X49Y91         LUT2 (Prop_lut2_I1_O)        0.124     6.445 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_7/O
                         net (fo=70, routed)          2.638     9.083    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[6]
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.124     9.207 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, routed)           0.839    10.046    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
    SLICE_X52Y102        LUT4 (Prop_lut4_I0_O)        0.150    10.196 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, routed)           0.835    11.031    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
    SLICE_X51Y103        LUT4 (Prop_lut4_I3_O)        0.326    11.357 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[31]_i_1/O
                         net (fo=8, routed)           1.284    12.641    design_1_i/caravel_0/inst/housekeeping/hkspi_n_125
    SLICE_X54Y106        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.668ns  (logic 0.580ns (5.999%)  route 9.088ns (94.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.652     2.946    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y50         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=91, routed)          4.299     7.701    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X48Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.825 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][9]_i_1/O
                         net (fo=88, routed)          4.789    12.614    design_1_i/caravel_0/inst/housekeeping/p_0_in
    SLICE_X56Y98         FDPE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[0]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.656ns  (logic 0.186ns (28.363%)  route 0.470ns (71.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.556     0.892    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y96         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, routed)           0.288     1.321    design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre
    SLICE_X48Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.366 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         0.182     1.547    design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg_P_0
    SLICE_X45Y100        FDPE                                         f  design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.656ns  (logic 0.186ns (28.363%)  route 0.470ns (71.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.556     0.892    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y96         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, routed)           0.288     1.321    design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre
    SLICE_X48Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.366 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         0.182     1.547    design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg_P_0
    SLICE_X45Y100        FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.656ns  (logic 0.186ns (28.363%)  route 0.470ns (71.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.556     0.892    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y96         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, routed)           0.288     1.321    design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre
    SLICE_X48Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.366 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         0.182     1.547    design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg_P_0
    SLICE_X45Y100        FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[3]/mgmt_ena_reg_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.656ns  (logic 0.186ns (28.363%)  route 0.470ns (71.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.556     0.892    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y96         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, routed)           0.288     1.321    design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre
    SLICE_X48Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.366 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         0.182     1.547    design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg_P_0
    SLICE_X45Y100        FDPE                                         f  design_1_i/caravel_0/inst/gpio_control_in_1[3]/mgmt_ena_reg_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[0]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.656ns  (logic 0.186ns (28.363%)  route 0.470ns (71.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.556     0.892    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y96         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, routed)           0.288     1.321    design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre
    SLICE_X48Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.366 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         0.182     1.547    design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg_P_0
    SLICE_X45Y100        FDPE                                         f  design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.656ns  (logic 0.186ns (28.363%)  route 0.470ns (71.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.556     0.892    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y96         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, routed)           0.288     1.321    design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre
    SLICE_X48Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.366 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         0.182     1.547    design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg_P_0
    SLICE_X45Y100        FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[4]/mgmt_ena_reg_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.656ns  (logic 0.186ns (28.363%)  route 0.470ns (71.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.556     0.892    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y96         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, routed)           0.288     1.321    design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre
    SLICE_X48Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.366 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         0.182     1.547    design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg_P_0
    SLICE_X45Y100        FDPE                                         f  design_1_i/caravel_0/inst/gpio_control_in_1[4]/mgmt_ena_reg_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.660ns  (logic 0.186ns (28.176%)  route 0.474ns (71.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.556     0.892    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y96         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, routed)           0.288     1.321    design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre
    SLICE_X48Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.366 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         0.186     1.552    design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg_P_0
    SLICE_X44Y100        FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.660ns  (logic 0.186ns (28.176%)  route 0.474ns (71.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.556     0.892    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y96         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, routed)           0.288     1.321    design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre
    SLICE_X48Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.366 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         0.186     1.552    design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg_P_0
    SLICE_X44Y100        FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.660ns  (logic 0.186ns (28.176%)  route 0.474ns (71.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.556     0.892    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y96         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, routed)           0.288     1.321    design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre
    SLICE_X48Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.366 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         0.186     1.552    design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg_P_0
    SLICE_X44Y100        FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[11]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay          1605 Endpoints
Min Delay          1605 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/low_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.027ns  (logic 0.580ns (4.135%)  route 13.447ns (95.865%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=14, routed)          4.212     4.668    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_wbbd_state_reg[0]_10
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.792 f  design_1_i/caravel_0/inst/housekeeping/hkspi/int_rst_i_1/O
                         net (fo=402, routed)         9.235    14.027    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/wb_rst_i
    SLICE_X60Y83         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/low_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.533     2.712    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/clock
    SLICE_X60Y83         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/low_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/piv_index_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.027ns  (logic 0.580ns (4.135%)  route 13.447ns (95.865%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=14, routed)          4.212     4.668    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_wbbd_state_reg[0]_10
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.792 f  design_1_i/caravel_0/inst/housekeeping/hkspi/int_rst_i_1/O
                         net (fo=402, routed)         9.235    14.027    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/wb_rst_i
    SLICE_X60Y83         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/piv_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.533     2.712    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/clock
    SLICE_X60Y83         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/piv_index_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/piv_index_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.027ns  (logic 0.580ns (4.135%)  route 13.447ns (95.865%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=14, routed)          4.212     4.668    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_wbbd_state_reg[0]_10
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.792 f  design_1_i/caravel_0/inst/housekeeping/hkspi/int_rst_i_1/O
                         net (fo=402, routed)         9.235    14.027    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/wb_rst_i
    SLICE_X60Y83         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/piv_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.533     2.712    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/clock
    SLICE_X60Y83         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/piv_index_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/piv_index_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.027ns  (logic 0.580ns (4.135%)  route 13.447ns (95.865%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=14, routed)          4.212     4.668    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_wbbd_state_reg[0]_10
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.792 f  design_1_i/caravel_0/inst/housekeeping/hkspi/int_rst_i_1/O
                         net (fo=402, routed)         9.235    14.027    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/wb_rst_i
    SLICE_X60Y83         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/piv_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.533     2.712    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/clock
    SLICE_X60Y83         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/piv_index_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/high_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.023ns  (logic 0.580ns (4.136%)  route 13.443ns (95.864%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=14, routed)          4.212     4.668    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_wbbd_state_reg[0]_10
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.792 f  design_1_i/caravel_0/inst/housekeeping/hkspi/int_rst_i_1/O
                         net (fo=402, routed)         9.230    14.023    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/wb_rst_i
    SLICE_X61Y83         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/high_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.533     2.712    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/clock
    SLICE_X61Y83         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/high_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/high_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.023ns  (logic 0.580ns (4.136%)  route 13.443ns (95.864%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=14, routed)          4.212     4.668    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_wbbd_state_reg[0]_10
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.792 f  design_1_i/caravel_0/inst/housekeeping/hkspi/int_rst_i_1/O
                         net (fo=402, routed)         9.230    14.023    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/wb_rst_i
    SLICE_X61Y83         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/high_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.533     2.712    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/clock
    SLICE_X61Y83         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/high_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/low_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.023ns  (logic 0.580ns (4.136%)  route 13.443ns (95.864%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=14, routed)          4.212     4.668    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_wbbd_state_reg[0]_10
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.792 f  design_1_i/caravel_0/inst/housekeeping/hkspi/int_rst_i_1/O
                         net (fo=402, routed)         9.230    14.023    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/wb_rst_i
    SLICE_X61Y83         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/low_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.533     2.712    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/clock
    SLICE_X61Y83         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/low_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/low_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.878ns  (logic 0.580ns (4.179%)  route 13.298ns (95.821%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=14, routed)          4.212     4.668    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_wbbd_state_reg[0]_10
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.792 f  design_1_i/caravel_0/inst/housekeeping/hkspi/int_rst_i_1/O
                         net (fo=402, routed)         9.085    13.878    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/wb_rst_i
    SLICE_X62Y82         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/low_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.532     2.711    design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/clock
    SLICE_X62Y82         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/WQ1/QS1/low_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__0/ACOUT[16]
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.810ns  (logic 6.780ns (49.096%)  route 7.030ns (50.904%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y13          DSP48E1                      0.000     0.000 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__0_n_37
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__1/P[0]
                         net (fo=2, routed)           0.791     4.432    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__1_n_105
    SLICE_X12Y35         LUT2 (Prop_lut2_I0_O)        0.124     4.556 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[17]_i_30/O
                         net (fo=1, routed)           0.000     4.556    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[17]_i_30_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.089 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.089    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[17]_i_19_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.412 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_17/O[1]
                         net (fo=3, routed)           1.560     6.971    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__3[21]
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.306     7.277 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_22/O
                         net (fo=2, routed)           0.873     8.150    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_22_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.149     8.299 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_10/O
                         net (fo=2, routed)           0.582     8.882    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_10_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I0_O)        0.332     9.214 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_14/O
                         net (fo=1, routed)           0.000     9.214    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_14_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.594 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.594    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_7_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.909 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[24]_i_7/O[3]
                         net (fo=1, routed)           0.731    10.639    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/matrix_adder[27]
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.307    10.946 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[27]_i_5/O
                         net (fo=1, routed)           1.009    11.956    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[27]_i_5_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I3_O)        0.124    12.080 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[27]_i_4/O
                         net (fo=1, routed)           0.678    12.758    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[27]_i_4_n_0
    SLICE_X54Y50         LUT5 (Prop_lut5_I3_O)        0.124    12.882 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[27]_i_2/O
                         net (fo=2, routed)           0.804    13.686    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/shared_dat_r[15]
    SLICE_X52Y45         LUT3 (Prop_lut3_I2_O)        0.124    13.810 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_data[27]_i_1/O
                         net (fo=1, routed)           0.000    13.810    design_1_i/caravel_0/inst/soc/core/dbg_uart_data_uartwishbonebridge_next_value6[27]
    SLICE_X52Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.482     2.661    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X52Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[27]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__0/ACOUT[16]
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.786ns  (logic 6.773ns (49.129%)  route 7.013ns (50.871%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y13          DSP48E1                      0.000     0.000 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__0_n_37
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__1/P[0]
                         net (fo=2, routed)           0.791     4.432    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__1_n_105
    SLICE_X12Y35         LUT2 (Prop_lut2_I0_O)        0.124     4.556 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[17]_i_30/O
                         net (fo=1, routed)           0.000     4.556    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[17]_i_30_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.089 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.089    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[17]_i_19_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.412 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_17/O[1]
                         net (fo=3, routed)           1.560     6.971    design_1_i/caravel_0/inst/mprj/mprj/mm1/matrix_mm_1__3[21]
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.306     7.277 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_22/O
                         net (fo=2, routed)           0.873     8.150    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_22_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.149     8.299 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_10/O
                         net (fo=2, routed)           0.582     8.882    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_10_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I0_O)        0.332     9.214 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_14/O
                         net (fo=1, routed)           0.000     9.214    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA[20]_i_14_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.594 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.594    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[20]_i_7_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.711 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.711    design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[24]_i_7_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.026 r  design_1_i/caravel_0/inst/mprj/mprj/mm1/memory_to_writeBack_MEMORY_READ_DATA_reg[28]_i_7/O[3]
                         net (fo=1, routed)           0.770    10.796    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/matrix_adder[31]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.307    11.103 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[31]_i_5/O
                         net (fo=1, routed)           0.999    12.102    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[31]_i_5_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I3_O)        0.124    12.226 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[31]_i_4/O
                         net (fo=1, routed)           0.502    12.727    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[31]_i_4_n_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I3_O)        0.124    12.851 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[31]_i_2/O
                         net (fo=2, routed)           0.935    13.786    design_1_i/caravel_0/inst/soc/core/VexRiscv/shared_dat_r[31]
    SLICE_X56Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        1.554     2.734    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X56Y45         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_outenb_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_outenb_reg_P/C
    SLICE_X63Y105        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_outenb_reg_P/Q
                         net (fo=1, routed)           0.054     0.195    design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_outenb_reg_P_n_0
    SLICE_X62Y105        LUT3 (Prop_lut3_I2_O)        0.045     0.240 r  design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/mprj_en[36]_INST_0/O
                         net (fo=1, routed)           0.000     0.240    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_en[36]
    SLICE_X62Y105        FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.934     1.300    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X62Y105        FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[36]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           2  (FDPE=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y105        FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[2]_P/C
    SLICE_X61Y105        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[2]_P/Q
                         net (fo=2, routed)           0.070     0.211    design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[2]_P_n_0
    SLICE_X60Y105        LUT6 (Prop_lut6_I3_O)        0.045     0.256 r  design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mprj_o[1]_INST_0/O
                         net (fo=1, routed)           0.000     0.256    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[1]
    SLICE_X60Y105        FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.934     1.300    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X60Y105        FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg_P/C
    SLICE_X51Y106        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg_P/Q
                         net (fo=2, routed)           0.089     0.230    design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg_P_n_0
    SLICE_X50Y106        LUT2 (Prop_lut2_I0_O)        0.045     0.275 r  design_1_i/caravel_0/inst/gpio_control_in_1[9]/mprj_en[17]_INST_0/O
                         net (fo=1, routed)           0.000     0.275    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_en[17]
    SLICE_X50Y106        FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.906     1.272    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X50Y106        FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg_P/C
    SLICE_X51Y106        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg_P/Q
                         net (fo=2, routed)           0.089     0.230    design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg_P_n_0
    SLICE_X50Y106        LUT4 (Prop_lut4_I0_O)        0.049     0.279 r  design_1_i/caravel_0/inst/gpio_control_in_1[9]/mprj_o[17]_INST_0/O
                         net (fo=1, routed)           0.000     0.279    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[17]
    SLICE_X50Y106        FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.906     1.272    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X50Y106        FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_outenb_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y107        FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_outenb_reg_P/C
    SLICE_X57Y107        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_outenb_reg_P/Q
                         net (fo=1, routed)           0.095     0.236    design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_outenb_reg_P_n_0
    SLICE_X56Y107        LUT2 (Prop_lut2_I1_O)        0.045     0.281 r  design_1_i/caravel_0/inst/gpio_control_in_2[13]/mprj_en[32]_INST_0/O
                         net (fo=1, routed)           0.000     0.281    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_en[32]
    SLICE_X56Y107        FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.932     1.298    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X56Y107        FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[32]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_outenb_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_outenb_reg_P/C
    SLICE_X45Y106        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_outenb_reg_P/Q
                         net (fo=1, routed)           0.097     0.238    design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_outenb_reg_P_n_0
    SLICE_X44Y106        LUT2 (Prop_lut2_I1_O)        0.045     0.283 r  design_1_i/caravel_0/inst/gpio_control_in_1[10]/mprj_en[18]_INST_0/O
                         net (fo=1, routed)           0.000     0.283    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_en[18]
    SLICE_X44Y106        FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.910     1.276    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X44Y106        FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.190ns (66.003%)  route 0.098ns (33.997%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y107        FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[0]_P/C
    SLICE_X53Y107        FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[0]_P/Q
                         net (fo=1, routed)           0.098     0.239    design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[0]_P_n_0
    SLICE_X52Y107        LUT4 (Prop_lut4_I3_O)        0.049     0.288 r  design_1_i/caravel_0/inst/gpio_control_in_2[11]/mprj_o[30]_INST_0/O
                         net (fo=1, routed)           0.000     0.288    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[30]
    SLICE_X52Y107        FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.905     1.271    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X52Y107        FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[30]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg_P/C
    SLICE_X47Y102        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg_P/Q
                         net (fo=1, routed)           0.105     0.246    design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg_P_n_0
    SLICE_X47Y101        LUT2 (Prop_lut2_I1_O)        0.045     0.291 r  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_en[14]_INST_0/O
                         net (fo=1, routed)           0.000     0.291    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_en[14]
    SLICE_X47Y101        FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.911     1.277    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X47Y101        FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.474%)  route 0.107ns (36.526%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109        FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg_P/C
    SLICE_X52Y109        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg_P/Q
                         net (fo=2, routed)           0.107     0.248    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg_P_n_0
    SLICE_X51Y109        LUT2 (Prop_lut2_I0_O)        0.045     0.293 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_en[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.293    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_en[6]
    SLICE_X51Y109        FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.905     1.271    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X51Y109        FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/spiflash_0/inst/spi_addr_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.670%)  route 0.172ns (57.330%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE                         0.000     0.000 r  design_1_i/spiflash_0/inst/spi_addr_reg[9]/C
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_1_i/spiflash_0/inst/spi_addr_reg[9]/Q
                         net (fo=3, routed)           0.172     0.300    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6479, routed)        0.907     1.273    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK





