# SystemVerilog_Constraints
1. Range Constraint -  Constraint for a 4-bit random number such that the number is between 5 and 10.
2. Value Set Constraints - Constraint for an 8-bit opcode such that it can only take the values 0x10, 0x20, or 0x30.
3. Relational Constraints - Constraint for two random 8-bit numbers such that a is always greater than b.
4. Pattern Generation - Constraint for generating 1010101010 pattern.
