// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GAT_compute_one_graph_CONV_Pipeline_VITIS_LOOP_112_19_VITIS_LOOP_113_20_VITIS_LOOP_114_21 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        all_attention_coefficients_V_address0,
        all_attention_coefficients_V_ce0,
        all_attention_coefficients_V_q0,
        all_attention_coefficients_V_address1,
        all_attention_coefficients_V_ce1,
        all_attention_coefficients_V_q1,
        out_nodes_features_V_address0,
        out_nodes_features_V_ce0,
        out_nodes_features_V_q0,
        out_nodes_features_V_address1,
        out_nodes_features_V_ce1,
        out_nodes_features_V_we1,
        out_nodes_features_V_d1,
        nodes_features_proj_V_address0,
        nodes_features_proj_V_ce0,
        nodes_features_proj_V_q0,
        nodes_features_proj_V_address1,
        nodes_features_proj_V_ce1,
        nodes_features_proj_V_q1,
        grp_fu_830_p_din0,
        grp_fu_830_p_din1,
        grp_fu_830_p_dout0,
        grp_fu_830_p_ce,
        grp_fu_834_p_din0,
        grp_fu_834_p_din1,
        grp_fu_834_p_dout0,
        grp_fu_834_p_ce,
        grp_fu_838_p_din0,
        grp_fu_838_p_din1,
        grp_fu_838_p_dout0,
        grp_fu_838_p_ce,
        grp_fu_842_p_din0,
        grp_fu_842_p_din1,
        grp_fu_842_p_dout0,
        grp_fu_842_p_ce,
        grp_fu_846_p_din0,
        grp_fu_846_p_din1,
        grp_fu_846_p_dout0,
        grp_fu_846_p_ce,
        grp_fu_850_p_din0,
        grp_fu_850_p_din1,
        grp_fu_850_p_dout0,
        grp_fu_850_p_ce,
        grp_fu_854_p_din0,
        grp_fu_854_p_din1,
        grp_fu_854_p_dout0,
        grp_fu_854_p_ce,
        grp_fu_858_p_din0,
        grp_fu_858_p_din1,
        grp_fu_858_p_dout0,
        grp_fu_858_p_ce,
        grp_fu_862_p_din0,
        grp_fu_862_p_din1,
        grp_fu_862_p_dout0,
        grp_fu_862_p_ce,
        grp_fu_866_p_din0,
        grp_fu_866_p_din1,
        grp_fu_866_p_dout0,
        grp_fu_866_p_ce,
        grp_fu_870_p_din0,
        grp_fu_870_p_din1,
        grp_fu_870_p_dout0,
        grp_fu_870_p_ce,
        grp_fu_874_p_din0,
        grp_fu_874_p_din1,
        grp_fu_874_p_dout0,
        grp_fu_874_p_ce,
        grp_fu_878_p_din0,
        grp_fu_878_p_din1,
        grp_fu_878_p_dout0,
        grp_fu_878_p_ce,
        grp_fu_882_p_din0,
        grp_fu_882_p_din1,
        grp_fu_882_p_dout0,
        grp_fu_882_p_ce,
        grp_fu_886_p_din0,
        grp_fu_886_p_din1,
        grp_fu_886_p_dout0,
        grp_fu_886_p_ce,
        grp_fu_890_p_din0,
        grp_fu_890_p_din1,
        grp_fu_890_p_dout0,
        grp_fu_890_p_ce,
        grp_fu_903_p_din0,
        grp_fu_903_p_din1,
        grp_fu_903_p_dout0,
        grp_fu_903_p_ce,
        grp_fu_907_p_din0,
        grp_fu_907_p_din1,
        grp_fu_907_p_dout0,
        grp_fu_907_p_ce,
        grp_fu_911_p_din0,
        grp_fu_911_p_din1,
        grp_fu_911_p_dout0,
        grp_fu_911_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 10'd1;
parameter    ap_ST_fsm_pp0_stage1 = 10'd2;
parameter    ap_ST_fsm_pp0_stage2 = 10'd4;
parameter    ap_ST_fsm_pp0_stage3 = 10'd8;
parameter    ap_ST_fsm_pp0_stage4 = 10'd16;
parameter    ap_ST_fsm_pp0_stage5 = 10'd32;
parameter    ap_ST_fsm_pp0_stage6 = 10'd64;
parameter    ap_ST_fsm_pp0_stage7 = 10'd128;
parameter    ap_ST_fsm_pp0_stage8 = 10'd256;
parameter    ap_ST_fsm_pp0_stage9 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] all_attention_coefficients_V_address0;
output   all_attention_coefficients_V_ce0;
input  [27:0] all_attention_coefficients_V_q0;
output  [15:0] all_attention_coefficients_V_address1;
output   all_attention_coefficients_V_ce1;
input  [27:0] all_attention_coefficients_V_q1;
output  [12:0] out_nodes_features_V_address0;
output   out_nodes_features_V_ce0;
input  [27:0] out_nodes_features_V_q0;
output  [12:0] out_nodes_features_V_address1;
output   out_nodes_features_V_ce1;
output   out_nodes_features_V_we1;
output  [27:0] out_nodes_features_V_d1;
output  [12:0] nodes_features_proj_V_address0;
output   nodes_features_proj_V_ce0;
input  [27:0] nodes_features_proj_V_q0;
output  [12:0] nodes_features_proj_V_address1;
output   nodes_features_proj_V_ce1;
input  [27:0] nodes_features_proj_V_q1;
output  [27:0] grp_fu_830_p_din0;
output  [27:0] grp_fu_830_p_din1;
input  [45:0] grp_fu_830_p_dout0;
output   grp_fu_830_p_ce;
output  [27:0] grp_fu_834_p_din0;
output  [27:0] grp_fu_834_p_din1;
input  [45:0] grp_fu_834_p_dout0;
output   grp_fu_834_p_ce;
output  [27:0] grp_fu_838_p_din0;
output  [27:0] grp_fu_838_p_din1;
input  [45:0] grp_fu_838_p_dout0;
output   grp_fu_838_p_ce;
output  [27:0] grp_fu_842_p_din0;
output  [27:0] grp_fu_842_p_din1;
input  [45:0] grp_fu_842_p_dout0;
output   grp_fu_842_p_ce;
output  [27:0] grp_fu_846_p_din0;
output  [27:0] grp_fu_846_p_din1;
input  [45:0] grp_fu_846_p_dout0;
output   grp_fu_846_p_ce;
output  [27:0] grp_fu_850_p_din0;
output  [27:0] grp_fu_850_p_din1;
input  [45:0] grp_fu_850_p_dout0;
output   grp_fu_850_p_ce;
output  [27:0] grp_fu_854_p_din0;
output  [27:0] grp_fu_854_p_din1;
input  [45:0] grp_fu_854_p_dout0;
output   grp_fu_854_p_ce;
output  [27:0] grp_fu_858_p_din0;
output  [27:0] grp_fu_858_p_din1;
input  [45:0] grp_fu_858_p_dout0;
output   grp_fu_858_p_ce;
output  [27:0] grp_fu_862_p_din0;
output  [27:0] grp_fu_862_p_din1;
input  [45:0] grp_fu_862_p_dout0;
output   grp_fu_862_p_ce;
output  [27:0] grp_fu_866_p_din0;
output  [27:0] grp_fu_866_p_din1;
input  [45:0] grp_fu_866_p_dout0;
output   grp_fu_866_p_ce;
output  [27:0] grp_fu_870_p_din0;
output  [27:0] grp_fu_870_p_din1;
input  [45:0] grp_fu_870_p_dout0;
output   grp_fu_870_p_ce;
output  [27:0] grp_fu_874_p_din0;
output  [27:0] grp_fu_874_p_din1;
input  [45:0] grp_fu_874_p_dout0;
output   grp_fu_874_p_ce;
output  [27:0] grp_fu_878_p_din0;
output  [27:0] grp_fu_878_p_din1;
input  [45:0] grp_fu_878_p_dout0;
output   grp_fu_878_p_ce;
output  [27:0] grp_fu_882_p_din0;
output  [27:0] grp_fu_882_p_din1;
input  [45:0] grp_fu_882_p_dout0;
output   grp_fu_882_p_ce;
output  [27:0] grp_fu_886_p_din0;
output  [27:0] grp_fu_886_p_din1;
input  [45:0] grp_fu_886_p_dout0;
output   grp_fu_886_p_ce;
output  [27:0] grp_fu_890_p_din0;
output  [27:0] grp_fu_890_p_din1;
input  [45:0] grp_fu_890_p_dout0;
output   grp_fu_890_p_ce;
output  [27:0] grp_fu_903_p_din0;
output  [27:0] grp_fu_903_p_din1;
input  [45:0] grp_fu_903_p_dout0;
output   grp_fu_903_p_ce;
output  [27:0] grp_fu_907_p_din0;
output  [27:0] grp_fu_907_p_din1;
input  [45:0] grp_fu_907_p_dout0;
output   grp_fu_907_p_ce;
output  [27:0] grp_fu_911_p_din0;
output  [27:0] grp_fu_911_p_din1;
input  [45:0] grp_fu_911_p_dout0;
output   grp_fu_911_p_ce;

reg ap_idle;
reg[15:0] all_attention_coefficients_V_address0;
reg all_attention_coefficients_V_ce0;
reg[15:0] all_attention_coefficients_V_address1;
reg all_attention_coefficients_V_ce1;
reg out_nodes_features_V_ce0;
reg out_nodes_features_V_ce1;
reg out_nodes_features_V_we1;
reg[12:0] nodes_features_proj_V_address0;
reg nodes_features_proj_V_ce0;
reg[12:0] nodes_features_proj_V_address1;
reg nodes_features_proj_V_ce1;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state20_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_subdone;
reg   [0:0] icmp_ln112_reg_2332;
reg    ap_condition_exit_pp0_iter0_stage9;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [27:0] reg_521;
wire    ap_block_pp0_stage9_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state11_pp0_stage0_iter1;
wire    ap_block_state21_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state12_pp0_stage1_iter1;
wire    ap_block_state22_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln112_reg_2332_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state13_pp0_stage2_iter1;
wire    ap_block_state23_pp0_stage2_iter2;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state14_pp0_stage3_iter1;
wire    ap_block_state24_pp0_stage3_iter2;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state15_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state16_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state17_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state18_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state19_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
reg   [27:0] reg_526;
reg   [27:0] reg_530;
reg   [2:0] nh_3_reg_2322;
wire   [0:0] icmp_ln112_fu_569_p2;
wire   [2:0] add_ln112_fu_587_p2;
reg   [2:0] add_ln112_reg_2336;
wire   [0:0] icmp_ln113_fu_593_p2;
reg   [0:0] icmp_ln113_reg_2342;
reg   [0:0] icmp_ln113_reg_2342_pp0_iter1_reg;
wire   [0:0] and_ln112_fu_611_p2;
reg   [0:0] and_ln112_reg_2361;
reg   [0:0] and_ln112_reg_2361_pp0_iter1_reg;
wire   [4:0] select_ln113_fu_623_p3;
reg   [4:0] select_ln113_reg_2379;
wire   [2:0] select_ln112_1_fu_658_p3;
reg   [2:0] select_ln112_1_reg_2385;
wire   [12:0] zext_ln1171_fu_675_p1;
reg   [12:0] zext_ln1171_reg_2404;
wire   [15:0] mul_ln1169_3_fu_685_p2;
reg   [15:0] mul_ln1169_3_reg_2416;
reg   [15:0] mul_ln1169_3_reg_2416_pp0_iter1_reg;
wire   [12:0] zext_ln1171_40_fu_691_p1;
reg   [12:0] zext_ln1171_40_reg_2433;
reg   [4:0] n1_2_reg_2465;
reg   [27:0] nodes_features_proj_V_load_reg_2485;
reg   [27:0] nodes_features_proj_V_load_16_reg_2490;
wire   [9:0] grp_fu_2258_p3;
reg   [9:0] add_ln1169_reg_2495;
wire   [4:0] select_ln113_1_fu_802_p3;
reg   [4:0] select_ln113_1_reg_2505;
reg   [27:0] nodes_features_proj_V_load_17_reg_2520;
reg   [27:0] nodes_features_proj_V_load_18_reg_2525;
wire   [9:0] grp_fu_2266_p3;
reg   [9:0] add_ln1169_13_reg_2535;
reg   [27:0] nodes_features_proj_V_load_19_reg_2550;
reg   [27:0] nodes_features_proj_V_load_20_reg_2555;
reg   [27:0] nodes_features_proj_V_load_21_reg_2575;
reg   [27:0] nodes_features_proj_V_load_22_reg_2580;
reg   [27:0] nodes_features_proj_V_load_23_reg_2595;
reg   [27:0] nodes_features_proj_V_load_24_reg_2600;
wire  signed [15:0] grp_fu_2274_p2;
reg   [15:0] mul_ln1169_1_reg_2605;
reg   [27:0] nodes_features_proj_V_load_25_reg_2632;
reg   [27:0] nodes_features_proj_V_load_26_reg_2637;
wire  signed [15:0] grp_fu_2280_p2;
reg   [15:0] mul_ln1169_4_reg_2642;
wire   [15:0] select_ln113_2_fu_995_p3;
reg   [15:0] select_ln113_2_reg_2658;
reg   [27:0] nodes_features_proj_V_load_27_reg_2687;
reg   [27:0] nodes_features_proj_V_load_28_reg_2692;
reg   [27:0] nodes_features_proj_V_load_29_reg_2717;
reg   [27:0] nodes_features_proj_V_load_30_reg_2722;
wire  signed [45:0] sext_ln113_fu_1172_p1;
wire  signed [45:0] sext_ln113_1_fu_1176_p1;
wire   [12:0] empty_263_fu_1214_p2;
reg   [12:0] empty_263_reg_2752;
wire  signed [45:0] sext_ln1171_fu_1219_p1;
wire  signed [45:0] sext_ln1171_32_fu_1228_p1;
reg   [27:0] nodes_features_proj_V_load_31_reg_2767;
reg   [27:0] nodes_features_proj_V_load_32_reg_2772;
wire  signed [45:0] sext_ln113_2_fu_1281_p1;
wire  signed [45:0] sext_ln1171_33_fu_1309_p1;
reg   [27:0] nodes_features_proj_V_load_33_reg_2797;
wire  signed [45:0] sext_ln113_3_fu_1362_p1;
wire  signed [45:0] sext_ln113_4_fu_1366_p1;
reg   [12:0] out_nodes_features_V_addr_1_reg_2822;
reg   [12:0] out_nodes_features_V_addr_1_reg_2822_pp0_iter2_reg;
reg   [45:0] mul_ln1171_reg_2828;
reg   [45:0] mul_ln1171_32_reg_2833;
wire  signed [45:0] sext_ln1171_34_fu_1398_p1;
wire  signed [45:0] sext_ln1171_35_fu_1407_p1;
wire  signed [45:0] sext_ln113_5_fu_1460_p1;
wire  signed [45:0] sext_ln113_6_fu_1464_p1;
reg   [27:0] tmp_s_reg_2868;
reg   [45:0] mul_ln1171_33_reg_2873;
wire  signed [45:0] sext_ln1171_36_fu_1515_p1;
wire  signed [45:0] sext_ln1171_37_fu_1524_p1;
wire  signed [45:0] sext_ln113_7_fu_1621_p1;
wire  signed [45:0] sext_ln113_8_fu_1625_p1;
wire   [15:0] select_ln113_13_fu_1653_p3;
reg   [15:0] select_ln113_13_reg_2908;
wire   [15:0] select_ln113_14_fu_1660_p3;
reg   [15:0] select_ln113_14_reg_2913;
reg   [45:0] mul_ln1171_34_reg_2918;
reg   [27:0] tmp_52_reg_2923;
reg   [45:0] mul_ln1171_35_reg_2928;
wire  signed [45:0] sext_ln1171_38_fu_1712_p1;
wire  signed [45:0] sext_ln1171_39_fu_1721_p1;
wire  signed [45:0] sext_ln113_9_fu_1730_p1;
wire  signed [45:0] sext_ln113_10_fu_1734_p1;
reg   [45:0] mul_ln1171_36_reg_2963;
reg   [27:0] tmp_55_reg_2968;
reg   [45:0] mul_ln1171_37_reg_2973;
wire  signed [45:0] sext_ln1171_40_fu_1791_p1;
wire  signed [45:0] sext_ln1171_41_fu_1800_p1;
wire  signed [45:0] sext_ln113_11_fu_1809_p1;
wire  signed [45:0] sext_ln113_12_fu_1813_p1;
reg   [45:0] mul_ln1171_38_reg_3008;
reg   [27:0] tmp_57_reg_3013;
reg   [45:0] mul_ln1171_39_reg_3018;
wire  signed [45:0] sext_ln1171_42_fu_1882_p1;
wire  signed [45:0] sext_ln1171_43_fu_1891_p1;
wire  signed [45:0] sext_ln113_13_fu_1900_p1;
wire  signed [45:0] sext_ln113_14_fu_1904_p1;
reg   [45:0] mul_ln1171_40_reg_3048;
reg   [27:0] tmp_59_reg_3053;
reg   [45:0] mul_ln1171_41_reg_3058;
wire  signed [45:0] sext_ln1171_44_fu_1963_p1;
wire  signed [45:0] sext_ln1171_45_fu_1972_p1;
wire  signed [45:0] sext_ln113_15_fu_1981_p1;
wire  signed [45:0] sext_ln113_16_fu_1985_p1;
reg   [45:0] mul_ln1171_42_reg_3083;
reg   [27:0] tmp_61_reg_3088;
reg   [45:0] mul_ln1171_43_reg_3093;
wire  signed [45:0] sext_ln1171_46_fu_2034_p1;
wire  signed [45:0] sext_ln1171_47_fu_2043_p1;
wire  signed [45:0] sext_ln113_17_fu_2052_p1;
wire  signed [45:0] sext_ln113_18_fu_2056_p1;
reg   [45:0] mul_ln1171_44_reg_3118;
reg   [27:0] tmp_63_reg_3123;
reg   [45:0] mul_ln1171_45_reg_3128;
wire  signed [45:0] sext_ln1171_48_fu_2105_p1;
wire  signed [45:0] sext_ln1171_49_fu_2114_p1;
reg   [45:0] mul_ln1171_46_reg_3143;
reg   [27:0] tmp_65_reg_3148;
reg   [45:0] mul_ln1171_47_reg_3153;
reg   [45:0] mul_ln1171_48_reg_3158;
reg   [27:0] tmp_67_reg_3163;
reg   [45:0] mul_ln1171_49_reg_3168;
reg   [27:0] trunc_ln717_s_reg_3173;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage4_subdone;
reg    ap_condition_exit_pp0_iter1_stage4;
reg    ap_idle_pp0_0to0;
reg    ap_condition_exit_pp0_iter1_stage9;
wire    ap_block_pp0_stage3_subdone;
wire   [63:0] zext_ln1171_41_fu_700_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln1171_42_fu_711_p1;
wire   [63:0] zext_ln1171_43_fu_757_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln1171_44_fu_767_p1;
wire   [63:0] zext_ln1171_45_fu_814_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln1171_46_fu_824_p1;
wire   [63:0] zext_ln1171_47_fu_856_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln1171_48_fu_866_p1;
wire   [63:0] zext_ln1171_49_fu_893_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln1171_50_fu_903_p1;
wire   [63:0] zext_ln1171_51_fu_927_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln1171_52_fu_937_p1;
wire   [63:0] zext_ln1171_53_fu_961_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln1171_54_fu_971_p1;
wire   [63:0] zext_ln1169_46_fu_1001_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln1169_47_fu_1012_p1;
wire   [63:0] zext_ln1171_55_fu_1022_p1;
wire   [63:0] zext_ln1171_56_fu_1032_p1;
wire   [63:0] zext_ln1169_48_fu_1056_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln1169_49_fu_1066_p1;
wire   [63:0] zext_ln1171_57_fu_1076_p1;
wire   [63:0] zext_ln1171_58_fu_1086_p1;
wire   [63:0] zext_ln1169_50_fu_1187_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln1169_51_fu_1199_p1;
wire   [63:0] zext_ln1171_59_fu_1209_p1;
wire   [63:0] zext_ln1169_52_fu_1292_p1;
wire   [63:0] zext_ln1169_53_fu_1304_p1;
wire   [63:0] zext_ln1169_54_fu_1377_p1;
wire   [63:0] zext_ln1169_55_fu_1389_p1;
wire   [63:0] p_cast3_fu_1394_p1;
wire   [63:0] zext_ln1169_56_fu_1475_p1;
wire   [63:0] zext_ln1169_57_fu_1487_p1;
wire   [63:0] zext_ln1169_58_fu_1636_p1;
wire   [63:0] zext_ln1169_59_fu_1648_p1;
wire   [63:0] zext_ln1169_60_fu_1738_p1;
wire   [63:0] zext_ln1169_61_fu_1742_p1;
wire   [63:0] zext_ln1169_62_fu_1822_p1;
wire   [63:0] zext_ln1169_63_fu_1832_p1;
wire   [63:0] zext_ln1169_64_fu_1913_p1;
reg   [4:0] fout_fu_162;
wire   [4:0] add_ln114_fu_716_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_fout_load;
reg   [4:0] n1_fu_166;
reg   [9:0] indvar_flatten155_fu_170;
reg   [9:0] ap_sig_allocacmp_indvar_flatten155_load;
wire   [9:0] select_ln113_15_fu_637_p3;
reg   [2:0] nh_fu_174;
reg   [2:0] ap_sig_allocacmp_nh_3;
reg   [10:0] indvar_flatten283_fu_178;
reg   [10:0] ap_sig_allocacmp_indvar_flatten283_load;
wire   [10:0] add_ln112_1_fu_575_p2;
wire   [0:0] icmp_ln114_fu_605_p2;
wire   [0:0] xor_ln112_fu_599_p2;
wire   [0:0] or_ln113_fu_617_p2;
wire   [9:0] add_ln113_4_fu_631_p2;
wire   [6:0] tmp_fu_667_p3;
wire   [2:0] mul_ln1169_3_fu_685_p0;
wire   [14:0] mul_ln1169_3_fu_685_p1;
wire   [12:0] add_ln1171_11_fu_694_p2;
wire   [12:0] add_ln1171_fu_679_p2;
wire   [12:0] add_ln1171_12_fu_705_p2;
wire   [12:0] or_ln_fu_738_p4;
wire   [12:0] add_ln1171_13_fu_752_p2;
wire   [12:0] add_ln1171_3_fu_747_p2;
wire   [12:0] add_ln1171_14_fu_762_p2;
wire   [4:0] select_ln112_fu_772_p3;
wire   [4:0] add_ln113_fu_792_p2;
wire   [12:0] or_ln1171_1_fu_778_p4;
wire   [12:0] add_ln1171_15_fu_809_p2;
wire   [12:0] add_ln1171_4_fu_787_p2;
wire   [12:0] add_ln1171_16_fu_819_p2;
wire   [12:0] or_ln1171_2_fu_837_p4;
wire   [12:0] add_ln1171_17_fu_851_p2;
wire   [12:0] add_ln1171_5_fu_846_p2;
wire   [12:0] add_ln1171_18_fu_861_p2;
wire   [12:0] or_ln1171_3_fu_871_p4;
wire   [12:0] add_ln1171_19_fu_888_p2;
wire   [12:0] add_ln1171_6_fu_880_p2;
wire   [12:0] add_ln1171_20_fu_898_p2;
wire   [12:0] or_ln1171_4_fu_908_p4;
wire   [12:0] add_ln1171_21_fu_922_p2;
wire   [12:0] add_ln1171_7_fu_917_p2;
wire   [12:0] add_ln1171_22_fu_932_p2;
wire   [12:0] or_ln1171_5_fu_942_p4;
wire   [12:0] add_ln1171_23_fu_956_p2;
wire   [12:0] add_ln1171_8_fu_951_p2;
wire   [12:0] add_ln1171_24_fu_966_p2;
wire   [15:0] select_ln113_2_fu_995_p1;
wire   [15:0] select_ln112_2_fu_990_p3;
wire   [15:0] or_ln113_1_fu_1006_p2;
wire   [12:0] or_ln1171_6_fu_976_p4;
wire   [12:0] add_ln1171_25_fu_1017_p2;
wire   [12:0] add_ln1171_9_fu_985_p2;
wire   [12:0] add_ln1171_26_fu_1027_p2;
wire   [15:0] or_ln113_2_fu_1051_p2;
wire   [15:0] or_ln113_3_fu_1061_p2;
wire   [12:0] or_ln1171_7_fu_1037_p4;
wire   [12:0] add_ln1171_27_fu_1071_p2;
wire   [12:0] add_ln1171_10_fu_1046_p2;
wire   [12:0] add_ln1171_28_fu_1081_p2;
wire   [15:0] or_ln1169_30_fu_1113_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1169_1_fu_1091_p2;
wire   [15:0] or_ln1169_31_fu_1118_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1169_2_fu_1096_p2;
wire   [6:0] tmp_54_fu_1147_p3;
wire   [8:0] tmp_93_cast_fu_1154_p1;
wire   [8:0] select_ln112_1_cast1_fu_1101_p1;
wire   [8:0] empty_262_fu_1158_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1169_14_fu_1137_p2;
wire   [15:0] select_ln112_3_fu_1123_p3;
wire   [15:0] select_ln113_3_fu_1180_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1169_15_fu_1142_p2;
wire   [15:0] select_ln112_4_fu_1130_p3;
wire   [15:0] select_ln113_4_fu_1192_p3;
wire   [12:0] or_ln1171_8_fu_1104_p4;
wire   [12:0] add_ln1171_29_fu_1204_p2;
wire   [12:0] tmp_95_cast_fu_1164_p3;
wire   [15:0] or_ln1169_32_fu_1247_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1169_3_fu_1237_p2;
wire   [15:0] or_ln1169_33_fu_1252_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1169_4_fu_1242_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1169_16_fu_1271_p2;
wire   [15:0] select_ln112_5_fu_1257_p3;
wire   [15:0] select_ln113_5_fu_1285_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1169_17_fu_1276_p2;
wire   [15:0] select_ln112_6_fu_1264_p3;
wire   [15:0] select_ln113_6_fu_1297_p3;
wire   [15:0] or_ln1169_34_fu_1328_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1169_5_fu_1318_p2;
wire   [15:0] or_ln1169_35_fu_1333_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1169_6_fu_1323_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1169_18_fu_1352_p2;
wire   [15:0] select_ln112_7_fu_1338_p3;
wire   [15:0] select_ln113_7_fu_1370_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1169_19_fu_1357_p2;
wire   [15:0] select_ln112_8_fu_1345_p3;
wire   [15:0] select_ln113_8_fu_1382_p3;
wire   [15:0] or_ln1169_36_fu_1426_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1169_7_fu_1416_p2;
wire   [15:0] or_ln1169_37_fu_1431_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1169_8_fu_1421_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1169_20_fu_1450_p2;
wire   [15:0] select_ln112_9_fu_1436_p3;
wire   [15:0] select_ln113_9_fu_1468_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1169_21_fu_1455_p2;
wire   [15:0] select_ln112_10_fu_1443_p3;
wire   [15:0] select_ln113_10_fu_1480_p3;
wire   [45:0] shl_ln737_s_fu_1492_p3;
wire   [45:0] add_ln1245_fu_1500_p2;
wire   [15:0] or_ln1169_38_fu_1553_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1169_9_fu_1533_p2;
wire   [15:0] or_ln1169_39_fu_1558_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1169_10_fu_1538_p2;
wire   [15:0] or_ln1169_40_fu_1563_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1169_11_fu_1543_p2;
wire   [15:0] or_ln1169_41_fu_1568_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1169_12_fu_1548_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1169_22_fu_1601_p2;
wire   [15:0] select_ln112_11_fu_1573_p3;
wire   [15:0] select_ln113_11_fu_1629_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1169_23_fu_1606_p2;
wire   [15:0] select_ln112_12_fu_1580_p3;
wire   [15:0] select_ln113_12_fu_1641_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1169_24_fu_1611_p2;
wire   [15:0] select_ln112_13_fu_1587_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1169_25_fu_1616_p2;
wire   [15:0] select_ln112_14_fu_1594_p3;
wire   [45:0] shl_ln737_30_fu_1667_p3;
wire   [45:0] add_ln1245_32_fu_1674_p2;
wire   [27:0] tmp_51_fu_1679_p4;
wire   [45:0] shl_ln737_31_fu_1689_p3;
wire   [45:0] add_ln1245_33_fu_1697_p2;
wire   [45:0] shl_ln737_32_fu_1746_p3;
wire   [45:0] add_ln1245_34_fu_1753_p2;
wire   [27:0] tmp_53_fu_1758_p4;
wire   [45:0] shl_ln737_33_fu_1768_p3;
wire   [45:0] add_ln1245_35_fu_1776_p2;
wire   [15:0] add_ln113_1_fu_1817_p2;
wire   [15:0] add_ln113_2_fu_1827_p2;
wire   [45:0] shl_ln737_34_fu_1837_p3;
wire   [45:0] add_ln1245_36_fu_1844_p2;
wire   [27:0] tmp_56_fu_1849_p4;
wire   [45:0] shl_ln737_35_fu_1859_p3;
wire   [45:0] add_ln1245_37_fu_1867_p2;
wire   [15:0] add_ln113_3_fu_1908_p2;
wire   [45:0] shl_ln737_36_fu_1918_p3;
wire   [45:0] add_ln1245_38_fu_1925_p2;
wire   [27:0] tmp_58_fu_1930_p4;
wire   [45:0] shl_ln737_37_fu_1940_p3;
wire   [45:0] add_ln1245_39_fu_1948_p2;
wire   [45:0] shl_ln737_38_fu_1989_p3;
wire   [45:0] add_ln1245_40_fu_1996_p2;
wire   [27:0] tmp_60_fu_2001_p4;
wire   [45:0] shl_ln737_39_fu_2011_p3;
wire   [45:0] add_ln1245_41_fu_2019_p2;
wire   [45:0] shl_ln737_40_fu_2060_p3;
wire   [45:0] add_ln1245_42_fu_2067_p2;
wire   [27:0] tmp_62_fu_2072_p4;
wire   [45:0] shl_ln737_41_fu_2082_p3;
wire   [45:0] add_ln1245_43_fu_2090_p2;
wire   [45:0] shl_ln737_42_fu_2123_p3;
wire   [45:0] add_ln1245_44_fu_2130_p2;
wire   [27:0] tmp_64_fu_2135_p4;
wire   [45:0] shl_ln737_43_fu_2145_p3;
wire   [45:0] add_ln1245_45_fu_2153_p2;
wire   [45:0] shl_ln737_44_fu_2168_p3;
wire   [45:0] add_ln1245_46_fu_2175_p2;
wire   [27:0] tmp_66_fu_2180_p4;
wire   [45:0] shl_ln737_45_fu_2190_p3;
wire   [45:0] add_ln1245_47_fu_2198_p2;
wire   [45:0] shl_ln737_46_fu_2213_p3;
wire   [45:0] add_ln1245_48_fu_2220_p2;
wire   [27:0] tmp_68_fu_2225_p4;
wire   [45:0] shl_ln737_47_fu_2235_p3;
wire   [45:0] add_ln1245_49_fu_2243_p2;
wire   [2:0] grp_fu_2258_p0;
wire   [6:0] grp_fu_2258_p1;
wire   [4:0] grp_fu_2258_p2;
wire   [2:0] grp_fu_2266_p0;
wire   [6:0] grp_fu_2266_p1;
wire   [4:0] grp_fu_2266_p2;
wire   [9:0] grp_fu_2274_p0;
wire   [6:0] grp_fu_2274_p1;
wire   [9:0] grp_fu_2280_p0;
wire   [6:0] grp_fu_2280_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [9:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [9:0] grp_fu_2258_p00;
wire   [9:0] grp_fu_2258_p20;
wire   [9:0] grp_fu_2266_p00;
wire   [9:0] grp_fu_2266_p20;
wire   [15:0] grp_fu_2274_p00;
wire   [15:0] grp_fu_2280_p00;
wire   [15:0] mul_ln1169_3_fu_685_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

GAT_compute_one_graph_mul_3ns_15ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mul_3ns_15ns_16_1_1_U182(
    .din0(mul_ln1169_3_fu_685_p0),
    .din1(mul_ln1169_3_fu_685_p1),
    .dout(mul_ln1169_3_fu_685_p2)
);

GAT_compute_one_graph_mac_muladd_3ns_7ns_5ns_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
mac_muladd_3ns_7ns_5ns_10_4_1_U202(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2258_p0),
    .din1(grp_fu_2258_p1),
    .din2(grp_fu_2258_p2),
    .ce(1'b1),
    .dout(grp_fu_2258_p3)
);

GAT_compute_one_graph_mac_muladd_3ns_7ns_5ns_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
mac_muladd_3ns_7ns_5ns_10_4_1_U203(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2266_p0),
    .din1(grp_fu_2266_p1),
    .din2(grp_fu_2266_p2),
    .ce(1'b1),
    .dout(grp_fu_2266_p3)
);

GAT_compute_one_graph_mul_mul_10ns_7ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 16 ))
mul_mul_10ns_7ns_16_4_1_U204(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2274_p0),
    .din1(grp_fu_2274_p1),
    .ce(1'b1),
    .dout(grp_fu_2274_p2)
);

GAT_compute_one_graph_mul_mul_10ns_7ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 16 ))
mul_mul_10ns_7ns_16_4_1_U205(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2280_p0),
    .din1(grp_fu_2280_p1),
    .ce(1'b1),
    .dout(grp_fu_2280_p2)
);

GAT_compute_one_graph_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage9),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_exit_pp0_iter1_stage9) | ((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage4))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fout_fu_162 <= 5'd0;
    end else if (((icmp_ln112_reg_2332 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        fout_fu_162 <= add_ln114_fu_716_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln112_fu_569_p2 == 1'd0))) begin
            indvar_flatten155_fu_170 <= select_ln113_15_fu_637_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten155_fu_170 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln112_fu_569_p2 == 1'd0))) begin
            indvar_flatten283_fu_178 <= add_ln112_1_fu_575_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten283_fu_178 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        n1_fu_166 <= 5'd0;
    end else if (((icmp_ln112_reg_2332 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        n1_fu_166 <= select_ln113_1_fu_802_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nh_fu_174 <= 3'd0;
    end else if (((icmp_ln112_reg_2332 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        nh_fu_174 <= select_ln112_1_fu_658_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln112_reg_2332_pp0_iter1_reg == 1'd0))) begin
        reg_521 <= all_attention_coefficients_V_q0;
    end else if ((((icmp_ln112_reg_2332 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln112_reg_2332 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln112_reg_2332_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln112_reg_2332_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln112_reg_2332_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln112_reg_2332_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln112_reg_2332_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln112_reg_2332_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln112_reg_2332_pp0_iter1_reg == 1'd0)))) begin
        reg_521 <= all_attention_coefficients_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln112_fu_569_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln112_reg_2336 <= add_ln112_fu_587_p2;
        and_ln112_reg_2361 <= and_ln112_fu_611_p2;
        icmp_ln113_reg_2342 <= icmp_ln113_fu_593_p2;
        select_ln113_reg_2379 <= select_ln113_fu_623_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln112_reg_2332 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln1169_13_reg_2535 <= grp_fu_2266_p3;
        nodes_features_proj_V_load_19_reg_2550 <= nodes_features_proj_V_q1;
        nodes_features_proj_V_load_20_reg_2555 <= nodes_features_proj_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln1169_reg_2495 <= grp_fu_2258_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln112_reg_2361_pp0_iter1_reg <= and_ln112_reg_2361;
        icmp_ln112_reg_2332 <= icmp_ln112_fu_569_p2;
        icmp_ln112_reg_2332_pp0_iter1_reg <= icmp_ln112_reg_2332;
        icmp_ln113_reg_2342_pp0_iter1_reg <= icmp_ln113_reg_2342;
        mul_ln1171_46_reg_3143 <= grp_fu_890_p_dout0;
        mul_ln1171_47_reg_3153 <= grp_fu_903_p_dout0;
        nh_3_reg_2322 <= ap_sig_allocacmp_nh_3;
        tmp_65_reg_3148 <= {{add_ln1245_45_fu_2153_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln112_reg_2332 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_263_reg_2752 <= empty_263_fu_1214_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_ln1169_1_reg_2605 <= grp_fu_2274_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln112_reg_2332 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln1169_3_reg_2416 <= mul_ln1169_3_fu_685_p2;
        select_ln112_1_reg_2385 <= select_ln112_1_fu_658_p3;
        zext_ln1171_40_reg_2433[4 : 0] <= zext_ln1171_40_fu_691_p1[4 : 0];
        zext_ln1171_reg_2404[6 : 4] <= zext_ln1171_fu_675_p1[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln1169_3_reg_2416_pp0_iter1_reg <= mul_ln1169_3_reg_2416;
        mul_ln1171_48_reg_3158 <= grp_fu_907_p_dout0;
        mul_ln1171_49_reg_3168 <= grp_fu_911_p_dout0;
        tmp_67_reg_3163 <= {{add_ln1245_47_fu_2198_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln112_reg_2332 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul_ln1169_4_reg_2642 <= grp_fu_2280_p2;
        select_ln113_2_reg_2658 <= select_ln113_2_fu_995_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln112_reg_2332_pp0_iter1_reg == 1'd0))) begin
        mul_ln1171_32_reg_2833 <= grp_fu_834_p_dout0;
        mul_ln1171_reg_2828 <= grp_fu_830_p_dout0;
        out_nodes_features_V_addr_1_reg_2822 <= p_cast3_fu_1394_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln112_reg_2332_pp0_iter1_reg == 1'd0))) begin
        mul_ln1171_33_reg_2873 <= grp_fu_838_p_dout0;
        tmp_s_reg_2868 <= {{add_ln1245_fu_1500_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln112_reg_2332_pp0_iter1_reg == 1'd0))) begin
        mul_ln1171_34_reg_2918 <= grp_fu_842_p_dout0;
        mul_ln1171_35_reg_2928 <= grp_fu_846_p_dout0;
        select_ln113_13_reg_2908 <= select_ln113_13_fu_1653_p3;
        select_ln113_14_reg_2913 <= select_ln113_14_fu_1660_p3;
        tmp_52_reg_2923 <= {{add_ln1245_33_fu_1697_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln112_reg_2332_pp0_iter1_reg == 1'd0))) begin
        mul_ln1171_36_reg_2963 <= grp_fu_850_p_dout0;
        mul_ln1171_37_reg_2973 <= grp_fu_854_p_dout0;
        tmp_55_reg_2968 <= {{add_ln1245_35_fu_1776_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln112_reg_2332_pp0_iter1_reg == 1'd0))) begin
        mul_ln1171_38_reg_3008 <= grp_fu_858_p_dout0;
        mul_ln1171_39_reg_3018 <= grp_fu_862_p_dout0;
        tmp_57_reg_3013 <= {{add_ln1245_37_fu_1867_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln112_reg_2332_pp0_iter1_reg == 1'd0))) begin
        mul_ln1171_40_reg_3048 <= grp_fu_866_p_dout0;
        mul_ln1171_41_reg_3058 <= grp_fu_870_p_dout0;
        tmp_59_reg_3053 <= {{add_ln1245_39_fu_1948_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln112_reg_2332_pp0_iter1_reg == 1'd0))) begin
        mul_ln1171_42_reg_3083 <= grp_fu_874_p_dout0;
        mul_ln1171_43_reg_3093 <= grp_fu_878_p_dout0;
        tmp_61_reg_3088 <= {{add_ln1245_41_fu_2019_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln112_reg_2332_pp0_iter1_reg == 1'd0))) begin
        mul_ln1171_44_reg_3118 <= grp_fu_882_p_dout0;
        mul_ln1171_45_reg_3128 <= grp_fu_886_p_dout0;
        tmp_63_reg_3123 <= {{add_ln1245_43_fu_2090_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        n1_2_reg_2465 <= n1_fu_166;
        out_nodes_features_V_addr_1_reg_2822_pp0_iter2_reg <= out_nodes_features_V_addr_1_reg_2822;
        trunc_ln717_s_reg_3173 <= {{add_ln1245_49_fu_2243_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln112_reg_2332 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        nodes_features_proj_V_load_16_reg_2490 <= nodes_features_proj_V_q0;
        nodes_features_proj_V_load_reg_2485 <= nodes_features_proj_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln112_reg_2332 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        nodes_features_proj_V_load_17_reg_2520 <= nodes_features_proj_V_q1;
        nodes_features_proj_V_load_18_reg_2525 <= nodes_features_proj_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln112_reg_2332 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        nodes_features_proj_V_load_21_reg_2575 <= nodes_features_proj_V_q1;
        nodes_features_proj_V_load_22_reg_2580 <= nodes_features_proj_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln112_reg_2332 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        nodes_features_proj_V_load_23_reg_2595 <= nodes_features_proj_V_q1;
        nodes_features_proj_V_load_24_reg_2600 <= nodes_features_proj_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln112_reg_2332 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        nodes_features_proj_V_load_25_reg_2632 <= nodes_features_proj_V_q1;
        nodes_features_proj_V_load_26_reg_2637 <= nodes_features_proj_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln112_reg_2332 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        nodes_features_proj_V_load_27_reg_2687 <= nodes_features_proj_V_q1;
        nodes_features_proj_V_load_28_reg_2692 <= nodes_features_proj_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln112_reg_2332 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        nodes_features_proj_V_load_29_reg_2717 <= nodes_features_proj_V_q1;
        nodes_features_proj_V_load_30_reg_2722 <= nodes_features_proj_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln112_reg_2332 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_load_31_reg_2767 <= nodes_features_proj_V_q1;
        nodes_features_proj_V_load_32_reg_2772 <= nodes_features_proj_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln112_reg_2332_pp0_iter1_reg == 1'd0))) begin
        nodes_features_proj_V_load_33_reg_2797 <= nodes_features_proj_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln112_reg_2332 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln112_reg_2332 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln112_reg_2332_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln112_reg_2332_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln112_reg_2332_pp0_iter1_reg == 1'd0)))) begin
        reg_526 <= all_attention_coefficients_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln112_reg_2332_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln112_reg_2332_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln112_reg_2332_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln112_reg_2332_pp0_iter1_reg == 1'd0)))) begin
        reg_530 <= all_attention_coefficients_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln112_reg_2332 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        select_ln113_1_reg_2505 <= select_ln113_1_fu_802_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        all_attention_coefficients_V_address0 = zext_ln1169_64_fu_1913_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        all_attention_coefficients_V_address0 = zext_ln1169_63_fu_1832_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        all_attention_coefficients_V_address0 = zext_ln1169_61_fu_1742_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        all_attention_coefficients_V_address0 = zext_ln1169_59_fu_1648_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        all_attention_coefficients_V_address0 = zext_ln1169_57_fu_1487_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        all_attention_coefficients_V_address0 = zext_ln1169_55_fu_1389_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        all_attention_coefficients_V_address0 = zext_ln1169_53_fu_1304_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        all_attention_coefficients_V_address0 = zext_ln1169_51_fu_1199_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        all_attention_coefficients_V_address0 = zext_ln1169_49_fu_1066_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        all_attention_coefficients_V_address0 = zext_ln1169_47_fu_1012_p1;
    end else begin
        all_attention_coefficients_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        all_attention_coefficients_V_address1 = zext_ln1169_62_fu_1822_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        all_attention_coefficients_V_address1 = zext_ln1169_60_fu_1738_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        all_attention_coefficients_V_address1 = zext_ln1169_58_fu_1636_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        all_attention_coefficients_V_address1 = zext_ln1169_56_fu_1475_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        all_attention_coefficients_V_address1 = zext_ln1169_54_fu_1377_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        all_attention_coefficients_V_address1 = zext_ln1169_52_fu_1292_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        all_attention_coefficients_V_address1 = zext_ln1169_50_fu_1187_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        all_attention_coefficients_V_address1 = zext_ln1169_48_fu_1056_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        all_attention_coefficients_V_address1 = zext_ln1169_46_fu_1001_p1;
    end else begin
        all_attention_coefficients_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        all_attention_coefficients_V_ce0 = 1'b1;
    end else begin
        all_attention_coefficients_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        all_attention_coefficients_V_ce1 = 1'b1;
    end else begin
        all_attention_coefficients_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln112_reg_2332 == 1'd1) & (1'b0 == ap_block_pp0_stage9_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_condition_exit_pp0_iter0_stage9 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln112_reg_2332_pp0_iter1_reg == 1'd1))) begin
        ap_condition_exit_pp0_iter1_stage4 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln112_reg_2332_pp0_iter1_reg == 1'd1))) begin
        ap_condition_exit_pp0_iter1_stage9 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_fout_load = 5'd0;
    end else begin
        ap_sig_allocacmp_fout_load = fout_fu_162;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten155_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten155_load = indvar_flatten155_fu_170;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten283_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten283_load = indvar_flatten283_fu_178;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_nh_3 = 3'd0;
    end else begin
        ap_sig_allocacmp_nh_3 = nh_fu_174;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_address0 = zext_ln1171_59_fu_1209_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        nodes_features_proj_V_address0 = zext_ln1171_58_fu_1086_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        nodes_features_proj_V_address0 = zext_ln1171_56_fu_1032_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        nodes_features_proj_V_address0 = zext_ln1171_54_fu_971_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        nodes_features_proj_V_address0 = zext_ln1171_52_fu_937_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        nodes_features_proj_V_address0 = zext_ln1171_50_fu_903_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        nodes_features_proj_V_address0 = zext_ln1171_48_fu_866_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        nodes_features_proj_V_address0 = zext_ln1171_46_fu_824_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        nodes_features_proj_V_address0 = zext_ln1171_44_fu_767_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        nodes_features_proj_V_address0 = zext_ln1171_42_fu_711_p1;
    end else begin
        nodes_features_proj_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            nodes_features_proj_V_address1 = zext_ln1171_57_fu_1076_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            nodes_features_proj_V_address1 = zext_ln1171_55_fu_1022_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            nodes_features_proj_V_address1 = zext_ln1171_53_fu_961_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            nodes_features_proj_V_address1 = zext_ln1171_51_fu_927_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            nodes_features_proj_V_address1 = zext_ln1171_49_fu_893_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            nodes_features_proj_V_address1 = zext_ln1171_47_fu_856_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            nodes_features_proj_V_address1 = zext_ln1171_45_fu_814_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            nodes_features_proj_V_address1 = zext_ln1171_43_fu_757_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            nodes_features_proj_V_address1 = zext_ln1171_41_fu_700_p1;
        end else begin
            nodes_features_proj_V_address1 = 'bx;
        end
    end else begin
        nodes_features_proj_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        nodes_features_proj_V_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        nodes_features_proj_V_ce1 = 1'b1;
    end else begin
        nodes_features_proj_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_nodes_features_V_ce0 = 1'b1;
    end else begin
        out_nodes_features_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_nodes_features_V_ce1 = 1'b1;
    end else begin
        out_nodes_features_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_nodes_features_V_we1 = 1'b1;
    end else begin
        out_nodes_features_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln112_1_fu_575_p2 = (ap_sig_allocacmp_indvar_flatten283_load + 11'd1);

assign add_ln112_fu_587_p2 = (ap_sig_allocacmp_nh_3 + 3'd1);

assign add_ln113_1_fu_1817_p2 = (select_ln113_2_reg_2658 + 16'd16);

assign add_ln113_2_fu_1827_p2 = (select_ln113_2_reg_2658 + 16'd17);

assign add_ln113_3_fu_1908_p2 = (select_ln113_2_reg_2658 + 16'd18);

assign add_ln113_4_fu_631_p2 = (ap_sig_allocacmp_indvar_flatten155_load + 10'd1);

assign add_ln113_fu_792_p2 = (select_ln112_fu_772_p3 + 5'd1);

assign add_ln114_fu_716_p2 = (select_ln113_reg_2379 + 5'd1);

assign add_ln1169_10_fu_1538_p2 = (mul_ln1169_1_reg_2605 + 16'd13);

assign add_ln1169_11_fu_1543_p2 = (mul_ln1169_1_reg_2605 + 16'd14);

assign add_ln1169_12_fu_1548_p2 = (mul_ln1169_1_reg_2605 + 16'd15);

assign add_ln1169_14_fu_1137_p2 = (mul_ln1169_4_reg_2642 + 16'd4);

assign add_ln1169_15_fu_1142_p2 = (mul_ln1169_4_reg_2642 + 16'd5);

assign add_ln1169_16_fu_1271_p2 = (mul_ln1169_4_reg_2642 + 16'd6);

assign add_ln1169_17_fu_1276_p2 = (mul_ln1169_4_reg_2642 + 16'd7);

assign add_ln1169_18_fu_1352_p2 = (mul_ln1169_4_reg_2642 + 16'd8);

assign add_ln1169_19_fu_1357_p2 = (mul_ln1169_4_reg_2642 + 16'd9);

assign add_ln1169_1_fu_1091_p2 = (mul_ln1169_1_reg_2605 + 16'd4);

assign add_ln1169_20_fu_1450_p2 = (mul_ln1169_4_reg_2642 + 16'd10);

assign add_ln1169_21_fu_1455_p2 = (mul_ln1169_4_reg_2642 + 16'd11);

assign add_ln1169_22_fu_1601_p2 = (mul_ln1169_4_reg_2642 + 16'd12);

assign add_ln1169_23_fu_1606_p2 = (mul_ln1169_4_reg_2642 + 16'd13);

assign add_ln1169_24_fu_1611_p2 = (mul_ln1169_4_reg_2642 + 16'd14);

assign add_ln1169_25_fu_1616_p2 = (mul_ln1169_4_reg_2642 + 16'd15);

assign add_ln1169_2_fu_1096_p2 = (mul_ln1169_1_reg_2605 + 16'd5);

assign add_ln1169_3_fu_1237_p2 = (mul_ln1169_1_reg_2605 + 16'd6);

assign add_ln1169_4_fu_1242_p2 = (mul_ln1169_1_reg_2605 + 16'd7);

assign add_ln1169_5_fu_1318_p2 = (mul_ln1169_1_reg_2605 + 16'd8);

assign add_ln1169_6_fu_1323_p2 = (mul_ln1169_1_reg_2605 + 16'd9);

assign add_ln1169_7_fu_1416_p2 = (mul_ln1169_1_reg_2605 + 16'd10);

assign add_ln1169_8_fu_1421_p2 = (mul_ln1169_1_reg_2605 + 16'd11);

assign add_ln1169_9_fu_1533_p2 = (mul_ln1169_1_reg_2605 + 16'd12);

assign add_ln1171_10_fu_1046_p2 = (zext_ln1171_reg_2404 + 13'd1088);

assign add_ln1171_11_fu_694_p2 = (zext_ln1171_fu_675_p1 + zext_ln1171_40_fu_691_p1);

assign add_ln1171_12_fu_705_p2 = (add_ln1171_fu_679_p2 + zext_ln1171_40_fu_691_p1);

assign add_ln1171_13_fu_752_p2 = (or_ln_fu_738_p4 + zext_ln1171_40_reg_2433);

assign add_ln1171_14_fu_762_p2 = (add_ln1171_3_fu_747_p2 + zext_ln1171_40_reg_2433);

assign add_ln1171_15_fu_809_p2 = (or_ln1171_1_fu_778_p4 + zext_ln1171_40_reg_2433);

assign add_ln1171_16_fu_819_p2 = (add_ln1171_4_fu_787_p2 + zext_ln1171_40_reg_2433);

assign add_ln1171_17_fu_851_p2 = (or_ln1171_2_fu_837_p4 + zext_ln1171_40_reg_2433);

assign add_ln1171_18_fu_861_p2 = (add_ln1171_5_fu_846_p2 + zext_ln1171_40_reg_2433);

assign add_ln1171_19_fu_888_p2 = (or_ln1171_3_fu_871_p4 + zext_ln1171_40_reg_2433);

assign add_ln1171_20_fu_898_p2 = (add_ln1171_6_fu_880_p2 + zext_ln1171_40_reg_2433);

assign add_ln1171_21_fu_922_p2 = (or_ln1171_4_fu_908_p4 + zext_ln1171_40_reg_2433);

assign add_ln1171_22_fu_932_p2 = (add_ln1171_7_fu_917_p2 + zext_ln1171_40_reg_2433);

assign add_ln1171_23_fu_956_p2 = (or_ln1171_5_fu_942_p4 + zext_ln1171_40_reg_2433);

assign add_ln1171_24_fu_966_p2 = (add_ln1171_8_fu_951_p2 + zext_ln1171_40_reg_2433);

assign add_ln1171_25_fu_1017_p2 = (or_ln1171_6_fu_976_p4 + zext_ln1171_40_reg_2433);

assign add_ln1171_26_fu_1027_p2 = (add_ln1171_9_fu_985_p2 + zext_ln1171_40_reg_2433);

assign add_ln1171_27_fu_1071_p2 = (or_ln1171_7_fu_1037_p4 + zext_ln1171_40_reg_2433);

assign add_ln1171_28_fu_1081_p2 = (add_ln1171_10_fu_1046_p2 + zext_ln1171_40_reg_2433);

assign add_ln1171_29_fu_1204_p2 = (or_ln1171_8_fu_1104_p4 + zext_ln1171_40_reg_2433);

assign add_ln1171_3_fu_747_p2 = (zext_ln1171_reg_2404 + 13'd192);

assign add_ln1171_4_fu_787_p2 = (zext_ln1171_reg_2404 + 13'd320);

assign add_ln1171_5_fu_846_p2 = (zext_ln1171_reg_2404 + 13'd448);

assign add_ln1171_6_fu_880_p2 = (zext_ln1171_reg_2404 + 13'd576);

assign add_ln1171_7_fu_917_p2 = (zext_ln1171_reg_2404 + 13'd704);

assign add_ln1171_8_fu_951_p2 = (zext_ln1171_reg_2404 + 13'd832);

assign add_ln1171_9_fu_985_p2 = (zext_ln1171_reg_2404 + 13'd960);

assign add_ln1171_fu_679_p2 = (zext_ln1171_fu_675_p1 + 13'd64);

assign add_ln1245_32_fu_1674_p2 = (shl_ln737_30_fu_1667_p3 + mul_ln1171_32_reg_2833);

assign add_ln1245_33_fu_1697_p2 = (shl_ln737_31_fu_1689_p3 + mul_ln1171_33_reg_2873);

assign add_ln1245_34_fu_1753_p2 = (shl_ln737_32_fu_1746_p3 + mul_ln1171_34_reg_2918);

assign add_ln1245_35_fu_1776_p2 = (shl_ln737_33_fu_1768_p3 + mul_ln1171_35_reg_2928);

assign add_ln1245_36_fu_1844_p2 = (shl_ln737_34_fu_1837_p3 + mul_ln1171_36_reg_2963);

assign add_ln1245_37_fu_1867_p2 = (shl_ln737_35_fu_1859_p3 + mul_ln1171_37_reg_2973);

assign add_ln1245_38_fu_1925_p2 = (shl_ln737_36_fu_1918_p3 + mul_ln1171_38_reg_3008);

assign add_ln1245_39_fu_1948_p2 = (shl_ln737_37_fu_1940_p3 + mul_ln1171_39_reg_3018);

assign add_ln1245_40_fu_1996_p2 = (shl_ln737_38_fu_1989_p3 + mul_ln1171_40_reg_3048);

assign add_ln1245_41_fu_2019_p2 = (shl_ln737_39_fu_2011_p3 + mul_ln1171_41_reg_3058);

assign add_ln1245_42_fu_2067_p2 = (shl_ln737_40_fu_2060_p3 + mul_ln1171_42_reg_3083);

assign add_ln1245_43_fu_2090_p2 = (shl_ln737_41_fu_2082_p3 + mul_ln1171_43_reg_3093);

assign add_ln1245_44_fu_2130_p2 = (shl_ln737_42_fu_2123_p3 + mul_ln1171_44_reg_3118);

assign add_ln1245_45_fu_2153_p2 = (shl_ln737_43_fu_2145_p3 + mul_ln1171_45_reg_3128);

assign add_ln1245_46_fu_2175_p2 = (shl_ln737_44_fu_2168_p3 + mul_ln1171_46_reg_3143);

assign add_ln1245_47_fu_2198_p2 = (shl_ln737_45_fu_2190_p3 + mul_ln1171_47_reg_3153);

assign add_ln1245_48_fu_2220_p2 = (shl_ln737_46_fu_2213_p3 + mul_ln1171_48_reg_3158);

assign add_ln1245_49_fu_2243_p2 = (shl_ln737_47_fu_2235_p3 + mul_ln1171_49_reg_3168);

assign add_ln1245_fu_1500_p2 = (shl_ln737_s_fu_1492_p3 + mul_ln1171_reg_2828);

assign and_ln112_fu_611_p2 = (xor_ln112_fu_599_p2 & icmp_ln114_fu_605_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage9;

assign empty_262_fu_1158_p2 = (tmp_93_cast_fu_1154_p1 + select_ln112_1_cast1_fu_1101_p1);

assign empty_263_fu_1214_p2 = (tmp_95_cast_fu_1164_p3 + zext_ln1171_40_reg_2433);

assign grp_fu_2258_p0 = grp_fu_2258_p00;

assign grp_fu_2258_p00 = ap_sig_allocacmp_nh_3;

assign grp_fu_2258_p1 = 10'd100;

assign grp_fu_2258_p2 = grp_fu_2258_p20;

assign grp_fu_2258_p20 = n1_fu_166;

assign grp_fu_2266_p0 = grp_fu_2266_p00;

assign grp_fu_2266_p00 = select_ln112_1_fu_658_p3;

assign grp_fu_2266_p1 = 10'd100;

assign grp_fu_2266_p2 = grp_fu_2266_p20;

assign grp_fu_2266_p20 = add_ln113_fu_792_p2;

assign grp_fu_2274_p0 = grp_fu_2274_p00;

assign grp_fu_2274_p00 = add_ln1169_reg_2495;

assign grp_fu_2274_p1 = 16'd100;

assign grp_fu_2280_p0 = grp_fu_2280_p00;

assign grp_fu_2280_p00 = add_ln1169_13_reg_2535;

assign grp_fu_2280_p1 = 16'd100;

assign grp_fu_830_p_ce = 1'b1;

assign grp_fu_830_p_din0 = sext_ln1171_fu_1219_p1;

assign grp_fu_830_p_din1 = sext_ln113_fu_1172_p1;

assign grp_fu_834_p_ce = 1'b1;

assign grp_fu_834_p_din0 = sext_ln1171_32_fu_1228_p1;

assign grp_fu_834_p_din1 = sext_ln113_1_fu_1176_p1;

assign grp_fu_838_p_ce = 1'b1;

assign grp_fu_838_p_din0 = sext_ln1171_33_fu_1309_p1;

assign grp_fu_838_p_din1 = sext_ln113_2_fu_1281_p1;

assign grp_fu_842_p_ce = 1'b1;

assign grp_fu_842_p_din0 = sext_ln1171_34_fu_1398_p1;

assign grp_fu_842_p_din1 = sext_ln113_3_fu_1362_p1;

assign grp_fu_846_p_ce = 1'b1;

assign grp_fu_846_p_din0 = sext_ln1171_35_fu_1407_p1;

assign grp_fu_846_p_din1 = sext_ln113_4_fu_1366_p1;

assign grp_fu_850_p_ce = 1'b1;

assign grp_fu_850_p_din0 = sext_ln1171_36_fu_1515_p1;

assign grp_fu_850_p_din1 = sext_ln113_5_fu_1460_p1;

assign grp_fu_854_p_ce = 1'b1;

assign grp_fu_854_p_din0 = sext_ln1171_37_fu_1524_p1;

assign grp_fu_854_p_din1 = sext_ln113_6_fu_1464_p1;

assign grp_fu_858_p_ce = 1'b1;

assign grp_fu_858_p_din0 = sext_ln1171_38_fu_1712_p1;

assign grp_fu_858_p_din1 = sext_ln113_7_fu_1621_p1;

assign grp_fu_862_p_ce = 1'b1;

assign grp_fu_862_p_din0 = sext_ln1171_39_fu_1721_p1;

assign grp_fu_862_p_din1 = sext_ln113_8_fu_1625_p1;

assign grp_fu_866_p_ce = 1'b1;

assign grp_fu_866_p_din0 = sext_ln1171_40_fu_1791_p1;

assign grp_fu_866_p_din1 = sext_ln113_9_fu_1730_p1;

assign grp_fu_870_p_ce = 1'b1;

assign grp_fu_870_p_din0 = sext_ln1171_41_fu_1800_p1;

assign grp_fu_870_p_din1 = sext_ln113_10_fu_1734_p1;

assign grp_fu_874_p_ce = 1'b1;

assign grp_fu_874_p_din0 = sext_ln1171_42_fu_1882_p1;

assign grp_fu_874_p_din1 = sext_ln113_11_fu_1809_p1;

assign grp_fu_878_p_ce = 1'b1;

assign grp_fu_878_p_din0 = sext_ln1171_43_fu_1891_p1;

assign grp_fu_878_p_din1 = sext_ln113_12_fu_1813_p1;

assign grp_fu_882_p_ce = 1'b1;

assign grp_fu_882_p_din0 = sext_ln1171_44_fu_1963_p1;

assign grp_fu_882_p_din1 = sext_ln113_13_fu_1900_p1;

assign grp_fu_886_p_ce = 1'b1;

assign grp_fu_886_p_din0 = sext_ln1171_45_fu_1972_p1;

assign grp_fu_886_p_din1 = sext_ln113_14_fu_1904_p1;

assign grp_fu_890_p_ce = 1'b1;

assign grp_fu_890_p_din0 = sext_ln1171_46_fu_2034_p1;

assign grp_fu_890_p_din1 = sext_ln113_15_fu_1981_p1;

assign grp_fu_903_p_ce = 1'b1;

assign grp_fu_903_p_din0 = sext_ln1171_47_fu_2043_p1;

assign grp_fu_903_p_din1 = sext_ln113_16_fu_1985_p1;

assign grp_fu_907_p_ce = 1'b1;

assign grp_fu_907_p_din0 = sext_ln1171_48_fu_2105_p1;

assign grp_fu_907_p_din1 = sext_ln113_17_fu_2052_p1;

assign grp_fu_911_p_ce = 1'b1;

assign grp_fu_911_p_din0 = sext_ln1171_49_fu_2114_p1;

assign grp_fu_911_p_din1 = sext_ln113_18_fu_2056_p1;

assign icmp_ln112_fu_569_p2 = ((ap_sig_allocacmp_indvar_flatten283_load == 11'd1216) ? 1'b1 : 1'b0);

assign icmp_ln113_fu_593_p2 = ((ap_sig_allocacmp_indvar_flatten155_load == 10'd304) ? 1'b1 : 1'b0);

assign icmp_ln114_fu_605_p2 = ((ap_sig_allocacmp_fout_load == 5'd16) ? 1'b1 : 1'b0);

assign mul_ln1169_3_fu_685_p0 = mul_ln1169_3_fu_685_p00;

assign mul_ln1169_3_fu_685_p00 = add_ln112_reg_2336;

assign mul_ln1169_3_fu_685_p1 = 16'd10000;

assign or_ln113_1_fu_1006_p2 = (select_ln113_2_fu_995_p3 | 16'd1);

assign or_ln113_2_fu_1051_p2 = (select_ln113_2_reg_2658 | 16'd2);

assign or_ln113_3_fu_1061_p2 = (select_ln113_2_reg_2658 | 16'd3);

assign or_ln113_fu_617_p2 = (icmp_ln113_fu_593_p2 | and_ln112_fu_611_p2);

assign or_ln1169_30_fu_1113_p2 = (mul_ln1169_3_reg_2416 | 16'd4);

assign or_ln1169_31_fu_1118_p2 = (mul_ln1169_3_reg_2416 | 16'd5);

assign or_ln1169_32_fu_1247_p2 = (mul_ln1169_3_reg_2416 | 16'd6);

assign or_ln1169_33_fu_1252_p2 = (mul_ln1169_3_reg_2416 | 16'd7);

assign or_ln1169_34_fu_1328_p2 = (mul_ln1169_3_reg_2416_pp0_iter1_reg | 16'd8);

assign or_ln1169_35_fu_1333_p2 = (mul_ln1169_3_reg_2416_pp0_iter1_reg | 16'd9);

assign or_ln1169_36_fu_1426_p2 = (mul_ln1169_3_reg_2416_pp0_iter1_reg | 16'd10);

assign or_ln1169_37_fu_1431_p2 = (mul_ln1169_3_reg_2416_pp0_iter1_reg | 16'd11);

assign or_ln1169_38_fu_1553_p2 = (mul_ln1169_3_reg_2416_pp0_iter1_reg | 16'd12);

assign or_ln1169_39_fu_1558_p2 = (mul_ln1169_3_reg_2416_pp0_iter1_reg | 16'd13);

assign or_ln1169_40_fu_1563_p2 = (mul_ln1169_3_reg_2416_pp0_iter1_reg | 16'd14);

assign or_ln1169_41_fu_1568_p2 = (mul_ln1169_3_reg_2416_pp0_iter1_reg | 16'd15);

assign or_ln1171_1_fu_778_p4 = {{{{6'd2}, {select_ln112_1_reg_2385}}}, {4'd0}};

assign or_ln1171_2_fu_837_p4 = {{{{6'd3}, {select_ln112_1_reg_2385}}}, {4'd0}};

assign or_ln1171_3_fu_871_p4 = {{{{6'd4}, {select_ln112_1_reg_2385}}}, {4'd0}};

assign or_ln1171_4_fu_908_p4 = {{{{6'd5}, {select_ln112_1_reg_2385}}}, {4'd0}};

assign or_ln1171_5_fu_942_p4 = {{{{6'd6}, {select_ln112_1_reg_2385}}}, {4'd0}};

assign or_ln1171_6_fu_976_p4 = {{{{6'd7}, {select_ln112_1_reg_2385}}}, {4'd0}};

assign or_ln1171_7_fu_1037_p4 = {{{{6'd8}, {select_ln112_1_reg_2385}}}, {4'd0}};

assign or_ln1171_8_fu_1104_p4 = {{{{6'd9}, {select_ln112_1_reg_2385}}}, {4'd0}};

assign or_ln_fu_738_p4 = {{{{6'd1}, {select_ln112_1_reg_2385}}}, {4'd0}};

assign out_nodes_features_V_address0 = p_cast3_fu_1394_p1;

assign out_nodes_features_V_address1 = out_nodes_features_V_addr_1_reg_2822_pp0_iter2_reg;

assign out_nodes_features_V_d1 = trunc_ln717_s_reg_3173;

assign p_cast3_fu_1394_p1 = empty_263_reg_2752;

assign select_ln112_10_fu_1443_p3 = ((icmp_ln113_reg_2342_pp0_iter1_reg[0:0] == 1'b1) ? or_ln1169_37_fu_1431_p2 : add_ln1169_8_fu_1421_p2);

assign select_ln112_11_fu_1573_p3 = ((icmp_ln113_reg_2342_pp0_iter1_reg[0:0] == 1'b1) ? or_ln1169_38_fu_1553_p2 : add_ln1169_9_fu_1533_p2);

assign select_ln112_12_fu_1580_p3 = ((icmp_ln113_reg_2342_pp0_iter1_reg[0:0] == 1'b1) ? or_ln1169_39_fu_1558_p2 : add_ln1169_10_fu_1538_p2);

assign select_ln112_13_fu_1587_p3 = ((icmp_ln113_reg_2342_pp0_iter1_reg[0:0] == 1'b1) ? or_ln1169_40_fu_1563_p2 : add_ln1169_11_fu_1543_p2);

assign select_ln112_14_fu_1594_p3 = ((icmp_ln113_reg_2342_pp0_iter1_reg[0:0] == 1'b1) ? or_ln1169_41_fu_1568_p2 : add_ln1169_12_fu_1548_p2);

assign select_ln112_1_cast1_fu_1101_p1 = select_ln112_1_reg_2385;

assign select_ln112_1_fu_658_p3 = ((icmp_ln113_reg_2342[0:0] == 1'b1) ? add_ln112_reg_2336 : nh_3_reg_2322);

assign select_ln112_2_fu_990_p3 = ((icmp_ln113_reg_2342[0:0] == 1'b1) ? mul_ln1169_3_reg_2416 : mul_ln1169_1_reg_2605);

assign select_ln112_3_fu_1123_p3 = ((icmp_ln113_reg_2342[0:0] == 1'b1) ? or_ln1169_30_fu_1113_p2 : add_ln1169_1_fu_1091_p2);

assign select_ln112_4_fu_1130_p3 = ((icmp_ln113_reg_2342[0:0] == 1'b1) ? or_ln1169_31_fu_1118_p2 : add_ln1169_2_fu_1096_p2);

assign select_ln112_5_fu_1257_p3 = ((icmp_ln113_reg_2342_pp0_iter1_reg[0:0] == 1'b1) ? or_ln1169_32_fu_1247_p2 : add_ln1169_3_fu_1237_p2);

assign select_ln112_6_fu_1264_p3 = ((icmp_ln113_reg_2342_pp0_iter1_reg[0:0] == 1'b1) ? or_ln1169_33_fu_1252_p2 : add_ln1169_4_fu_1242_p2);

assign select_ln112_7_fu_1338_p3 = ((icmp_ln113_reg_2342_pp0_iter1_reg[0:0] == 1'b1) ? or_ln1169_34_fu_1328_p2 : add_ln1169_5_fu_1318_p2);

assign select_ln112_8_fu_1345_p3 = ((icmp_ln113_reg_2342_pp0_iter1_reg[0:0] == 1'b1) ? or_ln1169_35_fu_1333_p2 : add_ln1169_6_fu_1323_p2);

assign select_ln112_9_fu_1436_p3 = ((icmp_ln113_reg_2342_pp0_iter1_reg[0:0] == 1'b1) ? or_ln1169_36_fu_1426_p2 : add_ln1169_7_fu_1416_p2);

assign select_ln112_fu_772_p3 = ((icmp_ln113_reg_2342[0:0] == 1'b1) ? 5'd0 : n1_2_reg_2465);

assign select_ln113_10_fu_1480_p3 = ((and_ln112_reg_2361_pp0_iter1_reg[0:0] == 1'b1) ? add_ln1169_21_fu_1455_p2 : select_ln112_10_fu_1443_p3);

assign select_ln113_11_fu_1629_p3 = ((and_ln112_reg_2361_pp0_iter1_reg[0:0] == 1'b1) ? add_ln1169_22_fu_1601_p2 : select_ln112_11_fu_1573_p3);

assign select_ln113_12_fu_1641_p3 = ((and_ln112_reg_2361_pp0_iter1_reg[0:0] == 1'b1) ? add_ln1169_23_fu_1606_p2 : select_ln112_12_fu_1580_p3);

assign select_ln113_13_fu_1653_p3 = ((and_ln112_reg_2361_pp0_iter1_reg[0:0] == 1'b1) ? add_ln1169_24_fu_1611_p2 : select_ln112_13_fu_1587_p3);

assign select_ln113_14_fu_1660_p3 = ((and_ln112_reg_2361_pp0_iter1_reg[0:0] == 1'b1) ? add_ln1169_25_fu_1616_p2 : select_ln112_14_fu_1594_p3);

assign select_ln113_15_fu_637_p3 = ((icmp_ln113_fu_593_p2[0:0] == 1'b1) ? 10'd1 : add_ln113_4_fu_631_p2);

assign select_ln113_1_fu_802_p3 = ((and_ln112_reg_2361[0:0] == 1'b1) ? add_ln113_fu_792_p2 : select_ln112_fu_772_p3);

assign select_ln113_2_fu_995_p1 = grp_fu_2280_p2;

assign select_ln113_2_fu_995_p3 = ((and_ln112_reg_2361[0:0] == 1'b1) ? select_ln113_2_fu_995_p1 : select_ln112_2_fu_990_p3);

assign select_ln113_3_fu_1180_p3 = ((and_ln112_reg_2361[0:0] == 1'b1) ? add_ln1169_14_fu_1137_p2 : select_ln112_3_fu_1123_p3);

assign select_ln113_4_fu_1192_p3 = ((and_ln112_reg_2361[0:0] == 1'b1) ? add_ln1169_15_fu_1142_p2 : select_ln112_4_fu_1130_p3);

assign select_ln113_5_fu_1285_p3 = ((and_ln112_reg_2361_pp0_iter1_reg[0:0] == 1'b1) ? add_ln1169_16_fu_1271_p2 : select_ln112_5_fu_1257_p3);

assign select_ln113_6_fu_1297_p3 = ((and_ln112_reg_2361_pp0_iter1_reg[0:0] == 1'b1) ? add_ln1169_17_fu_1276_p2 : select_ln112_6_fu_1264_p3);

assign select_ln113_7_fu_1370_p3 = ((and_ln112_reg_2361_pp0_iter1_reg[0:0] == 1'b1) ? add_ln1169_18_fu_1352_p2 : select_ln112_7_fu_1338_p3);

assign select_ln113_8_fu_1382_p3 = ((and_ln112_reg_2361_pp0_iter1_reg[0:0] == 1'b1) ? add_ln1169_19_fu_1357_p2 : select_ln112_8_fu_1345_p3);

assign select_ln113_9_fu_1468_p3 = ((and_ln112_reg_2361_pp0_iter1_reg[0:0] == 1'b1) ? add_ln1169_20_fu_1450_p2 : select_ln112_9_fu_1436_p3);

assign select_ln113_fu_623_p3 = ((or_ln113_fu_617_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_fout_load);

assign sext_ln113_10_fu_1734_p1 = $signed(reg_521);

assign sext_ln113_11_fu_1809_p1 = $signed(reg_526);

assign sext_ln113_12_fu_1813_p1 = $signed(reg_521);

assign sext_ln113_13_fu_1900_p1 = $signed(reg_530);

assign sext_ln113_14_fu_1904_p1 = $signed(reg_521);

assign sext_ln113_15_fu_1981_p1 = $signed(reg_526);

assign sext_ln113_16_fu_1985_p1 = $signed(reg_521);

assign sext_ln113_17_fu_2052_p1 = $signed(reg_530);

assign sext_ln113_18_fu_2056_p1 = $signed(reg_521);

assign sext_ln113_1_fu_1176_p1 = $signed(reg_526);

assign sext_ln113_2_fu_1281_p1 = $signed(reg_521);

assign sext_ln113_3_fu_1362_p1 = $signed(reg_526);

assign sext_ln113_4_fu_1366_p1 = $signed(reg_521);

assign sext_ln113_5_fu_1460_p1 = $signed(reg_530);

assign sext_ln113_6_fu_1464_p1 = $signed(reg_521);

assign sext_ln113_7_fu_1621_p1 = $signed(reg_526);

assign sext_ln113_8_fu_1625_p1 = $signed(reg_521);

assign sext_ln113_9_fu_1730_p1 = $signed(reg_530);

assign sext_ln113_fu_1172_p1 = $signed(reg_521);

assign sext_ln1171_32_fu_1228_p1 = $signed(nodes_features_proj_V_load_16_reg_2490);

assign sext_ln1171_33_fu_1309_p1 = $signed(nodes_features_proj_V_load_17_reg_2520);

assign sext_ln1171_34_fu_1398_p1 = $signed(nodes_features_proj_V_load_18_reg_2525);

assign sext_ln1171_35_fu_1407_p1 = $signed(nodes_features_proj_V_load_19_reg_2550);

assign sext_ln1171_36_fu_1515_p1 = $signed(nodes_features_proj_V_load_20_reg_2555);

assign sext_ln1171_37_fu_1524_p1 = $signed(nodes_features_proj_V_load_21_reg_2575);

assign sext_ln1171_38_fu_1712_p1 = $signed(nodes_features_proj_V_load_22_reg_2580);

assign sext_ln1171_39_fu_1721_p1 = $signed(nodes_features_proj_V_load_23_reg_2595);

assign sext_ln1171_40_fu_1791_p1 = $signed(nodes_features_proj_V_load_24_reg_2600);

assign sext_ln1171_41_fu_1800_p1 = $signed(nodes_features_proj_V_load_25_reg_2632);

assign sext_ln1171_42_fu_1882_p1 = $signed(nodes_features_proj_V_load_26_reg_2637);

assign sext_ln1171_43_fu_1891_p1 = $signed(nodes_features_proj_V_load_27_reg_2687);

assign sext_ln1171_44_fu_1963_p1 = $signed(nodes_features_proj_V_load_28_reg_2692);

assign sext_ln1171_45_fu_1972_p1 = $signed(nodes_features_proj_V_load_29_reg_2717);

assign sext_ln1171_46_fu_2034_p1 = $signed(nodes_features_proj_V_load_30_reg_2722);

assign sext_ln1171_47_fu_2043_p1 = $signed(nodes_features_proj_V_load_31_reg_2767);

assign sext_ln1171_48_fu_2105_p1 = $signed(nodes_features_proj_V_load_32_reg_2772);

assign sext_ln1171_49_fu_2114_p1 = $signed(nodes_features_proj_V_load_33_reg_2797);

assign sext_ln1171_fu_1219_p1 = $signed(nodes_features_proj_V_load_reg_2485);

assign shl_ln737_30_fu_1667_p3 = {{tmp_s_reg_2868}, {18'd0}};

assign shl_ln737_31_fu_1689_p3 = {{tmp_51_fu_1679_p4}, {18'd0}};

assign shl_ln737_32_fu_1746_p3 = {{tmp_52_reg_2923}, {18'd0}};

assign shl_ln737_33_fu_1768_p3 = {{tmp_53_fu_1758_p4}, {18'd0}};

assign shl_ln737_34_fu_1837_p3 = {{tmp_55_reg_2968}, {18'd0}};

assign shl_ln737_35_fu_1859_p3 = {{tmp_56_fu_1849_p4}, {18'd0}};

assign shl_ln737_36_fu_1918_p3 = {{tmp_57_reg_3013}, {18'd0}};

assign shl_ln737_37_fu_1940_p3 = {{tmp_58_fu_1930_p4}, {18'd0}};

assign shl_ln737_38_fu_1989_p3 = {{tmp_59_reg_3053}, {18'd0}};

assign shl_ln737_39_fu_2011_p3 = {{tmp_60_fu_2001_p4}, {18'd0}};

assign shl_ln737_40_fu_2060_p3 = {{tmp_61_reg_3088}, {18'd0}};

assign shl_ln737_41_fu_2082_p3 = {{tmp_62_fu_2072_p4}, {18'd0}};

assign shl_ln737_42_fu_2123_p3 = {{tmp_63_reg_3123}, {18'd0}};

assign shl_ln737_43_fu_2145_p3 = {{tmp_64_fu_2135_p4}, {18'd0}};

assign shl_ln737_44_fu_2168_p3 = {{tmp_65_reg_3148}, {18'd0}};

assign shl_ln737_45_fu_2190_p3 = {{tmp_66_fu_2180_p4}, {18'd0}};

assign shl_ln737_46_fu_2213_p3 = {{tmp_67_reg_3163}, {18'd0}};

assign shl_ln737_47_fu_2235_p3 = {{tmp_68_fu_2225_p4}, {18'd0}};

assign shl_ln737_s_fu_1492_p3 = {{out_nodes_features_V_q0}, {18'd0}};

assign tmp_51_fu_1679_p4 = {{add_ln1245_32_fu_1674_p2[45:18]}};

assign tmp_53_fu_1758_p4 = {{add_ln1245_34_fu_1753_p2[45:18]}};

assign tmp_54_fu_1147_p3 = {{select_ln113_1_reg_2505}, {2'd0}};

assign tmp_56_fu_1849_p4 = {{add_ln1245_36_fu_1844_p2[45:18]}};

assign tmp_58_fu_1930_p4 = {{add_ln1245_38_fu_1925_p2[45:18]}};

assign tmp_60_fu_2001_p4 = {{add_ln1245_40_fu_1996_p2[45:18]}};

assign tmp_62_fu_2072_p4 = {{add_ln1245_42_fu_2067_p2[45:18]}};

assign tmp_64_fu_2135_p4 = {{add_ln1245_44_fu_2130_p2[45:18]}};

assign tmp_66_fu_2180_p4 = {{add_ln1245_46_fu_2175_p2[45:18]}};

assign tmp_68_fu_2225_p4 = {{add_ln1245_48_fu_2220_p2[45:18]}};

assign tmp_93_cast_fu_1154_p1 = tmp_54_fu_1147_p3;

assign tmp_95_cast_fu_1164_p3 = {{empty_262_fu_1158_p2}, {4'd0}};

assign tmp_fu_667_p3 = {{select_ln112_1_fu_658_p3}, {4'd0}};

assign xor_ln112_fu_599_p2 = (icmp_ln113_fu_593_p2 ^ 1'd1);

assign zext_ln1169_46_fu_1001_p1 = select_ln113_2_fu_995_p3;

assign zext_ln1169_47_fu_1012_p1 = or_ln113_1_fu_1006_p2;

assign zext_ln1169_48_fu_1056_p1 = or_ln113_2_fu_1051_p2;

assign zext_ln1169_49_fu_1066_p1 = or_ln113_3_fu_1061_p2;

assign zext_ln1169_50_fu_1187_p1 = select_ln113_3_fu_1180_p3;

assign zext_ln1169_51_fu_1199_p1 = select_ln113_4_fu_1192_p3;

assign zext_ln1169_52_fu_1292_p1 = select_ln113_5_fu_1285_p3;

assign zext_ln1169_53_fu_1304_p1 = select_ln113_6_fu_1297_p3;

assign zext_ln1169_54_fu_1377_p1 = select_ln113_7_fu_1370_p3;

assign zext_ln1169_55_fu_1389_p1 = select_ln113_8_fu_1382_p3;

assign zext_ln1169_56_fu_1475_p1 = select_ln113_9_fu_1468_p3;

assign zext_ln1169_57_fu_1487_p1 = select_ln113_10_fu_1480_p3;

assign zext_ln1169_58_fu_1636_p1 = select_ln113_11_fu_1629_p3;

assign zext_ln1169_59_fu_1648_p1 = select_ln113_12_fu_1641_p3;

assign zext_ln1169_60_fu_1738_p1 = select_ln113_13_reg_2908;

assign zext_ln1169_61_fu_1742_p1 = select_ln113_14_reg_2913;

assign zext_ln1169_62_fu_1822_p1 = add_ln113_1_fu_1817_p2;

assign zext_ln1169_63_fu_1832_p1 = add_ln113_2_fu_1827_p2;

assign zext_ln1169_64_fu_1913_p1 = add_ln113_3_fu_1908_p2;

assign zext_ln1171_40_fu_691_p1 = select_ln113_reg_2379;

assign zext_ln1171_41_fu_700_p1 = add_ln1171_11_fu_694_p2;

assign zext_ln1171_42_fu_711_p1 = add_ln1171_12_fu_705_p2;

assign zext_ln1171_43_fu_757_p1 = add_ln1171_13_fu_752_p2;

assign zext_ln1171_44_fu_767_p1 = add_ln1171_14_fu_762_p2;

assign zext_ln1171_45_fu_814_p1 = add_ln1171_15_fu_809_p2;

assign zext_ln1171_46_fu_824_p1 = add_ln1171_16_fu_819_p2;

assign zext_ln1171_47_fu_856_p1 = add_ln1171_17_fu_851_p2;

assign zext_ln1171_48_fu_866_p1 = add_ln1171_18_fu_861_p2;

assign zext_ln1171_49_fu_893_p1 = add_ln1171_19_fu_888_p2;

assign zext_ln1171_50_fu_903_p1 = add_ln1171_20_fu_898_p2;

assign zext_ln1171_51_fu_927_p1 = add_ln1171_21_fu_922_p2;

assign zext_ln1171_52_fu_937_p1 = add_ln1171_22_fu_932_p2;

assign zext_ln1171_53_fu_961_p1 = add_ln1171_23_fu_956_p2;

assign zext_ln1171_54_fu_971_p1 = add_ln1171_24_fu_966_p2;

assign zext_ln1171_55_fu_1022_p1 = add_ln1171_25_fu_1017_p2;

assign zext_ln1171_56_fu_1032_p1 = add_ln1171_26_fu_1027_p2;

assign zext_ln1171_57_fu_1076_p1 = add_ln1171_27_fu_1071_p2;

assign zext_ln1171_58_fu_1086_p1 = add_ln1171_28_fu_1081_p2;

assign zext_ln1171_59_fu_1209_p1 = add_ln1171_29_fu_1204_p2;

assign zext_ln1171_fu_675_p1 = tmp_fu_667_p3;

always @ (posedge ap_clk) begin
    zext_ln1171_reg_2404[3:0] <= 4'b0000;
    zext_ln1171_reg_2404[12:7] <= 6'b000000;
    zext_ln1171_40_reg_2433[12:5] <= 8'b00000000;
end

endmodule //GAT_compute_one_graph_CONV_Pipeline_VITIS_LOOP_112_19_VITIS_LOOP_113_20_VITIS_LOOP_114_21
