// Seed: 2264759230
module module_0 #(
    parameter id_7 = 32'd15,
    parameter id_9 = 32'd27
) (
    input  tri1 id_0,
    output tri0 id_1,
    input  tri  id_2,
    output tri0 id_3
    , _id_7,
    input  tri0 id_4,
    input  tri1 id_5
);
  wire id_8;
  parameter id_9 = 1;
  assign id_3 = id_4(-1, id_0, id_4, -1, id_4);
  wire id_10;
  logic [1  /  -1  -  id_7 : (  1  )  ^  id_9] id_11 = id_5;
  assign id_11[1&1] = id_4;
  assign id_3 = 1;
  assign id_3 = -1;
  always force {id_0, id_4 + id_9} = 1'b0;
  supply0 id_12 = 1;
endmodule
module module_1 (
    input supply0 id_0
    , id_8,
    input wor id_1,
    output wire id_2,
    output logic id_3,
    input tri1 id_4,
    input tri id_5,
    output supply0 id_6
);
  assign id_6 = -1'b0;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_5,
      id_2,
      id_0,
      id_4
  );
  assign modCall_1.id_4 = 0;
  always_ff @* begin : LABEL_0
    if (-1) id_3 <= 1;
    id_8 <= 1'b0;
  end
  wire id_9;
  logic [-1 : 1] id_10 = -1, id_11, id_12, id_13, id_14, id_15, id_16;
endmodule
