Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jun 16 00:41:01 2025
| Host         : DESKTOP-TUFQ35Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_basys_cpu_timing_summary_routed.rpt -pb top_basys_cpu_timing_summary_routed.pb -rpx top_basys_cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : top_basys_cpu
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1443 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     72.022        0.000                      0                 3813        0.037        0.000                      0                 3813        2.633        0.000                       0                  1450  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk                         {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_10MHz    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_10MHz    {0.000 25.000}       50.000          20.000          
sys_clk_pin                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_10MHz_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_10MHz_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_clk_wiz_10MHz         72.022        0.000                      0                 3813        0.263        0.000                      0                 3813       48.750        0.000                       0                  1446  
  clkfbout_clk_wiz_10MHz                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_10MHz_1       72.038        0.000                      0                 3813        0.263        0.000                      0                 3813       48.750        0.000                       0                  1446  
  clkfbout_clk_wiz_10MHz_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_10MHz_1  clk_out1_clk_wiz_10MHz         72.022        0.000                      0                 3813        0.037        0.000                      0                 3813  
clk_out1_clk_wiz_10MHz    clk_out1_clk_wiz_10MHz_1       72.022        0.000                      0                 3813        0.037        0.000                      0                 3813  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_10MHz
  To Clock:  clk_out1_clk_wiz_10MHz

Setup :            0  Failing Endpoints,  Worst Slack       72.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.022ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        27.686ns  (logic 3.038ns (10.973%)  route 24.648ns (89.027%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.608ns = ( 100.608 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          2.148    28.154    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X62Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.492   100.608    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X62Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[5][0]/C
                         clock pessimism             -0.110   100.497    
                         clock uncertainty           -0.226   100.271    
    SLICE_X62Y75         FDCE (Setup_fdce_C_D)       -0.095   100.176    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[5][0]
  -------------------------------------------------------------------
                         required time                        100.176    
                         arrival time                         -28.154    
  -------------------------------------------------------------------
                         slack                                 72.022    

Slack (MET) :             72.183ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        27.524ns  (logic 3.038ns (11.038%)  route 24.486ns (88.962%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.607ns = ( 100.607 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.986    27.992    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X58Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.491   100.607    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X58Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][0]/C
                         clock pessimism             -0.110   100.496    
                         clock uncertainty           -0.226   100.270    
    SLICE_X58Y75         FDCE (Setup_fdce_C_D)       -0.095   100.175    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][0]
  -------------------------------------------------------------------
                         required time                        100.175    
                         arrival time                         -27.992    
  -------------------------------------------------------------------
                         slack                                 72.183    

Slack (MET) :             72.190ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[12][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        27.517ns  (logic 3.038ns (11.041%)  route 24.479ns (88.959%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.607ns = ( 100.607 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.979    27.985    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X59Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.491   100.607    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X59Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[12][0]/C
                         clock pessimism             -0.110   100.496    
                         clock uncertainty           -0.226   100.270    
    SLICE_X59Y75         FDCE (Setup_fdce_C_D)       -0.095   100.175    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[12][0]
  -------------------------------------------------------------------
                         required time                        100.175    
                         arrival time                         -27.985    
  -------------------------------------------------------------------
                         slack                                 72.190    

Slack (MET) :             72.226ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        27.533ns  (logic 2.646ns (9.610%)  route 24.887ns (90.390%))
  Logic Levels:           13  (LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.607ns = ( 100.607 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.453    14.489    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X56Y74         LUT6 (Prop_lut6_I4_O)        0.124    14.613 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_75/O
                         net (fo=4, routed)           1.132    15.744    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_75_n_0
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124    15.868 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_57/O
                         net (fo=2, routed)           1.191    17.060    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_57_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.184 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_27/O
                         net (fo=1, routed)           0.823    18.007    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_27_n_0
    SLICE_X49Y68         LUT5 (Prop_lut5_I0_O)        0.124    18.131 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_6/O
                         net (fo=169, routed)         3.975    22.106    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/A2
    SLICE_X38Y77         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    22.230 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.230    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/OD
    SLICE_X38Y77         MUXF7 (Prop_muxf7_I0_O)      0.241    22.471 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/F7.B/O
                         net (fo=1, routed)           0.000    22.471    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/O0
    SLICE_X38Y77         MUXF8 (Prop_muxf8_I0_O)      0.098    22.569 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/F8/O
                         net (fo=1, routed)           0.643    23.212    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[30]
    SLICE_X39Y76         LUT4 (Prop_lut4_I0_O)        0.319    23.531 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][30]_i_2/O
                         net (fo=1, routed)           0.816    24.347    cpu_pll/cpu_10MHz/cpu/Register_File/read[30]
    SLICE_X41Y76         LUT5 (Prop_lut5_I0_O)        0.124    24.471 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][30]_i_1/O
                         net (fo=32, routed)          3.530    28.001    cpu_pll/cpu_10MHz/cpu/Register_File/Result[30]
    SLICE_X58Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.491   100.607    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X58Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][30]/C
                         clock pessimism             -0.110   100.496    
                         clock uncertainty           -0.226   100.270    
    SLICE_X58Y75         FDCE (Setup_fdce_C_D)       -0.043   100.227    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][30]
  -------------------------------------------------------------------
                         required time                        100.227    
                         arrival time                         -28.001    
  -------------------------------------------------------------------
                         slack                                 72.226    

Slack (MET) :             72.278ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[27][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        27.446ns  (logic 3.038ns (11.069%)  route 24.408ns (88.931%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.610ns = ( 100.610 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.908    27.914    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X62Y73         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.494   100.610    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X62Y73         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[27][0]/C
                         clock pessimism             -0.110   100.499    
                         clock uncertainty           -0.226   100.273    
    SLICE_X62Y73         FDCE (Setup_fdce_C_D)       -0.081   100.192    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[27][0]
  -------------------------------------------------------------------
                         required time                        100.192    
                         arrival time                         -27.914    
  -------------------------------------------------------------------
                         slack                                 72.278    

Slack (MET) :             72.294ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[26][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        27.429ns  (logic 3.038ns (11.076%)  route 24.391ns (88.924%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 100.609 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.891    27.897    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X61Y73         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[26][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.493   100.609    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X61Y73         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[26][0]/C
                         clock pessimism             -0.110   100.498    
                         clock uncertainty           -0.226   100.272    
    SLICE_X61Y73         FDCE (Setup_fdce_C_D)       -0.081   100.191    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[26][0]
  -------------------------------------------------------------------
                         required time                        100.191    
                         arrival time                         -27.897    
  -------------------------------------------------------------------
                         slack                                 72.294    

Slack (MET) :             72.298ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[9][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        27.443ns  (logic 3.038ns (11.070%)  route 24.405ns (88.930%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.613ns = ( 100.613 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.905    27.911    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X65Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.497   100.613    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X65Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[9][0]/C
                         clock pessimism             -0.110   100.502    
                         clock uncertainty           -0.226   100.276    
    SLICE_X65Y71         FDCE (Setup_fdce_C_D)       -0.067   100.209    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[9][0]
  -------------------------------------------------------------------
                         required time                        100.209    
                         arrival time                         -27.911    
  -------------------------------------------------------------------
                         slack                                 72.298    

Slack (MET) :             72.334ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[10][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        27.443ns  (logic 3.038ns (11.070%)  route 24.405ns (88.930%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.613ns = ( 100.613 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.905    27.911    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X64Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.497   100.613    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X64Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[10][0]/C
                         clock pessimism             -0.110   100.502    
                         clock uncertainty           -0.226   100.276    
    SLICE_X64Y71         FDCE (Setup_fdce_C_D)       -0.031   100.245    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[10][0]
  -------------------------------------------------------------------
                         required time                        100.245    
                         arrival time                         -27.911    
  -------------------------------------------------------------------
                         slack                                 72.334    

Slack (MET) :             72.343ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[22][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        27.436ns  (logic 3.038ns (11.073%)  route 24.398ns (88.927%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.615ns = ( 100.615 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.898    27.904    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X64Y68         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.499   100.615    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X64Y68         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[22][0]/C
                         clock pessimism             -0.110   100.504    
                         clock uncertainty           -0.226   100.278    
    SLICE_X64Y68         FDCE (Setup_fdce_C_D)       -0.031   100.247    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[22][0]
  -------------------------------------------------------------------
                         required time                        100.247    
                         arrival time                         -27.904    
  -------------------------------------------------------------------
                         slack                                 72.343    

Slack (MET) :             72.345ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        27.405ns  (logic 3.038ns (11.085%)  route 24.367ns (88.915%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.613ns = ( 100.613 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.868    27.874    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X63Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.497   100.613    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X63Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[7][0]/C
                         clock pessimism             -0.110   100.502    
                         clock uncertainty           -0.226   100.276    
    SLICE_X63Y71         FDCE (Setup_fdce_C_D)       -0.058   100.218    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                        100.218    
                         arrival time                         -27.874    
  -------------------------------------------------------------------
                         slack                                 72.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.051ns
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.557     0.476    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/clk_10MHz
    SLICE_X30Y63         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.164     0.640 r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/Q
                         net (fo=10, routed)          0.187     0.828    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]_0
    SLICE_X30Y63         LUT3 (Prop_lut3_I0_O)        0.043     0.871 r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.871    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count[1]_i_1_n_0
    SLICE_X30Y63         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.824     1.051    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/clk_10MHz
    SLICE_X30Y63         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[1]/C
                         clock pessimism             -0.574     0.476    
    SLICE_X30Y63         FDCE (Hold_fdce_C_D)         0.131     0.607    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 cpu_pll/filtros_botones/b3/dit/filtro_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/filtros_botones/b3/dit/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.227ns (61.784%)  route 0.140ns (38.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.556     0.475    cpu_pll/filtros_botones/b3/dit/clk_10MHz
    SLICE_X28Y83         FDRE                                         r  cpu_pll/filtros_botones/b3/dit/filtro_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.128     0.603 f  cpu_pll/filtros_botones/b3/dit/filtro_reg[1]/Q
                         net (fo=1, routed)           0.140     0.744    cpu_pll/filtros_botones/b3/dit/filtro[1]
    SLICE_X28Y83         LUT2 (Prop_lut2_I1_O)        0.099     0.843 r  cpu_pll/filtros_botones/b3/dit/out_i_1__2/O
                         net (fo=1, routed)           0.000     0.843    cpu_pll/filtros_botones/b3/dit/out_i_1__2_n_0
    SLICE_X28Y83         FDRE                                         r  cpu_pll/filtros_botones/b3/dit/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.824     1.050    cpu_pll/filtros_botones/b3/dit/clk_10MHz
    SLICE_X28Y83         FDRE                                         r  cpu_pll/filtros_botones/b3/dit/out_reg/C
                         clock pessimism             -0.574     0.475    
    SLICE_X28Y83         FDRE (Hold_fdre_C_D)         0.092     0.567    cpu_pll/filtros_botones/b3/dit/out_reg
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.048ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.554     0.473    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X42Y68         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.164     0.637 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]/Q
                         net (fo=4, routed)           0.187     0.825    cpu_pll/cpu_10MHz/cpu/Program_Counter/DI[0]
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.045     0.870 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.870    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc[0]_i_1_n_0
    SLICE_X42Y68         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.822     1.048    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X42Y68         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]/C
                         clock pessimism             -0.574     0.473    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.120     0.593    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.593    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.051ns
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.557     0.476    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/clk_10MHz
    SLICE_X30Y63         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.164     0.640 r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/Q
                         net (fo=10, routed)          0.187     0.828    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]_0
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.873 r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.873    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count[0]_i_1_n_0
    SLICE_X30Y63         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.824     1.051    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/clk_10MHz
    SLICE_X30Y63         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/C
                         clock pessimism             -0.574     0.476    
    SLICE_X30Y63         FDCE (Hold_fdce_C_D)         0.120     0.596    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 cpu_pll/filtros_botones/b1/dat/filtro_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/filtros_botones/b1/dat/filtro_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.136%)  route 0.191ns (59.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.555     0.474    cpu_pll/filtros_botones/b1/dat/clk_10MHz
    SLICE_X28Y82         FDRE                                         r  cpu_pll/filtros_botones/b1/dat/filtro_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.128     0.602 r  cpu_pll/filtros_botones/b1/dat/filtro_reg[0]/Q
                         net (fo=2, routed)           0.191     0.793    cpu_pll/filtros_botones/b1/dat/filtro[0]
    SLICE_X30Y84         FDRE                                         r  cpu_pll/filtros_botones/b1/dat/filtro_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.823     1.050    cpu_pll/filtros_botones/b1/dat/clk_10MHz
    SLICE_X30Y84         FDRE                                         r  cpu_pll/filtros_botones/b1/dat/filtro_reg[1]/C
                         clock pessimism             -0.540     0.509    
    SLICE_X30Y84         FDRE (Hold_fdre_C_D)         0.006     0.515    cpu_pll/filtros_botones/b1/dat/filtro_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.230ns (56.670%)  route 0.176ns (43.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.047ns
    Source Clock Delay      (SCD):    0.472ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.553     0.472    cpu_pll/cpu_10MHz/perifericos1/Timer/clk_10MHz
    SLICE_X29Y69         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDCE (Prop_fdce_C_Q)         0.128     0.600 r  cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]/Q
                         net (fo=4, routed)           0.176     0.776    cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg_n_0_[1]
    SLICE_X29Y69         LUT4 (Prop_lut4_I2_O)        0.102     0.878 r  cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl[1]_i_1/O
                         net (fo=1, routed)           0.000     0.878    cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl[1]_i_1_n_0
    SLICE_X29Y69         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.821     1.047    cpu_pll/cpu_10MHz/perifericos1/Timer/clk_10MHz
    SLICE_X29Y69         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]/C
                         clock pessimism             -0.574     0.472    
    SLICE_X29Y69         FDCE (Hold_fdce_C_D)         0.107     0.579    cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 cpu_pll/filtros_botones/b0/dat/filtro_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/filtros_botones/b0/dat/filtro_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.841%)  route 0.242ns (63.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.557     0.476    cpu_pll/filtros_botones/b0/dat/clk_10MHz
    SLICE_X28Y86         FDRE                                         r  cpu_pll/filtros_botones/b0/dat/filtro_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.141     0.617 r  cpu_pll/filtros_botones/b0/dat/filtro_reg[1]/Q
                         net (fo=2, routed)           0.242     0.859    cpu_pll/filtros_botones/b0/dat/filtro[1]
    SLICE_X29Y86         FDRE                                         r  cpu_pll/filtros_botones/b0/dat/filtro_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.826     1.052    cpu_pll/filtros_botones/b0/dat/clk_10MHz
    SLICE_X29Y86         FDRE                                         r  cpu_pll/filtros_botones/b0/dat/filtro_reg[2]/C
                         clock pessimism             -0.562     0.489    
    SLICE_X29Y86         FDRE (Hold_fdre_C_D)         0.070     0.559    cpu_pll/filtros_botones/b0/dat/filtro_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.551     0.470    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDCE (Prop_fdce_C_Q)         0.164     0.634 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]/Q
                         net (fo=4, routed)           0.161     0.796    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[19]_0[0]
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.045     0.841 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/i__carry__2_i_1/O
                         net (fo=1, routed)           0.000     0.841    cpu_pll/cpu_10MHz/cpu_n_64
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.905 r  cpu_pll/cpu_10MHz/i_/i_/i__carry__2/O[3]
                         net (fo=1, routed)           0.000     0.905    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]_1[3]
    SLICE_X38Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.817     1.044    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]/C
                         clock pessimism             -0.573     0.470    
    SLICE_X38Y71         FDCE (Hold_fdce_C_D)         0.134     0.604    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.604    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.551     0.470    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y72         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.164     0.634 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]/Q
                         net (fo=4, routed)           0.161     0.796    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[23]_0[0]
    SLICE_X38Y72         LUT5 (Prop_lut5_I4_O)        0.045     0.841 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000     0.841    cpu_pll/cpu_10MHz/cpu_n_68
    SLICE_X38Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.905 r  cpu_pll/cpu_10MHz/i_/i_/i__carry__3/O[3]
                         net (fo=1, routed)           0.000     0.905    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]_1[3]
    SLICE_X38Y72         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.816     1.043    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y72         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]/C
                         clock pessimism             -0.572     0.470    
    SLICE_X38Y72         FDCE (Hold_fdce_C_D)         0.134     0.604    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.604    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.045ns
    Source Clock Delay      (SCD):    0.471ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.552     0.471    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y70         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.164     0.635 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]/Q
                         net (fo=4, routed)           0.161     0.797    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[15]_0[0]
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.045     0.842 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.842    cpu_pll/cpu_10MHz/cpu_n_60
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.906 r  cpu_pll/cpu_10MHz/i_/i_/i__carry__1/O[3]
                         net (fo=1, routed)           0.000     0.906    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]_1[3]
    SLICE_X38Y70         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.818     1.045    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y70         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]/C
                         clock pessimism             -0.573     0.471    
    SLICE_X38Y70         FDCE (Hold_fdce_C_D)         0.134     0.605    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.605    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_10MHz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         100.000     96.000     XADC_X0Y0       cpu_pll/cpu_10MHz/perifericos1/TMP/adc/ADC/inst/DCLK
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1   cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0   mem_reg[0][31]_i_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y0  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X47Y80    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[11][21]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X41Y79    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[11][22]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X50Y83    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[11][23]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X41Y79    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[11][24]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X41Y79    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[11][25]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X60Y82    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[11][26]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y0  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X30Y67    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X30Y67    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X30Y67    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X30Y67    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X38Y76    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X30Y72    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X30Y72    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X34Y70    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X34Y70    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X34Y70    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X42Y71    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X42Y71    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X38Y76    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X30Y72    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X30Y72    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X34Y67    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X34Y67    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X34Y67    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X34Y67    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X42Y71    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_C/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_10MHz
  To Clock:  clkfbout_clk_wiz_10MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_10MHz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2   cpu_pll/PLL_10MHz/clk_10MHz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_10MHz_1
  To Clock:  clk_out1_clk_wiz_10MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       72.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.038ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        27.686ns  (logic 3.038ns (10.973%)  route 24.648ns (89.027%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.608ns = ( 100.608 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          2.148    28.154    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X62Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.492   100.608    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X62Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[5][0]/C
                         clock pessimism             -0.110   100.497    
                         clock uncertainty           -0.211   100.287    
    SLICE_X62Y75         FDCE (Setup_fdce_C_D)       -0.095   100.192    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[5][0]
  -------------------------------------------------------------------
                         required time                        100.192    
                         arrival time                         -28.154    
  -------------------------------------------------------------------
                         slack                                 72.038    

Slack (MET) :             72.199ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        27.524ns  (logic 3.038ns (11.038%)  route 24.486ns (88.962%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.607ns = ( 100.607 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.986    27.992    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X58Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.491   100.607    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X58Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][0]/C
                         clock pessimism             -0.110   100.496    
                         clock uncertainty           -0.211   100.286    
    SLICE_X58Y75         FDCE (Setup_fdce_C_D)       -0.095   100.191    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][0]
  -------------------------------------------------------------------
                         required time                        100.191    
                         arrival time                         -27.992    
  -------------------------------------------------------------------
                         slack                                 72.199    

Slack (MET) :             72.206ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[12][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        27.517ns  (logic 3.038ns (11.041%)  route 24.479ns (88.959%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.607ns = ( 100.607 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.979    27.985    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X59Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.491   100.607    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X59Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[12][0]/C
                         clock pessimism             -0.110   100.496    
                         clock uncertainty           -0.211   100.286    
    SLICE_X59Y75         FDCE (Setup_fdce_C_D)       -0.095   100.191    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[12][0]
  -------------------------------------------------------------------
                         required time                        100.191    
                         arrival time                         -27.985    
  -------------------------------------------------------------------
                         slack                                 72.206    

Slack (MET) :             72.241ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        27.533ns  (logic 2.646ns (9.610%)  route 24.887ns (90.390%))
  Logic Levels:           13  (LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.607ns = ( 100.607 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.453    14.489    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X56Y74         LUT6 (Prop_lut6_I4_O)        0.124    14.613 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_75/O
                         net (fo=4, routed)           1.132    15.744    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_75_n_0
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124    15.868 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_57/O
                         net (fo=2, routed)           1.191    17.060    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_57_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.184 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_27/O
                         net (fo=1, routed)           0.823    18.007    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_27_n_0
    SLICE_X49Y68         LUT5 (Prop_lut5_I0_O)        0.124    18.131 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_6/O
                         net (fo=169, routed)         3.975    22.106    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/A2
    SLICE_X38Y77         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    22.230 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.230    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/OD
    SLICE_X38Y77         MUXF7 (Prop_muxf7_I0_O)      0.241    22.471 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/F7.B/O
                         net (fo=1, routed)           0.000    22.471    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/O0
    SLICE_X38Y77         MUXF8 (Prop_muxf8_I0_O)      0.098    22.569 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/F8/O
                         net (fo=1, routed)           0.643    23.212    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[30]
    SLICE_X39Y76         LUT4 (Prop_lut4_I0_O)        0.319    23.531 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][30]_i_2/O
                         net (fo=1, routed)           0.816    24.347    cpu_pll/cpu_10MHz/cpu/Register_File/read[30]
    SLICE_X41Y76         LUT5 (Prop_lut5_I0_O)        0.124    24.471 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][30]_i_1/O
                         net (fo=32, routed)          3.530    28.001    cpu_pll/cpu_10MHz/cpu/Register_File/Result[30]
    SLICE_X58Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.491   100.607    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X58Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][30]/C
                         clock pessimism             -0.110   100.496    
                         clock uncertainty           -0.211   100.286    
    SLICE_X58Y75         FDCE (Setup_fdce_C_D)       -0.043   100.243    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][30]
  -------------------------------------------------------------------
                         required time                        100.243    
                         arrival time                         -28.001    
  -------------------------------------------------------------------
                         slack                                 72.241    

Slack (MET) :             72.294ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[27][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        27.446ns  (logic 3.038ns (11.069%)  route 24.408ns (88.931%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.610ns = ( 100.610 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.908    27.914    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X62Y73         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.494   100.610    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X62Y73         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[27][0]/C
                         clock pessimism             -0.110   100.499    
                         clock uncertainty           -0.211   100.289    
    SLICE_X62Y73         FDCE (Setup_fdce_C_D)       -0.081   100.208    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[27][0]
  -------------------------------------------------------------------
                         required time                        100.208    
                         arrival time                         -27.914    
  -------------------------------------------------------------------
                         slack                                 72.294    

Slack (MET) :             72.310ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[26][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        27.429ns  (logic 3.038ns (11.076%)  route 24.391ns (88.924%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 100.609 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.891    27.897    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X61Y73         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[26][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.493   100.609    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X61Y73         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[26][0]/C
                         clock pessimism             -0.110   100.498    
                         clock uncertainty           -0.211   100.288    
    SLICE_X61Y73         FDCE (Setup_fdce_C_D)       -0.081   100.207    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[26][0]
  -------------------------------------------------------------------
                         required time                        100.207    
                         arrival time                         -27.897    
  -------------------------------------------------------------------
                         slack                                 72.310    

Slack (MET) :             72.314ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[9][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        27.443ns  (logic 3.038ns (11.070%)  route 24.405ns (88.930%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.613ns = ( 100.613 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.905    27.911    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X65Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.497   100.613    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X65Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[9][0]/C
                         clock pessimism             -0.110   100.502    
                         clock uncertainty           -0.211   100.292    
    SLICE_X65Y71         FDCE (Setup_fdce_C_D)       -0.067   100.225    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[9][0]
  -------------------------------------------------------------------
                         required time                        100.225    
                         arrival time                         -27.911    
  -------------------------------------------------------------------
                         slack                                 72.314    

Slack (MET) :             72.350ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[10][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        27.443ns  (logic 3.038ns (11.070%)  route 24.405ns (88.930%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.613ns = ( 100.613 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.905    27.911    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X64Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.497   100.613    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X64Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[10][0]/C
                         clock pessimism             -0.110   100.502    
                         clock uncertainty           -0.211   100.292    
    SLICE_X64Y71         FDCE (Setup_fdce_C_D)       -0.031   100.261    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[10][0]
  -------------------------------------------------------------------
                         required time                        100.261    
                         arrival time                         -27.911    
  -------------------------------------------------------------------
                         slack                                 72.350    

Slack (MET) :             72.359ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[22][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        27.436ns  (logic 3.038ns (11.073%)  route 24.398ns (88.927%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.615ns = ( 100.615 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.898    27.904    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X64Y68         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.499   100.615    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X64Y68         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[22][0]/C
                         clock pessimism             -0.110   100.504    
                         clock uncertainty           -0.211   100.294    
    SLICE_X64Y68         FDCE (Setup_fdce_C_D)       -0.031   100.263    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[22][0]
  -------------------------------------------------------------------
                         required time                        100.263    
                         arrival time                         -27.904    
  -------------------------------------------------------------------
                         slack                                 72.359    

Slack (MET) :             72.360ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        27.405ns  (logic 3.038ns (11.085%)  route 24.367ns (88.915%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.613ns = ( 100.613 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.868    27.874    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X63Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.497   100.613    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X63Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[7][0]/C
                         clock pessimism             -0.110   100.502    
                         clock uncertainty           -0.211   100.292    
    SLICE_X63Y71         FDCE (Setup_fdce_C_D)       -0.058   100.234    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                        100.234    
                         arrival time                         -27.874    
  -------------------------------------------------------------------
                         slack                                 72.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.051ns
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.557     0.476    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/clk_10MHz
    SLICE_X30Y63         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.164     0.640 r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/Q
                         net (fo=10, routed)          0.187     0.828    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]_0
    SLICE_X30Y63         LUT3 (Prop_lut3_I0_O)        0.043     0.871 r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.871    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count[1]_i_1_n_0
    SLICE_X30Y63         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.824     1.051    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/clk_10MHz
    SLICE_X30Y63         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[1]/C
                         clock pessimism             -0.574     0.476    
    SLICE_X30Y63         FDCE (Hold_fdce_C_D)         0.131     0.607    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 cpu_pll/filtros_botones/b3/dit/filtro_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/filtros_botones/b3/dit/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.227ns (61.784%)  route 0.140ns (38.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.556     0.475    cpu_pll/filtros_botones/b3/dit/clk_10MHz
    SLICE_X28Y83         FDRE                                         r  cpu_pll/filtros_botones/b3/dit/filtro_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.128     0.603 f  cpu_pll/filtros_botones/b3/dit/filtro_reg[1]/Q
                         net (fo=1, routed)           0.140     0.744    cpu_pll/filtros_botones/b3/dit/filtro[1]
    SLICE_X28Y83         LUT2 (Prop_lut2_I1_O)        0.099     0.843 r  cpu_pll/filtros_botones/b3/dit/out_i_1__2/O
                         net (fo=1, routed)           0.000     0.843    cpu_pll/filtros_botones/b3/dit/out_i_1__2_n_0
    SLICE_X28Y83         FDRE                                         r  cpu_pll/filtros_botones/b3/dit/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.824     1.050    cpu_pll/filtros_botones/b3/dit/clk_10MHz
    SLICE_X28Y83         FDRE                                         r  cpu_pll/filtros_botones/b3/dit/out_reg/C
                         clock pessimism             -0.574     0.475    
    SLICE_X28Y83         FDRE (Hold_fdre_C_D)         0.092     0.567    cpu_pll/filtros_botones/b3/dit/out_reg
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.048ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.554     0.473    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X42Y68         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.164     0.637 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]/Q
                         net (fo=4, routed)           0.187     0.825    cpu_pll/cpu_10MHz/cpu/Program_Counter/DI[0]
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.045     0.870 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.870    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc[0]_i_1_n_0
    SLICE_X42Y68         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.822     1.048    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X42Y68         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]/C
                         clock pessimism             -0.574     0.473    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.120     0.593    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.593    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.051ns
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.557     0.476    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/clk_10MHz
    SLICE_X30Y63         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.164     0.640 r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/Q
                         net (fo=10, routed)          0.187     0.828    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]_0
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.873 r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.873    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count[0]_i_1_n_0
    SLICE_X30Y63         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.824     1.051    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/clk_10MHz
    SLICE_X30Y63         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/C
                         clock pessimism             -0.574     0.476    
    SLICE_X30Y63         FDCE (Hold_fdce_C_D)         0.120     0.596    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 cpu_pll/filtros_botones/b1/dat/filtro_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/filtros_botones/b1/dat/filtro_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.136%)  route 0.191ns (59.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.555     0.474    cpu_pll/filtros_botones/b1/dat/clk_10MHz
    SLICE_X28Y82         FDRE                                         r  cpu_pll/filtros_botones/b1/dat/filtro_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.128     0.602 r  cpu_pll/filtros_botones/b1/dat/filtro_reg[0]/Q
                         net (fo=2, routed)           0.191     0.793    cpu_pll/filtros_botones/b1/dat/filtro[0]
    SLICE_X30Y84         FDRE                                         r  cpu_pll/filtros_botones/b1/dat/filtro_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.823     1.050    cpu_pll/filtros_botones/b1/dat/clk_10MHz
    SLICE_X30Y84         FDRE                                         r  cpu_pll/filtros_botones/b1/dat/filtro_reg[1]/C
                         clock pessimism             -0.540     0.509    
    SLICE_X30Y84         FDRE (Hold_fdre_C_D)         0.006     0.515    cpu_pll/filtros_botones/b1/dat/filtro_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.230ns (56.670%)  route 0.176ns (43.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.047ns
    Source Clock Delay      (SCD):    0.472ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.553     0.472    cpu_pll/cpu_10MHz/perifericos1/Timer/clk_10MHz
    SLICE_X29Y69         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDCE (Prop_fdce_C_Q)         0.128     0.600 r  cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]/Q
                         net (fo=4, routed)           0.176     0.776    cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg_n_0_[1]
    SLICE_X29Y69         LUT4 (Prop_lut4_I2_O)        0.102     0.878 r  cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl[1]_i_1/O
                         net (fo=1, routed)           0.000     0.878    cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl[1]_i_1_n_0
    SLICE_X29Y69         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.821     1.047    cpu_pll/cpu_10MHz/perifericos1/Timer/clk_10MHz
    SLICE_X29Y69         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]/C
                         clock pessimism             -0.574     0.472    
    SLICE_X29Y69         FDCE (Hold_fdce_C_D)         0.107     0.579    cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 cpu_pll/filtros_botones/b0/dat/filtro_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/filtros_botones/b0/dat/filtro_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.841%)  route 0.242ns (63.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.557     0.476    cpu_pll/filtros_botones/b0/dat/clk_10MHz
    SLICE_X28Y86         FDRE                                         r  cpu_pll/filtros_botones/b0/dat/filtro_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.141     0.617 r  cpu_pll/filtros_botones/b0/dat/filtro_reg[1]/Q
                         net (fo=2, routed)           0.242     0.859    cpu_pll/filtros_botones/b0/dat/filtro[1]
    SLICE_X29Y86         FDRE                                         r  cpu_pll/filtros_botones/b0/dat/filtro_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.826     1.052    cpu_pll/filtros_botones/b0/dat/clk_10MHz
    SLICE_X29Y86         FDRE                                         r  cpu_pll/filtros_botones/b0/dat/filtro_reg[2]/C
                         clock pessimism             -0.562     0.489    
    SLICE_X29Y86         FDRE (Hold_fdre_C_D)         0.070     0.559    cpu_pll/filtros_botones/b0/dat/filtro_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.551     0.470    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDCE (Prop_fdce_C_Q)         0.164     0.634 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]/Q
                         net (fo=4, routed)           0.161     0.796    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[19]_0[0]
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.045     0.841 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/i__carry__2_i_1/O
                         net (fo=1, routed)           0.000     0.841    cpu_pll/cpu_10MHz/cpu_n_64
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.905 r  cpu_pll/cpu_10MHz/i_/i_/i__carry__2/O[3]
                         net (fo=1, routed)           0.000     0.905    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]_1[3]
    SLICE_X38Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.817     1.044    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]/C
                         clock pessimism             -0.573     0.470    
    SLICE_X38Y71         FDCE (Hold_fdce_C_D)         0.134     0.604    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.604    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.551     0.470    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y72         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.164     0.634 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]/Q
                         net (fo=4, routed)           0.161     0.796    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[23]_0[0]
    SLICE_X38Y72         LUT5 (Prop_lut5_I4_O)        0.045     0.841 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000     0.841    cpu_pll/cpu_10MHz/cpu_n_68
    SLICE_X38Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.905 r  cpu_pll/cpu_10MHz/i_/i_/i__carry__3/O[3]
                         net (fo=1, routed)           0.000     0.905    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]_1[3]
    SLICE_X38Y72         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.816     1.043    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y72         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]/C
                         clock pessimism             -0.572     0.470    
    SLICE_X38Y72         FDCE (Hold_fdce_C_D)         0.134     0.604    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.604    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.045ns
    Source Clock Delay      (SCD):    0.471ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.552     0.471    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y70         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.164     0.635 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]/Q
                         net (fo=4, routed)           0.161     0.797    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[15]_0[0]
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.045     0.842 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.842    cpu_pll/cpu_10MHz/cpu_n_60
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.906 r  cpu_pll/cpu_10MHz/i_/i_/i__carry__1/O[3]
                         net (fo=1, routed)           0.000     0.906    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]_1[3]
    SLICE_X38Y70         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.818     1.045    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y70         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]/C
                         clock pessimism             -0.573     0.471    
    SLICE_X38Y70         FDCE (Hold_fdce_C_D)         0.134     0.605    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.605    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_10MHz_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         100.000     96.000     XADC_X0Y0       cpu_pll/cpu_10MHz/perifericos1/TMP/adc/ADC/inst/DCLK
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1   cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0   mem_reg[0][31]_i_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y0  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X47Y80    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[11][21]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X41Y79    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[11][22]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X50Y83    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[11][23]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X41Y79    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[11][24]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X41Y79    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[11][25]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X60Y82    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[11][26]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y0  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X30Y67    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X30Y67    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X30Y67    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X30Y67    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X38Y76    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X30Y72    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X30Y72    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X34Y70    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X34Y70    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X34Y70    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X42Y71    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X42Y71    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X38Y76    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X30Y72    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X30Y72    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X34Y67    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X34Y67    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X34Y67    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X34Y67    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X42Y71    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_C/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_10MHz_1
  To Clock:  clkfbout_clk_wiz_10MHz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_10MHz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2   cpu_pll/PLL_10MHz/clk_10MHz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_10MHz_1
  To Clock:  clk_out1_clk_wiz_10MHz

Setup :            0  Failing Endpoints,  Worst Slack       72.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.022ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        27.686ns  (logic 3.038ns (10.973%)  route 24.648ns (89.027%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.608ns = ( 100.608 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          2.148    28.154    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X62Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.492   100.608    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X62Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[5][0]/C
                         clock pessimism             -0.110   100.497    
                         clock uncertainty           -0.226   100.271    
    SLICE_X62Y75         FDCE (Setup_fdce_C_D)       -0.095   100.176    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[5][0]
  -------------------------------------------------------------------
                         required time                        100.176    
                         arrival time                         -28.154    
  -------------------------------------------------------------------
                         slack                                 72.022    

Slack (MET) :             72.183ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        27.524ns  (logic 3.038ns (11.038%)  route 24.486ns (88.962%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.607ns = ( 100.607 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.986    27.992    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X58Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.491   100.607    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X58Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][0]/C
                         clock pessimism             -0.110   100.496    
                         clock uncertainty           -0.226   100.270    
    SLICE_X58Y75         FDCE (Setup_fdce_C_D)       -0.095   100.175    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][0]
  -------------------------------------------------------------------
                         required time                        100.175    
                         arrival time                         -27.992    
  -------------------------------------------------------------------
                         slack                                 72.183    

Slack (MET) :             72.190ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[12][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        27.517ns  (logic 3.038ns (11.041%)  route 24.479ns (88.959%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.607ns = ( 100.607 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.979    27.985    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X59Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.491   100.607    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X59Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[12][0]/C
                         clock pessimism             -0.110   100.496    
                         clock uncertainty           -0.226   100.270    
    SLICE_X59Y75         FDCE (Setup_fdce_C_D)       -0.095   100.175    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[12][0]
  -------------------------------------------------------------------
                         required time                        100.175    
                         arrival time                         -27.985    
  -------------------------------------------------------------------
                         slack                                 72.190    

Slack (MET) :             72.226ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        27.533ns  (logic 2.646ns (9.610%)  route 24.887ns (90.390%))
  Logic Levels:           13  (LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.607ns = ( 100.607 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.453    14.489    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X56Y74         LUT6 (Prop_lut6_I4_O)        0.124    14.613 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_75/O
                         net (fo=4, routed)           1.132    15.744    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_75_n_0
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124    15.868 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_57/O
                         net (fo=2, routed)           1.191    17.060    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_57_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.184 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_27/O
                         net (fo=1, routed)           0.823    18.007    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_27_n_0
    SLICE_X49Y68         LUT5 (Prop_lut5_I0_O)        0.124    18.131 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_6/O
                         net (fo=169, routed)         3.975    22.106    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/A2
    SLICE_X38Y77         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    22.230 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.230    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/OD
    SLICE_X38Y77         MUXF7 (Prop_muxf7_I0_O)      0.241    22.471 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/F7.B/O
                         net (fo=1, routed)           0.000    22.471    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/O0
    SLICE_X38Y77         MUXF8 (Prop_muxf8_I0_O)      0.098    22.569 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/F8/O
                         net (fo=1, routed)           0.643    23.212    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[30]
    SLICE_X39Y76         LUT4 (Prop_lut4_I0_O)        0.319    23.531 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][30]_i_2/O
                         net (fo=1, routed)           0.816    24.347    cpu_pll/cpu_10MHz/cpu/Register_File/read[30]
    SLICE_X41Y76         LUT5 (Prop_lut5_I0_O)        0.124    24.471 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][30]_i_1/O
                         net (fo=32, routed)          3.530    28.001    cpu_pll/cpu_10MHz/cpu/Register_File/Result[30]
    SLICE_X58Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.491   100.607    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X58Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][30]/C
                         clock pessimism             -0.110   100.496    
                         clock uncertainty           -0.226   100.270    
    SLICE_X58Y75         FDCE (Setup_fdce_C_D)       -0.043   100.227    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][30]
  -------------------------------------------------------------------
                         required time                        100.227    
                         arrival time                         -28.001    
  -------------------------------------------------------------------
                         slack                                 72.226    

Slack (MET) :             72.278ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[27][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        27.446ns  (logic 3.038ns (11.069%)  route 24.408ns (88.931%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.610ns = ( 100.610 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.908    27.914    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X62Y73         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.494   100.610    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X62Y73         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[27][0]/C
                         clock pessimism             -0.110   100.499    
                         clock uncertainty           -0.226   100.273    
    SLICE_X62Y73         FDCE (Setup_fdce_C_D)       -0.081   100.192    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[27][0]
  -------------------------------------------------------------------
                         required time                        100.192    
                         arrival time                         -27.914    
  -------------------------------------------------------------------
                         slack                                 72.278    

Slack (MET) :             72.294ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[26][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        27.429ns  (logic 3.038ns (11.076%)  route 24.391ns (88.924%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 100.609 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.891    27.897    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X61Y73         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[26][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.493   100.609    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X61Y73         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[26][0]/C
                         clock pessimism             -0.110   100.498    
                         clock uncertainty           -0.226   100.272    
    SLICE_X61Y73         FDCE (Setup_fdce_C_D)       -0.081   100.191    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[26][0]
  -------------------------------------------------------------------
                         required time                        100.191    
                         arrival time                         -27.897    
  -------------------------------------------------------------------
                         slack                                 72.294    

Slack (MET) :             72.298ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[9][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        27.443ns  (logic 3.038ns (11.070%)  route 24.405ns (88.930%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.613ns = ( 100.613 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.905    27.911    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X65Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.497   100.613    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X65Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[9][0]/C
                         clock pessimism             -0.110   100.502    
                         clock uncertainty           -0.226   100.276    
    SLICE_X65Y71         FDCE (Setup_fdce_C_D)       -0.067   100.209    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[9][0]
  -------------------------------------------------------------------
                         required time                        100.209    
                         arrival time                         -27.911    
  -------------------------------------------------------------------
                         slack                                 72.298    

Slack (MET) :             72.334ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[10][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        27.443ns  (logic 3.038ns (11.070%)  route 24.405ns (88.930%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.613ns = ( 100.613 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.905    27.911    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X64Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.497   100.613    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X64Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[10][0]/C
                         clock pessimism             -0.110   100.502    
                         clock uncertainty           -0.226   100.276    
    SLICE_X64Y71         FDCE (Setup_fdce_C_D)       -0.031   100.245    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[10][0]
  -------------------------------------------------------------------
                         required time                        100.245    
                         arrival time                         -27.911    
  -------------------------------------------------------------------
                         slack                                 72.334    

Slack (MET) :             72.343ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[22][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        27.436ns  (logic 3.038ns (11.073%)  route 24.398ns (88.927%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.615ns = ( 100.615 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.898    27.904    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X64Y68         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.499   100.615    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X64Y68         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[22][0]/C
                         clock pessimism             -0.110   100.504    
                         clock uncertainty           -0.226   100.278    
    SLICE_X64Y68         FDCE (Setup_fdce_C_D)       -0.031   100.247    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[22][0]
  -------------------------------------------------------------------
                         required time                        100.247    
                         arrival time                         -27.904    
  -------------------------------------------------------------------
                         slack                                 72.343    

Slack (MET) :             72.345ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        27.405ns  (logic 3.038ns (11.085%)  route 24.367ns (88.915%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.613ns = ( 100.613 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.868    27.874    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X63Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.497   100.613    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X63Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[7][0]/C
                         clock pessimism             -0.110   100.502    
                         clock uncertainty           -0.226   100.276    
    SLICE_X63Y71         FDCE (Setup_fdce_C_D)       -0.058   100.218    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                        100.218    
                         arrival time                         -27.874    
  -------------------------------------------------------------------
                         slack                                 72.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.051ns
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.557     0.476    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/clk_10MHz
    SLICE_X30Y63         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.164     0.640 r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/Q
                         net (fo=10, routed)          0.187     0.828    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]_0
    SLICE_X30Y63         LUT3 (Prop_lut3_I0_O)        0.043     0.871 r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.871    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count[1]_i_1_n_0
    SLICE_X30Y63         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.824     1.051    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/clk_10MHz
    SLICE_X30Y63         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[1]/C
                         clock pessimism             -0.574     0.476    
                         clock uncertainty            0.226     0.702    
    SLICE_X30Y63         FDCE (Hold_fdce_C_D)         0.131     0.833    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cpu_pll/filtros_botones/b3/dit/filtro_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/filtros_botones/b3/dit/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.227ns (61.784%)  route 0.140ns (38.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.556     0.475    cpu_pll/filtros_botones/b3/dit/clk_10MHz
    SLICE_X28Y83         FDRE                                         r  cpu_pll/filtros_botones/b3/dit/filtro_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.128     0.603 f  cpu_pll/filtros_botones/b3/dit/filtro_reg[1]/Q
                         net (fo=1, routed)           0.140     0.744    cpu_pll/filtros_botones/b3/dit/filtro[1]
    SLICE_X28Y83         LUT2 (Prop_lut2_I1_O)        0.099     0.843 r  cpu_pll/filtros_botones/b3/dit/out_i_1__2/O
                         net (fo=1, routed)           0.000     0.843    cpu_pll/filtros_botones/b3/dit/out_i_1__2_n_0
    SLICE_X28Y83         FDRE                                         r  cpu_pll/filtros_botones/b3/dit/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.824     1.050    cpu_pll/filtros_botones/b3/dit/clk_10MHz
    SLICE_X28Y83         FDRE                                         r  cpu_pll/filtros_botones/b3/dit/out_reg/C
                         clock pessimism             -0.574     0.475    
                         clock uncertainty            0.226     0.701    
    SLICE_X28Y83         FDRE (Hold_fdre_C_D)         0.092     0.793    cpu_pll/filtros_botones/b3/dit/out_reg
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.048ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.554     0.473    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X42Y68         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.164     0.637 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]/Q
                         net (fo=4, routed)           0.187     0.825    cpu_pll/cpu_10MHz/cpu/Program_Counter/DI[0]
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.045     0.870 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.870    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc[0]_i_1_n_0
    SLICE_X42Y68         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.822     1.048    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X42Y68         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]/C
                         clock pessimism             -0.574     0.473    
                         clock uncertainty            0.226     0.699    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.120     0.819    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.051ns
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.557     0.476    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/clk_10MHz
    SLICE_X30Y63         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.164     0.640 r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/Q
                         net (fo=10, routed)          0.187     0.828    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]_0
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.873 r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.873    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count[0]_i_1_n_0
    SLICE_X30Y63         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.824     1.051    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/clk_10MHz
    SLICE_X30Y63         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/C
                         clock pessimism             -0.574     0.476    
                         clock uncertainty            0.226     0.702    
    SLICE_X30Y63         FDCE (Hold_fdce_C_D)         0.120     0.822    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cpu_pll/filtros_botones/b1/dat/filtro_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/filtros_botones/b1/dat/filtro_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.136%)  route 0.191ns (59.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.555     0.474    cpu_pll/filtros_botones/b1/dat/clk_10MHz
    SLICE_X28Y82         FDRE                                         r  cpu_pll/filtros_botones/b1/dat/filtro_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.128     0.602 r  cpu_pll/filtros_botones/b1/dat/filtro_reg[0]/Q
                         net (fo=2, routed)           0.191     0.793    cpu_pll/filtros_botones/b1/dat/filtro[0]
    SLICE_X30Y84         FDRE                                         r  cpu_pll/filtros_botones/b1/dat/filtro_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.823     1.050    cpu_pll/filtros_botones/b1/dat/clk_10MHz
    SLICE_X30Y84         FDRE                                         r  cpu_pll/filtros_botones/b1/dat/filtro_reg[1]/C
                         clock pessimism             -0.540     0.509    
                         clock uncertainty            0.226     0.735    
    SLICE_X30Y84         FDRE (Hold_fdre_C_D)         0.006     0.741    cpu_pll/filtros_botones/b1/dat/filtro_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.230ns (56.670%)  route 0.176ns (43.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.047ns
    Source Clock Delay      (SCD):    0.472ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.553     0.472    cpu_pll/cpu_10MHz/perifericos1/Timer/clk_10MHz
    SLICE_X29Y69         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDCE (Prop_fdce_C_Q)         0.128     0.600 r  cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]/Q
                         net (fo=4, routed)           0.176     0.776    cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg_n_0_[1]
    SLICE_X29Y69         LUT4 (Prop_lut4_I2_O)        0.102     0.878 r  cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl[1]_i_1/O
                         net (fo=1, routed)           0.000     0.878    cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl[1]_i_1_n_0
    SLICE_X29Y69         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.821     1.047    cpu_pll/cpu_10MHz/perifericos1/Timer/clk_10MHz
    SLICE_X29Y69         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]/C
                         clock pessimism             -0.574     0.472    
                         clock uncertainty            0.226     0.698    
    SLICE_X29Y69         FDCE (Hold_fdce_C_D)         0.107     0.805    cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cpu_pll/filtros_botones/b0/dat/filtro_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/filtros_botones/b0/dat/filtro_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.841%)  route 0.242ns (63.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.557     0.476    cpu_pll/filtros_botones/b0/dat/clk_10MHz
    SLICE_X28Y86         FDRE                                         r  cpu_pll/filtros_botones/b0/dat/filtro_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.141     0.617 r  cpu_pll/filtros_botones/b0/dat/filtro_reg[1]/Q
                         net (fo=2, routed)           0.242     0.859    cpu_pll/filtros_botones/b0/dat/filtro[1]
    SLICE_X29Y86         FDRE                                         r  cpu_pll/filtros_botones/b0/dat/filtro_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.826     1.052    cpu_pll/filtros_botones/b0/dat/clk_10MHz
    SLICE_X29Y86         FDRE                                         r  cpu_pll/filtros_botones/b0/dat/filtro_reg[2]/C
                         clock pessimism             -0.562     0.489    
                         clock uncertainty            0.226     0.715    
    SLICE_X29Y86         FDRE (Hold_fdre_C_D)         0.070     0.785    cpu_pll/filtros_botones/b0/dat/filtro_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.551     0.470    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDCE (Prop_fdce_C_Q)         0.164     0.634 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]/Q
                         net (fo=4, routed)           0.161     0.796    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[19]_0[0]
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.045     0.841 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/i__carry__2_i_1/O
                         net (fo=1, routed)           0.000     0.841    cpu_pll/cpu_10MHz/cpu_n_64
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.905 r  cpu_pll/cpu_10MHz/i_/i_/i__carry__2/O[3]
                         net (fo=1, routed)           0.000     0.905    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]_1[3]
    SLICE_X38Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.817     1.044    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]/C
                         clock pessimism             -0.573     0.470    
                         clock uncertainty            0.226     0.696    
    SLICE_X38Y71         FDCE (Hold_fdce_C_D)         0.134     0.830    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.551     0.470    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y72         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.164     0.634 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]/Q
                         net (fo=4, routed)           0.161     0.796    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[23]_0[0]
    SLICE_X38Y72         LUT5 (Prop_lut5_I4_O)        0.045     0.841 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000     0.841    cpu_pll/cpu_10MHz/cpu_n_68
    SLICE_X38Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.905 r  cpu_pll/cpu_10MHz/i_/i_/i__carry__3/O[3]
                         net (fo=1, routed)           0.000     0.905    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]_1[3]
    SLICE_X38Y72         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.816     1.043    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y72         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]/C
                         clock pessimism             -0.572     0.470    
                         clock uncertainty            0.226     0.696    
    SLICE_X38Y72         FDCE (Hold_fdce_C_D)         0.134     0.830    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.045ns
    Source Clock Delay      (SCD):    0.471ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.552     0.471    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y70         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.164     0.635 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]/Q
                         net (fo=4, routed)           0.161     0.797    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[15]_0[0]
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.045     0.842 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.842    cpu_pll/cpu_10MHz/cpu_n_60
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.906 r  cpu_pll/cpu_10MHz/i_/i_/i__carry__1/O[3]
                         net (fo=1, routed)           0.000     0.906    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]_1[3]
    SLICE_X38Y70         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.818     1.045    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y70         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]/C
                         clock pessimism             -0.573     0.471    
                         clock uncertainty            0.226     0.697    
    SLICE_X38Y70         FDCE (Hold_fdce_C_D)         0.134     0.831    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.074    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_10MHz
  To Clock:  clk_out1_clk_wiz_10MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       72.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.022ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        27.686ns  (logic 3.038ns (10.973%)  route 24.648ns (89.027%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.608ns = ( 100.608 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          2.148    28.154    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X62Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.492   100.608    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X62Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[5][0]/C
                         clock pessimism             -0.110   100.497    
                         clock uncertainty           -0.226   100.271    
    SLICE_X62Y75         FDCE (Setup_fdce_C_D)       -0.095   100.176    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[5][0]
  -------------------------------------------------------------------
                         required time                        100.176    
                         arrival time                         -28.154    
  -------------------------------------------------------------------
                         slack                                 72.022    

Slack (MET) :             72.183ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        27.524ns  (logic 3.038ns (11.038%)  route 24.486ns (88.962%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.607ns = ( 100.607 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.986    27.992    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X58Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.491   100.607    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X58Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][0]/C
                         clock pessimism             -0.110   100.496    
                         clock uncertainty           -0.226   100.270    
    SLICE_X58Y75         FDCE (Setup_fdce_C_D)       -0.095   100.175    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][0]
  -------------------------------------------------------------------
                         required time                        100.175    
                         arrival time                         -27.992    
  -------------------------------------------------------------------
                         slack                                 72.183    

Slack (MET) :             72.190ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[12][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        27.517ns  (logic 3.038ns (11.041%)  route 24.479ns (88.959%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.607ns = ( 100.607 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.979    27.985    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X59Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.491   100.607    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X59Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[12][0]/C
                         clock pessimism             -0.110   100.496    
                         clock uncertainty           -0.226   100.270    
    SLICE_X59Y75         FDCE (Setup_fdce_C_D)       -0.095   100.175    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[12][0]
  -------------------------------------------------------------------
                         required time                        100.175    
                         arrival time                         -27.985    
  -------------------------------------------------------------------
                         slack                                 72.190    

Slack (MET) :             72.226ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        27.533ns  (logic 2.646ns (9.610%)  route 24.887ns (90.390%))
  Logic Levels:           13  (LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.607ns = ( 100.607 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.453    14.489    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X56Y74         LUT6 (Prop_lut6_I4_O)        0.124    14.613 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_75/O
                         net (fo=4, routed)           1.132    15.744    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_75_n_0
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124    15.868 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_57/O
                         net (fo=2, routed)           1.191    17.060    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_57_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.184 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_27/O
                         net (fo=1, routed)           0.823    18.007    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_27_n_0
    SLICE_X49Y68         LUT5 (Prop_lut5_I0_O)        0.124    18.131 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_6/O
                         net (fo=169, routed)         3.975    22.106    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/A2
    SLICE_X38Y77         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    22.230 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.230    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/OD
    SLICE_X38Y77         MUXF7 (Prop_muxf7_I0_O)      0.241    22.471 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/F7.B/O
                         net (fo=1, routed)           0.000    22.471    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/O0
    SLICE_X38Y77         MUXF8 (Prop_muxf8_I0_O)      0.098    22.569 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/F8/O
                         net (fo=1, routed)           0.643    23.212    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[30]
    SLICE_X39Y76         LUT4 (Prop_lut4_I0_O)        0.319    23.531 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][30]_i_2/O
                         net (fo=1, routed)           0.816    24.347    cpu_pll/cpu_10MHz/cpu/Register_File/read[30]
    SLICE_X41Y76         LUT5 (Prop_lut5_I0_O)        0.124    24.471 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][30]_i_1/O
                         net (fo=32, routed)          3.530    28.001    cpu_pll/cpu_10MHz/cpu/Register_File/Result[30]
    SLICE_X58Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.491   100.607    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X58Y75         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][30]/C
                         clock pessimism             -0.110   100.496    
                         clock uncertainty           -0.226   100.270    
    SLICE_X58Y75         FDCE (Setup_fdce_C_D)       -0.043   100.227    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[13][30]
  -------------------------------------------------------------------
                         required time                        100.227    
                         arrival time                         -28.001    
  -------------------------------------------------------------------
                         slack                                 72.226    

Slack (MET) :             72.278ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[27][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        27.446ns  (logic 3.038ns (11.069%)  route 24.408ns (88.931%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.610ns = ( 100.610 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.908    27.914    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X62Y73         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.494   100.610    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X62Y73         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[27][0]/C
                         clock pessimism             -0.110   100.499    
                         clock uncertainty           -0.226   100.273    
    SLICE_X62Y73         FDCE (Setup_fdce_C_D)       -0.081   100.192    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[27][0]
  -------------------------------------------------------------------
                         required time                        100.192    
                         arrival time                         -27.914    
  -------------------------------------------------------------------
                         slack                                 72.278    

Slack (MET) :             72.294ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[26][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        27.429ns  (logic 3.038ns (11.076%)  route 24.391ns (88.924%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 100.609 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.891    27.897    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X61Y73         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[26][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.493   100.609    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X61Y73         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[26][0]/C
                         clock pessimism             -0.110   100.498    
                         clock uncertainty           -0.226   100.272    
    SLICE_X61Y73         FDCE (Setup_fdce_C_D)       -0.081   100.191    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[26][0]
  -------------------------------------------------------------------
                         required time                        100.191    
                         arrival time                         -27.897    
  -------------------------------------------------------------------
                         slack                                 72.294    

Slack (MET) :             72.298ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[9][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        27.443ns  (logic 3.038ns (11.070%)  route 24.405ns (88.930%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.613ns = ( 100.613 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.905    27.911    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X65Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.497   100.613    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X65Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[9][0]/C
                         clock pessimism             -0.110   100.502    
                         clock uncertainty           -0.226   100.276    
    SLICE_X65Y71         FDCE (Setup_fdce_C_D)       -0.067   100.209    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[9][0]
  -------------------------------------------------------------------
                         required time                        100.209    
                         arrival time                         -27.911    
  -------------------------------------------------------------------
                         slack                                 72.298    

Slack (MET) :             72.334ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[10][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        27.443ns  (logic 3.038ns (11.070%)  route 24.405ns (88.930%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.613ns = ( 100.613 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.905    27.911    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X64Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.497   100.613    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X64Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[10][0]/C
                         clock pessimism             -0.110   100.502    
                         clock uncertainty           -0.226   100.276    
    SLICE_X64Y71         FDCE (Setup_fdce_C_D)       -0.031   100.245    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[10][0]
  -------------------------------------------------------------------
                         required time                        100.245    
                         arrival time                         -27.911    
  -------------------------------------------------------------------
                         slack                                 72.334    

Slack (MET) :             72.343ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[22][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        27.436ns  (logic 3.038ns (11.073%)  route 24.398ns (88.927%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.615ns = ( 100.615 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.898    27.904    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X64Y68         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.499   100.615    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X64Y68         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[22][0]/C
                         clock pessimism             -0.110   100.504    
                         clock uncertainty           -0.226   100.278    
    SLICE_X64Y68         FDCE (Setup_fdce_C_D)       -0.031   100.247    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[22][0]
  -------------------------------------------------------------------
                         required time                        100.247    
                         arrival time                         -27.904    
  -------------------------------------------------------------------
                         slack                                 72.343    

Slack (MET) :             72.345ns  (required time - arrival time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        27.405ns  (logic 3.038ns (11.085%)  route 24.367ns (88.915%))
  Logic Levels:           14  (LUT4=2 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.613ns = ( 100.613 - 100.000 ) 
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           2.006    -2.013    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -1.889 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.720    -1.169    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.073 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.541     0.468    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y69         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     0.986 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[5]/Q
                         net (fo=32, routed)          1.120     2.106    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.230 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.900    cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I0_O)        0.150     3.050 r  cpu_pll/cpu_10MHz/instr_mem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=259, routed)         5.508     8.558    cpu_pll/cpu_10MHz/perifericos1/Timer/spo[8]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.328     8.886 r  cpu_pll/cpu_10MHz/perifericos1/Timer/data[31]_i_8/O
                         net (fo=35, routed)          3.026    11.912    cpu_pll/cpu_10MHz/cpu/Register_File/rd21__3
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  cpu_pll/cpu_10MHz/cpu/Register_File/sum0_carry__0_i_24/O
                         net (fo=113, routed)         2.273    14.309    cpu_pll/cpu_10MHz/cpu/Register_File/SrcB[4]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.433 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86/O
                         net (fo=7, routed)           1.312    15.745    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_86_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.869 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98/O
                         net (fo=3, routed)           0.682    16.551    cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_98_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_64/O
                         net (fo=1, routed)           0.000    16.675    cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_8
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    16.892 r  cpu_pll/cpu_10MHz/cpu/ALU/Restador/data_mem1_i_33/O
                         net (fo=1, routed)           0.862    17.754    cpu_pll/cpu_10MHz/cpu/Register_File/out_reg[15]
    SLICE_X48Y69         LUT5 (Prop_lut5_I0_O)        0.299    18.053 r  cpu_pll/cpu_10MHz/cpu/Register_File/data_mem1_i_8/O
                         net (fo=199, routed)         4.773    22.826    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X30Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.950 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.950    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    23.191 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    23.191    cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X30Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    23.289 r  cpu_pll/cpu_10MHz/data_mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.009    24.298    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[31][31]_0[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.319    24.617 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_2/O
                         net (fo=1, routed)           1.265    25.882    cpu_pll/cpu_10MHz/cpu/Register_File/read[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.124    26.006 r  cpu_pll/cpu_10MHz/cpu/Register_File/mem[0][0]_i_1/O
                         net (fo=32, routed)          1.868    27.874    cpu_pll/cpu_10MHz/cpu/Register_File/Result[0]
    SLICE_X63Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.487 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.800    98.287    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    98.387 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.638    99.025    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.116 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        1.497   100.613    cpu_pll/cpu_10MHz/cpu/Register_File/clk_10MHz
    SLICE_X63Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[7][0]/C
                         clock pessimism             -0.110   100.502    
                         clock uncertainty           -0.226   100.276    
    SLICE_X63Y71         FDCE (Setup_fdce_C_D)       -0.058   100.218    cpu_pll/cpu_10MHz/cpu/Register_File/mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                        100.218    
                         arrival time                         -27.874    
  -------------------------------------------------------------------
                         slack                                 72.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.051ns
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.557     0.476    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/clk_10MHz
    SLICE_X30Y63         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.164     0.640 r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/Q
                         net (fo=10, routed)          0.187     0.828    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]_0
    SLICE_X30Y63         LUT3 (Prop_lut3_I0_O)        0.043     0.871 r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.871    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count[1]_i_1_n_0
    SLICE_X30Y63         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.824     1.051    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/clk_10MHz
    SLICE_X30Y63         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[1]/C
                         clock pessimism             -0.574     0.476    
                         clock uncertainty            0.226     0.702    
    SLICE_X30Y63         FDCE (Hold_fdce_C_D)         0.131     0.833    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cpu_pll/filtros_botones/b3/dit/filtro_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/filtros_botones/b3/dit/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.227ns (61.784%)  route 0.140ns (38.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.556     0.475    cpu_pll/filtros_botones/b3/dit/clk_10MHz
    SLICE_X28Y83         FDRE                                         r  cpu_pll/filtros_botones/b3/dit/filtro_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.128     0.603 f  cpu_pll/filtros_botones/b3/dit/filtro_reg[1]/Q
                         net (fo=1, routed)           0.140     0.744    cpu_pll/filtros_botones/b3/dit/filtro[1]
    SLICE_X28Y83         LUT2 (Prop_lut2_I1_O)        0.099     0.843 r  cpu_pll/filtros_botones/b3/dit/out_i_1__2/O
                         net (fo=1, routed)           0.000     0.843    cpu_pll/filtros_botones/b3/dit/out_i_1__2_n_0
    SLICE_X28Y83         FDRE                                         r  cpu_pll/filtros_botones/b3/dit/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.824     1.050    cpu_pll/filtros_botones/b3/dit/clk_10MHz
    SLICE_X28Y83         FDRE                                         r  cpu_pll/filtros_botones/b3/dit/out_reg/C
                         clock pessimism             -0.574     0.475    
                         clock uncertainty            0.226     0.701    
    SLICE_X28Y83         FDRE (Hold_fdre_C_D)         0.092     0.793    cpu_pll/filtros_botones/b3/dit/out_reg
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.048ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.554     0.473    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X42Y68         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.164     0.637 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]/Q
                         net (fo=4, routed)           0.187     0.825    cpu_pll/cpu_10MHz/cpu/Program_Counter/DI[0]
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.045     0.870 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.870    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc[0]_i_1_n_0
    SLICE_X42Y68         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.822     1.048    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X42Y68         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]/C
                         clock pessimism             -0.574     0.473    
                         clock uncertainty            0.226     0.699    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.120     0.819    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.051ns
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.557     0.476    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/clk_10MHz
    SLICE_X30Y63         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.164     0.640 r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/Q
                         net (fo=10, routed)          0.187     0.828    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]_0
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.873 r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.873    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count[0]_i_1_n_0
    SLICE_X30Y63         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.824     1.051    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/clk_10MHz
    SLICE_X30Y63         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]/C
                         clock pessimism             -0.574     0.476    
                         clock uncertainty            0.226     0.702    
    SLICE_X30Y63         FDCE (Hold_fdce_C_D)         0.120     0.822    cpu_pll/cpu_10MHz/perifericos1/Display7seg/C_Display/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cpu_pll/filtros_botones/b1/dat/filtro_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/filtros_botones/b1/dat/filtro_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.136%)  route 0.191ns (59.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.555     0.474    cpu_pll/filtros_botones/b1/dat/clk_10MHz
    SLICE_X28Y82         FDRE                                         r  cpu_pll/filtros_botones/b1/dat/filtro_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.128     0.602 r  cpu_pll/filtros_botones/b1/dat/filtro_reg[0]/Q
                         net (fo=2, routed)           0.191     0.793    cpu_pll/filtros_botones/b1/dat/filtro[0]
    SLICE_X30Y84         FDRE                                         r  cpu_pll/filtros_botones/b1/dat/filtro_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.823     1.050    cpu_pll/filtros_botones/b1/dat/clk_10MHz
    SLICE_X30Y84         FDRE                                         r  cpu_pll/filtros_botones/b1/dat/filtro_reg[1]/C
                         clock pessimism             -0.540     0.509    
                         clock uncertainty            0.226     0.735    
    SLICE_X30Y84         FDRE (Hold_fdre_C_D)         0.006     0.741    cpu_pll/filtros_botones/b1/dat/filtro_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.230ns (56.670%)  route 0.176ns (43.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.047ns
    Source Clock Delay      (SCD):    0.472ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.553     0.472    cpu_pll/cpu_10MHz/perifericos1/Timer/clk_10MHz
    SLICE_X29Y69         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDCE (Prop_fdce_C_Q)         0.128     0.600 r  cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]/Q
                         net (fo=4, routed)           0.176     0.776    cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg_n_0_[1]
    SLICE_X29Y69         LUT4 (Prop_lut4_I2_O)        0.102     0.878 r  cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl[1]_i_1/O
                         net (fo=1, routed)           0.000     0.878    cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl[1]_i_1_n_0
    SLICE_X29Y69         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.821     1.047    cpu_pll/cpu_10MHz/perifericos1/Timer/clk_10MHz
    SLICE_X29Y69         FDCE                                         r  cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]/C
                         clock pessimism             -0.574     0.472    
                         clock uncertainty            0.226     0.698    
    SLICE_X29Y69         FDCE (Hold_fdce_C_D)         0.107     0.805    cpu_pll/cpu_10MHz/perifericos1/Timer/ctrl_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cpu_pll/filtros_botones/b0/dat/filtro_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/filtros_botones/b0/dat/filtro_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.841%)  route 0.242ns (63.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.557     0.476    cpu_pll/filtros_botones/b0/dat/clk_10MHz
    SLICE_X28Y86         FDRE                                         r  cpu_pll/filtros_botones/b0/dat/filtro_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.141     0.617 r  cpu_pll/filtros_botones/b0/dat/filtro_reg[1]/Q
                         net (fo=2, routed)           0.242     0.859    cpu_pll/filtros_botones/b0/dat/filtro[1]
    SLICE_X29Y86         FDRE                                         r  cpu_pll/filtros_botones/b0/dat/filtro_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.826     1.052    cpu_pll/filtros_botones/b0/dat/clk_10MHz
    SLICE_X29Y86         FDRE                                         r  cpu_pll/filtros_botones/b0/dat/filtro_reg[2]/C
                         clock pessimism             -0.562     0.489    
                         clock uncertainty            0.226     0.715    
    SLICE_X29Y86         FDRE (Hold_fdre_C_D)         0.070     0.785    cpu_pll/filtros_botones/b0/dat/filtro_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.551     0.470    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDCE (Prop_fdce_C_Q)         0.164     0.634 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]/Q
                         net (fo=4, routed)           0.161     0.796    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[19]_0[0]
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.045     0.841 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/i__carry__2_i_1/O
                         net (fo=1, routed)           0.000     0.841    cpu_pll/cpu_10MHz/cpu_n_64
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.905 r  cpu_pll/cpu_10MHz/i_/i_/i__carry__2/O[3]
                         net (fo=1, routed)           0.000     0.905    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]_1[3]
    SLICE_X38Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.817     1.044    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y71         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]/C
                         clock pessimism             -0.573     0.470    
                         clock uncertainty            0.226     0.696    
    SLICE_X38Y71         FDCE (Hold_fdce_C_D)         0.134     0.830    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.551     0.470    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y72         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.164     0.634 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]/Q
                         net (fo=4, routed)           0.161     0.796    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[23]_0[0]
    SLICE_X38Y72         LUT5 (Prop_lut5_I4_O)        0.045     0.841 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000     0.841    cpu_pll/cpu_10MHz/cpu_n_68
    SLICE_X38Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.905 r  cpu_pll/cpu_10MHz/i_/i_/i__carry__3/O[3]
                         net (fo=1, routed)           0.000     0.905    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]_1[3]
    SLICE_X38Y72         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.816     1.043    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y72         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]/C
                         clock pessimism             -0.572     0.470    
                         clock uncertainty            0.226     0.696    
    SLICE_X38Y72         FDCE (Hold_fdce_C_D)         0.134     0.830    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.045ns
    Source Clock Delay      (SCD):    0.471ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           0.711    -0.418    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.373 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.266    -0.106    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.080 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.552     0.471    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y70         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.164     0.635 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]/Q
                         net (fo=4, routed)           0.161     0.797    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[15]_0[0]
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.045     0.842 r  cpu_pll/cpu_10MHz/cpu/Program_Counter/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.842    cpu_pll/cpu_10MHz/cpu_n_60
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.906 r  cpu_pll/cpu_10MHz/i_/i_/i__carry__1/O[3]
                         net (fo=1, routed)           0.000     0.906    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]_1[3]
    SLICE_X38Y70         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_in1_clk_wiz_10MHz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    cpu_pll/PLL_10MHz/clk_10MHz/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  cpu_pll/PLL_10MHz/clk_10MHz/inst/clkout1_buf/O
                         net (fo=2, routed)           1.010    -0.158    cpu_pll/PLL_10MHz/clk_pll
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.102 r  cpu_pll/PLL_10MHz/mem[0][31]_i_9/O
                         net (fo=1, routed)           0.299     0.197    cpu_pll_n_16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.226 r  mem_reg[0][31]_i_3/O
                         net (fo=1442, routed)        0.818     1.045    cpu_pll/cpu_10MHz/cpu/Program_Counter/clk_10MHz
    SLICE_X38Y70         FDCE                                         r  cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]/C
                         clock pessimism             -0.573     0.471    
                         clock uncertainty            0.226     0.697    
    SLICE_X38Y70         FDCE (Hold_fdce_C_D)         0.134     0.831    cpu_pll/cpu_10MHz/cpu/Program_Counter/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.074    





