mips_sys/constraint_zz_pc_o
mips_core
mips_sys
rf_stage
pc_gen
ctl_FSM
pc
r32_reg_clr_cls
decode_pipe
r1_reg_clr_cls
fwd_mux
decoder
pipelinedregs
reg_array
wb_mux
pc_gen_ctl_reg_clr_cls
mips_dvc
exec_stage
mips_alu
alu
alu_muxa
add32
ext
ext_ctl_reg_clr_cls
r32_reg_clr_cls/reg_r32_o
r1_reg_clr_cls/input_r1_i
pc/wire_pc_cls
mips_sys/inst_imips_dvc
decoder/always_1/block_1/case_1/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1
rf_stage/inst_reg_bank
pipelinedregs/input_pause
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1
fwd_mux/reg_dout
mips_core/inst_iRF_stage
decoder/always_1/block_1/case_1/block_13
decoder/wire_inst_func
ctl_FSM/always_6/block_1/case_1/block_1/stmt_3
exec_stage/wire_alu_ur_o
exec_stage/inst_MIPS_alu
add32/always_1
mips_core/wire_BUS9589
rf_stage/wire_id2ra_ctl_clr_o
ctl_FSM/reg_id2ra_ctl_clr
alu_muxa/always_1/block_1/case_1/stmt_2
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_1
pc_gen/input_ctl
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1
exec_stage/inst_add4
decoder/always_1/block_1/case_1/block_13/stmt_5
ctl_FSM/always_6/block_1/case_1/block_1/stmt_4
ctl_FSM/reg_id2ra_ctl_cls
rf_stage/wire_id2ra_ctl_cls_o
pc_gen/input_imm
r1_reg_clr_cls/reg_r1_o
ctl_FSM/always_5/block_1/case_1/block_1
mips_core/wire_BUS197
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_2
reg_array/wire_qa
rf_stage/inst_rs_fwd_rs
reg_array/always_1
add32/always_1/stmt_1
reg_array/input_data
decoder/wire_inst_op
mips_core/inst_iexec_stage
mips_alu/assign_1_c
ext/input_ctl
pc/wire_pc_o
pipelinedregs/wire_pc_gen_ctl_o
pipelinedregs/input_pc_gen_ctl_i
r32_reg_clr_cls/always_1
reg_array/always_1/if_1
pc_gen/always_1
ext/always_1
decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5
ctl_FSM/always_5/block_1/case_1/block_2
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ext/input_ins_i
ext_ctl_reg_clr_cls/input_cls
rf_stage/wire_BUS1013
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
rf_stage/input_ext_ctl_i
pc_gen/input_pause
decoder/always_1/block_1/case_1/block_14
mips_core/wire_NET1572
ctl_FSM/always_6/block_1/case_1/block_8/stmt_6
alu/input_a
add32/input_d_i
rf_stage/input_wb_din_i
mips_alu/input_a
exec_stage/inst_i_alu_muxa
rf_stage/wire_pc_next
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_2
mips_sys/wire_zz_pc_o
mips_core/input_pause
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
ctl_FSM/input_id_cmd
ctl_FSM/always_6/block_1/case_1/block_3
ctl_FSM/always_5/block_1/case_1/stmt_1
rf_stage/wire_BUS2085
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_3
reg_array/always_1/if_1/block_1
decoder/always_1/block_1/case_1/block_14/stmt_5
add32/reg_d_o
ext/reg_res
ext/always_1/case_1
r1_reg_clr_cls/always_1
r1_reg_clr_cls/always_1/if_1
mips_core/input_zz_ins_i
pc/input_pause
pc_gen/always_1/if_1/block_1/if_1/block_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
decoder/always_1
ctl_FSM/input_pause
ext/always_1/case_1/stmt_3
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
mips_core/wire_cop_addr_o
rf_stage/input_ins_i
ctl_FSM/always_6/block_1
ctl_FSM/always_4/if_1
alu/always_1/block_1
alu/reg_alu_out
wb_mux/always_1/if_1
rf_stage/wire_BUS6061
mips_alu/inst_mips_alu
mips_core/wire_BUS422
fwd_mux/always_1
pc_gen_ctl_reg_clr_cls/input_pc_gen_ctl_i
pc_gen/input_s
r32_reg_clr_cls/always_1/if_1/if_1/stmt_1
pc_gen/always_1/if_1/block_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
ctl_FSM/always_6/block_1/case_1
mips_sys/input_pause
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1
mips_core/inst_wb_mux
ext/always_1/case_1/stmt_4
rf_stage/inst_i_ext
r1_reg_clr_cls/always_1/if_1/if_1
fwd_mux/always_1/case_1
mips_core/inst_alu_pass1
rf_stage/inst_i_pc_gen
reg_array/reg_r_data
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1
ext_ctl_reg_clr_cls/always_1/if_1
pipelinedregs/input_ext_ctl_i
decoder/reg_ext_ctl
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
mips_sys/input_zz_ins_i
alu_muxa/always_1/block_1/case_1
ctl_FSM/always_5
ctl_FSM/reg_NextState
decoder/reg_fsm_dly
mips_core/inst_decoder_pipe
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
decoder/always_1/block_1/case_1/block_1
rf_stage/inst_ins_reg
fwd_mux/input_din
mips_core/wire_BUS117
exec_stage/input_pc_i
ext_ctl_reg_clr_cls/always_1/if_1/if_1
pc/inst_pc_latch
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1
mips_alu/wire_alu_c
r32_reg_clr_cls/input_cls
pipelinedregs/input_id2ra_ctl_clr
pc_gen/assign_1_br_addr
rf_stage/input_pc_gen_ctl
pc_gen_ctl_reg_clr_cls/always_1
mips_core/wire_BUS15471
wb_mux/reg_wb_o
ctl_FSM/always_5/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
pc/wire_lpause
pipelinedregs/input_id2ra_ctl_cls
decoder/always_1/block_1/case_1/block_1/case_1
mips_sys/inst_i_mips_core
ext/assign_1_instr25_0
rf_stage/wire_ext_o
r32_reg_clr_cls/input_r32_i
pipelinedregs/wire_ext_ctl
rf_stage/input_pc_i
ctl_FSM/always_6/block_1/case_1/block_8
exec_stage/wire_BUS476
mips_alu/wire_c
alu_muxa/reg_a_o
pc_gen_ctl_reg_clr_cls/always_1/if_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1
decoder/reg_pc_gen_ctl
pc/assign_1_pc_cls
rf_stage/wire_rs_o
pc_gen/always_1/if_1
ext_ctl_reg_clr_cls/input_ext_ctl_i
pc_gen/input_pc
ctl_FSM/always_5/block_1/case_1/block_2/if_1
pc_gen_ctl_reg_clr_cls/input_clr
ctl_FSM/reg_id2ra_ins_cls
mips_core/inst_new_pc
mips_core/wire_BUS27031
r32_reg_clr_cls/always_1/if_1
mips_core/wire_NET1606
decoder/assign_1_inst_op
pc_gen/always_1/if_1/block_1
ext_ctl_reg_clr_cls/reg_ext_ctl_o
alu/always_1
wb_mux/always_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4
pc_gen/input_pc_prectl
ctl_FSM/always_4
pc_gen_ctl_reg_clr_cls/input_cls
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
mips_core/wire_BUS271
decoder/assign_2_inst_func
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
r32_reg_clr_cls/always_1/if_1/if_1
ctl_FSM/always_6
reg_array/always_1/if_1/block_1/stmt_1
exec_stage/inst_pc_nxt
rf_stage/input_id_cmd
ctl_FSM/reg_pc_prectl
rf_stage/inst_MAIN_FSM
ext/wire_instr25_0
mips_core/wire_zz_pc_o
alu/always_1/block_1/case_1
alu_muxa/always_1
alu_muxa/input_pc
ctl_FSM/always_4/if_1/if_1
decoder/input_ins_i
wb_mux/always_1/if_1/stmt_2
pc/input_pc_i
pc_gen/always_1/if_1/block_1/if_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
pc_gen/reg_pc_next
exec_stage/wire_BUS2332
ext_ctl_reg_clr_cls/always_1
pc_gen_ctl_reg_clr_cls/reg_pc_gen_ctl_o
decoder/always_1/block_1
pipelinedregs/inst_U4
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
mips_core/inst_alu_pass0
alu/always_1/block_1/case_1/stmt_1
alu_muxa/always_1/block_1
rf_stage/input_pause
rf_stage/wire_NET6658
ctl_FSM/always_4/if_1/if_1/stmt_1
wb_mux/input_alu_i
exec_stage/input_pause
pc/inst_pause_latch
ctl_FSM/always_6/block_1/case_1/block_1
exec_stage/wire_BUS2446
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/stmt_1
ctl_FSM/reg_CurrState
fwd_mux/always_1/case_1/stmt_3
pc_gen/wire_br_addr
decoder/always_1/block_1/case_1
pipelinedregs/inst_U8
r1_reg_clr_cls/always_1/if_1/if_1/stmt_2
decoder/always_1/block_1/case_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_4/if_1/if_1/cond
ctl_FSM/always_6/block_1/case_1/cond
rf_stage/inst_ins_reg/expr_1
r32_reg_clr_cls/always_1/if_1/if_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U4/expr_1
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/cond
add32/always_1/stmt_1/expr_1
mips_alu/assign_1_c/expr_1
pipelinedregs/inst_U8/expr_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/cond
mips_alu/assign_1_c/expr_1/expr_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_2/expr_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4/expr_1
decoder/always_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/cond
ext/always_1/case_1/cond
pc_gen/always_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond
pc_gen_ctl_reg_clr_cls/always_1/if_1/cond
