Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 434935aeb9fc4e94bb5a2b76b1abe323 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot transferFunction_tb_behav xil_defaultlib.transferFunction_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee_proposed.fixed_float_types
Compiling package ieee_proposed.fixed_pkg
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.transferFunction [transferfunction_default]
Compiling architecture bench of entity xil_defaultlib.transferfunction_tb
Built simulation snapshot transferFunction_tb_behav
