// Seed: 4059578598
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2;
  supply0 id_3 = 1;
  assign id_1 = id_2;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input uwire id_2,
    output logic id_3,
    input logic id_4,
    input tri1 id_5,
    input wor id_6,
    id_17,
    input wand id_7,
    input wire id_8,
    input uwire id_9,
    output uwire id_10,
    input wand id_11,
    output logic id_12,
    input supply1 id_13,
    output logic id_14,
    output supply1 id_15
);
  always @(posedge -1)
    if (id_2) begin : LABEL_0
      begin : LABEL_0
        id_12 <= id_4;
        id_14 <= "";
        begin : LABEL_0
          id_3 <= 1;
        end
      end
    end
  module_0 modCall_1 (id_17);
  assign modCall_1.id_3 = 0;
endmodule
