{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619065381312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619065381315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 22 11:23:01 2021 " "Processing started: Thu Apr 22 11:23:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619065381315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065381315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Miniproject -c Miniproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off Miniproject -c Miniproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065381315 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619065381831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619065381831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_timer_0 " "Found entity 1: niosiisystem_timer_0" {  } { { "qsys/synthesis/submodules/niosiisystem_timer_0.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_sysid_qsys_0 " "Found entity 1: niosiisystem_sysid_qsys_0" {  } { { "qsys/synthesis/submodules/niosiisystem_sysid_qsys_0.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_sys_sdram_pll_0_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_sys_sdram_pll_0_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_sys_sdram_pll_0_sys_pll " "Found entity 1: niosiisystem_sys_sdram_pll_0_sys_pll" {  } { { "qsys/synthesis/submodules/niosiisystem_sys_sdram_pll_0_sys_pll.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_sys_sdram_pll_0_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_sys_sdram_pll_0 " "Found entity 1: niosiisystem_sys_sdram_pll_0" {  } { { "qsys/synthesis/submodules/niosiisystem_sys_sdram_pll_0.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_SW " "Found entity 1: niosiisystem_SW" {  } { { "qsys/synthesis/submodules/niosiisystem_SW.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_SW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_nios2_gen2_0_cpu_test_bench " "Found entity 1: niosiisystem_nios2_gen2_0_cpu_test_bench" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: niosiisystem_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: niosiisystem_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: niosiisystem_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389399 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosiisystem_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: niosiisystem_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389399 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosiisystem_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: niosiisystem_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389399 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosiisystem_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: niosiisystem_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389399 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosiisystem_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: niosiisystem_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389399 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosiisystem_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: niosiisystem_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389399 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosiisystem_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: niosiisystem_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389399 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosiisystem_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: niosiisystem_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389399 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosiisystem_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: niosiisystem_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389399 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosiisystem_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: niosiisystem_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389399 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389399 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389399 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389399 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosiisystem_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: niosiisystem_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389399 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosiisystem_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: niosiisystem_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389399 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosiisystem_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: niosiisystem_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389399 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosiisystem_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: niosiisystem_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389399 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389399 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosiisystem_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: niosiisystem_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389399 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosiisystem_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: niosiisystem_nios2_gen2_0_cpu_nios2_oci" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389399 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosiisystem_nios2_gen2_0_cpu " "Found entity 21: niosiisystem_nios2_gen2_0_cpu" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_nios2_gen2_0 " "Found entity 1: niosiisystem_nios2_gen2_0" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_rsp_mux_001 " "Found entity 1: niosiisystem_mm_interconnect_0_rsp_mux_001" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_rsp_mux " "Found entity 1: niosiisystem_mm_interconnect_0_rsp_mux" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_rsp_demux " "Found entity 1: niosiisystem_mm_interconnect_0_rsp_demux" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389417 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosiisystem_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at niosiisystem_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_007.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619065389420 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosiisystem_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at niosiisystem_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_007.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619065389420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_router_007_default_decode " "Found entity 1: niosiisystem_mm_interconnect_0_router_007_default_decode" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_007.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389423 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosiisystem_mm_interconnect_0_router_007 " "Found entity 2: niosiisystem_mm_interconnect_0_router_007" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_007.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389423 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosiisystem_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at niosiisystem_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_005.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619065389426 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosiisystem_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at niosiisystem_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_005.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619065389426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_router_005_default_decode " "Found entity 1: niosiisystem_mm_interconnect_0_router_005_default_decode" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_005.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389429 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosiisystem_mm_interconnect_0_router_005 " "Found entity 2: niosiisystem_mm_interconnect_0_router_005" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_005.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389429 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosiisystem_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosiisystem_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_002.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619065389432 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosiisystem_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosiisystem_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_002.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619065389432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosiisystem_mm_interconnect_0_router_002_default_decode" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_002.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389435 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosiisystem_mm_interconnect_0_router_002 " "Found entity 2: niosiisystem_mm_interconnect_0_router_002" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_002.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389435 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosiisystem_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at niosiisystem_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619065389438 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosiisystem_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at niosiisystem_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619065389438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_router_001_default_decode " "Found entity 1: niosiisystem_mm_interconnect_0_router_001_default_decode" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389441 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosiisystem_mm_interconnect_0_router_001 " "Found entity 2: niosiisystem_mm_interconnect_0_router_001" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389441 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosiisystem_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosiisystem_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619065389444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosiisystem_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosiisystem_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619065389444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_router_default_decode " "Found entity 1: niosiisystem_mm_interconnect_0_router_default_decode" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389448 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosiisystem_mm_interconnect_0_router " "Found entity 2: niosiisystem_mm_interconnect_0_router" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_cmd_mux_003 " "Found entity 1: niosiisystem_mm_interconnect_0_cmd_mux_003" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_cmd_mux " "Found entity 1: niosiisystem_mm_interconnect_0_cmd_mux" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_cmd_demux_001 " "Found entity 1: niosiisystem_mm_interconnect_0_cmd_demux_001" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_cmd_demux " "Found entity 1: niosiisystem_mm_interconnect_0_cmd_demux" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosiisystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: niosiisystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: niosiisystem_mm_interconnect_0_avalon_st_adapter_005" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosiisystem_mm_interconnect_0_avalon_st_adapter" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0 " "Found entity 1: niosiisystem_mm_interconnect_0" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_LEDR " "Found entity 1: niosiisystem_LEDR" {  } { { "qsys/synthesis/submodules/niosiisystem_LEDR.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_LEDR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_jtag_uart_0_sim_scfifo_w " "Found entity 1: niosiisystem_jtag_uart_0_sim_scfifo_w" {  } { { "qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389514 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosiisystem_jtag_uart_0_scfifo_w " "Found entity 2: niosiisystem_jtag_uart_0_scfifo_w" {  } { { "qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389514 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosiisystem_jtag_uart_0_sim_scfifo_r " "Found entity 3: niosiisystem_jtag_uart_0_sim_scfifo_r" {  } { { "qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389514 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosiisystem_jtag_uart_0_scfifo_r " "Found entity 4: niosiisystem_jtag_uart_0_scfifo_r" {  } { { "qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389514 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosiisystem_jtag_uart_0 " "Found entity 5: niosiisystem_jtag_uart_0" {  } { { "qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_irq_mapper " "Found entity 1: niosiisystem_irq_mapper" {  } { { "qsys/synthesis/submodules/niosiisystem_irq_mapper.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_imem.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_IMEM " "Found entity 1: niosiisystem_IMEM" {  } { { "qsys/synthesis/submodules/niosiisystem_IMEM.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_IMEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_GPIO " "Found entity 1: niosiisystem_GPIO" {  } { { "qsys/synthesis/submodules/niosiisystem_GPIO.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_GPIO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_dram.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/niosiisystem_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_DRAM_input_efifo_module " "Found entity 1: niosiisystem_DRAM_input_efifo_module" {  } { { "qsys/synthesis/submodules/niosiisystem_DRAM.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_DRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389537 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosiisystem_DRAM " "Found entity 2: niosiisystem_DRAM" {  } { { "qsys/synthesis/submodules/niosiisystem_DRAM.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_DRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_adc_0 " "Found entity 1: niosiisystem_adc_0" {  } { { "qsys/synthesis/submodules/niosiisystem_adc_0.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_adc_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619065389544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "qsys/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "qsys/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619065389607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389623 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389623 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389623 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389623 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389634 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/niosiisystem.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/niosiisystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem " "Found entity 1: niosiisystem" {  } { { "qsys/synthesis/niosiisystem.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/niosiisystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065389669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065389669 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosiisystem_DRAM.v(318) " "Verilog HDL or VHDL warning at niosiisystem_DRAM.v(318): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/niosiisystem_DRAM.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_DRAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1619065389710 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosiisystem_DRAM.v(328) " "Verilog HDL or VHDL warning at niosiisystem_DRAM.v(328): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/niosiisystem_DRAM.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_DRAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1619065389710 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosiisystem_DRAM.v(338) " "Verilog HDL or VHDL warning at niosiisystem_DRAM.v(338): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/niosiisystem_DRAM.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_DRAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1619065389710 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosiisystem_DRAM.v(682) " "Verilog HDL or VHDL warning at niosiisystem_DRAM.v(682): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/niosiisystem_DRAM.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_DRAM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1619065389712 ""}
{ "Warning" "WSGN_SEARCH_FILE" "miniproject.vhd 2 1 " "Using design file miniproject.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Miniproject-rtl " "Found design unit 1: Miniproject-rtl" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065390065 ""} { "Info" "ISGN_ENTITY_NAME" "1 Miniproject " "Found entity 1: Miniproject" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065390065 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1619065390065 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "sw_export miniproject.vhd(119) " "VHDL Association List error at miniproject.vhd(119): formal \"sw_export\" does not exist" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 119 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1619065390066 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus/Miniproject/Miniproject.map.smsg " "Generated suppressed messages file C:/Quartus/Miniproject/Miniproject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065390144 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619065390230 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 22 11:23:10 2021 " "Processing ended: Thu Apr 22 11:23:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619065390230 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619065390230 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619065390230 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065390230 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065390808 ""}
