## LTC7060 100V Half-Bridge Driver with Floating Grounds and Adjustable Dead-Time

### **FEATURES DESCRIPTION**



n **Unique Symmetric Floating Gate Driver Architecture**

n **High Noise Immunity,Tolerates ±10V Ground**
**Difference between Input and Output Grounds**

n **100V Maximum Input Voltage Independent of IC**
**Supply Voltage V** **CC**
n **6V to 14V V** **CC** **Operating Voltage**

n **4V to 14V Gate Driver Voltage**

n **0.8Ω Pull-Down, 1.5Ω Pull-Up for Fast Turn-On/Off**

n **Adaptive Shoot-Through Protection**

n **Programmable Dead-Time**

n **Three-State PWM Input with Enable Pin**

n **V** **CC** **UVLO/OVLO and Floating Supplies UVLO**

n Drives Dual N-Channel MOSFETs

n Open-Drain Fault Indicator

n Available in Thermally Enhanced 12-LEAD MSOP

n AEC-Q100 Qualified for Automotive Applications



The LTC [®] [7060 drives two N-Channel MOSFETs in a](https://www.analog.com/LTC7060?doc=LTC7060.pdf)
half-bridge configuration with supply voltages up to
100V. Both high-side and low-side drivers can drive the
MOSFETs with a different ground reference, providing
excellent noise and transient immunity.


Its powerful 0.8Ω pull-down and 1.5Ω pull-up MOSFET
drivers allows the use of large gate capacitance high voltage MOSFETs. Additional features include UVLO, ThreeState PWM input, adjustable turn-on/-off delays and
shoot-through protection.


See chart below for a similar driver in this product family.


### APPLICATIONS Absolute Max 115V 115V 115V 155V

n Automotive and Industrial Power Systems V CC Falling 5.3V 4.3V 4.3V 5.3V





n Automotive and Industrial Power Systems



n Telecommunication Power Systems


|PARAMETER|LTC7060|LTC7061|LTC7062|LTC7063|
|---|---|---|---|---|
|Input Signal|Three-State<br>PWM|CMOS/<br>TTL Logic|CMOS/<br>TTL Logic|Three-State<br>PWM|
|Shoot-Through<br>Protection|Yes|Yes|No|Yes|
|Absolute Max<br>Voltage|115V|115V|115V|155V|
|VCC Falling<br>UVLO|5.3V|4.3V|4.3V|5.3V|



n Half-Bridge and Full-Bridge Converters All registered trademarks and trademarks are the property of their respective owners.

### **TYPICAL APPLICATION**













40V


0V


40V


0V









5V


0V



SW1


SW2



PWM
















|Col1|BST BGVCC<br>Vcc BG<br>EN<br>BGRTN<br>FLT LTC7060<br>PWM TG<br>DT<br>SW<br>SGND|
|---|---|
|||
|||



7060 TA01



[Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=LTC7060.pdf&product=LTC7060&Rev=B) [For more information www.analog.com](https://www.analog.com)



Rev. B
# 1


## LTC7060

### **ABSOLUTE MAXIMUM RATINGS PIN CONFIGURATION**

**(Note 1)**


**.**

**.**

**.**

**.**

**.**



V CC Supply Voltage..................................... –0.3V to 15V
Top Side Driver Voltage (BST)...................–0.3V to 115V
Bottom Side Driver Voltage (BGV CC ) **.** ........–0.3V to 115V
SW, BGRTN **.** ...............................................–10V to 100V
(BST-SW) **.** .................................................. –0.3V to 15V
(BGV CC -BGRTN)......................................... –0.3V to 15V
EN, FLT........................................................ –0.3V to 15V
DT, PWM **.** ..................................................... –0.3V to 6V
Driver Output TG (with Respect to SW)...... –0.3V to 15V
Driver Output BG
(with Respect to BGRTN) **.** .......................... –0.3V to 15V
Operating Junction Temperature Range
(Note 2, 3)...............................................–40°C to 150°C
Storage Temperature Range...................–65°C to 150°C


Note: All voltages are referred to SGND unless otherwise
noted.

### **ORDER INFORMATION**



**.**



**.**

**.**

**.**

**.**

**.**



**.**

**.**



**.**

**.**



**.**

**.**



**.**

**.**

**.**



**.**

**.**



**.**

**.**

**.**

**.**



**.**

**.**

**.**

**.**

**.**

|LEAD FREE FINISH|TAPE AND REEL|PART MARKING*|PACKAGE DESCRIPTION|TEMPERATURE RANGE|
|---|---|---|---|---|
|LTC7060EMSE#PBF|LTC7060EMSE#TRPBF|LTC7060|12-Lead Plastic MSSOP|–40°C to 125°C|
|LTC7060IMSE#PBF|LTC7060IMSE#TRPBF|LTC7060|12-Lead Plastic MSSOP|–40°C to 125°C|
|LTC7060JMSE#PBF|LTC7060JMSE#TRPBF|LTC7060|12-Lead Plastic MSSOP|–40°C to 150°C|
|LTC7060HMSE#PBF|LTC7060HMSE#TRPBF|LTC7060|12-Lead Plastic MSSOP|–40°C to 150°C|


|AUTOMOTIVE PRODUCTS**|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
|LTC7060EMSE#WPBF|LTC7060EMSE#WTRPBF|LTC7060|12-Lead Plastic MSSOP|–40°C to 125°C|
|LTC7060IMSE#WPBF|LTC7060IMSE#WTRPBF|LTC7060|12-Lead Plastic MSSOP|–40°C to 125°C|
|LTC7060JMSE#WPBF|LTC7060JMSE#WTRPBF|LTC7060|12-Lead Plastic MSSOP|–40°C to 150°C|
|LTC7060HMSE#WPBF|LTC7060HMSE#WTRPBF|LTC7060|12-Lead Plastic MSSOP|–40°C to 150°C|



Contact the factory for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.


[Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.](https://www.analog.com/media/en/package-pcb-resources/package/tape-reel-rev-n.pdf?doc=LTC7060.pdf)


****** Versions of this part are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. These
models are designated with a #W suffix. Only the automotive grade products shown are available for use in automotive applications. Contact your
local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for
these models.


Rev. B



**.**

**.**

**.**

**.**

**.**

# 2



**.**

**.**

**.**

**.**

**.**


[For more information www.analog.com](https://www.analog.com)


## LTC7060

### ELECTRICAL CHARACTERISTICS The l denotes the specifications which apply over the specified operating

**temperature range, otherwise specifications are at T** **A** **= 25°C (Note 2). V** **CC** **= V** **BGVCC** **= V** **BST** **=10V, V** **BGRTN** **= V** **SW** **= 0V, unless**
**otherwise noted.**


**SYMBOL** **PARAMETER** **CONDITIONS** **MIN** **TYP** **MAX** **UNITS**

|Input Supply and|VCC Supply|Col3|Col4|Col5|Col6|
|---|---|---|---|---|---|
|VIN|Input Supply Operating Range|||100|V|
|VCC|IC Supply Operating Range|IC Supply Operating Range||6<br>14|V|
|IVCC|VCC Supply Current|VEN = VPWM= 0V, RDT = 100kΩ||0.4|mA|
|VUVLO_VCC|VCC Undervoltage Lockout Threshold|VCC Falling||5<br>5.3<br>5.6|V|
|VUVLO_VCC|VCC Undervoltage Lockout Threshold|Hysteresis||0.3|V|
|VOVLO_VCC|VCC OVLO Threshold|VCC Rising||14.6|V|
|VOVLO_VCC|VCC OVLO Threshold|Hysteresis||0.8|V|



**BG Gate Driver Supply (BGV** **CC** **-BGRTN)**

|V<br>BGVCC-BGRTN|BG Driver Supply Voltage Range<br>(With Respect to BGRTN)|Col3|Col4|4 14|V|
|---|---|---|---|---|---|
|IBGVCC|Total BGVCC Current (Note 4)|BG = Low||8|µA|
|IBGVCC|Total BGVCC Current (Note 4)|BG = High||100|µA|
|VUVLO_BGVCC|Undervoltage Lockout Threshold|BGVCC Falling, With Respect to BGRTN||3.4|V|
|VUVLO_BGVCC|Undervoltage Lockout Threshold|Hysteresis||0.3|V|



**TG Gate Driver Supply (BST-SW)**

|V<br>BST-SW|TG Driver Supply Voltage Range<br>(With Respect to SW)|Col3|Col4|4 14|V|
|---|---|---|---|---|---|
|IBST|Total BST Current (Note 4)|TG = Low||8|µA|
|IBST|Total BST Current (Note 4)|TG = High||100|µA|
|VUVLO_BST|Undervoltage Lockout Threshold|BST Falling, With Respect to SW||3.4|V|
|VUVLO_BST|Undervoltage Lockout Threshold|Hysteresis||0.3|V|



**Input Signal (PWM, EN)**

|V<br>IH(TG)|TG Turn-On Input Threshold|PWM Rising|l|2.6 3.1 3.6|V|
|---|---|---|---|---|---|
|VIL(TG)|TG Turn-Off Input Threshold|PWM Falling|l|2.45<br>2.95<br>3.45|V|
|VIH(BG)|BG Turn-On Input Threshold|PWM Falling|l|0.5<br>1<br>1.5|V|
|VIL(BG)|BG Turn-Off Input Threshold|PWM Rising|l|0.75<br>1.25<br>1.75|V|
|VPWM_TRI|PWM Input Three-State Float Voltage|||1.9<br>2.1<br>2.3|V|
|RUP_PWM|PWM Internal Pull-Up Resistor|To Internal 4.5V Supply||48|kΩ|
|RDOWN_PWM|PWM Internal Pull-Down Resistor|||42|kΩ|
|VENR|EN Pin Rising Threshold|EN Rising|l|1.1<br>1.2<br>1.3|V|
|VENF|EN Pin Falling Threshold|EN Falling||1.1|V|
|REN|EN Pin Internal Pull-Down Resistor|||2|MΩ|



**Dead-Time and FAULT (DT, FLT)**

|t<br>PLH(BG) /<br>t<br>PLH(TG)|BG/TG Low to TG/BG High Propagation<br>Delay (Dead-Time)|R = 0Ω<br>DT|Col4|32|ns|
|---|---|---|---|---|---|
|||RDT = 24.9kΩ||43|ns|
|||RDT = 64.9kΩ||62|ns|
|||RDT = 100kΩ||76|ns|
|||RDT = Open||250|ns|
|RFLTb|Open Drain Pull-Down Resistance|||60|Ω|
|tFLTb|FLT Pin Release Delay|Low to High||100|µs|



Rev. B



[For more information www.analog.com](https://www.analog.com)


# 3


## LTC7060

### ELECTRICAL CHARACTERISTICS The l denotes the specifications which apply over the specified operating

**temperature range, otherwise specifications are at T** **A** **= 25°C (Note 2). V** **CC** **= V** **BGVCC** **= V** **BST** **=10V, V** **BGRTN** **= V** **SW** **= 0V, unless**
**otherwise noted.**


**SYMBOL** **PARAMETER** **CONDITIONS** **MIN** **TYP** **MAX** **UNITS**


**Low Side Gate Driver Output (BG)**

|V<br>OH(BG)|BG High Output Voltage|I = –100mA, V = V – V<br>BG OH(BG) BGVCC BG|Col4|150|mV|
|---|---|---|---|---|---|
|VOL(BG)|BG Low Output Voltage|IBG = 100mA, VOL(BG)=VBG– VBGRTN||80|mV|
|RUP(BG)|BG Pull-Up Resistance|VBGVCC-BGRTN =10V||1.5|Ω|
|RDOWN(BG)|BG Pull-Down Resistance|VBGVCC-BGRTN =10V||0.8|Ω|



**High Side Gate Driver Output (TG)**


|V<br>OH(TG)|TG High Output Voltage|I = –100mA, V = V – V<br>TG OH(TG) BST TG|Col4|150|mV|
|---|---|---|---|---|---|
|VOL(TG)|TG Low Output Voltage|ITG = 100mA, VOL(TG) = VTG – VSW||80|mV|
|RUP(TG)|TG Pull-Up Resistance|VBST-SW = 10V||1.5|Ω|
|RDOWN(TG)|TG Pull-Down Resistance|VBST-SW = 10V||0.8|Ω|


|Switching Time|Col2|Col3|Col4|Col5|Col6|
|---|---|---|---|---|---|
|tPHL(BG)|PWM High to BG Low Propagation Delay|||17|ns|
|tPHL(TG)|PWM Low to TG Low Propagation Delay|||17|ns|
|tr(BG)|BG Output Rise Time|CLOAD = 3.3nF (Note 5)||18|ns|
|tf(BG)|BG Output Fall Time|CLOAD = 3.3nF (Note 5)||13|ns|
|tr(TG)|TG Output Rise Time|CLOAD = 3.3nF (Note 5)||18|ns|
|tf(TG)|TG Output Fall Time|CLOAD = 3.3nF (Note 5)||13|ns|
|tPH(EN)|EN High to TG/BG High Propagation Delay|||30|ns|
|tPL(EN)|EN Low to TG/BG Low Propagation Delay|||36|ns|



**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Ratings for extended periods may affect device reliability and
lifetime.

**Note 2:** The LTC7060E is guaranteed to meet performance specifications
from 0°C to 85°C junction temperature. Specifications over the −40°C
to 125°C operating junction temperature range are assured by design,
characterization and correlation with statistical process controls. The
LTC7060I is guaranteed over the −40°C to 125°C operation junction
temperature range. The LTC7060J is guaranteed over the −40°C to 150°C
operation junction temperature range. The LTC7060H is guaranteed over
the −40°C to 150°C operation junction temperature range. High junction
temperature degrades operation lifetimes; operating lifetime is derated



for junction temperatures greater than 125°C. Note that the maximum
ambient temperature consistent with these specifications is determined by
specific operating conditions in conjunction with board layout, the rated
package thermal impedance and other environment factors.

**Note 3:** T J is calculated from the ambient temperature T A and power
dissipation PD according to the following formula

T J = T A + (P D - 51°C/W) for LFCSP package; T J = T A + (P D - 40°C/W) for
MSOP package.
**Note 4:** The total current includes both the current from BGV CC /BST to
BGRTN/SW and the current to SGND. Dynamic supply current is higher
due to the gate charge being delivered at the switching frequency.

**Note 5:** Rise and fall times are measured using 10% and 90% levels.


Rev. B


# 4



[For more information www.analog.com](https://www.analog.com)


### **TYPICAL PERFORMANCE CHARACTERISTICS**


## LTC7060

**T** **A** **= 25°C, unless otherwise noted.**



1.4


1.3


1.2


1.1


1.0





**EN Pin Thresholds vs** **Quiescent Supply Current vs**
**Temperature** **Supply Voltage**


400



3.5


3.0


2.5


2.0


1.5


1.0



**PWM Pin Thresholds vs**
**Temperature**





350


300


250


200


150


100


50



0.5

|V|IH(TG)|Col3|Col4|Col5|Col6|Col7|Col8|
|---|---|---|---|---|---|---|---|
||||VIL(T|G)||||
|||||||||
|||||||||
||||~~VIL~~|~~(BG)~~||||
||||VIH(BG|)||||

–45 –20 5 30 55 80 105 130 155

TEMPERATURE (°C)


7060 G01



0.9

|Col1|Col2|Col3|Col4|Col5|Col6|Col7|Col8|
|---|---|---|---|---|---|---|---|
||||EN RI|SING||||
|||||||||
||||EN FA|LLIN|G|||
|||||||||

–45 –20 5 30 55 80 105 130 155

TEMPERATURE (°C)


7060 G02



0

|Col1|Col2|Col3|IV|CC|Col6|Col7|
|---|---|---|---|---|---|---|
||||||||
||||||||
||||||||
||||||||
|I|BST, TG|= H||~~IBGVC~~|~~C, BG =~~|~~ H~~|
||||||||
|I|BST, TG|= L||IBGV|CC, BG =|L|

6 7 8 9 11 12 13 14

V CC, V BGVCC-BGRTN, V BST-SW (V)

7060 G03



**V** **CC** **Undervoltage Lockout** **V** **CC** **Overvoltage Lockout** **Supply Current vs Input**
**Thresholds vs Temperature** **Thresholds vs Temperature** **Frequency**



6.0


5.8


5.6


5.4


5.2



800


700


600


500


400


300


200


100



40


35


30


25


20


15


10


5







15.0


14.5


14.0


13.5





5.0

|Col1|Col2|Col3|Col4|Col5|Col6|Col7|Col8|
|---|---|---|---|---|---|---|---|
||||VCC|RISIN|G|||
|||||||||
|||||||||
||||VCC F|ALLIN|G|||

–45 –20 5 30 55 80 105 130 155

TEMPERATURE (°C)


7060 G04



13.0

|Col1|Col2|Col3|VCC R|ISING|Col6|Col7|Col8|
|---|---|---|---|---|---|---|---|
|||||||||
|||||||||
||||V~~CC ~~|FALLIN|G|||
|||||||||

–45 –20 5 30 55 80 105 130 155

TEMPERATURE (°C)


7060 G05



0 0

|VCC = B<br>CTG = CB|GVCC = B<br>G = 3.3n|Col3|Col4|ST = 10V<br>F|Col6|Col7|
|---|---|---|---|---|---|---|
|SW = BG|RTN = 0|RTN = 0|RTN = 0|V|||
||||||||
||||||||
||||||||
||||||||
||||||||
||||||||
||||||||

0 200 400 600 800 1000

FREQUENCY (kHz)


7060 G06



**Switching Supply Current vs Load** **Rise and Fall Time vs Floating** **Rise and Fall Time vs Load**
**Capacitance** **Supply Voltage** **Capacitance**





100


10


1











100


10



0.1

|VCC = B<br>SW = BG|GVCC<br>RTN|= BS<br>= 0V|T|= 1|0V|Col7|Col8|Col9|Col10|
|---|---|---|---|---|---|---|---|---|---|
|~~R= 2~~|~~.9k~~|||||||||
|~~DT~~||||||||||
|||||||||||
|||||||||||
|||||||||||
|||||||||||
||||~~I~~|||~~, I~~||~~; f= 10~~|~~kHz~~|
||||~~B~~<br>~~I~~|~~GV~~<br>|~~CC~~<br>|~~, I~~|~~S~~<br>|~~IN ~~<br>~~; f = 50~~|~~0kHz~~|
||||~~B~~<br>IV|~~V~~<br>CC;|~~C~~<br> fI|N =|~~S~~<br> 5|~~IN~~<br>00kHz||
|||||||||||

1 10 30

LOAD CAPACITANCE (nF)

7060 G07



30


28


26


24


22


20


18


16


14


12



10

|CLO|AD =|3.3nF|Col4|Col5|Col6|Col7|Col8|Col9|Col10|
|---|---|---|---|---|---|---|---|---|---|
|||||||||||
|||||||||~~t~~||
|||||||||~~r~~<br>tf|~~(TG)~~<br>TG)|
|||||||||~~t~~r<br>~~t~~|(BG)<br>|
|||||||||~~f~~|~~BG)~~|
|||||||||||
|||||||||||
|||||||||||
|||||||||||

4 5 6 7 8 9 10 11 12 13 14

V BGVCC-BGRTN, V BST-SW (V)


7060 G08


[For more information www.analog.com](https://www.analog.com)



5

|VCC = B<br>SW = BG|GVCC<br>RTN|= BS<br>= 0V|T|= 1|0|V|Col8|Col9|Col10|Col11|
|---|---|---|---|---|---|---|---|---|---|---|
|~~R = 2~~|~~.9k~~||||||||||
|~~DT~~|||||||||||
||||||||||||
||||||||||||
||||||||||||
||||||||||||
||||||||||~~tr~~<br>~~t~~|~~(TG)~~<br>|
||||||||||~~f~~<br>~~t~~|~~(TG)~~<br>|
||||||||||~~t~~|~~(BG)~~<br>|
||||||||||~~f~~|~~(BG)~~|

1 10 30

LOAD CAPACITANCE (nF)


7060 G09


Rev. B
# 5


## LTC7060

### **TYPICAL PERFORMANCE CHARACTERISTICS**



**T** **A** **= 25°C, unless otherwise noted.**



**Propagation Delay vs Floating** **Propagation Delay vs**
**Supply Voltage** **Temperature** **Dead-Time vs R** **DT**





60


50


40


30


20



50


40


30


20









80


70


60


50


40


30
0 20 40 60 80 100

R DT (kΩ)

7060 G12



10

|Col1|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
||||||
|||~~tP~~|~~L(EN)~~||
||~~tP~~|~~H(EN)~~|||
|||tPHL(TG)|~~tPHL(BG)~~||

4 6 8 10 12 14

V BGVCC-BGRTN, V BST-SW (V)


7060 G10



10

|VCC =<br>BGRT<br>NO L|BGV<br>N = S<br>OAD|CC = B<br>W = 0|ST =1<br>V|0V|Col6|tPL(EN)|Col8|
|---|---|---|---|---|---|---|---|
||||||t|PH(EN)||
||~~t~~|||||||
||tP<br>~~P~~|HL(TG<br>~~L(BG)~~|)<br>|||||

–45 –20 5 30 55 80 105 130 155

TEMPERATURE (°C)

7060 G11



100


80


60


40



**Dead-Time vs Floating Supply**
**Voltage** **Dead-Time vs Temperature**


80









70


60


50


40


30



20

|Col1|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
||t|PLH(BG/TG|), RDT = 6|4.9kΩ|
||t|PLH(BG/TG|), RDT =|24.9kΩ|
||t|PLH(BG/TG|), RDT = 0|Ω|

4 6 8 10 12 14

V BGVCC-BGRTN, V BST-SW (V)


7060 G13


**TG/BG Pull-Up and Pull-Down**
**Resistance vs Temperature**


3


2


1


|BGV<br>BGR|CC = B<br>TN = S|ST =1<br>W = 0|0V<br>V|Col5|Col6|Col7|Col8|
|---|---|---|---|---|---|---|---|
|~~NO~~|~~OAD~~||~~t~~||~~, R~~|~~= 64.~~|~~kΩ~~|
||||~~PLH~~<br>|~~BG/TG~~<br>|~~)DT~~<br>|||
|~~t~~P|LH(BG|/TG)~~, R~~|DT~~ =~~|~~4.9k~~||||
|||||||||
||||~~tP~~|~~LH(BG~~|~~/TG),~~|~~DT =~~|~~Ω~~|



0

|BGVC<br>BGRT|C = B<br>N = S|ST =10<br>W = 0|V<br>V|Col5|Col6|Col7|Col8|
|---|---|---|---|---|---|---|---|
|||||||||
||||||R<br>R<br>R<br>R|UP(TG<br>DOWN<br>UP(BG<br>DOWN|)<br>(TG)<br>)<br>(BG)|

–45 –20 5 30 55 80 105 130 155

TEMPERATURE (°C)


7060 G15



20
–45 –20 5 30 55 80 105 130 155

TEMPERATURE (°C)


7060 G14


**TG/BG Pull-Up and Pull-Down**
**Resistance vs Floating Supply**
**Voltage**


3


2


1


0

|Col1|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
|||RUP(BG),|RUP(TG)||
||RDO|WN(BG), R|DOWN(TG|)|

4 6 8 10 12 14

V BGVCC-BGRTN, V BST-SW (V)


7060 G16



Rev. B


# 6



[For more information www.analog.com](https://www.analog.com)


### **PIN FUNCTIONS**

**V** **CC** **:** V CC Supply. IC bias supply referred to the SGND pin.
An internal 4.5V supply is generated from the V CC supply
to bias most of the internal circuitry. A bypass capacitor
with a minimum value of 0.1uF should be tied between
this pin and the SGND pin.


**BGV** **CC** **:** Bottom MOSFET Driver Supply. The bottom
MOSFET gate driver is biased between this pin and the
BGRTN pin. An external capacitor should be tied between
this pin and BGRTN and placed close to the IC.


**BGRTN:** Bottom MOSFET Driver Return. The bottom
gate driver is biased between BGV CC and BGRTN. Kelvin
connect BGRTN to the bottom MOSFET source pin for
high noise immunity. The voltage difference between the
BGRTN pin and the SGND can be –10V to 100V.


**BG:** Bottom MOSFET Gate Driver Output. This pin drives
the gate of the N-channel MOSFET between BGRTN and
BGV CC .


**BST:** Top MOSFET Driver Supply. The top MOSFET gate
driver is biased between this pin and the SW pin. An external capacitor should be tied between this pin and the SW
pin and placed close to the IC.


**SW:** Top MOSFET Driver Return. The top gate driver is
biased between BST and SW. Kelvin connect SW to the top
MOSFET source pin for high noise immunity. The voltage
difference between the SW pin and SGND can be –10V
to 100V.

### **BLOCK DIAGRAM**


## LTC7060

**TG:** Top MOSFET Gate Driver Output. This pin drives the
gate of the N-channel MOSFET between SW and BST.


**DT:** Dead-Time Program Pin Referred to the SGND Pin.
A single resistor from this pin to SGND sets the BG/TG
low to TG/BG high propagation delay. See the operation
section for details.


**PWM:** Three-State Gate Driver Input Signal Referred to
the SGND Pin. The TG/BG state is determined by the voltage at this pin. If this pin is floating, an internal resistor
divider triggers the High-Z mode in which both BG and
TG are turned off. Trace capacitance on this pin should
be minimized.


**EN:** Enable Control Input Pin Referred to the SGND Pin.
A voltage on this pin above 1.2V enables the gate drivers.
The TG and BG pins are both in the low state if this pin
is logic low.


**FLT:** Open Drain Fault Output Pin Referred to the SGND
Pin. Open-drain output that pulls to SGND during V CC
UVLO/OVLO and floating supplies UVLO condition. The
typical pull-down resistance is 60Ω.


**NC:** No Internal Connection. Always keep this pin floating.
It is intentionally skipped to isolate adjacent high voltage
pins.


**SGND:** Chip Ground. The exposed pad must be soldered
to the PCB ground for electrical contact and for rated
thermal performance.
































|Col1|Col2|
|---|---|
|DRIVER<br>LOGIC<br>SHOOT-<br>THROUGH<br>PROTECTION|DRIVER<br>LOGIC<br>SHOOT-<br>THROUGH<br>PROTECTION|





7060 BD



[For more information www.analog.com](https://www.analog.com)



Rev. B
# 7


## LTC7060

### **TIMING DIAGRAM**

EN











PWM


TG


BG

### **OPERATION**


**OVERVIEW**





















7060 TD









The LTC7060 receives a ground-referenced, low voltage digital PWM signal to drive two N-channel power
MOSFETs in a half-bridge configuration. The gate of the
low side MOSFET is driven high or low, swinging between
BGV CC and BGRTN, depending on the state of the PWM
pin. Similarly, the gate of the high side MOSFET is driven
complimentary to the low side MOSFET, swinging between
BST and SW.


Both the low side and high side drivers are floating gate
drivers. The unique double floating architecture makes the
gate driver outputs robust and less sensitive to ground
noise. The symmetric design allows the half-bridge output
to be inverting or non-inverting of the input logic.


**V** **CC** **SUPPLY**


V CC is the power supply for the LTC7060’s internal circuitry.
An internal 4.5V supply is generated from the V CC supply
to bias most of the internal circuits referred to SGND. The
V CC pin may be tied to the BGV CC pin if SGND and BGRTN
are at the same potential. V CC is independent of V IN .


**INPUT STAGE (PWM, EN)**


The LTC7060 employs a three-state PWM input with
fixed transition thresholds. The relationship between



the transition thresholds and three input states of the
LTC7060 is illustrated in Figure 1. When the voltage on
PWM is greater than the threshold V IH(TG), TG is pulled up
to BST, turning the high side MOSFET on. This MOSFET
will stay on until PWM falls below V IL(TG) . Similarly, when
PWM is less than V IH(BG), BG is pulled up to BGV CC, turning the low side MOSFET on. BG will stay high until PWM
increases above the threshold V .
IL(BG)


The hysteresis between the corresponding V IH and V IL
voltage levels eliminates false triggering due to the noise
during switch transitions. However, care should be taken
to keep noise from coupling into the PWM pin, particularly
in high frequency, high voltage applications.


The thresholds are positioned to allow for a region in
which both BG and TG are low. An internal resistor divider



TG HIGH
V IH(TG) TG LOW TG HIGH


TG LOW



PWM



BG LOW


BG HIGH



V IL(BG)



BG LOW


BG HIGH



V IL(TG)


V IH(BG)


7060 F01


Rev. B



**Figure 1. Three-State PWM Operation**


# 8



[For more information www.analog.com](https://www.analog.com)


### **OPERATION**

sets the PWM pin voltage into this region if the signal
driving the PWM pin goes into a high impedance state.


The EN pin can also be used to keep both BG and TG low
if the high impedance state is not available from the PWM
driving signal. Driving the EN pin low keeps both TG and
BG off, and driving the EN pin high enables TG and BG
switching based on the PWM input. There is an internal
2MΩ pull-down resistor from the EN pin to SGND, keeping the EN default state low if its input is not driven.


Both three-state PWM and EN pin can be used by the
controller IC to perform the Discontinuous Conduction
Mode (DCM) in switching regulator applications.


**OUTPUT STAGE**


A simplified version of the LTC7060’s output stage is
shown in Figure 2. The BG and TG design are symmetric
and they both have floating gate driver outputs. The pullup device is a PMOS with a typical 1.5Ω R DS(ON) and the
pull-down device is a NMOS with a typical 0.8Ω R DS(ON) .
The wide driver supply voltage ranging from 4V to 14V
enables the driving of different power MOSFETs, such
as logic level or higher threshold MOSFETs. However,
the LTC7060 is optimized for higher threshold MOSFETs
(e.g. BST-SW = 10V and BGV CC -BGRTN = 10V). The driver


## LTC7060

output pull-up and pull-down resistance may increase
with lower driver supply voltage.


Since the power MOSFETs generally account for the
majority of the power loss in a converter, it is important
to turn them on and off quickly, thereby minimizing the
transition time and power loss. The LTC7060’s typical
1.5Ω pull-up resistance and 0.8Ω pull-down resistance
are equivalent to 3A peak pull-up current and 6A peak pull
down current at a 10V driver supply. Both BG and TG can
produce a rapid turn-on transition for the MOSFETs with
capability of driving a 3.3nF load with 18ns rise time.


Furthermore, a strong pull-down on the driver outputs
prevents cross-conduction current. For example, in the
half-bridge configuration shown in Figure 2, when BG
turns the low side power MOSFET off and TG turns the
high side power MOSFET on, the voltage on the SW pin
could rise to V IN very rapidly. This high frequency positive voltage transient will couple through the C GD capacitance of the low side power MOSFET to the BG pin. If the
BG pin is not held down sufficiently, the voltage on the
BG pin could rise above the threshold voltage of the low
side power MOSFET, momentarily turning it back on. As
a result, both the high side and low side MOSFETs would
be conducting, which would cause significant cross-conduction current to flow through the MOSFETs from V IN
to ground, thereby incurring substantial power loss and
potentially damaging the MOSFETs. For this reason, short
PCB traces for the BG and TG pins, which minimize the
parasitic inductances, are recommended.


**PROTECTION CIRCUITRY**


When using the LTC7060, care must be taken not to
exceed any of the ratings specified in the Absolute
Maximum Ratings section. As an added safeguard, the
LTC7060 incorporates overtemperature shutdown feature. If the junction temperature reaches approximately
180°C, the LTC7060 will enter thermal shutdown mode
and BG will be pulled to BGRTN; TG will be pulled to SW.
Normal operation will resume when the junction temperature cools down below 165°C. The overtemperature level
is not production tested. The LTC7060 is guaranteed to
operate below 150°C.


Rev. B



















HIGH SIDE
POWER MOSFET


LOW SIDE
POWER MOSFET


7060 F02



**Figure 2. Simplified Output Stage in Half-Bridge Configuration**



[For more information www.analog.com](https://www.analog.com)


# 9


## LTC7060

### **OPERATION**

The LTC7060 contains both undervoltage and overvoltage
lockout detectors that monitor the V CC supply. When V CC
falls below 5.3V or rises above 14.6V, BG and TG pins are
pulled to BGRTN and SW, respectively, turning off both
the external MOSFETs. When V CC has adequate supply
voltage but less than the overvoltage threshold, normal
operation will resume.


Additional undervoltage lockout circuitry is included in
each floating driver supply. The BG will be pulled down to
BGRTN when the floating voltage from BGV CC to BGRTN
falls below 3.3V. Similarly, the TG will be pulled down
to SW when the floating voltage from BST to SW is less
than 3.3V.


The normal operation and undervoltage/overvoltage logic
table is shown in Table 1.


**Table 1. Normal Operation and Undervoltage/Overvoltage Logic**









|PWM|EN|V<br>CC<br>UVLO or<br>OVLO|(BST-SW)<br>UVLO|(BGV -<br>CC<br>BGRTN)<br>UVLO|TG|BG|
|---|---|---|---|---|---|---|
|X|L|X|X|X|L|L|
|X|X|Y|X|X|L|L|
|L|H|N|X|N|L|H|
|L|H|N|X|Y|L|L|
|H|H|N|N|X|H|L|
|H|H|N|Y|X|L|L|
|HIGH-Z|H|X|X|X|L|L|


Note: “X” means "Don't Care"


**ADAPTIVE SHOOT-THROUGH PROTECTION**


Internal adaptive shoot-through protection circuitry monitors the external MOSFETs to ensure that they do not
conduct simultaneously. The LTC7060 does not allow the
bottom MOSFET to turn on until the gate-source voltage
on the top MOSFET is sufficiently low, and vice-versa. This
feature improves efficiency and reliability by eliminating
potential shoot-through current through the MOSFETs
during switching transitions.


**PROGRAMMABLE DEAD-TIME**


To ensure robust shoot-through protection in high voltage
half-bridge configuration and switched capacitor converter



applications, the LTC7060 provides a DT pin which can
be used to program the propagation delay during BG/TG
low to TG/BG high transition (Dead-Time). An external
resistor (R DT ) from the DT pin to the SGND equally sets
both the BG low to TG high propagation delay and the TG
low to BG high propagation delay. Their relationship can
be seen in Figure 3. The Dead-Time can be estimated by
the following equation when the R DT is less than 100kΩ:


Dead-Time = R DT - 0.44ns/kΩ + 32ns


If the DT pin is shorted to SGND, the Dead-Time is 32ns.
If the DT Pin is floating, the Dead-Time is around 250ns.


80


70


60


50


40


30
0 20 40 60 80 100

R DT (kΩ)

7060 F03


**Figure 3. Dead-Time vs R** **DT**


**FAULT FLAG**


The FLT pin is connected to the open-drain of an internal
N-channel MOSFET. It needs a pull-up resistor (e.g. 51k)
tied to a supply such as V CC or any other bias voltage up
to 15V. The FLT pin is pulled low to SGND immediately if
any of these conditions are met:


a. The V CC is below its UVLO threshold or above its
OVLO threshold.


b. (BGV CC -BGRTN) is below its UVLO threshold.


c. (BST-SW) is below its UVLO threshold.


d. The junction temperature reaches approximately
180°C.


When all the faults are cleared, the FLT pin is pulled up by
the external resistor after a built-in 100µs delay.


Rev. B


# 10



[For more information www.analog.com](https://www.analog.com)


### **APPLICATIONS INFORMATION**

**BOOTSTRAPPED SUPPLY (BGV** **CC** **-BGRTN, BST-SW)**


Either or both of the BGV CC -BGRTN and BST-SW supplies can be bootstrapped supplies. An external boost
capacitor, C B, connected between BGV CC and BGRTN, or
between BST and SW, supplies the gate driver voltage for
its respective MOSFET driver. When the external MOSFET
is turned on, the driver places the C B voltage across the
gate-source of the MOSFET. This enhances the MOSFET
and turns it on.


The charge to turn on the external MOSFET is referred to
gate charge, Q G, and is typically specified in the external
MOSFET data sheet. The boost capacitor, C B, needs to
have at least 10 times the gate capacitance to turn on the
external MOSFET fully. Gate charge can range from 5nC
to hundreds of nC and is influenced by the gate drive level
and type of external MOSFET used. For most applications, a capacitor value of 0.1uF for C B will be sufficient.
However, if multiple MOSFETs are paralleled and driven
by the LTC7060, C B capacitance needs to be increased
correspondingly.


An external supply, typically V CC connected through a
Schottky diode, is required to keep the C B charged. The
LTC7060 does not charge the C B and always discharges
the C B . When the BG/TG is high, the total current from
BGV CC /BST to BGRTN/SW and SGND is typically 100µA;
when the BG/TG is low, the total current from BGV CC /BST
is typically 8µA.


**POWER DISSIPATION**


To ensure proper operation and long-term reliability, the
LTC7060 must not operate beyond its maximum temperature rating. Package junction temperature can be
calculated by:


T J = T A + (P D )(θ JA )


where:


T J = junction temperature


T A = ambient temperature


P D = power dissipation


θ JA = junction-to-ambient thermal resistance


## LTC7060

Power dissipation consists of standby, switching and
capacitive load power losses:


P D = P DC + P AC + P QG


where:


P DC = quiescent power loss


P AC = internal switching loss at input frequency f IN


P QG = loss due to turning on and off external MOSEFT
with gate charge Q G at frequency f IN


The LTC7060 consumes very little quiescent current. The
DC power loss at V CC = 10V is only (10V)(0.4mA) = 4mW.


At a particular switching frequency, the internal power
loss increases due to both AC currents required to charge
and discharge internal nodal capacitances and cross-conduction currents in the internal logic gates. The sum of the
quiescent current and internal switching current with no
load are shown in the Typical Performance Characteristics
plot of Switching Supply Current vs Input Frequency.


The gate charge losses are primarily due to the large AC
currents required to charge and discharge the capacitance
of the external MOSFETs during switching. For identical
pure capacitive loads C LOAD on BG and TG at switching
frequency f IN, the load losses would be:

P CLOAD = (C LOAD )(f IN )[(V BST-SW ) [2] + (V BGVCC-BGRTN ) [2] ]


In a typical synchronous buck configuration, the V CC is
connected to the power for the bottom MOSFET driver,
BGV CC . V BST-SW is equal to V CC -V D, where V D is the forward voltage drop of the external Schottky diode between
V CC and BST. If this drop is small relative to V CC, the load
losses can be approximated as:

P CLOAD ≈ 2(C LOAD )(f IN )(V CC ) [2]


Unlike a pure capacitive load, a power MOSFET’s gate
capacitance seen by the driver output varies with its V GS
voltage level during switching. A MOSFET’s capacitive
load power dissipation can be calculated using its gate
charge, Q G . The Q G value corresponding to the MOSFET’s
V GS value (V CC in this case) can be readily obtained
from the manufacturer’s Q G vs V GS curves. For identical
MOSFETs on BG and TG:


P QG ≈ 2(Q G )(f IN )(V CC )


Rev. B



[For more information www.analog.com](https://www.analog.com)


# 11


## LTC7060

### **APPLICATIONS INFORMATION**

**BYPASSING AND GROUNDING**


The LTC7060 requires proper bypassing on the V CC,
V BST-SW, and V BGVCC-BGRTN supplies due to its high
speed switching (nanoseconds) and large AC currents
(amperes). Careless component placement and PCB
trace routing may cause excessive ringing and under/
overshoot.


To obtain the optimum performance form the LTC7060:


- Mount the bypass capacitors as close as possible
between the V CC and SGND pins, the BGV CC and
BGRTN pins, and the BST and SW pins. The leads
should be shortened as much as possible to reduce
lead inductance.


- Use a low inductance, low impedance ground plane
to reduce any ground drop and stray capacitance.
Remember that the LTC7060 switches greater than
5A peak currents and any significant ground drop will
degrade signal integrity.




- Plan the power/ground routing carefully. Know where
the large load switching current is coming from and
going to. Maintain separate ground return paths for
the input pin and the output power stage.


- Kelvin connect the TG pin to the top MOSFET gate and
SW pin to the top MOSFET source. Kelvin connect
the BG pin to the bottom MOSFET gate and BGRTN
to the bottom MOSFET source. Keep the copper trace
between the driver output pin and load short and
wide.


- Be sure to solder the Exposed Pad on the back side of
the LTC7060 packages to the board. Failure to make
good thermal contact between the exposed back side
and the copper board will result in thermal resistances
far greater than specified for the packages.


Rev. B


# 12



[For more information www.analog.com](https://www.analog.com)


### **TYPICAL APPLICATIONS**


|Col1|Col2|Col3|Col4|Col5|Col6|0.22µF 0.22µF|Col8|Col9|Col10|
|---|---|---|---|---|---|---|---|---|---|
|||||||0.22µF<br>0.22µF|0.22µF|0.22µF|0.22µF|
|||||||0.22µF<br>0.22µF|0.22µF|0.22µF|0.22µF|
|||||||0.22µF<br>0.22µF|0.22µF|||
||||||||||RUN|
|||||||||||
|||||||||||
||||||||||RUN|



[For more information www.analog.com](https://www.analog.com)


## LTC7060

Rev. B
# 13


## LTC7060

### **TYPICAL APPLICATIONS**

|499k|Col2|Col3|Col4|
|---|---|---|---|
|243k|243k|243k|243k|
|649k||||
|1µF||||
|1µF|||100pF|
|1µF|||7871 TA02<br>PGOOD SGND<br><br><br>4.7µF|
|1µF|VFBLOW<br>OVLOW<br>EXTVCC<br>FREQ<br>CLKOUT<br>OVHIGH<br>UVHIGH<br>VFBHIGH<br>FAULT<br>ITHLOW<br>ILIM<br>V5<br>PWM6<br>SNSA6+<br>SNSD6+<br>SNS6–<br>ITHHIGH<br>BUCK<br>LTC7871<br>PWM5<br>SNSA5+<br>SNSD5+<br>SNS5–<br>PWM4<br>SNSA4+<br>SNSD4+<br>SNS4–<br><br>SDO<br>CSB<br>PWMEN<br>DRVSET<br>PWM1<br>SNSA1+<br>SNSD1+<br>SNS1–<br>PWM2<br>SNSA2+<br>SNSD2+<br>SNS2–<br>PWM3<br>SNSA3+<br>SNSD3+<br>SNS3–<br>SETCUR<br>SYNC<br>MODE<br>RUN<br>DRVCC<br>SS<br>IMON|VFBLOW<br>OVLOW<br>EXTVCC<br>FREQ<br>CLKOUT<br>OVHIGH<br>UVHIGH<br>VFBHIGH<br>FAULT<br>ITHLOW<br>ILIM<br>V5<br>PWM6<br>SNSA6+<br>SNSD6+<br>SNS6–<br>ITHHIGH<br>BUCK<br>LTC7871<br>PWM5<br>SNSA5+<br>SNSD5+<br>SNS5–<br>PWM4<br>SNSA4+<br>SNSD4+<br>SNS4–<br><br>SDO<br>CSB<br>PWMEN<br>DRVSET<br>PWM1<br>SNSA1+<br>SNSD1+<br>SNS1–<br>PWM2<br>SNSA2+<br>SNSD2+<br>SNS2–<br>PWM3<br>SNSA3+<br>SNSD3+<br>SNS3–<br>SETCUR<br>SYNC<br>MODE<br>RUN<br>DRVCC<br>SS<br>IMON|VFBLOW<br>OVLOW<br>EXTVCC<br>FREQ<br>CLKOUT<br>OVHIGH<br>UVHIGH<br>VFBHIGH<br>FAULT<br>ITHLOW<br>ILIM<br>V5<br>PWM6<br>SNSA6+<br>SNSD6+<br>SNS6–<br>ITHHIGH<br>BUCK<br>LTC7871<br>PWM5<br>SNSA5+<br>SNSD5+<br>SNS5–<br>PWM4<br>SNSA4+<br>SNSD4+<br>SNS4–<br><br>SDO<br>CSB<br>PWMEN<br>DRVSET<br>PWM1<br>SNSA1+<br>SNSD1+<br>SNS1–<br>PWM2<br>SNSA2+<br>SNSD2+<br>SNS2–<br>PWM3<br>SNSA3+<br>SNSD3+<br>SNS3–<br>SETCUR<br>SYNC<br>MODE<br>RUN<br>DRVCC<br>SS<br>IMON|
|1µF|VFBLOW<br>OVLOW<br>EXTVCC<br>FREQ<br>CLKOUT<br>OVHIGH<br>UVHIGH<br>VFBHIGH<br>FAULT<br>ITHLOW<br>ILIM<br>V5<br>PWM6<br>SNSA6+<br>SNSD6+<br>SNS6–<br>ITHHIGH<br>BUCK<br>LTC7871<br>PWM5<br>SNSA5+<br>SNSD5+<br>SNS5–<br>PWM4<br>SNSA4+<br>SNSD4+<br>SNS4–<br><br>SDO<br>CSB<br>PWMEN<br>DRVSET<br>PWM1<br>SNSA1+<br>SNSD1+<br>SNS1–<br>PWM2<br>SNSA2+<br>SNSD2+<br>SNS2–<br>PWM3<br>SNSA3+<br>SNSD3+<br>SNS3–<br>SETCUR<br>SYNC<br>MODE<br>RUN<br>DRVCC<br>SS<br>IMON|51k<br>10k<br>V5|51k<br>10k<br>V5|
|1µF|VFBLOW<br>OVLOW<br>EXTVCC<br>FREQ<br>CLKOUT<br>OVHIGH<br>UVHIGH<br>VFBHIGH<br>FAULT<br>ITHLOW<br>ILIM<br>V5<br>PWM6<br>SNSA6+<br>SNSD6+<br>SNS6–<br>ITHHIGH<br>BUCK<br>LTC7871<br>PWM5<br>SNSA5+<br>SNSD5+<br>SNS5–<br>PWM4<br>SNSA4+<br>SNSD4+<br>SNS4–<br><br>SDO<br>CSB<br>PWMEN<br>DRVSET<br>PWM1<br>SNSA1+<br>SNSD1+<br>SNS1–<br>PWM2<br>SNSA2+<br>SNSD2+<br>SNS2–<br>PWM3<br>SNSA3+<br>SNSD3+<br>SNS3–<br>SETCUR<br>SYNC<br>MODE<br>RUN<br>DRVCC<br>SS<br>IMON|51k<br>10k<br>V5|30.1k|


# 14


|TG VCC EN SW FLT BG PWM|BGRTN 1µF DT SGND|
|---|---|
|PWMEN<br>0.22µF<br>30.9k<br>|PWMEN<br>0.22µF<br>30.9k<br>|


|10Ω|PWMEN 0.22µF|
|---|---|
|10Ω||


|10Ω|PWMEN 0.22µF|
|---|---|
|10Ω||


|VLOW 12V/1 90.9k 10k|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
|M11<br>×2<br>M12<br>×2<br>BST<br>TG<br>SW<br>BG<br>BGVCC<br>VCC<br>EN<br>FLT<br>PWM<br>PWMEN<br>1mΩ<br>16.9k<br>1.5k<br>L6<br>6.8µH<br>VHIGH<br>22µF<br>×6<br>110k<br>10k<br>1µF<br>LTC7060<br>0.22µF<br>0.22µF<br>D6<br>30.9k<br>10Ω<br>DRVCC<br>0.1µF<br>D7|M11<br>×2<br>M12<br>×2<br>BST<br>TG<br>SW<br>BG<br>BGVCC<br>VCC<br>EN<br>FLT<br>PWM<br>PWMEN<br>1mΩ<br>16.9k<br>1.5k<br>L6<br>6.8µH<br>VHIGH<br>22µF<br>×6<br>110k<br>10k<br>1µF<br>LTC7060<br>0.22µF<br>0.22µF<br>D6<br>30.9k<br>10Ω<br>DRVCC<br>0.1µF<br>D7|M11<br>×2<br>M12<br>×2<br>BST<br>TG<br>SW<br>BG<br>BGVCC<br>VCC<br>EN<br>FLT<br>PWM<br>PWMEN<br>1mΩ<br>16.9k<br>1.5k<br>L6<br>6.8µH<br>VHIGH<br>22µF<br>×6<br>110k<br>10k<br>1µF<br>LTC7060<br>0.22µF<br>0.22µF<br>D6<br>30.9k<br>10Ω<br>DRVCC<br>0.1µF<br>D7|M11<br>×2<br>M12<br>×2<br>BST<br>TG<br>SW<br>BG<br>BGVCC<br>VCC<br>EN<br>FLT<br>PWM<br>PWMEN<br>1mΩ<br>16.9k<br>1.5k<br>L6<br>6.8µH<br>VHIGH<br>22µF<br>×6<br>110k<br>10k<br>1µF<br>LTC7060<br>0.22µF<br>0.22µF<br>D6<br>30.9k<br>10Ω<br>DRVCC<br>0.1µF<br>D7|M11<br>×2<br>M12<br>×2<br>BST<br>TG<br>SW<br>BG<br>BGVCC<br>VCC<br>EN<br>FLT<br>PWM<br>PWMEN<br>1mΩ<br>16.9k<br>1.5k<br>L6<br>6.8µH<br>VHIGH<br>22µF<br>×6<br>110k<br>10k<br>1µF<br>LTC7060<br>0.22µF<br>0.22µF<br>D6<br>30.9k<br>10Ω<br>DRVCC<br>0.1µF<br>D7|
|M11<br>×2<br>M12<br>×2<br>BST<br>TG<br>SW<br>BG<br>BGVCC<br>VCC<br>EN<br>FLT<br>PWM<br>PWMEN<br>1mΩ<br>16.9k<br>1.5k<br>L6<br>6.8µH<br>VHIGH<br>22µF<br>×6<br>110k<br>10k<br>1µF<br>LTC7060<br>0.22µF<br>0.22µF<br>D6<br>30.9k<br>10Ω<br>DRVCC<br>0.1µF<br>D7|M9<br>×2<br>M10<br>×2<br>M7<br>×2<br>M8<br>×2<br>BGRTN<br>DT<br>SGND<br>0.1µF<br>1.69k<br>1µF<br>0.22µF<br>D5<br>0.22µF<br>D4<br><br>BST<br>TG<br>SW<br>BG<br>BGRTN<br>BGVCC<br>VCC<br>EN<br>FLT<br>PWM<br>DT<br>SGND<br>PWMEN<br>0.1µF<br>1.69k<br>1mΩ<br>16.9k<br>0.1µF<br>1.5k<br>L5<br>6.8µH<br>VHIGH<br>LTC7060<br>0.22µF<br>1µF<br>30.9k<br>10Ω<br>DRVCC<br>BST<br>TG<br>SW<br>BG<br>BGRTN<br>BGVCC<br>VCC<br>EN<br>FLT<br>PWM<br>DT<br>SGND<br>PWMEN<br>0.1µF<br>1.69k<br>1mΩ<br>16.9k<br>0.1µF<br>1.5k<br>L4<br>6.8µH<br>VHIGH<br>LTC7060<br>0.22µF<br>1µF<br>30.9k<br>10Ω<br>DRVCC<br>PWMEN<br>10k<br>V5<br>V5|M9<br>×2<br>M10<br>×2<br>M7<br>×2<br>M8<br>×2<br>BGRTN<br>DT<br>SGND<br>0.1µF<br>1.69k<br>1µF<br>0.22µF<br>D5<br>0.22µF<br>D4<br><br>BST<br>TG<br>SW<br>BG<br>BGRTN<br>BGVCC<br>VCC<br>EN<br>FLT<br>PWM<br>DT<br>SGND<br>PWMEN<br>0.1µF<br>1.69k<br>1mΩ<br>16.9k<br>0.1µF<br>1.5k<br>L5<br>6.8µH<br>VHIGH<br>LTC7060<br>0.22µF<br>1µF<br>30.9k<br>10Ω<br>DRVCC<br>BST<br>TG<br>SW<br>BG<br>BGRTN<br>BGVCC<br>VCC<br>EN<br>FLT<br>PWM<br>DT<br>SGND<br>PWMEN<br>0.1µF<br>1.69k<br>1mΩ<br>16.9k<br>0.1µF<br>1.5k<br>L4<br>6.8µH<br>VHIGH<br>LTC7060<br>0.22µF<br>1µF<br>30.9k<br>10Ω<br>DRVCC<br>PWMEN<br>10k<br>V5<br>V5|0.1µF<br>1.69k<br><br>||
|M11<br>×2<br>M12<br>×2<br>BST<br>TG<br>SW<br>BG<br>BGVCC<br>VCC<br>EN<br>FLT<br>PWM<br>PWMEN<br>1mΩ<br>16.9k<br>1.5k<br>L6<br>6.8µH<br>VHIGH<br>22µF<br>×6<br>110k<br>10k<br>1µF<br>LTC7060<br>0.22µF<br>0.22µF<br>D6<br>30.9k<br>10Ω<br>DRVCC<br>0.1µF<br>D7|||||
|M11<br>×2<br>M12<br>×2<br>BST<br>TG<br>SW<br>BG<br>BGVCC<br>VCC<br>EN<br>FLT<br>PWM<br>PWMEN<br>1mΩ<br>16.9k<br>1.5k<br>L6<br>6.8µH<br>VHIGH<br>22µF<br>×6<br>110k<br>10k<br>1µF<br>LTC7060<br>0.22µF<br>0.22µF<br>D6<br>30.9k<br>10Ω<br>DRVCC<br>0.1µF<br>D7|||||
|M11<br>×2<br>M12<br>×2<br>BST<br>TG<br>SW<br>BG<br>BGVCC<br>VCC<br>EN<br>FLT<br>PWM<br>PWMEN<br>1mΩ<br>16.9k<br>1.5k<br>L6<br>6.8µH<br>VHIGH<br>22µF<br>×6<br>110k<br>10k<br>1µF<br>LTC7060<br>0.22µF<br>0.22µF<br>D6<br>30.9k<br>10Ω<br>DRVCC<br>0.1µF<br>D7|0.1µF<br>1.69k||||
|M11<br>×2<br>M12<br>×2<br>BST<br>TG<br>SW<br>BG<br>BGVCC<br>VCC<br>EN<br>FLT<br>PWM<br>PWMEN<br>1mΩ<br>16.9k<br>1.5k<br>L6<br>6.8µH<br>VHIGH<br>22µF<br>×6<br>110k<br>10k<br>1µF<br>LTC7060<br>0.22µF<br>0.22µF<br>D6<br>30.9k<br>10Ω<br>DRVCC<br>0.1µF<br>D7|BGRTN<br>DT<br>SGND<br>1µF<br>|BGRTN<br>DT<br>SGND<br>1µF<br>|BGRTN<br>DT<br>SGND<br>1µF<br>|BGRTN<br>DT<br>SGND<br>1µF<br>|


|0.1µF 1.69k|Col2|
|---|---|
|0.1µF<br>1.69k<br><br>||


|DRVCC|Col2|
|---|---|
|10Ω|0.22µF|
|10Ω|PWMEN<br>|


|DRVCC|Col2|
|---|---|
|10Ω|0.22µF|
|10Ω|PWMEN<br>|


|Col1|BST BGVCC LTC7060 TG VCC EN SW FLT BG PWM BGRTN DT SGND|
|---|---|
|||
|||


|Col1|BST BGVCC LTC7060 TG VCC EN SW FLT BG PWM BGRTN DT SGND|
|---|---|
|||
|||


|SNSA RUN|SNSA SNSD|
|---|---|
|BGRTN<br>DT<br>SGND<br>1µF<br>16.9k<br>||
|0.1µF<br>1.69k|0.1µF<br>1.69k|
|||



[For more information www.analog.com](https://www.analog.com)



Rev. B


## LTC7060


### **TYPICAL APPLICATIONS**

**Up to 100A High Efficiency 4 to 1 Switched Capacitor Converter**


PV IN

40V to 60V























8V EXTERNAL

SUPPLY
























|DFLS1100|Col2|
|---|---|
|1µF<br>|1µF<br>|
||BSC021N08NS5|
|||

















































































































|Col1|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|
|---|---|---|---|---|---|---|---|---|
||||||||||
||||||||||
||4.7µF<br>BST|4.7µF<br>BST|4.7µF<br>BST|4.7µF<br>BST|4.7µF<br>BST|4.7µF<br>BST|||
|64.9k<br>PWM<br><br>SGN<br>DT<br>EN<br>FLT<br>|64.9k<br>PWM<br><br>SGN<br>DT<br>EN<br>FLT<br>|64.9k<br>PWM<br><br>SGN<br>DT<br>EN<br>FLT<br>|64.9k<br>PWM<br><br>SGN<br>DT<br>EN<br>FLT<br>|64.9k<br>PWM<br><br>SGN<br>DT<br>EN<br>FLT<br>||BSC010NE2LS5|BSC010NE2LS5|BSC010NE2LS5|
|64.9k<br>PWM<br><br>SGN<br>DT<br>EN<br>FLT<br>|64.9k<br>PWM<br><br>SGN<br>DT<br>EN<br>FLT<br>|64.9k<br>PWM<br><br>SGN<br>DT<br>EN<br>FLT<br>|64.9k<br>PWM<br><br>SGN<br>DT<br>EN<br>FLT<br>|64.9k<br>PWM<br><br>SGN<br>DT<br>EN<br>FLT<br>|||||
|64.9k<br>PWM<br><br>SGN<br>DT<br>EN<br>FLT<br>|64.9k<br>PWM<br><br>SGN<br>DT<br>EN<br>FLT<br>|64.9k<br>PWM<br><br>SGN<br>DT<br>EN<br>FLT<br>|64.9k<br>PWM<br><br>SGN<br>DT<br>EN<br>FLT<br>|64.9k<br>PWM<br><br>SGN<br>DT<br>EN<br>FLT<br>|BSC010NE2LS5|BSC010NE2LS5|BSC010NE2LS5|BSC010NE2LS5|


4.7µF





7060 TA04


Rev. B
# 15



























4.7µF







4.7µF



[For more information www.analog.com](https://www.analog.com)


## LTC7060

### **PACKAGE DESCRIPTION**



**MSE Package**
**12-Lead Plastic MSOP, Exposed Die Pad**
(Reference LTC DWG # 05-08-1666 Rev G)


BOTTOM VIEW OF

EXPOSED PAD OPTION



2.845 ±0.102
(.112 ±.004) 0.889 ±0.127 (.112 ±.004)







0.35

REF



5.10
(.201)


(.0165 ±.0015)

TYP



|Col1|2.845 ±0.102 (.112 ±.004)|Col3|Col4|Col5|Col6|Col7|
|---|---|---|---|---|---|---|
||||||||
||||||||
||||||||
||||||||
||||||||


(.0256)
BSC





1.651 ±0.102

(.065 ±.004)



0.12 REF



DETAIL “B”



DETAIL “B”

CORNER TAIL IS PART OF

THE LEADFRAME FEATURE.

FOR REFERENCE ONLY

**NO MEASUREMENT PURPOSE**






|Col1|Col2|Col3|± (.112 ±.004)|Col5|Col6|
|---|---|---|---|---|---|
|1|1|1||||
|1|1|||||
|1|1|||||
|1||||||
|1||||||
|12||||||
|12||||||





RECOMMENDED SOLDER PAD LAYOUT


|0.254 DE|Col2|Col3|
|---|---|---|
|(.010)|(.010)|(.010)|
||||
||||


|4.039 ±0.102 N|4.039 ±0.102|Col3|Col4|Col5|
|---|---|---|---|---|
|12 11 10 9 8 7<br><br>(.159~~±~~.004)<br>(NOTE 3)<br>1<br>2 3 4 5 6<br>3.00±0.102<br>(.118~~±~~.004)<br>(NOTE 4)<br>0.406±0.0<br>(.016~~±~~.00<br>REF<br>4.90±0.152<br>(.193~~±~~.006)|12 11 10 9 8 7<br><br>(.159~~±~~.004)<br>(NOTE 3)|12 11 10 9 8 7<br><br>(.159~~±~~.004)<br>(NOTE 3)|12 11 10 9 8 7<br><br>(.159~~±~~.004)<br>(NOTE 3)|12 11 10 9 8 7<br><br>(.159~~±~~.004)<br>(NOTE 3)|
|12 11 10 9 8 7<br><br>(.159~~±~~.004)<br>(NOTE 3)<br>1<br>2 3 4 5 6<br>3.00±0.102<br>(.118~~±~~.004)<br>(NOTE 4)<br>0.406±0.0<br>(.016~~±~~.00<br>REF<br>4.90±0.152<br>(.193~~±~~.006)|||||
|12 11 10 9 8 7<br><br>(.159~~±~~.004)<br>(NOTE 3)<br>1<br>2 3 4 5 6<br>3.00±0.102<br>(.118~~±~~.004)<br>(NOTE 4)<br>0.406±0.0<br>(.016~~±~~.00<br>REF<br>4.90±0.152<br>(.193~~±~~.006)|||||
|12 11 10 9 8 7<br><br>(.159~~±~~.004)<br>(NOTE 3)<br>1<br>2 3 4 5 6<br>3.00±0.102<br>(.118~~±~~.004)<br>(NOTE 4)<br>0.406±0.0<br>(.016~~±~~.00<br>REF<br>4.90±0.152<br>(.193~~±~~.006)|||||
|12 11 10 9 8 7<br><br>(.159~~±~~.004)<br>(NOTE 3)<br>1<br>2 3 4 5 6<br>3.00±0.102<br>(.118~~±~~.004)<br>(NOTE 4)<br>0.406±0.0<br>(.016~~±~~.00<br>REF<br>4.90±0.152<br>(.193~~±~~.006)|||||
|1<br>2 3<br><br>(.193~~±~~.006)|||||







GAUGE PLANE



0.53 ±0.152

(.021 ±.006)


DETAIL “A”


SEATING
PLANE





(.0256)

|1.10 (.043) MAX 0.86 (.034) REF 1 2 3 4 5 6|Col2|Col3|Col4|Col5|Col6|
|---|---|---|---|---|---|
|MSOP (MSE12) 0213 REV G<br>0.22 – 0.38<br>(.009 – .015)<br>TYP<br>0.650<br><br>0.1016±0.0508<br>(.004~~±~~.002)|MSOP (MSE12) 0213 REV G<br>0.22 – 0.38<br>(.009 – .015)<br>TYP<br>0.650<br><br>0.1016±0.0508<br>(.004~~±~~.002)|MSOP (MSE12) 0213 REV G<br>0.22 – 0.38<br>(.009 – .015)<br>TYP<br>0.650<br><br>0.1016±0.0508<br>(.004~~±~~.002)|MSOP (MSE12) 0213 REV G<br>0.22 – 0.38<br>(.009 – .015)<br>TYP<br>0.650<br><br>0.1016±0.0508<br>(.004~~±~~.002)|MSOP (MSE12) 0213 REV G<br>0.22 – 0.38<br>(.009 – .015)<br>TYP<br>0.650<br><br>0.1016±0.0508<br>(.004~~±~~.002)|MSOP (MSE12) 0213 REV G<br>0.22 – 0.38<br>(.009 – .015)<br>TYP<br>0.650<br><br>0.1016±0.0508<br>(.004~~±~~.002)|
|MSOP (MSE12) 0213 REV G<br>0.22 – 0.38<br>(.009 – .015)<br>TYP<br>0.650<br><br>0.1016±0.0508<br>(.004~~±~~.002)||||||
|0.22 – 0.38<br>(.009 – .015)<br>TYP<br>0.650<br>|0.22 – 0.38<br>(.009 – .015)<br>TYP<br>0.650<br>|0.22 – 0.38<br>(.009 – .015)<br>TYP<br>0.650<br>|0.22 – 0.38<br>(.009 – .015)<br>TYP<br>0.650<br>|0.22 – 0.38<br>(.009 – .015)<br>TYP<br>0.650<br>||

BSC



NOTE: (.0256)
1. DIMENSIONS IN MILLIMETER/(INCH) BSC
2. DRAWING NOT TO SCALE
3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
6. EXPOSED PAD DIMENSION DOES INCLUDE MOLD FLASH. MOLD FLASH ON E-PAD SHALL
NOT EXCEED 0.254mm (.010") PER SIDE.





Rev. B


# 16



[For more information www.analog.com](https://www.analog.com)


## LTC7060

### **REVISION HISTORY**








|REV|DATE|DESCRIPTION|PAGE NUMBER|
|---|---|---|---|
|A|04/20|Updated Order Information.<br>RDT changed from 64.9kΩ to 100kΩ in IVCC row.|2<br>3|
|B|02/22|Updated AEC-Q100 statement to qualified.|1|



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog
Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications
[subject to change without notice. No license is granted by implicat or otherwise under any patent or patent rights of Analog Devices.](https://www.analog.com) For more informat **ion** [www.analog.com](https://www.analog.com)



Rev. B
# 17


## LTC7060

### **TYPICAL APPLICATION**

V CC
10V





**High Input Voltage Buck Converter**


0.22µF

















V OUT







7060 TA05

### **RELATED PARTS**


















|PART NUMBER|DESCRIPTION|COMMENTS|
|---|---|---|
|LTC4449|High Speed Synchronous N-Channel MOSFET Driver|Up to 38V Supply Voltage, 4V ≤ VCC ≤ 6.5V, 3.2A Peak Pull-Up/4.5A Peak<br>Pull-Down|
|LTC4442/<br>LTC4442-1|High Speed Synchronous N-Channel MOSFET Driver|Up to 38V Supply Voltage, 6V ≤ VCC ≤ 9.5V, 2.4A Peak Pull-Up/5A Peak<br>Pull-Down|
|LTC4446|High Voltage Synchronous N-Channel MOSFET Driver<br>without Shoot-Through Protection|Up to 100V Supply Voltage, 7.2V ≤ VCC ≤ 13.5V, 2.5A Peak Pull-Up/3A Peak<br>Pull-Down|
|LTC4444/<br>LTC4444-5|High Voltage Synchronous N-Channel MOSFET Driver<br>with Shoot-Through Protection|Up to 100V Supply Voltage, 4.5V/7.2V ≤ VCC ≤ 13.5V, 2.5A Peak Pull-Up/3A<br>Peak Pull-Down|
|LTC3774|Dual, Mulitphase Curent Mode Synchronous Step-Down<br>DC/DC Controller for Sub-Milliohm DCR Sensing|Operates with DrMOS, Power Blocks or External Drivers/MOSFETs, 4.5V≤ VIN <br>≤ 38V, 0.6V ≤ VOUT ≤ 3.5V|
|LTC3861|Dual, Multiphase Step-Down Voltage Mode DC/DC<br>Controller with Accurate Current Sharing|Operates with Power Blocks, DrMOS or External MOSFETs, 3V≤ VIN ≤ 24V|
|LTC7851|Quad Output, Multiphase Step-Down Voltage Mode DC/DC<br>Controller with Accurate Current Sharing|Operates with DrMOS, Power Blocks or External Drivers/MOSFETs, VIN Range<br>Depends on External Components, 3V≤ VCC ≤ 5.5V, 0.6V ≤ VOUT ≤ VCC −0.5V|
|LTC7820|Fixed Ratio High Power Inductorless (Charge Pump)<br>DC/DC Controller|6V ≤ VIN ≤ 72V, 2:1 Voltage Divider, 1:2 Voltage Doubler, 1:1 Voltage Inverter,<br>Low Noise Soft Switching, 4mm × 5mm QFN-28|
|LTC7821|Hybrid Step-Down Synchronous Controller|10V ≤ VIN ≤ 72V, 0.9V ≤ VOUT ≤ 20V, Low Noise Soft Switching, 5mm × 5mm<br>QFN-32|
|LTC7871|Six-Phase, Synchronous Bidirectional Buck or Boost<br>Controller|VHIGH up to 100V, VLOW up to 60V, SPI Interface, 64-Lead LQFP|
|LTC7801|150V Low IQ, Synchronous Step-Down DC/DC Controller,<br>100% Duty Cycle Capability, Adjustable 5V to 10V Gate<br>Drive|4V ≤ VIN ≤ 140V, 150VPK, 0.8V ≤ VOUT ≤ 60V, IQ = 40µA, PLL Fixed<br>Frequency 50kHz to 900kHz|


# 18



Rev. B


02/22
[www.analog.com](https://www.analog.com)

[For more information www.analog.com](https://www.analog.com)  ANALOG DEVICES, INC. 2020-2022


