{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1504449220258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504449220259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 03 16:33:40 2017 " "Processing started: Sun Sep 03 16:33:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504449220259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1504449220259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RGB_LED_MATRIX -c RGB_LED_MATRIX " "Command: quartus_map --read_settings_files=on --write_settings_files=off RGB_LED_MATRIX -c RGB_LED_MATRIX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1504449220259 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1504449220918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R r RGB_LED_MATRIX.v(16) " "Verilog HDL Declaration information at RGB_LED_MATRIX.v(16): object \"R\" differs only in case from object \"r\" in the same scope" {  } { { "RGB_LED_MATRIX.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/RGB_LED_MATRIX.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1504449220996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g RGB_LED_MATRIX.v(17) " "Verilog HDL Declaration information at RGB_LED_MATRIX.v(17): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "RGB_LED_MATRIX.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/RGB_LED_MATRIX.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1504449220997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b RGB_LED_MATRIX.v(18) " "Verilog HDL Declaration information at RGB_LED_MATRIX.v(18): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "RGB_LED_MATRIX.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/RGB_LED_MATRIX.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1504449220997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_led_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file rgb_led_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_LED_MATRIX " "Found entity 1: RGB_LED_MATRIX" {  } { { "RGB_LED_MATRIX.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/RGB_LED_MATRIX.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504449220999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504449220999 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RGB_LED_MATRIX " "Elaborating entity \"RGB_LED_MATRIX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1504449221061 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sum RGB_LED_MATRIX.v(24) " "Verilog HDL or VHDL warning at RGB_LED_MATRIX.v(24): object \"sum\" assigned a value but never read" {  } { { "RGB_LED_MATRIX.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/RGB_LED_MATRIX.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1504449221063 "|RGB_LED_MATRIX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RGB_LED_MATRIX.v(42) " "Verilog HDL assignment warning at RGB_LED_MATRIX.v(42): truncated value with size 32 to match size of target (3)" {  } { { "RGB_LED_MATRIX.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/RGB_LED_MATRIX.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504449221063 "|RGB_LED_MATRIX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 RGB_LED_MATRIX.v(50) " "Verilog HDL assignment warning at RGB_LED_MATRIX.v(50): truncated value with size 32 to match size of target (26)" {  } { { "RGB_LED_MATRIX.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/RGB_LED_MATRIX.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504449221063 "|RGB_LED_MATRIX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RGB_LED_MATRIX.v(62) " "Verilog HDL assignment warning at RGB_LED_MATRIX.v(62): truncated value with size 32 to match size of target (3)" {  } { { "RGB_LED_MATRIX.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/RGB_LED_MATRIX.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504449221064 "|RGB_LED_MATRIX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 RGB_LED_MATRIX.v(69) " "Verilog HDL assignment warning at RGB_LED_MATRIX.v(69): truncated value with size 32 to match size of target (26)" {  } { { "RGB_LED_MATRIX.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/RGB_LED_MATRIX.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504449221064 "|RGB_LED_MATRIX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RGB_LED_MATRIX.v(79) " "Verilog HDL assignment warning at RGB_LED_MATRIX.v(79): truncated value with size 32 to match size of target (3)" {  } { { "RGB_LED_MATRIX.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/RGB_LED_MATRIX.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504449221064 "|RGB_LED_MATRIX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RGB_LED_MATRIX.v(85) " "Verilog HDL assignment warning at RGB_LED_MATRIX.v(85): truncated value with size 32 to match size of target (3)" {  } { { "RGB_LED_MATRIX.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/RGB_LED_MATRIX.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504449221065 "|RGB_LED_MATRIX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RGB_LED_MATRIX.v(91) " "Verilog HDL assignment warning at RGB_LED_MATRIX.v(91): truncated value with size 32 to match size of target (3)" {  } { { "RGB_LED_MATRIX.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/RGB_LED_MATRIX.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504449221065 "|RGB_LED_MATRIX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RGB_LED_MATRIX.v(97) " "Verilog HDL assignment warning at RGB_LED_MATRIX.v(97): truncated value with size 32 to match size of target (3)" {  } { { "RGB_LED_MATRIX.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/RGB_LED_MATRIX.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504449221066 "|RGB_LED_MATRIX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RGB_LED_MATRIX.v(103) " "Verilog HDL assignment warning at RGB_LED_MATRIX.v(103): truncated value with size 32 to match size of target (3)" {  } { { "RGB_LED_MATRIX.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/RGB_LED_MATRIX.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504449221066 "|RGB_LED_MATRIX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RGB_LED_MATRIX.v(109) " "Verilog HDL assignment warning at RGB_LED_MATRIX.v(109): truncated value with size 32 to match size of target (3)" {  } { { "RGB_LED_MATRIX.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/RGB_LED_MATRIX.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504449221066 "|RGB_LED_MATRIX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RGB_LED_MATRIX.v(115) " "Verilog HDL assignment warning at RGB_LED_MATRIX.v(115): truncated value with size 32 to match size of target (3)" {  } { { "RGB_LED_MATRIX.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/RGB_LED_MATRIX.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504449221067 "|RGB_LED_MATRIX"}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Counter " "Ignored assignments for entity \"Counter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to reset -entity Counter " "Assignment for entity set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to reset -entity Counter was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1504449222634 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1504449222634 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/output_files/RGB_LED_MATRIX.map.smsg " "Generated suppressed messages file C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/output_files/RGB_LED_MATRIX.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1504449222724 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1504449223416 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504449223416 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1504449223698 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1504449223698 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1504449223698 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1504449223698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504449224819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 03 16:33:44 2017 " "Processing ended: Sun Sep 03 16:33:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504449224819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504449224819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504449224819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1504449224819 ""}
