#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Jun 25 11:40:52 2025
# Process ID: 153720
# Current directory: D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent120272 D:\ASUS-PC\Desktop\temporary\lwip_tcp_server_perf\lwip_tcp_server_perf.xpr
# Log file: D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/vivado.log
# Journal file: D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.xpr
open_bd_design {D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.srcs/sources_1/bd/system/system.bd}
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
set_property  ip_repo_paths  D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/ip_repo/ps_pl_axi4_1.0 [current_project]
update_ip_catalog
open_bd_design {D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ps_pl_axi4:1.0 ps_pl_axi4_0
endgroup
set_property location {1.5 111 194} [get_bd_cells ps_pl_axi4_0]
add_files -norecurse D:/ASUS-PC/Desktop/Sim_ad_data_gen.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference Sim_ad_data_gen Sim_ad_data_gen_0
set_property location {0.5 -74 427} [get_bd_cells Sim_ad_data_gen_0]
export_ip_user_files -of_objects  [get_files D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/ip_repo/ps_pl_axi4_1.0/hdl/ps_pl_axi4_v1_0.vhd] -no_script -reset -force -quiet
remove_files  D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/ip_repo/ps_pl_axi4_1.0/hdl/ps_pl_axi4_v1_0.vhd
export_ip_user_files -of_objects  [get_files D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/ip_repo/ps_pl_axi4_1.0/example_designs/bfm_design/ps_pl_axi4_v1_0_tb.sv] -no_script -reset -force -quiet
remove_files  D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/ip_repo/ps_pl_axi4_1.0/example_designs/bfm_design/ps_pl_axi4_v1_0_tb.sv
remove_files  D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/ip_repo/ps_pl_axi4_1.0/example_designs/bfm_design/ps_pl_axi4_v1_0_tb.sv
startgroup
copy_bd_objs /  [get_bd_cells {ps_pl_axi4_0}]
set_property location {1.5 103 196} [get_bd_cells ps_pl_axi4_1]
endgroup
undo
set_property location {2 353 416} [get_bd_cells Sim_ad_data_gen_0]
connect_bd_net [get_bd_pins Sim_ad_data_gen_0/tx_cmd] [get_bd_pins ps_pl_axi4_0/tx_cmd]
startgroup
connect_bd_net [get_bd_pins Sim_ad_data_gen_0/rx_cmd] [get_bd_pins ps_pl_axi4_0/rx_cmd]
endgroup
connect_bd_net [get_bd_pins ps_pl_axi4_0/rx_cmd_valid] [get_bd_pins Sim_ad_data_gen_0/rx_cmd_valid]
connect_bd_net [get_bd_pins Sim_ad_data_gen_0/tx_cmd_valid] [get_bd_pins ps_pl_axi4_0/tx_cmd_valid]
connect_bd_net [get_bd_pins Sim_ad_data_gen_0/tx_data_valid] [get_bd_pins ps_pl_axi4_0/tx_data_valid]
connect_bd_net [get_bd_pins Sim_ad_data_gen_0/tx_data_last] [get_bd_pins ps_pl_axi4_0/tx_data_last]
connect_bd_net [get_bd_pins Sim_ad_data_gen_0/tx_data_data] [get_bd_pins ps_pl_axi4_0/tx_data_data]
connect_bd_net [get_bd_pins Sim_ad_data_gen_0/rx_data_valid] [get_bd_pins ps_pl_axi4_0/rx_data_valid]
connect_bd_net [get_bd_pins Sim_ad_data_gen_0/rx_data_last] [get_bd_pins ps_pl_axi4_0/rx_data_data]
undo
connect_bd_net [get_bd_pins ps_pl_axi4_0/rx_data_last] [get_bd_pins Sim_ad_data_gen_0/rx_data_last]
connect_bd_net [get_bd_pins Sim_ad_data_gen_0/rx_data_data] [get_bd_pins ps_pl_axi4_0/rx_data_data]
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS]
connect_bd_intf_net [get_bd_intf_pins Sim_ad_data_gen_0/m_axis] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_net [get_bd_pins ps_pl_axi4_0/s00_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins ps_pl_axi4_0/s00_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
set_property -dict [list CONFIG.c_include_mm2s {0} CONFIG.c_include_s2mm {1}] [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_nets axi_dma_0_mm2s_introut] [get_bd_intf_nets axi_dma_0_M_AXI_MM2S] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
endgroup
delete_bd_objs [get_bd_cells axis_data_fifo_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/ps_pl_axi4_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins ps_pl_axi4_0/S00_AXI]
connect_bd_net [get_bd_pins Sim_ad_data_gen_0/clk_in] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins Sim_ad_data_gen_0/reset_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
validate_bd_design
validate_bd_design -force
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
set_property location {2 325 -160} [get_bd_cells axis_data_fifo_0]
set_property location {2.5 966 -132} [get_bd_cells axis_data_fifo_0]
set_property location {5 1592 -142} [get_bd_cells axis_data_fifo_0]
delete_bd_objs [get_bd_intf_nets Sim_ad_data_gen_0_m_axis]
connect_bd_intf_net [get_bd_intf_pins Sim_ad_data_gen_0/m_axis] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_data_fifo_0/s_axis_aclk]
validate_bd_design
save_bd_design
update_compile_order -fileset sources_1
validate_bd_design -force
regenerate_bd_layout
regenerate_bd_layout -routing
open_bd_design {D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.srcs/sources_1/bd/system/system.bd}
validate_bd_design -force
save_bd_design
close_bd_design [get_bd_designs system]
open_bd_design {D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.srcs/sources_1/bd/system/system.bd}
generate_target all [get_files  D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all system_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all system_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
catch { config_ip_cache -export [get_ips -all system_xbar_1] }
catch { config_ip_cache -export [get_ips -all system_ps_pl_axi4_0_0] }
catch { config_ip_cache -export [get_ips -all system_Sim_ad_data_gen_0_0] }
catch { config_ip_cache -export [get_ips -all system_axis_data_fifo_0_2] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all system_auto_us_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.srcs/sources_1/bd/system/system.bd]
launch_runs system_processing_system7_0_0_synth_1 system_axi_dma_0_0_synth_1 system_rst_ps7_0_100M_0_synth_1 system_xbar_0_synth_1 system_xbar_1_synth_1 system_ps_pl_axi4_0_0_synth_1 system_Sim_ad_data_gen_0_0_synth_1 system_axis_data_fifo_0_2_synth_1 system_auto_pc_0_synth_1 system_auto_us_0_synth_1 system_auto_pc_1_synth_1 -jobs 28
wait_on_run system_processing_system7_0_0_synth_1
wait_on_run system_axi_dma_0_0_synth_1
wait_on_run system_rst_ps7_0_100M_0_synth_1
wait_on_run system_xbar_0_synth_1
wait_on_run system_xbar_1_synth_1
wait_on_run system_ps_pl_axi4_0_0_synth_1
wait_on_run system_Sim_ad_data_gen_0_0_synth_1
wait_on_run system_axis_data_fifo_0_2_synth_1
wait_on_run system_auto_pc_0_synth_1
wait_on_run system_auto_us_0_synth_1
wait_on_run system_auto_pc_1_synth_1
export_simulation -of_objects [get_files D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.srcs/sources_1/bd/system/system.bd] -directory D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.ip_user_files/sim_scripts -ip_user_files_dir D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.ip_user_files -ipstatic_source_dir D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.cache/compile_simlib/modelsim} {questa=D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.cache/compile_simlib/questa} {riviera=D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.cache/compile_simlib/riviera} {activehdl=D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse d:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.gen/sources_1/bd/system/hdl/system_wrapper.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.gen/sources_1/bd/system/hdl/system_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.gen/sources_1/bd/system/hdl/system_wrapper.v
export_ip_user_files -of_objects  [get_files D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.srcs/sources_1/imports/system_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.srcs/sources_1/imports/system_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.srcs/sources_1/bd/system/system.bd] -directory D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.ip_user_files/sim_scripts -ip_user_files_dir D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.ip_user_files -ipstatic_source_dir D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.cache/compile_simlib/modelsim} {questa=D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.cache/compile_simlib/questa} {riviera=D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.cache/compile_simlib/riviera} {activehdl=D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.srcs/sources_1/bd/system/system.bd] -top
open_bd_design {D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 28
wait_on_run impl_1
open_run impl_1
close_design
write_hw_platform -fixed -include_bit -force -file D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/vitis/system_wrapper.xsa
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/ip_repo [current_project]
update_ip_catalog
add_files -norecurse D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/ip_repo/Sim_ad_data_gen.vhd
update_compile_order -fileset sources_1
validate_bd_design -force
validate_bd_design -force
add_files -norecurse D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/ip_repo/Sim_ad_data_gen.vhd
close_bd_design [get_bd_designs system]
open_bd_design {D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.srcs/sources_1/bd/system/system.bd}
regenerate_bd_layout
validate_bd_design -force
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 1 [get_bd_cells /ps_pl_axi4_0]
report_ip_status -name ip_status 
update_ip_catalog -rebuild
report_ip_status -name ip_status 
save_bd_design
