int F_1 ( struct V_1 * V_2 , T_1 V_3 , T_1 V_4 )\r\n{\r\nint V_5 ;\r\nT_2 V_6 [ 4 ] ;\r\nT_3 V_7 ;\r\nfor ( V_7 = 1 ; V_7 <= 3 ; V_7 ++ ) {\r\nV_6 [ 0 ] = ( ( T_2 * ) & V_4 ) [ V_7 ] ;\r\nV_6 [ 1 ] = V_6 [ 0 ] ;\r\nV_6 [ 2 ] = V_6 [ 0 ] ;\r\nV_6 [ 3 ] = V_6 [ 0 ] ;\r\nV_5 = F_2 ( V_2 ,\r\nV_3 + V_7 ,\r\nV_6 ,\r\n4 ,\r\nV_8 ,\r\nNULL ) ;\r\nif ( V_5 ) {\r\nbreak;\r\n}\r\n}\r\nif ( V_5 ) {\r\nF_3 ( V_9 , ( L_1 ,\r\nV_4 , V_3 ) ) ;\r\nreturn V_5 ;\r\n}\r\nV_5 = F_2 ( V_2 ,\r\nV_3 ,\r\n( T_2 * ) ( & V_4 ) ,\r\n4 ,\r\nV_10 ,\r\nNULL ) ;\r\nif ( V_5 ) {\r\nF_3 ( V_9 , ( L_2 ,\r\nV_4 , V_3 ) ) ;\r\nreturn V_5 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_1 ( struct V_1 * V_2 , T_1 V_3 , T_1 V_4 )\r\n{\r\nint V_5 ;\r\nV_5 = F_2 ( V_2 ,\r\nV_3 + 1 ,\r\n( ( T_2 * ) ( & V_4 ) ) + 1 ,\r\nsizeof( T_1 ) - 1 ,\r\nV_10 ,\r\nNULL ) ;\r\nif ( V_5 ) {\r\nF_3 ( V_9 , ( L_1 ,\r\nV_3 , V_4 ) ) ;\r\nreturn V_5 ;\r\n}\r\nV_5 = F_2 ( V_2 ,\r\nV_3 ,\r\n( T_2 * ) ( & V_4 ) ,\r\nsizeof( T_2 ) ,\r\nV_10 ,\r\nNULL ) ;\r\nif ( V_5 ) {\r\nF_3 ( V_9 , ( L_2 ,\r\nV_3 , V_4 ) ) ;\r\nreturn V_5 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint\r\nF_4 ( struct V_1 * V_2 , T_1 * V_11 , T_1 * V_12 )\r\n{\r\nint V_5 ;\r\nV_5 = F_1 ( V_2 ,\r\nV_13 ,\r\n* V_11 ) ;\r\nif ( V_5 ) {\r\nreturn V_5 ;\r\n}\r\nV_5 = F_2 ( V_2 ,\r\nV_14 ,\r\n( T_2 * ) V_12 ,\r\nsizeof( T_1 ) ,\r\nV_15 ,\r\nNULL ) ;\r\nif ( V_5 ) {\r\nF_3 ( V_9 , ( L_3 ) ) ;\r\nreturn V_5 ;\r\n}\r\nreturn V_5 ;\r\n}\r\nint\r\nF_5 ( struct V_1 * V_2 , T_1 * V_11 , T_1 * V_12 )\r\n{\r\nint V_5 ;\r\nV_5 = F_2 ( V_2 ,\r\nV_14 ,\r\n( T_2 * ) V_12 ,\r\nsizeof( T_1 ) ,\r\nV_10 ,\r\nNULL ) ;\r\nif ( V_5 ) {\r\nF_3 ( V_9 , ( L_4 , * V_12 ) ) ;\r\nreturn V_5 ;\r\n}\r\nreturn F_1 ( V_2 ,\r\nV_16 ,\r\n* V_11 ) ;\r\n}\r\nint\r\nF_6 ( struct V_1 * V_2 , T_1 V_11 ,\r\nT_2 * V_12 , T_1 V_17 )\r\n{\r\nT_1 V_18 ;\r\nint V_5 = 0 ;\r\nfor ( V_18 = 0 ; V_18 < V_17 ; V_18 += 4 , V_11 += 4 ) {\r\nif ( ( V_5 = F_4 ( V_2 , & V_11 ,\r\n( T_1 * ) & V_12 [ V_18 ] ) ) != 0 )\r\n{\r\nbreak;\r\n}\r\n}\r\nreturn V_5 ;\r\n}\r\nint\r\nF_7 ( struct V_1 * V_2 , T_1 V_11 ,\r\nT_2 * V_12 , T_1 V_17 )\r\n{\r\nT_1 V_18 ;\r\nint V_5 = 0 ;\r\nfor ( V_18 = 0 ; V_18 < V_17 ; V_18 += 4 , V_11 += 4 ) {\r\nif ( ( V_5 = F_5 ( V_2 , & V_11 ,\r\n( T_1 * ) & V_12 [ V_18 ] ) ) != 0 )\r\n{\r\nbreak;\r\n}\r\n}\r\nreturn V_5 ;\r\n}\r\nint\r\nF_8 ( struct V_1 * V_2 , int V_19 , T_1 * V_20 )\r\n{\r\nint V_5 ;\r\nT_2 V_21 [ 4 ] ;\r\nT_2 V_22 [ 4 ] ;\r\nV_22 [ 0 ] = V_22 [ 1 ] = V_22 [ 2 ] = V_22 [ 3 ] = ( V_19 & 0xff ) ;\r\nV_5 = F_2 ( V_2 ,\r\nV_23 ,\r\nV_22 ,\r\n4 ,\r\nV_8 ,\r\nNULL ) ;\r\nif ( V_5 ) {\r\nF_3 ( V_9 , ( L_5 , V_19 ) ) ;\r\nreturn V_5 ;\r\n}\r\nV_5 = F_2 ( V_2 ,\r\nV_24 ,\r\n( T_2 * ) V_21 ,\r\nsizeof( V_21 ) ,\r\nV_15 ,\r\nNULL ) ;\r\nif ( V_5 ) {\r\nF_3 ( V_9 , ( L_6 ) ) ;\r\nreturn V_5 ;\r\n}\r\n* V_20 = V_21 [ 0 ] << 0 | V_21 [ 1 ] << 8 | V_21 [ 2 ] << 16 | V_21 [ 3 ] << 24 ;\r\nreturn V_5 ;\r\n}\r\nvoid\r\nF_9 ( struct V_1 * V_2 , T_1 * V_25 )\r\n{\r\nint V_7 ;\r\nT_1 V_26 ;\r\nfor ( V_7 = 0 ; V_7 < V_27 ; V_7 ++ ) {\r\nV_26 = 0xffffffff ;\r\n( void ) F_8 ( V_2 , V_7 , & V_26 ) ;\r\nV_25 [ V_7 ] = V_26 ;\r\n}\r\n}\r\nint F_10 ( struct V_1 * V_2 , T_1 V_28 , bool V_29 , bool V_30 )\r\n{\r\nint V_5 = 0 ;\r\nT_1 V_11 ;\r\nT_1 V_12 ;\r\ndo {\r\nif ( V_30 ) {\r\nV_12 = V_31 ;\r\n}\r\nelse {\r\nV_12 = V_32 ;\r\n}\r\nif ( V_28 == V_33 ) {\r\nV_11 = V_34 ;\r\n} else if ( V_28 == V_35 ) {\r\nV_11 = V_36 ;\r\n} else {\r\nF_11 ( 0 ) ;\r\n}\r\nV_5 = F_5 ( V_2 , & V_11 , & V_12 ) ;\r\nif ( V_5 ) {\r\nbreak;\r\n}\r\nif ( ! V_29 ) {\r\nbreak;\r\n}\r\n#if 0\r\n(void)_delay_until_target_alive(hifDevice, 2000, TargetType);\r\nif (TargetType == TARGET_TYPE_AR6002) {\r\naddress = 0x000040C0;\r\n} else if (TargetType == TARGET_TYPE_AR6003) {\r\naddress = 0x000040C0;\r\n} else {\r\nA_ASSERT(0);\r\n}\r\ndata = 0;\r\nstatus = ar6000_ReadRegDiag(hifDevice, &address, &data);\r\nif (status) {\r\nbreak;\r\n}\r\nAR_DEBUG_PRINTF(ATH_LOG_ERR, ("Reset Cause readback: 0x%X \n",data));\r\ndata &= RESET_CAUSE_LAST_MASK;\r\nif (data != 2) {\r\nAR_DEBUG_PRINTF(ATH_LOG_ERR, ("Unable to cold reset the target \n"));\r\n}\r\n#endif\r\n} while ( false );\r\nif ( V_5 ) {\r\nF_3 ( V_9 , ( L_7 ) ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_12 ( struct V_1 * V_2 , T_1 V_28 )\r\n{\r\nT_1 V_37 ;\r\nT_2 V_38 [ V_39 + 4 ] ;\r\nT_3 V_7 ;\r\nif ( F_13 ( V_2 ,\r\nF_14 ( V_28 , V_40 ) ,\r\n( T_2 * ) & V_37 ,\r\n4 ) != 0 )\r\n{\r\nF_3 ( V_41 , ( L_8 ) ) ;\r\nreturn;\r\n}\r\nif ( V_28 == V_35 ) {\r\nV_37 += 36 ;\r\nfor ( V_7 = 0 ; V_7 < V_39 + 4 ; V_7 += 4 ) {\r\nif ( F_15 ( V_2 , V_37 , ( T_1 * ) & V_38 [ V_7 ] ) != 0 ) {\r\nF_3 ( V_41 , ( L_9 ) ) ;\r\nreturn ;\r\n}\r\nV_37 += 4 ;\r\n}\r\nmemcpy ( V_42 , V_38 + 1 , V_39 ) ;\r\n}\r\nif ( V_28 == V_33 ) {\r\nV_37 += 64 ;\r\nfor ( V_7 = 0 ; V_7 < V_43 ; V_7 += 4 ) {\r\nif ( F_15 ( V_2 , V_37 , ( T_1 * ) & V_44 [ V_7 ] ) != 0 ) {\r\nF_3 ( V_41 , ( L_9 ) ) ;\r\nreturn ;\r\n}\r\nV_37 += 4 ;\r\n}\r\n}\r\nreturn;\r\n}\r\nT_2 * F_16 ( T_1 V_28 )\r\n{\r\nif ( V_28 == V_35 )\r\nreturn V_42 ;\r\nif ( V_28 == V_33 )\r\nreturn V_44 ;\r\nreturn NULL ;\r\n}\r\nvoid F_17 ( struct V_1 * V_2 , T_1 V_28 )\r\n{\r\nT_1 V_11 ;\r\nT_1 V_45 = 0 ;\r\nint V_5 ;\r\nT_1 V_46 [ V_47 ] ;\r\nT_1 V_48 = 0 ;\r\nT_1 V_7 ;\r\ndo {\r\nV_11 = F_14 ( V_28 , V_49 ) ;\r\nV_11 = F_18 ( V_28 , V_11 ) ;\r\nif ( V_28 == V_33 ) {\r\nV_48 = V_50 ;\r\n} else if ( V_28 == V_35 ) {\r\nV_48 = V_51 ;\r\n} else {\r\nF_11 ( 0 ) ;\r\n}\r\nV_5 = F_4 ( V_2 , & V_11 , & V_45 ) ;\r\nif ( V_5 ) {\r\nF_3 ( V_41 , ( L_10 ) ) ;\r\nbreak;\r\n}\r\nF_3 ( V_41 , ( L_11 , V_45 ) ) ;\r\nif ( V_45 == 0 ) {\r\nbreak;\r\n}\r\nV_45 = F_18 ( V_28 , V_45 ) ;\r\nV_5 = F_6 ( V_2 ,\r\nV_45 ,\r\n( T_2 * ) & V_46 [ 0 ] ,\r\nV_48 * ( sizeof( T_1 ) ) ) ;\r\nif ( V_5 ) {\r\nF_3 ( V_41 , ( L_12 ) ) ;\r\nbreak;\r\n}\r\nF_3 ( V_41 , ( L_13 ) ) ;\r\nfor ( V_7 = 0 ; V_7 < V_48 ; V_7 ++ ) {\r\nF_3 ( V_41 , ( L_14 , V_7 , V_46 [ V_7 ] ) ) ;\r\n#ifdef F_19\r\nF_20 ( V_52 , L_15 , V_7 , V_46 [ V_7 ] ) ;\r\n#endif\r\n}\r\n} while ( false );\r\n}\r\nint F_21 ( struct V_1 * V_2 ,\r\nT_1 V_28 ,\r\nT_1 V_53 ,\r\nT_2 V_54 )\r\n{\r\nint V_5 ;\r\nT_1 V_55 [ V_56 ] ;\r\ndo {\r\nV_5 = F_22 ( V_2 , V_57 ,\r\nV_55 , sizeof( V_55 ) ) ;\r\nif ( V_5 ) {\r\nF_3 ( V_9 , ( L_16 ) ) ;\r\nbreak;\r\n}\r\nF_11 ( ( V_55 [ 1 ] & ( V_55 [ 1 ] - 1 ) ) == 0 ) ;\r\nif ( V_54 != 0 ) {\r\nV_55 [ 1 ] |= ( ( T_1 ) V_54 ) << 16 ;\r\n}\r\nV_5 = F_23 ( V_2 ,\r\nF_14 ( V_28 , V_58 ) ,\r\n( T_2 * ) & V_55 [ 1 ] ,\r\n4 ) ;\r\nif ( V_5 ) {\r\nF_3 ( V_9 , ( L_17 ) ) ;\r\nbreak;\r\n}\r\nF_3 ( V_59 , ( L_18 ,\r\nV_55 [ 1 ] , F_14 ( V_28 , V_58 ) ) ) ;\r\nif ( V_53 != 0 ) {\r\nV_5 = F_23 ( V_2 ,\r\nF_14 ( V_28 , V_60 ) ,\r\n( T_2 * ) & V_53 ,\r\n4 ) ;\r\nif ( V_5 ) {\r\nF_3 ( V_9 , ( L_19 ) ) ;\r\nbreak;\r\n}\r\n}\r\n} while ( false );\r\nreturn V_5 ;\r\n}\r\nvoid F_24 ( T_2 * V_61 , T_4 V_17 , char * V_62 )\r\n{\r\nchar V_63 [ 60 ] ;\r\nchar V_64 [ 10 ] ;\r\nT_1 V_7 ;\r\nT_4 V_65 , V_18 , V_66 ;\r\nF_25 ( L_20 , V_17 , V_62 ) ;\r\nV_18 = 0 ;\r\nV_65 = 0 ;\r\nV_66 = 0 ;\r\nfor( V_7 = 0 ; V_7 < V_17 ; V_7 ++ ) {\r\nF_26 ( V_63 + V_65 , L_21 , V_61 [ V_7 ] ) ;\r\nV_18 ++ ;\r\nV_65 += 3 ;\r\nif( V_18 == 16 ) {\r\nV_18 = 0 ;\r\nV_65 = 0 ;\r\nF_26 ( V_64 , L_22 , V_66 ) ;\r\nF_25 ( L_23 , V_64 , V_63 ) ;\r\nF_27 ( V_63 , 60 ) ;\r\nV_66 += 16 ;\r\n}\r\n}\r\nif( V_65 != 0 ) {\r\nF_26 ( V_64 , L_22 , V_66 ) ;\r\nF_25 ( L_23 , V_64 , V_63 ) ;\r\n}\r\nF_25 ( L_24 ) ;\r\n}\r\nvoid F_28 ( T_5 * V_67 )\r\n{\r\nint V_7 ;\r\nstruct V_68 * V_69 ;\r\nif ( V_67 == NULL ) {\r\nreturn;\r\n}\r\nV_69 = V_67 -> V_70 ;\r\nF_25 ( L_25 ) ;\r\nF_25 ( L_26 , V_67 -> V_71 ) ;\r\nF_25 ( L_27 , V_67 -> V_72 ) ;\r\nF_25 ( L_28 , V_67 -> V_73 ) ;\r\nF_25 ( L_29 ) ;\r\nfor ( V_7 = 0 ; V_7 < V_67 -> V_74 ; V_7 ++ , V_69 ++ ) {\r\nF_25 ( L_30 , V_69 -> V_75 , V_69 -> V_76 ) ;\r\n}\r\nif ( 0 == V_7 ) {\r\nF_25 ( L_31 ) ;\r\n}\r\nF_25 ( L_32 ) ;\r\nF_25 ( L_33 , V_41 ) ;\r\nF_25 ( L_34 , V_77 ) ;\r\nF_25 ( L_35 , V_78 ) ;\r\nF_25 ( L_36 , V_52 ) ;\r\nF_25 ( L_37 ) ;\r\n}\r\nstatic T_5 * F_29 ( char * V_79 )\r\n{\r\nT_5 * V_67 = V_80 ;\r\nif ( ! V_81 ) {\r\nreturn NULL ;\r\n}\r\nwhile ( V_67 != NULL ) {\r\nif ( memcmp ( V_67 -> V_71 , V_79 , strlen ( V_79 ) ) == 0 ) {\r\nbreak;\r\n}\r\nV_67 = V_67 -> V_82 ;\r\n}\r\nreturn V_67 ;\r\n}\r\nvoid F_30 ( T_5 * V_67 )\r\n{\r\nif ( ! V_81 ) {\r\nreturn;\r\n}\r\nF_31 ( & V_83 ) ;\r\nif ( ! ( V_67 -> V_84 & V_85 ) ) {\r\nif ( V_80 == NULL ) {\r\nV_80 = V_67 ;\r\n} else {\r\nV_67 -> V_82 = V_80 ;\r\nV_80 = V_67 ;\r\n}\r\nV_67 -> V_84 |= V_85 ;\r\n}\r\nF_32 ( & V_83 ) ;\r\n}\r\nvoid F_33 ( char * V_79 )\r\n{\r\nT_5 * V_67 = V_80 ;\r\nif ( ! V_81 ) {\r\nreturn;\r\n}\r\nif ( memcmp ( V_79 , L_38 , 3 ) == 0 ) {\r\nwhile ( V_67 != NULL ) {\r\nF_28 ( V_67 ) ;\r\nV_67 = V_67 -> V_82 ;\r\n}\r\nreturn;\r\n}\r\nV_67 = F_29 ( V_79 ) ;\r\nif ( V_67 != NULL ) {\r\nF_28 ( V_67 ) ;\r\n}\r\n}\r\nint F_34 ( char * V_79 , T_1 * V_86 )\r\n{\r\nT_5 * V_67 = F_29 ( V_79 ) ;\r\nif ( NULL == V_67 ) {\r\nreturn V_87 ;\r\n}\r\n* V_86 = V_67 -> V_73 ;\r\nreturn 0 ;\r\n}\r\nint F_35 ( char * V_79 , T_1 V_75 )\r\n{\r\nT_5 * V_67 = F_29 ( V_79 ) ;\r\nif ( NULL == V_67 ) {\r\nreturn V_87 ;\r\n}\r\nV_67 -> V_73 = V_75 ;\r\nF_25 ( L_39 , V_79 , V_67 -> V_73 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_36 ( void )\r\n{\r\nif ( V_81 ) {\r\nreturn;\r\n}\r\nF_37 ( & V_83 ) ;\r\nV_80 = NULL ;\r\nV_81 = true ;\r\nF_38 ( V_88 ) ;\r\n}\r\nvoid F_39 ( void )\r\n{\r\nT_5 * V_67 = V_80 ;\r\nT_5 * V_89 ;\r\nif ( ! V_81 ) {\r\nreturn;\r\n}\r\nV_81 = false ;\r\nF_31 ( & V_83 ) ;\r\nwhile ( V_67 != NULL ) {\r\nV_89 = V_67 ;\r\nV_67 = V_67 -> V_82 ;\r\nV_89 -> V_82 = NULL ;\r\nV_89 -> V_84 &= ~ V_85 ;\r\n}\r\nF_32 ( & V_83 ) ;\r\nF_40 ( & V_83 ) ;\r\nV_80 = NULL ;\r\n}\r\nint F_41 ( struct V_1 * V_2 ,\r\nT_1 V_28 ,\r\nT_1 V_84 )\r\n{\r\nint V_5 = 0 ;\r\ndo {\r\nif ( V_28 != V_35 ) {\r\nF_3 ( V_77 , ( L_40 ,\r\nV_28 ) ) ;\r\nbreak;\r\n}\r\nV_5 = F_23 ( V_2 ,\r\nF_14 ( V_28 , V_90 ) ,\r\n( T_2 * ) & V_84 ,\r\n4 ) ;\r\n} while ( false );\r\nreturn V_5 ;\r\n}
