{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642884838170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642884838179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 23 02:23:58 2022 " "Processing started: Sun Jan 23 02:23:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642884838179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642884838179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SM2300_Task4 -c SM2300_Task4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SM2300_Task4 -c SM2300_Task4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642884838179 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642884838593 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642884838593 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SM2300_Task4_uart.v(251) " "Verilog HDL information at SM2300_Task4_uart.v(251): always construct contains both blocking and non-blocking assignments" {  } { { "SM2300_Task4_uart.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_uart.v" 251 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1642884846910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm2300_task4_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file sm2300_task4_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM2300_Task4_uart " "Found entity 1: SM2300_Task4_uart" {  } { { "SM2300_Task4_uart.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_uart.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642884846911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642884846911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm2300_task4_final2.v 1 1 " "Found 1 design units, including 1 entities, in source file sm2300_task4_final2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM2300_Task4_final2 " "Found entity 1: SM2300_Task4_final2" {  } { { "SM2300_Task4_final2.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_final2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642884846912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642884846912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm2300_task4_color_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file sm2300_task4_color_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM2300_Task4_color_detection " "Found entity 1: SM2300_Task4_color_detection" {  } { { "SM2300_Task4_color_detection.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_color_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642884846914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642884846914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm2300_task4_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sm2300_task4_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM2300_Task4_adc_control " "Found entity 1: SM2300_Task4_adc_control" {  } { { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642884846915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642884846915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cs1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cs1 " "Found entity 1: cs1" {  } { { "cs1.bdf" "" { Schematic "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/cs1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642884846916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642884846916 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SM2300_Task4_final2 " "Elaborating entity \"SM2300_Task4_final2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642884846961 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "b2v_inst uart " "Node instance \"b2v_inst\" instantiates undefined entity \"uart\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "SM2300_Task4_final2.v" "b2v_inst" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_final2.v" 79 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1642884846996 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "b2v_inst1 C_D " "Node instance \"b2v_inst1\" instantiates undefined entity \"C_D\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "SM2300_Task4_final2.v" "b2v_inst1" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_final2.v" 101 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1642884846996 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "b2v_inst2 adc_control " "Node instance \"b2v_inst2\" instantiates undefined entity \"adc_control\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "SM2300_Task4_final2.v" "b2v_inst2" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_final2.v" 123 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1642884846997 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/output_files/SM2300_Task4.map.smsg " "Generated suppressed messages file E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/output_files/SM2300_Task4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642884847031 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642884847096 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 23 02:24:07 2022 " "Processing ended: Sun Jan 23 02:24:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642884847096 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642884847096 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642884847096 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642884847096 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642884847728 ""}
