###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       286066   # Number of WRITE/WRITEP commands
num_reads_done                 =       724073   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       532337   # Number of read row buffer hits
num_read_cmds                  =       724068   # Number of READ/READP commands
num_writes_done                =       286097   # Number of read requests issued
num_write_row_hits             =       229781   # Number of write row buffer hits
num_act_cmds                   =       249136   # Number of ACT commands
num_pre_cmds                   =       249109   # Number of PRE commands
num_ondemand_pres              =       225581   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9480222   # Cyles of rank active rank.0
rank_active_cycles.1           =      9276077   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       519778   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       723923   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       950474   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13644   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4157   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1745   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2083   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2939   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3679   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         6182   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4270   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          548   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20468   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           35   # Write cmd latency (cycles)
write_latency[20-39]           =          575   # Write cmd latency (cycles)
write_latency[40-59]           =          983   # Write cmd latency (cycles)
write_latency[60-79]           =         2004   # Write cmd latency (cycles)
write_latency[80-99]           =         3804   # Write cmd latency (cycles)
write_latency[100-119]         =         5651   # Write cmd latency (cycles)
write_latency[120-139]         =         7739   # Write cmd latency (cycles)
write_latency[140-159]         =         9967   # Write cmd latency (cycles)
write_latency[160-179]         =        12066   # Write cmd latency (cycles)
write_latency[180-199]         =        13796   # Write cmd latency (cycles)
write_latency[200-]            =       229446   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       261661   # Read request latency (cycles)
read_latency[40-59]            =        79435   # Read request latency (cycles)
read_latency[60-79]            =       111480   # Read request latency (cycles)
read_latency[80-99]            =        41315   # Read request latency (cycles)
read_latency[100-119]          =        32270   # Read request latency (cycles)
read_latency[120-139]          =        28131   # Read request latency (cycles)
read_latency[140-159]          =        17604   # Read request latency (cycles)
read_latency[160-179]          =        14047   # Read request latency (cycles)
read_latency[180-199]          =        11628   # Read request latency (cycles)
read_latency[200-]             =       126498   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.42804e+09   # Write energy
read_energy                    =  2.91944e+09   # Read energy
act_energy                     =  6.81636e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.49493e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.47483e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91566e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78827e+09   # Active standby energy rank.1
average_read_latency           =      138.053   # Average read request latency (cycles)
average_interarrival           =      9.89913   # Average request interarrival latency (cycles)
total_energy                   =  1.80347e+10   # Total energy (pJ)
average_power                  =      1803.47   # Average power (mW)
average_bandwidth              =      8.62012   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       318641   # Number of WRITE/WRITEP commands
num_reads_done                 =       767842   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       577971   # Number of read row buffer hits
num_read_cmds                  =       767844   # Number of READ/READP commands
num_writes_done                =       318696   # Number of read requests issued
num_write_row_hits             =       252976   # Number of write row buffer hits
num_act_cmds                   =       256889   # Number of ACT commands
num_pre_cmds                   =       256861   # Number of PRE commands
num_ondemand_pres              =       231797   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9354509   # Cyles of rank active rank.0
rank_active_cycles.1           =      9348114   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       645491   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       651886   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1028448   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12079   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4169   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1719   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2057   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2950   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3686   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         6418   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4112   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          523   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20426   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           41   # Write cmd latency (cycles)
write_latency[20-39]           =          755   # Write cmd latency (cycles)
write_latency[40-59]           =         1307   # Write cmd latency (cycles)
write_latency[60-79]           =         2467   # Write cmd latency (cycles)
write_latency[80-99]           =         4846   # Write cmd latency (cycles)
write_latency[100-119]         =         7339   # Write cmd latency (cycles)
write_latency[120-139]         =         9890   # Write cmd latency (cycles)
write_latency[140-159]         =        12142   # Write cmd latency (cycles)
write_latency[160-179]         =        14117   # Write cmd latency (cycles)
write_latency[180-199]         =        16224   # Write cmd latency (cycles)
write_latency[200-]            =       249513   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       261884   # Read request latency (cycles)
read_latency[40-59]            =        89491   # Read request latency (cycles)
read_latency[60-79]            =       116412   # Read request latency (cycles)
read_latency[80-99]            =        46168   # Read request latency (cycles)
read_latency[100-119]          =        34839   # Read request latency (cycles)
read_latency[120-139]          =        30520   # Read request latency (cycles)
read_latency[140-159]          =        19099   # Read request latency (cycles)
read_latency[160-179]          =        15134   # Read request latency (cycles)
read_latency[180-199]          =        12494   # Read request latency (cycles)
read_latency[200-]             =       141798   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.59066e+09   # Write energy
read_energy                    =  3.09595e+09   # Read energy
act_energy                     =  7.02848e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.09836e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.12905e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83721e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83322e+09   # Active standby energy rank.1
average_read_latency           =      148.226   # Average read request latency (cycles)
average_interarrival           =      9.20313   # Average request interarrival latency (cycles)
total_energy                   =  1.83873e+10   # Total energy (pJ)
average_power                  =      1838.73   # Average power (mW)
average_bandwidth              =      9.27179   # Average bandwidth
