- ğŸ‘‹ Hi, Iâ€™m @ankitsinghyadav81967
- ğŸ‘€ Iâ€™m interested in hardware design, Logic design, verilog, system verilog, architecture.
- ğŸŒ± Iâ€™m currently learning ethernet architecture.
- ğŸ’ï¸ Iâ€™m looking to collaborate on RTL/Logic design, verification.
- ğŸ“« How to reach me: email me: ankitsinghyadav81967@gmail.com

<!---
ankitsinghyadav81967/ankitsinghyadav81967 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
