Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date         : Wed May 27 16:20:33 2015
| Host         : VLAB-022 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file lab3top_control_sets_placed.rpt
| Design       : lab3top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    58 |
| Minimum Number of register sites lost to control set restrictions |   132 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             848 |          236 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           14 |
| Yes          | No                    | No                     |             362 |          102 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             162 |           45 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                   Clock Signal                                                   |                                                                                   Enable Signal                                                                                  |                                                                        Set/Reset Signal                                                                        | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  modemRx_in_sampleClk_BUFG                                                                                       |                                                                                                                                                                                  |                                                                                                                                                                |                1 |              2 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Receiver/Transmitter/n_0_tx_ctr[3]_i_2                                                                                                                                           | Receiver/Transmitter/tx_load                                                                                                                                   |                1 |              4 |
|  SPIClkGenerator/U0/clk_out2                                                                                     | Receiver/ADCInFace/n_0_temp1[11]_i_1                                                                                                                                             | Receiver/ADCInFace/currentState[1]                                                                                                                             |                1 |              4 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/E[0]                    | Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/SR[0] |                2 |              4 |
|  SPIClkGenerator/U0/clk_out2                                                                                     | Transmitter/DACInterface/n_0_tempBuffer[11]_i_1                                                                                                                                  | Transmitter/DACInterface/n_0_tempBuffer[15]_i_1                                                                                                                |                1 |              4 |
|  SPIClkGenerator/U0/clk_out2                                                                                     | Transmitter/DACInterface/shiftCounterEn                                                                                                                                          | Transmitter/DACInterface/parallelLoadEn                                                                                                                        |                1 |              4 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/E[0]                    |                                                                                                                                                                |                3 |              4 |
|  SPIClkGenerator/U0/clk_out2                                                                                     | Receiver/Debug_PassThroughDAC/n_0_tempBuffer[11]_i_1__0                                                                                                                          | Receiver/Debug_PassThroughDAC/n_0_tempBuffer[15]_i_1                                                                                                           |                2 |              4 |
|  SPIClkGenerator/U0/clk_out2                                                                                     | Receiver/Debug_PassThroughDAC/shiftCounterEn                                                                                                                                     | Receiver/Debug_PassThroughDAC/parallelLoadEn                                                                                                                   |                1 |              4 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/E[0]                    | Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/SR[0] |                1 |              4 |
|  SPIClkGenerator/U0/clk_out1                                                                                     |                                                                                                                                                                                  | Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_semi_parallel_and_smac.phase_cnt[3]_i_1                     |                1 |              4 |
|  SPIClkGenerator/U0/clk_out1                                                                                     |                                                                                                                                                                                  | Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_semi_parallel_and_smac.phase_cnt[3]_i_1                     |                1 |              4 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/E[0]                    |                                                                                                                                                                |                3 |              4 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/Receiver/rx_shift                                                                                                                                                    | Transmitter/Receiver/n_0_tick_ctr[9]_i_1                                                                                                                       |                1 |              4 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/CharacterToIQ/CharBuffer/n_0_current_state[3]_i_1                                                                                                                    |                                                                                                                                                                |                2 |              4 |
|  SPIClkGenerator/U0/clk_out2                                                                                     |                                                                                                                                                                                  |                                                                                                                                                                |                3 |              6 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                                   | Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/n_0_g_semi_parallel_and_smac.base_cnt[6]_i_1                                                  |                2 |              7 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/base_en_cntrl                                                                       | Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_semi_parallel_and_smac.gen_coef_addr[6]_i_1                 |                1 |              7 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/base_en_cntrl                                                                       | Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_semi_parallel_and_smac.gen_coef_addr[6]_i_1                 |                2 |              7 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Receiver/MF_q/fircompiler/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                                   | Receiver/MF_q/fircompiler/U0/i_synth/g_single_rate.i_single_rate/n_0_g_semi_parallel_and_smac.base_cnt[6]_i_1                                                  |                2 |              7 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/opbuff_op_enable                                                                    | Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_opbuff.op_rate_cnt[7]_i_1                                   |                2 |              8 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/Receiver/rx_output                                                                                                                                                   |                                                                                                                                                                |                2 |              8 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Receiver/IQToChar/in2                                                                                                                                                            |                                                                                                                                                                |                2 |              8 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/opbuff_op_enable                                                                    | Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_opbuff.op_rate_cnt[7]_i_1                                   |                2 |              8 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Receiver/Transmitter/n_0_tx_reg[7]_i_1                                                                                                                                           |                                                                                                                                                                |                2 |              8 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/Receiver/rx_shift                                                                                                                                                    |                                                                                                                                                                |                4 |              9 |
|  SPIClkGenerator/U0/clk_out1                                                                                     |                                                                                                                                                                                  | Transmitter/Receiver/n_0_tick_ctr[9]_i_1                                                                                                                       |                4 |             11 |
|  SPIClkGenerator/U0/clk_out1                                                                                     |                                                                                                                                                                                  | n_0_tx_trig_cnt[11]_i_1                                                                                                                                        |                3 |             11 |
|  SPIClkGenerator/U0/clk_out2                                                                                     | Receiver/Debug_PassThroughDAC/n_0_tempBuffer[11]_i_1__0                                                                                                                          |                                                                                                                                                                |                5 |             12 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/CharacterToIQ/CharBuffer/CharacterFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                  | Transmitter/CharacterToIQ/CharBuffer/resetCharFifo                                                                                                             |                2 |             12 |
|  SPIClkGenerator/U0/clk_out2                                                                                     | Receiver/ADCInFace/n_0_temp1[11]_i_1                                                                                                                                             |                                                                                                                                                                |                3 |             12 |
|  SPIClkGenerator/U0/clk_out2                                                                                     | Receiver/ADCInFace/currentState[1]                                                                                                                                               |                                                                                                                                                                |                3 |             12 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/CharacterToIQ/CharBuffer/CharacterFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                  | Transmitter/CharacterToIQ/CharBuffer/resetCharFifo                                                                                                             |                4 |             12 |
|  SPIClkGenerator/U0/clk_out2                                                                                     | Transmitter/DACInterface/n_0_tempBuffer[11]_i_1                                                                                                                                  |                                                                                                                                                                |                3 |             12 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/sel                                                                                 | Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/p_33_out                                                          |                4 |             13 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/sel                                                                                 | Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/p_33_out                                                          |                4 |             13 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | n_0_symbolClk_reg                                                                                                                                                                |                                                                                                                                                                |                4 |             14 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/cntrl_data[0]_3[3]                                                                  |                                                                                                                                                                |                2 |             16 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Receiver/MF_q/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[8].i_delay/CNTRL_IN[0]                                                 |                                                                                                                                                                |                3 |             16 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[7].g_others.i_delay_cntrl_data/CNTRL_IN[0] |                                                                                                                                                                |                2 |             16 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/cntrl_data[0]_3[3]                                                                  |                                                                                                                                                                |                2 |             16 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[7].g_others.i_delay_cntrl_data/CNTRL_IN[0] |                                                                                                                                                                |                2 |             16 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_latch_op_src_sel/latch_op                                                |                                                                                                                                                                |                5 |             16 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_latch_op_src_sel/latch_op                                                |                                                                                                                                                                |                5 |             16 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[8].i_delay/CNTRL_IN[0]                                                 |                                                                                                                                                                |                4 |             16 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                                                    |                                                                                                                                                                |                6 |             16 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Receiver/MF_q/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                                                    |                                                                                                                                                                |                4 |             16 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Receiver/MF_q/fircompiler/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                                   |                                                                                                                                                                |                4 |             16 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                                   |                                                                                                                                                                |                4 |             16 |
|  SPIClkGenerator/U0/clk_out1                                                                                     |                                                                                                                                                                                  | Transmitter/Display/n_0_cdcount[0]_i_1                                                                                                                         |                5 |             18 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/cntrl_data[0]_3[8]                                                                  |                                                                                                                                                                |                5 |             32 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_latch_op/p_2_out                     |                                                                                                                                                                |                4 |             32 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_latch_op/p_2_out                     |                                                                                                                                                                |                4 |             32 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/cntrl_data[0]_3[8]                                                                  |                                                                                                                                                                |                6 |             32 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | Transmitter/CharacterToIQ/Serializer/n_0_bitIdx[0]_i_2                                                                                                                           | Transmitter/CharacterToIQ/Serializer/resetBitIdx                                                                                                               |                9 |             32 |
|  SPIClkGenerator/U0/clk_out1                                                                                     | modemRx_in_sampleClk_BUFG                                                                                                                                                        |                                                                                                                                                                |               20 |             63 |
|  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/m_axis_data_tvalid |                                                                                                                                                                                  |                                                                                                                                                                |               38 |            161 |
|  SPIClkGenerator/U0/clk_out1                                                                                     |                                                                                                                                                                                  |                                                                                                                                                                |              210 |            725 |
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


