# RISC-V-Reference-SoC-Tapeout
# VLSI Tool Installation Repository

This repository provides **step-by-step installation guidelines** and **automation scripts** for setting up open-source VLSI tools.  
It is designed to help students, researchers, and chip designers quickly set up their environment for RTL-to-GDS flows.

---


---

## üõ†Ô∏è Tools Covered
- **Yosys** ‚Äì Open-source synthesis tool  
- **Icarus Verilog** ‚Äì Verilog simulation tool  
- **GTKWave** ‚Äì Waveform viewer  
- **Ngspice** ‚Äì SPICE circuit simulator  
- **Magic** ‚Äì VLSI layout tool  
- **OpenLANE** ‚Äì RTL-to-GDSII flow  

---

## ‚öôÔ∏è System Requirements
- **OS:** Ubuntu 20.04+  
- **RAM:** 6 GB minimum  
- **Disk:** 50 GB free  
- **CPU:** 4 vCPUs  

---
## RUN System Check

cat system_check.md

##  Install tools

Navigate to the setup folder and run the script of your choice, e.g.:

cd setup
bash install_yosys.sh

## Verify installation

After installation, verify by running:

yosys -V
iverilog -V
gtkwave -h
ngspice -v
magic -v
docker --version   # for OpenLANE

## üìë References

VirtualBox

Yosys GitHub

OpenLANE GitHub

GTKWave

Ngspice

Magic VLSI


