Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jan  4 16:06:09 2025
| Host         : DESKTOP-G2JF73K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s6
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      5 |            1 |
|      8 |            6 |
|      9 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              30 |           15 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              40 |            9 |
| Yes          | No                    | Yes                    |              86 |           27 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |               Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | uart_tx_list/cstate[4]_i_1_n_0           | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG | key_inst/FSM_onehot_key_value[4]_i_1_n_0 | rst_IBUF         |                1 |              5 |
|  clk_IBUF_BUFG | tx_buffer[1][7]_i_1_n_0                  |                  |                2 |              8 |
|  clk_IBUF_BUFG | tx_buffer[2][7]_i_1_n_0                  |                  |                2 |              8 |
|  clk_IBUF_BUFG | tx_buffer[3][7]_i_1_n_0                  |                  |                2 |              8 |
|  clk_IBUF_BUFG | tx_buffer[4][7]_i_1_n_0                  |                  |                1 |              8 |
|  clk_IBUF_BUFG | tx_buffer[0][7]_i_1_n_0                  |                  |                2 |              8 |
|  clk_IBUF_BUFG | char_idx[7]_i_1_n_0                      | rst_IBUF         |                3 |              8 |
|  clk_IBUF_BUFG | uart_tx_list/E[0]                        | rst_IBUF         |                4 |              9 |
|  clk_IBUF_BUFG | key_inst/key_count[19]_i_1_n_0           | rst_IBUF         |                7 |             20 |
|  clk_IBUF_BUFG | uart_rx_list/cnt_baud[0]_i_1__0_n_0      | rst_IBUF         |                5 |             20 |
|  clk_IBUF_BUFG | uart_tx_list/cnt_baud[0]_i_1_n_0         | rst_IBUF         |                5 |             20 |
|  clk_IBUF_BUFG |                                          | rst_IBUF         |               15 |             30 |
+----------------+------------------------------------------+------------------+------------------+----------------+


