module tap(
	input I_CLK,
	input wire [2:0] i_dff,
	output reg [3:0] o_mul,
	output reg [2:0] o_dff
);

parameter integer coeff = 3;

always@(posedge I_CLK)
begin
	o_dff <= i_dff;
	o_mul <= o_dff * coeff;
end

endmodule 