# -*- csr3 -*-
# You must run "csr3 rtl" after editing this file!
---
name: PKO
description: |
  PKO supports only 64-bit loads or stores to its CSRs. The PKO_CSR_RD_DMA_S or PKO_CSR_WR_DMA_S may
  be used to read or write a burst of one to four consecutively addressed 64-bit CSR words, but the
  burst may not cross a 64-KB boundary.
enums:
  - name: PKO_AURAALG_E
    title: PKO Aura Modify Algorithm Enumeration
    attributes:
      width: "4"
    description: |
      Enumerates the amount to decrement the FPA aura count during PKO_SEND_AURA_S
      processing - see PKO_SEND_AURA_S[ALG]. When a PKO_SEND_AURA_S is present, the
      hardware decrements the FPA count for aura PKO_SEND_AURA_S[AURA] by the amount
      defined below. mbufs_freed is the number of FPA frees during all PKO processing
      of all PKO_SEND_GATHER_S and PKO_SEND_LINK_S subdescriptors that are present prior
      to this PKO_SEND_AURA_S in the PKO SEND descriptor.
    values:
      - name: NOP
        value: 0x0
        description: |
          No operation.
          aura_cnt = No change

      - name: SUB
        value: 0x3
        description: |
          Subtract.
          aura_cnt = aura_cnt - PKO_SEND_AURA_S[OFFSET].

      - name: SUBLEN
        value: 0x7
        description: |
          Subtract length.
          aura_cnt = aura_cnt - PKO_SEND_AURA_S[OFFSET] - PKO_SEND_HDR_S[TOTAL].

      - name: SUBMBUF
        value: 0xB
        description: |
          Subtract mbuf count.
          aura_cnt = aura_cnt - PKO_SEND_AURA_S[OFFSET] - mbufs_freed.


  - name: PKO_CKL4ALG_E
    title: PKO Checksum L4 Algorithm Enumeration
    attributes:
      width: "2"
    description: Enumerates the different L4 checksum algorithms for PKO_SEND_HDR_S[CKL4].
    values:
      - name: "NONE"
        value: 0x0
        description: No checksum.

      - name: UDP
        value: 0x1
        description: UDP L4 checksum.

      - name: TCP
        value: 0x2
        description: TCP L4 checksum.

      - name: SCTP
        value: 0x3
        description: SCTP L4 checksum.


  - name: PKO_COLORALG_E
    title: PKO Color Algorithm Enumeration
    attributes:
      width: "2"
    description: Enumerates the different shaper update and internal color algorithms of PKO_SEND_EXT_S[COL].
    values:
      - name: FULL_COLOR
        value: 0x0
        description: |
          Two-rate, three-color coloring. Normal enabled mode. Both the CIR and EIR/PIR counters are
          used and adjusted per mode as the packet traverses through an enabled shaper. The internal
          color of a packet can be any of green, yellow, or red after a shaper, depending on the
          shaper state. This is the default when a PKO_SEND_EXT_S is not present in the descriptor.

      - name: EIR_PIR_ONLY
        value: 0x1
        description: |
          Two-rate, two-color coloring based on EIR/PIR. The packet uses and adjusts only the
          EIR/PIR counter as it traverses through an enabled shaper, and does not use nor adjust the
          CIR counter in the shaper. For an enabled RFC2697 mode shaper with this selection for a
          packet, the used counter is EIR, and the shaper is effectively always yellow or red state,
          so the packet will exit through the shaper internally colored either yellow or red. For an
          enabled RFC2698 mode shaper with this selection for a packet, the used counter is PIR, and
          the shaper is effectively always green or red state, so the packet could exit through the
          shaper with either the same internal color or downgraded to red (i.e. CIR is disabled).

      - name: CIR_ONLY
        value: 0x2
        description: |
          One-rate, two-color based on CIR. The packet uses and adjusts only the CIR counter as it
          traverses through an enabled shaper, and does not use nor adjust the EIR/PIR counter in
          the shaper. For an enabled RFC2697 mode shaper with this selection for a packet, the
          shaper is effectively always green or red state, so the packet could exit through the
          shaper with either the same internal color or downgraded to red. For an enabled RFC2698
          mode shaper with this selection for a packet, the shaper is effectively always green or
          yellow state, so the packet could exit through the shaper with either the same internal
          color or downgraded from green to yellow (i.e. PIR is disabled.)

      - name: NO_COLOR
        value: 0x3
        description: |
          No coloring. No shaper can change the packet from its initial green color. Neither the CIR
          nor EIR/PIR counters are used nor adjusted in any shaper as this packet traverses.


  - name: PKO_COLORRESULT_E
    title: PKO Color Result Enumeration
    attributes:
      width: "2"
    description: Enumerates the different colors of PKO_MEM_RESULT_S[COLOR].
    values:
      - name: GREEN
        value: 0x0
        description: Green.

      - name: YELLOW
        value: 0x1
        description: Yellow.

      - name: RED_SEND
        value: 0x2
        description: Red, not dropped.

      - name: RED_DROP
        value: 0x3
        description: Red, dropped.


  - name: PKO_CPSENDDROP_E
    title: PKO Send-Packet Drop Error Codes Enumeration
    attributes:
      width: "3"
    description: |
      Enumerates the error code for illegally constructed send-packet drops, stored in
      PKO_PDM_STS[CP_PKT_DROP_ERR_CODE].
    values:
      - name: SENDPASS
        value: 0x0
        description: No error. Send-packet was not dropped because of illegal construction.

      - name: DROP_HDR_ONLY
        value: 0x1
        description: Send-packet dropped because software sent a PKO_SEND_HDR_S, without 'no data send' subdescriptors.

      - name: DROP_HDR_EXTHDR_ONLY
        value: 0x2
        description: Send-packet dropped because it was a header and extended header only.

      - name: DROP_EXTHDR_NPOS2
        value: 0x3
        description: Send-packet dropped because PKO_SEND_EXT_S was not in position 2 (not following header).

      - name: DROP_SIZE_16
        value: 0x4
        description: Send-packet dropped because its was size 16.


  - name: PKO_DQOP_E
    title: PKO DQ Operation Enumeration
    attributes:
      width: "2"
    description: Enumerates the different IOBDMA/LMTDMA operation codes and PKO_QUERY_RTN_S[DQOP] values.
    values:
      - name: SEND
        value: 0x0
        description: Send operation. See PKO_SEND_DMA_S.

      - name: OPEN
        value: 0x1
        description: Open queue operation. See PKO_QUERY_LD_S and PKO_QUERY_DMA_S.

      - name: CLOSE
        value: 0x2
        description: Close queue operation. See PKO_QUERY_LD_S and PKO_QUERY_DMA_S.

      - name: QUERY
        value: 0x3
        description: Query operation. See PKO_QUERY_LD_S and PKO_QUERY_DMA_S.


  - name: PKO_DQSTATUS_E
    title: PKO Descriptor Status Enumeration
    attributes:
      width: "4"
    description: Enumerates the different descriptor queue command results. See PKO_QUERY_RTN_S[DQSTATUS].
    values:
      - name: PASS
        value: 0x0
        description: |
          No error. In the case of an PKO_SEND_DMA_S, indicates that PKO successfully enqueued the
          descriptor.

      - name: DQBADSTATE
        value: 0x8
        description: |
          PKO could not enqueue the descriptor because the queue was not ready to enqueue
          descriptors.
          INTERNAL: Not used in hardware, currently.

      - name: DQNOFPABUF
        value: 0x9
        description: |
          PKO could not enqueue the descriptor because FPA could not allocate a free FPA buffer to
          hold the descriptor. IMPORTANT: This is a fatal error, and will require a reset. If this
          happens to a queue-open or queue-close command, the PDM internal state could be
          incoherrent. If this status is seen, it is an indication reset is needed. The interrupt
          PKO_INTSN_E::PKO_FPA_NO_PTRS will be signaled as soon as the FPA returns the condition of
          having no pointers.

      - name: DQALREADYCREATED
        value: 0xC
        description: |
          This is a non-fatal error. PKO could not do the command because the DQ was already
          created. (For example, can't double open a DQ).

      - name: DQNOTCREATED
        value: 0xD
        description: |
          This is a non-fatal error. PKO could not do the command because the DQ was not already
          created. (For example, can't close a DQ that is not created).

      - name: DQNOTEMPTY
        value: 0xE
        description: |
          This is a non-fatal error. PKO could not do the command because the DQ was not empty. (For
          example, can't close a DQ that is not empty).

      - name: DQSENDPKTDROP
        value: 0xF
        description: |
          PKO dropped the send-packet command due to illegal construction; non-fatal. See
          PKO_PDM_STS[CP_SENDPKT_ERR_DROP]. Corresponding interrupts will fire. Reasons for failure:
          1. Send-packet contained more than 15 words (including header). 2. Only a header and
          extended header were sent. 3. Extended header was not in position 2. 4. Only a header was
          sent.


  - name: PKO_INTSN_E
    title: PKO Interrupt Source Enumeration
    attributes:
      width: "20"
    description: Enumerates the different PKO-generated interrupts.
    values:
      - name: PKO_LUT_SBE_CMB0
        value: 0x50000
        attributes:
          cib_rtl_module: "pko_lut"
          intsn_lsb_mismatch: "True"
          mem_to_csr: "True"
        description: See PKO_LUT_ECC_SBE_STS_CMB0[LUT_SBE_CMB0].

      - name: PKO_LUT_DBE_CMB0
        value: 0x50001
        attributes:
          cib_rtl_module: "pko_lut"
          intsn_lsb_mismatch: "True"
          mem_to_csr: "True"
        description: See PKO_LUT_ECC_DBE_STS_CMB0[LUT_DBE_CMB0].

      - name: PKO_PSE_DQ_SBE_CMB0
        value: 0x50002
        attributes:
          cib_rtl_module: "pko_pse_dq"
          intsn_lsb_mismatch: "True"
          mem_to_csr: "True"
        description: See PKO_PSE_DQ_ECC_SBE_STS_CMB0[PSE_DQ_SBE_CMB0].

      - name: PKO_PSE_DQ_DBE_CMB0
        value: 0x50003
        attributes:
          cib_rtl_module: "pko_pse_dq"
          intsn_lsb_mismatch: "True"
          mem_to_csr: "True"
        description: See PKO_PSE_DQ_ECC_DBE_STS_CMB0[PSE_DQ_DBE_CMB0].

      - name: PKO_PSE_SQ2_SBE_CMB0
        value: 0x50004
        attributes:
          cib_rtl_module: "pko_pse_sq2"
          intsn_lsb_mismatch: "True"
          mem_to_csr: "True"
        description: See PKO_PSE_SQ2_ECC_SBE_STS_CMB0[PSE_SQ2_SBE_CMB0].

      - name: PKO_PSE_SQ2_DBE_CMB0
        value: 0x50005
        attributes:
          cib_rtl_module: "pko_pse_sq2"
          intsn_lsb_mismatch: "True"
          mem_to_csr: "True"
        description: See PKO_PSE_SQ2_ECC_DBE_STS_CMB0[PSE_SQ2_DBE_CMB0].

      - name: PKO_PSE_SQ3_SBE_CMB0
        value: 0x50006
        attributes:
          cib_rtl_module: "pko_pse_sq3"
          intsn_lsb_mismatch: "True"
          mem_to_csr: "True"
        description: See PKO_PSE_SQ3_ECC_SBE_STS_CMB0[PSE_SQ3_SBE_CMB0].

      - name: PKO_PSE_SQ3_DBE_CMB0
        value: 0x50007
        attributes:
          cib_rtl_module: "pko_pse_sq3"
          intsn_lsb_mismatch: "True"
          mem_to_csr: "True"
        description: See PKO_PSE_SQ3_ECC_DBE_STS_CMB0[PSE_SQ3_DBE_CMB0].

      - name: PKO_PDM_SBE_CMB0
        value: 0x50008
        attributes:
          cib_rtl_module: "pko_pdm"
          intsn_lsb_mismatch: "True"
          mem_to_csr: "True"
        description: See PKO_PDM_ECC_SBE_STS_CMB0[PDM_SBE_CMB0].

      - name: PKO_PDM_DBE_CMB0
        value: 0x50009
        attributes:
          cib_rtl_module: "pko_pdm"
          intsn_lsb_mismatch: "True"
          mem_to_csr: "True"
        description: See PKO_PDM_ECC_DBE_STS_CMB0[PDM_DBE_CMB0].

      - name: PKO_PSE_SQ1_SBE_CMB0
        value: 0x5000A
        attributes:
          cib_rtl_module: "pko_pse_sq1"
          intsn_lsb_mismatch: "True"
          mem_to_csr: "True"
        description: See PKO_PSE_SQ1_ECC_SBE_STS_CMB0[PSE_SQ1_SBE_CMB0].

      - name: PKO_PSE_SQ1_DBE_CMB0
        value: 0x5000B
        attributes:
          cib_rtl_module: "pko_pse_sq1"
          intsn_lsb_mismatch: "True"
          mem_to_csr: "True"
        description: See PKO_PSE_SQ1_ECC_DBE_STS_CMB0[PSE_SQ1_DBE_CMB0].

      - name: PKO_PSE_PQ_SBE_CMB0
        value: 0x5000C
        attributes:
          cib_rtl_module: "pko_pse_pq"
          intsn_lsb_mismatch: "True"
          mem_to_csr: "True"
        description: See PKO_PSE_PQ_ECC_SBE_STS_CMB0[PSE_PQ_SBE_CMB0].

      - name: PKO_PSE_PQ_DBE_CMB0
        value: 0x5000D
        attributes:
          cib_rtl_module: "pko_pse_pq"
          intsn_lsb_mismatch: "True"
          mem_to_csr: "True"
        description: See PKO_PSE_PQ_ECC_DBE_STS_CMB0[PSE_PQ_DBE_CMB0].

      - name: PKO_PSE_SQ4_SBE_CMB0
        value: 0x5000E
        attributes:
          cib_rtl_module: "pko_pse_sq4"
          intsn_lsb_mismatch: "True"
          mem_to_csr: "True"
        description: See PKO_PSE_SQ4_ECC_SBE_STS_CMB0[PSE_SQ4_SBE_CMB0].

      - name: PKO_PSE_SQ4_DBE_CMB0
        value: 0x5000F
        attributes:
          cib_rtl_module: "pko_pse_sq4"
          intsn_lsb_mismatch: "True"
          mem_to_csr: "True"
        description: See PKO_PSE_SQ4_ECC_DBE_STS_CMB0[PSE_SQ4_DBE_CMB0].

      - name: PKO_PSE_SQ5_SBE_CMB0
        value: 0x50010
        attributes:
          cib_rtl_module: "pko_pse_sq5"
          intsn_lsb_mismatch: "True"
          mem_to_csr: "True"
        description: See PKO_PSE_SQ5_ECC_SBE_STS_CMB0[PSE_SQ5_SBE_CMB0].

      - name: PKO_PSE_SQ5_DBE_CMB0
        value: 0x50011
        attributes:
          cib_rtl_module: "pko_pse_sq5"
          intsn_lsb_mismatch: "True"
          mem_to_csr: "True"
        description: See PKO_PSE_SQ5_ECC_DBE_STS_CMB0[PSE_SQ5_DBE_CMB0].

      - name: PKO_NCB_SBE_CMB0
        value: 0x50012
        attributes:
          cib_rtl_module: "pko_ncb"
          intsn_lsb_mismatch: "True"
          mem_to_csr: "True"
        description: See PKO_NCB_ECC_SBE_STS_CMB0[NCB_SBE_CMB0].

      - name: PKO_NCB_DBE_CMB0
        value: 0x50013
        attributes:
          cib_rtl_module: "pko_ncb"
          intsn_lsb_mismatch: "True"
          mem_to_csr: "True"
        description: See PKO_NCB_ECC_DBE_STS_CMB0[NCB_DBE_CMB0].

      - name: PKO_PEB_SBE_CMB0
        value: 0x50014
        attributes:
          cib_rtl_module: "pko_peb"
          intsn_lsb_mismatch: "True"
          mem_to_csr: "True"
        description: See PKO_PEB_ECC_SBE_STS_CMB0[PEB_SBE_CMB0].

      - name: PKO_PEB_DBE_CMB0
        value: 0x50015
        attributes:
          cib_rtl_module: "pko_peb"
          intsn_lsb_mismatch: "True"
          mem_to_csr: "True"
        description: See PKO_PEB_ECC_DBE_STS_CMB0[PEB_DBE_CMB0].

      - name: PKO_PEB_EXT_HDR_DEF_ERR
        value: 0x50030
        attributes:
          cib_rtl_module: "pko_peb"
          intsn_lsb_mismatch: "True"
        description: See PKO_PEB_ERR_INT[PEB_EXT_HDR_DEF_ERR].

      - name: PKO_PEB_JUMP_DEF_ERR
        value: 0x50031
        attributes:
          cib_rtl_module: "pko_peb"
          intsn_lsb_mismatch: "True"
        description: See PKO_PEB_ERR_INT[PEB_JUMP_DEF_ERR].

      - name: PKO_PEB_FCS_SOP_ERR
        value: 0x50032
        attributes:
          cib_rtl_module: "pko_peb"
          intsn_lsb_mismatch: "True"
        description: See PKO_PEB_ERR_INT[PEB_FCS_SOP_ERR].

      - name: PKO_PEB_PSE_FIFO_ERR
        value: 0x50033
        attributes:
          cib_rtl_module: "pko_peb"
          intsn_lsb_mismatch: "True"
        description: See PKO_PEB_ERR_INT[PEB_PSE_FIFO_ERR].

      - name: PKO_PEB_PAD_ERR
        value: 0x50034
        attributes:
          cib_rtl_module: "pko_peb"
          intsn_lsb_mismatch: "True"
        description: See PKO_PEB_ERR_INT[PEB_PAD_ERR].

      - name: PKO_PEB_TRUNC_ERR
        value: 0x50035
        attributes:
          cib_rtl_module: "pko_peb"
          intsn_lsb_mismatch: "True"
        description: See PKO_PEB_ERR_INT[PEB_TRUNC_ERR].

      - name: PKO_PEB_SUBD_ADDR_ERR
        value: 0x50036
        attributes:
          cib_rtl_module: "pko_peb"
          intsn_lsb_mismatch: "True"
        description: See PKO_PEB_ERR_INT[PEB_SUBD_ADDR_ERR].

      - name: PKO_PEB_SUBD_SIZE_ERR
        value: 0x50037
        attributes:
          cib_rtl_module: "pko_peb"
          intsn_lsb_mismatch: "True"
        description: See PKO_PEB_ERR_INT[PEB_SUBD_SIZE_ERR].

      - name: PKO_PEB_MAX_LINK_ERR
        value: 0x50038
        attributes:
          cib_rtl_module: "pko_peb"
          intsn_lsb_mismatch: "True"
        description: See PKO_PEB_ERR_INT[PEB_MAX_LINK_ERR].

      - name: PKO_PEB_MACX_CFG_WR_ERR
        value: 0x50039
        attributes:
          cib_rtl_module: "pko_peb"
          intsn_lsb_mismatch: "True"
        description: See PKO_PEB_ERR_INT[PEB_MACX_CFG_WR_ERR].

      - name: PKO_PSE_PQ_DRAIN
        value: 0x50040
        attributes:
          cib_rtl_module: "pko_pse_pq"
          intsn_lsb_mismatch: "True"
        description: See PKO_DRAIN_IRQ[INTR].

      - name: PKO_QCMD_IOBX_ERR
        value: 0x50078
        attributes:
          cib_rtl_module: "pko_pdm"
          intsn_lsb_mismatch: "True"
        description: See PKO_PDM_STS[QCMD_IOBX_ERR].

      - name: PKO_MWPBUF_DATA_VAL_ERR
        value: 0x500F5
        attributes:
          cib_rtl_module: "pko_pdm"
          intsn_lsb_mismatch: "True"
        description: See PKO_PDM_STS[MWPBUF_DATA_VAL_ERR].

      - name: PKO_DWPBUF_DATA_VAL_ERR
        value: 0x500F6
        attributes:
          cib_rtl_module: "pko_pdm"
          intsn_lsb_mismatch: "True"
        description: See PKO_PDM_STS[DWPBUF_DATA_VAL_ERR].

      - name: PKO_DRPBUF_DATA_VAL_ERR
        value: 0x500F7
        attributes:
          cib_rtl_module: "pko_pdm"
          intsn_lsb_mismatch: "True"
        description: See PKO_PDM_STS[DRPBUF_DATA_VAL_ERR].

      - name: PKO_SENDPKT_LMTDMA_ERR
        value: 0x500F8
        attributes:
          cib_rtl_module: "pko_pdm"
          intsn_lsb_mismatch: "True"
        description: See PKO_PDM_STS[SENDPKT_LMTDMA_ERR].

      - name: PKO_SENDPKT_LMTST_ERR
        value: 0x500F9
        attributes:
          cib_rtl_module: "pko_pdm"
          intsn_lsb_mismatch: "True"
        description: See PKO_PDM_STS[SENDPKT_LMTST_ERR].

      - name: PKO_FPA_NO_PTRS
        value: 0x500FA
        attributes:
          cib_rtl_module: "pko_pdm"
          intsn_lsb_mismatch: "True"
        description: See PKO_PDM_STS[FPA_NO_PTRS].

      - name: PKO_NCB_TX_ERR
        value: 0x500FB
        attributes:
          cib_rtl_module: "pko_ncb"
          intsn_lsb_mismatch: "True"
        description: See PKO_NCB_INT[NCB_TX_ERROR].

      - name: PKO_CP_SENDPKT_ERR_DROP
        value: 0x500FC
        attributes:
          cib_rtl_module: "pko_pdm"
          intsn_lsb_mismatch: "True"
        description: See PKO_PDM_STS[CP_SENDPKT_ERR_DROP].

      - name: PKO_CP_SENDPKT_ERR_NO_DRP
        value: 0x500FD
        attributes:
          cib_rtl_module: "pko_pdm"
          intsn_lsb_mismatch: "True"
        description: See PKO_PDM_STS[CP_SENDPKT_ERR_NO_DRP].

      - name: PKO_DESC_CRC_ERR
        value: 0x500FF
        attributes:
          cib_rtl_module: "pko_pdm"
          intsn_lsb_mismatch: "True"
        description: See PKO_PDM_STS[DESC_CRC_ERR].

      - name: PKO_DQ(0..1023)_WM
        value: 0x52000 + a
        attributes:
          cib_rtl_module: "none"
          intsn_lsb_mismatch: "True"
        description: See PKO_DQ(0..1023)_WM_CTL_W1C[INTR].


  - name: PKO_MEMALG_E
    title: PKO Memory Modify Algorithm Enumeration
    attributes:
      width: "4"
    description: Enumerates the different algorithms for modifying memory; see PKO_SEND_MEM_S[ALG].
    values:
      - name: SET
        value: 0x0
        description: |
          Set.
          mem = PKO_SEND_MEM_S[OFFSET].

      - name: SETTSTMP
        value: 0x1
        description: |
          Set the memory location to the timestamp the packet was at the interface. See the PTP
          chapter. When used, PKO_SEND_MEM_S[DSZ] must be B64 and a PKO_SEND_EXT_S subdescriptor
          must be in the descriptor with PKO_SEND_EXT_S[TSTMP]=1.
          For non-NULL interfaces:
          mem = MIO_PTP_CLOCK_HI at packet send.
          Else, for NULL interface:
          mem = 0x1.

      - name: SETRSLT
        value: 0x2
        description: |
          Set the memory location to the final resulting color and state of the packet.
          PKO_MEM_RESULT_S indicates the store value. PKO_SEND_MEM_S[DSZ] must be B64.
          mem = PKO_MEM_RESULT_S.

      - name: ADD
        value: 0x8
        description: |
          Add.
          mem = mem + PKO_SEND_MEM_S[OFFSET].

      - name: SUB
        value: 0x9
        description: |
          Subtract.
          mem = mem - PKO_SEND_MEM_S[OFFSET].
          Note: IOI bandwidth is optimized if a memory decrement by one is used rather than any
          other memory set/add/sub.

      - name: ADDLEN
        value: 0xA
        description: |
          Add length.
          mem = mem + PKO_SEND_MEM_S[OFFSET] + PKO_SEND_HDR_S[TOTAL].

      - name: SUBLEN
        value: 0xB
        description: |
          Subtract length.
          mem = mem - PKO_SEND_MEM_S[OFFSET] - PKO_SEND_HDR_S[TOTAL].

      - name: ADDMBUF
        value: 0xC
        description: |
          Add mbufs freed.
          mem = mem + PKO_SEND_MEM_S[OFFSET] + mbufs_freed. mbufs_freed is as defined in
          PKO_AURAALG_E.

      - name: SUBMBUF
        value: 0xD
        description: |
          Subtract mbufs freed.
          mem = mem - PKO_SEND_MEM_S[OFFSET] - mbufs_freed. mbufs_freed is as defined in
          PKO_AURAALG_E.


  - name: PKO_MEMDSZ_E
    title: PKO Memory Data Size Enumeration
    attributes:
      width: "2"
    description: Enumerates the datum size for modifying memory; see PKO_SEND_MEM_S[DSZ].
    values:
      - name: B64
        value: 0x0
        description: 64 bits.

      - name: B32
        value: 0x1
        description: |
          32 bits. PKO_SEND_MEM_S[ALG] must not be PKO_MEMALG_E::TSTMP nor PKO_MEMALG_E::SETRSLT.

      - name: B8
        value: 0x3
        description: |
          8 bits. PKO_SEND_MEM_S[ALG] must be PKO_MEMALG_E::SET.


  - name: PKO_REDALG_E
    title: PKO Red Algorithm Enumeration
    attributes:
      width: "2"
    description: Enumerates the different algorithms of PKO_SEND_EXT_S[RA].
    values:
      - name: STD
        value: 0x0
        description: |
          Standard handling. A packet in the red state will be processed according to queue
          settings. This is the default when a PKO_SEND_EXT_S is not present in the send descriptor.

      - name: SEND
        value: 0x1
        description: Send packets that are in the red state.

      - name: STALL
        value: 0x2
        description: Stall packets that are in the red state, until yellow or green state is reached.

      - name: DISCARD
        value: 0x3
        description: Discard packets that are in the red state.


  - name: PKO_SENDCRCALG_E
    title: PKO Send CRC Algorithm Enumeration
    attributes:
      width: "2"
    description: Enumerates the CRC algorithm used; see PKO_SEND_CRC_S[ALG].
    values:
      - name: CRC32
        value: 0x0
        description: |
          Ethernet format big-endian CRC-32 (polynomial 0x04C11DB7). The initial value is usually
          0xFFFFFFFF, corrected for any appropriate header fields to be included.

      - name: CRC32C
        value: 0x1
        description: |
          SCTP/iSCSI format big-endian CRC-32c (polynomial 0x11EDC6F41). The initial value is
          usually 0xFFFFFFFF, corrected for any appropriate header fields to be included.


  - name: PKO_SENDSUBDC_E
    title: PKO Send Subdescriptor Operation Enumeration
    attributes:
      width: "4"
    description: |
      Enumerates the different subdescriptor codes. The subdescriptor codes differentiate PKO send
      descriptor words excluding PKO_SEND_HDR_S which is determined by its position as the first
      subdescriptor.
    values:
      - name: LINK0
        value: 0x0
        description: See PKO_SEND_LINK_S. Uses a 3-bit subdescriptor, discarding bit 0.

      - name: LINK1
        value: 0x1
        description: See PKO_SEND_LINK_S. Uses a 3-bit subdescriptor, discarding bit 0, so aliases on top of LINK0.

      - name: GATHER0
        value: 0x2
        description: See PKO_SEND_GATHER_S. Uses a 3-bit subdescriptor, discarding bit 0.

      - name: GATHER1
        value: 0x3
        description: See PKO_SEND_GATHER_S. Uses a 3-bit subdescriptor, discarding bit 0, so aliases on top of GATHER0.

      - name: JUMP0
        value: 0x4
        description: See PKO_SEND_JUMP_S. Uses a 3-bit subdescriptor, discarding bit 0.

      - name: JUMP1
        value: 0x5
        description: See PKO_SEND_JUMP_S. Uses a 3-bit subdescriptor, discarding bit 0, so aliases on top of JUMP0.

      - name: FREE
        value: 0x9
        description: See PKO_SEND_FREE_S.

      - name: WORK
        value: 0xA
        description: See PKO_SEND_WORK_S.

      - name: AURA
        value: 0xB
        description: See PKO_SEND_AURA_S.

      - name: MEM
        value: 0xC
        description: See PKO_SEND_MEM_S.

      - name: EXT
        value: 0xD
        description: See PKO_SEND_EXT_S.

      - name: CRC
        value: 0xE
        description: See PKO_SEND_CRC_S.

      - name: IMM
        value: 0xF
        description: See PKO_SEND_IMM_S.


structs:
  - name: PKO_CSR_RD_DMA_S
    title: PKO CSR Read IOBDMA Structure
    description: |
      Structure of the real IOBDMA address (i.e. the store data for the instruction that initiates
      an IOBDMA) that initiates CSR read operation. The IOBDMA result word is the CSR read data.
      IOBDMA CSR read operations may be used to efficiently read many PKO CSRs simultaneously. The
      PKO CSRs read by a single PKO_CSR_RD_DMA_S IOBDMA must be contiguous and from a single arrayed
      CSR.
    fields:
      - name: ADDR
        bits: 31..0
        attributes:
          const: "--"
        description: |
          Address of the first CSR to read. Must be 8-byte aligned. Each additional word is read
          from the next sequential address.

      - name: --
        bits: 35..32
        attributes:
          const: "--"
        description: Reserved.

      - name: NODE
        bits: 39..36
        attributes:
          const: "--"
        description: OCI node number.

      - name: DID
        bits: 47..40
        attributes:
          const: "0x54"
        description: Indicates the CSR RD/WR PKO DID.

      - name: LEN
        bits: 55..48
        attributes:
          const: "0x1"
        description: |
          Indicates the number of contiguous CSRs read (each being 64-bit words, also the length of
          the result in 64-bit words).
          INTERNAL: More than one word returns are untested; leave HRM as saying one word until
          verified. When support add this: The PKO CSRs read by a single IOBDMA must be contiguous
          and target a single arrayed CSR.

      - name: SCRADDR
        bits: 63..56
        attributes:
          const: "--"
        description: CVMSEG LM address to return to.


  - name: PKO_CSR_WR_DMA_S
    title: PKO CSR Write LMTST Structure
    description: |
      Structure of the real LMTST address (i.e. the store data for the instruction that initiates an
      LMTST) that initiates a CSR write operation. LMTST CSR write operations may be used to update
      many PKO CSRs simultaneously. The PKO CSRs written by a single PKO_CSR_WR_DMA_S LMTST must be
      contiguous and target a single arrayed CSR.
    fields:
      - name: ADDR
        bits: 31..0
        attributes:
          const: "--"
        description: |
          Address of the first CSR to write. Must be 8-byte aligned. Each additional word is stored
          to the next sequential address

      - name: --
        bits: 35..32
        attributes:
          const: "--"
        description: Reserved.

      - name: NODE
        bits: 39..36
        attributes:
          const: "--"
        description: OCI node number.

      - name: DID
        bits: 47..40
        attributes:
          const: "0x54"
        description: Indicates the CSR RD/WR PKO DID.

      - name: RTNLEN
        bits: 55..48
        attributes:
          const: "0x0"
        description: Must be zero to indicate LMTST; LMTDMA return words are not allowed.

      - name: SCRADDR
        bits: 63..56
        attributes:
          const: "--"
        description: Reserved.


  - name: PKO_MEM_RESULT_S
    title: PKO Memory Value Structure
    description: |
      When PKO_SEND_MEM_S[ALG]==PKO_MEMALG_E::SETRSLT, the value written to memory is formed with
      this structure.
    fields:
      - name: V
        bits: 0
        description: |
          Valid. Always set by hardware so software can distinguish from data that was (presumed to
          be) zeroed by software before the send operation.

      - name: COLOR
        bits: 2..1
        description: Final color of the packet. Enumerated in PKO_COLORRESULT_E.

      - name: NL
        bits: 3
        description: Null interface. The packet was processed by the Null interface.

      - name: --
        bits: 63..4
        description: Reserved.


  - name: PKO_QUERY_DMA_S
    title: PKO IOBDMA Address Structure
    description: |
      Structure of the real IOBDMA address (i.e. the store data for the instruction that initiates
      an IOBDMA) that initiates a Query, Open or Close operation. The IOBDMA result word is a
      PKO_QUERY_RTN_S.
    fields:
      - name: --
        bits: 15..0
        attributes:
          const: "--"
        description: Reserved.

      - name: DQ
        bits: 25..16
        attributes:
          const: "--"
        description: Descriptor queue to query/open/close.

      - name: --
        bits: 31..26
        attributes:
          const: "--"
        description: Reserved.

      - name: DQOP
        bits: 33..32
        attributes:
          const: "--"
        description: |
          Indicates the operation that PKO will perform. Enumerated with PKO_DQOP_E::QUERY, OPEN or
          CLOSE.

      - name: --
        bits: 35..34
        attributes:
          const: "--"
        description: Reserved.

      - name: NODE
        bits: 39..36
        attributes:
          const: "--"
        description: OCI node number.

      - name: DID
        bits: 47..40
        attributes:
          const: "0x51"
        description: Device Id. Indicates PKO descriptor operation DID.

      - name: RTNLEN
        bits: 55..48
        attributes:
          const: "1"
        description: Length of return in words. Must be 1 (indicating 1 PKO_QUERY_RTN_S returned).

      - name: SCRADDR
        bits: 63..56
        attributes:
          const: "--"
        description: CVMSEG LM location to return the PKO_QUERY_RTN_S result to.


  - name: PKO_QUERY_LD_S
    title: PKO Physical Load Address Structure
    description: |
      Structure of the physical load address for a load instruction that initiates a Query, Open or
      Close operation. The load result is a PKO_QUERY_RTN_S.
    fields:
      - name: --
        bits: 15..0
        attributes:
          const: "--"
        description: Reserved.

      - name: DQ
        bits: 25..16
        attributes:
          const: "--"
        description: Descriptor queue to query/open/close.

      - name: --
        bits: 31..26
        attributes:
          const: "--"
        description: Reserved.

      - name: DQOP
        bits: 33..32
        attributes:
          const: "--"
        description: |
          Indicates the operation that PKO will perform. Enumerated with PKO_DQOP_E::QUERY, OPEN or
          CLOSE.

      - name: --
        bits: 35..34
        attributes:
          const: "--"
        description: Reserved.

      - name: NODE
        bits: 39..36
        attributes:
          const: "--"
        description: OCI node number.

      - name: DID
        bits: 47..40
        attributes:
          const: "0x51"
        description: Device Id. Indicates PKO descriptor operation DID.

      - name: IO
        bits: 48
        attributes:
          const: "1"
        description: Indicates I/O space.


  - name: PKO_QUERY_RTN_S
    title: PKO Load, IOBDMA, LMTDMA Return Data Structure
    description: Structure of load, IOBDMA or LMTDMA return data for Send, Query, Open or Close operations.
    fields:
      - name: DEPTH
        bits: 47..0
        description: |
          Indicates depth of specified DQ in either bytes or packets as configured by
          PKO_DQ(0..1023)_WM_CTL[KIND].

      - name: DQOP
        bits: 49..48
        description: Indicates the operation that generated the return, enumerated with PKO_DQOP_E.

      - name: --
        bits: 59..50
        description: Reserved.

      - name: DQSTATUS
        bits: 63..60
        description: Indicates the success or failure of the operation, enumerated with PKO_DQSTATUS_E.


  - name: PKO_SEND_AURA_S
    title: PKO Send Aura Subdescriptor Structure
    description: |
      The Send Aura subdescriptor can decrement aura counts, and changes the aura number for
      subsequent FPA free operations due to processing this PKO SEND descriptor. See Send Aura.
      The aura count change occurs after processing all previous
      subdescriptors in the send descriptor. All FPA buffer frees from the PKO processing of
      PKO_SEND_GATHER_S, PKO_SEND_LINK_S, PKO_SEND_JUMP_S, and/or PKO_SEND_FREE_S
      subdescriptors are subject to FPA-automatic aura updates (which is normally
      to decrement the aura count by one, since FPA_AURA(0..1023)_CFG[PTR_DIS] is normally clear),
      irrespective of whether any PKO_SEND_AURA_S's are present in the PKO SEND.
      PKO_SEND_AURA_S[AURA] becomes the aura used for the FPA frees caused by PKO_SEND_GATHER_S,
      PKO_SEND_LINK_S, and PKO_SEND_FREE_S subdescriptors that follow in the PKO SEND descriptor,
      and the last PKO_SEND_AURA_S[AURA] can be the aura used for an FPA free due to a
      PKO_SEND_JUMP_S.
      PKO_SEND_AURA_S's can also optionally decrement the FPA count for aura PKO_SEND_AURA_S[AURA]
      by an amount determined by PKO_SEND_AURA_S[ALG] and PKO_SEND_AURA_S[OFFSET].
      If no PKO_SEND_AURA_S's are present in a PKO SEND descriptor, all FPA buffer frees from the
      PKO
      processing of the PKO SEND descriptor are to aura PKO_SEND_HDR_S[AURA].
    fields:
      - name: OFFSET
        bits: 7..0
        attributes:
          const: "--"
        description: |
          Constant value to subtract from the FPA count for aura [AURA]. Might represent outside FCS
          bytes appended to
          a packet when coupled with PKO_SEND_HDR_S[TOTAL], or directly indicate an aura quantum in
          other cases, for example. [OFFSET] must be zero when [ALG] is NOP.

      - name: --
        bits: 39..8
        attributes:
          const: "--"
        description: Reserved.

      - name: ALG
        bits: 43..40
        attributes:
          const: "--"
        description: |
          Adder algorithm. Determines how the FPA count for aura [AURA] is modified by this
          PKO_SEND_AURA_S.
          Enumerated in PKO_AURAALG_E.

      - name: SUBDC4
        bits: 47..44
        attributes:
          const: "0xB"
        description: |
          Subdescriptor code. Indicates Send Aura. Enumerated in PKO_SENDSUBDC_E::AURA.

      - name: AURA
        bits: 59..48
        attributes:
          const: "--"
        description: |
          Aura number including FPA node. The aura to use for subsequent FPA frees in this
          PKO SEND descriptor and whose FPA aura count may be decremented by this PKO_SEND_AURA_S.
          Note that the upper two bits correspond to a node number. Until the next PKO_SEND_AURA_S,
          [AURA] is used for all FPA frees resulting from the processing of subsequent
          PKO_SEND_GATHER_S
          and PKO_SEND_LINK_S subdescriptors in this PKO SEND. The last [AURA] in a
          PKO SEND is also the aura used for an FPA free resulting from processing a
          PKO_SEND_JUMP_S.
          See Freeing Buffers.

      - name: --
        bits: 63..60
        attributes:
          const: "--"
        description: |
          Reserved. INTERNAL: Reserved for more auras.


  - name: PKO_SEND_CRC_S
    title: PKO Send CRC Subdescriptor Structure
    description: |
      The Send CRC subdescriptor specifies a CRC calculation be performed during transmission. See
      Send CRC.
      There may be up to 3 PKO_SEND_CRC_Ss per packet send descriptor. PKO_SEND_CRC_S constraints:
      PKO_SEND_CRC_S subdescriptors must precede all PKO_SEND_LINK_S, PKO_SEND_GATHER_S, and
      PKO_SEND_IMM_S subdescriptors in the packet descriptor.
      No two PKO_SEND_CRC_S subdescriptors can overlap. Two PKO_SEND_CRC_Ss would overlap if any
      bytes are covered by both, or if the checksum calculated for one should be covered by the
      other.
      If PKO_SEND_HDR_S[CKL3] is set, the bytes covered or inserted by the CRC must not overlap the
      IPv4 header bytes (including any options). The IPv4 header bytes (and options) start at byte
      PKO_SEND_HDR_S[L3PTR] in the packet in this case.
      If PKO_SEND_HDR_S[CKL4] is nonzero, the bytes covered or inserted by each individual
      PKO_SEND_CRC_S CRC must entirely reside within the L4 payload. The L4 (TCP/UDP/SCTP) header
      starts at byte PKO_SEND_HDR_S[L4PTR] in the packet in this case, and the L4 payload follows
      the L4 header. In this case, the PKO will appear to calculate the L4 checksum last, after it
      has completed all PKO_SEND_CRC_S CRCs.
      If the packet L2 or L3 header is to be colored, the bytes covered or inserted by the
      PKO_SEND_CRC_S CRC must not overlap any of the relevant L2/L3 header bytes, including all
      options, extension headers, etc. Either PKO_SEND_EXT_S[MARKPTR] or PKO_SEND_HDR_S[L3PTR]
      locate the L2/L3 header in this case (PKO_SEND_HDR_S[L3PTR] only if PKO_SEND_EXT_S[MARKPTR]
      does not exist in the descriptor). PKO coloring is indirectly enabled and further positioned
      via PKO_SEND_HDR_S[FORMAT] programming.
    fields:
      - name: START
        bits: w0(15..0)
        attributes:
          const: "--"
        description: Byte position relative to the first packet byte at which to start the checksum.

      - name: INSERT
        bits: w0(31..16)
        attributes:
          const: "--"
        description: |
          Byte position relative to the first packet byte at which to insert the first byte of the
          calculated CRC. PKO does not allocate bytes as it inserts the CRC result into the packet,
          it overwrites four pre-supplied packet bytes using PKO_SEND_GATHER_S or PKO_SEND_LINK_S or
          PKO_SEND_IMM_S. The insertion point may not be within the start/size region of another
          PKO_SEND_CRC_S.

      - name: --
        bits: w0(41..32)
        attributes:
          const: "--"
        description: Reserved.

      - name: ALG
        bits: w0(43..42)
        attributes:
          const: "--"
        description: Checksum Algorithm. See PKO_SENDCRCALG_E.

      - name: SUBDC4
        bits: w0(47..44)
        attributes:
          const: "0xE"
        description: |
          Subdescriptor code. Indicates Send CRC. Enumerated in PKO_SENDSUBDC_E::CRC.

      - name: SIZE
        bits: w0(63..48)
        attributes:
          const: "--"
        description: |
          Length of checksum region, must not be zero. The region is contiguous in packet bytes
          [START] through [START]+[SIZE]-1. Note that these covered reconstructed bytes need not be
          contiguous in L2/DRAM -- they can straddle any number of PKO_SEND_GATHER_S or
          PKO_SEND_LINK_S subdescriptors.

      - name: IV
        bits: w1(31..0)
        attributes:
          const: "--"
        description: Initial value of the checksum.

      - name: --
        bits: w1(63..32)
        attributes:
          const: "--"
        description: Reserved.


  - name: PKO_SEND_DMA_S
    title: PKO Send DMA Address Structure
    description: |
      Structure of the real LMTDMA/LMTST address (i.e. the store data for the instruction that
      initiates an LMTDMA/LMTST) that initiates a Send operation. The optional LMTDMA result word is
      a PKO_QUERY_RTN_S.
    fields:
      - name: --
        bits: 15..0
        attributes:
          const: "--"
        description: Reserved.

      - name: DQ
        bits: 25..16
        attributes:
          const: "--"
        description: Descriptor queue to add the descriptor to.

      - name: --
        bits: 35..26
        attributes:
          const: "--"
        description: Reserved.

      - name: NODE
        bits: 39..36
        attributes:
          const: "--"
        description: OCI node number.

      - name: DID
        bits: 47..40
        attributes:
          const: "0x51"
        description: Device ID. Indicates PKO descriptor operation DID.

      - name: RTNLEN
        bits: 55..48
        attributes:
          const: "--"
        description: |
          Length of return in words. Must be 0 to indicate no return (a LMTST), or 1 to indicate a
          PKO_QUERY_RTN_S return (a LMTDMA).

      - name: SCRADDR
        bits: 63..56
        attributes:
          const: "--"
        description: CVMSEG LM location to return PKO_QUERY_RTN_S to if a queue size return is desired.


  - name: PKO_SEND_EXT_S
    title: PKO Send Extended Subdescriptor Structure
    description: |
      The Send Extended subdescriptor requests additional checksum and/or scheduling services on the
      packet. If present it must be word 2 of the send command. See Extended Header.
    fields:
      - name: SHAPECHG
        bits: 8..0
        attributes:
          const: "--"
        description: |
          Signed packet size adjustment. When a PKO_SEND_EXT_S is present in the descriptor, the
          packet size used for shaper m calculations at level n is:
             (PKO_Ln_SQm_SHAPE[LENGTH_DISABLE] ? 0 : (PKO_SEND_HDR_S[TOTAL] + CALCPAD)) +
             [SHAPECHG] +
             PKO_Ln_SQm_SHAPE[ADJUST]
          where n = 1, 2, 3, 4, 5, or DQ and m selects one of the shapers at the level selected by
          n.
          PKO_L1_SQm_SHAPE[LENGTH_DISABLE,ADJUST] don't really exist, and should be zero
          in the equation above. CALCPAD is zero when PKO_PDM_DQd_MINPAD[MINPAD] is clear
          or when PKO_PDM_CFG[TOTAL]>=PKO_PDM_CFG[MINLEN], else
          CALCPAD=PKO_PDM_CFG[MINLEN]-PKO_SEND_HDR_S[TOTAL], where d is the DQ the packet used.
          When a PKO_SEND_EXT_S is not present in the descriptor, the packet size used for shaper
          m calculations at level n is, similarly:
             (PKO_Ln_SQm_SHAPE[LENGTH_DISABLE] ? 0 : (PKO_SEND_HDR_S[TOTAL] + CALCPAD)) +
             PKO_Ln_SQm_SHAPE[ADJUST]

      - name: --
        bits: 15..9
        attributes:
          const: "--"
        description: |
          Reserved. INTERNAL: Reserved for full 16 bit shaper change.

      - name: MARKPTR
        bits: 23..16
        attributes:
          const: "--"
        description: |
          Mark pointer. Offset from packet start to byte to use for packet shaper marking.
          PKO_SEND_HDR_S[FORMAT] indirectly determines how this offset is used by PKO, including
          whether and how an L2 or L3 header is marked. [MARKPTR] is constrained as follows:
          * If either of PKO_SEND_HDR_S[CKL3,CKL4] is nonzero and a packet L3 header will be marked,
          then either (1.1) [MARKPTR] and PKO_SEND_HDR_S[L3PTR] must be equal and refer to the same
          L3 header, or (1.2) [MARKPTR] and PKO_SEND_HDR_S[L3PTR] must differ and refer to different
          non-overlapping L3 headers.
          * If a packet L2 header will be marked, then the entire L2 header must not overlap with
          computation enabled by either of PKO_SEND_HDR_S[CKL3,CKL4], and must not overlap with any
          PKO_SEND_CRC_S CRCs.
          If PKO_SEND_EXT_S is not present in the descriptor, the offset used for shaper marking is
          PKO_SEND_HDR_S[L3PTR].

      - name: --
        bits: 38..24
        attributes:
          const: "--"
        description: Reserved.

      - name: TSTMP
        bits: 39
        attributes:
          const: "--"
        description: |
          PTP Timestamp. If set, a later PKO_SEND_MEM_S will be present in this descriptor with
          PKO_SEND_MEM_S[ALG] set to TSTMP to request IEEE 1588 PTP time-stamping. Furthermore, if
          set, [RA] must be PKO_REDALG_E::SEND and PKO_SEND_HDR_S[DS] must be zero.

      - name: RA
        bits: 41..40
        attributes:
          const: "--"
        description: |
          Red algorithm. Specifies handling of a packet that is internally colored red. Enumerated
          in PKO_REDALG_E. When a PKO_SEND_EXT_S is not present in the descriptor, STD is used.

      - name: COL
        bits: 43..42
        attributes:
          const: "--"
        description: |
          Selects the shaper update and internal coloring algorithms used as the packet traverses
          enabled PKO shapers. Enumerated by PKO_COLORALG_E. When a PKO_SEND_EXT_S is not present in
          the descriptor, PKO_COLORALG_E::FULL_COLOR is used.

      - name: SUBDC4
        bits: 47..44
        attributes:
          const: "0xD"
        description: |
          Subdescriptor code. Indicates Send Extended. Enumerated in PKO_SENDSUBDC_E::EXT.

      - name: --
        bits: 63..48
        attributes:
          const: "--"
        description: Reserved.


  - name: PKO_SEND_FREE_S
    title: PKO Send Free Subdescriptor Structure
    description: |
      The Send Free subdescriptor requests a buffer be freed to FPA. PKO_SEND_FREE_S subdescriptors
      must follow all PKO_SEND_EXT_S, PKO_SEND_LINK_S, PKO_SEND_GATHER_S, PKO_SEND_IMM_S, and
      PKO_SEND_CRC_S subdescriptors in the packet descriptor. PKO will not initiate the free for
      this subdescriptor until after it has completed all L2/DRAM fetches that service all prior
      PKO_SEND_LINK_S and PKO_SEND_GATHER_S subdescriptors.
    fields:
      - name: ADDR
        bits: 41..0
        attributes:
          const: "--"
        description: |
          Physical Address. ADDR a physical L2/DRAM address within the buffer to be freed.
          ADDR must be naturally-aligned to 128 bytes.

      - name: --
        bits: 43..42
        attributes:
          const: "--"
        description: |
          Reserved. INTERNAL: For 44-bit addresses.

      - name: SUBDC4
        bits: 47..44
        attributes:
          const: "0x9"
        description: |
          Subdescriptor code. Indicates Send Free. Enumerated in PKO_SENDSUBDC_E::FREE.

      - name: --
        bits: 63..48
        attributes:
          const: "--"
        description: |
          Reserved. INTERNAL: For 44-bit addresses.


  - name: PKO_SEND_GATHER_S
    title: PKO Send Gather Subdescriptor Structure
    description: |
      The Send Gather subdescriptor requests a contiguous segment of bytes be transmitted. See Send
      Gather. There may be multiple PKO_SEND_GATHER_Ss in each PKO Send Descriptor. A
      PKO_SEND_GATHER_S must not be present in a PKO send descriptor if the sum of all prior
      PKO_SEND_GATHER_S[SIZE]s and PKO_SEND_IMM_S[SIZE]s meets or exceeds PKO_SEND_HDR_S[TOTAL]. A
      PKO_SEND_GATHER_S must not be present after a PKO_SEND_LINK_S in a PKO send descriptor.
    fields:
      - name: ADDR
        bits: 41..0
        attributes:
          const: "--"
        description: |
          Physical address. ADDR is the physical L2/DRAM address of the first byte of packet data in
          the buffer. If PKO_SEND_HDR_S[LE] is set, ADDR is a little-endian byte pointer. Otherwise,
          ADDR is a big-endian byte pointer.

      - name: --
        bits: 43..42
        attributes:
          const: "--"
        description: |
          Reserved. INTERNAL: For 44-bit addresses.

      - name: I
        bits: 44
        attributes:
          const: "--"
        description: Invert free. See PKO_SEND_HDR_S[DF,II].

      - name: SUBDC3
        bits: 47..45
        attributes:
          const: "0x1"
        description: |
          Subdescriptor code. Indicates send gather. Enumerated in PKO_SENDSUBDC_E::GATHER0, shifted
          one bit right.

      - name: SIZE
        bits: 63..48
        attributes:
          const: "--"
        description: Size of segment, in bytes. [SIZE] must be nonzero.


  - name: PKO_SEND_HDR_S
    title: PKO Send Header Subdescriptor Structure
    description: The send header is the first subdescriptor word of every send operation.
    fields:
      - name: TOTAL
        bits: 15..0
        description: |
          The number of bytes that will be fetched from memory to send the packet. Also the total
          number of bytes to send, excluding zero pad (if any) and outside FCS bytes (if any). Must
          be greater than 0 and not exceed 2^16 - 8 bytes (65528 bytes). PKO or an interface may
          append outside FCS to a packet. PKO appends outside FCS to the packet when
          PKO_MACm_CFG[FCS_ENA] is set, and zero pads (when necessary, to force the pre-outside-FCS
          packet to be at least PKO_PDM_CFG[MINLEN] bytes) when PKO_MACm_CFG[MIN_PAD_ENA] is set,
          where m is the MAC that the packet uses.

      - name: L3PTR
        bits: 23..16
        description: |
          Layer 3 IP Offset. Specifies the location of the first byte of the IP packet for L3
          checksum and/or L4 checksum and/or shaper marking. (See [CKL3,CKL4,FORMAT] and
          PKO_SEND_EXT_S[MARKPTR].) The IP packet must be exactly [L3PTR] bytes from the beginning
          of the packet. Software might populate this field for forwarded packets from a computation
          based off WQE[L3PTR], which is the IP location computed by PKI when the packet is parsed.
          When PKO_SEND_EXT_S[MARKPTR] is not present in the packet descriptor, [L3PTR] can also
          indicate the location of an L2 header. When [L3PTR] is used for any of [CKL3,CKL4] or
          shaper marking calculations/modifications, then no L3 nor L2 header bytes indicated by
          [L3PTR] can overlap with any bytes covered by or inserted by PKO_SEND_CRC_S CRCs.

      - name: L4PTR
        bits: 31..24
        description: |
          Layer 4 Offset. Specifies the location of the first byte of the TCP/UDP/SCTP header for L4
          checksumming (Layer Checksumming) or shaper marking. The Layer 4 header must
          be exactly [L4PTR] bytes from the beginning of the packet. Software might populate this
          field for forwarded packets from a computation based off WQE[L4PTR], which is the IP
          location computed by PKI when the packet is parsed. When [CKL4] is nonzero, no L4 header
          bytes indicated by [L4PTR] can overlap with any bytes covered by or inserted by
          PKO_SEND_CRC_S CRCs (but the subsequent L4 payload bytes can overlap with the
          PKO_SEND_CRC_S CRC bytes).

      - name: FORMAT
        bits: 38..32
        description: Format index. Specifies the marking format index for the packet.

      - name: --
        bits: 39
        description: Reserved.

      - name: DF
        bits: 40
        description: |
          Don't Free. If set, by default buffers should not be freed for all packet segments. If
          clear, by default, buffers should be freed for any packet segment. If [II] is set, [DF] is
          more than the default -- it completely controls whether a buffer is freed by the PKO
          hardware. If [II] is clear, the I bit in the segment/gather pointer (PKO_SEND_GATHER_S or
          PKO_SEND_LINK_S format) can invert the default behavior (i.e. If [II] is clear, the buffer
          containing the packet segment is freed when
          ([DF] XOR PKO_SEND_GATHER_S/PKO_SEND_LINK_S[I])==0).
          Note that the buffer free (if any) from a PKO_SEND_JUMP_S is not subject to [DF].

      - name: II
        bits: 41
        description: |
          Ignore I. If set, ignore all PKO_SEND_GATHER_S[I] and PKO_SEND_LINK_S[I] bits
          (effectively, force them all to zero) for the entire PKO packet send descriptor. Note that
          the buffer free (if any) from a PKO_SEND_JUMP_S is not subject to PKO_SEND_HDR_S[II].

      - name: N2
        bits: 42
        description: |
          No L2 Allocate. When clear, PKO allocates all load data into the L2 cache. When set, PKO
          does not allocate blocks containing segment bytes into the L2 cache.
          [N2] affects performance, but otherwise does not affect CN78XX behavior. It may be
          advantageous to set [N2] if packet data will not be used after PKO sends the packet, which
          will allow the L2 cache to retain other more useful information.
          Note that PKO always allocates descriptor chunks and gather lists into the L2 cache. Also,
          PKO always allocates packet data into the cache on the first-pass packet read of a two-
          pass TCP/UDP checksum calculation.

      - name: LE
        bits: 43
        description: |
          Little endian. When clear, PKO operates in the default big-endian mode for the entire
          packet send descriptor, as the diagrams in this section show. When set, all segment
          pointers and segment bytes are interpreted in little-endian order. In little-endian mode,
          the following apply:
          * The PKO_SEND_GATHER_S[ADDR] and PKO_SEND_LINK_S[ADDR] fields are a little-endian byte
          pointer rather than a big-endian one.
          * Operations are fetched from L2/DRAM in little-endian format rather than big-endian
          format.
          Unaligned segment pointers (in send linked operations) must be in correct little-endian
          format, eight bytes prior to the segment bytes (i.e. the least-significant eight bytes of
          the pointer are first, the next least-significant bytes are next, etc.).

      - name: DS
        bits: 44
        description: |
          Don't Send. If set, PKO hardware will not send the packet bytes to the interface; however
          it will still calculate shaping/scheduling and walk any PKO_SEND_GATHER_S or
          PKO_SEND_LINK_S data structures to free buffers, if necessary.

      - name: CKL3
        bits: 45
        description: |
          Checksum L3. If set, PKO hardware calculates the IPv4 header checksum and inserts it into
          the packet, as described in L4 Checksum. When set, [L3PTR] selects the location of the
          first byte of the L3 header and no L3 header bytes selected by [L3PTR] can overlap with
          any bytes covered or inserted by PKO_SEND_CRC_S CRCs. When [CKL3] is set, [L3PTR]must
          point to a valid IPv4 header.

      - name: CKL4
        bits: 47..46
        description: |
          Checksum L4, enumerated with PKO_CKL4ALG_E. If nonzero (not NONE):
          * PKO hardware calculates the Layer 4 TCP/UDP/SCTP checksum for the packet and inserts it
          into the packet, as described in Send CRC.
          * [L4PTR] selects the first byte of the L4 header, and [L3PTR] must indicate the location
          of
          the immediately proceeding and adjacent L3 header.
          * The L4 length field must not require more than [TOTAL] bytes in the packet and the L4
          length must be non-zero.
          * When PKO_SEND_CRC_S are present, the bytes covered or inserted by PKO_SEND_CRC_S must
          all
          reside in the L4 payload. Conceptually, PKO processes PKO_SEND_CRC_S before L4 checksums
          when both are present.

      - name: AURA
        bits: 59..48
        description: |
          Aura including FPA node. Specifies the aura that buffers will be returned to and whose
          count may be decremented by subsequent subdescriptors. The upper two bits correspond to an
          OCI node
          number. Until a PKO_SEND_AURA_S is present, [AURA] is used for all FPA frees needed while
          processing the PKO_SEND. See Freeing Buffers.

      - name: --
        bits: 63..60
        description: |
          Reserved. INTERNAL: Architecturally reserved for more auras. PKO HW packs the send
          operation's number of subdescriptors here when adding this subdescriptor into the CQ.


  - name: PKO_SEND_IMM_S
    title: PKO Send Immediate Subdescriptor Structure
    description: |
      The Send Immediate subdescriptor requests that bytes immediately following this PKO_SEND_IMM_S
      in the PKO send descriptor are to be included in the packet. The next subdescriptor following
      this PKO_SEND_IMM_S (when one exists) will follow the immediate bytes, after rounding up to be
      a multiple of 8 bytes. If PKO_SEND_IMM_S[LE] is set, the immediate bytes are in little-endian
      format in the descriptor, else standard big-endian format. See Send Immediate.
      There may be multiple PKO_SEND_IMM_Ss in one PKO Send Descriptor.  A PKO_SEND_IMM_S must
      not be present in a PKO send descriptor when the sum of all prior PKO_SEND_GATHER_S[SIZE]s and
      prior PKO_SEND_IMM_S[SIZE]s exceeds PKO_SEND_HDR_S[TOTAL] less [SIZE] from descriptor. (i.e.
      All supplied immediate bytes must be used in the packet.) A PKO_SEND_IMM_S must not be present
      after a PKO_SEND_LINK_S in a PKO send descriptor.
    fields:
      - name: --
        bits: 42..0
        attributes:
          const: "--"
        description: Reserved.

      - name: LE
        bits: 43
        attributes:
          const: "--"
        description: Send immediate data is in little-endian format.

      - name: SUBDC4
        bits: 47..44
        attributes:
          const: "0xF"
        description: |
          Subdescriptor code. Indicates Send Immediate. Enumerated in PKO_SENDSUBDC_E::IMM.

      - name: SIZE
        bits: 63..48
        attributes:
          const: "--"
        description: |
          Size of immediate, immediately following this operation. Size must be between 1 and 32.
          The next operation will follow Size bytes later, rounded up to the next 8-byte aligned
          boundary.


  - name: PKO_SEND_JUMP_S
    title: PKO Send Jump Subdescriptor Structure
    description: |
      The send jump subdescriptor selects a new address for fetching the next subdescriptor. See
      Send Jump. This allows software to create subdescriptor lists longer than the 15 directly
      supported by the hardware. There can be only one PKO_SEND_JUMP_S subdescriptor in a packet
      descriptor. PKO_SEND_JUMP_S must be the last subdescriptor in the initial (up to 3
      subdescriptor) portion of the packet descriptor and must precede all subdescriptors
      other than PKO_SEND_HDR_S and PKO_SEND_EXT_S in the PKO send descriptor.
    fields:
      - name: ADDR
        bits: 41..0
        attributes:
          const: "--"
        description: |
          Physical Address. [ADDR] is the physical L2/DRAM address of the first byte of the next
          subdescriptor. [ADDR] must be 128 byte aligned.

      - name: --
        bits: 43..42
        attributes:
          const: "--"
        description: |
          Reserved. INTERNAL: For 44-bit addresses.

      - name: F
        bits: 44
        attributes:
          const: "--"
        description: |
          When set, PKO will free the buffer indicated by [ADDR] after it has read all
          subdescriptors from it. When clear, PKO will not free the buffer indicated by [ADDR]. The
          aura the buffer is freed to is the last PKO_SEND_AURA_S[AURA] in the packet descriptor, or
          PKO_SEND_HDR_S[AURA] if no PKO_SEND_AURA_S's are present.

      - name: SUBDC3
        bits: 47..45
        attributes:
          const: "0x2"
        description: |
          Subdescriptor code. Indicates send jump. Enumerated in PKO_SENDSUBDC_E::JUMP0, shifted one
          bit right.

      - name: SIZE
        bits: 55..48
        attributes:
          const: "--"
        description: Number of 8-byte subdescriptor words in the subdescriptor list that [ADDR] points to.

      - name: --
        bits: 63..56
        attributes:
          const: "--"
        description: Reserved.


  - name: PKO_SEND_LINK_S
    title: PKO Send Linked Subdescriptor Structure
    description: |
      The Send Linked subdescriptor specifies a linked list of data segments to construct the last
      data for the packet. See Send Linked.
      The first segment is specified directly by the subdescriptor, and remaining segments are
      linked from the preceding segment. At most one PKO_SEND_LINK_S can be present in a PKO Send
      descriptor, and it must follow all PKO_SEND_GATHER_S and PKO_SEND_IMM_S subdescriptors in the
      send descriptor. The total number of bytes contributed from the PKO_SEND_LINK_S and its links
      is PKO_SEND_HDR_S[TOTAL] minus the sum of all preceding PKO_SEND_GATHER_S[SIZE]s and
      PKO_SEND_IMM_S[SIZE]s in the descriptor.
      To read these packet bytes, PKO traverses as many links as needed starting with the
      PKO_SEND_LINK_S subdescriptor. A PKO_SEND_LINK_S subdescriptor must not be present if the sum
      of all PKO_SEND_GATHER_S[SIZE]s and PKO_SEND_IMM_S[SIZE]s in the descriptor meets or exceeds
      PKO_SEND_HDR_S[TOTAL]. The number of segments in a PKO_SEND_LINK_S chain must never exceed
      200.
    fields:
      - name: ADDR
        bits: 41..0
        attributes:
          const: "--"
        description: |
          Physical address. ADDR is the physical L2/DRAM address of the first byte of packet data in
          the buffer. If PKO_SEND_HDR_S[LE] is set, ADDR is a little-endian byte pointer. Otherwise,
          ADDR is a big-endian byte pointer.

      - name: --
        bits: 43..42
        attributes:
          const: "--"
        description: |
          Reserved. INTERNAL: For 44-bit addresses.

      - name: I
        bits: 44
        attributes:
          const: "--"
        description: Invert free. See PKO_SEND_HDR_S[DF,II].

      - name: SUBDC3
        bits: 47..45
        attributes:
          const: "0x0"
        description: |
          Subdescriptor code. Indicates send link. Enumerated in PKO_SENDSUBDC_E::LINK0, shifted one
          bit right.

      - name: SIZE
        bits: 63..48
        attributes:
          const: "--"
        description: |
          Size of first segment in bytes. [SIZE] must be nonzero. If more than [SIZE] bytes are
          needed to complete this packet, PKO will fetch and follow the next link/segment pointer
          (in PKI_BUFLINK_S format) that must immediately precede the current segment in memory.


  - name: PKO_SEND_MEM_S
    title: PKO Send Memory Subdescriptor Structure
    description: |
      The send memory subdescriptor atomically sets, increments or decrements a memory location. See
      Send Mem.
      PKO_SEND_MEM_S subdescriptors must follow all PKO_SEND_EXT_S, PKO_SEND_LINK_S,
      PKO_SEND_GATHER_S, PKO_SEND_IMM_S, and PKO_SEND_CRC_S subdescriptors in the packet descriptor.
      PKO will not initiate the memory update for this subdescriptor until after it has completed
      all L2/DRAM fetches that service all prior PKO_SEND_LINK_S and PKO_SEND_GATHER_S
      subdescriptors.
      Performance is best if a memory decrement by one is used rather than any other memory
      set/increment/decrement. (Less internal bus bandwidth is used with memory decrements by one.)
    fields:
      - name: ADDR
        bits: 41..0
        attributes:
          const: "--"
        description: |
          Physical address. ADDR is the physical L2/DRAM address to be modified. ADDR must be
          naturally aligned to the size specified in DSZ. If PKO_SEND_HDR_S[LE] is set, ADDR is a
          little-endian byte pointer. Otherwise, ADDR is a big-endian byte pointer.

      - name: --
        bits: 43..42
        attributes:
          const: "--"
        description: |
          Reserved. INTERNAL: For 44-bit addresses.

      - name: SUBDC4
        bits: 47..44
        attributes:
          const: "0xC"
        description: |
          Subdescriptor code. Indicates Send Memory. Enumerated in PKO_SENDSUBDC_E::MEM.

      - name: OFFSET
        bits: 55..48
        attributes:
          const: "--"
        description: |
          Adder offset. Constant value to add or subtract or set. If the count being modified is to
          represent the true packet size, then the offset would represent the outside FCS appended
          to the packet. INTERNAL: Note IOB hardware has a special encoding for atomic decrement,
          therefore a change of minus one is twice as IOB bandwidth efficient as adding/subtracting
          other values or setting.

      - name: ALG
        bits: 59..56
        attributes:
          const: "--"
        description: |
          Adder algorithm. How to modify the memory location, for example by setting or atomically
          incrementing. Enumerated in PKO_MEMALG_E.

      - name: DSZ
        bits: 61..60
        attributes:
          const: "--"
        description: Memory data size. The size of the word in memory, enumerated in PKO_MEMDSZ_E.

      - name: WMEM
        bits: 62
        attributes:
          const: "--"
        description: |
          Wait for memory. When set, there must be an SSO ADD_WORK requested with the final
          PKO_SEND_WORK_S subdescriptor. PKO will wait for this PKO_SEND_MEM_S requested memory
          operation to complete and commit before initiating the ADD_WORK. When clear, the memory
          operation may complete after the ADD_WORK and potentially after software has begun
          servicing the work.

      - name: --
        bits: 63
        attributes:
          const: "--"
        description: Reserved.


  - name: PKO_SEND_WORK_S
    title: PKO Send Work Subdescriptor Structure
    description: |
      This subdescriptor adds work to the SSO. At most one PKO_SEND_WORK_S subdescriptor can exist
      in the packet descriptor. If a PKO_SEND_WORK_S exists in the packet descriptor, it must be the
      last subdescriptor; PKO will not initiate the work add for this subdescriptor until after (1)
      it has completed all L2/DRAM fetches that service all prior PKO_SEND_LINK_S and
      PKO_SEND_GATHER_S subdescriptors, and (2) it has fetched all subdescriptors in the descriptor.
      If PKO_SEND_EXT_S[WMEM]=1, PKO also will not initiate the work add for this subdescriptor
      until all PKO_SEND_MEM_S subdescriptors in the descriptor complete and commit.
    fields:
      - name: ADDR
        bits: 41..0
        attributes:
          const: "--"
        description: Physical address. ADDR is a pointer to a work queue entry. ADDR must be 8-byte aligned.

      - name: --
        bits: 43..42
        attributes:
          const: "--"
        description: |
          Reserved. INTERNAL: For 44-bit addresses.

      - name: SUBDC4
        bits: 47..44
        attributes:
          const: "0xA"
        description: |
          Subdescriptor code. Indicates send work. Enumerated in PKO_SENDSUBDC_E::WORK.

      - name: --
        bits: 49..48
        attributes:
          const: "--"
        description: Reserved.

      - name: TT
        bits: 51..50
        attributes:
          const: "--"
        description: SSO tag type. The SSO tag type number to add work with.

      - name: GRP
        bits: 61..52
        attributes:
          const: "--"
        description: |
          SSO group. The SSO group number to add work to. Note the upper two bits correspond to a
          node number.

      - name: --
        bits: 63..62
        attributes:
          const: "--"
        description: |
          Reserved. INTERNAL: For group expansion.


registers:
  - name: PKO_L1_SQ(0..31)_SCHEDULE
    title: PKO PSE Level 1 Scheduling Control Register
    address: 0x1540000000008 + a*0x200
    bus: NCB
    fields:
      - name: DUMMY
        bits: 63..24
        access: RO
        reset: 0xffffffffff
        typical: 0xffffffffff
        attributes:
          chip_pass: "o78<2.0"
        description: Reserved.

      - name: --
        bits: 63..24
        access: RAZ
        reset: --
        typical: --
        attributes:
          chip_pass: "o78>=2.0"
        description: Reserved.

      - name: RR_QUANTUM
        bits: 23..0
        access: RO
        reset: 0xffffff
        typical: 0xffffff
        attributes:
          chip_pass: "o78<2.0"
        description: Round-robin (DWRR) quantum. The deficit-weighted round-robin quantum (24-bit unsigned integer).

      - name: RR_QUANTUM
        bits: 23..0
        access: R/W
        reset: 0x0
        typical: 0x0
        attributes:
          chip_pass: "o78>=2.0"
        description: Round-robin (DWRR) quantum. The deficit-weighted round-robin quantum (24-bit unsigned integer).


  - name: PKO_L1_SQ(0..31)_SHAPE
    title: PKO PSE Level 1 Shaping Control Register
    address: 0x1540000000010 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: LINK
        bits: 17..13
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Link index. Must match PKO_L1_SQ(0..31)_TOPOLOGY[LINK].

      - name: --
        bits: 12..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_L1_SQ(0..31)_CIR
    title: PKO PSE Level 1 Shaping Queue Committed Information Rate Register
    address: 0x1540000000018 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..41
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: BURST_EXPONENT
        bits: 40..37
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Burst exponent. The burst limit is specified as 1.BURST_MANTISSA << BURST_EXPONENT.

      - name: BURST_MANTISSA
        bits: 36..29
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Burst mantissa. The burst limit is specified as 1.BURST_MANTISSA << BURST_EXPONENT.

      - name: --
        bits: 28..17
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RATE_DIVIDER_EXPONENT
        bits: 16..13
        access: R/W
        reset: 0x0
        typical: 0x0
        description: |
          Rate divider exponent. This 4-bit base-2 exponent is used to divide the credit rate by
          specifying the number of time-wheel turns required before the accumulator is increased.
          The rate count = (1 << RATE_DIVIDER_EXPONENT). The supported range for
          RATE_DIVIDER_EXPONENT is 0 to 12. Programmed values greater than 12 are treated as 12.
          Note that for the L1-SQs, a time-wheel turn is 96 clocks (SCLK). For the other levels a
          time-wheel turn is 768 clocks (SCLK).
          For L1_SQ: RATE = (SCLK_FREQUENCY / 96) * (1.RATE_MANTISSA << RATE_EXPONENT) /
          (1 <<RATE_DIVIDER_EXPONENT)
          For L[5:2]_SQ: RATE = (SCLK_FREQUENCY / 768) * (1.RATE_MANTISSA << RATE_EXPONENT) /
          (1 << RATE_DIVIDER_EXPONENT)

      - name: RATE_EXPONENT
        bits: 12..9
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Rate exponent. The rate is specified as 1.RATE_MANTISSA << RATE_EXPONENT.

      - name: RATE_MANTISSA
        bits: 8..1
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Rate mantissa. The rate is specified as 1.RATE_MANTISSA << RATE_EXPONENT.

      - name: ENABLE
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: Enable. Enables CIR shaping.


  - name: PKO_L1_SQ(0..31)_SHAPE_STATE
    title: PKO PSE Level 1 Shaping Queue Shape State Register
    address: 0x1540000000030 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..60
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TW_TIMESTAMP
        bits: 59..54
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: Time-wheel timestamp. Debug access to the live time-wheel timestamp.

      - name: --
        bits: 53
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: COLOR
        bits: 52
        access: R/W/H
        reset: 0
        typical: 0
        description: |
          Shaper color status. Debug access to the live shaper state.
          0x0 = Green - operating in 'committed' range
          0x1 = Red - operating in 'oversubscribed' range or inactive

      - name: --
        bits: 51..26
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: CIR_ACCUM
        bits: 25..0
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: Committed information rate accumulator. Debug access to the live CIR accumulator.


  - name: PKO_L1_SQ(0..31)_LINK
    title: PKO PSE Level 1 Link Configuration Register
    address: 0x1540000000038 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..49
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: LINK
        bits: 48..44
        access: R/W
        reset: 0x0
        typical: --
        description: Link index. Must match PKO_L1_SQ(0..31)_TOPOLOGY[LINK].

      - name: --
        bits: 43..32
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: CC_WORD_CNT
        bits: 31..12
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Channel credit word count. This value, plus 1 MTU, represents the maximum outstanding
          aggregate word count (words are 16 bytes) for all channels feeding into this PQ. Note that
          this 20-bit field represents a signed value that decrements towards zero as credits are
          used. Packets are not allowed to flow when the count is less than zero. As such, the most
          significant bit should normally be programmed as zero (positive count). This gives a
          maximum value for this field of 2^19 - 1.

      - name: CC_PACKET_CNT
        bits: 11..2
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Channel credit packet count. This value, plus 1, represents the maximum outstanding
          aggregate packet count for all channels feeding into this PQ. Note that this 10-bit field
          represents a signed value that decrements towards zero as credits are used. Packets are
          not allowed to flow when the count is less than zero. As such the most significant bit
          should normally be programmed as zero (positive count). This gives a maximum value for
          this field of 2^9 - 1.

      - name: CC_ENABLE
        bits: 1
        access: R/W
        reset: 0
        typical: 1
        description: Channel credit enable. Enables CC_WORD_CNT and CC_PACKET_CNT aggregate credit processing.

      - name: --
        bits: 0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_DQ(0..1023)_WM_CTL
    title: PKO Descriptor Queue Watermark Control Register
    address: 0x1540000000040 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..51
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: ENABLE
        bits: 50
        access: R/W
        reset: 0
        typical: 0
        description: Watermark enable.

      - name: KIND
        bits: 49
        access: R/W
        reset: 0
        typical: 0
        description: |
          Watermark kind. The watermark logic can use a byte count or packet count. 0 = Byte count;
          1 = Packet count.

      - name: INTR
        bits: 48
        access: R/W/H
        reset: 0
        typical: 0
        description: |
          Watermark Interrupt. The interrupt bit is asserted and an interrupt message to the CIU is
          generated when the specified threshold is reached or crossed. Subsequent interrupt
          messages are only generated after this bit has been cleared.

      - name: THRESHOLD
        bits: 47..0
        access: R/W
        reset: 0x0
        typical: 0x0
        description: |
          Watermark Threshold. This threshold is compared to the watermark count of
          PKO_DQ(0..1023)_WM_CNT[COUNT] and an interrupt is generated when the count reaches or
          crosses the threshold.


  - name: PKO_DQ(0..1023)_WM_CTL_W1C
    title: PKO Descriptor Queue Watermark Control Write-1 Interrupt Clear Register
    address: 0x1540000000048 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..49
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: INTR
        bits: 48
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Interrupt. The interrupt bit is asserted and an interrupt message to the CIU is generated
          when the specified threshold is crossed. Subsequent interrupt messages are only generated
          after this bit has been cleared by writing 1. Throws PKO_INTSN_E::PKO_DQ(0..1023)_WM.

      - name: --
        bits: 47..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_DQ(0..1023)_WM_CNT
    title: PKO Descriptor Queue Watermark Count Register
    address: 0x1540000000050 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..48
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: COUNT
        bits: 47..0
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: |
          Watermark count. The running value of the watermark counter. This value is a count of
          bytes or packets as specified in PKO_DQ(0..1023)_WM_CTL[KIND].


  - name: PKO_PQ_DEBUG_GREEN
    title: |
      INTERNAL: PKO PSE PQ Level Green Vector Debug Register
    address: 0x1540000000058
    bus: NCB
    fields:
      - name: G_VALID
        bits: 63..32
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: g_valid vector.

      - name: CRED_OK_N
        bits: 31..0
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: cred_ok_n vector.


  - name: PKO_PQ_DEBUG_YELLOW
    title: |
      INTERNAL: PKO PSE PQ Level Yellow Vector Debug Register
    address: 0x1540000000060
    bus: NCB
    fields:
      - name: Y_VALID
        bits: 63..32
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: y_valid vector.

      - name: --
        bits: 31..28
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: LINK_VV
        bits: 27..0
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: link_vv vector.


  - name: PKO_PQ_DEBUG_LINKS
    title: |
      INTERNAL: PKO PSE PQ Level Red Vector Debug Register
    address: 0x1540000000068
    bus: NCB
    fields:
      - name: LINKS_READY
        bits: 63..32
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: links_ready vector.

      - name: PEB_LNK_RDY_IR
        bits: 31..0
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: peb_lnk_rdy_ir vector.


  - name: PKO_L1_SQ(0..31)_DROPPED_PACKETS
    title: PKO PSE Port Queue Dropped Packets Register
    address: 0x1540000000080 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_GREEN_PACKETS.
    inherits: PKO_L1_SQ(0..31)_GREEN_PACKETS

  - name: PKO_L1_SQ(0..31)_DROPPED_BYTES
    title: PKO PSE Port Queue Dropped Bytes Register
    address: 0x1540000000088 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_GREEN_BYTES.
    inherits: PKO_L1_SQ(0..31)_GREEN_BYTES

  - name: PKO_L1_SQ(0..31)_RED_PACKETS
    title: PKO PSE Port Queue Red Sent Packets Register
    address: 0x1540000000090 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_GREEN_PACKETS.
    inherits: PKO_L1_SQ(0..31)_GREEN_PACKETS

  - name: PKO_L1_SQ(0..31)_RED_BYTES
    title: PKO PSE Port Queue Red Sent Bytes Register
    address: 0x1540000000098 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_GREEN_BYTES.
    inherits: PKO_L1_SQ(0..31)_GREEN_BYTES

  - name: PKO_L1_SQ(0..31)_YELLOW_PACKETS
    title: PKO PSE Port Queue Yellow Sent Packets Register
    address: 0x15400000000A0 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_GREEN_PACKETS.
    inherits: PKO_L1_SQ(0..31)_GREEN_PACKETS

  - name: PKO_L1_SQ(0..31)_YELLOW_BYTES
    title: PKO PSE Port Queue Yellow Sent Bytes Register
    address: 0x15400000000A8 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_GREEN_BYTES.
    inherits: PKO_L1_SQ(0..31)_GREEN_BYTES

  - name: PKO_L1_SQ(0..31)_GREEN_PACKETS
    title: PKO PSE Port Queue Green Sent Packets Register
    address: 0x15400000000B0 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..40
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: COUNT
        bits: 39..0
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: Count. The running count of packets. Note that this count wraps.


  - name: PKO_L1_SQ(0..31)_GREEN_BYTES
    title: PKO PSE Port Queue Green Sent Bytes Register
    address: 0x15400000000B8 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..48
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: COUNT
        bits: 47..0
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: Count. The running count of bytes. Note that this count wraps.


  - name: PKO_DQ(0..1023)_DROPPED_PACKETS
    title: PKO PSE Descriptor Queue Dropped Packets Register
    address: 0x15400000000C0 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_GREEN_PACKETS.
    inherits: PKO_L1_SQ(0..31)_GREEN_PACKETS

  - name: PKO_DQ(0..1023)_DROPPED_BYTES
    title: PKO PSE Descriptor Queue Dropped Bytes Register
    address: 0x15400000000C8 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_GREEN_BYTES.
    inherits: PKO_L1_SQ(0..31)_GREEN_BYTES

  - name: PKO_DQ(0..1023)_PACKETS
    title: PKO PSE Descriptor Queue Sent Packets Register
    address: 0x15400000000D0 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_GREEN_PACKETS.
    inherits: PKO_L1_SQ(0..31)_GREEN_PACKETS

  - name: PKO_DQ(0..1023)_BYTES
    title: PKO PSE Descriptor Queue Sent Bytes Register
    address: 0x15400000000D8 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_GREEN_BYTES.
    inherits: PKO_L1_SQ(0..31)_GREEN_BYTES

  - name: PKO_L1_SQ(0..31)_SW_XOFF
    title: PKO PSE Level 1 Shaping Queue Software Controlled XOFF Register
    address: 0x15400000000E0 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..4
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: DRAIN_IRQ
        bits: 3
        access: WO
        reset: 0
        typical: 0
        description: Drain IRQ. Enables an interrupt that fires when the drain operation has completed.

      - name: DRAIN_NULL_LINK
        bits: 2
        access: WO
        reset: 0
        typical: 0
        description: |
          "Drain null link. Conditions the drain path to drain through the null link (i.e. link
          28). As such, channel credits, HW_XOFF, and shaping are disabled on the draining path
          until the path has drained."

      - name: DRAIN
        bits: 1
        access: WO
        reset: 0
        typical: 0
        description: |
          Drain. This control activates a drain path through the PSE that starts at this node and
          ends at the SQ1 level. The drain path is prioritized over other paths through PSE and can
          be used in combination with DRAIN_NULL_LINK and DRAIN_IRQ.

      - name: XOFF
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: |
          XOFF. The PQ is disabled when XOFF is asserted. PQ is enabled when XOFF is deasserted.
          NOTE: The associated PKO_L1_SQ(0..31)_TOPOLOGY[LINK] must be configured before using this
          register field. Writing to this register field before the associated
          PKO_L1_SQ(0..31)_TOPOLOGY[LINK] value is configured can result in modifying the software
          XOFF state of the wrong SQ.


  - name: PKO_PSE_PQ_ECC_CTL0
    title: PKO PSE PQ RAM ECC Control Register 0
    address: 0x1540000000100
    bus: NCB
    attributes:
      mem_to_csr: "True"
      regtest_skip: "True"
    fields:
      - name: PQ_CXS_RAM_FLIP
        bits: 63..62
        access: R/W
        reset: 0x0
        typical: 0x0
        description: PQ_CXS_RAM flip syndrome bits on write.

      - name: PQ_CXS_RAM_CDIS
        bits: 61
        access: R/W
        reset: 0
        typical: 0
        description: PQ_CXS_RAM ECC correction disable.

      - name: PQ_CXD_RAM_FLIP
        bits: 60..59
        access: R/W
        reset: 0x0
        typical: 0x0
        description: PQ_CXD_RAM flip syndrome bits on write.

      - name: PQ_CXD_RAM_CDIS
        bits: 58
        access: R/W
        reset: 0
        typical: 0
        description: PQ_CXD_RAM ECC correction disable.

      - name: IRQ_FIFO_SRAM_FLIP
        bits: 57..56
        access: R/W
        reset: 0x0
        typical: 0x0
        description: IRQ_FIFO_SRAM flip syndrome bits on write.

      - name: IRQ_FIFO_SRAM_CDIS
        bits: 55
        access: R/W
        reset: 0
        typical: 0
        description: IRQ_FIFO_SRAM ECC correction disable.

      - name: TP_SRAM_FLIP
        bits: 54..53
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TP_SRAM flip syndrome bits on write.

      - name: TP_SRAM_CDIS
        bits: 52
        access: R/W
        reset: 0
        typical: 0
        description: TP_SRAM ECC correction disable.

      - name: PQ_STD_RAM_FLIP
        bits: 51..50
        access: R/W
        reset: 0x0
        typical: 0x0
        description: PQ_STD_RAM flip syndrome bits on write.

      - name: PQ_STD_RAM_CDIS
        bits: 49
        access: R/W
        reset: 0
        typical: 0
        description: PQ_STD_RAM ECC correction disable.

      - name: PQ_ST_RAM_FLIP
        bits: 48..47
        access: R/W
        reset: 0x0
        typical: 0x0
        description: PQ_ST_RAM flip syndrome bits on write.

      - name: PQ_ST_RAM_CDIS
        bits: 46
        access: R/W
        reset: 0
        typical: 0
        description: PQ_ST_RAM ECC correction disable.

      - name: PQ_WMD_RAM_FLIP
        bits: 45..44
        access: R/W
        reset: 0x0
        typical: 0x0
        description: PQ_WMD_RAM flip syndrome bits on write.

      - name: PQ_WMD_RAM_CDIS
        bits: 43
        access: R/W
        reset: 0
        typical: 0
        description: PQ_WMD_RAM ECC correction disable.

      - name: PQ_WMS_RAM_FLIP
        bits: 42..41
        access: R/W
        reset: 0x0
        typical: 0x0
        description: PQ_WMS_RAM flip syndrome bits on write.

      - name: PQ_WMS_RAM_CDIS
        bits: 40
        access: R/W
        reset: 0
        typical: 0
        description: PQ_WMS_RAM ECC correction disable.

      - name: --
        bits: 39..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_PQ_ECC_SBE_STS0
    title: PKO PSE PQ RAM ECC SBE Status Register 0
    address: 0x1540000000108
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: PQ_CXS_RAM_SBE
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for PQ_CXS_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.pq.cxs_sram

      - name: PQ_CXD_RAM_SBE
        bits: 62
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for PQ_CXD_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.pq.cxd_sram

      - name: IRQ_FIFO_SRAM_SBE
        bits: 61
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for IRQ_FIFO_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.pq.irq_fifo_sram

      - name: TP_SRAM_SBE
        bits: 60
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TP_SRAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq2_pq.pq.tp_sram

      - name: PQ_STD_RAM_SBE
        bits: 59
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for PQ_STD_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.pq.std_sram

      - name: PQ_ST_RAM_SBE
        bits: 58
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for PQ_ST_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.pq.st_sram

      - name: PQ_WMD_RAM_SBE
        bits: 57
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for PQ_WMD_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.pq.wmd_sram

      - name: PQ_WMS_RAM_SBE
        bits: 56
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for PQ_WMS_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.pq.wms_sram

      - name: --
        bits: 55..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_PQ_ECC_SBE_STS_CMB0
    title: PKO PSE PQ RAM ECC SBE Status Combine Register 0
    address: 0x1540000000110
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: PSE_PQ_SBE_CMB0
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          This bit is the logical OR of all bits in PKO_PSE_PQ_ECC_SBE_STS.
          To clear this bit, software must clear bits in PKO_PSE_PQ_ECC_SBE_STS.
          When this bit is set, the corresponding interrupt is set.
          Throws PKO_INTSN_E::PKO_PSE_PQ_SBE_CMB0.
          INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.pq.cxs_sram
          pko_pnr2.pko_pse.pse_sq2_pq.pq.cxd_sram
          pko_pnr2.pko_pse.pse_sq2_pq.pq.irq_fifo_sram
          pko_pnr2.pko_pse.pse_sq2_pq.pq.tp_sram
          pko_pnr2.pko_pse.pse_sq2_pq.pq.std_sram
          pko_pnr2.pko_pse.pse_sq2_pq.pq.st_sram
          pko_pnr2.pko_pse.pse_sq2_pq.pq.wmd_sram
          pko_pnr2.pko_pse.pse_sq2_pq.pq.wms_sram

      - name: --
        bits: 62..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_PQ_ECC_DBE_STS0
    title: PKO PSE PQ RAM ECC DBE Status Register 0
    address: 0x1540000000118
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: PQ_CXS_RAM_DBE
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for PQ_CXS_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.pq.cxs_sram

      - name: PQ_CXD_RAM_DBE
        bits: 62
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for PQ_CXD_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.pq.cxd_sram

      - name: IRQ_FIFO_SRAM_DBE
        bits: 61
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for IRQ_FIFO_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.pq.irq_fifo_sram

      - name: TP_SRAM_DBE
        bits: 60
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TP_SRAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq2_pq.pq.tp_sram

      - name: PQ_STD_RAM_DBE
        bits: 59
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for PQ_STD_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.pq.std_sram

      - name: PQ_ST_RAM_DBE
        bits: 58
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for PQ_ST_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.pq.st_sram

      - name: PQ_WMD_RAM_DBE
        bits: 57
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for PQ_WMD_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.pq.wmd_sram

      - name: PQ_WMS_RAM_DBE
        bits: 56
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for PQ_WMS_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.pq.wms_sram

      - name: --
        bits: 55..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_PQ_ECC_DBE_STS_CMB0
    title: PKO PSE PQ RAM ECC DBE Status Combine Register 0
    address: 0x1540000000120
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: PSE_PQ_DBE_CMB0
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          This bit is the logical OR of all bits in PKO_PSE_PQ_ECC_DBE_STS.
          To clear this bit, software must clear bits in PKO_PSE_PQ_ECC_DBE_STS.
          When this bit is set, the corresponding interrupt is set.
          Throws PKO_INTSN_E::PKO_PSE_PQ_DBE_CMB0.
          INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.pq.cxs_sram
          pko_pnr2.pko_pse.pse_sq2_pq.pq.cxd_sram
          pko_pnr2.pko_pse.pse_sq2_pq.pq.irq_fifo_sram
          pko_pnr2.pko_pse.pse_sq2_pq.pq.tp_sram
          pko_pnr2.pko_pse.pse_sq2_pq.pq.std_sram
          pko_pnr2.pko_pse.pse_sq2_pq.pq.st_sram
          pko_pnr2.pko_pse.pse_sq2_pq.pq.wmd_sram
          pko_pnr2.pko_pse.pse_sq2_pq.pq.wms_sram

      - name: --
        bits: 62..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PQA_DEBUG
    title: |
      INTERNAL: PKO PSE PQA Internal Debug Register
    address: 0x1540000000128
    bus: NCB
    fields:
      - name: DBG_VEC
        bits: 63..0
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: Debug Vector.


  - name: PKO_PQB_DEBUG
    title: |
      INTERNAL: PKO PSE PQB Internal Debug Register
    address: 0x1540000000130
    bus: NCB
    description: This register has the same bit fields as PKO_PQA_DEBUG.
    inherits: PKO_PQA_DEBUG

  - name: PKO_PSE_PQ_BIST_STATUS
    title: PSE PQ BIST Status Information Register
    address: 0x1540000000138
    bus: NCB
    description: Each bit is the BIST result of an individual memory (per bit, 0 = pass and 1 = fail).
    fields:
      - name: --
        bits: 63..15
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TP_SRAM
        bits: 14
        access: RO
        reset: 0
        typical: --
        description: Topology parent - pko_pse_pq_srf32x5e

      - name: IRQ_FIFO_SRAM
        bits: 13
        access: RO
        reset: 0
        typical: --
        description: Interrupt message FIFO - pko_pse_pq_srf1024x10e

      - name: WMD_SRAM
        bits: 12
        access: RO
        reset: 0
        typical: --
        description: Dynamic watermark state - pko_pse_wmd_srf1024x49e

      - name: WMS_SRAM
        bits: 11
        access: RO
        reset: 0
        typical: --
        description: Static watermark configuration - pko_pse_wms_srf1024x50e

      - name: CXD_SRAM
        bits: 10
        access: RO
        reset: 0
        typical: --
        description: Dynamic channel state - pko_pse_cxd_srf32x31e

      - name: DQD_SRAM
        bits: 9
        access: RO
        reset: 0
        typical: --
        description: DQ dropped stats - pko_pse_stats_srf1024x88

      - name: DQS_SRAM
        bits: 8
        access: RO
        reset: 0
        typical: --
        description: DQ sent stats - pko_pse_stats_srf1024x88

      - name: PQD_SRAM
        bits: 7
        access: RO
        reset: 0
        typical: --
        description: PQ dropped stats - pko_pse_stats_srf32x88

      - name: PQR_SRAM
        bits: 6
        access: RO
        reset: 0
        typical: --
        description: PQ read stats - pko_pse_stats_srf32x88

      - name: PQY_SRAM
        bits: 5
        access: RO
        reset: 0
        typical: --
        description: PQ yellow stats - pko_pse_stats_srf32x88

      - name: PQG_SRAM
        bits: 4
        access: RO
        reset: 0
        typical: --
        description: PQ green stats - pko_pse_stats_srf32x88

      - name: STD_SRAM
        bits: 3
        access: RO
        reset: 0
        typical: --
        description: Dynamic shaping state - pko_pse_std_srf32x105e

      - name: ST_SRAM
        bits: 2
        access: RO
        reset: 0
        typical: --
        description: Static shaping configuration - pko_pse_sts_srf32x74e

      - name: --
        bits: 1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: CXS_SRAM
        bits: 0
        access: RO
        reset: 0
        typical: --
        description: Static channel credit configuration - pko_pse_cx0_srf32x6e


  - name: PKO_DRAIN_IRQ
    title: PKO Drain Interrupt Register
    address: 0x1540000000140
    bus: NCB
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: INTR
        bits: 0
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Interrupt. The interrupt bit is asserted and an interrupt message to the CIU is generated
          when the DRAIN command reaches the PQ level. Subsequent interrupt messages are only
          generated after this bit has been cleared by writing 1. Throws
          PKO_INTSN_E::PKO_PSE_PQ_DRAIN.


  - name: PKO_PQ_CSR_BUS_DEBUG
    title: |
      INTERNAL: PKO PSE PQ CSR Bus Debug Register
    address: 0x15400000001F8
    bus: NCB
    fields:
      - name: CSR_BUS_DEBUG
        bits: 63..0
        access: RO
        reset: all-ones
        typical: all-ones


  - name: PKO_L1_SQ(0..31)_TOPOLOGY
    title: PKO PSE Level 1 Shaping Queue Topology Register
    address: 0x1540000080000 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..41
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PRIO_ANCHOR
        bits: 40..32
        access: R/W
        reset: 0x0
        typical: 0x0
        description: |
          Priority Anchor. The base index positioning the static priority child queues of this
          shaper. A higher-level queue is a child queue of this shaper when its
          PKO_*_TOPOLOGY[PARENT] selects this shaper, and it further is a static priority child
          queue when its PKO_*_SQn_SCHEDULE[PRIO] does not equal RR_PRIO. A static priority child
          queue with priority PRIO must be located at n=PRIO_ANCHOR+PRIO, where
          PRIO=PKO_*_SQn_SCHEDULE[PRIO]. There can be at most one static priority child queue at
          each priority. When there are no static priority child queues attached at any priority, or
          if this shaper isn't used, the hardware does not use PRIO_ANCHOR. In this case, we
          recommend PRIO_ANCHOR be zero. Note that there are 10 available priorities, 0 through 9,
          with priority 0 being the highest and priority 9 being the lowest.

      - name: --
        bits: 31..21
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: LINK
        bits: 20..16
        access: R/W
        reset: 0x1c
        typical: 0x0
        description: Link index. Index of the link associated with this port queue.

      - name: --
        bits: 15..5
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RR_PRIO
        bits: 4..1
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Round-robin priority. The priority assigned to the round-robin scheduler. A higher-level
          queue is a child queue of this shaper when its PKO_*_TOPOLOGY[PARENT] selects this shaper,
          and it further is a round robin child queue when its PKO_*_SQn_SCHEDULE[PRIO] equals
          RR_PRIO. All round-robin queues attached to this shaper must have the same priority. But
          the number of round-robin child queues attached (at this priority) is limited only by the
          number of higher-level queues. When this shaper is not used, we recommend RR_PRIO be zero.
          When a shaper is used, RR_PRIO should be 0xF when there are no priorities with more than
          one child queue (i.e. when there are no round-robin child queues), and should otherwise be
          a legal priority (values 0-9).

      - name: --
        bits: 0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_L2_SQ(0..511)_SCHEDULE
    title: PKO PSE Level 2 Scheduling Control Register
    address: 0x1540000080008 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..28
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PRIO
        bits: 27..24
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Priority. The priority used for this SQ in the (lower-level) parent's scheduling
          algorithm. When this SQ is not used, we recommend setting PRIO to zero. The legal PRIO
          values are 0-9 when the SQ is used. In addition to priority, PRIO determines whether the
          SQ is a static queue or not: If PRIO equals PKO_*_SQn_TOPOLOGY[RR_PRIO], where
          PKO_*_TOPOLOGY[PARENT] for this SQ equals n, then this is a round-robin child queue into
          the shaper at the next level.

      - name: RR_QUANTUM
        bits: 23..0
        access: R/W
        reset: 0x0
        typical: 0x0
        description: |
          Round-robin (DWRR) quantum. The deficit-weighted round-robin quantum (24-bit unsigned
          integer).
          The packet size used in all DWRR calculations is:
             (PKO_Ln_SQm_SHAPE[LENGTH_DISABLE] ? 0 : (PKO_SEND_HDR_S[TOTAL] + CALCPAD)) +
             PKO_SEND_EXT_S[SHAPECHG] +
             PKO_Ln_SQm_SHAPE[ADJUST]
          where n and m correspond to this PKO_Ln_SQm_SCHEDULE CSR. CALCPAD is zero when
          PKO_PDM_DQd_MINPAD[MINPAD] is clear or when PKO_PDM_CFG[TOTAL]>=PKO_PDM_CFG[MINLEN],
          else CALCPAD=PKO_PDM_CFG[MINLEN]-PKO_SEND_HDR_S[TOTAL], where d is the DQ the packet used.
          PKO_SEND_EXT_S[SHAPECHG] is zero when a PKO_SEND_EXT_S is not present in the send
          descriptor.


  - name: PKO_L2_SQ(0..511)_SHAPE
    title: PKO PSE Level 2 Shaping Control Register
    address: 0x1540000080010 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..25
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: LENGTH_DISABLE
        bits: 24
        access: R/W
        reset: 0
        typical: 0
        description: |
          Length disable. Disables the use of packet lengths in shaping calculations such that only
          the values of PKO_L2_SQ(0..511)_SHAPE[ADJUST] and PKO_SEND_EXT_S[SHAPECHG] are used.

      - name: --
        bits: 23..13
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: YELLOW_DISABLE
        bits: 12
        access: R/W
        reset: 0
        typical: 0
        description: Disable yellow transitions. Disables green-to-yellow packet color marking transitions when set.

      - name: RED_DISABLE
        bits: 11
        access: R/W
        reset: 0
        typical: 0
        description: |
          Disable red transitions. Disables green-to-red and yellow-to-red packet color marking
          transitions when set.

      - name: RED_ALGO
        bits: 10..9
        access: R/W
        reset: 0x0
        typical: 0x0
        description: |
          Shaper red state algorithm.
          0x0 = Stall packets while in RED state until YELLOW or GREEN state is reached (aka never
          send RED packets).
          0x1 = Send packets while in RED state.
          0x2 = Same as 0 above (stall).
          0x3 = Discard packets while in RED state (red packets are converted to drop packets).

      - name: ADJUST
        bits: 8..0
        access: R/W
        reset: 0x0
        typical: 0x0
        description: |
          Shaping calculation adjustment. This 9-bit signed values allows +/- 256 bytes to be added
          to the packet length for the shaping calculations.


  - name: PKO_L2_SQ(0..511)_CIR
    title: PKO PSE Level 2 Shaping Queue Committed Information Rate Register
    address: 0x1540000080018 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_CIR.
    inherits: PKO_L1_SQ(0..31)_CIR

  - name: PKO_L2_SQ(0..511)_PIR
    title: PKO PSE Level 2 Shaping Queue Peak Information Rate Register
    address: 0x1540000080020 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_CIR.
    inherits: PKO_L1_SQ(0..31)_CIR

  - name: PKO_L2_SQ(0..511)_SCHED_STATE
    title: PKO PSE Level 2 Shaping Queue Scheduling Control State Register
    address: 0x1540000080028 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..25
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RR_COUNT
        bits: 24..0
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: Round-robin (DWRR) deficit counter. A 25-bit signed integer count. For diagnostic use.


  - name: PKO_L2_SQ(0..511)_SHAPE_STATE
    title: PKO PSE Level 2 Shaping Queue Shape State Register
    address: 0x1540000080030 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..60
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TW_TIMESTAMP
        bits: 59..54
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: Time-wheel timestamp. Debug access to the live time-wheel timestamp.

      - name: COLOR
        bits: 53..52
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: |
          Shaper color status. Debug access to the live shaper state.
          0x0 = Green - operating in 'committed' range
          0x1 = Yellow - operating in 'excess/peak' range
          0x2 = Red - operating in 'oversubscribed' range
          0x3 = Reserved

      - name: PIR_ACCUM
        bits: 51..26
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: Peak information rate accumulator. Debug access to the live PIR accumulator.

      - name: CIR_ACCUM
        bits: 25..0
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: Committed information rate accumulator. Debug access to the live CIR accumulator.


  - name: PKO_L3_L2_SQ(0..511)_CHANNEL
    title: PKO PSE Level 3/2 Shaping Queue Channel Configuration Register
    address: 0x1540000080038 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..44
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: CC_CHANNEL
        bits: 43..32
        access: R/W
        reset: 0x0
        typical: --
        description: Channel ID.

      - name: CC_WORD_CNT
        bits: 31..12
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Channel credit word count. This value, plus 1 MTU, represents the maximum outstanding word
          count for this channel. (Words are 16 bytes.) Note that this 20-bit field represents a
          signed value that decrements towards zero as credits are used. Packets are not allowed to
          flow when the count is less than zero. As such, the most significant bit should normally
          be programmed as zero (positive count). This gives a maximum value for this field of 2^18
          - 1.

      - name: CC_PACKET_CNT
        bits: 11..2
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Channel credit packet count. This value, plus 1, represents the maximum outstanding packet
          count for this channel. Note that this 10-bit field represents a signed value that
          decrements towards zero as credits are used. Packets are not allowed to flow when the
          count is less than zero. As such the most significant bit should normally be programmed as
          zero (positive count). This gives a maximum value for this field of 2^9 - 1.

      - name: CC_ENABLE
        bits: 1
        access: R/W
        reset: 0
        typical: 1
        description: Channel credit enable. Enables CC_WORD_CNT and CC_PACKET_CNT credit processing.

      - name: HW_XOFF
        bits: 0
        access: R/W/H
        reset: 0
        typical: 0
        description: |
          Hardware XOFF status. The status of hardware XON/XOFF. This is writable to get around LUT
          issues and for reconfiguration.


  - name: PKO_L1_SQ(0..31)_GREEN
    title: |
      INTERNAL: PKO PSE Level 1 Shaping Queue Green State Debug Register
    address: 0x1540000080058 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..41
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RR_ACTIVE
        bits: 40
        access: R/W/H
        reset: 0
        typical: 0
        description: Round-robin red active. Indicates that the round-robin input is mapped to RED.

      - name: ACTIVE_VEC
        bits: 39..20
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: |
          Active vector. A 10-bit vector, ordered by priority, that indicate which inputs to this
          scheduling queue are active. For internal use only.

      - name: --
        bits: 19
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: HEAD
        bits: 18..10
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: Head pointer. The index of round-robin linked-list head. For internal use only.

      - name: --
        bits: 9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TAIL
        bits: 8..0
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: Tail pointer. The index of round-robin linked-list tail. For internal use only.


  - name: PKO_L1_SQ(0..31)_YELLOW
    title: |
      INTERNAL: PKO PSE Level 1 Shaping Queue Yellow State Debug Register
    address: 0x1540000080060 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..19
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: HEAD
        bits: 18..10
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: Head pointer. The index of round-robin linked-list head. For internal use only.

      - name: --
        bits: 9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TAIL
        bits: 8..0
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: Tail pointer. The index of round-robin linked-list tail. For internal use only.


  - name: PKO_L1_SQ(0..31)_RED
    title: |
      INTERNAL: PKO PSE Level 1 Shaping Queue Red State Debug Register
    address: 0x1540000080068 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_YELLOW.
    inherits: PKO_L1_SQ(0..31)_YELLOW

  - name: PKO_L1_SQ(0..31)_PICK
    title: |
      INTERNAL: PKO PSE Level 1 Shaping Queue Packet Pick State Debug Register
    address: 0x1540000080070 + a*0x200
    bus: NCB
    fields:
      - name: DQ
        bits: 63..54
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: Descriptor queue. Index of originating descriptor queue.

      - name: COLOR
        bits: 53..52
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: See PKO_L2_SQ(0..511)_SHAPE[COLOR].

      - name: CHILD
        bits: 51..42
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: |
          Child index. When the C_CON bit of this result is set, indicating that this result is
          connected in a flow that extends through the child result, this is the index of that child
          result.

      - name: BUBBLE
        bits: 41
        access: R/W/H
        reset: 0
        typical: 0
        description: This metapacket is a fake passed forward after a prune.

      - name: P_CON
        bits: 40
        access: R/W/H
        reset: 0
        typical: 0
        description: Parent connected flag. This pick has more picks in front of it.

      - name: C_CON
        bits: 39
        access: R/W/H
        reset: 0
        typical: 0
        description: Child connected flag. This pick has more picks behind it.

      - name: UID
        bits: 38..32
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: Unique ID. 7-bit unique value assigned at the DQ level, increments for each packet.

      - name: JUMP
        bits: 31
        access: R/W/H
        reset: 0
        typical: 0
        description: Jump. Set when metapacket originated from a jump descriptor.

      - name: FPD
        bits: 30
        access: R/W/H
        reset: 0
        typical: 0
        description: First packet descriptor. Set when metapacket was the first in a cacheline.

      - name: DS
        bits: 29
        access: R/W/H
        reset: 0
        typical: 0
        description: Don't send. Set when metapacket is not to be sent.

      - name: ADJUST
        bits: 28..20
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: See PKO_L2_SQ(0..511)_SHAPE[ADJUST].

      - name: PIR_DIS
        bits: 19
        access: R/W/H
        reset: 0
        typical: 0
        description: PIR disable. Peak shaper disabled.

      - name: CIR_DIS
        bits: 18
        access: R/W/H
        reset: 0
        typical: 0
        description: CIR disable. Committed shaper disabled.

      - name: RED_ALGO_OVERRIDE
        bits: 17..16
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: See PKO_L2_SQ(0..511)_SHAPE[RED_ALGO].

      - name: LENGTH
        bits: 15..0
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: Packet length. The packet length in bytes.


  - name: PKO_L2_SQ(0..511)_POINTERS
    title: |
      INTERNAL: PKO PSE Level 2 Shaping Queue Linked List Pointers Debug Register
    address: 0x1540000080078 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..25
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PREV
        bits: 24..16
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: Previous pointer. The linked-list previous pointer.

      - name: --
        bits: 15..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: NEXT
        bits: 8..0
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: Next pointer. The linked-list next pointer.


  - name: PKO_L2_SQ(0..511)_SW_XOFF
    title: PKO PSE Level 2 Shaping Queue Software Controlled XOFF Register
    address: 0x15400000800E0 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_SW_XOFF.
    inherits: PKO_L1_SQ(0..31)_SW_XOFF

  - name: PKO_CHANNEL_LEVEL
    title: PKO PSE Level 2 Channel Level Register
    address: 0x15400000800F0
    bus: NCB
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: CC_LEVEL
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: |
          Channel credit level. Channels can be configured at levels 2 or 3 of the PSE hierarchy.
          0 = Selects the level-2 as the channel level.
          1 = Selects the level-3 as the channel level.


  - name: PKO_PSE_SQ1_ECC_CTL0
    title: PKO PSE SQ1 RAM ECC Control Register 0
    address: 0x1540000080100
    bus: NCB
    attributes:
      mem_to_csr: "True"
      regtest_skip: "True"
    fields:
      - name: CXS_RAM_FLIP
        bits: 63..62
        access: R/W
        reset: 0x0
        typical: 0x0
        description: CXS_RAM flip syndrome bits on write.

      - name: CXS_RAM_CDIS
        bits: 61
        access: R/W
        reset: 0
        typical: 0
        description: CXS_RAM ECC correction disable.

      - name: CXD_RAM_FLIP
        bits: 60..59
        access: R/W
        reset: 0x0
        typical: 0x0
        description: CXD_RAM flip syndrome bits on write.

      - name: CXD_RAM_CDIS
        bits: 58
        access: R/W
        reset: 0
        typical: 0
        description: CXD_RAM ECC correction disable.

      - name: VC1_SRAM_FLIP
        bits: 57..56
        access: R/W
        reset: 0x0
        typical: 0x0
        description: VC1_SRAM flip syndrome bits on write.

      - name: VC1_SRAM_CDIS
        bits: 55
        access: R/W
        reset: 0
        typical: 0
        description: VC1_SRAM ECC correction disable.

      - name: VC0_SRAM_FLIP
        bits: 54..53
        access: R/W
        reset: 0x0
        typical: 0x0
        description: VC0_SRAM flip syndrome bits on write.

      - name: VC0_SRAM_CDIS
        bits: 52
        access: R/W
        reset: 0
        typical: 0
        description: VC0_SRAM ECC correction disable.

      - name: SQ_PT_RAM_FLIP
        bits: 51..50
        access: R/W
        reset: 0x0
        typical: 0x0
        description: SQ_PT_RAM flip syndrome bits on write.

      - name: SQ_PT_RAM_CDIS
        bits: 49
        access: R/W
        reset: 0
        typical: 0
        description: SQ_PT_RAM ECC correction disable.

      - name: SQ_NT_RAM_FLIP
        bits: 48..47
        access: R/W
        reset: 0x0
        typical: 0x0
        description: SQ_NT_RAM flip syndrome bits on write.

      - name: SQ_NT_RAM_CDIS
        bits: 46
        access: R/W
        reset: 0
        typical: 0
        description: SQ_NT_RAM ECC correction disable.

      - name: RT_RAM_FLIP
        bits: 45..44
        access: R/W
        reset: 0x0
        typical: 0x0
        description: RT_RAM flip syndrome bits on write.

      - name: RT_RAM_CDIS
        bits: 43
        access: R/W
        reset: 0
        typical: 0
        description: RT_RAM ECC correction disable.

      - name: PC_RAM_FLIP
        bits: 42..41
        access: R/W
        reset: 0x0
        typical: 0x0
        description: PC_RAM flip syndrome bits on write.

      - name: PC_RAM_CDIS
        bits: 40
        access: R/W
        reset: 0
        typical: 0
        description: PC_RAM ECC correction disable.

      - name: TW1_CMD_FIFO_RAM_FLIP
        bits: 39..38
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TW1_CMD_FIFO_RAM flip syndrome bits on write.

      - name: TW1_CMD_FIFO_RAM_CDIS
        bits: 37
        access: R/W
        reset: 0
        typical: 0
        description: TW1_CMD_FIFO_RAM ECC correction disable.

      - name: TW0_CMD_FIFO_RAM_FLIP
        bits: 36..35
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TW0_CMD_FIFO_RAM flip syndrome bits on write.

      - name: TW0_CMD_FIFO_RAM_CDIS
        bits: 34
        access: R/W
        reset: 0
        typical: 0
        description: TW0_CMD_FIFO_RAM ECC correction disable.

      - name: TP1_SRAM_FLIP
        bits: 33..32
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TP1_SRAM flip syndrome bits on write.

      - name: TP1_SRAM_CDIS
        bits: 31
        access: R/W
        reset: 0
        typical: 0
        description: TP1_SRAM ECC correction disable.

      - name: TP0_SRAM_FLIP
        bits: 30..29
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TP0_SRAM flip syndrome bits on write.

      - name: TP0_SRAM_CDIS
        bits: 28
        access: R/W
        reset: 0
        typical: 0
        description: TP0_SRAM ECC correction disable.

      - name: STS1_RAM_FLIP
        bits: 27..26
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STS1_RAM flip syndrome bits on write.

      - name: STS1_RAM_CDIS
        bits: 25
        access: R/W
        reset: 0
        typical: 0
        description: STS1_RAM ECC correction disable.

      - name: STS0_RAM_FLIP
        bits: 24..23
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STS0_RAM flip syndrome bits on write.

      - name: STS0_RAM_CDIS
        bits: 22
        access: R/W
        reset: 0
        typical: 0
        description: STS0_RAM ECC correction disable.

      - name: STD1_RAM_FLIP
        bits: 21..20
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STD1_RAM flip syndrome bits on write.

      - name: STD1_RAM_CDIS
        bits: 19
        access: R/W
        reset: 0
        typical: 0
        description: STD1_RAM ECC correction disable.

      - name: STD0_RAM_FLIP
        bits: 18..17
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STD0_RAM flip syndrome bits on write.

      - name: STD0_RAM_CDIS
        bits: 16
        access: R/W
        reset: 0
        typical: 0
        description: STD0_RAM ECC correction disable.

      - name: WT_RAM_FLIP
        bits: 15..14
        access: R/W
        reset: 0x0
        typical: 0x0
        description: WT_RAM flip syndrome bits on write.

      - name: WT_RAM_CDIS
        bits: 13
        access: R/W
        reset: 0
        typical: 0
        description: WT_RAM ECC correction disable.

      - name: SC_RAM_FLIP
        bits: 12..11
        access: R/W
        reset: 0x0
        typical: 0x0
        description: SC_RAM flip syndrome bits on write.

      - name: SC_RAM_CDIS
        bits: 10
        access: R/W
        reset: 0
        typical: 0
        description: SC_RAM ECC correction disable.

      - name: --
        bits: 9..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_SQ1_ECC_SBE_STS0
    title: PKO PSE SQ1 RAM ECC SBE Status Register 0
    address: 0x1540000080108
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: CXS_RAM_SBE
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for CXS_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.cxs_sram

      - name: CXD_RAM_SBE
        bits: 62
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for CXD_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.cxd_sram

      - name: VC1_SRAM_SBE
        bits: 61
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for VC1_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.vc0_sram

      - name: VC0_SRAM_SBE
        bits: 60
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for VC0_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.vc1_sram

      - name: SQ_PT_RAM_SBE
        bits: 59
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for SQ_PT_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.nt_sram

      - name: SQ_NT_RAM_SBE
        bits: 58
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for SQ_NT_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.pt_sram

      - name: RT_RAM_SBE
        bits: 57
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for RT_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq2_pq.sq1.rt_sram

      - name: PC_RAM_SBE
        bits: 56
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for PC_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq2_pq.sq1.pc_sram

      - name: TW1_CMD_FIFO_RAM_SBE
        bits: 55
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TW1_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.tw_0.sq_fifo_sram

      - name: TW0_CMD_FIFO_RAM_SBE
        bits: 54
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TW0_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.tw_1.sq_fifo_sram

      - name: TP1_SRAM_SBE
        bits: 53
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TP1_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.tp0_sram

      - name: TP0_SRAM_SBE
        bits: 52
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TP0_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.tp1_sram

      - name: STS1_RAM_SBE
        bits: 51
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STS1_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.sts0_sram

      - name: STS0_RAM_SBE
        bits: 50
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STS0_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.sts1_sram

      - name: STD1_RAM_SBE
        bits: 49
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STD1_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.std0_sram

      - name: STD0_RAM_SBE
        bits: 48
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STD0_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.std1_sram

      - name: WT_RAM_SBE
        bits: 47
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for WT_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq2_pq.sq1.wt_sram

      - name: SC_RAM_SBE
        bits: 46
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for SC_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq2_pq.sq1.sc_sram

      - name: --
        bits: 45..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_SQ1_ECC_SBE_STS_CMB0
    title: PKO PSE SQ1 RAM ECC SBE Status Combine Register 0
    address: 0x1540000080110
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: PSE_SQ1_SBE_CMB0
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          This bit is the logical OR of all bits in PKO_PSE_SQ1_ECC_SBE_STS.
          To clear this bit, software must clear bits in PKO_PSE_SQ1_ECC_SBE_STS.
          When this bit is set, the corresponding interrupt is set.
          Throws PKO_INTSN_E::PKO_PSE_SQ1_SBE_CMB0.
          INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.cxs_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.cxd_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.vc0_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.vc1_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.nt_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.pt_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.pc_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.rt_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.tw_0.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.tw_1.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.tp0_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.tp1_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.std0_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.std1_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.sts0_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.sts1_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.wt_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.sc_sram

      - name: --
        bits: 62..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_SQ1_ECC_DBE_STS0
    title: PKO PSE SQ1 RAM ECC DBE Status Register 0
    address: 0x1540000080118
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: CXS_RAM_DBE
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for CXS_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.cxs_sram

      - name: CXD_RAM_DBE
        bits: 62
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for CXD_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.cxd_sram

      - name: VC1_SRAM_DBE
        bits: 61
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for VC1_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.vc1_sram

      - name: VC0_SRAM_DBE
        bits: 60
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for VC0_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.vc0_sram

      - name: SQ_PT_RAM_DBE
        bits: 59
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for SQ_PT_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.nt_sram

      - name: SQ_NT_RAM_DBE
        bits: 58
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for SQ_NT_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.pt_sram

      - name: RT_RAM_DBE
        bits: 57
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for RT_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq2_pq.sq1.rt_sram

      - name: PC_RAM_DBE
        bits: 56
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for PC_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq2_pq.sq1.pc_sram

      - name: TW1_CMD_FIFO_RAM_DBE
        bits: 55
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TW1_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.tw_0.sq_fifo_sram

      - name: TW0_CMD_FIFO_RAM_DBE
        bits: 54
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TW0_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.tw_1.sq_fifo_sram

      - name: TP1_SRAM_DBE
        bits: 53
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TP1_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.tp0_sram

      - name: TP0_SRAM_DBE
        bits: 52
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TP0_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.tp1_sram

      - name: STS1_RAM_DBE
        bits: 51
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STS1_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.sts1_sram

      - name: STS0_RAM_DBE
        bits: 50
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STS0_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.sts0_sram

      - name: STD1_RAM_DBE
        bits: 49
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STD1_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.std1_sram

      - name: STD0_RAM_DBE
        bits: 48
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STD0_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.std0_sram

      - name: WT_RAM_DBE
        bits: 47
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for WT_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq2_pq.sq1.wt_sram

      - name: SC_RAM_DBE
        bits: 46
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for SC_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq2_pq.sq1.sc_sram

      - name: --
        bits: 45..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_SQ1_ECC_DBE_STS_CMB0
    title: PKO PSE SQ1 RAM ECC DBE Status Combine Register 0
    address: 0x1540000080120
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: PSE_SQ1_DBE_CMB0
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          This bit is the logical OR of all bits in PKO_PSE_SQ1_ECC_DBE_STS.
          To clear this bit, software must clear bits in PKO_PSE_SQ1_ECC_DBE_STS.
          When this bit is set, the corresponding interrupt is set.
          Throws PKO_INTSN_E::PKO_PSE_SQ1_DBE_CMB0.
          INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.cxs_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.cxd_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.vc0_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.vc1_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.nt_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.pt_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.pc_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.rt_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.tw_0.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.tw_1.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.tp0_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.tp1_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.std0_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.std1_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.sts0_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.sts1_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.wt_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.sc_sram

      - name: --
        bits: 62..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_L1_SQA_DEBUG
    title: |
      INTERNAL: PKO PSE Level 1 SQ-A Internal Debug Register
    address: 0x1540000080128
    bus: NCB
    description: This register has the same bit fields as PKO_PQA_DEBUG.
    inherits: PKO_PQA_DEBUG

  - name: PKO_L1_SQB_DEBUG
    title: |
      INTERNAL: PKO PSE Level 1 SQ-B Internal Debug Register
    address: 0x1540000080130
    bus: NCB
    description: This register has the same bit fields as PKO_PQA_DEBUG.
    inherits: PKO_PQA_DEBUG

  - name: PKO_PSE_SQ1_BIST_STATUS
    title: PSE SQ1 BIST Status Information Register
    address: 0x1540000080138
    bus: NCB
    description: Each bit is the BIST result of an individual memory (per bit, 0 = pass and 1 = fail).
    fields:
      - name: --
        bits: 63..29
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: SC_SRAM
        bits: 28
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:1] scheduling configuration

      - name: PC_SRAM
        bits: 27
        access: RO
        reset: 0
        typical: --
        description: SQ[1] physical channel - pko_pse_pc_srf32x12e

      - name: XON_SRAM
        bits: 26
        access: RO
        reset: 0
        typical: --
        description: XON SRAM

      - name: CC_SRAM
        bits: 25
        access: RO
        reset: 0
        typical: --
        description: SQ[1] channel credit OK state array

      - name: VC1_SRAM
        bits: 24
        access: RO
        reset: 0
        typical: --
        description: SQ[1] virtual channel - pko_pse_sq1_vc_srf256x9e

      - name: VC0_SRAM
        bits: 23
        access: RO
        reset: 0
        typical: --
        description: SQ[1] virtual channel - pko_pse_sq1_vc_srf256x9e

      - name: --
        bits: 22..21
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: TP1_SRAM
        bits: 20
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:1] topology parent configuration

      - name: TP0_SRAM
        bits: 19
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:1] topology parent configuration

      - name: XO_SRAM
        bits: 18
        access: RO
        reset: 0
        typical: --
        description: XOFF SRAM

      - name: RT_SRAM
        bits: 17
        access: RO
        reset: 0
        typical: --
        description: Result table

      - name: --
        bits: 16..15
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: --
        bits: 14..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TW1_CMD_FIFO
        bits: 8
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:1] time wheel 1 command FIFO SRAM

      - name: STD_SRAM
        bits: 7
        access: RO
        reset: 0
        typical: --
        description: Dynamic shaping state

      - name: STS_SRAM
        bits: 6
        access: RO
        reset: 0
        typical: --
        description: Static shaping configuration

      - name: TW0_CMD_FIFO
        bits: 5
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:1] time wheel 0 command FIFO SRAM

      - name: CXD_SRAM
        bits: 4
        access: RO
        reset: 0
        typical: --
        description: SQ[1] dynamic channel credit state

      - name: CXS_SRAM
        bits: 3
        access: RO
        reset: 0
        typical: --
        description: SQ[1] static channel credit configuration

      - name: NT_SRAM
        bits: 2
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:1] next pointer table

      - name: PT_SRAM
        bits: 1
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:1] previous pointer table

      - name: WT_SRAM
        bits: 0
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:1] work table


  - name: PKO_L1_SQ_CSR_BUS_DEBUG
    title: |
      INTERNAL: PKO PSE Level 1 SQ CSR Bus Debug Register
    address: 0x15400000801F8
    bus: NCB
    fields:
      - name: CSR_BUS_DEBUG
        bits: 63..0
        access: RO
        reset: all-ones
        typical: all-ones
        description: --


  - name: PKO_L2_SQ(0..511)_TOPOLOGY
    title: PKO PSE Level 2 Shaping Queue Topology Register
    address: 0x1540000100000 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..41
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PRIO_ANCHOR
        bits: 40..32
        access: R/W
        reset: 0x0
        typical: 0x0
        description: See PKO_L1_SQ(0..31)_TOPOLOGY[PRIO_ANCHOR].

      - name: --
        bits: 31..21
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PARENT
        bits: 20..16
        access: R/W
        reset: 0x0
        typical: 0x0
        description: |
          Parent queue index. The index of the shaping element at the next lower hierarchical level
          that accepts this shaping element's outputs. Refer to the PKO_*_SQn_TOPOLOGY
          [PRIO_ANCHOR,RR_PRIO] descriptions for constraints on which child queues can attach to
          which shapers at the next lower level. When this shaper is unused, we recommend that
          PARENT be zero.

      - name: --
        bits: 15..5
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RR_PRIO
        bits: 4..1
        access: R/W
        reset: 0x0
        typical: --
        description: See PKO_L1_SQ(0..31)_TOPOLOGY[RR_PRIO].

      - name: --
        bits: 0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_L3_SQ(0..511)_SCHEDULE
    title: PKO PSE Level 3 Scheduling Control Register
    address: 0x1540000100008 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L2_SQ(0..511)_SCHEDULE.
    inherits: PKO_L2_SQ(0..511)_SCHEDULE

  - name: PKO_L3_SQ(0..511)_SHAPE
    title: PKO PSE Level 3 Shaping Control Register
    address: 0x1540000100010 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..25
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: LENGTH_DISABLE
        bits: 24
        access: R/W
        reset: 0
        typical: 0
        description: |
          Length disable. Disables the use of packet lengths in shaping calculations such that only
          the value of the ADJUST field is used.

      - name: --
        bits: 23..13
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: YELLOW_DISABLE
        bits: 12
        access: R/W
        reset: 0
        typical: 0
        description: Disable yellow transitions. Disables green-to-yellow packet color marking transitions when set.

      - name: RED_DISABLE
        bits: 11
        access: R/W
        reset: 0
        typical: 0
        description: |
          Disable red transitions. Disables green-to-red and yellow-to-red packet color marking
          transitions when set.

      - name: RED_ALGO
        bits: 10..9
        access: R/W
        reset: 0x0
        typical: 0x0
        description: See PKO_L2_SQ(0..511)_SHAPE[RED_ALGO].

      - name: ADJUST
        bits: 8..0
        access: R/W
        reset: 0x0
        typical: 0x0
        description: See PKO_L2_SQ(0..511)_SHAPE[ADJUST].


  - name: PKO_L3_SQ(0..511)_CIR
    title: PKO PSE Level 3 Shaping Queue Committed Information Rate Register
    address: 0x1540000100018 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_CIR.
    inherits: PKO_L1_SQ(0..31)_CIR

  - name: PKO_L3_SQ(0..511)_PIR
    title: PKO PSE Level 3 Shaping Queue Peak Information Rate Register
    address: 0x1540000100020 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_CIR.
    inherits: PKO_L1_SQ(0..31)_CIR

  - name: PKO_L3_SQ(0..511)_SCHED_STATE
    title: PKO PSE Level 3 Scheduling Control State Register
    address: 0x1540000100028 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L2_SQ(0..511)_SCHED_STATE.
    inherits: PKO_L2_SQ(0..511)_SCHED_STATE

  - name: PKO_L3_SQ(0..511)_SHAPE_STATE
    title: PKO PSE Level 3 Shaping State Register
    address: 0x1540000100030 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L2_SQ(0..511)_SHAPE_STATE.
    inherits: PKO_L2_SQ(0..511)_SHAPE_STATE

  - name: PKO_L2_SQ(0..511)_GREEN
    title: |
      INTERNAL: PKO PSE Level 2 Shaping Queue Green State Debug Register
    address: 0x1540000100058 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_GREEN.
    inherits: PKO_L1_SQ(0..31)_GREEN

  - name: PKO_L2_SQ(0..511)_YELLOW
    title: |
      INTERNAL: PKO PSE Level 2 Shaping Queue Yellow State Debug Register
    address: 0x1540000100060 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_YELLOW.
    inherits: PKO_L1_SQ(0..31)_YELLOW

  - name: PKO_L2_SQ(0..511)_RED
    title: |
      INTERNAL: PKO PSE Level 2 Shaping Queue Red State Debug Register
    address: 0x1540000100068 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_RED.
    inherits: PKO_L1_SQ(0..31)_YELLOW

  - name: PKO_L2_SQ(0..511)_PICK
    title: |
      INTERNAL: PKO PSE Level 2 Shaping Queue Packet Pick State Debug Register
    address: 0x1540000100070 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_PICK.
    inherits: PKO_L1_SQ(0..31)_PICK

  - name: PKO_L3_SQ(0..511)_POINTERS
    title: |
      INTERNAL: PKO PSE Level 3 Shaping Queue Linked List Pointers Debug Register
    address: 0x1540000100078 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L2_SQ(0..511)_POINTERS.
    inherits: PKO_L2_SQ(0..511)_POINTERS

  - name: PKO_L3_SQ(0..511)_SW_XOFF
    title: PKO PSE Level 3 Software Controlled XOFF Register
    address: 0x15400001000E0 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_SW_XOFF
    inherits: PKO_L1_SQ(0..31)_SW_XOFF

  - name: PKO_PSE_SQ2_ECC_CTL0
    title: PKO PSE SQ2 RAM ECC Control Register 0
    address: 0x1540000100100
    bus: NCB
    attributes:
      mem_to_csr: "True"
      regtest_skip: "True"
    fields:
      - name: SQ_PT_RAM_FLIP
        bits: 63..62
        access: R/W
        reset: 0x0
        typical: 0x0
        description: SQ_PT_RAM flip syndrome bits on write.

      - name: SQ_PT_RAM_CDIS
        bits: 61
        access: R/W
        reset: 0
        typical: 0
        description: SQ_PT_RAM ECC correction disable.

      - name: SQ_NT_RAM_FLIP
        bits: 60..59
        access: R/W
        reset: 0x0
        typical: 0x0
        description: SQ_NT_RAM flip syndrome bits on write.

      - name: SQ_NT_RAM_CDIS
        bits: 58
        access: R/W
        reset: 0
        typical: 0
        description: SQ_NT_RAM ECC correction disable.

      - name: RT_RAM_FLIP
        bits: 57..56
        access: R/W
        reset: 0x0
        typical: 0x0
        description: RT_RAM flip syndrome bits on write.

      - name: RT_RAM_CDIS
        bits: 55
        access: R/W
        reset: 0
        typical: 0
        description: RT_RAM ECC correction disable.

      - name: TW1_CMD_FIFO_RAM_FLIP
        bits: 54..53
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TW1_CMD_FIFO_RAM flip syndrome bits on write.

      - name: TW1_CMD_FIFO_RAM_CDIS
        bits: 52
        access: R/W
        reset: 0
        typical: 0
        description: TW1_CMD_FIFO_RAM ECC correction disable.

      - name: TW0_CMD_FIFO_RAM_FLIP
        bits: 51..50
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TW0_CMD_FIFO_RAM flip syndrome bits on write.

      - name: TW0_CMD_FIFO_RAM_CDIS
        bits: 49
        access: R/W
        reset: 0
        typical: 0
        description: TW0_CMD_FIFO_RAM ECC correction disable.

      - name: TP1_SRAM_FLIP
        bits: 48..47
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TP1_SRAM flip syndrome bits on write.

      - name: TP1_SRAM_CDIS
        bits: 46
        access: R/W
        reset: 0
        typical: 0
        description: TP1_SRAM ECC correction disable.

      - name: TP0_SRAM_FLIP
        bits: 45..44
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TP0_SRAM flip syndrome bits on write.

      - name: TP0_SRAM_CDIS
        bits: 43
        access: R/W
        reset: 0
        typical: 0
        description: TP0_SRAM ECC correction disable.

      - name: STS1_RAM_FLIP
        bits: 42..41
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STS1_RAM flip syndrome bits on write.

      - name: STS1_RAM_CDIS
        bits: 40
        access: R/W
        reset: 0
        typical: 0
        description: STS1_RAM ECC correction disable.

      - name: STS0_RAM_FLIP
        bits: 39..38
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STS0_RAM flip syndrome bits on write.

      - name: STS0_RAM_CDIS
        bits: 37
        access: R/W
        reset: 0
        typical: 0
        description: STS0_RAM ECC correction disable.

      - name: STD1_RAM_FLIP
        bits: 36..35
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STD1_RAM flip syndrome bits on write.

      - name: STD1_RAM_CDIS
        bits: 34
        access: R/W
        reset: 0
        typical: 0
        description: STD1_RAM ECC correction disable.

      - name: STD0_RAM_FLIP
        bits: 33..32
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STD0_RAM flip syndrome bits on write.

      - name: STD0_RAM_CDIS
        bits: 31
        access: R/W
        reset: 0
        typical: 0
        description: STD0_RAM ECC correction disable.

      - name: WT_RAM_FLIP
        bits: 30..29
        access: R/W
        reset: 0x0
        typical: 0x0
        description: WT_RAM flip syndrome bits on write.

      - name: WT_RAM_CDIS
        bits: 28
        access: R/W
        reset: 0
        typical: 0
        description: WT_RAM ECC correction disable.

      - name: SC_RAM_FLIP
        bits: 27..26
        access: R/W
        reset: 0x0
        typical: 0x0
        description: SC_RAM flip syndrome bits on write.

      - name: SC_RAM_CDIS
        bits: 25
        access: R/W
        reset: 0
        typical: 0
        description: SC_RAM ECC correction disable.

      - name: --
        bits: 24..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_SQ2_ECC_SBE_STS0
    title: PKO PSE SQ2 RAM ECC SBE Status Register 0
    address: 0x1540000100108
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: SQ_PT_RAM_SBE
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for SQ_PT_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.nt_sram

      - name: SQ_NT_RAM_SBE
        bits: 62
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for SQ_NT_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.pt_sram

      - name: RT_RAM_SBE
        bits: 61
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for RT_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq2_pq.sq2.rt_sram

      - name: TW1_CMD_FIFO_RAM_SBE
        bits: 60
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TW1_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.tw_1.sq_fifo_sram

      - name: TW0_CMD_FIFO_RAM_SBE
        bits: 59
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TW0_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.tw_0.sq_fifo_sram

      - name: TP1_SRAM_SBE
        bits: 58
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TP1_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.tp1_sram

      - name: TP0_SRAM_SBE
        bits: 57
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TP0_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.tp0_sram

      - name: STS1_RAM_SBE
        bits: 56
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STS1_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.sts1_sram

      - name: STS0_RAM_SBE
        bits: 55
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STS0_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.sts0_sram

      - name: STD1_RAM_SBE
        bits: 54
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STD1_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.std1_sram

      - name: STD0_RAM_SBE
        bits: 53
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STD0_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.std0_sram

      - name: WT_RAM_SBE
        bits: 52
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for WT_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq2_pq.sq2.wt_sram

      - name: SC_RAM_SBE
        bits: 51
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for SC_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq2_pq.sq2.sc_sram

      - name: --
        bits: 50..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_SQ2_ECC_SBE_STS_CMB0
    title: PKO PSE SQ2 RAM ECC SBE Status Combine Register 0
    address: 0x1540000100110
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: PSE_SQ2_SBE_CMB0
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          This bit is the logical OR of all bits in PKO_PSE_SQ2_ECC_SBE_STS.
          To clear this bit, software must clear bits in PKO_PSE_SQ2_ECC_SBE_STS.
          When this bit is set, the corresponding interrupt is set.
          Throws PKO_INTSN_E::PKO_PSE_SQ2_SBE_CMB0.
          INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.nt_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.pt_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.rt_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.tw_0.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.tw_1.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.tp0_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.tp1_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.std0_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.std1_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.sts0_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.sts1_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.wt_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.sc_sram

      - name: --
        bits: 62..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_SQ2_ECC_DBE_STS0
    title: PKO PSE SQ2 RAM ECC DBE Status Register 0
    address: 0x1540000100118
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: SQ_PT_RAM_DBE
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for SQ_PT_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.nt_sram

      - name: SQ_NT_RAM_DBE
        bits: 62
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for SQ_NT_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.pt_sram

      - name: RT_RAM_DBE
        bits: 61
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for RT_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq2_pq.sq2.rt_sram

      - name: TW1_CMD_FIFO_RAM_DBE
        bits: 60
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TW1_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.tw_1.sq_fifo_sram

      - name: TW0_CMD_FIFO_RAM_DBE
        bits: 59
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TW0_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.tw_0.sq_fifo_sram

      - name: TP1_SRAM_DBE
        bits: 58
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TP1_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.tp1_sram

      - name: TP0_SRAM_DBE
        bits: 57
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TP0_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.tp0_sram

      - name: STS1_RAM_DBE
        bits: 56
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STS1_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.sts1_sram

      - name: STS0_RAM_DBE
        bits: 55
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STS0_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.sts0_sram

      - name: STD1_RAM_DBE
        bits: 54
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STD1_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.std1_sram

      - name: STD0_RAM_DBE
        bits: 53
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STD0_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.std0_sram

      - name: WT_RAM_DBE
        bits: 52
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for WT_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq2_pq.sq2.wt_sram

      - name: SC_RAM_DBE
        bits: 51
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for SC_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq2_pq.sq2.sc_sram

      - name: --
        bits: 50..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_SQ2_ECC_DBE_STS_CMB0
    title: PKO PSE SQ2 RAM ECC DBE Status Combine Register 0
    address: 0x1540000100120
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: PSE_SQ2_DBE_CMB0
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          This bit is the logical OR of all bits in PKO_PSE_SQ2_ECC_DBE_STS.
          To clear this bit, software must clear bits in PKO_PSE_SQ2_ECC_DBE_STS.
          When this bit is set, the corresponding interrupt is set.
          Throws PKO_INTSN_E::PKO_PSE_SQ2_DBE_CMB0.
          INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.nt_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.pt_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.rt_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.tw_0.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.tw_1.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.tp0_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.tp1_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.std0_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.std1_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.sts0_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq1.sts1_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.wt_sram
          pko_pnr2.pko_pse.pse_sq2_pq.sq2.sc_sram

      - name: --
        bits: 62..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_L2_SQA_DEBUG
    title: |
      INTERNAL: PKO PSE Level 2 SQ-A Internal Debug Register
    address: 0x1540000100128
    bus: NCB
    description: This register has the same bit fields as PKO_PQA_DEBUG.
    inherits: PKO_PQA_DEBUG

  - name: PKO_L2_SQB_DEBUG
    title: |
      INTERNAL: PKO PSE Level 2 SQ-B Internal Debug Register
    address: 0x1540000100130
    bus: NCB
    description: This register has the same bit fields as PKO_PQA_DEBUG.
    inherits: PKO_PQA_DEBUG

  - name: PKO_PSE_SQ2_BIST_STATUS
    title: PSE SQ2 BIST Status Information Register
    address: 0x1540000100138
    bus: NCB
    description: Each bit is the BIST result of an individual memory (per bit, 0 = pass and 1 = fail).
    fields:
      - name: --
        bits: 63..29
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: SC_SRAM
        bits: 28
        access: RO
        reset: 0
        typical: --
        description: Scheduling configuration.

      - name: --
        bits: 27..21
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TP1_SRAM
        bits: 20
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:1] topology parent configuration.

      - name: TP0_SRAM
        bits: 19
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:1] topology parent configuration.

      - name: --
        bits: 18
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RT_SRAM
        bits: 17
        access: RO
        reset: 0
        typical: --
        description: Result table.

      - name: --
        bits: 16..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TW1_CMD_FIFO
        bits: 8
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:1] time wheel 1 command FIFO SRAM.

      - name: STD_SRAM
        bits: 7
        access: RO
        reset: 0
        typical: --
        description: Dynamic shaping state

      - name: STS_SRAM
        bits: 6
        access: RO
        reset: 0
        typical: --
        description: Static shaping configuration.

      - name: TW0_CMD_FIFO
        bits: 5
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:1] time wheel 0 command FIFO SRAM.

      - name: --
        bits: 4..3
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: NT_SRAM
        bits: 2
        access: RO
        reset: 0
        typical: --
        description: Next pointer table.

      - name: PT_SRAM
        bits: 1
        access: RO
        reset: 0
        typical: --
        description: Previous pointer table.

      - name: WT_SRAM
        bits: 0
        access: RO
        reset: 0
        typical: --
        description: Work table.


  - name: PKO_L2_SQ_CSR_BUS_DEBUG
    title: |
      INTERNAL: PKO PSE Level 2 SQ CSR Bus Debug Register
    address: 0x15400001001F8
    bus: NCB
    fields:
      - name: CSR_BUS_DEBUG
        bits: 63..0
        access: RO
        reset: all-ones
        typical: all-ones
        description: --


  - name: PKO_L3_SQ(0..511)_TOPOLOGY
    title: PKO PSE Level 3 Shaping Queue Topology Register
    address: 0x1540000180000 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..42
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PRIO_ANCHOR
        bits: 41..32
        access: R/W
        reset: 0x0
        typical: 0x0
        description: See PKO_L1_SQ(0..31)_TOPOLOGY[PRIO_ANCHOR].

      - name: --
        bits: 31..25
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PARENT
        bits: 24..16
        access: R/W
        reset: 0x0
        typical: 0x0
        description: See PKO_L2_SQ(0..511)_TOPOLOGY[PARENT].

      - name: --
        bits: 15..5
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RR_PRIO
        bits: 4..1
        access: R/W
        reset: 0x0
        typical: --
        description: See PKO_L1_SQ(0..31)_TOPOLOGY[RR_PRIO].

      - name: --
        bits: 0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_L4_SQ(0..1023)_SCHEDULE
    title: PKO PSE Level 4 Scheduling Control Register
    address: 0x1540000180008 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L2_SQ(0..511)_SCHEDULE.
    inherits: PKO_L2_SQ(0..511)_SCHEDULE

  - name: PKO_L4_SQ(0..1023)_SHAPE
    title: PKO PSE Level 4 Shaping Control Register
    address: 0x1540000180010 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L3_SQ(0..511)_SHAPE.
    inherits: PKO_L3_SQ(0..511)_SHAPE

  - name: PKO_L4_SQ(0..1023)_CIR
    title: PKO PSE Level 4 Shaping Queue Committed Information Rate Register
    address: 0x1540000180018 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_CIR.
    inherits: PKO_L1_SQ(0..31)_CIR

  - name: PKO_L4_SQ(0..1023)_PIR
    title: PKO PSE Level 4 Shaping Queue Peak Information Rate Register
    address: 0x1540000180020 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_CIR.
    inherits: PKO_L1_SQ(0..31)_CIR

  - name: PKO_L4_SQ(0..511)_SCHED_STATE
    title: PKO PSE Level 4 Scheduling Control State Register
    address: 0x1540000180028 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L2_SQ(0..511)_SCHED_STATE.
    inherits: PKO_L2_SQ(0..511)_SCHED_STATE

  - name: PKO_L4_SQ(0..511)_SHAPE_STATE
    title: PKO PSE Level 4 Shaping State Register
    address: 0x1540000180030 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L2_SQ(0..511)_SHAPE_STATE.
    inherits: PKO_L2_SQ(0..511)_SHAPE_STATE

  - name: PKO_L3_SQ(0..511)_GREEN
    title: |
      INTERNAL: PKO PSE Level 3 Shaping Queue Green State Debug Register
    address: 0x1540000180058 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..41
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RR_ACTIVE
        bits: 40
        access: R/W/H
        reset: 0
        typical: 0
        description: Round-robin red active. Indicates that the round-robin input is mapped to RED.

      - name: ACTIVE_VEC
        bits: 39..20
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: |
          Active vector. A 10-bit vector, ordered by priority, that indicate which inputs to this
          scheduling queue are active. For internal use only.

      - name: HEAD
        bits: 19..10
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: Head pointer. The index of round-robin linked-list head. For internal use only.

      - name: TAIL
        bits: 9..0
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: Tail pointer. The index of round-robin linked-list tail. For internal use only.


  - name: PKO_L3_SQ(0..511)_YELLOW
    title: |
      INTERNAL: PKO PSE Level 3 Shaping Queue Yellow State Debug Register
    address: 0x1540000180060 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..20
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: HEAD
        bits: 19..10
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: Head pointer. The index of round-robin linked-list head. For internal use only.

      - name: TAIL
        bits: 9..0
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: Tail pointer. The index of round-robin linked-list tail. For internal use only.


  - name: PKO_L3_SQ(0..511)_RED
    title: |
      INTERNAL: PKO PSE Level 3 Shaping Queue Red State Debug Register
    address: 0x1540000180068 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L3_SQ(0..511)_YELLOW.
    inherits: PKO_L3_SQ(0..511)_YELLOW

  - name: PKO_L3_SQ(0..511)_PICK
    title: |
      INTERNAL: PKO PSE Level 3 Shaping Queue Packet Pick State Debug Register
    address: 0x1540000180070 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_PICK.
    inherits: PKO_L1_SQ(0..31)_PICK

  - name: PKO_L4_SQ(0..1023)_POINTERS
    title: |
      INTERNAL: PKO PSE Level 4 Shaping Queue Linked List Pointers Debug Register
    address: 0x1540000180078 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..26
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PREV
        bits: 25..16
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: See PKO_L2_SQ(0..511)_POINTERS[PREV].

      - name: --
        bits: 15..10
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: NEXT
        bits: 9..0
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: See PKO_L2_SQ(0..511)_POINTERS[NEXT].


  - name: PKO_L4_SQ(0..1023)_SW_XOFF
    title: PKO PSE Level 4 Software Controlled XOFF Register
    address: 0x15400001800E0 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_SW_XOFF.
    inherits: PKO_L1_SQ(0..31)_SW_XOFF

  - name: PKO_PSE_SQ3_ECC_CTL0
    title: PKO PSE SQ3 RAM ECC Control Register 0
    address: 0x1540000180100
    bus: NCB
    attributes:
      mem_to_csr: "True"
      regtest_skip: "True"
    fields:
      - name: SQ_PT_RAM_FLIP
        bits: 63..62
        access: R/W
        reset: 0x0
        typical: 0x0
        description: SQ_PT_RAM flip syndrome bits on write.

      - name: SQ_PT_RAM_CDIS
        bits: 61
        access: R/W
        reset: 0
        typical: 0
        description: SQ_PT_RAM ECC correction disable.

      - name: SQ_NT_RAM_FLIP
        bits: 60..59
        access: R/W
        reset: 0x0
        typical: 0x0
        description: SQ_NT_RAM flip syndrome bits on write.

      - name: SQ_NT_RAM_CDIS
        bits: 58
        access: R/W
        reset: 0
        typical: 0
        description: SQ_NT_RAM ECC correction disable.

      - name: RT_RAM_FLIP
        bits: 57..56
        access: R/W
        reset: 0x0
        typical: 0x0
        description: RT_RAM flip syndrome bits on write.

      - name: RT_RAM_CDIS
        bits: 55
        access: R/W
        reset: 0
        typical: 0
        description: RT_RAM ECC correction disable.

      - name: TW3_CMD_FIFO_RAM_FLIP
        bits: 54..53
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TW3_CMD_FIFO_RAM flip syndrome bits on write.

      - name: TW3_CMD_FIFO_RAM_CDIS
        bits: 52
        access: R/W
        reset: 0
        typical: 0
        description: TW3_CMD_FIFO_RAM ECC correction disable.

      - name: TW2_CMD_FIFO_RAM_FLIP
        bits: 51..50
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TW2_CMD_FIFO_RAM flip syndrome bits on write.

      - name: TW2_CMD_FIFO_RAM_CDIS
        bits: 49
        access: R/W
        reset: 0
        typical: 0
        description: TW2_CMD_FIFO_RAM ECC correction disable.

      - name: TW1_CMD_FIFO_RAM_FLIP
        bits: 48..47
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TW1_CMD_FIFO_RAM flip syndrome bits on write.

      - name: TW1_CMD_FIFO_RAM_CDIS
        bits: 46
        access: R/W
        reset: 0
        typical: 0
        description: TW1_CMD_FIFO_RAM ECC correction disable.

      - name: TW0_CMD_FIFO_RAM_FLIP
        bits: 45..44
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TW0_CMD_FIFO_RAM flip syndrome bits on write.

      - name: TW0_CMD_FIFO_RAM_CDIS
        bits: 43
        access: R/W
        reset: 0
        typical: 0
        description: TW0_CMD_FIFO_RAM ECC correction disable.

      - name: TP3_SRAM_FLIP
        bits: 42..41
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TP3_SRAM flip syndrome bits on write.

      - name: TP3_SRAM_CDIS
        bits: 40
        access: R/W
        reset: 0
        typical: 0
        description: TP3_SRAM ECC correction disable.

      - name: TP2_SRAM_FLIP
        bits: 39..38
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TP2_SRAM flip syndrome bits on write.

      - name: TP2_SRAM_CDIS
        bits: 37
        access: R/W
        reset: 0
        typical: 0
        description: TP2_SRAM ECC correction disable.

      - name: TP1_SRAM_FLIP
        bits: 36..35
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TP1_SRAM flip syndrome bits on write.

      - name: TP1_SRAM_CDIS
        bits: 34
        access: R/W
        reset: 0
        typical: 0
        description: TP1_SRAM ECC correction disable.

      - name: TP0_SRAM_FLIP
        bits: 33..32
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TP0_SRAM flip syndrome bits on write.

      - name: TP0_SRAM_CDIS
        bits: 31
        access: R/W
        reset: 0
        typical: 0
        description: TP0_SRAM ECC correction disable.

      - name: STS3_RAM_FLIP
        bits: 30..29
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STS3_RAM flip syndrome bits on write.

      - name: STS3_RAM_CDIS
        bits: 28
        access: R/W
        reset: 0
        typical: 0
        description: STS3_RAM ECC correction disable.

      - name: STS2_RAM_FLIP
        bits: 27..26
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STS2_RAM flip syndrome bits on write.

      - name: STS2_RAM_CDIS
        bits: 25
        access: R/W
        reset: 0
        typical: 0
        description: STS2_RAM ECC correction disable.

      - name: STS1_RAM_FLIP
        bits: 24..23
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STS1_RAM flip syndrome bits on write.

      - name: STS1_RAM_CDIS
        bits: 22
        access: R/W
        reset: 0
        typical: 0
        description: STS1_RAM ECC correction disable.

      - name: STS0_RAM_FLIP
        bits: 21..20
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STS0_RAM flip syndrome bits on write.

      - name: STS0_RAM_CDIS
        bits: 19
        access: R/W
        reset: 0
        typical: 0
        description: STS0_RAM ECC correction disable.

      - name: STD3_RAM_FLIP
        bits: 18..17
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STD3_RAM flip syndrome bits on write.

      - name: STD3_RAM_CDIS
        bits: 16
        access: R/W
        reset: 0
        typical: 0
        description: STD3_RAM ECC correction disable.

      - name: STD2_RAM_FLIP
        bits: 15..14
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STD2_RAM flip syndrome bits on write.

      - name: STD2_RAM_CDIS
        bits: 13
        access: R/W
        reset: 0
        typical: 0
        description: STD2_RAM ECC correction disable.

      - name: STD1_RAM_FLIP
        bits: 12..11
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STD1_RAM flip syndrome bits on write.

      - name: STD1_RAM_CDIS
        bits: 10
        access: R/W
        reset: 0
        typical: 0
        description: STD1_RAM ECC correction disable.

      - name: STD0_RAM_FLIP
        bits: 9..8
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STD0_RAM flip syndrome bits on write.

      - name: STD0_RAM_CDIS
        bits: 7
        access: R/W
        reset: 0
        typical: 0
        description: STD0_RAM ECC correction disable.

      - name: WT_RAM_FLIP
        bits: 6..5
        access: R/W
        reset: 0x0
        typical: 0x0
        description: WT_RAM flip syndrome bits on write.

      - name: WT_RAM_CDIS
        bits: 4
        access: R/W
        reset: 0
        typical: 0
        description: WT_RAM ECC correction disable.

      - name: SC_RAM_FLIP
        bits: 3..2
        access: R/W
        reset: 0x0
        typical: 0x0
        description: SC_RAM flip syndrome bits on write.

      - name: SC_RAM_CDIS
        bits: 1
        access: R/W
        reset: 0
        typical: 0
        description: SC_RAM ECC correction disable.

      - name: --
        bits: 0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_SQ3_ECC_SBE_STS0
    title: PKO PSE SQ3 RAM ECC SBE Status Register 0
    address: 0x1540000180108
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: SQ_PT_RAM_SBE
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for SQ_PT_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.nt_sram

      - name: SQ_NT_RAM_SBE
        bits: 62
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for SQ_NT_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.pt_sram

      - name: RT_RAM_SBE
        bits: 61
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for RT_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq5_sq3.sq3.rt_sram

      - name: TW3_CMD_FIFO_RAM_SBE
        bits: 60
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TW3_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tw_3.sq_fifo_sram

      - name: TW2_CMD_FIFO_RAM_SBE
        bits: 59
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TW2_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tw_2.sq_fifo_sram

      - name: TW1_CMD_FIFO_RAM_SBE
        bits: 58
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TW1_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tw_1.sq_fifo_sram

      - name: TW0_CMD_FIFO_RAM_SBE
        bits: 57
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TW0_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tw_0.sq_fifo_sram

      - name: TP3_SRAM_SBE
        bits: 56
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TP3_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tp3_sram

      - name: TP2_SRAM_SBE
        bits: 55
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TP2_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tp2_sram

      - name: TP1_SRAM_SBE
        bits: 54
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TP1_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tp1_sram

      - name: TP0_SRAM_SBE
        bits: 53
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TP0_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tp0_sram

      - name: STS3_RAM_SBE
        bits: 52
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STS3_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.sts3_sram

      - name: STS2_RAM_SBE
        bits: 51
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STS2_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.sts2_sram

      - name: STS1_RAM_SBE
        bits: 50
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STS1_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.sts1_sram

      - name: STS0_RAM_SBE
        bits: 49
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STS0_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.sts0_sram

      - name: STD3_RAM_SBE
        bits: 48
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STD3_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.std3_sram

      - name: STD2_RAM_SBE
        bits: 47
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STD2_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.std2_sram

      - name: STD1_RAM_SBE
        bits: 46
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STD1_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.std1_sram

      - name: STD0_RAM_SBE
        bits: 45
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STD0_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.std0_sram

      - name: WT_RAM_SBE
        bits: 44
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for WT_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq5_sq3.sq3.wt_sram

      - name: SC_RAM_SBE
        bits: 43
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for SC_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq5_sq3.sq3.sc_sram

      - name: --
        bits: 42..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_SQ3_ECC_SBE_STS_CMB0
    title: PKO PSE SQ3 RAM ECC SBE Status Combine Register 0
    address: 0x1540000180110
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: PSE_SQ3_SBE_CMB0
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          This bit is the logical OR of all bits in PKO_PSE_SQ3_ECC_SBE_STS.
          To clear this bit, software must clear bits in PKO_PSE_SQ3_ECC_SBE_STS.
          When this bit is set, the corresponding interrupt is set.
          Throws PKO_INTSN_E::PKO_PSE_SQ3_SBE_CMB0.
          INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.nt_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.pt_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.rt_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tw_0.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tw_1.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tw_2.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tw_3.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tp0_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tp1_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tp2_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tp3_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.std0_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.std1_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.std2_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.std3_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.sts0_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.sts1_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.sts2_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.sts3_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.wt_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.sc_sram

      - name: --
        bits: 62..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_SQ3_ECC_DBE_STS0
    title: PKO PSE SQ3 RAM ECC DBE Status Register 0
    address: 0x1540000180118
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: SQ_PT_RAM_DBE
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for SQ_PT_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.nt_sram

      - name: SQ_NT_RAM_DBE
        bits: 62
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for SQ_NT_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.pt_sram

      - name: RT_RAM_DBE
        bits: 61
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for RT_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq5_sq3.sq3.rt_sram

      - name: TW3_CMD_FIFO_RAM_DBE
        bits: 60
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TW3_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tw_3.sq_fifo_sram

      - name: TW2_CMD_FIFO_RAM_DBE
        bits: 59
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TW2_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tw_2.sq_fifo_sram

      - name: TW1_CMD_FIFO_RAM_DBE
        bits: 58
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TW1_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tw_1.sq_fifo_sram

      - name: TW0_CMD_FIFO_RAM_DBE
        bits: 57
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TW0_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tw_0.sq_fifo_sram

      - name: TP3_SRAM_DBE
        bits: 56
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TP3_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tp3_sram

      - name: TP2_SRAM_DBE
        bits: 55
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TP2_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tp2_sram

      - name: TP1_SRAM_DBE
        bits: 54
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TP1_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tp1_sram

      - name: TP0_SRAM_DBE
        bits: 53
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TP0_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tp0_sram

      - name: STS3_RAM_DBE
        bits: 52
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STS3_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.sts3_sram

      - name: STS2_RAM_DBE
        bits: 51
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STS2_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.sts2_sram

      - name: STS1_RAM_DBE
        bits: 50
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STS1_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.sts1_sram

      - name: STS0_RAM_DBE
        bits: 49
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STS0_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.sts0_sram

      - name: STD3_RAM_DBE
        bits: 48
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STD3_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.std3_sram

      - name: STD2_RAM_DBE
        bits: 47
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STD2_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.std2_sram

      - name: STD1_RAM_DBE
        bits: 46
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STD1_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.std1_sram

      - name: STD0_RAM_DBE
        bits: 45
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STD0_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.std0_sram

      - name: WT_RAM_DBE
        bits: 44
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for WT_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq5_sq3.sq3.wt_sram

      - name: SC_RAM_DBE
        bits: 43
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for SC_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq5_sq3.sq3.sc_sram

      - name: --
        bits: 42..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_SQ3_ECC_DBE_STS_CMB0
    title: PKO PSE SQ3 RAM ECC DBE Status Combine Register 0
    address: 0x1540000180120
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: PSE_SQ3_DBE_CMB0
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          This bit is the logical OR of all bits in PKO_PSE_SQ3_ECC_DBE_STS.
          To clear this bit, software must clear bits in PKO_PSE_SQ3_ECC_DBE_STS.
          When this bit is set, the corresponding interrupt is set.
          Throws PKO_INTSN_E::PKO_PSE_SQ3_DBE_CMB0.
          INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.nt_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.pt_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.rt_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tw_0.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tw_1.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tw_2.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tw_3.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tp0_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tp1_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tp2_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tp3_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.std0_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.std1_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.std2_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.std3_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.sts0_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.sts1_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.sts2_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.sts3_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.wt_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.sc_sram

      - name: --
        bits: 62..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_L3_SQA_DEBUG
    title: |
      INTERNAL: PKO PSE Level 3 SQ-A Internal Debug Register
    address: 0x1540000180128
    bus: NCB
    description: This register has the same bit fields as PKO_PQA_DEBUG.
    inherits: PKO_PQA_DEBUG

  - name: PKO_L3_SQB_DEBUG
    title: |
      INTERNAL: PKO PSE Level 3 SQ-B Internal Debug Register
    address: 0x1540000180130
    bus: NCB
    description: This register has the same bit fields as PKO_PQA_DEBUG.
    inherits: PKO_PQA_DEBUG

  - name: PKO_PSE_SQ3_BIST_STATUS
    title: PSE SQ3 BIST Status Information Register
    address: 0x1540000180138
    bus: NCB
    description: Each bit is the BIST result of an individual memory (per bit, 0 = pass and 1 = fail).
    fields:
      - name: --
        bits: 63..29
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: SC_SRAM
        bits: 28
        access: RO
        reset: 0
        typical: --
        description: Scheduling configuration

      - name: --
        bits: 27..23
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TP3_SRAM
        bits: 22
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:3] topology parent configuration

      - name: TP2_SRAM
        bits: 21
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:3] topology parent configuration

      - name: TP1_SRAM
        bits: 20
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:1] topology parent configuration

      - name: TP0_SRAM
        bits: 19
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:1] topology parent configuration

      - name: --
        bits: 18
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RT_SRAM
        bits: 17
        access: RO
        reset: 0
        typical: --
        description: Result table

      - name: --
        bits: 16..15
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TW3_CMD_FIFO
        bits: 14
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:3] time wheel 3 command FIFO SRAM

      - name: --
        bits: 13..12
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TW2_CMD_FIFO
        bits: 11
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:3] time wheel 2 command FIFO SRAM

      - name: --
        bits: 10..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TW1_CMD_FIFO
        bits: 8
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:1] time wheel 1 command FIFO SRAM

      - name: STD_SRAM
        bits: 7
        access: RO
        reset: 0
        typical: --
        description: Dynamic shaping state

      - name: STS_SRAM
        bits: 6
        access: RO
        reset: 0
        typical: --
        description: Static shaping configuration

      - name: TW0_CMD_FIFO
        bits: 5
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:1] time wheel 0 command FIFO SRAM

      - name: --
        bits: 4..3
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: NT_SRAM
        bits: 2
        access: RO
        reset: 0
        typical: --
        description: Next pointer table

      - name: PT_SRAM
        bits: 1
        access: RO
        reset: 0
        typical: --
        description: Previous pointer table

      - name: WT_SRAM
        bits: 0
        access: RO
        reset: 0
        typical: --
        description: Work table


  - name: PKO_L3_SQ_CSR_BUS_DEBUG
    title: |
      INTERNAL: PKO PSE Level 3 SQ CSR Bus Debug Register
    address: 0x15400001801F8
    bus: NCB
    fields:
      - name: CSR_BUS_DEBUG
        bits: 63..0
        access: RO
        reset: all-ones
        typical: all-ones
        description: --


  - name: PKO_L4_SQ(0..1023)_TOPOLOGY
    title: PKO PSE Level 4 Shaping Queue Topology Register
    address: 0x1540000200000 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..42
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PRIO_ANCHOR
        bits: 41..32
        access: R/W
        reset: 0x0
        typical: 0x0
        description: See PKO_L1_SQ(0..31)_TOPOLOGY[PRIO_ANCHOR].

      - name: --
        bits: 31..25
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PARENT
        bits: 24..16
        access: R/W
        reset: 0x0
        typical: 0x0
        description: See PKO_L2_SQ(0..511)_TOPOLOGY[PARENT].

      - name: --
        bits: 15..5
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RR_PRIO
        bits: 4..1
        access: R/W
        reset: 0x0
        typical: --
        description: See PKO_L1_SQ(0..31)_TOPOLOGY[RR_PRIO].

      - name: --
        bits: 0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_L5_SQ(0..1023)_SCHEDULE
    title: PKO PSE Level 5 Scheduling Control Register
    address: 0x1540000200008 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L2_SQ(0..511)_SCHEDULE.
    inherits: PKO_L2_SQ(0..511)_SCHEDULE

  - name: PKO_L5_SQ(0..1023)_SHAPE
    title: PKO PSE Level 5 Shaping Control Register
    address: 0x1540000200010 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..25
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: LENGTH_DISABLE
        bits: 24
        access: R/W
        reset: 0
        typical: 0
        description: |
          Length disable. Disables the use of packet lengths in shaping calculations such that only
          the value of PKO_L5_SQ(0..1023)_SHAPE[ADJUST].

      - name: --
        bits: 23..13
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: YELLOW_DISABLE
        bits: 12
        access: R/W
        reset: 0
        typical: 0
        description: Disable yellow transitions. Disables green-to-yellow packet color marking transitions when set.

      - name: RED_DISABLE
        bits: 11
        access: R/W
        reset: 0
        typical: 0
        description: |
          Disable red transitions. Disables green-to-red and yellow-to-red packet color marking
          transitions when set.

      - name: RED_ALGO
        bits: 10..9
        access: R/W
        reset: 0x0
        typical: 0x0
        description: See PKO_L2_SQ(0..511)_SHAPE[RED_ALGO].

      - name: ADJUST
        bits: 8..0
        access: R/W
        reset: 0x0
        typical: 0x0
        description: See PKO_L2_SQ(0..511)_SHAPE[ADJUST].


  - name: PKO_L5_SQ(0..1023)_CIR
    title: PKO PSE Level 5 Shaping Queue Committed Information Rate Register
    address: 0x1540000200018 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_CIR.
    inherits: PKO_L1_SQ(0..31)_CIR

  - name: PKO_L5_SQ(0..1023)_PIR
    title: PKO PSE Level 5 Shaping Queue Peak Information Rate Register
    address: 0x1540000200020 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_CIR.
    inherits: PKO_L1_SQ(0..31)_CIR

  - name: PKO_L5_SQ(0..1023)_SCHED_STATE
    title: PKO PSE Level 5 Scheduling Control State Register
    address: 0x1540000200028 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L2_SQ(0..511)_SCHED_STATE.
    inherits: PKO_L2_SQ(0..511)_SCHED_STATE

  - name: PKO_L5_SQ(0..1023)_SHAPE_STATE
    title: PKO PSE Level 5 Shaping State Register
    address: 0x1540000200030 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L2_SQ(0..511)_SHAPE_STATE.
    inherits: PKO_L2_SQ(0..511)_SHAPE_STATE

  - name: PKO_L4_SQ(0..1023)_GREEN
    title: |
      INTERNAL: PKO PSE Level 4 Shaping Queue Green State Debug Register
    address: 0x1540000200058 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L3_SQ(0..511)_GREEN.
    inherits: PKO_L3_SQ(0..511)_GREEN

  - name: PKO_L4_SQ(0..1023)_YELLOW
    title: |
      INTERNAL: PKO PSE Level 4 Shaping Queue Yellow State Debug Register
    address: 0x1540000200060 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L3_SQ(0..511)_YELLOW.
    inherits: PKO_L3_SQ(0..511)_YELLOW

  - name: PKO_L4_SQ(0..1023)_RED
    title: |
      INTERNAL: PKO PSE Level 4 Shaping Queue Red State Debug Register
    address: 0x1540000200068 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L3_SQ(0..511)_YELLOW.
    inherits: PKO_L3_SQ(0..511)_YELLOW

  - name: PKO_L4_SQ(0..1023)_PICK
    title: |
      INTERNAL: PKO PSE Level 4 Shaping Queue Packet Pick State Debug Register
    address: 0x1540000200070 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_PICK.
    inherits: PKO_L1_SQ(0..31)_PICK

  - name: PKO_L5_SQ(0..1023)_POINTERS
    title: |
      INTERNAL: PKO PSE Level 5 Shaping Queue Linked List Pointers Debug Register
    address: 0x1540000200078 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L4_SQ(0..1023)_POINTERS.
    inherits: PKO_L4_SQ(0..1023)_POINTERS

  - name: PKO_L5_SQ(0..1023)_SW_XOFF
    title: PKO PSE Level 5 Software Controlled XOFF Register
    address: 0x15400002000E0 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_SW_XOFF.
    inherits: PKO_L1_SQ(0..31)_SW_XOFF

  - name: PKO_PSE_SQ4_ECC_CTL0
    title: PKO PSE SQ4 RAM ECC Control Register 0
    address: 0x1540000200100
    bus: NCB
    attributes:
      mem_to_csr: "True"
      regtest_skip: "True"
    fields:
      - name: SQ_PT_RAM_FLIP
        bits: 63..62
        access: R/W
        reset: 0x0
        typical: 0x0
        description: SQ_PT_RAM flip syndrome bits on write.

      - name: SQ_PT_RAM_CDIS
        bits: 61
        access: R/W
        reset: 0
        typical: 0
        description: SQ_PT_RAM ECC correction disable.

      - name: SQ_NT_RAM_FLIP
        bits: 60..59
        access: R/W
        reset: 0x0
        typical: 0x0
        description: SQ_NT_RAM flip syndrome bits on write.

      - name: SQ_NT_RAM_CDIS
        bits: 58
        access: R/W
        reset: 0
        typical: 0
        description: SQ_NT_RAM ECC correction disable.

      - name: RT_RAM_FLIP
        bits: 57..56
        access: R/W
        reset: 0x0
        typical: 0x0
        description: RT_RAM flip syndrome bits on write.

      - name: RT_RAM_CDIS
        bits: 55
        access: R/W
        reset: 0
        typical: 0
        description: RT_RAM ECC correction disable.

      - name: TW3_CMD_FIFO_RAM_FLIP
        bits: 54..53
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TW3_CMD_FIFO_RAM flip syndrome bits on write.

      - name: TW3_CMD_FIFO_RAM_CDIS
        bits: 52
        access: R/W
        reset: 0
        typical: 0
        description: TW3_CMD_FIFO_RAM ECC correction disable.

      - name: TW2_CMD_FIFO_RAM_FLIP
        bits: 51..50
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TW2_CMD_FIFO_RAM flip syndrome bits on write.

      - name: TW2_CMD_FIFO_RAM_CDIS
        bits: 49
        access: R/W
        reset: 0
        typical: 0
        description: TW2_CMD_FIFO_RAM ECC correction disable.

      - name: TW1_CMD_FIFO_RAM_FLIP
        bits: 48..47
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TW1_CMD_FIFO_RAM flip syndrome bits on write.

      - name: TW1_CMD_FIFO_RAM_CDIS
        bits: 46
        access: R/W
        reset: 0
        typical: 0
        description: TW1_CMD_FIFO_RAM ECC correction disable.

      - name: TW0_CMD_FIFO_RAM_FLIP
        bits: 45..44
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TW0_CMD_FIFO_RAM flip syndrome bits on write.

      - name: TW0_CMD_FIFO_RAM_CDIS
        bits: 43
        access: R/W
        reset: 0
        typical: 0
        description: TW0_CMD_FIFO_RAM ECC correction disable.

      - name: TP3_SRAM_FLIP
        bits: 42..41
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TP3_SRAM flip syndrome bits on write.

      - name: TP3_SRAM_CDIS
        bits: 40
        access: R/W
        reset: 0
        typical: 0
        description: TP3_SRAM ECC correction disable.

      - name: TP2_SRAM_FLIP
        bits: 39..38
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TP2_SRAM flip syndrome bits on write.

      - name: TP2_SRAM_CDIS
        bits: 37
        access: R/W
        reset: 0
        typical: 0
        description: TP2_SRAM ECC correction disable.

      - name: TP1_SRAM_FLIP
        bits: 36..35
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TP1_SRAM flip syndrome bits on write.

      - name: TP1_SRAM_CDIS
        bits: 34
        access: R/W
        reset: 0
        typical: 0
        description: TP1_SRAM ECC correction disable.

      - name: TP0_SRAM_FLIP
        bits: 33..32
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TP0_SRAM flip syndrome bits on write.

      - name: TP0_SRAM_CDIS
        bits: 31
        access: R/W
        reset: 0
        typical: 0
        description: TP0_SRAM ECC correction disable.

      - name: STS3_RAM_FLIP
        bits: 30..29
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STS3_RAM flip syndrome bits on write.

      - name: STS3_RAM_CDIS
        bits: 28
        access: R/W
        reset: 0
        typical: 0
        description: STS3_RAM ECC correction disable.

      - name: STS2_RAM_FLIP
        bits: 27..26
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STS2_RAM flip syndrome bits on write.

      - name: STS2_RAM_CDIS
        bits: 25
        access: R/W
        reset: 0
        typical: 0
        description: STS2_RAM ECC correction disable.

      - name: STS1_RAM_FLIP
        bits: 24..23
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STS1_RAM flip syndrome bits on write.

      - name: STS1_RAM_CDIS
        bits: 22
        access: R/W
        reset: 0
        typical: 0
        description: STS1_RAM ECC correction disable.

      - name: STS0_RAM_FLIP
        bits: 21..20
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STS0_RAM flip syndrome bits on write.

      - name: STS0_RAM_CDIS
        bits: 19
        access: R/W
        reset: 0
        typical: 0
        description: STS0_RAM ECC correction disable.

      - name: STD3_RAM_FLIP
        bits: 18..17
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STD3_RAM flip syndrome bits on write.

      - name: STD3_RAM_CDIS
        bits: 16
        access: R/W
        reset: 0
        typical: 0
        description: STD3_RAM ECC correction disable.

      - name: STD2_RAM_FLIP
        bits: 15..14
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STD2_RAM flip syndrome bits on write.

      - name: STD2_RAM_CDIS
        bits: 13
        access: R/W
        reset: 0
        typical: 0
        description: STD2_RAM ECC correction disable.

      - name: STD1_RAM_FLIP
        bits: 12..11
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STD1_RAM flip syndrome bits on write.

      - name: STD1_RAM_CDIS
        bits: 10
        access: R/W
        reset: 0
        typical: 0
        description: STD1_RAM ECC correction disable.

      - name: STD0_RAM_FLIP
        bits: 9..8
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STD0_RAM flip syndrome bits on write.

      - name: STD0_RAM_CDIS
        bits: 7
        access: R/W
        reset: 0
        typical: 0
        description: STD0_RAM ECC correction disable.

      - name: WT_RAM_FLIP
        bits: 6..5
        access: R/W
        reset: 0x0
        typical: 0x0
        description: WT_RAM flip syndrome bits on write.

      - name: WT_RAM_CDIS
        bits: 4
        access: R/W
        reset: 0
        typical: 0
        description: WT_RAM ECC correction disable.

      - name: SC_RAM_FLIP
        bits: 3..2
        access: R/W
        reset: 0x0
        typical: 0x0
        description: SC_RAM flip syndrome bits on write.

      - name: SC_RAM_CDIS
        bits: 1
        access: R/W
        reset: 0
        typical: 0
        description: SC_RAM ECC correction disable.

      - name: --
        bits: 0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_SQ4_ECC_SBE_STS0
    title: PKO PSE SQ4 RAM ECC SBE Status Register 0
    address: 0x1540000200108
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: SQ_PT_RAM_SBE
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for SQ_PT_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.nt_sram

      - name: SQ_NT_RAM_SBE
        bits: 62
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for SQ_NT_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.pt_sram

      - name: RT_RAM_SBE
        bits: 61
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for RT_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq5_sq3.sq5.rt_sram

      - name: TW3_CMD_FIFO_RAM_SBE
        bits: 60
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TW3_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tw_3.sq_fifo_sram

      - name: TW2_CMD_FIFO_RAM_SBE
        bits: 59
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TW2_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tw_2.sq_fifo_sram

      - name: TW1_CMD_FIFO_RAM_SBE
        bits: 58
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TW1_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tw_1.sq_fifo_sram

      - name: TW0_CMD_FIFO_RAM_SBE
        bits: 57
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TW0_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tw_0.sq_fifo_sram

      - name: TP3_SRAM_SBE
        bits: 56
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TP3_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tp3_sram

      - name: TP2_SRAM_SBE
        bits: 55
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TP2_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tp2_sram

      - name: TP1_SRAM_SBE
        bits: 54
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TP1_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tp1_sram

      - name: TP0_SRAM_SBE
        bits: 53
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TP0_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tp0_sram

      - name: STS3_RAM_SBE
        bits: 52
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STS3_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.sts3_sram

      - name: STS2_RAM_SBE
        bits: 51
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STS2_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.sts2_sram

      - name: STS1_RAM_SBE
        bits: 50
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STS1_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.sts1_sram

      - name: STS0_RAM_SBE
        bits: 49
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STS0_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.sts0_sram

      - name: STD3_RAM_SBE
        bits: 48
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STD3_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.std3_sram

      - name: STD2_RAM_SBE
        bits: 47
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STD2_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.std2_sram

      - name: STD1_RAM_SBE
        bits: 46
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STD1_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.std1_sram

      - name: STD0_RAM_SBE
        bits: 45
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STD0_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.std0_sram

      - name: WT_RAM_SBE
        bits: 44
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for WT_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq5_sq3.sq4.wt_sram

      - name: SC_RAM_SBE
        bits: 43
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for SC_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq5_sq3.sq4.sc_sram

      - name: --
        bits: 42..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_SQ4_ECC_SBE_STS_CMB0
    title: PKO PSE SQ4 RAM ECC SBE Status Combine Register 0
    address: 0x1540000200110
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: PSE_SQ4_SBE_CMB0
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          This bit is the logical OR of all bits in PKO_PSE_SQ4_ECC_SBE_STS.
          To clear this bit, software must clear bits in PKO_PSE_SQ4_ECC_SBE_STS.
          When this bit is set, the corresponding interrupt is set.
          Throws PKO_INTSN_E::PKO_PSE_SQ4_SBE_CMB0.
          INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.nt_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.pt_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.rt_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tw_0.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tw_1.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tw_2.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tw_3.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tp0_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tp1_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tp2_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tp3_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.std0_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.std1_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.std2_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.std3_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.sts0_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.sts1_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.sts2_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.sts3_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.wt_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.sc_sram

      - name: --
        bits: 62..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_SQ4_ECC_DBE_STS0
    title: PKO PSE SQ4 RAM ECC DBE Status Register 0
    address: 0x1540000200118
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: SQ_PT_RAM_DBE
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for SQ_PT_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.pt_sram

      - name: SQ_NT_RAM_DBE
        bits: 62
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for SQ_NT_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.nt_sram

      - name: RT_RAM_DBE
        bits: 61
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for RT_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq5_sq3.sq5.rt_sram

      - name: TW3_CMD_FIFO_RAM_DBE
        bits: 60
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TW3_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tw_3.sq_fifo_sram

      - name: TW2_CMD_FIFO_RAM_DBE
        bits: 59
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TW2_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tw_2.sq_fifo_sram

      - name: TW1_CMD_FIFO_RAM_DBE
        bits: 58
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TW1_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tw_1.sq_fifo_sram

      - name: TW0_CMD_FIFO_RAM_DBE
        bits: 57
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TW0_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tw_0.sq_fifo_sram

      - name: TP3_SRAM_DBE
        bits: 56
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TP3_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tp3_sram

      - name: TP2_SRAM_DBE
        bits: 55
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TP2_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tp2_sram

      - name: TP1_SRAM_DBE
        bits: 54
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TP1_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tp1_sram

      - name: TP0_SRAM_DBE
        bits: 53
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TP0_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tp0_sram

      - name: STS3_RAM_DBE
        bits: 52
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STS3_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.sts3_sram

      - name: STS2_RAM_DBE
        bits: 51
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STS2_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.sts2_sram

      - name: STS1_RAM_DBE
        bits: 50
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STS1_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.sts1_sram

      - name: STS0_RAM_DBE
        bits: 49
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STS0_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.sts0_sram

      - name: STD3_RAM_DBE
        bits: 48
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STD3_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.std3_sram

      - name: STD2_RAM_DBE
        bits: 47
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STD2_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.std2_sram

      - name: STD1_RAM_DBE
        bits: 46
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STD1_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.std1_sram

      - name: STD0_RAM_DBE
        bits: 45
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STD0_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.std0_sram

      - name: WT_RAM_DBE
        bits: 44
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for WT_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq5_sq3.sq4.wt_sram

      - name: SC_RAM_DBE
        bits: 43
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for SC_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq5_sq3.sq4.sc_sram

      - name: --
        bits: 42..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_SQ4_ECC_DBE_STS_CMB0
    title: PKO PSE SQ4 RAM ECC DBE Status Combine Register 0
    address: 0x1540000200120
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: PSE_SQ4_DBE_CMB0
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          This bit is the logical OR of all bits in PKO_PSE_SQ4_ECC_DBE_STS.
          To clear this bit, software must clear bits in PKO_PSE_SQ4_ECC_DBE_STS.
          When this bit is set, the corresponding interrupt is set.
          Throws PKO_INTSN_E::PKO_PSE_SQ4_DBE_CMB0.
          INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.nt_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.pt_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.rt_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tw_0.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tw_1.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tw_2.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tw_3.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tp0_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tp1_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tp2_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.tp3_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.std0_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.std1_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.std2_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.std3_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.sts0_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.sts1_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.sts2_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.sts3_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.wt_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.sc_sram

      - name: --
        bits: 62..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_L4_SQA_DEBUG
    title: |
      INTERNAL: PKO PSE Level 4 SQ-A Internal Debug Register
    address: 0x1540000200128
    bus: NCB
    description: This register has the same bit fields as PKO_PQA_DEBUG.
    inherits: PKO_PQA_DEBUG

  - name: PKO_L4_SQB_DEBUG
    title: |
      INTERNAL: PKO PSE Level 4 SQ-B Internal Debug Register
    address: 0x1540000200130
    bus: NCB
    description: This register has the same bit fields as PKO_PQA_DEBUG.
    inherits: PKO_PQA_DEBUG

  - name: PKO_PSE_SQ4_BIST_STATUS
    title: PSE SQ4 BIST Status Information Register
    address: 0x1540000200138
    bus: NCB
    description: Each bit is the BIST result of an individual memory (per bit, 0 = pass and 1 = fail).
    fields:
      - name: --
        bits: 63..29
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: SC_SRAM
        bits: 28
        access: RO
        reset: 0
        typical: --
        description: Scheduling configuration

      - name: --
        bits: 27..23
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TP3_SRAM
        bits: 22
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:3] topology parent configuration

      - name: TP2_SRAM
        bits: 21
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:3] topology parent configuration

      - name: TP1_SRAM
        bits: 20
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:1] topology parent configuration

      - name: TP0_SRAM
        bits: 19
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:1] topology parent configuration

      - name: --
        bits: 18
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RT_SRAM
        bits: 17
        access: RO
        reset: 0
        typical: --
        description: Result table

      - name: --
        bits: 16..15
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TW3_CMD_FIFO
        bits: 14
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:3] time wheel 3 command FIFO SRAM

      - name: --
        bits: 13..12
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TW2_CMD_FIFO
        bits: 11
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:3] time wheel 2 command FIFO SRAM.

      - name: --
        bits: 10..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TW1_CMD_FIFO
        bits: 8
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:1] time wheel 1 command FIFO SRAM.

      - name: STD_SRAM
        bits: 7
        access: RO
        reset: 0
        typical: --
        description: Dynamic shaping state.

      - name: STS_SRAM
        bits: 6
        access: RO
        reset: 0
        typical: --
        description: Static shaping configuration.

      - name: TW0_CMD_FIFO
        bits: 5
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:1] time wheel 0 command FIFO SRAM.

      - name: --
        bits: 4..3
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: NT_SRAM
        bits: 2
        access: RO
        reset: 0
        typical: --
        description: Next pointer table.

      - name: PT_SRAM
        bits: 1
        access: RO
        reset: 0
        typical: --
        description: Previous pointer table.

      - name: WT_SRAM
        bits: 0
        access: RO
        reset: 0
        typical: --
        description: Work table.


  - name: PKO_L4_SQ_CSR_BUS_DEBUG
    title: |
      INTERNAL: PKO PSE Level 4 SQ CSR Bus Debug Register
    address: 0x15400002001F8
    bus: NCB
    fields:
      - name: CSR_BUS_DEBUG
        bits: 63..0
        access: RO
        reset: all-ones
        typical: all-ones
        description: --


  - name: PKO_L5_SQ(0..1023)_TOPOLOGY
    title: PKO PSE Level 5 Shaping Queue Topology Register
    address: 0x1540000280000 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..42
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PRIO_ANCHOR
        bits: 41..32
        access: R/W
        reset: 0x0
        typical: 0x0
        description: See PKO_L1_SQ(0..31)_TOPOLOGY[PRIO_ANCHOR].

      - name: --
        bits: 31..26
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PARENT
        bits: 25..16
        access: R/W
        reset: 0x0
        typical: 0x0
        description: See PKO_L2_SQ(0..511)_TOPOLOGY[PARENT].

      - name: --
        bits: 15..5
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RR_PRIO
        bits: 4..1
        access: R/W
        reset: 0x0
        typical: --
        description: See PKO_L1_SQ(0..31)_TOPOLOGY[RR_PRIO].

      - name: --
        bits: 0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_DQ(0..1023)_SCHEDULE
    title: PKO PSE Descriptor Queue Scheduling Control Register
    address: 0x1540000280008 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L2_SQ(0..511)_SCHEDULE.
    inherits: PKO_L2_SQ(0..511)_SCHEDULE

  - name: PKO_DQ(0..1023)_SHAPE
    title: PKO PSE Descriptor Queue Shaping Control Register
    address: 0x1540000280010 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L5_SQ(0..1023)_SHAPE.
    inherits: PKO_L5_SQ(0..1023)_SHAPE

  - name: PKO_DQ(0..1023)_CIR
    title: PKO PSE Descriptor Queue Shaping Queue Committed Information Rate Register
    address: 0x1540000280018 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_CIR.
    inherits: PKO_L1_SQ(0..31)_CIR

  - name: PKO_DQ(0..1023)_PIR
    title: PKO PSE Descriptor Queue Shaping Queue Peak Information Rate Register
    address: 0x1540000280020 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_CIR.
    inherits: PKO_L1_SQ(0..31)_CIR

  - name: PKO_DQ(0..1023)_SCHED_STATE
    title: PKO PSE Descriptor Queue Scheduling Control State Register
    address: 0x1540000280028 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L2_SQ(0..511)_SCHED_STATE.
    inherits: PKO_L2_SQ(0..511)_SCHED_STATE

  - name: PKO_DQ(0..1023)_SHAPE_STATE
    title: PKO PSE Descriptor Queue Shaping State Register
    address: 0x1540000280030 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L2_SQ(0..511)_SHAPE_STATE.
    inherits: PKO_L2_SQ(0..511)_SHAPE_STATE

  - name: PKO_L5_SQ(0..1023)_GREEN
    title: |
      INTERNAL: PKO PSE Level 5 Shaping Queue Green State Debug Register
    address: 0x1540000280058 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L3_SQ(0..511)_GREEN.
    inherits: PKO_L3_SQ(0..511)_GREEN

  - name: PKO_L5_SQ(0..1023)_YELLOW
    title: |
      INTERNAL: PKO PSE Level 5 Shaping Queue Yellow State Debug Register
    address: 0x1540000280060 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L3_SQ(0..511)_YELLOW.
    inherits: PKO_L3_SQ(0..511)_YELLOW

  - name: PKO_L5_SQ(0..1023)_RED
    title: |
      INTERNAL: PKO PSE Level 5 Shaping Queue Red State Debug Register
    address: 0x1540000280068 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L3_SQ(0..511)_YELLOW.
    inherits: PKO_L3_SQ(0..511)_YELLOW

  - name: PKO_L5_SQ(0..1023)_PICK
    title: |
      INTERNAL: PKO PSE Level 5 Shaping Queue Packet Pick State Debug Register
    address: 0x1540000280070 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_PICK.
    inherits: PKO_L1_SQ(0..31)_PICK

  - name: PKO_DQ(0..1023)_POINTERS
    title: |
      INTERNAL: PKO PSE Descriptor Queue Linked List Pointers Debug Register
    address: 0x1540000280078 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L4_SQ(0..1023)_POINTERS.
    inherits: PKO_L4_SQ(0..1023)_POINTERS

  - name: PKO_DQ(0..1023)_SW_XOFF
    title: PKO PSE Descriptor Queue Software Controlled XOFF Register
    address: 0x15400002800E0 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_SW_XOFF.
    inherits: PKO_L1_SQ(0..31)_SW_XOFF

  - name: PKO_PSE_SQ5_ECC_CTL0
    title: PKO PSE SQ5 RAM ECC Control Register 0
    address: 0x1540000280100
    bus: NCB
    attributes:
      mem_to_csr: "True"
      regtest_skip: "True"
    fields:
      - name: SQ_PT_RAM_FLIP
        bits: 63..62
        access: R/W
        reset: 0x0
        typical: 0x0
        description: SQ_PT_RAM flip syndrome bits on write.

      - name: SQ_PT_RAM_CDIS
        bits: 61
        access: R/W
        reset: 0
        typical: 0
        description: SQ_PT_RAM ECC correction disable.

      - name: SQ_NT_RAM_FLIP
        bits: 60..59
        access: R/W
        reset: 0x0
        typical: 0x0
        description: SQ_NT_RAM flip syndrome bits on write.

      - name: SQ_NT_RAM_CDIS
        bits: 58
        access: R/W
        reset: 0
        typical: 0
        description: SQ_NT_RAM ECC correction disable.

      - name: RT_RAM_FLIP
        bits: 57..56
        access: R/W
        reset: 0x0
        typical: 0x0
        description: RT_RAM flip syndrome bits on write.

      - name: RT_RAM_CDIS
        bits: 55
        access: R/W
        reset: 0
        typical: 0
        description: RT_RAM ECC correction disable.

      - name: TW3_CMD_FIFO_RAM_FLIP
        bits: 54..53
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TW3_CMD_FIFO_RAM flip syndrome bits on write.

      - name: TW3_CMD_FIFO_RAM_CDIS
        bits: 52
        access: R/W
        reset: 0
        typical: 0
        description: TW3_CMD_FIFO_RAM ECC correction disable.

      - name: TW2_CMD_FIFO_RAM_FLIP
        bits: 51..50
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TW2_CMD_FIFO_RAM flip syndrome bits on write.

      - name: TW2_CMD_FIFO_RAM_CDIS
        bits: 49
        access: R/W
        reset: 0
        typical: 0
        description: TW2_CMD_FIFO_RAM ECC correction disable.

      - name: TW1_CMD_FIFO_RAM_FLIP
        bits: 48..47
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TW1_CMD_FIFO_RAM flip syndrome bits on write.

      - name: TW1_CMD_FIFO_RAM_CDIS
        bits: 46
        access: R/W
        reset: 0
        typical: 0
        description: TW1_CMD_FIFO_RAM ECC correction disable.

      - name: TW0_CMD_FIFO_RAM_FLIP
        bits: 45..44
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TW0_CMD_FIFO_RAM flip syndrome bits on write.

      - name: TW0_CMD_FIFO_RAM_CDIS
        bits: 43
        access: R/W
        reset: 0
        typical: 0
        description: TW0_CMD_FIFO_RAM ECC correction disable.

      - name: TP3_SRAM_FLIP
        bits: 42..41
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TP3_SRAM flip syndrome bits on write.

      - name: TP3_SRAM_CDIS
        bits: 40
        access: R/W
        reset: 0
        typical: 0
        description: TP3_SRAM ECC correction disable.

      - name: TP2_SRAM_FLIP
        bits: 39..38
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TP2_SRAM flip syndrome bits on write.

      - name: TP2_SRAM_CDIS
        bits: 37
        access: R/W
        reset: 0
        typical: 0
        description: TP2_SRAM ECC correction disable.

      - name: TP1_SRAM_FLIP
        bits: 36..35
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TP1_SRAM flip syndrome bits on write.

      - name: TP1_SRAM_CDIS
        bits: 34
        access: R/W
        reset: 0
        typical: 0
        description: TP1_SRAM ECC correction disable.

      - name: TP0_SRAM_FLIP
        bits: 33..32
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TP0_SRAM flip syndrome bits on write.

      - name: TP0_SRAM_CDIS
        bits: 31
        access: R/W
        reset: 0
        typical: 0
        description: TP0_SRAM ECC correction disable.

      - name: STS3_RAM_FLIP
        bits: 30..29
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STS3_RAM flip syndrome bits on write.

      - name: STS3_RAM_CDIS
        bits: 28
        access: R/W
        reset: 0
        typical: 0
        description: STS3_RAM ECC correction disable.

      - name: STS2_RAM_FLIP
        bits: 27..26
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STS2_RAM flip syndrome bits on write.

      - name: STS2_RAM_CDIS
        bits: 25
        access: R/W
        reset: 0
        typical: 0
        description: STS2_RAM ECC correction disable.

      - name: STS1_RAM_FLIP
        bits: 24..23
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STS1_RAM flip syndrome bits on write.

      - name: STS1_RAM_CDIS
        bits: 22
        access: R/W
        reset: 0
        typical: 0
        description: STS1_RAM ECC correction disable.

      - name: STS0_RAM_FLIP
        bits: 21..20
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STS0_RAM flip syndrome bits on write.

      - name: STS0_RAM_CDIS
        bits: 19
        access: R/W
        reset: 0
        typical: 0
        description: STS0_RAM ECC correction disable.

      - name: STD3_RAM_FLIP
        bits: 18..17
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STD3_RAM flip syndrome bits on write.

      - name: STD3_RAM_CDIS
        bits: 16
        access: R/W
        reset: 0
        typical: 0
        description: STD3_RAM ECC correction disable.

      - name: STD2_RAM_FLIP
        bits: 15..14
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STD2_RAM flip syndrome bits on write.

      - name: STD2_RAM_CDIS
        bits: 13
        access: R/W
        reset: 0
        typical: 0
        description: STD2_RAM ECC correction disable.

      - name: STD1_RAM_FLIP
        bits: 12..11
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STD1_RAM flip syndrome bits on write.

      - name: STD1_RAM_CDIS
        bits: 10
        access: R/W
        reset: 0
        typical: 0
        description: STD1_RAM ECC correction disable.

      - name: STD0_RAM_FLIP
        bits: 9..8
        access: R/W
        reset: 0x0
        typical: 0x0
        description: STD0_RAM flip syndrome bits on write.

      - name: STD0_RAM_CDIS
        bits: 7
        access: R/W
        reset: 0
        typical: 0
        description: STD0_RAM ECC correction disable.

      - name: WT_RAM_FLIP
        bits: 6..5
        access: R/W
        reset: 0x0
        typical: 0x0
        description: WT_RAM flip syndrome bits on write.

      - name: WT_RAM_CDIS
        bits: 4
        access: R/W
        reset: 0
        typical: 0
        description: WT_RAM ECC correction disable.

      - name: SC_RAM_FLIP
        bits: 3..2
        access: R/W
        reset: 0x0
        typical: 0x0
        description: SC_RAM flip syndrome bits on write.

      - name: SC_RAM_CDIS
        bits: 1
        access: R/W
        reset: 0
        typical: 0
        description: SC_RAM ECC correction disable.

      - name: --
        bits: 0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_SQ5_ECC_SBE_STS0
    title: PKO PSE SQ5 RAM ECC SBE Status Register 0
    address: 0x1540000280108
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: SQ_PT_RAM_SBE
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for SQ_PT_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.pt_sram

      - name: SQ_NT_RAM_SBE
        bits: 62
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for SQ_NT_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.nt_sram

      - name: RT_RAM_SBE
        bits: 61
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for RT_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq5_sq3.sq4.rt_sram

      - name: TW3_CMD_FIFO_RAM_SBE
        bits: 60
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TW3_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tw_3.sq_fifo_sram

      - name: TW2_CMD_FIFO_RAM_SBE
        bits: 59
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TW2_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tw_2.sq_fifo_sram

      - name: TW1_CMD_FIFO_RAM_SBE
        bits: 58
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TW1_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tw_1.sq_fifo_sram

      - name: TW0_CMD_FIFO_RAM_SBE
        bits: 57
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TW0_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tw_0.sq_fifo_sram

      - name: TP3_SRAM_SBE
        bits: 56
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TP3_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tp3_sram

      - name: TP2_SRAM_SBE
        bits: 55
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TP2_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tp2_sram

      - name: TP1_SRAM_SBE
        bits: 54
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TP1_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tp1_sram

      - name: TP0_SRAM_SBE
        bits: 53
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TP0_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tp0_sram

      - name: STS3_RAM_SBE
        bits: 52
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STS3_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.sts3_sram

      - name: STS2_RAM_SBE
        bits: 51
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STS2_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.sts2_sram

      - name: STS1_RAM_SBE
        bits: 50
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STS1_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.sts1_sram

      - name: STS0_RAM_SBE
        bits: 49
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STS0_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.sts0_sram

      - name: STD3_RAM_SBE
        bits: 48
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STD3_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.std3_sram

      - name: STD2_RAM_SBE
        bits: 47
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STD2_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.std2_sram

      - name: STD1_RAM_SBE
        bits: 46
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STD1_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.std1_sram

      - name: STD0_RAM_SBE
        bits: 45
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for STD0_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.std0_sram

      - name: WT_RAM_SBE
        bits: 44
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for WT_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq5_sq3.sq5.wt_sram

      - name: SC_RAM_SBE
        bits: 43
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for SC_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq5_sq3.sq5.sc_sram

      - name: --
        bits: 42..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_SQ5_ECC_SBE_STS_CMB0
    title: PKO PSE SQ5 RAM ECC SBE Status Combine Register 0
    address: 0x1540000280110
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: PSE_SQ5_SBE_CMB0
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          This bit is the logical OR of all bits in PKO_PSE_SQ5_ECC_SBE_STS.
          To clear this bit, software must clear bits in PKO_PSE_SQ5_ECC_SBE_STS.
          When this bit is set, the corresponding interrupt is set.
          Throws PKO_INTSN_E::PKO_PSE_SQ5_SBE_CMB0.
          INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.nt_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.pt_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.rt_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tw_0.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tw_1.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tw_2.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tw_3.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tp0_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tp1_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tp2_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tp3_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.std0_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.std1_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.std2_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.std3_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.sts0_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.sts1_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.sts2_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.sts3_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.wt_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.sc_sram

      - name: --
        bits: 62..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_SQ5_ECC_DBE_STS0
    title: PKO PSE SQ5 RAM ECC DBE Status Register 0
    address: 0x1540000280118
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: SQ_PT_RAM_DBE
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for SQ_PT_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.pt_sram

      - name: SQ_NT_RAM_DBE
        bits: 62
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for SQ_NT_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.nt_sram

      - name: RT_RAM_DBE
        bits: 61
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for RT_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq5_sq3.sq4.rt_sram

      - name: TW3_CMD_FIFO_RAM_DBE
        bits: 60
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TW3_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tw_3.sq_fifo_sram

      - name: TW2_CMD_FIFO_RAM_DBE
        bits: 59
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TW2_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tw_2.sq_fifo_sram

      - name: TW1_CMD_FIFO_RAM_DBE
        bits: 58
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TW1_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tw_1.sq_fifo_sram

      - name: TW0_CMD_FIFO_RAM_DBE
        bits: 57
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TW0_CMD_FIFO_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tw_0.sq_fifo_sram

      - name: TP3_SRAM_DBE
        bits: 56
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TP3_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tp3_sram

      - name: TP2_SRAM_DBE
        bits: 55
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TP2_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tp2_sram

      - name: TP1_SRAM_DBE
        bits: 54
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TP1_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tp1_sram

      - name: TP0_SRAM_DBE
        bits: 53
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TP0_SRAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tp0_sram

      - name: STS3_RAM_DBE
        bits: 52
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STS3_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.sts3_sram

      - name: STS2_RAM_DBE
        bits: 51
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STS2_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.sts2_sram

      - name: STS1_RAM_DBE
        bits: 50
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STS1_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.sts1_sram

      - name: STS0_RAM_DBE
        bits: 49
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STS0_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.sts0_sram

      - name: STD3_RAM_DBE
        bits: 48
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STD3_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.std3_sram

      - name: STD2_RAM_DBE
        bits: 47
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STD2_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.std2_sram

      - name: STD1_RAM_DBE
        bits: 46
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STD1_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.std1_sram

      - name: STD0_RAM_DBE
        bits: 45
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for STD0_RAM. INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.std0_sram

      - name: WT_RAM_DBE
        bits: 44
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for WT_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq5_sq3.sq5.wt_sram

      - name: SC_RAM_DBE
        bits: 43
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for SC_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_sq5_sq3.sq5.sc_sram

      - name: --
        bits: 42..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_SQ5_ECC_DBE_STS_CMB0
    title: PKO PSE SQ5 RAM ECC DBE Status Combine Register 0
    address: 0x1540000280120
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: PSE_SQ5_DBE_CMB0
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          This bit is the logical OR of all bits in PKO_PSE_SQ5_ECC_DBE_STS.
          To clear this bit, software must clear bits in PKO_PSE_SQ5_ECC_DBE_STS.
          When this bit is set, the corresponding interrupt is set.
          Throws PKO_INTSN_E::PKO_PSE_SQ5_DBE_CMB0.
          INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.nt_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.pt_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.rt_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tw_0.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tw_1.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tw_2.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.tw_3.sq_fifo_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tp0_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tp1_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tp2_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq4.tp3_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.std0_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.std1_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.std2_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.std3_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.sts0_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.sts1_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.sts2_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq3.sts3_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.wt_sram
          pko_pnr2.pko_pse.pse_sq5_sq3.sq5.sc_sram

      - name: --
        bits: 62..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_L5_SQA_DEBUG
    title: |
      INTERNAL: PKO PSE Level 5 SQ-A Internal Debug Register
    address: 0x1540000280128
    bus: NCB
    description: This register has the same bit fields as PKO_PQA_DEBUG.
    inherits: PKO_PQA_DEBUG

  - name: PKO_L5_SQB_DEBUG
    title: |
      INTERNAL: PKO PSE Level 5 SQ-B Internal Debug Register
    address: 0x1540000280130
    bus: NCB
    description: This register has the same bit fields as PKO_PQA_DEBUG.
    inherits: PKO_PQA_DEBUG

  - name: PKO_PSE_SQ5_BIST_STATUS
    title: PSE SQ5 BIST Status Information Register
    address: 0x1540000280138
    bus: NCB
    description: Each bit is the BIST result of an individual memory (per bit, 0 = pass and 1 = fail).
    fields:
      - name: --
        bits: 63..29
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: SC_SRAM
        bits: 28
        access: RO
        reset: 0
        typical: --
        description: Scheduling configuration.

      - name: --
        bits: 27..23
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TP3_SRAM
        bits: 22
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:3] topology parent configuration.

      - name: TP2_SRAM
        bits: 21
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:3] topology parent configuration.

      - name: TP1_SRAM
        bits: 20
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:1] topology parent configuration.

      - name: TP0_SRAM
        bits: 19
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:1] topology parent configuration.

      - name: --
        bits: 18
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RT_SRAM
        bits: 17
        access: RO
        reset: 0
        typical: --
        description: Result table.

      - name: --
        bits: 16..15
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TW3_CMD_FIFO
        bits: 14
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:3] time wheel 3 command FIFO SRAM.

      - name: --
        bits: 13..12
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TW2_CMD_FIFO
        bits: 11
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:3] time wheel 2 command FIFO SRAM.

      - name: --
        bits: 10..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TW1_CMD_FIFO
        bits: 8
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:1] time wheel 1 command FIFO SRAM.

      - name: STD_SRAM
        bits: 7
        access: RO
        reset: 0
        typical: --
        description: Dynamic shaping state.

      - name: STS_SRAM
        bits: 6
        access: RO
        reset: 0
        typical: --
        description: Static shaping configuration.

      - name: TW0_CMD_FIFO
        bits: 5
        access: RO
        reset: 0
        typical: --
        description: |
          SQ[5:1] time wheel 0 command FIFO SRAM.

      - name: --
        bits: 4..3
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: NT_SRAM
        bits: 2
        access: RO
        reset: 0
        typical: --
        description: Next pointer table.

      - name: PT_SRAM
        bits: 1
        access: RO
        reset: 0
        typical: --
        description: Previous pointer table.

      - name: WT_SRAM
        bits: 0
        access: RO
        reset: 0
        typical: --
        description: Work table.


  - name: PKO_L5_SQ_CSR_BUS_DEBUG
    title: |
      INTERNAL: PKO PSE Level 5 SQ CSR Bus Debug Register
    address: 0x15400002801F8
    bus: NCB
    fields:
      - name: CSR_BUS_DEBUG
        bits: 63..0
        access: RO
        reset: all-ones
        typical: all-ones
        description: --


  - name: PKO_DQ(0..1023)_TOPOLOGY
    title: PKO PSE Descriptor Queue Topology Register
    address: 0x1540000300000 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..26
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PARENT
        bits: 25..16
        access: R/W
        reset: 0x0
        typical: 0x0
        description: See PKO_L2_SQ(0..511)_TOPOLOGY[PARENT].

      - name: --
        bits: 15..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_DQ(0..1023)_PICK
    title: |
      INTERNAL: PKO PSE Descriptor Queue Shaping Queue Packet Pick State Debug Register
    address: 0x1540000300070 + a*0x200
    bus: NCB
    description: This register has the same bit fields as PKO_L1_SQ(0..31)_PICK.
    inherits: PKO_L1_SQ(0..31)_PICK

  - name: PKO_DQ(0..1023)_FIFO
    title: |
      INTERNAL: PKO PSE Descriptor Queue FIFO State Debug Register
    address: 0x1540000300078 + a*0x200
    bus: NCB
    fields:
      - name: --
        bits: 63..15
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: P_CON
        bits: 14
        access: RO/H
        reset: 0
        typical: --
        description: Reserved.

      - name: HEAD
        bits: 13..7
        access: RO/H
        reset: 0x0
        typical: --
        description: See PKO_L2_SQ(0..511)_POINTERS[PREV].

      - name: TAIL
        bits: 6..0
        access: RO/H
        reset: 0x0
        typical: --
        description: See PKO_L2_SQ(0..511)_POINTERS[NEXT].


  - name: PKO_PSE_DQ_ECC_CTL0
    title: PKO PSE DQ RAM ECC Control Register 0
    address: 0x1540000300100
    bus: NCB
    attributes:
      mem_to_csr: "True"
      regtest_skip: "True"
    fields:
      - name: DQ_WT_RAM_FLIP
        bits: 63..62
        access: R/W
        reset: 0x0
        typical: 0x0
        description: DQ_WT_RAM flip syndrome bits on write.

      - name: DQ_WT_RAM_CDIS
        bits: 61
        access: R/W
        reset: 0
        typical: 0
        description: DQ_WT_RAM ECC correction disable.

      - name: DQ_RT7_FLIP
        bits: 60..59
        access: R/W
        reset: 0x0
        typical: 0x0
        description: DQ_RT7 flip syndrome bits on write.

      - name: DQ_RT7_CDIS
        bits: 58
        access: R/W
        reset: 0
        typical: 0
        description: DQ_RT7 ECC correction disable.

      - name: DQ_RT6_FLIP
        bits: 57..56
        access: R/W
        reset: 0x0
        typical: 0x0
        description: DQ_RT6 flip syndrome bits on write.

      - name: DQ_RT6_CDIS
        bits: 55
        access: R/W
        reset: 0
        typical: 0
        description: DQ_RT6 ECC correction disable.

      - name: DQ_RT5_FLIP
        bits: 54..53
        access: R/W
        reset: 0x0
        typical: 0x0
        description: DQ_RT5 flip syndrome bits on write.

      - name: DQ_RT5_CDIS
        bits: 52
        access: R/W
        reset: 0
        typical: 0
        description: DQ_RT5 ECC correction disable.

      - name: DQ_RT4_FLIP
        bits: 51..50
        access: R/W
        reset: 0x0
        typical: 0x0
        description: DQ_RT4 flip syndrome bits on write.

      - name: DQ_RT4_CDIS
        bits: 49
        access: R/W
        reset: 0
        typical: 0
        description: DQ_RT4 ECC correction disable.

      - name: DQ_RT3_FLIP
        bits: 48..47
        access: R/W
        reset: 0x0
        typical: 0x0
        description: DQ_RT3 flip syndrome bits on write.

      - name: DQ_RT3_CDIS
        bits: 46
        access: R/W
        reset: 0
        typical: 0
        description: DQ_RT3 ECC correction disable.

      - name: DQ_RT2_FLIP
        bits: 45..44
        access: R/W
        reset: 0x0
        typical: 0x0
        description: DQ_RT2 flip syndrome bits on write.

      - name: DQ_RT2_CDIS
        bits: 43
        access: R/W
        reset: 0
        typical: 0
        description: DQ_RT2 ECC correction disable.

      - name: DQ_RT1_FLIP
        bits: 42..41
        access: R/W
        reset: 0x0
        typical: 0x0
        description: DQ_RT1 flip syndrome bits on write.

      - name: DQ_RT1_CDIS
        bits: 40
        access: R/W
        reset: 0
        typical: 0
        description: DQ_RT1 ECC correction disable.

      - name: DQ_RT0_FLIP
        bits: 39..38
        access: R/W
        reset: 0x0
        typical: 0x0
        description: DQ_RT0 flip syndrome bits on write.

      - name: DQ_RT0_CDIS
        bits: 37
        access: R/W
        reset: 0
        typical: 0
        description: DQ_RT0 ECC correction disable.

      - name: --
        bits: 36..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_DQ_ECC_SBE_STS0
    title: PKO PSE DQ RAM ECC SBE Status Register 0
    address: 0x1540000300108
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: DQ_WT_RAM_SBE
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for DQ_WT_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_dq.wt_sram

      - name: DQ_RT7_SBE
        bits: 62
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for DQ_RT7_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_dq.rt7

      - name: DQ_RT6_SBE
        bits: 61
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for DQ_RT6_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_dq.rt6

      - name: DQ_RT5_SBE
        bits: 60
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for DQ_RT5_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_dq.rt5

      - name: DQ_RT4_SBE
        bits: 59
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for DQ_RT4_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_dq.rt4

      - name: DQ_RT3_SBE
        bits: 58
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for DQ_RT3_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_dq.rt3

      - name: DQ_RT2_SBE
        bits: 57
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for DQ_RT2_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_dq.rt2

      - name: DQ_RT1_SBE
        bits: 56
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for DQ_RT1_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_dq.rt1

      - name: DQ_RT0_SBE
        bits: 55
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for DQ_RT0_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_dq.rt0

      - name: --
        bits: 54..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_DQ_ECC_SBE_STS_CMB0
    title: PKO PSE DQ RAM ECC SBE Status Combine Register 0
    address: 0x1540000300110
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: PSE_DQ_SBE_CMB0
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          This bit is the logical OR of all bits in PKO_PSE_DQ_ECC_SBE_STS.
          To clear this bit, software must clear bits in PKO_PSE_DQ_ECC_SBE_STS.
          When this bit is set, the corresponding interrupt is set.
          Throws PKO_INTSN_E::PKO_PSE_DQ_SBE_CMB0.
          INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_dq.wt_sram
          pko_pnr2.pko_pse.pse_dq.rt0
          pko_pnr2.pko_pse.pse_dq.rt1
          pko_pnr2.pko_pse.pse_dq.rt2
          pko_pnr2.pko_pse.pse_dq.rt3
          pko_pnr2.pko_pse.pse_dq.rt4
          pko_pnr2.pko_pse.pse_dq.rt5
          pko_pnr2.pko_pse.pse_dq.rt6
          pko_pnr2.pko_pse.pse_dq.rt7

      - name: --
        bits: 62..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_DQ_ECC_DBE_STS0
    title: PKO PSE DQ RAM ECC DBE Status Register 0
    address: 0x1540000300118
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: DQ_WT_RAM_DBE
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for DQ_WT_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_dq.wt_sram

      - name: DQ_RT7_DBE
        bits: 62
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for DQ_RT7_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_dq.rt7

      - name: DQ_RT6_DBE
        bits: 61
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for DQ_RT6_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_dq.rt6

      - name: DQ_RT5_DBE
        bits: 60
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for DQ_RT5_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_dq.rt5

      - name: DQ_RT4_DBE
        bits: 59
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for DQ_RT4_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_dq.rt4

      - name: DQ_RT3_DBE
        bits: 58
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for DQ_RT3_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_dq.rt3

      - name: DQ_RT2_DBE
        bits: 57
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for DQ_RT2_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_dq.rt2

      - name: DQ_RT1_DBE
        bits: 56
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for DQ_RT1_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_dq.rt1

      - name: DQ_RT0_DBE
        bits: 55
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for DQ_RT0_RAM. INTERNAL: Instances: pko_pnr2.pko_pse.pse_dq.rt0

      - name: --
        bits: 54..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PSE_DQ_ECC_DBE_STS_CMB0
    title: PKO PSE DQ RAM ECC DBE Status Combine Register 0
    address: 0x1540000300120
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: PSE_DQ_DBE_CMB0
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          This bit is the logical OR of all bits in PKO_PSE_DQ_ECC_DBE_STS.
          To clear this bit, software must clear bits in PKO_PSE_DQ_ECC_DBE_STS.
          When this bit is set, the corresponding interrupt is set.
          Throws PKO_INTSN_E::PKO_PSE_DQ_DBE_CMB0.
          INTERNAL: Instances:
          pko_pnr2.pko_pse.pse_dq.wt_sram
          pko_pnr2.pko_pse.pse_dq.rt0
          pko_pnr2.pko_pse.pse_dq.rt1
          pko_pnr2.pko_pse.pse_dq.rt2
          pko_pnr2.pko_pse.pse_dq.rt3
          pko_pnr2.pko_pse.pse_dq.rt4
          pko_pnr2.pko_pse.pse_dq.rt5
          pko_pnr2.pko_pse.pse_dq.rt6
          pko_pnr2.pko_pse.pse_dq.rt7

      - name: --
        bits: 62..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_DQ_DEBUG
    title: |
      INTERNAL: PKO PSE DQ Internal Debug Register
    address: 0x1540000300128
    bus: NCB
    fields:
      - name: DBG_VEC
        bits: 63..0
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: Debug Vector.


  - name: PKO_PSE_DQ_BIST_STATUS
    title: PSE DQ BIST Status Information Register
    address: 0x1540000300138
    bus: NCB
    description: Each bit is the BIST result of an individual memory (per bit, 0 = pass and 1 = fail).
    fields:
      - name: --
        bits: 63..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: WT_SRAM
        bits: 8
        access: RO
        reset: 0
        typical: --
        description: Work table.

      - name: RT7_SRAM
        bits: 7
        access: RO
        reset: 0
        typical: --
        description: |
          Result table 7 - DQ FIFO[1023:896].

      - name: RT6_SRAM
        bits: 6
        access: RO
        reset: 0
        typical: --
        description: |
          Result table 6 - DQ FIFO[895:768].

      - name: RT5_SRAM
        bits: 5
        access: RO
        reset: 0
        typical: --
        description: |
          Result table 5 - DQ FIFO[767:640].

      - name: RT4_SRAM
        bits: 4
        access: RO
        reset: 0
        typical: --
        description: |
          Result table 4 - DQ FIFO[639:512].

      - name: RT3_SRAM
        bits: 3
        access: RO
        reset: 0
        typical: --
        description: |
          Result table 3 - DQ FIFO[511:384].

      - name: RT2_SRAM
        bits: 2
        access: RO
        reset: 0
        typical: --
        description: |
          Result table 2 - DQ FIFO[383:256].

      - name: RT1_SRAM
        bits: 1
        access: RO
        reset: 0
        typical: --
        description: |
          Result table 1 - DQ FIFO[255:128].

      - name: RT0_SRAM
        bits: 0
        access: RO
        reset: 0
        typical: --
        description: |
          Result table 0 - DQ FIFO[127:0].


  - name: PKO_DQ_CSR_BUS_DEBUG
    title: |
      INTERNAL: PKO PSE DQ CSR Bus Debug Register
    address: 0x15400003001F8
    bus: NCB
    fields:
      - name: CSR_BUS_DEBUG
        bits: 63..0
        access: RO
        reset: all-ones
        typical: all-ones
        description: --


  - name: PKO_PDM_CFG
    title: PKO PDM Configuration Register
    address: 0x1540000800000
    bus: NCB
    fields:
      - name: --
        bits: 63..22
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: --
        bits: 21..13
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: DIS_LPD_W2R_FILL
        bits: 12
        access: R/W
        reset: 0
        typical: 0
        description: |
          Set to disable the write to read fill caused by LPD in the PDM. If disabled, must wait for
          FPD bit from PEB, which is a performance penalty when the time is large for the PEB
          request to make it back to PDM. For diagnostic use only.

      - name: EN_FR_W2R_PTR_SWP
        bits: 11
        access: R/W
        reset: 0
        typical: 0
        description: |
          Set to enable pointer swap on a fill response when we go in-sync (only one cacheline in
          DQ). For diagnostic use only.

      - name: DIS_FLSH_CACHE
        bits: 10
        access: R/W
        reset: 0
        typical: 0
        description: |
          Set to disable the flush buffer's cache. This makes all fills require full memory latency.
          For diagnostic use only.

      - name: PKO_PAD_MINLEN
        bits: 9..3
        access: R/W
        reset: 0x0
        typical: 0x3c
        description: Minimum frame padding min length.

      - name: DIAG_MODE
        bits: 2
        access: R/W
        reset: 0
        typical: 0
        description: Set to enable read/write to memories in PDM through CSR interface. For diagnostic use only.

      - name: ALLOC_LDS
        bits: 1
        access: R/W
        reset: 0
        typical: 0
        description: |
          Allocate LDS. This signal prevents the loads to IOBP from being allocated in on-chip cache
          (LDWB vs. LDD). Two modes as follows: 0 = No allocate (LDWB); 1 = Allocate (LDD).

      - name: ALLOC_STS
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: |
          Allocate STS. This signal prevents the stores to NCB from being allocated in on-chip cache
          (STF vs. STT). Two modes as follows: 0 = No allocate (STT); 1 = Allocate (STF).


  - name: PKO_PDM_STS
    title: PKO PDM Status Register
    address: 0x1540000800008
    bus: NCB
    fields:
      - name: --
        bits: 63..38
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: CP_STALLED_THRSHLD_HIT
        bits: 37
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Reserved. INTERNAL: This register is set to 1 if the PDM stalls the inputs for more than
          PKO_PDM_CFG_DBG[CP_STALL_THRSHLD]: Do not list field in HRM. For lab debug only; will
          likely disappear in pass 2.

      - name: --
        bits: 36..35
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: MWPBUF_DATA_VAL_ERR
        bits: 34
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Received signal that MWPBUF had data valid error. Throws
          PKO_INTSN_E::PKO_MWPBUF_DATA_VAL_ERR.

      - name: DRPBUF_DATA_VAL_ERR
        bits: 33
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Received signal that DRPBUF had data valid error. Throws
          PKO_INTSN_E::PKO_DRPBUF_DATA_VAL_ERR.

      - name: DWPBUF_DATA_VAL_ERR
        bits: 32
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Received signal that DWPBUF had data valid error. Throws
          PKO_INTSN_E::PKO_DWPBUF_DATA_VAL_ERR.

      - name: --
        bits: 31..30
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: QCMD_IOBX_ERR_STS
        bits: 29..26
        access: R/W1C/H
        reset: 0x0
        typical: 0x0
        description: |
          When PKO_PDM_STS[QCMD_IOBX_ERR] is set, this contains the queue command response's status
          field for the response causing the error. Note that if multiple errors occur, only the
          first error status is captured here until PKO_PDM_STS[QCMD_IOBX_ERR] is cleared.
          Enumerated by PKO_DQSTATUS_E.

      - name: QCMD_IOBX_ERR
        bits: 25
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Queue command IOBDMA/IOBLD error status occurred in PKO/PDM.
          PKO_PDM_STS[QCMD_IOBX_ERR_STS] contains the status code. Note that FPA being out of
          pointers does not set this bit. (See PKO_FPA_NO_PTRS). Throws
          PKO_INTSN_E::PKO_QCMD_IOBX_ERR.

      - name: SENDPKT_LMTDMA_ERR_STS
        bits: 24..21
        access: R/W1C/H
        reset: 0x0
        typical: 0x0
        description: |
          This is the status field of the command response on the LMTDMA failure indicated by
          PKO_PDM_STS[SENDPKT_LMTDMA_ERR] bits being asserted. Note that if multiple errors occur,
          only the first error status is captured here until PKO_PDM_STS[SENDPKT_LMTDMA_ERR] is
          cleared. Enumerated by PKO_DQSTATUS_E.

      - name: SENDPKT_LMTDMA_ERR
        bits: 20
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Send-packet of type LMTDMA error status occurred in PKO/PDM.
          PKO_PDM_STS[SENDPKT_LMTDMA_ERR_STS] contains the status code. Note that FPA being out of
          pointers does not set this bit. (See PKO_FPA_NO_PTRS). Throws
          PKO_INTSN_E::PKO_SENDPKT_LMTDMA_ERR.

      - name: SENDPKT_LMTST_ERR_STS
        bits: 19..16
        access: R/W1C/H
        reset: 0x0
        typical: 0x0
        description: |
          This is the status field of the command response on the LMTST failure indicated by
          PKO_PDM_STS[SENDPKT_LMTST_ERR] bits being asserted. Note that if multiple errors occur
          only the first error status will be captured here until PKO_PDM_STS[SENDPKT_LMTST_ERR] is
          cleared. Enumerated by PKO_DQSTATUS_E.

      - name: SENDPKT_LMTST_ERR
        bits: 15
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Send-packet of type LMTST error status occurred in PKO/PDM.
          PKO_PDM_STS[SENDPKT_LMTST_ERR_STS] contains the status code. Note that FPA being out of
          pointers does not set this bit. (See PKO_FPA_NO_PTRS). Throws
          PKO_INTSN_E::PKO_SENDPKT_LMTST_ERR.

      - name: FPA_NO_PTRS
        bits: 14
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          FPA signaled PKO that FPA can not allocate pointers. This is a fatal error. Throws
          PKO_INTSN_E::PKO_FPA_NO_PTRS.

      - name: --
        bits: 13..12
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: CP_SENDPKT_ERR_NO_DRP_CODE
        bits: 11..10
        access: R/W1C/H
        reset: 0x0
        typical: 0x0
        description: |
          This field stores the error code for illegally constructed send-packets that did not drop.
          Note that if multiple errors occur, only the first error code is captured here until
          PKO_PDM_STS[CP_SENDPKT_ERR_NO_DRP] is cleared. Codes: 0x0 = NO ERROR CODE. 0x1 = SEND_JUMP
          not at end of descriptor.

      - name: CP_SENDPKT_ERR_NO_DRP
        bits: 9
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          PKO/PDM/CP did not drop a send-packet; however, the SEND_JUMP command is not at end of the
          descriptor. The error code is captured in PKO_PDM_STS[CP_SENDPKT_ERR_NO_DRP_CODE]. Throws
          PKO_INTSN_E::PKO_CP_SENDPKT_ERR_NO_DRP.

      - name: --
        bits: 8..7
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: CP_SENDPKT_ERR_DROP_CODE
        bits: 6..4
        access: R/W1C/H
        reset: 0x0
        typical: 0x0
        description: |
          This field stores the error code for illegally constructed send-packet drops. Note that if
          multiple errors occur, only the first error code is captured here until
          PKO_PDM_STS[CP_SENDPKT_ERR_DROP] is cleared. PKO_CPSENDDROP_E enumerates the codes and
          conditions.

      - name: CP_SENDPKT_ERR_DROP
        bits: 3
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Dropped a send-packet in PDM/CP due to a rule violation. The error code is captured in
          PKO_PDM_STS[CP_SENDPKT_ERR_DROP_CODE]. Throws PKO_INTSN_E::PKO_CP_SENDPKT_ERR_DROP.

      - name: --
        bits: 2..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: DESC_CRC_ERR
        bits: 0
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          CRC error occurred in a descriptor. (State may have been corrupted.) Throws
          PKO_INTSN_E::PKO_DESC_CRC_ERR. INTERNAL: Note that this is a pass 2 feature.


  - name: PKO_PDM_MEM_DATA
    title: PKO PDM Memory Data Word 0 Register
    address: 0x1540000800010
    bus: NCB
    attributes:
      dv_fc_scratch: "ALL"
    fields:
      - name: DATA
        bits: 63..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Raw data to write into the memory, or the raw data read out from the memory. Note that the
          ISR RAMs are only 57 bits wide, so [56:0] are the only bits that can be read or written to
          them. The PBUFs are 64 bits wide.


  - name: PKO_PDM_MEM_ADDR
    title: PKO PDM Memory Read/Write Address Register
    address: 0x1540000800018
    bus: NCB
    fields:
      - name: MEMSEL
        bits: 63..61
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Memory select. Selects the RAM to read or write to.
          0 = Invalid, 1 = ISRM states, 2 = ISRD states, 3 = DWPBUF, 4 = DRPBUF, 5 = MWPBUF

      - name: --
        bits: 60..17
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: MEMADDR
        bits: 16..3
        access: R/W/H
        reset: 0x0
        typical: --
        description: Memory address for the RAM.

      - name: --
        bits: 2
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: MEMBANKSEL
        bits: 1..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Memory bank select. Selects the bank to write to. Note that bit 0 is the only bit used in
          the PBUF's because there are only 2 banks per each PBUF. In the ISRM bank sel 3 is
          illegal.


  - name: PKO_PDM_MEM_RW_CTL
    title: PKO PDM Memory Read/Write Control Register
    address: 0x1540000800020
    bus: NCB
    fields:
      - name: --
        bits: 63..2
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: READ
        bits: 1
        access: WO/H
        reset: 0
        typical: --
        description: Set to 1 to read memory.

      - name: WRITE
        bits: 0
        access: WO/H
        reset: 0
        typical: --
        description: Set to 1 to write memory.


  - name: PKO_PDM_MEM_RW_STS
    title: PKO PDM Memory Read/Write Status Register
    address: 0x1540000800028
    bus: NCB
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: READDONE
        bits: 0
        access: R/W1C/H
        reset: 0
        typical: --
        description: This bit is set to 1 when the read is complete and the data is valid in the data register.


  - name: PKO_PDM_ISRD_DBG
    title: |
      INTERNAL: PKO PDM ISRD Debug Register
    address: 0x1540000800090
    bus: NCB
    fields:
      - name: --
        bits: 63..44
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: IN_ARB_REQS
        bits: 43..36
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Input arbitration request signals. The order of the bits is:
          0x2B = Fill response - normal path request
          0x2A = Fill response - flushb path request
          0x29 = CP queue-open request
          0x28 = CP queue-closed request
          0x27 = CP queue-query request
          0x26 = CP send-packet request
          0x25 = PEB fill request
          0x24 = PEB read request

      - name: IN_ARB_GNTS
        bits: 35..29
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Input arbitration grant signals. The order of the bits is:
          0x23 = Fill response grant
          0x22 = CP - queue-open grant
          0x21 = CP - queue-close grant
          0x20 = CP - queue-query grant
          0x1F = CP - send-packet grant
          0x1E = PEB fill grant
          0x1D = PEB read grant

      - name: CMT_ARB_REQS
        bits: 28..22
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Commit arbitration request signals. The order of the bits is:
          0x1C = Fill response grant
          0x1B = CP - queue-open grant
          0x1A = CP - queue-close grant
          0x19 = CP - queue-query grant
          0x18 = CP - send-packet grant
          0x17 = PEB fill grant
          0x16 = PEB read grant

      - name: CMT_ARB_GNTS
        bits: 21..15
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Commit arbitration grant signals. The order of the bits is:
          0x15 = Fill response grant
          0x14 = CP - queue-open grant
          0x13 = CP - queue-close grant
          0x12 = CP - queue-query grant
          0x11 = CP - send-packet grant
          0x10 = PEB fill grant
          0xF = PEB read grant

      - name: IN_USE
        bits: 14..11
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          In use signals indicate the execution units are in use. The order of the bits is:
          0xE = PEB fill unit
          0xD = PEB read unit
          0xC = CP unit
          0xB = Fill response unit

      - name: HAS_CRED
        bits: 10..7
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Has credit signals indicate there is sufficient credit to commit. The order of the bits
          is:
          0xA = Flush buffer has credit
          0x9 = Fill buffer has credit
          0x8 = DW command output FIFO has credit
          0x7 = DR command output FIFO has credit

      - name: VAL_EXEC
        bits: 6..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Valid bits for the execution units; means the unit can commit if it gets the grant of the
          commit arb and other conditions are met. The order of the bits is:
          0x6 = Fill response unit
          0x5 = CP unit - queue-open
          0x4 = CP unit - queue-close
          0x3 = CP unit - queue-probe
          0x2 = CP unit - send-packet
          0x1 = PEB fill unit
          0x0 = PEB read unit


  - name: PKO_PDM_ISRM_DBG
    title: |
      INTERNAL: PKO PDM ISRM Debug Register
    address: 0x1540000800098
    bus: NCB
    fields:
      - name: --
        bits: 63..34
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: IN_ARB_REQS
        bits: 33..27
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Input arbitration request signals. The order of the bits is:
          0x21 = PSE ACK
          0x20 = Fill Response - normal path request
          0x1F = Fill Response - flushb path request
          0x1E = CP queue-open
          0x1D = CP queue-closed
          0x1C = CP queue-query
          0x1B = CP send-packet

      - name: IN_ARB_GNTS
        bits: 26..21
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Input arbitration grant signals. The order of the bits is:
          0x1A: PSE ACK
          0x19 = Fill Response
          0x18 = CP - queue-open
          0x17 = CP - queue-close
          0x16 = CP - queue-query
          0x15 = CP - send-packet

      - name: CMT_ARB_REQS
        bits: 20..15
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Commit arbitration request signals. The order of the bits is:
          0x14 = PSE ACK
          0x13 = Fill Response
          0x12 = CP - queue-open
          0x11 = CP - queue-close
          0x10 = CP - queue-query
          0xF CP - send-packet

      - name: CMT_ARB_GNTS
        bits: 14..9
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Commit arbitration grant signals. The order of the bits is:
          0xE = PSE ACK
          0xD = Fill Response
          0xC = CP - queue-open
          0xB = CP - queue-close
          0xA = CP - queue-query
          0x9 = CP - send-packet

      - name: IN_USE
        bits: 8..6
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          In use signals indicate the execution units are in use. The order of the bits is:
          0x8 = (PSE) ACK unit
          0x7 = Fill response unit
          0x6 = CP unit

      - name: HAS_CRED
        bits: 5..3
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Has credit signals indicate there is sufficient credit to commit. The order of the bits
          is:
          0x5 = Flush buffer has credit
          0x4 = Fill buffer has credit
          0x3 = MWP command output FIFO has credit

      - name: VAL_EXEC
        bits: 2..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Valid bits for the execution units; means the unit can commit if it gets the grant of the
          commit arb and other conditions are met. The order of the bits is:
          0x2 = (PSE) ACK unit
          0x1 = Fill response unit
          0x0 = CP unit - ALL


  - name: PKO_PDM_MWPBUF_DBG
    title: |
      INTERNAL: PKO PDM MWPBUF Debug Register
    address: 0x15400008000A0
    bus: NCB
    fields:
      - name: --
        bits: 63..43
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: SEL_NXT_PTR
        bits: 42
        access: RO/H
        reset: 0
        typical: --
        description: Sel_nxt_ptr signal.

      - name: LOAD_VAL
        bits: 41
        access: RO/H
        reset: 0
        typical: --
        description: Load valid signal.

      - name: RDY
        bits: 40
        access: RO/H
        reset: 0
        typical: --
        description: Ready signal.

      - name: CUR_STATE
        bits: 39..37
        access: RO/H
        reset: 0x0
        typical: --
        description: Current state from the pbuf controller.

      - name: --
        bits: 36..33
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TRACK_RD_CNT
        bits: 32..27
        access: RO/H
        reset: 0x0
        typical: --
        description: Track read count value.

      - name: TRACK_WR_CNT
        bits: 26..21
        access: RO/H
        reset: 0x0
        typical: --
        description: Track write count value.

      - name: --
        bits: 20..17
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: MEM_ADDR
        bits: 16..4
        access: RO/H
        reset: 0x0
        typical: --
        description: Memory address for pbuf ram.

      - name: MEM_EN
        bits: 3..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Memory write/chip enable signals. The order of the bits is:
          0x3 = low wen
          0x2 = low cen
          0x1 = high wen
          0x0 = high cen.


  - name: PKO_PDM_DWPBUF_DBG
    title: |
      INTERNAL: PKO PDM DWPBUF Debug Register
    address: 0x15400008000A8
    bus: NCB
    fields:
      - name: --
        bits: 63..43
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: SEL_NXT_PTR
        bits: 42
        access: RO/H
        reset: 0
        typical: --
        description: Sel_nxt_ptr signal.

      - name: LOAD_VAL
        bits: 41
        access: RO/H
        reset: 0
        typical: --
        description: Load valid signal.

      - name: RDY
        bits: 40
        access: RO/H
        reset: 0
        typical: --
        description: Ready signal.

      - name: CUR_STATE
        bits: 39..37
        access: RO/H
        reset: 0x0
        typical: --
        description: Current state from the pbuf controller.

      - name: --
        bits: 36..33
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TRACK_RD_CNT
        bits: 32..27
        access: RO/H
        reset: 0x0
        typical: --
        description: Track read count value.

      - name: TRACK_WR_CNT
        bits: 26..21
        access: RO/H
        reset: 0x0
        typical: --
        description: Track write count value.

      - name: --
        bits: 20..17
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: MEM_ADDR
        bits: 16..4
        access: RO/H
        reset: 0x0
        typical: --
        description: Memory address for pbuf ram.

      - name: MEM_EN
        bits: 3..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Memory write/chip enable signals. The order of the bits is:
          0x3 = low wen
          0x2 = low cen
          0x1 = high wen
          0x0 = high cen.


  - name: PKO_PDM_DRPBUF_DBG
    title: |
      INTERNAL: PKO PDM DRPBUF Debug Register
    address: 0x15400008000B0
    bus: NCB
    fields:
      - name: --
        bits: 63..43
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: SEL_NXT_PTR
        bits: 42
        access: RO/H
        reset: 0
        typical: --
        description: Sel_nxt_ptr signal.

      - name: LOAD_VAL
        bits: 41
        access: RO/H
        reset: 0
        typical: --
        description: Load valid signal.

      - name: RDY
        bits: 40
        access: RO/H
        reset: 0
        typical: --
        description: Ready signal.

      - name: CUR_STATE
        bits: 39..37
        access: RO/H
        reset: 0x0
        typical: --
        description: Current state from the pbuf controller.

      - name: --
        bits: 36..33
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TRACK_RD_CNT
        bits: 32..27
        access: RO/H
        reset: 0x0
        typical: --
        description: Track read count value.

      - name: TRACK_WR_CNT
        bits: 26..21
        access: RO/H
        reset: 0x0
        typical: --
        description: Track write count value.

      - name: --
        bits: 20..17
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: MEM_ADDR
        bits: 16..4
        access: RO/H
        reset: 0x0
        typical: --
        description: Memory address for pbuf ram.

      - name: MEM_EN
        bits: 3..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Memory write/chip enable signals. The order of the bits is:
          0x3 = low wen
          0x2 = low cen
          0x1 = high wen
          0x0 = high cen.


  - name: PKO_PDM_CP_DBG
    title: |
      INTERNAL: PKO PDM CP Internal Debug Register
    address: 0x1540000800190
    bus: NCB
    fields:
      - name: --
        bits: 63..16
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: STATELESS_FIF_CNT
        bits: 15..10
        access: RO/H
        reset: 0x0
        typical: --
        description: Stateless fifo count.

      - name: --
        bits: 9..5
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: OP_FIF_NOT_FULL
        bits: 4..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Output fifo not full signals. The order of the bits is:
          0x4 = ISR CMD FIFO not full
          0x3 = DESC DAT FIFO HIGH not full
          0x2 = DESC DAT FIFO LOW not full
          0x1 = MP DAT FIFO not full
          0x0 = PSE CMD RESP FIFO has credit


  - name: PKO_PDM_ISRD_DBG_DQ
    title: |
      INTERNAL: PKO PDM ISRD DQ Debug Register
    address: 0x1540000800290
    bus: NCB
    fields:
      - name: --
        bits: 63..46
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PEBRD_SIC_DQ
        bits: 45..36
        access: RO/H
        reset: 0x0
        typical: --
        description: CP SIC's DQ number.

      - name: --
        bits: 35..34
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PEBFILL_SIC_DQ
        bits: 33..24
        access: RO/H
        reset: 0x0
        typical: --
        description: CP SIC's DQ number.

      - name: --
        bits: 23..22
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: FR_SIC_DQ
        bits: 21..12
        access: RO/H
        reset: 0x0
        typical: --
        description: CP SIC's DQ number.

      - name: --
        bits: 11..10
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: CP_SIC_DQ
        bits: 9..0
        access: RO/H
        reset: 0x0
        typical: --
        description: CP SIC's DQ number.


  - name: PKO_PDM_ISRM_DBG_DQ
    title: |
      INTERNAL: PKO PDM ISRM DQ Debug Register
    address: 0x1540000800298
    bus: NCB
    fields:
      - name: --
        bits: 63..34
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: ACK_SIC_DQ
        bits: 33..24
        access: RO/H
        reset: 0x0
        typical: --
        description: CP SIC's DQ number.

      - name: --
        bits: 23..22
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: FR_SIC_DQ
        bits: 21..12
        access: RO/H
        reset: 0x0
        typical: --
        description: CP SIC's DQ number.

      - name: --
        bits: 11..10
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: CP_SIC_DQ
        bits: 9..0
        access: RO/H
        reset: 0x0
        typical: --
        description: CP SIC's DQ number.


  - name: PKO_PDM_FILLB_DBG0
    title: |
      INTERNAL: PKO PDM Fill Buffer Debug Register 0
    address: 0x15400008002A0
    bus: NCB
    fields:
      - name: --
        bits: 63..57
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PD_SEQ
        bits: 56..52
        access: RO/H
        reset: 0x0
        typical: --
        description: Sequence number for next packet descriptor fill request

      - name: RESP_PD_SEQ
        bits: 51..47
        access: RO/H
        reset: 0x0
        typical: --
        description: Sequence number for next response to be written into packet descriptor buffer RAM

      - name: D_RSP_LO_RAM_ADDR_SEL
        bits: 46..45
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Source of read/write address to low PD fill buffer RAM.
          0x0 = No access.
          0x1 = Read access sourced by PD fill buffer response FIFO (feeding DRPBUF).
          0x2 = Write access sourced by IOBP0.
          0x3 = Write access sourced by flush buffer.

      - name: D_RSP_HI_RAM_ADDR_SEL
        bits: 44..43
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Source of read/write address to high PD fill buffer RAM.
          0x0 = No access.
          0x1 = Read access sourced by PD fill buffer response FIFO (feeding DRPBUF).
          0x2 = Write access sourced by IOBP0.
          0x3 = Write access sourced by flush buffer.

      - name: D_RSP_RD_SEQ
        bits: 42..38
        access: RO/H
        reset: 0x0
        typical: --
        description: Sequence number for next response to be read from packet descriptor buffer RAM

      - name: D_RSP_FIFO_RD_SEQ
        bits: 37..33
        access: RO/H
        reset: 0x0
        typical: --
        description: Sequence number for next PD fill response to be sent to DRPBUF

      - name: D_FILL_REQ_FIFO_VAL
        bits: 32
        access: RO/H
        reset: 0
        typical: --
        description: Fill buffer PD read request FIFO has a valid entry

      - name: D_RSP_RAM_VALID
        bits: 31..0
        access: RO/H
        reset: 0x0
        typical: --
        description: Fill buffer packet descriptor RAM valid flags


  - name: PKO_PDM_FILLB_DBG1
    title: |
      INTERNAL: PKO PDM Fill Buffer Debug Register 1
    address: 0x15400008002A8
    bus: NCB
    fields:
      - name: --
        bits: 63..57
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: MP_SEQ
        bits: 56..52
        access: RO/H
        reset: 0x0
        typical: --
        description: Sequence number for next meta packet cache line fill request

      - name: RESP_MP_SEQ
        bits: 51..47
        access: RO/H
        reset: 0x0
        typical: --
        description: Sequence number for next response to be written into meta packet buffer RAM

      - name: M_RSP_LO_RAM_ADDR_SEL
        bits: 46..45
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Source of read/write address to low MP fill buffer RAM.
          0x0 = No access.
          0x1 = Read access sourced by MP fill buffer response FIFO (feeding DRPBUF).
          0x2 = Write access sourced by IOBP0.
          0x3 = Write access sourced by flush buffer.

      - name: M_RSP_HI_RAM_ADDR_SEL
        bits: 44..43
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Source of read/write address to high MP fill buffer RAM.
          0x0 = No access.
          0x1 = Read access sourced by MP fill buffer response FIFO (feeding DRPBUF).
          0x2 = Write access sourced by IOBP0.
          0x3 = Write access sourced by flush buffer.

      - name: M_RSP_RD_SEQ
        bits: 42..38
        access: RO/H
        reset: 0x0
        typical: --
        description: Sequence number for next response to be read from meta packet buffer RAM

      - name: M_RSP_FIFO_RD_SEQ
        bits: 37..33
        access: RO/H
        reset: 0x0
        typical: --
        description: Sequence number for next MP fill response to be sent to DRPBUF

      - name: M_FILL_REQ_FIFO_VAL
        bits: 32
        access: RO/H
        reset: 0
        typical: --
        description: Fill buffer MP read request FIFO has a valid entry

      - name: M_RSP_RAM_VALID
        bits: 31..0
        access: RO/H
        reset: 0x0
        typical: --
        description: Fill buffer meta packet RAM valid flags


  - name: PKO_PDM_FILLB_DBG2
    title: |
      INTERNAL: PKO PDM Fill Buffer Debug Register 2
    address: 0x15400008002B0
    bus: NCB
    fields:
      - name: --
        bits: 63..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: FILLB_SM
        bits: 8..4
        access: RO/H
        reset: 0x0
        typical: --
        description: Fill buffer state machine

      - name: --
        bits: 3
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: IOBP0_CREDIT_CNTR
        bits: 2..0
        access: RO/H
        reset: 0x0
        typical: --
        description: IOBP0 read request credit counter


  - name: PKO_PDM_FLSHB_DBG0
    title: |
      INTERNAL: PKO PDM Flush Buffer Debug Register 0
    address: 0x15400008002B8
    bus: NCB
    fields:
      - name: --
        bits: 63..44
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: FLSHB_SM
        bits: 43..37
        access: RO/H
        reset: 0x0
        typical: --
        description: Flush buffer state machine

      - name: FLSHB_CTL_SM
        bits: 36..28
        access: RO/H
        reset: 0x0
        typical: --
        description: Flush buffer control state machine

      - name: CAM_HPTR
        bits: 27..23
        access: RO/H
        reset: 0x0
        typical: --
        description: Flush buffer CAM head pointer

      - name: CAM_TPTR
        bits: 22..18
        access: RO/H
        reset: 0x0
        typical: --
        description: Flush buffer CAM tail pointer

      - name: EXPECTED_STDNS
        bits: 17..12
        access: RO/H
        reset: 0x0
        typical: --
        description: Number of store done responses still pending

      - name: D_FLSHB_EOT_CNTR
        bits: 11..9
        access: RAZ
        reset: --
        typical: --
        description: Number of packet descriptor flush requests pending

      - name: M_FLSHB_EOT_CNTR
        bits: 8..6
        access: RAZ
        reset: --
        typical: --
        description: Number of meta packet flush requests pending

      - name: NCBI_CREDIT_CNTR
        bits: 5..0
        access: RO/H
        reset: 0x0
        typical: --
        description: NCBI FIFO credit counter


  - name: PKO_PDM_FLSHB_DBG1
    title: |
      INTERNAL: PKO PDM Flush Buffer Debug Register 1
    address: 0x15400008002C0
    bus: NCB
    fields:
      - name: CAM_STDN
        bits: 63..32
        access: RO/H
        reset: 0x0
        typical: --
        description: Flush buffer entry store done request flags

      - name: CAM_VALID
        bits: 31..0
        access: RO/H
        reset: 0x0
        typical: --
        description: Flush buffer entry valid flags


  - name: PKO_PDM_CFG_DBG
    title: |
      INTERNAL: PKO PDM Configuration Debug Register
    address: 0x1540000800FF8
    bus: NCB
    fields:
      - name: --
        bits: 63..32
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: CP_STALL_THRSHLD
        bits: 31..0
        access: R/W
        reset: 0x186a0
        typical: 0x186a0
        description: |
          Program this register to the 32-bit number of cycles to test for the PDM(CP) stalled on
          inputs going into the ISRs. PKO_PDM_STS[CP_STALL_THRSHLD_HIT] indicates the threshold has
          been hit. INTERNAL: Do not list field in HRM. For lab debug only; will likely disappear in
          pass 2.


  - name: PKO_PDM_DQ(0..1023)_MINPAD
    title: PKO PDM Descriptor Queue Minimum Pad Register
    address: 0x15400008F0000 + a*0x8
    bus: NCB
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: MINPAD
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: |
          MINPAD setting per DQ. Each DQ has a separate CSR address; and bit 0 of the data
          read/write value is the MINPAD bit. When MINPAD is set, the send-packet header has the
          total field adjusted by MINLEN (PKO_PDM_CFG[PKO_PAD_MINLEN]) as follows:
          if (MINPAD)
          if (send_hdr.total < MINLEN) send_hdr.total = MINLEN


  - name: PKO_PDM_BIST_STATUS
    title: PKO PDM RAM ECC SBE Status Register 0
    address: 0x15400008FFF00
    bus: NCB
    description: Each bit is the BIST result of an individual memory (per bit, 0 = pass and 1 = fail).
    attributes:
      mem_to_csr: "True"
    fields:
      - name: FLSHB_CACHE_LO_RAM_BIST_STATUS
        bits: 63
        access: RO
        reset: 0
        typical: --
        description: BIST status for FLSHB_CACHE_LO_RAM.

      - name: FLSHB_CACHE_HI_RAM_BIST_STATUS
        bits: 62
        access: RO
        reset: 0
        typical: --
        description: BIST status for FLSHB_CACHE_HI_RAM.

      - name: ISRM_CA_IINST_RAM_BIST_STATUS
        bits: 61
        access: RO
        reset: 0
        typical: --
        description: BIST status for ISRM_CA_IINST_RAM.

      - name: ISRM_CA_CM_RAM_BIST_STATUS
        bits: 60
        access: RO
        reset: 0
        typical: --
        description: BIST status for ISRM_CA_CM_RAM.

      - name: ISRM_ST_RAM2_BIST_STATUS
        bits: 59
        access: RO
        reset: 0
        typical: --
        description: BIST status for ISRM_ST_RAM2.

      - name: ISRM_ST_RAM1_BIST_STATUS
        bits: 58
        access: RO
        reset: 0
        typical: --
        description: BIST status for ISRM_ST_RAM1.

      - name: ISRM_ST_RAM0_BIST_STATUS
        bits: 57
        access: RO
        reset: 0
        typical: --
        description: BIST status for ISRM_ST_RAM0.

      - name: ISRD_ST_RAM3_BIST_STATUS
        bits: 56
        access: RO
        reset: 0
        typical: --
        description: BIST status for ISRD_ST_RAM3.

      - name: ISRD_ST_RAM2_BIST_STATUS
        bits: 55
        access: RO
        reset: 0
        typical: --
        description: BIST status for ISRD_ST_RAM2.

      - name: ISRD_ST_RAM1_BIST_STATUS
        bits: 54
        access: RO
        reset: 0
        typical: --
        description: BIST status for ISRD_ST_RAM1.

      - name: ISRD_ST_RAM0_BIST_STATUS
        bits: 53
        access: RO
        reset: 0
        typical: --
        description: BIST status for ISRD_ST_RAM0.

      - name: DRP_HI_RAM_BIST_STATUS
        bits: 52
        access: RO
        reset: 0
        typical: --
        description: BIST status for DRP_HI_RAM.

      - name: DRP_LO_RAM_BIST_STATUS
        bits: 51
        access: RO
        reset: 0
        typical: --
        description: BIST status for DRP_LO_RAM.

      - name: DWP_HI_RAM_BIST_STATUS
        bits: 50
        access: RO
        reset: 0
        typical: --
        description: BIST status for DWP_HI_RAM.

      - name: DWP_LO_RAM_BIST_STATUS
        bits: 49
        access: RO
        reset: 0
        typical: --
        description: BIST status for DWP_LO_RAM.

      - name: MWP_HI_RAM_BIST_STATUS
        bits: 48
        access: RO
        reset: 0
        typical: --
        description: BIST status for MWP_HI_RAM.

      - name: MWP_LO_RAM_BIST_STATUS
        bits: 47
        access: RO
        reset: 0
        typical: --
        description: BIST status for MWP_LO_RAM.

      - name: FILLB_M_RSP_RAM_HI_BIST_STATUS
        bits: 46
        access: RO
        reset: 0
        typical: --
        description: BIST status for FILLB_M_RSP_RAM_HI.

      - name: FILLB_M_RSP_RAM_LO_BIST_STATUS
        bits: 45
        access: RO
        reset: 0
        typical: --
        description: BIST status for FILLB_M_RSP_RAM_LO.

      - name: FILLB_D_RSP_RAM_HI_BIST_STATUS
        bits: 44
        access: RO
        reset: 0
        typical: --
        description: BIST status for FILLB_D_RSP_RAM_HI.

      - name: FILLB_D_RSP_RAM_LO_BIST_STATUS
        bits: 43
        access: RO
        reset: 0
        typical: --
        description: BIST status for FILLB_D_RSP_RAM_LO.

      - name: FILLB_D_RSP_DAT_FIFO_BIST_STATUS
        bits: 42
        access: RO
        reset: 0
        typical: --
        description: BIST status for FILLB_FLSHB_M_DAT_RAM.

      - name: FILLB_M_RSP_DAT_FIFO_BIST_STATUS
        bits: 41
        access: RO
        reset: 0
        typical: --
        description: BIST status for FILLB_M_DAT_FIFO.

      - name: FLSHB_M_DAT_RAM_BIST_STATUS
        bits: 40
        access: RO
        reset: 0
        typical: --
        description: BIST status for FLSHB_M_DAT_RAM.

      - name: FLSHB_D_DAT_RAM_BIST_STATUS
        bits: 39
        access: RO
        reset: 0
        typical: --
        description: BIST status for FLSHB_M_DAT_RAM.

      - name: MINPAD_RAM_BIST_STATUS
        bits: 38
        access: RO
        reset: 0
        typical: --
        description: BIST status for MINPAD_RAM.

      - name: --
        bits: 37..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PDM_ECC_CTL0
    title: PKO PDM RAM ECC Control Register 0
    address: 0x15400008FFFD0
    bus: NCB
    attributes:
      mem_to_csr: "True"
      regtest_skip: "True"
    fields:
      - name: FLSHB_CACHE_LO_RAM_FLIP
        bits: 63..62
        access: R/W
        reset: 0x0
        typical: 0x0
        description: FLSHB_CACHE_LO_RAM flip syndrome bits on write.

      - name: FLSHB_CACHE_LO_RAM_CDIS
        bits: 61
        access: R/W
        reset: 0
        typical: 0
        description: FLSHB_CACHE_LO_RAM ECC correction disable.

      - name: FLSHB_CACHE_HI_RAM_FLIP
        bits: 60..59
        access: R/W
        reset: 0x0
        typical: 0x0
        description: FLSHB_CACHE_HI_RAM flip syndrome bits on write.

      - name: FLSHB_CACHE_HI_RAM_CDIS
        bits: 58
        access: R/W
        reset: 0
        typical: 0
        description: FLSHB_CACHE_HI_RAM ECC correction disable.

      - name: ISRM_CA_IINST_RAM_FLIP
        bits: 57..56
        access: R/W
        reset: 0x0
        typical: 0x0
        description: ISRM_CA_IINST_RAM flip syndrome bits on write.

      - name: ISRM_CA_IINST_RAM_CDIS
        bits: 55
        access: R/W
        reset: 0
        typical: 0
        description: ISRM_CA_IINST_RAM ECC correction disable.

      - name: ISRM_CA_CM_RAM_FLIP
        bits: 54..53
        access: R/W
        reset: 0x0
        typical: 0x0
        description: ISRM_CA_CM_RAM flip syndrome bits on write.

      - name: ISRM_CA_CM_RAM_CDIS
        bits: 52
        access: R/W
        reset: 0
        typical: 0
        description: ISRM_CA_CM_RAM ECC correction disable.

      - name: ISRM_ST_RAM2_FLIP
        bits: 51..50
        access: R/W
        reset: 0x0
        typical: 0x0
        description: ISRM_ST_RAM2 flip syndrome bits on write.

      - name: ISRM_ST_RAM2_CDIS
        bits: 49
        access: R/W
        reset: 0
        typical: 0
        description: ISRM_ST_RAM2 ECC correction disable.

      - name: ISRM_ST_RAM1_FLIP
        bits: 48..47
        access: R/W
        reset: 0x0
        typical: 0x0
        description: ISRM_ST_RAM1 flip syndrome bits on write.

      - name: ISRM_ST_RAM1_CDIS
        bits: 46
        access: R/W
        reset: 0
        typical: 0
        description: ISRM_ST_RAM1 ECC correction disable.

      - name: ISRM_ST_RAM0_FLIP
        bits: 45..44
        access: R/W
        reset: 0x0
        typical: 0x0
        description: ISRM_ST_RAM0 flip syndrome bits on write.

      - name: ISRM_ST_RAM0_CDIS
        bits: 43
        access: R/W
        reset: 0
        typical: 0
        description: ISRM_ST_RAM0 ECC correction disable.

      - name: ISRD_ST_RAM3_FLIP
        bits: 42..41
        access: R/W
        reset: 0x0
        typical: 0x0
        description: ISRD_ST_RAM3 flip syndrome bits on write.

      - name: ISRD_ST_RAM3_CDIS
        bits: 40
        access: R/W
        reset: 0
        typical: 0
        description: ISRD_ST_RAM3 ECC correction disable.

      - name: ISRD_ST_RAM2_FLIP
        bits: 39..38
        access: R/W
        reset: 0x0
        typical: 0x0
        description: ISRD_ST_RAM2 flip syndrome bits on write.

      - name: ISRD_ST_RAM2_CDIS
        bits: 37
        access: R/W
        reset: 0
        typical: 0
        description: ISRD_ST_RAM2 ECC correction disable.

      - name: ISRD_ST_RAM1_FLIP
        bits: 36..35
        access: R/W
        reset: 0x0
        typical: 0x0
        description: ISRD_ST_RAM1 flip syndrome bits on write.

      - name: ISRD_ST_RAM1_CDIS
        bits: 34
        access: R/W
        reset: 0
        typical: 0
        description: ISRD_ST_RAM1 ECC correction disable.

      - name: ISRD_ST_RAM0_FLIP
        bits: 33..32
        access: R/W
        reset: 0x0
        typical: 0x0
        description: ISRD_ST_RAM0 flip syndrome bits on write.

      - name: ISRD_ST_RAM0_CDIS
        bits: 31
        access: R/W
        reset: 0
        typical: 0
        description: ISRD_ST_RAM0 ECC correction disable.

      - name: DRP_HI_RAM_FLIP
        bits: 30..29
        access: R/W
        reset: 0x0
        typical: 0x0
        description: DRP_HI_RAM flip syndrome bits on write.

      - name: DRP_HI_RAM_CDIS
        bits: 28
        access: R/W
        reset: 0
        typical: 0
        description: DRP_HI_RAM ECC correction disable.

      - name: DRP_LO_RAM_FLIP
        bits: 27..26
        access: R/W
        reset: 0x0
        typical: 0x0
        description: DRP_LO_RAM flip syndrome bits on write.

      - name: DRP_LO_RAM_CDIS
        bits: 25
        access: R/W
        reset: 0
        typical: 0
        description: DRP_LO_RAM ECC correction disable.

      - name: DWP_HI_RAM_FLIP
        bits: 24..23
        access: R/W
        reset: 0x0
        typical: 0x0
        description: DWP_HI_RAM flip syndrome bits on write.

      - name: DWP_HI_RAM_CDIS
        bits: 22
        access: R/W
        reset: 0
        typical: 0
        description: DWP_HI_RAM ECC correction disable.

      - name: DWP_LO_RAM_FLIP
        bits: 21..20
        access: R/W
        reset: 0x0
        typical: 0x0
        description: DWP_LO_RAM flip syndrome bits on write.

      - name: DWP_LO_RAM_CDIS
        bits: 19
        access: R/W
        reset: 0
        typical: 0
        description: DWP_LO_RAM ECC correction disable.

      - name: MWP_HI_RAM_FLIP
        bits: 18..17
        access: R/W
        reset: 0x0
        typical: 0x0
        description: MWP_HI_RAM flip syndrome bits on write.

      - name: MWP_HI_RAM_CDIS
        bits: 16
        access: R/W
        reset: 0
        typical: 0
        description: MWP_HI_RAM ECC correction disable.

      - name: MWP_LO_RAM_FLIP
        bits: 15..14
        access: R/W
        reset: 0x0
        typical: 0x0
        description: MWP_LO_RAM flip syndrome bits on write.

      - name: MWP_LO_RAM_CDIS
        bits: 13
        access: R/W
        reset: 0
        typical: 0
        description: MWP_LO_RAM ECC correction disable.

      - name: FILLB_M_RSP_RAM_HI_FLIP
        bits: 12..11
        access: R/W
        reset: 0x0
        typical: 0x0
        description: FILLB_M_RSP_RAM_HI flip syndrome bits on write.

      - name: FILLB_M_RSP_RAM_HI_CDIS
        bits: 10
        access: R/W
        reset: 0
        typical: 0
        description: FILLB_M_RSP_RAM_HI ECC correction disable.

      - name: FILLB_M_RSP_RAM_LO_FLIP
        bits: 9..8
        access: R/W
        reset: 0x0
        typical: 0x0
        description: FILLB_M_RSP_RAM_LO flip syndrome bits on write.

      - name: FILLB_M_RSP_RAM_LO_CDIS
        bits: 7
        access: R/W
        reset: 0
        typical: 0
        description: FILLB_M_RSP_RAM_LO ECC correction disable.

      - name: FILLB_D_RSP_RAM_HI_FLIP
        bits: 6..5
        access: R/W
        reset: 0x0
        typical: 0x0
        description: FILLB_D_RSP_RAM_LO flip syndrome bits on write.

      - name: FILLB_D_RSP_RAM_HI_CDIS
        bits: 4
        access: R/W
        reset: 0
        typical: 0
        description: FILLB_D_RSP_RAM_HI ECC correction disable.

      - name: FILLB_D_RSP_RAM_LO_FLIP
        bits: 3..2
        access: R/W
        reset: 0x0
        typical: 0x0
        description: FILLB_D_DAT_RAM_LO flip syndrome bits on write.

      - name: FILLB_D_RSP_RAM_LO_CDIS
        bits: 1
        access: R/W
        reset: 0
        typical: 0
        description: FILLB_D_RSP_RAM_LO ECC correction disable.

      - name: --
        bits: 0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PDM_ECC_CTL1
    title: PKO PDM RAM ECC Control Register 1
    address: 0x15400008FFFD8
    bus: NCB
    attributes:
      mem_to_csr: "True"
      regtest_skip: "True"
    fields:
      - name: --
        bits: 63..3
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: MINPAD_RAM_FLIP
        bits: 2..1
        access: R/W
        reset: 0x0
        typical: 0x0
        description: MINPAD_RAM flip syndrome bits on write.

      - name: MINPAD_RAM_CDIS
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: MINPAD_RAM ECC correction disable.


  - name: PKO_PDM_ECC_DBE_STS_CMB0
    title: PKO PDM RAM ECC DBE Status Combine Register 0
    address: 0x15400008FFFE0
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: PDM_DBE_CMB0
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          This bit is the logical OR of all bits in PKO_PDM_ECC_DBE_STS. To clear this bit, software
          must clear bits in PKO_PDM_ECC_DBE_STS. When this bit is set, the corresponding interrupt
          is set. Throws PKO_INTSN_E::PKO_PDM_DBE_CMB0. INTERNAL: Instances:
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.flshb.flshb_cache_hi
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.flshb.flshb_cache_lo
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.isr.mp_isr.cred_accum.iinst_in_fif
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.isr.mp_isr.cred_accum.cred_accum_ctrlr_and_mem.cred_
          accum_spr fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.isr.mp_isr.st_mem0
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.isr.mp_isr.st_mem1
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.isr.mp_isr.st_mem2
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.isr.d_isr.st_mem0
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.isr.d_isr.st_mem1
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.isr.d_isr.st_mem2
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.isr.d_isr.st_mem3
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.drpbuf.ram_128k_pbuf_1
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.drpbuf.ram_128k_pbuf_2
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.dwpbuf.ram_128k_pbuf_low
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.dwpbuf.ram_128k_pbuf_high
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.mwpbuf.ram_128k_pbuf_low
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.mwpbuf.ram_128k_pbuf_high
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.fillb.d_rsp_ram_hi
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.fillb.d_rsp_ram_lo
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.fillb.m_rsp_dat_fifo
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.cp.minpad_ram

      - name: --
        bits: 62..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PDM_ECC_SBE_STS_CMB0
    title: PKO PDM RAM ECC SBE Status Combine Register 0
    address: 0x15400008FFFE8
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: PDM_SBE_CMB0
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          This bit is the logical OR of all bits in PKO_PDM_ECC_SBE_STS. To clear this bit, software
          must clear bits in PKO_PDM_ECC_SBE_STS. When this bit is set, the corresponding interrupt
          is set. Throws PKO_INTSN_E::PKO_PDM_SBE_CMB0. INTERNAL: Instances:
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.flshb.flshb_cache_hi
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.flshb.flshb_cache_lo
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.isr.mp_isr.cred_accum.iinst_in_fif
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.isr.mp_isr.cred_accum.cred_accum_ctrlr_and_mem.cred_
          accum_spr fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.isr.mp_isr.st_mem0
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.isr.mp_isr.st_mem1
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.isr.mp_isr.st_mem2
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.isr.d_isr.st_mem0
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.isr.d_isr.st_mem1
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.isr.d_isr.st_mem2
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.isr.d_isr.st_mem3
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.drpbuf.ram_128k_pbuf_1
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.drpbuf.ram_128k_pbuf_2
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.dwpbuf.ram_128k_pbuf_low
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.dwpbuf.ram_128k_pbuf_high
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.mwpbuf.ram_128k_pbuf_low
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.mwpbuf.ram_128k_pbuf_high
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.fillb.d_rsp_ram_hi
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.fillb.d_rsp_ram_lo
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.fillb.m_rsp_dat_fifo
          fc.core.roc.pko.pko_pnr1.pko_pnr1_pdm.cp.minpad_ram

      - name: --
        bits: 62..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PDM_ECC_DBE_STS0
    title: PKO PDM RAM ECC DBE Status Register 0
    address: 0x15400008FFFF0
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: FLSHB_CACHE_LO_RAM_DBE
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for FLSHB_CACHE_LO_RAM. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.flshb.flshb_cache_lo

      - name: FLSHB_CACHE_HI_RAM_DBE
        bits: 62
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for FLSHB_CACHE_HI_RAM. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.flshb.flshb_cache_hi

      - name: ISRM_CA_IINST_RAM_DBE
        bits: 61
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for ISRM_CA_IINST_RAM. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.isr.mp_isr.cred_accum.iinst_in_fif

      - name: ISRM_CA_CM_RAM_DBE
        bits: 60
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for ISRM_CA_CM_RAM. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.isr.mp_isr.cred_accum.cred_accum_ctrlr_and_mem.cred_accum_spr

      - name: ISRM_ST_RAM2_DBE
        bits: 59
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for ISRM_ST_RAM2. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.isr.mp_isr.st_mem2

      - name: ISRM_ST_RAM1_DBE
        bits: 58
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for ISRM_ST_RAM1. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.isr.mp_isr.st_mem1

      - name: ISRM_ST_RAM0_DBE
        bits: 57
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for ISRM_ST_RAM0. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.isr.mp_isr.st_mem0

      - name: ISRD_ST_RAM3_DBE
        bits: 56
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for ISRD_ST_RAM3. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.isr.d_isr.st_mem3

      - name: ISRD_ST_RAM2_DBE
        bits: 55
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for ISRD_ST_RAM2. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.isr.d_isr.st_mem2

      - name: ISRD_ST_RAM1_DBE
        bits: 54
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for ISRD_ST_RAM1. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.isr.d_isr.st_mem1

      - name: ISRD_ST_RAM0_DBE
        bits: 53
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for ISRD_ST_RAM0. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.isr.d_isr.st_mem0

      - name: DRP_HI_RAM_DBE
        bits: 52
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for DRP_HI_RAM. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.drpbuf.ram_128k_pbuf_1

      - name: DRP_LO_RAM_DBE
        bits: 51
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for DRP_LO_RAM. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.drpbuf.ram_128k_pbuf_2

      - name: DWP_HI_RAM_DBE
        bits: 50
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for DWP_HI_RAM. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.dwpbuf.ram_128k_pbuf_high

      - name: DWP_LO_RAM_DBE
        bits: 49
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for DWP_LO_RAM. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.dwpbuf.ram_128k_pbuf_low

      - name: MWP_HI_RAM_DBE
        bits: 48
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for MWP_HI_RAM. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.mwpbuf.ram_128k_pbuf_high

      - name: MWP_LO_RAM_DBE
        bits: 47
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for MWP_LO_RAM. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.mwpbuf.ram_128k_pbuf_low

      - name: FILLB_M_RSP_RAM_HI_DBE
        bits: 46
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for FILLB_M_DAT_RAM_HI. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.fillb.m_rsp_ram_hi

      - name: FILLB_M_RSP_RAM_LO_DBE
        bits: 45
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for FILLB_D_DAT_RAM_LO. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.fillb.m_rsp_ram_lo

      - name: FILLB_D_RSP_RAM_HI_DBE
        bits: 44
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for FILLB_D_DAT_RAM_HI. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.fillb.d_rsp_ram_hi

      - name: FILLB_D_RSP_RAM_LO_DBE
        bits: 43
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for FILLB_D_DAT_RAM_LO. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.fillb.d_rsp_ram_lo

      - name: MINPAD_RAM_DBE
        bits: 42
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for MINPAD_RAM. INTERNAL: Instances: pko_pnr1.pko_pnr1_pdm.cp.minpad_ram

      - name: --
        bits: 41..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PDM_ECC_SBE_STS0
    title: PKO PDM RAM ECC SBE Status Register 0
    address: 0x15400008FFFF8
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: FLSHB_CACHE_LO_RAM_SBE
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for FLSHB_CACHE_LO_RAM. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.flshb.flshb_cache_lo

      - name: FLSHB_CACHE_HI_RAM_SBE
        bits: 62
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for FLSHB_CACHE_HI_RAM. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.flshb.flshb_cache_hi

      - name: ISRM_CA_IINST_RAM_SBE
        bits: 61
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for ISRM_CA_IINST_RAM. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.isr.mp_isr.cred_accum.iinst_in_fif

      - name: ISRM_CA_CM_RAM_SBE
        bits: 60
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for ISRM_CA_CM_RAM. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.isr.mp_isr.cred_accum.cred_accum_ctrlr_and_mem.cred_accum_spr

      - name: ISRM_ST_RAM2_SBE
        bits: 59
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for ISRM_ST_RAM2. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.isr.mp_isr.st_mem2

      - name: ISRM_ST_RAM1_SBE
        bits: 58
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for ISRM_ST_RAM1. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.isr.mp_isr.st_mem1

      - name: ISRM_ST_RAM0_SBE
        bits: 57
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for ISRM_ST_RAM0. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.isr.mp_isr.st_mem0

      - name: ISRD_ST_RAM3_SBE
        bits: 56
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for ISRD_ST_RAM3. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.isr.d_isr.st_mem3

      - name: ISRD_ST_RAM2_SBE
        bits: 55
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for ISRD_ST_RAM2. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.isr.d_isr.st_mem2

      - name: ISRD_ST_RAM1_SBE
        bits: 54
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for ISRD_ST_RAM1. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.isr.d_isr.st_mem1

      - name: ISRD_ST_RAM0_SBE
        bits: 53
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for ISRD_ST_RAM0. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.isr.d_isr.st_mem0

      - name: DRP_HI_RAM_SBE
        bits: 52
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for DRP_HI_RAM. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.drpbuf.ram_128k_pbuf_1

      - name: DRP_LO_RAM_SBE
        bits: 51
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for DRP_LO_RAM. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.drpbuf.ram_128k_pbuf_2

      - name: DWP_HI_RAM_SBE
        bits: 50
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for DWP_HI_RAM. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.dwpbuf.ram_128k_pbuf_high

      - name: DWP_LO_RAM_SBE
        bits: 49
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for DWP_LO_RAM. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.dwpbuf.ram_128k_pbuf_low

      - name: MWP_HI_RAM_SBE
        bits: 48
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for MWP_HI_RAM. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.mwpbuf.ram_128k_pbuf_high

      - name: MWP_LO_RAM_SBE
        bits: 47
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for MWP_LO_RAM. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.mwpbuf.ram_128k_pbuf_low

      - name: FILLB_M_RSP_RAM_HI_SBE
        bits: 46
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for FILLB_M_RSP_RAM_HI. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.fillb.m_rsp_ram_hi

      - name: FILLB_M_RSP_RAM_LO_SBE
        bits: 45
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for FILLB_M_RSP_RAM_LO. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.fillb.m_rsp_ram_lo

      - name: FILLB_D_RSP_RAM_HI_SBE
        bits: 44
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for FILLB_D_RSP_RAM_HI. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.fillb.d_rsp_ram_hi

      - name: FILLB_D_RSP_RAM_LO_SBE
        bits: 43
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for FILLB_D_RSP_RAM_LO. INTERNAL: Instances:
          pko_pnr1.pko_pnr1_pdm.fillb.d_rsp_ram_lo

      - name: MINPAD_RAM_SBE
        bits: 42
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for MINPAD_RAM. INTERNAL: Instances: pko_pnr1.pko_pnr1_pdm.cp.minpad_ram

      - name: --
        bits: 41..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_MAC(0..27)_CFG
    title: PKO MAC Configuration Register
    address: 0x1540000900000 + a*0x8
    bus: NCB
    fields:
      - name: --
        bits: 63..17
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: MIN_PAD_ENA
        bits: 16
        access: R/W
        reset: 0
        typical: --
        description: Minimum padding is enabled for this MAC/FIFO

      - name: FCS_ENA
        bits: 15
        access: R/W
        reset: 0
        typical: --
        description: Enable outside FCS for this MAC/FIFO

      - name: FCS_SOP_OFF
        bits: 14..7
        access: R/W
        reset: 0x0
        typical: --
        description: |
          FCS start of packet offset. For this MAC, the number of bytes in the front of each packet
          to exclude from FCS.

      - name: SKID_MAX_CNT
        bits: 6..5
        access: R/W
        reset: 0x0
        typical: --
        description: Maximum number of SKID credits. 0x0 = 16; 0x1 = 32; 0x2 = 64.

      - name: FIFO_NUM
        bits: 4..0
        access: R/W
        reset: 0x1f
        typical: --
        description: |
          The PEB TX FIFO number assigned to the given MAC. A value of 0x1F means unassigned. Unused
          MACs must be assigned a FIFO_NUM = 0x1F. For each active MAC, a unique FIFO_NUM must be
          assigned. Legal values depend on the values in PKO_PTGF(0..7)_CFG[SIZE]. Assigning the
          same FIFO_NUM to more than a single active MAC will have unpredictable results. FIFOs 0x1E
          and 0x1D are invalid and will cause unpredictable results if used.


  - name: PKO_PTF(0..27)_STATUS
    title: PKO TX FIFO / MAC Translation Status Register
    address: 0x1540000900100 + a*0x8
    bus: NCB
    fields:
      - name: --
        bits: 63..20
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TOTAL_IN_FLIGHT_CNT
        bits: 19..12
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Total number of packets currently in-flight within PEB. Useful both for reconfiguration
          (able to disable a FIFO when it is empty) and debugging.

      - name: IN_FLIGHT_CNT
        bits: 11..5
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of packets currently in-flight within PEB for this link. Useful both for
          reconfiguration (able to disable a FIFO when it is empty) and debugging.

      - name: MAC_NUM
        bits: 4..0
        access: RO/H
        reset: 0x1f
        typical: --
        description: |
          MAC assigned to the given PKO TX FIFO. A value of 0x1F means unassigned. These register
          values are derived automatically by the hardware from the PKO_MAC(0..27)_CFG[FIFO_NUM]
          settings.


  - name: PKO_PTGF(0..7)_CFG
    title: PKO TX FIFO Groups Configuration Register
    address: 0x1540000900200 + a*0x8
    bus: NCB
    description: This register configurations specific to the PKO TX FIFO groups (clusters of four PKO TX FIFOs).
    fields:
      - name: --
        bits: 63..7
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RESET
        bits: 6
        access: R/W
        reset: 0
        typical: --
        description: |
          This bit resets the address pointers for the FIFOs in this group. This should only be
          performed when a PTGF is empty and the SIZE field is to be being changed.

      - name: RATE
        bits: 5..3
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Each PTGF can support up to 100 Gb/s. The total aggregate rate across all FIFOs (including
          the NULL) should never exceed 250 Gb/s. This field represents the rate for each active
          FIFO
          in PEB; thus the calculation for throughput is a function of the SIZE field and whether or
          not the FIFO is assigned to a MAC in PKO_MAC(0..27)_CFG.
          0x0 = 6.25 Gb/s.
          0x1 = 12.5 Gb/s.
          0x2 = 25 Gb/s.
          0x3 = 50 Gb/s.
          0x4 = 100 Gb/s.
          else reserved.

      - name: SIZE
        bits: 2..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          "PKO supports up to 29 independent TX FIFOs where 0-27 are physical and 28 is virtual. The
          FIFOs are grouped into 8 sets of four contiguously numbered queues where each FIFO has a
          base storage amount of 2.5K bytes of buffering.
          PKO_PTGF(0)_CFG -> FIFO# 0-3
          PKO_PTGF(1)_CFG -> FIFO# 4-7
          PKO_PTGF(2)_CFG -> FIFO# 8-11
          PKO_PTGF(3)_CFG -> FIFO# 12-15
          PKO_PTGF(4)_CFG -> FIFO# 16-19
          PKO_PTGF(5)_CFG -> FIFO# 20-23
          PKO_PTGF(6)_CFG -> FIFO# 24-27
          PKO_PTGF(7)_CFG -> FIFO# 28 (Virtual/NULL)
          Within each set, 2 or 4 FIFOs can be combined to produce a larger FIFO if desired. The
          SIZE field is used to configure the number and depth of the FIFOs in a set. The supported
          options for a FIFO set are as follows:
          SIZE: Set of 4 Contiguously Numbered FIFOs
          ------------------------------------------
          xxx      Queue0  Queue1  Queue2  Queue3
          000 :     2.5k    2.5k    2.5k    2.5k
          001 :     5.0k    0.0k    2.5k    2.5k
          010 :     2.5k    2.5k    5.0k    0.0k
          011 :     5.0k    0.0k    5.0k    0.0k
          100 :    10.0k    0.0k    0.0k    0.0k

          Note: 101-111 are illegal SIZE values and should not be used.
          Note that when a FIFO is set to a size of 0K bytes, FIFO_NUM is no longer legal and cannot
          be assigned to an active MAC. For example, for the set of FIFOs 8-11, if the
          PKO_PTGF(2)_CFG[SIZE] = 3'b100, then FIFO_NUMs 9, 10 and 11 are no longer valid. Only
          FIFO_NUM = 8 is available from this set for assignment to a MAC because all of the 10
          Kbytes of buffering was configured to FIFO#8.
          FIFO_NUM = 28 is a virtual FIFO and is used exclusively to indicate the NULL FIFO. Packets
          targeting the NULL FIFO are dropped by PKO and their buffers returned to the FPA. The SIZE
          field for PKO_PTGF(7) should always be set to zero. Modifications to this field require
          two writes. The first write must assert PKO_PTGF(0..7)_CFG[RESET] to reset the address
          pointers for the FIFOS in this group. The second write clears the RESET bit as well as
          configures the new SIZE values."


  - name: PKO_PTF_IOBP_CFG
    title: PKO IOBP Interface Configuration Register
    address: 0x1540000900300
    bus: NCB
    fields:
      - name: --
        bits: 63..43
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: IOBP0_L2_ALLOCATE
        bits: 42
        access: R/W
        reset: 0
        typical: 0
        description: Determine L2 allocation (1 = no allocation) when performing IOBP0 requests.

      - name: IOBP1_MAGIC_ADDR
        bits: 41..7
        access: R/W
        reset: 0x0
        typical: 0x0
        description: IOBP1 read address to be used for any dummy reads

      - name: MAX_READ_SIZE
        bits: 6..0
        access: R/W
        reset: 0x0
        typical: 0x48
        description: Maximum number of IOBP1 read requests outstanding to be allowed by any given PEB TX FIFO.


  - name: PKO_PEB_NCB_CFG
    title: PKO PEB NCB Interface Configuration Register
    address: 0x1540000900308
    bus: NCB
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RSTP
        bits: 0
        access: RAZ
        reset: --
        typical: --
        attributes:
          chip_pass: "o78<2.0"
        description: Reserved.

      - name: RSTP
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        attributes:
          chip_pass: "o78>=2.0"
        description: Convert STP operations to RSTP. Added in pass 2.


  - name: PKO_FORMAT(0..127)_CTL
    title: PKO Packet Marking Format Register
    address: 0x1540000900800 + a*0x8
    bus: NCB
    fields:
      - name: --
        bits: 63..28
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: IP4_CK
        bits: 27
        access: R/W
        reset: 0
        typical: 0
        description: IPv4 header checksum recalculate

      - name: OFFSET
        bits: 26..16
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Bits to add to PKO_SEND_EXT[MARKPTR]*8 to determine where to start marking.

      - name: Y_MASK
        bits: 15..12
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Yellow mark mask. Corresponding bits in packet's data are cleared when marking packet yellow.

      - name: Y_VAL
        bits: 11..8
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Yellow mark value. Corresponding bits in packet's data are set when marking packet yellow.

      - name: R_MASK
        bits: 7..4
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Red mark mask. Corresponding bits in packet's data are cleared when marking packet red.

      - name: R_VAL
        bits: 3..0
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Red mark value. Corresponding bits in packet's data are set when marking packet red.


  - name: PKO_PEB_ERR_INT
    title: PKO Error Interrupt Status Register 0
    address: 0x1540000900C00
    bus: NCB
    fields:
      - name: --
        bits: 63..10
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PEB_MACX_CFG_WR_ERR
        bits: 9
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Asserted when software writes a FIFO number to PKO_MAC(0..27)_CFG when that FIFO is
          already assigned. Throws PKO_INTSN_E::PEB_MACX_CFG_WR_ERR.

      - name: PEB_MAX_LINK_ERR
        bits: 8
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Asserted when 200 LINK segments have been followed. Indicates likelihood of infinite loop.
          Throws PKO_INTSN_E::PEB_MAX_LINK_ERR.

      - name: PEB_SUBD_SIZE_ERR
        bits: 7
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Asserted when a SEND_LINK/GATHER/IMM/JUMP subD has size=0. Throws
          PKO_INTSN_E::PEB_SUBD_SIZE_ERR.

      - name: PEB_SUBD_ADDR_ERR
        bits: 6
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Asserted when the address of a FREE/MEM/LINK/LINK segment/JUMP/GATHER subD is 0x0. Throws
          PKO_INTSN_E::PEB_SUBD_ADDR_ERR.

      - name: PEB_TRUNC_ERR
        bits: 5
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Asserted when a PD has truncated data. Throws PKO_INTSN_E::PEB_TRUNC_ERR.

      - name: PEB_PAD_ERR
        bits: 4
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Asserted when a PD has data padded to it (SEND_HDR[TOTAL] < sum(SEND_DATA[size])). Throws
          PKO_INTSN_E::PEB_PAD_ERR.

      - name: PEB_PSE_FIFO_ERR
        bits: 3
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Asserted when PSE sends PD information for a nonconfigured FIFO. Throws
          PKO_INTSN_E::PEB_PSE_FIFO_ERR.

      - name: PEB_FCS_SOP_ERR
        bits: 2
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Asserted when FCS SOP value greater than packet size detected. Throws
          PKO_INTSN_E::PEB_FCS_SOP_ERR.

      - name: PEB_JUMP_DEF_ERR
        bits: 1
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Asserted when JUMP subdescriptor is not last in a PD. Throws
          PKO_INTSN_E::PEB_JUMP_DEF_ERR.

      - name: PEB_EXT_HDR_DEF_ERR
        bits: 0
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Asserted when EXT_HDR is not the second sub-descriptor in a PD. Throws
          PKO_INTSN_E::PEB_EXT_HDR_DEF_ERR.


  - name: PKO_PEB_EXT_HDR_DEF_ERR_INFO
    title: PEB_EXT_HDR_DEF_ERR Error Information Register
    address: 0x1540000900C08
    bus: NCB
    fields:
      - name: --
        bits: 63..20
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: VAL
        bits: 19
        access: RO/H
        reset: 0
        typical: 0
        description: Asserted when PKO_PEB_ERR_INT[PEB_EXT_HDR_DEF_ERR] is set.

      - name: FIFO
        bits: 18..12
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: FIFO number associated with the captured PEB_EXT_HDR_DEF_ERR.

      - name: CHAN
        bits: 11..0
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: Channel number associated with the captured PEB_EXT_HDR_DEF_ERR.


  - name: PKO_PEB_JUMP_DEF_ERR_INFO
    title: PEB_JUMP_DEF_ERR Error Information Register
    address: 0x1540000900C10
    bus: NCB
    fields:
      - name: --
        bits: 63..20
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: VAL
        bits: 19
        access: RO/H
        reset: 0
        typical: 0
        description: Asserted when PKO_PEB_ERR_INT[PEB_JUMP_DEF_ERR] is set.

      - name: FIFO
        bits: 18..12
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: FIFO number associated with the captured PEB_JUMP_DEF_ERR.

      - name: CHAN
        bits: 11..0
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: Channel number associated with the captured PEB_JUMP_DEF_ERR.


  - name: PKO_PEB_FCS_SOP_ERR_INFO
    title: PEB_FCS_SOP_ERR Error Information Register
    address: 0x1540000900C18
    bus: NCB
    fields:
      - name: --
        bits: 63..20
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: VAL
        bits: 19
        access: RO/H
        reset: 0
        typical: 0
        description: Asserted when PKO_PEB_ERR_INT[PEB_FCS_SOP_ERR] is set.

      - name: FIFO
        bits: 18..12
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: FIFO number associated with the captured PEB_FCS_SOP_ERR.

      - name: CHAN
        bits: 11..0
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: Channel number associated with the captured PEB_FCS_SOP_ERR.


  - name: PKO_PEB_PSE_FIFO_ERR_INFO
    title: PEB_PSE_FIFO_ERR Error Information Register
    address: 0x1540000900C20
    bus: NCB
    fields:
      - name: --
        bits: 63..20
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: VAL
        bits: 19
        access: RO/H
        reset: 0
        typical: 0
        description: Asserted when PKO_PEB_ERR_INT[PEB_PSE_FIFO_ERR] is set.

      - name: FIFO
        bits: 18..12
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: FIFO number associated with the captured PEB_PSE_FIFO_ERR.

      - name: CHAN
        bits: 11..0
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: Channel number associated with the captured PEB_PSE_FIFO_ERR.


  - name: PKO_PEB_PAD_ERR_INFO
    title: PEB_PAD_ERR Error Information Register
    address: 0x1540000900C28
    bus: NCB
    fields:
      - name: --
        bits: 63..20
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: VAL
        bits: 19
        access: RO/H
        reset: 0
        typical: 0
        description: Asserted when PKO_PEB_ERR_INT[PEB_PAD_ERR] is set.

      - name: FIFO
        bits: 18..12
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: FIFO number associated with the captured PEB_PAD_ERR.

      - name: CHAN
        bits: 11..0
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: Channel number associated with the captured PEB_PAD_ERR.


  - name: PKO_PEB_TRUNC_ERR_INFO
    title: PEB_TRUNC_ERR Error Information Register
    address: 0x1540000900C30
    bus: NCB
    fields:
      - name: --
        bits: 63..20
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: VAL
        bits: 19
        access: RO/H
        reset: 0
        typical: 0
        description: Asserted when PKO_PEB_ERR_INT[PEB_TRUNC_ERR] is set.

      - name: FIFO
        bits: 18..12
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: FIFO number associated with the captured PEB_TRUNC_ERR.

      - name: CHAN
        bits: 11..0
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: Channel number associated with the captured PEB_TRUNC_ERR.


  - name: PKO_PEB_SUBD_ADDR_ERR_INFO
    title: PEB_SUBD_ADDR_ERR Error Information Register
    address: 0x1540000900C38
    bus: NCB
    fields:
      - name: --
        bits: 63..20
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: VAL
        bits: 19
        access: RO/H
        reset: 0
        typical: 0
        description: Asserted when PKO_PEB_ERR_INT[PEB_SUBD_ADDR_ERR] is set.

      - name: FIFO
        bits: 18..12
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: FIFO number associated with the captured PEB_SUBD_ADDR_ERR.

      - name: CHAN
        bits: 11..0
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: Channel number associated with the captured PEB_SUBD_ADDR_ERR.


  - name: PKO_PEB_SUBD_SIZE_ERR_INFO
    title: PEB_SUBD_SIZE_ERR Error Information Register
    address: 0x1540000900C40
    bus: NCB
    fields:
      - name: --
        bits: 63..20
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: VAL
        bits: 19
        access: RO/H
        reset: 0
        typical: 0
        description: Asserted when PKO_PEB_ERR_INT[PEB_SUBD_SIZE_ERR] is set.

      - name: FIFO
        bits: 18..12
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: FIFO number associated with the captured PEB_SUBD_SIZE_ERR.

      - name: CHAN
        bits: 11..0
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: Channel number associated with the captured PEB_SUBD_SIZE_ERR.


  - name: PKO_PEB_MAX_LINK_ERR_INFO
    title: PEB_MAX_LINK_ERR Error Information Register
    address: 0x1540000900C48
    bus: NCB
    fields:
      - name: --
        bits: 63..20
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: VAL
        bits: 19
        access: RO/H
        reset: 0
        typical: 0
        description: Asserted when PKO_PEB_ERR_INT[PEB_MAX_LINK_ERR] is set.

      - name: FIFO
        bits: 18..12
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: FIFO number associated with the captured PEB_MAX_LINK_ERR.

      - name: CHAN
        bits: 11..0
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: Channel number associated with the captured PEB_MAX_LINK_ERR.


  - name: PKO_PEB_MACX_CFG_WR_ERR_INFO
    title: PEB_MACX_CFG_WR_ERR Error Information Register
    address: 0x1540000900C50
    bus: NCB
    fields:
      - name: --
        bits: 63..8
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: VAL
        bits: 7
        access: RO/H
        reset: 0
        typical: 0
        description: Asserted when PKO_PEB_ERR_INT[PEB_MACX_CFG_WR_ERR] is set.

      - name: MAC
        bits: 6..0
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: MAC number associated with the captured PEB_MACX_CFG_WR_ERR.


  - name: PKO_PEB_BIST_STATUS
    title: PEB BIST Status Information Register
    address: 0x1540000900D00
    bus: NCB
    description: Each bit is the BIST result of an individual memory (per bit, 0 = pass and 1 = fail).
    fields:
      - name: --
        bits: 63..26
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: ADD_WORK_FIFO
        bits: 25
        access: RO
        reset: 0
        typical: --
        description: ADD_WORK_FIFO RAM BIST status.

      - name: PDM_PSE_BUF_RAM
        bits: 24
        access: RO
        reset: 0
        typical: --
        description: PDM_PSE_BUF RAM BIST status.

      - name: IOBP0_FIFO_RAM
        bits: 23
        access: RO
        reset: 0
        typical: --
        description: IOBP0_FIFO RAM BIST status.

      - name: IOBP1_FIFO_RAM
        bits: 22
        access: RO
        reset: 0
        typical: --
        description: IOBP1_FIFO RAM BIST status.

      - name: STATE_MEM0
        bits: 21
        access: RO
        reset: 0
        typical: --
        description: STATE_MEM0 RAM BIST status.

      - name: STATE_MEM1
        bits: 20
        access: RO
        reset: 0
        typical: --
        description: STATE_MEM1 RAM BIST status.

      - name: STATE_MEM2
        bits: 19
        access: RO
        reset: 0
        typical: --
        description: STATE_MEM2 RAM BIST status.

      - name: STATE_MEM3
        bits: 18
        access: RO
        reset: 0
        typical: --
        description: STATE_MEM3 RAM BIST status.

      - name: IOBP1_UID_FIFO_RAM
        bits: 17
        access: RO
        reset: 0
        typical: --
        description: IOBP1_UID_FIFO RAM BIST status.

      - name: NXT_LINK_PTR_RAM
        bits: 16
        access: RO
        reset: 0
        typical: --
        description: NXT_LINK_PTR RAM BIST status.

      - name: PD_BANK0_RAM
        bits: 15
        access: RO
        reset: 0
        typical: --
        description: PD_BANK0 RAM BIST status.

      - name: PD_BANK1_RAM
        bits: 14
        access: RO
        reset: 0
        typical: --
        description: PD_BANK1 RAM BIST status.

      - name: PD_BANK2_RAM
        bits: 13
        access: RO
        reset: 0
        typical: --
        description: PD_BANK2 RAM BIST status.

      - name: PD_BANK3_RAM
        bits: 12
        access: RO
        reset: 0
        typical: --
        description: PD_BANK3 RAM BIST status.

      - name: PD_VAR_BANK_RAM
        bits: 11
        access: RO
        reset: 0
        typical: --
        description: PD_VAR_BANK RAM BIST status.

      - name: PDM_RESP_BUF_RAM
        bits: 10
        access: RO
        reset: 0
        typical: --
        description: PDM_RESP_BUF RAM BIST status.

      - name: TX_FIFO_PKT_RAM
        bits: 9
        access: RO
        reset: 0
        typical: --
        description: TX_FIFO_PKT RAM BIST status.

      - name: TX_FIFO_HDR_RAM
        bits: 8
        access: RO
        reset: 0
        typical: --
        description: TX_FIFO_HDR RAM BIST status.

      - name: TX_FIFO_CRC_RAM
        bits: 7
        access: RO
        reset: 0
        typical: --
        description: TX_FIFO_CRC RAM BIST status.

      - name: TS_ADDWORK_RAM
        bits: 6
        access: RO
        reset: 0
        typical: --
        description: TS_ADDWORK RAM BIST status.

      - name: SEND_MEM_TS_FIFO
        bits: 5
        access: RO
        reset: 0
        typical: --
        description: SEND_MEM_TS_FIFO RAM BIST status.

      - name: SEND_MEM_STDN_FIFO
        bits: 4
        access: RO
        reset: 0
        typical: --
        description: SEND_MEM_STDN_FIFO RAM BIST status.

      - name: SEND_MEM_FIFO
        bits: 3
        access: RO
        reset: 0
        typical: --
        description: SEND_MEM_FIFO RAM BIST status.

      - name: PKT_MRK_RAM
        bits: 2
        access: RO
        reset: 0
        typical: --
        description: PKT_MRK RAM BIST status.

      - name: PEB_ST_INF_RAM
        bits: 1
        access: RO
        reset: 0
        typical: --
        description: PEB_ST_INF RAM BIST status.

      - name: --
        bits: 0
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.


  - name: PKO_PEB_ECC_CTL1
    title: PKO PEB RAM ECC Control Register 1
    address: 0x15400009FFFA8
    bus: NCB
    attributes:
      mem_to_csr: "True"
      regtest_skip: "True"
    fields:
      - name: TS_ADDWORK_RAM_FLIP
        bits: 63..62
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TS_ADDWORK_RAM flip syndrome bits on write.

      - name: TS_ADDWORK_RAM_CDIS
        bits: 61
        access: R/W
        reset: 0
        typical: 0
        description: TS_ADDWORK_RAM ECC correction disable.

      - name: --
        bits: 60..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PEB_ECC_CTL0
    title: PKO PEB RAM ECC Control Register 0
    address: 0x15400009FFFD0
    bus: NCB
    attributes:
      mem_to_csr: "True"
      regtest_skip: "True"
    fields:
      - name: IOBP1_UID_FIFO_RAM_FLIP
        bits: 63..62
        access: R/W
        reset: 0x0
        typical: 0x0
        description: IOBP1_UID_FIFO_RAM flip syndrome bits on write.

      - name: IOBP1_UID_FIFO_RAM_CDIS
        bits: 61
        access: R/W
        reset: 0
        typical: 0
        description: IOBP1_UID_FIFO_RAM ECC correction disable.

      - name: IOBP0_FIFO_RAM_FLIP
        bits: 60..59
        access: R/W
        reset: 0x0
        typical: 0x0
        description: IOBP0_FIFO_RAM flip syndrome bits on write.

      - name: IOBP0_FIFO_RAM_CDIS
        bits: 58
        access: R/W
        reset: 0
        typical: 0
        description: IOBP0_FIFO_RAM ECC correction disable.

      - name: IOBP1_FIFO_RAM_FLIP
        bits: 57..56
        access: R/W
        reset: 0x0
        typical: 0x0
        description: IOBP1_FIFO_RAM flip syndrome bits on write.

      - name: IOBP1_FIFO_RAM_CDIS
        bits: 55
        access: R/W
        reset: 0
        typical: 0
        description: IOBP1_FIFO_RAM ECC correction disable.

      - name: PDM_RESP_BUF_RAM_FLIP
        bits: 54..53
        access: R/W
        reset: 0x0
        typical: 0x0
        description: PDM_RESP_BUF_RAM flip syndrome bits on write.

      - name: PDM_RESP_BUF_RAM_CDIS
        bits: 52
        access: R/W
        reset: 0
        typical: 0
        description: PDM_RESP_BUF_RAM ECC correction disable.

      - name: PDM_PSE_BUF_RAM_FLIP
        bits: 51..50
        access: R/W
        reset: 0x0
        typical: 0x0
        description: PDM_PSE_BUF_RAM flip syndrome bits on write.

      - name: PDM_PSE_BUF_RAM_CDIS
        bits: 49
        access: R/W
        reset: 0
        typical: 0
        description: PDM_PSE_BUF_RAM ECC correction disable.

      - name: --
        bits: 48..46
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PEB_ST_INF_RAM_FLIP
        bits: 45..44
        access: R/W
        reset: 0x0
        typical: 0x0
        description: PEB_ST_INF_RAM flip syndrome bits on write.

      - name: PEB_ST_INF_RAM_CDIS
        bits: 43
        access: R/W
        reset: 0
        typical: 0
        description: PEB_ST_INF_RAM ECC correction disable.

      - name: PD_BANK3_RAM_FLIP
        bits: 42..41
        access: R/W
        reset: 0x0
        typical: 0x0
        description: PD_BANK3_RAM flip syndrome bits on write.

      - name: PD_BANK3_RAM_CDIS
        bits: 40
        access: R/W
        reset: 0
        typical: 0
        description: PD_BANK3_RAM ECC correction disable.

      - name: PD_BANK2_RAM_FLIP
        bits: 39..38
        access: R/W
        reset: 0x0
        typical: 0x0
        description: PD_BANK2_RAM flip syndrome bits on write.

      - name: PD_BANK2_RAM_CDIS
        bits: 37
        access: R/W
        reset: 0
        typical: 0
        description: PD_BANK2_RAM ECC correction disable.

      - name: PD_BANK1_RAM_FLIP
        bits: 36..35
        access: R/W
        reset: 0x0
        typical: 0x0
        description: PD_BANK1_RAM flip syndrome bits on write.

      - name: PD_BANK1_RAM_CDIS
        bits: 34
        access: R/W
        reset: 0
        typical: 0
        description: PD_BANK1_RAM ECC correction disable.

      - name: PD_BANK0_RAM_FLIP
        bits: 33..32
        access: R/W
        reset: 0x0
        typical: 0x0
        description: PD_BANK0_RAM flip syndrome bits on write.

      - name: PD_BANK0_RAM_CDIS
        bits: 31
        access: R/W
        reset: 0
        typical: 0
        description: PD_BANK0_RAM ECC correction disable.

      - name: PD_VAR_BANK_RAM_FLIP
        bits: 30..29
        access: R/W
        reset: 0x0
        typical: 0x0
        description: PD_VAR_BANK_RAM flip syndrome bits on write.

      - name: PD_VAR_BANK_RAM_CDIS
        bits: 28
        access: R/W
        reset: 0
        typical: 0
        description: PD_VAR_BANK_RAM ECC correction disable.

      - name: TX_FIFO_CRC_RAM_FLIP
        bits: 27..26
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TX_FIFO_CRC_RAM flip syndrome bits on write.

      - name: TX_FIFO_CRC_RAM_CDIS
        bits: 25
        access: R/W
        reset: 0
        typical: 0
        description: TX_FIFO_CRC_RAM ECC correction disable.

      - name: TX_FIFO_HDR_RAM_FLIP
        bits: 24..23
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TX_FIFO_HDR_RAM flip syndrome bits on write.

      - name: TX_FIFO_HDR_RAM_CDIS
        bits: 22
        access: R/W
        reset: 0
        typical: 0
        description: TX_FIFO_HDR_RAM ECC correction disable.

      - name: TX_FIFO_PKT_RAM_FLIP
        bits: 21..20
        access: R/W
        reset: 0x0
        typical: 0x0
        description: TX_FIFO_PKT_RAM flip syndrome bits on write.

      - name: TX_FIFO_PKT_RAM_CDIS
        bits: 19
        access: R/W
        reset: 0
        typical: 0
        description: TX_FIFO_PKT_RAM ECC correction disable.

      - name: ADD_WORK_FIFO_FLIP
        bits: 18..17
        access: R/W
        reset: 0x0
        typical: 0x0
        description: ADD_WORK_FIFO flip syndrome bits on write.

      - name: ADD_WORK_FIFO_CDIS
        bits: 16
        access: R/W
        reset: 0
        typical: 0
        description: ADD_WORK_FIFO ECC correction disable.

      - name: SEND_MEM_FIFO_FLIP
        bits: 15..14
        access: R/W
        reset: 0x0
        typical: 0x0
        description: SEND_MEM_FIFO flip syndrome bits on write.

      - name: SEND_MEM_FIFO_CDIS
        bits: 13
        access: R/W
        reset: 0
        typical: 0
        description: SEND_MEM_FIFO ECC correction disable.

      - name: SEND_MEM_STDN_FIFO_FLIP
        bits: 12..11
        access: R/W
        reset: 0x0
        typical: 0x0
        description: SEND_MEM_STDN_FIFO flip syndrome bits on write.

      - name: SEND_MEM_STDN_FIFO_CDIS
        bits: 10
        access: R/W
        reset: 0
        typical: 0
        description: SEND_MEM_STDN_FIFO ECC correction disable.

      - name: SEND_MEM_TS_FIFO_FLIP
        bits: 9..8
        access: R/W
        reset: 0x0
        typical: 0x0
        description: SEND_MEM_TS_FIFO flip syndrome bits on write.

      - name: SEND_MEM_TS_FIFO_CDIS
        bits: 7
        access: R/W
        reset: 0
        typical: 0
        description: SEND_MEM_TS_FIFO ECC correction disable.

      - name: NXT_LINK_PTR_RAM_FLIP
        bits: 6..5
        access: R/W
        reset: 0x0
        typical: 0x0
        description: NXT_LINK_PTR_RAM flip syndrome bits on write.

      - name: NXT_LINK_PTR_RAM_CDIS
        bits: 4
        access: R/W
        reset: 0
        typical: 0
        description: NXT_LINK_PTR_RAM ECC correction disable.

      - name: PKT_MRK_RAM_FLIP
        bits: 3..2
        access: R/W
        reset: 0x0
        typical: 0x0
        description: PKT_MRK_RAM flip syndrome bits on write.

      - name: PKT_MRK_RAM_CDIS
        bits: 1
        access: R/W
        reset: 0
        typical: 0
        description: PKT_MRK_RAM ECC correction disable.

      - name: --
        bits: 0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PEB_ECC_DBE_STS_CMB0
    title: PKO PEB RAM ECC DBE Status Combine Register 0
    address: 0x15400009FFFD8
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: PEB_DBE_CMB0
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          This bit is the logical OR of all bits in PKO_PEB_ECC_DBE_STS. To clear this bit, software
          must clear bits in PKO_PEB_ECC_DBE_STS. When this bit is set, the corresponding interrupt
          is set. Throws PKO_INTSN_E::PKO_PEB_DBE_CMB0. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_iobp1_uid_fifo_i
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_iobp0_fifo_i
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_iobp1_fifo_i
          pko_pnr3.pko_pnr3_peb.pko_peb_pdm_intf_i.pko_peb_pdm_resp_buf_i
          pko_pnr3.pko_pnr3_peb.pko_peb_pdm_intf_i.pko_peb_pse_buf_i
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_state_info_mem_i
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_pd_mem_bank3_i
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_pd_mem_bank0_i
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_pd_mem_bank1_i
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_pd_mem_bank2_i
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_pd_var_mem_bank_i
          pko_pnr3.pko_pnr3_peb.pko_peb_tx_fifo_i.pko_peb_tx_fifo_crc_i
          pko_pnr3.pko_pnr3_peb.pko_peb_tx_fifo_i.pko_peb_tx_fifo_hdr_i
          pko_pnr3.pko_pnr3_peb.pko_peb_tx_fifo_i.pko_peb_tx_fifo_pkt_i
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_addwork_proc_i.pko_peb_add_work_fifo_i
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_sendmem_proc_i.pko_peb_send_mem_fifo_i
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_sendmem_proc_i.pko_peb_send_mem_stdn_fifo_i
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_sendmem_proc_i.pko_peb_send_mem_ts_fifo_i
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_nxt_link_ptr_mem_i
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_pkt_mrk_mem_i
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_addwork_proc_i.pko_peb_ts_addwork_mem_i

      - name: --
        bits: 62..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PEB_ECC_SBE_STS_CMB0
    title: PKO PEB RAM ECC SBE Status Combine Register 0
    address: 0x15400009FFFE8
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: PEB_SBE_CMB0
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          This bit is the logical OR of all bits in PKO_PEB_ECC_SBE_STS. To clear this bit, software
          must clear bits in PKO_PEB_ECC_SBE_STS. When this bit is set, the corresponding interrupt
          is set. Throws PKO_INTSN_E::PKO_PEB_SBE_CMB0. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_iobp1_uid_fifo_i
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_iobp0_fifo_i
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_iobp1_fifo_i
          pko_pnr3.pko_pnr3_peb.pko_peb_pdm_intf_i.pko_peb_pdm_resp_buf_i
          pko_pnr3.pko_pnr3_peb.pko_peb_pdm_intf_i.pko_peb_pse_buf_i
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_state_info_mem_i
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_pd_mem_bank3_i
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_pd_mem_bank0_i
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_pd_mem_bank1_i
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_pd_mem_bank2_i
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_pd_var_mem_bank_i
          pko_pnr3.pko_pnr3_peb.pko_peb_tx_fifo_i.pko_peb_tx_fifo_crc_i
          pko_pnr3.pko_pnr3_peb.pko_peb_tx_fifo_i.pko_peb_tx_fifo_hdr_i
          pko_pnr3.pko_pnr3_peb.pko_peb_tx_fifo_i.pko_peb_tx_fifo_pkt_i
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_addwork_proc_i.pko_peb_add_work_fifo_i
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_sendmem_proc_i.pko_peb_send_mem_fifo_i
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_sendmem_proc_i.pko_peb_send_mem_stdn_fifo_i
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_sendmem_proc_i.pko_peb_send_mem_ts_fifo_i
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_nxt_link_ptr_mem_i
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_pkt_mrk_mem_i
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_addwork_proc_i.pko_peb_ts_addwork_mem_i

      - name: --
        bits: 62..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PEB_ECC_DBE_STS0
    title: PKO PEB RAM ECC DBE Status Register 0
    address: 0x15400009FFFF0
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: IOBP1_UID_FIFO_RAM_DBE
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for IOBP1_UID_FIFO_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_iobp1_uid_fifo_i

      - name: IOBP0_FIFO_RAM_DBE
        bits: 62
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for IOBP0_FIFO_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_iobp0_fifo_i

      - name: IOBP1_FIFO_RAM_DBE
        bits: 61
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for IOBP1_FIFO_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_iobp1_fifo_i

      - name: PDM_RESP_BUF_RAM_DBE
        bits: 60
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for PDM_RESP_BUF_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_pdm_intf_i.pko_peb_pdm_resp_buf_i

      - name: PDM_PSE_BUF_RAM_DBE
        bits: 59
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for PDM_PSE_BUF_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_pdm_intf_i.pko_peb_pse_buf_i

      - name: --
        bits: 58
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PEB_ST_INF_RAM_DBE
        bits: 57
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for PEB_ST_INF_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_state_info_mem_i

      - name: PD_BANK3_RAM_DBE
        bits: 56
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for PD_BANK3_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_pd_mem_bank3_i

      - name: PD_BANK2_RAM_DBE
        bits: 55
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for PD_BANK2_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_pd_mem_bank2_i

      - name: PD_BANK1_RAM_DBE
        bits: 54
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for PD_BANK1_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_pd_mem_bank1_i

      - name: PD_BANK0_RAM_DBE
        bits: 53
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for PD_BANK0_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_pd_mem_bank0_i

      - name: PD_VAR_BANK_RAM_DBE
        bits: 52
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for PD_VAR_BANK_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_pd_var_mem_bank_i

      - name: TX_FIFO_CRC_RAM_DBE
        bits: 51
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TX_FIFO_CRC_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_tx_fifo_i.pko_peb_tx_fifo_crc_i

      - name: TX_FIFO_HDR_RAM_DBE
        bits: 50
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TX_FIFO_HDR_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_tx_fifo_i.pko_peb_tx_fifo_hdr_i

      - name: TX_FIFO_PKT_RAM_DBE
        bits: 49
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TX_FIFO_PKT_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_tx_fifo_i.pko_peb_tx_fifo_pkt_i

      - name: ADD_WORK_FIFO_DBE
        bits: 48
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for ADD_WORK_FIFO. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_addwork_proc_i.pko_peb_add_work_fifo_i

      - name: SEND_MEM_FIFO_DBE
        bits: 47
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for SEND_MEM_FIFO. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_sendmem_proc_i.pko_peb_send_mem_fifo_i

      - name: SEND_MEM_STDN_FIFO_DBE
        bits: 46
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for SEND_MEM_STDN_FIFO. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_sendmem_proc_i.pko_peb_send_mem_stdn_fifo_i

      - name: SEND_MEM_TS_FIFO_DBE
        bits: 45
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for SEND_MEM_TS_FIFO. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_sendmem_proc_i.pko_peb_send_mem_ts_fifo_i

      - name: NXT_LINK_PTR_RAM_DBE
        bits: 44
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for NXT_LINK_PTR_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_nxt_link_ptr_mem_i

      - name: PKT_MRK_RAM_DBE
        bits: 43
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for PKT_MRK_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_pkt_mrk_mem_i

      - name: TS_ADDWORK_RAM_DBE
        bits: 42
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for TS_ADDWORK_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_addwork_proc_i.pko_peb_ts_addwork_mem_i

      - name: --
        bits: 41..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_PEB_ECC_SBE_STS0
    title: PKO PEB RAM ECC SBE Status Register 0
    address: 0x15400009FFFF8
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: IOBP1_UID_FIFO_RAM_SBE
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for IOBP1_UID_FIFO_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_iobp1_uid_fifo_i

      - name: IOBP0_FIFO_RAM_SBE
        bits: 62
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for IOBP0_FIFO_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_iobp0_fifo_i

      - name: IOBP1_FIFO_RAM_SBE
        bits: 61
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for IOBP1_FIFO_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_iobp1_fifo_i

      - name: PDM_RESP_BUF_RAM_SBE
        bits: 60
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for PDM_RESP_BUF_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_pdm_intf_i.pko_peb_pdm_resp_buf_i

      - name: PDM_PSE_BUF_RAM_SBE
        bits: 59
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for PDM_PSE_BUF_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_pdm_intf_i.pko_peb_pse_buf_i

      - name: --
        bits: 58
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PEB_ST_INF_RAM_SBE
        bits: 57
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for PEB_ST_INF_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_state_info_mem_i

      - name: PD_BANK3_RAM_SBE
        bits: 56
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for PD_BANK3_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_pd_mem_bank3_i

      - name: PD_BANK2_RAM_SBE
        bits: 55
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for PD_BANK2_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_pd_mem_bank2_i

      - name: PD_BANK1_RAM_SBE
        bits: 54
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for PD_BANK1_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_pd_mem_bank1_i

      - name: PD_BANK0_RAM_SBE
        bits: 53
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for PD_BANK1_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_pd_mem_bank0_i

      - name: PD_VAR_BANK_RAM_SBE
        bits: 52
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for PD_VAR_BANK_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_pd_var_mem_bank_i

      - name: TX_FIFO_CRC_RAM_SBE
        bits: 51
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TX_FIFO_CRC_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_tx_fifo_i.pko_peb_tx_fifo_crc_i

      - name: TX_FIFO_HDR_RAM_SBE
        bits: 50
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TX_FIFO_HDR_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_tx_fifo_i.pko_peb_tx_fifo_hdr_i

      - name: TX_FIFO_PKT_RAM_SBE
        bits: 49
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TX_FIFO_PKT_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_tx_fifo_i.pko_peb_tx_fifo_pkt_i

      - name: ADD_WORK_FIFO_SBE
        bits: 48
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for ADD_WORK_FIFO. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_addwork_proc_i.pko_peb_add_work_fifo_i

      - name: SEND_MEM_FIFO_SBE
        bits: 47
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for SEND_MEM_FIFO. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_sendmem_proc_i.pko_peb_send_mem_fifo_i

      - name: SEND_MEM_STDN_FIFO_SBE
        bits: 46
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for SEND_MEM_STDN_FIFO. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_sendmem_proc_i.pko_peb_send_mem_stdn_fifo_i

      - name: SEND_MEM_TS_FIFO_SBE
        bits: 45
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for SEND_MEM_TS_FIFO. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_sendmem_proc_i.pko_peb_send_mem_ts_fifo_i

      - name: NXT_LINK_PTR_RAM_SBE
        bits: 44
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for NXT_LINK_PTR_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_nxt_link_ptr_mem_i

      - name: PKT_MRK_RAM_SBE
        bits: 43
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for PKT_MRK_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_state_mem_i.pko_peb_pkt_mrk_mem_i

      - name: TS_ADDWORK_RAM_SBE
        bits: 42
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for TS_ADDWORK_RAM. INTERNAL: Instances:
          pko_pnr3.pko_pnr3_peb.pko_peb_proc_i.pko_peb_addwork_proc_i.pko_peb_ts_addwork_mem_i

      - name: --
        bits: 41..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_MCI0_MAX_CRED(0..27)
    title: PKO MCI0 Maximum Credit Registers
    address: 0x1540000A00000 + a*0x8
    bus: NCB
    fields:
      - name: --
        bits: 63..12
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: MAX_CRED_LIM
        bits: 11..0
        access: R/W
        reset: 0x0
        typical: 0x0
        attributes:
          chip_pass: "o78<2.0"
        description: Max credit limit.

      - name: MAX_CRED_LIM
        bits: 11..0
        access: RO
        reset: 0x0
        typical: 0x0
        attributes:
          chip_pass: "o78>=2.0"
        description: Max credit limit. Deprecated in pass 2.


  - name: PKO_MCI0_CRED_CNT(0..27)
    title: PKO MCI0 Credit Count Registers
    address: 0x1540000A40000 + a*0x8
    bus: NCB
    fields:
      - name: --
        bits: 63..13
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: CRED_CNT
        bits: 12..0
        access: RO/H
        reset: 0x0
        typical: 0x0
        attributes:
          chip_pass: "o78<2.0"
        description: Credit count.

      - name: CRED_CNT
        bits: 12..0
        access: RAZ
        reset: --
        typical: --
        attributes:
          chip_pass: "o78>=2.0"
        description: Deprecated in pass 2.


  - name: PKO_MCI1_MAX_CRED(0..27)
    title: PKO MCI1 Maximum Credit Registers
    address: 0x1540000A80000 + a*0x8
    bus: NCB
    fields:
      - name: --
        bits: 63..12
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: MAX_CRED_LIM
        bits: 11..0
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Max credit limit.


  - name: PKO_MCI1_CRED_CNT(0..27)
    title: PKO MCI1 Credit Count Registers
    address: 0x1540000A80100 + a*0x8
    bus: NCB
    fields:
      - name: --
        bits: 63..13
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: CRED_CNT
        bits: 12..0
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: Credit count.


  - name: PKO_LUT(0..1023)
    title: PKO Channel to Queue Mapping LUT Registers
    address: 0x1540000B00000 + a*0x8
    bus: NCB
    fields:
      - name: --
        bits: 63..16
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: VALID
        bits: 15
        access: R/W
        reset: 0
        typical: 0
        description: Declares if the index in the LUT is valid.

      - name: --
        bits: 14
        access: RAZ
        reset: 0
        typical: 0
        description: Reserved.

      - name: PQ_IDX
        bits: 13..9
        access: R/W
        reset: 0x0
        typical: 0x0
        description: PQ index for channel return processing in the PSE.

      - name: QUEUE_NUMBER
        bits: 8..0
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Mapping from this channel to the programmed queue number.


  - name: PKO_LUT_BIST_STATUS
    title: PKO LUT BIST Status Register
    address: 0x1540000B02018
    bus: NCB
    attributes:
      dv_bist_all_fail_test: "ALL"
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: BIST_STATUS
        bits: 0
        access: RO
        reset: 0
        typical: 0
        description: C2Q LUT BIST status.


  - name: PKO_LUT_ECC_CTL0
    title: PKO LUT RAM ECC Control Register 0
    address: 0x1540000BFFFD0
    bus: NCB
    attributes:
      mem_to_csr: "True"
      regtest_skip: "True"
    fields:
      - name: C2Q_LUT_RAM_FLIP
        bits: 63..62
        access: R/W
        reset: 0x0
        typical: 0x0
        description: C2Q_LUT_RAM flip syndrome bits on write.

      - name: C2Q_LUT_RAM_CDIS
        bits: 61
        access: R/W
        reset: 0
        typical: 0
        description: C2Q_LUT_RAM ECC correction disable.

      - name: --
        bits: 60..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_LUT_ECC_DBE_STS_CMB0
    title: PKO LUT RAM ECC DBE Status Combine Register 0
    address: 0x1540000BFFFD8
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: LUT_DBE_CMB0
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          This bit is the logical OR of all bits in PKO_LUT_ECC_DBE_STS. To clear this bit, software
          must clear bits in PKO_LUT_ECC_DBE_STS. When this bit is set, the corresponding interrupt
          is set. Throws PKO_INTSN_E::PKO_LUT_DBE_CMB0. INTERNAL: Instances:
          pko_pnr2.nonpse.pko_c2q_lut.pko_c2q_lut_ram_i

      - name: --
        bits: 62..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_LUT_ECC_SBE_STS_CMB0
    title: PKO LUT RAM ECC SBE Status Combine Register 0
    address: 0x1540000BFFFE8
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: LUT_SBE_CMB0
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          This bit is the logical OR of all bits in PKO_LUT_ECC_SBE_STS. To clear this bit, software
          must clear bits in PKO_LUT_ECC_SBE_STS. When this bit is set, the corresponding interrupt
          is set. Throws PKO_INTSN_E::PKO_LUT_SBE_CMB0. INTERNAL: Instances:
          pko_pnr2.nonpse.pko_c2q_lut.pko_c2q_lut_ram_i

      - name: --
        bits: 62..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_LUT_ECC_DBE_STS0
    title: PKO LUT RAM ECC DBE Status Register 0
    address: 0x1540000BFFFF0
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: C2Q_LUT_RAM_DBE
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for C2Q_LUT_RAM. INTERNAL: Instances:
          pko_pnr2.nonpse.pko_c2q_lut.pko_c2q_lut_ram_i

      - name: --
        bits: 62..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_LUT_ECC_SBE_STS0
    title: PKO LUT RAM ECC SBE Status Register 0
    address: 0x1540000BFFFF8
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: C2Q_LUT_RAM_SBE
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for C2Q_LUT_RAM. INTERNAL: Instances:
          pko_pnr2.nonpse.pko_c2q_lut.pko_c2q_lut_ram_i

      - name: --
        bits: 62..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_DPFI_STATUS
    title: PKO Descriptor Manager FPA Interface Status Register
    address: 0x1540000C00000
    bus: NCB
    fields:
      - name: PTR_CNT
        bits: 63..32
        access: RAZ
        reset: --
        typical: --
        description: |
          The number of pointers currently in use for storing descriptors and meta-packets plus
          those available in the DPFI pointer cache.

      - name: --
        bits: 31..13
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: ISRD_PTR1_RTN_FULL
        bits: 12
        access: RO/H
        reset: 0
        typical: 1
        description: ISRD pointer return register 1 contains a valid pointer.

      - name: ISRD_PTR0_RTN_FULL
        bits: 11
        access: RO/H
        reset: 0
        typical: 1
        description: ISRD pointer return register 0 contains a valid pointer.

      - name: ISRM_PTR1_RTN_FULL
        bits: 10
        access: RO/H
        reset: 0
        typical: 1
        description: ISRM pointer return register 1 contains a valid pointer.

      - name: ISRM_PTR0_RTN_FULL
        bits: 9
        access: RO/H
        reset: 0
        typical: 1
        description: ISRM pointer return register 0 contains a valid pointer.

      - name: ISRD_PTR1_VAL
        bits: 8
        access: RO/H
        reset: 0
        typical: 1
        description: ISRD pointer register 1 contains a valid pointer.

      - name: ISRD_PTR0_VAL
        bits: 7
        access: RO/H
        reset: 0
        typical: 1
        description: ISRD pointer register 0 contains a valid pointer.

      - name: ISRM_PTR1_VAL
        bits: 6
        access: RO/H
        reset: 0
        typical: 1
        description: ISRM pointer register 1 contains a valid pointer.

      - name: ISRM_PTR0_VAL
        bits: 5
        access: RO/H
        reset: 0
        typical: 1
        description: ISRM pointer register 0 contains a valid pointer.

      - name: PTR_REQ_PEND
        bits: 4
        access: RO/H
        reset: 0
        typical: 0
        description: DPFI has pointer requests to FPA pending.

      - name: PTR_RTN_PEND
        bits: 3
        access: RO/H
        reset: 0
        typical: 0
        description: DPFI has pointer returns to FPA pending.

      - name: FPA_EMPTY
        bits: 2
        access: RO/H
        reset: 0
        typical: 0
        description: |
          1 = FPA responded to pointer request with 'no pointers available.'
          0 = FPA is providing pointers when requested.

      - name: DPFI_EMPTY
        bits: 1
        access: RO/H
        reset: 1
        typical: 0
        description: DPFI pointer cache is empty.

      - name: CACHE_FLUSHED
        bits: 0
        access: RO/H
        reset: 0
        typical: 0
        description: |
          1 = Cache flush has completed. PKO_DPFI_STATUS[PTR_CNT] will read zero if all outstanding
          pointers have been returned to the FPA.
          0 = Cache flush not enabled or in-progress.


  - name: PKO_DPFI_FLUSH
    title: PKO Descriptor Manager FPA Interface Flush Register
    address: 0x1540000C00008
    bus: NCB
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: FLUSH_EN
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: |
          Pointer cache flush enable. When set, this flag commands the DPFI logic to flush all valid
          pointers from the pointer cache and return them to the FPA. The flush operation is
          complete when the CACHE_FLUSHED flag in PKO_DPFI_STATUS is set. Clearing the FLUSH_EN flag
          results in the DPFI reloading its pointer cache. This flush mechanism should only be
          enabled when the PKO is quiescent and all DQs have been closed.


  - name: PKO_DPFI_FPA_AURA
    title: PKO Descriptor Manager FPA Interface Aura Register
    address: 0x1540000C00010
    bus: NCB
    fields:
      - name: --
        bits: 63..12
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: NODE
        bits: 11..10
        access: RO
        reset: --
        typical: --
        description: Node number of current chip, to ensure that the aura is on the local node.

      - name: LAURA
        bits: 9..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Local aura to use for PKO command buffering. Must be on local OCI node.
          The FPA aura selected by LAURA must select an FPA pool whose
          FPA_POOL(0..63)_CFG[NAT_ALIGN]=1, and
          (FPA_POOL(0..63)_CFG[BUF_SIZE] - FPA_POOL(0..63)_CFG[BUF_OFFSET]) >= 4 KB/128.


  - name: PKO_DPFI_ENA
    title: PKO Descriptor Manager FPA Interface Enable Register
    address: 0x1540000C00018
    bus: NCB
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: ENABLE
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: |
          Setting this bit enables the PKO to request/return pointers to FPA. This enable must be
          set after reset so that the PKO can fill its private pointer cache prior to setting the
          PKO_RDY flag in the PKO_STATUS register.


  - name: PKO_STATUS
    title: PKO Global Status Register
    address: 0x1540000D00000
    bus: NCB
    fields:
      - name: PKO_RDY
        bits: 63
        access: RO/H
        reset: --
        typical: --
        description: PKO ready for configuration.

      - name: --
        bits: 62..24
        access: RO
        reset: --
        typical: --
        description: Reserved.

      - name: C2QLUT_RDY
        bits: 23
        access: RO/H
        reset: --
        typical: --
        description: PKO C2Q LUT block ready for configuration.

      - name: PPFI_RDY
        bits: 22
        access: RO/H
        reset: --
        typical: --
        description: PKO PPFI block ready for configuration.

      - name: IOBP1_RDY
        bits: 21
        access: RO/H
        reset: --
        typical: --
        description: PKO IOBP1 block ready for configuration.

      - name: NCB_RDY
        bits: 20
        access: RO/H
        reset: --
        typical: --
        description: PKO NCB block ready for configuration.

      - name: PSE_RDY
        bits: 19
        access: RO/H
        reset: --
        typical: --
        description: PKO PSE block ready for configuration.

      - name: PDM_RDY
        bits: 18
        access: RO/H
        reset: --
        typical: --
        description: PKO PDM block ready for configuration.

      - name: PEB_RDY
        bits: 17
        access: RO/H
        reset: --
        typical: --
        description: PKO PEB block ready for configuration.

      - name: CSI_RDY
        bits: 16
        access: RO/H
        reset: --
        typical: --
        description: PKO CSI block ready for configuration.

      - name: --
        bits: 15..5
        access: RO
        reset: --
        typical: --
        description: Reserved.

      - name: NCB_BIST_STATUS
        bits: 4
        access: RO
        reset: 0
        typical: --
        description: PKO NCB block BIST status. 0 = BIST passed; 1 = BIST failed.

      - name: C2QLUT_BIST_STATUS
        bits: 3
        access: RO
        reset: 0
        typical: --
        description: PKO C2QLUT block BIST status. 0 = BIST passed; 1 = BIST failed.

      - name: PDM_BIST_STATUS
        bits: 2
        access: RO
        reset: 0
        typical: --
        description: PKO PDM block BIST status. 0 = BIST passed; 1 = BIST failed.

      - name: PEB_BIST_STATUS
        bits: 1
        access: RO
        reset: 0
        typical: --
        description: PKO PEB block BIST status. 0 = BIST passed; 1 = BIST failed.

      - name: PSE_BIST_STATUS
        bits: 0
        access: RO
        reset: 0
        typical: --
        description: PKO PSE block BIST status. 0 = BIST passed; 1 = BIST failed.


  - name: PKO_ENABLE
    title: PKO Global Enable Register
    address: 0x1540000D00008
    bus: NCB
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: ENABLE
        bits: 0
        access: R/W
        reset: --
        typical: --
        attributes:
          regtest_force: "0"
        description: Enables the PKO.


  - name: PKO_NCB_TX_ERR_WORD
    title: PKO NCB TX Error Word Register
    address: 0x1540000E00000
    bus: NCB
    fields:
      - name: ERR_WORD
        bits: 63..0
        access: R/W1C/H
        reset: 0x0
        typical: 0x0
        description: |
          PKO NCB error word (first word of erroneous transaction).
          Note: this is only the 64-bit data word; the NCB info that goes with it is in
          PKO_NCB_TX_ERR_INFO.


  - name: PKO_NCB_TX_ERR_INFO
    title: PKO NCB TX Error Information Register
    address: 0x1540000E00008
    bus: NCB
    fields:
      - name: --
        bits: 63..32
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: WCNT
        bits: 31..27
        access: R/W1C/H
        reset: 0x0
        typical: 0x0
        description: Word count.

      - name: SRC
        bits: 26..15
        access: R/W1C/H
        reset: 0x0
        typical: 0x0
        description: Source of the IOI outbound transaction.

      - name: DST
        bits: 14..7
        access: R/W1C/H
        reset: 0x0
        typical: 0x0
        description: Destination of the IOI outbound transaction.

      - name: TAG
        bits: 6..3
        access: R/W1C/H
        reset: 0x0
        typical: 0x0
        description: Tag of the IOI outbound transaction.

      - name: EOT
        bits: 2
        access: R/W1C/H
        reset: 0
        typical: 0
        description: EOT bit of the NCBO transaction.

      - name: SOT
        bits: 1
        access: R/W1C/H
        reset: 0
        typical: 0
        description: SOT bit of the NCBO transaction.

      - name: VALID
        bits: 0
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Valid bit for transaction (should always be 1 on capture).


  - name: PKO_NCB_INT
    title: PKO NCB Interrupt Register
    address: 0x1540000E00010
    bus: NCB
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: NCB_TX_ERROR
        bits: 0
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          NCB transaction error occurred (error/unpredictable/undefined). Throws
          PKO_INTSN_E::PKO_NCB_TX_ERR.


  - name: PKO_NCB_BIST_STATUS
    title: PKO NCB RAM BIST Status Register
    address: 0x1540000EFFF00
    bus: NCB
    description: Each bit is the BIST result of an individual memory (per bit, 0 = pass and 1 = fail).
    attributes:
      mem_to_csr: "True"
    fields:
      - name: NCBI_L2_OUT_RAM_BIST_STATUS
        bits: 63
        access: RO
        reset: 0
        typical: --
        description: BIST status for NCBI_L2_OUT_RAM.

      - name: NCBI_PP_OUT_RAM_BIST_STATUS
        bits: 62
        access: RO
        reset: 0
        typical: --
        description: BIST status for NCBI_PP_OUT_RAM.

      - name: NCBO_PDM_CMD_DAT_RAM_BIST_STATUS
        bits: 61
        access: RO
        reset: 0
        typical: --
        description: BIST status for NCBO_PDM_CMD_DAT_RAM.

      - name: NCBI_L2_PDM_PREF_RAM_BIST_STATUS
        bits: 60
        access: RO
        reset: 0
        typical: --
        description: BIST status for NCBI_L2_PDM_PREF_RAM.

      - name: NCBO_PP_FIF_RAM_BIST_STATUS
        bits: 59
        access: RO
        reset: 0
        typical: --
        description: BIST status for NCBO_PP_FIF_RAM.

      - name: --
        bits: 58..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_NCB_ECC_CTL0
    title: PKO NCB RAM ECC Control Register 0
    address: 0x1540000EFFFD0
    bus: NCB
    attributes:
      mem_to_csr: "True"
      regtest_skip: "True"
    fields:
      - name: NCBI_L2_OUT_RAM_FLIP
        bits: 63..62
        access: R/W
        reset: 0x0
        typical: 0x0
        description: NCBI_L2_OUT_RAM flip syndrome bits on write.

      - name: NCBI_L2_OUT_RAM_CDIS
        bits: 61
        access: R/W
        reset: 0
        typical: 0
        description: NCBI_L2_OUT_RAM ECC correction disable.

      - name: NCBI_PP_OUT_RAM_FLIP
        bits: 60..59
        access: R/W
        reset: 0x0
        typical: 0x0
        description: NCBI_PP_OUT_RAM flip syndrome bits on write.

      - name: NCBI_PP_OUT_RAM_CDIS
        bits: 58
        access: R/W
        reset: 0
        typical: 0
        description: NCBI_PP_OUT_RAM ECC correction disable.

      - name: NCBO_PDM_CMD_DAT_RAM_FLIP
        bits: 57..56
        access: R/W
        reset: 0x0
        typical: 0x0
        description: NCBO_PDM_CMD_DAT_RAM flip syndrome bits on write.

      - name: NCBO_PDM_CMD_DAT_RAM_CDIS
        bits: 55
        access: R/W
        reset: 0
        typical: 0
        description: NCBO_PDM_CMD_DAT_RAM ECC correction disable.

      - name: NCBI_L2_PDM_PREF_RAM_FLIP
        bits: 54..53
        access: R/W
        reset: 0x0
        typical: 0x0
        description: NCBI_L2_PDM_PREF_RAM flip syndrome bits on write.

      - name: NCBI_L2_PDM_PREF_RAM_CDIS
        bits: 52
        access: R/W
        reset: 0
        typical: 0
        description: NCBI_L2_PDM_PREF_RAM ECC correction disable.

      - name: NCBO_PP_FIF_RAM_FLIP
        bits: 51..50
        access: R/W
        reset: 0x0
        typical: 0x0
        description: NCBO_PP_FIF_RAM flip syndrome bits on write.

      - name: NCBO_PP_FIF_RAM_CDIS
        bits: 49
        access: R/W
        reset: 0
        typical: 0
        description: NCBO_PP_FIF_RAM ECC correction disable.

      - name: --
        bits: 48..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_NCB_ECC_DBE_STS_CMB0
    title: PKO NCB RAM ECC DBE Status Combine Register 0
    address: 0x1540000EFFFD8
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: NCB_DBE_CMB0
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          This bit is the logical OR of all bits in PKO_NCB_ECC_DBE_STS. To clear this bit, software
          must clear bits in PKO_NCB_ECC_DBE_STS. When this bit is set, the corresponding interrupt
          is set. Throws PKO_INTSN_E::PKO_NCB_DBE_CMB0. INTERNAL: Instances:
          pko_pnr2.nonpse.ncb.pko_ncbi_outb.ncbi_txr.l2_out_fifo
          pko_pnr2.nonpse.ncb.pko_ncbi_outb.ncbi_txr.pp_out_fifo
          pko_pnr2.nonpse.ncb.pko_ncbo_inb.splitter.ncb__pdm_cmnd_data_fifo
          pko_pnr2.nonpse.ncb.pko_ncbi_outb.ncbi_l2_pipe.pdm_prefbuf_fifo
          pko_pnr2.nonpse.ncb.pko_ncbo_inb.splitter.pp_fifo

      - name: --
        bits: 62..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_NCB_ECC_SBE_STS_CMB0
    title: PKO NCB RAM ECC SBE Status Combine Register 0
    address: 0x1540000EFFFE8
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: NCB_SBE_CMB0
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          This bit is the logical OR of all bits in PKO_NCB_ECC_SBE_STS. To clear this bit, software
          must clear bits in PKO_NCB_ECC_SBE_STS. When this bit is set, the corresponding interrupt
          is set. Throws PKO_INTSN_E::PKO_NCB_SBE_CMB0. INTERNAL: Instances:
          pko_pnr2.nonpse.ncb.pko_ncbi_outb.ncbi_txr.l2_out_fifo
          pko_pnr2.nonpse.ncb.pko_ncbi_outb.ncbi_txr.pp_out_fifo
          pko_pnr2.nonpse.ncb.pko_ncbo_inb.splitter.ncb__pdm_cmnd_data_fifo
          pko_pnr2.nonpse.ncb.pko_ncbi_outb.ncbi_l2_pipe.pdm_prefbuf_fifo
          pko_pnr2.nonpse.ncb.pko_ncbo_inb.splitter.pp_fifo

      - name: --
        bits: 62..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_NCB_ECC_DBE_STS0
    title: PKO NCB RAM ECC DBE Status Register 0
    address: 0x1540000EFFFF0
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: NCBI_L2_OUT_RAM_DBE
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for NCBI_L2_OUT_RAM. INTERNAL: Instances:
          pko_pnr2.nonpse.ncb.pko_ncbi_outb.ncbi_txr.l2_out_fifo

      - name: NCBI_PP_OUT_RAM_DBE
        bits: 62
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for NCBI_PP_OUT_RAM. INTERNAL: Instances:
          pko_pnr2.nonpse.ncb.pko_ncbi_outb.ncbi_txr.pp_out_fifo

      - name: NCBO_PDM_CMD_DAT_RAM_DBE
        bits: 61
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for NCBO_PDM_CMD_DAT_RAM. INTERNAL: Instances:
          pko_pnr2.nonpse.ncb.pko_ncbo_inb.splitter.ncb__pdm_cmnd_data_fifo

      - name: NCBI_L2_PDM_PREF_RAM_DBE
        bits: 60
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for NCBI_L2_PDM_PREF_RAM. INTERNAL: Instances:
          pko_pnr2.nonpse.ncb.pko_ncbi_outb.ncbi_l2_pipe.pdm_prefbuf_fifo

      - name: NCBO_PP_FIF_RAM_DBE
        bits: 59
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Double-bit error for NCBO_PP_FIF_RAM. INTERNAL: Instances:
          pko_pnr2.nonpse.ncb.pko_ncbo_inb.splitter.pp_fifo

      - name: --
        bits: 58..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PKO_NCB_ECC_SBE_STS0
    title: PKO NCB RAM ECC SBE Status Register 0
    address: 0x1540000EFFFF8
    bus: NCB
    attributes:
      mem_to_csr: "True"
    fields:
      - name: NCBI_L2_OUT_RAM_SBE
        bits: 63
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for NCBI_L2_OUT_RAM. INTERNAL: Instances:
          pko_pnr2.nonpse.ncb.pko_ncbi_outb.ncbi_txr.l2_out_fifo

      - name: NCBI_PP_OUT_RAM_SBE
        bits: 62
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for NCBI_PP_OUT_RAM. INTERNAL: Instances:
          pko_pnr2.nonpse.ncb.pko_ncbi_outb.ncbi_txr.pp_out_fifo

      - name: NCBO_PDM_CMD_DAT_RAM_SBE
        bits: 61
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for NCBO_PDM_CMD_DAT_RAM. INTERNAL: Instances:
          pko_pnr2.nonpse.ncb.pko_ncbo_inb.splitter.ncb__pdm_cmnd_data_fifo

      - name: NCBI_L2_PDM_PREF_RAM_SBE
        bits: 60
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for NCBI_L2_PDM_PREF_RAM. INTERNAL: Instances:
          pko_pnr2.nonpse.ncb.pko_ncbi_outb.ncbi_l2_pipe.pdm_prefbuf_fifo

      - name: NCBO_PP_FIF_RAM_SBE
        bits: 59
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Single-bit error for NCBO_PP_FIF_RAM. INTERNAL: Instances:
          pko_pnr2.nonpse.ncb.pko_ncbo_inb.splitter.pp_fifo

      - name: --
        bits: 58..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.



