Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue May 31 18:38:34 2022
| Host         : stud209-5 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clkdiv/clkslow_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.508        0.000                      0                  299        0.097        0.000                      0                  299        4.020        0.000                       0                   177  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk100MHz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHz           6.508        0.000                      0                  299        0.097        0.000                      0                  299        4.020        0.000                       0                   177  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz
  To Clock:  clk100MHz

Setup :            0  Failing Endpoints,  Worst Slack        6.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 master/maxd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/maddr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 1.021ns (29.506%)  route 2.439ns (70.494%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.833     5.595    master/CLK
    SLICE_X2Y39          FDRE                                         r  master/maxd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.478     6.073 r  master/maxd_reg[5]/Q
                         net (fo=1, routed)           1.104     7.177    master/maxd[5]
    SLICE_X2Y39          LUT3 (Prop_lut3_I0_O)        0.295     7.472 r  master/maddr[2]_i_4/O
                         net (fo=2, routed)           0.673     8.145    master/maddr[2]_i_4_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I4_O)        0.124     8.269 f  master/maddr[2]_i_3/O
                         net (fo=5, routed)           0.663     8.932    master/rec_trn
    SLICE_X3Y37          LUT5 (Prop_lut5_I3_O)        0.124     9.056 r  master/maddr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.056    master/maddr[1]_i_1_n_0
    SLICE_X3Y37          FDRE                                         r  master/maddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.652    15.135    master/CLK
    SLICE_X3Y37          FDRE                                         r  master/maddr_reg[1]/C
                         clock pessimism              0.433    15.568    
                         clock uncertainty           -0.035    15.533    
    SLICE_X3Y37          FDRE (Setup_fdre_C_D)        0.031    15.564    master/maddr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.564    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.550ns  (required time - arrival time)
  Source:                 master/maxd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/cmdm_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.021ns (29.836%)  route 2.401ns (70.164%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.833     5.595    master/CLK
    SLICE_X2Y39          FDRE                                         r  master/maxd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.478     6.073 f  master/maxd_reg[5]/Q
                         net (fo=1, routed)           1.104     7.177    master/maxd[5]
    SLICE_X2Y39          LUT3 (Prop_lut3_I0_O)        0.295     7.472 f  master/maddr[2]_i_4/O
                         net (fo=2, routed)           0.673     8.145    master/maddr[2]_i_4_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I4_O)        0.124     8.269 r  master/maddr[2]_i_3/O
                         net (fo=5, routed)           0.624     8.893    master/rec_trn
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.124     9.017 r  master/cmdm_i_1/O
                         net (fo=1, routed)           0.000     9.017    master/cmdm_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  master/cmdm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.654    15.137    master/CLK
    SLICE_X3Y39          FDRE                                         r  master/cmdm_reg/C
                         clock pessimism              0.436    15.573    
                         clock uncertainty           -0.035    15.538    
    SLICE_X3Y39          FDRE (Setup_fdre_C_D)        0.029    15.567    master/cmdm_reg
  -------------------------------------------------------------------
                         required time                         15.567    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  6.550    

Slack (MET) :             6.681ns  (required time - arrival time)
  Source:                 master/maxd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/maddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 1.021ns (31.059%)  route 2.266ns (68.941%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.833     5.595    master/CLK
    SLICE_X2Y39          FDRE                                         r  master/maxd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.478     6.073 r  master/maxd_reg[5]/Q
                         net (fo=1, routed)           1.104     7.177    master/maxd[5]
    SLICE_X2Y39          LUT3 (Prop_lut3_I0_O)        0.295     7.472 r  master/maddr[2]_i_4/O
                         net (fo=2, routed)           0.673     8.145    master/maddr[2]_i_4_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I4_O)        0.124     8.269 f  master/maddr[2]_i_3/O
                         net (fo=5, routed)           0.490     8.759    master/rec_trn
    SLICE_X3Y37          LUT6 (Prop_lut6_I4_O)        0.124     8.883 r  master/maddr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.883    master/maddr[2]_i_1_n_0
    SLICE_X3Y37          FDRE                                         r  master/maddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.652    15.135    master/CLK
    SLICE_X3Y37          FDRE                                         r  master/maddr_reg[2]/C
                         clock pessimism              0.433    15.568    
                         clock uncertainty           -0.035    15.533    
    SLICE_X3Y37          FDRE (Setup_fdre_C_D)        0.031    15.564    master/maddr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.564    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  6.681    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 master/maxd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/maddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 1.021ns (31.097%)  route 2.262ns (68.903%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.833     5.595    master/CLK
    SLICE_X2Y39          FDRE                                         r  master/maxd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.478     6.073 r  master/maxd_reg[5]/Q
                         net (fo=1, routed)           1.104     7.177    master/maxd[5]
    SLICE_X2Y39          LUT3 (Prop_lut3_I0_O)        0.295     7.472 r  master/maddr[2]_i_4/O
                         net (fo=2, routed)           0.673     8.145    master/maddr[2]_i_4_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I4_O)        0.124     8.269 f  master/maddr[2]_i_3/O
                         net (fo=5, routed)           0.486     8.755    master/rec_trn
    SLICE_X3Y37          LUT6 (Prop_lut6_I2_O)        0.124     8.879 r  master/maddr[0]_i_1/O
                         net (fo=1, routed)           0.000     8.879    master/maddr[0]_i_1_n_0
    SLICE_X3Y37          FDRE                                         r  master/maddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.652    15.135    master/CLK
    SLICE_X3Y37          FDRE                                         r  master/maddr_reg[0]/C
                         clock pessimism              0.433    15.568    
                         clock uncertainty           -0.035    15.533    
    SLICE_X3Y37          FDRE (Setup_fdre_C_D)        0.029    15.562    master/maddr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.562    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.737ns  (required time - arrival time)
  Source:                 master/maxd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/rec_trn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 1.021ns (31.546%)  route 2.216ns (68.454%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.833     5.595    master/CLK
    SLICE_X2Y39          FDRE                                         r  master/maxd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.478     6.073 f  master/maxd_reg[5]/Q
                         net (fo=1, routed)           1.104     7.177    master/maxd[5]
    SLICE_X2Y39          LUT3 (Prop_lut3_I0_O)        0.295     7.472 f  master/maddr[2]_i_4/O
                         net (fo=2, routed)           0.673     8.145    master/maddr[2]_i_4_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I4_O)        0.124     8.269 r  master/maddr[2]_i_3/O
                         net (fo=5, routed)           0.439     8.708    master/rec_trn
    SLICE_X3Y39          LUT5 (Prop_lut5_I4_O)        0.124     8.832 r  master/rec_trn_i_1/O
                         net (fo=1, routed)           0.000     8.832    master/rec_trn_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  master/rec_trn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.654    15.137    master/CLK
    SLICE_X3Y39          FDRE                                         r  master/rec_trn_reg/C
                         clock pessimism              0.436    15.573    
                         clock uncertainty           -0.035    15.538    
    SLICE_X3Y39          FDRE (Setup_fdre_C_D)        0.031    15.569    master/rec_trn_reg
  -------------------------------------------------------------------
                         required time                         15.569    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  6.737    

Slack (MET) :             6.794ns  (required time - arrival time)
  Source:                 slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.828ns (26.058%)  route 2.350ns (73.942%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.835     5.597    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X3Y45          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.456     6.053 r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/Q
                         net (fo=7, routed)           0.822     6.876    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/fifo_Read
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.124     7.000 r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[3]_i_2__0/O
                         net (fo=4, routed)           0.869     7.869    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[3]_i_2__0_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I0_O)        0.124     7.993 r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_i_3/O
                         net (fo=1, routed)           0.658     8.651    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_i_3_n_0
    SLICE_X1Y44          LUT6 (Prop_lut6_I5_O)        0.124     8.775 r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_i_1/O
                         net (fo=1, routed)           0.000     8.775    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/fifo_full_p1
    SLICE_X1Y44          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.656    15.139    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X1Y44          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X1Y44          FDRE (Setup_fdre_C_D)        0.032    15.569    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg
  -------------------------------------------------------------------
                         required time                         15.569    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  6.794    

Slack (MET) :             6.840ns  (required time - arrival time)
  Source:                 slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 1.120ns (36.238%)  route 1.971ns (63.762%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.833     5.595    slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X0Y40          FDRE                                         r  slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.518     6.113 r  slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/Q
                         net (fo=13, routed)          1.141     7.254    slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0
    SLICE_X4Y40          LUT3 (Prop_lut3_I1_O)        0.150     7.404 r  slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INFERRED_GEN.cnt_i[3]_i_2/O
                         net (fo=7, routed)           0.412     7.816    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.328     8.144 r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_3__0/O
                         net (fo=2, routed)           0.418     8.562    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_3__0_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.686 r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_i_1__0/O
                         net (fo=1, routed)           0.000     8.686    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/fifo_full_p1
    SLICE_X5Y40          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.653    15.136    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X5Y40          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                         clock pessimism              0.394    15.530    
                         clock uncertainty           -0.035    15.495    
    SLICE_X5Y40          FDRE (Setup_fdre_C_D)        0.031    15.526    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg
  -------------------------------------------------------------------
                         required time                         15.526    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  6.840    

Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.968ns (31.991%)  route 2.058ns (68.009%))
  Logic Levels:           2  (LUT5=1 SRL16E=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.833     5.595    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X5Y41          FDSE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.456     6.051 r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/Q
                         net (fo=14, routed)          1.121     7.173    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Q[0]
    SLICE_X4Y41          SRL16E (Prop_srl16e_A0_Q)    0.157     7.330 r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/Q
                         net (fo=1, routed)           0.597     7.926    slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/out[0]
    SLICE_X4Y40          LUT5 (Prop_lut5_I4_O)        0.355     8.281 r  slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[0]_i_1/O
                         net (fo=1, routed)           0.340     8.621    slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[7]
    SLICE_X2Y40          FDRE                                         r  slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.654    15.137    slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X2Y40          FDRE                                         r  slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism              0.394    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X2Y40          FDRE (Setup_fdre_C_D)       -0.016    15.480    slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         15.480    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             6.917ns  (required time - arrival time)
  Source:                 slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CE
                            (rising edge-triggered cell SRL16E clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.580ns (23.134%)  route 1.927ns (76.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.832     5.594    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X5Y40          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     6.050 f  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/Q
                         net (fo=7, routed)           1.292     7.343    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]
    SLICE_X5Y41          LUT3 (Prop_lut3_I2_O)        0.124     7.467 r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16_i_1__0/O
                         net (fo=10, routed)          0.635     8.102    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr
    SLICE_X4Y41          SRL16E                                       r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.654    15.137    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X4Y41          SRL16E                                       r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism              0.433    15.570    
                         clock uncertainty           -0.035    15.535    
    SLICE_X4Y41          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    15.018    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  6.917    

Slack (MET) :             6.917ns  (required time - arrival time)
  Source:                 slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CE
                            (rising edge-triggered cell SRL16E clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.580ns (23.134%)  route 1.927ns (76.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.832     5.594    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X5Y40          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     6.050 f  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/Q
                         net (fo=7, routed)           1.292     7.343    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]
    SLICE_X5Y41          LUT3 (Prop_lut3_I2_O)        0.124     7.467 r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16_i_1__0/O
                         net (fo=10, routed)          0.635     8.102    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr
    SLICE_X4Y41          SRL16E                                       r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.654    15.137    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X4Y41          SRL16E                                       r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism              0.433    15.570    
                         clock uncertainty           -0.035    15.535    
    SLICE_X4Y41          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    15.018    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  6.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.366%)  route 0.132ns (44.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.622     1.569    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X4Y42          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.164     1.733 r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.132     1.865    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X4Y41          SRL16E                                       r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.891     2.085    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X4Y41          SRL16E                                       r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.500     1.585    
    SLICE_X4Y41          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.768    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_12/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.623     1.570    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X5Y44          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_12/Q
                         net (fo=2, routed)           0.068     1.779    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_1
    SLICE_X4Y44          LUT2 (Prop_lut2_I1_O)        0.045     1.824 r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg_gate/O
                         net (fo=1, routed)           0.000     1.824    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg_gate_n_0
    SLICE_X4Y44          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.892     2.086    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X4Y44          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/C
                         clock pessimism             -0.503     1.583    
    SLICE_X4Y44          FDRE (Hold_fdre_C_D)         0.120     1.703    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 slave_axi/U0/UARTLITE_CORE_I/status_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.622     1.569    slave_axi/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X3Y40          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/status_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  slave_axi/U0/UARTLITE_CORE_I/status_reg_reg[2]/Q
                         net (fo=2, routed)           0.098     1.808    slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/status_reg[0]
    SLICE_X2Y40          LUT5 (Prop_lut5_I0_O)        0.045     1.853 r  slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[5]_i_1/O
                         net (fo=1, routed)           0.000     1.853    slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[2]
    SLICE_X2Y40          FDRE                                         r  slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.892     2.086    slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X2Y40          FDRE                                         r  slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism             -0.504     1.582    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.120     1.702    slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.608%)  route 0.132ns (48.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.622     1.569    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X5Y42          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.132     1.842    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X4Y41          SRL16E                                       r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.891     2.085    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X4Y41          SRL16E                                       r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism             -0.500     1.585    
    SLICE_X4Y41          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.687    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.623     1.570    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X2Y43          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.734 r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.790    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X2Y43          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.893     2.087    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X2Y43          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.517     1.570    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.060     1.630    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.622     1.569    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X5Y42          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.110     1.820    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din[1]
    SLICE_X4Y42          LUT4 (Prop_lut4_I3_O)        0.045     1.865 r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din[2]_i_1/O
                         net (fo=1, routed)           0.000     1.865    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/serial_to_Par[2]
    SLICE_X4Y42          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.891     2.085    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X4Y42          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
                         clock pessimism             -0.503     1.582    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.120     1.702    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.923%)  route 0.124ns (43.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.622     1.569    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X4Y42          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.164     1.733 r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.124     1.857    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X4Y41          SRL16E                                       r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.891     2.085    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X4Y41          SRL16E                                       r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism             -0.500     1.585    
    SLICE_X4Y41          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.693    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.937%)  route 0.114ns (38.063%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.623     1.570    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X5Y43          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/Q
                         net (fo=5, routed)           0.114     1.825    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected
    SLICE_X6Y43          LUT5 (Prop_lut5_I2_O)        0.045     1.870 r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_i_1/O
                         net (fo=1, routed)           0.000     1.870    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_i_1_n_0
    SLICE_X6Y43          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.892     2.086    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X6Y43          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/C
                         clock pessimism             -0.500     1.586    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.120     1.706    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_8/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.623     1.570    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X5Y44          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7/Q
                         net (fo=1, routed)           0.112     1.823    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7_n_0
    SLICE_X4Y44          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.892     2.086    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X4Y44          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_8/C
                         clock pessimism             -0.503     1.583    
    SLICE_X4Y44          FDRE (Hold_fdre_C_D)         0.060     1.643    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_8
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_2/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_3/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.623     1.570    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X5Y45          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_2/Q
                         net (fo=1, routed)           0.112     1.823    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_2_n_0
    SLICE_X4Y45          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.892     2.086    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X4Y45          FDRE                                         r  slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_3/C
                         clock pessimism             -0.503     1.583    
    SLICE_X4Y45          FDRE (Hold_fdre_C_D)         0.059     1.642    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_3
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y31    clkdiv/clkslow_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y31    clkdiv/cnt_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y31    clkdiv/cnt_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y31    clkdiv/cnt_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y31    clkdiv/cnt_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y38    master/FSM_sequential_st_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y38    master/FSM_sequential_st_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y38    master/FSM_sequential_st_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y37    master/aradr_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK



