// Seed: 859557331
module module_0 (
    input tri id_0,
    output wand id_1,
    output supply0 id_2,
    input tri0 id_3,
    input tri1 id_4,
    output uwire id_5,
    input tri1 id_6
);
  assign id_1 = id_0 * 1'd0;
  wire id_8;
  assign module_1._id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd81,
    parameter id_5 = 32'd9
) (
    input tri1 _id_0,
    input supply1 id_1,
    input wor id_2,
    output wor id_3,
    input uwire id_4,
    input wor _id_5
);
  logic [~  id_5  +  id_0 : id_0] id_7;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_4,
      id_4,
      id_3,
      id_1
  );
  assign id_3 = -1;
  wor id_8 = -1 + id_4, id_9 = id_8;
endmodule
