============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.20 - 15.20-p004_1
  Generated on:           May 24 2025  12:42:02 pm
  Module:                 synth_wrapper
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (1 ps) Setup Check with Pin S_reg[3]/CLK->D
     Startpoint: (R) X_reg_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) S_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     131                  
       Uncertainty:-      10                  
     Required Time:=     859                  
      Launch Clock:-       0                  
         Data Path:-     858                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge            Cell             Fanout Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  X_reg_reg[0]/CLK -       -       R     (arrival)                      14    -     0     -       0 
  X_reg_reg[0]/Q   -       CLK->Q  F     sky130_fd_sc_hd__dfrtp_1        3 10.6    75   378     378 
  g2425/Y          -       A->Y    R     sky130_fd_sc_hd__inv_2          1  5.9    41    63     441 
  g2415/Y          -       B->Y    F     sky130_fd_sc_hd__nand2_2        1  5.6    34    50     491 
  g2404/Y          -       A->Y    R     sky130_fd_sc_hd__nand2_2        1 10.1    73    69     559 
  g2403/Y          -       A->Y    F     sky130_fd_sc_hd__nand2_4        3 15.3    50    62     621 
  g2397/Y          -       A->Y    R     sky130_fd_sc_hd__nand2_2        1  5.9    52    60     682 
  g2395/Y          -       A->Y    F     sky130_fd_sc_hd__nand2_2        3  9.3    49    58     740 
  g2390/Y          -       A2_N->Y F     sky130_fd_sc_hd__o2bb2ai_1      1  3.2    59   118     858 
  S_reg[3]/D       -       -       F     sky130_fd_sc_hd__dfrtp_1        1    -     -     0     858 
#---------------------------------------------------------------------------------------------------



Path 2: MET (6 ps) Setup Check with Pin Co_reg/CLK->D
     Startpoint: (R) Y_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) Co_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      77                  
       Uncertainty:-      10                  
     Required Time:=     913                  
      Launch Clock:-       0                  
         Data Path:-     907                  
             Slack:=       6                  

#--------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge            Cell             Fanout Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  Y_reg_reg[2]/CLK -       -      R     (arrival)                      14    -     0     -       0 
  Y_reg_reg[2]/Q   -       CLK->Q R     sky130_fd_sc_hd__dfrtp_1        3 12.0   120   359     359 
  g2424/Y          -       A->Y   F     sky130_fd_sc_hd__inv_2          2  8.3    40    55     414 
  g2399/Y          -       B1->Y  R     sky130_fd_sc_hd__a2bb2oi_1      1  5.9   180   188     602 
  g2397/Y          -       B->Y   F     sky130_fd_sc_hd__nand2_2        1  5.6    50    78     680 
  g2395/Y          -       A->Y   R     sky130_fd_sc_hd__nand2_2        3 10.0    71    75     755 
  g2393/Y          -       A->Y   F     sky130_fd_sc_hd__inv_1          1  5.4    36    52     807 
  g2388/Y          -       A2->Y  R     sky130_fd_sc_hd__o21ai_2        1  3.3    90   100     907 
  Co_reg/D         -       -      R     sky130_fd_sc_hd__dfrtp_1        1    -     -     0     907 
#--------------------------------------------------------------------------------------------------



Path 3: MET (19 ps) Setup Check with Pin S_reg[2]/CLK->D
     Startpoint: (R) X_reg_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) S_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      86                  
       Uncertainty:-      10                  
     Required Time:=     904                  
      Launch Clock:-       0                  
         Data Path:-     885                  
             Slack:=      19                  

#-------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  X_reg_reg[0]/CLK -       -      R     (arrival)                     14    -     0     -       0 
  X_reg_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1       3 10.6    75   378     378 
  g2425/Y          -       A->Y   R     sky130_fd_sc_hd__inv_2         1  5.9    41    63     441 
  g2415/Y          -       B->Y   F     sky130_fd_sc_hd__nand2_2       1  5.6    34    50     491 
  g2404/Y          -       A->Y   R     sky130_fd_sc_hd__nand2_2       1 10.1    73    69     559 
  g2403/Y          -       A->Y   F     sky130_fd_sc_hd__nand2_4       3 15.3    50    62     621 
  g2/Y             -       A1->Y  R     sky130_fd_sc_hd__a21boi_2      1  6.0   114   135     756 
  g2389/Y          -       B->Y   R     sky130_fd_sc_hd__xnor2_1       1  3.3   128   129     885 
  S_reg[2]/D       -       -      R     sky130_fd_sc_hd__dfrtp_1       1    -     -     0     885 
#-------------------------------------------------------------------------------------------------



Path 4: MET (55 ps) Setup Check with Pin S_reg[0]/CLK->D
     Startpoint: (R) X_reg_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) S_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     133                  
       Uncertainty:-      10                  
     Required Time:=     857                  
      Launch Clock:-       0                  
         Data Path:-     802                  
             Slack:=      55                  

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  X_reg_reg[0]/CLK -       -      R     (arrival)                    14    -     0     -       0 
  X_reg_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      3 10.6    75   378     378 
  g2426/X          -       A->X   F     sky130_fd_sc_hd__buf_2        1  5.5    30   136     514 
  g2405/X          -       B->X   F     sky130_fd_sc_hd__xor2_1       1  5.5    63   144     657 
  g2400/X          -       B->X   F     sky130_fd_sc_hd__xor2_1       1  3.2    64   144     802 
  S_reg[0]/D       -       -      F     sky130_fd_sc_hd__dfrtp_1      1    -     -     0     802 
#------------------------------------------------------------------------------------------------



Path 5: MET (99 ps) Setup Check with Pin S_reg[1]/CLK->D
     Startpoint: (R) X_reg_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) S_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     130                  
       Uncertainty:-      10                  
     Required Time:=     860                  
      Launch Clock:-       0                  
         Data Path:-     761                  
             Slack:=      99                  

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  X_reg_reg[0]/CLK -       -      R     (arrival)                    14    -     0     -       0 
  X_reg_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      3 10.6    75   378     378 
  g2425/Y          -       A->Y   R     sky130_fd_sc_hd__inv_2        1  5.9    41    63     441 
  g2415/Y          -       B->Y   F     sky130_fd_sc_hd__nand2_2      1  5.6    34    50     491 
  g2404/Y          -       A->Y   R     sky130_fd_sc_hd__nand2_2      1 10.1    73    69     559 
  g2403/Y          -       A->Y   F     sky130_fd_sc_hd__nand2_4      3 15.3    50    62     621 
  g2394/X          -       B->X   F     sky130_fd_sc_hd__xor2_1       1  3.2    58   139     761 
  S_reg[1]/D       -       -      F     sky130_fd_sc_hd__dfrtp_1      1    -     -     0     761 
#------------------------------------------------------------------------------------------------



Path 6: MET (165 ps) Late External Delay Assertion at pin Co
     Startpoint: (R) Co_reg/CLK
          Clock: (R) clk
       Endpoint: (F) Co
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
       Uncertainty:-      10                  
     Required Time:=     490                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     165                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  Co_reg/CLK     -       -      R     (arrival)                    14    -     0     -       0 
  Co_reg/Q       -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  Co             -       -      F     (port)                        -    -     -     0     325 
#----------------------------------------------------------------------------------------------



Path 7: MET (165 ps) Late External Delay Assertion at pin S[0]
     Startpoint: (R) S_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) S[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
       Uncertainty:-      10                  
     Required Time:=     490                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     165                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  S_reg[0]/CLK   -       -      R     (arrival)                    14    -     0     -       0 
  S_reg[0]/Q     -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  S[0]           -       -      F     (port)                        -    -     -     0     325 
#----------------------------------------------------------------------------------------------



Path 8: MET (165 ps) Late External Delay Assertion at pin S[1]
     Startpoint: (R) S_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) S[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
       Uncertainty:-      10                  
     Required Time:=     490                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     165                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  S_reg[1]/CLK   -       -      R     (arrival)                    14    -     0     -       0 
  S_reg[1]/Q     -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  S[1]           -       -      F     (port)                        -    -     -     0     325 
#----------------------------------------------------------------------------------------------



Path 9: MET (165 ps) Late External Delay Assertion at pin S[2]
     Startpoint: (R) S_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) S[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
       Uncertainty:-      10                  
     Required Time:=     490                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     165                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  S_reg[2]/CLK   -       -      R     (arrival)                    14    -     0     -       0 
  S_reg[2]/Q     -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  S[2]           -       -      F     (port)                        -    -     -     0     325 
#----------------------------------------------------------------------------------------------



Path 10: MET (165 ps) Late External Delay Assertion at pin S[3]
     Startpoint: (R) S_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) S[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
       Uncertainty:-      10                  
     Required Time:=     490                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     165                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  S_reg[3]/CLK   -       -      R     (arrival)                    14    -     0     -       0 
  S_reg[3]/Q     -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  S[3]           -       -      F     (port)                        -    -     -     0     325 
#----------------------------------------------------------------------------------------------

