{:input (genetic.crossover/dumb-crossover 927878910 (genetic.mutation/change-names-remove-clause 1969787837 (genetic.mutation/change-constant-value 1366718134 (genetic.mutation/change-names-remove-clause 380262913 (genetic.mutation/change-constant-value 1400037141 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))) (genetic.mutation/change-names-remove-clause 1969787837 (genetic.mutation/change-constant-value 1366718134 (genetic.mutation/change-names-remove-clause 380262913 (genetic.mutation/change-constant-value 1400037141 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire1_8_:missing_10 , wire2_18, wire3_41, \\wire23_34_36_:missing , wire24_40, wire25_44, wire26_41);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire wire12_14_17;\n  wire wire13_14;\n  input \\wire1_8_:missing_10 ;\n  wire \\wire1_8_:missing_10 ;\n  wire wire20;\n  wire wire21;\n  input \\wire23_34_36_:missing ;\n  wire \\wire23_34_36_:missing ;\n  input wire24_40;\n  wire wire24_40;\n  output wire25_44;\n  wire wire25_44;\n  output wire26_41;\n  wire wire26_41;\n  wire \\wire27_:missing_45 ;\n  wire \\wire28_41_46_48_:missing ;\n  wire wire29_15;\n  wire wire29_33_35_36;\n  wire \\wire29_33_35_:missing ;\n  wire wire29_37;\n  wire wire29_9;\n  wire \\wire29_:missing_10 ;\n  output wire2_18;\n  wire wire2_18;\n  wire \\wire30_:missing ;\n  wire wire31_42;\n  wire wire31_47;\n  wire wire32_43;\n  wire wire33_34;\n  wire wire34_39;\n  wire \\wire37_:missing ;\n  wire \\wire38_:missing_42 ;\n  output wire3_41;\n  wire wire3_41;\n  wire wire44_49;\n  wire wire45;\n  wire wire46;\n  wire wire47_50;\n  wire wire48;\n  wire \\wire5_16_20_21_:missing ;\n  wire wire6_17;\n  wire wire6_41;\n  wire wire7_12;\n  wire \\wire8_:missing ;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_11_13_15 ;\n  wire \\wire:missing_11_13_34 ;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_41_22 ;\n  wire \\wire:missing_41_49 ;\n  wire \\wire:missing_41_50 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_edge ;\n  assign wire6_17 = 2'h1 >> wire6_41;\n  assign \\wire29_:missing_10  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire30_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire7_12 = 2'h1 >> \\wire:missing_edge ;\n  assign wire31_42 = 2'h1 >> wire31_47;\n  assign wire32_43 = 2'h1 >> \\wire:missing_edge ;\n  assign wire33_34 = 4'h6 >> { \\wire29_33_35_:missing , wire29_33_35_36 };\n  assign \\wire:missing_11_13_34  = 4'h6 >> { \\wire23_34_36_:missing , wire33_34 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire29_33_35_:missing , wire29_33_35_36 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire23_34_36_:missing , wire29_33_35_36 };\n  assign \\wire37_:missing  = 4'h8 >> { wire29_37, wire29_37 };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire:missing_edge , \\wire38_:missing_42  };\n  assign \\wire8_:missing  = 4'h6 >> { \\wire1_8_:missing_10 , \\wire:missing_edge  };\n  assign \\wire9_:missing  = 4'h8 >> { \\wire:missing_edge , wire29_9 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire1_8_:missing_10 , \\wire29_:missing_10  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_11_13_15 , \\wire:missing_11_13_34  };\n  assign \\wire:missing_12  = 4'h6 >> { wire7_12, wire12_14_17 };\n  assign wire13_14 = 4'h8 >> { \\wire:missing_11_13_15 , \\wire:missing_11_13_34  };\n  assign \\wire:missing_14  = 4'h8 >> { wire12_14_17, wire13_14 };\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire5_16_20_21_:missing  = 1'h1;\n  assign \\wire27_:missing_45  = 1'h1;\n  assign \\wire28_41_46_48_:missing  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire47_50 = \\wire:missing_41_50 ;\n  assign wire44_49 = \\wire:missing_41_49 ;\n  assign wire48 = \\wire28_41_46_48_:missing ;\n  assign wire31_47 = wire47_50;\n  assign wire46 = \\wire28_41_46_48_:missing ;\n  assign wire45 = \\wire27_:missing_45 ;\n  assign wire25_44 = wire44_49;\n  assign \\wire:missing_43  = wire32_43;\n  assign \\wire38_:missing_42  = wire31_42;\n  assign wire3_41 = \\wire28_41_46_48_:missing ;\n  assign \\wire:missing_40  = wire24_40;\n  assign \\wire:missing_39  = wire34_39;\n  assign \\wire:missing_edge  = \\wire:missing_41_22 ;\n  assign wire21 = \\wire5_16_20_21_:missing ;\n  assign wire20 = \\wire5_16_20_21_:missing ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire2_18 = \\wire:missing_edge ;\n  assign wire12_14_17 = wire6_17;\n  assign \\wire:missing_edge  = \\wire5_16_20_21_:missing ;\n  assign \\wire:missing_11_13_15  = wire29_15;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:3.1-107.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire1_8_:missing_10 , wire2_18, wire3_41, \\wire23_34_36_:missing , wire24_40, wire25_44, wire26_41);\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:9.9-9.29\" *)\n  input \\wire1_8_:missing_10 ;\n  wire \\wire1_8_:missing_10 ;\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:11.8-11.14\" *)\n  wire wire20;\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:12.8-12.14\" *)\n  wire wire21;\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:13.9-13.31\" *)\n  input \\wire23_34_36_:missing ;\n  wire \\wire23_34_36_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:15.9-15.18\" *)\n  input wire24_40;\n  wire wire24_40;\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:17.10-17.19\" *)\n  output wire25_44;\n  wire wire25_44;\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:19.10-19.19\" *)\n  output wire26_41;\n  wire wire26_41;\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:21.8-21.27\" *)\n  wire \\wire27_:missing_45 ;\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:22.8-22.33\" *)\n  wire \\wire28_41_46_48_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:28.8-28.27\" *)\n  wire \\wire29_:missing_10 ;\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:29.10-29.18\" *)\n  output wire2_18;\n  wire wire2_18;\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:31.8-31.24\" *)\n  wire \\wire30_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:34.8-34.17\" *)\n  wire wire32_43;\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:39.10-39.18\" *)\n  output wire3_41;\n  wire wire3_41;\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:41.8-41.17\" *)\n  wire wire44_49;\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:42.8-42.14\" *)\n  wire wire45;\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:43.8-43.14\" *)\n  wire wire46;\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:45.8-45.14\" *)\n  wire wire48;\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:46.8-46.32\" *)\n  wire \\wire5_16_20_21_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:49.8-49.16\" *)\n  wire wire7_12;\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:57.8-57.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_40 ;\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:58.8-58.27\" *)\n  wire \\wire:missing_41_22 ;\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:59.8-59.27\" *)\n  wire \\wire:missing_41_49 ;\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:61.8-61.24\" *)\n  wire \\wire:missing_43 ;\n  (* src = \"/tmp/fuzzmount6020635C/EAD32F4B.v:62.8-62.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire20 = 1'h1;\n  assign wire21 = 1'h1;\n  assign wire25_44 = 1'hx;\n  assign wire26_41 = 1'hx;\n  assign \\wire27_:missing_45  = 1'h1;\n  assign \\wire28_41_46_48_:missing  = 1'h1;\n  assign \\wire29_:missing_10  = 1'h0;\n  assign wire2_18 = 1'h1;\n  assign \\wire30_:missing  = 1'h0;\n  assign wire32_43 = 1'h0;\n  assign wire3_41 = 1'h1;\n  assign wire44_49 = 1'hx;\n  assign wire45 = 1'h1;\n  assign wire46 = 1'h1;\n  assign wire48 = 1'h1;\n  assign \\wire5_16_20_21_:missing  = 1'h1;\n  assign wire7_12 = 1'h0;\n  assign \\wire:missing_40  = wire24_40;\n  assign \\wire:missing_41_22  = 1'h1;\n  assign \\wire:missing_41_49  = 1'hx;\n  assign \\wire:missing_43  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 12:56:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7/src/top.v'.\nSBY 12:56:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] Copy '/tmp/fuzzmount6020635C/EAD32F4B.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7/src/EAD32F4B.v'.\nSBY 12:56:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] Copy '/tmp/fuzzmount6020635C/EAD32F4B.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7/src/EAD32F4B.post.v'.\nSBY 12:56:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] engine_0: abc pdr\nSBY 12:56:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 12:56:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] base: /tmp/fuzzmount6020635C/top.v:16: Warning: Identifier `\\clk' is implicitly declared.\nSBY 12:56:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount6020635C/EAD32F4B.v:77$44_Y [0] between cell $shr$/tmp/fuzzmount6020635C/EAD32F4B.v:77$44.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 12:56:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount6020635C/EAD32F4B.v:74$41_Y [0] between cell $shr$/tmp/fuzzmount6020635C/EAD32F4B.v:74$41.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 12:56:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount6020635C/EAD32F4B.v:72$39_Y [0] between cell $shr$/tmp/fuzzmount6020635C/EAD32F4B.v:72$39.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 12:56:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount6020635C/EAD32F4B.v:71$38_Y [0] between cell $shr$/tmp/fuzzmount6020635C/EAD32F4B.v:71$38.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 12:56:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount6020635C/EAD32F4B.v:78$45_Y [0] between cell $shr$/tmp/fuzzmount6020635C/EAD32F4B.v:78$45.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 12:56:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] base: Warning: Wire presynth.\\wire26_41 is used but has no driver.\nSBY 12:56:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] base: Warning: Wire presynth.\\wire25_44 is used but has no driver.\nSBY 12:56:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:56:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] base: finished (returncode=0)\nSBY 12:56:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 12:56:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] aig: Warning: Wire presynth.\\wire26_41 is used but has no driver.\nSBY 12:56:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] aig: Warning: Wire presynth.\\wire25_44 is used but has no driver.\nSBY 12:56:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:56:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] aig: finished (returncode=0)\nSBY 12:56:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 12:56:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 12:56:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] engine_0: Warning: The network has no constraints.\nSBY 12:56:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] engine_0: Output 2 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 12:56:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] engine_0: finished (returncode=0)\nSBY 12:56:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] engine_0: Status returned by engine: FAIL\nSBY 12:56:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 12:56:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)\nSBY 12:56:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] summary: engine_0 (abc pdr) returned FAIL\nSBY 12:56:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7'.\nSBY 12:56:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp43u1r7e7] DONE (FAIL, rc=2)\n", :err ""}}}