Analysis & Elaboration report for CPU
Mon Mar 04 14:10:50 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "alu:alu_module|SHL:shl_module"
  6. Port Connectivity Checks: "alu:alu_module|SHR:shr_module"
  7. Port Connectivity Checks: "alu:alu_module|alu_add:add_module|FullAdder:gen_loop[31].FullAdder0"
  8. Port Connectivity Checks: "alu:alu_module|alu_add:add_module|FullAdder:gen_loop[0].FullAdder0"
  9. Port Connectivity Checks: "alu:alu_module|alu_add:add_module"
 10. Port Connectivity Checks: "alu:alu_module|alu_sub:sub_module|FullAdder:gen_loop[31].FullAdder0"
 11. Port Connectivity Checks: "alu:alu_module|alu_sub:sub_module|FullAdder:gen_loop[0].FullAdder0"
 12. Port Connectivity Checks: "alu:alu_module|alu_sub:sub_module"
 13. Port Connectivity Checks: "alu:alu_module"
 14. Port Connectivity Checks: "ThirtyTwoToFiveEncoder:regEncoder"
 15. Port Connectivity Checks: "Reg32:IR"
 16. Analysis & Elaboration Messages
 17. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                  ;
+-------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Mon Mar 04 14:10:50 2024           ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                 ; CPU                                             ;
; Top-level Entity Name         ; datapath                                        ;
; Family                        ; Cyclone V                                       ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                       ;
; Total registers               ; N/A until Partition Merge                       ;
; Total pins                    ; N/A until Partition Merge                       ;
; Total virtual pins            ; N/A until Partition Merge                       ;
; Total block memory bits       ; N/A until Partition Merge                       ;
; Total PLLs                    ; N/A until Partition Merge                       ;
; Total DLLs                    ; N/A until Partition Merge                       ;
+-------------------------------+-------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; datapath           ; CPU                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_module|SHL:shl_module"                                                                                                                                                     ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shift ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_module|SHR:shr_module"                                                                                                                                                     ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shift ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_module|alu_add:add_module|FullAdder:gen_loop[31].FullAdder0"                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_module|alu_add:add_module|FullAdder:gen_loop[0].FullAdder0" ;
+------+-------+----------+----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                              ;
+------+-------+----------+----------------------------------------------------------------------+
; Cin  ; Input ; Info     ; Stuck at GND                                                         ;
+------+-------+----------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_module|alu_add:add_module"                                                                                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cOut ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (33 bits) it drives.  The 32 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_module|alu_sub:sub_module|FullAdder:gen_loop[31].FullAdder0"                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_module|alu_sub:sub_module|FullAdder:gen_loop[0].FullAdder0" ;
+------+-------+----------+----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                              ;
+------+-------+----------+----------------------------------------------------------------------+
; Cin  ; Input ; Info     ; Stuck at GND                                                         ;
+------+-------+----------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_module|alu_sub:sub_module"                                                                                                                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cOut     ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (33 bits) it drives.  The 32 most-significant bit(s) in the port expression will be connected to GND. ;
; cOut[-1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_module"                                                                                              ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; resultHi ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "ThirtyTwoToFiveEncoder:regEncoder" ;
+-------------+-------+----------+------------------------------+
; Port        ; Type  ; Severity ; Details                      ;
+-------------+-------+----------+------------------------------+
; Cin[31..24] ; Input ; Info     ; Stuck at GND                 ;
+-------------+-------+----------+------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:IR"                                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Mar 04 14:10:39 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file shr_tb.v
    Info (12023): Found entity 1: shr_tb File: C:/Users/19cmb13/CPU-Project/shr_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file shr.v
    Info (12023): Found entity 1: SHR File: C:/Users/19cmb13/CPU-Project/SHR.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file shl_tb.v
    Info (12023): Found entity 1: shl_tb File: C:/Users/19cmb13/CPU-Project/shl_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file shl.v
    Info (12023): Found entity 1: SHL File: C:/Users/19cmb13/CPU-Project/SHL.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file div_tb.v
    Info (12023): Found entity 1: div_tb File: C:/Users/19cmb13/CPU-Project/div_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu_div.v
    Info (12023): Found entity 1: alu_div File: C:/Users/19cmb13/CPU-Project/alu_div.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ror_tb.v
    Info (12023): Found entity 1: ror_tb File: C:/Users/19cmb13/CPU-Project/ror_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu_ror.v
    Info (12023): Found entity 1: alu_ror File: C:/Users/19cmb13/CPU-Project/alu_ror.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mul_tb.v
    Info (12023): Found entity 1: mul_tb File: C:/Users/19cmb13/CPU-Project/mul_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file not_tb.v
    Info (12023): Found entity 1: not_tb File: C:/Users/19cmb13/CPU-Project/not_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file neg_tb.v
    Info (12023): Found entity 1: neg_tb File: C:/Users/19cmb13/CPU-Project/neg_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu_not.v
    Info (12023): Found entity 1: alu_not File: C:/Users/19cmb13/CPU-Project/alu_not.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_neg.v
    Info (12023): Found entity 1: alu_neg File: C:/Users/19cmb13/CPU-Project/alu_neg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_tb.v
    Info (12023): Found entity 1: or_tb File: C:/Users/19cmb13/CPU-Project/or_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mdr_reg.v
    Info (12023): Found entity 1: MDR_Reg File: C:/Users/19cmb13/CPU-Project/MDR_Reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_tb.v
    Info (12023): Found entity 1: and_tb File: C:/Users/19cmb13/CPU-Project/and_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu_or.v
    Info (12023): Found entity 1: alu_or File: C:/Users/19cmb13/CPU-Project/alu_or.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_and.v
    Info (12023): Found entity 1: alu_and File: C:/Users/19cmb13/CPU-Project/alu_and.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/19cmb13/CPU-Project/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file twotoonemux.v
    Info (12023): Found entity 1: TwoToOneMux File: C:/Users/19cmb13/CPU-Project/TwoToOneMux.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file thirtytwotooneencoder.v
    Info (12023): Found entity 1: ThirtyTwoToOneEncoder File: C:/Users/19cmb13/CPU-Project/ThirtyTwoToOneEncoder.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file thirtytwotofiveencoder.v
    Info (12023): Found entity 1: ThirtyTwoToFiveEncoder File: C:/Users/19cmb13/CPU-Project/ThirtyTwoToFiveEncoder.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file reg32.v
    Info (12023): Found entity 1: Reg32 File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mdr.v
    Info (12023): Found entity 1: MDRreg File: C:/Users/19cmb13/CPU-Project/MDR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: C:/Users/19cmb13/CPU-Project/datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_sub.v
    Info (12023): Found entity 1: alu_sub File: C:/Users/19cmb13/CPU-Project/alu_sub.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sub_tb.v
    Info (12023): Found entity 1: sub_tb File: C:/Users/19cmb13/CPU-Project/sub_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file fulladder.v
    Info (12023): Found entity 1: FullAdder File: C:/Users/19cmb13/CPU-Project/fullAdder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_add.v
    Info (12023): Found entity 1: alu_add File: C:/Users/19cmb13/CPU-Project/alu_add.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file add_tb.v
    Info (12023): Found entity 1: add_tb File: C:/Users/19cmb13/CPU-Project/add_tb.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file alu_mul.v
    Info (12023): Found entity 1: alu_mul File: C:/Users/19cmb13/CPU-Project/alu_mul.v Line: 1
Info (12127): Elaborating entity "datapath" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at datapath.v(9): object "enable" assigned a value but never read File: C:/Users/19cmb13/CPU-Project/datapath.v Line: 9
Info (12128): Elaborating entity "Reg32" for hierarchy "Reg32:R0" File: C:/Users/19cmb13/CPU-Project/datapath.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at Reg32.v(4): inferring latch(es) for variable "q", which holds its previous value in one or more paths through the always construct File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[0]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[1]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[2]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[3]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[4]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[5]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[6]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[7]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[8]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[9]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[10]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[11]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[12]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[13]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[14]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[15]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[16]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[17]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[18]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[19]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[20]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[21]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[22]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[23]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[24]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[25]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[26]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[27]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[28]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[29]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[30]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (10041): Inferred latch for "q[31]" at Reg32.v(4) File: C:/Users/19cmb13/CPU-Project/Reg32.v Line: 4
Info (12128): Elaborating entity "MDRreg" for hierarchy "MDRreg:MDR" File: C:/Users/19cmb13/CPU-Project/datapath.v Line: 58
Info (12128): Elaborating entity "TwoToOneMux" for hierarchy "MDRreg:MDR|TwoToOneMux:MDMux" File: C:/Users/19cmb13/CPU-Project/MDR.v Line: 7
Info (12128): Elaborating entity "ThirtyTwoToFiveEncoder" for hierarchy "ThirtyTwoToFiveEncoder:regEncoder" File: C:/Users/19cmb13/CPU-Project/datapath.v Line: 63
Warning (10762): Verilog HDL Case Statement warning at ThirtyTwoToFiveEncoder.v(10): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/19cmb13/CPU-Project/ThirtyTwoToFiveEncoder.v Line: 10
Info (10264): Verilog HDL Case Statement information at ThirtyTwoToFiveEncoder.v(10): all case item expressions in this case statement are onehot File: C:/Users/19cmb13/CPU-Project/ThirtyTwoToFiveEncoder.v Line: 10
Info (12128): Elaborating entity "ThirtyTwoToOneEncoder" for hierarchy "ThirtyTwoToOneEncoder:busMux" File: C:/Users/19cmb13/CPU-Project/datapath.v Line: 92
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_module" File: C:/Users/19cmb13/CPU-Project/datapath.v Line: 109
Warning (10240): Verilog HDL Always Construct warning at alu.v(30): inferring latch(es) for variable "resultLo", which holds its previous value in one or more paths through the always construct File: C:/Users/19cmb13/CPU-Project/alu.v Line: 30
Warning (10240): Verilog HDL Always Construct warning at alu.v(30): inferring latch(es) for variable "resultHi", which holds its previous value in one or more paths through the always construct File: C:/Users/19cmb13/CPU-Project/alu.v Line: 30
Info (10041): Inferred latch for "resultHi[0]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[1]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[2]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[3]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[4]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[5]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[6]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[7]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[8]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[9]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[10]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[11]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[12]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[13]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[14]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[15]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[16]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[17]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[18]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[19]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[20]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[21]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[22]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[23]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[24]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[25]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[26]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[27]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[28]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[29]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[30]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultHi[31]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[0]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[1]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[2]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[3]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[4]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[5]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[6]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[7]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[8]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[9]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[10]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[11]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[12]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[13]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[14]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[15]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[16]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[17]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[18]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[19]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[20]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[21]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[22]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[23]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[24]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[25]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[26]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[27]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[28]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[29]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[30]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (10041): Inferred latch for "resultLo[31]" at alu.v(34) File: C:/Users/19cmb13/CPU-Project/alu.v Line: 34
Info (12128): Elaborating entity "alu_and" for hierarchy "alu:alu_module|alu_and:and_module" File: C:/Users/19cmb13/CPU-Project/alu.v Line: 15
Info (12128): Elaborating entity "alu_or" for hierarchy "alu:alu_module|alu_or:or_module" File: C:/Users/19cmb13/CPU-Project/alu.v Line: 16
Info (12128): Elaborating entity "alu_neg" for hierarchy "alu:alu_module|alu_neg:neg_module" File: C:/Users/19cmb13/CPU-Project/alu.v Line: 17
Info (12128): Elaborating entity "alu_not" for hierarchy "alu:alu_module|alu_not:not_module" File: C:/Users/19cmb13/CPU-Project/alu.v Line: 18
Info (12128): Elaborating entity "alu_sub" for hierarchy "alu:alu_module|alu_sub:sub_module" File: C:/Users/19cmb13/CPU-Project/alu.v Line: 19
Warning (10034): Output port "cOut" at alu_sub.v(4) has no driver File: C:/Users/19cmb13/CPU-Project/alu_sub.v Line: 4
Info (12128): Elaborating entity "FullAdder" for hierarchy "alu:alu_module|alu_sub:sub_module|FullAdder:gen_loop[0].FullAdder0" File: C:/Users/19cmb13/CPU-Project/alu_sub.v Line: 21
Info (12128): Elaborating entity "alu_add" for hierarchy "alu:alu_module|alu_add:add_module" File: C:/Users/19cmb13/CPU-Project/alu.v Line: 20
Warning (10034): Output port "cOut" at alu_add.v(4) has no driver File: C:/Users/19cmb13/CPU-Project/alu_add.v Line: 4
Info (12128): Elaborating entity "alu_mul" for hierarchy "alu:alu_module|alu_mul:mul_module" File: C:/Users/19cmb13/CPU-Project/alu.v Line: 21
Warning (10199): Verilog HDL Case Statement warning at alu_mul.v(27): case item expression never matches the case expression File: C:/Users/19cmb13/CPU-Project/alu_mul.v Line: 27
Warning (10199): Verilog HDL Case Statement warning at alu_mul.v(28): case item expression never matches the case expression File: C:/Users/19cmb13/CPU-Project/alu_mul.v Line: 28
Warning (10199): Verilog HDL Case Statement warning at alu_mul.v(30): case item expression never matches the case expression File: C:/Users/19cmb13/CPU-Project/alu_mul.v Line: 30
Warning (10230): Verilog HDL assignment warning at alu_mul.v(37): truncated value with size 66 to match size of target (64) File: C:/Users/19cmb13/CPU-Project/alu_mul.v Line: 37
Info (12128): Elaborating entity "alu_ror" for hierarchy "alu:alu_module|alu_ror:ror_module" File: C:/Users/19cmb13/CPU-Project/alu.v Line: 22
Warning (10230): Verilog HDL assignment warning at alu_ror.v(7): truncated value with size 32 to match size of target (5) File: C:/Users/19cmb13/CPU-Project/alu_ror.v Line: 7
Info (12128): Elaborating entity "alu_div" for hierarchy "alu:alu_module|alu_div:div_module" File: C:/Users/19cmb13/CPU-Project/alu.v Line: 23
Warning (10230): Verilog HDL assignment warning at alu_div.v(20): truncated value with size 33 to match size of target (32) File: C:/Users/19cmb13/CPU-Project/alu_div.v Line: 20
Info (12128): Elaborating entity "SHR" for hierarchy "alu:alu_module|SHR:shr_module" File: C:/Users/19cmb13/CPU-Project/alu.v Line: 24
Info (12128): Elaborating entity "SHL" for hierarchy "alu:alu_module|SHL:shl_module" File: C:/Users/19cmb13/CPU-Project/alu.v Line: 25
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "alu:alu_module|carryOut[32]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[31]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[30]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[29]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[28]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[27]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[26]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[25]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[24]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[23]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[22]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[21]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[20]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[19]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[18]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[17]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[16]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[15]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[14]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[13]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[12]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[11]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[10]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[9]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[8]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[7]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[6]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[5]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[4]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[3]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[2]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
    Warning (12110): Net "alu:alu_module|carryOut[1]" is missing source, defaulting to GND File: C:/Users/19cmb13/CPU-Project/alu.v Line: 13
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/19cmb13/CPU-Project/output_files/CPU.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 4795 megabytes
    Info: Processing ended: Mon Mar 04 14:10:50 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:10


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/19cmb13/CPU-Project/output_files/CPU.map.smsg.


