[root]
type=Root
children=system
eventq_index=0
full_system=true
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=clk_domain cpu0 cpu1 cpu2 cpu3 cpu_clk_domain cpu_voltage_domain dvfs_handler iobus mem_ctrls pc redirect_paths0 redirect_paths1 redirect_paths2 ruby switch_cpus0 switch_cpus1 switch_cpus2 switch_cpus3 sys_port_proxy voltage_domain workload
auto_unlink_shared_backstore=false
cache_line_size=64
eventq_index=0
exit_on_work_items=false
init_param=0
m5ops_base=4294901760
mem_mode=atomic_noncaching
mem_ranges=0:3221225472
memories=system.mem_ctrls.dram
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2
shadow_rom_ranges=
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=system.workload
system_port=system.sys_port_proxy.in_ports[0]

[system.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.cpu0]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=0
decoder=system.cpu0.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu0.interrupts
isa=system.cpu0.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu0.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu0.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu0.tracer
width=1
workload=
dcache_port=system.ruby.l1_cntrl0.sequencer.in_ports[1]
icache_port=system.ruby.l1_cntrl0.sequencer.in_ports[0]

[system.cpu0.decoder]
type=X86Decoder
eventq_index=0
isa=system.cpu0.isa

[system.cpu0.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu0.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.ruby.l1_cntrl0.sequencer.in_ports[4]
int_responder=system.ruby.l1_cntrl0.sequencer.interrupt_out_port[1]
pio=system.ruby.l1_cntrl0.sequencer.interrupt_out_port[0]

[system.cpu0.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu0.isa]
type=X86ISA
eventq_index=0
vendor_string=HygonGenuine

[system.cpu0.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu0.mmu.dtb
eventq_index=0
itb=system.cpu0.mmu.itb

[system.cpu0.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu0.mmu.dtb.walker

[system.cpu0.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu0.mmu.dtb.walker.power_state
system=system
port=system.ruby.l1_cntrl0.sequencer.in_ports[3]

[system.cpu0.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu0.mmu.itb.walker

[system.cpu0.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu0.mmu.itb.walker.power_state
system=system
port=system.ruby.l1_cntrl0.sequencer.in_ports[2]

[system.cpu0.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu0.tracer]
type=ExeTracer
eventq_index=0

[system.cpu1]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=1
decoder=system.cpu1.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu1.interrupts
isa=system.cpu1.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu1.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu1.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu1.tracer
width=1
workload=
dcache_port=system.ruby.l1_cntrl1.sequencer.in_ports[1]
icache_port=system.ruby.l1_cntrl1.sequencer.in_ports[0]

[system.cpu1.decoder]
type=X86Decoder
eventq_index=0
isa=system.cpu1.isa

[system.cpu1.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu1.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.ruby.l1_cntrl1.sequencer.in_ports[4]
int_responder=system.ruby.l1_cntrl1.sequencer.interrupt_out_port[1]
pio=system.ruby.l1_cntrl1.sequencer.interrupt_out_port[0]

[system.cpu1.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu1.isa]
type=X86ISA
eventq_index=0
vendor_string=HygonGenuine

[system.cpu1.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu1.mmu.dtb
eventq_index=0
itb=system.cpu1.mmu.itb

[system.cpu1.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu1.mmu.dtb.walker

[system.cpu1.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu1.mmu.dtb.walker.power_state
system=system
port=system.ruby.l1_cntrl1.sequencer.in_ports[3]

[system.cpu1.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu1.mmu.itb.walker

[system.cpu1.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu1.mmu.itb.walker.power_state
system=system
port=system.ruby.l1_cntrl1.sequencer.in_ports[2]

[system.cpu1.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu1.tracer]
type=ExeTracer
eventq_index=0

[system.cpu2]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=2
decoder=system.cpu2.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu2.interrupts
isa=system.cpu2.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu2.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu2.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu2.tracer
width=1
workload=
dcache_port=system.ruby.l1_cntrl2.sequencer.in_ports[1]
icache_port=system.ruby.l1_cntrl2.sequencer.in_ports[0]

[system.cpu2.decoder]
type=X86Decoder
eventq_index=0
isa=system.cpu2.isa

[system.cpu2.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu2.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.ruby.l1_cntrl2.sequencer.in_ports[4]
int_responder=system.ruby.l1_cntrl2.sequencer.interrupt_out_port[1]
pio=system.ruby.l1_cntrl2.sequencer.interrupt_out_port[0]

[system.cpu2.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu2.isa]
type=X86ISA
eventq_index=0
vendor_string=HygonGenuine

[system.cpu2.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu2.mmu.dtb
eventq_index=0
itb=system.cpu2.mmu.itb

[system.cpu2.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu2.mmu.dtb.walker

[system.cpu2.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu2.mmu.dtb.walker.power_state
system=system
port=system.ruby.l1_cntrl2.sequencer.in_ports[3]

[system.cpu2.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu2.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu2.mmu.itb.walker

[system.cpu2.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu2.mmu.itb.walker.power_state
system=system
port=system.ruby.l1_cntrl2.sequencer.in_ports[2]

[system.cpu2.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu2.tracer]
type=ExeTracer
eventq_index=0

[system.cpu3]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=3
decoder=system.cpu3.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu3.interrupts
isa=system.cpu3.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu3.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu3.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu3.tracer
width=1
workload=
dcache_port=system.ruby.l1_cntrl3.sequencer.in_ports[1]
icache_port=system.ruby.l1_cntrl3.sequencer.in_ports[0]

[system.cpu3.decoder]
type=X86Decoder
eventq_index=0
isa=system.cpu3.isa

[system.cpu3.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu3.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.ruby.l1_cntrl3.sequencer.in_ports[4]
int_responder=system.ruby.l1_cntrl3.sequencer.interrupt_out_port[1]
pio=system.ruby.l1_cntrl3.sequencer.interrupt_out_port[0]

[system.cpu3.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu3.isa]
type=X86ISA
eventq_index=0
vendor_string=HygonGenuine

[system.cpu3.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu3.mmu.dtb
eventq_index=0
itb=system.cpu3.mmu.itb

[system.cpu3.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu3.mmu.dtb.walker

[system.cpu3.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu3.mmu.dtb.walker.power_state
system=system
port=system.ruby.l1_cntrl3.sequencer.in_ports[3]

[system.cpu3.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu3.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu3.mmu.itb.walker

[system.cpu3.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu3.mmu.itb.walker.power_state
system=system
port=system.ruby.l1_cntrl3.sequencer.in_ports[2]

[system.cpu3.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu3.tracer]
type=ExeTracer
eventq_index=0

[system.cpu_clk_domain]
type=SrcClockDomain
clock=500
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.cpu_voltage_domain

[system.cpu_voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.iobus]
type=NoncoherentXBar
children=power_state
clk_domain=system.clk_domain
eventq_index=0
forward_latency=1
frontend_latency=2
header_latency=1
power_model=
power_state=system.iobus.power_state
response_latency=2
use_default_range=false
width=16
cpu_side_ports=system.pc.south_bridge.io_apic.int_requestor system.sys_port_proxy.pio_request_port system.ruby.l1_cntrl0.sequencer.pio_request_port system.ruby.l1_cntrl0.sequencer.mem_request_port system.ruby.l1_cntrl1.sequencer.pio_request_port system.ruby.l1_cntrl1.sequencer.mem_request_port system.ruby.l1_cntrl2.sequencer.pio_request_port system.ruby.l1_cntrl2.sequencer.mem_request_port system.ruby.l1_cntrl3.sequencer.pio_request_port system.ruby.l1_cntrl3.sequencer.mem_request_port
default=system.pc.default_bus.cpu_side_ports[0]
mem_side_ports=system.pc.south_bridge.cmos.pio system.pc.south_bridge.dma1.pio system.pc.south_bridge.ide.pio system.pc.south_bridge.keyboard.pio system.pc.south_bridge.pic1.pio system.pc.south_bridge.pic2.pio system.pc.south_bridge.pit.pio system.pc.south_bridge.speaker.pio system.pc.south_bridge.io_apic.pio system.pc.com_1.pio system.pc.fake_com_2.pio system.pc.fake_com_3.pio system.pc.fake_com_4.pio system.pc.fake_floppy.pio system.pc.pci_host.pio system.ruby.l1_cntrl0.sequencer.pio_response_port system.ruby.l1_cntrl1.sequencer.pio_response_port system.ruby.l1_cntrl2.sequencer.pio_response_port system.ruby.l1_cntrl3.sequencer.pio_response_port system.ruby.io_controller.dma_sequencer.in_ports[0]

[system.iobus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.mem_ctrls.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.mem_ctrls.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.ruby.dir_cntrl0.memory_out_port

[system.mem_ctrls.dram]
type=DRAMInterface
children=power_state
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.23500000000000001
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
beats_per_clock=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=1024
device_size=536870912
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=open_adaptive
power_model=
power_state=system.mem_ctrls.dram.power_state
range=0:3221225472
ranks_per_channel=2
read_buffer_size=32
tAAD=1250
tBURST=5000
tBURST_MAX=5000
tBURST_MIN=5000
tCCD_L=0
tCCD_L_WR=0
tCK=1250
tCL=13750
tCS=2500
tCWL=13750
tPPD=0
tRAS=35000
tRCD=13750
tRCD_WR=13750
tREFI=7800000
tRFC=260000
tRP=13750
tRRD=6000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tWTR_L=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.mem_ctrls.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc]
type=Pc
children=bad_addr com_1 default_bus empty_isa fake_com_2 fake_com_3 fake_com_4 fake_floppy pci_host south_bridge
eventq_index=0
south_bridge=system.pc.south_bridge
system=system

[system.pc.bad_addr]
type=IsaFake
children=power_state
clk_domain=system.clk_domain
eventq_index=0
fake_mem=false
pio_addr=0
pio_latency=100000
pio_size=8
power_model=
power_state=system.pc.bad_addr.power_state
ret_bad_addr=true
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=system
update_data=false
warn_access=
pio=system.pc.default_bus.default

[system.pc.bad_addr.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.com_1]
type=Uart8250
children=device power_state
clk_domain=system.clk_domain
device=system.pc.com_1.device
eventq_index=0
pio_addr=9223372036854776824
pio_latency=100000
pio_size=8
platform=system.pc
power_model=
power_state=system.pc.com_1.power_state
system=system
pio=system.iobus.mem_side_ports[9]

[system.pc.com_1.device]
type=Terminal
eventq_index=0
number=0
outfile=file
port=3456

[system.pc.com_1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.default_bus]
type=NoncoherentXBar
children=power_state
clk_domain=system.clk_domain
eventq_index=0
forward_latency=1
frontend_latency=2
header_latency=1
power_model=
power_state=system.pc.default_bus.power_state
response_latency=2
use_default_range=false
width=16
cpu_side_ports=system.iobus.default
default=system.pc.bad_addr.pio
mem_side_ports=system.pc.empty_isa.pio

[system.pc.default_bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.empty_isa]
type=IsaFake
children=power_state
clk_domain=system.clk_domain
eventq_index=0
fake_mem=false
pio_addr=9223372036854775808
pio_latency=100000
pio_size=65536
power_model=
power_state=system.pc.empty_isa.power_state
ret_bad_addr=false
ret_data16=0
ret_data32=0
ret_data64=0
ret_data8=0
system=system
update_data=false
warn_access=
pio=system.pc.default_bus.mem_side_ports[0]

[system.pc.empty_isa.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.fake_com_2]
type=IsaFake
children=power_state
clk_domain=system.clk_domain
eventq_index=0
fake_mem=false
pio_addr=9223372036854776568
pio_latency=100000
pio_size=8
power_model=
power_state=system.pc.fake_com_2.power_state
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=system
update_data=false
warn_access=
pio=system.iobus.mem_side_ports[10]

[system.pc.fake_com_2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.fake_com_3]
type=IsaFake
children=power_state
clk_domain=system.clk_domain
eventq_index=0
fake_mem=false
pio_addr=9223372036854776808
pio_latency=100000
pio_size=8
power_model=
power_state=system.pc.fake_com_3.power_state
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=system
update_data=false
warn_access=
pio=system.iobus.mem_side_ports[11]

[system.pc.fake_com_3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.fake_com_4]
type=IsaFake
children=power_state
clk_domain=system.clk_domain
eventq_index=0
fake_mem=false
pio_addr=9223372036854776552
pio_latency=100000
pio_size=8
power_model=
power_state=system.pc.fake_com_4.power_state
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=system
update_data=false
warn_access=
pio=system.iobus.mem_side_ports[12]

[system.pc.fake_com_4.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.fake_floppy]
type=IsaFake
children=power_state
clk_domain=system.clk_domain
eventq_index=0
fake_mem=false
pio_addr=9223372036854776818
pio_latency=100000
pio_size=2
power_model=
power_state=system.pc.fake_floppy.power_state
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=system
update_data=false
warn_access=
pio=system.iobus.mem_side_ports[13]

[system.pc.fake_floppy.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.pci_host]
type=GenericPciHost
children=power_state
clk_domain=system.clk_domain
conf_base=13835058055282163712
conf_device_bits=8
conf_size=16777216
eventq_index=0
pci_dma_base=0
pci_mem_base=0
pci_pio_base=9223372036854775808
platform=system.pc
power_model=
power_state=system.pc.pci_host.power_state
system=system
pio=system.iobus.mem_side_ports[14]

[system.pc.pci_host.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.south_bridge]
type=SouthBridge
children=cmos dma1 ide io_apic keyboard pic1 pic2 pit speaker
cmos=system.pc.south_bridge.cmos
dma1=system.pc.south_bridge.dma1
eventq_index=0
io_apic=system.pc.south_bridge.io_apic
keyboard=system.pc.south_bridge.keyboard
pic1=system.pc.south_bridge.pic1
pic2=system.pc.south_bridge.pic2
pit=system.pc.south_bridge.pit
speaker=system.pc.south_bridge.speaker

[system.pc.south_bridge.cmos]
type=Cmos
children=power_state
clk_domain=system.clk_domain
eventq_index=0
pio_addr=9223372036854775920
pio_latency=100000
power_model=
power_state=system.pc.south_bridge.cmos.power_state
system=system
time=Sun Jan  1 00:00:00 2012
int_pin=system.pc.south_bridge.pic2.inputs[0]
pio=system.iobus.mem_side_ports[0]

[system.pc.south_bridge.cmos.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.south_bridge.dma1]
type=I8237
children=power_state
clk_domain=system.clk_domain
eventq_index=0
pio_addr=9223372036854775808
pio_latency=100000
power_model=
power_state=system.pc.south_bridge.dma1.power_state
system=system
pio=system.iobus.mem_side_ports[1]

[system.pc.south_bridge.dma1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.south_bridge.ide]
type=X86IdeController
children=BAR0 BAR1 BAR2 BAR3 BAR4 BAR5 disks power_state
BAR0=system.pc.south_bridge.ide.BAR0
BAR1=system.pc.south_bridge.ide.BAR1
BAR2=system.pc.south_bridge.ide.BAR2
BAR3=system.pc.south_bridge.ide.BAR3
BAR4=system.pc.south_bridge.ide.BAR4
BAR5=system.pc.south_bridge.ide.BAR5
BIST=0
CacheLineSize=0
CapabilityPtr=0
CardbusCIS=0
ClassCode=1
Command=0
DeviceID=28945
ExpansionROM=0
HeaderType=0
InterruptLine=255
InterruptPin=1
LatencyTimer=0
MSICAPBaseOffset=0
MSICAPCapId=0
MSICAPMaskBits=0
MSICAPMsgAddr=0
MSICAPMsgCtrl=0
MSICAPMsgData=0
MSICAPMsgUpperAddr=0
MSICAPNextCapability=0
MSICAPPendingBits=0
MSIXCAPBaseOffset=0
MSIXCAPCapId=0
MSIXCAPNextCapability=0
MSIXMsgCtrl=0
MSIXPbaOffset=0
MSIXTableOffset=0
MaximumLatency=0
MinimumGrant=0
PMCAPBaseOffset=0
PMCAPCapId=0
PMCAPCapabilities=0
PMCAPCtrlStatus=0
PMCAPNextCapability=0
PXCAPBaseOffset=0
PXCAPCapId=0
PXCAPCapabilities=0
PXCAPDevCap2=0
PXCAPDevCapabilities=0
PXCAPDevCtrl=0
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=0
PXCAPLinkCtrl=0
PXCAPLinkStatus=0
PXCAPNextCapability=0
ProgIF=128
Revision=0
Status=640
SubClassCode=1
SubsystemID=0
SubsystemVendorID=0
VendorID=32902
clk_domain=system.clk_domain
config_latency=20000
ctrl_offset=0
disks=system.pc.south_bridge.ide.disks
eventq_index=0
host=system.pc.pci_host
io_shift=0
pci_bus=0
pci_dev=4
pci_func=0
pio_latency=30000
power_model=
power_state=system.pc.south_bridge.ide.power_state
sid=0
ssid=0
system=system
dma=system.ruby.dma_cntrl0.dma_sequencer.in_ports[0]
int_primary=system.pc.south_bridge.pic2.inputs[6] system.pc.south_bridge.io_apic.inputs[14]
int_secondary=system.pc.south_bridge.pic2.inputs[7] system.pc.south_bridge.io_apic.inputs[15]
pio=system.iobus.mem_side_ports[2]

[system.pc.south_bridge.ide.BAR0]
type=PciLegacyIoBar
addr=496
eventq_index=0
size=8

[system.pc.south_bridge.ide.BAR1]
type=PciLegacyIoBar
addr=1012
eventq_index=0
size=3

[system.pc.south_bridge.ide.BAR2]
type=PciLegacyIoBar
addr=368
eventq_index=0
size=8

[system.pc.south_bridge.ide.BAR3]
type=PciLegacyIoBar
addr=884
eventq_index=0
size=3

[system.pc.south_bridge.ide.BAR4]
type=PciIoBar
eventq_index=0
size=16

[system.pc.south_bridge.ide.BAR5]
type=PciBarNone
eventq_index=0

[system.pc.south_bridge.ide.disks]
type=IdeDisk
children=image
delay=1000000
driveID=device0
eventq_index=0
image=system.pc.south_bridge.ide.disks.image

[system.pc.south_bridge.ide.disks.image]
type=CowDiskImage
children=child
child=system.pc.south_bridge.ide.disks.image.child
eventq_index=0
image_file=
read_only=false
table_size=65536

[system.pc.south_bridge.ide.disks.image.child]
type=RawDiskImage
eventq_index=0
image_file=/hpc/group/brownlab/fjm7/ubuntu_images/disk/x86-ubuntu-18_04-parsec
read_only=true

[system.pc.south_bridge.ide.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.south_bridge.io_apic]
type=I82094AA
children=power_state
apic_id=4
clk_domain=system.clk_domain
eventq_index=0
int_latency=1000
pio_addr=4273995776
pio_latency=100000
power_model=
power_state=system.pc.south_bridge.io_apic.power_state
system=system
inputs=system.pc.south_bridge.pic1.output[0] system.pc.south_bridge.keyboard.keyboard_int_pin[0] system.pc.south_bridge.pit.int_pin[1] None None None None None None None None None system.pc.south_bridge.keyboard.mouse_int_pin[0] None system.pc.south_bridge.ide.int_primary[1] system.pc.south_bridge.ide.int_secondary[1]
int_requestor=system.iobus.cpu_side_ports[0]
pio=system.iobus.mem_side_ports[8]

[system.pc.south_bridge.io_apic.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.south_bridge.keyboard]
type=I8042
children=keyboard mouse power_state
clk_domain=system.clk_domain
command_port=9223372036854775908
data_port=9223372036854775904
eventq_index=0
keyboard=system.pc.south_bridge.keyboard.keyboard
mouse=system.pc.south_bridge.keyboard.mouse
pio_latency=100000
power_model=
power_state=system.pc.south_bridge.keyboard.power_state
system=system
keyboard_int_pin=system.pc.south_bridge.io_apic.inputs[1]
mouse_int_pin=system.pc.south_bridge.io_apic.inputs[12]
pio=system.iobus.mem_side_ports[3]

[system.pc.south_bridge.keyboard.keyboard]
type=PS2Keyboard
eventq_index=0
vnc=Null

[system.pc.south_bridge.keyboard.mouse]
type=PS2Mouse
eventq_index=0

[system.pc.south_bridge.keyboard.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.south_bridge.pic1]
type=I8259
children=power_state
clk_domain=system.clk_domain
eventq_index=0
mode=I8259Master
pio_addr=9223372036854775840
pio_latency=100000
power_model=
power_state=system.pc.south_bridge.pic1.power_state
slave=system.pc.south_bridge.pic2
system=system
inputs=system.pc.south_bridge.pit.int_pin[0] None system.pc.south_bridge.pic2.output[0]
output=system.pc.south_bridge.io_apic.inputs[0]
pio=system.iobus.mem_side_ports[4]

[system.pc.south_bridge.pic1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.south_bridge.pic2]
type=I8259
children=power_state
clk_domain=system.clk_domain
eventq_index=0
mode=I8259Slave
pio_addr=9223372036854775968
pio_latency=100000
power_model=
power_state=system.pc.south_bridge.pic2.power_state
slave=Null
system=system
inputs=system.pc.south_bridge.cmos.int_pin[0] None None None None None system.pc.south_bridge.ide.int_primary[0] system.pc.south_bridge.ide.int_secondary[0]
output=system.pc.south_bridge.pic1.inputs[2]
pio=system.iobus.mem_side_ports[5]

[system.pc.south_bridge.pic2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.south_bridge.pit]
type=I8254
children=power_state
clk_domain=system.clk_domain
eventq_index=0
pio_addr=9223372036854775872
pio_latency=100000
power_model=
power_state=system.pc.south_bridge.pit.power_state
system=system
int_pin=system.pc.south_bridge.pic1.inputs[0] system.pc.south_bridge.io_apic.inputs[2]
pio=system.iobus.mem_side_ports[6]

[system.pc.south_bridge.pit.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.south_bridge.speaker]
type=PcSpeaker
children=power_state
clk_domain=system.clk_domain
eventq_index=0
i8254=system.pc.south_bridge.pit
pio_addr=9223372036854775905
pio_latency=100000
power_model=
power_state=system.pc.south_bridge.speaker.power_state
system=system
pio=system.iobus.mem_side_ports[7]

[system.pc.south_bridge.speaker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.redirect_paths0]
type=RedirectPath
app_path=/proc
eventq_index=0
host_paths=/hpc/group/brownlab/fjm7/new-data-collection/cores_4/ferret/simsmall/l2_3MB/run_9/fs/proc

[system.redirect_paths1]
type=RedirectPath
app_path=/sys
eventq_index=0
host_paths=/hpc/group/brownlab/fjm7/new-data-collection/cores_4/ferret/simsmall/l2_3MB/run_9/fs/sys

[system.redirect_paths2]
type=RedirectPath
app_path=/tmp
eventq_index=0
host_paths=/hpc/group/brownlab/fjm7/new-data-collection/cores_4/ferret/simsmall/l2_3MB/run_9/fs/tmp

[system.ruby]
type=RubySystem
children=clk_domain dir_cntrl0 dma_cntrl0 io_controller l1_cntrl0 l1_cntrl1 l1_cntrl2 l1_cntrl3 l2_cntrl0 memctrl_clk_domain network power_state
access_backing_store=false
all_instructions=false
block_size_bytes=64
clk_domain=system.ruby.clk_domain
eventq_index=0
hot_lines=false
memory_size_bits=48
num_of_sequencers=4
number_of_virtual_networks=3
phys_mem=Null
power_model=
power_state=system.ruby.power_state
randomization=false
system=system

[system.ruby.clk_domain]
type=SrcClockDomain
clock=500
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.ruby.dir_cntrl0]
type=Directory_Controller
children=directory power_state requestToDir requestToMemory responseFromDir responseFromMemory responseToDir
addr_ranges=0:3221225472
buffer_size=0
clk_domain=system.ruby.clk_domain
cluster_id=0
directory=system.ruby.dir_cntrl0.directory
directory_latency=6
downstream_destinations=
eventq_index=0
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=system.ruby.dir_cntrl0.power_state
recycle_latency=10
requestToDir=system.ruby.dir_cntrl0.requestToDir
requestToMemory=system.ruby.dir_cntrl0.requestToMemory
responseFromDir=system.ruby.dir_cntrl0.responseFromDir
responseFromMemory=system.ruby.dir_cntrl0.responseFromMemory
responseToDir=system.ruby.dir_cntrl0.responseToDir
ruby_system=system.ruby
system=system
to_mem_ctrl_latency=1
transitions_per_cycle=32
upstream_destinations=
version=0
memory_out_port=system.mem_ctrls.port

[system.ruby.dir_cntrl0.directory]
type=RubyDirectoryMemory
addr_ranges=0:3221225472
eventq_index=0

[system.ruby.dir_cntrl0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.ruby.dir_cntrl0.requestToDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=system.ruby.network.out_port[11]

[system.ruby.dir_cntrl0.requestToMemory]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[system.ruby.dir_cntrl0.responseFromDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=system.ruby.network.in_port[15]

[system.ruby.dir_cntrl0.responseFromMemory]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[system.ruby.dir_cntrl0.responseToDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=system.ruby.network.out_port[12]

[system.ruby.dma_cntrl0]
type=DMA_Controller
children=dma_sequencer mandatoryQueue power_state requestToDir responseFromDir
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=system.ruby.clk_domain
cluster_id=0
dma_sequencer=system.ruby.dma_cntrl0.dma_sequencer
downstream_destinations=
eventq_index=0
mandatoryQueue=system.ruby.dma_cntrl0.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=system.ruby.dma_cntrl0.power_state
recycle_latency=10
requestToDir=system.ruby.dma_cntrl0.requestToDir
request_latency=6
responseFromDir=system.ruby.dma_cntrl0.responseFromDir
ruby_system=system.ruby
system=system
transitions_per_cycle=4
upstream_destinations=
version=0

[system.ruby.dma_cntrl0.dma_sequencer]
type=DMASequencer
children=power_state
clk_domain=system.ruby.clk_domain
eventq_index=0
is_cpu_sequencer=true
max_outstanding_requests=64
no_retry_on_stall=false
power_model=
power_state=system.ruby.dma_cntrl0.dma_sequencer.power_state
ruby_system=system.ruby
support_data_reqs=true
support_inst_reqs=true
system=system
using_ruby_tester=false
version=0
in_ports=system.pc.south_bridge.ide.dma

[system.ruby.dma_cntrl0.dma_sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.ruby.dma_cntrl0.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[system.ruby.dma_cntrl0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.ruby.dma_cntrl0.requestToDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=system.ruby.network.in_port[16]

[system.ruby.dma_cntrl0.responseFromDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0
in_port=system.ruby.network.out_port[13]

[system.ruby.io_controller]
type=DMA_Controller
children=dma_sequencer mandatoryQueue power_state requestToDir responseFromDir
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=system.ruby.clk_domain
cluster_id=0
dma_sequencer=system.ruby.io_controller.dma_sequencer
downstream_destinations=
eventq_index=0
mandatoryQueue=system.ruby.io_controller.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=system.ruby.io_controller.power_state
recycle_latency=10
requestToDir=system.ruby.io_controller.requestToDir
request_latency=6
responseFromDir=system.ruby.io_controller.responseFromDir
ruby_system=system.ruby
system=system
transitions_per_cycle=32
upstream_destinations=
version=1

[system.ruby.io_controller.dma_sequencer]
type=DMASequencer
children=power_state
clk_domain=system.ruby.clk_domain
eventq_index=0
is_cpu_sequencer=true
max_outstanding_requests=64
no_retry_on_stall=false
power_model=
power_state=system.ruby.io_controller.dma_sequencer.power_state
ruby_system=system.ruby
support_data_reqs=true
support_inst_reqs=true
system=system
using_ruby_tester=false
version=1
in_ports=system.iobus.mem_side_ports[19]

[system.ruby.io_controller.dma_sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.ruby.io_controller.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[system.ruby.io_controller.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.ruby.io_controller.requestToDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=system.ruby.network.in_port[17]

[system.ruby.io_controller.responseFromDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0
in_port=system.ruby.network.out_port[14]

[system.ruby.l1_cntrl0]
type=L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=system.ruby.l1_cntrl0.L1Dcache
L1Icache=system.ruby.l1_cntrl0.L1Icache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=system.cpu_clk_domain
cluster_id=0
downstream_destinations=
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=0
mandatoryQueue=system.ruby.l1_cntrl0.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
optionalQueue=system.ruby.l1_cntrl0.optionalQueue
power_model=
power_state=system.ruby.l1_cntrl0.power_state
prefetcher=system.ruby.l1_cntrl0.prefetcher
recycle_latency=10
requestFromL1Cache=system.ruby.l1_cntrl0.requestFromL1Cache
requestToL1Cache=system.ruby.l1_cntrl0.requestToL1Cache
responseFromL1Cache=system.ruby.l1_cntrl0.responseFromL1Cache
responseToL1Cache=system.ruby.l1_cntrl0.responseToL1Cache
ruby_system=system.ruby
send_evictions=true
sequencer=system.ruby.l1_cntrl0.sequencer
system=system
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=system.ruby.l1_cntrl0.unblockFromL1Cache
upstream_destinations=
version=0

[system.ruby.l1_cntrl0.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=system.ruby.l1_cntrl0.L1Dcache.replacement_policy
resourceStalls=false
ruby_system=system.ruby
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[system.ruby.l1_cntrl0.L1Dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[system.ruby.l1_cntrl0.L1Icache]
type=RubyCache
children=replacement_policy
assoc=2
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
replacement_policy=system.ruby.l1_cntrl0.L1Icache.replacement_policy
resourceStalls=false
ruby_system=system.ruby
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[system.ruby.l1_cntrl0.L1Icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=2

[system.ruby.l1_cntrl0.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[system.ruby.l1_cntrl0.optionalQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[system.ruby.l1_cntrl0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.ruby.l1_cntrl0.prefetcher]
type=RubyPrefetcher
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
page_shift=12
train_misses=4
unit_filter=8

[system.ruby.l1_cntrl0.requestFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=system.ruby.network.in_port[0]

[system.ruby.l1_cntrl0.requestToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=system.ruby.network.out_port[0]

[system.ruby.l1_cntrl0.responseFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=system.ruby.network.in_port[1]

[system.ruby.l1_cntrl0.responseToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=system.ruby.network.out_port[1]

[system.ruby.l1_cntrl0.sequencer]
type=RubySequencer
children=power_state
clk_domain=system.cpu_clk_domain
coreid=99
dcache=system.ruby.l1_cntrl0.L1Dcache
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=system.ruby.l1_cntrl0.sequencer.power_state
ruby_system=system.ruby
support_data_reqs=true
support_inst_reqs=true
system=system
using_ruby_tester=false
version=0
in_ports=system.cpu0.icache_port system.cpu0.dcache_port system.cpu0.mmu.itb.walker.port system.cpu0.mmu.dtb.walker.port system.cpu0.interrupts.int_requestor
interrupt_out_port=system.cpu0.interrupts.pio system.cpu0.interrupts.int_responder
mem_request_port=system.iobus.cpu_side_ports[3]
pio_request_port=system.iobus.cpu_side_ports[2]
pio_response_port=system.iobus.mem_side_ports[15]

[system.ruby.l1_cntrl0.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.ruby.l1_cntrl0.unblockFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=system.ruby.network.in_port[2]

[system.ruby.l1_cntrl1]
type=L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=system.ruby.l1_cntrl1.L1Dcache
L1Icache=system.ruby.l1_cntrl1.L1Icache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=system.cpu_clk_domain
cluster_id=0
downstream_destinations=
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=0
mandatoryQueue=system.ruby.l1_cntrl1.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
optionalQueue=system.ruby.l1_cntrl1.optionalQueue
power_model=
power_state=system.ruby.l1_cntrl1.power_state
prefetcher=system.ruby.l1_cntrl1.prefetcher
recycle_latency=10
requestFromL1Cache=system.ruby.l1_cntrl1.requestFromL1Cache
requestToL1Cache=system.ruby.l1_cntrl1.requestToL1Cache
responseFromL1Cache=system.ruby.l1_cntrl1.responseFromL1Cache
responseToL1Cache=system.ruby.l1_cntrl1.responseToL1Cache
ruby_system=system.ruby
send_evictions=true
sequencer=system.ruby.l1_cntrl1.sequencer
system=system
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=system.ruby.l1_cntrl1.unblockFromL1Cache
upstream_destinations=
version=1

[system.ruby.l1_cntrl1.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=system.ruby.l1_cntrl1.L1Dcache.replacement_policy
resourceStalls=false
ruby_system=system.ruby
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[system.ruby.l1_cntrl1.L1Dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[system.ruby.l1_cntrl1.L1Icache]
type=RubyCache
children=replacement_policy
assoc=2
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
replacement_policy=system.ruby.l1_cntrl1.L1Icache.replacement_policy
resourceStalls=false
ruby_system=system.ruby
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[system.ruby.l1_cntrl1.L1Icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=2

[system.ruby.l1_cntrl1.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[system.ruby.l1_cntrl1.optionalQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[system.ruby.l1_cntrl1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.ruby.l1_cntrl1.prefetcher]
type=RubyPrefetcher
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
page_shift=12
train_misses=4
unit_filter=8

[system.ruby.l1_cntrl1.requestFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=system.ruby.network.in_port[3]

[system.ruby.l1_cntrl1.requestToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=system.ruby.network.out_port[2]

[system.ruby.l1_cntrl1.responseFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=system.ruby.network.in_port[4]

[system.ruby.l1_cntrl1.responseToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=system.ruby.network.out_port[3]

[system.ruby.l1_cntrl1.sequencer]
type=RubySequencer
children=power_state
clk_domain=system.cpu_clk_domain
coreid=99
dcache=system.ruby.l1_cntrl1.L1Dcache
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=system.ruby.l1_cntrl1.sequencer.power_state
ruby_system=system.ruby
support_data_reqs=true
support_inst_reqs=true
system=system
using_ruby_tester=false
version=1
in_ports=system.cpu1.icache_port system.cpu1.dcache_port system.cpu1.mmu.itb.walker.port system.cpu1.mmu.dtb.walker.port system.cpu1.interrupts.int_requestor
interrupt_out_port=system.cpu1.interrupts.pio system.cpu1.interrupts.int_responder
mem_request_port=system.iobus.cpu_side_ports[5]
pio_request_port=system.iobus.cpu_side_ports[4]
pio_response_port=system.iobus.mem_side_ports[16]

[system.ruby.l1_cntrl1.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.ruby.l1_cntrl1.unblockFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=system.ruby.network.in_port[5]

[system.ruby.l1_cntrl2]
type=L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=system.ruby.l1_cntrl2.L1Dcache
L1Icache=system.ruby.l1_cntrl2.L1Icache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=system.cpu_clk_domain
cluster_id=0
downstream_destinations=
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=0
mandatoryQueue=system.ruby.l1_cntrl2.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
optionalQueue=system.ruby.l1_cntrl2.optionalQueue
power_model=
power_state=system.ruby.l1_cntrl2.power_state
prefetcher=system.ruby.l1_cntrl2.prefetcher
recycle_latency=10
requestFromL1Cache=system.ruby.l1_cntrl2.requestFromL1Cache
requestToL1Cache=system.ruby.l1_cntrl2.requestToL1Cache
responseFromL1Cache=system.ruby.l1_cntrl2.responseFromL1Cache
responseToL1Cache=system.ruby.l1_cntrl2.responseToL1Cache
ruby_system=system.ruby
send_evictions=true
sequencer=system.ruby.l1_cntrl2.sequencer
system=system
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=system.ruby.l1_cntrl2.unblockFromL1Cache
upstream_destinations=
version=2

[system.ruby.l1_cntrl2.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=system.ruby.l1_cntrl2.L1Dcache.replacement_policy
resourceStalls=false
ruby_system=system.ruby
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[system.ruby.l1_cntrl2.L1Dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[system.ruby.l1_cntrl2.L1Icache]
type=RubyCache
children=replacement_policy
assoc=2
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
replacement_policy=system.ruby.l1_cntrl2.L1Icache.replacement_policy
resourceStalls=false
ruby_system=system.ruby
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[system.ruby.l1_cntrl2.L1Icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=2

[system.ruby.l1_cntrl2.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[system.ruby.l1_cntrl2.optionalQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[system.ruby.l1_cntrl2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.ruby.l1_cntrl2.prefetcher]
type=RubyPrefetcher
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
page_shift=12
train_misses=4
unit_filter=8

[system.ruby.l1_cntrl2.requestFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=system.ruby.network.in_port[6]

[system.ruby.l1_cntrl2.requestToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=system.ruby.network.out_port[4]

[system.ruby.l1_cntrl2.responseFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=system.ruby.network.in_port[7]

[system.ruby.l1_cntrl2.responseToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=system.ruby.network.out_port[5]

[system.ruby.l1_cntrl2.sequencer]
type=RubySequencer
children=power_state
clk_domain=system.cpu_clk_domain
coreid=99
dcache=system.ruby.l1_cntrl2.L1Dcache
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=system.ruby.l1_cntrl2.sequencer.power_state
ruby_system=system.ruby
support_data_reqs=true
support_inst_reqs=true
system=system
using_ruby_tester=false
version=2
in_ports=system.cpu2.icache_port system.cpu2.dcache_port system.cpu2.mmu.itb.walker.port system.cpu2.mmu.dtb.walker.port system.cpu2.interrupts.int_requestor
interrupt_out_port=system.cpu2.interrupts.pio system.cpu2.interrupts.int_responder
mem_request_port=system.iobus.cpu_side_ports[7]
pio_request_port=system.iobus.cpu_side_ports[6]
pio_response_port=system.iobus.mem_side_ports[17]

[system.ruby.l1_cntrl2.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.ruby.l1_cntrl2.unblockFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=system.ruby.network.in_port[8]

[system.ruby.l1_cntrl3]
type=L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=system.ruby.l1_cntrl3.L1Dcache
L1Icache=system.ruby.l1_cntrl3.L1Icache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=system.cpu_clk_domain
cluster_id=0
downstream_destinations=
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=0
mandatoryQueue=system.ruby.l1_cntrl3.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
optionalQueue=system.ruby.l1_cntrl3.optionalQueue
power_model=
power_state=system.ruby.l1_cntrl3.power_state
prefetcher=system.ruby.l1_cntrl3.prefetcher
recycle_latency=10
requestFromL1Cache=system.ruby.l1_cntrl3.requestFromL1Cache
requestToL1Cache=system.ruby.l1_cntrl3.requestToL1Cache
responseFromL1Cache=system.ruby.l1_cntrl3.responseFromL1Cache
responseToL1Cache=system.ruby.l1_cntrl3.responseToL1Cache
ruby_system=system.ruby
send_evictions=true
sequencer=system.ruby.l1_cntrl3.sequencer
system=system
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=system.ruby.l1_cntrl3.unblockFromL1Cache
upstream_destinations=
version=3

[system.ruby.l1_cntrl3.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=system.ruby.l1_cntrl3.L1Dcache.replacement_policy
resourceStalls=false
ruby_system=system.ruby
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[system.ruby.l1_cntrl3.L1Dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[system.ruby.l1_cntrl3.L1Icache]
type=RubyCache
children=replacement_policy
assoc=2
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
replacement_policy=system.ruby.l1_cntrl3.L1Icache.replacement_policy
resourceStalls=false
ruby_system=system.ruby
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[system.ruby.l1_cntrl3.L1Icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=2

[system.ruby.l1_cntrl3.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[system.ruby.l1_cntrl3.optionalQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[system.ruby.l1_cntrl3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.ruby.l1_cntrl3.prefetcher]
type=RubyPrefetcher
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
page_shift=12
train_misses=4
unit_filter=8

[system.ruby.l1_cntrl3.requestFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=system.ruby.network.in_port[9]

[system.ruby.l1_cntrl3.requestToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=system.ruby.network.out_port[6]

[system.ruby.l1_cntrl3.responseFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=system.ruby.network.in_port[10]

[system.ruby.l1_cntrl3.responseToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=system.ruby.network.out_port[7]

[system.ruby.l1_cntrl3.sequencer]
type=RubySequencer
children=power_state
clk_domain=system.cpu_clk_domain
coreid=99
dcache=system.ruby.l1_cntrl3.L1Dcache
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=system.ruby.l1_cntrl3.sequencer.power_state
ruby_system=system.ruby
support_data_reqs=true
support_inst_reqs=true
system=system
using_ruby_tester=false
version=3
in_ports=system.cpu3.icache_port system.cpu3.dcache_port system.cpu3.mmu.itb.walker.port system.cpu3.mmu.dtb.walker.port system.cpu3.interrupts.int_requestor
interrupt_out_port=system.cpu3.interrupts.pio system.cpu3.interrupts.int_responder
mem_request_port=system.iobus.cpu_side_ports[9]
pio_request_port=system.iobus.cpu_side_ports[8]
pio_response_port=system.iobus.mem_side_ports[18]

[system.ruby.l1_cntrl3.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.ruby.l1_cntrl3.unblockFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=system.ruby.network.in_port[11]

[system.ruby.l2_cntrl0]
type=L2Cache_Controller
children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache power_state responseFromL2Cache responseToL2Cache unblockToL2Cache
DirRequestFromL2Cache=system.ruby.l2_cntrl0.DirRequestFromL2Cache
L1RequestFromL2Cache=system.ruby.l2_cntrl0.L1RequestFromL2Cache
L1RequestToL2Cache=system.ruby.l2_cntrl0.L1RequestToL2Cache
L2cache=system.ruby.l2_cntrl0.L2cache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=system.ruby.clk_domain
cluster_id=0
downstream_destinations=
eventq_index=0
l2_request_latency=16
l2_response_latency=16
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=system.ruby.l2_cntrl0.power_state
recycle_latency=10
responseFromL2Cache=system.ruby.l2_cntrl0.responseFromL2Cache
responseToL2Cache=system.ruby.l2_cntrl0.responseToL2Cache
ruby_system=system.ruby
system=system
to_l1_latency=1
transitions_per_cycle=4
unblockToL2Cache=system.ruby.l2_cntrl0.unblockToL2Cache
upstream_destinations=
version=0

[system.ruby.l2_cntrl0.DirRequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=system.ruby.network.in_port[12]

[system.ruby.l2_cntrl0.L1RequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=system.ruby.network.in_port[13]

[system.ruby.l2_cntrl0.L1RequestToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=system.ruby.network.out_port[9]

[system.ruby.l2_cntrl0.L2cache]
type=RubyCache
children=replacement_policy
assoc=16
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=system.ruby.l2_cntrl0.L2cache.replacement_policy
resourceStalls=false
ruby_system=system.ruby
size=3145728
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[system.ruby.l2_cntrl0.L2cache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=16

[system.ruby.l2_cntrl0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.ruby.l2_cntrl0.responseFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=system.ruby.network.in_port[14]

[system.ruby.l2_cntrl0.responseToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=system.ruby.network.out_port[10]

[system.ruby.l2_cntrl0.unblockToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=system.ruby.network.out_port[8]

[system.ruby.memctrl_clk_domain]
type=DerivedClockDomain
clk_divider=3
clk_domain=system.ruby.clk_domain
eventq_index=0

[system.ruby.network]
type=SimpleNetwork
children=ext_links0 ext_links1 ext_links2 ext_links3 ext_links4 ext_links5 ext_links6 ext_links7 int_links00 int_links01 int_links02 int_links03 int_links04 int_links05 int_links06 int_links07 int_links08 int_links09 int_links10 int_links11 int_links12 int_links13 int_links14 int_links15 power_state routers0 routers1 routers2 routers3 routers4 routers5 routers6 routers7 routers8
buffer_size=0
clk_domain=system.ruby.clk_domain
control_msg_size=8
data_msg_size=64
endpoint_bandwidth=1000
eventq_index=0
ext_links=system.ruby.network.ext_links0 system.ruby.network.ext_links1 system.ruby.network.ext_links2 system.ruby.network.ext_links3 system.ruby.network.ext_links4 system.ruby.network.ext_links5 system.ruby.network.ext_links6 system.ruby.network.ext_links7
int_links=system.ruby.network.int_links00 system.ruby.network.int_links01 system.ruby.network.int_links02 system.ruby.network.int_links03 system.ruby.network.int_links04 system.ruby.network.int_links05 system.ruby.network.int_links06 system.ruby.network.int_links07 system.ruby.network.int_links08 system.ruby.network.int_links09 system.ruby.network.int_links10 system.ruby.network.int_links11 system.ruby.network.int_links12 system.ruby.network.int_links13 system.ruby.network.int_links14 system.ruby.network.int_links15
netifs=
number_of_virtual_networks=3
physical_vnets_bandwidth=
physical_vnets_channels=
power_model=
power_state=system.ruby.network.power_state
routers=system.ruby.network.routers0 system.ruby.network.routers1 system.ruby.network.routers2 system.ruby.network.routers3 system.ruby.network.routers4 system.ruby.network.routers5 system.ruby.network.routers6 system.ruby.network.routers7 system.ruby.network.routers8
ruby_system=system.ruby
topology=Crossbar
in_port=system.ruby.l1_cntrl0.requestFromL1Cache.out_port system.ruby.l1_cntrl0.responseFromL1Cache.out_port system.ruby.l1_cntrl0.unblockFromL1Cache.out_port system.ruby.l1_cntrl1.requestFromL1Cache.out_port system.ruby.l1_cntrl1.responseFromL1Cache.out_port system.ruby.l1_cntrl1.unblockFromL1Cache.out_port system.ruby.l1_cntrl2.requestFromL1Cache.out_port system.ruby.l1_cntrl2.responseFromL1Cache.out_port system.ruby.l1_cntrl2.unblockFromL1Cache.out_port system.ruby.l1_cntrl3.requestFromL1Cache.out_port system.ruby.l1_cntrl3.responseFromL1Cache.out_port system.ruby.l1_cntrl3.unblockFromL1Cache.out_port system.ruby.l2_cntrl0.DirRequestFromL2Cache.out_port system.ruby.l2_cntrl0.L1RequestFromL2Cache.out_port system.ruby.l2_cntrl0.responseFromL2Cache.out_port system.ruby.dir_cntrl0.responseFromDir.out_port system.ruby.dma_cntrl0.requestToDir.out_port system.ruby.io_controller.requestToDir.out_port
out_port=system.ruby.l1_cntrl0.requestToL1Cache.in_port system.ruby.l1_cntrl0.responseToL1Cache.in_port system.ruby.l1_cntrl1.requestToL1Cache.in_port system.ruby.l1_cntrl1.responseToL1Cache.in_port system.ruby.l1_cntrl2.requestToL1Cache.in_port system.ruby.l1_cntrl2.responseToL1Cache.in_port system.ruby.l1_cntrl3.requestToL1Cache.in_port system.ruby.l1_cntrl3.responseToL1Cache.in_port system.ruby.l2_cntrl0.unblockToL2Cache.in_port system.ruby.l2_cntrl0.L1RequestToL2Cache.in_port system.ruby.l2_cntrl0.responseToL2Cache.in_port system.ruby.dir_cntrl0.requestToDir.in_port system.ruby.dir_cntrl0.responseToDir.in_port system.ruby.dma_cntrl0.responseFromDir.in_port system.ruby.io_controller.responseFromDir.in_port

[system.ruby.network.ext_links0]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=system.ruby.l1_cntrl0
int_node=system.ruby.network.routers0
latency=1
link_id=0
supported_vnets=
weight=1

[system.ruby.network.ext_links1]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=system.ruby.l1_cntrl1
int_node=system.ruby.network.routers1
latency=1
link_id=1
supported_vnets=
weight=1

[system.ruby.network.ext_links2]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=system.ruby.l1_cntrl2
int_node=system.ruby.network.routers2
latency=1
link_id=2
supported_vnets=
weight=1

[system.ruby.network.ext_links3]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=system.ruby.l1_cntrl3
int_node=system.ruby.network.routers3
latency=1
link_id=3
supported_vnets=
weight=1

[system.ruby.network.ext_links4]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=system.ruby.l2_cntrl0
int_node=system.ruby.network.routers4
latency=1
link_id=4
supported_vnets=
weight=1

[system.ruby.network.ext_links5]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=system.ruby.dir_cntrl0
int_node=system.ruby.network.routers5
latency=1
link_id=5
supported_vnets=
weight=1

[system.ruby.network.ext_links6]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=system.ruby.dma_cntrl0
int_node=system.ruby.network.routers6
latency=1
link_id=6
supported_vnets=
weight=1

[system.ruby.network.ext_links7]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=system.ruby.io_controller
int_node=system.ruby.network.routers7
latency=1
link_id=7
supported_vnets=
weight=1

[system.ruby.network.int_links00]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=system.ruby.network.int_links00.buffers0 system.ruby.network.int_links00.buffers1 system.ruby.network.int_links00.buffers2
dst_inport=
dst_node=system.ruby.network.routers8
eventq_index=0
latency=1
link_id=8
src_node=system.ruby.network.routers0
src_outport=
supported_vnets=
weight=1

[system.ruby.network.int_links00.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links00.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links00.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links01]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=system.ruby.network.int_links01.buffers0 system.ruby.network.int_links01.buffers1 system.ruby.network.int_links01.buffers2
dst_inport=
dst_node=system.ruby.network.routers8
eventq_index=0
latency=1
link_id=9
src_node=system.ruby.network.routers1
src_outport=
supported_vnets=
weight=1

[system.ruby.network.int_links01.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links01.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links01.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links02]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=system.ruby.network.int_links02.buffers0 system.ruby.network.int_links02.buffers1 system.ruby.network.int_links02.buffers2
dst_inport=
dst_node=system.ruby.network.routers8
eventq_index=0
latency=1
link_id=10
src_node=system.ruby.network.routers2
src_outport=
supported_vnets=
weight=1

[system.ruby.network.int_links02.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links02.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links02.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links03]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=system.ruby.network.int_links03.buffers0 system.ruby.network.int_links03.buffers1 system.ruby.network.int_links03.buffers2
dst_inport=
dst_node=system.ruby.network.routers8
eventq_index=0
latency=1
link_id=11
src_node=system.ruby.network.routers3
src_outport=
supported_vnets=
weight=1

[system.ruby.network.int_links03.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links03.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links03.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links04]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=system.ruby.network.int_links04.buffers0 system.ruby.network.int_links04.buffers1 system.ruby.network.int_links04.buffers2
dst_inport=
dst_node=system.ruby.network.routers8
eventq_index=0
latency=1
link_id=12
src_node=system.ruby.network.routers4
src_outport=
supported_vnets=
weight=1

[system.ruby.network.int_links04.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links04.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links04.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links05]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=system.ruby.network.int_links05.buffers0 system.ruby.network.int_links05.buffers1 system.ruby.network.int_links05.buffers2
dst_inport=
dst_node=system.ruby.network.routers8
eventq_index=0
latency=1
link_id=13
src_node=system.ruby.network.routers5
src_outport=
supported_vnets=
weight=1

[system.ruby.network.int_links05.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links05.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links05.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links06]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=system.ruby.network.int_links06.buffers0 system.ruby.network.int_links06.buffers1 system.ruby.network.int_links06.buffers2
dst_inport=
dst_node=system.ruby.network.routers8
eventq_index=0
latency=1
link_id=14
src_node=system.ruby.network.routers6
src_outport=
supported_vnets=
weight=1

[system.ruby.network.int_links06.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links06.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links06.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links07]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=system.ruby.network.int_links07.buffers0 system.ruby.network.int_links07.buffers1 system.ruby.network.int_links07.buffers2
dst_inport=
dst_node=system.ruby.network.routers8
eventq_index=0
latency=1
link_id=15
src_node=system.ruby.network.routers7
src_outport=
supported_vnets=
weight=1

[system.ruby.network.int_links07.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links07.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links07.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links08]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=system.ruby.network.int_links08.buffers0 system.ruby.network.int_links08.buffers1 system.ruby.network.int_links08.buffers2
dst_inport=
dst_node=system.ruby.network.routers0
eventq_index=0
latency=1
link_id=16
src_node=system.ruby.network.routers8
src_outport=
supported_vnets=
weight=1

[system.ruby.network.int_links08.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links08.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links08.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links09]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=system.ruby.network.int_links09.buffers0 system.ruby.network.int_links09.buffers1 system.ruby.network.int_links09.buffers2
dst_inport=
dst_node=system.ruby.network.routers1
eventq_index=0
latency=1
link_id=17
src_node=system.ruby.network.routers8
src_outport=
supported_vnets=
weight=1

[system.ruby.network.int_links09.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links09.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links09.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links10]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=system.ruby.network.int_links10.buffers0 system.ruby.network.int_links10.buffers1 system.ruby.network.int_links10.buffers2
dst_inport=
dst_node=system.ruby.network.routers2
eventq_index=0
latency=1
link_id=18
src_node=system.ruby.network.routers8
src_outport=
supported_vnets=
weight=1

[system.ruby.network.int_links10.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links10.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links10.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links11]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=system.ruby.network.int_links11.buffers0 system.ruby.network.int_links11.buffers1 system.ruby.network.int_links11.buffers2
dst_inport=
dst_node=system.ruby.network.routers3
eventq_index=0
latency=1
link_id=19
src_node=system.ruby.network.routers8
src_outport=
supported_vnets=
weight=1

[system.ruby.network.int_links11.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links11.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links11.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links12]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=system.ruby.network.int_links12.buffers0 system.ruby.network.int_links12.buffers1 system.ruby.network.int_links12.buffers2
dst_inport=
dst_node=system.ruby.network.routers4
eventq_index=0
latency=1
link_id=20
src_node=system.ruby.network.routers8
src_outport=
supported_vnets=
weight=1

[system.ruby.network.int_links12.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links12.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links12.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links13]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=system.ruby.network.int_links13.buffers0 system.ruby.network.int_links13.buffers1 system.ruby.network.int_links13.buffers2
dst_inport=
dst_node=system.ruby.network.routers5
eventq_index=0
latency=1
link_id=21
src_node=system.ruby.network.routers8
src_outport=
supported_vnets=
weight=1

[system.ruby.network.int_links13.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links13.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links13.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links14]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=system.ruby.network.int_links14.buffers0 system.ruby.network.int_links14.buffers1 system.ruby.network.int_links14.buffers2
dst_inport=
dst_node=system.ruby.network.routers6
eventq_index=0
latency=1
link_id=22
src_node=system.ruby.network.routers8
src_outport=
supported_vnets=
weight=1

[system.ruby.network.int_links14.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links14.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links14.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links15]
type=SimpleIntLink
children=buffers0 buffers1 buffers2
bandwidth_factor=16
buffers=system.ruby.network.int_links15.buffers0 system.ruby.network.int_links15.buffers1 system.ruby.network.int_links15.buffers2
dst_inport=
dst_node=system.ruby.network.routers7
eventq_index=0
latency=1
link_id=23
src_node=system.ruby.network.routers8
src_outport=
supported_vnets=
weight=1

[system.ruby.network.int_links15.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links15.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.int_links15.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.ruby.network.routers0]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 power_state routing_unit
clk_domain=system.ruby.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=system.ruby.network.routers0.port_buffers0 system.ruby.network.routers0.port_buffers1 system.ruby.network.routers0.port_buffers2 system.ruby.network.routers0.port_buffers3 system.ruby.network.routers0.port_buffers4 system.ruby.network.routers0.port_buffers5
power_model=
power_state=system.ruby.network.routers0.power_state
router_id=0
routing_unit=system.ruby.network.routers0.routing_unit
virt_nets=3

[system.ruby.network.routers0.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers0.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers0.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers0.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers0.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers0.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.ruby.network.routers0.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[system.ruby.network.routers1]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 power_state routing_unit
clk_domain=system.ruby.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=system.ruby.network.routers1.port_buffers0 system.ruby.network.routers1.port_buffers1 system.ruby.network.routers1.port_buffers2 system.ruby.network.routers1.port_buffers3 system.ruby.network.routers1.port_buffers4 system.ruby.network.routers1.port_buffers5
power_model=
power_state=system.ruby.network.routers1.power_state
router_id=1
routing_unit=system.ruby.network.routers1.routing_unit
virt_nets=3

[system.ruby.network.routers1.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers1.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers1.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers1.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers1.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers1.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.ruby.network.routers1.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[system.ruby.network.routers2]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 power_state routing_unit
clk_domain=system.ruby.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=system.ruby.network.routers2.port_buffers0 system.ruby.network.routers2.port_buffers1 system.ruby.network.routers2.port_buffers2 system.ruby.network.routers2.port_buffers3 system.ruby.network.routers2.port_buffers4 system.ruby.network.routers2.port_buffers5
power_model=
power_state=system.ruby.network.routers2.power_state
router_id=2
routing_unit=system.ruby.network.routers2.routing_unit
virt_nets=3

[system.ruby.network.routers2.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers2.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers2.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers2.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers2.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers2.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.ruby.network.routers2.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[system.ruby.network.routers3]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 power_state routing_unit
clk_domain=system.ruby.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=system.ruby.network.routers3.port_buffers0 system.ruby.network.routers3.port_buffers1 system.ruby.network.routers3.port_buffers2 system.ruby.network.routers3.port_buffers3 system.ruby.network.routers3.port_buffers4 system.ruby.network.routers3.port_buffers5
power_model=
power_state=system.ruby.network.routers3.power_state
router_id=3
routing_unit=system.ruby.network.routers3.routing_unit
virt_nets=3

[system.ruby.network.routers3.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers3.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers3.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers3.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers3.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers3.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.ruby.network.routers3.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[system.ruby.network.routers4]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 power_state routing_unit
clk_domain=system.ruby.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=system.ruby.network.routers4.port_buffers0 system.ruby.network.routers4.port_buffers1 system.ruby.network.routers4.port_buffers2 system.ruby.network.routers4.port_buffers3 system.ruby.network.routers4.port_buffers4 system.ruby.network.routers4.port_buffers5
power_model=
power_state=system.ruby.network.routers4.power_state
router_id=4
routing_unit=system.ruby.network.routers4.routing_unit
virt_nets=3

[system.ruby.network.routers4.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers4.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers4.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers4.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers4.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers4.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers4.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.ruby.network.routers4.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[system.ruby.network.routers5]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 power_state routing_unit
clk_domain=system.ruby.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=system.ruby.network.routers5.port_buffers0 system.ruby.network.routers5.port_buffers1 system.ruby.network.routers5.port_buffers2 system.ruby.network.routers5.port_buffers3 system.ruby.network.routers5.port_buffers4 system.ruby.network.routers5.port_buffers5
power_model=
power_state=system.ruby.network.routers5.power_state
router_id=5
routing_unit=system.ruby.network.routers5.routing_unit
virt_nets=3

[system.ruby.network.routers5.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers5.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers5.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers5.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers5.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers5.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers5.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.ruby.network.routers5.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[system.ruby.network.routers6]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 power_state routing_unit
clk_domain=system.ruby.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=system.ruby.network.routers6.port_buffers0 system.ruby.network.routers6.port_buffers1 system.ruby.network.routers6.port_buffers2 system.ruby.network.routers6.port_buffers3 system.ruby.network.routers6.port_buffers4 system.ruby.network.routers6.port_buffers5
power_model=
power_state=system.ruby.network.routers6.power_state
router_id=6
routing_unit=system.ruby.network.routers6.routing_unit
virt_nets=3

[system.ruby.network.routers6.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers6.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers6.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers6.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers6.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers6.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers6.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.ruby.network.routers6.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[system.ruby.network.routers7]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 power_state routing_unit
clk_domain=system.ruby.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=system.ruby.network.routers7.port_buffers0 system.ruby.network.routers7.port_buffers1 system.ruby.network.routers7.port_buffers2 system.ruby.network.routers7.port_buffers3 system.ruby.network.routers7.port_buffers4 system.ruby.network.routers7.port_buffers5
power_model=
power_state=system.ruby.network.routers7.power_state
router_id=7
routing_unit=system.ruby.network.routers7.routing_unit
virt_nets=3

[system.ruby.network.routers7.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers7.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers7.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers7.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers7.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers7.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers7.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.ruby.network.routers7.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[system.ruby.network.routers8]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 power_state routing_unit
clk_domain=system.ruby.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=system.ruby.network.routers8.port_buffers00 system.ruby.network.routers8.port_buffers01 system.ruby.network.routers8.port_buffers02 system.ruby.network.routers8.port_buffers03 system.ruby.network.routers8.port_buffers04 system.ruby.network.routers8.port_buffers05 system.ruby.network.routers8.port_buffers06 system.ruby.network.routers8.port_buffers07 system.ruby.network.routers8.port_buffers08 system.ruby.network.routers8.port_buffers09 system.ruby.network.routers8.port_buffers10 system.ruby.network.routers8.port_buffers11 system.ruby.network.routers8.port_buffers12 system.ruby.network.routers8.port_buffers13 system.ruby.network.routers8.port_buffers14 system.ruby.network.routers8.port_buffers15 system.ruby.network.routers8.port_buffers16 system.ruby.network.routers8.port_buffers17 system.ruby.network.routers8.port_buffers18 system.ruby.network.routers8.port_buffers19 system.ruby.network.routers8.port_buffers20 system.ruby.network.routers8.port_buffers21 system.ruby.network.routers8.port_buffers22 system.ruby.network.routers8.port_buffers23
power_model=
power_state=system.ruby.network.routers8.power_state
router_id=8
routing_unit=system.ruby.network.routers8.routing_unit
virt_nets=3

[system.ruby.network.routers8.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers8.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers8.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers8.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers8.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers8.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers8.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers8.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers8.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers8.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers8.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers8.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers8.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers8.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers8.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers8.port_buffers15]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers8.port_buffers16]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers8.port_buffers17]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers8.port_buffers18]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers8.port_buffers19]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers8.port_buffers20]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers8.port_buffers21]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers8.port_buffers22]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers8.port_buffers23]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[system.ruby.network.routers8.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.ruby.network.routers8.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[system.ruby.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.switch_cpus0]
type=BaseO3CPU
children=branchPred decoder fuPool mmu power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus0.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=0
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
decoder=system.switch_cpus0.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus0.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu0.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.switch_cpus0.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.switch_cpus0.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus0.tracer
trapLatency=13
wbWidth=8
workload=

[system.switch_cpus0.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.switch_cpus0.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.switch_cpus0.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.switch_cpus0.decoder]
type=X86Decoder
eventq_index=0
isa=system.cpu0.isa

[system.switch_cpus0.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=system.switch_cpus0.fuPool.FUList0 system.switch_cpus0.fuPool.FUList1 system.switch_cpus0.fuPool.FUList2 system.switch_cpus0.fuPool.FUList3 system.switch_cpus0.fuPool.FUList4 system.switch_cpus0.fuPool.FUList5 system.switch_cpus0.fuPool.FUList6 system.switch_cpus0.fuPool.FUList7 system.switch_cpus0.fuPool.FUList8 system.switch_cpus0.fuPool.FUList9
eventq_index=0

[system.switch_cpus0.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.switch_cpus0.fuPool.FUList0.opList

[system.switch_cpus0.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.switch_cpus0.fuPool.FUList1.opList0 system.switch_cpus0.fuPool.FUList1.opList1

[system.switch_cpus0.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.switch_cpus0.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.switch_cpus0.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.switch_cpus0.fuPool.FUList2.opList0 system.switch_cpus0.fuPool.FUList2.opList1 system.switch_cpus0.fuPool.FUList2.opList2

[system.switch_cpus0.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.switch_cpus0.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.switch_cpus0.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.switch_cpus0.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.switch_cpus0.fuPool.FUList3.opList0 system.switch_cpus0.fuPool.FUList3.opList1 system.switch_cpus0.fuPool.FUList3.opList2 system.switch_cpus0.fuPool.FUList3.opList3 system.switch_cpus0.fuPool.FUList3.opList4

[system.switch_cpus0.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.switch_cpus0.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.switch_cpus0.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.switch_cpus0.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus0.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.switch_cpus0.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus0.fuPool.FUList4.opList0 system.switch_cpus0.fuPool.FUList4.opList1

[system.switch_cpus0.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.switch_cpus0.fuPool.FUList5.opList00 system.switch_cpus0.fuPool.FUList5.opList01 system.switch_cpus0.fuPool.FUList5.opList02 system.switch_cpus0.fuPool.FUList5.opList03 system.switch_cpus0.fuPool.FUList5.opList04 system.switch_cpus0.fuPool.FUList5.opList05 system.switch_cpus0.fuPool.FUList5.opList06 system.switch_cpus0.fuPool.FUList5.opList07 system.switch_cpus0.fuPool.FUList5.opList08 system.switch_cpus0.fuPool.FUList5.opList09 system.switch_cpus0.fuPool.FUList5.opList10 system.switch_cpus0.fuPool.FUList5.opList11 system.switch_cpus0.fuPool.FUList5.opList12 system.switch_cpus0.fuPool.FUList5.opList13 system.switch_cpus0.fuPool.FUList5.opList14 system.switch_cpus0.fuPool.FUList5.opList15 system.switch_cpus0.fuPool.FUList5.opList16 system.switch_cpus0.fuPool.FUList5.opList17 system.switch_cpus0.fuPool.FUList5.opList18 system.switch_cpus0.fuPool.FUList5.opList19 system.switch_cpus0.fuPool.FUList5.opList20 system.switch_cpus0.fuPool.FUList5.opList21 system.switch_cpus0.fuPool.FUList5.opList22 system.switch_cpus0.fuPool.FUList5.opList23 system.switch_cpus0.fuPool.FUList5.opList24 system.switch_cpus0.fuPool.FUList5.opList25

[system.switch_cpus0.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus0.fuPool.FUList6.opList

[system.switch_cpus0.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus0.fuPool.FUList7.opList0 system.switch_cpus0.fuPool.FUList7.opList1

[system.switch_cpus0.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.switch_cpus0.fuPool.FUList8.opList0 system.switch_cpus0.fuPool.FUList8.opList1 system.switch_cpus0.fuPool.FUList8.opList2 system.switch_cpus0.fuPool.FUList8.opList3

[system.switch_cpus0.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus0.fuPool.FUList9.opList

[system.switch_cpus0.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.switch_cpus0.mmu]
type=X86MMU
children=dtb itb
dtb=system.switch_cpus0.mmu.dtb
eventq_index=0
itb=system.switch_cpus0.mmu.itb

[system.switch_cpus0.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=system
walker=system.switch_cpus0.mmu.dtb.walker

[system.switch_cpus0.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.switch_cpus0.mmu.dtb.walker.power_state
system=system

[system.switch_cpus0.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.switch_cpus0.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=system
walker=system.switch_cpus0.mmu.itb.walker

[system.switch_cpus0.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.switch_cpus0.mmu.itb.walker.power_state
system=system

[system.switch_cpus0.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.switch_cpus0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.switch_cpus0.tracer]
type=ExeTracer
eventq_index=0

[system.switch_cpus1]
type=BaseO3CPU
children=branchPred decoder fuPool mmu power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus1.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=1
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
decoder=system.switch_cpus1.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus1.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu1.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.switch_cpus1.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.switch_cpus1.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus1.tracer
trapLatency=13
wbWidth=8
workload=

[system.switch_cpus1.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.switch_cpus1.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.switch_cpus1.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.switch_cpus1.decoder]
type=X86Decoder
eventq_index=0
isa=system.cpu1.isa

[system.switch_cpus1.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=system.switch_cpus1.fuPool.FUList0 system.switch_cpus1.fuPool.FUList1 system.switch_cpus1.fuPool.FUList2 system.switch_cpus1.fuPool.FUList3 system.switch_cpus1.fuPool.FUList4 system.switch_cpus1.fuPool.FUList5 system.switch_cpus1.fuPool.FUList6 system.switch_cpus1.fuPool.FUList7 system.switch_cpus1.fuPool.FUList8 system.switch_cpus1.fuPool.FUList9
eventq_index=0

[system.switch_cpus1.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.switch_cpus1.fuPool.FUList0.opList

[system.switch_cpus1.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.switch_cpus1.fuPool.FUList1.opList0 system.switch_cpus1.fuPool.FUList1.opList1

[system.switch_cpus1.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.switch_cpus1.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.switch_cpus1.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.switch_cpus1.fuPool.FUList2.opList0 system.switch_cpus1.fuPool.FUList2.opList1 system.switch_cpus1.fuPool.FUList2.opList2

[system.switch_cpus1.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.switch_cpus1.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.switch_cpus1.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.switch_cpus1.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.switch_cpus1.fuPool.FUList3.opList0 system.switch_cpus1.fuPool.FUList3.opList1 system.switch_cpus1.fuPool.FUList3.opList2 system.switch_cpus1.fuPool.FUList3.opList3 system.switch_cpus1.fuPool.FUList3.opList4

[system.switch_cpus1.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.switch_cpus1.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.switch_cpus1.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.switch_cpus1.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus1.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.switch_cpus1.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus1.fuPool.FUList4.opList0 system.switch_cpus1.fuPool.FUList4.opList1

[system.switch_cpus1.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.switch_cpus1.fuPool.FUList5.opList00 system.switch_cpus1.fuPool.FUList5.opList01 system.switch_cpus1.fuPool.FUList5.opList02 system.switch_cpus1.fuPool.FUList5.opList03 system.switch_cpus1.fuPool.FUList5.opList04 system.switch_cpus1.fuPool.FUList5.opList05 system.switch_cpus1.fuPool.FUList5.opList06 system.switch_cpus1.fuPool.FUList5.opList07 system.switch_cpus1.fuPool.FUList5.opList08 system.switch_cpus1.fuPool.FUList5.opList09 system.switch_cpus1.fuPool.FUList5.opList10 system.switch_cpus1.fuPool.FUList5.opList11 system.switch_cpus1.fuPool.FUList5.opList12 system.switch_cpus1.fuPool.FUList5.opList13 system.switch_cpus1.fuPool.FUList5.opList14 system.switch_cpus1.fuPool.FUList5.opList15 system.switch_cpus1.fuPool.FUList5.opList16 system.switch_cpus1.fuPool.FUList5.opList17 system.switch_cpus1.fuPool.FUList5.opList18 system.switch_cpus1.fuPool.FUList5.opList19 system.switch_cpus1.fuPool.FUList5.opList20 system.switch_cpus1.fuPool.FUList5.opList21 system.switch_cpus1.fuPool.FUList5.opList22 system.switch_cpus1.fuPool.FUList5.opList23 system.switch_cpus1.fuPool.FUList5.opList24 system.switch_cpus1.fuPool.FUList5.opList25

[system.switch_cpus1.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus1.fuPool.FUList6.opList

[system.switch_cpus1.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus1.fuPool.FUList7.opList0 system.switch_cpus1.fuPool.FUList7.opList1

[system.switch_cpus1.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.switch_cpus1.fuPool.FUList8.opList0 system.switch_cpus1.fuPool.FUList8.opList1 system.switch_cpus1.fuPool.FUList8.opList2 system.switch_cpus1.fuPool.FUList8.opList3

[system.switch_cpus1.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus1.fuPool.FUList9.opList

[system.switch_cpus1.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.switch_cpus1.mmu]
type=X86MMU
children=dtb itb
dtb=system.switch_cpus1.mmu.dtb
eventq_index=0
itb=system.switch_cpus1.mmu.itb

[system.switch_cpus1.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=system
walker=system.switch_cpus1.mmu.dtb.walker

[system.switch_cpus1.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.switch_cpus1.mmu.dtb.walker.power_state
system=system

[system.switch_cpus1.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.switch_cpus1.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=system
walker=system.switch_cpus1.mmu.itb.walker

[system.switch_cpus1.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.switch_cpus1.mmu.itb.walker.power_state
system=system

[system.switch_cpus1.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.switch_cpus1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.switch_cpus1.tracer]
type=ExeTracer
eventq_index=0

[system.switch_cpus2]
type=BaseO3CPU
children=branchPred decoder fuPool mmu power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus2.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=2
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
decoder=system.switch_cpus2.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus2.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu2.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.switch_cpus2.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.switch_cpus2.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus2.tracer
trapLatency=13
wbWidth=8
workload=

[system.switch_cpus2.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.switch_cpus2.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.switch_cpus2.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.switch_cpus2.decoder]
type=X86Decoder
eventq_index=0
isa=system.cpu2.isa

[system.switch_cpus2.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=system.switch_cpus2.fuPool.FUList0 system.switch_cpus2.fuPool.FUList1 system.switch_cpus2.fuPool.FUList2 system.switch_cpus2.fuPool.FUList3 system.switch_cpus2.fuPool.FUList4 system.switch_cpus2.fuPool.FUList5 system.switch_cpus2.fuPool.FUList6 system.switch_cpus2.fuPool.FUList7 system.switch_cpus2.fuPool.FUList8 system.switch_cpus2.fuPool.FUList9
eventq_index=0

[system.switch_cpus2.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.switch_cpus2.fuPool.FUList0.opList

[system.switch_cpus2.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.switch_cpus2.fuPool.FUList1.opList0 system.switch_cpus2.fuPool.FUList1.opList1

[system.switch_cpus2.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.switch_cpus2.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.switch_cpus2.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.switch_cpus2.fuPool.FUList2.opList0 system.switch_cpus2.fuPool.FUList2.opList1 system.switch_cpus2.fuPool.FUList2.opList2

[system.switch_cpus2.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.switch_cpus2.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.switch_cpus2.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.switch_cpus2.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.switch_cpus2.fuPool.FUList3.opList0 system.switch_cpus2.fuPool.FUList3.opList1 system.switch_cpus2.fuPool.FUList3.opList2 system.switch_cpus2.fuPool.FUList3.opList3 system.switch_cpus2.fuPool.FUList3.opList4

[system.switch_cpus2.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.switch_cpus2.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.switch_cpus2.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.switch_cpus2.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus2.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.switch_cpus2.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus2.fuPool.FUList4.opList0 system.switch_cpus2.fuPool.FUList4.opList1

[system.switch_cpus2.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.switch_cpus2.fuPool.FUList5.opList00 system.switch_cpus2.fuPool.FUList5.opList01 system.switch_cpus2.fuPool.FUList5.opList02 system.switch_cpus2.fuPool.FUList5.opList03 system.switch_cpus2.fuPool.FUList5.opList04 system.switch_cpus2.fuPool.FUList5.opList05 system.switch_cpus2.fuPool.FUList5.opList06 system.switch_cpus2.fuPool.FUList5.opList07 system.switch_cpus2.fuPool.FUList5.opList08 system.switch_cpus2.fuPool.FUList5.opList09 system.switch_cpus2.fuPool.FUList5.opList10 system.switch_cpus2.fuPool.FUList5.opList11 system.switch_cpus2.fuPool.FUList5.opList12 system.switch_cpus2.fuPool.FUList5.opList13 system.switch_cpus2.fuPool.FUList5.opList14 system.switch_cpus2.fuPool.FUList5.opList15 system.switch_cpus2.fuPool.FUList5.opList16 system.switch_cpus2.fuPool.FUList5.opList17 system.switch_cpus2.fuPool.FUList5.opList18 system.switch_cpus2.fuPool.FUList5.opList19 system.switch_cpus2.fuPool.FUList5.opList20 system.switch_cpus2.fuPool.FUList5.opList21 system.switch_cpus2.fuPool.FUList5.opList22 system.switch_cpus2.fuPool.FUList5.opList23 system.switch_cpus2.fuPool.FUList5.opList24 system.switch_cpus2.fuPool.FUList5.opList25

[system.switch_cpus2.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus2.fuPool.FUList6.opList

[system.switch_cpus2.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus2.fuPool.FUList7.opList0 system.switch_cpus2.fuPool.FUList7.opList1

[system.switch_cpus2.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.switch_cpus2.fuPool.FUList8.opList0 system.switch_cpus2.fuPool.FUList8.opList1 system.switch_cpus2.fuPool.FUList8.opList2 system.switch_cpus2.fuPool.FUList8.opList3

[system.switch_cpus2.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus2.fuPool.FUList9.opList

[system.switch_cpus2.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.switch_cpus2.mmu]
type=X86MMU
children=dtb itb
dtb=system.switch_cpus2.mmu.dtb
eventq_index=0
itb=system.switch_cpus2.mmu.itb

[system.switch_cpus2.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=system
walker=system.switch_cpus2.mmu.dtb.walker

[system.switch_cpus2.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.switch_cpus2.mmu.dtb.walker.power_state
system=system

[system.switch_cpus2.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.switch_cpus2.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=system
walker=system.switch_cpus2.mmu.itb.walker

[system.switch_cpus2.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.switch_cpus2.mmu.itb.walker.power_state
system=system

[system.switch_cpus2.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.switch_cpus2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.switch_cpus2.tracer]
type=ExeTracer
eventq_index=0

[system.switch_cpus3]
type=BaseO3CPU
children=branchPred decoder fuPool mmu power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus3.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=3
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
decoder=system.switch_cpus3.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus3.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu3.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.switch_cpus3.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.switch_cpus3.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus3.tracer
trapLatency=13
wbWidth=8
workload=

[system.switch_cpus3.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.switch_cpus3.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.switch_cpus3.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.switch_cpus3.decoder]
type=X86Decoder
eventq_index=0
isa=system.cpu3.isa

[system.switch_cpus3.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=system.switch_cpus3.fuPool.FUList0 system.switch_cpus3.fuPool.FUList1 system.switch_cpus3.fuPool.FUList2 system.switch_cpus3.fuPool.FUList3 system.switch_cpus3.fuPool.FUList4 system.switch_cpus3.fuPool.FUList5 system.switch_cpus3.fuPool.FUList6 system.switch_cpus3.fuPool.FUList7 system.switch_cpus3.fuPool.FUList8 system.switch_cpus3.fuPool.FUList9
eventq_index=0

[system.switch_cpus3.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.switch_cpus3.fuPool.FUList0.opList

[system.switch_cpus3.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.switch_cpus3.fuPool.FUList1.opList0 system.switch_cpus3.fuPool.FUList1.opList1

[system.switch_cpus3.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.switch_cpus3.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.switch_cpus3.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.switch_cpus3.fuPool.FUList2.opList0 system.switch_cpus3.fuPool.FUList2.opList1 system.switch_cpus3.fuPool.FUList2.opList2

[system.switch_cpus3.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.switch_cpus3.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.switch_cpus3.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.switch_cpus3.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.switch_cpus3.fuPool.FUList3.opList0 system.switch_cpus3.fuPool.FUList3.opList1 system.switch_cpus3.fuPool.FUList3.opList2 system.switch_cpus3.fuPool.FUList3.opList3 system.switch_cpus3.fuPool.FUList3.opList4

[system.switch_cpus3.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.switch_cpus3.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.switch_cpus3.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.switch_cpus3.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus3.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.switch_cpus3.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus3.fuPool.FUList4.opList0 system.switch_cpus3.fuPool.FUList4.opList1

[system.switch_cpus3.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.switch_cpus3.fuPool.FUList5.opList00 system.switch_cpus3.fuPool.FUList5.opList01 system.switch_cpus3.fuPool.FUList5.opList02 system.switch_cpus3.fuPool.FUList5.opList03 system.switch_cpus3.fuPool.FUList5.opList04 system.switch_cpus3.fuPool.FUList5.opList05 system.switch_cpus3.fuPool.FUList5.opList06 system.switch_cpus3.fuPool.FUList5.opList07 system.switch_cpus3.fuPool.FUList5.opList08 system.switch_cpus3.fuPool.FUList5.opList09 system.switch_cpus3.fuPool.FUList5.opList10 system.switch_cpus3.fuPool.FUList5.opList11 system.switch_cpus3.fuPool.FUList5.opList12 system.switch_cpus3.fuPool.FUList5.opList13 system.switch_cpus3.fuPool.FUList5.opList14 system.switch_cpus3.fuPool.FUList5.opList15 system.switch_cpus3.fuPool.FUList5.opList16 system.switch_cpus3.fuPool.FUList5.opList17 system.switch_cpus3.fuPool.FUList5.opList18 system.switch_cpus3.fuPool.FUList5.opList19 system.switch_cpus3.fuPool.FUList5.opList20 system.switch_cpus3.fuPool.FUList5.opList21 system.switch_cpus3.fuPool.FUList5.opList22 system.switch_cpus3.fuPool.FUList5.opList23 system.switch_cpus3.fuPool.FUList5.opList24 system.switch_cpus3.fuPool.FUList5.opList25

[system.switch_cpus3.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus3.fuPool.FUList6.opList

[system.switch_cpus3.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus3.fuPool.FUList7.opList0 system.switch_cpus3.fuPool.FUList7.opList1

[system.switch_cpus3.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.switch_cpus3.fuPool.FUList8.opList0 system.switch_cpus3.fuPool.FUList8.opList1 system.switch_cpus3.fuPool.FUList8.opList2 system.switch_cpus3.fuPool.FUList8.opList3

[system.switch_cpus3.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus3.fuPool.FUList9.opList

[system.switch_cpus3.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.switch_cpus3.mmu]
type=X86MMU
children=dtb itb
dtb=system.switch_cpus3.mmu.dtb
eventq_index=0
itb=system.switch_cpus3.mmu.itb

[system.switch_cpus3.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=system
walker=system.switch_cpus3.mmu.dtb.walker

[system.switch_cpus3.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.switch_cpus3.mmu.dtb.walker.power_state
system=system

[system.switch_cpus3.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.switch_cpus3.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=system
walker=system.switch_cpus3.mmu.itb.walker

[system.switch_cpus3.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.switch_cpus3.mmu.itb.walker.power_state
system=system

[system.switch_cpus3.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.switch_cpus3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.switch_cpus3.tracer]
type=ExeTracer
eventq_index=0

[system.sys_port_proxy]
type=RubyPortProxy
children=power_state
clk_domain=system.clk_domain
eventq_index=0
is_cpu_sequencer=true
no_retry_on_stall=false
power_model=
power_state=system.sys_port_proxy.power_state
ruby_system=system.ruby
support_data_reqs=true
support_inst_reqs=true
system=system
using_ruby_tester=false
version=0
in_ports=system.system_port
pio_request_port=system.iobus.cpu_side_ports[1]

[system.sys_port_proxy.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.workload]
type=X86FsLinux
children=acpi_description_table_pointer e820_table intel_mp_pointer intel_mp_table smbios_table
acpi_description_table_pointer=system.workload.acpi_description_table_pointer
addr_check=true
command_line=earlyprintk=ttyS0 console=ttyS0 lpj=7999923 root=/dev/hda1
e820_table=system.workload.e820_table
eventq_index=0
extras=
extras_addrs=
intel_mp_pointer=system.workload.intel_mp_pointer
intel_mp_table=system.workload.intel_mp_table
load_addr_mask=18446744073709551615
load_addr_offset=0
object_file=/hpc/group/brownlab/fjm7/ubuntu_images/kernel/vmlinux-5.4.49
remote_gdb_port=7000
smbios_table=system.workload.smbios_table
wait_for_remote_gdb=false

[system.workload.acpi_description_table_pointer]
type=X86ACPIRSDP
children=rsdt xsdt
eventq_index=0
oem_id=gem5
revision=2
rsdt=system.workload.acpi_description_table_pointer.rsdt
xsdt=system.workload.acpi_description_table_pointer.xsdt

[system.workload.acpi_description_table_pointer.rsdt]
type=X86ACPIRSDT
children=entries
creator_id=0
creator_revision=0
entries=system.workload.acpi_description_table_pointer.rsdt.entries
eventq_index=0
oem_id=gem5
oem_revision=0
oem_table_id=

[system.workload.acpi_description_table_pointer.rsdt.entries]
type=X86ACPIMadt
children=records00 records01 records02 records03 records04 records05 records06 records07 records08 records09 records10 records11 records12 records13 records14 records15 records16 records17 records18 records19
creator_id=0
creator_revision=0
eventq_index=0
flags=0
local_apic_address=0
oem_id=madt
oem_revision=0
oem_table_id=
records=system.workload.acpi_description_table_pointer.rsdt.entries.records00 system.workload.acpi_description_table_pointer.rsdt.entries.records01 system.workload.acpi_description_table_pointer.rsdt.entries.records02 system.workload.acpi_description_table_pointer.rsdt.entries.records03 system.workload.acpi_description_table_pointer.rsdt.entries.records04 system.workload.acpi_description_table_pointer.rsdt.entries.records05 system.workload.acpi_description_table_pointer.rsdt.entries.records06 system.workload.acpi_description_table_pointer.rsdt.entries.records07 system.workload.acpi_description_table_pointer.rsdt.entries.records08 system.workload.acpi_description_table_pointer.rsdt.entries.records09 system.workload.acpi_description_table_pointer.rsdt.entries.records10 system.workload.acpi_description_table_pointer.rsdt.entries.records11 system.workload.acpi_description_table_pointer.rsdt.entries.records12 system.workload.acpi_description_table_pointer.rsdt.entries.records13 system.workload.acpi_description_table_pointer.rsdt.entries.records14 system.workload.acpi_description_table_pointer.rsdt.entries.records15 system.workload.acpi_description_table_pointer.rsdt.entries.records16 system.workload.acpi_description_table_pointer.rsdt.entries.records17 system.workload.acpi_description_table_pointer.rsdt.entries.records18 system.workload.acpi_description_table_pointer.rsdt.entries.records19

[system.workload.acpi_description_table_pointer.rsdt.entries.records00]
type=X86ACPIMadtLAPIC
acpi_processor_id=0
apic_id=0
eventq_index=0
flags=1

[system.workload.acpi_description_table_pointer.rsdt.entries.records01]
type=X86ACPIMadtLAPIC
acpi_processor_id=1
apic_id=1
eventq_index=0
flags=1

[system.workload.acpi_description_table_pointer.rsdt.entries.records02]
type=X86ACPIMadtLAPIC
acpi_processor_id=2
apic_id=2
eventq_index=0
flags=1

[system.workload.acpi_description_table_pointer.rsdt.entries.records03]
type=X86ACPIMadtLAPIC
acpi_processor_id=3
apic_id=3
eventq_index=0
flags=1

[system.workload.acpi_description_table_pointer.rsdt.entries.records04]
type=X86ACPIMadtIOAPIC
address=4273995776
eventq_index=0
id=4
int_base=0

[system.workload.acpi_description_table_pointer.rsdt.entries.records05]
type=X86ACPIMadtIntSourceOverride
bus_source=0
eventq_index=0
flags=0
irq_source=16
sys_int=16

[system.workload.acpi_description_table_pointer.rsdt.entries.records06]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=0
sys_int=2

[system.workload.acpi_description_table_pointer.rsdt.entries.records07]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=1
sys_int=1

[system.workload.acpi_description_table_pointer.rsdt.entries.records08]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=3
sys_int=3

[system.workload.acpi_description_table_pointer.rsdt.entries.records09]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=4
sys_int=4

[system.workload.acpi_description_table_pointer.rsdt.entries.records10]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=5
sys_int=5

[system.workload.acpi_description_table_pointer.rsdt.entries.records11]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=6
sys_int=6

[system.workload.acpi_description_table_pointer.rsdt.entries.records12]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=7
sys_int=7

[system.workload.acpi_description_table_pointer.rsdt.entries.records13]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=8
sys_int=8

[system.workload.acpi_description_table_pointer.rsdt.entries.records14]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=9
sys_int=9

[system.workload.acpi_description_table_pointer.rsdt.entries.records15]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=10
sys_int=10

[system.workload.acpi_description_table_pointer.rsdt.entries.records16]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=11
sys_int=11

[system.workload.acpi_description_table_pointer.rsdt.entries.records17]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=12
sys_int=12

[system.workload.acpi_description_table_pointer.rsdt.entries.records18]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=13
sys_int=13

[system.workload.acpi_description_table_pointer.rsdt.entries.records19]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=14
sys_int=14

[system.workload.acpi_description_table_pointer.xsdt]
type=X86ACPIXSDT
creator_id=0
creator_revision=0
entries=system.workload.acpi_description_table_pointer.rsdt.entries
eventq_index=0
oem_id=gem5
oem_revision=0
oem_table_id=

[system.workload.e820_table]
type=X86E820Table
children=entries0 entries1 entries2 entries3 entries4
entries=system.workload.e820_table.entries0 system.workload.e820_table.entries1 system.workload.e820_table.entries2 system.workload.e820_table.entries3 system.workload.e820_table.entries4
eventq_index=0

[system.workload.e820_table.entries0]
type=X86E820Entry
addr=0
eventq_index=0
range_type=1
size=654336

[system.workload.e820_table.entries1]
type=X86E820Entry
addr=654336
eventq_index=0
range_type=2
size=394240

[system.workload.e820_table.entries2]
type=X86E820Entry
addr=1048576
eventq_index=0
range_type=1
size=3220176896

[system.workload.e820_table.entries3]
type=X86E820Entry
addr=3221225472
eventq_index=0
range_type=2
size=0

[system.workload.e820_table.entries4]
type=X86E820Entry
addr=4294901760
eventq_index=0
range_type=2
size=65536

[system.workload.intel_mp_pointer]
type=X86IntelMPFloatingPointer
default_config=0
eventq_index=0
imcr_present=true
spec_rev=4

[system.workload.intel_mp_table]
type=X86IntelMPConfigTable
children=base_entries00 base_entries01 base_entries02 base_entries03 base_entries04 base_entries05 base_entries06 base_entries07 base_entries08 base_entries09 base_entries10 base_entries11 base_entries12 base_entries13 base_entries14 base_entries15 base_entries16 base_entries17 base_entries18 base_entries19 base_entries20 base_entries21 base_entries22 base_entries23 base_entries24 base_entries25 base_entries26 base_entries27 base_entries28 base_entries29 base_entries30 base_entries31 base_entries32 base_entries33 base_entries34 base_entries35 ext_entries
base_entries=system.workload.intel_mp_table.base_entries00 system.workload.intel_mp_table.base_entries01 system.workload.intel_mp_table.base_entries02 system.workload.intel_mp_table.base_entries03 system.workload.intel_mp_table.base_entries04 system.workload.intel_mp_table.base_entries05 system.workload.intel_mp_table.base_entries06 system.workload.intel_mp_table.base_entries07 system.workload.intel_mp_table.base_entries08 system.workload.intel_mp_table.base_entries09 system.workload.intel_mp_table.base_entries10 system.workload.intel_mp_table.base_entries11 system.workload.intel_mp_table.base_entries12 system.workload.intel_mp_table.base_entries13 system.workload.intel_mp_table.base_entries14 system.workload.intel_mp_table.base_entries15 system.workload.intel_mp_table.base_entries16 system.workload.intel_mp_table.base_entries17 system.workload.intel_mp_table.base_entries18 system.workload.intel_mp_table.base_entries19 system.workload.intel_mp_table.base_entries20 system.workload.intel_mp_table.base_entries21 system.workload.intel_mp_table.base_entries22 system.workload.intel_mp_table.base_entries23 system.workload.intel_mp_table.base_entries24 system.workload.intel_mp_table.base_entries25 system.workload.intel_mp_table.base_entries26 system.workload.intel_mp_table.base_entries27 system.workload.intel_mp_table.base_entries28 system.workload.intel_mp_table.base_entries29 system.workload.intel_mp_table.base_entries30 system.workload.intel_mp_table.base_entries31 system.workload.intel_mp_table.base_entries32 system.workload.intel_mp_table.base_entries33 system.workload.intel_mp_table.base_entries34 system.workload.intel_mp_table.base_entries35
eventq_index=0
ext_entries=system.workload.intel_mp_table.ext_entries
local_apic=4276092928
oem_id=
oem_table_addr=0
oem_table_size=0
product_id=
spec_rev=4

[system.workload.intel_mp_table.base_entries00]
type=X86IntelMPProcessor
bootstrap=true
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=0
local_apic_version=20
model=0
stepping=0

[system.workload.intel_mp_table.base_entries01]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=1
local_apic_version=20
model=0
stepping=0

[system.workload.intel_mp_table.base_entries02]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=2
local_apic_version=20
model=0
stepping=0

[system.workload.intel_mp_table.base_entries03]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=3
local_apic_version=20
model=0
stepping=0

[system.workload.intel_mp_table.base_entries04]
type=X86IntelMPIOAPIC
address=4273995776
enable=true
eventq_index=0
id=4
version=17

[system.workload.intel_mp_table.base_entries05]
type=X86IntelMPBus
bus_id=0
bus_type=PCI   
eventq_index=0

[system.workload.intel_mp_table.base_entries06]
type=X86IntelMPBus
bus_id=1
bus_type=ISA   
eventq_index=0

[system.workload.intel_mp_table.base_entries07]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=16
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=0
source_bus_irq=16
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries08]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=0
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries09]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=2
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=0
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries10]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=1
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries11]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=1
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=1
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries12]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=3
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries13]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=3
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=3
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries14]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=4
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries15]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=4
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=4
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries16]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=5
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries17]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=5
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=5
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries18]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=6
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries19]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=6
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=6
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries20]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=7
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries21]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=7
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=7
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries22]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=8
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries23]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=8
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=8
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries24]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=9
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries25]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=9
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=9
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries26]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=10
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries27]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=10
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=10
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries28]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=11
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries29]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=11
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=11
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries30]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=12
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries31]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=12
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=12
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries32]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=13
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries33]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=13
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=13
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries34]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=14
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries35]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=4
dest_io_apic_intin=14
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=14
trigger=ConformTrigger

[system.workload.intel_mp_table.ext_entries]
type=X86IntelMPBusHierarchy
bus_id=1
eventq_index=0
parent_bus=0
subtractive_decode=true

[system.workload.smbios_table]
type=X86SMBiosSMBiosTable
children=structures
eventq_index=0
major_version=2
minor_version=5
structures=system.workload.smbios_table.structures

[system.workload.smbios_table.structures]
type=X86SMBiosBiosInformation
characteristic_ext_bytes=
characteristics=
emb_cont_firmware_major=0
emb_cont_firmware_minor=0
eventq_index=0
major=0
minor=0
release_date=06/08/2008
rom_size=0
starting_addr_segment=0
vendor=
version=

