{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756849250082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756849250088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 02 18:40:49 2025 " "Processing started: Tue Sep 02 18:40:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756849250088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849250088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto2Aritim -c Projeto2Aritim " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto2Aritim -c Projeto2Aritim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849250088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756849250652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756849250652 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MULT2 MULT2.vhd " "Entity \"MULT2\" obtained from \"MULT2.vhd\" instead of from Quartus Prime megafunction library" {  } { { "MULT2.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/MULT2.vhd" 42 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1756849261372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult2-SYN " "Found design unit 1: mult2-SYN" {  } { { "MULT2.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/MULT2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849261373 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULT2 " "Found entity 1: MULT2" {  } { { "MULT2.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/MULT2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849261373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849261373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-SYN " "Found design unit 1: adder-SYN" {  } { { "ADDER.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/ADDER.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849261381 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/ADDER.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849261381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849261381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder2port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder2port-SYN " "Found design unit 1: adder2port-SYN" {  } { { "ADDER2port.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/ADDER2port.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849261388 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER2port " "Found entity 1: ADDER2port" {  } { { "ADDER2port.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/ADDER2port.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849261388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849261388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto2aritim.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projeto2aritim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Projeto2Aritim " "Found entity 1: Projeto2Aritim" {  } { { "Projeto2Aritim.bdf" "" { Schematic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Projeto2Aritim.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849261393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849261393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter16-SYN " "Found design unit 1: counter16-SYN" {  } { { "Counter16.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Counter16.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849261396 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter16 " "Found entity 1: Counter16" {  } { { "Counter16.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Counter16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849261396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849261396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div16.v 1 1 " "Found 1 design units, including 1 entities, in source file div16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Div16 " "Found entity 1: Div16" {  } { { "Div16.v" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Div16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849261402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849261402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sqrt32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sqrt32-SYN " "Found design unit 1: sqrt32-SYN" {  } { { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849261406 ""} { "Info" "ISGN_ENTITY_NAME" "1 SQRT32 " "Found entity 1: SQRT32" {  } { { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849261406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849261406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterwaclr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterwaclr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterwaclr-SYN " "Found design unit 1: counterwaclr-SYN" {  } { { "CounterwAclr.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/CounterwAclr.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849261410 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterwAclr " "Found entity 1: CounterwAclr" {  } { { "CounterwAclr.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/CounterwAclr.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849261410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849261410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem256sword16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem256sword16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem256sword16bits-SYN " "Found design unit 1: mem256sword16bits-SYN" {  } { { "Mem256sword16bits.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Mem256sword16bits.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849261414 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem256sword16bits " "Found entity 1: Mem256sword16bits" {  } { { "Mem256sword16bits.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Mem256sword16bits.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849261414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849261414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter8biits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter8biits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter8biits-SYN " "Found design unit 1: counter8biits-SYN" {  } { { "counter8biits.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/counter8biits.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849261418 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter8biits " "Found entity 1: counter8biits" {  } { { "counter8biits.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/counter8biits.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849261418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849261418 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto2Aritim " "Elaborating entity \"Projeto2Aritim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756849261788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem256sword16bits Mem256sword16bits:insi75t " "Elaborating entity \"Mem256sword16bits\" for hierarchy \"Mem256sword16bits:insi75t\"" {  } { { "Projeto2Aritim.bdf" "insi75t" { Schematic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Projeto2Aritim.bdf" { { 8 -96 120 136 "insi75t" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849261799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mem256sword16bits:insi75t\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Mem256sword16bits:insi75t\|altsyncram:altsyncram_component\"" {  } { { "Mem256sword16bits.vhd" "altsyncram_component" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Mem256sword16bits.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849261869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mem256sword16bits:insi75t\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Mem256sword16bits:insi75t\|altsyncram:altsyncram_component\"" {  } { { "Mem256sword16bits.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Mem256sword16bits.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849261897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mem256sword16bits:insi75t\|altsyncram:altsyncram_component " "Instantiated megafunction \"Mem256sword16bits:insi75t\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SinMem.mif " "Parameter \"init_file\" = \"SinMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849261897 ""}  } { { "Mem256sword16bits.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Mem256sword16bits.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756849261897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jq3 " "Found entity 1: altsyncram_1jq3" {  } { { "db/altsyncram_1jq3.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/altsyncram_1jq3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849261963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849261963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1jq3 Mem256sword16bits:insi75t\|altsyncram:altsyncram_component\|altsyncram_1jq3:auto_generated " "Elaborating entity \"altsyncram_1jq3\" for hierarchy \"Mem256sword16bits:insi75t\|altsyncram:altsyncram_component\|altsyncram_1jq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849261966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter8biits counter8biits:inst71 " "Elaborating entity \"counter8biits\" for hierarchy \"counter8biits:inst71\"" {  } { { "Projeto2Aritim.bdf" "inst71" { Schematic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Projeto2Aritim.bdf" { { 0 -256 -112 64 "inst71" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter8biits:inst71\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter8biits:inst71\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter8biits.vhd" "LPM_COUNTER_component" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/counter8biits.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter8biits:inst71\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter8biits:inst71\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter8biits.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/counter8biits.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter8biits:inst71\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter8biits:inst71\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849262086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849262086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849262086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849262086 ""}  } { { "counter8biits.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/counter8biits.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756849262086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_44h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_44h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_44h " "Found entity 1: cntr_44h" {  } { { "db/cntr_44h.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/cntr_44h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849262145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849262145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_44h counter8biits:inst71\|lpm_counter:LPM_COUNTER_component\|cntr_44h:auto_generated " "Elaborating entity \"cntr_44h\" for hierarchy \"counter8biits:inst71\|lpm_counter:LPM_COUNTER_component\|cntr_44h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQRT32 SQRT32:inst10 " "Elaborating entity \"SQRT32\" for hierarchy \"SQRT32:inst10\"" {  } { { "Projeto2Aritim.bdf" "inst10" { Schematic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Projeto2Aritim.bdf" { { 472 248 464 584 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsqrt SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborating entity \"altsqrt\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "SQRT32.vhd" "ALTSQRT_component" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SQRT32:inst10\|altsqrt:ALTSQRT_component " "Instantiated megafunction \"SQRT32:inst10\|altsqrt:ALTSQRT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849262206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "q_port_width 16 " "Parameter \"q_port_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849262206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "r_port_width 17 " "Parameter \"r_port_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849262206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849262206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type ALTSQRT " "Parameter \"lpm_type\" = \"ALTSQRT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849262206 ""}  } { { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756849262206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\"" {  } { { "altsqrt.tdf" "subtractors\[15\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262268 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l5c " "Found entity 1: add_sub_l5c" {  } { { "db/add_sub_l5c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_l5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849262328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849262328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l5c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_l5c:auto_generated " "Elaborating entity \"add_sub_l5c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_l5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\"" {  } { { "altsqrt.tdf" "subtractors\[14\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262351 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k5c " "Found entity 1: add_sub_k5c" {  } { { "db/add_sub_k5c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_k5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849262408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849262408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_k5c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_k5c:auto_generated " "Elaborating entity \"add_sub_k5c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_k5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\"" {  } { { "altsqrt.tdf" "subtractors\[13\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262426 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j5c " "Found entity 1: add_sub_j5c" {  } { { "db/add_sub_j5c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_j5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849262485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849262485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j5c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_j5c:auto_generated " "Elaborating entity \"add_sub_j5c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_j5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\"" {  } { { "altsqrt.tdf" "subtractors\[12\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262503 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i5c " "Found entity 1: add_sub_i5c" {  } { { "db/add_sub_i5c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_i5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849262574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849262574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i5c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_i5c:auto_generated " "Elaborating entity \"add_sub_i5c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_i5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\"" {  } { { "altsqrt.tdf" "subtractors\[11\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262596 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h5c " "Found entity 1: add_sub_h5c" {  } { { "db/add_sub_h5c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_h5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849262654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849262654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_h5c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_h5c:auto_generated " "Elaborating entity \"add_sub_h5c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_h5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\"" {  } { { "altsqrt.tdf" "subtractors\[10\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262667 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g5c " "Found entity 1: add_sub_g5c" {  } { { "db/add_sub_g5c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_g5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849262734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849262734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_g5c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_g5c:auto_generated " "Elaborating entity \"add_sub_g5c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_g5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\"" {  } { { "altsqrt.tdf" "subtractors\[9\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262753 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f5c " "Found entity 1: add_sub_f5c" {  } { { "db/add_sub_f5c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_f5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849262813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849262813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_f5c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_f5c:auto_generated " "Elaborating entity \"add_sub_f5c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_f5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\"" {  } { { "altsqrt.tdf" "subtractors\[8\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262832 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e5c " "Found entity 1: add_sub_e5c" {  } { { "db/add_sub_e5c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_e5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849262888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849262888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_e5c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_e5c:auto_generated " "Elaborating entity \"add_sub_e5c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_e5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\"" {  } { { "altsqrt.tdf" "subtractors\[7\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262906 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d5c " "Found entity 1: add_sub_d5c" {  } { { "db/add_sub_d5c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_d5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849262968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849262968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_d5c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_d5c:auto_generated " "Elaborating entity \"add_sub_d5c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_d5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\"" {  } { { "altsqrt.tdf" "subtractors\[6\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262987 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849262987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_54c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_54c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_54c " "Found entity 1: add_sub_54c" {  } { { "db/add_sub_54c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_54c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849263046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849263046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_54c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_54c:auto_generated " "Elaborating entity \"add_sub_54c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_54c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\"" {  } { { "altsqrt.tdf" "subtractors\[5\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263060 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_44c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_44c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_44c " "Found entity 1: add_sub_44c" {  } { { "db/add_sub_44c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_44c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849263121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849263121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_44c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_44c:auto_generated " "Elaborating entity \"add_sub_44c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_44c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\"" {  } { { "altsqrt.tdf" "subtractors\[4\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263142 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_34c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_34c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_34c " "Found entity 1: add_sub_34c" {  } { { "db/add_sub_34c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_34c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849263199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849263199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_34c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_34c:auto_generated " "Elaborating entity \"add_sub_34c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_34c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\"" {  } { { "altsqrt.tdf" "subtractors\[3\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263218 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24c " "Found entity 1: add_sub_24c" {  } { { "db/add_sub_24c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_24c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849263280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849263280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_24c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_24c:auto_generated " "Elaborating entity \"add_sub_24c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_24c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\"" {  } { { "altsqrt.tdf" "subtractors\[2\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263299 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_14c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_14c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_14c " "Found entity 1: add_sub_14c" {  } { { "db/add_sub_14c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_14c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849263356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849263356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_14c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_14c:auto_generated " "Elaborating entity \"add_sub_14c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_14c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\"" {  } { { "altsqrt.tdf" "subtractors\[1\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263371 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_04c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_04c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_04c " "Found entity 1: add_sub_04c" {  } { { "db/add_sub_04c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_04c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849263432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849263432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_04c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_04c:auto_generated " "Elaborating entity \"add_sub_04c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_04c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\"" {  } { { "altsqrt.tdf" "subtractors\[0\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263450 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849263514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849263514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u3c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_u3c:auto_generated " "Elaborating entity \"add_sub_u3c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_u3c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:a_delay " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\"" {  } { { "altsqrt.tdf" "a_delay" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 99 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263552 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:a_delay SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 99 2 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\"" {  } { { "altsqrt.tdf" "b_dffe\[15\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263560 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\"" {  } { { "altsqrt.tdf" "b_dffe\[14\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263569 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\"" {  } { { "altsqrt.tdf" "b_dffe\[13\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263569 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\"" {  } { { "altsqrt.tdf" "b_dffe\[12\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263584 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\"" {  } { { "altsqrt.tdf" "b_dffe\[11\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263588 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\"" {  } { { "altsqrt.tdf" "b_dffe\[10\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263600 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\"" {  } { { "altsqrt.tdf" "b_dffe\[9\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263603 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\"" {  } { { "altsqrt.tdf" "b_dffe\[8\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263610 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\"" {  } { { "altsqrt.tdf" "b_dffe\[7\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263619 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\"" {  } { { "altsqrt.tdf" "b_dffe\[6\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263629 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\"" {  } { { "altsqrt.tdf" "b_dffe\[5\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263634 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\"" {  } { { "altsqrt.tdf" "b_dffe\[4\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263644 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\"" {  } { { "altsqrt.tdf" "b_dffe\[3\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263650 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\"" {  } { { "altsqrt.tdf" "b_dffe\[2\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263660 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\"" {  } { { "altsqrt.tdf" "b_dffe\[1\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263667 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\"" {  } { { "altsqrt.tdf" "b_dffe\[0\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263667 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\"" {  } { { "altsqrt.tdf" "r_dffe\[15\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263684 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\"" {  } { { "altsqrt.tdf" "r_dffe\[14\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263689 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\"" {  } { { "altsqrt.tdf" "r_dffe\[13\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263706 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\"" {  } { { "altsqrt.tdf" "r_dffe\[12\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263717 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\"" {  } { { "altsqrt.tdf" "r_dffe\[11\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263720 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\"" {  } { { "altsqrt.tdf" "r_dffe\[10\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263733 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\"" {  } { { "altsqrt.tdf" "r_dffe\[9\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263736 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\"" {  } { { "altsqrt.tdf" "r_dffe\[8\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263749 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\"" {  } { { "altsqrt.tdf" "r_dffe\[7\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263754 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\"" {  } { { "altsqrt.tdf" "r_dffe\[6\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263762 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\"" {  } { { "altsqrt.tdf" "r_dffe\[5\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263767 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\"" {  } { { "altsqrt.tdf" "r_dffe\[4\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263780 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\"" {  } { { "altsqrt.tdf" "r_dffe\[3\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263785 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\"" {  } { { "altsqrt.tdf" "r_dffe\[2\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263799 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\"" {  } { { "altsqrt.tdf" "r_dffe\[1\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263806 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\"" {  } { { "altsqrt.tdf" "r_dffe\[0\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263816 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div16 Div16:inst9 " "Elaborating entity \"Div16\" for hierarchy \"Div16:inst9\"" {  } { { "Projeto2Aritim.bdf" "inst9" { Schematic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Projeto2Aritim.bdf" { { 360 608 784 456 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide Div16:inst9\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"Div16:inst9\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "Div16.v" "LPM_DIVIDE_component" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Div16.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Div16:inst9\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"Div16:inst9\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "Div16.v" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Div16.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Div16:inst9\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"Div16:inst9\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849263883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849263883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849263883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849263883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 16 " "Parameter \"lpm_widthd\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849263883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849263883 ""}  } { { "Div16.v" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Div16.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756849263883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3s " "Found entity 1: lpm_divide_k3s" {  } { { "db/lpm_divide_k3s.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/lpm_divide_k3s.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849263952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849263952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_k3s Div16:inst9\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_k3s:auto_generated " "Elaborating entity \"lpm_divide_k3s\" for hierarchy \"Div16:inst9\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_k3s:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849263977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849263977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_bnh Div16:inst9\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_k3s:auto_generated\|sign_div_unsign_bnh:divider " "Elaborating entity \"sign_div_unsign_bnh\" for hierarchy \"Div16:inst9\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_k3s:auto_generated\|sign_div_unsign_bnh:divider\"" {  } { { "db/lpm_divide_k3s.tdf" "divider" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/lpm_divide_k3s.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849263978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0le " "Found entity 1: alt_u_div_0le" {  } { { "db/alt_u_div_0le.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/alt_u_div_0le.tdf" 54 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849264039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849264039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_0le Div16:inst9\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_k3s:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_0le:divider " "Elaborating entity \"alt_u_div_0le\" for hierarchy \"Div16:inst9\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_k3s:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_0le:divider\"" {  } { { "db/sign_div_unsign_bnh.tdf" "divider" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/sign_div_unsign_bnh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849264040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849264109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849264109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t3c Div16:inst9\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_k3s:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_0le:divider\|add_sub_t3c:add_sub_0 " "Elaborating entity \"add_sub_t3c\" for hierarchy \"Div16:inst9\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_k3s:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_0le:divider\|add_sub_t3c:add_sub_0\"" {  } { { "db/alt_u_div_0le.tdf" "add_sub_0" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/alt_u_div_0le.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849264116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterwAclr CounterwAclr:inst66 " "Elaborating entity \"CounterwAclr\" for hierarchy \"CounterwAclr:inst66\"" {  } { { "Projeto2Aritim.bdf" "inst66" { Schematic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Projeto2Aritim.bdf" { { 360 240 384 456 "inst66" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849264387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter CounterwAclr:inst66\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"CounterwAclr:inst66\|lpm_counter:LPM_COUNTER_component\"" {  } { { "CounterwAclr.vhd" "LPM_COUNTER_component" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/CounterwAclr.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849264389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CounterwAclr:inst66\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"CounterwAclr:inst66\|lpm_counter:LPM_COUNTER_component\"" {  } { { "CounterwAclr.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/CounterwAclr.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849264398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CounterwAclr:inst66\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"CounterwAclr:inst66\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849264398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849264398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849264398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849264398 ""}  } { { "CounterwAclr.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/CounterwAclr.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756849264398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ljh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ljh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ljh " "Found entity 1: cntr_ljh" {  } { { "db/cntr_ljh.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/cntr_ljh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849264451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849264451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ljh CounterwAclr:inst66\|lpm_counter:LPM_COUNTER_component\|cntr_ljh:auto_generated " "Elaborating entity \"cntr_ljh\" for hierarchy \"CounterwAclr:inst66\|lpm_counter:LPM_COUNTER_component\|cntr_ljh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849264455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF LPM_DFF:inst6 " "Elaborating entity \"LPM_DFF\" for hierarchy \"LPM_DFF:inst6\"" {  } { { "Projeto2Aritim.bdf" "inst6" { Schematic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Projeto2Aritim.bdf" { { 136 352 528 312 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849264508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_DFF:inst6 " "Elaborated megafunction instantiation \"LPM_DFF:inst6\"" {  } { { "Projeto2Aritim.bdf" "" { Schematic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Projeto2Aritim.bdf" { { 136 352 528 312 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849264508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_DFF:inst6 " "Instantiated megafunction \"LPM_DFF:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849264508 ""}  } { { "Projeto2Aritim.bdf" "" { Schematic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Projeto2Aritim.bdf" { { 136 352 528 312 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756849264508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER2port ADDER2port:inst2 " "Elaborating entity \"ADDER2port\" for hierarchy \"ADDER2port:inst2\"" {  } { { "Projeto2Aritim.bdf" "inst2" { Schematic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Projeto2Aritim.bdf" { { 152 40 312 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849264528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add ADDER2port:inst2\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"ADDER2port:inst2\|parallel_add:parallel_add_component\"" {  } { { "ADDER2port.vhd" "parallel_add_component" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/ADDER2port.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849264588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADDER2port:inst2\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"ADDER2port:inst2\|parallel_add:parallel_add_component\"" {  } { { "ADDER2port.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/ADDER2port.vhd" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849264588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADDER2port:inst2\|parallel_add:parallel_add_component " "Instantiated megafunction \"ADDER2port:inst2\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849264588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 2 " "Parameter \"size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849264588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 32 " "Parameter \"widthr\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849264588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849264588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849264588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849264588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849264588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849264588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849264588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type parallel_add " "Parameter \"lpm_type\" = \"parallel_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849264588 ""}  } { { "ADDER2port.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/ADDER2port.vhd" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756849264588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_1ae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_1ae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_1ae " "Found entity 1: par_add_1ae" {  } { { "db/par_add_1ae.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/par_add_1ae.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849264650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849264650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_1ae ADDER2port:inst2\|parallel_add:parallel_add_component\|par_add_1ae:auto_generated " "Elaborating entity \"par_add_1ae\" for hierarchy \"ADDER2port:inst2\|parallel_add:parallel_add_component\|par_add_1ae:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/parallel_add.tdf" 147 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849264652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT2 MULT2:inst " "Elaborating entity \"MULT2\" for hierarchy \"MULT2:inst\"" {  } { { "Projeto2Aritim.bdf" "inst" { Schematic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Projeto2Aritim.bdf" { { 0 256 424 96 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849264669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult MULT2:inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"MULT2:inst\|lpm_mult:lpm_mult_component\"" {  } { { "MULT2.vhd" "lpm_mult_component" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/MULT2.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849264733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MULT2:inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"MULT2:inst\|lpm_mult:lpm_mult_component\"" {  } { { "MULT2.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/MULT2.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849264733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MULT2:inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"MULT2:inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849264733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849264733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849264733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849264733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849264733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849264733 ""}  } { { "MULT2.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/MULT2.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756849264733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_eqm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_eqm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_eqm " "Found entity 1: mult_eqm" {  } { { "db/mult_eqm.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/mult_eqm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849264800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849264800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_eqm MULT2:inst\|lpm_mult:lpm_mult_component\|mult_eqm:auto_generated " "Elaborating entity \"mult_eqm\" for hierarchy \"MULT2:inst\|lpm_mult:lpm_mult_component\|mult_eqm:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849264801 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "112 " "Ignored 112 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "16 " "Ignored 16 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1756849265293 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "96 " "Ignored 96 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1756849265293 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1756849265293 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1756849274183 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1756849275692 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849275692 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1262 " "Implemented 1262 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1756849275857 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1756849275857 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1210 " "Implemented 1210 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1756849275857 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1756849275857 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1756849275857 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1756849275857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756849275910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 02 18:41:15 2025 " "Processing ended: Tue Sep 02 18:41:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756849275910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756849275910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756849275910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849275910 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1756849277214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756849277220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 02 18:41:16 2025 " "Processing started: Tue Sep 02 18:41:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756849277220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1756849277220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Projeto2Aritim -c Projeto2Aritim " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Projeto2Aritim -c Projeto2Aritim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1756849277221 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1756849277374 ""}
{ "Info" "0" "" "Project  = Projeto2Aritim" {  } {  } 0 0 "Project  = Projeto2Aritim" 0 0 "Fitter" 0 0 1756849277374 ""}
{ "Info" "0" "" "Revision = Projeto2Aritim" {  } {  } 0 0 "Revision = Projeto2Aritim" 0 0 "Fitter" 0 0 1756849277374 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1756849277485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1756849277485 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Projeto2Aritim 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Projeto2Aritim\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1756849277495 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1756849277534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1756849277534 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1756849277737 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1756849277743 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756849278039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756849278039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756849278039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756849278039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756849278039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756849278039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756849278039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756849278039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756849278039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756849278039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756849278039 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1756849278039 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/" { { 0 { 0 ""} 0 3300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756849278047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/" { { 0 { 0 ""} 0 3302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756849278047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/" { { 0 { 0 ""} 0 3304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756849278047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/" { { 0 { 0 ""} 0 3306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756849278047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/" { { 0 { 0 ""} 0 3308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756849278047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/" { { 0 { 0 ""} 0 3310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756849278047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/" { { 0 { 0 ""} 0 3312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756849278047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/" { { 0 { 0 ""} 0 3314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756849278047 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1756849278047 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1756849278048 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1756849278048 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1756849278048 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1756849278048 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1756849278049 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1756849278122 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1756849278384 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto2Aritim.sdc " "Synopsys Design Constraints File file not found: 'Projeto2Aritim.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1756849278914 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1756849278915 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1756849278926 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1756849278926 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1756849278927 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node clock~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1756849279010 ""}  } { { "Projeto2Aritim.bdf" "" { Schematic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Projeto2Aritim.bdf" { { 384 0 168 400 "clock" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/" { { 0 { 0 ""} 0 3293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756849279010 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "aclr~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node aclr~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1756849279010 ""}  } { { "Projeto2Aritim.bdf" "" { Schematic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Projeto2Aritim.bdf" { { 456 16 184 472 "aclr" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/" { { 0 { 0 ""} 0 3294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756849279010 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1756849279490 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1756849279490 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1756849279491 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1756849279492 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1756849279493 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1756849279494 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1756849279495 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1756849279496 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1756849279496 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 2.5V 0 32 0 " "Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1756849279501 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1756849279501 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1756849279501 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1756849279502 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1756849279502 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 34 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1756849279502 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1756849279502 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1756849279502 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1756849279502 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1756849279502 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1756849279502 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1756849279502 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1756849279502 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1756849279502 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756849279634 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1756849279649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1756849281305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756849281501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1756849281528 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1756849289055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756849289057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1756849289617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1756849290993 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1756849290993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1756849291687 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1756849291687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756849291697 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1756849291884 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1756849291891 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1756849292699 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1756849292699 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1756849293682 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756849294308 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/output_files/Projeto2Aritim.fit.smsg " "Generated suppressed messages file C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/output_files/Projeto2Aritim.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1756849294668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5377 " "Peak virtual memory: 5377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756849295265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 02 18:41:35 2025 " "Processing ended: Tue Sep 02 18:41:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756849295265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756849295265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756849295265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1756849295265 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1756849296304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756849296310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 02 18:41:36 2025 " "Processing started: Tue Sep 02 18:41:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756849296310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1756849296310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Projeto2Aritim -c Projeto2Aritim " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Projeto2Aritim -c Projeto2Aritim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1756849296310 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1756849296623 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1756849298176 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1756849298303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756849299236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 02 18:41:39 2025 " "Processing ended: Tue Sep 02 18:41:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756849299236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756849299236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756849299236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1756849299236 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1756849299887 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1756849300460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756849300467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 02 18:41:40 2025 " "Processing started: Tue Sep 02 18:41:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756849300467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1756849300467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Projeto2Aritim -c Projeto2Aritim " "Command: quartus_sta Projeto2Aritim -c Projeto2Aritim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1756849300467 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1756849300614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1756849300977 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1756849300977 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756849301007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756849301007 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto2Aritim.sdc " "Synopsys Design Constraints File file not found: 'Projeto2Aritim.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1756849301273 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1756849301273 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1756849301279 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1756849301279 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1756849301283 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1756849301283 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1756849301285 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1756849301296 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1756849301303 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1756849301304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.768 " "Worst-case setup slack is -7.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849301307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849301307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.768            -287.391 clock  " "   -7.768            -287.391 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849301307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756849301307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.302 " "Worst-case hold slack is 0.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849301311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849301311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 clock  " "    0.302               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849301311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756849301311 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756849301313 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756849301316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849301325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849301325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -122.742 clock  " "   -3.000            -122.742 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849301325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756849301325 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1756849301329 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1756849301349 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1756849302499 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1756849302603 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1756849302618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.017 " "Worst-case setup slack is -7.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849302620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849302620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.017            -256.415 clock  " "   -7.017            -256.415 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849302620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756849302620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849302623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849302623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 clock  " "    0.307               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849302623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756849302623 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756849302625 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756849302628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849302640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849302640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -121.229 clock  " "   -3.000            -121.229 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849302640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756849302640 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1756849302644 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1756849302804 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1756849302813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.791 " "Worst-case setup slack is -2.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849302816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849302816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.791             -85.867 clock  " "   -2.791             -85.867 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849302816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756849302816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.114 " "Worst-case hold slack is 0.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849302824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849302824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 clock  " "    0.114               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849302824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756849302824 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756849302826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756849302829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849302831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849302831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -79.670 clock  " "   -3.000             -79.670 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756849302831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756849302831 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1756849303587 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1756849303607 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756849303684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 02 18:41:43 2025 " "Processing ended: Tue Sep 02 18:41:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756849303684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756849303684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756849303684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1756849303684 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Quartus Prime Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1756849304424 ""}
