0.6
2017.4
Dec 15 2017
21:07:18
D:/AAAA/study/CS202jizu/proj_cun/single-cycle-CPU-testbench-for-reference/sim_decoder.v,1684140895,verilog,,,,sim_decoder,,,,,,,,
D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/prgrom_tb.v,1684609990,verilog,,,,prgrom_tb,,,,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/prgrom/sim/prgrom.v,1684610286,verilog,,D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/prgrom_tb.v,,prgrom,,,,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/decode32.v,1684143384,verilog,,D:/AAAA/study/CS202jizu/proj_cun/single-cycle-CPU-testbench-for-reference/sim_decoder.v,,decode32,,,,,,,,
