verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_block.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_por_fsm_top.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_bgt_fsm.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_device_rom.sv" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_por_fsm.sv" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_tile_config.sv" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_constants_config.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_drp_arbiter.v" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_drp_arbiter_adc.v" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_register_decode.v" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_address_decoder.v" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_axi_lite_ipif.v" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_counter_f.v" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_pselect_f.v" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_slave_attachment.v" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_rf_wrapper.v" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_drp_control_top.v" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_drp_control.v" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_drp_access_ctrl.v" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_irq_req_ack.v" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_irq_sync.v" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0bufg_gt_ctrl.v" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_overvol_irq.v" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_powerup_state_irq.v" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_rst_cnt.v" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0_clk_detection.v" \
"../../../../Taxi_QPSK_v3.gen/sources_1/ip/usp_rfdc_0/synth/usp_rfdc_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
