 Timing Path to A_reg[0]/D 
  
 Path Start Point : inputA[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------
| Pin           Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------|
|    inputA[0]         Rise  0.2000 0.0000 0.0000 0        1.06234 1.06234           1       54.1462  c             | 
|    A_reg[0]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                                  | 
---------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------
| Pin            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------|
|    clk                Rise  0.0000 0.0000 0.2480 10       10       10                131     50.7952  c    I/K      | 
|    A_reg[0]/CK DFF_X1 Rise  0.0990 0.0990 0.2480          0.949653                                    L             | 
-----------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0990 0.0990 | 
| library hold check                        |  0.0210 0.1200 | 
| data required time                        |  0.1200        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1200        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to A_reg[1]/D 
  
 Path Start Point : inputA[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------
| Pin           Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------|
|    inputA[1]         Rise  0.2000 0.0000 0.0000 0        1.06234 1.06234           1       54.1462  c             | 
|    A_reg[1]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                                  | 
---------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[1]/CK 


-----------------------------------------------------------------------------------------------------------------------
| Pin            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------|
|    clk                Rise  0.0000 0.0000 0.2480 10       10       10                131     50.7952  c    I/K      | 
|    A_reg[1]/CK DFF_X1 Rise  0.0990 0.0990 0.2480          0.949653                                    L             | 
-----------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0990 0.0990 | 
| library hold check                        |  0.0210 0.1200 | 
| data required time                        |  0.1200        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1200        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to A_reg[2]/D 
  
 Path Start Point : inputA[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------
| Pin           Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------|
|    inputA[2]         Rise  0.2000 0.0000 0.0000 0        1.06234 1.06234           1       54.1462  c             | 
|    A_reg[2]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                                  | 
---------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[2]/CK 


-----------------------------------------------------------------------------------------------------------------------
| Pin            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------|
|    clk                Rise  0.0000 0.0000 0.2480 10       10       10                131     50.7952  c    I/K      | 
|    A_reg[2]/CK DFF_X1 Rise  0.0990 0.0990 0.2480          0.949653                                    L             | 
-----------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0990 0.0990 | 
| library hold check                        |  0.0210 0.1200 | 
| data required time                        |  0.1200        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1200        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to A_reg[3]/D 
  
 Path Start Point : inputA[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------
| Pin           Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------|
|    inputA[3]         Rise  0.2000 0.0000 0.0000 0.485651 1.06234 1.54799           1       54.1462  c             | 
|    A_reg[3]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                                  | 
---------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[3]/CK 


-----------------------------------------------------------------------------------------------------------------------
| Pin            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------|
|    clk                Rise  0.0000 0.0000 0.2480 10       10       10                131     50.7952  c    I/K      | 
|    A_reg[3]/CK DFF_X1 Rise  0.0990 0.0990 0.2480          0.949653                                    L             | 
-----------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0990 0.0990 | 
| library hold check                        |  0.0210 0.1200 | 
| data required time                        |  0.1200        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1200        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to A_reg[4]/D 
  
 Path Start Point : inputA[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------
| Pin           Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------|
|    inputA[4]         Rise  0.2000 0.0000 0.0000 0        1.06234 1.06234           1       54.1462  c             | 
|    A_reg[4]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                                  | 
---------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[4]/CK 


-----------------------------------------------------------------------------------------------------------------------
| Pin            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------|
|    clk                Rise  0.0000 0.0000 0.2480 10       10       10                131     50.7952  c    I/K      | 
|    A_reg[4]/CK DFF_X1 Rise  0.0990 0.0990 0.2480          0.949653                                    L             | 
-----------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0990 0.0990 | 
| library hold check                        |  0.0210 0.1200 | 
| data required time                        |  0.1200        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1200        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to A_reg[5]/D 
  
 Path Start Point : inputA[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------
| Pin           Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------|
|    inputA[5]         Rise  0.2000 0.0000 0.0000 0        1.06234 1.06234           1       54.1462  c             | 
|    A_reg[5]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                                  | 
---------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[5]/CK 


-----------------------------------------------------------------------------------------------------------------------
| Pin            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------|
|    clk                Rise  0.0000 0.0000 0.2480 10       10       10                131     50.7952  c    I/K      | 
|    A_reg[5]/CK DFF_X1 Rise  0.0990 0.0990 0.2480          0.949653                                    L             | 
-----------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0990 0.0990 | 
| library hold check                        |  0.0210 0.1200 | 
| data required time                        |  0.1200        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1200        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to A_reg[6]/D 
  
 Path Start Point : inputA[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------
| Pin           Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------|
|    inputA[6]         Rise  0.2000 0.0000 0.0000 0.485651 1.06234 1.54799           1       54.1462  c             | 
|    A_reg[6]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                                  | 
---------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[6]/CK 


-----------------------------------------------------------------------------------------------------------------------
| Pin            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------|
|    clk                Rise  0.0000 0.0000 0.2480 10       10       10                131     50.7952  c    I/K      | 
|    A_reg[6]/CK DFF_X1 Rise  0.0990 0.0990 0.2480          0.949653                                    L             | 
-----------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0990 0.0990 | 
| library hold check                        |  0.0210 0.1200 | 
| data required time                        |  0.1200        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1200        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to A_reg[7]/D 
  
 Path Start Point : inputA[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------
| Pin           Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------|
|    inputA[7]         Rise  0.2000 0.0000 0.0000 0.485651 1.06234 1.54799           1       54.1462  c             | 
|    A_reg[7]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                                  | 
---------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[7]/CK 


-----------------------------------------------------------------------------------------------------------------------
| Pin            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------|
|    clk                Rise  0.0000 0.0000 0.2480 10       10       10                131     50.7952  c    I/K      | 
|    A_reg[7]/CK DFF_X1 Rise  0.0990 0.0990 0.2480          0.949653                                    L             | 
-----------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0990 0.0990 | 
| library hold check                        |  0.0210 0.1200 | 
| data required time                        |  0.1200        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1200        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to A_reg[8]/D 
  
 Path Start Point : inputA[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------
| Pin           Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------|
|    inputA[8]         Rise  0.2000 0.0000 0.0000 0        1.06234 1.06234           1       54.1462  c             | 
|    A_reg[8]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                                  | 
---------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[8]/CK 


-----------------------------------------------------------------------------------------------------------------------
| Pin            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------|
|    clk                Rise  0.0000 0.0000 0.2480 10       10       10                131     50.7952  c    I/K      | 
|    A_reg[8]/CK DFF_X1 Rise  0.0990 0.0990 0.2480          0.949653                                    L             | 
-----------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0990 0.0990 | 
| library hold check                        |  0.0210 0.1200 | 
| data required time                        |  0.1200        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1200        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to A_reg[9]/D 
  
 Path Start Point : inputA[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------
| Pin           Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------|
|    inputA[9]         Rise  0.2000 0.0000 0.0000 0        1.06234 1.06234           1       54.1462  c             | 
|    A_reg[9]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                                  | 
---------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[9]/CK 


-----------------------------------------------------------------------------------------------------------------------
| Pin            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------|
|    clk                Rise  0.0000 0.0000 0.2480 10       10       10                131     50.7952  c    I/K      | 
|    A_reg[9]/CK DFF_X1 Rise  0.0990 0.0990 0.2480          0.949653                                    L             | 
-----------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0990 0.0990 | 
| library hold check                        |  0.0210 0.1200 | 
| data required time                        |  0.1200        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1200        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1831M, PVMEM - 2633M)
