# Altera UART TFT æ¿è½½æ˜¾ç¤ºå™¨é¡¹ç›® / Altera UART TFT Onboard Display Project

[ä¸­æ–‡](#ä¸­æ–‡è¯´æ˜) | [English](#english-description)

---

## English Description

### Project Overview

This is an Altera/Intel FPGA-based UART to TFT display project that receives text data via serial port and displays it in real-time on a TFT screen. The project supports adjustable font sizes, real-time text rendering, and simple command controls.

### Key Features

- ğŸ”— **UART Serial Communication**: Supports 9600 baud rate serial data reception
- ğŸ–¥ï¸ **TFT Display Control**: 480Ã—272 resolution TFT screen driver
- ğŸ”¤ **Character Rendering Engine**: 8Ã—16 pixel font supporting English letters, numbers, and special characters
- ğŸ“ **Adjustable Font Size**: 4 font size levels (0-3)
- âš¡ **Real-time Display**: Received text is immediately displayed on screen
- ğŸ® **Command Control**:
  - `+`: Increase font size
  - `-`: Decrease font size
  - `#`: Clear screen

### Hardware Requirements

- **FPGA Model**: Cyclone IV series (or compatible)
- **System Clock**: 50 MHz input clock
- **TFT Display**: 480Ã—272 resolution, 16-bit RGB565 interface
- **Serial Interface**: Standard UART, 9600 baud rate
- **PLL Clock**: Internal 9 MHz TFT driving clock generation

### Project Structure

```
Altera-UART-tft-onboard-display/
â”œâ”€â”€ RTL/                          # Verilog source code
â”‚   â”œâ”€â”€ top_file.v                # Top-level module
â”‚   â”œâ”€â”€ UART_RX.v                 # UART receiver module
â”‚   â”œâ”€â”€ Name_Manipulation.v       # Text processing module
â”‚   â”œâ”€â”€ Glyph_Renderer.v          # Character rendering module
â”‚   â””â”€â”€ tft_control.v             # TFT display control module
â”œâ”€â”€ Quartus_Project/              # Quartus Prime project files
â”‚   â”œâ”€â”€ IP_Cores/                 # IP core files
â”‚   â”‚   â”œâ”€â”€ PLL/                  # PLL clock generator
â”‚   â”‚   â”œâ”€â”€ PLL_New/              # New PLL (9MHz)
â”‚   â”‚   â””â”€â”€ ROM_1-PORT/           # Single-port ROM
â”‚   â””â”€â”€ ROM_File/                 # Font ROM data
â”‚       â””â”€â”€ font8x16_rom.mif      # 8Ã—16 font data file
â””â”€â”€ README.md                     # Project documentation
```

### Module Descriptions

#### 1. `top_file.v` - Top-level Module
- Connects all sub-modules
- Instantiates UART, text processing, character rendering, and TFT control modules
- Manages clock and reset signals

#### 2. `UART_RX.v` - UART Receiver Module
- Serial data reception supporting 9600 baud rate
- Parameterized design with configurable baud rate and clock frequency
- Provides reception complete flag and data output

#### 3. `Name_Manipulation.v` - Text Processing Module
- Manages received text data (maximum 10 characters)
- Handles font size control commands (+/-)
- Processes clear screen command (#)
- Generates text ready flag

#### 4. `Glyph_Renderer.v` - Character Rendering Module
- Reads character bitmap data from ROM
- Supports scalable font rendering (1Ã— to 4Ã—)
- Implements pixel-level character drawing
- Supports 55 characters: space, +, -, A-Z, a-z

#### 5. `tft_control.v` - TFT Display Control Module
- Generates TFT display timing signals
- Manages horizontal/vertical sync signals
- Controls data enable and backlight signals
- Outputs RGB565 format image data

### Supported Character Set

The project supports the following 55 characters:
- **Space**: ` `
- **Operators**: `+` `-`
- **Uppercase letters**: `A-Z`
- **Lowercase letters**: `a-z`

### Technical Specifications

| Parameter | Specification |
|-----------|---------------|
| Maximum text length | 10 characters |
| Font specification | 8Ã—16 pixel bitmap |
| Font size levels | 4 levels (0-3) |
| Display resolution | 480Ã—272 pixels |
| Color depth | 16-bit RGB565 |
| UART baud rate | 9600 bps |
| System clock | 50 MHz |
| TFT clock | 9 MHz |

### Usage Instructions

#### 1. Project Compilation
1. Open `Quartus_Project/UART_Onboard_Display.qpf` in Quartus Prime
2. Ensure all IP cores are properly generated
3. Compile the project and generate .sof file
4. Download the program to FPGA

#### 2. Hardware Connections
- Connect TFT display to corresponding GPIO pins
- Connect UART serial port to PC or other device
- Provide 50 MHz system clock

#### 3. Serial Port Operation
1. Configure serial tool: 9600 baud rate, 8 data bits, 1 stop bit, no parity
2. Send text characters for real-time display on screen
3. Use control commands:
   - Send `+` to increase font size
   - Send `-` to decrease font size
   - Send `#` to clear screen

### Development Environment

- **FPGA Development Tool**: Intel Quartus Prime
- **Simulation Tool**: ModelSim (optional)
- **Hardware Debug**: SignalTap II Logic Analyzer (optional)
- **Version Control**: Git

---

## License

This project is open source. Please refer to the license file for specific terms.

## Contributing

Contributions are welcome! Please feel free to submit issues and pull requests.

## Contact

If you have any questions or suggestions, please create an issue in the GitHub repository.


## ä¸­æ–‡è¯´æ˜

### é¡¹ç›®ç®€ä»‹

è¿™æ˜¯ä¸€ä¸ªåŸºäº Altera/Intel FPGA çš„ UART åˆ° TFT æ˜¾ç¤ºå™¨é¡¹ç›®ï¼Œå®ç°äº†é€šè¿‡ä¸²å£æ¥æ”¶æ–‡æœ¬æ•°æ®å¹¶åœ¨ TFT å±å¹•ä¸Šå®æ—¶æ˜¾ç¤ºçš„åŠŸèƒ½ã€‚é¡¹ç›®æ”¯æŒå¯è°ƒå­—ä½“å¤§å°ã€å®æ—¶æ–‡æœ¬æ¸²æŸ“å’Œç®€å•çš„å‘½ä»¤æ§åˆ¶ã€‚

### ä¸»è¦åŠŸèƒ½ç‰¹æ€§

- ğŸ”— **UART ä¸²å£é€šä¿¡**ï¼šæ”¯æŒ 9600 æ³¢ç‰¹ç‡ä¸²å£æ•°æ®æ¥æ”¶
- ğŸ–¥ï¸ **TFT æ˜¾ç¤ºæ§åˆ¶**ï¼š480Ã—272 åˆ†è¾¨ç‡ TFT å±å¹•é©±åŠ¨
- ğŸ”¤ **å­—ç¬¦æ¸²æŸ“å¼•æ“**ï¼š8Ã—16 åƒç´ å­—ä½“ï¼Œæ”¯æŒè‹±æ–‡å­—æ¯ã€æ•°å­—å’Œç‰¹æ®Šå­—ç¬¦
- ğŸ“ **å¯è°ƒå­—ä½“å¤§å°**ï¼š4 ä¸ªå­—ä½“å¤§å°çº§åˆ«ï¼ˆ0-3ï¼‰
- âš¡ **å®æ—¶æ˜¾ç¤º**ï¼šæ¥æ”¶åˆ°çš„æ–‡æœ¬ç«‹å³æ˜¾ç¤ºåœ¨å±å¹•ä¸Š
- ğŸ® **å‘½ä»¤æ§åˆ¶**ï¼š
  - `+`ï¼šå¢å¤§å­—ä½“
  - `-`ï¼šå‡å°å­—ä½“  
  - `#`ï¼šæ¸…å±

### ç¡¬ä»¶è¦æ±‚

- **FPGA å‹å·**ï¼šCyclone IV ç³»åˆ—ï¼ˆæˆ–å…¼å®¹å‹å·ï¼‰
- **ç³»ç»Ÿæ—¶é’Ÿ**ï¼š50 MHz è¾“å…¥æ—¶é’Ÿ
- **TFT æ˜¾ç¤ºå™¨**ï¼š480Ã—272 åˆ†è¾¨ç‡ï¼Œ16ä½ RGB565 æ¥å£
- **ä¸²å£æ¥å£**ï¼šæ ‡å‡† UARTï¼Œ9600 æ³¢ç‰¹ç‡
- **PLL æ—¶é’Ÿ**ï¼šå†…éƒ¨ç”Ÿæˆ 9 MHz TFT é©±åŠ¨æ—¶é’Ÿ

### é¡¹ç›®ç»“æ„

```
Altera-UART-tft-onboard-display/
â”œâ”€â”€ RTL/                          # Verilog æºä»£ç 
â”‚   â”œâ”€â”€ top_file.v                # é¡¶å±‚æ¨¡å—
â”‚   â”œâ”€â”€ UART_RX.v                 # UART æ¥æ”¶æ¨¡å—
â”‚   â”œâ”€â”€ Name_Manipulation.v       # æ–‡æœ¬å¤„ç†æ¨¡å—
â”‚   â”œâ”€â”€ Glyph_Renderer.v          # å­—ç¬¦æ¸²æŸ“æ¨¡å—
â”‚   â””â”€â”€ tft_control.v             # TFT æ˜¾ç¤ºæ§åˆ¶æ¨¡å—
â”œâ”€â”€ Quartus_Project/              # Quartus Prime é¡¹ç›®æ–‡ä»¶
â”‚   â”œâ”€â”€ IP_Cores/                 # IP æ ¸å¿ƒæ–‡ä»¶
â”‚   â”‚   â”œâ”€â”€ PLL/                  # PLL æ—¶é’Ÿç”Ÿæˆå™¨
â”‚   â”‚   â”œâ”€â”€ PLL_New/              # æ–°ç‰ˆ PLLï¼ˆ9MHzï¼‰
â”‚   â”‚   â””â”€â”€ ROM_1-PORT/           # å•ç«¯å£ ROM
â”‚   â””â”€â”€ ROM_File/                 # å­—ä½“ ROM æ•°æ®
â”‚       â””â”€â”€ font8x16_rom.mif      # 8Ã—16 å­—ä½“æ•°æ®æ–‡ä»¶
â””â”€â”€ README.md                     # é¡¹ç›®è¯´æ˜æ–‡æ¡£
```

### æ¨¡å—åŠŸèƒ½è¯´æ˜

#### 1. `top_file.v` - é¡¶å±‚æ¨¡å—
- è¿æ¥æ‰€æœ‰å­æ¨¡å—
- å®ä¾‹åŒ– UARTã€æ–‡æœ¬å¤„ç†ã€å­—ç¬¦æ¸²æŸ“å’Œ TFT æ§åˆ¶æ¨¡å—
- ç®¡ç†æ—¶é’Ÿå’Œå¤ä½ä¿¡å·

#### 2. `UART_RX.v` - UART æ¥æ”¶æ¨¡å—
- ä¸²å£æ•°æ®æ¥æ”¶ï¼Œæ”¯æŒ 9600 æ³¢ç‰¹ç‡
- å‚æ•°åŒ–è®¾è®¡ï¼Œå¯é…ç½®æ³¢ç‰¹ç‡å’Œæ—¶é’Ÿé¢‘ç‡
- æä¾›æ¥æ”¶å®Œæˆæ ‡å¿—å’Œæ•°æ®è¾“å‡º

#### 3. `Name_Manipulation.v` - æ–‡æœ¬å¤„ç†æ¨¡å—
- ç®¡ç†æ¥æ”¶åˆ°çš„æ–‡æœ¬æ•°æ®ï¼ˆæœ€å¤§10ä¸ªå­—ç¬¦ï¼‰
- å¤„ç†å­—ä½“å¤§å°æ§åˆ¶å‘½ä»¤ï¼ˆ+/-ï¼‰
- å¤„ç†æ¸…å±å‘½ä»¤ï¼ˆ#ï¼‰
- ç”Ÿæˆæ–‡æœ¬å°±ç»ªæ ‡å¿—

#### 4. `Glyph_Renderer.v` - å­—ç¬¦æ¸²æŸ“æ¨¡å—
- ä» ROM ä¸­è¯»å–å­—ç¬¦ä½å›¾æ•°æ®
- æ”¯æŒå¯ç¼©æ”¾å­—ä½“æ¸²æŸ“ï¼ˆ1Ã—åˆ°4Ã—ï¼‰
- å®ç°åƒç´ çº§å­—ç¬¦ç»˜åˆ¶
- æ”¯æŒ55ä¸ªå­—ç¬¦ï¼šç©ºæ ¼ã€+ã€-ã€A-Zã€a-z

#### 5. `tft_control.v` - TFT æ˜¾ç¤ºæ§åˆ¶æ¨¡å—
- ç”Ÿæˆ TFT æ˜¾ç¤ºæ—¶åºä¿¡å·
- ç®¡ç†æ°´å¹³/å‚ç›´åŒæ­¥ä¿¡å·
- æ§åˆ¶æ•°æ®ä½¿èƒ½å’ŒèƒŒå…‰ä¿¡å·
- è¾“å‡º RGB565 æ ¼å¼å›¾åƒæ•°æ®

### æ”¯æŒçš„å­—ç¬¦é›†

é¡¹ç›®æ”¯æŒä»¥ä¸‹55ä¸ªå­—ç¬¦ï¼š
- **ç©ºæ ¼**ï¼š` `
- **è¿ç®—ç¬¦**ï¼š`+` `-`
- **å¤§å†™å­—æ¯**ï¼š`A-Z`
- **å°å†™å­—æ¯**ï¼š`a-z`

### æŠ€æœ¯è§„æ ¼

| å‚æ•° | è§„æ ¼ |
|------|------|
| æœ€å¤§æ–‡æœ¬é•¿åº¦ | 10ä¸ªå­—ç¬¦ |
| å­—ä½“è§„æ ¼ | 8Ã—16åƒç´ ä½å›¾ |
| å­—ä½“å¤§å°çº§åˆ« | 4çº§ï¼ˆ0-3ï¼‰ |
| æ˜¾ç¤ºåˆ†è¾¨ç‡ | 480Ã—272åƒç´  |
| é¢œè‰²æ·±åº¦ | 16ä½ RGB565 |
| UARTæ³¢ç‰¹ç‡ | 9600 bps |
| ç³»ç»Ÿæ—¶é’Ÿ | 50 MHz |
| TFTæ—¶é’Ÿ | 9 MHz |

### ä½¿ç”¨æ–¹æ³•

#### 1. é¡¹ç›®ç¼–è¯‘
1. ä½¿ç”¨ Quartus Prime æ‰“å¼€ `Quartus_Project/UART_Onboard_Display.qpf`
2. ç¡®ä¿æ‰€æœ‰ IP æ ¸å¿ƒå·²æ­£ç¡®ç”Ÿæˆ
3. ç¼–è¯‘é¡¹ç›®å¹¶ç”Ÿæˆ .sof æ–‡ä»¶
4. å°†ç¨‹åºä¸‹è½½åˆ° FPGA

#### 2. ç¡¬ä»¶è¿æ¥
- è¿æ¥ TFT æ˜¾ç¤ºå™¨åˆ°å¯¹åº”çš„ GPIO å¼•è„š
- è¿æ¥ UART ä¸²å£åˆ° PC æˆ–å…¶ä»–è®¾å¤‡
- æä¾› 50 MHz ç³»ç»Ÿæ—¶é’Ÿ

#### 3. ä¸²å£æ“ä½œ
1. é…ç½®ä¸²å£å·¥å…·ï¼š9600æ³¢ç‰¹ç‡ï¼Œ8æ•°æ®ä½ï¼Œ1åœæ­¢ä½ï¼Œæ— æ ¡éªŒ
2. å‘é€æ–‡æœ¬å­—ç¬¦ï¼Œå°†å®æ—¶æ˜¾ç¤ºåœ¨å±å¹•ä¸Š
3. ä½¿ç”¨æ§åˆ¶å‘½ä»¤ï¼š
   - å‘é€ `+` å¢å¤§å­—ä½“
   - å‘é€ `-` å‡å°å­—ä½“
   - å‘é€ `#` æ¸…å±

### å¼€å‘ç¯å¢ƒ

- **FPGAå¼€å‘å·¥å…·**ï¼šIntel Quartus Prime
- **ä»¿çœŸå·¥å…·**ï¼šModelSimï¼ˆå¯é€‰ï¼‰
- **ç¡¬ä»¶è°ƒè¯•**ï¼šSignalTap II Logic Analyzerï¼ˆå¯é€‰ï¼‰
- **ç‰ˆæœ¬æ§åˆ¶**ï¼šGit
