# VLSI

<ul>
  <li><h2><u>Verilog:</u></h2></li>
  
  <li><h2><u>SystemVerilog:</u></h2></li>
    <ol>
      <li><h1><i><a href="https://github.com/Sarunesh/full_adder_sv" target="blank">Full Adder</a></i></h1>
      <p>This contains a Verilog design code and a SystemVerilog testbench code for a Full Adder.</p></li>
    </ol>
  
  <li><h2><u>UVM:</u></h2></li>
    <ol>
      <li><h1><i><a href="https://github.com/Sarunesh/full_adder_uvm" target="blank">Full Adder</a></i></h1>
      <p>This contains a Verilog design code and an UVM testbench code for a Full Adder.</p></li>
    </ol>
</ul>
