// Seed: 3296726470
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output tri id_2,
    input wor id_3,
    input tri1 id_4,
    input tri0 id_5,
    output uwire id_6,
    input wand id_7,
    output supply1 id_8,
    input supply0 id_9,
    input wire id_10,
    output uwire id_11
);
  wire id_13;
  assign id_1 = 1 > 1;
  wire id_14;
endmodule
module module_1 (
    input  uwire id_0
    , id_3,
    output wire  id_1
);
  module_0(
      id_0, id_1, id_1, id_0, id_0, id_0, id_1, id_0, id_1, id_0, id_0, id_1
  );
  wire id_4 = id_4;
endmodule
