/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* mode */
.set mode_Sync_ctrl_reg__0__MASK, 0x01
.set mode_Sync_ctrl_reg__0__POS, 0
.set mode_Sync_ctrl_reg__1__MASK, 0x02
.set mode_Sync_ctrl_reg__1__POS, 1
.set mode_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set mode_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set mode_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set mode_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set mode_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set mode_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set mode_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set mode_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set mode_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set mode_Sync_ctrl_reg__2__MASK, 0x04
.set mode_Sync_ctrl_reg__2__POS, 2
.set mode_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set mode_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set mode_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set mode_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB04_CTL
.set mode_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set mode_Sync_ctrl_reg__MASK, 0x07
.set mode_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set mode_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set mode_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB04_MSK

/* cal_L */
.set cal_L__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set cal_L__0__MASK, 0x40
.set cal_L__0__PC, CYREG_PRT2_PC6
.set cal_L__0__PORT, 2
.set cal_L__0__SHIFT, 6
.set cal_L__AG, CYREG_PRT2_AG
.set cal_L__AMUX, CYREG_PRT2_AMUX
.set cal_L__BIE, CYREG_PRT2_BIE
.set cal_L__BIT_MASK, CYREG_PRT2_BIT_MASK
.set cal_L__BYP, CYREG_PRT2_BYP
.set cal_L__CTL, CYREG_PRT2_CTL
.set cal_L__DM0, CYREG_PRT2_DM0
.set cal_L__DM1, CYREG_PRT2_DM1
.set cal_L__DM2, CYREG_PRT2_DM2
.set cal_L__DR, CYREG_PRT2_DR
.set cal_L__INP_DIS, CYREG_PRT2_INP_DIS
.set cal_L__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set cal_L__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set cal_L__LCD_EN, CYREG_PRT2_LCD_EN
.set cal_L__MASK, 0x40
.set cal_L__PORT, 2
.set cal_L__PRT, CYREG_PRT2_PRT
.set cal_L__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set cal_L__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set cal_L__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set cal_L__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set cal_L__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set cal_L__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set cal_L__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set cal_L__PS, CYREG_PRT2_PS
.set cal_L__SHIFT, 6
.set cal_L__SLW, CYREG_PRT2_SLW

/* cal_R */
.set cal_R__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set cal_R__0__MASK, 0x80
.set cal_R__0__PC, CYREG_PRT2_PC7
.set cal_R__0__PORT, 2
.set cal_R__0__SHIFT, 7
.set cal_R__AG, CYREG_PRT2_AG
.set cal_R__AMUX, CYREG_PRT2_AMUX
.set cal_R__BIE, CYREG_PRT2_BIE
.set cal_R__BIT_MASK, CYREG_PRT2_BIT_MASK
.set cal_R__BYP, CYREG_PRT2_BYP
.set cal_R__CTL, CYREG_PRT2_CTL
.set cal_R__DM0, CYREG_PRT2_DM0
.set cal_R__DM1, CYREG_PRT2_DM1
.set cal_R__DM2, CYREG_PRT2_DM2
.set cal_R__DR, CYREG_PRT2_DR
.set cal_R__INP_DIS, CYREG_PRT2_INP_DIS
.set cal_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set cal_R__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set cal_R__LCD_EN, CYREG_PRT2_LCD_EN
.set cal_R__MASK, 0x80
.set cal_R__PORT, 2
.set cal_R__PRT, CYREG_PRT2_PRT
.set cal_R__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set cal_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set cal_R__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set cal_R__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set cal_R__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set cal_R__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set cal_R__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set cal_R__PS, CYREG_PRT2_PS
.set cal_R__SHIFT, 7
.set cal_R__SLW, CYREG_PRT2_SLW

/* MISO_1 */
.set MISO_1__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set MISO_1__0__MASK, 0x01
.set MISO_1__0__PC, CYREG_PRT12_PC0
.set MISO_1__0__PORT, 12
.set MISO_1__0__SHIFT, 0
.set MISO_1__AG, CYREG_PRT12_AG
.set MISO_1__BIE, CYREG_PRT12_BIE
.set MISO_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MISO_1__BYP, CYREG_PRT12_BYP
.set MISO_1__DM0, CYREG_PRT12_DM0
.set MISO_1__DM1, CYREG_PRT12_DM1
.set MISO_1__DM2, CYREG_PRT12_DM2
.set MISO_1__DR, CYREG_PRT12_DR
.set MISO_1__INP_DIS, CYREG_PRT12_INP_DIS
.set MISO_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set MISO_1__MASK, 0x01
.set MISO_1__PORT, 12
.set MISO_1__PRT, CYREG_PRT12_PRT
.set MISO_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MISO_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MISO_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MISO_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MISO_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MISO_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MISO_1__PS, CYREG_PRT12_PS
.set MISO_1__SHIFT, 0
.set MISO_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MISO_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MISO_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MISO_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MISO_1__SLW, CYREG_PRT12_SLW

/* MOSI_1 */
.set MOSI_1__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set MOSI_1__0__MASK, 0x02
.set MOSI_1__0__PC, CYREG_PRT12_PC1
.set MOSI_1__0__PORT, 12
.set MOSI_1__0__SHIFT, 1
.set MOSI_1__AG, CYREG_PRT12_AG
.set MOSI_1__BIE, CYREG_PRT12_BIE
.set MOSI_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MOSI_1__BYP, CYREG_PRT12_BYP
.set MOSI_1__DM0, CYREG_PRT12_DM0
.set MOSI_1__DM1, CYREG_PRT12_DM1
.set MOSI_1__DM2, CYREG_PRT12_DM2
.set MOSI_1__DR, CYREG_PRT12_DR
.set MOSI_1__INP_DIS, CYREG_PRT12_INP_DIS
.set MOSI_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set MOSI_1__MASK, 0x02
.set MOSI_1__PORT, 12
.set MOSI_1__PRT, CYREG_PRT12_PRT
.set MOSI_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MOSI_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MOSI_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MOSI_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MOSI_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MOSI_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MOSI_1__PS, CYREG_PRT12_PS
.set MOSI_1__SHIFT, 1
.set MOSI_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MOSI_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MOSI_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MOSI_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MOSI_1__SLW, CYREG_PRT12_SLW

/* SCLK_1 */
.set SCLK_1__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set SCLK_1__0__MASK, 0x04
.set SCLK_1__0__PC, CYREG_PRT12_PC2
.set SCLK_1__0__PORT, 12
.set SCLK_1__0__SHIFT, 2
.set SCLK_1__AG, CYREG_PRT12_AG
.set SCLK_1__BIE, CYREG_PRT12_BIE
.set SCLK_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCLK_1__BYP, CYREG_PRT12_BYP
.set SCLK_1__DM0, CYREG_PRT12_DM0
.set SCLK_1__DM1, CYREG_PRT12_DM1
.set SCLK_1__DM2, CYREG_PRT12_DM2
.set SCLK_1__DR, CYREG_PRT12_DR
.set SCLK_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCLK_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCLK_1__MASK, 0x04
.set SCLK_1__PORT, 12
.set SCLK_1__PRT, CYREG_PRT12_PRT
.set SCLK_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCLK_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCLK_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCLK_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCLK_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCLK_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCLK_1__PS, CYREG_PRT12_PS
.set SCLK_1__SHIFT, 2
.set SCLK_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCLK_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCLK_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCLK_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCLK_1__SLW, CYREG_PRT12_SLW

/* SPIS_1 */
.set SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set SPIS_1_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set SPIS_1_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set SPIS_1_BSPIS_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set SPIS_1_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set SPIS_1_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set SPIS_1_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set SPIS_1_BSPIS_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPIS_1_BSPIS_BitCounter__CONTROL_REG, CYREG_B0_UDB07_CTL
.set SPIS_1_BSPIS_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set SPIS_1_BSPIS_BitCounter__COUNT_REG, CYREG_B0_UDB07_CTL
.set SPIS_1_BSPIS_BitCounter__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set SPIS_1_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPIS_1_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPIS_1_BSPIS_BitCounter__PERIOD_REG, CYREG_B0_UDB07_MSK
.set SPIS_1_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPIS_1_BSPIS_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set SPIS_1_BSPIS_BitCounter_ST__MASK_REG, CYREG_B0_UDB07_MSK
.set SPIS_1_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPIS_1_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPIS_1_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPIS_1_BSPIS_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set SPIS_1_BSPIS_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set SPIS_1_BSPIS_BitCounter_ST__STATUS_REG, CYREG_B0_UDB07_ST
.set SPIS_1_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set SPIS_1_BSPIS_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set SPIS_1_BSPIS_RxStsReg__3__MASK, 0x08
.set SPIS_1_BSPIS_RxStsReg__3__POS, 3
.set SPIS_1_BSPIS_RxStsReg__4__MASK, 0x10
.set SPIS_1_BSPIS_RxStsReg__4__POS, 4
.set SPIS_1_BSPIS_RxStsReg__5__MASK, 0x20
.set SPIS_1_BSPIS_RxStsReg__5__POS, 5
.set SPIS_1_BSPIS_RxStsReg__6__MASK, 0x40
.set SPIS_1_BSPIS_RxStsReg__6__POS, 6
.set SPIS_1_BSPIS_RxStsReg__MASK, 0x78
.set SPIS_1_BSPIS_RxStsReg__MASK_REG, CYREG_B1_UDB05_MSK
.set SPIS_1_BSPIS_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set SPIS_1_BSPIS_RxStsReg__STATUS_REG, CYREG_B1_UDB05_ST
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set SPIS_1_BSPIS_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set SPIS_1_BSPIS_sR8_Dp_u0__A0_REG, CYREG_B1_UDB07_A0
.set SPIS_1_BSPIS_sR8_Dp_u0__A1_REG, CYREG_B1_UDB07_A1
.set SPIS_1_BSPIS_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set SPIS_1_BSPIS_sR8_Dp_u0__D0_REG, CYREG_B1_UDB07_D0
.set SPIS_1_BSPIS_sR8_Dp_u0__D1_REG, CYREG_B1_UDB07_D1
.set SPIS_1_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SPIS_1_BSPIS_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set SPIS_1_BSPIS_sR8_Dp_u0__F0_REG, CYREG_B1_UDB07_F0
.set SPIS_1_BSPIS_sR8_Dp_u0__F1_REG, CYREG_B1_UDB07_F1
.set SPIS_1_BSPIS_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIS_1_BSPIS_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIS_1_BSPIS_TxStsReg__0__MASK, 0x01
.set SPIS_1_BSPIS_TxStsReg__0__POS, 0
.set SPIS_1_BSPIS_TxStsReg__1__MASK, 0x02
.set SPIS_1_BSPIS_TxStsReg__1__POS, 1
.set SPIS_1_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set SPIS_1_BSPIS_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set SPIS_1_BSPIS_TxStsReg__2__MASK, 0x04
.set SPIS_1_BSPIS_TxStsReg__2__POS, 2
.set SPIS_1_BSPIS_TxStsReg__6__MASK, 0x40
.set SPIS_1_BSPIS_TxStsReg__6__POS, 6
.set SPIS_1_BSPIS_TxStsReg__MASK, 0x47
.set SPIS_1_BSPIS_TxStsReg__MASK_REG, CYREG_B0_UDB05_MSK
.set SPIS_1_BSPIS_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set SPIS_1_BSPIS_TxStsReg__STATUS_REG, CYREG_B0_UDB05_ST
.set SPIS_1_RxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPIS_1_RxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPIS_1_RxInternalInterrupt__INTC_MASK, 0x08
.set SPIS_1_RxInternalInterrupt__INTC_NUMBER, 3
.set SPIS_1_RxInternalInterrupt__INTC_PRIOR_NUM, 7
.set SPIS_1_RxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set SPIS_1_RxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPIS_1_RxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SPI_SS */
.set SPI_SS__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set SPI_SS__0__MASK, 0x10
.set SPI_SS__0__PC, CYREG_PRT12_PC4
.set SPI_SS__0__PORT, 12
.set SPI_SS__0__SHIFT, 4
.set SPI_SS__AG, CYREG_PRT12_AG
.set SPI_SS__BIE, CYREG_PRT12_BIE
.set SPI_SS__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SPI_SS__BYP, CYREG_PRT12_BYP
.set SPI_SS__DM0, CYREG_PRT12_DM0
.set SPI_SS__DM1, CYREG_PRT12_DM1
.set SPI_SS__DM2, CYREG_PRT12_DM2
.set SPI_SS__DR, CYREG_PRT12_DR
.set SPI_SS__INP_DIS, CYREG_PRT12_INP_DIS
.set SPI_SS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SPI_SS__MASK, 0x10
.set SPI_SS__PORT, 12
.set SPI_SS__PRT, CYREG_PRT12_PRT
.set SPI_SS__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SPI_SS__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SPI_SS__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SPI_SS__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SPI_SS__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SPI_SS__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SPI_SS__PS, CYREG_PRT12_PS
.set SPI_SS__SHIFT, 4
.set SPI_SS__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SPI_SS__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SPI_SS__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SPI_SS__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SPI_SS__SLW, CYREG_PRT12_SLW

/* UART_1 */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB07_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB07_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB07_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB07_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB07_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB04_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB04_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB04_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB04_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB04_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB04_F1
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB04_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB04_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB04_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB04_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB04_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB04_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB04_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB04_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB07_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB07_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB07_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB07_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB07_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB07_F1
.set UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB06_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB06_ST
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x01
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x02
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x02

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x02
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x04
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x04

/* ADC_calL */
.set ADC_calL_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_calL_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_calL_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_calL_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_calL_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_calL_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_calL_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_calL_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_calL_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_calL_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_calL_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_calL_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_calL_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_calL_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_calL_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_calL_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_calL_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_calL_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_calL_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_calL_ADC_SAR__WRK1, CYREG_SAR0_WRK1
.set ADC_calL_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_calL_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_calL_IRQ__INTC_MASK, 0x02
.set ADC_calL_IRQ__INTC_NUMBER, 1
.set ADC_calL_IRQ__INTC_PRIOR_NUM, 7
.set ADC_calL_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_calL_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_calL_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_calL_theACLK__CFG0, CYREG_CLKDIST_ACFG1_CFG0
.set ADC_calL_theACLK__CFG1, CYREG_CLKDIST_ACFG1_CFG1
.set ADC_calL_theACLK__CFG2, CYREG_CLKDIST_ACFG1_CFG2
.set ADC_calL_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_calL_theACLK__CFG3, CYREG_CLKDIST_ACFG1_CFG3
.set ADC_calL_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_calL_theACLK__INDEX, 0x01
.set ADC_calL_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_calL_theACLK__PM_ACT_MSK, 0x02
.set ADC_calL_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_calL_theACLK__PM_STBY_MSK, 0x02

/* ADC_calR */
.set ADC_calR_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_calR_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_calR_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_calR_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_calR_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_calR_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_calR_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_calR_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_calR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_calR_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_calR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_calR_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_calR_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_calR_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_calR_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_calR_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_calR_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_calR_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_calR_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_calR_ADC_SAR__WRK1, CYREG_SAR1_WRK1
.set ADC_calR_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_calR_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_calR_IRQ__INTC_MASK, 0x04
.set ADC_calR_IRQ__INTC_NUMBER, 2
.set ADC_calR_IRQ__INTC_PRIOR_NUM, 7
.set ADC_calR_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set ADC_calR_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_calR_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_calR_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_calR_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_calR_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_calR_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_calR_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_calR_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_calR_theACLK__INDEX, 0x00
.set ADC_calR_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_calR_theACLK__PM_ACT_MSK, 0x01
.set ADC_calR_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_calR_theACLK__PM_STBY_MSK, 0x01

/* Motor_L_F */
.set Motor_L_F__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Motor_L_F__0__MASK, 0x10
.set Motor_L_F__0__PC, CYREG_PRT2_PC4
.set Motor_L_F__0__PORT, 2
.set Motor_L_F__0__SHIFT, 4
.set Motor_L_F__AG, CYREG_PRT2_AG
.set Motor_L_F__AMUX, CYREG_PRT2_AMUX
.set Motor_L_F__BIE, CYREG_PRT2_BIE
.set Motor_L_F__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Motor_L_F__BYP, CYREG_PRT2_BYP
.set Motor_L_F__CTL, CYREG_PRT2_CTL
.set Motor_L_F__DM0, CYREG_PRT2_DM0
.set Motor_L_F__DM1, CYREG_PRT2_DM1
.set Motor_L_F__DM2, CYREG_PRT2_DM2
.set Motor_L_F__DR, CYREG_PRT2_DR
.set Motor_L_F__INP_DIS, CYREG_PRT2_INP_DIS
.set Motor_L_F__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Motor_L_F__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Motor_L_F__LCD_EN, CYREG_PRT2_LCD_EN
.set Motor_L_F__MASK, 0x10
.set Motor_L_F__PORT, 2
.set Motor_L_F__PRT, CYREG_PRT2_PRT
.set Motor_L_F__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Motor_L_F__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Motor_L_F__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Motor_L_F__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Motor_L_F__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Motor_L_F__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Motor_L_F__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Motor_L_F__PS, CYREG_PRT2_PS
.set Motor_L_F__SHIFT, 4
.set Motor_L_F__SLW, CYREG_PRT2_SLW

/* Motor_L_R */
.set Motor_L_R__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set Motor_L_R__0__MASK, 0x20
.set Motor_L_R__0__PC, CYREG_PRT2_PC5
.set Motor_L_R__0__PORT, 2
.set Motor_L_R__0__SHIFT, 5
.set Motor_L_R__AG, CYREG_PRT2_AG
.set Motor_L_R__AMUX, CYREG_PRT2_AMUX
.set Motor_L_R__BIE, CYREG_PRT2_BIE
.set Motor_L_R__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Motor_L_R__BYP, CYREG_PRT2_BYP
.set Motor_L_R__CTL, CYREG_PRT2_CTL
.set Motor_L_R__DM0, CYREG_PRT2_DM0
.set Motor_L_R__DM1, CYREG_PRT2_DM1
.set Motor_L_R__DM2, CYREG_PRT2_DM2
.set Motor_L_R__DR, CYREG_PRT2_DR
.set Motor_L_R__INP_DIS, CYREG_PRT2_INP_DIS
.set Motor_L_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Motor_L_R__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Motor_L_R__LCD_EN, CYREG_PRT2_LCD_EN
.set Motor_L_R__MASK, 0x20
.set Motor_L_R__PORT, 2
.set Motor_L_R__PRT, CYREG_PRT2_PRT
.set Motor_L_R__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Motor_L_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Motor_L_R__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Motor_L_R__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Motor_L_R__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Motor_L_R__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Motor_L_R__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Motor_L_R__PS, CYREG_PRT2_PS
.set Motor_L_R__SHIFT, 5
.set Motor_L_R__SLW, CYREG_PRT2_SLW

/* Motor_R_F */
.set Motor_R_F__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Motor_R_F__0__MASK, 0x02
.set Motor_R_F__0__PC, CYREG_PRT2_PC1
.set Motor_R_F__0__PORT, 2
.set Motor_R_F__0__SHIFT, 1
.set Motor_R_F__AG, CYREG_PRT2_AG
.set Motor_R_F__AMUX, CYREG_PRT2_AMUX
.set Motor_R_F__BIE, CYREG_PRT2_BIE
.set Motor_R_F__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Motor_R_F__BYP, CYREG_PRT2_BYP
.set Motor_R_F__CTL, CYREG_PRT2_CTL
.set Motor_R_F__DM0, CYREG_PRT2_DM0
.set Motor_R_F__DM1, CYREG_PRT2_DM1
.set Motor_R_F__DM2, CYREG_PRT2_DM2
.set Motor_R_F__DR, CYREG_PRT2_DR
.set Motor_R_F__INP_DIS, CYREG_PRT2_INP_DIS
.set Motor_R_F__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Motor_R_F__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Motor_R_F__LCD_EN, CYREG_PRT2_LCD_EN
.set Motor_R_F__MASK, 0x02
.set Motor_R_F__PORT, 2
.set Motor_R_F__PRT, CYREG_PRT2_PRT
.set Motor_R_F__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Motor_R_F__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Motor_R_F__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Motor_R_F__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Motor_R_F__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Motor_R_F__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Motor_R_F__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Motor_R_F__PS, CYREG_PRT2_PS
.set Motor_R_F__SHIFT, 1
.set Motor_R_F__SLW, CYREG_PRT2_SLW

/* Motor_R_R */
.set Motor_R_R__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Motor_R_R__0__MASK, 0x04
.set Motor_R_R__0__PC, CYREG_PRT2_PC2
.set Motor_R_R__0__PORT, 2
.set Motor_R_R__0__SHIFT, 2
.set Motor_R_R__AG, CYREG_PRT2_AG
.set Motor_R_R__AMUX, CYREG_PRT2_AMUX
.set Motor_R_R__BIE, CYREG_PRT2_BIE
.set Motor_R_R__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Motor_R_R__BYP, CYREG_PRT2_BYP
.set Motor_R_R__CTL, CYREG_PRT2_CTL
.set Motor_R_R__DM0, CYREG_PRT2_DM0
.set Motor_R_R__DM1, CYREG_PRT2_DM1
.set Motor_R_R__DM2, CYREG_PRT2_DM2
.set Motor_R_R__DR, CYREG_PRT2_DR
.set Motor_R_R__INP_DIS, CYREG_PRT2_INP_DIS
.set Motor_R_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Motor_R_R__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Motor_R_R__LCD_EN, CYREG_PRT2_LCD_EN
.set Motor_R_R__MASK, 0x04
.set Motor_R_R__PORT, 2
.set Motor_R_R__PRT, CYREG_PRT2_PRT
.set Motor_R_R__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Motor_R_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Motor_R_R__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Motor_R_R__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Motor_R_R__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Motor_R_R__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Motor_R_R__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Motor_R_R__PS, CYREG_PRT2_PS
.set Motor_R_R__SHIFT, 2
.set Motor_R_R__SLW, CYREG_PRT2_SLW

/* Enable_Left */
.set Enable_Left__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Enable_Left__0__MASK, 0x08
.set Enable_Left__0__PC, CYREG_PRT2_PC3
.set Enable_Left__0__PORT, 2
.set Enable_Left__0__SHIFT, 3
.set Enable_Left__AG, CYREG_PRT2_AG
.set Enable_Left__AMUX, CYREG_PRT2_AMUX
.set Enable_Left__BIE, CYREG_PRT2_BIE
.set Enable_Left__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Enable_Left__BYP, CYREG_PRT2_BYP
.set Enable_Left__CTL, CYREG_PRT2_CTL
.set Enable_Left__DM0, CYREG_PRT2_DM0
.set Enable_Left__DM1, CYREG_PRT2_DM1
.set Enable_Left__DM2, CYREG_PRT2_DM2
.set Enable_Left__DR, CYREG_PRT2_DR
.set Enable_Left__INP_DIS, CYREG_PRT2_INP_DIS
.set Enable_Left__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Enable_Left__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Enable_Left__LCD_EN, CYREG_PRT2_LCD_EN
.set Enable_Left__MASK, 0x08
.set Enable_Left__PORT, 2
.set Enable_Left__PRT, CYREG_PRT2_PRT
.set Enable_Left__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Enable_Left__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Enable_Left__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Enable_Left__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Enable_Left__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Enable_Left__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Enable_Left__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Enable_Left__PS, CYREG_PRT2_PS
.set Enable_Left__SHIFT, 3
.set Enable_Left__SLW, CYREG_PRT2_SLW

/* Enable_Right */
.set Enable_Right__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Enable_Right__0__MASK, 0x01
.set Enable_Right__0__PC, CYREG_PRT2_PC0
.set Enable_Right__0__PORT, 2
.set Enable_Right__0__SHIFT, 0
.set Enable_Right__AG, CYREG_PRT2_AG
.set Enable_Right__AMUX, CYREG_PRT2_AMUX
.set Enable_Right__BIE, CYREG_PRT2_BIE
.set Enable_Right__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Enable_Right__BYP, CYREG_PRT2_BYP
.set Enable_Right__CTL, CYREG_PRT2_CTL
.set Enable_Right__DM0, CYREG_PRT2_DM0
.set Enable_Right__DM1, CYREG_PRT2_DM1
.set Enable_Right__DM2, CYREG_PRT2_DM2
.set Enable_Right__DR, CYREG_PRT2_DR
.set Enable_Right__INP_DIS, CYREG_PRT2_INP_DIS
.set Enable_Right__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Enable_Right__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Enable_Right__LCD_EN, CYREG_PRT2_LCD_EN
.set Enable_Right__MASK, 0x01
.set Enable_Right__PORT, 2
.set Enable_Right__PRT, CYREG_PRT2_PRT
.set Enable_Right__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Enable_Right__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Enable_Right__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Enable_Right__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Enable_Right__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Enable_Right__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Enable_Right__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Enable_Right__PS, CYREG_PRT2_PS
.set Enable_Right__SHIFT, 0
.set Enable_Right__SLW, CYREG_PRT2_SLW

/* ISR_SLAVE_RX */
.set ISR_SLAVE_RX__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ISR_SLAVE_RX__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ISR_SLAVE_RX__INTC_MASK, 0x01
.set ISR_SLAVE_RX__INTC_NUMBER, 0
.set ISR_SLAVE_RX__INTC_PRIOR_NUM, 7
.set ISR_SLAVE_RX__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ISR_SLAVE_RX__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ISR_SLAVE_RX__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Motorpwm_Left */
.set Motorpwm_Left_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Motorpwm_Left_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set Motorpwm_Left_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set Motorpwm_Left_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set Motorpwm_Left_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set Motorpwm_Left_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set Motorpwm_Left_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set Motorpwm_Left_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set Motorpwm_Left_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set Motorpwm_Left_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Motorpwm_Left_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Motorpwm_Left_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Motorpwm_Left_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set Motorpwm_Left_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set Motorpwm_Left_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB13_CTL
.set Motorpwm_Left_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set Motorpwm_Left_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Motorpwm_Left_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Motorpwm_Left_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Motorpwm_Left_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB13_MSK
.set Motorpwm_Left_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Motorpwm_Left_PWMUDB_genblk8_stsreg__0__POS, 0
.set Motorpwm_Left_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Motorpwm_Left_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set Motorpwm_Left_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Motorpwm_Left_PWMUDB_genblk8_stsreg__2__POS, 2
.set Motorpwm_Left_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Motorpwm_Left_PWMUDB_genblk8_stsreg__3__POS, 3
.set Motorpwm_Left_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set Motorpwm_Left_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB13_MSK
.set Motorpwm_Left_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Motorpwm_Left_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Motorpwm_Left_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Motorpwm_Left_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set Motorpwm_Left_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set Motorpwm_Left_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB13_ST
.set Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB13_A0
.set Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB13_A1
.set Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB13_D0
.set Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB13_D1
.set Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB13_F0
.set Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB13_F1
.set Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL

/* Motorpwm_right */
.set Motorpwm_right_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Motorpwm_right_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set Motorpwm_right_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set Motorpwm_right_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set Motorpwm_right_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set Motorpwm_right_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set Motorpwm_right_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set Motorpwm_right_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set Motorpwm_right_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set Motorpwm_right_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Motorpwm_right_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Motorpwm_right_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Motorpwm_right_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set Motorpwm_right_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set Motorpwm_right_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB12_CTL
.set Motorpwm_right_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set Motorpwm_right_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Motorpwm_right_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Motorpwm_right_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Motorpwm_right_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB12_MSK
.set Motorpwm_right_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Motorpwm_right_PWMUDB_genblk8_stsreg__0__POS, 0
.set Motorpwm_right_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Motorpwm_right_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set Motorpwm_right_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Motorpwm_right_PWMUDB_genblk8_stsreg__2__POS, 2
.set Motorpwm_right_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Motorpwm_right_PWMUDB_genblk8_stsreg__3__POS, 3
.set Motorpwm_right_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set Motorpwm_right_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB12_MSK
.set Motorpwm_right_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Motorpwm_right_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Motorpwm_right_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Motorpwm_right_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB12_ST_CTL
.set Motorpwm_right_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB12_ST_CTL
.set Motorpwm_right_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB12_ST
.set Motorpwm_right_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set Motorpwm_right_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set Motorpwm_right_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set Motorpwm_right_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set Motorpwm_right_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Motorpwm_right_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set Motorpwm_right_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set Motorpwm_right_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set Motorpwm_right_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set Motorpwm_right_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set Motorpwm_right_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set Motorpwm_right_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set Motorpwm_right_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set Motorpwm_right_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Motorpwm_right_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set Motorpwm_right_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set Motorpwm_right_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set Motorpwm_right_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Motorpwm_right_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 21
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 21
.set CYDEV_CHIP_MEMBER_4D, 16
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 22
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 20
.set CYDEV_CHIP_MEMBER_4I, 26
.set CYDEV_CHIP_MEMBER_4J, 17
.set CYDEV_CHIP_MEMBER_4K, 18
.set CYDEV_CHIP_MEMBER_4L, 25
.set CYDEV_CHIP_MEMBER_4M, 24
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 23
.set CYDEV_CHIP_MEMBER_4Q, 14
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 19
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 15
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 27
.set CYDEV_CHIP_MEMBER_FM3, 31
.set CYDEV_CHIP_MEMBER_FM4, 32
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 28
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 30
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000000F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
