{:input (genetic.crossover/dumb-crossover 1815400475 (genetic.crossover/dumb-crossover 970656263 (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif") (genetic.representation/genetic-representation "examples/57281.AE846E31.blif")) (genetic.representation/genetic-representation "examples/58421.E7775C3B.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , wire8_33, wire9_38, wire10_48, \\wire11_:missing , \\wire12_:missing , \\wire13_:missing , \\wire65_58_60_39_56_34_45_:missing_16_52_37 , wire17_32, wire18_40, wire20_54, wire21_54, wire22_61, wire23_63);\n  wire \\:missing_edge ;\n  input wire10_48;\n  wire wire10_48;\n  input \\wire11_:missing ;\n  wire \\wire11_:missing ;\n  input \\wire12_:missing ;\n  wire \\wire12_:missing ;\n  input \\wire13_:missing ;\n  wire \\wire13_:missing ;\n  output wire17_32;\n  wire wire17_32;\n  output wire18_40;\n  wire wire18_40;\n  output wire20_54;\n  wire wire20_54;\n  output wire21_54;\n  wire wire21_54;\n  output wire22_61;\n  wire wire22_61;\n  output wire23_63;\n  wire wire23_63;\n  wire wire25;\n  wire wire28;\n  wire wire28_32;\n  wire wire28_33;\n  wire wire28_34;\n  wire wire28_35;\n  wire \\wire28_3_:missing_5 ;\n  wire wire28_40;\n  wire wire28_41;\n  wire wire28_43;\n  wire wire28_44;\n  wire wire28_49;\n  wire wire28_51;\n  wire wire28_57;\n  wire wire28_59;\n  wire wire28_61;\n  wire wire28_64;\n  wire wire29_56;\n  wire \\wire29_:missing ;\n  wire wire30_54;\n  wire wire30_66;\n  wire wire31_54;\n  wire \\wire31_:missing ;\n  wire wire35_36;\n  wire wire41_42;\n  wire wire49_50;\n  wire wire53_54;\n  wire \\wire59_:missing ;\n  wire wire5_4;\n  wire wire5_7;\n  wire \\wire5_:missing ;\n  input \\wire65_58_60_39_56_34_45_:missing_16_52_37 ;\n  wire \\wire65_58_60_39_56_34_45_:missing_16_52_37 ;\n  wire wire66_67;\n  input wire8_33;\n  wire wire8_33;\n  input wire9_38;\n  wire wire9_38;\n  wire \\wire:missing_36 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_44 ;\n  wire \\wire:missing_48 ;\n  wire \\wire:missing_54 ;\n  wire \\wire:missing_55 ;\n  wire \\wire:missing_60 ;\n  wire \\wire:missing_64 ;\n  wire \\wire:missing_65 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire28_3_:missing_5 , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'he >> { wire5_4, \\wire:missing_edge  };\n  assign \\wire5_:missing  = 4'h6 >> { \\wire28_3_:missing_5 , \\wire:missing_edge  };\n  assign wire28 = 4'h8 >> { wire28_34, wire28_33 };\n  assign \\wire29_:missing  = 4'h8 >> { wire29_56, \\wire:missing_edge  };\n  assign wire30_66 = 4'h8 >> { wire30_54, wire30_54 };\n  assign \\wire31_:missing  = 4'h8 >> { wire31_54, wire31_54 };\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire25 = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire66_67;\n  assign wire66_67 = wire30_66;\n  assign \\wire:missing_65  = \\wire65_58_60_39_56_34_45_:missing_16_52_37 ;\n  assign \\wire:missing_64  = wire28_64;\n  assign wire23_63 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire22_61 = wire28_61;\n  assign \\wire:missing_60  = \\wire65_58_60_39_56_34_45_:missing_16_52_37 ;\n  assign \\wire59_:missing  = wire28_59;\n  assign \\wire:missing_edge  = \\wire65_58_60_39_56_34_45_:missing_16_52_37 ;\n  assign \\wire:missing_edge  = wire28_57;\n  assign wire29_56 = \\wire65_58_60_39_56_34_45_:missing_16_52_37 ;\n  assign \\wire:missing_55  = \\wire:missing_edge ;\n  assign \\wire:missing_54  = wire53_54;\n  assign wire53_54 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire65_58_60_39_56_34_45_:missing_16_52_37 ;\n  assign \\wire:missing_edge  = wire28_51;\n  assign \\wire:missing_edge  = wire49_50;\n  assign wire49_50 = wire28_49;\n  assign \\wire:missing_48  = wire10_48;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire65_58_60_39_56_34_45_:missing_16_52_37 ;\n  assign \\wire:missing_44  = wire28_44;\n  assign \\wire:missing_edge  = wire28_43;\n  assign \\wire:missing_42  = wire41_42;\n  assign wire41_42 = wire28_41;\n  assign wire18_40 = wire28_40;\n  assign \\wire:missing_edge  = \\wire65_58_60_39_56_34_45_:missing_16_52_37 ;\n  assign \\wire:missing_38  = wire9_38;\n  assign \\wire:missing_37  = \\wire65_58_60_39_56_34_45_:missing_16_52_37 ;\n  assign \\wire:missing_36  = wire35_36;\n  assign wire35_36 = wire28_35;\n  assign wire28_34 = \\wire65_58_60_39_56_34_45_:missing_16_52_37 ;\n  assign wire28_33 = wire8_33;\n  assign wire17_32 = wire28_32;\n  assign \\wire:missing_edge  = wire5_7;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:3.1-126.10\" *)\nmodule postsynth(\\wire:missing_edge , wire8_33, wire9_38, wire10_48, \\wire11_:missing , \\wire12_:missing , \\wire13_:missing , \\wire65_58_60_39_56_34_45_:missing_16_52_37 , wire17_32, wire18_40, wire20_54, wire21_54, wire22_61, wire23_63);\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:5.9-5.18\" *)\n  input wire10_48;\n  wire wire10_48;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:7.9-7.25\" *)\n  input \\wire11_:missing ;\n  wire \\wire11_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:9.9-9.25\" *)\n  input \\wire12_:missing ;\n  wire \\wire12_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:11.9-11.25\" *)\n  input \\wire13_:missing ;\n  wire \\wire13_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:13.10-13.19\" *)\n  output wire17_32;\n  wire wire17_32;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:15.10-15.19\" *)\n  output wire18_40;\n  wire wire18_40;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:17.10-17.19\" *)\n  output wire20_54;\n  wire wire20_54;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:19.10-19.19\" *)\n  output wire21_54;\n  wire wire21_54;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:21.10-21.19\" *)\n  output wire22_61;\n  wire wire22_61;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:23.10-23.19\" *)\n  output wire23_63;\n  wire wire23_63;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:25.8-25.14\" *)\n  wire wire25;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:27.8-27.17\" *)\n  wire wire28_32;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:28.8-28.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire28_33;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:29.8-29.17\" *)\n  wire wire28_34;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:32.8-32.17\" *)\n  wire wire28_40;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:34.8-34.17\" *)\n  wire wire28_43;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:36.8-36.17\" *)\n  wire wire28_49;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:37.8-37.17\" *)\n  wire wire28_51;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:38.8-38.17\" *)\n  wire wire28_57;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:40.8-40.17\" *)\n  wire wire28_61;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:42.8-42.17\" *)\n  wire wire29_56;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:43.8-43.24\" *)\n  wire \\wire29_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:45.8-45.17\" *)\n  wire wire30_66;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:50.8-50.17\" *)\n  wire wire49_50;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:51.8-51.17\" *)\n  wire wire53_54;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:54.8-54.15\" *)\n  wire wire5_7;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:56.9-56.52\" *)\n  input \\wire65_58_60_39_56_34_45_:missing_16_52_37 ;\n  wire \\wire65_58_60_39_56_34_45_:missing_16_52_37 ;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:58.8-58.17\" *)\n  wire wire66_67;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:59.9-59.17\" *)\n  input wire8_33;\n  wire wire8_33;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:61.9-61.17\" *)\n  input wire9_38;\n  wire wire9_38;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:64.8-64.24\" *)\n  wire \\wire:missing_37 ;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:65.8-65.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_38 ;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:68.8-68.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_48 ;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:69.8-69.24\" *)\n  wire \\wire:missing_54 ;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:70.8-70.24\" *)\n  wire \\wire:missing_55 ;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:71.8-71.24\" *)\n  wire \\wire:missing_60 ;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:73.8-73.24\" *)\n  wire \\wire:missing_65 ;\n  (* src = \"/tmp/fuzzmount745B5940/9CEBAAB2.v:74.9-74.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire17_32 = 1'hx;\n  assign wire18_40 = 1'hx;\n  assign wire20_54 = 1'hx;\n  assign wire21_54 = 1'hx;\n  assign wire22_61 = 1'hx;\n  assign wire23_63 = 1'h0;\n  assign wire25 = 1'h0;\n  assign wire28_32 = 1'hx;\n  assign wire28_33 = wire8_33;\n  assign wire28_34 = 1'h0;\n  assign wire28_40 = 1'hx;\n  assign wire28_43 = 1'h0;\n  assign wire28_49 = 1'h0;\n  assign wire28_51 = 1'h0;\n  assign wire28_57 = 1'h0;\n  assign wire28_61 = 1'hx;\n  assign wire29_56 = 1'h0;\n  assign \\wire29_:missing  = 1'h0;\n  assign wire30_66 = 1'h0;\n  assign wire49_50 = 1'h0;\n  assign wire53_54 = 1'h0;\n  assign wire5_7 = 1'h0;\n  assign \\wire65_58_60_39_56_34_45_:missing_16_52_37  = 1'h0;\n  assign wire66_67 = 1'h0;\n  assign \\wire:missing_37  = 1'h0;\n  assign \\wire:missing_38  = wire9_38;\n  assign \\wire:missing_48  = wire10_48;\n  assign \\wire:missing_54  = 1'h0;\n  assign \\wire:missing_55  = 1'h0;\n  assign \\wire:missing_60  = 1'h0;\n  assign \\wire:missing_65  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 23:40:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p/src/top.v'.\nSBY 23:40:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] Copy '/tmp/fuzzmount745B5940/9CEBAAB2.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p/src/9CEBAAB2.v'.\nSBY 23:40:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] Copy '/tmp/fuzzmount745B5940/9CEBAAB2.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p/src/9CEBAAB2.post.v'.\nSBY 23:40:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] engine_0: abc pdr\nSBY 23:40:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:40:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] base: /tmp/fuzzmount745B5940/top.v:32: Warning: Identifier `\\clk' is implicitly declared.\nSBY 23:40:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/9CEBAAB2.v:81$70_Y [0] between cell $shr$/tmp/fuzzmount745B5940/9CEBAAB2.v:81$70.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:40:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/9CEBAAB2.v:77$66_Y [0] between cell $shr$/tmp/fuzzmount745B5940/9CEBAAB2.v:77$66.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:40:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/9CEBAAB2.v:76$65_Y [0] between cell $shr$/tmp/fuzzmount745B5940/9CEBAAB2.v:76$65.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:40:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] base: Warning: Wire presynth.\\wire22_61 is used but has no driver.\nSBY 23:40:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] base: Warning: Wire presynth.\\wire21_54 is used but has no driver.\nSBY 23:40:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] base: Warning: Wire presynth.\\wire20_54 is used but has no driver.\nSBY 23:40:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] base: Warning: Wire presynth.\\wire18_40 is used but has no driver.\nSBY 23:40:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] base: Warning: Wire presynth.\\wire17_32 is used but has no driver.\nSBY 23:40:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:40:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] base: Warning: Wire top.\\y_post_3 is used but has no driver.\nSBY 23:40:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] base: Warning: Wire top.\\y_pre_3 is used but has no driver.\nSBY 23:40:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY 23:40:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY 23:40:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] base: finished (returncode=0)\nSBY 23:40:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 23:40:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] aig: Warning: Wire presynth.\\wire22_61 is used but has no driver.\nSBY 23:40:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] aig: Warning: Wire presynth.\\wire21_54 is used but has no driver.\nSBY 23:40:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] aig: Warning: Wire presynth.\\wire20_54 is used but has no driver.\nSBY 23:40:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] aig: Warning: Wire presynth.\\wire18_40 is used but has no driver.\nSBY 23:40:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] aig: Warning: Wire presynth.\\wire17_32 is used but has no driver.\nSBY 23:40:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] aig: Warning: Wire top.\\y_post_3 is used but has no driver.\nSBY 23:40:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] aig: Warning: Wire top.\\y_pre_3 is used but has no driver.\nSBY 23:40:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY 23:40:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY 23:40:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:40:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] aig: finished (returncode=0)\nSBY 23:40:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 23:40:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 23:40:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] engine_0: Warning: The network has no constraints.\nSBY 23:40:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 23:40:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] engine_0: finished (returncode=0)\nSBY 23:40:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] engine_0: Status returned by engine: FAIL\nSBY 23:40:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:09 (9)\nSBY 23:40:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 23:40:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] summary: engine_0 (abc pdr) returned FAIL\nSBY 23:40:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p'.\nSBY 23:40:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp3bysn_p] DONE (FAIL, rc=2)\n", :err ""}}}