{"Source Block": ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@156:166@HdlIdDef", "wire up_sw_resetn = ~up_sw_reset;\n\nreg  [31:0]                     up_rdata_ff = 'd0;\nreg                             up_wack_ff = 1'b0;\nreg                             up_rack_ff = 1'b0;\nwire                            up_wreq_s;\nwire                            up_rreq_s;\nwire [31:0]                     up_wdata_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_waddr_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_raddr_s;\n\n"], "Clone Blocks": [["hdl/library/axi_ad7616/axi_ad7616.v@110:120", "  wire                              up_rstn;\n  wire                              up_rst;\n  wire                              up_rreq_s;\n  wire    [(UP_ADDRESS_WIDTH-1):0]  up_raddr_s;\n  wire                              up_wreq_s;\n  wire    [(UP_ADDRESS_WIDTH-1):0]  up_waddr_s;\n  wire    [31:0]                    up_wdata_s;\n\n  wire                              up_wack_if_s;\n  wire                              up_rack_if_s;\n  wire    [31:0]                    up_rdata_if_s;\n"], ["hdl/library/axi_ad9371/axi_ad9371.v@155:165", "  wire    [127:0]   dac_data_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire    [  2:0]   up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s[0:2];\n  wire    [  2:0]   up_rack_s;\n\n  // signal name changes\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@157:167", "\nreg  [31:0]                     up_rdata_ff = 'd0;\nreg                             up_wack_ff = 1'b0;\nreg                             up_rack_ff = 1'b0;\nwire                            up_wreq_s;\nwire                            up_rreq_s;\nwire [31:0]                     up_wdata_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_waddr_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_raddr_s;\n\n// Scratch register\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@98:108", "\n\n  wire up_wreq_s;\n  wire [9:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [9:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@95:105", "  reg up_rack = 1'b0;\n  reg [31:0] up_rdata = 32'h00;\n  reg [31:0] up_rdata_all;\n\n\n  wire up_wreq_s;\n  wire [9:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [9:0] up_raddr_s;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_regmap.v@102:112", "  wire up_rstn;\n\n  wire adc_rst;\n\n  wire up_wreq_s;\n  wire [9:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [9:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@112:122", "  // internal wires\n\n  wire                                  up_wreq_s;\n  wire        [13:0]                    up_waddr_s;\n  wire        [31:0]                    up_wdata_s;\n  wire                                  up_rreq_s;\n  wire        [13:0]                    up_raddr_s;\n  wire        [31:0]                    up_rdata_s[0:1];\n  wire                                  up_rack_s[0:1];\n  wire                                  up_wack_s[0:1];\n  wire                                  trigger_s;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_regmap.v@103:113", "\n  wire adc_rst;\n\n  wire up_wreq_s;\n  wire [9:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [9:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n"], ["hdl/library/axi_adrv9009/axi_adrv9009.v@181:191", "  wire    [127:0]   dac_data_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire    [  2:0]   up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s[0:2];\n  wire    [  2:0]   up_rack_s;\n\n  // signal name changes\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@153:163", "wire sdi_fifo_out_valid;\n\nreg up_sw_reset = 1'b1;\nwire up_sw_resetn = ~up_sw_reset;\n\nreg  [31:0]                     up_rdata_ff = 'd0;\nreg                             up_wack_ff = 1'b0;\nreg                             up_rack_ff = 1'b0;\nwire                            up_wreq_s;\nwire                            up_rreq_s;\nwire [31:0]                     up_wdata_s;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@97:107", "  reg [31:0] up_rdata_all;\n\n\n  wire up_wreq_s;\n  wire [9:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [9:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n"], ["hdl/library/axi_ad9265/axi_ad9265.v@121:131", "  wire            delay_locked_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n\n  // signal name changes\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@101:111", "  wire [9:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [9:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n\n  // internal clocks and resets\n\n  wire up_clk;\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@155:165", "reg up_sw_reset = 1'b1;\nwire up_sw_resetn = ~up_sw_reset;\n\nreg  [31:0]                     up_rdata_ff = 'd0;\nreg                             up_wack_ff = 1'b0;\nreg                             up_rack_ff = 1'b0;\nwire                            up_wreq_s;\nwire                            up_rreq_s;\nwire [31:0]                     up_wdata_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_waddr_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_raddr_s;\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@107:117", "  wire                    up_adc_pn_oos_s;\n  wire                    up_adc_or_s;\n  wire        [ 31:0]     up_rdata_s[0:1];\n  wire                    up_rack_s[0:1];\n  wire                    up_wack_s[0:1];\n  wire                    up_wreq_s;\n  wire        [ 13:0]     up_waddr_s;\n  wire        [ 31:0]     up_wdata_s;\n  wire                    up_rreq_s;\n  wire        [ 13:0]     up_raddr_s;\n\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@100:110", "  wire up_wreq_s;\n  wire [9:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [9:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n\n  // internal clocks and resets\n\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@154:164", "\nreg up_sw_reset = 1'b1;\nwire up_sw_resetn = ~up_sw_reset;\n\nreg  [31:0]                     up_rdata_ff = 'd0;\nreg                             up_wack_ff = 1'b0;\nreg                             up_rack_ff = 1'b0;\nwire                            up_wreq_s;\nwire                            up_rreq_s;\nwire [31:0]                     up_wdata_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_waddr_s;\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@159:169", "reg                             up_wack_ff = 1'b0;\nreg                             up_rack_ff = 1'b0;\nwire                            up_wreq_s;\nwire                            up_rreq_s;\nwire [31:0]                     up_wdata_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_waddr_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_raddr_s;\n\n// Scratch register\nreg [31:0] up_scratch = 'h00;\n\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@110:120", "  input                                 ctrl_mem_reset);\n\n  // internal wires\n\n  wire                                  up_wreq_s;\n  wire        [13:0]                    up_waddr_s;\n  wire        [31:0]                    up_wdata_s;\n  wire                                  up_rreq_s;\n  wire        [13:0]                    up_raddr_s;\n  wire        [31:0]                    up_rdata_s[0:1];\n  wire                                  up_rack_s[0:1];\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@99:109", "\n  wire up_wreq_s;\n  wire [9:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [9:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n\n  // internal clocks and resets\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@118:128", "  wire            up_status_or_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  //defaults\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@158:168", "reg  [31:0]                     up_rdata_ff = 'd0;\nreg                             up_wack_ff = 1'b0;\nreg                             up_rack_ff = 1'b0;\nwire                            up_wreq_s;\nwire                            up_rreq_s;\nwire [31:0]                     up_wdata_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_waddr_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_raddr_s;\n\n// Scratch register\nreg [31:0] up_scratch = 'h00;\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@109:119", "  wire        [ 31:0]     up_rdata_s[0:1];\n  wire                    up_rack_s[0:1];\n  wire                    up_wack_s[0:1];\n  wire                    up_wreq_s;\n  wire        [ 13:0]     up_waddr_s;\n  wire        [ 31:0]     up_wdata_s;\n  wire                    up_rreq_s;\n  wire        [ 13:0]     up_raddr_s;\n\n  // signal name changes\n\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_regmap.v@104:114", "  wire adc_rst;\n\n  wire up_wreq_s;\n  wire [9:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [9:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@111:121", "\n  // internal wires\n\n  wire                                  up_wreq_s;\n  wire        [13:0]                    up_waddr_s;\n  wire        [31:0]                    up_wdata_s;\n  wire                                  up_rreq_s;\n  wire        [13:0]                    up_raddr_s;\n  wire        [31:0]                    up_rdata_s[0:1];\n  wire                                  up_rack_s[0:1];\n  wire                                  up_wack_s[0:1];\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@108:118", "  wire                    up_adc_or_s;\n  wire        [ 31:0]     up_rdata_s[0:1];\n  wire                    up_rack_s[0:1];\n  wire                    up_wack_s[0:1];\n  wire                    up_wreq_s;\n  wire        [ 13:0]     up_waddr_s;\n  wire        [ 31:0]     up_wdata_s;\n  wire                    up_rreq_s;\n  wire        [ 13:0]     up_raddr_s;\n\n  // signal name changes\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@96:106", "  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n\n  wire    [ 1:0]  up_status_pn_err_s;\n  wire    [ 1:0]  up_status_pn_oos_s;\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@160:170", "reg                             up_rack_ff = 1'b0;\nwire                            up_wreq_s;\nwire                            up_rreq_s;\nwire [31:0]                     up_wdata_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_waddr_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_raddr_s;\n\n// Scratch register\nreg [31:0] up_scratch = 'h00;\n\nreg  [7:0] sync_id = 'h00;\n"], ["hdl/library/axi_ad7616/axi_ad7616.v@111:121", "  wire                              up_rst;\n  wire                              up_rreq_s;\n  wire    [(UP_ADDRESS_WIDTH-1):0]  up_raddr_s;\n  wire                              up_wreq_s;\n  wire    [(UP_ADDRESS_WIDTH-1):0]  up_waddr_s;\n  wire    [31:0]                    up_wdata_s;\n\n  wire                              up_wack_if_s;\n  wire                              up_rack_if_s;\n  wire    [31:0]                    up_rdata_if_s;\n  wire                              up_wack_cntrl_s;\n"]], "Diff Content": {"Delete": [[161, "wire                            up_wreq_s;\n"]], "Add": []}}