
*** Running vivado
    with args -log mt_hard_bd_clk_wiz_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mt_hard_bd_clk_wiz_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source mt_hard_bd_clk_wiz_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 364.477 ; gain = 154.066
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_0' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/mt_hard_bd_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_0_axi_clk_config' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/mt_hard_bd_clk_wiz_0_0_axi_clk_config.vhd:177]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_0_axi_lite_ipif' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_axi_lite_ipif.vhd:245]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_0_slave_attachment' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_slave_attachment.vhd:236]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_0_address_decoder' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_address_decoder.vhd:186]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_0_pselect_f' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_0_pselect_f' (1#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_0_pselect_f__parameterized0' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_0_pselect_f__parameterized0' (1#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_0_pselect_f__parameterized1' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_0_pselect_f__parameterized1' (1#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_0_pselect_f__parameterized2' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_0_pselect_f__parameterized2' (1#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_0_pselect_f__parameterized3' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_0_pselect_f__parameterized3' (1#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_0_pselect_f__parameterized4' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_0_pselect_f__parameterized4' (1#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_0_pselect_f__parameterized5' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_0_pselect_f__parameterized5' (1#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_0_pselect_f__parameterized6' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_0_pselect_f__parameterized6' (1#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_0_pselect_f__parameterized7' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_0_pselect_f__parameterized7' (1#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_0_pselect_f__parameterized8' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_0_pselect_f__parameterized8' (1#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_0_address_decoder' (2#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_address_decoder.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_0_slave_attachment' (3#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_slave_attachment.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_0_axi_lite_ipif' (4#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_axi_lite_ipif.vhd:245]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_0_clk_wiz_drp' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/mt_hard_bd_clk_wiz_0_0_clk_wiz_drp.vhd:153]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_0_clk_wiz' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/mt_hard_bd_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/ProgramFiles/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (5#1) [D:/ProgramFiles/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [D:/ProgramFiles/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (6#1) [D:/ProgramFiles/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/ProgramFiles/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (7#1) [D:/ProgramFiles/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_0_clk_wiz' (8#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/mt_hard_bd_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_0_mmcm_drp' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/mt_hard_bd_clk_wiz_0_0_mmcm_pll_drp.v:47]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_0_mmcm_drp' (9#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/mt_hard_bd_clk_wiz_0_0_mmcm_pll_drp.v:47]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_0_clk_wiz_drp' (10#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/mt_hard_bd_clk_wiz_0_0_clk_wiz_drp.vhd:153]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_0_soft_reset' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_0_soft_reset' (11#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_0_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_0_axi_clk_config' (12#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/mt_hard_bd_clk_wiz_0_0_axi_clk_config.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_0' (13#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/mt_hard_bd_clk_wiz_0_0.v:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 410.426 ; gain = 200.016
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 410.426 ; gain = 200.016
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 736.387 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 736.387 ; gain = 525.977
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 736.387 ; gain = 525.977
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:59 . Memory (MB): peak = 736.387 ; gain = 525.977
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 736.387 ; gain = 525.977
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:19 . Memory (MB): peak = 736.387 ; gain = 525.977
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:33 . Memory (MB): peak = 736.387 ; gain = 525.977
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:34 . Memory (MB): peak = 736.387 ; gain = 525.977
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:36 . Memory (MB): peak = 753.848 ; gain = 543.438
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:36 . Memory (MB): peak = 753.848 ; gain = 543.438
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:36 . Memory (MB): peak = 753.848 ; gain = 543.438
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:36 . Memory (MB): peak = 753.848 ; gain = 543.438
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:36 . Memory (MB): peak = 753.848 ; gain = 543.438
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:36 . Memory (MB): peak = 753.848 ; gain = 543.438
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:36 . Memory (MB): peak = 753.848 ; gain = 543.438

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |LUT1       |     2|
|3     |LUT2       |    58|
|4     |LUT3       |    31|
|5     |LUT4       |    76|
|6     |LUT5       |   115|
|7     |LUT6       |   580|
|8     |MMCME2_ADV |     1|
|9     |MUXF7      |   162|
|10    |MUXF8      |    64|
|11    |FDRE       |  1577|
|12    |FDSE       |    83|
|13    |IBUF       |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:36 . Memory (MB): peak = 753.848 ; gain = 543.438
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:25 . Memory (MB): peak = 1186.777 ; gain = 900.637
