
board2_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014988  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b4  08014b68  08014b68  00015b68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801501c  0801501c  000171dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801501c  0801501c  0001601c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015024  08015024  000171dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015024  08015024  00016024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015028  08015028  00016028  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0801502c  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006a68  200001dc  08015208  000171dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20006c44  08015208  00017c44  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000171dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002f8b0  00000000  00000000  0001720c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006891  00000000  00000000  00046abc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000024c0  00000000  00000000  0004d350  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001c57  00000000  00000000  0004f810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e4ea  00000000  00000000  00051467  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002f7aa  00000000  00000000  0007f951  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00111050  00000000  00000000  000af0fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001c014b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a7cc  00000000  00000000  001c0190  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  001ca95c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001dc 	.word	0x200001dc
 80001fc:	00000000 	.word	0x00000000
 8000200:	08014b50 	.word	0x08014b50

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e0 	.word	0x200001e0
 800021c:	08014b50 	.word	0x08014b50

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <Board2_reset_driver_control>:
static void Board2_Supervisor(void);
static void Board2_initStructures(void);

/* Function for Chart: '<Root>/Board2' */
static void Board2_reset_driver_control(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
  reset_driver_control();
 8000f28:	f004 ff0e 	bl	8005d48 <reset_driver_control>
}
 8000f2c:	bf00      	nop
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <Board2_updateState>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_updateState(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
  enter_critical_section();
 8000f34:	f004 ff58 	bl	8005de8 <enter_critical_section>

  /* Inport: '<Root>/acceleration_y' */
  Board2_DW.state.acceleration_y = Board2_U.acceleration_y;
 8000f38:	4b27      	ldr	r3, [pc, #156]	@ (8000fd8 <Board2_updateState+0xa8>)
 8000f3a:	691b      	ldr	r3, [r3, #16]
 8000f3c:	4a27      	ldr	r2, [pc, #156]	@ (8000fdc <Board2_updateState+0xac>)
 8000f3e:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Inport: '<Root>/acceleration_x' */
  Board2_DW.state.acceleration_x = Board2_U.acceleration_x;
 8000f42:	4b25      	ldr	r3, [pc, #148]	@ (8000fd8 <Board2_updateState+0xa8>)
 8000f44:	68db      	ldr	r3, [r3, #12]
 8000f46:	4a25      	ldr	r2, [pc, #148]	@ (8000fdc <Board2_updateState+0xac>)
 8000f48:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4

  /* Inport: '<Root>/gyroYaw' */
  Board2_DW.state.gyroYaw = Board2_U.gyroYaw;
 8000f4c:	4b22      	ldr	r3, [pc, #136]	@ (8000fd8 <Board2_updateState+0xa8>)
 8000f4e:	699b      	ldr	r3, [r3, #24]
 8000f50:	4a22      	ldr	r2, [pc, #136]	@ (8000fdc <Board2_updateState+0xac>)
 8000f52:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8

  /* Inport: '<Root>/sonar1' */
  Board2_DW.state.sonar1 = Board2_U.sonar1;
 8000f56:	4b20      	ldr	r3, [pc, #128]	@ (8000fd8 <Board2_updateState+0xa8>)
 8000f58:	881a      	ldrh	r2, [r3, #0]
 8000f5a:	4b20      	ldr	r3, [pc, #128]	@ (8000fdc <Board2_updateState+0xac>)
 8000f5c:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac

  /* Inport: '<Root>/sonar2' */
  Board2_DW.state.sonar2 = Board2_U.sonar2;
 8000f60:	4b1d      	ldr	r3, [pc, #116]	@ (8000fd8 <Board2_updateState+0xa8>)
 8000f62:	885a      	ldrh	r2, [r3, #2]
 8000f64:	4b1d      	ldr	r3, [pc, #116]	@ (8000fdc <Board2_updateState+0xac>)
 8000f66:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae

  /* Inport: '<Root>/sonar3' */
  Board2_DW.state.sonar3 = Board2_U.sonar3;
 8000f6a:	4b1b      	ldr	r3, [pc, #108]	@ (8000fd8 <Board2_updateState+0xa8>)
 8000f6c:	889a      	ldrh	r2, [r3, #4]
 8000f6e:	4b1b      	ldr	r3, [pc, #108]	@ (8000fdc <Board2_updateState+0xac>)
 8000f70:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0

  /* Inport: '<Root>/controller_y' */
  Board2_DW.state.controller_y = Board2_U.controller_y;
 8000f74:	4b18      	ldr	r3, [pc, #96]	@ (8000fd8 <Board2_updateState+0xa8>)
 8000f76:	891a      	ldrh	r2, [r3, #8]
 8000f78:	4b18      	ldr	r3, [pc, #96]	@ (8000fdc <Board2_updateState+0xac>)
 8000f7a:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2

  /* Inport: '<Root>/controller_x' */
  Board2_DW.state.controller_x = Board2_U.controller_x;
 8000f7e:	4b16      	ldr	r3, [pc, #88]	@ (8000fd8 <Board2_updateState+0xa8>)
 8000f80:	88da      	ldrh	r2, [r3, #6]
 8000f82:	4b16      	ldr	r3, [pc, #88]	@ (8000fdc <Board2_updateState+0xac>)
 8000f84:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4

  /* Inport: '<Root>/B1' */
  Board2_DW.state.button1 = Board2_U.B1;
 8000f88:	4b13      	ldr	r3, [pc, #76]	@ (8000fd8 <Board2_updateState+0xa8>)
 8000f8a:	7d1a      	ldrb	r2, [r3, #20]
 8000f8c:	4b13      	ldr	r3, [pc, #76]	@ (8000fdc <Board2_updateState+0xac>)
 8000f8e:	f883 20b6 	strb.w	r2, [r3, #182]	@ 0xb6

  /* Inport: '<Root>/B2' */
  Board2_DW.state.button2 = Board2_U.B2;
 8000f92:	4b11      	ldr	r3, [pc, #68]	@ (8000fd8 <Board2_updateState+0xa8>)
 8000f94:	7d5a      	ldrb	r2, [r3, #21]
 8000f96:	4b11      	ldr	r3, [pc, #68]	@ (8000fdc <Board2_updateState+0xac>)
 8000f98:	f883 20b7 	strb.w	r2, [r3, #183]	@ 0xb7

  /* Inport: '<Root>/B3' */
  Board2_DW.state.button3 = Board2_U.B3;
 8000f9c:	4b0e      	ldr	r3, [pc, #56]	@ (8000fd8 <Board2_updateState+0xa8>)
 8000f9e:	7f1a      	ldrb	r2, [r3, #28]
 8000fa0:	4b0e      	ldr	r3, [pc, #56]	@ (8000fdc <Board2_updateState+0xac>)
 8000fa2:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8

  /* Inport: '<Root>/B4' */
  Board2_DW.state.button4 = Board2_U.B4;
 8000fa6:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd8 <Board2_updateState+0xa8>)
 8000fa8:	7f5a      	ldrb	r2, [r3, #29]
 8000faa:	4b0c      	ldr	r3, [pc, #48]	@ (8000fdc <Board2_updateState+0xac>)
 8000fac:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9

  /* Inport: '<Root>/B_r_stick' */
  Board2_DW.state.r_stick_button = Board2_U.B_r_stick;
 8000fb0:	4b09      	ldr	r3, [pc, #36]	@ (8000fd8 <Board2_updateState+0xa8>)
 8000fb2:	7f9a      	ldrb	r2, [r3, #30]
 8000fb4:	4b09      	ldr	r3, [pc, #36]	@ (8000fdc <Board2_updateState+0xac>)
 8000fb6:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba

  /* Inport: '<Root>/B_l_stick' */
  Board2_DW.state.l_stick_button = Board2_U.B_l_stick;
 8000fba:	4b07      	ldr	r3, [pc, #28]	@ (8000fd8 <Board2_updateState+0xa8>)
 8000fbc:	f893 2020 	ldrb.w	r2, [r3, #32]
 8000fc0:	4b06      	ldr	r3, [pc, #24]	@ (8000fdc <Board2_updateState+0xac>)
 8000fc2:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb

  /* Inport: '<Root>/controller_battery' */
  Board2_DW.state.controller_battery = Board2_U.controller_battery;
 8000fc6:	4b04      	ldr	r3, [pc, #16]	@ (8000fd8 <Board2_updateState+0xa8>)
 8000fc8:	7fda      	ldrb	r2, [r3, #31]
 8000fca:	4b04      	ldr	r3, [pc, #16]	@ (8000fdc <Board2_updateState+0xac>)
 8000fcc:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
  exit_critical_section();
 8000fd0:	f004 ff10 	bl	8005df4 <exit_critical_section>
}
 8000fd4:	bf00      	nop
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	20000328 	.word	0x20000328
 8000fdc:	200001f8 	.word	0x200001f8

08000fe0 <Board2_setSession>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_setSession(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
  set_Session();
 8000fe4:	f004 fe64 	bl	8005cb0 <set_Session>
}
 8000fe8:	bf00      	nop
 8000fea:	bd80      	pop	{r7, pc}

08000fec <Board2_setMTalk>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_setMTalk(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
  set_MTALK();
 8000ff0:	f004 fe76 	bl	8005ce0 <set_MTALK>
}
 8000ff4:	bf00      	nop
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <Board2_get_time>:

/* Function for Chart: '<Root>/Board2' */
static uint32_T Board2_get_time(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  return get_tick();
 8000ffc:	f004 feae 	bl	8005d5c <get_tick>
 8001000:	4603      	mov	r3, r0
}
 8001002:	4618      	mov	r0, r3
 8001004:	bd80      	pop	{r7, pc}
	...

08001008 <Board2_roverLightsOFF>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_roverLightsOFF(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  Board2_DW.decision.led_A = OFF;
 800100c:	4b0a      	ldr	r3, [pc, #40]	@ (8001038 <Board2_roverLightsOFF+0x30>)
 800100e:	2200      	movs	r2, #0
 8001010:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
  Board2_DW.decision.led_B = OFF;
 8001014:	4b08      	ldr	r3, [pc, #32]	@ (8001038 <Board2_roverLightsOFF+0x30>)
 8001016:	2200      	movs	r2, #0
 8001018:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  Board2_DW.decision.rear_led = IDLE;
 800101c:	4b06      	ldr	r3, [pc, #24]	@ (8001038 <Board2_roverLightsOFF+0x30>)
 800101e:	2200      	movs	r2, #0
 8001020:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  Board2_DW.decision.rear_sign = OFF;
 8001024:	4b04      	ldr	r3, [pc, #16]	@ (8001038 <Board2_roverLightsOFF+0x30>)
 8001026:	2200      	movs	r2, #0
 8001028:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
}
 800102c:	bf00      	nop
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	200001f8 	.word	0x200001f8

0800103c <Board2_enter_internal_Normal>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_enter_internal_Normal(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
  Board2_DW.is_active_Supervisor = 1U;
 8001040:	4b55      	ldr	r3, [pc, #340]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 8001042:	2201      	movs	r2, #1
 8001044:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
  Board2_DW.is_Supervisor = Board2_IN_Waiting_comunication;
 8001048:	4b53      	ldr	r3, [pc, #332]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 800104a:	220d      	movs	r2, #13
 800104c:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
  Board2_updateState();
 8001050:	f7ff ff6e 	bl	8000f30 <Board2_updateState>
  Board2_setSession();
 8001054:	f7ff ffc4 	bl	8000fe0 <Board2_setSession>
  Board2_setMTalk();
 8001058:	f7ff ffc8 	bl	8000fec <Board2_setMTalk>
  Board2_DW.time_comm = Board2_get_time();
 800105c:	f7ff ffcc 	bl	8000ff8 <Board2_get_time>
 8001060:	4603      	mov	r3, r0
 8001062:	4a4d      	ldr	r2, [pc, #308]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 8001064:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
  Board2_DW.is_active_Moving_obstacle = 1U;
 8001068:	4b4b      	ldr	r3, [pc, #300]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 800106a:	2201      	movs	r2, #1
 800106c:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
  Board2_DW.is_active_No_obstacle = 1U;
 8001070:	4b49      	ldr	r3, [pc, #292]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 8001072:	2201      	movs	r2, #1
 8001074:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
  Board2_DW.is_No_obstacle = Board2_IN_No_movements;
 8001078:	4b47      	ldr	r3, [pc, #284]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 800107a:	2201      	movs	r2, #1
 800107c:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
  Board2_DW.moving_obstacle = NO_OBSTACLE;
 8001080:	4b45      	ldr	r3, [pc, #276]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 8001082:	2200      	movs	r2, #0
 8001084:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
  Board2_DW.is_active_Obstacle_from_left = 1U;
 8001088:	4b43      	ldr	r3, [pc, #268]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 800108a:	2201      	movs	r2, #1
 800108c:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
  Board2_DW.is_Obstacle_from_left = Board2_IN_Waiting;
 8001090:	4b41      	ldr	r3, [pc, #260]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 8001092:	2203      	movs	r2, #3
 8001094:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
  Board2_DW.is_active_Obstacle_from_right = 1U;
 8001098:	4b3f      	ldr	r3, [pc, #252]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 800109a:	2201      	movs	r2, #1
 800109c:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
  Board2_DW.is_Obstacle_from_right = Board2_IN_Waiting;
 80010a0:	4b3d      	ldr	r3, [pc, #244]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 80010a2:	2203      	movs	r2, #3
 80010a4:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
  Board2_DW.is_active_Combo = 1U;
 80010a8:	4b3b      	ldr	r3, [pc, #236]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 80010aa:	2201      	movs	r2, #1
 80010ac:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
  Board2_DW.is_active_Special_retro = 1U;
 80010b0:	4b39      	ldr	r3, [pc, #228]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 80010b2:	2201      	movs	r2, #1
 80010b4:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
  Board2_DW.special_retro = false;
 80010b8:	4b37      	ldr	r3, [pc, #220]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
  Board2_DW.is_Special_retro = Board2_IN_Special_retro_start;
 80010c0:	4b35      	ldr	r3, [pc, #212]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 80010c2:	2203      	movs	r2, #3
 80010c4:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
  Board2_DW.is_active_Obstacle_detection = 1U;
 80010c8:	4b33      	ldr	r3, [pc, #204]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 80010ca:	2201      	movs	r2, #1
 80010cc:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
  Board2_DW.obs_detection = true;
 80010d0:	4b31      	ldr	r3, [pc, #196]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 80010d2:	2201      	movs	r2, #1
 80010d4:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
  Board2_DW.is_Obstacle_detection = Board2_IN_Special_retro_start;
 80010d8:	4b2f      	ldr	r3, [pc, #188]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 80010da:	2203      	movs	r2, #3
 80010dc:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
  Board2_DW.is_active_Battery_temperature_m = 1U;
 80010e0:	4b2d      	ldr	r3, [pc, #180]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 80010e2:	2201      	movs	r2, #1
 80010e4:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
  Board2_DW.is_active_Normal_velocity = 1U;
 80010e8:	4b2b      	ldr	r3, [pc, #172]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 80010ea:	2201      	movs	r2, #1
 80010ec:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
  Board2_DW.is_Normal_velocity = Board2_IN_No_limitation;
 80010f0:	4b29      	ldr	r3, [pc, #164]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 80010f2:	2201      	movs	r2, #1
 80010f4:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
  Board2_DW.limit_velocity = false;
 80010f8:	4b27      	ldr	r3, [pc, #156]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
  Board2_DW.is_active_Battery_manager = 1U;
 8001100:	4b25      	ldr	r3, [pc, #148]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 8001102:	2201      	movs	r2, #1
 8001104:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
  Board2_DW.is_Battery_manager = Board2_IN_Normal;
 8001108:	4b23      	ldr	r3, [pc, #140]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 800110a:	2202      	movs	r2, #2
 800110c:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
  Board2_DW.is_active_Temperature_manager = 1U;
 8001110:	4b21      	ldr	r3, [pc, #132]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 8001112:	2201      	movs	r2, #1
 8001114:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
  Board2_DW.is_Temperature_manager = Board2_IN_Normal_p;
 8001118:	4b1f      	ldr	r3, [pc, #124]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 800111a:	2203      	movs	r2, #3
 800111c:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
  Board2_DW.is_active_Actions = 1U;
 8001120:	4b1d      	ldr	r3, [pc, #116]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 8001122:	2201      	movs	r2, #1
 8001124:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
  Board2_DW.is_active_Routine_manager = 1U;
 8001128:	4b1b      	ldr	r3, [pc, #108]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 800112a:	2201      	movs	r2, #1
 800112c:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
  Board2_DW.is_Routine_manager = Board2_IN_Normal_voltage;
 8001130:	4b19      	ldr	r3, [pc, #100]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 8001132:	2202      	movs	r2, #2
 8001134:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
  Board2_DW.is_Normal_voltage = Board2_IN_Select_routine;
 8001138:	4b17      	ldr	r3, [pc, #92]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 800113a:	2208      	movs	r2, #8
 800113c:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
  Board2_DW.is_active_Lights_manager = 1U;
 8001140:	4b15      	ldr	r3, [pc, #84]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 8001142:	2201      	movs	r2, #1
 8001144:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
  Board2_DW.is_Lights_manager = Board2_IN_Normal_voltage;
 8001148:	4b13      	ldr	r3, [pc, #76]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 800114a:	2202      	movs	r2, #2
 800114c:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
  Board2_DW.is_Normal_voltage_n = Board2_IN_Lights_OFF;
 8001150:	4b11      	ldr	r3, [pc, #68]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 8001152:	2202      	movs	r2, #2
 8001154:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
  Board2_roverLightsOFF();
 8001158:	f7ff ff56 	bl	8001008 <Board2_roverLightsOFF>
  Board2_DW.is_active_Mode_manager = 1U;
 800115c:	4b0e      	ldr	r3, [pc, #56]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 800115e:	2201      	movs	r2, #1
 8001160:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
  Board2_DW.is_Mode_manager = Board2_IN_Normal_voltage;
 8001164:	4b0c      	ldr	r3, [pc, #48]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 8001166:	2202      	movs	r2, #2
 8001168:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
  Board2_DW.is_Normal_voltage_b = Board2_IN_Mode_DEFAULT;
 800116c:	4b0a      	ldr	r3, [pc, #40]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 800116e:	2201      	movs	r2, #1
 8001170:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
  Board2_DW.decision.mode = DEFAULT;
 8001174:	4b08      	ldr	r3, [pc, #32]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 8001176:	2200      	movs	r2, #0
 8001178:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
  Board2_DW.is_active_Relay_manager = 1U;
 800117c:	4b06      	ldr	r3, [pc, #24]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 800117e:	2201      	movs	r2, #1
 8001180:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
  Board2_DW.is_Relay_manager = Board2_IN_Normal_voltage;
 8001184:	4b04      	ldr	r3, [pc, #16]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 8001186:	2202      	movs	r2, #2
 8001188:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
  Board2_DW.decision.relay = true;
 800118c:	4b02      	ldr	r3, [pc, #8]	@ (8001198 <Board2_enter_internal_Normal+0x15c>)
 800118e:	2201      	movs	r2, #1
 8001190:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
}
 8001194:	bf00      	nop
 8001196:	bd80      	pop	{r7, pc}
 8001198:	200001f8 	.word	0x200001f8

0800119c <Board2_isSTalkhigh>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_isSTalkhigh(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  return is_STALK_high();
 80011a0:	f004 fdb6 	bl	8005d10 <is_STALK_high>
 80011a4:	4603      	mov	r3, r0
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	bd80      	pop	{r7, pc}

080011aa <Board2_check_elapsed_time_us>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_check_elapsed_time_us(uint32_T b_start_time, uint32_T
  b_min_elapsed_time)
{
 80011aa:	b580      	push	{r7, lr}
 80011ac:	b082      	sub	sp, #8
 80011ae:	af00      	add	r7, sp, #0
 80011b0:	6078      	str	r0, [r7, #4]
 80011b2:	6039      	str	r1, [r7, #0]
  return check_elapsed_time_us(b_start_time, b_min_elapsed_time);
 80011b4:	6839      	ldr	r1, [r7, #0]
 80011b6:	6878      	ldr	r0, [r7, #4]
 80011b8:	f004 fddc 	bl	8005d74 <check_elapsed_time_us>
 80011bc:	4603      	mov	r3, r0
}
 80011be:	4618      	mov	r0, r3
 80011c0:	3708      	adds	r7, #8
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}

080011c6 <Board2_suspend_RX_TX>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_suspend_RX_TX(void)
{
 80011c6:	b580      	push	{r7, lr}
 80011c8:	af00      	add	r7, sp, #0
  UART_DMA_Stop();
 80011ca:	f004 fbd7 	bl	800597c <UART_DMA_Stop>
}
 80011ce:	bf00      	nop
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <Board2_resetSession>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_resetSession(void)
{
 80011d2:	b580      	push	{r7, lr}
 80011d4:	af00      	add	r7, sp, #0
  reset_Session();
 80011d6:	f004 fd77 	bl	8005cc8 <reset_Session>
}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}

080011de <Board2_resetMTalk>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_resetMTalk(void)
{
 80011de:	b580      	push	{r7, lr}
 80011e0:	af00      	add	r7, sp, #0
  reset_MTALK();
 80011e2:	f004 fd89 	bl	8005cf8 <reset_MTALK>
}
 80011e6:	bf00      	nop
 80011e8:	bd80      	pop	{r7, pc}

080011ea <Board2_sendPing>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_sendPing(void)
{
 80011ea:	b580      	push	{r7, lr}
 80011ec:	af00      	add	r7, sp, #0
  UART_Send_Ping();
 80011ee:	f004 fc5f 	bl	8005ab0 <UART_Send_Ping>
}
 80011f2:	bf00      	nop
 80011f4:	bd80      	pop	{r7, pc}
	...

080011f8 <Board2_waitPing>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_waitPing(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
  UART_Wait_Ping(&Board2_DW.receivedPing);
 80011fc:	4802      	ldr	r0, [pc, #8]	@ (8001208 <Board2_waitPing+0x10>)
 80011fe:	f004 fc9d 	bl	8005b3c <UART_Wait_Ping>
}
 8001202:	bf00      	nop
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	200002ee 	.word	0x200002ee

0800120c <Board2_dataReceived>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_dataReceived(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
  return UART_Data_Received();
 8001210:	f004 fb8c 	bl	800592c <UART_Data_Received>
 8001214:	4603      	mov	r3, r0
}
 8001216:	4618      	mov	r0, r3
 8001218:	bd80      	pop	{r7, pc}
	...

0800121c <Board2_correctPing>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_correctPing(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
  return Correct_Ping(Board2_DW.receivedPing);
 8001220:	4b04      	ldr	r3, [pc, #16]	@ (8001234 <Board2_correctPing+0x18>)
 8001222:	f893 30f6 	ldrb.w	r3, [r3, #246]	@ 0xf6
 8001226:	4618      	mov	r0, r3
 8001228:	f004 fd30 	bl	8005c8c <Correct_Ping>
 800122c:	4603      	mov	r3, r0
}
 800122e:	4618      	mov	r0, r3
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	200001f8 	.word	0x200001f8

08001238 <Board2_dataSended>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_dataSended(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  return UART_Data_Sended();
 800123c:	f004 fb8a 	bl	8005954 <UART_Data_Sended>
 8001240:	4603      	mov	r3, r0
}
 8001242:	4618      	mov	r0, r3
 8001244:	bd80      	pop	{r7, pc}
	...

08001248 <Board2_compute_degraded_actions>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_compute_degraded_actions(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
  int32_T tmp;
  real32_T forward;
  real32_T throttle;
  real32_T turn;
  enter_critical_section();
 800124e:	f004 fdcb 	bl	8005de8 <enter_critical_section>
   *  Inport: '<Root>/controller_battery'
   *  Inport: '<Root>/controller_y'
   *  Inport: '<Root>/sonar2'
   *  Inport: '<Root>/sonar3'
   */
  if (((Board2_U.sonar1 < Board2_MIN_DISTANCE) || (Board2_U.sonar2 <
 8001252:	4bb1      	ldr	r3, [pc, #708]	@ (8001518 <Board2_compute_degraded_actions+0x2d0>)
 8001254:	881b      	ldrh	r3, [r3, #0]
 8001256:	2b95      	cmp	r3, #149	@ 0x95
 8001258:	d908      	bls.n	800126c <Board2_compute_degraded_actions+0x24>
 800125a:	4baf      	ldr	r3, [pc, #700]	@ (8001518 <Board2_compute_degraded_actions+0x2d0>)
 800125c:	885b      	ldrh	r3, [r3, #2]
 800125e:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001262:	d303      	bcc.n	800126c <Board2_compute_degraded_actions+0x24>
        Board2_MAX_DISTANCE) || (Board2_U.sonar3 < Board2_MIN_DISTANCE)) &&
 8001264:	4bac      	ldr	r3, [pc, #688]	@ (8001518 <Board2_compute_degraded_actions+0x2d0>)
 8001266:	889b      	ldrh	r3, [r3, #4]
 8001268:	2b95      	cmp	r3, #149	@ 0x95
 800126a:	d828      	bhi.n	80012be <Board2_compute_degraded_actions+0x76>
      (Board2_U.controller_y > Board2_CONTROLLER_ZERO)) {
 800126c:	4baa      	ldr	r3, [pc, #680]	@ (8001518 <Board2_compute_degraded_actions+0x2d0>)
 800126e:	891b      	ldrh	r3, [r3, #8]
        Board2_MAX_DISTANCE) || (Board2_U.sonar3 < Board2_MIN_DISTANCE)) &&
 8001270:	2bff      	cmp	r3, #255	@ 0xff
 8001272:	d924      	bls.n	80012be <Board2_compute_degraded_actions+0x76>
    /* Outport: '<Root>/output' */
    Board2_Y.output.rif_FA = 0.0F;
 8001274:	4ba9      	ldr	r3, [pc, #676]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 8001276:	f04f 0200 	mov.w	r2, #0
 800127a:	601a      	str	r2, [r3, #0]
    Board2_Y.output.rif_FB = 0.0F;
 800127c:	4ba7      	ldr	r3, [pc, #668]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 800127e:	f04f 0200 	mov.w	r2, #0
 8001282:	605a      	str	r2, [r3, #4]
    Board2_Y.output.rif_BA = 0.0F;
 8001284:	4ba5      	ldr	r3, [pc, #660]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 8001286:	f04f 0200 	mov.w	r2, #0
 800128a:	609a      	str	r2, [r3, #8]
    Board2_Y.output.rif_BB = 0.0F;
 800128c:	4ba3      	ldr	r3, [pc, #652]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 800128e:	f04f 0200 	mov.w	r2, #0
 8001292:	60da      	str	r2, [r3, #12]
    Board2_Y.output.brk_mode = EMERGENCY;
 8001294:	4ba1      	ldr	r3, [pc, #644]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 8001296:	2202      	movs	r2, #2
 8001298:	741a      	strb	r2, [r3, #16]
    Board2_Y.output.led_A = OFF;
 800129a:	4ba0      	ldr	r3, [pc, #640]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 800129c:	2200      	movs	r2, #0
 800129e:	745a      	strb	r2, [r3, #17]
    Board2_Y.output.led_B = OFF;
 80012a0:	4b9e      	ldr	r3, [pc, #632]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	749a      	strb	r2, [r3, #18]
    Board2_Y.output.rear_led = IDLE;
 80012a6:	4b9d      	ldr	r3, [pc, #628]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	74da      	strb	r2, [r3, #19]
    Board2_Y.output.rear_sign = OFF;
 80012ac:	4b9b      	ldr	r3, [pc, #620]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	751a      	strb	r2, [r3, #20]
    Board2_Y.output.relay = true;
 80012b2:	4b9a      	ldr	r3, [pc, #616]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 80012b4:	2201      	movs	r2, #1
 80012b6:	759a      	strb	r2, [r3, #22]
    exit_critical_section();
 80012b8:	f004 fd9c 	bl	8005df4 <exit_critical_section>
 80012bc:	e128      	b.n	8001510 <Board2_compute_degraded_actions+0x2c8>
  } else if (Board2_U.B4) {
 80012be:	4b96      	ldr	r3, [pc, #600]	@ (8001518 <Board2_compute_degraded_actions+0x2d0>)
 80012c0:	7f5b      	ldrb	r3, [r3, #29]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d024      	beq.n	8001310 <Board2_compute_degraded_actions+0xc8>
    /* Outport: '<Root>/output' */
    Board2_Y.output.rif_FA = 0.0F;
 80012c6:	4b95      	ldr	r3, [pc, #596]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 80012c8:	f04f 0200 	mov.w	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
    Board2_Y.output.rif_FB = 0.0F;
 80012ce:	4b93      	ldr	r3, [pc, #588]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 80012d0:	f04f 0200 	mov.w	r2, #0
 80012d4:	605a      	str	r2, [r3, #4]
    Board2_Y.output.rif_BA = 0.0F;
 80012d6:	4b91      	ldr	r3, [pc, #580]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 80012d8:	f04f 0200 	mov.w	r2, #0
 80012dc:	609a      	str	r2, [r3, #8]
    Board2_Y.output.rif_BB = 0.0F;
 80012de:	4b8f      	ldr	r3, [pc, #572]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 80012e0:	f04f 0200 	mov.w	r2, #0
 80012e4:	60da      	str	r2, [r3, #12]
    Board2_Y.output.brk_mode = EMERGENCY;
 80012e6:	4b8d      	ldr	r3, [pc, #564]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 80012e8:	2202      	movs	r2, #2
 80012ea:	741a      	strb	r2, [r3, #16]
    Board2_Y.output.led_A = OFF;
 80012ec:	4b8b      	ldr	r3, [pc, #556]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	745a      	strb	r2, [r3, #17]
    Board2_Y.output.led_B = OFF;
 80012f2:	4b8a      	ldr	r3, [pc, #552]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	749a      	strb	r2, [r3, #18]
    Board2_Y.output.rear_led = IDLE;
 80012f8:	4b88      	ldr	r3, [pc, #544]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	74da      	strb	r2, [r3, #19]
    Board2_Y.output.rear_sign = OFF;
 80012fe:	4b87      	ldr	r3, [pc, #540]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 8001300:	2200      	movs	r2, #0
 8001302:	751a      	strb	r2, [r3, #20]
    Board2_Y.output.relay = true;
 8001304:	4b85      	ldr	r3, [pc, #532]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 8001306:	2201      	movs	r2, #1
 8001308:	759a      	strb	r2, [r3, #22]
    exit_critical_section();
 800130a:	f004 fd73 	bl	8005df4 <exit_critical_section>
    Board2_Y.output.relay = true;
    exit_critical_section();
  }

  /* End of Inport: '<Root>/sonar1' */
}
 800130e:	e0ff      	b.n	8001510 <Board2_compute_degraded_actions+0x2c8>
  } else if (Board2_U.B3 || (Board2_U.controller_battery <=
 8001310:	4b81      	ldr	r3, [pc, #516]	@ (8001518 <Board2_compute_degraded_actions+0x2d0>)
 8001312:	7f1b      	ldrb	r3, [r3, #28]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d103      	bne.n	8001320 <Board2_compute_degraded_actions+0xd8>
 8001318:	4b7f      	ldr	r3, [pc, #508]	@ (8001518 <Board2_compute_degraded_actions+0x2d0>)
 800131a:	7fdb      	ldrb	r3, [r3, #31]
 800131c:	2b05      	cmp	r3, #5
 800131e:	d824      	bhi.n	800136a <Board2_compute_degraded_actions+0x122>
    Board2_Y.output.rif_FA = 0.0F;
 8001320:	4b7e      	ldr	r3, [pc, #504]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 8001322:	f04f 0200 	mov.w	r2, #0
 8001326:	601a      	str	r2, [r3, #0]
    Board2_Y.output.rif_FB = 0.0F;
 8001328:	4b7c      	ldr	r3, [pc, #496]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 800132a:	f04f 0200 	mov.w	r2, #0
 800132e:	605a      	str	r2, [r3, #4]
    Board2_Y.output.rif_BA = 0.0F;
 8001330:	4b7a      	ldr	r3, [pc, #488]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 8001332:	f04f 0200 	mov.w	r2, #0
 8001336:	609a      	str	r2, [r3, #8]
    Board2_Y.output.rif_BB = 0.0F;
 8001338:	4b78      	ldr	r3, [pc, #480]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 800133a:	f04f 0200 	mov.w	r2, #0
 800133e:	60da      	str	r2, [r3, #12]
    Board2_Y.output.brk_mode = NORMAL;
 8001340:	4b76      	ldr	r3, [pc, #472]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 8001342:	2201      	movs	r2, #1
 8001344:	741a      	strb	r2, [r3, #16]
    Board2_Y.output.led_A = OFF;
 8001346:	4b75      	ldr	r3, [pc, #468]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 8001348:	2200      	movs	r2, #0
 800134a:	745a      	strb	r2, [r3, #17]
    Board2_Y.output.led_B = OFF;
 800134c:	4b73      	ldr	r3, [pc, #460]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 800134e:	2200      	movs	r2, #0
 8001350:	749a      	strb	r2, [r3, #18]
    Board2_Y.output.rear_led = IDLE;
 8001352:	4b72      	ldr	r3, [pc, #456]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 8001354:	2200      	movs	r2, #0
 8001356:	74da      	strb	r2, [r3, #19]
    Board2_Y.output.rear_sign = OFF;
 8001358:	4b70      	ldr	r3, [pc, #448]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 800135a:	2200      	movs	r2, #0
 800135c:	751a      	strb	r2, [r3, #20]
    Board2_Y.output.relay = true;
 800135e:	4b6f      	ldr	r3, [pc, #444]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 8001360:	2201      	movs	r2, #1
 8001362:	759a      	strb	r2, [r3, #22]
    exit_critical_section();
 8001364:	f004 fd46 	bl	8005df4 <exit_critical_section>
 8001368:	e0d2      	b.n	8001510 <Board2_compute_degraded_actions+0x2c8>
    throttle = ((real32_T)Board2_U.controller_y - Board2_CENTER) / Board2_CENTER;
 800136a:	4b6b      	ldr	r3, [pc, #428]	@ (8001518 <Board2_compute_degraded_actions+0x2d0>)
 800136c:	891b      	ldrh	r3, [r3, #8]
 800136e:	ee07 3a90 	vmov	s15, r3
 8001372:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001376:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 8001520 <Board2_compute_degraded_actions+0x2d8>
 800137a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800137e:	eddf 6a68 	vldr	s13, [pc, #416]	@ 8001520 <Board2_compute_degraded_actions+0x2d8>
 8001382:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001386:	edc7 7a01 	vstr	s15, [r7, #4]
    forward = throttle * Board2_LIMITED_RPM;
 800138a:	edd7 7a01 	vldr	s15, [r7, #4]
 800138e:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8001524 <Board2_compute_degraded_actions+0x2dc>
 8001392:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001396:	edc7 7a02 	vstr	s15, [r7, #8]
    turn = ((real32_T)Board2_U.controller_x - Board2_CENTER) / Board2_CENTER *
 800139a:	4b5f      	ldr	r3, [pc, #380]	@ (8001518 <Board2_compute_degraded_actions+0x2d0>)
 800139c:	88db      	ldrh	r3, [r3, #6]
 800139e:	ee07 3a90 	vmov	s15, r3
 80013a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013a6:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8001520 <Board2_compute_degraded_actions+0x2d8>
 80013aa:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80013ae:	eddf 6a5c 	vldr	s13, [pc, #368]	@ 8001520 <Board2_compute_degraded_actions+0x2d8>
 80013b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013b6:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 8001524 <Board2_compute_degraded_actions+0x2dc>
 80013ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013be:	edc7 7a00 	vstr	s15, [r7]
    if (fabsf(throttle) < Board2_PURE_TURN_EPS) {
 80013c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80013c6:	eef0 7ae7 	vabs.f32	s15, s15
 80013ca:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 8001528 <Board2_compute_degraded_actions+0x2e0>
 80013ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d6:	d503      	bpl.n	80013e0 <Board2_compute_degraded_actions+0x198>
      forward = 0.0F;
 80013d8:	f04f 0300 	mov.w	r3, #0
 80013dc:	60bb      	str	r3, [r7, #8]
 80013de:	e035      	b.n	800144c <Board2_compute_degraded_actions+0x204>
      throttle = fabsf(forward) * Board2_TURN_RATIO;
 80013e0:	edd7 7a02 	vldr	s15, [r7, #8]
 80013e4:	eef0 7ae7 	vabs.f32	s15, s15
 80013e8:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 800152c <Board2_compute_degraded_actions+0x2e4>
 80013ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013f0:	edc7 7a01 	vstr	s15, [r7, #4]
      if (fabsf(turn) > throttle) {
 80013f4:	edd7 7a00 	vldr	s15, [r7]
 80013f8:	eef0 7ae7 	vabs.f32	s15, s15
 80013fc:	ed97 7a01 	vldr	s14, [r7, #4]
 8001400:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001404:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001408:	d520      	bpl.n	800144c <Board2_compute_degraded_actions+0x204>
        if (turn < 0.0F) {
 800140a:	edd7 7a00 	vldr	s15, [r7]
 800140e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001416:	d503      	bpl.n	8001420 <Board2_compute_degraded_actions+0x1d8>
          tmp = -1;
 8001418:	f04f 33ff 	mov.w	r3, #4294967295
 800141c:	60fb      	str	r3, [r7, #12]
 800141e:	e00a      	b.n	8001436 <Board2_compute_degraded_actions+0x1ee>
          tmp = (turn > 0.0F);
 8001420:	edd7 7a00 	vldr	s15, [r7]
 8001424:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001428:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800142c:	bfcc      	ite	gt
 800142e:	2301      	movgt	r3, #1
 8001430:	2300      	movle	r3, #0
 8001432:	b2db      	uxtb	r3, r3
 8001434:	60fb      	str	r3, [r7, #12]
        turn = (real32_T)tmp * throttle;
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	ee07 3a90 	vmov	s15, r3
 800143c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001440:	ed97 7a01 	vldr	s14, [r7, #4]
 8001444:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001448:	edc7 7a00 	vstr	s15, [r7]
    throttle = forward + turn;
 800144c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001450:	edd7 7a00 	vldr	s15, [r7]
 8001454:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001458:	edc7 7a01 	vstr	s15, [r7, #4]
    forward -= turn;
 800145c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001460:	edd7 7a00 	vldr	s15, [r7]
 8001464:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001468:	edc7 7a02 	vstr	s15, [r7, #8]
    turn = fmaxf(fabsf(throttle), fabsf(forward));
 800146c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001470:	eeb0 7ae7 	vabs.f32	s14, s15
 8001474:	edd7 7a02 	vldr	s15, [r7, #8]
 8001478:	eef0 7ae7 	vabs.f32	s15, s15
 800147c:	eef0 0a67 	vmov.f32	s1, s15
 8001480:	eeb0 0a47 	vmov.f32	s0, s14
 8001484:	f013 fb06 	bl	8014a94 <fmaxf>
 8001488:	ed87 0a00 	vstr	s0, [r7]
    if (turn > Board2_LIMITED_RPM) {
 800148c:	edd7 7a00 	vldr	s15, [r7]
 8001490:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8001524 <Board2_compute_degraded_actions+0x2dc>
 8001494:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001498:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800149c:	dd17      	ble.n	80014ce <Board2_compute_degraded_actions+0x286>
      turn = Board2_LIMITED_RPM / turn;
 800149e:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8001524 <Board2_compute_degraded_actions+0x2dc>
 80014a2:	ed97 7a00 	vldr	s14, [r7]
 80014a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014aa:	edc7 7a00 	vstr	s15, [r7]
      throttle *= turn;
 80014ae:	ed97 7a01 	vldr	s14, [r7, #4]
 80014b2:	edd7 7a00 	vldr	s15, [r7]
 80014b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014ba:	edc7 7a01 	vstr	s15, [r7, #4]
      forward *= turn;
 80014be:	ed97 7a02 	vldr	s14, [r7, #8]
 80014c2:	edd7 7a00 	vldr	s15, [r7]
 80014c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014ca:	edc7 7a02 	vstr	s15, [r7, #8]
    Board2_Y.output.rif_FA = throttle;
 80014ce:	4a13      	ldr	r2, [pc, #76]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6013      	str	r3, [r2, #0]
    Board2_Y.output.rif_BA = throttle;
 80014d4:	4a11      	ldr	r2, [pc, #68]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6093      	str	r3, [r2, #8]
    Board2_Y.output.rif_FB = forward;
 80014da:	4a10      	ldr	r2, [pc, #64]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	6053      	str	r3, [r2, #4]
    Board2_Y.output.rif_BB = forward;
 80014e0:	4a0e      	ldr	r2, [pc, #56]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	60d3      	str	r3, [r2, #12]
    Board2_Y.output.brk_mode = NONE;
 80014e6:	4b0d      	ldr	r3, [pc, #52]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	741a      	strb	r2, [r3, #16]
    Board2_Y.output.led_A = OFF;
 80014ec:	4b0b      	ldr	r3, [pc, #44]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	745a      	strb	r2, [r3, #17]
    Board2_Y.output.led_B = OFF;
 80014f2:	4b0a      	ldr	r3, [pc, #40]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	749a      	strb	r2, [r3, #18]
    Board2_Y.output.rear_led = IDLE;
 80014f8:	4b08      	ldr	r3, [pc, #32]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	74da      	strb	r2, [r3, #19]
    Board2_Y.output.rear_sign = OFF;
 80014fe:	4b07      	ldr	r3, [pc, #28]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 8001500:	2200      	movs	r2, #0
 8001502:	751a      	strb	r2, [r3, #20]
    Board2_Y.output.relay = true;
 8001504:	4b05      	ldr	r3, [pc, #20]	@ (800151c <Board2_compute_degraded_actions+0x2d4>)
 8001506:	2201      	movs	r2, #1
 8001508:	759a      	strb	r2, [r3, #22]
    exit_critical_section();
 800150a:	f004 fc73 	bl	8005df4 <exit_critical_section>
}
 800150e:	e7ff      	b.n	8001510 <Board2_compute_degraded_actions+0x2c8>
 8001510:	bf00      	nop
 8001512:	3710      	adds	r7, #16
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	20000328 	.word	0x20000328
 800151c:	2000034c 	.word	0x2000034c
 8001520:	437f0000 	.word	0x437f0000
 8001524:	42a00000 	.word	0x42a00000
 8001528:	3c23d70a 	.word	0x3c23d70a
 800152c:	3eb33333 	.word	0x3eb33333

08001530 <Bo_exit_internal_Normal_voltage>:

/* Function for Chart: '<Root>/Board2' */
static void Bo_exit_internal_Normal_voltage(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  Board2_DW.is_Control_controller_routine = Board2_IN_NO_ACTIVE_CHILD;
 8001534:	4b16      	ldr	r3, [pc, #88]	@ (8001590 <Bo_exit_internal_Normal_voltage+0x60>)
 8001536:	2200      	movs	r2, #0
 8001538:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
  Board2_DW.is_Emergency_button_routine = Board2_IN_NO_ACTIVE_CHILD;
 800153c:	4b14      	ldr	r3, [pc, #80]	@ (8001590 <Bo_exit_internal_Normal_voltage+0x60>)
 800153e:	2200      	movs	r2, #0
 8001540:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
  Board2_DW.is_Emergency_sonar_routine = Board2_IN_NO_ACTIVE_CHILD;
 8001544:	4b12      	ldr	r3, [pc, #72]	@ (8001590 <Bo_exit_internal_Normal_voltage+0x60>)
 8001546:	2200      	movs	r2, #0
 8001548:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
  Board2_DW.is_Low_controller_battery_routi = Board2_IN_NO_ACTIVE_CHILD;
 800154c:	4b10      	ldr	r3, [pc, #64]	@ (8001590 <Bo_exit_internal_Normal_voltage+0x60>)
 800154e:	2200      	movs	r2, #0
 8001550:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
  Board2_DW.is_Moving_obstacle_from_left_ro = Board2_IN_NO_ACTIVE_CHILD;
 8001554:	4b0e      	ldr	r3, [pc, #56]	@ (8001590 <Bo_exit_internal_Normal_voltage+0x60>)
 8001556:	2200      	movs	r2, #0
 8001558:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
  Board2_DW.is_Moving_obstacle_from_right_r = Board2_IN_NO_ACTIVE_CHILD;
 800155c:	4b0c      	ldr	r3, [pc, #48]	@ (8001590 <Bo_exit_internal_Normal_voltage+0x60>)
 800155e:	2200      	movs	r2, #0
 8001560:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
  Board2_DW.is_Not_moving_routine = Board2_IN_NO_ACTIVE_CHILD;
 8001564:	4b0a      	ldr	r3, [pc, #40]	@ (8001590 <Bo_exit_internal_Normal_voltage+0x60>)
 8001566:	2200      	movs	r2, #0
 8001568:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
  Board2_DW.is_Special_retro_routine = Board2_IN_NO_ACTIVE_CHILD;
 800156c:	4b08      	ldr	r3, [pc, #32]	@ (8001590 <Bo_exit_internal_Normal_voltage+0x60>)
 800156e:	2200      	movs	r2, #0
 8001570:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
  Board2_DW.is_Stop_slow_routine = Board2_IN_NO_ACTIVE_CHILD;
 8001574:	4b06      	ldr	r3, [pc, #24]	@ (8001590 <Bo_exit_internal_Normal_voltage+0x60>)
 8001576:	2200      	movs	r2, #0
 8001578:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
  Board2_DW.is_Normal_voltage = Board2_IN_NO_ACTIVE_CHILD;
 800157c:	4b04      	ldr	r3, [pc, #16]	@ (8001590 <Bo_exit_internal_Normal_voltage+0x60>)
 800157e:	2200      	movs	r2, #0
 8001580:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
}
 8001584:	bf00      	nop
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	200001f8 	.word	0x200001f8

08001594 <Board2_exit_internal_Normal>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_exit_internal_Normal(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
  Board2_DW.is_Relay_manager = Board2_IN_NO_ACTIVE_CHILD;
 8001598:	4b41      	ldr	r3, [pc, #260]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 800159a:	2200      	movs	r2, #0
 800159c:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
  Board2_DW.is_active_Relay_manager = 0U;
 80015a0:	4b3f      	ldr	r3, [pc, #252]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
  Board2_DW.is_Normal_voltage_b = Board2_IN_NO_ACTIVE_CHILD;
 80015a8:	4b3d      	ldr	r3, [pc, #244]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
  Board2_DW.is_Mode_manager = Board2_IN_NO_ACTIVE_CHILD;
 80015b0:	4b3b      	ldr	r3, [pc, #236]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
  Board2_DW.is_active_Mode_manager = 0U;
 80015b8:	4b39      	ldr	r3, [pc, #228]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
  Board2_DW.is_Normal_voltage_n = Board2_IN_NO_ACTIVE_CHILD;
 80015c0:	4b37      	ldr	r3, [pc, #220]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
  Board2_DW.is_Lights_manager = Board2_IN_NO_ACTIVE_CHILD;
 80015c8:	4b35      	ldr	r3, [pc, #212]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
  Board2_DW.is_active_Lights_manager = 0U;
 80015d0:	4b33      	ldr	r3, [pc, #204]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
  Bo_exit_internal_Normal_voltage();
 80015d8:	f7ff ffaa 	bl	8001530 <Bo_exit_internal_Normal_voltage>
  Board2_DW.is_Routine_manager = Board2_IN_NO_ACTIVE_CHILD;
 80015dc:	4b30      	ldr	r3, [pc, #192]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 80015de:	2200      	movs	r2, #0
 80015e0:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
  Board2_DW.is_active_Routine_manager = 0U;
 80015e4:	4b2e      	ldr	r3, [pc, #184]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
  Board2_DW.is_active_Actions = 0U;
 80015ec:	4b2c      	ldr	r3, [pc, #176]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
  Board2_DW.is_Temperature_manager = Board2_IN_NO_ACTIVE_CHILD;
 80015f4:	4b2a      	ldr	r3, [pc, #168]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
  Board2_DW.is_active_Temperature_manager = 0U;
 80015fc:	4b28      	ldr	r3, [pc, #160]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 80015fe:	2200      	movs	r2, #0
 8001600:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
  Board2_DW.is_Battery_manager = Board2_IN_NO_ACTIVE_CHILD;
 8001604:	4b26      	ldr	r3, [pc, #152]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 8001606:	2200      	movs	r2, #0
 8001608:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
  Board2_DW.is_active_Battery_manager = 0U;
 800160c:	4b24      	ldr	r3, [pc, #144]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 800160e:	2200      	movs	r2, #0
 8001610:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
  Board2_DW.is_Normal_velocity = Board2_IN_NO_ACTIVE_CHILD;
 8001614:	4b22      	ldr	r3, [pc, #136]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 8001616:	2200      	movs	r2, #0
 8001618:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
  Board2_DW.is_active_Normal_velocity = 0U;
 800161c:	4b20      	ldr	r3, [pc, #128]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 800161e:	2200      	movs	r2, #0
 8001620:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
  Board2_DW.is_active_Battery_temperature_m = 0U;
 8001624:	4b1e      	ldr	r3, [pc, #120]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 8001626:	2200      	movs	r2, #0
 8001628:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
  Board2_DW.is_Obstacle_detection = Board2_IN_NO_ACTIVE_CHILD;
 800162c:	4b1c      	ldr	r3, [pc, #112]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 800162e:	2200      	movs	r2, #0
 8001630:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
  Board2_DW.is_active_Obstacle_detection = 0U;
 8001634:	4b1a      	ldr	r3, [pc, #104]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 8001636:	2200      	movs	r2, #0
 8001638:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
  Board2_DW.is_Special_retro = Board2_IN_NO_ACTIVE_CHILD;
 800163c:	4b18      	ldr	r3, [pc, #96]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 800163e:	2200      	movs	r2, #0
 8001640:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
  Board2_DW.is_active_Special_retro = 0U;
 8001644:	4b16      	ldr	r3, [pc, #88]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 8001646:	2200      	movs	r2, #0
 8001648:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
  Board2_DW.is_active_Combo = 0U;
 800164c:	4b14      	ldr	r3, [pc, #80]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 800164e:	2200      	movs	r2, #0
 8001650:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
  Board2_DW.is_Obstacle_from_right = Board2_IN_NO_ACTIVE_CHILD;
 8001654:	4b12      	ldr	r3, [pc, #72]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 8001656:	2200      	movs	r2, #0
 8001658:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
  Board2_DW.is_active_Obstacle_from_right = 0U;
 800165c:	4b10      	ldr	r3, [pc, #64]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 800165e:	2200      	movs	r2, #0
 8001660:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
  Board2_DW.is_Obstacle_from_left = Board2_IN_NO_ACTIVE_CHILD;
 8001664:	4b0e      	ldr	r3, [pc, #56]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 8001666:	2200      	movs	r2, #0
 8001668:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
  Board2_DW.is_active_Obstacle_from_left = 0U;
 800166c:	4b0c      	ldr	r3, [pc, #48]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 800166e:	2200      	movs	r2, #0
 8001670:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
  Board2_DW.is_No_obstacle = Board2_IN_NO_ACTIVE_CHILD;
 8001674:	4b0a      	ldr	r3, [pc, #40]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 8001676:	2200      	movs	r2, #0
 8001678:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
  Board2_DW.is_active_No_obstacle = 0U;
 800167c:	4b08      	ldr	r3, [pc, #32]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 800167e:	2200      	movs	r2, #0
 8001680:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
  Board2_DW.is_active_Moving_obstacle = 0U;
 8001684:	4b06      	ldr	r3, [pc, #24]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 8001686:	2200      	movs	r2, #0
 8001688:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
  Board2_DW.is_Supervisor = Board2_IN_NO_ACTIVE_CHILD;
 800168c:	4b04      	ldr	r3, [pc, #16]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 800168e:	2200      	movs	r2, #0
 8001690:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
  Board2_DW.is_active_Supervisor = 0U;
 8001694:	4b02      	ldr	r3, [pc, #8]	@ (80016a0 <Board2_exit_internal_Normal+0x10c>)
 8001696:	2200      	movs	r2, #0
 8001698:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
}
 800169c:	bf00      	nop
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	200001f8 	.word	0x200001f8

080016a4 <Board2_set_driver_control>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_set_driver_control(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  set_driver_control();
 80016a8:	f004 fb44 	bl	8005d34 <set_driver_control>
}
 80016ac:	bf00      	nop
 80016ae:	bd80      	pop	{r7, pc}

080016b0 <Board2_send_decision>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_send_decision(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
  UART_Send_Decision(&Board2_DW.decision);
 80016b4:	4802      	ldr	r0, [pc, #8]	@ (80016c0 <Board2_send_decision+0x10>)
 80016b6:	f004 f9cb 	bl	8005a50 <UART_Send_Decision>
}
 80016ba:	bf00      	nop
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	20000280 	.word	0x20000280

080016c4 <Board2_waitDecision>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_waitDecision(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  UART_Wait_Decision(&Board2_DW.receivedDecisionPacket);
 80016c8:	4802      	ldr	r0, [pc, #8]	@ (80016d4 <Board2_waitDecision+0x10>)
 80016ca:	f004 fa25 	bl	8005b18 <UART_Wait_Decision>
}
 80016ce:	bf00      	nop
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	20000264 	.word	0x20000264

080016d8 <Board2_send_global_state>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_send_global_state(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
  UART_Send_GlobalState(&Board2_DW.global_state);
 80016dc:	4802      	ldr	r0, [pc, #8]	@ (80016e8 <Board2_send_global_state+0x10>)
 80016de:	f004 f987 	bl	80059f0 <UART_Send_GlobalState>
}
 80016e2:	bf00      	nop
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	20000230 	.word	0x20000230

080016ec <Board2_waitGlobalState>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_waitGlobalState(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
  UART_Wait_GlobalState(&Board2_DW.receivedGlobalStatePacket);
 80016f0:	4802      	ldr	r0, [pc, #8]	@ (80016fc <Board2_waitGlobalState+0x10>)
 80016f2:	f004 f9ff 	bl	8005af4 <UART_Wait_GlobalState>
}
 80016f6:	bf00      	nop
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	200001f8 	.word	0x200001f8

08001700 <Board2_correctDecisionCRC>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_correctDecisionCRC(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
  return Correct_CRC_Decision(&Board2_DW.receivedDecisionPacket);
 8001704:	4802      	ldr	r0, [pc, #8]	@ (8001710 <Board2_correctDecisionCRC+0x10>)
 8001706:	f004 fa8f 	bl	8005c28 <Correct_CRC_Decision>
 800170a:	4603      	mov	r3, r0
}
 800170c:	4618      	mov	r0, r3
 800170e:	bd80      	pop	{r7, pc}
 8001710:	20000264 	.word	0x20000264

08001714 <Board2_write_output>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_write_output(void)
{
 8001714:	b5b0      	push	{r4, r5, r7, lr}
 8001716:	af00      	add	r7, sp, #0
  enter_critical_section();
 8001718:	f004 fb66 	bl	8005de8 <enter_critical_section>

  /* Outport: '<Root>/output' */
  Board2_Y.output = Board2_DW.decision;
 800171c:	4a07      	ldr	r2, [pc, #28]	@ (800173c <Board2_write_output+0x28>)
 800171e:	4b08      	ldr	r3, [pc, #32]	@ (8001740 <Board2_write_output+0x2c>)
 8001720:	4615      	mov	r5, r2
 8001722:	f103 0488 	add.w	r4, r3, #136	@ 0x88
 8001726:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001728:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800172a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800172e:	e885 0003 	stmia.w	r5, {r0, r1}
  exit_critical_section();
 8001732:	f004 fb5f 	bl	8005df4 <exit_critical_section>
}
 8001736:	bf00      	nop
 8001738:	bdb0      	pop	{r4, r5, r7, pc}
 800173a:	bf00      	nop
 800173c:	2000034c 	.word	0x2000034c
 8001740:	200001f8 	.word	0x200001f8

08001744 <Board2_Receive_decision>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Receive_decision(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
  boolean_T b;
  boolean_T d_p;
  b = Board2_dataReceived();
 800174a:	f7ff fd5f 	bl	800120c <Board2_dataReceived>
 800174e:	4603      	mov	r3, r0
 8001750:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8001752:	79fb      	ldrb	r3, [r7, #7]
 8001754:	2b00      	cmp	r3, #0
 8001756:	f000 80ee 	beq.w	8001936 <Board2_Receive_decision+0x1f2>
    b = Board2_correctDecisionCRC();
 800175a:	f7ff ffd1 	bl	8001700 <Board2_correctDecisionCRC>
 800175e:	4603      	mov	r3, r0
 8001760:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8001762:	79fb      	ldrb	r3, [r7, #7]
 8001764:	2b00      	cmp	r3, #0
 8001766:	f000 80d7 	beq.w	8001918 <Board2_Receive_decision+0x1d4>
      Board2_resetSession();
 800176a:	f7ff fd32 	bl	80011d2 <Board2_resetSession>
      b = false;
 800176e:	2300      	movs	r3, #0
 8001770:	71fb      	strb	r3, [r7, #7]
      if (Board2_DW.decision.relay ==
 8001772:	4b83      	ldr	r3, [pc, #524]	@ (8001980 <Board2_Receive_decision+0x23c>)
 8001774:	f893 209e 	ldrb.w	r2, [r3, #158]	@ 0x9e
          Board2_DW.receivedDecisionPacket.decision.relay) {
 8001778:	4b81      	ldr	r3, [pc, #516]	@ (8001980 <Board2_Receive_decision+0x23c>)
 800177a:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
      if (Board2_DW.decision.relay ==
 800177e:	429a      	cmp	r2, r3
 8001780:	f040 80a4 	bne.w	80018cc <Board2_Receive_decision+0x188>
        d_p = false;
 8001784:	2300      	movs	r3, #0
 8001786:	71bb      	strb	r3, [r7, #6]
        if ((int32_T)Board2_DW.decision.mode == (int32_T)
 8001788:	4b7d      	ldr	r3, [pc, #500]	@ (8001980 <Board2_Receive_decision+0x23c>)
 800178a:	f893 209d 	ldrb.w	r2, [r3, #157]	@ 0x9d
            Board2_DW.receivedDecisionPacket.decision.mode) {
 800178e:	4b7c      	ldr	r3, [pc, #496]	@ (8001980 <Board2_Receive_decision+0x23c>)
 8001790:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
        if ((int32_T)Board2_DW.decision.mode == (int32_T)
 8001794:	429a      	cmp	r2, r3
 8001796:	d101      	bne.n	800179c <Board2_Receive_decision+0x58>
          d_p = true;
 8001798:	2301      	movs	r3, #1
 800179a:	71bb      	strb	r3, [r7, #6]
        }

        if (d_p) {
 800179c:	79bb      	ldrb	r3, [r7, #6]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	f000 8091 	beq.w	80018c6 <Board2_Receive_decision+0x182>
          d_p = false;
 80017a4:	2300      	movs	r3, #0
 80017a6:	71bb      	strb	r3, [r7, #6]
          if ((int32_T)Board2_DW.decision.rear_sign == (int32_T)
 80017a8:	4b75      	ldr	r3, [pc, #468]	@ (8001980 <Board2_Receive_decision+0x23c>)
 80017aa:	f893 209c 	ldrb.w	r2, [r3, #156]	@ 0x9c
              Board2_DW.receivedDecisionPacket.decision.rear_sign) {
 80017ae:	4b74      	ldr	r3, [pc, #464]	@ (8001980 <Board2_Receive_decision+0x23c>)
 80017b0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
          if ((int32_T)Board2_DW.decision.rear_sign == (int32_T)
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d101      	bne.n	80017bc <Board2_Receive_decision+0x78>
            d_p = true;
 80017b8:	2301      	movs	r3, #1
 80017ba:	71bb      	strb	r3, [r7, #6]
          }

          if (d_p) {
 80017bc:	79bb      	ldrb	r3, [r7, #6]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d07e      	beq.n	80018c0 <Board2_Receive_decision+0x17c>
            d_p = false;
 80017c2:	2300      	movs	r3, #0
 80017c4:	71bb      	strb	r3, [r7, #6]
            if ((int32_T)Board2_DW.decision.rear_led == (int32_T)
 80017c6:	4b6e      	ldr	r3, [pc, #440]	@ (8001980 <Board2_Receive_decision+0x23c>)
 80017c8:	f893 209b 	ldrb.w	r2, [r3, #155]	@ 0x9b
                Board2_DW.receivedDecisionPacket.decision.rear_led) {
 80017cc:	4b6c      	ldr	r3, [pc, #432]	@ (8001980 <Board2_Receive_decision+0x23c>)
 80017ce:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
            if ((int32_T)Board2_DW.decision.rear_led == (int32_T)
 80017d2:	429a      	cmp	r2, r3
 80017d4:	d101      	bne.n	80017da <Board2_Receive_decision+0x96>
              d_p = true;
 80017d6:	2301      	movs	r3, #1
 80017d8:	71bb      	strb	r3, [r7, #6]
            }

            if (d_p) {
 80017da:	79bb      	ldrb	r3, [r7, #6]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d06c      	beq.n	80018ba <Board2_Receive_decision+0x176>
              d_p = false;
 80017e0:	2300      	movs	r3, #0
 80017e2:	71bb      	strb	r3, [r7, #6]
              if ((int32_T)Board2_DW.decision.led_B == (int32_T)
 80017e4:	4b66      	ldr	r3, [pc, #408]	@ (8001980 <Board2_Receive_decision+0x23c>)
 80017e6:	f893 209a 	ldrb.w	r2, [r3, #154]	@ 0x9a
                  Board2_DW.receivedDecisionPacket.decision.led_B) {
 80017ea:	4b65      	ldr	r3, [pc, #404]	@ (8001980 <Board2_Receive_decision+0x23c>)
 80017ec:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
              if ((int32_T)Board2_DW.decision.led_B == (int32_T)
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d101      	bne.n	80017f8 <Board2_Receive_decision+0xb4>
                d_p = true;
 80017f4:	2301      	movs	r3, #1
 80017f6:	71bb      	strb	r3, [r7, #6]
              }

              if (d_p) {
 80017f8:	79bb      	ldrb	r3, [r7, #6]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d05a      	beq.n	80018b4 <Board2_Receive_decision+0x170>
                d_p = false;
 80017fe:	2300      	movs	r3, #0
 8001800:	71bb      	strb	r3, [r7, #6]
                if ((int32_T)Board2_DW.decision.led_A == (int32_T)
 8001802:	4b5f      	ldr	r3, [pc, #380]	@ (8001980 <Board2_Receive_decision+0x23c>)
 8001804:	f893 2099 	ldrb.w	r2, [r3, #153]	@ 0x99
                    Board2_DW.receivedDecisionPacket.decision.led_A) {
 8001808:	4b5d      	ldr	r3, [pc, #372]	@ (8001980 <Board2_Receive_decision+0x23c>)
 800180a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
                if ((int32_T)Board2_DW.decision.led_A == (int32_T)
 800180e:	429a      	cmp	r2, r3
 8001810:	d101      	bne.n	8001816 <Board2_Receive_decision+0xd2>
                  d_p = true;
 8001812:	2301      	movs	r3, #1
 8001814:	71bb      	strb	r3, [r7, #6]
                }

                if (d_p) {
 8001816:	79bb      	ldrb	r3, [r7, #6]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d048      	beq.n	80018ae <Board2_Receive_decision+0x16a>
                  d_p = false;
 800181c:	2300      	movs	r3, #0
 800181e:	71bb      	strb	r3, [r7, #6]
                  if ((int32_T)Board2_DW.decision.brk_mode == (int32_T)
 8001820:	4b57      	ldr	r3, [pc, #348]	@ (8001980 <Board2_Receive_decision+0x23c>)
 8001822:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
                      Board2_DW.receivedDecisionPacket.decision.brk_mode) {
 8001826:	4b56      	ldr	r3, [pc, #344]	@ (8001980 <Board2_Receive_decision+0x23c>)
 8001828:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
                  if ((int32_T)Board2_DW.decision.brk_mode == (int32_T)
 800182c:	429a      	cmp	r2, r3
 800182e:	d101      	bne.n	8001834 <Board2_Receive_decision+0xf0>
                    d_p = true;
 8001830:	2301      	movs	r3, #1
 8001832:	71bb      	strb	r3, [r7, #6]
                  }

                  if (d_p) {
 8001834:	79bb      	ldrb	r3, [r7, #6]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d036      	beq.n	80018a8 <Board2_Receive_decision+0x164>
                    if (Board2_DW.decision.rif_BB ==
 800183a:	4b51      	ldr	r3, [pc, #324]	@ (8001980 <Board2_Receive_decision+0x23c>)
 800183c:	ed93 7a25 	vldr	s14, [r3, #148]	@ 0x94
                        Board2_DW.receivedDecisionPacket.decision.rif_BB) {
 8001840:	4b4f      	ldr	r3, [pc, #316]	@ (8001980 <Board2_Receive_decision+0x23c>)
 8001842:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
                    if (Board2_DW.decision.rif_BB ==
 8001846:	eeb4 7a67 	vcmp.f32	s14, s15
 800184a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800184e:	d128      	bne.n	80018a2 <Board2_Receive_decision+0x15e>
                      if (Board2_DW.decision.rif_BA ==
 8001850:	4b4b      	ldr	r3, [pc, #300]	@ (8001980 <Board2_Receive_decision+0x23c>)
 8001852:	ed93 7a24 	vldr	s14, [r3, #144]	@ 0x90
                          Board2_DW.receivedDecisionPacket.decision.rif_BA) {
 8001856:	4b4a      	ldr	r3, [pc, #296]	@ (8001980 <Board2_Receive_decision+0x23c>)
 8001858:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
                      if (Board2_DW.decision.rif_BA ==
 800185c:	eeb4 7a67 	vcmp.f32	s14, s15
 8001860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001864:	d11a      	bne.n	800189c <Board2_Receive_decision+0x158>
                        d_p = ((Board2_DW.decision.rif_FB ==
 8001866:	4b46      	ldr	r3, [pc, #280]	@ (8001980 <Board2_Receive_decision+0x23c>)
 8001868:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
                                Board2_DW.receivedDecisionPacket.decision.rif_FB)
 800186c:	4b44      	ldr	r3, [pc, #272]	@ (8001980 <Board2_Receive_decision+0x23c>)
 800186e:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
                               && (Board2_DW.decision.rif_FA ==
 8001872:	eeb4 7a67 	vcmp.f32	s14, s15
 8001876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800187a:	d10c      	bne.n	8001896 <Board2_Receive_decision+0x152>
 800187c:	4b40      	ldr	r3, [pc, #256]	@ (8001980 <Board2_Receive_decision+0x23c>)
 800187e:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
                                   Board2_DW.receivedDecisionPacket.decision.rif_FA));
 8001882:	4b3f      	ldr	r3, [pc, #252]	@ (8001980 <Board2_Receive_decision+0x23c>)
 8001884:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
                               && (Board2_DW.decision.rif_FA ==
 8001888:	eeb4 7a67 	vcmp.f32	s14, s15
 800188c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001890:	d101      	bne.n	8001896 <Board2_Receive_decision+0x152>
 8001892:	2301      	movs	r3, #1
 8001894:	e000      	b.n	8001898 <Board2_Receive_decision+0x154>
 8001896:	2300      	movs	r3, #0
                        d_p = ((Board2_DW.decision.rif_FB ==
 8001898:	71bb      	strb	r3, [r7, #6]
 800189a:	e019      	b.n	80018d0 <Board2_Receive_decision+0x18c>
                      } else {
                        d_p = false;
 800189c:	2300      	movs	r3, #0
 800189e:	71bb      	strb	r3, [r7, #6]
 80018a0:	e016      	b.n	80018d0 <Board2_Receive_decision+0x18c>
                      }
                    } else {
                      d_p = false;
 80018a2:	2300      	movs	r3, #0
 80018a4:	71bb      	strb	r3, [r7, #6]
 80018a6:	e013      	b.n	80018d0 <Board2_Receive_decision+0x18c>
                    }
                  } else {
                    d_p = false;
 80018a8:	2300      	movs	r3, #0
 80018aa:	71bb      	strb	r3, [r7, #6]
 80018ac:	e010      	b.n	80018d0 <Board2_Receive_decision+0x18c>
                  }
                } else {
                  d_p = false;
 80018ae:	2300      	movs	r3, #0
 80018b0:	71bb      	strb	r3, [r7, #6]
 80018b2:	e00d      	b.n	80018d0 <Board2_Receive_decision+0x18c>
                }
              } else {
                d_p = false;
 80018b4:	2300      	movs	r3, #0
 80018b6:	71bb      	strb	r3, [r7, #6]
 80018b8:	e00a      	b.n	80018d0 <Board2_Receive_decision+0x18c>
              }
            } else {
              d_p = false;
 80018ba:	2300      	movs	r3, #0
 80018bc:	71bb      	strb	r3, [r7, #6]
 80018be:	e007      	b.n	80018d0 <Board2_Receive_decision+0x18c>
            }
          } else {
            d_p = false;
 80018c0:	2300      	movs	r3, #0
 80018c2:	71bb      	strb	r3, [r7, #6]
 80018c4:	e004      	b.n	80018d0 <Board2_Receive_decision+0x18c>
          }
        } else {
          d_p = false;
 80018c6:	2300      	movs	r3, #0
 80018c8:	71bb      	strb	r3, [r7, #6]
 80018ca:	e001      	b.n	80018d0 <Board2_Receive_decision+0x18c>
        }
      } else {
        d_p = false;
 80018cc:	2300      	movs	r3, #0
 80018ce:	71bb      	strb	r3, [r7, #6]
      }

      if (d_p) {
 80018d0:	79bb      	ldrb	r3, [r7, #6]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <Board2_Receive_decision+0x196>
        b = true;
 80018d6:	2301      	movs	r3, #1
 80018d8:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 80018da:	79fb      	ldrb	r3, [r7, #7]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d006      	beq.n	80018ee <Board2_Receive_decision+0x1aa>
        Board2_DW.is_Supervisor = Board2_IN_Same_decision;
 80018e0:	4b27      	ldr	r3, [pc, #156]	@ (8001980 <Board2_Receive_decision+0x23c>)
 80018e2:	2207      	movs	r2, #7
 80018e4:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
        Board2_write_output();
 80018e8:	f7ff ff14 	bl	8001714 <Board2_write_output>
      Board2_suspend_RX_TX();
      Board2_DW.is_Supervision_task = Board2_IN_Degraded;
      Board2_DW.is_Degraded = Board2_IN_Restarting;
    }
  }
}
 80018ec:	e044      	b.n	8001978 <Board2_Receive_decision+0x234>
        Board2_exit_internal_Normal();
 80018ee:	f7ff fe51 	bl	8001594 <Board2_exit_internal_Normal>
        Board2_set_driver_control();
 80018f2:	f7ff fed7 	bl	80016a4 <Board2_set_driver_control>
        Board2_resetSession();
 80018f6:	f7ff fc6c 	bl	80011d2 <Board2_resetSession>
        Board2_resetMTalk();
 80018fa:	f7ff fc70 	bl	80011de <Board2_resetMTalk>
        Board2_suspend_RX_TX();
 80018fe:	f7ff fc62 	bl	80011c6 <Board2_suspend_RX_TX>
        Board2_DW.is_Supervision_task = Board2_IN_Single_Board;
 8001902:	4b1f      	ldr	r3, [pc, #124]	@ (8001980 <Board2_Receive_decision+0x23c>)
 8001904:	2203      	movs	r2, #3
 8001906:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board2_DW.is_Single_Board = Board2_IN_Other_board_failure;
 800190a:	4b1d      	ldr	r3, [pc, #116]	@ (8001980 <Board2_Receive_decision+0x23c>)
 800190c:	2201      	movs	r2, #1
 800190e:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
        Board2_compute_degraded_actions();
 8001912:	f7ff fc99 	bl	8001248 <Board2_compute_degraded_actions>
}
 8001916:	e02f      	b.n	8001978 <Board2_Receive_decision+0x234>
      Board2_DW.is_Supervisor = Board2_IN_Receive_decision;
 8001918:	4b19      	ldr	r3, [pc, #100]	@ (8001980 <Board2_Receive_decision+0x23c>)
 800191a:	2204      	movs	r2, #4
 800191c:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
      Board2_waitDecision();
 8001920:	f7ff fed0 	bl	80016c4 <Board2_waitDecision>
      Board2_resetMTalk();
 8001924:	f7ff fc5b 	bl	80011de <Board2_resetMTalk>
      Board2_DW.time_comm = Board2_get_time();
 8001928:	f7ff fb66 	bl	8000ff8 <Board2_get_time>
 800192c:	4603      	mov	r3, r0
 800192e:	4a14      	ldr	r2, [pc, #80]	@ (8001980 <Board2_Receive_decision+0x23c>)
 8001930:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
}
 8001934:	e020      	b.n	8001978 <Board2_Receive_decision+0x234>
    b = Board2_check_elapsed_time_us(Board2_DW.time_comm,
 8001936:	4b12      	ldr	r3, [pc, #72]	@ (8001980 <Board2_Receive_decision+0x23c>)
 8001938:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800193c:	f640 5148 	movw	r1, #3400	@ 0xd48
 8001940:	4618      	mov	r0, r3
 8001942:	f7ff fc32 	bl	80011aa <Board2_check_elapsed_time_us>
 8001946:	4603      	mov	r3, r0
 8001948:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800194a:	79fb      	ldrb	r3, [r7, #7]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d013      	beq.n	8001978 <Board2_Receive_decision+0x234>
      Board2_compute_degraded_actions();
 8001950:	f7ff fc7a 	bl	8001248 <Board2_compute_degraded_actions>
      Board2_exit_internal_Normal();
 8001954:	f7ff fe1e 	bl	8001594 <Board2_exit_internal_Normal>
      Board2_set_driver_control();
 8001958:	f7ff fea4 	bl	80016a4 <Board2_set_driver_control>
      Board2_resetSession();
 800195c:	f7ff fc39 	bl	80011d2 <Board2_resetSession>
      Board2_resetMTalk();
 8001960:	f7ff fc3d 	bl	80011de <Board2_resetMTalk>
      Board2_suspend_RX_TX();
 8001964:	f7ff fc2f 	bl	80011c6 <Board2_suspend_RX_TX>
      Board2_DW.is_Supervision_task = Board2_IN_Degraded;
 8001968:	4b05      	ldr	r3, [pc, #20]	@ (8001980 <Board2_Receive_decision+0x23c>)
 800196a:	2201      	movs	r2, #1
 800196c:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board2_DW.is_Degraded = Board2_IN_Restarting;
 8001970:	4b03      	ldr	r3, [pc, #12]	@ (8001980 <Board2_Receive_decision+0x23c>)
 8001972:	2202      	movs	r2, #2
 8001974:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
}
 8001978:	bf00      	nop
 800197a:	3708      	adds	r7, #8
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	200001f8 	.word	0x200001f8

08001984 <Board2_correctGlobalStateCRC>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_correctGlobalStateCRC(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
  return Correct_CRC_GlobalState(&Board2_DW.receivedGlobalStatePacket);
 8001988:	4802      	ldr	r0, [pc, #8]	@ (8001994 <Board2_correctGlobalStateCRC+0x10>)
 800198a:	f004 f91b 	bl	8005bc4 <Correct_CRC_GlobalState>
 800198e:	4603      	mov	r3, r0
}
 8001990:	4618      	mov	r0, r3
 8001992:	bd80      	pop	{r7, pc}
 8001994:	200001f8 	.word	0x200001f8

08001998 <Board2_critical_voltage>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_critical_voltage(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  return Board2_DW.global_state.stateB1.battery_voltage <=
 800199c:	4b08      	ldr	r3, [pc, #32]	@ (80019c0 <Board2_critical_voltage+0x28>)
 800199e:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80019a2:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 80019a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ae:	bf94      	ite	ls
 80019b0:	2301      	movls	r3, #1
 80019b2:	2300      	movhi	r3, #0
 80019b4:	b2db      	uxtb	r3, r3
    Board2_CRITICAL_VOLTAGE;
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr
 80019c0:	200001f8 	.word	0x200001f8

080019c4 <Board2_roverStopped>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_roverStopped(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b085      	sub	sp, #20
 80019c8:	af00      	add	r7, sp, #0
  int32_T k;
  boolean_T x[4];
  boolean_T exitg1;
  boolean_T y;
  x[0] = (Board2_DW.global_state.stateB1.velocity_FA == 0);
 80019ca:	4b23      	ldr	r3, [pc, #140]	@ (8001a58 <Board2_roverStopped+0x94>)
 80019cc:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	bf0c      	ite	eq
 80019d4:	2301      	moveq	r3, #1
 80019d6:	2300      	movne	r3, #0
 80019d8:	b2db      	uxtb	r3, r3
 80019da:	713b      	strb	r3, [r7, #4]
  x[1] = (Board2_DW.global_state.stateB1.velocity_FB == 0);
 80019dc:	4b1e      	ldr	r3, [pc, #120]	@ (8001a58 <Board2_roverStopped+0x94>)
 80019de:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	bf0c      	ite	eq
 80019e6:	2301      	moveq	r3, #1
 80019e8:	2300      	movne	r3, #0
 80019ea:	b2db      	uxtb	r3, r3
 80019ec:	717b      	strb	r3, [r7, #5]
  x[2] = (Board2_DW.global_state.stateB1.velocity_BA == 0);
 80019ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001a58 <Board2_roverStopped+0x94>)
 80019f0:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	bf0c      	ite	eq
 80019f8:	2301      	moveq	r3, #1
 80019fa:	2300      	movne	r3, #0
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	71bb      	strb	r3, [r7, #6]
  x[3] = (Board2_DW.global_state.stateB1.velocity_BB == 0);
 8001a00:	4b15      	ldr	r3, [pc, #84]	@ (8001a58 <Board2_roverStopped+0x94>)
 8001a02:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	bf0c      	ite	eq
 8001a0a:	2301      	moveq	r3, #1
 8001a0c:	2300      	movne	r3, #0
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	71fb      	strb	r3, [r7, #7]
  y = true;
 8001a12:	2301      	movs	r3, #1
 8001a14:	72bb      	strb	r3, [r7, #10]
  k = 0;
 8001a16:	2300      	movs	r3, #0
 8001a18:	60fb      	str	r3, [r7, #12]
  exitg1 = false;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	72fb      	strb	r3, [r7, #11]
  while ((!exitg1) && (k < 4)) {
 8001a1e:	e00d      	b.n	8001a3c <Board2_roverStopped+0x78>
    if (!x[k]) {
 8001a20:	1d3a      	adds	r2, r7, #4
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	4413      	add	r3, r2
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d104      	bne.n	8001a36 <Board2_roverStopped+0x72>
      y = false;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	72bb      	strb	r3, [r7, #10]
      exitg1 = true;
 8001a30:	2301      	movs	r3, #1
 8001a32:	72fb      	strb	r3, [r7, #11]
 8001a34:	e002      	b.n	8001a3c <Board2_roverStopped+0x78>
    } else {
      k++;
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	3301      	adds	r3, #1
 8001a3a:	60fb      	str	r3, [r7, #12]
  while ((!exitg1) && (k < 4)) {
 8001a3c:	7afb      	ldrb	r3, [r7, #11]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d102      	bne.n	8001a48 <Board2_roverStopped+0x84>
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	2b03      	cmp	r3, #3
 8001a46:	ddeb      	ble.n	8001a20 <Board2_roverStopped+0x5c>
    }
  }

  return y;
 8001a48:	7abb      	ldrb	r3, [r7, #10]
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3714      	adds	r7, #20
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	200001f8 	.word	0x200001f8

08001a5c <Board2_emergency_b_pressed>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_emergency_b_pressed(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8001a60:	4b0c      	ldr	r3, [pc, #48]	@ (8001a94 <Board2_emergency_b_pressed+0x38>)
 8001a62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    Board2_DW.global_state.stateB2.button4 &&
 8001a66:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d10b      	bne.n	8001a86 <Board2_emergency_b_pressed+0x2a>
 8001a6e:	4b09      	ldr	r3, [pc, #36]	@ (8001a94 <Board2_emergency_b_pressed+0x38>)
 8001a70:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d006      	beq.n	8001a86 <Board2_emergency_b_pressed+0x2a>
    (Board2_DW.global_state.stateB2.controller_battery >
 8001a78:	4b06      	ldr	r3, [pc, #24]	@ (8001a94 <Board2_emergency_b_pressed+0x38>)
 8001a7a:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
    Board2_DW.global_state.stateB2.button4 &&
 8001a7e:	2b05      	cmp	r3, #5
 8001a80:	d901      	bls.n	8001a86 <Board2_emergency_b_pressed+0x2a>
 8001a82:	2301      	movs	r3, #1
 8001a84:	e000      	b.n	8001a88 <Board2_emergency_b_pressed+0x2c>
 8001a86:	2300      	movs	r3, #0
 8001a88:	b2db      	uxtb	r3, r3
     Board2_LOW_CONTROLLER_BATTERY);
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr
 8001a94:	200001f8 	.word	0x200001f8

08001a98 <Board2_turn_left>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_turn_left(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  Board2_DW.decision.rif_FA = -20.0F;
 8001a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8001ac8 <Board2_turn_left+0x30>)
 8001a9e:	4a0b      	ldr	r2, [pc, #44]	@ (8001acc <Board2_turn_left+0x34>)
 8001aa0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board2_DW.decision.rif_FB = Board2_TURN_RPM;
 8001aa4:	4b08      	ldr	r3, [pc, #32]	@ (8001ac8 <Board2_turn_left+0x30>)
 8001aa6:	4a0a      	ldr	r2, [pc, #40]	@ (8001ad0 <Board2_turn_left+0x38>)
 8001aa8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board2_DW.decision.rif_BA = -20.0F;
 8001aac:	4b06      	ldr	r3, [pc, #24]	@ (8001ac8 <Board2_turn_left+0x30>)
 8001aae:	4a07      	ldr	r2, [pc, #28]	@ (8001acc <Board2_turn_left+0x34>)
 8001ab0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board2_DW.decision.rif_BB = Board2_TURN_RPM;
 8001ab4:	4b04      	ldr	r3, [pc, #16]	@ (8001ac8 <Board2_turn_left+0x30>)
 8001ab6:	4a06      	ldr	r2, [pc, #24]	@ (8001ad0 <Board2_turn_left+0x38>)
 8001ab8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001abc:	bf00      	nop
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	200001f8 	.word	0x200001f8
 8001acc:	c1a00000 	.word	0xc1a00000
 8001ad0:	41a00000 	.word	0x41a00000

08001ad4 <Board2_turn_right>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_turn_right(void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0
  Board2_DW.decision.rif_FA = Board2_TURN_RPM;
 8001ad8:	4b0a      	ldr	r3, [pc, #40]	@ (8001b04 <Board2_turn_right+0x30>)
 8001ada:	4a0b      	ldr	r2, [pc, #44]	@ (8001b08 <Board2_turn_right+0x34>)
 8001adc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board2_DW.decision.rif_FB = -20.0F;
 8001ae0:	4b08      	ldr	r3, [pc, #32]	@ (8001b04 <Board2_turn_right+0x30>)
 8001ae2:	4a0a      	ldr	r2, [pc, #40]	@ (8001b0c <Board2_turn_right+0x38>)
 8001ae4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board2_DW.decision.rif_BA = Board2_TURN_RPM;
 8001ae8:	4b06      	ldr	r3, [pc, #24]	@ (8001b04 <Board2_turn_right+0x30>)
 8001aea:	4a07      	ldr	r2, [pc, #28]	@ (8001b08 <Board2_turn_right+0x34>)
 8001aec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board2_DW.decision.rif_BB = -20.0F;
 8001af0:	4b04      	ldr	r3, [pc, #16]	@ (8001b04 <Board2_turn_right+0x30>)
 8001af2:	4a06      	ldr	r2, [pc, #24]	@ (8001b0c <Board2_turn_right+0x38>)
 8001af4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001af8:	bf00      	nop
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
 8001b02:	bf00      	nop
 8001b04:	200001f8 	.word	0x200001f8
 8001b08:	41a00000 	.word	0x41a00000
 8001b0c:	c1a00000 	.word	0xc1a00000

08001b10 <Board2_update_angle>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_update_angle(real32_T yaw)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	ed87 0a01 	vstr	s0, [r7, #4]
  Board2_DW.angle += (yaw + Board2_DW.prevYaw) * 0.5F * Board2_PERIOD;
 8001b1a:	4b10      	ldr	r3, [pc, #64]	@ (8001b5c <Board2_update_angle+0x4c>)
 8001b1c:	ed93 7a35 	vldr	s14, [r3, #212]	@ 0xd4
 8001b20:	4b0e      	ldr	r3, [pc, #56]	@ (8001b5c <Board2_update_angle+0x4c>)
 8001b22:	edd3 6a36 	vldr	s13, [r3, #216]	@ 0xd8
 8001b26:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001b2e:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8001b32:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001b36:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001b60 <Board2_update_angle+0x50>
 8001b3a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001b3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b42:	4b06      	ldr	r3, [pc, #24]	@ (8001b5c <Board2_update_angle+0x4c>)
 8001b44:	edc3 7a35 	vstr	s15, [r3, #212]	@ 0xd4
  Board2_DW.prevYaw = yaw;
 8001b48:	4a04      	ldr	r2, [pc, #16]	@ (8001b5c <Board2_update_angle+0x4c>)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
}
 8001b50:	bf00      	nop
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr
 8001b5c:	200001f8 	.word	0x200001f8
 8001b60:	3d75c28f 	.word	0x3d75c28f

08001b64 <Board2_stopAllMotors>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_stopAllMotors(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  Board2_DW.decision.rif_FA = 0.0F;
 8001b68:	4b0c      	ldr	r3, [pc, #48]	@ (8001b9c <Board2_stopAllMotors+0x38>)
 8001b6a:	f04f 0200 	mov.w	r2, #0
 8001b6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board2_DW.decision.rif_FB = 0.0F;
 8001b72:	4b0a      	ldr	r3, [pc, #40]	@ (8001b9c <Board2_stopAllMotors+0x38>)
 8001b74:	f04f 0200 	mov.w	r2, #0
 8001b78:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board2_DW.decision.rif_BA = 0.0F;
 8001b7c:	4b07      	ldr	r3, [pc, #28]	@ (8001b9c <Board2_stopAllMotors+0x38>)
 8001b7e:	f04f 0200 	mov.w	r2, #0
 8001b82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board2_DW.decision.rif_BB = 0.0F;
 8001b86:	4b05      	ldr	r3, [pc, #20]	@ (8001b9c <Board2_stopAllMotors+0x38>)
 8001b88:	f04f 0200 	mov.w	r2, #0
 8001b8c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001b90:	bf00      	nop
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr
 8001b9a:	bf00      	nop
 8001b9c:	200001f8 	.word	0x200001f8

08001ba0 <Board2_Emergency_sonar_routine>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Emergency_sonar_routine(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board2_emergency_b_pressed();
 8001ba6:	f7ff ff59 	bl	8001a5c <Board2_emergency_b_pressed>
 8001baa:	4603      	mov	r3, r0
 8001bac:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8001bae:	79fb      	ldrb	r3, [r7, #7]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d012      	beq.n	8001bda <Board2_Emergency_sonar_routine+0x3a>
    Board2_DW.is_Emergency_sonar_routine = Board2_IN_NO_ACTIVE_CHILD;
 8001bb4:	4b78      	ldr	r3, [pc, #480]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
    Board2_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8001bbc:	4b76      	ldr	r3, [pc, #472]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001bbe:	2202      	movs	r2, #2
 8001bc0:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
    Board2_DW.is_Emergency_button_routine = Board2_IN_Emergency_button;
 8001bc4:	4b74      	ldr	r3, [pc, #464]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    Board2_stopAllMotors();
 8001bcc:	f7ff ffca 	bl	8001b64 <Board2_stopAllMotors>
    Board2_DW.decision.brk_mode = EMERGENCY;
 8001bd0:	4b71      	ldr	r3, [pc, #452]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001bd2:	2202      	movs	r2, #2
 8001bd4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
      }
      break;
    }
  }
}
 8001bd8:	e0da      	b.n	8001d90 <Board2_Emergency_sonar_routine+0x1f0>
    switch (Board2_DW.is_Emergency_sonar_routine) {
 8001bda:	4b6f      	ldr	r3, [pc, #444]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001bdc:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 8001be0:	3b01      	subs	r3, #1
 8001be2:	2b04      	cmp	r3, #4
 8001be4:	f200 80d4 	bhi.w	8001d90 <Board2_Emergency_sonar_routine+0x1f0>
 8001be8:	a201      	add	r2, pc, #4	@ (adr r2, 8001bf0 <Board2_Emergency_sonar_routine+0x50>)
 8001bea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bee:	bf00      	nop
 8001bf0:	08001c05 	.word	0x08001c05
 8001bf4:	08001c7b 	.word	0x08001c7b
 8001bf8:	08001c8d 	.word	0x08001c8d
 8001bfc:	08001c9f 	.word	0x08001c9f
 8001c00:	08001d13 	.word	0x08001d13
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8001c04:	4b64      	ldr	r3, [pc, #400]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001c06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c0a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d104      	bne.n	8001c1c <Board2_Emergency_sonar_routine+0x7c>
        b = Board2_roverStopped();
 8001c12:	f7ff fed7 	bl	80019c4 <Board2_roverStopped>
 8001c16:	4603      	mov	r3, r0
 8001c18:	71fb      	strb	r3, [r7, #7]
 8001c1a:	e001      	b.n	8001c20 <Board2_Emergency_sonar_routine+0x80>
        b = false;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8001c20:	79fb      	ldrb	r3, [r7, #7]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	f000 80af 	beq.w	8001d86 <Board2_Emergency_sonar_routine+0x1e6>
        if (Board2_DW.global_state.stateB2.sonar3 > Board2_IMM_DISTANCE) {
 8001c28:	4b5b      	ldr	r3, [pc, #364]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001c2a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8001c2e:	2b46      	cmp	r3, #70	@ 0x46
 8001c30:	d90a      	bls.n	8001c48 <Board2_Emergency_sonar_routine+0xa8>
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Turn_right;
 8001c32:	4b59      	ldr	r3, [pc, #356]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001c34:	2205      	movs	r2, #5
 8001c36:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
          Board2_turn_right();
 8001c3a:	f7ff ff4b 	bl	8001ad4 <Board2_turn_right>
          Board2_DW.decision.brk_mode = NONE;
 8001c3e:	4b56      	ldr	r3, [pc, #344]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001c46:	e09e      	b.n	8001d86 <Board2_Emergency_sonar_routine+0x1e6>
        } else if (Board2_DW.global_state.stateB2.sonar1 > Board2_IMM_DISTANCE)
 8001c48:	4b53      	ldr	r3, [pc, #332]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001c4a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8001c4e:	2b46      	cmp	r3, #70	@ 0x46
 8001c50:	d90a      	bls.n	8001c68 <Board2_Emergency_sonar_routine+0xc8>
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Turn_left;
 8001c52:	4b51      	ldr	r3, [pc, #324]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001c54:	2204      	movs	r2, #4
 8001c56:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
          Board2_turn_left();
 8001c5a:	f7ff ff1d 	bl	8001a98 <Board2_turn_left>
          Board2_DW.decision.brk_mode = NONE;
 8001c5e:	4b4e      	ldr	r3, [pc, #312]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001c66:	e08e      	b.n	8001d86 <Board2_Emergency_sonar_routine+0x1e6>
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_NO_ACTIVE_CHILD;
 8001c68:	4b4b      	ldr	r3, [pc, #300]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
          Board2_DW.is_Normal_voltage = Board2_IN_Select_routine;
 8001c70:	4b49      	ldr	r3, [pc, #292]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001c72:	2208      	movs	r2, #8
 8001c74:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
      break;
 8001c78:	e085      	b.n	8001d86 <Board2_Emergency_sonar_routine+0x1e6>
      Board2_DW.is_Emergency_sonar_routine = Board2_IN_NO_ACTIVE_CHILD;
 8001c7a:	4b47      	ldr	r3, [pc, #284]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
      Board2_DW.is_Normal_voltage = Board2_IN_Select_routine;
 8001c82:	4b45      	ldr	r3, [pc, #276]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001c84:	2208      	movs	r2, #8
 8001c86:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
      break;
 8001c8a:	e081      	b.n	8001d90 <Board2_Emergency_sonar_routine+0x1f0>
      Board2_DW.is_Emergency_sonar_routine = Board2_IN_NO_ACTIVE_CHILD;
 8001c8c:	4b42      	ldr	r3, [pc, #264]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
      Board2_DW.is_Normal_voltage = Board2_IN_Select_routine;
 8001c94:	4b40      	ldr	r3, [pc, #256]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001c96:	2208      	movs	r2, #8
 8001c98:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
      break;
 8001c9c:	e078      	b.n	8001d90 <Board2_Emergency_sonar_routine+0x1f0>
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8001c9e:	4b3e      	ldr	r3, [pc, #248]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001ca0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ca4:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d16e      	bne.n	8001d8a <Board2_Emergency_sonar_routine+0x1ea>
        Board2_update_angle(Board2_DW.global_state.stateB2.gyroYaw);
 8001cac:	4b3a      	ldr	r3, [pc, #232]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001cae:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8001cb2:	eeb0 0a67 	vmov.f32	s0, s15
 8001cb6:	f7ff ff2b 	bl	8001b10 <Board2_update_angle>
        if (fabsf(Board2_DW.angle) >= Board2_TURN_ANGLE) {
 8001cba:	4b37      	ldr	r3, [pc, #220]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001cbc:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8001cc0:	eef0 7ae7 	vabs.f32	s15, s15
 8001cc4:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8001d9c <Board2_Emergency_sonar_routine+0x1fc>
 8001cc8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cd0:	db14      	blt.n	8001cfc <Board2_Emergency_sonar_routine+0x15c>
          Board2_DW.angle = 0.0F;
 8001cd2:	4b31      	ldr	r3, [pc, #196]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001cd4:	f04f 0200 	mov.w	r2, #0
 8001cd8:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board2_DW.prevYaw = 0.0F;
 8001cdc:	4b2e      	ldr	r3, [pc, #184]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001cde:	f04f 0200 	mov.w	r2, #0
 8001ce2:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Stop_left_rotation;
 8001ce6:	4b2c      	ldr	r3, [pc, #176]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001ce8:	2202      	movs	r2, #2
 8001cea:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
          Board2_stopAllMotors();
 8001cee:	f7ff ff39 	bl	8001b64 <Board2_stopAllMotors>
          Board2_DW.decision.brk_mode = NONE;
 8001cf2:	4b29      	ldr	r3, [pc, #164]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001cfa:	e046      	b.n	8001d8a <Board2_Emergency_sonar_routine+0x1ea>
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Turn_left;
 8001cfc:	4b26      	ldr	r3, [pc, #152]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001cfe:	2204      	movs	r2, #4
 8001d00:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
          Board2_turn_left();
 8001d04:	f7ff fec8 	bl	8001a98 <Board2_turn_left>
          Board2_DW.decision.brk_mode = NONE;
 8001d08:	4b23      	ldr	r3, [pc, #140]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001d10:	e03b      	b.n	8001d8a <Board2_Emergency_sonar_routine+0x1ea>
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8001d12:	4b21      	ldr	r3, [pc, #132]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001d14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d18:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d136      	bne.n	8001d8e <Board2_Emergency_sonar_routine+0x1ee>
        Board2_update_angle(Board2_DW.global_state.stateB2.gyroYaw);
 8001d20:	4b1d      	ldr	r3, [pc, #116]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001d22:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8001d26:	eeb0 0a67 	vmov.f32	s0, s15
 8001d2a:	f7ff fef1 	bl	8001b10 <Board2_update_angle>
        if (fabsf(Board2_DW.angle) >= Board2_TURN_ANGLE) {
 8001d2e:	4b1a      	ldr	r3, [pc, #104]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001d30:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8001d34:	eef0 7ae7 	vabs.f32	s15, s15
 8001d38:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001d9c <Board2_Emergency_sonar_routine+0x1fc>
 8001d3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d44:	db14      	blt.n	8001d70 <Board2_Emergency_sonar_routine+0x1d0>
          Board2_DW.angle = 0.0F;
 8001d46:	4b14      	ldr	r3, [pc, #80]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001d48:	f04f 0200 	mov.w	r2, #0
 8001d4c:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board2_DW.prevYaw = 0.0F;
 8001d50:	4b11      	ldr	r3, [pc, #68]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001d52:	f04f 0200 	mov.w	r2, #0
 8001d56:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Stop_right_rotation;
 8001d5a:	4b0f      	ldr	r3, [pc, #60]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001d5c:	2203      	movs	r2, #3
 8001d5e:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
          Board2_stopAllMotors();
 8001d62:	f7ff feff 	bl	8001b64 <Board2_stopAllMotors>
          Board2_DW.decision.brk_mode = NONE;
 8001d66:	4b0c      	ldr	r3, [pc, #48]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001d6e:	e00e      	b.n	8001d8e <Board2_Emergency_sonar_routine+0x1ee>
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Turn_right;
 8001d70:	4b09      	ldr	r3, [pc, #36]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001d72:	2205      	movs	r2, #5
 8001d74:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
          Board2_turn_right();
 8001d78:	f7ff feac 	bl	8001ad4 <Board2_turn_right>
          Board2_DW.decision.brk_mode = NONE;
 8001d7c:	4b06      	ldr	r3, [pc, #24]	@ (8001d98 <Board2_Emergency_sonar_routine+0x1f8>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001d84:	e003      	b.n	8001d8e <Board2_Emergency_sonar_routine+0x1ee>
      break;
 8001d86:	bf00      	nop
 8001d88:	e002      	b.n	8001d90 <Board2_Emergency_sonar_routine+0x1f0>
      break;
 8001d8a:	bf00      	nop
 8001d8c:	e000      	b.n	8001d90 <Board2_Emergency_sonar_routine+0x1f0>
      break;
 8001d8e:	bf00      	nop
}
 8001d90:	bf00      	nop
 8001d92:	3708      	adds	r7, #8
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	200001f8 	.word	0x200001f8
 8001d9c:	42340000 	.word	0x42340000

08001da0 <Board2_stop_b_pressed>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_stop_b_pressed(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8001da4:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd8 <Board2_stop_b_pressed+0x38>)
 8001da6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    Board2_DW.global_state.stateB2.button3 &&
 8001daa:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d10b      	bne.n	8001dca <Board2_stop_b_pressed+0x2a>
 8001db2:	4b09      	ldr	r3, [pc, #36]	@ (8001dd8 <Board2_stop_b_pressed+0x38>)
 8001db4:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d006      	beq.n	8001dca <Board2_stop_b_pressed+0x2a>
    (Board2_DW.global_state.stateB2.controller_battery >
 8001dbc:	4b06      	ldr	r3, [pc, #24]	@ (8001dd8 <Board2_stop_b_pressed+0x38>)
 8001dbe:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
    Board2_DW.global_state.stateB2.button3 &&
 8001dc2:	2b05      	cmp	r3, #5
 8001dc4:	d901      	bls.n	8001dca <Board2_stop_b_pressed+0x2a>
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e000      	b.n	8001dcc <Board2_stop_b_pressed+0x2c>
 8001dca:	2300      	movs	r3, #0
 8001dcc:	b2db      	uxtb	r3, r3
     Board2_LOW_CONTROLLER_BATTERY);
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr
 8001dd8:	200001f8 	.word	0x200001f8

08001ddc <Board2_near_obstacle>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_near_obstacle(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8001de0:	4b11      	ldr	r3, [pc, #68]	@ (8001e28 <Board2_near_obstacle+0x4c>)
 8001de2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    ((Board2_DW.global_state.stateB2.sonar1 <= Board2_IMM_DISTANCE) ||
     (Board2_DW.global_state.stateB2.sonar2 <= Board2_IMM_DISTANCE) ||
     (Board2_DW.global_state.stateB2.sonar3 <= Board2_IMM_DISTANCE)) &&
 8001de6:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d115      	bne.n	8001e1a <Board2_near_obstacle+0x3e>
    ((Board2_DW.global_state.stateB2.sonar1 <= Board2_IMM_DISTANCE) ||
 8001dee:	4b0e      	ldr	r3, [pc, #56]	@ (8001e28 <Board2_near_obstacle+0x4c>)
 8001df0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8001df4:	2b46      	cmp	r3, #70	@ 0x46
 8001df6:	d909      	bls.n	8001e0c <Board2_near_obstacle+0x30>
     (Board2_DW.global_state.stateB2.sonar2 <= Board2_IMM_DISTANCE) ||
 8001df8:	4b0b      	ldr	r3, [pc, #44]	@ (8001e28 <Board2_near_obstacle+0x4c>)
 8001dfa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
    ((Board2_DW.global_state.stateB2.sonar1 <= Board2_IMM_DISTANCE) ||
 8001dfe:	2b46      	cmp	r3, #70	@ 0x46
 8001e00:	d904      	bls.n	8001e0c <Board2_near_obstacle+0x30>
     (Board2_DW.global_state.stateB2.sonar3 <= Board2_IMM_DISTANCE)) &&
 8001e02:	4b09      	ldr	r3, [pc, #36]	@ (8001e28 <Board2_near_obstacle+0x4c>)
 8001e04:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
     (Board2_DW.global_state.stateB2.sonar2 <= Board2_IMM_DISTANCE) ||
 8001e08:	2b46      	cmp	r3, #70	@ 0x46
 8001e0a:	d806      	bhi.n	8001e1a <Board2_near_obstacle+0x3e>
    Board2_DW.global_state.obs_detection;
 8001e0c:	4b06      	ldr	r3, [pc, #24]	@ (8001e28 <Board2_near_obstacle+0x4c>)
 8001e0e:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
     (Board2_DW.global_state.stateB2.sonar3 <= Board2_IMM_DISTANCE)) &&
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d001      	beq.n	8001e1a <Board2_near_obstacle+0x3e>
 8001e16:	2301      	movs	r3, #1
 8001e18:	e000      	b.n	8001e1c <Board2_near_obstacle+0x40>
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	b2db      	uxtb	r3, r3
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr
 8001e28:	200001f8 	.word	0x200001f8

08001e2c <Moving_obstacle_from_left_routi>:

/* Function for Chart: '<Root>/Board2' */
static void Moving_obstacle_from_left_routi(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board2_emergency_b_pressed();
 8001e32:	f7ff fe13 	bl	8001a5c <Board2_emergency_b_pressed>
 8001e36:	4603      	mov	r3, r0
 8001e38:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8001e3a:	79fb      	ldrb	r3, [r7, #7]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d012      	beq.n	8001e66 <Moving_obstacle_from_left_routi+0x3a>
    Board2_DW.is_Moving_obstacle_from_left_ro = Board2_IN_NO_ACTIVE_CHILD;
 8001e40:	4b61      	ldr	r3, [pc, #388]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
    Board2_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8001e48:	4b5f      	ldr	r3, [pc, #380]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001e4a:	2202      	movs	r2, #2
 8001e4c:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
    Board2_DW.is_Emergency_button_routine = Board2_IN_Emergency_button;
 8001e50:	4b5d      	ldr	r3, [pc, #372]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001e52:	2201      	movs	r2, #1
 8001e54:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    Board2_stopAllMotors();
 8001e58:	f7ff fe84 	bl	8001b64 <Board2_stopAllMotors>
    Board2_DW.decision.brk_mode = EMERGENCY;
 8001e5c:	4b5a      	ldr	r3, [pc, #360]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001e5e:	2202      	movs	r2, #2
 8001e60:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
        break;
      }
    }
  }
}
 8001e64:	e0ac      	b.n	8001fc0 <Moving_obstacle_from_left_routi+0x194>
    b = Board2_stop_b_pressed();
 8001e66:	f7ff ff9b 	bl	8001da0 <Board2_stop_b_pressed>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8001e6e:	79fb      	ldrb	r3, [r7, #7]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d012      	beq.n	8001e9a <Moving_obstacle_from_left_routi+0x6e>
      Board2_DW.is_Moving_obstacle_from_left_ro = Board2_IN_NO_ACTIVE_CHILD;
 8001e74:	4b54      	ldr	r3, [pc, #336]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
      Board2_DW.is_Normal_voltage = Board2_IN_Stop_slow_routine;
 8001e7c:	4b52      	ldr	r3, [pc, #328]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001e7e:	220a      	movs	r2, #10
 8001e80:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
      Board2_DW.is_Stop_slow_routine = Board2_IN_Stop_slow;
 8001e84:	4b50      	ldr	r3, [pc, #320]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001e86:	2201      	movs	r2, #1
 8001e88:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
      Board2_stopAllMotors();
 8001e8c:	f7ff fe6a 	bl	8001b64 <Board2_stopAllMotors>
      Board2_DW.decision.brk_mode = NORMAL;
 8001e90:	4b4d      	ldr	r3, [pc, #308]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001e92:	2201      	movs	r2, #1
 8001e94:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8001e98:	e092      	b.n	8001fc0 <Moving_obstacle_from_left_routi+0x194>
      switch (Board2_DW.is_Moving_obstacle_from_left_ro) {
 8001e9a:	4b4b      	ldr	r3, [pc, #300]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001e9c:	f893 3119 	ldrb.w	r3, [r3, #281]	@ 0x119
 8001ea0:	2b03      	cmp	r3, #3
 8001ea2:	d050      	beq.n	8001f46 <Moving_obstacle_from_left_routi+0x11a>
 8001ea4:	2b03      	cmp	r3, #3
 8001ea6:	f300 808b 	bgt.w	8001fc0 <Moving_obstacle_from_left_routi+0x194>
 8001eaa:	2b01      	cmp	r3, #1
 8001eac:	d002      	beq.n	8001eb4 <Moving_obstacle_from_left_routi+0x88>
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	d009      	beq.n	8001ec6 <Moving_obstacle_from_left_routi+0x9a>
}
 8001eb2:	e085      	b.n	8001fc0 <Moving_obstacle_from_left_routi+0x194>
        Board2_DW.is_Moving_obstacle_from_left_ro = Board2_IN_NO_ACTIVE_CHILD;
 8001eb4:	4b44      	ldr	r3, [pc, #272]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
        Board2_DW.is_Normal_voltage = Board2_IN_Select_routine;
 8001ebc:	4b42      	ldr	r3, [pc, #264]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001ebe:	2208      	movs	r2, #8
 8001ec0:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
        break;
 8001ec4:	e07c      	b.n	8001fc0 <Moving_obstacle_from_left_routi+0x194>
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 8001ec6:	4b40      	ldr	r3, [pc, #256]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001ec8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ecc:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d104      	bne.n	8001ede <Moving_obstacle_from_left_routi+0xb2>
          b = Board2_roverStopped();
 8001ed4:	f7ff fd76 	bl	80019c4 <Board2_roverStopped>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	71fb      	strb	r3, [r7, #7]
 8001edc:	e001      	b.n	8001ee2 <Moving_obstacle_from_left_routi+0xb6>
          b = false;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8001ee2:	79fb      	ldrb	r3, [r7, #7]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d00a      	beq.n	8001efe <Moving_obstacle_from_left_routi+0xd2>
          Board2_DW.is_Moving_obstacle_from_left_ro = Board2_IN_Turn_left_k;
 8001ee8:	4b37      	ldr	r3, [pc, #220]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001eea:	2203      	movs	r2, #3
 8001eec:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
          Board2_turn_left();
 8001ef0:	f7ff fdd2 	bl	8001a98 <Board2_turn_left>
          Board2_DW.decision.brk_mode = NONE;
 8001ef4:	4b34      	ldr	r3, [pc, #208]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8001efc:	e05d      	b.n	8001fba <Moving_obstacle_from_left_routi+0x18e>
          b = Board2_near_obstacle();
 8001efe:	f7ff ff6d 	bl	8001ddc <Board2_near_obstacle>
 8001f02:	4603      	mov	r3, r0
 8001f04:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8001f06:	79fb      	ldrb	r3, [r7, #7]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d056      	beq.n	8001fba <Moving_obstacle_from_left_routi+0x18e>
            Board2_DW.is_Moving_obstacle_from_left_ro =
 8001f0c:	4b2e      	ldr	r3, [pc, #184]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
            Board2_DW.is_Normal_voltage = Boar_IN_Emergency_sonar_routine;
 8001f14:	4b2c      	ldr	r3, [pc, #176]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001f16:	2203      	movs	r2, #3
 8001f18:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
            Board2_DW.angle = 0.0F;
 8001f1c:	4b2a      	ldr	r3, [pc, #168]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001f1e:	f04f 0200 	mov.w	r2, #0
 8001f22:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board2_DW.prevYaw = 0.0F;
 8001f26:	4b28      	ldr	r3, [pc, #160]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001f28:	f04f 0200 	mov.w	r2, #0
 8001f2c:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board2_DW.is_Emergency_sonar_routine = Board2_IN_Emergency_sonar;
 8001f30:	4b25      	ldr	r3, [pc, #148]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001f32:	2201      	movs	r2, #1
 8001f34:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
            Board2_stopAllMotors();
 8001f38:	f7ff fe14 	bl	8001b64 <Board2_stopAllMotors>
            Board2_DW.decision.brk_mode = EMERGENCY;
 8001f3c:	4b22      	ldr	r3, [pc, #136]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001f3e:	2202      	movs	r2, #2
 8001f40:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8001f44:	e039      	b.n	8001fba <Moving_obstacle_from_left_routi+0x18e>
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 8001f46:	4b20      	ldr	r3, [pc, #128]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001f48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f4c:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d134      	bne.n	8001fbe <Moving_obstacle_from_left_routi+0x192>
          Board2_update_angle(Board2_DW.global_state.stateB2.gyroYaw);
 8001f54:	4b1c      	ldr	r3, [pc, #112]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001f56:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8001f5a:	eeb0 0a67 	vmov.f32	s0, s15
 8001f5e:	f7ff fdd7 	bl	8001b10 <Board2_update_angle>
          if (fabsf(Board2_DW.angle) >= Board2_TURN_ANGLE) {
 8001f62:	4b19      	ldr	r3, [pc, #100]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001f64:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8001f68:	eef0 7ae7 	vabs.f32	s15, s15
 8001f6c:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001fcc <Moving_obstacle_from_left_routi+0x1a0>
 8001f70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f78:	db14      	blt.n	8001fa4 <Moving_obstacle_from_left_routi+0x178>
            Board2_DW.angle = 0.0F;
 8001f7a:	4b13      	ldr	r3, [pc, #76]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001f7c:	f04f 0200 	mov.w	r2, #0
 8001f80:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board2_DW.prevYaw = 0.0F;
 8001f84:	4b10      	ldr	r3, [pc, #64]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001f86:	f04f 0200 	mov.w	r2, #0
 8001f8a:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board2_DW.is_Moving_obstacle_from_left_ro =
 8001f8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001f90:	2201      	movs	r2, #1
 8001f92:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
            Board2_stopAllMotors();
 8001f96:	f7ff fde5 	bl	8001b64 <Board2_stopAllMotors>
            Board2_DW.decision.brk_mode = NONE;
 8001f9a:	4b0b      	ldr	r3, [pc, #44]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8001fa2:	e00c      	b.n	8001fbe <Moving_obstacle_from_left_routi+0x192>
            Board2_DW.is_Moving_obstacle_from_left_ro = Board2_IN_Turn_left_k;
 8001fa4:	4b08      	ldr	r3, [pc, #32]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001fa6:	2203      	movs	r2, #3
 8001fa8:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
            Board2_turn_left();
 8001fac:	f7ff fd74 	bl	8001a98 <Board2_turn_left>
            Board2_DW.decision.brk_mode = NONE;
 8001fb0:	4b05      	ldr	r3, [pc, #20]	@ (8001fc8 <Moving_obstacle_from_left_routi+0x19c>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8001fb8:	e001      	b.n	8001fbe <Moving_obstacle_from_left_routi+0x192>
        break;
 8001fba:	bf00      	nop
 8001fbc:	e000      	b.n	8001fc0 <Moving_obstacle_from_left_routi+0x194>
        break;
 8001fbe:	bf00      	nop
}
 8001fc0:	bf00      	nop
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	200001f8 	.word	0x200001f8
 8001fcc:	42340000 	.word	0x42340000

08001fd0 <Moving_obstacle_from_right_rout>:

/* Function for Chart: '<Root>/Board2' */
static void Moving_obstacle_from_right_rout(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board2_emergency_b_pressed();
 8001fd6:	f7ff fd41 	bl	8001a5c <Board2_emergency_b_pressed>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8001fde:	79fb      	ldrb	r3, [r7, #7]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d012      	beq.n	800200a <Moving_obstacle_from_right_rout+0x3a>
    Board2_DW.is_Moving_obstacle_from_right_r = Board2_IN_NO_ACTIVE_CHILD;
 8001fe4:	4b61      	ldr	r3, [pc, #388]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
    Board2_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8001fec:	4b5f      	ldr	r3, [pc, #380]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 8001fee:	2202      	movs	r2, #2
 8001ff0:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
    Board2_DW.is_Emergency_button_routine = Board2_IN_Emergency_button;
 8001ff4:	4b5d      	ldr	r3, [pc, #372]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    Board2_stopAllMotors();
 8001ffc:	f7ff fdb2 	bl	8001b64 <Board2_stopAllMotors>
    Board2_DW.decision.brk_mode = EMERGENCY;
 8002000:	4b5a      	ldr	r3, [pc, #360]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 8002002:	2202      	movs	r2, #2
 8002004:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
        break;
      }
    }
  }
}
 8002008:	e0ac      	b.n	8002164 <Moving_obstacle_from_right_rout+0x194>
    b = Board2_stop_b_pressed();
 800200a:	f7ff fec9 	bl	8001da0 <Board2_stop_b_pressed>
 800200e:	4603      	mov	r3, r0
 8002010:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8002012:	79fb      	ldrb	r3, [r7, #7]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d012      	beq.n	800203e <Moving_obstacle_from_right_rout+0x6e>
      Board2_DW.is_Moving_obstacle_from_right_r = Board2_IN_NO_ACTIVE_CHILD;
 8002018:	4b54      	ldr	r3, [pc, #336]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 800201a:	2200      	movs	r2, #0
 800201c:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
      Board2_DW.is_Normal_voltage = Board2_IN_Stop_slow_routine;
 8002020:	4b52      	ldr	r3, [pc, #328]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 8002022:	220a      	movs	r2, #10
 8002024:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
      Board2_DW.is_Stop_slow_routine = Board2_IN_Stop_slow;
 8002028:	4b50      	ldr	r3, [pc, #320]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 800202a:	2201      	movs	r2, #1
 800202c:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
      Board2_stopAllMotors();
 8002030:	f7ff fd98 	bl	8001b64 <Board2_stopAllMotors>
      Board2_DW.decision.brk_mode = NORMAL;
 8002034:	4b4d      	ldr	r3, [pc, #308]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 8002036:	2201      	movs	r2, #1
 8002038:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 800203c:	e092      	b.n	8002164 <Moving_obstacle_from_right_rout+0x194>
      switch (Board2_DW.is_Moving_obstacle_from_right_r) {
 800203e:	4b4b      	ldr	r3, [pc, #300]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 8002040:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8002044:	2b03      	cmp	r3, #3
 8002046:	d050      	beq.n	80020ea <Moving_obstacle_from_right_rout+0x11a>
 8002048:	2b03      	cmp	r3, #3
 800204a:	f300 808b 	bgt.w	8002164 <Moving_obstacle_from_right_rout+0x194>
 800204e:	2b01      	cmp	r3, #1
 8002050:	d002      	beq.n	8002058 <Moving_obstacle_from_right_rout+0x88>
 8002052:	2b02      	cmp	r3, #2
 8002054:	d009      	beq.n	800206a <Moving_obstacle_from_right_rout+0x9a>
}
 8002056:	e085      	b.n	8002164 <Moving_obstacle_from_right_rout+0x194>
        Board2_DW.is_Moving_obstacle_from_right_r = Board2_IN_NO_ACTIVE_CHILD;
 8002058:	4b44      	ldr	r3, [pc, #272]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 800205a:	2200      	movs	r2, #0
 800205c:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
        Board2_DW.is_Normal_voltage = Board2_IN_Select_routine;
 8002060:	4b42      	ldr	r3, [pc, #264]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 8002062:	2208      	movs	r2, #8
 8002064:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
        break;
 8002068:	e07c      	b.n	8002164 <Moving_obstacle_from_right_rout+0x194>
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 800206a:	4b40      	ldr	r3, [pc, #256]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 800206c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002070:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002074:	4293      	cmp	r3, r2
 8002076:	d104      	bne.n	8002082 <Moving_obstacle_from_right_rout+0xb2>
          b = Board2_roverStopped();
 8002078:	f7ff fca4 	bl	80019c4 <Board2_roverStopped>
 800207c:	4603      	mov	r3, r0
 800207e:	71fb      	strb	r3, [r7, #7]
 8002080:	e001      	b.n	8002086 <Moving_obstacle_from_right_rout+0xb6>
          b = false;
 8002082:	2300      	movs	r3, #0
 8002084:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8002086:	79fb      	ldrb	r3, [r7, #7]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d00a      	beq.n	80020a2 <Moving_obstacle_from_right_rout+0xd2>
          Board2_DW.is_Moving_obstacle_from_right_r = Board2_IN_Turn_right_j;
 800208c:	4b37      	ldr	r3, [pc, #220]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 800208e:	2203      	movs	r2, #3
 8002090:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
          Board2_turn_right();
 8002094:	f7ff fd1e 	bl	8001ad4 <Board2_turn_right>
          Board2_DW.decision.brk_mode = NONE;
 8002098:	4b34      	ldr	r3, [pc, #208]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 800209a:	2200      	movs	r2, #0
 800209c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 80020a0:	e05d      	b.n	800215e <Moving_obstacle_from_right_rout+0x18e>
          b = Board2_near_obstacle();
 80020a2:	f7ff fe9b 	bl	8001ddc <Board2_near_obstacle>
 80020a6:	4603      	mov	r3, r0
 80020a8:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80020aa:	79fb      	ldrb	r3, [r7, #7]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d056      	beq.n	800215e <Moving_obstacle_from_right_rout+0x18e>
            Board2_DW.is_Moving_obstacle_from_right_r =
 80020b0:	4b2e      	ldr	r3, [pc, #184]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
            Board2_DW.is_Normal_voltage = Boar_IN_Emergency_sonar_routine;
 80020b8:	4b2c      	ldr	r3, [pc, #176]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 80020ba:	2203      	movs	r2, #3
 80020bc:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
            Board2_DW.angle = 0.0F;
 80020c0:	4b2a      	ldr	r3, [pc, #168]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 80020c2:	f04f 0200 	mov.w	r2, #0
 80020c6:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board2_DW.prevYaw = 0.0F;
 80020ca:	4b28      	ldr	r3, [pc, #160]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 80020cc:	f04f 0200 	mov.w	r2, #0
 80020d0:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board2_DW.is_Emergency_sonar_routine = Board2_IN_Emergency_sonar;
 80020d4:	4b25      	ldr	r3, [pc, #148]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 80020d6:	2201      	movs	r2, #1
 80020d8:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
            Board2_stopAllMotors();
 80020dc:	f7ff fd42 	bl	8001b64 <Board2_stopAllMotors>
            Board2_DW.decision.brk_mode = EMERGENCY;
 80020e0:	4b22      	ldr	r3, [pc, #136]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 80020e2:	2202      	movs	r2, #2
 80020e4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 80020e8:	e039      	b.n	800215e <Moving_obstacle_from_right_rout+0x18e>
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 80020ea:	4b20      	ldr	r3, [pc, #128]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 80020ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020f0:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d134      	bne.n	8002162 <Moving_obstacle_from_right_rout+0x192>
          Board2_update_angle(Board2_DW.global_state.stateB2.gyroYaw);
 80020f8:	4b1c      	ldr	r3, [pc, #112]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 80020fa:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 80020fe:	eeb0 0a67 	vmov.f32	s0, s15
 8002102:	f7ff fd05 	bl	8001b10 <Board2_update_angle>
          if (fabsf(Board2_DW.angle) >= Board2_TURN_ANGLE) {
 8002106:	4b19      	ldr	r3, [pc, #100]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 8002108:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 800210c:	eef0 7ae7 	vabs.f32	s15, s15
 8002110:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002170 <Moving_obstacle_from_right_rout+0x1a0>
 8002114:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800211c:	db14      	blt.n	8002148 <Moving_obstacle_from_right_rout+0x178>
            Board2_DW.angle = 0.0F;
 800211e:	4b13      	ldr	r3, [pc, #76]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 8002120:	f04f 0200 	mov.w	r2, #0
 8002124:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board2_DW.prevYaw = 0.0F;
 8002128:	4b10      	ldr	r3, [pc, #64]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 800212a:	f04f 0200 	mov.w	r2, #0
 800212e:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board2_DW.is_Moving_obstacle_from_right_r =
 8002132:	4b0e      	ldr	r3, [pc, #56]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 8002134:	2201      	movs	r2, #1
 8002136:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
            Board2_stopAllMotors();
 800213a:	f7ff fd13 	bl	8001b64 <Board2_stopAllMotors>
            Board2_DW.decision.brk_mode = NONE;
 800213e:	4b0b      	ldr	r3, [pc, #44]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 8002140:	2200      	movs	r2, #0
 8002142:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002146:	e00c      	b.n	8002162 <Moving_obstacle_from_right_rout+0x192>
            Board2_DW.is_Moving_obstacle_from_right_r = Board2_IN_Turn_right_j;
 8002148:	4b08      	ldr	r3, [pc, #32]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 800214a:	2203      	movs	r2, #3
 800214c:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
            Board2_turn_right();
 8002150:	f7ff fcc0 	bl	8001ad4 <Board2_turn_right>
            Board2_DW.decision.brk_mode = NONE;
 8002154:	4b05      	ldr	r3, [pc, #20]	@ (800216c <Moving_obstacle_from_right_rout+0x19c>)
 8002156:	2200      	movs	r2, #0
 8002158:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 800215c:	e001      	b.n	8002162 <Moving_obstacle_from_right_rout+0x192>
        break;
 800215e:	bf00      	nop
 8002160:	e000      	b.n	8002164 <Moving_obstacle_from_right_rout+0x194>
        break;
 8002162:	bf00      	nop
}
 8002164:	bf00      	nop
 8002166:	3708      	adds	r7, #8
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	200001f8 	.word	0x200001f8
 8002170:	42340000 	.word	0x42340000

08002174 <Board2_roverMovingForward>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_roverMovingForward(void)
{
 8002174:	b480      	push	{r7}
 8002176:	b085      	sub	sp, #20
 8002178:	af00      	add	r7, sp, #0
  int32_T k;
  boolean_T x[4];
  boolean_T exitg1;
  boolean_T y;
  x[0] = (Board2_DW.global_state.stateB1.velocity_FA > 0);
 800217a:	4b23      	ldr	r3, [pc, #140]	@ (8002208 <Board2_roverMovingForward+0x94>)
 800217c:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8002180:	2b00      	cmp	r3, #0
 8002182:	bfcc      	ite	gt
 8002184:	2301      	movgt	r3, #1
 8002186:	2300      	movle	r3, #0
 8002188:	b2db      	uxtb	r3, r3
 800218a:	713b      	strb	r3, [r7, #4]
  x[1] = (Board2_DW.global_state.stateB1.velocity_FB > 0);
 800218c:	4b1e      	ldr	r3, [pc, #120]	@ (8002208 <Board2_roverMovingForward+0x94>)
 800218e:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8002192:	2b00      	cmp	r3, #0
 8002194:	bfcc      	ite	gt
 8002196:	2301      	movgt	r3, #1
 8002198:	2300      	movle	r3, #0
 800219a:	b2db      	uxtb	r3, r3
 800219c:	717b      	strb	r3, [r7, #5]
  x[2] = (Board2_DW.global_state.stateB1.velocity_BA > 0);
 800219e:	4b1a      	ldr	r3, [pc, #104]	@ (8002208 <Board2_roverMovingForward+0x94>)
 80021a0:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	bfcc      	ite	gt
 80021a8:	2301      	movgt	r3, #1
 80021aa:	2300      	movle	r3, #0
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	71bb      	strb	r3, [r7, #6]
  x[3] = (Board2_DW.global_state.stateB1.velocity_BB > 0);
 80021b0:	4b15      	ldr	r3, [pc, #84]	@ (8002208 <Board2_roverMovingForward+0x94>)
 80021b2:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	bfcc      	ite	gt
 80021ba:	2301      	movgt	r3, #1
 80021bc:	2300      	movle	r3, #0
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	71fb      	strb	r3, [r7, #7]
  y = true;
 80021c2:	2301      	movs	r3, #1
 80021c4:	72bb      	strb	r3, [r7, #10]
  k = 0;
 80021c6:	2300      	movs	r3, #0
 80021c8:	60fb      	str	r3, [r7, #12]
  exitg1 = false;
 80021ca:	2300      	movs	r3, #0
 80021cc:	72fb      	strb	r3, [r7, #11]
  while ((!exitg1) && (k < 4)) {
 80021ce:	e00d      	b.n	80021ec <Board2_roverMovingForward+0x78>
    if (!x[k]) {
 80021d0:	1d3a      	adds	r2, r7, #4
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	4413      	add	r3, r2
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d104      	bne.n	80021e6 <Board2_roverMovingForward+0x72>
      y = false;
 80021dc:	2300      	movs	r3, #0
 80021de:	72bb      	strb	r3, [r7, #10]
      exitg1 = true;
 80021e0:	2301      	movs	r3, #1
 80021e2:	72fb      	strb	r3, [r7, #11]
 80021e4:	e002      	b.n	80021ec <Board2_roverMovingForward+0x78>
    } else {
      k++;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	3301      	adds	r3, #1
 80021ea:	60fb      	str	r3, [r7, #12]
  while ((!exitg1) && (k < 4)) {
 80021ec:	7afb      	ldrb	r3, [r7, #11]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d102      	bne.n	80021f8 <Board2_roverMovingForward+0x84>
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	2b03      	cmp	r3, #3
 80021f6:	ddeb      	ble.n	80021d0 <Board2_roverMovingForward+0x5c>
    }
  }

  return y;
 80021f8:	7abb      	ldrb	r3, [r7, #10]
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	3714      	adds	r7, #20
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr
 8002206:	bf00      	nop
 8002208:	200001f8 	.word	0x200001f8

0800220c <Board2_emergency_s_routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_emergency_s_routine(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8002212:	4b11      	ldr	r3, [pc, #68]	@ (8002258 <Board2_emergency_s_routine+0x4c>)
 8002214:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002218:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800221c:	4293      	cmp	r3, r2
 800221e:	d113      	bne.n	8002248 <Board2_emergency_s_routine+0x3c>
      ((Board2_DW.global_state.stateB2.sonar1 <= Board2_IMM_DISTANCE) ||
 8002220:	4b0d      	ldr	r3, [pc, #52]	@ (8002258 <Board2_emergency_s_routine+0x4c>)
 8002222:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
  if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8002226:	2b46      	cmp	r3, #70	@ 0x46
 8002228:	d909      	bls.n	800223e <Board2_emergency_s_routine+0x32>
       (Board2_DW.global_state.stateB2.sonar2 <= Board2_IMM_DISTANCE) ||
 800222a:	4b0b      	ldr	r3, [pc, #44]	@ (8002258 <Board2_emergency_s_routine+0x4c>)
 800222c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
      ((Board2_DW.global_state.stateB2.sonar1 <= Board2_IMM_DISTANCE) ||
 8002230:	2b46      	cmp	r3, #70	@ 0x46
 8002232:	d904      	bls.n	800223e <Board2_emergency_s_routine+0x32>
       (Board2_DW.global_state.stateB2.sonar3 <= Board2_IMM_DISTANCE))) {
 8002234:	4b08      	ldr	r3, [pc, #32]	@ (8002258 <Board2_emergency_s_routine+0x4c>)
 8002236:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
       (Board2_DW.global_state.stateB2.sonar2 <= Board2_IMM_DISTANCE) ||
 800223a:	2b46      	cmp	r3, #70	@ 0x46
 800223c:	d804      	bhi.n	8002248 <Board2_emergency_s_routine+0x3c>
    y = Board2_roverMovingForward();
 800223e:	f7ff ff99 	bl	8002174 <Board2_roverMovingForward>
 8002242:	4603      	mov	r3, r0
 8002244:	71fb      	strb	r3, [r7, #7]
 8002246:	e001      	b.n	800224c <Board2_emergency_s_routine+0x40>
  } else {
    y = false;
 8002248:	2300      	movs	r3, #0
 800224a:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 800224c:	79fb      	ldrb	r3, [r7, #7]
}
 800224e:	4618      	mov	r0, r3
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	200001f8 	.word	0x200001f8

0800225c <Board2_mov_obs_r_routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_mov_obs_r_routine(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8002262:	4b11      	ldr	r3, [pc, #68]	@ (80022a8 <Board2_mov_obs_r_routine+0x4c>)
 8002264:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002268:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800226c:	4293      	cmp	r3, r2
 800226e:	d113      	bne.n	8002298 <Board2_mov_obs_r_routine+0x3c>
      (Board2_DW.global_state.mov_obs == MOVING_FROM_RIGHT)) {
 8002270:	4b0d      	ldr	r3, [pc, #52]	@ (80022a8 <Board2_mov_obs_r_routine+0x4c>)
 8002272:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8002276:	2b02      	cmp	r3, #2
 8002278:	d10e      	bne.n	8002298 <Board2_mov_obs_r_routine+0x3c>
    y = (Board2_roverMovingForward() && Board2_DW.global_state.obs_detection);
 800227a:	f7ff ff7b 	bl	8002174 <Board2_roverMovingForward>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d006      	beq.n	8002292 <Board2_mov_obs_r_routine+0x36>
 8002284:	4b08      	ldr	r3, [pc, #32]	@ (80022a8 <Board2_mov_obs_r_routine+0x4c>)
 8002286:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 800228a:	2b00      	cmp	r3, #0
 800228c:	d001      	beq.n	8002292 <Board2_mov_obs_r_routine+0x36>
 800228e:	2301      	movs	r3, #1
 8002290:	e000      	b.n	8002294 <Board2_mov_obs_r_routine+0x38>
 8002292:	2300      	movs	r3, #0
 8002294:	71fb      	strb	r3, [r7, #7]
 8002296:	e001      	b.n	800229c <Board2_mov_obs_r_routine+0x40>
  } else {
    y = false;
 8002298:	2300      	movs	r3, #0
 800229a:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 800229c:	79fb      	ldrb	r3, [r7, #7]
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3708      	adds	r7, #8
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	200001f8 	.word	0x200001f8

080022ac <Board2_mov_obs_l_routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_mov_obs_l_routine(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 80022b2:	4b11      	ldr	r3, [pc, #68]	@ (80022f8 <Board2_mov_obs_l_routine+0x4c>)
 80022b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022b8:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80022bc:	4293      	cmp	r3, r2
 80022be:	d113      	bne.n	80022e8 <Board2_mov_obs_l_routine+0x3c>
      (Board2_DW.global_state.mov_obs == MOVING_FROM_LEFT)) {
 80022c0:	4b0d      	ldr	r3, [pc, #52]	@ (80022f8 <Board2_mov_obs_l_routine+0x4c>)
 80022c2:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 80022c6:	2b01      	cmp	r3, #1
 80022c8:	d10e      	bne.n	80022e8 <Board2_mov_obs_l_routine+0x3c>
    y = (Board2_roverMovingForward() && Board2_DW.global_state.obs_detection);
 80022ca:	f7ff ff53 	bl	8002174 <Board2_roverMovingForward>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d006      	beq.n	80022e2 <Board2_mov_obs_l_routine+0x36>
 80022d4:	4b08      	ldr	r3, [pc, #32]	@ (80022f8 <Board2_mov_obs_l_routine+0x4c>)
 80022d6:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d001      	beq.n	80022e2 <Board2_mov_obs_l_routine+0x36>
 80022de:	2301      	movs	r3, #1
 80022e0:	e000      	b.n	80022e4 <Board2_mov_obs_l_routine+0x38>
 80022e2:	2300      	movs	r3, #0
 80022e4:	71fb      	strb	r3, [r7, #7]
 80022e6:	e001      	b.n	80022ec <Board2_mov_obs_l_routine+0x40>
  } else {
    y = false;
 80022e8:	2300      	movs	r3, #0
 80022ea:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 80022ec:	79fb      	ldrb	r3, [r7, #7]
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3708      	adds	r7, #8
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	200001f8 	.word	0x200001f8

080022fc <Board2_stop_slow_routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_stop_slow_routine(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent == Board2_event_STEP) {
 8002302:	4b18      	ldr	r3, [pc, #96]	@ (8002364 <Board2_stop_slow_routine+0x68>)
 8002304:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002308:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800230c:	4293      	cmp	r3, r2
 800230e:	d121      	bne.n	8002354 <Board2_stop_slow_routine+0x58>
    if ((Board2_DW.global_state.stateB2.sonar2 <= Board2_MAX_DISTANCE) &&
 8002310:	4b14      	ldr	r3, [pc, #80]	@ (8002364 <Board2_stop_slow_routine+0x68>)
 8002312:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002316:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800231a:	d80c      	bhi.n	8002336 <Board2_stop_slow_routine+0x3a>
        Board2_roverMovingForward() && Board2_DW.global_state.obs_detection) {
 800231c:	f7ff ff2a 	bl	8002174 <Board2_roverMovingForward>
 8002320:	4603      	mov	r3, r0
    if ((Board2_DW.global_state.stateB2.sonar2 <= Board2_MAX_DISTANCE) &&
 8002322:	2b00      	cmp	r3, #0
 8002324:	d007      	beq.n	8002336 <Board2_stop_slow_routine+0x3a>
        Board2_roverMovingForward() && Board2_DW.global_state.obs_detection) {
 8002326:	4b0f      	ldr	r3, [pc, #60]	@ (8002364 <Board2_stop_slow_routine+0x68>)
 8002328:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 800232c:	2b00      	cmp	r3, #0
 800232e:	d002      	beq.n	8002336 <Board2_stop_slow_routine+0x3a>
      y = true;
 8002330:	2301      	movs	r3, #1
 8002332:	71fb      	strb	r3, [r7, #7]
 8002334:	e010      	b.n	8002358 <Board2_stop_slow_routine+0x5c>
    } else {
      y = (Board2_DW.global_state.stateB2.button3 &&
 8002336:	4b0b      	ldr	r3, [pc, #44]	@ (8002364 <Board2_stop_slow_routine+0x68>)
 8002338:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 800233c:	2b00      	cmp	r3, #0
 800233e:	d006      	beq.n	800234e <Board2_stop_slow_routine+0x52>
           (Board2_DW.global_state.stateB2.controller_battery >
 8002340:	4b08      	ldr	r3, [pc, #32]	@ (8002364 <Board2_stop_slow_routine+0x68>)
 8002342:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
      y = (Board2_DW.global_state.stateB2.button3 &&
 8002346:	2b05      	cmp	r3, #5
 8002348:	d901      	bls.n	800234e <Board2_stop_slow_routine+0x52>
 800234a:	2301      	movs	r3, #1
 800234c:	e000      	b.n	8002350 <Board2_stop_slow_routine+0x54>
 800234e:	2300      	movs	r3, #0
 8002350:	71fb      	strb	r3, [r7, #7]
 8002352:	e001      	b.n	8002358 <Board2_stop_slow_routine+0x5c>
            Board2_LOW_CONTROLLER_BATTERY));
    }
  } else {
    y = false;
 8002354:	2300      	movs	r3, #0
 8002356:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 8002358:	79fb      	ldrb	r3, [r7, #7]
}
 800235a:	4618      	mov	r0, r3
 800235c:	3708      	adds	r7, #8
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	200001f8 	.word	0x200001f8

08002368 <low_controller_battery_routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T low_controller_battery_routine(void)
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 800236c:	4b0a      	ldr	r3, [pc, #40]	@ (8002398 <low_controller_battery_routine+0x30>)
 800236e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002372:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002376:	4293      	cmp	r3, r2
 8002378:	d106      	bne.n	8002388 <low_controller_battery_routine+0x20>
    (Board2_DW.global_state.stateB2.controller_battery <=
 800237a:	4b07      	ldr	r3, [pc, #28]	@ (8002398 <low_controller_battery_routine+0x30>)
 800237c:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8002380:	2b05      	cmp	r3, #5
 8002382:	d801      	bhi.n	8002388 <low_controller_battery_routine+0x20>
 8002384:	2301      	movs	r3, #1
 8002386:	e000      	b.n	800238a <low_controller_battery_routine+0x22>
 8002388:	2300      	movs	r3, #0
 800238a:	b2db      	uxtb	r3, r3
     Board2_LOW_CONTROLLER_BATTERY);
}
 800238c:	4618      	mov	r0, r3
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr
 8002396:	bf00      	nop
 8002398:	200001f8 	.word	0x200001f8

0800239c <Board2_spec_retro_routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_spec_retro_routine(void)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent == Board2_event_STEP) {
 80023a2:	4b13      	ldr	r3, [pc, #76]	@ (80023f0 <Board2_spec_retro_routine+0x54>)
 80023a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023a8:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d118      	bne.n	80023e2 <Board2_spec_retro_routine+0x46>
    y = (Board2_roverStopped() && ((Board2_DW.global_state.stateB2.controller_y <
 80023b0:	f7ff fb08 	bl	80019c4 <Board2_roverStopped>
 80023b4:	4603      	mov	r3, r0
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d010      	beq.n	80023dc <Board2_spec_retro_routine+0x40>
 80023ba:	4b0d      	ldr	r3, [pc, #52]	@ (80023f0 <Board2_spec_retro_routine+0x54>)
 80023bc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80023c0:	2bfe      	cmp	r3, #254	@ 0xfe
 80023c2:	d80b      	bhi.n	80023dc <Board2_spec_retro_routine+0x40>
           Board2_CONTROLLER_ZERO) &&
          (Board2_DW.global_state.stateB2.controller_x == Board2_CONTROLLER_ZERO)
 80023c4:	4b0a      	ldr	r3, [pc, #40]	@ (80023f0 <Board2_spec_retro_routine+0x54>)
 80023c6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
           Board2_CONTROLLER_ZERO) &&
 80023ca:	2bff      	cmp	r3, #255	@ 0xff
 80023cc:	d106      	bne.n	80023dc <Board2_spec_retro_routine+0x40>
          && Board2_DW.global_state.spc_retro));
 80023ce:	4b08      	ldr	r3, [pc, #32]	@ (80023f0 <Board2_spec_retro_routine+0x54>)
 80023d0:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d001      	beq.n	80023dc <Board2_spec_retro_routine+0x40>
    y = (Board2_roverStopped() && ((Board2_DW.global_state.stateB2.controller_y <
 80023d8:	2301      	movs	r3, #1
 80023da:	e000      	b.n	80023de <Board2_spec_retro_routine+0x42>
 80023dc:	2300      	movs	r3, #0
 80023de:	71fb      	strb	r3, [r7, #7]
 80023e0:	e001      	b.n	80023e6 <Board2_spec_retro_routine+0x4a>
  } else {
    y = false;
 80023e2:	2300      	movs	r3, #0
 80023e4:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 80023e6:	79fb      	ldrb	r3, [r7, #7]
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3708      	adds	r7, #8
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	200001f8 	.word	0x200001f8

080023f4 <Board2_no_mov_routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_no_mov_routine(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent == Board2_event_STEP) {
 80023fa:	4b14      	ldr	r3, [pc, #80]	@ (800244c <Board2_no_mov_routine+0x58>)
 80023fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002400:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002404:	4293      	cmp	r3, r2
 8002406:	d119      	bne.n	800243c <Board2_no_mov_routine+0x48>
    y = (Board2_roverStopped() && ((Board2_DW.global_state.stateB2.sonar2 <=
 8002408:	f7ff fadc 	bl	80019c4 <Board2_roverStopped>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d011      	beq.n	8002436 <Board2_no_mov_routine+0x42>
 8002412:	4b0e      	ldr	r3, [pc, #56]	@ (800244c <Board2_no_mov_routine+0x58>)
 8002414:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002418:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800241c:	d80b      	bhi.n	8002436 <Board2_no_mov_routine+0x42>
           Board2_MAX_DISTANCE) && (Board2_DW.global_state.stateB2.controller_y >
 800241e:	4b0b      	ldr	r3, [pc, #44]	@ (800244c <Board2_no_mov_routine+0x58>)
 8002420:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002424:	2bff      	cmp	r3, #255	@ 0xff
 8002426:	d906      	bls.n	8002436 <Board2_no_mov_routine+0x42>
           Board2_CONTROLLER_ZERO) && Board2_DW.global_state.obs_detection));
 8002428:	4b08      	ldr	r3, [pc, #32]	@ (800244c <Board2_no_mov_routine+0x58>)
 800242a:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 800242e:	2b00      	cmp	r3, #0
 8002430:	d001      	beq.n	8002436 <Board2_no_mov_routine+0x42>
    y = (Board2_roverStopped() && ((Board2_DW.global_state.stateB2.sonar2 <=
 8002432:	2301      	movs	r3, #1
 8002434:	e000      	b.n	8002438 <Board2_no_mov_routine+0x44>
 8002436:	2300      	movs	r3, #0
 8002438:	71fb      	strb	r3, [r7, #7]
 800243a:	e001      	b.n	8002440 <Board2_no_mov_routine+0x4c>
  } else {
    y = false;
 800243c:	2300      	movs	r3, #0
 800243e:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 8002440:	79fb      	ldrb	r3, [r7, #7]
}
 8002442:	4618      	mov	r0, r3
 8002444:	3708      	adds	r7, #8
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	200001f8 	.word	0x200001f8

08002450 <Board2_scale_controller>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_scale_controller(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b086      	sub	sp, #24
 8002454:	af00      	add	r7, sp, #0
  int32_T MAX_SPEED;
  real32_T forward;
  real32_T throttle;
  real32_T turn;
  if (Board2_DW.global_state.limit_vel) {
 8002456:	4b6f      	ldr	r3, [pc, #444]	@ (8002614 <Board2_scale_controller+0x1c4>)
 8002458:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 800245c:	2b00      	cmp	r3, #0
 800245e:	d002      	beq.n	8002466 <Board2_scale_controller+0x16>
    MAX_SPEED = (int32_T)Board2_LIMITED_RPM;
 8002460:	2350      	movs	r3, #80	@ 0x50
 8002462:	617b      	str	r3, [r7, #20]
 8002464:	e001      	b.n	800246a <Board2_scale_controller+0x1a>
  } else {
    MAX_SPEED = (int32_T)Board2_MAX_RPM;
 8002466:	2396      	movs	r3, #150	@ 0x96
 8002468:	617b      	str	r3, [r7, #20]
  }

  throttle = ((real32_T)Board2_DW.global_state.stateB2.controller_y -
 800246a:	4b6a      	ldr	r3, [pc, #424]	@ (8002614 <Board2_scale_controller+0x1c4>)
 800246c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002470:	ee07 3a90 	vmov	s15, r3
 8002474:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002478:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8002618 <Board2_scale_controller+0x1c8>
 800247c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002480:	eddf 6a65 	vldr	s13, [pc, #404]	@ 8002618 <Board2_scale_controller+0x1c8>
 8002484:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002488:	edc7 7a03 	vstr	s15, [r7, #12]
              Board2_CENTER) / Board2_CENTER;
  forward = throttle * (real32_T)MAX_SPEED;
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	ee07 3a90 	vmov	s15, r3
 8002492:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002496:	ed97 7a03 	vldr	s14, [r7, #12]
 800249a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800249e:	edc7 7a04 	vstr	s15, [r7, #16]
  turn = ((real32_T)Board2_DW.global_state.stateB2.controller_x - Board2_CENTER)
 80024a2:	4b5c      	ldr	r3, [pc, #368]	@ (8002614 <Board2_scale_controller+0x1c4>)
 80024a4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80024a8:	ee07 3a90 	vmov	s15, r3
 80024ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024b0:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8002618 <Board2_scale_controller+0x1c8>
 80024b4:	ee77 7ac7 	vsub.f32	s15, s15, s14
    / Board2_CENTER * (real32_T)MAX_SPEED;
 80024b8:	eddf 6a57 	vldr	s13, [pc, #348]	@ 8002618 <Board2_scale_controller+0x1c8>
 80024bc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	ee07 3a90 	vmov	s15, r3
 80024c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  turn = ((real32_T)Board2_DW.global_state.stateB2.controller_x - Board2_CENTER)
 80024ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024ce:	edc7 7a02 	vstr	s15, [r7, #8]
  if (fabsf(throttle) < Board2_PURE_TURN_EPS) {
 80024d2:	edd7 7a03 	vldr	s15, [r7, #12]
 80024d6:	eef0 7ae7 	vabs.f32	s15, s15
 80024da:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 800261c <Board2_scale_controller+0x1cc>
 80024de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024e6:	d503      	bpl.n	80024f0 <Board2_scale_controller+0xa0>
    forward = 0.0F;
 80024e8:	f04f 0300 	mov.w	r3, #0
 80024ec:	613b      	str	r3, [r7, #16]
 80024ee:	e035      	b.n	800255c <Board2_scale_controller+0x10c>
  } else {
    throttle = fabsf(forward) * Board2_TURN_RATIO;
 80024f0:	edd7 7a04 	vldr	s15, [r7, #16]
 80024f4:	eef0 7ae7 	vabs.f32	s15, s15
 80024f8:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8002620 <Board2_scale_controller+0x1d0>
 80024fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002500:	edc7 7a03 	vstr	s15, [r7, #12]
    if (fabsf(turn) > throttle) {
 8002504:	edd7 7a02 	vldr	s15, [r7, #8]
 8002508:	eef0 7ae7 	vabs.f32	s15, s15
 800250c:	ed97 7a03 	vldr	s14, [r7, #12]
 8002510:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002518:	d520      	bpl.n	800255c <Board2_scale_controller+0x10c>
      int32_T tmp;
      if (turn < 0.0F) {
 800251a:	edd7 7a02 	vldr	s15, [r7, #8]
 800251e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002522:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002526:	d503      	bpl.n	8002530 <Board2_scale_controller+0xe0>
        tmp = -1;
 8002528:	f04f 33ff 	mov.w	r3, #4294967295
 800252c:	607b      	str	r3, [r7, #4]
 800252e:	e00a      	b.n	8002546 <Board2_scale_controller+0xf6>
      } else {
        tmp = (turn > 0.0F);
 8002530:	edd7 7a02 	vldr	s15, [r7, #8]
 8002534:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800253c:	bfcc      	ite	gt
 800253e:	2301      	movgt	r3, #1
 8002540:	2300      	movle	r3, #0
 8002542:	b2db      	uxtb	r3, r3
 8002544:	607b      	str	r3, [r7, #4]
      }

      turn = (real32_T)tmp * throttle;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	ee07 3a90 	vmov	s15, r3
 800254c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002550:	ed97 7a03 	vldr	s14, [r7, #12]
 8002554:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002558:	edc7 7a02 	vstr	s15, [r7, #8]
    }
  }

  throttle = forward + turn;
 800255c:	ed97 7a04 	vldr	s14, [r7, #16]
 8002560:	edd7 7a02 	vldr	s15, [r7, #8]
 8002564:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002568:	edc7 7a03 	vstr	s15, [r7, #12]
  forward -= turn;
 800256c:	ed97 7a04 	vldr	s14, [r7, #16]
 8002570:	edd7 7a02 	vldr	s15, [r7, #8]
 8002574:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002578:	edc7 7a04 	vstr	s15, [r7, #16]
  turn = fmaxf(fabsf(throttle), fabsf(forward));
 800257c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002580:	eeb0 7ae7 	vabs.f32	s14, s15
 8002584:	edd7 7a04 	vldr	s15, [r7, #16]
 8002588:	eef0 7ae7 	vabs.f32	s15, s15
 800258c:	eef0 0a67 	vmov.f32	s1, s15
 8002590:	eeb0 0a47 	vmov.f32	s0, s14
 8002594:	f012 fa7e 	bl	8014a94 <fmaxf>
 8002598:	ed87 0a02 	vstr	s0, [r7, #8]
  if (turn > MAX_SPEED) {
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	ee07 3a90 	vmov	s15, r3
 80025a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025a6:	ed97 7a02 	vldr	s14, [r7, #8]
 80025aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80025ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025b2:	dd1a      	ble.n	80025ea <Board2_scale_controller+0x19a>
    turn = (real32_T)MAX_SPEED / turn;
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	ee07 3a90 	vmov	s15, r3
 80025ba:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80025be:	ed97 7a02 	vldr	s14, [r7, #8]
 80025c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025c6:	edc7 7a02 	vstr	s15, [r7, #8]
    throttle *= turn;
 80025ca:	ed97 7a03 	vldr	s14, [r7, #12]
 80025ce:	edd7 7a02 	vldr	s15, [r7, #8]
 80025d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025d6:	edc7 7a03 	vstr	s15, [r7, #12]
    forward *= turn;
 80025da:	ed97 7a04 	vldr	s14, [r7, #16]
 80025de:	edd7 7a02 	vldr	s15, [r7, #8]
 80025e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025e6:	edc7 7a04 	vstr	s15, [r7, #16]
  }

  Board2_DW.decision.rif_FA = throttle;
 80025ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002614 <Board2_scale_controller+0x1c4>)
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  Board2_DW.decision.rif_BA = throttle;
 80025f2:	4a08      	ldr	r2, [pc, #32]	@ (8002614 <Board2_scale_controller+0x1c4>)
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  Board2_DW.decision.rif_FB = forward;
 80025fa:	4a06      	ldr	r2, [pc, #24]	@ (8002614 <Board2_scale_controller+0x1c4>)
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  Board2_DW.decision.rif_BB = forward;
 8002602:	4a04      	ldr	r2, [pc, #16]	@ (8002614 <Board2_scale_controller+0x1c4>)
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800260a:	bf00      	nop
 800260c:	3718      	adds	r7, #24
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	200001f8 	.word	0x200001f8
 8002618:	437f0000 	.word	0x437f0000
 800261c:	3c23d70a 	.word	0x3c23d70a
 8002620:	3eb33333 	.word	0x3eb33333

08002624 <Board2_turn_back>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_turn_back(void)
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0
  Board2_DW.decision.rif_FA = Board2_TURN_BACK_RPM;
 8002628:	4b0a      	ldr	r3, [pc, #40]	@ (8002654 <Board2_turn_back+0x30>)
 800262a:	4a0b      	ldr	r2, [pc, #44]	@ (8002658 <Board2_turn_back+0x34>)
 800262c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board2_DW.decision.rif_FB = -40.0F;
 8002630:	4b08      	ldr	r3, [pc, #32]	@ (8002654 <Board2_turn_back+0x30>)
 8002632:	4a0a      	ldr	r2, [pc, #40]	@ (800265c <Board2_turn_back+0x38>)
 8002634:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board2_DW.decision.rif_BA = Board2_TURN_BACK_RPM;
 8002638:	4b06      	ldr	r3, [pc, #24]	@ (8002654 <Board2_turn_back+0x30>)
 800263a:	4a07      	ldr	r2, [pc, #28]	@ (8002658 <Board2_turn_back+0x34>)
 800263c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board2_DW.decision.rif_BB = -40.0F;
 8002640:	4b04      	ldr	r3, [pc, #16]	@ (8002654 <Board2_turn_back+0x30>)
 8002642:	4a06      	ldr	r2, [pc, #24]	@ (800265c <Board2_turn_back+0x38>)
 8002644:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8002648:	bf00      	nop
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	200001f8 	.word	0x200001f8
 8002658:	42200000 	.word	0x42200000
 800265c:	c2200000 	.word	0xc2200000

08002660 <Board2_Select_routine>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Select_routine(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board2_emergency_b_pressed();
 8002666:	f7ff f9f9 	bl	8001a5c <Board2_emergency_b_pressed>
 800266a:	4603      	mov	r3, r0
 800266c:	71fb      	strb	r3, [r7, #7]
  if (b) {
 800266e:	79fb      	ldrb	r3, [r7, #7]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d00e      	beq.n	8002692 <Board2_Select_routine+0x32>
    Board2_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8002674:	4b74      	ldr	r3, [pc, #464]	@ (8002848 <Board2_Select_routine+0x1e8>)
 8002676:	2202      	movs	r2, #2
 8002678:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
    Board2_DW.is_Emergency_button_routine = Board2_IN_Emergency_button;
 800267c:	4b72      	ldr	r3, [pc, #456]	@ (8002848 <Board2_Select_routine+0x1e8>)
 800267e:	2201      	movs	r2, #1
 8002680:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    Board2_stopAllMotors();
 8002684:	f7ff fa6e 	bl	8001b64 <Board2_stopAllMotors>
    Board2_DW.decision.brk_mode = EMERGENCY;
 8002688:	4b6f      	ldr	r3, [pc, #444]	@ (8002848 <Board2_Select_routine+0x1e8>)
 800268a:	2202      	movs	r2, #2
 800268c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          }
        }
      }
    }
  }
}
 8002690:	e0d6      	b.n	8002840 <Board2_Select_routine+0x1e0>
    b = Board2_emergency_s_routine();
 8002692:	f7ff fdbb 	bl	800220c <Board2_emergency_s_routine>
 8002696:	4603      	mov	r3, r0
 8002698:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800269a:	79fb      	ldrb	r3, [r7, #7]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d018      	beq.n	80026d2 <Board2_Select_routine+0x72>
      Board2_DW.is_Normal_voltage = Boar_IN_Emergency_sonar_routine;
 80026a0:	4b69      	ldr	r3, [pc, #420]	@ (8002848 <Board2_Select_routine+0x1e8>)
 80026a2:	2203      	movs	r2, #3
 80026a4:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
      Board2_DW.angle = 0.0F;
 80026a8:	4b67      	ldr	r3, [pc, #412]	@ (8002848 <Board2_Select_routine+0x1e8>)
 80026aa:	f04f 0200 	mov.w	r2, #0
 80026ae:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
      Board2_DW.prevYaw = 0.0F;
 80026b2:	4b65      	ldr	r3, [pc, #404]	@ (8002848 <Board2_Select_routine+0x1e8>)
 80026b4:	f04f 0200 	mov.w	r2, #0
 80026b8:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
      Board2_DW.is_Emergency_sonar_routine = Board2_IN_Emergency_sonar;
 80026bc:	4b62      	ldr	r3, [pc, #392]	@ (8002848 <Board2_Select_routine+0x1e8>)
 80026be:	2201      	movs	r2, #1
 80026c0:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
      Board2_stopAllMotors();
 80026c4:	f7ff fa4e 	bl	8001b64 <Board2_stopAllMotors>
      Board2_DW.decision.brk_mode = EMERGENCY;
 80026c8:	4b5f      	ldr	r3, [pc, #380]	@ (8002848 <Board2_Select_routine+0x1e8>)
 80026ca:	2202      	movs	r2, #2
 80026cc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80026d0:	e0b6      	b.n	8002840 <Board2_Select_routine+0x1e0>
      b = Board2_mov_obs_r_routine();
 80026d2:	f7ff fdc3 	bl	800225c <Board2_mov_obs_r_routine>
 80026d6:	4603      	mov	r3, r0
 80026d8:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80026da:	79fb      	ldrb	r3, [r7, #7]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d018      	beq.n	8002712 <Board2_Select_routine+0xb2>
        Board2_DW.is_Normal_voltage = IN_Moving_obstacle_from_right_r;
 80026e0:	4b59      	ldr	r3, [pc, #356]	@ (8002848 <Board2_Select_routine+0x1e8>)
 80026e2:	2206      	movs	r2, #6
 80026e4:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
        Board2_DW.angle = 0.0F;
 80026e8:	4b57      	ldr	r3, [pc, #348]	@ (8002848 <Board2_Select_routine+0x1e8>)
 80026ea:	f04f 0200 	mov.w	r2, #0
 80026ee:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
        Board2_DW.prevYaw = 0.0F;
 80026f2:	4b55      	ldr	r3, [pc, #340]	@ (8002848 <Board2_Select_routine+0x1e8>)
 80026f4:	f04f 0200 	mov.w	r2, #0
 80026f8:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
        Board2_DW.is_Moving_obstacle_from_right_r = Board2_IN_Stop_to_turn_right;
 80026fc:	4b52      	ldr	r3, [pc, #328]	@ (8002848 <Board2_Select_routine+0x1e8>)
 80026fe:	2202      	movs	r2, #2
 8002700:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
        Board2_stopAllMotors();
 8002704:	f7ff fa2e 	bl	8001b64 <Board2_stopAllMotors>
        Board2_DW.decision.brk_mode = NORMAL;
 8002708:	4b4f      	ldr	r3, [pc, #316]	@ (8002848 <Board2_Select_routine+0x1e8>)
 800270a:	2201      	movs	r2, #1
 800270c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002710:	e096      	b.n	8002840 <Board2_Select_routine+0x1e0>
        b = Board2_mov_obs_l_routine();
 8002712:	f7ff fdcb 	bl	80022ac <Board2_mov_obs_l_routine>
 8002716:	4603      	mov	r3, r0
 8002718:	71fb      	strb	r3, [r7, #7]
        if (b) {
 800271a:	79fb      	ldrb	r3, [r7, #7]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d018      	beq.n	8002752 <Board2_Select_routine+0xf2>
          Board2_DW.is_Normal_voltage = IN_Moving_obstacle_from_left_ro;
 8002720:	4b49      	ldr	r3, [pc, #292]	@ (8002848 <Board2_Select_routine+0x1e8>)
 8002722:	2205      	movs	r2, #5
 8002724:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
          Board2_DW.angle = 0.0F;
 8002728:	4b47      	ldr	r3, [pc, #284]	@ (8002848 <Board2_Select_routine+0x1e8>)
 800272a:	f04f 0200 	mov.w	r2, #0
 800272e:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board2_DW.prevYaw = 0.0F;
 8002732:	4b45      	ldr	r3, [pc, #276]	@ (8002848 <Board2_Select_routine+0x1e8>)
 8002734:	f04f 0200 	mov.w	r2, #0
 8002738:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
          Board2_DW.is_Moving_obstacle_from_left_ro =
 800273c:	4b42      	ldr	r3, [pc, #264]	@ (8002848 <Board2_Select_routine+0x1e8>)
 800273e:	2202      	movs	r2, #2
 8002740:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
          Board2_stopAllMotors();
 8002744:	f7ff fa0e 	bl	8001b64 <Board2_stopAllMotors>
          Board2_DW.decision.brk_mode = NORMAL;
 8002748:	4b3f      	ldr	r3, [pc, #252]	@ (8002848 <Board2_Select_routine+0x1e8>)
 800274a:	2201      	movs	r2, #1
 800274c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002750:	e076      	b.n	8002840 <Board2_Select_routine+0x1e0>
          b = Board2_stop_slow_routine();
 8002752:	f7ff fdd3 	bl	80022fc <Board2_stop_slow_routine>
 8002756:	4603      	mov	r3, r0
 8002758:	71fb      	strb	r3, [r7, #7]
          if (b) {
 800275a:	79fb      	ldrb	r3, [r7, #7]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d00e      	beq.n	800277e <Board2_Select_routine+0x11e>
            Board2_DW.is_Normal_voltage = Board2_IN_Stop_slow_routine;
 8002760:	4b39      	ldr	r3, [pc, #228]	@ (8002848 <Board2_Select_routine+0x1e8>)
 8002762:	220a      	movs	r2, #10
 8002764:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
            Board2_DW.is_Stop_slow_routine = Board2_IN_Stop_slow;
 8002768:	4b37      	ldr	r3, [pc, #220]	@ (8002848 <Board2_Select_routine+0x1e8>)
 800276a:	2201      	movs	r2, #1
 800276c:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
            Board2_stopAllMotors();
 8002770:	f7ff f9f8 	bl	8001b64 <Board2_stopAllMotors>
            Board2_DW.decision.brk_mode = NORMAL;
 8002774:	4b34      	ldr	r3, [pc, #208]	@ (8002848 <Board2_Select_routine+0x1e8>)
 8002776:	2201      	movs	r2, #1
 8002778:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 800277c:	e060      	b.n	8002840 <Board2_Select_routine+0x1e0>
            b = low_controller_battery_routine();
 800277e:	f7ff fdf3 	bl	8002368 <low_controller_battery_routine>
 8002782:	4603      	mov	r3, r0
 8002784:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8002786:	79fb      	ldrb	r3, [r7, #7]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d00e      	beq.n	80027aa <Board2_Select_routine+0x14a>
              Board2_DW.is_Normal_voltage = IN_Low_controller_battery_routi;
 800278c:	4b2e      	ldr	r3, [pc, #184]	@ (8002848 <Board2_Select_routine+0x1e8>)
 800278e:	2204      	movs	r2, #4
 8002790:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
              Board2_DW.is_Low_controller_battery_routi =
 8002794:	4b2c      	ldr	r3, [pc, #176]	@ (8002848 <Board2_Select_routine+0x1e8>)
 8002796:	2201      	movs	r2, #1
 8002798:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
              Board2_stopAllMotors();
 800279c:	f7ff f9e2 	bl	8001b64 <Board2_stopAllMotors>
              Board2_DW.decision.brk_mode = NORMAL;
 80027a0:	4b29      	ldr	r3, [pc, #164]	@ (8002848 <Board2_Select_routine+0x1e8>)
 80027a2:	2201      	movs	r2, #1
 80027a4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80027a8:	e04a      	b.n	8002840 <Board2_Select_routine+0x1e0>
              b = Board2_spec_retro_routine();
 80027aa:	f7ff fdf7 	bl	800239c <Board2_spec_retro_routine>
 80027ae:	4603      	mov	r3, r0
 80027b0:	71fb      	strb	r3, [r7, #7]
              if (b) {
 80027b2:	79fb      	ldrb	r3, [r7, #7]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d018      	beq.n	80027ea <Board2_Select_routine+0x18a>
                Board2_DW.is_Normal_voltage = Board2_IN_Special_retro_routine;
 80027b8:	4b23      	ldr	r3, [pc, #140]	@ (8002848 <Board2_Select_routine+0x1e8>)
 80027ba:	2209      	movs	r2, #9
 80027bc:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                Board2_DW.angle = 0.0F;
 80027c0:	4b21      	ldr	r3, [pc, #132]	@ (8002848 <Board2_Select_routine+0x1e8>)
 80027c2:	f04f 0200 	mov.w	r2, #0
 80027c6:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                Board2_DW.prevYaw = 0.0F;
 80027ca:	4b1f      	ldr	r3, [pc, #124]	@ (8002848 <Board2_Select_routine+0x1e8>)
 80027cc:	f04f 0200 	mov.w	r2, #0
 80027d0:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                Board2_DW.is_Special_retro_routine = Board2_IN_Turn_back;
 80027d4:	4b1c      	ldr	r3, [pc, #112]	@ (8002848 <Board2_Select_routine+0x1e8>)
 80027d6:	2202      	movs	r2, #2
 80027d8:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
                Board2_turn_back();
 80027dc:	f7ff ff22 	bl	8002624 <Board2_turn_back>
                Board2_DW.decision.brk_mode = NONE;
 80027e0:	4b19      	ldr	r3, [pc, #100]	@ (8002848 <Board2_Select_routine+0x1e8>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80027e8:	e02a      	b.n	8002840 <Board2_Select_routine+0x1e0>
                b = Board2_no_mov_routine();
 80027ea:	f7ff fe03 	bl	80023f4 <Board2_no_mov_routine>
 80027ee:	4603      	mov	r3, r0
 80027f0:	71fb      	strb	r3, [r7, #7]
                if (b) {
 80027f2:	79fb      	ldrb	r3, [r7, #7]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d00e      	beq.n	8002816 <Board2_Select_routine+0x1b6>
                  Board2_DW.is_Normal_voltage = Board2_IN_Not_moving_routine;
 80027f8:	4b13      	ldr	r3, [pc, #76]	@ (8002848 <Board2_Select_routine+0x1e8>)
 80027fa:	2207      	movs	r2, #7
 80027fc:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                  Board2_DW.is_Not_moving_routine = Board2_IN_Not_moving;
 8002800:	4b11      	ldr	r3, [pc, #68]	@ (8002848 <Board2_Select_routine+0x1e8>)
 8002802:	2201      	movs	r2, #1
 8002804:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
                  Board2_stopAllMotors();
 8002808:	f7ff f9ac 	bl	8001b64 <Board2_stopAllMotors>
                  Board2_DW.decision.brk_mode = NORMAL;
 800280c:	4b0e      	ldr	r3, [pc, #56]	@ (8002848 <Board2_Select_routine+0x1e8>)
 800280e:	2201      	movs	r2, #1
 8002810:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002814:	e014      	b.n	8002840 <Board2_Select_routine+0x1e0>
                } else if (Board2_DW.sfEvent == Board2_event_STEP) {
 8002816:	4b0c      	ldr	r3, [pc, #48]	@ (8002848 <Board2_Select_routine+0x1e8>)
 8002818:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800281c:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002820:	4293      	cmp	r3, r2
 8002822:	d10d      	bne.n	8002840 <Board2_Select_routine+0x1e0>
                  Board2_DW.is_Normal_voltage = B_IN_Control_controller_routine;
 8002824:	4b08      	ldr	r3, [pc, #32]	@ (8002848 <Board2_Select_routine+0x1e8>)
 8002826:	2201      	movs	r2, #1
 8002828:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                  Board2_DW.is_Control_controller_routine =
 800282c:	4b06      	ldr	r3, [pc, #24]	@ (8002848 <Board2_Select_routine+0x1e8>)
 800282e:	2201      	movs	r2, #1
 8002830:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
                  Board2_scale_controller();
 8002834:	f7ff fe0c 	bl	8002450 <Board2_scale_controller>
                  Board2_DW.decision.brk_mode = NONE;
 8002838:	4b03      	ldr	r3, [pc, #12]	@ (8002848 <Board2_Select_routine+0x1e8>)
 800283a:	2200      	movs	r2, #0
 800283c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002840:	bf00      	nop
 8002842:	3708      	adds	r7, #8
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}
 8002848:	200001f8 	.word	0x200001f8

0800284c <Board2_mov_obs_right>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_mov_obs_right(void)
{
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8002850:	4b0a      	ldr	r3, [pc, #40]	@ (800287c <Board2_mov_obs_right+0x30>)
 8002852:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002856:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800285a:	4293      	cmp	r3, r2
 800285c:	d106      	bne.n	800286c <Board2_mov_obs_right+0x20>
    (Board2_DW.global_state.mov_obs == MOVING_FROM_RIGHT);
 800285e:	4b07      	ldr	r3, [pc, #28]	@ (800287c <Board2_mov_obs_right+0x30>)
 8002860:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8002864:	2b02      	cmp	r3, #2
 8002866:	d101      	bne.n	800286c <Board2_mov_obs_right+0x20>
 8002868:	2301      	movs	r3, #1
 800286a:	e000      	b.n	800286e <Board2_mov_obs_right+0x22>
 800286c:	2300      	movs	r3, #0
 800286e:	b2db      	uxtb	r3, r3
}
 8002870:	4618      	mov	r0, r3
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	200001f8 	.word	0x200001f8

08002880 <Board2_mov_obs_left>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_mov_obs_left(void)
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8002884:	4b0a      	ldr	r3, [pc, #40]	@ (80028b0 <Board2_mov_obs_left+0x30>)
 8002886:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800288a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800288e:	4293      	cmp	r3, r2
 8002890:	d106      	bne.n	80028a0 <Board2_mov_obs_left+0x20>
    (Board2_DW.global_state.mov_obs == MOVING_FROM_LEFT);
 8002892:	4b07      	ldr	r3, [pc, #28]	@ (80028b0 <Board2_mov_obs_left+0x30>)
 8002894:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8002898:	2b01      	cmp	r3, #1
 800289a:	d101      	bne.n	80028a0 <Board2_mov_obs_left+0x20>
 800289c:	2301      	movs	r3, #1
 800289e:	e000      	b.n	80028a2 <Board2_mov_obs_left+0x22>
 80028a0:	2300      	movs	r3, #0
 80028a2:	b2db      	uxtb	r3, r3
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr
 80028ae:	bf00      	nop
 80028b0:	200001f8 	.word	0x200001f8

080028b4 <Board2_Routine_manager>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Routine_manager(void)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
  boolean_T b;
  switch (Board2_DW.is_Routine_manager) {
 80028ba:	4bc0      	ldr	r3, [pc, #768]	@ (8002bbc <Board2_Routine_manager+0x308>)
 80028bc:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d002      	beq.n	80028ca <Board2_Routine_manager+0x16>
 80028c4:	2b02      	cmp	r3, #2
 80028c6:	d020      	beq.n	800290a <Board2_Routine_manager+0x56>
        break;
      }
    }
    break;
  }
}
 80028c8:	e1e6      	b.n	8002c98 <Board2_Routine_manager+0x3e4>
    if (Board2_DW.sfEvent == Board2_event_STEP) {
 80028ca:	4bbc      	ldr	r3, [pc, #752]	@ (8002bbc <Board2_Routine_manager+0x308>)
 80028cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028d0:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d109      	bne.n	80028ec <Board2_Routine_manager+0x38>
      b = !Board2_critical_voltage();
 80028d8:	f7ff f85e 	bl	8001998 <Board2_critical_voltage>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	bf0c      	ite	eq
 80028e2:	2301      	moveq	r3, #1
 80028e4:	2300      	movne	r3, #0
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	71fb      	strb	r3, [r7, #7]
 80028ea:	e001      	b.n	80028f0 <Board2_Routine_manager+0x3c>
      b = false;
 80028ec:	2300      	movs	r3, #0
 80028ee:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80028f0:	79fb      	ldrb	r3, [r7, #7]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	f000 81cd 	beq.w	8002c92 <Board2_Routine_manager+0x3de>
      Board2_DW.is_Routine_manager = Board2_IN_Normal_voltage;
 80028f8:	4bb0      	ldr	r3, [pc, #704]	@ (8002bbc <Board2_Routine_manager+0x308>)
 80028fa:	2202      	movs	r2, #2
 80028fc:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      Board2_DW.is_Normal_voltage = Board2_IN_Select_routine;
 8002900:	4bae      	ldr	r3, [pc, #696]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002902:	2208      	movs	r2, #8
 8002904:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
    break;
 8002908:	e1c3      	b.n	8002c92 <Board2_Routine_manager+0x3de>
    if (Board2_DW.sfEvent == Board2_event_STEP) {
 800290a:	4bac      	ldr	r3, [pc, #688]	@ (8002bbc <Board2_Routine_manager+0x308>)
 800290c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002910:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002914:	4293      	cmp	r3, r2
 8002916:	d104      	bne.n	8002922 <Board2_Routine_manager+0x6e>
      b = Board2_critical_voltage();
 8002918:	f7ff f83e 	bl	8001998 <Board2_critical_voltage>
 800291c:	4603      	mov	r3, r0
 800291e:	71fb      	strb	r3, [r7, #7]
 8002920:	e001      	b.n	8002926 <Board2_Routine_manager+0x72>
      b = false;
 8002922:	2300      	movs	r3, #0
 8002924:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8002926:	79fb      	ldrb	r3, [r7, #7]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d00c      	beq.n	8002946 <Board2_Routine_manager+0x92>
      Bo_exit_internal_Normal_voltage();
 800292c:	f7fe fe00 	bl	8001530 <Bo_exit_internal_Normal_voltage>
      Board2_DW.is_Routine_manager = Board2_IN_Critical_voltage;
 8002930:	4ba2      	ldr	r3, [pc, #648]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002932:	2201      	movs	r2, #1
 8002934:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      Board2_stopAllMotors();
 8002938:	f7ff f914 	bl	8001b64 <Board2_stopAllMotors>
      Board2_DW.decision.brk_mode = EMERGENCY;
 800293c:	4b9f      	ldr	r3, [pc, #636]	@ (8002bbc <Board2_Routine_manager+0x308>)
 800293e:	2202      	movs	r2, #2
 8002940:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
    break;
 8002944:	e1a7      	b.n	8002c96 <Board2_Routine_manager+0x3e2>
      switch (Board2_DW.is_Normal_voltage) {
 8002946:	4b9d      	ldr	r3, [pc, #628]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002948:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 800294c:	3b01      	subs	r3, #1
 800294e:	2b09      	cmp	r3, #9
 8002950:	f200 81a1 	bhi.w	8002c96 <Board2_Routine_manager+0x3e2>
 8002954:	a201      	add	r2, pc, #4	@ (adr r2, 800295c <Board2_Routine_manager+0xa8>)
 8002956:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800295a:	bf00      	nop
 800295c:	08002985 	.word	0x08002985
 8002960:	080029a3 	.word	0x080029a3
 8002964:	080029d1 	.word	0x080029d1
 8002968:	080029d7 	.word	0x080029d7
 800296c:	080029f5 	.word	0x080029f5
 8002970:	080029fb 	.word	0x080029fb
 8002974:	08002a01 	.word	0x08002a01
 8002978:	08002a1f 	.word	0x08002a1f
 800297c:	08002a25 	.word	0x08002a25
 8002980:	08002b3f 	.word	0x08002b3f
        if (Board2_DW.is_Control_controller_routine ==
 8002984:	4b8d      	ldr	r3, [pc, #564]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002986:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 800298a:	2b01      	cmp	r3, #1
 800298c:	f040 8177 	bne.w	8002c7e <Board2_Routine_manager+0x3ca>
          Board2_DW.is_Control_controller_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002990:	4b8a      	ldr	r3, [pc, #552]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002992:	2200      	movs	r2, #0
 8002994:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
          Board2_DW.is_Normal_voltage = Board2_IN_Select_routine;
 8002998:	4b88      	ldr	r3, [pc, #544]	@ (8002bbc <Board2_Routine_manager+0x308>)
 800299a:	2208      	movs	r2, #8
 800299c:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
        break;
 80029a0:	e16d      	b.n	8002c7e <Board2_Routine_manager+0x3ca>
        if (Board2_DW.is_Emergency_button_routine == Board2_IN_Emergency_button)
 80029a2:	4b86      	ldr	r3, [pc, #536]	@ (8002bbc <Board2_Routine_manager+0x308>)
 80029a4:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	f040 816a 	bne.w	8002c82 <Board2_Routine_manager+0x3ce>
          b = Board2_roverStopped();
 80029ae:	f7ff f809 	bl	80019c4 <Board2_roverStopped>
 80029b2:	4603      	mov	r3, r0
 80029b4:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80029b6:	79fb      	ldrb	r3, [r7, #7]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	f000 8162 	beq.w	8002c82 <Board2_Routine_manager+0x3ce>
            Board2_DW.is_Emergency_button_routine = Board2_IN_NO_ACTIVE_CHILD;
 80029be:	4b7f      	ldr	r3, [pc, #508]	@ (8002bbc <Board2_Routine_manager+0x308>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
            Board2_DW.is_Normal_voltage = Board2_IN_Select_routine;
 80029c6:	4b7d      	ldr	r3, [pc, #500]	@ (8002bbc <Board2_Routine_manager+0x308>)
 80029c8:	2208      	movs	r2, #8
 80029ca:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
        break;
 80029ce:	e158      	b.n	8002c82 <Board2_Routine_manager+0x3ce>
        Board2_Emergency_sonar_routine();
 80029d0:	f7ff f8e6 	bl	8001ba0 <Board2_Emergency_sonar_routine>
        break;
 80029d4:	e15c      	b.n	8002c90 <Board2_Routine_manager+0x3dc>
        if (Board2_DW.is_Low_controller_battery_routi ==
 80029d6:	4b79      	ldr	r3, [pc, #484]	@ (8002bbc <Board2_Routine_manager+0x308>)
 80029d8:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 80029dc:	2b01      	cmp	r3, #1
 80029de:	f040 8152 	bne.w	8002c86 <Board2_Routine_manager+0x3d2>
          Board2_DW.is_Low_controller_battery_routi = Board2_IN_NO_ACTIVE_CHILD;
 80029e2:	4b76      	ldr	r3, [pc, #472]	@ (8002bbc <Board2_Routine_manager+0x308>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
          Board2_DW.is_Normal_voltage = Board2_IN_Select_routine;
 80029ea:	4b74      	ldr	r3, [pc, #464]	@ (8002bbc <Board2_Routine_manager+0x308>)
 80029ec:	2208      	movs	r2, #8
 80029ee:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
        break;
 80029f2:	e148      	b.n	8002c86 <Board2_Routine_manager+0x3d2>
        Moving_obstacle_from_left_routi();
 80029f4:	f7ff fa1a 	bl	8001e2c <Moving_obstacle_from_left_routi>
        break;
 80029f8:	e14a      	b.n	8002c90 <Board2_Routine_manager+0x3dc>
        Moving_obstacle_from_right_rout();
 80029fa:	f7ff fae9 	bl	8001fd0 <Moving_obstacle_from_right_rout>
        break;
 80029fe:	e147      	b.n	8002c90 <Board2_Routine_manager+0x3dc>
        if (Board2_DW.is_Not_moving_routine == Board2_IN_Not_moving) {
 8002a00:	4b6e      	ldr	r3, [pc, #440]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002a02:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	f040 813f 	bne.w	8002c8a <Board2_Routine_manager+0x3d6>
          Board2_DW.is_Not_moving_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002a0c:	4b6b      	ldr	r3, [pc, #428]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
          Board2_DW.is_Normal_voltage = Board2_IN_Select_routine;
 8002a14:	4b69      	ldr	r3, [pc, #420]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002a16:	2208      	movs	r2, #8
 8002a18:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
        break;
 8002a1c:	e135      	b.n	8002c8a <Board2_Routine_manager+0x3d6>
        Board2_Select_routine();
 8002a1e:	f7ff fe1f 	bl	8002660 <Board2_Select_routine>
        break;
 8002a22:	e135      	b.n	8002c90 <Board2_Routine_manager+0x3dc>
        b = Board2_emergency_b_pressed();
 8002a24:	f7ff f81a 	bl	8001a5c <Board2_emergency_b_pressed>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8002a2c:	79fb      	ldrb	r3, [r7, #7]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d012      	beq.n	8002a58 <Board2_Routine_manager+0x1a4>
          Board2_DW.is_Special_retro_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002a32:	4b62      	ldr	r3, [pc, #392]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
          Board2_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8002a3a:	4b60      	ldr	r3, [pc, #384]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002a3c:	2202      	movs	r2, #2
 8002a3e:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
          Board2_DW.is_Emergency_button_routine = Board2_IN_Emergency_button;
 8002a42:	4b5e      	ldr	r3, [pc, #376]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002a44:	2201      	movs	r2, #1
 8002a46:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
          Board2_stopAllMotors();
 8002a4a:	f7ff f88b 	bl	8001b64 <Board2_stopAllMotors>
          Board2_DW.decision.brk_mode = EMERGENCY;
 8002a4e:	4b5b      	ldr	r3, [pc, #364]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002a50:	2202      	movs	r2, #2
 8002a52:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002a56:	e11b      	b.n	8002c90 <Board2_Routine_manager+0x3dc>
          b = Board2_stop_b_pressed();
 8002a58:	f7ff f9a2 	bl	8001da0 <Board2_stop_b_pressed>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002a60:	79fb      	ldrb	r3, [r7, #7]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d012      	beq.n	8002a8c <Board2_Routine_manager+0x1d8>
            Board2_DW.is_Special_retro_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002a66:	4b55      	ldr	r3, [pc, #340]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
            Board2_DW.is_Normal_voltage = Board2_IN_Stop_slow_routine;
 8002a6e:	4b53      	ldr	r3, [pc, #332]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002a70:	220a      	movs	r2, #10
 8002a72:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
            Board2_DW.is_Stop_slow_routine = Board2_IN_Stop_slow;
 8002a76:	4b51      	ldr	r3, [pc, #324]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002a78:	2201      	movs	r2, #1
 8002a7a:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
            Board2_stopAllMotors();
 8002a7e:	f7ff f871 	bl	8001b64 <Board2_stopAllMotors>
            Board2_DW.decision.brk_mode = NORMAL;
 8002a82:	4b4e      	ldr	r3, [pc, #312]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002a84:	2201      	movs	r2, #1
 8002a86:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002a8a:	e101      	b.n	8002c90 <Board2_Routine_manager+0x3dc>
            switch (Board2_DW.is_Special_retro_routine) {
 8002a8c:	4b4b      	ldr	r3, [pc, #300]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002a8e:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d002      	beq.n	8002a9c <Board2_Routine_manager+0x1e8>
 8002a96:	2b02      	cmp	r3, #2
 8002a98:	d013      	beq.n	8002ac2 <Board2_Routine_manager+0x20e>
        break;
 8002a9a:	e0f9      	b.n	8002c90 <Board2_Routine_manager+0x3dc>
              if ((Board2_DW.global_state.stateB2.controller_y >=
 8002a9c:	4b47      	ldr	r3, [pc, #284]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002a9e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002aa2:	2bfe      	cmp	r3, #254	@ 0xfe
 8002aa4:	d804      	bhi.n	8002ab0 <Board2_Routine_manager+0x1fc>
                  (Board2_DW.global_state.stateB2.controller_x !=
 8002aa6:	4b45      	ldr	r3, [pc, #276]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002aa8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
                   Board2_CONTROLLER_ZERO) ||
 8002aac:	2bff      	cmp	r3, #255	@ 0xff
 8002aae:	d042      	beq.n	8002b36 <Board2_Routine_manager+0x282>
                Board2_DW.is_Special_retro_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002ab0:	4b42      	ldr	r3, [pc, #264]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
                Board2_DW.is_Normal_voltage = Board2_IN_Select_routine;
 8002ab8:	4b40      	ldr	r3, [pc, #256]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002aba:	2208      	movs	r2, #8
 8002abc:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
              break;
 8002ac0:	e039      	b.n	8002b36 <Board2_Routine_manager+0x282>
              if (Board2_DW.sfEvent == Board2_event_STEP) {
 8002ac2:	4b3e      	ldr	r3, [pc, #248]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002ac4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ac8:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d134      	bne.n	8002b3a <Board2_Routine_manager+0x286>
                Board2_update_angle(Board2_DW.global_state.stateB2.gyroYaw);
 8002ad0:	4b3a      	ldr	r3, [pc, #232]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002ad2:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8002ad6:	eeb0 0a67 	vmov.f32	s0, s15
 8002ada:	f7ff f819 	bl	8001b10 <Board2_update_angle>
                if (fabsf(Board2_DW.angle) >= Board2_TURN_BACK_ANGLE) {
 8002ade:	4b37      	ldr	r3, [pc, #220]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002ae0:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8002ae4:	eef0 7ae7 	vabs.f32	s15, s15
 8002ae8:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8002bc0 <Board2_Routine_manager+0x30c>
 8002aec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002af0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002af4:	db14      	blt.n	8002b20 <Board2_Routine_manager+0x26c>
                  Board2_DW.angle = 0.0F;
 8002af6:	4b31      	ldr	r3, [pc, #196]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002af8:	f04f 0200 	mov.w	r2, #0
 8002afc:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                  Board2_DW.prevYaw = 0.0F;
 8002b00:	4b2e      	ldr	r3, [pc, #184]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002b02:	f04f 0200 	mov.w	r2, #0
 8002b06:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                  Board2_DW.is_Special_retro_routine =
 8002b0a:	4b2c      	ldr	r3, [pc, #176]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
                  Board2_stopAllMotors();
 8002b12:	f7ff f827 	bl	8001b64 <Board2_stopAllMotors>
                  Board2_DW.decision.brk_mode = NONE;
 8002b16:	4b29      	ldr	r3, [pc, #164]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 8002b1e:	e00c      	b.n	8002b3a <Board2_Routine_manager+0x286>
                  Board2_DW.is_Special_retro_routine = Board2_IN_Turn_back;
 8002b20:	4b26      	ldr	r3, [pc, #152]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002b22:	2202      	movs	r2, #2
 8002b24:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
                  Board2_turn_back();
 8002b28:	f7ff fd7c 	bl	8002624 <Board2_turn_back>
                  Board2_DW.decision.brk_mode = NONE;
 8002b2c:	4b23      	ldr	r3, [pc, #140]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 8002b34:	e001      	b.n	8002b3a <Board2_Routine_manager+0x286>
              break;
 8002b36:	bf00      	nop
 8002b38:	e0aa      	b.n	8002c90 <Board2_Routine_manager+0x3dc>
              break;
 8002b3a:	bf00      	nop
        break;
 8002b3c:	e0a8      	b.n	8002c90 <Board2_Routine_manager+0x3dc>
        b = Board2_emergency_b_pressed();
 8002b3e:	f7fe ff8d 	bl	8001a5c <Board2_emergency_b_pressed>
 8002b42:	4603      	mov	r3, r0
 8002b44:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8002b46:	79fb      	ldrb	r3, [r7, #7]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d012      	beq.n	8002b72 <Board2_Routine_manager+0x2be>
          Board2_DW.is_Stop_slow_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002b4c:	4b1b      	ldr	r3, [pc, #108]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002b4e:	2200      	movs	r2, #0
 8002b50:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
          Board2_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8002b54:	4b19      	ldr	r3, [pc, #100]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002b56:	2202      	movs	r2, #2
 8002b58:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
          Board2_DW.is_Emergency_button_routine = Board2_IN_Emergency_button;
 8002b5c:	4b17      	ldr	r3, [pc, #92]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002b5e:	2201      	movs	r2, #1
 8002b60:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
          Board2_stopAllMotors();
 8002b64:	f7fe fffe 	bl	8001b64 <Board2_stopAllMotors>
          Board2_DW.decision.brk_mode = EMERGENCY;
 8002b68:	4b14      	ldr	r3, [pc, #80]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002b6a:	2202      	movs	r2, #2
 8002b6c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002b70:	e08d      	b.n	8002c8e <Board2_Routine_manager+0x3da>
          b = Board2_near_obstacle();
 8002b72:	f7ff f933 	bl	8001ddc <Board2_near_obstacle>
 8002b76:	4603      	mov	r3, r0
 8002b78:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002b7a:	79fb      	ldrb	r3, [r7, #7]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d021      	beq.n	8002bc4 <Board2_Routine_manager+0x310>
            Board2_DW.is_Stop_slow_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002b80:	4b0e      	ldr	r3, [pc, #56]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002b82:	2200      	movs	r2, #0
 8002b84:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
            Board2_DW.is_Normal_voltage = Boar_IN_Emergency_sonar_routine;
 8002b88:	4b0c      	ldr	r3, [pc, #48]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002b8a:	2203      	movs	r2, #3
 8002b8c:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
            Board2_DW.angle = 0.0F;
 8002b90:	4b0a      	ldr	r3, [pc, #40]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002b92:	f04f 0200 	mov.w	r2, #0
 8002b96:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board2_DW.prevYaw = 0.0F;
 8002b9a:	4b08      	ldr	r3, [pc, #32]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002b9c:	f04f 0200 	mov.w	r2, #0
 8002ba0:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board2_DW.is_Emergency_sonar_routine = Board2_IN_Emergency_sonar;
 8002ba4:	4b05      	ldr	r3, [pc, #20]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
            Board2_stopAllMotors();
 8002bac:	f7fe ffda 	bl	8001b64 <Board2_stopAllMotors>
            Board2_DW.decision.brk_mode = EMERGENCY;
 8002bb0:	4b02      	ldr	r3, [pc, #8]	@ (8002bbc <Board2_Routine_manager+0x308>)
 8002bb2:	2202      	movs	r2, #2
 8002bb4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002bb8:	e069      	b.n	8002c8e <Board2_Routine_manager+0x3da>
 8002bba:	bf00      	nop
 8002bbc:	200001f8 	.word	0x200001f8
 8002bc0:	43340000 	.word	0x43340000
            b = Board2_mov_obs_right();
 8002bc4:	f7ff fe42 	bl	800284c <Board2_mov_obs_right>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8002bcc:	79fb      	ldrb	r3, [r7, #7]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d01c      	beq.n	8002c0c <Board2_Routine_manager+0x358>
              Board2_DW.is_Stop_slow_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002bd2:	4b33      	ldr	r3, [pc, #204]	@ (8002ca0 <Board2_Routine_manager+0x3ec>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
              Board2_DW.is_Normal_voltage = IN_Moving_obstacle_from_right_r;
 8002bda:	4b31      	ldr	r3, [pc, #196]	@ (8002ca0 <Board2_Routine_manager+0x3ec>)
 8002bdc:	2206      	movs	r2, #6
 8002bde:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
              Board2_DW.angle = 0.0F;
 8002be2:	4b2f      	ldr	r3, [pc, #188]	@ (8002ca0 <Board2_Routine_manager+0x3ec>)
 8002be4:	f04f 0200 	mov.w	r2, #0
 8002be8:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
              Board2_DW.prevYaw = 0.0F;
 8002bec:	4b2c      	ldr	r3, [pc, #176]	@ (8002ca0 <Board2_Routine_manager+0x3ec>)
 8002bee:	f04f 0200 	mov.w	r2, #0
 8002bf2:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
              Board2_DW.is_Moving_obstacle_from_right_r =
 8002bf6:	4b2a      	ldr	r3, [pc, #168]	@ (8002ca0 <Board2_Routine_manager+0x3ec>)
 8002bf8:	2202      	movs	r2, #2
 8002bfa:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
              Board2_stopAllMotors();
 8002bfe:	f7fe ffb1 	bl	8001b64 <Board2_stopAllMotors>
              Board2_DW.decision.brk_mode = NORMAL;
 8002c02:	4b27      	ldr	r3, [pc, #156]	@ (8002ca0 <Board2_Routine_manager+0x3ec>)
 8002c04:	2201      	movs	r2, #1
 8002c06:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002c0a:	e040      	b.n	8002c8e <Board2_Routine_manager+0x3da>
              b = Board2_mov_obs_left();
 8002c0c:	f7ff fe38 	bl	8002880 <Board2_mov_obs_left>
 8002c10:	4603      	mov	r3, r0
 8002c12:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8002c14:	79fb      	ldrb	r3, [r7, #7]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d01c      	beq.n	8002c54 <Board2_Routine_manager+0x3a0>
                Board2_DW.is_Stop_slow_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002c1a:	4b21      	ldr	r3, [pc, #132]	@ (8002ca0 <Board2_Routine_manager+0x3ec>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
                Board2_DW.is_Normal_voltage = IN_Moving_obstacle_from_left_ro;
 8002c22:	4b1f      	ldr	r3, [pc, #124]	@ (8002ca0 <Board2_Routine_manager+0x3ec>)
 8002c24:	2205      	movs	r2, #5
 8002c26:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                Board2_DW.angle = 0.0F;
 8002c2a:	4b1d      	ldr	r3, [pc, #116]	@ (8002ca0 <Board2_Routine_manager+0x3ec>)
 8002c2c:	f04f 0200 	mov.w	r2, #0
 8002c30:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                Board2_DW.prevYaw = 0.0F;
 8002c34:	4b1a      	ldr	r3, [pc, #104]	@ (8002ca0 <Board2_Routine_manager+0x3ec>)
 8002c36:	f04f 0200 	mov.w	r2, #0
 8002c3a:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                Board2_DW.is_Moving_obstacle_from_left_ro =
 8002c3e:	4b18      	ldr	r3, [pc, #96]	@ (8002ca0 <Board2_Routine_manager+0x3ec>)
 8002c40:	2202      	movs	r2, #2
 8002c42:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
                Board2_stopAllMotors();
 8002c46:	f7fe ff8d 	bl	8001b64 <Board2_stopAllMotors>
                Board2_DW.decision.brk_mode = NORMAL;
 8002c4a:	4b15      	ldr	r3, [pc, #84]	@ (8002ca0 <Board2_Routine_manager+0x3ec>)
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002c52:	e01c      	b.n	8002c8e <Board2_Routine_manager+0x3da>
              } else if (Board2_DW.is_Stop_slow_routine == Board2_IN_Stop_slow)
 8002c54:	4b12      	ldr	r3, [pc, #72]	@ (8002ca0 <Board2_Routine_manager+0x3ec>)
 8002c56:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d117      	bne.n	8002c8e <Board2_Routine_manager+0x3da>
                b = Board2_roverStopped();
 8002c5e:	f7fe feb1 	bl	80019c4 <Board2_roverStopped>
 8002c62:	4603      	mov	r3, r0
 8002c64:	71fb      	strb	r3, [r7, #7]
                if (b) {
 8002c66:	79fb      	ldrb	r3, [r7, #7]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d010      	beq.n	8002c8e <Board2_Routine_manager+0x3da>
                  Board2_DW.is_Stop_slow_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8002ca0 <Board2_Routine_manager+0x3ec>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
                  Board2_DW.is_Normal_voltage = Board2_IN_Select_routine;
 8002c74:	4b0a      	ldr	r3, [pc, #40]	@ (8002ca0 <Board2_Routine_manager+0x3ec>)
 8002c76:	2208      	movs	r2, #8
 8002c78:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
        break;
 8002c7c:	e007      	b.n	8002c8e <Board2_Routine_manager+0x3da>
        break;
 8002c7e:	bf00      	nop
 8002c80:	e009      	b.n	8002c96 <Board2_Routine_manager+0x3e2>
        break;
 8002c82:	bf00      	nop
 8002c84:	e007      	b.n	8002c96 <Board2_Routine_manager+0x3e2>
        break;
 8002c86:	bf00      	nop
 8002c88:	e005      	b.n	8002c96 <Board2_Routine_manager+0x3e2>
        break;
 8002c8a:	bf00      	nop
 8002c8c:	e003      	b.n	8002c96 <Board2_Routine_manager+0x3e2>
        break;
 8002c8e:	bf00      	nop
    break;
 8002c90:	e001      	b.n	8002c96 <Board2_Routine_manager+0x3e2>
    break;
 8002c92:	bf00      	nop
 8002c94:	e000      	b.n	8002c98 <Board2_Routine_manager+0x3e4>
    break;
 8002c96:	bf00      	nop
}
 8002c98:	bf00      	nop
 8002c9a:	3708      	adds	r7, #8
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	200001f8 	.word	0x200001f8

08002ca4 <Board2_lights_b_pressed>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_lights_b_pressed(void)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent != Board2_event_STEP) {
 8002caa:	4b12      	ldr	r3, [pc, #72]	@ (8002cf4 <Board2_lights_b_pressed+0x50>)
 8002cac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002cb0:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d002      	beq.n	8002cbe <Board2_lights_b_pressed+0x1a>
    y = false;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	71fb      	strb	r3, [r7, #7]
 8002cbc:	e013      	b.n	8002ce6 <Board2_lights_b_pressed+0x42>
  } else {
    y = (Board2_DW.global_state.stateB2.r_stick_button &&
 8002cbe:	4b0d      	ldr	r3, [pc, #52]	@ (8002cf4 <Board2_lights_b_pressed+0x50>)
 8002cc0:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d006      	beq.n	8002cd6 <Board2_lights_b_pressed+0x32>
         (!Board2_DW.prev_r_stick_button));
 8002cc8:	4b0a      	ldr	r3, [pc, #40]	@ (8002cf4 <Board2_lights_b_pressed+0x50>)
 8002cca:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
    y = (Board2_DW.global_state.stateB2.r_stick_button &&
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d101      	bne.n	8002cd6 <Board2_lights_b_pressed+0x32>
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e000      	b.n	8002cd8 <Board2_lights_b_pressed+0x34>
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	71fb      	strb	r3, [r7, #7]
    Board2_DW.prev_r_stick_button =
      Board2_DW.global_state.stateB2.r_stick_button;
 8002cda:	4b06      	ldr	r3, [pc, #24]	@ (8002cf4 <Board2_lights_b_pressed+0x50>)
 8002cdc:	f893 2062 	ldrb.w	r2, [r3, #98]	@ 0x62
    Board2_DW.prev_r_stick_button =
 8002ce0:	4b04      	ldr	r3, [pc, #16]	@ (8002cf4 <Board2_lights_b_pressed+0x50>)
 8002ce2:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
  }

  return y;
 8002ce6:	79fb      	ldrb	r3, [r7, #7]
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	370c      	adds	r7, #12
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr
 8002cf4:	200001f8 	.word	0x200001f8

08002cf8 <Board2_updateRoverLights>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_updateRoverLights(boolean_T white_led_when_stopped)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b089      	sub	sp, #36	@ 0x24
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	4603      	mov	r3, r0
 8002d00:	71fb      	strb	r3, [r7, #7]
  boolean_T x[4];
  if (Board2_DW.decision.brk_mode != NONE) {
 8002d02:	4bb1      	ldr	r3, [pc, #708]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002d04:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d010      	beq.n	8002d2e <Board2_updateRoverLights+0x36>
    Board2_DW.decision.led_A = WHITE;
 8002d0c:	4bae      	ldr	r3, [pc, #696]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002d0e:	2201      	movs	r2, #1
 8002d10:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board2_DW.decision.led_B = WHITE;
 8002d14:	4bac      	ldr	r3, [pc, #688]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002d16:	2201      	movs	r2, #1
 8002d18:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board2_DW.decision.rear_led = BRAKING_LIGHT;
 8002d1c:	4baa      	ldr	r3, [pc, #680]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002d1e:	2202      	movs	r2, #2
 8002d20:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    Board2_DW.decision.rear_sign = WHITE;
 8002d24:	4ba8      	ldr	r3, [pc, #672]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002d26:	2201      	movs	r2, #1
 8002d28:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
          Board2_DW.decision.rear_sign = WHITE;
        }
      }
    }
  }
}
 8002d2c:	e1ec      	b.n	8003108 <Board2_updateRoverLights+0x410>
  } else if (((Board2_DW.decision.rif_FA + Board2_DW.decision.rif_BA) / 2.0F <
 8002d2e:	4ba6      	ldr	r3, [pc, #664]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002d30:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8002d34:	4ba4      	ldr	r3, [pc, #656]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002d36:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002d3a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d3e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002d42:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d46:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d4e:	d521      	bpl.n	8002d94 <Board2_updateRoverLights+0x9c>
              0.0F) && ((Board2_DW.decision.rif_FB + Board2_DW.decision.rif_BB) /
 8002d50:	4b9d      	ldr	r3, [pc, #628]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002d52:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8002d56:	4b9c      	ldr	r3, [pc, #624]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002d58:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8002d5c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d60:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002d64:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d68:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d70:	dd10      	ble.n	8002d94 <Board2_updateRoverLights+0x9c>
    Board2_DW.decision.led_A = BLINKING_RED;
 8002d72:	4b95      	ldr	r3, [pc, #596]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002d74:	2203      	movs	r2, #3
 8002d76:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board2_DW.decision.led_B = WHITE;
 8002d7a:	4b93      	ldr	r3, [pc, #588]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board2_DW.decision.rear_led = ARROW_LEFT;
 8002d82:	4b91      	ldr	r3, [pc, #580]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002d84:	2204      	movs	r2, #4
 8002d86:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    Board2_DW.decision.rear_sign = WHITE;
 8002d8a:	4b8f      	ldr	r3, [pc, #572]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002d8c:	2201      	movs	r2, #1
 8002d8e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 8002d92:	e1b9      	b.n	8003108 <Board2_updateRoverLights+0x410>
  } else if (((Board2_DW.decision.rif_FA + Board2_DW.decision.rif_BA) / 2.0F >
 8002d94:	4b8c      	ldr	r3, [pc, #560]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002d96:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8002d9a:	4b8b      	ldr	r3, [pc, #556]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002d9c:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002da0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002da4:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002da8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002dac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002db0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002db4:	dd21      	ble.n	8002dfa <Board2_updateRoverLights+0x102>
              0.0F) && ((Board2_DW.decision.rif_FB + Board2_DW.decision.rif_BB) /
 8002db6:	4b84      	ldr	r3, [pc, #528]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002db8:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8002dbc:	4b82      	ldr	r3, [pc, #520]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002dbe:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8002dc2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002dc6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002dca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002dce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002dd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dd6:	d510      	bpl.n	8002dfa <Board2_updateRoverLights+0x102>
    Board2_DW.decision.led_A = WHITE;
 8002dd8:	4b7b      	ldr	r3, [pc, #492]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board2_DW.decision.led_B = BLINKING_RED;
 8002de0:	4b79      	ldr	r3, [pc, #484]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002de2:	2203      	movs	r2, #3
 8002de4:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board2_DW.decision.rear_led = ARROW_RIGHT;
 8002de8:	4b77      	ldr	r3, [pc, #476]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002dea:	2205      	movs	r2, #5
 8002dec:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    Board2_DW.decision.rear_sign = WHITE;
 8002df0:	4b75      	ldr	r3, [pc, #468]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002df2:	2201      	movs	r2, #1
 8002df4:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 8002df8:	e186      	b.n	8003108 <Board2_updateRoverLights+0x410>
    left_ref = (Board2_DW.decision.rif_FA + Board2_DW.decision.rif_BA) / 2.0F;
 8002dfa:	4b73      	ldr	r3, [pc, #460]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002dfc:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8002e00:	4b71      	ldr	r3, [pc, #452]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002e02:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002e06:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e0a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002e0e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e12:	edc7 7a04 	vstr	s15, [r7, #16]
    right_ref = (Board2_DW.decision.rif_FB + Board2_DW.decision.rif_BB) / 2.0F;
 8002e16:	4b6c      	ldr	r3, [pc, #432]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002e18:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8002e1c:	4b6a      	ldr	r3, [pc, #424]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002e1e:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8002e22:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e26:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002e2a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e2e:	edc7 7a03 	vstr	s15, [r7, #12]
    e_y = ((left_ref > 0.0F) && (right_ref > 0.0F));
 8002e32:	edd7 7a04 	vldr	s15, [r7, #16]
 8002e36:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002e3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e3e:	dd08      	ble.n	8002e52 <Board2_updateRoverLights+0x15a>
 8002e40:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e44:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002e48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e4c:	dd01      	ble.n	8002e52 <Board2_updateRoverLights+0x15a>
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e000      	b.n	8002e54 <Board2_updateRoverLights+0x15c>
 8002e52:	2300      	movs	r3, #0
 8002e54:	77fb      	strb	r3, [r7, #31]
    if (e_y && (right_ref - left_ref > Board2_DW.TURN_THRESHOLD)) {
 8002e56:	7ffb      	ldrb	r3, [r7, #31]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d01e      	beq.n	8002e9a <Board2_updateRoverLights+0x1a2>
 8002e5c:	ed97 7a03 	vldr	s14, [r7, #12]
 8002e60:	edd7 7a04 	vldr	s15, [r7, #16]
 8002e64:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e68:	4b57      	ldr	r3, [pc, #348]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002e6a:	edd3 7a37 	vldr	s15, [r3, #220]	@ 0xdc
 8002e6e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e76:	dd10      	ble.n	8002e9a <Board2_updateRoverLights+0x1a2>
      Board2_DW.decision.led_A = BLINKING_RED;
 8002e78:	4b53      	ldr	r3, [pc, #332]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002e7a:	2203      	movs	r2, #3
 8002e7c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      Board2_DW.decision.led_B = WHITE;
 8002e80:	4b51      	ldr	r3, [pc, #324]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
      Board2_DW.decision.rear_led = ARROW_LEFT;
 8002e88:	4b4f      	ldr	r3, [pc, #316]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002e8a:	2204      	movs	r2, #4
 8002e8c:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
      Board2_DW.decision.rear_sign = WHITE;
 8002e90:	4b4d      	ldr	r3, [pc, #308]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002e92:	2201      	movs	r2, #1
 8002e94:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 8002e98:	e136      	b.n	8003108 <Board2_updateRoverLights+0x410>
    } else if (e_y && ((Board2_DW.decision.rif_FA + Board2_DW.decision.rif_BA) /
 8002e9a:	7ffb      	ldrb	r3, [r7, #31]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d032      	beq.n	8002f06 <Board2_updateRoverLights+0x20e>
 8002ea0:	4b49      	ldr	r3, [pc, #292]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002ea2:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8002ea6:	4b48      	ldr	r3, [pc, #288]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002ea8:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002eac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002eb0:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002eb4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
                       2.0F - (Board2_DW.decision.rif_FB +
 8002eb8:	4b43      	ldr	r3, [pc, #268]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002eba:	edd3 6a23 	vldr	s13, [r3, #140]	@ 0x8c
                 Board2_DW.decision.rif_BB) / 2.0F > Board2_DW.TURN_THRESHOLD))
 8002ebe:	4b42      	ldr	r3, [pc, #264]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002ec0:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
                       2.0F - (Board2_DW.decision.rif_FB +
 8002ec4:	ee76 6aa7 	vadd.f32	s13, s13, s15
                 Board2_DW.decision.rif_BB) / 2.0F > Board2_DW.TURN_THRESHOLD))
 8002ec8:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8002ecc:	eec6 7a86 	vdiv.f32	s15, s13, s12
                       2.0F - (Board2_DW.decision.rif_FB +
 8002ed0:	ee37 7a67 	vsub.f32	s14, s14, s15
                 Board2_DW.decision.rif_BB) / 2.0F > Board2_DW.TURN_THRESHOLD))
 8002ed4:	4b3c      	ldr	r3, [pc, #240]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002ed6:	edd3 7a37 	vldr	s15, [r3, #220]	@ 0xdc
    } else if (e_y && ((Board2_DW.decision.rif_FA + Board2_DW.decision.rif_BA) /
 8002eda:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ede:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ee2:	dd10      	ble.n	8002f06 <Board2_updateRoverLights+0x20e>
      Board2_DW.decision.led_A = WHITE;
 8002ee4:	4b38      	ldr	r3, [pc, #224]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      Board2_DW.decision.led_B = BLINKING_RED;
 8002eec:	4b36      	ldr	r3, [pc, #216]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002eee:	2203      	movs	r2, #3
 8002ef0:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
      Board2_DW.decision.rear_led = ARROW_RIGHT;
 8002ef4:	4b34      	ldr	r3, [pc, #208]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002ef6:	2205      	movs	r2, #5
 8002ef8:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
      Board2_DW.decision.rear_sign = WHITE;
 8002efc:	4b32      	ldr	r3, [pc, #200]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002efe:	2201      	movs	r2, #1
 8002f00:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 8002f04:	e100      	b.n	8003108 <Board2_updateRoverLights+0x410>
      x[0] = (Board2_DW.decision.rif_FA < 0.0F);
 8002f06:	4b30      	ldr	r3, [pc, #192]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002f08:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 8002f0c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f14:	bf4c      	ite	mi
 8002f16:	2301      	movmi	r3, #1
 8002f18:	2300      	movpl	r3, #0
 8002f1a:	b2db      	uxtb	r3, r3
 8002f1c:	723b      	strb	r3, [r7, #8]
      x[1] = (Board2_DW.decision.rif_FB < 0.0F);
 8002f1e:	4b2a      	ldr	r3, [pc, #168]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002f20:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 8002f24:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f2c:	bf4c      	ite	mi
 8002f2e:	2301      	movmi	r3, #1
 8002f30:	2300      	movpl	r3, #0
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	727b      	strb	r3, [r7, #9]
      x[2] = (Board2_DW.decision.rif_BA < 0.0F);
 8002f36:	4b24      	ldr	r3, [pc, #144]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002f38:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002f3c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f44:	bf4c      	ite	mi
 8002f46:	2301      	movmi	r3, #1
 8002f48:	2300      	movpl	r3, #0
 8002f4a:	b2db      	uxtb	r3, r3
 8002f4c:	72bb      	strb	r3, [r7, #10]
      x[3] = (Board2_DW.decision.rif_BB < 0.0F);
 8002f4e:	4b1e      	ldr	r3, [pc, #120]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002f50:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8002f54:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f5c:	bf4c      	ite	mi
 8002f5e:	2301      	movmi	r3, #1
 8002f60:	2300      	movpl	r3, #0
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	72fb      	strb	r3, [r7, #11]
      e_y = true;
 8002f66:	2301      	movs	r3, #1
 8002f68:	77fb      	strb	r3, [r7, #31]
      k = 0;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	61bb      	str	r3, [r7, #24]
      exitg1 = false;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	75fb      	strb	r3, [r7, #23]
      while ((!exitg1) && (k < 4)) {
 8002f72:	e00e      	b.n	8002f92 <Board2_updateRoverLights+0x29a>
        if (!x[k]) {
 8002f74:	f107 0208 	add.w	r2, r7, #8
 8002f78:	69bb      	ldr	r3, [r7, #24]
 8002f7a:	4413      	add	r3, r2
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d104      	bne.n	8002f8c <Board2_updateRoverLights+0x294>
          e_y = false;
 8002f82:	2300      	movs	r3, #0
 8002f84:	77fb      	strb	r3, [r7, #31]
          exitg1 = true;
 8002f86:	2301      	movs	r3, #1
 8002f88:	75fb      	strb	r3, [r7, #23]
 8002f8a:	e002      	b.n	8002f92 <Board2_updateRoverLights+0x29a>
          k++;
 8002f8c:	69bb      	ldr	r3, [r7, #24]
 8002f8e:	3301      	adds	r3, #1
 8002f90:	61bb      	str	r3, [r7, #24]
      while ((!exitg1) && (k < 4)) {
 8002f92:	7dfb      	ldrb	r3, [r7, #23]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d102      	bne.n	8002f9e <Board2_updateRoverLights+0x2a6>
 8002f98:	69bb      	ldr	r3, [r7, #24]
 8002f9a:	2b03      	cmp	r3, #3
 8002f9c:	ddea      	ble.n	8002f74 <Board2_updateRoverLights+0x27c>
      if (e_y) {
 8002f9e:	7ffb      	ldrb	r3, [r7, #31]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d013      	beq.n	8002fcc <Board2_updateRoverLights+0x2d4>
        Board2_DW.decision.led_A = WHITE;
 8002fa4:	4b08      	ldr	r3, [pc, #32]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
        Board2_DW.decision.led_B = WHITE;
 8002fac:	4b06      	ldr	r3, [pc, #24]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002fae:	2201      	movs	r2, #1
 8002fb0:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
        Board2_DW.decision.rear_led = BACKWARD_LIGHTS;
 8002fb4:	4b04      	ldr	r3, [pc, #16]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002fb6:	2203      	movs	r2, #3
 8002fb8:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
        Board2_DW.decision.rear_sign = WHITE;
 8002fbc:	4b02      	ldr	r3, [pc, #8]	@ (8002fc8 <Board2_updateRoverLights+0x2d0>)
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
}
 8002fc4:	e0a0      	b.n	8003108 <Board2_updateRoverLights+0x410>
 8002fc6:	bf00      	nop
 8002fc8:	200001f8 	.word	0x200001f8
        x[0] = (Board2_DW.decision.rif_FA > 0.0F);
 8002fcc:	4b51      	ldr	r3, [pc, #324]	@ (8003114 <Board2_updateRoverLights+0x41c>)
 8002fce:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 8002fd2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002fd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fda:	bfcc      	ite	gt
 8002fdc:	2301      	movgt	r3, #1
 8002fde:	2300      	movle	r3, #0
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	723b      	strb	r3, [r7, #8]
        x[1] = (Board2_DW.decision.rif_FB > 0.0F);
 8002fe4:	4b4b      	ldr	r3, [pc, #300]	@ (8003114 <Board2_updateRoverLights+0x41c>)
 8002fe6:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 8002fea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002fee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ff2:	bfcc      	ite	gt
 8002ff4:	2301      	movgt	r3, #1
 8002ff6:	2300      	movle	r3, #0
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	727b      	strb	r3, [r7, #9]
        x[2] = (Board2_DW.decision.rif_BA > 0.0F);
 8002ffc:	4b45      	ldr	r3, [pc, #276]	@ (8003114 <Board2_updateRoverLights+0x41c>)
 8002ffe:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003002:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800300a:	bfcc      	ite	gt
 800300c:	2301      	movgt	r3, #1
 800300e:	2300      	movle	r3, #0
 8003010:	b2db      	uxtb	r3, r3
 8003012:	72bb      	strb	r3, [r7, #10]
        x[3] = (Board2_DW.decision.rif_BB > 0.0F);
 8003014:	4b3f      	ldr	r3, [pc, #252]	@ (8003114 <Board2_updateRoverLights+0x41c>)
 8003016:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 800301a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800301e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003022:	bfcc      	ite	gt
 8003024:	2301      	movgt	r3, #1
 8003026:	2300      	movle	r3, #0
 8003028:	b2db      	uxtb	r3, r3
 800302a:	72fb      	strb	r3, [r7, #11]
        e_y = true;
 800302c:	2301      	movs	r3, #1
 800302e:	77fb      	strb	r3, [r7, #31]
        k = 0;
 8003030:	2300      	movs	r3, #0
 8003032:	61bb      	str	r3, [r7, #24]
        exitg1 = false;
 8003034:	2300      	movs	r3, #0
 8003036:	75fb      	strb	r3, [r7, #23]
        while ((!exitg1) && (k < 4)) {
 8003038:	e00e      	b.n	8003058 <Board2_updateRoverLights+0x360>
          if (!x[k]) {
 800303a:	f107 0208 	add.w	r2, r7, #8
 800303e:	69bb      	ldr	r3, [r7, #24]
 8003040:	4413      	add	r3, r2
 8003042:	781b      	ldrb	r3, [r3, #0]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d104      	bne.n	8003052 <Board2_updateRoverLights+0x35a>
            e_y = false;
 8003048:	2300      	movs	r3, #0
 800304a:	77fb      	strb	r3, [r7, #31]
            exitg1 = true;
 800304c:	2301      	movs	r3, #1
 800304e:	75fb      	strb	r3, [r7, #23]
 8003050:	e002      	b.n	8003058 <Board2_updateRoverLights+0x360>
            k++;
 8003052:	69bb      	ldr	r3, [r7, #24]
 8003054:	3301      	adds	r3, #1
 8003056:	61bb      	str	r3, [r7, #24]
        while ((!exitg1) && (k < 4)) {
 8003058:	7dfb      	ldrb	r3, [r7, #23]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d102      	bne.n	8003064 <Board2_updateRoverLights+0x36c>
 800305e:	69bb      	ldr	r3, [r7, #24]
 8003060:	2b03      	cmp	r3, #3
 8003062:	ddea      	ble.n	800303a <Board2_updateRoverLights+0x342>
        if (e_y && (Board2_DW.decision.rif_FA == Board2_DW.decision.rif_FB) &&
 8003064:	7ffb      	ldrb	r3, [r7, #31]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d031      	beq.n	80030ce <Board2_updateRoverLights+0x3d6>
 800306a:	4b2a      	ldr	r3, [pc, #168]	@ (8003114 <Board2_updateRoverLights+0x41c>)
 800306c:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003070:	4b28      	ldr	r3, [pc, #160]	@ (8003114 <Board2_updateRoverLights+0x41c>)
 8003072:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 8003076:	eeb4 7a67 	vcmp.f32	s14, s15
 800307a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800307e:	d126      	bne.n	80030ce <Board2_updateRoverLights+0x3d6>
            (Board2_DW.decision.rif_FA == Board2_DW.decision.rif_BA) &&
 8003080:	4b24      	ldr	r3, [pc, #144]	@ (8003114 <Board2_updateRoverLights+0x41c>)
 8003082:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003086:	4b23      	ldr	r3, [pc, #140]	@ (8003114 <Board2_updateRoverLights+0x41c>)
 8003088:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
        if (e_y && (Board2_DW.decision.rif_FA == Board2_DW.decision.rif_FB) &&
 800308c:	eeb4 7a67 	vcmp.f32	s14, s15
 8003090:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003094:	d11b      	bne.n	80030ce <Board2_updateRoverLights+0x3d6>
            (Board2_DW.decision.rif_FA == Board2_DW.decision.rif_BB)) {
 8003096:	4b1f      	ldr	r3, [pc, #124]	@ (8003114 <Board2_updateRoverLights+0x41c>)
 8003098:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 800309c:	4b1d      	ldr	r3, [pc, #116]	@ (8003114 <Board2_updateRoverLights+0x41c>)
 800309e:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
            (Board2_DW.decision.rif_FA == Board2_DW.decision.rif_BA) &&
 80030a2:	eeb4 7a67 	vcmp.f32	s14, s15
 80030a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030aa:	d110      	bne.n	80030ce <Board2_updateRoverLights+0x3d6>
          Board2_DW.decision.led_A = WHITE;
 80030ac:	4b19      	ldr	r3, [pc, #100]	@ (8003114 <Board2_updateRoverLights+0x41c>)
 80030ae:	2201      	movs	r2, #1
 80030b0:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
          Board2_DW.decision.led_B = WHITE;
 80030b4:	4b17      	ldr	r3, [pc, #92]	@ (8003114 <Board2_updateRoverLights+0x41c>)
 80030b6:	2201      	movs	r2, #1
 80030b8:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
          Board2_DW.decision.rear_led = BACKLIGHTS;
 80030bc:	4b15      	ldr	r3, [pc, #84]	@ (8003114 <Board2_updateRoverLights+0x41c>)
 80030be:	2201      	movs	r2, #1
 80030c0:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
          Board2_DW.decision.rear_sign = WHITE;
 80030c4:	4b13      	ldr	r3, [pc, #76]	@ (8003114 <Board2_updateRoverLights+0x41c>)
 80030c6:	2201      	movs	r2, #1
 80030c8:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 80030cc:	e01c      	b.n	8003108 <Board2_updateRoverLights+0x410>
          if (white_led_when_stopped) {
 80030ce:	79fb      	ldrb	r3, [r7, #7]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d008      	beq.n	80030e6 <Board2_updateRoverLights+0x3ee>
            Board2_DW.decision.led_A = WHITE;
 80030d4:	4b0f      	ldr	r3, [pc, #60]	@ (8003114 <Board2_updateRoverLights+0x41c>)
 80030d6:	2201      	movs	r2, #1
 80030d8:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
            Board2_DW.decision.led_B = WHITE;
 80030dc:	4b0d      	ldr	r3, [pc, #52]	@ (8003114 <Board2_updateRoverLights+0x41c>)
 80030de:	2201      	movs	r2, #1
 80030e0:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
 80030e4:	e007      	b.n	80030f6 <Board2_updateRoverLights+0x3fe>
            Board2_DW.decision.led_A = OFF;
 80030e6:	4b0b      	ldr	r3, [pc, #44]	@ (8003114 <Board2_updateRoverLights+0x41c>)
 80030e8:	2200      	movs	r2, #0
 80030ea:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
            Board2_DW.decision.led_B = OFF;
 80030ee:	4b09      	ldr	r3, [pc, #36]	@ (8003114 <Board2_updateRoverLights+0x41c>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
          Board2_DW.decision.rear_led = BACKLIGHTS;
 80030f6:	4b07      	ldr	r3, [pc, #28]	@ (8003114 <Board2_updateRoverLights+0x41c>)
 80030f8:	2201      	movs	r2, #1
 80030fa:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
          Board2_DW.decision.rear_sign = WHITE;
 80030fe:	4b05      	ldr	r3, [pc, #20]	@ (8003114 <Board2_updateRoverLights+0x41c>)
 8003100:	2201      	movs	r2, #1
 8003102:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
}
 8003106:	e7ff      	b.n	8003108 <Board2_updateRoverLights+0x410>
 8003108:	bf00      	nop
 800310a:	3724      	adds	r7, #36	@ 0x24
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr
 8003114:	200001f8 	.word	0x200001f8

08003118 <Board2_mode_b_pressed>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_mode_b_pressed(void)
{
 8003118:	b480      	push	{r7}
 800311a:	b083      	sub	sp, #12
 800311c:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent != Board2_event_STEP) {
 800311e:	4b12      	ldr	r3, [pc, #72]	@ (8003168 <Board2_mode_b_pressed+0x50>)
 8003120:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003124:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003128:	4293      	cmp	r3, r2
 800312a:	d002      	beq.n	8003132 <Board2_mode_b_pressed+0x1a>
    y = false;
 800312c:	2300      	movs	r3, #0
 800312e:	71fb      	strb	r3, [r7, #7]
 8003130:	e013      	b.n	800315a <Board2_mode_b_pressed+0x42>
  } else {
    y = (Board2_DW.global_state.stateB2.l_stick_button &&
 8003132:	4b0d      	ldr	r3, [pc, #52]	@ (8003168 <Board2_mode_b_pressed+0x50>)
 8003134:	f893 3063 	ldrb.w	r3, [r3, #99]	@ 0x63
 8003138:	2b00      	cmp	r3, #0
 800313a:	d006      	beq.n	800314a <Board2_mode_b_pressed+0x32>
         (!Board2_DW.prev_l_stick_button));
 800313c:	4b0a      	ldr	r3, [pc, #40]	@ (8003168 <Board2_mode_b_pressed+0x50>)
 800313e:	f893 312d 	ldrb.w	r3, [r3, #301]	@ 0x12d
    y = (Board2_DW.global_state.stateB2.l_stick_button &&
 8003142:	2b00      	cmp	r3, #0
 8003144:	d101      	bne.n	800314a <Board2_mode_b_pressed+0x32>
 8003146:	2301      	movs	r3, #1
 8003148:	e000      	b.n	800314c <Board2_mode_b_pressed+0x34>
 800314a:	2300      	movs	r3, #0
 800314c:	71fb      	strb	r3, [r7, #7]
    Board2_DW.prev_l_stick_button =
      Board2_DW.global_state.stateB2.l_stick_button;
 800314e:	4b06      	ldr	r3, [pc, #24]	@ (8003168 <Board2_mode_b_pressed+0x50>)
 8003150:	f893 2063 	ldrb.w	r2, [r3, #99]	@ 0x63
    Board2_DW.prev_l_stick_button =
 8003154:	4b04      	ldr	r3, [pc, #16]	@ (8003168 <Board2_mode_b_pressed+0x50>)
 8003156:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
  }

  return y;
 800315a:	79fb      	ldrb	r3, [r7, #7]
}
 800315c:	4618      	mov	r0, r3
 800315e:	370c      	adds	r7, #12
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr
 8003168:	200001f8 	.word	0x200001f8

0800316c <Board2_Actions>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Actions(void)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b082      	sub	sp, #8
 8003170:	af00      	add	r7, sp, #0
  boolean_T b;
  if (Board2_DW.is_active_Routine_manager != 0) {
 8003172:	4ba9      	ldr	r3, [pc, #676]	@ (8003418 <Board2_Actions+0x2ac>)
 8003174:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 8003178:	2b00      	cmp	r3, #0
 800317a:	d001      	beq.n	8003180 <Board2_Actions+0x14>
    Board2_Routine_manager();
 800317c:	f7ff fb9a 	bl	80028b4 <Board2_Routine_manager>
  }

  if (Board2_DW.is_active_Lights_manager != 0) {
 8003180:	4ba5      	ldr	r3, [pc, #660]	@ (8003418 <Board2_Actions+0x2ac>)
 8003182:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 8003186:	2b00      	cmp	r3, #0
 8003188:	f000 80a5 	beq.w	80032d6 <Board2_Actions+0x16a>
    switch (Board2_DW.is_Lights_manager) {
 800318c:	4ba2      	ldr	r3, [pc, #648]	@ (8003418 <Board2_Actions+0x2ac>)
 800318e:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 8003192:	2b01      	cmp	r3, #1
 8003194:	d002      	beq.n	800319c <Board2_Actions+0x30>
 8003196:	2b02      	cmp	r3, #2
 8003198:	d022      	beq.n	80031e0 <Board2_Actions+0x74>
 800319a:	e09c      	b.n	80032d6 <Board2_Actions+0x16a>
     case Board2_IN_Critical_voltage:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 800319c:	4b9e      	ldr	r3, [pc, #632]	@ (8003418 <Board2_Actions+0x2ac>)
 800319e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80031a2:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d109      	bne.n	80031be <Board2_Actions+0x52>
        b = !Board2_critical_voltage();
 80031aa:	f7fe fbf5 	bl	8001998 <Board2_critical_voltage>
 80031ae:	4603      	mov	r3, r0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	bf0c      	ite	eq
 80031b4:	2301      	moveq	r3, #1
 80031b6:	2300      	movne	r3, #0
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	71fb      	strb	r3, [r7, #7]
 80031bc:	e001      	b.n	80031c2 <Board2_Actions+0x56>
      } else {
        b = false;
 80031be:	2300      	movs	r3, #0
 80031c0:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 80031c2:	79fb      	ldrb	r3, [r7, #7]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	f000 8083 	beq.w	80032d0 <Board2_Actions+0x164>
        Board2_DW.is_Lights_manager = Board2_IN_Normal_voltage;
 80031ca:	4b93      	ldr	r3, [pc, #588]	@ (8003418 <Board2_Actions+0x2ac>)
 80031cc:	2202      	movs	r2, #2
 80031ce:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
        Board2_DW.is_Normal_voltage_n = Board2_IN_Lights_OFF;
 80031d2:	4b91      	ldr	r3, [pc, #580]	@ (8003418 <Board2_Actions+0x2ac>)
 80031d4:	2202      	movs	r2, #2
 80031d6:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
        Board2_roverLightsOFF();
 80031da:	f7fd ff15 	bl	8001008 <Board2_roverLightsOFF>
      }
      break;
 80031de:	e077      	b.n	80032d0 <Board2_Actions+0x164>

     case Board2_IN_Normal_voltage:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 80031e0:	4b8d      	ldr	r3, [pc, #564]	@ (8003418 <Board2_Actions+0x2ac>)
 80031e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80031e6:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d104      	bne.n	80031f8 <Board2_Actions+0x8c>
        b = Board2_critical_voltage();
 80031ee:	f7fe fbd3 	bl	8001998 <Board2_critical_voltage>
 80031f2:	4603      	mov	r3, r0
 80031f4:	71fb      	strb	r3, [r7, #7]
 80031f6:	e001      	b.n	80031fc <Board2_Actions+0x90>
      } else {
        b = false;
 80031f8:	2300      	movs	r3, #0
 80031fa:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 80031fc:	79fb      	ldrb	r3, [r7, #7]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d00a      	beq.n	8003218 <Board2_Actions+0xac>
        Board2_DW.is_Normal_voltage_n = Board2_IN_NO_ACTIVE_CHILD;
 8003202:	4b85      	ldr	r3, [pc, #532]	@ (8003418 <Board2_Actions+0x2ac>)
 8003204:	2200      	movs	r2, #0
 8003206:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
        Board2_DW.is_Lights_manager = Board2_IN_Critical_voltage;
 800320a:	4b83      	ldr	r3, [pc, #524]	@ (8003418 <Board2_Actions+0x2ac>)
 800320c:	2201      	movs	r2, #1
 800320e:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
        Board2_roverLightsOFF();
 8003212:	f7fd fef9 	bl	8001008 <Board2_roverLightsOFF>
            Board2_updateRoverLights(true);
          }
          break;
        }
      }
      break;
 8003216:	e05d      	b.n	80032d4 <Board2_Actions+0x168>
        switch (Board2_DW.is_Normal_voltage_n) {
 8003218:	4b7f      	ldr	r3, [pc, #508]	@ (8003418 <Board2_Actions+0x2ac>)
 800321a:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 800321e:	2b03      	cmp	r3, #3
 8003220:	d032      	beq.n	8003288 <Board2_Actions+0x11c>
 8003222:	2b03      	cmp	r3, #3
 8003224:	dc56      	bgt.n	80032d4 <Board2_Actions+0x168>
 8003226:	2b01      	cmp	r3, #1
 8003228:	d002      	beq.n	8003230 <Board2_Actions+0xc4>
 800322a:	2b02      	cmp	r3, #2
 800322c:	d01d      	beq.n	800326a <Board2_Actions+0xfe>
      break;
 800322e:	e051      	b.n	80032d4 <Board2_Actions+0x168>
          b = Board2_lights_b_pressed();
 8003230:	f7ff fd38 	bl	8002ca4 <Board2_lights_b_pressed>
 8003234:	4603      	mov	r3, r0
 8003236:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003238:	79fb      	ldrb	r3, [r7, #7]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d006      	beq.n	800324c <Board2_Actions+0xe0>
            Board2_DW.is_Normal_voltage_n = Board2_IN_Lights_OFF;
 800323e:	4b76      	ldr	r3, [pc, #472]	@ (8003418 <Board2_Actions+0x2ac>)
 8003240:	2202      	movs	r2, #2
 8003242:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
            Board2_roverLightsOFF();
 8003246:	f7fd fedf 	bl	8001008 <Board2_roverLightsOFF>
          break;
 800324a:	e03b      	b.n	80032c4 <Board2_Actions+0x158>
          } else if (Board2_DW.sfEvent == Board2_event_STEP) {
 800324c:	4b72      	ldr	r3, [pc, #456]	@ (8003418 <Board2_Actions+0x2ac>)
 800324e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003252:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003256:	4293      	cmp	r3, r2
 8003258:	d134      	bne.n	80032c4 <Board2_Actions+0x158>
            Board2_DW.is_Normal_voltage_n = Board2_IN_Lights_AUTO;
 800325a:	4b6f      	ldr	r3, [pc, #444]	@ (8003418 <Board2_Actions+0x2ac>)
 800325c:	2201      	movs	r2, #1
 800325e:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
            Board2_updateRoverLights(false);
 8003262:	2000      	movs	r0, #0
 8003264:	f7ff fd48 	bl	8002cf8 <Board2_updateRoverLights>
          break;
 8003268:	e02c      	b.n	80032c4 <Board2_Actions+0x158>
          b = Board2_lights_b_pressed();
 800326a:	f7ff fd1b 	bl	8002ca4 <Board2_lights_b_pressed>
 800326e:	4603      	mov	r3, r0
 8003270:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003272:	79fb      	ldrb	r3, [r7, #7]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d027      	beq.n	80032c8 <Board2_Actions+0x15c>
            Board2_DW.is_Normal_voltage_n = Board2_IN_Lights_ON;
 8003278:	4b67      	ldr	r3, [pc, #412]	@ (8003418 <Board2_Actions+0x2ac>)
 800327a:	2203      	movs	r2, #3
 800327c:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
            Board2_updateRoverLights(true);
 8003280:	2001      	movs	r0, #1
 8003282:	f7ff fd39 	bl	8002cf8 <Board2_updateRoverLights>
          break;
 8003286:	e01f      	b.n	80032c8 <Board2_Actions+0x15c>
          b = Board2_lights_b_pressed();
 8003288:	f7ff fd0c 	bl	8002ca4 <Board2_lights_b_pressed>
 800328c:	4603      	mov	r3, r0
 800328e:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003290:	79fb      	ldrb	r3, [r7, #7]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d007      	beq.n	80032a6 <Board2_Actions+0x13a>
            Board2_DW.is_Normal_voltage_n = Board2_IN_Lights_AUTO;
 8003296:	4b60      	ldr	r3, [pc, #384]	@ (8003418 <Board2_Actions+0x2ac>)
 8003298:	2201      	movs	r2, #1
 800329a:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
            Board2_updateRoverLights(false);
 800329e:	2000      	movs	r0, #0
 80032a0:	f7ff fd2a 	bl	8002cf8 <Board2_updateRoverLights>
          break;
 80032a4:	e012      	b.n	80032cc <Board2_Actions+0x160>
          } else if (Board2_DW.sfEvent == Board2_event_STEP) {
 80032a6:	4b5c      	ldr	r3, [pc, #368]	@ (8003418 <Board2_Actions+0x2ac>)
 80032a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80032ac:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d10b      	bne.n	80032cc <Board2_Actions+0x160>
            Board2_DW.is_Normal_voltage_n = Board2_IN_Lights_ON;
 80032b4:	4b58      	ldr	r3, [pc, #352]	@ (8003418 <Board2_Actions+0x2ac>)
 80032b6:	2203      	movs	r2, #3
 80032b8:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
            Board2_updateRoverLights(true);
 80032bc:	2001      	movs	r0, #1
 80032be:	f7ff fd1b 	bl	8002cf8 <Board2_updateRoverLights>
          break;
 80032c2:	e003      	b.n	80032cc <Board2_Actions+0x160>
          break;
 80032c4:	bf00      	nop
 80032c6:	e005      	b.n	80032d4 <Board2_Actions+0x168>
          break;
 80032c8:	bf00      	nop
 80032ca:	e003      	b.n	80032d4 <Board2_Actions+0x168>
          break;
 80032cc:	bf00      	nop
      break;
 80032ce:	e001      	b.n	80032d4 <Board2_Actions+0x168>
      break;
 80032d0:	bf00      	nop
 80032d2:	e000      	b.n	80032d6 <Board2_Actions+0x16a>
      break;
 80032d4:	bf00      	nop
    }
  }

  if (Board2_DW.is_active_Mode_manager != 0) {
 80032d6:	4b50      	ldr	r3, [pc, #320]	@ (8003418 <Board2_Actions+0x2ac>)
 80032d8:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
 80032dc:	2b00      	cmp	r3, #0
 80032de:	f000 808e 	beq.w	80033fe <Board2_Actions+0x292>
    switch (Board2_DW.is_Mode_manager) {
 80032e2:	4b4d      	ldr	r3, [pc, #308]	@ (8003418 <Board2_Actions+0x2ac>)
 80032e4:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d002      	beq.n	80032f2 <Board2_Actions+0x186>
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	d023      	beq.n	8003338 <Board2_Actions+0x1cc>
 80032f0:	e085      	b.n	80033fe <Board2_Actions+0x292>
     case Board2_IN_Critical_voltage:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 80032f2:	4b49      	ldr	r3, [pc, #292]	@ (8003418 <Board2_Actions+0x2ac>)
 80032f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80032f8:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d109      	bne.n	8003314 <Board2_Actions+0x1a8>
        b = !Board2_critical_voltage();
 8003300:	f7fe fb4a 	bl	8001998 <Board2_critical_voltage>
 8003304:	4603      	mov	r3, r0
 8003306:	2b00      	cmp	r3, #0
 8003308:	bf0c      	ite	eq
 800330a:	2301      	moveq	r3, #1
 800330c:	2300      	movne	r3, #0
 800330e:	b2db      	uxtb	r3, r3
 8003310:	71fb      	strb	r3, [r7, #7]
 8003312:	e001      	b.n	8003318 <Board2_Actions+0x1ac>
      } else {
        b = false;
 8003314:	2300      	movs	r3, #0
 8003316:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003318:	79fb      	ldrb	r3, [r7, #7]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d06c      	beq.n	80033f8 <Board2_Actions+0x28c>
        Board2_DW.is_Mode_manager = Board2_IN_Normal_voltage;
 800331e:	4b3e      	ldr	r3, [pc, #248]	@ (8003418 <Board2_Actions+0x2ac>)
 8003320:	2202      	movs	r2, #2
 8003322:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
        Board2_DW.is_Normal_voltage_b = Board2_IN_Mode_DEFAULT;
 8003326:	4b3c      	ldr	r3, [pc, #240]	@ (8003418 <Board2_Actions+0x2ac>)
 8003328:	2201      	movs	r2, #1
 800332a:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
        Board2_DW.decision.mode = DEFAULT;
 800332e:	4b3a      	ldr	r3, [pc, #232]	@ (8003418 <Board2_Actions+0x2ac>)
 8003330:	2200      	movs	r2, #0
 8003332:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
      }
      break;
 8003336:	e05f      	b.n	80033f8 <Board2_Actions+0x28c>

     case Board2_IN_Normal_voltage:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003338:	4b37      	ldr	r3, [pc, #220]	@ (8003418 <Board2_Actions+0x2ac>)
 800333a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800333e:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003342:	4293      	cmp	r3, r2
 8003344:	d104      	bne.n	8003350 <Board2_Actions+0x1e4>
        b = Board2_critical_voltage();
 8003346:	f7fe fb27 	bl	8001998 <Board2_critical_voltage>
 800334a:	4603      	mov	r3, r0
 800334c:	71fb      	strb	r3, [r7, #7]
 800334e:	e001      	b.n	8003354 <Board2_Actions+0x1e8>
      } else {
        b = false;
 8003350:	2300      	movs	r3, #0
 8003352:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003354:	79fb      	ldrb	r3, [r7, #7]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d00c      	beq.n	8003374 <Board2_Actions+0x208>
        Board2_DW.is_Normal_voltage_b = Board2_IN_NO_ACTIVE_CHILD;
 800335a:	4b2f      	ldr	r3, [pc, #188]	@ (8003418 <Board2_Actions+0x2ac>)
 800335c:	2200      	movs	r2, #0
 800335e:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
        Board2_DW.is_Mode_manager = Board2_IN_Critical_voltage;
 8003362:	4b2d      	ldr	r3, [pc, #180]	@ (8003418 <Board2_Actions+0x2ac>)
 8003364:	2201      	movs	r2, #1
 8003366:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
        Board2_DW.decision.mode = ECO;
 800336a:	4b2b      	ldr	r3, [pc, #172]	@ (8003418 <Board2_Actions+0x2ac>)
 800336c:	2202      	movs	r2, #2
 800336e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
            Board2_DW.decision.mode = ECO;
          }
          break;
        }
      }
      break;
 8003372:	e043      	b.n	80033fc <Board2_Actions+0x290>
        switch (Board2_DW.is_Normal_voltage_b) {
 8003374:	4b28      	ldr	r3, [pc, #160]	@ (8003418 <Board2_Actions+0x2ac>)
 8003376:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 800337a:	2b03      	cmp	r3, #3
 800337c:	d026      	beq.n	80033cc <Board2_Actions+0x260>
 800337e:	2b03      	cmp	r3, #3
 8003380:	dc3c      	bgt.n	80033fc <Board2_Actions+0x290>
 8003382:	2b01      	cmp	r3, #1
 8003384:	d002      	beq.n	800338c <Board2_Actions+0x220>
 8003386:	2b02      	cmp	r3, #2
 8003388:	d010      	beq.n	80033ac <Board2_Actions+0x240>
      break;
 800338a:	e037      	b.n	80033fc <Board2_Actions+0x290>
          b = Board2_mode_b_pressed();
 800338c:	f7ff fec4 	bl	8003118 <Board2_mode_b_pressed>
 8003390:	4603      	mov	r3, r0
 8003392:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003394:	79fb      	ldrb	r3, [r7, #7]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d028      	beq.n	80033ec <Board2_Actions+0x280>
            Board2_DW.is_Normal_voltage_b = Board2_IN_Mode_SPORT;
 800339a:	4b1f      	ldr	r3, [pc, #124]	@ (8003418 <Board2_Actions+0x2ac>)
 800339c:	2203      	movs	r2, #3
 800339e:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
            Board2_DW.decision.mode = SPORT;
 80033a2:	4b1d      	ldr	r3, [pc, #116]	@ (8003418 <Board2_Actions+0x2ac>)
 80033a4:	2201      	movs	r2, #1
 80033a6:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
          break;
 80033aa:	e01f      	b.n	80033ec <Board2_Actions+0x280>
          b = Board2_mode_b_pressed();
 80033ac:	f7ff feb4 	bl	8003118 <Board2_mode_b_pressed>
 80033b0:	4603      	mov	r3, r0
 80033b2:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80033b4:	79fb      	ldrb	r3, [r7, #7]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d01a      	beq.n	80033f0 <Board2_Actions+0x284>
            Board2_DW.is_Normal_voltage_b = Board2_IN_Mode_DEFAULT;
 80033ba:	4b17      	ldr	r3, [pc, #92]	@ (8003418 <Board2_Actions+0x2ac>)
 80033bc:	2201      	movs	r2, #1
 80033be:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
            Board2_DW.decision.mode = DEFAULT;
 80033c2:	4b15      	ldr	r3, [pc, #84]	@ (8003418 <Board2_Actions+0x2ac>)
 80033c4:	2200      	movs	r2, #0
 80033c6:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
          break;
 80033ca:	e011      	b.n	80033f0 <Board2_Actions+0x284>
          b = Board2_mode_b_pressed();
 80033cc:	f7ff fea4 	bl	8003118 <Board2_mode_b_pressed>
 80033d0:	4603      	mov	r3, r0
 80033d2:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80033d4:	79fb      	ldrb	r3, [r7, #7]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d00c      	beq.n	80033f4 <Board2_Actions+0x288>
            Board2_DW.is_Normal_voltage_b = Board2_IN_Mode_ECO;
 80033da:	4b0f      	ldr	r3, [pc, #60]	@ (8003418 <Board2_Actions+0x2ac>)
 80033dc:	2202      	movs	r2, #2
 80033de:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
            Board2_DW.decision.mode = ECO;
 80033e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003418 <Board2_Actions+0x2ac>)
 80033e4:	2202      	movs	r2, #2
 80033e6:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
          break;
 80033ea:	e003      	b.n	80033f4 <Board2_Actions+0x288>
          break;
 80033ec:	bf00      	nop
 80033ee:	e005      	b.n	80033fc <Board2_Actions+0x290>
          break;
 80033f0:	bf00      	nop
 80033f2:	e003      	b.n	80033fc <Board2_Actions+0x290>
          break;
 80033f4:	bf00      	nop
      break;
 80033f6:	e001      	b.n	80033fc <Board2_Actions+0x290>
      break;
 80033f8:	bf00      	nop
 80033fa:	e000      	b.n	80033fe <Board2_Actions+0x292>
      break;
 80033fc:	bf00      	nop
    }
  }

  if (Board2_DW.is_active_Relay_manager != 0) {
 80033fe:	4b06      	ldr	r3, [pc, #24]	@ (8003418 <Board2_Actions+0x2ac>)
 8003400:	f893 3124 	ldrb.w	r3, [r3, #292]	@ 0x124
 8003404:	2b00      	cmp	r3, #0
 8003406:	d045      	beq.n	8003494 <Board2_Actions+0x328>
    switch (Board2_DW.is_Relay_manager) {
 8003408:	4b03      	ldr	r3, [pc, #12]	@ (8003418 <Board2_Actions+0x2ac>)
 800340a:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 800340e:	2b01      	cmp	r3, #1
 8003410:	d004      	beq.n	800341c <Board2_Actions+0x2b0>
 8003412:	2b02      	cmp	r3, #2
 8003414:	d021      	beq.n	800345a <Board2_Actions+0x2ee>
        Board2_DW.decision.relay = false;
      }
      break;
    }
  }
}
 8003416:	e03d      	b.n	8003494 <Board2_Actions+0x328>
 8003418:	200001f8 	.word	0x200001f8
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 800341c:	4b1f      	ldr	r3, [pc, #124]	@ (800349c <Board2_Actions+0x330>)
 800341e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003422:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003426:	4293      	cmp	r3, r2
 8003428:	d109      	bne.n	800343e <Board2_Actions+0x2d2>
        b = !Board2_critical_voltage();
 800342a:	f7fe fab5 	bl	8001998 <Board2_critical_voltage>
 800342e:	4603      	mov	r3, r0
 8003430:	2b00      	cmp	r3, #0
 8003432:	bf0c      	ite	eq
 8003434:	2301      	moveq	r3, #1
 8003436:	2300      	movne	r3, #0
 8003438:	b2db      	uxtb	r3, r3
 800343a:	71fb      	strb	r3, [r7, #7]
 800343c:	e001      	b.n	8003442 <Board2_Actions+0x2d6>
        b = false;
 800343e:	2300      	movs	r3, #0
 8003440:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003442:	79fb      	ldrb	r3, [r7, #7]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d022      	beq.n	800348e <Board2_Actions+0x322>
        Board2_DW.is_Relay_manager = Board2_IN_Normal_voltage;
 8003448:	4b14      	ldr	r3, [pc, #80]	@ (800349c <Board2_Actions+0x330>)
 800344a:	2202      	movs	r2, #2
 800344c:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
        Board2_DW.decision.relay = true;
 8003450:	4b12      	ldr	r3, [pc, #72]	@ (800349c <Board2_Actions+0x330>)
 8003452:	2201      	movs	r2, #1
 8003454:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
      break;
 8003458:	e019      	b.n	800348e <Board2_Actions+0x322>
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 800345a:	4b10      	ldr	r3, [pc, #64]	@ (800349c <Board2_Actions+0x330>)
 800345c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003460:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003464:	4293      	cmp	r3, r2
 8003466:	d104      	bne.n	8003472 <Board2_Actions+0x306>
        b = Board2_critical_voltage();
 8003468:	f7fe fa96 	bl	8001998 <Board2_critical_voltage>
 800346c:	4603      	mov	r3, r0
 800346e:	71fb      	strb	r3, [r7, #7]
 8003470:	e001      	b.n	8003476 <Board2_Actions+0x30a>
        b = false;
 8003472:	2300      	movs	r3, #0
 8003474:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003476:	79fb      	ldrb	r3, [r7, #7]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d00a      	beq.n	8003492 <Board2_Actions+0x326>
        Board2_DW.is_Relay_manager = Board2_IN_Critical_voltage;
 800347c:	4b07      	ldr	r3, [pc, #28]	@ (800349c <Board2_Actions+0x330>)
 800347e:	2201      	movs	r2, #1
 8003480:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
        Board2_DW.decision.relay = false;
 8003484:	4b05      	ldr	r3, [pc, #20]	@ (800349c <Board2_Actions+0x330>)
 8003486:	2200      	movs	r2, #0
 8003488:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
      break;
 800348c:	e001      	b.n	8003492 <Board2_Actions+0x326>
      break;
 800348e:	bf00      	nop
 8003490:	e000      	b.n	8003494 <Board2_Actions+0x328>
      break;
 8003492:	bf00      	nop
}
 8003494:	bf00      	nop
 8003496:	3708      	adds	r7, #8
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}
 800349c:	200001f8 	.word	0x200001f8

080034a0 <Board2_isequal_l>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_isequal_l(MOVING_OBSTACLE_TYPE varargin_1,
  MOVING_OBSTACLE_TYPE varargin_2)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b085      	sub	sp, #20
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	4603      	mov	r3, r0
 80034a8:	460a      	mov	r2, r1
 80034aa:	71fb      	strb	r3, [r7, #7]
 80034ac:	4613      	mov	r3, r2
 80034ae:	71bb      	strb	r3, [r7, #6]
  boolean_T p;
  p = false;
 80034b0:	2300      	movs	r3, #0
 80034b2:	73fb      	strb	r3, [r7, #15]
  if ((int32_T)varargin_1 == (int32_T)varargin_2) {
 80034b4:	79fa      	ldrb	r2, [r7, #7]
 80034b6:	79bb      	ldrb	r3, [r7, #6]
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d101      	bne.n	80034c0 <Board2_isequal_l+0x20>
    p = true;
 80034bc:	2301      	movs	r3, #1
 80034be:	73fb      	strb	r3, [r7, #15]
  }

  return p;
 80034c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3714      	adds	r7, #20
 80034c6:	46bd      	mov	sp, r7
 80034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034cc:	4770      	bx	lr

080034ce <Board2_isequal>:
  boolean_T varargin_1_spc_retro, boolean_T varargin_1_limit_vel, boolean_T
  varargin_1_obs_detection, const StateBusB1 varargin_2_stateB1, const
  StateBusB2 varargin_2_stateB2, MOVING_OBSTACLE_TYPE varargin_2_mov_obs,
  boolean_T varargin_2_spc_retro, boolean_T varargin_2_limit_vel, boolean_T
  varargin_2_obs_detection)
{
 80034ce:	b590      	push	{r4, r7, lr}
 80034d0:	b087      	sub	sp, #28
 80034d2:	af00      	add	r7, sp, #0
 80034d4:	ed87 0a03 	vstr	s0, [r7, #12]
 80034d8:	edc7 0a02 	vstr	s1, [r7, #8]
 80034dc:	4604      	mov	r4, r0
 80034de:	4608      	mov	r0, r1
 80034e0:	4611      	mov	r1, r2
 80034e2:	461a      	mov	r2, r3
 80034e4:	4623      	mov	r3, r4
 80034e6:	80fb      	strh	r3, [r7, #6]
 80034e8:	4603      	mov	r3, r0
 80034ea:	80bb      	strh	r3, [r7, #4]
 80034ec:	460b      	mov	r3, r1
 80034ee:	807b      	strh	r3, [r7, #2]
 80034f0:	4613      	mov	r3, r2
 80034f2:	803b      	strh	r3, [r7, #0]
  boolean_T e_p;
  boolean_T p;
  p = false;
 80034f4:	2300      	movs	r3, #0
 80034f6:	75bb      	strb	r3, [r7, #22]
  if (varargin_1_obs_detection == varargin_2_obs_detection) {
 80034f8:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 80034fc:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 8003500:	429a      	cmp	r2, r3
 8003502:	f040 80ee 	bne.w	80036e2 <Board2_isequal+0x214>
    if (varargin_1_limit_vel == varargin_2_limit_vel) {
 8003506:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 800350a:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800350e:	429a      	cmp	r2, r3
 8003510:	f040 80e4 	bne.w	80036dc <Board2_isequal+0x20e>
      if (varargin_1_spc_retro == varargin_2_spc_retro) {
 8003514:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 8003518:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800351c:	429a      	cmp	r2, r3
 800351e:	f040 80da 	bne.w	80036d6 <Board2_isequal+0x208>
        if (Board2_isequal_l(varargin_1_mov_obs, varargin_2_mov_obs)) {
 8003522:	f897 2088 	ldrb.w	r2, [r7, #136]	@ 0x88
 8003526:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800352a:	4611      	mov	r1, r2
 800352c:	4618      	mov	r0, r3
 800352e:	f7ff ffb7 	bl	80034a0 <Board2_isequal_l>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	f000 80cb 	beq.w	80036d0 <Board2_isequal+0x202>
          if (varargin_1_stateB2.controller_battery ==
 800353a:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
              varargin_2_stateB2.controller_battery) {
 800353e:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
          if (varargin_1_stateB2.controller_battery ==
 8003542:	429a      	cmp	r2, r3
 8003544:	f040 8081 	bne.w	800364a <Board2_isequal+0x17c>
            if (varargin_1_stateB2.l_stick_button ==
 8003548:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
                varargin_2_stateB2.l_stick_button) {
 800354c:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
            if (varargin_1_stateB2.l_stick_button ==
 8003550:	429a      	cmp	r2, r3
 8003552:	d177      	bne.n	8003644 <Board2_isequal+0x176>
              if (varargin_1_stateB2.r_stick_button ==
 8003554:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
                  varargin_2_stateB2.r_stick_button) {
 8003558:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
              if (varargin_1_stateB2.r_stick_button ==
 800355c:	429a      	cmp	r2, r3
 800355e:	d16e      	bne.n	800363e <Board2_isequal+0x170>
                if (varargin_1_stateB2.button4 == varargin_2_stateB2.button4) {
 8003560:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 8003564:	f897 3081 	ldrb.w	r3, [r7, #129]	@ 0x81
 8003568:	429a      	cmp	r2, r3
 800356a:	d165      	bne.n	8003638 <Board2_isequal+0x16a>
                  if (varargin_1_stateB2.button3 == varargin_2_stateB2.button3)
 800356c:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8003570:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8003574:	429a      	cmp	r2, r3
 8003576:	d15c      	bne.n	8003632 <Board2_isequal+0x164>
                  {
                    if (varargin_1_stateB2.button2 == varargin_2_stateB2.button2)
 8003578:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800357c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8003580:	429a      	cmp	r2, r3
 8003582:	d153      	bne.n	800362c <Board2_isequal+0x15e>
                    {
                      if (varargin_1_stateB2.button1 ==
 8003584:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
                          varargin_2_stateB2.button1) {
 8003588:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
                      if (varargin_1_stateB2.button1 ==
 800358c:	429a      	cmp	r2, r3
 800358e:	d14a      	bne.n	8003626 <Board2_isequal+0x158>
                        if (varargin_1_stateB2.controller_x ==
 8003590:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
                            varargin_2_stateB2.controller_x) {
 8003592:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
                        if (varargin_1_stateB2.controller_x ==
 8003596:	429a      	cmp	r2, r3
 8003598:	d142      	bne.n	8003620 <Board2_isequal+0x152>
                          if (varargin_1_stateB2.controller_y ==
 800359a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
                              varargin_2_stateB2.controller_y) {
 800359c:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
                          if (varargin_1_stateB2.controller_y ==
 80035a0:	429a      	cmp	r2, r3
 80035a2:	d13a      	bne.n	800361a <Board2_isequal+0x14c>
                            if (varargin_1_stateB2.sonar3 ==
 80035a4:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
                                varargin_2_stateB2.sonar3) {
 80035a6:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
                            if (varargin_1_stateB2.sonar3 ==
 80035aa:	429a      	cmp	r2, r3
 80035ac:	d132      	bne.n	8003614 <Board2_isequal+0x146>
                              if (varargin_1_stateB2.sonar2 ==
 80035ae:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
                                  varargin_2_stateB2.sonar2) {
 80035b0:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
                              if (varargin_1_stateB2.sonar2 ==
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d12a      	bne.n	800360e <Board2_isequal+0x140>
                                if (varargin_1_stateB2.sonar1 ==
 80035b8:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
                                    varargin_2_stateB2.sonar1) {
 80035ba:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
                                if (varargin_1_stateB2.sonar1 ==
 80035be:	429a      	cmp	r2, r3
 80035c0:	d122      	bne.n	8003608 <Board2_isequal+0x13a>
                                  if (varargin_1_stateB2.gyroYaw ==
 80035c2:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
                                      varargin_2_stateB2.gyroYaw) {
 80035c6:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
                                  if (varargin_1_stateB2.gyroYaw ==
 80035ca:	eeb4 7a67 	vcmp.f32	s14, s15
 80035ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035d2:	d116      	bne.n	8003602 <Board2_isequal+0x134>
                                    e_p = ((varargin_1_stateB2.acceleration_x ==
 80035d4:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
                                            varargin_2_stateB2.acceleration_x) &&
 80035d8:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80035dc:	eeb4 7a67 	vcmp.f32	s14, s15
 80035e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035e4:	d10a      	bne.n	80035fc <Board2_isequal+0x12e>
                                           (varargin_1_stateB2.acceleration_y ==
 80035e6:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
                                            varargin_2_stateB2.acceleration_y));
 80035ea:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
                                            varargin_2_stateB2.acceleration_x) &&
 80035ee:	eeb4 7a67 	vcmp.f32	s14, s15
 80035f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035f6:	d101      	bne.n	80035fc <Board2_isequal+0x12e>
 80035f8:	2301      	movs	r3, #1
 80035fa:	e000      	b.n	80035fe <Board2_isequal+0x130>
 80035fc:	2300      	movs	r3, #0
                                    e_p = ((varargin_1_stateB2.acceleration_x ==
 80035fe:	75fb      	strb	r3, [r7, #23]
 8003600:	e025      	b.n	800364e <Board2_isequal+0x180>
                                  } else {
                                    e_p = false;
 8003602:	2300      	movs	r3, #0
 8003604:	75fb      	strb	r3, [r7, #23]
 8003606:	e022      	b.n	800364e <Board2_isequal+0x180>
                                  }
                                } else {
                                  e_p = false;
 8003608:	2300      	movs	r3, #0
 800360a:	75fb      	strb	r3, [r7, #23]
 800360c:	e01f      	b.n	800364e <Board2_isequal+0x180>
                                }
                              } else {
                                e_p = false;
 800360e:	2300      	movs	r3, #0
 8003610:	75fb      	strb	r3, [r7, #23]
 8003612:	e01c      	b.n	800364e <Board2_isequal+0x180>
                              }
                            } else {
                              e_p = false;
 8003614:	2300      	movs	r3, #0
 8003616:	75fb      	strb	r3, [r7, #23]
 8003618:	e019      	b.n	800364e <Board2_isequal+0x180>
                            }
                          } else {
                            e_p = false;
 800361a:	2300      	movs	r3, #0
 800361c:	75fb      	strb	r3, [r7, #23]
 800361e:	e016      	b.n	800364e <Board2_isequal+0x180>
                          }
                        } else {
                          e_p = false;
 8003620:	2300      	movs	r3, #0
 8003622:	75fb      	strb	r3, [r7, #23]
 8003624:	e013      	b.n	800364e <Board2_isequal+0x180>
                        }
                      } else {
                        e_p = false;
 8003626:	2300      	movs	r3, #0
 8003628:	75fb      	strb	r3, [r7, #23]
 800362a:	e010      	b.n	800364e <Board2_isequal+0x180>
                      }
                    } else {
                      e_p = false;
 800362c:	2300      	movs	r3, #0
 800362e:	75fb      	strb	r3, [r7, #23]
 8003630:	e00d      	b.n	800364e <Board2_isequal+0x180>
                    }
                  } else {
                    e_p = false;
 8003632:	2300      	movs	r3, #0
 8003634:	75fb      	strb	r3, [r7, #23]
 8003636:	e00a      	b.n	800364e <Board2_isequal+0x180>
                  }
                } else {
                  e_p = false;
 8003638:	2300      	movs	r3, #0
 800363a:	75fb      	strb	r3, [r7, #23]
 800363c:	e007      	b.n	800364e <Board2_isequal+0x180>
                }
              } else {
                e_p = false;
 800363e:	2300      	movs	r3, #0
 8003640:	75fb      	strb	r3, [r7, #23]
 8003642:	e004      	b.n	800364e <Board2_isequal+0x180>
              }
            } else {
              e_p = false;
 8003644:	2300      	movs	r3, #0
 8003646:	75fb      	strb	r3, [r7, #23]
 8003648:	e001      	b.n	800364e <Board2_isequal+0x180>
            }
          } else {
            e_p = false;
 800364a:	2300      	movs	r3, #0
 800364c:	75fb      	strb	r3, [r7, #23]
          }

          if (e_p) {
 800364e:	7dfb      	ldrb	r3, [r7, #23]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d03a      	beq.n	80036ca <Board2_isequal+0x1fc>
            if (varargin_1_stateB1_velocity_BB == varargin_2_stateB1.velocity_BB)
 8003654:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	@ 0x66
 8003658:	f9b7 2000 	ldrsh.w	r2, [r7]
 800365c:	429a      	cmp	r2, r3
 800365e:	d131      	bne.n	80036c4 <Board2_isequal+0x1f6>
            {
              if (varargin_1_stateB1_velocity_BA ==
                  varargin_2_stateB1.velocity_BA) {
 8003660:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	@ 0x64
              if (varargin_1_stateB1_velocity_BA ==
 8003664:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8003668:	429a      	cmp	r2, r3
 800366a:	d128      	bne.n	80036be <Board2_isequal+0x1f0>
                if (varargin_1_stateB1_velocity_FB ==
                    varargin_2_stateB1.velocity_FB) {
 800366c:	f9b7 3062 	ldrsh.w	r3, [r7, #98]	@ 0x62
                if (varargin_1_stateB1_velocity_FB ==
 8003670:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8003674:	429a      	cmp	r2, r3
 8003676:	d11f      	bne.n	80036b8 <Board2_isequal+0x1ea>
                  if (varargin_1_stateB1_velocity_FA ==
                      varargin_2_stateB1.velocity_FA) {
 8003678:	f9b7 3060 	ldrsh.w	r3, [r7, #96]	@ 0x60
                  if (varargin_1_stateB1_velocity_FA ==
 800367c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003680:	429a      	cmp	r2, r3
 8003682:	d116      	bne.n	80036b2 <Board2_isequal+0x1e4>
                    e_p = ((varargin_1_stateB1_temperature ==
                            varargin_2_stateB1.temperature) &&
 8003684:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003688:	ed97 7a02 	vldr	s14, [r7, #8]
 800368c:	eeb4 7a67 	vcmp.f32	s14, s15
 8003690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003694:	d10a      	bne.n	80036ac <Board2_isequal+0x1de>
                           (varargin_1_stateB1_battery_volt ==
                            varargin_2_stateB1.battery_voltage));
 8003696:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
                            varargin_2_stateB1.temperature) &&
 800369a:	ed97 7a03 	vldr	s14, [r7, #12]
 800369e:	eeb4 7a67 	vcmp.f32	s14, s15
 80036a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036a6:	d101      	bne.n	80036ac <Board2_isequal+0x1de>
 80036a8:	2301      	movs	r3, #1
 80036aa:	e000      	b.n	80036ae <Board2_isequal+0x1e0>
 80036ac:	2300      	movs	r3, #0
                    e_p = ((varargin_1_stateB1_temperature ==
 80036ae:	75fb      	strb	r3, [r7, #23]
 80036b0:	e019      	b.n	80036e6 <Board2_isequal+0x218>
                  } else {
                    e_p = false;
 80036b2:	2300      	movs	r3, #0
 80036b4:	75fb      	strb	r3, [r7, #23]
 80036b6:	e016      	b.n	80036e6 <Board2_isequal+0x218>
                  }
                } else {
                  e_p = false;
 80036b8:	2300      	movs	r3, #0
 80036ba:	75fb      	strb	r3, [r7, #23]
 80036bc:	e013      	b.n	80036e6 <Board2_isequal+0x218>
                }
              } else {
                e_p = false;
 80036be:	2300      	movs	r3, #0
 80036c0:	75fb      	strb	r3, [r7, #23]
 80036c2:	e010      	b.n	80036e6 <Board2_isequal+0x218>
              }
            } else {
              e_p = false;
 80036c4:	2300      	movs	r3, #0
 80036c6:	75fb      	strb	r3, [r7, #23]
 80036c8:	e00d      	b.n	80036e6 <Board2_isequal+0x218>
            }
          } else {
            e_p = false;
 80036ca:	2300      	movs	r3, #0
 80036cc:	75fb      	strb	r3, [r7, #23]
 80036ce:	e00a      	b.n	80036e6 <Board2_isequal+0x218>
          }
        } else {
          e_p = false;
 80036d0:	2300      	movs	r3, #0
 80036d2:	75fb      	strb	r3, [r7, #23]
 80036d4:	e007      	b.n	80036e6 <Board2_isequal+0x218>
        }
      } else {
        e_p = false;
 80036d6:	2300      	movs	r3, #0
 80036d8:	75fb      	strb	r3, [r7, #23]
 80036da:	e004      	b.n	80036e6 <Board2_isequal+0x218>
      }
    } else {
      e_p = false;
 80036dc:	2300      	movs	r3, #0
 80036de:	75fb      	strb	r3, [r7, #23]
 80036e0:	e001      	b.n	80036e6 <Board2_isequal+0x218>
    }
  } else {
    e_p = false;
 80036e2:	2300      	movs	r3, #0
 80036e4:	75fb      	strb	r3, [r7, #23]
  }

  if (e_p) {
 80036e6:	7dfb      	ldrb	r3, [r7, #23]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d001      	beq.n	80036f0 <Board2_isequal+0x222>
    p = true;
 80036ec:	2301      	movs	r3, #1
 80036ee:	75bb      	strb	r3, [r7, #22]
  }

  return p;
 80036f0:	7dbb      	ldrb	r3, [r7, #22]
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	371c      	adds	r7, #28
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd90      	pop	{r4, r7, pc}
	...

080036fc <Board2_Receive_global_state>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Receive_global_state(void)
{
 80036fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003700:	b0a3      	sub	sp, #140	@ 0x8c
 8003702:	af1c      	add	r7, sp, #112	@ 0x70
  int32_T b_previousEvent;
  boolean_T b;
  b = Board2_dataReceived();
 8003704:	f7fd fd82 	bl	800120c <Board2_dataReceived>
 8003708:	4603      	mov	r3, r0
 800370a:	75fb      	strb	r3, [r7, #23]
  if (b) {
 800370c:	7dfb      	ldrb	r3, [r7, #23]
 800370e:	2b00      	cmp	r3, #0
 8003710:	f000 80ab 	beq.w	800386a <Board2_Receive_global_state+0x16e>
    b = Board2_correctGlobalStateCRC();
 8003714:	f7fe f936 	bl	8001984 <Board2_correctGlobalStateCRC>
 8003718:	4603      	mov	r3, r0
 800371a:	75fb      	strb	r3, [r7, #23]
    if (b) {
 800371c:	7dfb      	ldrb	r3, [r7, #23]
 800371e:	2b00      	cmp	r3, #0
 8003720:	f000 8094 	beq.w	800384c <Board2_Receive_global_state+0x150>
      b_previousEvent = Board2_DW.sfEvent;
 8003724:	4b64      	ldr	r3, [pc, #400]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 8003726:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800372a:	613b      	str	r3, [r7, #16]
      Board2_DW.sfEvent = Board2_event_STEP;
 800372c:	4b62      	ldr	r3, [pc, #392]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 800372e:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003732:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
      if (Board2_DW.is_active_Actions != 0) {
 8003736:	4b60      	ldr	r3, [pc, #384]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 8003738:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 800373c:	2b00      	cmp	r3, #0
 800373e:	d001      	beq.n	8003744 <Board2_Receive_global_state+0x48>
        Board2_Actions();
 8003740:	f7ff fd14 	bl	800316c <Board2_Actions>
      }

      Board2_DW.sfEvent = b_previousEvent;
 8003744:	4a5c      	ldr	r2, [pc, #368]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      Board2_setMTalk();
 800374c:	f7fd fc4e 	bl	8000fec <Board2_setMTalk>
      if (Board2_isequal(Board2_DW.global_state.stateB1.battery_voltage,
 8003750:	4b59      	ldr	r3, [pc, #356]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 8003752:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8003756:	4b58      	ldr	r3, [pc, #352]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 8003758:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 800375c:	4b56      	ldr	r3, [pc, #344]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 800375e:	f9b3 c040 	ldrsh.w	ip, [r3, #64]	@ 0x40
 8003762:	4b55      	ldr	r3, [pc, #340]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 8003764:	f9b3 e042 	ldrsh.w	lr, [r3, #66]	@ 0x42
 8003768:	4b53      	ldr	r3, [pc, #332]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 800376a:	f9b3 8044 	ldrsh.w	r8, [r3, #68]	@ 0x44
 800376e:	4b52      	ldr	r3, [pc, #328]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 8003770:	f9b3 9046 	ldrsh.w	r9, [r3, #70]	@ 0x46
 8003774:	4b50      	ldr	r3, [pc, #320]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 8003776:	f893 6068 	ldrb.w	r6, [r3, #104]	@ 0x68
 800377a:	4b4f      	ldr	r3, [pc, #316]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 800377c:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 8003780:	60fb      	str	r3, [r7, #12]
 8003782:	4b4d      	ldr	r3, [pc, #308]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 8003784:	f893 206a 	ldrb.w	r2, [r3, #106]	@ 0x6a
 8003788:	60ba      	str	r2, [r7, #8]
 800378a:	4b4b      	ldr	r3, [pc, #300]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 800378c:	f893 106b 	ldrb.w	r1, [r3, #107]	@ 0x6b
 8003790:	6079      	str	r1, [r7, #4]
 8003792:	4b49      	ldr	r3, [pc, #292]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 8003794:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003798:	4a47      	ldr	r2, [pc, #284]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 800379a:	f892 2031 	ldrb.w	r2, [r2, #49]	@ 0x31
 800379e:	4946      	ldr	r1, [pc, #280]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 80037a0:	f891 1032 	ldrb.w	r1, [r1, #50]	@ 0x32
 80037a4:	4844      	ldr	r0, [pc, #272]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 80037a6:	f890 0033 	ldrb.w	r0, [r0, #51]	@ 0x33
 80037aa:	901b      	str	r0, [sp, #108]	@ 0x6c
 80037ac:	911a      	str	r1, [sp, #104]	@ 0x68
 80037ae:	9219      	str	r2, [sp, #100]	@ 0x64
 80037b0:	9318      	str	r3, [sp, #96]	@ 0x60
 80037b2:	4b41      	ldr	r3, [pc, #260]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 80037b4:	ad10      	add	r5, sp, #64	@ 0x40
 80037b6:	f103 0410 	add.w	r4, r3, #16
 80037ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80037be:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80037c2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80037c6:	4b3c      	ldr	r3, [pc, #240]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 80037c8:	ac0c      	add	r4, sp, #48	@ 0x30
 80037ca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80037cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80037d0:	6879      	ldr	r1, [r7, #4]
 80037d2:	910b      	str	r1, [sp, #44]	@ 0x2c
 80037d4:	68ba      	ldr	r2, [r7, #8]
 80037d6:	920a      	str	r2, [sp, #40]	@ 0x28
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	9309      	str	r3, [sp, #36]	@ 0x24
 80037dc:	9608      	str	r6, [sp, #32]
 80037de:	4b36      	ldr	r3, [pc, #216]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 80037e0:	466d      	mov	r5, sp
 80037e2:	f103 0448 	add.w	r4, r3, #72	@ 0x48
 80037e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80037ea:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80037ee:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80037f2:	464b      	mov	r3, r9
 80037f4:	4642      	mov	r2, r8
 80037f6:	4671      	mov	r1, lr
 80037f8:	4660      	mov	r0, ip
 80037fa:	eef0 0a47 	vmov.f32	s1, s14
 80037fe:	eeb0 0a67 	vmov.f32	s0, s15
 8003802:	f7ff fe64 	bl	80034ce <Board2_isequal>
 8003806:	4603      	mov	r3, r0
 8003808:	2b00      	cmp	r3, #0
 800380a:	d00a      	beq.n	8003822 <Board2_Receive_global_state+0x126>
                         Board2_DW.receivedGlobalStatePacket.global_state.mov_obs,
                         Board2_DW.receivedGlobalStatePacket.global_state.spc_retro,
                         Board2_DW.receivedGlobalStatePacket.global_state.limit_vel,
                         Board2_DW.receivedGlobalStatePacket.global_state.obs_detection))
      {
        Board2_DW.is_Supervisor = Board2_IN_Global_state_received;
 800380c:	4b2a      	ldr	r3, [pc, #168]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 800380e:	2202      	movs	r2, #2
 8003810:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
        Board2_DW.time_comm = Board2_get_time();
 8003814:	f7fd fbf0 	bl	8000ff8 <Board2_get_time>
 8003818:	4603      	mov	r3, r0
 800381a:	4a27      	ldr	r2, [pc, #156]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 800381c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      Board2_suspend_RX_TX();
      Board2_DW.is_Supervision_task = Board2_IN_Degraded;
      Board2_DW.is_Degraded = Board2_IN_Restarting;
    }
  }
}
 8003820:	e044      	b.n	80038ac <Board2_Receive_global_state+0x1b0>
        Board2_exit_internal_Normal();
 8003822:	f7fd feb7 	bl	8001594 <Board2_exit_internal_Normal>
        Board2_set_driver_control();
 8003826:	f7fd ff3d 	bl	80016a4 <Board2_set_driver_control>
        Board2_resetSession();
 800382a:	f7fd fcd2 	bl	80011d2 <Board2_resetSession>
        Board2_resetMTalk();
 800382e:	f7fd fcd6 	bl	80011de <Board2_resetMTalk>
        Board2_suspend_RX_TX();
 8003832:	f7fd fcc8 	bl	80011c6 <Board2_suspend_RX_TX>
        Board2_DW.is_Supervision_task = Board2_IN_Single_Board;
 8003836:	4b20      	ldr	r3, [pc, #128]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 8003838:	2203      	movs	r2, #3
 800383a:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board2_DW.is_Single_Board = Board2_IN_Other_board_failure;
 800383e:	4b1e      	ldr	r3, [pc, #120]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 8003840:	2201      	movs	r2, #1
 8003842:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
        Board2_compute_degraded_actions();
 8003846:	f7fd fcff 	bl	8001248 <Board2_compute_degraded_actions>
}
 800384a:	e02f      	b.n	80038ac <Board2_Receive_global_state+0x1b0>
      Board2_DW.is_Supervisor = Board2_IN_Receive_global_state;
 800384c:	4b1a      	ldr	r3, [pc, #104]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 800384e:	2205      	movs	r2, #5
 8003850:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
      Board2_waitGlobalState();
 8003854:	f7fd ff4a 	bl	80016ec <Board2_waitGlobalState>
      Board2_resetMTalk();
 8003858:	f7fd fcc1 	bl	80011de <Board2_resetMTalk>
      Board2_DW.time_comm = Board2_get_time();
 800385c:	f7fd fbcc 	bl	8000ff8 <Board2_get_time>
 8003860:	4603      	mov	r3, r0
 8003862:	4a15      	ldr	r2, [pc, #84]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 8003864:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
}
 8003868:	e020      	b.n	80038ac <Board2_Receive_global_state+0x1b0>
    b = Board2_check_elapsed_time_us(Board2_DW.time_comm,
 800386a:	4b13      	ldr	r3, [pc, #76]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 800386c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003870:	f241 517c 	movw	r1, #5500	@ 0x157c
 8003874:	4618      	mov	r0, r3
 8003876:	f7fd fc98 	bl	80011aa <Board2_check_elapsed_time_us>
 800387a:	4603      	mov	r3, r0
 800387c:	75fb      	strb	r3, [r7, #23]
    if (b) {
 800387e:	7dfb      	ldrb	r3, [r7, #23]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d013      	beq.n	80038ac <Board2_Receive_global_state+0x1b0>
      Board2_compute_degraded_actions();
 8003884:	f7fd fce0 	bl	8001248 <Board2_compute_degraded_actions>
      Board2_exit_internal_Normal();
 8003888:	f7fd fe84 	bl	8001594 <Board2_exit_internal_Normal>
      Board2_set_driver_control();
 800388c:	f7fd ff0a 	bl	80016a4 <Board2_set_driver_control>
      Board2_resetSession();
 8003890:	f7fd fc9f 	bl	80011d2 <Board2_resetSession>
      Board2_resetMTalk();
 8003894:	f7fd fca3 	bl	80011de <Board2_resetMTalk>
      Board2_suspend_RX_TX();
 8003898:	f7fd fc95 	bl	80011c6 <Board2_suspend_RX_TX>
      Board2_DW.is_Supervision_task = Board2_IN_Degraded;
 800389c:	4b06      	ldr	r3, [pc, #24]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 800389e:	2201      	movs	r2, #1
 80038a0:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board2_DW.is_Degraded = Board2_IN_Restarting;
 80038a4:	4b04      	ldr	r3, [pc, #16]	@ (80038b8 <Board2_Receive_global_state+0x1bc>)
 80038a6:	2202      	movs	r2, #2
 80038a8:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
}
 80038ac:	bf00      	nop
 80038ae:	371c      	adds	r7, #28
 80038b0:	46bd      	mov	sp, r7
 80038b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80038b6:	bf00      	nop
 80038b8:	200001f8 	.word	0x200001f8

080038bc <Board2_correctStateCRC>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_correctStateCRC(void)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	af00      	add	r7, sp, #0
  return Correct_CRC_State(&Board2_DW.receivedStatePacket);
 80038c0:	4802      	ldr	r0, [pc, #8]	@ (80038cc <Board2_correctStateCRC+0x10>)
 80038c2:	f002 f94d 	bl	8005b60 <Correct_CRC_State>
 80038c6:	4603      	mov	r3, r0
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	200002b8 	.word	0x200002b8

080038d0 <Board2_waitState>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_waitState(void)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	af00      	add	r7, sp, #0
  UART_Wait_State(&Board2_DW.receivedStatePacket);
 80038d4:	4802      	ldr	r0, [pc, #8]	@ (80038e0 <Board2_waitState+0x10>)
 80038d6:	f002 f8fb 	bl	8005ad0 <UART_Wait_State>
}
 80038da:	bf00      	nop
 80038dc:	bd80      	pop	{r7, pc}
 80038de:	bf00      	nop
 80038e0:	200002b8 	.word	0x200002b8

080038e4 <Board2_obs_sonar2>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_obs_sonar2(void)
{
 80038e4:	b480      	push	{r7}
 80038e6:	af00      	add	r7, sp, #0
  return (Board2_DW.state.sonar2 >= Board2_MIN_DISTANCE) &&
 80038e8:	4b09      	ldr	r3, [pc, #36]	@ (8003910 <Board2_obs_sonar2+0x2c>)
 80038ea:	f8b3 30ae 	ldrh.w	r3, [r3, #174]	@ 0xae
 80038ee:	2b95      	cmp	r3, #149	@ 0x95
 80038f0:	d907      	bls.n	8003902 <Board2_obs_sonar2+0x1e>
    (Board2_DW.state.sonar2 <= Board2_MAX_DISTANCE);
 80038f2:	4b07      	ldr	r3, [pc, #28]	@ (8003910 <Board2_obs_sonar2+0x2c>)
 80038f4:	f8b3 30ae 	ldrh.w	r3, [r3, #174]	@ 0xae
  return (Board2_DW.state.sonar2 >= Board2_MIN_DISTANCE) &&
 80038f8:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80038fc:	d801      	bhi.n	8003902 <Board2_obs_sonar2+0x1e>
 80038fe:	2301      	movs	r3, #1
 8003900:	e000      	b.n	8003904 <Board2_obs_sonar2+0x20>
 8003902:	2300      	movs	r3, #0
 8003904:	b2db      	uxtb	r3, r3
}
 8003906:	4618      	mov	r0, r3
 8003908:	46bd      	mov	sp, r7
 800390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390e:	4770      	bx	lr
 8003910:	200001f8 	.word	0x200001f8

08003914 <Board2_check_elapsed_time>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_check_elapsed_time(uint32_T b_start_time, uint32_T
  b_min_elapsed_time)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b082      	sub	sp, #8
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	6039      	str	r1, [r7, #0]
  return check_elapsed_time(b_start_time, b_min_elapsed_time);
 800391e:	6839      	ldr	r1, [r7, #0]
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	f002 fa41 	bl	8005da8 <check_elapsed_time>
 8003926:	4603      	mov	r3, r0
}
 8003928:	4618      	mov	r0, r3
 800392a:	3708      	adds	r7, #8
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}

08003930 <Board2_obs_sonar1>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_obs_sonar1(void)
{
 8003930:	b480      	push	{r7}
 8003932:	af00      	add	r7, sp, #0
  return (Board2_DW.state.sonar1 >= Board2_MIN_DISTANCE) &&
 8003934:	4b09      	ldr	r3, [pc, #36]	@ (800395c <Board2_obs_sonar1+0x2c>)
 8003936:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800393a:	2b95      	cmp	r3, #149	@ 0x95
 800393c:	d907      	bls.n	800394e <Board2_obs_sonar1+0x1e>
    (Board2_DW.state.sonar1 <= Board2_MAX_DISTANCE);
 800393e:	4b07      	ldr	r3, [pc, #28]	@ (800395c <Board2_obs_sonar1+0x2c>)
 8003940:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
  return (Board2_DW.state.sonar1 >= Board2_MIN_DISTANCE) &&
 8003944:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8003948:	d801      	bhi.n	800394e <Board2_obs_sonar1+0x1e>
 800394a:	2301      	movs	r3, #1
 800394c:	e000      	b.n	8003950 <Board2_obs_sonar1+0x20>
 800394e:	2300      	movs	r3, #0
 8003950:	b2db      	uxtb	r3, r3
}
 8003952:	4618      	mov	r0, r3
 8003954:	46bd      	mov	sp, r7
 8003956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395a:	4770      	bx	lr
 800395c:	200001f8 	.word	0x200001f8

08003960 <Board2_obs_sonar3>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_obs_sonar3(void)
{
 8003960:	b480      	push	{r7}
 8003962:	af00      	add	r7, sp, #0
  return (Board2_DW.state.sonar3 >= Board2_MIN_DISTANCE) &&
 8003964:	4b09      	ldr	r3, [pc, #36]	@ (800398c <Board2_obs_sonar3+0x2c>)
 8003966:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	@ 0xb0
 800396a:	2b95      	cmp	r3, #149	@ 0x95
 800396c:	d907      	bls.n	800397e <Board2_obs_sonar3+0x1e>
    (Board2_DW.state.sonar3 <= Board2_MAX_DISTANCE);
 800396e:	4b07      	ldr	r3, [pc, #28]	@ (800398c <Board2_obs_sonar3+0x2c>)
 8003970:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	@ 0xb0
  return (Board2_DW.state.sonar3 >= Board2_MIN_DISTANCE) &&
 8003974:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8003978:	d801      	bhi.n	800397e <Board2_obs_sonar3+0x1e>
 800397a:	2301      	movs	r3, #1
 800397c:	e000      	b.n	8003980 <Board2_obs_sonar3+0x20>
 800397e:	2300      	movs	r3, #0
 8003980:	b2db      	uxtb	r3, r3
}
 8003982:	4618      	mov	r0, r3
 8003984:	46bd      	mov	sp, r7
 8003986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398a:	4770      	bx	lr
 800398c:	200001f8 	.word	0x200001f8

08003990 <Board2_Moving_obstacle>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Moving_obstacle(void)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b082      	sub	sp, #8
 8003994:	af00      	add	r7, sp, #0
  boolean_T b;
  if ((Board2_DW.is_active_No_obstacle != 0) && (Board2_DW.is_No_obstacle ==
 8003996:	4b7f      	ldr	r3, [pc, #508]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 8003998:	f893 30ff 	ldrb.w	r3, [r3, #255]	@ 0xff
 800399c:	2b00      	cmp	r3, #0
 800399e:	d00f      	beq.n	80039c0 <Board2_Moving_obstacle+0x30>
 80039a0:	4b7c      	ldr	r3, [pc, #496]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 80039a2:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 80039a6:	2b01      	cmp	r3, #1
 80039a8:	d10a      	bne.n	80039c0 <Board2_Moving_obstacle+0x30>
       Board2_IN_No_movements) && (Board2_DW.sfEvent == Board2_event_STEP)) {
 80039aa:	4b7a      	ldr	r3, [pc, #488]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 80039ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80039b0:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d103      	bne.n	80039c0 <Board2_Moving_obstacle+0x30>
    Board2_DW.moving_obstacle = NO_OBSTACLE;
 80039b8:	4b76      	ldr	r3, [pc, #472]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 80039ba:	2200      	movs	r2, #0
 80039bc:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
  }

  if (Board2_DW.is_active_Obstacle_from_left != 0) {
 80039c0:	4b74      	ldr	r3, [pc, #464]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 80039c2:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d06d      	beq.n	8003aa6 <Board2_Moving_obstacle+0x116>
    switch (Board2_DW.is_Obstacle_from_left) {
 80039ca:	4b72      	ldr	r3, [pc, #456]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 80039cc:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80039d0:	2b03      	cmp	r3, #3
 80039d2:	d03c      	beq.n	8003a4e <Board2_Moving_obstacle+0xbe>
 80039d4:	2b03      	cmp	r3, #3
 80039d6:	dc66      	bgt.n	8003aa6 <Board2_Moving_obstacle+0x116>
 80039d8:	2b01      	cmp	r3, #1
 80039da:	d002      	beq.n	80039e2 <Board2_Moving_obstacle+0x52>
 80039dc:	2b02      	cmp	r3, #2
 80039de:	d005      	beq.n	80039ec <Board2_Moving_obstacle+0x5c>
 80039e0:	e061      	b.n	8003aa6 <Board2_Moving_obstacle+0x116>
     case Bo_IN_Moving_obstacle_from_left:
      Board2_DW.is_Obstacle_from_left = Board2_IN_Waiting;
 80039e2:	4b6c      	ldr	r3, [pc, #432]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 80039e4:	2203      	movs	r2, #3
 80039e6:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      break;
 80039ea:	e05c      	b.n	8003aa6 <Board2_Moving_obstacle+0x116>

     case Board2_IN_Obstacle_left:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 80039ec:	4b69      	ldr	r3, [pc, #420]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 80039ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80039f2:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d104      	bne.n	8003a04 <Board2_Moving_obstacle+0x74>
        b = Board2_obs_sonar2();
 80039fa:	f7ff ff73 	bl	80038e4 <Board2_obs_sonar2>
 80039fe:	4603      	mov	r3, r0
 8003a00:	71fb      	strb	r3, [r7, #7]
 8003a02:	e001      	b.n	8003a08 <Board2_Moving_obstacle+0x78>
      } else {
        b = false;
 8003a04:	2300      	movs	r3, #0
 8003a06:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003a08:	79fb      	ldrb	r3, [r7, #7]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d008      	beq.n	8003a20 <Board2_Moving_obstacle+0x90>
        Board2_DW.is_Obstacle_from_left = Bo_IN_Moving_obstacle_from_left;
 8003a0e:	4b61      	ldr	r3, [pc, #388]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 8003a10:	2201      	movs	r2, #1
 8003a12:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        Board2_DW.moving_obstacle = MOVING_FROM_LEFT;
 8003a16:	4b5f      	ldr	r3, [pc, #380]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 8003a18:	2201      	movs	r2, #1
 8003a1a:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
      } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
                 Board2_check_elapsed_time(Board2_DW.time_obs,
                  Board2_OBS_TIMEOUT)) {
        Board2_DW.is_Obstacle_from_left = Board2_IN_Waiting;
      }
      break;
 8003a1e:	e03f      	b.n	8003aa0 <Board2_Moving_obstacle+0x110>
      } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8003a20:	4b5c      	ldr	r3, [pc, #368]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 8003a22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a26:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d138      	bne.n	8003aa0 <Board2_Moving_obstacle+0x110>
                 Board2_check_elapsed_time(Board2_DW.time_obs,
 8003a2e:	4b59      	ldr	r3, [pc, #356]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 8003a30:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003a34:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f7ff ff6b 	bl	8003914 <Board2_check_elapsed_time>
 8003a3e:	4603      	mov	r3, r0
      } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d02d      	beq.n	8003aa0 <Board2_Moving_obstacle+0x110>
        Board2_DW.is_Obstacle_from_left = Board2_IN_Waiting;
 8003a44:	4b53      	ldr	r3, [pc, #332]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 8003a46:	2203      	movs	r2, #3
 8003a48:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      break;
 8003a4c:	e028      	b.n	8003aa0 <Board2_Moving_obstacle+0x110>

     case Board2_IN_Waiting:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003a4e:	4b51      	ldr	r3, [pc, #324]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 8003a50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a54:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d111      	bne.n	8003a80 <Board2_Moving_obstacle+0xf0>
        if (Board2_obs_sonar1()) {
 8003a5c:	f7ff ff68 	bl	8003930 <Board2_obs_sonar1>
 8003a60:	4603      	mov	r3, r0
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d009      	beq.n	8003a7a <Board2_Moving_obstacle+0xea>
          b = !Board2_obs_sonar2();
 8003a66:	f7ff ff3d 	bl	80038e4 <Board2_obs_sonar2>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	bf0c      	ite	eq
 8003a70:	2301      	moveq	r3, #1
 8003a72:	2300      	movne	r3, #0
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	71fb      	strb	r3, [r7, #7]
 8003a78:	e004      	b.n	8003a84 <Board2_Moving_obstacle+0xf4>
        } else {
          b = false;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	71fb      	strb	r3, [r7, #7]
 8003a7e:	e001      	b.n	8003a84 <Board2_Moving_obstacle+0xf4>
        }
      } else {
        b = false;
 8003a80:	2300      	movs	r3, #0
 8003a82:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003a84:	79fb      	ldrb	r3, [r7, #7]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d00c      	beq.n	8003aa4 <Board2_Moving_obstacle+0x114>
        Board2_DW.is_Obstacle_from_left = Board2_IN_Obstacle_left;
 8003a8a:	4b42      	ldr	r3, [pc, #264]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 8003a8c:	2202      	movs	r2, #2
 8003a8e:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        Board2_DW.time_obs = Board2_get_time();
 8003a92:	f7fd fab1 	bl	8000ff8 <Board2_get_time>
 8003a96:	4603      	mov	r3, r0
 8003a98:	4a3e      	ldr	r2, [pc, #248]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 8003a9a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
      }
      break;
 8003a9e:	e001      	b.n	8003aa4 <Board2_Moving_obstacle+0x114>
      break;
 8003aa0:	bf00      	nop
 8003aa2:	e000      	b.n	8003aa6 <Board2_Moving_obstacle+0x116>
      break;
 8003aa4:	bf00      	nop
    }
  }

  if (Board2_DW.is_active_Obstacle_from_right != 0) {
 8003aa6:	4b3b      	ldr	r3, [pc, #236]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 8003aa8:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d06d      	beq.n	8003b8c <Board2_Moving_obstacle+0x1fc>
    switch (Board2_DW.is_Obstacle_from_right) {
 8003ab0:	4b38      	ldr	r3, [pc, #224]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 8003ab2:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8003ab6:	2b03      	cmp	r3, #3
 8003ab8:	d03c      	beq.n	8003b34 <Board2_Moving_obstacle+0x1a4>
 8003aba:	2b03      	cmp	r3, #3
 8003abc:	dc66      	bgt.n	8003b8c <Board2_Moving_obstacle+0x1fc>
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d002      	beq.n	8003ac8 <Board2_Moving_obstacle+0x138>
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	d005      	beq.n	8003ad2 <Board2_Moving_obstacle+0x142>
        Board2_DW.time_obs = Board2_get_time();
      }
      break;
    }
  }
}
 8003ac6:	e061      	b.n	8003b8c <Board2_Moving_obstacle+0x1fc>
      Board2_DW.is_Obstacle_from_right = Board2_IN_Waiting;
 8003ac8:	4b32      	ldr	r3, [pc, #200]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 8003aca:	2203      	movs	r2, #3
 8003acc:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
      break;
 8003ad0:	e05c      	b.n	8003b8c <Board2_Moving_obstacle+0x1fc>
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003ad2:	4b30      	ldr	r3, [pc, #192]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 8003ad4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ad8:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d104      	bne.n	8003aea <Board2_Moving_obstacle+0x15a>
        b = Board2_obs_sonar2();
 8003ae0:	f7ff ff00 	bl	80038e4 <Board2_obs_sonar2>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	71fb      	strb	r3, [r7, #7]
 8003ae8:	e001      	b.n	8003aee <Board2_Moving_obstacle+0x15e>
        b = false;
 8003aea:	2300      	movs	r3, #0
 8003aec:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003aee:	79fb      	ldrb	r3, [r7, #7]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d008      	beq.n	8003b06 <Board2_Moving_obstacle+0x176>
        Board2_DW.is_Obstacle_from_right = B_IN_Moving_obstacle_from_right;
 8003af4:	4b27      	ldr	r3, [pc, #156]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 8003af6:	2201      	movs	r2, #1
 8003af8:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
        Board2_DW.moving_obstacle = MOVING_FROM_RIGHT;
 8003afc:	4b25      	ldr	r3, [pc, #148]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 8003afe:	2202      	movs	r2, #2
 8003b00:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
      break;
 8003b04:	e03f      	b.n	8003b86 <Board2_Moving_obstacle+0x1f6>
      } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8003b06:	4b23      	ldr	r3, [pc, #140]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 8003b08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b0c:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d138      	bne.n	8003b86 <Board2_Moving_obstacle+0x1f6>
                 Board2_check_elapsed_time(Board2_DW.time_obs,
 8003b14:	4b1f      	ldr	r3, [pc, #124]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 8003b16:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003b1a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f7ff fef8 	bl	8003914 <Board2_check_elapsed_time>
 8003b24:	4603      	mov	r3, r0
      } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d02d      	beq.n	8003b86 <Board2_Moving_obstacle+0x1f6>
        Board2_DW.is_Obstacle_from_right = Board2_IN_Waiting;
 8003b2a:	4b1a      	ldr	r3, [pc, #104]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 8003b2c:	2203      	movs	r2, #3
 8003b2e:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
      break;
 8003b32:	e028      	b.n	8003b86 <Board2_Moving_obstacle+0x1f6>
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003b34:	4b17      	ldr	r3, [pc, #92]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 8003b36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b3a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d111      	bne.n	8003b66 <Board2_Moving_obstacle+0x1d6>
        if (Board2_obs_sonar3()) {
 8003b42:	f7ff ff0d 	bl	8003960 <Board2_obs_sonar3>
 8003b46:	4603      	mov	r3, r0
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d009      	beq.n	8003b60 <Board2_Moving_obstacle+0x1d0>
          b = !Board2_obs_sonar2();
 8003b4c:	f7ff feca 	bl	80038e4 <Board2_obs_sonar2>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	bf0c      	ite	eq
 8003b56:	2301      	moveq	r3, #1
 8003b58:	2300      	movne	r3, #0
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	71fb      	strb	r3, [r7, #7]
 8003b5e:	e004      	b.n	8003b6a <Board2_Moving_obstacle+0x1da>
          b = false;
 8003b60:	2300      	movs	r3, #0
 8003b62:	71fb      	strb	r3, [r7, #7]
 8003b64:	e001      	b.n	8003b6a <Board2_Moving_obstacle+0x1da>
        b = false;
 8003b66:	2300      	movs	r3, #0
 8003b68:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003b6a:	79fb      	ldrb	r3, [r7, #7]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d00c      	beq.n	8003b8a <Board2_Moving_obstacle+0x1fa>
        Board2_DW.is_Obstacle_from_right = Board2_IN_Obstacle_right;
 8003b70:	4b08      	ldr	r3, [pc, #32]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 8003b72:	2202      	movs	r2, #2
 8003b74:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
        Board2_DW.time_obs = Board2_get_time();
 8003b78:	f7fd fa3e 	bl	8000ff8 <Board2_get_time>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	4a05      	ldr	r2, [pc, #20]	@ (8003b94 <Board2_Moving_obstacle+0x204>)
 8003b80:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
      break;
 8003b84:	e001      	b.n	8003b8a <Board2_Moving_obstacle+0x1fa>
      break;
 8003b86:	bf00      	nop
 8003b88:	e000      	b.n	8003b8c <Board2_Moving_obstacle+0x1fc>
      break;
 8003b8a:	bf00      	nop
}
 8003b8c:	bf00      	nop
 8003b8e:	3708      	adds	r7, #8
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}
 8003b94:	200001f8 	.word	0x200001f8

08003b98 <Board2_button2_pressed_retro>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_button2_pressed_retro(void)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b083      	sub	sp, #12
 8003b9c:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent != Board2_event_STEP) {
 8003b9e:	4b12      	ldr	r3, [pc, #72]	@ (8003be8 <Board2_button2_pressed_retro+0x50>)
 8003ba0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ba4:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d002      	beq.n	8003bb2 <Board2_button2_pressed_retro+0x1a>
    y = false;
 8003bac:	2300      	movs	r3, #0
 8003bae:	71fb      	strb	r3, [r7, #7]
 8003bb0:	e013      	b.n	8003bda <Board2_button2_pressed_retro+0x42>
  } else {
    y = (Board2_DW.state.button2 && (!Board2_DW.prev_button2_retro));
 8003bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8003be8 <Board2_button2_pressed_retro+0x50>)
 8003bb4:	f893 30b7 	ldrb.w	r3, [r3, #183]	@ 0xb7
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d006      	beq.n	8003bca <Board2_button2_pressed_retro+0x32>
 8003bbc:	4b0a      	ldr	r3, [pc, #40]	@ (8003be8 <Board2_button2_pressed_retro+0x50>)
 8003bbe:	f893 312b 	ldrb.w	r3, [r3, #299]	@ 0x12b
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d101      	bne.n	8003bca <Board2_button2_pressed_retro+0x32>
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e000      	b.n	8003bcc <Board2_button2_pressed_retro+0x34>
 8003bca:	2300      	movs	r3, #0
 8003bcc:	71fb      	strb	r3, [r7, #7]
    Board2_DW.prev_button2_retro = Board2_DW.state.button2;
 8003bce:	4b06      	ldr	r3, [pc, #24]	@ (8003be8 <Board2_button2_pressed_retro+0x50>)
 8003bd0:	f893 20b7 	ldrb.w	r2, [r3, #183]	@ 0xb7
 8003bd4:	4b04      	ldr	r3, [pc, #16]	@ (8003be8 <Board2_button2_pressed_retro+0x50>)
 8003bd6:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
  }

  return y;
 8003bda:	79fb      	ldrb	r3, [r7, #7]
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	370c      	adds	r7, #12
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr
 8003be8:	200001f8 	.word	0x200001f8

08003bec <Board2_button1_pressed_retro>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_button1_pressed_retro(void)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b083      	sub	sp, #12
 8003bf0:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent != Board2_event_STEP) {
 8003bf2:	4b12      	ldr	r3, [pc, #72]	@ (8003c3c <Board2_button1_pressed_retro+0x50>)
 8003bf4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003bf8:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d002      	beq.n	8003c06 <Board2_button1_pressed_retro+0x1a>
    y = false;
 8003c00:	2300      	movs	r3, #0
 8003c02:	71fb      	strb	r3, [r7, #7]
 8003c04:	e013      	b.n	8003c2e <Board2_button1_pressed_retro+0x42>
  } else {
    y = (Board2_DW.state.button1 && (!Board2_DW.prev_button1_retro));
 8003c06:	4b0d      	ldr	r3, [pc, #52]	@ (8003c3c <Board2_button1_pressed_retro+0x50>)
 8003c08:	f893 30b6 	ldrb.w	r3, [r3, #182]	@ 0xb6
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d006      	beq.n	8003c1e <Board2_button1_pressed_retro+0x32>
 8003c10:	4b0a      	ldr	r3, [pc, #40]	@ (8003c3c <Board2_button1_pressed_retro+0x50>)
 8003c12:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d101      	bne.n	8003c1e <Board2_button1_pressed_retro+0x32>
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e000      	b.n	8003c20 <Board2_button1_pressed_retro+0x34>
 8003c1e:	2300      	movs	r3, #0
 8003c20:	71fb      	strb	r3, [r7, #7]
    Board2_DW.prev_button1_retro = Board2_DW.state.button1;
 8003c22:	4b06      	ldr	r3, [pc, #24]	@ (8003c3c <Board2_button1_pressed_retro+0x50>)
 8003c24:	f893 20b6 	ldrb.w	r2, [r3, #182]	@ 0xb6
 8003c28:	4b04      	ldr	r3, [pc, #16]	@ (8003c3c <Board2_button1_pressed_retro+0x50>)
 8003c2a:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
  }

  return y;
 8003c2e:	79fb      	ldrb	r3, [r7, #7]
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	370c      	adds	r7, #12
 8003c34:	46bd      	mov	sp, r7
 8003c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3a:	4770      	bx	lr
 8003c3c:	200001f8 	.word	0x200001f8

08003c40 <Board2_button2_pressed_obs>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_button2_pressed_obs(void)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent != Board2_event_STEP) {
 8003c46:	4b12      	ldr	r3, [pc, #72]	@ (8003c90 <Board2_button2_pressed_obs+0x50>)
 8003c48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c4c:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d002      	beq.n	8003c5a <Board2_button2_pressed_obs+0x1a>
    y = false;
 8003c54:	2300      	movs	r3, #0
 8003c56:	71fb      	strb	r3, [r7, #7]
 8003c58:	e013      	b.n	8003c82 <Board2_button2_pressed_obs+0x42>
  } else {
    y = (Board2_DW.state.button1 && (!Board2_DW.prev_button2_obs));
 8003c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8003c90 <Board2_button2_pressed_obs+0x50>)
 8003c5c:	f893 30b6 	ldrb.w	r3, [r3, #182]	@ 0xb6
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d006      	beq.n	8003c72 <Board2_button2_pressed_obs+0x32>
 8003c64:	4b0a      	ldr	r3, [pc, #40]	@ (8003c90 <Board2_button2_pressed_obs+0x50>)
 8003c66:	f893 312e 	ldrb.w	r3, [r3, #302]	@ 0x12e
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d101      	bne.n	8003c72 <Board2_button2_pressed_obs+0x32>
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e000      	b.n	8003c74 <Board2_button2_pressed_obs+0x34>
 8003c72:	2300      	movs	r3, #0
 8003c74:	71fb      	strb	r3, [r7, #7]
    Board2_DW.prev_button2_obs = Board2_DW.state.button1;
 8003c76:	4b06      	ldr	r3, [pc, #24]	@ (8003c90 <Board2_button2_pressed_obs+0x50>)
 8003c78:	f893 20b6 	ldrb.w	r2, [r3, #182]	@ 0xb6
 8003c7c:	4b04      	ldr	r3, [pc, #16]	@ (8003c90 <Board2_button2_pressed_obs+0x50>)
 8003c7e:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
  }

  return y;
 8003c82:	79fb      	ldrb	r3, [r7, #7]
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	370c      	adds	r7, #12
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8e:	4770      	bx	lr
 8003c90:	200001f8 	.word	0x200001f8

08003c94 <Board2_button1_pressed_obs>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_button1_pressed_obs(void)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b083      	sub	sp, #12
 8003c98:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent != Board2_event_STEP) {
 8003c9a:	4b12      	ldr	r3, [pc, #72]	@ (8003ce4 <Board2_button1_pressed_obs+0x50>)
 8003c9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ca0:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d002      	beq.n	8003cae <Board2_button1_pressed_obs+0x1a>
    y = false;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	71fb      	strb	r3, [r7, #7]
 8003cac:	e013      	b.n	8003cd6 <Board2_button1_pressed_obs+0x42>
  } else {
    y = (Board2_DW.state.button2 && (!Board2_DW.prev_button1_obs));
 8003cae:	4b0d      	ldr	r3, [pc, #52]	@ (8003ce4 <Board2_button1_pressed_obs+0x50>)
 8003cb0:	f893 30b7 	ldrb.w	r3, [r3, #183]	@ 0xb7
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d006      	beq.n	8003cc6 <Board2_button1_pressed_obs+0x32>
 8003cb8:	4b0a      	ldr	r3, [pc, #40]	@ (8003ce4 <Board2_button1_pressed_obs+0x50>)
 8003cba:	f893 312f 	ldrb.w	r3, [r3, #303]	@ 0x12f
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d101      	bne.n	8003cc6 <Board2_button1_pressed_obs+0x32>
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e000      	b.n	8003cc8 <Board2_button1_pressed_obs+0x34>
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	71fb      	strb	r3, [r7, #7]
    Board2_DW.prev_button1_obs = Board2_DW.state.button2;
 8003cca:	4b06      	ldr	r3, [pc, #24]	@ (8003ce4 <Board2_button1_pressed_obs+0x50>)
 8003ccc:	f893 20b7 	ldrb.w	r2, [r3, #183]	@ 0xb7
 8003cd0:	4b04      	ldr	r3, [pc, #16]	@ (8003ce4 <Board2_button1_pressed_obs+0x50>)
 8003cd2:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
  }

  return y;
 8003cd6:	79fb      	ldrb	r3, [r7, #7]
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	370c      	adds	r7, #12
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr
 8003ce4:	200001f8 	.word	0x200001f8

08003ce8 <Board2_Combo>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Combo(void)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b082      	sub	sp, #8
 8003cec:	af00      	add	r7, sp, #0
  boolean_T b;
  if (Board2_DW.is_active_Special_retro != 0) {
 8003cee:	4b5c      	ldr	r3, [pc, #368]	@ (8003e60 <Board2_Combo+0x178>)
 8003cf0:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d054      	beq.n	8003da2 <Board2_Combo+0xba>
    switch (Board2_DW.is_Special_retro) {
 8003cf8:	4b59      	ldr	r3, [pc, #356]	@ (8003e60 <Board2_Combo+0x178>)
 8003cfa:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 8003cfe:	2b03      	cmp	r3, #3
 8003d00:	d03a      	beq.n	8003d78 <Board2_Combo+0x90>
 8003d02:	2b03      	cmp	r3, #3
 8003d04:	dc4d      	bgt.n	8003da2 <Board2_Combo+0xba>
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d002      	beq.n	8003d10 <Board2_Combo+0x28>
 8003d0a:	2b02      	cmp	r3, #2
 8003d0c:	d02f      	beq.n	8003d6e <Board2_Combo+0x86>
 8003d0e:	e048      	b.n	8003da2 <Board2_Combo+0xba>
     case Board2_IN_First_button:
      b = Board2_button2_pressed_retro();
 8003d10:	f7ff ff42 	bl	8003b98 <Board2_button2_pressed_retro>
 8003d14:	4603      	mov	r3, r0
 8003d16:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003d18:	79fb      	ldrb	r3, [r7, #7]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d010      	beq.n	8003d40 <Board2_Combo+0x58>
        Board2_DW.is_Special_retro = Board2_IN_Special_retro_change;
 8003d1e:	4b50      	ldr	r3, [pc, #320]	@ (8003e60 <Board2_Combo+0x178>)
 8003d20:	2202      	movs	r2, #2
 8003d22:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
        Board2_DW.special_retro = !Board2_DW.special_retro;
 8003d26:	4b4e      	ldr	r3, [pc, #312]	@ (8003e60 <Board2_Combo+0x178>)
 8003d28:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	bf0c      	ite	eq
 8003d30:	2301      	moveq	r3, #1
 8003d32:	2300      	movne	r3, #0
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	461a      	mov	r2, r3
 8003d38:	4b49      	ldr	r3, [pc, #292]	@ (8003e60 <Board2_Combo+0x178>)
 8003d3a:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
      } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
                 Board2_check_elapsed_time(Board2_DW.time_button,
                  Board2_BUTTON_TIMEOUT)) {
        Board2_DW.is_Special_retro = Board2_IN_Special_retro_start;
      }
      break;
 8003d3e:	e02d      	b.n	8003d9c <Board2_Combo+0xb4>
      } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8003d40:	4b47      	ldr	r3, [pc, #284]	@ (8003e60 <Board2_Combo+0x178>)
 8003d42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d46:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d126      	bne.n	8003d9c <Board2_Combo+0xb4>
                 Board2_check_elapsed_time(Board2_DW.time_button,
 8003d4e:	4b44      	ldr	r3, [pc, #272]	@ (8003e60 <Board2_Combo+0x178>)
 8003d50:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8003d54:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f7ff fddb 	bl	8003914 <Board2_check_elapsed_time>
 8003d5e:	4603      	mov	r3, r0
      } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d01b      	beq.n	8003d9c <Board2_Combo+0xb4>
        Board2_DW.is_Special_retro = Board2_IN_Special_retro_start;
 8003d64:	4b3e      	ldr	r3, [pc, #248]	@ (8003e60 <Board2_Combo+0x178>)
 8003d66:	2203      	movs	r2, #3
 8003d68:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
      break;
 8003d6c:	e016      	b.n	8003d9c <Board2_Combo+0xb4>

     case Board2_IN_Special_retro_change:
      Board2_DW.is_Special_retro = Board2_IN_Special_retro_start;
 8003d6e:	4b3c      	ldr	r3, [pc, #240]	@ (8003e60 <Board2_Combo+0x178>)
 8003d70:	2203      	movs	r2, #3
 8003d72:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
      break;
 8003d76:	e014      	b.n	8003da2 <Board2_Combo+0xba>

     case Board2_IN_Special_retro_start:
      b = Board2_button1_pressed_retro();
 8003d78:	f7ff ff38 	bl	8003bec <Board2_button1_pressed_retro>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003d80:	79fb      	ldrb	r3, [r7, #7]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d00c      	beq.n	8003da0 <Board2_Combo+0xb8>
        Board2_DW.is_Special_retro = Board2_IN_First_button;
 8003d86:	4b36      	ldr	r3, [pc, #216]	@ (8003e60 <Board2_Combo+0x178>)
 8003d88:	2201      	movs	r2, #1
 8003d8a:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
        Board2_DW.time_button = Board2_get_time();
 8003d8e:	f7fd f933 	bl	8000ff8 <Board2_get_time>
 8003d92:	4603      	mov	r3, r0
 8003d94:	4a32      	ldr	r2, [pc, #200]	@ (8003e60 <Board2_Combo+0x178>)
 8003d96:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
      }
      break;
 8003d9a:	e001      	b.n	8003da0 <Board2_Combo+0xb8>
      break;
 8003d9c:	bf00      	nop
 8003d9e:	e000      	b.n	8003da2 <Board2_Combo+0xba>
      break;
 8003da0:	bf00      	nop
    }
  }

  if (Board2_DW.is_active_Obstacle_detection != 0) {
 8003da2:	4b2f      	ldr	r3, [pc, #188]	@ (8003e60 <Board2_Combo+0x178>)
 8003da4:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d054      	beq.n	8003e56 <Board2_Combo+0x16e>
    switch (Board2_DW.is_Obstacle_detection) {
 8003dac:	4b2c      	ldr	r3, [pc, #176]	@ (8003e60 <Board2_Combo+0x178>)
 8003dae:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 8003db2:	2b03      	cmp	r3, #3
 8003db4:	d03a      	beq.n	8003e2c <Board2_Combo+0x144>
 8003db6:	2b03      	cmp	r3, #3
 8003db8:	dc4d      	bgt.n	8003e56 <Board2_Combo+0x16e>
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d002      	beq.n	8003dc4 <Board2_Combo+0xdc>
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	d02f      	beq.n	8003e22 <Board2_Combo+0x13a>
        Board2_DW.time_button = Board2_get_time();
      }
      break;
    }
  }
}
 8003dc2:	e048      	b.n	8003e56 <Board2_Combo+0x16e>
      b = Board2_button2_pressed_obs();
 8003dc4:	f7ff ff3c 	bl	8003c40 <Board2_button2_pressed_obs>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003dcc:	79fb      	ldrb	r3, [r7, #7]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d010      	beq.n	8003df4 <Board2_Combo+0x10c>
        Board2_DW.is_Obstacle_detection = Board2_IN_Special_retro_change;
 8003dd2:	4b23      	ldr	r3, [pc, #140]	@ (8003e60 <Board2_Combo+0x178>)
 8003dd4:	2202      	movs	r2, #2
 8003dd6:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
        Board2_DW.obs_detection = !Board2_DW.obs_detection;
 8003dda:	4b21      	ldr	r3, [pc, #132]	@ (8003e60 <Board2_Combo+0x178>)
 8003ddc:	f893 3129 	ldrb.w	r3, [r3, #297]	@ 0x129
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	bf0c      	ite	eq
 8003de4:	2301      	moveq	r3, #1
 8003de6:	2300      	movne	r3, #0
 8003de8:	b2db      	uxtb	r3, r3
 8003dea:	461a      	mov	r2, r3
 8003dec:	4b1c      	ldr	r3, [pc, #112]	@ (8003e60 <Board2_Combo+0x178>)
 8003dee:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
      break;
 8003df2:	e02d      	b.n	8003e50 <Board2_Combo+0x168>
      } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8003df4:	4b1a      	ldr	r3, [pc, #104]	@ (8003e60 <Board2_Combo+0x178>)
 8003df6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003dfa:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d126      	bne.n	8003e50 <Board2_Combo+0x168>
                 Board2_check_elapsed_time(Board2_DW.time_button,
 8003e02:	4b17      	ldr	r3, [pc, #92]	@ (8003e60 <Board2_Combo+0x178>)
 8003e04:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8003e08:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f7ff fd81 	bl	8003914 <Board2_check_elapsed_time>
 8003e12:	4603      	mov	r3, r0
      } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d01b      	beq.n	8003e50 <Board2_Combo+0x168>
        Board2_DW.is_Obstacle_detection = Board2_IN_Special_retro_start;
 8003e18:	4b11      	ldr	r3, [pc, #68]	@ (8003e60 <Board2_Combo+0x178>)
 8003e1a:	2203      	movs	r2, #3
 8003e1c:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
      break;
 8003e20:	e016      	b.n	8003e50 <Board2_Combo+0x168>
      Board2_DW.is_Obstacle_detection = Board2_IN_Special_retro_start;
 8003e22:	4b0f      	ldr	r3, [pc, #60]	@ (8003e60 <Board2_Combo+0x178>)
 8003e24:	2203      	movs	r2, #3
 8003e26:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
      break;
 8003e2a:	e014      	b.n	8003e56 <Board2_Combo+0x16e>
      b = Board2_button1_pressed_obs();
 8003e2c:	f7ff ff32 	bl	8003c94 <Board2_button1_pressed_obs>
 8003e30:	4603      	mov	r3, r0
 8003e32:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003e34:	79fb      	ldrb	r3, [r7, #7]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d00c      	beq.n	8003e54 <Board2_Combo+0x16c>
        Board2_DW.is_Obstacle_detection = Board2_IN_First_button;
 8003e3a:	4b09      	ldr	r3, [pc, #36]	@ (8003e60 <Board2_Combo+0x178>)
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
        Board2_DW.time_button = Board2_get_time();
 8003e42:	f7fd f8d9 	bl	8000ff8 <Board2_get_time>
 8003e46:	4603      	mov	r3, r0
 8003e48:	4a05      	ldr	r2, [pc, #20]	@ (8003e60 <Board2_Combo+0x178>)
 8003e4a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
      break;
 8003e4e:	e001      	b.n	8003e54 <Board2_Combo+0x16c>
      break;
 8003e50:	bf00      	nop
 8003e52:	e000      	b.n	8003e56 <Board2_Combo+0x16e>
      break;
 8003e54:	bf00      	nop
}
 8003e56:	bf00      	nop
 8003e58:	3708      	adds	r7, #8
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	bf00      	nop
 8003e60:	200001f8 	.word	0x200001f8

08003e64 <Board2_low_voltage>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_low_voltage(void)
{
 8003e64:	b480      	push	{r7}
 8003e66:	af00      	add	r7, sp, #0
  return Board2_DW.receivedStatePacket.state.battery_voltage <=
 8003e68:	4b08      	ldr	r3, [pc, #32]	@ (8003e8c <Board2_low_voltage+0x28>)
 8003e6a:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 8003e6e:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8003e90 <Board2_low_voltage+0x2c>
 8003e72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e7a:	bf94      	ite	ls
 8003e7c:	2301      	movls	r3, #1
 8003e7e:	2300      	movhi	r3, #0
 8003e80:	b2db      	uxtb	r3, r3
    Board2_LOW_VOLTAGE;
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr
 8003e8c:	200001f8 	.word	0x200001f8
 8003e90:	411d47ae 	.word	0x411d47ae

08003e94 <Board2_high_temp>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_high_temp(void)
{
 8003e94:	b480      	push	{r7}
 8003e96:	af00      	add	r7, sp, #0
  return Board2_DW.receivedStatePacket.state.temperature >=
 8003e98:	4b08      	ldr	r3, [pc, #32]	@ (8003ebc <Board2_high_temp+0x28>)
 8003e9a:	edd3 7a31 	vldr	s15, [r3, #196]	@ 0xc4
 8003e9e:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8003ec0 <Board2_high_temp+0x2c>
 8003ea2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003eaa:	bfac      	ite	ge
 8003eac:	2301      	movge	r3, #1
 8003eae:	2300      	movlt	r3, #0
 8003eb0:	b2db      	uxtb	r3, r3
    Board2_HIGH_TEMPERATURE;
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr
 8003ebc:	200001f8 	.word	0x200001f8
 8003ec0:	42700000 	.word	0x42700000

08003ec4 <Boa_Battery_temperature_manager>:

/* Function for Chart: '<Root>/Board2' */
static void Boa_Battery_temperature_manager(void)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b082      	sub	sp, #8
 8003ec8:	af00      	add	r7, sp, #0
  boolean_T b;
  if ((Board2_DW.is_active_Normal_velocity != 0) &&
 8003eca:	4b81      	ldr	r3, [pc, #516]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 8003ecc:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d00f      	beq.n	8003ef4 <Boa_Battery_temperature_manager+0x30>
      (Board2_DW.is_Normal_velocity == Board2_IN_No_limitation) &&
 8003ed4:	4b7e      	ldr	r3, [pc, #504]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 8003ed6:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
  if ((Board2_DW.is_active_Normal_velocity != 0) &&
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	d10a      	bne.n	8003ef4 <Boa_Battery_temperature_manager+0x30>
      (Board2_DW.sfEvent == Board2_event_STEP)) {
 8003ede:	4b7c      	ldr	r3, [pc, #496]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 8003ee0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
      (Board2_DW.is_Normal_velocity == Board2_IN_No_limitation) &&
 8003ee4:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d103      	bne.n	8003ef4 <Boa_Battery_temperature_manager+0x30>
    Board2_DW.limit_velocity = false;
 8003eec:	4b78      	ldr	r3, [pc, #480]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
  }

  if (Board2_DW.is_active_Battery_manager != 0) {
 8003ef4:	4b76      	ldr	r3, [pc, #472]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 8003ef6:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d04f      	beq.n	8003f9e <Boa_Battery_temperature_manager+0xda>
    switch (Board2_DW.is_Battery_manager) {
 8003efe:	4b74      	ldr	r3, [pc, #464]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 8003f00:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d002      	beq.n	8003f0e <Boa_Battery_temperature_manager+0x4a>
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	d02b      	beq.n	8003f64 <Boa_Battery_temperature_manager+0xa0>
 8003f0c:	e047      	b.n	8003f9e <Boa_Battery_temperature_manager+0xda>
     case Board2_IN_Limited:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003f0e:	4b70      	ldr	r3, [pc, #448]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 8003f10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f14:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d109      	bne.n	8003f30 <Boa_Battery_temperature_manager+0x6c>
        b = !Board2_low_voltage();
 8003f1c:	f7ff ffa2 	bl	8003e64 <Board2_low_voltage>
 8003f20:	4603      	mov	r3, r0
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	bf0c      	ite	eq
 8003f26:	2301      	moveq	r3, #1
 8003f28:	2300      	movne	r3, #0
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	71fb      	strb	r3, [r7, #7]
 8003f2e:	e001      	b.n	8003f34 <Boa_Battery_temperature_manager+0x70>
      } else {
        b = false;
 8003f30:	2300      	movs	r3, #0
 8003f32:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003f34:	79fb      	ldrb	r3, [r7, #7]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d004      	beq.n	8003f44 <Boa_Battery_temperature_manager+0x80>
        Board2_DW.is_Battery_manager = Board2_IN_Normal;
 8003f3a:	4b65      	ldr	r3, [pc, #404]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 8003f3c:	2202      	movs	r2, #2
 8003f3e:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
      } else if (Board2_DW.sfEvent == Board2_event_STEP) {
        Board2_DW.is_Battery_manager = Board2_IN_Limited;
        Board2_DW.limit_velocity = true;
      }
      break;
 8003f42:	e029      	b.n	8003f98 <Boa_Battery_temperature_manager+0xd4>
      } else if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003f44:	4b62      	ldr	r3, [pc, #392]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 8003f46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f4a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d122      	bne.n	8003f98 <Boa_Battery_temperature_manager+0xd4>
        Board2_DW.is_Battery_manager = Board2_IN_Limited;
 8003f52:	4b5f      	ldr	r3, [pc, #380]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 8003f54:	2201      	movs	r2, #1
 8003f56:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
        Board2_DW.limit_velocity = true;
 8003f5a:	4b5d      	ldr	r3, [pc, #372]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      break;
 8003f62:	e019      	b.n	8003f98 <Boa_Battery_temperature_manager+0xd4>

     case Board2_IN_Normal:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003f64:	4b5a      	ldr	r3, [pc, #360]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 8003f66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f6a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d104      	bne.n	8003f7c <Boa_Battery_temperature_manager+0xb8>
        b = Board2_low_voltage();
 8003f72:	f7ff ff77 	bl	8003e64 <Board2_low_voltage>
 8003f76:	4603      	mov	r3, r0
 8003f78:	71fb      	strb	r3, [r7, #7]
 8003f7a:	e001      	b.n	8003f80 <Boa_Battery_temperature_manager+0xbc>
      } else {
        b = false;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003f80:	79fb      	ldrb	r3, [r7, #7]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d00a      	beq.n	8003f9c <Boa_Battery_temperature_manager+0xd8>
        Board2_DW.is_Battery_manager = Board2_IN_Limited;
 8003f86:	4b52      	ldr	r3, [pc, #328]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 8003f88:	2201      	movs	r2, #1
 8003f8a:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
        Board2_DW.limit_velocity = true;
 8003f8e:	4b50      	ldr	r3, [pc, #320]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 8003f90:	2201      	movs	r2, #1
 8003f92:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      }
      break;
 8003f96:	e001      	b.n	8003f9c <Boa_Battery_temperature_manager+0xd8>
      break;
 8003f98:	bf00      	nop
 8003f9a:	e000      	b.n	8003f9e <Boa_Battery_temperature_manager+0xda>
      break;
 8003f9c:	bf00      	nop
    }
  }

  if (Board2_DW.is_active_Temperature_manager != 0) {
 8003f9e:	4b4c      	ldr	r3, [pc, #304]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 8003fa0:	f893 310f 	ldrb.w	r3, [r3, #271]	@ 0x10f
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	f000 808f 	beq.w	80040c8 <Boa_Battery_temperature_manager+0x204>
    switch (Board2_DW.is_Temperature_manager) {
 8003faa:	4b49      	ldr	r3, [pc, #292]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 8003fac:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 8003fb0:	2b03      	cmp	r3, #3
 8003fb2:	d068      	beq.n	8004086 <Boa_Battery_temperature_manager+0x1c2>
 8003fb4:	2b03      	cmp	r3, #3
 8003fb6:	f300 8087 	bgt.w	80040c8 <Boa_Battery_temperature_manager+0x204>
 8003fba:	2b01      	cmp	r3, #1
 8003fbc:	d002      	beq.n	8003fc4 <Boa_Battery_temperature_manager+0x100>
 8003fbe:	2b02      	cmp	r3, #2
 8003fc0:	d036      	beq.n	8004030 <Boa_Battery_temperature_manager+0x16c>
        Board2_DW.time_temp = Board2_get_time();
      }
      break;
    }
  }
}
 8003fc2:	e081      	b.n	80040c8 <Boa_Battery_temperature_manager+0x204>
      if ((Board2_DW.sfEvent == Board2_event_STEP) && Board2_check_elapsed_time
 8003fc4:	4b42      	ldr	r3, [pc, #264]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 8003fc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003fca:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d113      	bne.n	8003ffa <Boa_Battery_temperature_manager+0x136>
 8003fd2:	4b3f      	ldr	r3, [pc, #252]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 8003fd4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003fd8:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8003fdc:	4618      	mov	r0, r3
 8003fde:	f7ff fc99 	bl	8003914 <Board2_check_elapsed_time>
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d008      	beq.n	8003ffa <Boa_Battery_temperature_manager+0x136>
        Board2_DW.is_Temperature_manager = Board2_IN_Limited_e;
 8003fe8:	4b39      	ldr	r3, [pc, #228]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 8003fea:	2202      	movs	r2, #2
 8003fec:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        Board2_DW.limit_velocity = true;
 8003ff0:	4b37      	ldr	r3, [pc, #220]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      break;
 8003ff8:	e061      	b.n	80040be <Boa_Battery_temperature_manager+0x1fa>
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003ffa:	4b35      	ldr	r3, [pc, #212]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 8003ffc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004000:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004004:	4293      	cmp	r3, r2
 8004006:	d109      	bne.n	800401c <Boa_Battery_temperature_manager+0x158>
          b = !Board2_high_temp();
 8004008:	f7ff ff44 	bl	8003e94 <Board2_high_temp>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	bf0c      	ite	eq
 8004012:	2301      	moveq	r3, #1
 8004014:	2300      	movne	r3, #0
 8004016:	b2db      	uxtb	r3, r3
 8004018:	71fb      	strb	r3, [r7, #7]
 800401a:	e001      	b.n	8004020 <Boa_Battery_temperature_manager+0x15c>
          b = false;
 800401c:	2300      	movs	r3, #0
 800401e:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8004020:	79fb      	ldrb	r3, [r7, #7]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d04b      	beq.n	80040be <Boa_Battery_temperature_manager+0x1fa>
          Board2_DW.is_Temperature_manager = Board2_IN_Normal_p;
 8004026:	4b2a      	ldr	r3, [pc, #168]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 8004028:	2203      	movs	r2, #3
 800402a:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
      break;
 800402e:	e046      	b.n	80040be <Boa_Battery_temperature_manager+0x1fa>
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8004030:	4b27      	ldr	r3, [pc, #156]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 8004032:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004036:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800403a:	4293      	cmp	r3, r2
 800403c:	d109      	bne.n	8004052 <Boa_Battery_temperature_manager+0x18e>
        b = !Board2_high_temp();
 800403e:	f7ff ff29 	bl	8003e94 <Board2_high_temp>
 8004042:	4603      	mov	r3, r0
 8004044:	2b00      	cmp	r3, #0
 8004046:	bf0c      	ite	eq
 8004048:	2301      	moveq	r3, #1
 800404a:	2300      	movne	r3, #0
 800404c:	b2db      	uxtb	r3, r3
 800404e:	71fb      	strb	r3, [r7, #7]
 8004050:	e001      	b.n	8004056 <Boa_Battery_temperature_manager+0x192>
        b = false;
 8004052:	2300      	movs	r3, #0
 8004054:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004056:	79fb      	ldrb	r3, [r7, #7]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d004      	beq.n	8004066 <Boa_Battery_temperature_manager+0x1a2>
        Board2_DW.is_Temperature_manager = Board2_IN_Normal_p;
 800405c:	4b1c      	ldr	r3, [pc, #112]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 800405e:	2203      	movs	r2, #3
 8004060:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
      break;
 8004064:	e02d      	b.n	80040c2 <Boa_Battery_temperature_manager+0x1fe>
      } else if (Board2_DW.sfEvent == Board2_event_STEP) {
 8004066:	4b1a      	ldr	r3, [pc, #104]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 8004068:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800406c:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004070:	4293      	cmp	r3, r2
 8004072:	d126      	bne.n	80040c2 <Boa_Battery_temperature_manager+0x1fe>
        Board2_DW.is_Temperature_manager = Board2_IN_Limited_e;
 8004074:	4b16      	ldr	r3, [pc, #88]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 8004076:	2202      	movs	r2, #2
 8004078:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        Board2_DW.limit_velocity = true;
 800407c:	4b14      	ldr	r3, [pc, #80]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 800407e:	2201      	movs	r2, #1
 8004080:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      break;
 8004084:	e01d      	b.n	80040c2 <Boa_Battery_temperature_manager+0x1fe>
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8004086:	4b12      	ldr	r3, [pc, #72]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 8004088:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800408c:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004090:	4293      	cmp	r3, r2
 8004092:	d104      	bne.n	800409e <Boa_Battery_temperature_manager+0x1da>
        b = Board2_high_temp();
 8004094:	f7ff fefe 	bl	8003e94 <Board2_high_temp>
 8004098:	4603      	mov	r3, r0
 800409a:	71fb      	strb	r3, [r7, #7]
 800409c:	e001      	b.n	80040a2 <Boa_Battery_temperature_manager+0x1de>
        b = false;
 800409e:	2300      	movs	r3, #0
 80040a0:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80040a2:	79fb      	ldrb	r3, [r7, #7]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d00e      	beq.n	80040c6 <Boa_Battery_temperature_manager+0x202>
        Board2_DW.is_Temperature_manager = Board2_IN_High_temp;
 80040a8:	4b09      	ldr	r3, [pc, #36]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        Board2_DW.time_temp = Board2_get_time();
 80040b0:	f7fc ffa2 	bl	8000ff8 <Board2_get_time>
 80040b4:	4603      	mov	r3, r0
 80040b6:	4a06      	ldr	r2, [pc, #24]	@ (80040d0 <Boa_Battery_temperature_manager+0x20c>)
 80040b8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80040bc:	e003      	b.n	80040c6 <Boa_Battery_temperature_manager+0x202>
      break;
 80040be:	bf00      	nop
 80040c0:	e002      	b.n	80040c8 <Boa_Battery_temperature_manager+0x204>
      break;
 80040c2:	bf00      	nop
 80040c4:	e000      	b.n	80040c8 <Boa_Battery_temperature_manager+0x204>
      break;
 80040c6:	bf00      	nop
}
 80040c8:	bf00      	nop
 80040ca:	3708      	adds	r7, #8
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}
 80040d0:	200001f8 	.word	0x200001f8

080040d4 <Board2_updateGlobalState>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_updateGlobalState(void)
{
 80040d4:	b4b0      	push	{r4, r5, r7}
 80040d6:	af00      	add	r7, sp, #0
  Board2_DW.global_state.stateB1 = Board2_DW.receivedStatePacket.state;
 80040d8:	4a17      	ldr	r2, [pc, #92]	@ (8004138 <Board2_updateGlobalState+0x64>)
 80040da:	4b17      	ldr	r3, [pc, #92]	@ (8004138 <Board2_updateGlobalState+0x64>)
 80040dc:	f102 0438 	add.w	r4, r2, #56	@ 0x38
 80040e0:	33c0      	adds	r3, #192	@ 0xc0
 80040e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80040e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Board2_DW.global_state.stateB2 = Board2_DW.state;
 80040e8:	4a13      	ldr	r2, [pc, #76]	@ (8004138 <Board2_updateGlobalState+0x64>)
 80040ea:	4b13      	ldr	r3, [pc, #76]	@ (8004138 <Board2_updateGlobalState+0x64>)
 80040ec:	f102 0448 	add.w	r4, r2, #72	@ 0x48
 80040f0:	f103 05a0 	add.w	r5, r3, #160	@ 0xa0
 80040f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80040f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80040f8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80040fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Board2_DW.global_state.mov_obs = Board2_DW.moving_obstacle;
 8004100:	4b0d      	ldr	r3, [pc, #52]	@ (8004138 <Board2_updateGlobalState+0x64>)
 8004102:	f893 20f4 	ldrb.w	r2, [r3, #244]	@ 0xf4
 8004106:	4b0c      	ldr	r3, [pc, #48]	@ (8004138 <Board2_updateGlobalState+0x64>)
 8004108:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
  Board2_DW.global_state.spc_retro = Board2_DW.special_retro;
 800410c:	4b0a      	ldr	r3, [pc, #40]	@ (8004138 <Board2_updateGlobalState+0x64>)
 800410e:	f893 2127 	ldrb.w	r2, [r3, #295]	@ 0x127
 8004112:	4b09      	ldr	r3, [pc, #36]	@ (8004138 <Board2_updateGlobalState+0x64>)
 8004114:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
  Board2_DW.global_state.limit_vel = Board2_DW.limit_velocity;
 8004118:	4b07      	ldr	r3, [pc, #28]	@ (8004138 <Board2_updateGlobalState+0x64>)
 800411a:	f893 2128 	ldrb.w	r2, [r3, #296]	@ 0x128
 800411e:	4b06      	ldr	r3, [pc, #24]	@ (8004138 <Board2_updateGlobalState+0x64>)
 8004120:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a
  Board2_DW.global_state.obs_detection = Board2_DW.obs_detection;
 8004124:	4b04      	ldr	r3, [pc, #16]	@ (8004138 <Board2_updateGlobalState+0x64>)
 8004126:	f893 2129 	ldrb.w	r2, [r3, #297]	@ 0x129
 800412a:	4b03      	ldr	r3, [pc, #12]	@ (8004138 <Board2_updateGlobalState+0x64>)
 800412c:	f883 206b 	strb.w	r2, [r3, #107]	@ 0x6b
}
 8004130:	bf00      	nop
 8004132:	46bd      	mov	sp, r7
 8004134:	bcb0      	pop	{r4, r5, r7}
 8004136:	4770      	bx	lr
 8004138:	200001f8 	.word	0x200001f8

0800413c <Board2_Receive_state>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Receive_state(void)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b082      	sub	sp, #8
 8004140:	af00      	add	r7, sp, #0
  int32_T b_previousEvent;
  boolean_T b;
  b = Board2_dataReceived();
 8004142:	f7fd f863 	bl	800120c <Board2_dataReceived>
 8004146:	4603      	mov	r3, r0
 8004148:	71fb      	strb	r3, [r7, #7]
  if (b) {
 800414a:	79fb      	ldrb	r3, [r7, #7]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d050      	beq.n	80041f2 <Board2_Receive_state+0xb6>
    b = Board2_correctStateCRC();
 8004150:	f7ff fbb4 	bl	80038bc <Board2_correctStateCRC>
 8004154:	4603      	mov	r3, r0
 8004156:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004158:	79fb      	ldrb	r3, [r7, #7]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d03a      	beq.n	80041d4 <Board2_Receive_state+0x98>
      b_previousEvent = Board2_DW.sfEvent;
 800415e:	4b37      	ldr	r3, [pc, #220]	@ (800423c <Board2_Receive_state+0x100>)
 8004160:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004164:	603b      	str	r3, [r7, #0]
      Board2_DW.sfEvent = Board2_event_STEP;
 8004166:	4b35      	ldr	r3, [pc, #212]	@ (800423c <Board2_Receive_state+0x100>)
 8004168:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800416c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
      if (Board2_DW.is_active_Moving_obstacle != 0) {
 8004170:	4b32      	ldr	r3, [pc, #200]	@ (800423c <Board2_Receive_state+0x100>)
 8004172:	f893 30fe 	ldrb.w	r3, [r3, #254]	@ 0xfe
 8004176:	2b00      	cmp	r3, #0
 8004178:	d001      	beq.n	800417e <Board2_Receive_state+0x42>
        Board2_Moving_obstacle();
 800417a:	f7ff fc09 	bl	8003990 <Board2_Moving_obstacle>
      }

      Board2_DW.sfEvent = Board2_event_STEP;
 800417e:	4b2f      	ldr	r3, [pc, #188]	@ (800423c <Board2_Receive_state+0x100>)
 8004180:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004184:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
      if (Board2_DW.is_active_Combo != 0) {
 8004188:	4b2c      	ldr	r3, [pc, #176]	@ (800423c <Board2_Receive_state+0x100>)
 800418a:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 800418e:	2b00      	cmp	r3, #0
 8004190:	d001      	beq.n	8004196 <Board2_Receive_state+0x5a>
        Board2_Combo();
 8004192:	f7ff fda9 	bl	8003ce8 <Board2_Combo>
      }

      Board2_DW.sfEvent = Board2_event_STEP;
 8004196:	4b29      	ldr	r3, [pc, #164]	@ (800423c <Board2_Receive_state+0x100>)
 8004198:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800419c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
      if (Board2_DW.is_active_Battery_temperature_m != 0) {
 80041a0:	4b26      	ldr	r3, [pc, #152]	@ (800423c <Board2_Receive_state+0x100>)
 80041a2:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d001      	beq.n	80041ae <Board2_Receive_state+0x72>
        Boa_Battery_temperature_manager();
 80041aa:	f7ff fe8b 	bl	8003ec4 <Boa_Battery_temperature_manager>
      }

      Board2_DW.sfEvent = b_previousEvent;
 80041ae:	4a23      	ldr	r2, [pc, #140]	@ (800423c <Board2_Receive_state+0x100>)
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      Board2_updateGlobalState();
 80041b6:	f7ff ff8d 	bl	80040d4 <Board2_updateGlobalState>
      Board2_DW.is_Supervisor = Board2_IN_State_received;
 80041ba:	4b20      	ldr	r3, [pc, #128]	@ (800423c <Board2_Receive_state+0x100>)
 80041bc:	220b      	movs	r2, #11
 80041be:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
      Board2_setMTalk();
 80041c2:	f7fc ff13 	bl	8000fec <Board2_setMTalk>
      Board2_DW.time_comm = Board2_get_time();
 80041c6:	f7fc ff17 	bl	8000ff8 <Board2_get_time>
 80041ca:	4603      	mov	r3, r0
 80041cc:	4a1b      	ldr	r2, [pc, #108]	@ (800423c <Board2_Receive_state+0x100>)
 80041ce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      Board2_suspend_RX_TX();
      Board2_DW.is_Supervision_task = Board2_IN_Degraded;
      Board2_DW.is_Degraded = Board2_IN_Restarting;
    }
  }
}
 80041d2:	e02f      	b.n	8004234 <Board2_Receive_state+0xf8>
      Board2_DW.is_Supervisor = Board2_IN_Receive_state;
 80041d4:	4b19      	ldr	r3, [pc, #100]	@ (800423c <Board2_Receive_state+0x100>)
 80041d6:	2206      	movs	r2, #6
 80041d8:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
      Board2_waitState();
 80041dc:	f7ff fb78 	bl	80038d0 <Board2_waitState>
      Board2_resetMTalk();
 80041e0:	f7fc fffd 	bl	80011de <Board2_resetMTalk>
      Board2_DW.time_comm = Board2_get_time();
 80041e4:	f7fc ff08 	bl	8000ff8 <Board2_get_time>
 80041e8:	4603      	mov	r3, r0
 80041ea:	4a14      	ldr	r2, [pc, #80]	@ (800423c <Board2_Receive_state+0x100>)
 80041ec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
}
 80041f0:	e020      	b.n	8004234 <Board2_Receive_state+0xf8>
    b = Board2_check_elapsed_time_us(Board2_DW.time_comm,
 80041f2:	4b12      	ldr	r3, [pc, #72]	@ (800423c <Board2_Receive_state+0x100>)
 80041f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041f8:	f640 218c 	movw	r1, #2700	@ 0xa8c
 80041fc:	4618      	mov	r0, r3
 80041fe:	f7fc ffd4 	bl	80011aa <Board2_check_elapsed_time_us>
 8004202:	4603      	mov	r3, r0
 8004204:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004206:	79fb      	ldrb	r3, [r7, #7]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d013      	beq.n	8004234 <Board2_Receive_state+0xf8>
      Board2_compute_degraded_actions();
 800420c:	f7fd f81c 	bl	8001248 <Board2_compute_degraded_actions>
      Board2_exit_internal_Normal();
 8004210:	f7fd f9c0 	bl	8001594 <Board2_exit_internal_Normal>
      Board2_set_driver_control();
 8004214:	f7fd fa46 	bl	80016a4 <Board2_set_driver_control>
      Board2_resetSession();
 8004218:	f7fc ffdb 	bl	80011d2 <Board2_resetSession>
      Board2_resetMTalk();
 800421c:	f7fc ffdf 	bl	80011de <Board2_resetMTalk>
      Board2_suspend_RX_TX();
 8004220:	f7fc ffd1 	bl	80011c6 <Board2_suspend_RX_TX>
      Board2_DW.is_Supervision_task = Board2_IN_Degraded;
 8004224:	4b05      	ldr	r3, [pc, #20]	@ (800423c <Board2_Receive_state+0x100>)
 8004226:	2201      	movs	r2, #1
 8004228:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board2_DW.is_Degraded = Board2_IN_Restarting;
 800422c:	4b03      	ldr	r3, [pc, #12]	@ (800423c <Board2_Receive_state+0x100>)
 800422e:	2202      	movs	r2, #2
 8004230:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
}
 8004234:	bf00      	nop
 8004236:	3708      	adds	r7, #8
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}
 800423c:	200001f8 	.word	0x200001f8

08004240 <Board2_send_state>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_send_state(void)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	af00      	add	r7, sp, #0
  UART_Send_State(&Board2_DW.state);
 8004244:	4802      	ldr	r0, [pc, #8]	@ (8004250 <Board2_send_state+0x10>)
 8004246:	f001 fba3 	bl	8005990 <UART_Send_State>
}
 800424a:	bf00      	nop
 800424c:	bd80      	pop	{r7, pc}
 800424e:	bf00      	nop
 8004250:	20000298 	.word	0x20000298

08004254 <Board2_State_sended>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_State_sended(void)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b082      	sub	sp, #8
 8004258:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board2_isSTalkhigh();
 800425a:	f7fc ff9f 	bl	800119c <Board2_isSTalkhigh>
 800425e:	4603      	mov	r3, r0
 8004260:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8004262:	79fb      	ldrb	r3, [r7, #7]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d00e      	beq.n	8004286 <Board2_State_sended+0x32>
    Board2_DW.is_Supervisor = Board2_IN_Receive_state;
 8004268:	4b24      	ldr	r3, [pc, #144]	@ (80042fc <Board2_State_sended+0xa8>)
 800426a:	2206      	movs	r2, #6
 800426c:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
    Board2_waitState();
 8004270:	f7ff fb2e 	bl	80038d0 <Board2_waitState>
    Board2_resetMTalk();
 8004274:	f7fc ffb3 	bl	80011de <Board2_resetMTalk>
    Board2_DW.time_comm = Board2_get_time();
 8004278:	f7fc febe 	bl	8000ff8 <Board2_get_time>
 800427c:	4603      	mov	r3, r0
 800427e:	4a1f      	ldr	r2, [pc, #124]	@ (80042fc <Board2_State_sended+0xa8>)
 8004280:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
        Board2_DW.is_Degraded = Board2_IN_Restarting;
      }
    }
  }
}
 8004284:	e036      	b.n	80042f4 <Board2_State_sended+0xa0>
    b = Board2_check_elapsed_time_us(Board2_DW.time_comm, Board2_WAIT_TIMEOUT);
 8004286:	4b1d      	ldr	r3, [pc, #116]	@ (80042fc <Board2_State_sended+0xa8>)
 8004288:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800428c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004290:	4618      	mov	r0, r3
 8004292:	f7fc ff8a 	bl	80011aa <Board2_check_elapsed_time_us>
 8004296:	4603      	mov	r3, r0
 8004298:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800429a:	79fb      	ldrb	r3, [r7, #7]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d029      	beq.n	80042f4 <Board2_State_sended+0xa0>
      if (Board2_DW.retransmitted < Board2_MAX_RETRANSMIT) {
 80042a0:	4b16      	ldr	r3, [pc, #88]	@ (80042fc <Board2_State_sended+0xa8>)
 80042a2:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d110      	bne.n	80042cc <Board2_State_sended+0x78>
        Board2_DW.retransmitted = 1U;
 80042aa:	4b14      	ldr	r3, [pc, #80]	@ (80042fc <Board2_State_sended+0xa8>)
 80042ac:	2201      	movs	r2, #1
 80042ae:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board2_DW.is_Supervisor = Board2_IN_Send_state;
 80042b2:	4b12      	ldr	r3, [pc, #72]	@ (80042fc <Board2_State_sended+0xa8>)
 80042b4:	220a      	movs	r2, #10
 80042b6:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
        Board2_send_state();
 80042ba:	f7ff ffc1 	bl	8004240 <Board2_send_state>
        Board2_DW.time_comm = Board2_get_time();
 80042be:	f7fc fe9b 	bl	8000ff8 <Board2_get_time>
 80042c2:	4603      	mov	r3, r0
 80042c4:	4a0d      	ldr	r2, [pc, #52]	@ (80042fc <Board2_State_sended+0xa8>)
 80042c6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
}
 80042ca:	e013      	b.n	80042f4 <Board2_State_sended+0xa0>
        Board2_compute_degraded_actions();
 80042cc:	f7fc ffbc 	bl	8001248 <Board2_compute_degraded_actions>
        Board2_exit_internal_Normal();
 80042d0:	f7fd f960 	bl	8001594 <Board2_exit_internal_Normal>
        Board2_set_driver_control();
 80042d4:	f7fd f9e6 	bl	80016a4 <Board2_set_driver_control>
        Board2_resetSession();
 80042d8:	f7fc ff7b 	bl	80011d2 <Board2_resetSession>
        Board2_resetMTalk();
 80042dc:	f7fc ff7f 	bl	80011de <Board2_resetMTalk>
        Board2_suspend_RX_TX();
 80042e0:	f7fc ff71 	bl	80011c6 <Board2_suspend_RX_TX>
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
 80042e4:	4b05      	ldr	r3, [pc, #20]	@ (80042fc <Board2_State_sended+0xa8>)
 80042e6:	2201      	movs	r2, #1
 80042e8:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board2_DW.is_Degraded = Board2_IN_Restarting;
 80042ec:	4b03      	ldr	r3, [pc, #12]	@ (80042fc <Board2_State_sended+0xa8>)
 80042ee:	2202      	movs	r2, #2
 80042f0:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
}
 80042f4:	bf00      	nop
 80042f6:	3708      	adds	r7, #8
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}
 80042fc:	200001f8 	.word	0x200001f8

08004300 <Board2_Supervisor>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Supervisor(void)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b082      	sub	sp, #8
 8004304:	af00      	add	r7, sp, #0
  boolean_T b;
  switch (Board2_DW.is_Supervisor) {
 8004306:	4bca      	ldr	r3, [pc, #808]	@ (8004630 <Board2_Supervisor+0x330>)
 8004308:	f893 30fd 	ldrb.w	r3, [r3, #253]	@ 0xfd
 800430c:	3b01      	subs	r3, #1
 800430e:	2b0c      	cmp	r3, #12
 8004310:	f200 823f 	bhi.w	8004792 <Board2_Supervisor+0x492>
 8004314:	a201      	add	r2, pc, #4	@ (adr r2, 800431c <Board2_Supervisor+0x1c>)
 8004316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800431a:	bf00      	nop
 800431c:	08004351 	.word	0x08004351
 8004320:	080043ef 	.word	0x080043ef
 8004324:	08004467 	.word	0x08004467
 8004328:	08004505 	.word	0x08004505
 800432c:	0800450b 	.word	0x0800450b
 8004330:	08004511 	.word	0x08004511
 8004334:	08004517 	.word	0x08004517
 8004338:	08004539 	.word	0x08004539
 800433c:	080045a3 	.word	0x080045a3
 8004340:	0800460d 	.word	0x0800460d
 8004344:	0800467b 	.word	0x0800467b
 8004348:	080046f1 	.word	0x080046f1
 800434c:	080046f7 	.word	0x080046f7
   case Board2_IN_Decision_sended:
    b = Board2_isSTalkhigh();
 8004350:	f7fc ff24 	bl	800119c <Board2_isSTalkhigh>
 8004354:	4603      	mov	r3, r0
 8004356:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004358:	79fb      	ldrb	r3, [r7, #7]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d00e      	beq.n	800437c <Board2_Supervisor+0x7c>
      Board2_DW.is_Supervisor = Board2_IN_Receive_decision;
 800435e:	4bb4      	ldr	r3, [pc, #720]	@ (8004630 <Board2_Supervisor+0x330>)
 8004360:	2204      	movs	r2, #4
 8004362:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
      Board2_waitDecision();
 8004366:	f7fd f9ad 	bl	80016c4 <Board2_waitDecision>
      Board2_resetMTalk();
 800436a:	f7fc ff38 	bl	80011de <Board2_resetMTalk>
      Board2_DW.time_comm = Board2_get_time();
 800436e:	f7fc fe43 	bl	8000ff8 <Board2_get_time>
 8004372:	4603      	mov	r3, r0
 8004374:	4aae      	ldr	r2, [pc, #696]	@ (8004630 <Board2_Supervisor+0x330>)
 8004376:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
          Board2_DW.is_Supervision_task = Board2_IN_Degraded;
          Board2_DW.is_Degraded = Board2_IN_Restarting;
        }
      }
    }
    break;
 800437a:	e1fb      	b.n	8004774 <Board2_Supervisor+0x474>
      b = Board2_check_elapsed_time_us(Board2_DW.time_comm, Board2_WAIT_TIMEOUT);
 800437c:	4bac      	ldr	r3, [pc, #688]	@ (8004630 <Board2_Supervisor+0x330>)
 800437e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004382:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004386:	4618      	mov	r0, r3
 8004388:	f7fc ff0f 	bl	80011aa <Board2_check_elapsed_time_us>
 800438c:	4603      	mov	r3, r0
 800438e:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004390:	79fb      	ldrb	r3, [r7, #7]
 8004392:	2b00      	cmp	r3, #0
 8004394:	f000 81ee 	beq.w	8004774 <Board2_Supervisor+0x474>
        if (Board2_DW.retransmitted < Board2_MAX_RETRANSMIT) {
 8004398:	4ba5      	ldr	r3, [pc, #660]	@ (8004630 <Board2_Supervisor+0x330>)
 800439a:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d110      	bne.n	80043c4 <Board2_Supervisor+0xc4>
          Board2_DW.retransmitted = 1U;
 80043a2:	4ba3      	ldr	r3, [pc, #652]	@ (8004630 <Board2_Supervisor+0x330>)
 80043a4:	2201      	movs	r2, #1
 80043a6:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
          Board2_DW.is_Supervisor = Board2_IN_Send_decision;
 80043aa:	4ba1      	ldr	r3, [pc, #644]	@ (8004630 <Board2_Supervisor+0x330>)
 80043ac:	2208      	movs	r2, #8
 80043ae:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
          Board2_send_decision();
 80043b2:	f7fd f97d 	bl	80016b0 <Board2_send_decision>
          Board2_DW.time_comm = Board2_get_time();
 80043b6:	f7fc fe1f 	bl	8000ff8 <Board2_get_time>
 80043ba:	4603      	mov	r3, r0
 80043bc:	4a9c      	ldr	r2, [pc, #624]	@ (8004630 <Board2_Supervisor+0x330>)
 80043be:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    break;
 80043c2:	e1d7      	b.n	8004774 <Board2_Supervisor+0x474>
          Board2_compute_degraded_actions();
 80043c4:	f7fc ff40 	bl	8001248 <Board2_compute_degraded_actions>
          Board2_exit_internal_Normal();
 80043c8:	f7fd f8e4 	bl	8001594 <Board2_exit_internal_Normal>
          Board2_set_driver_control();
 80043cc:	f7fd f96a 	bl	80016a4 <Board2_set_driver_control>
          Board2_resetSession();
 80043d0:	f7fc feff 	bl	80011d2 <Board2_resetSession>
          Board2_resetMTalk();
 80043d4:	f7fc ff03 	bl	80011de <Board2_resetMTalk>
          Board2_suspend_RX_TX();
 80043d8:	f7fc fef5 	bl	80011c6 <Board2_suspend_RX_TX>
          Board2_DW.is_Supervision_task = Board2_IN_Degraded;
 80043dc:	4b94      	ldr	r3, [pc, #592]	@ (8004630 <Board2_Supervisor+0x330>)
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
          Board2_DW.is_Degraded = Board2_IN_Restarting;
 80043e4:	4b92      	ldr	r3, [pc, #584]	@ (8004630 <Board2_Supervisor+0x330>)
 80043e6:	2202      	movs	r2, #2
 80043e8:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    break;
 80043ec:	e1c2      	b.n	8004774 <Board2_Supervisor+0x474>

   case Board2_IN_Global_state_received:
    b = !Board2_isSTalkhigh();
 80043ee:	f7fc fed5 	bl	800119c <Board2_isSTalkhigh>
 80043f2:	4603      	mov	r3, r0
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	bf0c      	ite	eq
 80043f8:	2301      	moveq	r3, #1
 80043fa:	2300      	movne	r3, #0
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004400:	79fb      	ldrb	r3, [r7, #7]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d00c      	beq.n	8004420 <Board2_Supervisor+0x120>
      Board2_DW.is_Supervisor = Board2_IN_Send_decision;
 8004406:	4b8a      	ldr	r3, [pc, #552]	@ (8004630 <Board2_Supervisor+0x330>)
 8004408:	2208      	movs	r2, #8
 800440a:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
      Board2_send_decision();
 800440e:	f7fd f94f 	bl	80016b0 <Board2_send_decision>
      Board2_DW.time_comm = Board2_get_time();
 8004412:	f7fc fdf1 	bl	8000ff8 <Board2_get_time>
 8004416:	4603      	mov	r3, r0
 8004418:	4a85      	ldr	r2, [pc, #532]	@ (8004630 <Board2_Supervisor+0x330>)
 800441a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        Board2_suspend_RX_TX();
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
        Board2_DW.is_Degraded = Board2_IN_Restarting;
      }
    }
    break;
 800441e:	e1ab      	b.n	8004778 <Board2_Supervisor+0x478>
      b = Board2_check_elapsed_time_us(Board2_DW.time_comm, Board2_WAIT_TIMEOUT);
 8004420:	4b83      	ldr	r3, [pc, #524]	@ (8004630 <Board2_Supervisor+0x330>)
 8004422:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004426:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800442a:	4618      	mov	r0, r3
 800442c:	f7fc febd 	bl	80011aa <Board2_check_elapsed_time_us>
 8004430:	4603      	mov	r3, r0
 8004432:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004434:	79fb      	ldrb	r3, [r7, #7]
 8004436:	2b00      	cmp	r3, #0
 8004438:	f000 819e 	beq.w	8004778 <Board2_Supervisor+0x478>
        Board2_compute_degraded_actions();
 800443c:	f7fc ff04 	bl	8001248 <Board2_compute_degraded_actions>
        Board2_exit_internal_Normal();
 8004440:	f7fd f8a8 	bl	8001594 <Board2_exit_internal_Normal>
        Board2_set_driver_control();
 8004444:	f7fd f92e 	bl	80016a4 <Board2_set_driver_control>
        Board2_resetSession();
 8004448:	f7fc fec3 	bl	80011d2 <Board2_resetSession>
        Board2_resetMTalk();
 800444c:	f7fc fec7 	bl	80011de <Board2_resetMTalk>
        Board2_suspend_RX_TX();
 8004450:	f7fc feb9 	bl	80011c6 <Board2_suspend_RX_TX>
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
 8004454:	4b76      	ldr	r3, [pc, #472]	@ (8004630 <Board2_Supervisor+0x330>)
 8004456:	2201      	movs	r2, #1
 8004458:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board2_DW.is_Degraded = Board2_IN_Restarting;
 800445c:	4b74      	ldr	r3, [pc, #464]	@ (8004630 <Board2_Supervisor+0x330>)
 800445e:	2202      	movs	r2, #2
 8004460:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    break;
 8004464:	e188      	b.n	8004778 <Board2_Supervisor+0x478>

   case Board2_IN_Global_state_sended:
    b = Board2_isSTalkhigh();
 8004466:	f7fc fe99 	bl	800119c <Board2_isSTalkhigh>
 800446a:	4603      	mov	r3, r0
 800446c:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800446e:	79fb      	ldrb	r3, [r7, #7]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d00e      	beq.n	8004492 <Board2_Supervisor+0x192>
      Board2_DW.is_Supervisor = Board2_IN_Receive_global_state;
 8004474:	4b6e      	ldr	r3, [pc, #440]	@ (8004630 <Board2_Supervisor+0x330>)
 8004476:	2205      	movs	r2, #5
 8004478:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
      Board2_waitGlobalState();
 800447c:	f7fd f936 	bl	80016ec <Board2_waitGlobalState>
      Board2_resetMTalk();
 8004480:	f7fc fead 	bl	80011de <Board2_resetMTalk>
      Board2_DW.time_comm = Board2_get_time();
 8004484:	f7fc fdb8 	bl	8000ff8 <Board2_get_time>
 8004488:	4603      	mov	r3, r0
 800448a:	4a69      	ldr	r2, [pc, #420]	@ (8004630 <Board2_Supervisor+0x330>)
 800448c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
          Board2_DW.is_Supervision_task = Board2_IN_Degraded;
          Board2_DW.is_Degraded = Board2_IN_Restarting;
        }
      }
    }
    break;
 8004490:	e174      	b.n	800477c <Board2_Supervisor+0x47c>
      b = Board2_check_elapsed_time_us(Board2_DW.time_comm, Board2_WAIT_TIMEOUT);
 8004492:	4b67      	ldr	r3, [pc, #412]	@ (8004630 <Board2_Supervisor+0x330>)
 8004494:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004498:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800449c:	4618      	mov	r0, r3
 800449e:	f7fc fe84 	bl	80011aa <Board2_check_elapsed_time_us>
 80044a2:	4603      	mov	r3, r0
 80044a4:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80044a6:	79fb      	ldrb	r3, [r7, #7]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	f000 8167 	beq.w	800477c <Board2_Supervisor+0x47c>
        if (Board2_DW.retransmitted < Board2_MAX_RETRANSMIT) {
 80044ae:	4b60      	ldr	r3, [pc, #384]	@ (8004630 <Board2_Supervisor+0x330>)
 80044b0:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d110      	bne.n	80044da <Board2_Supervisor+0x1da>
          Board2_DW.retransmitted = 1U;
 80044b8:	4b5d      	ldr	r3, [pc, #372]	@ (8004630 <Board2_Supervisor+0x330>)
 80044ba:	2201      	movs	r2, #1
 80044bc:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
          Board2_DW.is_Supervisor = Board2_IN_Send_global_state;
 80044c0:	4b5b      	ldr	r3, [pc, #364]	@ (8004630 <Board2_Supervisor+0x330>)
 80044c2:	2209      	movs	r2, #9
 80044c4:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
          Board2_send_global_state();
 80044c8:	f7fd f906 	bl	80016d8 <Board2_send_global_state>
          Board2_DW.time_comm = Board2_get_time();
 80044cc:	f7fc fd94 	bl	8000ff8 <Board2_get_time>
 80044d0:	4603      	mov	r3, r0
 80044d2:	4a57      	ldr	r2, [pc, #348]	@ (8004630 <Board2_Supervisor+0x330>)
 80044d4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    break;
 80044d8:	e150      	b.n	800477c <Board2_Supervisor+0x47c>
          Board2_compute_degraded_actions();
 80044da:	f7fc feb5 	bl	8001248 <Board2_compute_degraded_actions>
          Board2_exit_internal_Normal();
 80044de:	f7fd f859 	bl	8001594 <Board2_exit_internal_Normal>
          Board2_set_driver_control();
 80044e2:	f7fd f8df 	bl	80016a4 <Board2_set_driver_control>
          Board2_resetSession();
 80044e6:	f7fc fe74 	bl	80011d2 <Board2_resetSession>
          Board2_resetMTalk();
 80044ea:	f7fc fe78 	bl	80011de <Board2_resetMTalk>
          Board2_suspend_RX_TX();
 80044ee:	f7fc fe6a 	bl	80011c6 <Board2_suspend_RX_TX>
          Board2_DW.is_Supervision_task = Board2_IN_Degraded;
 80044f2:	4b4f      	ldr	r3, [pc, #316]	@ (8004630 <Board2_Supervisor+0x330>)
 80044f4:	2201      	movs	r2, #1
 80044f6:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
          Board2_DW.is_Degraded = Board2_IN_Restarting;
 80044fa:	4b4d      	ldr	r3, [pc, #308]	@ (8004630 <Board2_Supervisor+0x330>)
 80044fc:	2202      	movs	r2, #2
 80044fe:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    break;
 8004502:	e13b      	b.n	800477c <Board2_Supervisor+0x47c>

   case Board2_IN_Receive_decision:
    Board2_Receive_decision();
 8004504:	f7fd f91e 	bl	8001744 <Board2_Receive_decision>
    break;
 8004508:	e143      	b.n	8004792 <Board2_Supervisor+0x492>

   case Board2_IN_Receive_global_state:
    Board2_Receive_global_state();
 800450a:	f7ff f8f7 	bl	80036fc <Board2_Receive_global_state>
    break;
 800450e:	e140      	b.n	8004792 <Board2_Supervisor+0x492>

   case Board2_IN_Receive_state:
    Board2_Receive_state();
 8004510:	f7ff fe14 	bl	800413c <Board2_Receive_state>
    break;
 8004514:	e13d      	b.n	8004792 <Board2_Supervisor+0x492>

   case Board2_IN_Same_decision:
    Board2_DW.is_Supervisor = Board2_IN_Waiting_comunication;
 8004516:	4b46      	ldr	r3, [pc, #280]	@ (8004630 <Board2_Supervisor+0x330>)
 8004518:	220d      	movs	r2, #13
 800451a:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
    Board2_updateState();
 800451e:	f7fc fd07 	bl	8000f30 <Board2_updateState>
    Board2_setSession();
 8004522:	f7fc fd5d 	bl	8000fe0 <Board2_setSession>
    Board2_setMTalk();
 8004526:	f7fc fd61 	bl	8000fec <Board2_setMTalk>
    Board2_DW.time_comm = Board2_get_time();
 800452a:	f7fc fd65 	bl	8000ff8 <Board2_get_time>
 800452e:	4603      	mov	r3, r0
 8004530:	4a3f      	ldr	r2, [pc, #252]	@ (8004630 <Board2_Supervisor+0x330>)
 8004532:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    break;
 8004536:	e12c      	b.n	8004792 <Board2_Supervisor+0x492>

   case Board2_IN_Send_decision:
    b = Board2_dataSended();
 8004538:	f7fc fe7e 	bl	8001238 <Board2_dataSended>
 800453c:	4603      	mov	r3, r0
 800453e:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004540:	79fb      	ldrb	r3, [r7, #7]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d00a      	beq.n	800455c <Board2_Supervisor+0x25c>
      Board2_DW.is_Supervisor = Board2_IN_Decision_sended;
 8004546:	4b3a      	ldr	r3, [pc, #232]	@ (8004630 <Board2_Supervisor+0x330>)
 8004548:	2201      	movs	r2, #1
 800454a:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
      Board2_DW.time_comm = Board2_get_time();
 800454e:	f7fc fd53 	bl	8000ff8 <Board2_get_time>
 8004552:	4603      	mov	r3, r0
 8004554:	4a36      	ldr	r2, [pc, #216]	@ (8004630 <Board2_Supervisor+0x330>)
 8004556:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        Board2_suspend_RX_TX();
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
        Board2_DW.is_Degraded = Board2_IN_Restarting;
      }
    }
    break;
 800455a:	e111      	b.n	8004780 <Board2_Supervisor+0x480>
      b = Board2_check_elapsed_time_us(Board2_DW.time_comm,
 800455c:	4b34      	ldr	r3, [pc, #208]	@ (8004630 <Board2_Supervisor+0x330>)
 800455e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004562:	f640 3154 	movw	r1, #2900	@ 0xb54
 8004566:	4618      	mov	r0, r3
 8004568:	f7fc fe1f 	bl	80011aa <Board2_check_elapsed_time_us>
 800456c:	4603      	mov	r3, r0
 800456e:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004570:	79fb      	ldrb	r3, [r7, #7]
 8004572:	2b00      	cmp	r3, #0
 8004574:	f000 8104 	beq.w	8004780 <Board2_Supervisor+0x480>
        Board2_compute_degraded_actions();
 8004578:	f7fc fe66 	bl	8001248 <Board2_compute_degraded_actions>
        Board2_exit_internal_Normal();
 800457c:	f7fd f80a 	bl	8001594 <Board2_exit_internal_Normal>
        Board2_set_driver_control();
 8004580:	f7fd f890 	bl	80016a4 <Board2_set_driver_control>
        Board2_resetSession();
 8004584:	f7fc fe25 	bl	80011d2 <Board2_resetSession>
        Board2_resetMTalk();
 8004588:	f7fc fe29 	bl	80011de <Board2_resetMTalk>
        Board2_suspend_RX_TX();
 800458c:	f7fc fe1b 	bl	80011c6 <Board2_suspend_RX_TX>
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
 8004590:	4b27      	ldr	r3, [pc, #156]	@ (8004630 <Board2_Supervisor+0x330>)
 8004592:	2201      	movs	r2, #1
 8004594:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board2_DW.is_Degraded = Board2_IN_Restarting;
 8004598:	4b25      	ldr	r3, [pc, #148]	@ (8004630 <Board2_Supervisor+0x330>)
 800459a:	2202      	movs	r2, #2
 800459c:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    break;
 80045a0:	e0ee      	b.n	8004780 <Board2_Supervisor+0x480>

   case Board2_IN_Send_global_state:
    b = Board2_dataSended();
 80045a2:	f7fc fe49 	bl	8001238 <Board2_dataSended>
 80045a6:	4603      	mov	r3, r0
 80045a8:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80045aa:	79fb      	ldrb	r3, [r7, #7]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d00a      	beq.n	80045c6 <Board2_Supervisor+0x2c6>
      Board2_DW.is_Supervisor = Board2_IN_Global_state_sended;
 80045b0:	4b1f      	ldr	r3, [pc, #124]	@ (8004630 <Board2_Supervisor+0x330>)
 80045b2:	2203      	movs	r2, #3
 80045b4:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
      Board2_DW.time_comm = Board2_get_time();
 80045b8:	f7fc fd1e 	bl	8000ff8 <Board2_get_time>
 80045bc:	4603      	mov	r3, r0
 80045be:	4a1c      	ldr	r2, [pc, #112]	@ (8004630 <Board2_Supervisor+0x330>)
 80045c0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        Board2_suspend_RX_TX();
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
        Board2_DW.is_Degraded = Board2_IN_Restarting;
      }
    }
    break;
 80045c4:	e0de      	b.n	8004784 <Board2_Supervisor+0x484>
      b = Board2_check_elapsed_time_us(Board2_DW.time_comm,
 80045c6:	4b1a      	ldr	r3, [pc, #104]	@ (8004630 <Board2_Supervisor+0x330>)
 80045c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045cc:	f241 3188 	movw	r1, #5000	@ 0x1388
 80045d0:	4618      	mov	r0, r3
 80045d2:	f7fc fdea 	bl	80011aa <Board2_check_elapsed_time_us>
 80045d6:	4603      	mov	r3, r0
 80045d8:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80045da:	79fb      	ldrb	r3, [r7, #7]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	f000 80d1 	beq.w	8004784 <Board2_Supervisor+0x484>
        Board2_compute_degraded_actions();
 80045e2:	f7fc fe31 	bl	8001248 <Board2_compute_degraded_actions>
        Board2_exit_internal_Normal();
 80045e6:	f7fc ffd5 	bl	8001594 <Board2_exit_internal_Normal>
        Board2_set_driver_control();
 80045ea:	f7fd f85b 	bl	80016a4 <Board2_set_driver_control>
        Board2_resetSession();
 80045ee:	f7fc fdf0 	bl	80011d2 <Board2_resetSession>
        Board2_resetMTalk();
 80045f2:	f7fc fdf4 	bl	80011de <Board2_resetMTalk>
        Board2_suspend_RX_TX();
 80045f6:	f7fc fde6 	bl	80011c6 <Board2_suspend_RX_TX>
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
 80045fa:	4b0d      	ldr	r3, [pc, #52]	@ (8004630 <Board2_Supervisor+0x330>)
 80045fc:	2201      	movs	r2, #1
 80045fe:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board2_DW.is_Degraded = Board2_IN_Restarting;
 8004602:	4b0b      	ldr	r3, [pc, #44]	@ (8004630 <Board2_Supervisor+0x330>)
 8004604:	2202      	movs	r2, #2
 8004606:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    break;
 800460a:	e0bb      	b.n	8004784 <Board2_Supervisor+0x484>

   case Board2_IN_Send_state:
    b = Board2_dataSended();
 800460c:	f7fc fe14 	bl	8001238 <Board2_dataSended>
 8004610:	4603      	mov	r3, r0
 8004612:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004614:	79fb      	ldrb	r3, [r7, #7]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d00c      	beq.n	8004634 <Board2_Supervisor+0x334>
      Board2_DW.is_Supervisor = Board2_IN_State_sended;
 800461a:	4b05      	ldr	r3, [pc, #20]	@ (8004630 <Board2_Supervisor+0x330>)
 800461c:	220c      	movs	r2, #12
 800461e:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
      Board2_DW.time_comm = Board2_get_time();
 8004622:	f7fc fce9 	bl	8000ff8 <Board2_get_time>
 8004626:	4603      	mov	r3, r0
 8004628:	4a01      	ldr	r2, [pc, #4]	@ (8004630 <Board2_Supervisor+0x330>)
 800462a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        Board2_suspend_RX_TX();
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
        Board2_DW.is_Degraded = Board2_IN_Restarting;
      }
    }
    break;
 800462e:	e0ab      	b.n	8004788 <Board2_Supervisor+0x488>
 8004630:	200001f8 	.word	0x200001f8
      b = Board2_check_elapsed_time_us(Board2_DW.time_comm,
 8004634:	4b59      	ldr	r3, [pc, #356]	@ (800479c <Board2_Supervisor+0x49c>)
 8004636:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800463a:	f640 41e4 	movw	r1, #3300	@ 0xce4
 800463e:	4618      	mov	r0, r3
 8004640:	f7fc fdb3 	bl	80011aa <Board2_check_elapsed_time_us>
 8004644:	4603      	mov	r3, r0
 8004646:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004648:	79fb      	ldrb	r3, [r7, #7]
 800464a:	2b00      	cmp	r3, #0
 800464c:	f000 809c 	beq.w	8004788 <Board2_Supervisor+0x488>
        Board2_compute_degraded_actions();
 8004650:	f7fc fdfa 	bl	8001248 <Board2_compute_degraded_actions>
        Board2_exit_internal_Normal();
 8004654:	f7fc ff9e 	bl	8001594 <Board2_exit_internal_Normal>
        Board2_set_driver_control();
 8004658:	f7fd f824 	bl	80016a4 <Board2_set_driver_control>
        Board2_resetSession();
 800465c:	f7fc fdb9 	bl	80011d2 <Board2_resetSession>
        Board2_resetMTalk();
 8004660:	f7fc fdbd 	bl	80011de <Board2_resetMTalk>
        Board2_suspend_RX_TX();
 8004664:	f7fc fdaf 	bl	80011c6 <Board2_suspend_RX_TX>
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
 8004668:	4b4c      	ldr	r3, [pc, #304]	@ (800479c <Board2_Supervisor+0x49c>)
 800466a:	2201      	movs	r2, #1
 800466c:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board2_DW.is_Degraded = Board2_IN_Restarting;
 8004670:	4b4a      	ldr	r3, [pc, #296]	@ (800479c <Board2_Supervisor+0x49c>)
 8004672:	2202      	movs	r2, #2
 8004674:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    break;
 8004678:	e086      	b.n	8004788 <Board2_Supervisor+0x488>

   case Board2_IN_State_received:
    b = !Board2_isSTalkhigh();
 800467a:	f7fc fd8f 	bl	800119c <Board2_isSTalkhigh>
 800467e:	4603      	mov	r3, r0
 8004680:	2b00      	cmp	r3, #0
 8004682:	bf0c      	ite	eq
 8004684:	2301      	moveq	r3, #1
 8004686:	2300      	movne	r3, #0
 8004688:	b2db      	uxtb	r3, r3
 800468a:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800468c:	79fb      	ldrb	r3, [r7, #7]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d00c      	beq.n	80046ac <Board2_Supervisor+0x3ac>
      Board2_DW.is_Supervisor = Board2_IN_Send_global_state;
 8004692:	4b42      	ldr	r3, [pc, #264]	@ (800479c <Board2_Supervisor+0x49c>)
 8004694:	2209      	movs	r2, #9
 8004696:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
      Board2_send_global_state();
 800469a:	f7fd f81d 	bl	80016d8 <Board2_send_global_state>
      Board2_DW.time_comm = Board2_get_time();
 800469e:	f7fc fcab 	bl	8000ff8 <Board2_get_time>
 80046a2:	4603      	mov	r3, r0
 80046a4:	4a3d      	ldr	r2, [pc, #244]	@ (800479c <Board2_Supervisor+0x49c>)
 80046a6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        Board2_suspend_RX_TX();
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
        Board2_DW.is_Degraded = Board2_IN_Restarting;
      }
    }
    break;
 80046aa:	e06f      	b.n	800478c <Board2_Supervisor+0x48c>
      b = Board2_check_elapsed_time_us(Board2_DW.time_comm, Board2_WAIT_TIMEOUT);
 80046ac:	4b3b      	ldr	r3, [pc, #236]	@ (800479c <Board2_Supervisor+0x49c>)
 80046ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80046b2:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80046b6:	4618      	mov	r0, r3
 80046b8:	f7fc fd77 	bl	80011aa <Board2_check_elapsed_time_us>
 80046bc:	4603      	mov	r3, r0
 80046be:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80046c0:	79fb      	ldrb	r3, [r7, #7]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d062      	beq.n	800478c <Board2_Supervisor+0x48c>
        Board2_compute_degraded_actions();
 80046c6:	f7fc fdbf 	bl	8001248 <Board2_compute_degraded_actions>
        Board2_exit_internal_Normal();
 80046ca:	f7fc ff63 	bl	8001594 <Board2_exit_internal_Normal>
        Board2_set_driver_control();
 80046ce:	f7fc ffe9 	bl	80016a4 <Board2_set_driver_control>
        Board2_resetSession();
 80046d2:	f7fc fd7e 	bl	80011d2 <Board2_resetSession>
        Board2_resetMTalk();
 80046d6:	f7fc fd82 	bl	80011de <Board2_resetMTalk>
        Board2_suspend_RX_TX();
 80046da:	f7fc fd74 	bl	80011c6 <Board2_suspend_RX_TX>
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
 80046de:	4b2f      	ldr	r3, [pc, #188]	@ (800479c <Board2_Supervisor+0x49c>)
 80046e0:	2201      	movs	r2, #1
 80046e2:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board2_DW.is_Degraded = Board2_IN_Restarting;
 80046e6:	4b2d      	ldr	r3, [pc, #180]	@ (800479c <Board2_Supervisor+0x49c>)
 80046e8:	2202      	movs	r2, #2
 80046ea:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    break;
 80046ee:	e04d      	b.n	800478c <Board2_Supervisor+0x48c>

   case Board2_IN_State_sended:
    Board2_State_sended();
 80046f0:	f7ff fdb0 	bl	8004254 <Board2_State_sended>
    break;
 80046f4:	e04d      	b.n	8004792 <Board2_Supervisor+0x492>

   case Board2_IN_Waiting_comunication:
    b = !Board2_isSTalkhigh();
 80046f6:	f7fc fd51 	bl	800119c <Board2_isSTalkhigh>
 80046fa:	4603      	mov	r3, r0
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	bf0c      	ite	eq
 8004700:	2301      	moveq	r3, #1
 8004702:	2300      	movne	r3, #0
 8004704:	b2db      	uxtb	r3, r3
 8004706:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004708:	79fb      	ldrb	r3, [r7, #7]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d010      	beq.n	8004730 <Board2_Supervisor+0x430>
      Board2_DW.retransmitted = 0U;
 800470e:	4b23      	ldr	r3, [pc, #140]	@ (800479c <Board2_Supervisor+0x49c>)
 8004710:	2200      	movs	r2, #0
 8004712:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
      Board2_DW.is_Supervisor = Board2_IN_Send_state;
 8004716:	4b21      	ldr	r3, [pc, #132]	@ (800479c <Board2_Supervisor+0x49c>)
 8004718:	220a      	movs	r2, #10
 800471a:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
      Board2_send_state();
 800471e:	f7ff fd8f 	bl	8004240 <Board2_send_state>
      Board2_DW.time_comm = Board2_get_time();
 8004722:	f7fc fc69 	bl	8000ff8 <Board2_get_time>
 8004726:	4603      	mov	r3, r0
 8004728:	4a1c      	ldr	r2, [pc, #112]	@ (800479c <Board2_Supervisor+0x49c>)
 800472a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        Board2_suspend_RX_TX();
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
        Board2_DW.is_Degraded = Board2_IN_Restarting;
      }
    }
    break;
 800472e:	e02f      	b.n	8004790 <Board2_Supervisor+0x490>
      b = Board2_check_elapsed_time_us(Board2_DW.time_comm,
 8004730:	4b1a      	ldr	r3, [pc, #104]	@ (800479c <Board2_Supervisor+0x49c>)
 8004732:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004736:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800473a:	4618      	mov	r0, r3
 800473c:	f7fc fd35 	bl	80011aa <Board2_check_elapsed_time_us>
 8004740:	4603      	mov	r3, r0
 8004742:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004744:	79fb      	ldrb	r3, [r7, #7]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d022      	beq.n	8004790 <Board2_Supervisor+0x490>
        Board2_compute_degraded_actions();
 800474a:	f7fc fd7d 	bl	8001248 <Board2_compute_degraded_actions>
        Board2_exit_internal_Normal();
 800474e:	f7fc ff21 	bl	8001594 <Board2_exit_internal_Normal>
        Board2_set_driver_control();
 8004752:	f7fc ffa7 	bl	80016a4 <Board2_set_driver_control>
        Board2_resetSession();
 8004756:	f7fc fd3c 	bl	80011d2 <Board2_resetSession>
        Board2_resetMTalk();
 800475a:	f7fc fd40 	bl	80011de <Board2_resetMTalk>
        Board2_suspend_RX_TX();
 800475e:	f7fc fd32 	bl	80011c6 <Board2_suspend_RX_TX>
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
 8004762:	4b0e      	ldr	r3, [pc, #56]	@ (800479c <Board2_Supervisor+0x49c>)
 8004764:	2201      	movs	r2, #1
 8004766:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board2_DW.is_Degraded = Board2_IN_Restarting;
 800476a:	4b0c      	ldr	r3, [pc, #48]	@ (800479c <Board2_Supervisor+0x49c>)
 800476c:	2202      	movs	r2, #2
 800476e:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    break;
 8004772:	e00d      	b.n	8004790 <Board2_Supervisor+0x490>
    break;
 8004774:	bf00      	nop
 8004776:	e00c      	b.n	8004792 <Board2_Supervisor+0x492>
    break;
 8004778:	bf00      	nop
 800477a:	e00a      	b.n	8004792 <Board2_Supervisor+0x492>
    break;
 800477c:	bf00      	nop
 800477e:	e008      	b.n	8004792 <Board2_Supervisor+0x492>
    break;
 8004780:	bf00      	nop
 8004782:	e006      	b.n	8004792 <Board2_Supervisor+0x492>
    break;
 8004784:	bf00      	nop
 8004786:	e004      	b.n	8004792 <Board2_Supervisor+0x492>
    break;
 8004788:	bf00      	nop
 800478a:	e002      	b.n	8004792 <Board2_Supervisor+0x492>
    break;
 800478c:	bf00      	nop
 800478e:	e000      	b.n	8004792 <Board2_Supervisor+0x492>
    break;
 8004790:	bf00      	nop
  }
}
 8004792:	bf00      	nop
 8004794:	3708      	adds	r7, #8
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	200001f8 	.word	0x200001f8

080047a0 <Board2_initStructures>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_initStructures(void)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	af00      	add	r7, sp, #0
      false                            /* relay */
    },                                 /* decision */
    0U                                 /* crc */
  };

  Board2_DW.state = tmp;
 80047a4:	4b1c      	ldr	r3, [pc, #112]	@ (8004818 <Board2_initStructures+0x78>)
 80047a6:	33a0      	adds	r3, #160	@ 0xa0
 80047a8:	2220      	movs	r2, #32
 80047aa:	2100      	movs	r1, #0
 80047ac:	4618      	mov	r0, r3
 80047ae:	f00e f9ee 	bl	8012b8e <memset>
  Board2_DW.global_state = tmp_0;
 80047b2:	4b19      	ldr	r3, [pc, #100]	@ (8004818 <Board2_initStructures+0x78>)
 80047b4:	3338      	adds	r3, #56	@ 0x38
 80047b6:	2234      	movs	r2, #52	@ 0x34
 80047b8:	2100      	movs	r1, #0
 80047ba:	4618      	mov	r0, r3
 80047bc:	f00e f9e7 	bl	8012b8e <memset>
 80047c0:	4b15      	ldr	r3, [pc, #84]	@ (8004818 <Board2_initStructures+0x78>)
 80047c2:	2201      	movs	r2, #1
 80047c4:	f883 206b 	strb.w	r2, [r3, #107]	@ 0x6b
  Board2_DW.decision = tmp_1;
 80047c8:	4b13      	ldr	r3, [pc, #76]	@ (8004818 <Board2_initStructures+0x78>)
 80047ca:	3388      	adds	r3, #136	@ 0x88
 80047cc:	2200      	movs	r2, #0
 80047ce:	601a      	str	r2, [r3, #0]
 80047d0:	605a      	str	r2, [r3, #4]
 80047d2:	609a      	str	r2, [r3, #8]
 80047d4:	60da      	str	r2, [r3, #12]
 80047d6:	611a      	str	r2, [r3, #16]
 80047d8:	615a      	str	r2, [r3, #20]
  Board2_DW.receivedStatePacket = tmp_2;
 80047da:	4b0f      	ldr	r3, [pc, #60]	@ (8004818 <Board2_initStructures+0x78>)
 80047dc:	33c0      	adds	r3, #192	@ 0xc0
 80047de:	2200      	movs	r2, #0
 80047e0:	601a      	str	r2, [r3, #0]
 80047e2:	605a      	str	r2, [r3, #4]
 80047e4:	609a      	str	r2, [r3, #8]
 80047e6:	60da      	str	r2, [r3, #12]
 80047e8:	611a      	str	r2, [r3, #16]
  Board2_DW.receivedGlobalStatePacket = tmp_3;
 80047ea:	4b0b      	ldr	r3, [pc, #44]	@ (8004818 <Board2_initStructures+0x78>)
 80047ec:	4618      	mov	r0, r3
 80047ee:	2338      	movs	r3, #56	@ 0x38
 80047f0:	461a      	mov	r2, r3
 80047f2:	2100      	movs	r1, #0
 80047f4:	f00e f9cb 	bl	8012b8e <memset>
 80047f8:	4b07      	ldr	r3, [pc, #28]	@ (8004818 <Board2_initStructures+0x78>)
 80047fa:	2201      	movs	r2, #1
 80047fc:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
  Board2_DW.receivedDecisionPacket = tmp_4;
 8004800:	4b05      	ldr	r3, [pc, #20]	@ (8004818 <Board2_initStructures+0x78>)
 8004802:	336c      	adds	r3, #108	@ 0x6c
 8004804:	2200      	movs	r2, #0
 8004806:	601a      	str	r2, [r3, #0]
 8004808:	605a      	str	r2, [r3, #4]
 800480a:	609a      	str	r2, [r3, #8]
 800480c:	60da      	str	r2, [r3, #12]
 800480e:	611a      	str	r2, [r3, #16]
 8004810:	615a      	str	r2, [r3, #20]
 8004812:	619a      	str	r2, [r3, #24]
}
 8004814:	bf00      	nop
 8004816:	bd80      	pop	{r7, pc}
 8004818:	200001f8 	.word	0x200001f8

0800481c <Board2_step>:

/* Model step function */
void Board2_step(void)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b082      	sub	sp, #8
 8004820:	af00      	add	r7, sp, #0
  boolean_T b;

  /* Chart: '<Root>/Board2' */
  Board2_DW.sfEvent = Board2_CALL_EVENT;
 8004822:	4bb8      	ldr	r3, [pc, #736]	@ (8004b04 <Board2_step+0x2e8>)
 8004824:	f04f 32ff 	mov.w	r2, #4294967295
 8004828:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  if (Board2_DW.is_active_c1_Board2 == 0) {
 800482c:	4bb5      	ldr	r3, [pc, #724]	@ (8004b04 <Board2_step+0x2e8>)
 800482e:	f893 30f7 	ldrb.w	r3, [r3, #247]	@ 0xf7
 8004832:	2b00      	cmp	r3, #0
 8004834:	d114      	bne.n	8004860 <Board2_step+0x44>
    Board2_DW.is_active_c1_Board2 = 1U;
 8004836:	4bb3      	ldr	r3, [pc, #716]	@ (8004b04 <Board2_step+0x2e8>)
 8004838:	2201      	movs	r2, #1
 800483a:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
    Board2_initStructures();
 800483e:	f7ff ffaf 	bl	80047a0 <Board2_initStructures>
    Board2_resetMTalk();
 8004842:	f7fc fccc 	bl	80011de <Board2_resetMTalk>
    Board2_DW.is_c1_Board2 = Board2_IN_Supervision_task;
 8004846:	4baf      	ldr	r3, [pc, #700]	@ (8004b04 <Board2_step+0x2e8>)
 8004848:	2201      	movs	r2, #1
 800484a:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
    Board2_DW.is_Supervision_task = Board2_IN_Normal;
 800484e:	4bad      	ldr	r3, [pc, #692]	@ (8004b04 <Board2_step+0x2e8>)
 8004850:	2202      	movs	r2, #2
 8004852:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
    Board2_reset_driver_control();
 8004856:	f7fc fb65 	bl	8000f24 <Board2_reset_driver_control>
    Board2_enter_internal_Normal();
 800485a:	f7fc fbef 	bl	800103c <Board2_enter_internal_Normal>
      break;
    }
  }

  /* End of Chart: '<Root>/Board2' */
}
 800485e:	e187      	b.n	8004b70 <Board2_step+0x354>
  } else if (Board2_DW.is_c1_Board2 == Board2_IN_Supervision_task) {
 8004860:	4ba8      	ldr	r3, [pc, #672]	@ (8004b04 <Board2_step+0x2e8>)
 8004862:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 8004866:	2b01      	cmp	r3, #1
 8004868:	f040 8182 	bne.w	8004b70 <Board2_step+0x354>
    switch (Board2_DW.is_Supervision_task) {
 800486c:	4ba5      	ldr	r3, [pc, #660]	@ (8004b04 <Board2_step+0x2e8>)
 800486e:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8004872:	2b03      	cmp	r3, #3
 8004874:	f000 8171 	beq.w	8004b5a <Board2_step+0x33e>
 8004878:	2b03      	cmp	r3, #3
 800487a:	f300 8179 	bgt.w	8004b70 <Board2_step+0x354>
 800487e:	2b01      	cmp	r3, #1
 8004880:	d003      	beq.n	800488a <Board2_step+0x6e>
 8004882:	2b02      	cmp	r3, #2
 8004884:	f000 8140 	beq.w	8004b08 <Board2_step+0x2ec>
}
 8004888:	e172      	b.n	8004b70 <Board2_step+0x354>
      switch (Board2_DW.is_Degraded) {
 800488a:	4b9e      	ldr	r3, [pc, #632]	@ (8004b04 <Board2_step+0x2e8>)
 800488c:	f893 30fa 	ldrb.w	r3, [r3, #250]	@ 0xfa
 8004890:	2b01      	cmp	r3, #1
 8004892:	d003      	beq.n	800489c <Board2_step+0x80>
 8004894:	2b02      	cmp	r3, #2
 8004896:	f000 811e 	beq.w	8004ad6 <Board2_step+0x2ba>
      break;
 800489a:	e169      	b.n	8004b70 <Board2_step+0x354>
        switch (Board2_DW.is_Restablish) {
 800489c:	4b99      	ldr	r3, [pc, #612]	@ (8004b04 <Board2_step+0x2e8>)
 800489e:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 80048a2:	3b01      	subs	r3, #1
 80048a4:	2b04      	cmp	r3, #4
 80048a6:	f200 812b 	bhi.w	8004b00 <Board2_step+0x2e4>
 80048aa:	a201      	add	r2, pc, #4	@ (adr r2, 80048b0 <Board2_step+0x94>)
 80048ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048b0:	080048c5 	.word	0x080048c5
 80048b4:	080048e7 	.word	0x080048e7
 80048b8:	08004979 	.word	0x08004979
 80048bc:	080049f9 	.word	0x080049f9
 80048c0:	08004a55 	.word	0x08004a55
          Board2_DW.is_Restablish = Board2_IN_NO_ACTIVE_CHILD;
 80048c4:	4b8f      	ldr	r3, [pc, #572]	@ (8004b04 <Board2_step+0x2e8>)
 80048c6:	2200      	movs	r2, #0
 80048c8:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
          Board2_DW.is_Degraded = Board2_IN_NO_ACTIVE_CHILD;
 80048cc:	4b8d      	ldr	r3, [pc, #564]	@ (8004b04 <Board2_step+0x2e8>)
 80048ce:	2200      	movs	r2, #0
 80048d0:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
          Board2_DW.is_Supervision_task = Board2_IN_Normal;
 80048d4:	4b8b      	ldr	r3, [pc, #556]	@ (8004b04 <Board2_step+0x2e8>)
 80048d6:	2202      	movs	r2, #2
 80048d8:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
          Board2_reset_driver_control();
 80048dc:	f7fc fb22 	bl	8000f24 <Board2_reset_driver_control>
          Board2_enter_internal_Normal();
 80048e0:	f7fc fbac 	bl	800103c <Board2_enter_internal_Normal>
          break;
 80048e4:	e0f6      	b.n	8004ad4 <Board2_step+0x2b8>
          b = Board2_isSTalkhigh();
 80048e6:	f7fc fc59 	bl	800119c <Board2_isSTalkhigh>
 80048ea:	4603      	mov	r3, r0
 80048ec:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80048ee:	79fb      	ldrb	r3, [r7, #7]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d00e      	beq.n	8004912 <Board2_step+0xf6>
            Board2_DW.is_Restablish = Board2_IN_Receive_ping;
 80048f4:	4b83      	ldr	r3, [pc, #524]	@ (8004b04 <Board2_step+0x2e8>)
 80048f6:	2203      	movs	r2, #3
 80048f8:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
            Board2_waitPing();
 80048fc:	f7fc fc7c 	bl	80011f8 <Board2_waitPing>
            Board2_resetMTalk();
 8004900:	f7fc fc6d 	bl	80011de <Board2_resetMTalk>
            Board2_DW.time_comm = Board2_get_time();
 8004904:	f7fc fb78 	bl	8000ff8 <Board2_get_time>
 8004908:	4603      	mov	r3, r0
 800490a:	4a7e      	ldr	r2, [pc, #504]	@ (8004b04 <Board2_step+0x2e8>)
 800490c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
          break;
 8004910:	e0d9      	b.n	8004ac6 <Board2_step+0x2aa>
            b = Board2_check_elapsed_time_us(Board2_DW.time_comm,
 8004912:	4b7c      	ldr	r3, [pc, #496]	@ (8004b04 <Board2_step+0x2e8>)
 8004914:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004918:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800491c:	4618      	mov	r0, r3
 800491e:	f7fc fc44 	bl	80011aa <Board2_check_elapsed_time_us>
 8004922:	4603      	mov	r3, r0
 8004924:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8004926:	79fb      	ldrb	r3, [r7, #7]
 8004928:	2b00      	cmp	r3, #0
 800492a:	f000 80cc 	beq.w	8004ac6 <Board2_step+0x2aa>
              if (Board2_DW.retransmitted < Board2_MAX_RETRANSMIT) {
 800492e:	4b75      	ldr	r3, [pc, #468]	@ (8004b04 <Board2_step+0x2e8>)
 8004930:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 8004934:	2b00      	cmp	r3, #0
 8004936:	d110      	bne.n	800495a <Board2_step+0x13e>
                Board2_DW.retransmitted = 1U;
 8004938:	4b72      	ldr	r3, [pc, #456]	@ (8004b04 <Board2_step+0x2e8>)
 800493a:	2201      	movs	r2, #1
 800493c:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
                Board2_DW.is_Restablish = Board2_IN_Send_ping;
 8004940:	4b70      	ldr	r3, [pc, #448]	@ (8004b04 <Board2_step+0x2e8>)
 8004942:	2204      	movs	r2, #4
 8004944:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
                Board2_sendPing();
 8004948:	f7fc fc4f 	bl	80011ea <Board2_sendPing>
                Board2_DW.time_comm = Board2_get_time();
 800494c:	f7fc fb54 	bl	8000ff8 <Board2_get_time>
 8004950:	4603      	mov	r3, r0
 8004952:	4a6c      	ldr	r2, [pc, #432]	@ (8004b04 <Board2_step+0x2e8>)
 8004954:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
          break;
 8004958:	e0b5      	b.n	8004ac6 <Board2_step+0x2aa>
                Board2_suspend_RX_TX();
 800495a:	f7fc fc34 	bl	80011c6 <Board2_suspend_RX_TX>
                Board2_resetSession();
 800495e:	f7fc fc38 	bl	80011d2 <Board2_resetSession>
                Board2_resetMTalk();
 8004962:	f7fc fc3c 	bl	80011de <Board2_resetMTalk>
                Board2_DW.is_Restablish = Board2_IN_NO_ACTIVE_CHILD;
 8004966:	4b67      	ldr	r3, [pc, #412]	@ (8004b04 <Board2_step+0x2e8>)
 8004968:	2200      	movs	r2, #0
 800496a:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
                Board2_DW.is_Degraded = Board2_IN_Restarting;
 800496e:	4b65      	ldr	r3, [pc, #404]	@ (8004b04 <Board2_step+0x2e8>)
 8004970:	2202      	movs	r2, #2
 8004972:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
          break;
 8004976:	e0a6      	b.n	8004ac6 <Board2_step+0x2aa>
          b = Board2_dataReceived();
 8004978:	f7fc fc48 	bl	800120c <Board2_dataReceived>
 800497c:	4603      	mov	r3, r0
 800497e:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8004980:	79fb      	ldrb	r3, [r7, #7]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d01c      	beq.n	80049c0 <Board2_step+0x1a4>
            b = Board2_correctPing();
 8004986:	f7fc fc49 	bl	800121c <Board2_correctPing>
 800498a:	4603      	mov	r3, r0
 800498c:	71fb      	strb	r3, [r7, #7]
            if (b) {
 800498e:	79fb      	ldrb	r3, [r7, #7]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d006      	beq.n	80049a2 <Board2_step+0x186>
              Board2_resetSession();
 8004994:	f7fc fc1d 	bl	80011d2 <Board2_resetSession>
              Board2_DW.is_Restablish = Boar_IN_Connection_restablished;
 8004998:	4b5a      	ldr	r3, [pc, #360]	@ (8004b04 <Board2_step+0x2e8>)
 800499a:	2201      	movs	r2, #1
 800499c:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
          break;
 80049a0:	e093      	b.n	8004aca <Board2_step+0x2ae>
              Board2_DW.is_Restablish = Board2_IN_Receive_ping;
 80049a2:	4b58      	ldr	r3, [pc, #352]	@ (8004b04 <Board2_step+0x2e8>)
 80049a4:	2203      	movs	r2, #3
 80049a6:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
              Board2_waitPing();
 80049aa:	f7fc fc25 	bl	80011f8 <Board2_waitPing>
              Board2_resetMTalk();
 80049ae:	f7fc fc16 	bl	80011de <Board2_resetMTalk>
              Board2_DW.time_comm = Board2_get_time();
 80049b2:	f7fc fb21 	bl	8000ff8 <Board2_get_time>
 80049b6:	4603      	mov	r3, r0
 80049b8:	4a52      	ldr	r2, [pc, #328]	@ (8004b04 <Board2_step+0x2e8>)
 80049ba:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
          break;
 80049be:	e084      	b.n	8004aca <Board2_step+0x2ae>
            b = Board2_check_elapsed_time_us(Board2_DW.time_comm,
 80049c0:	4b50      	ldr	r3, [pc, #320]	@ (8004b04 <Board2_step+0x2e8>)
 80049c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80049c6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80049ca:	4618      	mov	r0, r3
 80049cc:	f7fc fbed 	bl	80011aa <Board2_check_elapsed_time_us>
 80049d0:	4603      	mov	r3, r0
 80049d2:	71fb      	strb	r3, [r7, #7]
            if (b) {
 80049d4:	79fb      	ldrb	r3, [r7, #7]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d077      	beq.n	8004aca <Board2_step+0x2ae>
              Board2_suspend_RX_TX();
 80049da:	f7fc fbf4 	bl	80011c6 <Board2_suspend_RX_TX>
              Board2_resetSession();
 80049de:	f7fc fbf8 	bl	80011d2 <Board2_resetSession>
              Board2_resetMTalk();
 80049e2:	f7fc fbfc 	bl	80011de <Board2_resetMTalk>
              Board2_DW.is_Restablish = Board2_IN_NO_ACTIVE_CHILD;
 80049e6:	4b47      	ldr	r3, [pc, #284]	@ (8004b04 <Board2_step+0x2e8>)
 80049e8:	2200      	movs	r2, #0
 80049ea:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
              Board2_DW.is_Degraded = Board2_IN_Restarting;
 80049ee:	4b45      	ldr	r3, [pc, #276]	@ (8004b04 <Board2_step+0x2e8>)
 80049f0:	2202      	movs	r2, #2
 80049f2:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
          break;
 80049f6:	e068      	b.n	8004aca <Board2_step+0x2ae>
          b = Board2_dataSended();
 80049f8:	f7fc fc1e 	bl	8001238 <Board2_dataSended>
 80049fc:	4603      	mov	r3, r0
 80049fe:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8004a00:	79fb      	ldrb	r3, [r7, #7]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d00a      	beq.n	8004a1c <Board2_step+0x200>
            Board2_DW.is_Restablish = Board2_IN_Ping_sended;
 8004a06:	4b3f      	ldr	r3, [pc, #252]	@ (8004b04 <Board2_step+0x2e8>)
 8004a08:	2202      	movs	r2, #2
 8004a0a:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
            Board2_DW.time_comm = Board2_get_time();
 8004a0e:	f7fc faf3 	bl	8000ff8 <Board2_get_time>
 8004a12:	4603      	mov	r3, r0
 8004a14:	4a3b      	ldr	r2, [pc, #236]	@ (8004b04 <Board2_step+0x2e8>)
 8004a16:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
          break;
 8004a1a:	e058      	b.n	8004ace <Board2_step+0x2b2>
            b = Board2_check_elapsed_time_us(Board2_DW.time_comm,
 8004a1c:	4b39      	ldr	r3, [pc, #228]	@ (8004b04 <Board2_step+0x2e8>)
 8004a1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a22:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004a26:	4618      	mov	r0, r3
 8004a28:	f7fc fbbf 	bl	80011aa <Board2_check_elapsed_time_us>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8004a30:	79fb      	ldrb	r3, [r7, #7]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d04b      	beq.n	8004ace <Board2_step+0x2b2>
              Board2_suspend_RX_TX();
 8004a36:	f7fc fbc6 	bl	80011c6 <Board2_suspend_RX_TX>
              Board2_resetSession();
 8004a3a:	f7fc fbca 	bl	80011d2 <Board2_resetSession>
              Board2_resetMTalk();
 8004a3e:	f7fc fbce 	bl	80011de <Board2_resetMTalk>
              Board2_DW.is_Restablish = Board2_IN_NO_ACTIVE_CHILD;
 8004a42:	4b30      	ldr	r3, [pc, #192]	@ (8004b04 <Board2_step+0x2e8>)
 8004a44:	2200      	movs	r2, #0
 8004a46:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
              Board2_DW.is_Degraded = Board2_IN_Restarting;
 8004a4a:	4b2e      	ldr	r3, [pc, #184]	@ (8004b04 <Board2_step+0x2e8>)
 8004a4c:	2202      	movs	r2, #2
 8004a4e:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
          break;
 8004a52:	e03c      	b.n	8004ace <Board2_step+0x2b2>
          b = !Board2_isSTalkhigh();
 8004a54:	f7fc fba2 	bl	800119c <Board2_isSTalkhigh>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	bf0c      	ite	eq
 8004a5e:	2301      	moveq	r3, #1
 8004a60:	2300      	movne	r3, #0
 8004a62:	b2db      	uxtb	r3, r3
 8004a64:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8004a66:	79fb      	ldrb	r3, [r7, #7]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d010      	beq.n	8004a8e <Board2_step+0x272>
            Board2_DW.retransmitted = 0U;
 8004a6c:	4b25      	ldr	r3, [pc, #148]	@ (8004b04 <Board2_step+0x2e8>)
 8004a6e:	2200      	movs	r2, #0
 8004a70:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
            Board2_DW.is_Restablish = Board2_IN_Send_ping;
 8004a74:	4b23      	ldr	r3, [pc, #140]	@ (8004b04 <Board2_step+0x2e8>)
 8004a76:	2204      	movs	r2, #4
 8004a78:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
            Board2_sendPing();
 8004a7c:	f7fc fbb5 	bl	80011ea <Board2_sendPing>
            Board2_DW.time_comm = Board2_get_time();
 8004a80:	f7fc faba 	bl	8000ff8 <Board2_get_time>
 8004a84:	4603      	mov	r3, r0
 8004a86:	4a1f      	ldr	r2, [pc, #124]	@ (8004b04 <Board2_step+0x2e8>)
 8004a88:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
          break;
 8004a8c:	e021      	b.n	8004ad2 <Board2_step+0x2b6>
            b = Board2_check_elapsed_time_us(Board2_DW.time_comm,
 8004a8e:	4b1d      	ldr	r3, [pc, #116]	@ (8004b04 <Board2_step+0x2e8>)
 8004a90:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a94:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 8004a98:	4618      	mov	r0, r3
 8004a9a:	f7fc fb86 	bl	80011aa <Board2_check_elapsed_time_us>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8004aa2:	79fb      	ldrb	r3, [r7, #7]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d014      	beq.n	8004ad2 <Board2_step+0x2b6>
              Board2_suspend_RX_TX();
 8004aa8:	f7fc fb8d 	bl	80011c6 <Board2_suspend_RX_TX>
              Board2_resetSession();
 8004aac:	f7fc fb91 	bl	80011d2 <Board2_resetSession>
              Board2_resetMTalk();
 8004ab0:	f7fc fb95 	bl	80011de <Board2_resetMTalk>
              Board2_DW.is_Restablish = Board2_IN_NO_ACTIVE_CHILD;
 8004ab4:	4b13      	ldr	r3, [pc, #76]	@ (8004b04 <Board2_step+0x2e8>)
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
              Board2_DW.is_Degraded = Board2_IN_Restarting;
 8004abc:	4b11      	ldr	r3, [pc, #68]	@ (8004b04 <Board2_step+0x2e8>)
 8004abe:	2202      	movs	r2, #2
 8004ac0:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
          break;
 8004ac4:	e005      	b.n	8004ad2 <Board2_step+0x2b6>
          break;
 8004ac6:	bf00      	nop
 8004ac8:	e01a      	b.n	8004b00 <Board2_step+0x2e4>
          break;
 8004aca:	bf00      	nop
 8004acc:	e018      	b.n	8004b00 <Board2_step+0x2e4>
          break;
 8004ace:	bf00      	nop
 8004ad0:	e016      	b.n	8004b00 <Board2_step+0x2e4>
          break;
 8004ad2:	bf00      	nop
        break;
 8004ad4:	e014      	b.n	8004b00 <Board2_step+0x2e4>
        Board2_DW.is_Degraded = Board2_IN_Restablish;
 8004ad6:	4b0b      	ldr	r3, [pc, #44]	@ (8004b04 <Board2_step+0x2e8>)
 8004ad8:	2201      	movs	r2, #1
 8004ada:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
        Board2_compute_degraded_actions();
 8004ade:	f7fc fbb3 	bl	8001248 <Board2_compute_degraded_actions>
        Board2_DW.is_Restablish = Board_IN_Starting_to_restablish;
 8004ae2:	4b08      	ldr	r3, [pc, #32]	@ (8004b04 <Board2_step+0x2e8>)
 8004ae4:	2205      	movs	r2, #5
 8004ae6:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
        Board2_setSession();
 8004aea:	f7fc fa79 	bl	8000fe0 <Board2_setSession>
        Board2_setMTalk();
 8004aee:	f7fc fa7d 	bl	8000fec <Board2_setMTalk>
        Board2_DW.time_comm = Board2_get_time();
 8004af2:	f7fc fa81 	bl	8000ff8 <Board2_get_time>
 8004af6:	4603      	mov	r3, r0
 8004af8:	4a02      	ldr	r2, [pc, #8]	@ (8004b04 <Board2_step+0x2e8>)
 8004afa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        break;
 8004afe:	e000      	b.n	8004b02 <Board2_step+0x2e6>
        break;
 8004b00:	bf00      	nop
      break;
 8004b02:	e035      	b.n	8004b70 <Board2_step+0x354>
 8004b04:	200001f8 	.word	0x200001f8
      if (Board2_DW.is_active_Supervisor != 0) {
 8004b08:	4b1b      	ldr	r3, [pc, #108]	@ (8004b78 <Board2_step+0x35c>)
 8004b0a:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d001      	beq.n	8004b16 <Board2_step+0x2fa>
        Board2_Supervisor();
 8004b12:	f7ff fbf5 	bl	8004300 <Board2_Supervisor>
      if (Board2_DW.is_Supervision_task == Board2_IN_Normal) {
 8004b16:	4b18      	ldr	r3, [pc, #96]	@ (8004b78 <Board2_step+0x35c>)
 8004b18:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8004b1c:	2b02      	cmp	r3, #2
 8004b1e:	d124      	bne.n	8004b6a <Board2_step+0x34e>
        if (Board2_DW.is_active_Moving_obstacle != 0) {
 8004b20:	4b15      	ldr	r3, [pc, #84]	@ (8004b78 <Board2_step+0x35c>)
 8004b22:	f893 30fe 	ldrb.w	r3, [r3, #254]	@ 0xfe
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d001      	beq.n	8004b2e <Board2_step+0x312>
          Board2_Moving_obstacle();
 8004b2a:	f7fe ff31 	bl	8003990 <Board2_Moving_obstacle>
        if (Board2_DW.is_active_Combo != 0) {
 8004b2e:	4b12      	ldr	r3, [pc, #72]	@ (8004b78 <Board2_step+0x35c>)
 8004b30:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d001      	beq.n	8004b3c <Board2_step+0x320>
          Board2_Combo();
 8004b38:	f7ff f8d6 	bl	8003ce8 <Board2_Combo>
        if (Board2_DW.is_active_Battery_temperature_m != 0) {
 8004b3c:	4b0e      	ldr	r3, [pc, #56]	@ (8004b78 <Board2_step+0x35c>)
 8004b3e:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d001      	beq.n	8004b4a <Board2_step+0x32e>
          Boa_Battery_temperature_manager();
 8004b46:	f7ff f9bd 	bl	8003ec4 <Boa_Battery_temperature_manager>
        if (Board2_DW.is_active_Actions != 0) {
 8004b4a:	4b0b      	ldr	r3, [pc, #44]	@ (8004b78 <Board2_step+0x35c>)
 8004b4c:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d00a      	beq.n	8004b6a <Board2_step+0x34e>
          Board2_Actions();
 8004b54:	f7fe fb0a 	bl	800316c <Board2_Actions>
      break;
 8004b58:	e007      	b.n	8004b6a <Board2_step+0x34e>
      if (Board2_DW.is_Single_Board == Board2_IN_Other_board_failure) {
 8004b5a:	4b07      	ldr	r3, [pc, #28]	@ (8004b78 <Board2_step+0x35c>)
 8004b5c:	f893 3126 	ldrb.w	r3, [r3, #294]	@ 0x126
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	d104      	bne.n	8004b6e <Board2_step+0x352>
        Board2_compute_degraded_actions();
 8004b64:	f7fc fb70 	bl	8001248 <Board2_compute_degraded_actions>
      break;
 8004b68:	e001      	b.n	8004b6e <Board2_step+0x352>
      break;
 8004b6a:	bf00      	nop
 8004b6c:	e000      	b.n	8004b70 <Board2_step+0x354>
      break;
 8004b6e:	bf00      	nop
}
 8004b70:	bf00      	nop
 8004b72:	3708      	adds	r7, #8
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}
 8004b78:	200001f8 	.word	0x200001f8

08004b7c <Board2_initialize>:

/* Model initialize function */
void Board2_initialize(void)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	af00      	add	r7, sp, #0
  /* SystemInitialize for Chart: '<Root>/Board2' */
  Board2_DW.sfEvent = Board2_CALL_EVENT;
 8004b80:	4b06      	ldr	r3, [pc, #24]	@ (8004b9c <Board2_initialize+0x20>)
 8004b82:	f04f 32ff 	mov.w	r2, #4294967295
 8004b86:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  Board2_DW.TURN_THRESHOLD = 5.0F;
 8004b8a:	4b04      	ldr	r3, [pc, #16]	@ (8004b9c <Board2_initialize+0x20>)
 8004b8c:	4a04      	ldr	r2, [pc, #16]	@ (8004ba0 <Board2_initialize+0x24>)
 8004b8e:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
}
 8004b92:	bf00      	nop
 8004b94:	46bd      	mov	sp, r7
 8004b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9a:	4770      	bx	lr
 8004b9c:	200001f8 	.word	0x200001f8
 8004ba0:	40a00000 	.word	0x40a00000

08004ba4 <app_delay_us>:
/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */
static void app_delay_us(uint32_t us)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b082      	sub	sp, #8
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
    (void)DWT_Delay_us(us);
 8004bac:	6878      	ldr	r0, [r7, #4]
 8004bae:	f001 fb39 	bl	8006224 <DWT_Delay_us>
}
 8004bb2:	bf00      	nop
 8004bb4:	3708      	adds	r7, #8
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}

08004bba <ramp>:
static volatile uint16_T g_sonar_distances[3];

static hcsr04_t us_left, us_center, us_right;

static inline real32_T ramp(real32_T current, real32_T target, real32_T step)
{
 8004bba:	b480      	push	{r7}
 8004bbc:	b085      	sub	sp, #20
 8004bbe:	af00      	add	r7, sp, #0
 8004bc0:	ed87 0a03 	vstr	s0, [r7, #12]
 8004bc4:	edc7 0a02 	vstr	s1, [r7, #8]
 8004bc8:	ed87 1a01 	vstr	s2, [r7, #4]
    if (current < target - step)
 8004bcc:	ed97 7a02 	vldr	s14, [r7, #8]
 8004bd0:	edd7 7a01 	vldr	s15, [r7, #4]
 8004bd4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004bd8:	ed97 7a03 	vldr	s14, [r7, #12]
 8004bdc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004be0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004be4:	d506      	bpl.n	8004bf4 <ramp+0x3a>
        return current + step;
 8004be6:	ed97 7a03 	vldr	s14, [r7, #12]
 8004bea:	edd7 7a01 	vldr	s15, [r7, #4]
 8004bee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004bf2:	e015      	b.n	8004c20 <ramp+0x66>
    else if (current > target + step)
 8004bf4:	ed97 7a02 	vldr	s14, [r7, #8]
 8004bf8:	edd7 7a01 	vldr	s15, [r7, #4]
 8004bfc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004c00:	ed97 7a03 	vldr	s14, [r7, #12]
 8004c04:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004c08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c0c:	dd06      	ble.n	8004c1c <ramp+0x62>
        return current - step;
 8004c0e:	ed97 7a03 	vldr	s14, [r7, #12]
 8004c12:	edd7 7a01 	vldr	s15, [r7, #4]
 8004c16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c1a:	e001      	b.n	8004c20 <ramp+0x66>
    else
        return target;
 8004c1c:	edd7 7a02 	vldr	s15, [r7, #8]
}
 8004c20:	eeb0 0a67 	vmov.f32	s0, s15
 8004c24:	3714      	adds	r7, #20
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr
	...

08004c30 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8004c30:	b5b0      	push	{r4, r5, r7, lr}
 8004c32:	b09c      	sub	sp, #112	@ 0x70
 8004c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
	DWD_Init(&hard_rt_deadline_wd, &htim4, SYSTEM_ALIVE_MASK, deadlineProcedure);
 8004c36:	4b53      	ldr	r3, [pc, #332]	@ (8004d84 <MX_FREERTOS_Init+0x154>)
 8004c38:	2203      	movs	r2, #3
 8004c3a:	4953      	ldr	r1, [pc, #332]	@ (8004d88 <MX_FREERTOS_Init+0x158>)
 8004c3c:	4853      	ldr	r0, [pc, #332]	@ (8004d8c <MX_FREERTOS_Init+0x15c>)
 8004c3e:	f001 f9eb 	bl	8006018 <DWD_Init>
	(void)DWT_Delay_Init();
 8004c42:	f001 fa7f 	bl	8006144 <DWT_Delay_Init>

	hcsr04_cfg_t base = {
 8004c46:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	601a      	str	r2, [r3, #0]
 8004c4e:	605a      	str	r2, [r3, #4]
 8004c50:	609a      	str	r2, [r3, #8]
 8004c52:	60da      	str	r2, [r3, #12]
 8004c54:	611a      	str	r2, [r3, #16]
 8004c56:	615a      	str	r2, [r3, #20]
 8004c58:	619a      	str	r2, [r3, #24]
 8004c5a:	4b4d      	ldr	r3, [pc, #308]	@ (8004d90 <MX_FREERTOS_Init+0x160>)
 8004c5c:	657b      	str	r3, [r7, #84]	@ 0x54
 8004c5e:	4b4d      	ldr	r3, [pc, #308]	@ (8004d94 <MX_FREERTOS_Init+0x164>)
 8004c60:	667b      	str	r3, [r7, #100]	@ 0x64
 8004c62:	231e      	movs	r3, #30
 8004c64:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004c66:	4b4c      	ldr	r3, [pc, #304]	@ (8004d98 <MX_FREERTOS_Init+0x168>)
 8004c68:	66fb      	str	r3, [r7, #108]	@ 0x6c
	  .timeout_ms = 30,
	  .delay_us = app_delay_us
	};

	/* LEFT:  TIM2_CH1, TRIG PA0 */
	hcsr04_cfg_t cL = base;
 8004c6a:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8004c6e:	f107 0554 	add.w	r5, r7, #84	@ 0x54
 8004c72:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004c74:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004c76:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004c7a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	cL.channel = TIM_CHANNEL_1;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	63fb      	str	r3, [r7, #60]	@ 0x3c
	cL.trig_port = TRIG_LEFT_GPIO_Port;
 8004c82:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004c86:	643b      	str	r3, [r7, #64]	@ 0x40
	cL.trig_pin  = TRIG_LEFT_Pin;
 8004c88:	2301      	movs	r3, #1
 8004c8a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

	/* CENTER: TIM2_CH2, TRIG PA1 */
	hcsr04_cfg_t cC = base;
 8004c8e:	f107 041c 	add.w	r4, r7, #28
 8004c92:	f107 0554 	add.w	r5, r7, #84	@ 0x54
 8004c96:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004c98:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004c9a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004c9e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	cC.channel = TIM_CHANNEL_2;
 8004ca2:	2304      	movs	r3, #4
 8004ca4:	623b      	str	r3, [r7, #32]
	cC.trig_port = TRIG_CENTER_GPIO_Port;
 8004ca6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004caa:	627b      	str	r3, [r7, #36]	@ 0x24
	cC.trig_pin  = TRIG_CENTER_Pin;
 8004cac:	2302      	movs	r3, #2
 8004cae:	853b      	strh	r3, [r7, #40]	@ 0x28

	/* RIGHT: TIM2_CH3, TRIG PA2 */
	hcsr04_cfg_t cR = base;
 8004cb0:	463c      	mov	r4, r7
 8004cb2:	f107 0554 	add.w	r5, r7, #84	@ 0x54
 8004cb6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004cb8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004cba:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004cbe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	cR.channel = TIM_CHANNEL_3;
 8004cc2:	2308      	movs	r3, #8
 8004cc4:	607b      	str	r3, [r7, #4]
	cR.trig_port = TRIG_RIGHT_GPIO_Port;
 8004cc6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004cca:	60bb      	str	r3, [r7, #8]
	cR.trig_pin  = TRIG_RIGHT_Pin;
 8004ccc:	2310      	movs	r3, #16
 8004cce:	81bb      	strh	r3, [r7, #12]

	(void)HCSR04_Init(&us_left,   &cL);
 8004cd0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004cd4:	4619      	mov	r1, r3
 8004cd6:	4831      	ldr	r0, [pc, #196]	@ (8004d9c <MX_FREERTOS_Init+0x16c>)
 8004cd8:	f001 fc30 	bl	800653c <HCSR04_Init>
	(void)HCSR04_Init(&us_center, &cC);
 8004cdc:	f107 031c 	add.w	r3, r7, #28
 8004ce0:	4619      	mov	r1, r3
 8004ce2:	482f      	ldr	r0, [pc, #188]	@ (8004da0 <MX_FREERTOS_Init+0x170>)
 8004ce4:	f001 fc2a 	bl	800653c <HCSR04_Init>
	(void)HCSR04_Init(&us_right,  &cR);
 8004ce8:	463b      	mov	r3, r7
 8004cea:	4619      	mov	r1, r3
 8004cec:	482d      	ldr	r0, [pc, #180]	@ (8004da4 <MX_FREERTOS_Init+0x174>)
 8004cee:	f001 fc25 	bl	800653c <HCSR04_Init>

	telecontrol_init(&controller, &hi2c1);
 8004cf2:	492d      	ldr	r1, [pc, #180]	@ (8004da8 <MX_FREERTOS_Init+0x178>)
 8004cf4:	482d      	ldr	r0, [pc, #180]	@ (8004dac <MX_FREERTOS_Init+0x17c>)
 8004cf6:	f001 f883 	bl	8005e00 <telecontrol_init>

	mpu6050_init(&mpu_device, &hi2c1, 0, NULL);
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	492a      	ldr	r1, [pc, #168]	@ (8004da8 <MX_FREERTOS_Init+0x178>)
 8004d00:	482b      	ldr	r0, [pc, #172]	@ (8004db0 <MX_FREERTOS_Init+0x180>)
 8004d02:	f002 faeb 	bl	80072dc <mpu6050_init>

	motor_init(&motor_FA_openLoop,
	           MOTOR_HW_CONFIG[MOTOR_FA].htim,
 8004d06:	4b2b      	ldr	r3, [pc, #172]	@ (8004db4 <MX_FREERTOS_Init+0x184>)
 8004d08:	6819      	ldr	r1, [r3, #0]
	           MOTOR_HW_CONFIG[MOTOR_FA].channel,
 8004d0a:	4b2a      	ldr	r3, [pc, #168]	@ (8004db4 <MX_FREERTOS_Init+0x184>)
 8004d0c:	685a      	ldr	r2, [r3, #4]
	motor_init(&motor_FA_openLoop,
 8004d0e:	4b2a      	ldr	r3, [pc, #168]	@ (8004db8 <MX_FREERTOS_Init+0x188>)
 8004d10:	482a      	ldr	r0, [pc, #168]	@ (8004dbc <MX_FREERTOS_Init+0x18c>)
 8004d12:	f002 f8f0 	bl	8006ef6 <motor_init>
	           &MOTOR_HW_CONFIG[MOTOR_FA].calib);

	motor_init(&motor_FB_openLoop,
	           MOTOR_HW_CONFIG[MOTOR_FB].htim,
 8004d16:	4b27      	ldr	r3, [pc, #156]	@ (8004db4 <MX_FREERTOS_Init+0x184>)
 8004d18:	6919      	ldr	r1, [r3, #16]
	           MOTOR_HW_CONFIG[MOTOR_FB].channel,
 8004d1a:	4b26      	ldr	r3, [pc, #152]	@ (8004db4 <MX_FREERTOS_Init+0x184>)
 8004d1c:	695a      	ldr	r2, [r3, #20]
	motor_init(&motor_FB_openLoop,
 8004d1e:	4b28      	ldr	r3, [pc, #160]	@ (8004dc0 <MX_FREERTOS_Init+0x190>)
 8004d20:	4828      	ldr	r0, [pc, #160]	@ (8004dc4 <MX_FREERTOS_Init+0x194>)
 8004d22:	f002 f8e8 	bl	8006ef6 <motor_init>
	           &MOTOR_HW_CONFIG[MOTOR_FB].calib);

	motor_init(&motor_BA_openLoop,
	           MOTOR_HW_CONFIG[MOTOR_BA].htim,
 8004d26:	4b23      	ldr	r3, [pc, #140]	@ (8004db4 <MX_FREERTOS_Init+0x184>)
 8004d28:	6a19      	ldr	r1, [r3, #32]
	           MOTOR_HW_CONFIG[MOTOR_BA].channel,
 8004d2a:	4b22      	ldr	r3, [pc, #136]	@ (8004db4 <MX_FREERTOS_Init+0x184>)
 8004d2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
	motor_init(&motor_BA_openLoop,
 8004d2e:	4b26      	ldr	r3, [pc, #152]	@ (8004dc8 <MX_FREERTOS_Init+0x198>)
 8004d30:	4826      	ldr	r0, [pc, #152]	@ (8004dcc <MX_FREERTOS_Init+0x19c>)
 8004d32:	f002 f8e0 	bl	8006ef6 <motor_init>
	           &MOTOR_HW_CONFIG[MOTOR_BA].calib);

	motor_init(&motor_BB_openLoop,
	           MOTOR_HW_CONFIG[MOTOR_BB].htim,
 8004d36:	4b1f      	ldr	r3, [pc, #124]	@ (8004db4 <MX_FREERTOS_Init+0x184>)
 8004d38:	6b19      	ldr	r1, [r3, #48]	@ 0x30
	           MOTOR_HW_CONFIG[MOTOR_BB].channel,
 8004d3a:	4b1e      	ldr	r3, [pc, #120]	@ (8004db4 <MX_FREERTOS_Init+0x184>)
 8004d3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
	motor_init(&motor_BB_openLoop,
 8004d3e:	4b24      	ldr	r3, [pc, #144]	@ (8004dd0 <MX_FREERTOS_Init+0x1a0>)
 8004d40:	4824      	ldr	r0, [pc, #144]	@ (8004dd4 <MX_FREERTOS_Init+0x1a4>)
 8004d42:	f002 f8d8 	bl	8006ef6 <motor_init>
	           &MOTOR_HW_CONFIG[MOTOR_BB].calib);

	Board2_initialize();
 8004d46:	f7ff ff19 	bl	8004b7c <Board2_initialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of readSonar */
  readSonarHandle = osThreadNew(readSonarTask, NULL, &readSonar_attributes);
 8004d4a:	4a23      	ldr	r2, [pc, #140]	@ (8004dd8 <MX_FREERTOS_Init+0x1a8>)
 8004d4c:	2100      	movs	r1, #0
 8004d4e:	4823      	ldr	r0, [pc, #140]	@ (8004ddc <MX_FREERTOS_Init+0x1ac>)
 8004d50:	f00a fbf6 	bl	800f540 <osThreadNew>
 8004d54:	4603      	mov	r3, r0
 8004d56:	4a22      	ldr	r2, [pc, #136]	@ (8004de0 <MX_FREERTOS_Init+0x1b0>)
 8004d58:	6013      	str	r3, [r2, #0]

  /* creation of supervision */
  supervisionHandle = osThreadNew(supervisionTask, NULL, &supervision_attributes);
 8004d5a:	4a22      	ldr	r2, [pc, #136]	@ (8004de4 <MX_FREERTOS_Init+0x1b4>)
 8004d5c:	2100      	movs	r1, #0
 8004d5e:	4822      	ldr	r0, [pc, #136]	@ (8004de8 <MX_FREERTOS_Init+0x1b8>)
 8004d60:	f00a fbee 	bl	800f540 <osThreadNew>
 8004d64:	4603      	mov	r3, r0
 8004d66:	4a21      	ldr	r2, [pc, #132]	@ (8004dec <MX_FREERTOS_Init+0x1bc>)
 8004d68:	6013      	str	r3, [r2, #0]

  /* creation of telemetryLogger */
  telemetryLoggerHandle = osThreadNew(telemetryLoggerTask, NULL, &telemetryLogger_attributes);
 8004d6a:	4a21      	ldr	r2, [pc, #132]	@ (8004df0 <MX_FREERTOS_Init+0x1c0>)
 8004d6c:	2100      	movs	r1, #0
 8004d6e:	4821      	ldr	r0, [pc, #132]	@ (8004df4 <MX_FREERTOS_Init+0x1c4>)
 8004d70:	f00a fbe6 	bl	800f540 <osThreadNew>
 8004d74:	4603      	mov	r3, r0
 8004d76:	4a20      	ldr	r2, [pc, #128]	@ (8004df8 <MX_FREERTOS_Init+0x1c8>)
 8004d78:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8004d7a:	bf00      	nop
 8004d7c:	3770      	adds	r7, #112	@ 0x70
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bdb0      	pop	{r4, r5, r7, pc}
 8004d82:	bf00      	nop
 8004d84:	08005745 	.word	0x08005745
 8004d88:	20001f20 	.word	0x20001f20
 8004d8c:	200003fc 	.word	0x200003fc
 8004d90:	20001ed4 	.word	0x20001ed4
 8004d94:	000f4240 	.word	0x000f4240
 8004d98:	08004ba5 	.word	0x08004ba5
 8004d9c:	2000036c 	.word	0x2000036c
 8004da0:	2000039c 	.word	0x2000039c
 8004da4:	200003cc 	.word	0x200003cc
 8004da8:	20001ddc 	.word	0x20001ddc
 8004dac:	20000424 	.word	0x20000424
 8004db0:	20000438 	.word	0x20000438
 8004db4:	08014c20 	.word	0x08014c20
 8004db8:	08014c28 	.word	0x08014c28
 8004dbc:	20000474 	.word	0x20000474
 8004dc0:	08014c38 	.word	0x08014c38
 8004dc4:	20000484 	.word	0x20000484
 8004dc8:	08014c48 	.word	0x08014c48
 8004dcc:	20000494 	.word	0x20000494
 8004dd0:	08014c58 	.word	0x08014c58
 8004dd4:	200004a4 	.word	0x200004a4
 8004dd8:	08014bb4 	.word	0x08014bb4
 8004ddc:	08004dfd 	.word	0x08004dfd
 8004de0:	200004e4 	.word	0x200004e4
 8004de4:	08014bd8 	.word	0x08014bd8
 8004de8:	08004f0d 	.word	0x08004f0d
 8004dec:	20000b90 	.word	0x20000b90
 8004df0:	08014bfc 	.word	0x08014bfc
 8004df4:	08004f49 	.word	0x08004f49
 8004df8:	2000143c 	.word	0x2000143c

08004dfc <readSonarTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_readSonarTask */
void readSonarTask(void *argument)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b08a      	sub	sp, #40	@ 0x28
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN readSonarTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8004e04:	f00b fd6a 	bl	80108dc <xTaskGetTickCount>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	61bb      	str	r3, [r7, #24]
	const TickType_t xFrequency = pdMS_TO_TICKS(SONAR_SCAN_PERIOD);
 8004e0c:	2328      	movs	r3, #40	@ 0x28
 8004e0e:	623b      	str	r3, [r7, #32]

	hcsr04_t *dev[SONAR_NUMBER] = { &us_left, &us_center, &us_right };
 8004e10:	4a3a      	ldr	r2, [pc, #232]	@ (8004efc <readSonarTask+0x100>)
 8004e12:	f107 030c 	add.w	r3, r7, #12
 8004e16:	ca07      	ldmia	r2, {r0, r1, r2}
 8004e18:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	// Variabili di stato per la gestione ciclica
	uint8_t curr_idx = 0;      // Indice del sonar da avviare (Start)
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	bool first_run = true;     // Flag per saltare la lettura al primo avvio assoluto
 8004e22:	2301      	movs	r3, #1
 8004e24:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26


	for (;;)
	{
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8004e28:	f107 0318 	add.w	r3, r7, #24
 8004e2c:	6a39      	ldr	r1, [r7, #32]
 8004e2e:	4618      	mov	r0, r3
 8004e30:	f00b fbb8 	bl	80105a4 <vTaskDelayUntil>

		if (!first_run)
 8004e34:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004e38:	f083 0301 	eor.w	r3, r3, #1
 8004e3c:	b2db      	uxtb	r3, r3
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d033      	beq.n	8004eaa <readSonarTask+0xae>
		{
			uint8_t prev_idx = (curr_idx == 0) ? (SONAR_NUMBER - 1) : (curr_idx - 1);
 8004e42:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d004      	beq.n	8004e54 <readSonarTask+0x58>
 8004e4a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004e4e:	3b01      	subs	r3, #1
 8004e50:	b2db      	uxtb	r3, r3
 8004e52:	e000      	b.n	8004e56 <readSonarTask+0x5a>
 8004e54:	2302      	movs	r3, #2
 8004e56:	77fb      	strb	r3, [r7, #31]

			uint16_T cm = 0;
 8004e58:	2300      	movs	r3, #0
 8004e5a:	817b      	strh	r3, [r7, #10]

			(void)HCSR04_GetDistanceCm(dev[prev_idx], &cm);
 8004e5c:	7ffb      	ldrb	r3, [r7, #31]
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	3328      	adds	r3, #40	@ 0x28
 8004e62:	443b      	add	r3, r7
 8004e64:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8004e68:	f107 020a 	add.w	r2, r7, #10
 8004e6c:	4611      	mov	r1, r2
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f001 fca3 	bl	80067ba <HCSR04_GetDistanceCm>

			g_sonar_distances[prev_idx]=cm;
 8004e74:	7ffb      	ldrb	r3, [r7, #31]
 8004e76:	8979      	ldrh	r1, [r7, #10]
 8004e78:	4a21      	ldr	r2, [pc, #132]	@ (8004f00 <readSonarTask+0x104>)
 8004e7a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

			if (prev_idx == (SONAR_NUMBER - 1))
 8004e7e:	7ffb      	ldrb	r3, [r7, #31]
 8004e80:	2b02      	cmp	r3, #2
 8004e82:	d112      	bne.n	8004eaa <readSonarTask+0xae>
			{
				taskENTER_CRITICAL();
 8004e84:	f00c fe12 	bl	8011aac <vPortEnterCritical>

				Board2_U.sonar1 = g_sonar_distances[S_LEFT];
 8004e88:	4b1d      	ldr	r3, [pc, #116]	@ (8004f00 <readSonarTask+0x104>)
 8004e8a:	881b      	ldrh	r3, [r3, #0]
 8004e8c:	b29a      	uxth	r2, r3
 8004e8e:	4b1d      	ldr	r3, [pc, #116]	@ (8004f04 <readSonarTask+0x108>)
 8004e90:	801a      	strh	r2, [r3, #0]
				Board2_U.sonar2 = g_sonar_distances[S_CENTER];
 8004e92:	4b1b      	ldr	r3, [pc, #108]	@ (8004f00 <readSonarTask+0x104>)
 8004e94:	885b      	ldrh	r3, [r3, #2]
 8004e96:	b29a      	uxth	r2, r3
 8004e98:	4b1a      	ldr	r3, [pc, #104]	@ (8004f04 <readSonarTask+0x108>)
 8004e9a:	805a      	strh	r2, [r3, #2]
				Board2_U.sonar3 = g_sonar_distances[S_RIGHT];
 8004e9c:	4b18      	ldr	r3, [pc, #96]	@ (8004f00 <readSonarTask+0x104>)
 8004e9e:	889b      	ldrh	r3, [r3, #4]
 8004ea0:	b29a      	uxth	r2, r3
 8004ea2:	4b18      	ldr	r3, [pc, #96]	@ (8004f04 <readSonarTask+0x108>)
 8004ea4:	809a      	strh	r2, [r3, #4]

				taskEXIT_CRITICAL();
 8004ea6:	f00c fe33 	bl	8011b10 <vPortExitCritical>
			}
		}

		hcsr04_status_t st_start = HCSR04_Start(dev[curr_idx]);
 8004eaa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004eae:	009b      	lsls	r3, r3, #2
 8004eb0:	3328      	adds	r3, #40	@ 0x28
 8004eb2:	443b      	add	r3, r7
 8004eb4:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8004eb8:	4618      	mov	r0, r3
 8004eba:	f001 fbf9 	bl	80066b0 <HCSR04_Start>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	77bb      	strb	r3, [r7, #30]
		if (st_start != HCSR04_OK) {
 8004ec2:	7fbb      	ldrb	r3, [r7, #30]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d005      	beq.n	8004ed4 <readSonarTask+0xd8>
			g_sonar_distances[curr_idx]=0;
 8004ec8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004ecc:	4a0c      	ldr	r2, [pc, #48]	@ (8004f00 <readSonarTask+0x104>)
 8004ece:	2100      	movs	r1, #0
 8004ed0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		}

		curr_idx++;
 8004ed4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004ed8:	3301      	adds	r3, #1
 8004eda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		first_run=false;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

		if (curr_idx >= SONAR_NUMBER) {
 8004ee4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004ee8:	2b02      	cmp	r3, #2
 8004eea:	d902      	bls.n	8004ef2 <readSonarTask+0xf6>
			curr_idx = 0;
 8004eec:	2300      	movs	r3, #0
 8004eee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		}

		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_SONAR_SENSORS);
 8004ef2:	2102      	movs	r1, #2
 8004ef4:	4804      	ldr	r0, [pc, #16]	@ (8004f08 <readSonarTask+0x10c>)
 8004ef6:	f001 f8b6 	bl	8006066 <DWD_Notify>
	{
 8004efa:	e795      	b.n	8004e28 <readSonarTask+0x2c>
 8004efc:	08014b90 	.word	0x08014b90
 8004f00:	20000364 	.word	0x20000364
 8004f04:	20000328 	.word	0x20000328
 8004f08:	200003fc 	.word	0x200003fc

08004f0c <supervisionTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_supervisionTask */
void supervisionTask(void *argument)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN supervisionTask */

	TickType_t xLastWakeTime = xTaskGetTickCount();
 8004f14:	f00b fce2 	bl	80108dc <xTaskGetTickCount>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	60bb      	str	r3, [r7, #8]
	const TickType_t xFrequency = pdMS_TO_TICKS(SUPERVISION_PERIOD);
 8004f1c:	233c      	movs	r3, #60	@ 0x3c
 8004f1e:	60fb      	str	r3, [r7, #12]

	for(;;){
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8004f20:	f107 0308 	add.w	r3, r7, #8
 8004f24:	68f9      	ldr	r1, [r7, #12]
 8004f26:	4618      	mov	r0, r3
 8004f28:	f00b fb3c 	bl	80105a4 <vTaskDelayUntil>

		supervision_read_inputs();
 8004f2c:	f000 f96e 	bl	800520c <supervision_read_inputs>

		executeSupervision();
 8004f30:	f000 f9d2 	bl	80052d8 <executeSupervision>

		supervision_apply_actuation();
 8004f34:	f000 fa5c 	bl	80053f0 <supervision_apply_actuation>

		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_SUPERVISION);
 8004f38:	2101      	movs	r1, #1
 8004f3a:	4802      	ldr	r0, [pc, #8]	@ (8004f44 <supervisionTask+0x38>)
 8004f3c:	f001 f893 	bl	8006066 <DWD_Notify>
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8004f40:	bf00      	nop
 8004f42:	e7ed      	b.n	8004f20 <supervisionTask+0x14>
 8004f44:	200003fc 	.word	0x200003fc

08004f48 <telemetryLoggerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_telemetryLoggerTask */
void telemetryLoggerTask(void *argument)
{
 8004f48:	b5b0      	push	{r4, r5, r7, lr}
 8004f4a:	b09e      	sub	sp, #120	@ 0x78
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN telemetryLoggerTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8004f50:	f00b fcc4 	bl	80108dc <xTaskGetTickCount>
 8004f54:	4603      	mov	r3, r0
 8004f56:	673b      	str	r3, [r7, #112]	@ 0x70
	const TickType_t xFrequency = pdMS_TO_TICKS(TELEMETRY_LOGGER_PERIOD);
 8004f58:	2378      	movs	r3, #120	@ 0x78
 8004f5a:	677b      	str	r3, [r7, #116]	@ 0x74
	DecBus output;

  /* Infinite loop */
  for(;;)
  {
	vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8004f5c:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8004f60:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8004f62:	4618      	mov	r0, r3
 8004f64:	f00b fb1e 	bl	80105a4 <vTaskDelayUntil>

	taskENTER_CRITICAL();
 8004f68:	f00c fda0 	bl	8011aac <vPortEnterCritical>

	output = Board2_Y.output;
 8004f6c:	4b9e      	ldr	r3, [pc, #632]	@ (80051e8 <telemetryLoggerTask+0x2a0>)
 8004f6e:	f107 040c 	add.w	r4, r7, #12
 8004f72:	461d      	mov	r5, r3
 8004f74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004f76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004f78:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004f7c:	e884 0003 	stmia.w	r4, {r0, r1}
	stateB2 = Board2_DW.state;
 8004f80:	4b9a      	ldr	r3, [pc, #616]	@ (80051ec <telemetryLoggerTask+0x2a4>)
 8004f82:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8004f86:	f103 05a0 	add.w	r5, r3, #160	@ 0xa0
 8004f8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004f8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004f8e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004f92:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if(Board2_DW.is_Supervision_task == Board2_IN_Normal){
 8004f96:	4b95      	ldr	r3, [pc, #596]	@ (80051ec <telemetryLoggerTask+0x2a4>)
 8004f98:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8004f9c:	2b02      	cmp	r3, #2
 8004f9e:	f040 80c0 	bne.w	8005122 <telemetryLoggerTask+0x1da>
		stateB1 = Board2_DW.global_state.stateB1;
 8004fa2:	4b92      	ldr	r3, [pc, #584]	@ (80051ec <telemetryLoggerTask+0x2a4>)
 8004fa4:	f107 0444 	add.w	r4, r7, #68	@ 0x44
 8004fa8:	3338      	adds	r3, #56	@ 0x38
 8004faa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004fac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

		telemetry.backward_mode = (Board2_DW.special_retro) ? BW_SPECIAL : BW_NORMAL;
 8004fb0:	4b8e      	ldr	r3, [pc, #568]	@ (80051ec <telemetryLoggerTask+0x2a4>)
 8004fb2:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	bf14      	ite	ne
 8004fba:	2301      	movne	r3, #1
 8004fbc:	2300      	moveq	r3, #0
 8004fbe:	b2db      	uxtb	r3, r3
 8004fc0:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c

		if (stateB1.battery_voltage <= 9.0)
 8004fc4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8004fc8:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 8004fcc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004fd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fd4:	d803      	bhi.n	8004fde <telemetryLoggerTask+0x96>
		    telemetry.battery_percent = 0;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
 8004fdc:	e03e      	b.n	800505c <telemetryLoggerTask+0x114>
		else if (stateB1.battery_voltage >= 12.6)
 8004fde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f7fb fad9 	bl	8000598 <__aeabi_f2d>
 8004fe6:	a37c      	add	r3, pc, #496	@ (adr r3, 80051d8 <telemetryLoggerTask+0x290>)
 8004fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fec:	f7fb fdb2 	bl	8000b54 <__aeabi_dcmpge>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d003      	beq.n	8004ffe <telemetryLoggerTask+0xb6>
			telemetry.battery_percent = 100;
 8004ff6:	2364      	movs	r3, #100	@ 0x64
 8004ff8:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
 8004ffc:	e02e      	b.n	800505c <telemetryLoggerTask+0x114>
		else
			telemetry.battery_percent = (int8_t)(((stateB1.battery_voltage - 9.0) / 3.6) * 100.0 + 0.5);
 8004ffe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005000:	4618      	mov	r0, r3
 8005002:	f7fb fac9 	bl	8000598 <__aeabi_f2d>
 8005006:	f04f 0200 	mov.w	r2, #0
 800500a:	4b79      	ldr	r3, [pc, #484]	@ (80051f0 <telemetryLoggerTask+0x2a8>)
 800500c:	f7fb f964 	bl	80002d8 <__aeabi_dsub>
 8005010:	4602      	mov	r2, r0
 8005012:	460b      	mov	r3, r1
 8005014:	4610      	mov	r0, r2
 8005016:	4619      	mov	r1, r3
 8005018:	a371      	add	r3, pc, #452	@ (adr r3, 80051e0 <telemetryLoggerTask+0x298>)
 800501a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800501e:	f7fb fc3d 	bl	800089c <__aeabi_ddiv>
 8005022:	4602      	mov	r2, r0
 8005024:	460b      	mov	r3, r1
 8005026:	4610      	mov	r0, r2
 8005028:	4619      	mov	r1, r3
 800502a:	f04f 0200 	mov.w	r2, #0
 800502e:	4b71      	ldr	r3, [pc, #452]	@ (80051f4 <telemetryLoggerTask+0x2ac>)
 8005030:	f7fb fb0a 	bl	8000648 <__aeabi_dmul>
 8005034:	4602      	mov	r2, r0
 8005036:	460b      	mov	r3, r1
 8005038:	4610      	mov	r0, r2
 800503a:	4619      	mov	r1, r3
 800503c:	f04f 0200 	mov.w	r2, #0
 8005040:	4b6d      	ldr	r3, [pc, #436]	@ (80051f8 <telemetryLoggerTask+0x2b0>)
 8005042:	f7fb f94b 	bl	80002dc <__adddf3>
 8005046:	4602      	mov	r2, r0
 8005048:	460b      	mov	r3, r1
 800504a:	4610      	mov	r0, r2
 800504c:	4619      	mov	r1, r3
 800504e:	f7fb fdab 	bl	8000ba8 <__aeabi_d2iz>
 8005052:	4603      	mov	r3, r0
 8005054:	b25b      	sxtb	r3, r3
 8005056:	b2db      	uxtb	r3, r3
 8005058:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64

		if (stateB1.temperature > 127)
 800505c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8005060:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 80051fc <telemetryLoggerTask+0x2b4>
 8005064:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800506c:	dd03      	ble.n	8005076 <telemetryLoggerTask+0x12e>
		    telemetry.temperature = 127;
 800506e:	237f      	movs	r3, #127	@ 0x7f
 8005070:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
 8005074:	e02c      	b.n	80050d0 <telemetryLoggerTask+0x188>
		else if (stateB1.temperature < -128)
 8005076:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800507a:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 8005200 <telemetryLoggerTask+0x2b8>
 800507e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005082:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005086:	d503      	bpl.n	8005090 <telemetryLoggerTask+0x148>
		    telemetry.temperature = -128;
 8005088:	2380      	movs	r3, #128	@ 0x80
 800508a:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
 800508e:	e01f      	b.n	80050d0 <telemetryLoggerTask+0x188>
		else
		    telemetry.temperature = (int8_t)(stateB1.temperature + (stateB1.temperature >= 0 ? 0.5 : -0.5));
 8005090:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005092:	4618      	mov	r0, r3
 8005094:	f7fb fa80 	bl	8000598 <__aeabi_f2d>
 8005098:	4602      	mov	r2, r0
 800509a:	460b      	mov	r3, r1
 800509c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80050a0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80050a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050a8:	db03      	blt.n	80050b2 <telemetryLoggerTask+0x16a>
 80050aa:	f04f 0000 	mov.w	r0, #0
 80050ae:	4952      	ldr	r1, [pc, #328]	@ (80051f8 <telemetryLoggerTask+0x2b0>)
 80050b0:	e002      	b.n	80050b8 <telemetryLoggerTask+0x170>
 80050b2:	f04f 0000 	mov.w	r0, #0
 80050b6:	4953      	ldr	r1, [pc, #332]	@ (8005204 <telemetryLoggerTask+0x2bc>)
 80050b8:	f7fb f910 	bl	80002dc <__adddf3>
 80050bc:	4602      	mov	r2, r0
 80050be:	460b      	mov	r3, r1
 80050c0:	4610      	mov	r0, r2
 80050c2:	4619      	mov	r1, r3
 80050c4:	f7fb fd70 	bl	8000ba8 <__aeabi_d2iz>
 80050c8:	4603      	mov	r3, r0
 80050ca:	b25b      	sxtb	r3, r3
 80050cc:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

		if(Board2_DW.is_Normal_voltage_n == Board2_IN_Lights_AUTO)
 80050d0:	4b46      	ldr	r3, [pc, #280]	@ (80051ec <telemetryLoggerTask+0x2a4>)
 80050d2:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 80050d6:	2b01      	cmp	r3, #1
 80050d8:	d103      	bne.n	80050e2 <telemetryLoggerTask+0x19a>
			telemetry.light_mode = LIGHT_AUTO;
 80050da:	2302      	movs	r3, #2
 80050dc:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
 80050e0:	e00b      	b.n	80050fa <telemetryLoggerTask+0x1b2>
		else if(Board2_DW.is_Normal_voltage_n == Board2_IN_Lights_ON)
 80050e2:	4b42      	ldr	r3, [pc, #264]	@ (80051ec <telemetryLoggerTask+0x2a4>)
 80050e4:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 80050e8:	2b03      	cmp	r3, #3
 80050ea:	d103      	bne.n	80050f4 <telemetryLoggerTask+0x1ac>
			telemetry.light_mode = LIGHT_ON;
 80050ec:	2301      	movs	r3, #1
 80050ee:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
 80050f2:	e002      	b.n	80050fa <telemetryLoggerTask+0x1b2>
		else
			telemetry.light_mode = LIGHT_OFF;
 80050f4:	2300      	movs	r3, #0
 80050f6:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e

		telemetry.rpm_fl = stateB1.velocity_FA;
 80050fa:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 80050fe:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
		telemetry.rpm_fr = stateB1.velocity_FB;
 8005102:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8005106:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
		telemetry.rpm_rl = stateB1.velocity_BA;
 800510a:	f9b7 3050 	ldrsh.w	r3, [r7, #80]	@ 0x50
 800510e:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
		telemetry.rpm_rr = stateB1.velocity_BB;
 8005112:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	@ 0x52
 8005116:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a

		telemetry.operating_mode=OM_NORMAL;
 800511a:	2300      	movs	r3, #0
 800511c:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
 8005120:	e021      	b.n	8005166 <telemetryLoggerTask+0x21e>
	}
	else{
		telemetry.backward_mode = BW_NORMAL;
 8005122:	2300      	movs	r3, #0
 8005124:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c

		telemetry.battery_percent = 0;
 8005128:	2300      	movs	r3, #0
 800512a:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
		telemetry.temperature = 0;
 800512e:	2300      	movs	r3, #0
 8005130:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

		telemetry.light_mode = LIGHT_OFF;
 8005134:	2300      	movs	r3, #0
 8005136:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e

		telemetry.rpm_fl = 0;
 800513a:	2300      	movs	r3, #0
 800513c:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
		telemetry.rpm_fr = 0;
 8005140:	2300      	movs	r3, #0
 8005142:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
		telemetry.rpm_rl = 0;
 8005146:	2300      	movs	r3, #0
 8005148:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
		telemetry.rpm_rr = 0;
 800514c:	2300      	movs	r3, #0
 800514e:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a

		telemetry.operating_mode= (Board2_DW.is_Supervision_task == Board2_IN_Degraded)
 8005152:	4b26      	ldr	r3, [pc, #152]	@ (80051ec <telemetryLoggerTask+0x2a4>)
 8005154:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
										? OM_DEGRADED : OM_SINGLE_BOARD;
 8005158:	2b01      	cmp	r3, #1
 800515a:	d101      	bne.n	8005160 <telemetryLoggerTask+0x218>
 800515c:	2302      	movs	r3, #2
 800515e:	e000      	b.n	8005162 <telemetryLoggerTask+0x21a>
 8005160:	2301      	movs	r3, #1
		telemetry.operating_mode= (Board2_DW.is_Supervision_task == Board2_IN_Degraded)
 8005162:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
	}

	telemetry.sonar_l = stateB2.sonar1;
 8005166:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8005168:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
	telemetry.sonar_c = stateB2.sonar2;
 800516c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800516e:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
	telemetry.sonar_r = stateB2.sonar3;
 8005172:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8005174:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a

	telemetry.target_fl = output.rif_FA;
 8005178:	edd7 7a03 	vldr	s15, [r7, #12]
 800517c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005180:	ee17 3a90 	vmov	r3, s15
 8005184:	b21b      	sxth	r3, r3
 8005186:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
	telemetry.target_fr = output.rif_FB;
 800518a:	edd7 7a04 	vldr	s15, [r7, #16]
 800518e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005192:	ee17 3a90 	vmov	r3, s15
 8005196:	b21b      	sxth	r3, r3
 8005198:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
	telemetry.target_rl = output.rif_BA;
 800519c:	edd7 7a05 	vldr	s15, [r7, #20]
 80051a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80051a4:	ee17 3a90 	vmov	r3, s15
 80051a8:	b21b      	sxth	r3, r3
 80051aa:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
	telemetry.target_rr = output.rif_BB;
 80051ae:	edd7 7a06 	vldr	s15, [r7, #24]
 80051b2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80051b6:	ee17 3a90 	vmov	r3, s15
 80051ba:	b21b      	sxth	r3, r3
 80051bc:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

	taskEXIT_CRITICAL();
 80051c0:	f00c fca6 	bl	8011b10 <vPortExitCritical>

	telecontrol_send_telemetry(&controller, &telemetry);
 80051c4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80051c8:	4619      	mov	r1, r3
 80051ca:	480f      	ldr	r0, [pc, #60]	@ (8005208 <telemetryLoggerTask+0x2c0>)
 80051cc:	f000 fe60 	bl	8005e90 <telecontrol_send_telemetry>
	vTaskDelayUntil(&xLastWakeTime, xFrequency);
 80051d0:	e6c4      	b.n	8004f5c <telemetryLoggerTask+0x14>
 80051d2:	bf00      	nop
 80051d4:	f3af 8000 	nop.w
 80051d8:	33333333 	.word	0x33333333
 80051dc:	40293333 	.word	0x40293333
 80051e0:	cccccccd 	.word	0xcccccccd
 80051e4:	400ccccc 	.word	0x400ccccc
 80051e8:	2000034c 	.word	0x2000034c
 80051ec:	200001f8 	.word	0x200001f8
 80051f0:	40220000 	.word	0x40220000
 80051f4:	40590000 	.word	0x40590000
 80051f8:	3fe00000 	.word	0x3fe00000
 80051fc:	42fe0000 	.word	0x42fe0000
 8005200:	c3000000 	.word	0xc3000000
 8005204:	bfe00000 	.word	0xbfe00000
 8005208:	20000424 	.word	0x20000424

0800520c <supervision_read_inputs>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
static void supervision_read_inputs(void)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	af00      	add	r7, sp, #0
    // Lettura hardware
    telecontrol_read(&controller);
 8005210:	482c      	ldr	r0, [pc, #176]	@ (80052c4 <supervision_read_inputs+0xb8>)
 8005212:	f000 fe2a 	bl	8005e6a <telecontrol_read>
    mpu6050_get_gyro_value(&mpu_device, &gyroyaw);
 8005216:	492c      	ldr	r1, [pc, #176]	@ (80052c8 <supervision_read_inputs+0xbc>)
 8005218:	482c      	ldr	r0, [pc, #176]	@ (80052cc <supervision_read_inputs+0xc0>)
 800521a:	f002 f91f 	bl	800745c <mpu6050_get_gyro_value>
    mpu6050_get_accel_value(&mpu_device, &acceleration);
 800521e:	492c      	ldr	r1, [pc, #176]	@ (80052d0 <supervision_read_inputs+0xc4>)
 8005220:	482a      	ldr	r0, [pc, #168]	@ (80052cc <supervision_read_inputs+0xc0>)
 8005222:	f002 f8af 	bl	8007384 <mpu6050_get_accel_value>

    Board2_U.controller_x = get_telecontrol_bx(&controller);
 8005226:	4827      	ldr	r0, [pc, #156]	@ (80052c4 <supervision_read_inputs+0xb8>)
 8005228:	f000 fe5d 	bl	8005ee6 <get_telecontrol_bx>
 800522c:	4603      	mov	r3, r0
 800522e:	461a      	mov	r2, r3
 8005230:	4b28      	ldr	r3, [pc, #160]	@ (80052d4 <supervision_read_inputs+0xc8>)
 8005232:	80da      	strh	r2, [r3, #6]
    Board2_U.controller_y = get_telecontrol_ay(&controller);
 8005234:	4823      	ldr	r0, [pc, #140]	@ (80052c4 <supervision_read_inputs+0xb8>)
 8005236:	f000 fe3e 	bl	8005eb6 <get_telecontrol_ay>
 800523a:	4603      	mov	r3, r0
 800523c:	461a      	mov	r2, r3
 800523e:	4b25      	ldr	r3, [pc, #148]	@ (80052d4 <supervision_read_inputs+0xc8>)
 8005240:	811a      	strh	r2, [r3, #8]
    Board2_U.B1 = get_telecontrol_button_btn1(&controller);
 8005242:	4820      	ldr	r0, [pc, #128]	@ (80052c4 <supervision_read_inputs+0xb8>)
 8005244:	f000 fe69 	bl	8005f1a <get_telecontrol_button_btn1>
 8005248:	4603      	mov	r3, r0
 800524a:	461a      	mov	r2, r3
 800524c:	4b21      	ldr	r3, [pc, #132]	@ (80052d4 <supervision_read_inputs+0xc8>)
 800524e:	751a      	strb	r2, [r3, #20]
    Board2_U.B2 = get_telecontrol_button_btn2(&controller);
 8005250:	481c      	ldr	r0, [pc, #112]	@ (80052c4 <supervision_read_inputs+0xb8>)
 8005252:	f000 fe6e 	bl	8005f32 <get_telecontrol_button_btn2>
 8005256:	4603      	mov	r3, r0
 8005258:	461a      	mov	r2, r3
 800525a:	4b1e      	ldr	r3, [pc, #120]	@ (80052d4 <supervision_read_inputs+0xc8>)
 800525c:	755a      	strb	r2, [r3, #21]
    Board2_U.B3 = get_telecontrol_button_btn3(&controller);
 800525e:	4819      	ldr	r0, [pc, #100]	@ (80052c4 <supervision_read_inputs+0xb8>)
 8005260:	f000 fe73 	bl	8005f4a <get_telecontrol_button_btn3>
 8005264:	4603      	mov	r3, r0
 8005266:	461a      	mov	r2, r3
 8005268:	4b1a      	ldr	r3, [pc, #104]	@ (80052d4 <supervision_read_inputs+0xc8>)
 800526a:	771a      	strb	r2, [r3, #28]
    Board2_U.B4 = get_telecontrol_button_btn4(&controller);
 800526c:	4815      	ldr	r0, [pc, #84]	@ (80052c4 <supervision_read_inputs+0xb8>)
 800526e:	f000 fe78 	bl	8005f62 <get_telecontrol_button_btn4>
 8005272:	4603      	mov	r3, r0
 8005274:	461a      	mov	r2, r3
 8005276:	4b17      	ldr	r3, [pc, #92]	@ (80052d4 <supervision_read_inputs+0xc8>)
 8005278:	775a      	strb	r2, [r3, #29]
    Board2_U.B_r_stick = get_telecontrol_b_btn(&controller);
 800527a:	4812      	ldr	r0, [pc, #72]	@ (80052c4 <supervision_read_inputs+0xb8>)
 800527c:	f000 fe41 	bl	8005f02 <get_telecontrol_b_btn>
 8005280:	4603      	mov	r3, r0
 8005282:	461a      	mov	r2, r3
 8005284:	4b13      	ldr	r3, [pc, #76]	@ (80052d4 <supervision_read_inputs+0xc8>)
 8005286:	779a      	strb	r2, [r3, #30]
    Board2_U.B_l_stick = get_telecontrol_a_btn(&controller);
 8005288:	480e      	ldr	r0, [pc, #56]	@ (80052c4 <supervision_read_inputs+0xb8>)
 800528a:	f000 fe20 	bl	8005ece <get_telecontrol_a_btn>
 800528e:	4603      	mov	r3, r0
 8005290:	461a      	mov	r2, r3
 8005292:	4b10      	ldr	r3, [pc, #64]	@ (80052d4 <supervision_read_inputs+0xc8>)
 8005294:	f883 2020 	strb.w	r2, [r3, #32]
    Board2_U.controller_battery = get_telecontrol_percentage(&controller);
 8005298:	480a      	ldr	r0, [pc, #40]	@ (80052c4 <supervision_read_inputs+0xb8>)
 800529a:	f000 fe6e 	bl	8005f7a <get_telecontrol_percentage>
 800529e:	4603      	mov	r3, r0
 80052a0:	461a      	mov	r2, r3
 80052a2:	4b0c      	ldr	r3, [pc, #48]	@ (80052d4 <supervision_read_inputs+0xc8>)
 80052a4:	77da      	strb	r2, [r3, #31]
    Board2_U.acceleration_x = acceleration.x;
 80052a6:	4b0a      	ldr	r3, [pc, #40]	@ (80052d0 <supervision_read_inputs+0xc4>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a0a      	ldr	r2, [pc, #40]	@ (80052d4 <supervision_read_inputs+0xc8>)
 80052ac:	60d3      	str	r3, [r2, #12]
    Board2_U.acceleration_y = acceleration.y;
 80052ae:	4b08      	ldr	r3, [pc, #32]	@ (80052d0 <supervision_read_inputs+0xc4>)
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	4a08      	ldr	r2, [pc, #32]	@ (80052d4 <supervision_read_inputs+0xc8>)
 80052b4:	6113      	str	r3, [r2, #16]
    Board2_U.gyroYaw = gyroyaw.z;
 80052b6:	4b04      	ldr	r3, [pc, #16]	@ (80052c8 <supervision_read_inputs+0xbc>)
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	4a06      	ldr	r2, [pc, #24]	@ (80052d4 <supervision_read_inputs+0xc8>)
 80052bc:	6193      	str	r3, [r2, #24]
}
 80052be:	bf00      	nop
 80052c0:	bd80      	pop	{r7, pc}
 80052c2:	bf00      	nop
 80052c4:	20000424 	.word	0x20000424
 80052c8:	20000468 	.word	0x20000468
 80052cc:	20000438 	.word	0x20000438
 80052d0:	2000045c 	.word	0x2000045c
 80052d4:	20000328 	.word	0x20000328

080052d8 <executeSupervision>:

void executeSupervision(){
 80052d8:	b5b0      	push	{r4, r5, r7, lr}
 80052da:	af00      	add	r7, sp, #0
	do{
		debug_state = Board2_DW.is_Supervisor;
 80052dc:	4b38      	ldr	r3, [pc, #224]	@ (80053c0 <executeSupervision+0xe8>)
 80052de:	f893 20fd 	ldrb.w	r2, [r3, #253]	@ 0xfd
 80052e2:	4b38      	ldr	r3, [pc, #224]	@ (80053c4 <executeSupervision+0xec>)
 80052e4:	701a      	strb	r2, [r3, #0]
		debug_state_degraded = Board2_DW.is_Restablish;
 80052e6:	4b36      	ldr	r3, [pc, #216]	@ (80053c0 <executeSupervision+0xe8>)
 80052e8:	f893 20fb 	ldrb.w	r2, [r3, #251]	@ 0xfb
 80052ec:	4b36      	ldr	r3, [pc, #216]	@ (80053c8 <executeSupervision+0xf0>)
 80052ee:	701a      	strb	r2, [r3, #0]
		if(degraded == 0)
 80052f0:	4b36      	ldr	r3, [pc, #216]	@ (80053cc <executeSupervision+0xf4>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d104      	bne.n	8005302 <executeSupervision+0x2a>
			state_good = debug_state;
 80052f8:	4b32      	ldr	r3, [pc, #200]	@ (80053c4 <executeSupervision+0xec>)
 80052fa:	781b      	ldrb	r3, [r3, #0]
 80052fc:	b2da      	uxtb	r2, r3
 80052fe:	4b34      	ldr	r3, [pc, #208]	@ (80053d0 <executeSupervision+0xf8>)
 8005300:	701a      	strb	r2, [r3, #0]
		debug_count_step++;
 8005302:	4b34      	ldr	r3, [pc, #208]	@ (80053d4 <executeSupervision+0xfc>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	3301      	adds	r3, #1
 8005308:	4a32      	ldr	r2, [pc, #200]	@ (80053d4 <executeSupervision+0xfc>)
 800530a:	6013      	str	r3, [r2, #0]
		Board2_step();
 800530c:	f7ff fa86 	bl	800481c <Board2_step>
		if(Board2_DW.is_Supervision_task != Board2_IN_Normal)
 8005310:	4b2b      	ldr	r3, [pc, #172]	@ (80053c0 <executeSupervision+0xe8>)
 8005312:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8005316:	2b02      	cmp	r3, #2
 8005318:	d004      	beq.n	8005324 <executeSupervision+0x4c>
			degraded=degraded+1;
 800531a:	4b2c      	ldr	r3, [pc, #176]	@ (80053cc <executeSupervision+0xf4>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	3301      	adds	r3, #1
 8005320:	4a2a      	ldr	r2, [pc, #168]	@ (80053cc <executeSupervision+0xf4>)
 8005322:	6013      	str	r3, [r2, #0]

		if(Board2_DW.is_Supervision_task == Board2_IN_Single_Board)
 8005324:	4b26      	ldr	r3, [pc, #152]	@ (80053c0 <executeSupervision+0xe8>)
 8005326:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 800532a:	2b03      	cmp	r3, #3
 800532c:	d10a      	bne.n	8005344 <executeSupervision+0x6c>
			debug_decision = Board2_DW.decision;
 800532e:	4a2a      	ldr	r2, [pc, #168]	@ (80053d8 <executeSupervision+0x100>)
 8005330:	4b23      	ldr	r3, [pc, #140]	@ (80053c0 <executeSupervision+0xe8>)
 8005332:	4615      	mov	r5, r2
 8005334:	f103 0488 	add.w	r4, r3, #136	@ 0x88
 8005338:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800533a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800533c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005340:	e885 0003 	stmia.w	r5, {r0, r1}

		if(Board2_DW.is_Supervision_task == Board2_IN_Normal && Board2_DW.retransmitted)
 8005344:	4b1e      	ldr	r3, [pc, #120]	@ (80053c0 <executeSupervision+0xe8>)
 8005346:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 800534a:	2b02      	cmp	r3, #2
 800534c:	d107      	bne.n	800535e <executeSupervision+0x86>
 800534e:	4b1c      	ldr	r3, [pc, #112]	@ (80053c0 <executeSupervision+0xe8>)
 8005350:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 8005354:	2b00      	cmp	r3, #0
 8005356:	d002      	beq.n	800535e <executeSupervision+0x86>
			retransmit_seen_in_cycle = true;
 8005358:	4b20      	ldr	r3, [pc, #128]	@ (80053dc <executeSupervision+0x104>)
 800535a:	2201      	movs	r2, #1
 800535c:	701a      	strb	r2, [r3, #0]
	}
	while(Board2_DW.is_Supervisor != Board2_IN_Same_decision &&
 800535e:	4b18      	ldr	r3, [pc, #96]	@ (80053c0 <executeSupervision+0xe8>)
 8005360:	f893 30fd 	ldrb.w	r3, [r3, #253]	@ 0xfd
			Board2_DW.is_Single_Board != Board2_IN_Other_board_failure &&
				Board2_DW.is_Degraded != Board2_IN_Restarting &&
					Board2_DW.is_Restablish != Boar_IN_Connection_restablished && !deadline);
 8005364:	2b07      	cmp	r3, #7
 8005366:	d012      	beq.n	800538e <executeSupervision+0xb6>
			Board2_DW.is_Single_Board != Board2_IN_Other_board_failure &&
 8005368:	4b15      	ldr	r3, [pc, #84]	@ (80053c0 <executeSupervision+0xe8>)
 800536a:	f893 3126 	ldrb.w	r3, [r3, #294]	@ 0x126
	while(Board2_DW.is_Supervisor != Board2_IN_Same_decision &&
 800536e:	2b01      	cmp	r3, #1
 8005370:	d00d      	beq.n	800538e <executeSupervision+0xb6>
				Board2_DW.is_Degraded != Board2_IN_Restarting &&
 8005372:	4b13      	ldr	r3, [pc, #76]	@ (80053c0 <executeSupervision+0xe8>)
 8005374:	f893 30fa 	ldrb.w	r3, [r3, #250]	@ 0xfa
			Board2_DW.is_Single_Board != Board2_IN_Other_board_failure &&
 8005378:	2b02      	cmp	r3, #2
 800537a:	d008      	beq.n	800538e <executeSupervision+0xb6>
					Board2_DW.is_Restablish != Boar_IN_Connection_restablished && !deadline);
 800537c:	4b10      	ldr	r3, [pc, #64]	@ (80053c0 <executeSupervision+0xe8>)
 800537e:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
				Board2_DW.is_Degraded != Board2_IN_Restarting &&
 8005382:	2b01      	cmp	r3, #1
 8005384:	d003      	beq.n	800538e <executeSupervision+0xb6>
					Board2_DW.is_Restablish != Boar_IN_Connection_restablished && !deadline);
 8005386:	4b16      	ldr	r3, [pc, #88]	@ (80053e0 <executeSupervision+0x108>)
 8005388:	781b      	ldrb	r3, [r3, #0]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d0a6      	beq.n	80052dc <executeSupervision+0x4>

	if (retransmit_seen_in_cycle){
 800538e:	4b13      	ldr	r3, [pc, #76]	@ (80053dc <executeSupervision+0x104>)
 8005390:	781b      	ldrb	r3, [r3, #0]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d007      	beq.n	80053a6 <executeSupervision+0xce>
	      count_retransmit++;
 8005396:	4b13      	ldr	r3, [pc, #76]	@ (80053e4 <executeSupervision+0x10c>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	3301      	adds	r3, #1
 800539c:	4a11      	ldr	r2, [pc, #68]	@ (80053e4 <executeSupervision+0x10c>)
 800539e:	6013      	str	r3, [r2, #0]
	      retransmit_seen_in_cycle = false;
 80053a0:	4b0e      	ldr	r3, [pc, #56]	@ (80053dc <executeSupervision+0x104>)
 80053a2:	2200      	movs	r2, #0
 80053a4:	701a      	strb	r2, [r3, #0]
	}

	debug_output = Board2_Y.output;
 80053a6:	4a10      	ldr	r2, [pc, #64]	@ (80053e8 <executeSupervision+0x110>)
 80053a8:	4b10      	ldr	r3, [pc, #64]	@ (80053ec <executeSupervision+0x114>)
 80053aa:	4614      	mov	r4, r2
 80053ac:	461d      	mov	r5, r3
 80053ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80053b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80053b2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80053b6:	e884 0003 	stmia.w	r4, {r0, r1}
}
 80053ba:	bf00      	nop
 80053bc:	bdb0      	pop	{r4, r5, r7, pc}
 80053be:	bf00      	nop
 80053c0:	200001f8 	.word	0x200001f8
 80053c4:	200004d1 	.word	0x200004d1
 80053c8:	200004d0 	.word	0x200004d0
 80053cc:	200004d4 	.word	0x200004d4
 80053d0:	200004d8 	.word	0x200004d8
 80053d4:	200004cc 	.word	0x200004cc
 80053d8:	2000040c 	.word	0x2000040c
 80053dc:	200004d9 	.word	0x200004d9
 80053e0:	200004e0 	.word	0x200004e0
 80053e4:	200004dc 	.word	0x200004dc
 80053e8:	200004b4 	.word	0x200004b4
 80053ec:	2000034c 	.word	0x2000034c

080053f0 <supervision_apply_actuation>:

static void supervision_apply_actuation(void)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b086      	sub	sp, #24
 80053f4:	af00      	add	r7, sp, #0
    BRAKING_TYPE braking_mode;
    uint8_T duty_FA, duty_FB, duty_BA, duty_BB;

    // Gestione Rel
    HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin,
                      Board2_Y.output.relay ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80053f6:	4bc2      	ldr	r3, [pc, #776]	@ (8005700 <supervision_apply_actuation+0x310>)
 80053f8:	7d9b      	ldrb	r3, [r3, #22]
    HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin,
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	bf14      	ite	ne
 80053fe:	2301      	movne	r3, #1
 8005400:	2300      	moveq	r3, #0
 8005402:	b2db      	uxtb	r3, r3
 8005404:	461a      	mov	r2, r3
 8005406:	2180      	movs	r1, #128	@ 0x80
 8005408:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800540c:	f003 ff84 	bl	8009318 <HAL_GPIO_WritePin>

    // Lettura output modello
    rif_FA = Board2_Y.output.rif_FA;
 8005410:	4bbb      	ldr	r3, [pc, #748]	@ (8005700 <supervision_apply_actuation+0x310>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	613b      	str	r3, [r7, #16]
    rif_FB = Board2_Y.output.rif_FB;
 8005416:	4bba      	ldr	r3, [pc, #744]	@ (8005700 <supervision_apply_actuation+0x310>)
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	60fb      	str	r3, [r7, #12]
    rif_BA = Board2_Y.output.rif_BA;
 800541c:	4bb8      	ldr	r3, [pc, #736]	@ (8005700 <supervision_apply_actuation+0x310>)
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	60bb      	str	r3, [r7, #8]
    rif_BB = Board2_Y.output.rif_BB;
 8005422:	4bb7      	ldr	r3, [pc, #732]	@ (8005700 <supervision_apply_actuation+0x310>)
 8005424:	68db      	ldr	r3, [r3, #12]
 8005426:	607b      	str	r3, [r7, #4]
    braking_mode = Board2_Y.output.brk_mode;
 8005428:	4bb5      	ldr	r3, [pc, #724]	@ (8005700 <supervision_apply_actuation+0x310>)
 800542a:	7c1b      	ldrb	r3, [r3, #16]
 800542c:	70fb      	strb	r3, [r7, #3]

    // Logica Ramping
    if (braking_mode == EMERGENCY &&
 800542e:	78fb      	ldrb	r3, [r7, #3]
 8005430:	2b02      	cmp	r3, #2
 8005432:	d128      	bne.n	8005486 <supervision_apply_actuation+0x96>
 8005434:	edd7 7a04 	vldr	s15, [r7, #16]
 8005438:	eef5 7a40 	vcmp.f32	s15, #0.0
 800543c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005440:	d121      	bne.n	8005486 <supervision_apply_actuation+0x96>
        rif_FA == 0 && rif_FB == 0 && rif_BA == 0 && rif_BB == 0) {
 8005442:	edd7 7a03 	vldr	s15, [r7, #12]
 8005446:	eef5 7a40 	vcmp.f32	s15, #0.0
 800544a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800544e:	d11a      	bne.n	8005486 <supervision_apply_actuation+0x96>
 8005450:	edd7 7a02 	vldr	s15, [r7, #8]
 8005454:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800545c:	d113      	bne.n	8005486 <supervision_apply_actuation+0x96>
 800545e:	edd7 7a01 	vldr	s15, [r7, #4]
 8005462:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005466:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800546a:	d10c      	bne.n	8005486 <supervision_apply_actuation+0x96>
        // Reset immediato rampe in emergenza
        rif_FA_r = rif_FA;
 800546c:	4aa5      	ldr	r2, [pc, #660]	@ (8005704 <supervision_apply_actuation+0x314>)
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	6013      	str	r3, [r2, #0]
        rif_FB_r = rif_FB;
 8005472:	4aa5      	ldr	r2, [pc, #660]	@ (8005708 <supervision_apply_actuation+0x318>)
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	6013      	str	r3, [r2, #0]
        rif_BA_r = rif_BA;
 8005478:	4aa4      	ldr	r2, [pc, #656]	@ (800570c <supervision_apply_actuation+0x31c>)
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	6013      	str	r3, [r2, #0]
        rif_BB_r = rif_BB;
 800547e:	4aa4      	ldr	r2, [pc, #656]	@ (8005710 <supervision_apply_actuation+0x320>)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6013      	str	r3, [r2, #0]
 8005484:	e09f      	b.n	80055c6 <supervision_apply_actuation+0x1d6>
    }
    else if (braking_mode == NORMAL &&
 8005486:	78fb      	ldrb	r3, [r7, #3]
 8005488:	2b01      	cmp	r3, #1
 800548a:	d15c      	bne.n	8005546 <supervision_apply_actuation+0x156>
 800548c:	edd7 7a04 	vldr	s15, [r7, #16]
 8005490:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005498:	d155      	bne.n	8005546 <supervision_apply_actuation+0x156>
             rif_FA == 0 && rif_FB == 0 && rif_BA == 0 && rif_BB == 0) {
 800549a:	edd7 7a03 	vldr	s15, [r7, #12]
 800549e:	eef5 7a40 	vcmp.f32	s15, #0.0
 80054a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054a6:	d14e      	bne.n	8005546 <supervision_apply_actuation+0x156>
 80054a8:	edd7 7a02 	vldr	s15, [r7, #8]
 80054ac:	eef5 7a40 	vcmp.f32	s15, #0.0
 80054b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054b4:	d147      	bne.n	8005546 <supervision_apply_actuation+0x156>
 80054b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80054ba:	eef5 7a40 	vcmp.f32	s15, #0.0
 80054be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054c2:	d140      	bne.n	8005546 <supervision_apply_actuation+0x156>
        // Frenata dolce
        rif_FA_r = ramp(rif_FA_r, rif_FA, OPENLOOP_STEP * NORMAL_BRK_COEFF);
 80054c4:	4b8f      	ldr	r3, [pc, #572]	@ (8005704 <supervision_apply_actuation+0x314>)
 80054c6:	edd3 7a00 	vldr	s15, [r3]
 80054ca:	eeb3 1a02 	vmov.f32	s2, #50	@ 0x41900000  18.0
 80054ce:	edd7 0a04 	vldr	s1, [r7, #16]
 80054d2:	eeb0 0a67 	vmov.f32	s0, s15
 80054d6:	f7ff fb70 	bl	8004bba <ramp>
 80054da:	eef0 7a40 	vmov.f32	s15, s0
 80054de:	4b89      	ldr	r3, [pc, #548]	@ (8005704 <supervision_apply_actuation+0x314>)
 80054e0:	edc3 7a00 	vstr	s15, [r3]
        rif_FB_r = ramp(rif_FB_r, rif_FB, OPENLOOP_STEP * NORMAL_BRK_COEFF);
 80054e4:	4b88      	ldr	r3, [pc, #544]	@ (8005708 <supervision_apply_actuation+0x318>)
 80054e6:	edd3 7a00 	vldr	s15, [r3]
 80054ea:	eeb3 1a02 	vmov.f32	s2, #50	@ 0x41900000  18.0
 80054ee:	edd7 0a03 	vldr	s1, [r7, #12]
 80054f2:	eeb0 0a67 	vmov.f32	s0, s15
 80054f6:	f7ff fb60 	bl	8004bba <ramp>
 80054fa:	eef0 7a40 	vmov.f32	s15, s0
 80054fe:	4b82      	ldr	r3, [pc, #520]	@ (8005708 <supervision_apply_actuation+0x318>)
 8005500:	edc3 7a00 	vstr	s15, [r3]
        rif_BA_r = ramp(rif_BA_r, rif_BA, OPENLOOP_STEP * NORMAL_BRK_COEFF);
 8005504:	4b81      	ldr	r3, [pc, #516]	@ (800570c <supervision_apply_actuation+0x31c>)
 8005506:	edd3 7a00 	vldr	s15, [r3]
 800550a:	eeb3 1a02 	vmov.f32	s2, #50	@ 0x41900000  18.0
 800550e:	edd7 0a02 	vldr	s1, [r7, #8]
 8005512:	eeb0 0a67 	vmov.f32	s0, s15
 8005516:	f7ff fb50 	bl	8004bba <ramp>
 800551a:	eef0 7a40 	vmov.f32	s15, s0
 800551e:	4b7b      	ldr	r3, [pc, #492]	@ (800570c <supervision_apply_actuation+0x31c>)
 8005520:	edc3 7a00 	vstr	s15, [r3]
        rif_BB_r = ramp(rif_BB_r, rif_BB, OPENLOOP_STEP * NORMAL_BRK_COEFF);
 8005524:	4b7a      	ldr	r3, [pc, #488]	@ (8005710 <supervision_apply_actuation+0x320>)
 8005526:	edd3 7a00 	vldr	s15, [r3]
 800552a:	eeb3 1a02 	vmov.f32	s2, #50	@ 0x41900000  18.0
 800552e:	edd7 0a01 	vldr	s1, [r7, #4]
 8005532:	eeb0 0a67 	vmov.f32	s0, s15
 8005536:	f7ff fb40 	bl	8004bba <ramp>
 800553a:	eef0 7a40 	vmov.f32	s15, s0
 800553e:	4b74      	ldr	r3, [pc, #464]	@ (8005710 <supervision_apply_actuation+0x320>)
 8005540:	edc3 7a00 	vstr	s15, [r3]
 8005544:	e03f      	b.n	80055c6 <supervision_apply_actuation+0x1d6>
    }
    else {
        // Funzionamento normale
        rif_FA_r = ramp(rif_FA_r, rif_FA, OPENLOOP_STEP);
 8005546:	4b6f      	ldr	r3, [pc, #444]	@ (8005704 <supervision_apply_actuation+0x314>)
 8005548:	edd3 7a00 	vldr	s15, [r3]
 800554c:	ed9f 1a71 	vldr	s2, [pc, #452]	@ 8005714 <supervision_apply_actuation+0x324>
 8005550:	edd7 0a04 	vldr	s1, [r7, #16]
 8005554:	eeb0 0a67 	vmov.f32	s0, s15
 8005558:	f7ff fb2f 	bl	8004bba <ramp>
 800555c:	eef0 7a40 	vmov.f32	s15, s0
 8005560:	4b68      	ldr	r3, [pc, #416]	@ (8005704 <supervision_apply_actuation+0x314>)
 8005562:	edc3 7a00 	vstr	s15, [r3]
        rif_FB_r = ramp(rif_FB_r, rif_FB, OPENLOOP_STEP);
 8005566:	4b68      	ldr	r3, [pc, #416]	@ (8005708 <supervision_apply_actuation+0x318>)
 8005568:	edd3 7a00 	vldr	s15, [r3]
 800556c:	ed9f 1a69 	vldr	s2, [pc, #420]	@ 8005714 <supervision_apply_actuation+0x324>
 8005570:	edd7 0a03 	vldr	s1, [r7, #12]
 8005574:	eeb0 0a67 	vmov.f32	s0, s15
 8005578:	f7ff fb1f 	bl	8004bba <ramp>
 800557c:	eef0 7a40 	vmov.f32	s15, s0
 8005580:	4b61      	ldr	r3, [pc, #388]	@ (8005708 <supervision_apply_actuation+0x318>)
 8005582:	edc3 7a00 	vstr	s15, [r3]
        rif_BA_r = ramp(rif_BA_r, rif_BA, OPENLOOP_STEP);
 8005586:	4b61      	ldr	r3, [pc, #388]	@ (800570c <supervision_apply_actuation+0x31c>)
 8005588:	edd3 7a00 	vldr	s15, [r3]
 800558c:	ed9f 1a61 	vldr	s2, [pc, #388]	@ 8005714 <supervision_apply_actuation+0x324>
 8005590:	edd7 0a02 	vldr	s1, [r7, #8]
 8005594:	eeb0 0a67 	vmov.f32	s0, s15
 8005598:	f7ff fb0f 	bl	8004bba <ramp>
 800559c:	eef0 7a40 	vmov.f32	s15, s0
 80055a0:	4b5a      	ldr	r3, [pc, #360]	@ (800570c <supervision_apply_actuation+0x31c>)
 80055a2:	edc3 7a00 	vstr	s15, [r3]
        rif_BB_r = ramp(rif_BB_r, rif_BB, OPENLOOP_STEP);
 80055a6:	4b5a      	ldr	r3, [pc, #360]	@ (8005710 <supervision_apply_actuation+0x320>)
 80055a8:	edd3 7a00 	vldr	s15, [r3]
 80055ac:	ed9f 1a59 	vldr	s2, [pc, #356]	@ 8005714 <supervision_apply_actuation+0x324>
 80055b0:	edd7 0a01 	vldr	s1, [r7, #4]
 80055b4:	eeb0 0a67 	vmov.f32	s0, s15
 80055b8:	f7ff faff 	bl	8004bba <ramp>
 80055bc:	eef0 7a40 	vmov.f32	s15, s0
 80055c0:	4b53      	ldr	r3, [pc, #332]	@ (8005710 <supervision_apply_actuation+0x320>)
 80055c2:	edc3 7a00 	vstr	s15, [r3]
    }

    /* ====== RPM -> duty % (0-100) ====== */
    duty_FA = (uint8_T)(abs(rif_FA_r) * MOTOR_MAX_DUTY / MAX_RPM);
 80055c6:	4b4f      	ldr	r3, [pc, #316]	@ (8005704 <supervision_apply_actuation+0x314>)
 80055c8:	edd3 7a00 	vldr	s15, [r3]
 80055cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80055d0:	ee17 3a90 	vmov	r3, s15
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	bfb8      	it	lt
 80055d8:	425b      	neglt	r3, r3
 80055da:	461a      	mov	r2, r3
 80055dc:	2364      	movs	r3, #100	@ 0x64
 80055de:	fb02 f303 	mul.w	r3, r2, r3
 80055e2:	4a4d      	ldr	r2, [pc, #308]	@ (8005718 <supervision_apply_actuation+0x328>)
 80055e4:	fba2 2303 	umull	r2, r3, r2, r3
 80055e8:	091b      	lsrs	r3, r3, #4
 80055ea:	75fb      	strb	r3, [r7, #23]
    duty_FB = (uint8_T)(abs(rif_FB_r) * MOTOR_MAX_DUTY / MAX_RPM);
 80055ec:	4b46      	ldr	r3, [pc, #280]	@ (8005708 <supervision_apply_actuation+0x318>)
 80055ee:	edd3 7a00 	vldr	s15, [r3]
 80055f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80055f6:	ee17 3a90 	vmov	r3, s15
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	bfb8      	it	lt
 80055fe:	425b      	neglt	r3, r3
 8005600:	461a      	mov	r2, r3
 8005602:	2364      	movs	r3, #100	@ 0x64
 8005604:	fb02 f303 	mul.w	r3, r2, r3
 8005608:	4a43      	ldr	r2, [pc, #268]	@ (8005718 <supervision_apply_actuation+0x328>)
 800560a:	fba2 2303 	umull	r2, r3, r2, r3
 800560e:	091b      	lsrs	r3, r3, #4
 8005610:	75bb      	strb	r3, [r7, #22]
    duty_BA = (uint8_T)(abs(rif_BA_r) * MOTOR_MAX_DUTY / MAX_RPM);
 8005612:	4b3e      	ldr	r3, [pc, #248]	@ (800570c <supervision_apply_actuation+0x31c>)
 8005614:	edd3 7a00 	vldr	s15, [r3]
 8005618:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800561c:	ee17 3a90 	vmov	r3, s15
 8005620:	2b00      	cmp	r3, #0
 8005622:	bfb8      	it	lt
 8005624:	425b      	neglt	r3, r3
 8005626:	461a      	mov	r2, r3
 8005628:	2364      	movs	r3, #100	@ 0x64
 800562a:	fb02 f303 	mul.w	r3, r2, r3
 800562e:	4a3a      	ldr	r2, [pc, #232]	@ (8005718 <supervision_apply_actuation+0x328>)
 8005630:	fba2 2303 	umull	r2, r3, r2, r3
 8005634:	091b      	lsrs	r3, r3, #4
 8005636:	757b      	strb	r3, [r7, #21]
    duty_BB = (uint8_T)(abs(rif_BB_r) * MOTOR_MAX_DUTY / MAX_RPM);
 8005638:	4b35      	ldr	r3, [pc, #212]	@ (8005710 <supervision_apply_actuation+0x320>)
 800563a:	edd3 7a00 	vldr	s15, [r3]
 800563e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005642:	ee17 3a90 	vmov	r3, s15
 8005646:	2b00      	cmp	r3, #0
 8005648:	bfb8      	it	lt
 800564a:	425b      	neglt	r3, r3
 800564c:	461a      	mov	r2, r3
 800564e:	2364      	movs	r3, #100	@ 0x64
 8005650:	fb02 f303 	mul.w	r3, r2, r3
 8005654:	4a30      	ldr	r2, [pc, #192]	@ (8005718 <supervision_apply_actuation+0x328>)
 8005656:	fba2 2303 	umull	r2, r3, r2, r3
 800565a:	091b      	lsrs	r3, r3, #4
 800565c:	753b      	strb	r3, [r7, #20]

    /* ====== SATURAZIONE ====== */
    if (duty_FA > MOTOR_MAX_DUTY) duty_FA = MOTOR_MAX_DUTY;
 800565e:	7dfb      	ldrb	r3, [r7, #23]
 8005660:	2b64      	cmp	r3, #100	@ 0x64
 8005662:	d901      	bls.n	8005668 <supervision_apply_actuation+0x278>
 8005664:	2364      	movs	r3, #100	@ 0x64
 8005666:	75fb      	strb	r3, [r7, #23]
    if (duty_FB > MOTOR_MAX_DUTY) duty_FB = MOTOR_MAX_DUTY;
 8005668:	7dbb      	ldrb	r3, [r7, #22]
 800566a:	2b64      	cmp	r3, #100	@ 0x64
 800566c:	d901      	bls.n	8005672 <supervision_apply_actuation+0x282>
 800566e:	2364      	movs	r3, #100	@ 0x64
 8005670:	75bb      	strb	r3, [r7, #22]
    if (duty_BA > MOTOR_MAX_DUTY) duty_BA = MOTOR_MAX_DUTY;
 8005672:	7d7b      	ldrb	r3, [r7, #21]
 8005674:	2b64      	cmp	r3, #100	@ 0x64
 8005676:	d901      	bls.n	800567c <supervision_apply_actuation+0x28c>
 8005678:	2364      	movs	r3, #100	@ 0x64
 800567a:	757b      	strb	r3, [r7, #21]
    if (duty_BB > MOTOR_MAX_DUTY) duty_BB = MOTOR_MAX_DUTY;
 800567c:	7d3b      	ldrb	r3, [r7, #20]
 800567e:	2b64      	cmp	r3, #100	@ 0x64
 8005680:	d901      	bls.n	8005686 <supervision_apply_actuation+0x296>
 8005682:	2364      	movs	r3, #100	@ 0x64
 8005684:	753b      	strb	r3, [r7, #20]

    /* ====== COMANDO MOTORI ====== */
    motor_set(&motor_FA_openLoop, duty_FA, (rif_FA_r >= 0) ? CLOCKWISE : COUNTERCLOCKWISE);
 8005686:	4b1f      	ldr	r3, [pc, #124]	@ (8005704 <supervision_apply_actuation+0x314>)
 8005688:	edd3 7a00 	vldr	s15, [r3]
 800568c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005694:	db01      	blt.n	800569a <supervision_apply_actuation+0x2aa>
 8005696:	2201      	movs	r2, #1
 8005698:	e001      	b.n	800569e <supervision_apply_actuation+0x2ae>
 800569a:	f04f 32ff 	mov.w	r2, #4294967295
 800569e:	7dfb      	ldrb	r3, [r7, #23]
 80056a0:	4619      	mov	r1, r3
 80056a2:	481e      	ldr	r0, [pc, #120]	@ (800571c <supervision_apply_actuation+0x32c>)
 80056a4:	f001 fc56 	bl	8006f54 <motor_set>
    motor_set(&motor_FB_openLoop, duty_FB, (rif_FB_r >= 0) ? CLOCKWISE : COUNTERCLOCKWISE);
 80056a8:	4b17      	ldr	r3, [pc, #92]	@ (8005708 <supervision_apply_actuation+0x318>)
 80056aa:	edd3 7a00 	vldr	s15, [r3]
 80056ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80056b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056b6:	db01      	blt.n	80056bc <supervision_apply_actuation+0x2cc>
 80056b8:	2201      	movs	r2, #1
 80056ba:	e001      	b.n	80056c0 <supervision_apply_actuation+0x2d0>
 80056bc:	f04f 32ff 	mov.w	r2, #4294967295
 80056c0:	7dbb      	ldrb	r3, [r7, #22]
 80056c2:	4619      	mov	r1, r3
 80056c4:	4816      	ldr	r0, [pc, #88]	@ (8005720 <supervision_apply_actuation+0x330>)
 80056c6:	f001 fc45 	bl	8006f54 <motor_set>
    motor_set(&motor_BA_openLoop, duty_BA, (rif_BA_r >= 0) ? CLOCKWISE : COUNTERCLOCKWISE);
 80056ca:	4b10      	ldr	r3, [pc, #64]	@ (800570c <supervision_apply_actuation+0x31c>)
 80056cc:	edd3 7a00 	vldr	s15, [r3]
 80056d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80056d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056d8:	db01      	blt.n	80056de <supervision_apply_actuation+0x2ee>
 80056da:	2201      	movs	r2, #1
 80056dc:	e001      	b.n	80056e2 <supervision_apply_actuation+0x2f2>
 80056de:	f04f 32ff 	mov.w	r2, #4294967295
 80056e2:	7d7b      	ldrb	r3, [r7, #21]
 80056e4:	4619      	mov	r1, r3
 80056e6:	480f      	ldr	r0, [pc, #60]	@ (8005724 <supervision_apply_actuation+0x334>)
 80056e8:	f001 fc34 	bl	8006f54 <motor_set>
    motor_set(&motor_BB_openLoop, duty_BB, (rif_BB_r >= 0) ? CLOCKWISE : COUNTERCLOCKWISE);
 80056ec:	4b08      	ldr	r3, [pc, #32]	@ (8005710 <supervision_apply_actuation+0x320>)
 80056ee:	edd3 7a00 	vldr	s15, [r3]
 80056f2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80056f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056fa:	db15      	blt.n	8005728 <supervision_apply_actuation+0x338>
 80056fc:	2201      	movs	r2, #1
 80056fe:	e015      	b.n	800572c <supervision_apply_actuation+0x33c>
 8005700:	2000034c 	.word	0x2000034c
 8005704:	20001ce8 	.word	0x20001ce8
 8005708:	20001cec 	.word	0x20001cec
 800570c:	20001cf0 	.word	0x20001cf0
 8005710:	20001cf4 	.word	0x20001cf4
 8005714:	42100000 	.word	0x42100000
 8005718:	1b4e81b5 	.word	0x1b4e81b5
 800571c:	20000474 	.word	0x20000474
 8005720:	20000484 	.word	0x20000484
 8005724:	20000494 	.word	0x20000494
 8005728:	f04f 32ff 	mov.w	r2, #4294967295
 800572c:	7d3b      	ldrb	r3, [r7, #20]
 800572e:	4619      	mov	r1, r3
 8005730:	4803      	ldr	r0, [pc, #12]	@ (8005740 <supervision_apply_actuation+0x350>)
 8005732:	f001 fc0f 	bl	8006f54 <motor_set>
}
 8005736:	bf00      	nop
 8005738:	3718      	adds	r7, #24
 800573a:	46bd      	mov	sp, r7
 800573c:	bd80      	pop	{r7, pc}
 800573e:	bf00      	nop
 8005740:	200004a4 	.word	0x200004a4

08005744 <deadlineProcedure>:

void deadlineProcedure(){
 8005744:	b580      	push	{r7, lr}
 8005746:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005748:	b672      	cpsid	i
}
 800574a:	bf00      	nop
	__disable_irq(); // Disabilitazione di ogni ulteriore Interrupt

	// ARRESTO DEL ROVER IN CONDIZIONI DI SICUREZZA

    // Disabilita il rel
    HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_RESET);
 800574c:	2200      	movs	r2, #0
 800574e:	2180      	movs	r1, #128	@ 0x80
 8005750:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005754:	f003 fde0 	bl	8009318 <HAL_GPIO_WritePin>

    // Ferma tutti i PWM dei motori
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8005758:	2100      	movs	r1, #0
 800575a:	4808      	ldr	r0, [pc, #32]	@ (800577c <deadlineProcedure+0x38>)
 800575c:	f006 f9ec 	bl	800bb38 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8005760:	2104      	movs	r1, #4
 8005762:	4806      	ldr	r0, [pc, #24]	@ (800577c <deadlineProcedure+0x38>)
 8005764:	f006 f9e8 	bl	800bb38 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8005768:	2108      	movs	r1, #8
 800576a:	4804      	ldr	r0, [pc, #16]	@ (800577c <deadlineProcedure+0x38>)
 800576c:	f006 f9e4 	bl	800bb38 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_4);
 8005770:	210c      	movs	r1, #12
 8005772:	4802      	ldr	r0, [pc, #8]	@ (800577c <deadlineProcedure+0x38>)
 8005774:	f006 f9e0 	bl	800bb38 <HAL_TIM_PWM_Stop>

    while(1) {
 8005778:	bf00      	nop
 800577a:	e7fd      	b.n	8005778 <deadlineProcedure+0x34>
 800577c:	20001e88 	.word	0x20001e88

08005780 <Copy_StateBusB1>:

boolean_T tx_complete = 0;
boolean_T rx_complete = 0;

// Copia StateBusB1 campo per campo
static void Copy_StateBusB1(StateBusB1* dest, const StateBusB1* src) {
 8005780:	b480      	push	{r7}
 8005782:	b083      	sub	sp, #12
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
 8005788:	6039      	str	r1, [r7, #0]
    dest->battery_voltage = src->battery_voltage;
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	681a      	ldr	r2, [r3, #0]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	601a      	str	r2, [r3, #0]
    dest->temperature = src->temperature;
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	685a      	ldr	r2, [r3, #4]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	605a      	str	r2, [r3, #4]
    dest->velocity_FA = src->velocity_FA;
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	811a      	strh	r2, [r3, #8]
    dest->velocity_FB = src->velocity_FB;
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	815a      	strh	r2, [r3, #10]
    dest->velocity_BA = src->velocity_BA;
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	819a      	strh	r2, [r3, #12]
    dest->velocity_BB = src->velocity_BB;
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	81da      	strh	r2, [r3, #14]
}
 80057c2:	bf00      	nop
 80057c4:	370c      	adds	r7, #12
 80057c6:	46bd      	mov	sp, r7
 80057c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057cc:	4770      	bx	lr

080057ce <Copy_StateBusB2>:

// Copia StateBusB2 campo per campo
static void Copy_StateBusB2(StateBusB2* dest, const StateBusB2* src) {
 80057ce:	b480      	push	{r7}
 80057d0:	b083      	sub	sp, #12
 80057d2:	af00      	add	r7, sp, #0
 80057d4:	6078      	str	r0, [r7, #4]
 80057d6:	6039      	str	r1, [r7, #0]
	dest->acceleration_y = src->acceleration_y;
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	681a      	ldr	r2, [r3, #0]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	601a      	str	r2, [r3, #0]
	dest->acceleration_x = src->acceleration_x;
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	685a      	ldr	r2, [r3, #4]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	605a      	str	r2, [r3, #4]
	dest->gyroYaw = src->gyroYaw;
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	689a      	ldr	r2, [r3, #8]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	609a      	str	r2, [r3, #8]
	dest->sonar1 = src->sonar1;
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	899a      	ldrh	r2, [r3, #12]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	819a      	strh	r2, [r3, #12]
	dest->sonar2 = src->sonar2;
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	89da      	ldrh	r2, [r3, #14]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	81da      	strh	r2, [r3, #14]
	dest->sonar3 = src->sonar3;
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	8a1a      	ldrh	r2, [r3, #16]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	821a      	strh	r2, [r3, #16]
	dest->controller_y = src->controller_y;
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	8a5a      	ldrh	r2, [r3, #18]
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	825a      	strh	r2, [r3, #18]
    dest->controller_x = src->controller_x;
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	8a9a      	ldrh	r2, [r3, #20]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	829a      	strh	r2, [r3, #20]
    dest->button1 = src->button1;
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	7d9a      	ldrb	r2, [r3, #22]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	759a      	strb	r2, [r3, #22]
    dest->button2 = src->button2;
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	7dda      	ldrb	r2, [r3, #23]
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	75da      	strb	r2, [r3, #23]
    dest->button3 = src->button3;
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	7e1a      	ldrb	r2, [r3, #24]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	761a      	strb	r2, [r3, #24]
    dest->button4 = src->button4;
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	7e5a      	ldrb	r2, [r3, #25]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	765a      	strb	r2, [r3, #25]
    dest->r_stick_button = src->r_stick_button;
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	7e9a      	ldrb	r2, [r3, #26]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	769a      	strb	r2, [r3, #26]
    dest->l_stick_button = src->l_stick_button;
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	7eda      	ldrb	r2, [r3, #27]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	76da      	strb	r2, [r3, #27]
    dest->controller_battery = src->controller_battery;
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	7f1a      	ldrb	r2, [r3, #28]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	771a      	strb	r2, [r3, #28]
}
 8005850:	bf00      	nop
 8005852:	370c      	adds	r7, #12
 8005854:	46bd      	mov	sp, r7
 8005856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585a:	4770      	bx	lr

0800585c <Copy_GSBus>:

// Copia GSBus campo per campo
static void Copy_GSBus(GSBus* dest, const GSBus* src) {
 800585c:	b580      	push	{r7, lr}
 800585e:	b082      	sub	sp, #8
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
 8005864:	6039      	str	r1, [r7, #0]
    Copy_StateBusB1(&dest->stateB1, &src->stateB1);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	683a      	ldr	r2, [r7, #0]
 800586a:	4611      	mov	r1, r2
 800586c:	4618      	mov	r0, r3
 800586e:	f7ff ff87 	bl	8005780 <Copy_StateBusB1>
    Copy_StateBusB2(&dest->stateB2, &src->stateB2);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f103 0210 	add.w	r2, r3, #16
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	3310      	adds	r3, #16
 800587c:	4619      	mov	r1, r3
 800587e:	4610      	mov	r0, r2
 8005880:	f7ff ffa5 	bl	80057ce <Copy_StateBusB2>
    dest->mov_obs = src->mov_obs;
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    dest->spc_retro = src->spc_retro;
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	f893 2031 	ldrb.w	r2, [r3, #49]	@ 0x31
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
    dest->limit_vel = src->limit_vel;
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    dest->obs_detection = src->obs_detection;
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	f893 2033 	ldrb.w	r2, [r3, #51]	@ 0x33
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
}
 80058b4:	bf00      	nop
 80058b6:	3708      	adds	r7, #8
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}

080058bc <Copy_DecBus>:

// Copia DecBus campo per campo
static void Copy_DecBus(DecBus* dest, const DecBus* src) {
 80058bc:	b480      	push	{r7}
 80058be:	b083      	sub	sp, #12
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
 80058c4:	6039      	str	r1, [r7, #0]
    dest->rif_FA = src->rif_FA;
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	681a      	ldr	r2, [r3, #0]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	601a      	str	r2, [r3, #0]
    dest->rif_FB = src->rif_FB;
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	685a      	ldr	r2, [r3, #4]
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	605a      	str	r2, [r3, #4]
    dest->rif_BA = src->rif_BA;
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	689a      	ldr	r2, [r3, #8]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	609a      	str	r2, [r3, #8]
    dest->rif_BB = src->rif_BB;
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	68da      	ldr	r2, [r3, #12]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	60da      	str	r2, [r3, #12]
    dest->brk_mode = src->brk_mode;
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	7c1a      	ldrb	r2, [r3, #16]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	741a      	strb	r2, [r3, #16]
    dest->led_A = src->led_A;
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	7c5a      	ldrb	r2, [r3, #17]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	745a      	strb	r2, [r3, #17]
    dest->led_B = src->led_B;
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	7c9a      	ldrb	r2, [r3, #18]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	749a      	strb	r2, [r3, #18]
    dest->rear_led = src->rear_led;
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	7cda      	ldrb	r2, [r3, #19]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	74da      	strb	r2, [r3, #19]
    dest->rear_sign = src->rear_sign;
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	7d1a      	ldrb	r2, [r3, #20]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	751a      	strb	r2, [r3, #20]
    dest->mode = src->mode;
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	7d5a      	ldrb	r2, [r3, #21]
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	755a      	strb	r2, [r3, #21]
    dest->relay = src->relay;
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	7d9a      	ldrb	r2, [r3, #22]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	759a      	strb	r2, [r3, #22]
}
 800591e:	bf00      	nop
 8005920:	370c      	adds	r7, #12
 8005922:	46bd      	mov	sp, r7
 8005924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005928:	4770      	bx	lr
	...

0800592c <UART_Data_Received>:

boolean_T UART_Data_Received(void)
{
 800592c:	b480      	push	{r7}
 800592e:	af00      	add	r7, sp, #0
    if (rx_complete) {
 8005930:	4b07      	ldr	r3, [pc, #28]	@ (8005950 <UART_Data_Received+0x24>)
 8005932:	781b      	ldrb	r3, [r3, #0]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d004      	beq.n	8005942 <UART_Data_Received+0x16>
        rx_complete = 0;
 8005938:	4b05      	ldr	r3, [pc, #20]	@ (8005950 <UART_Data_Received+0x24>)
 800593a:	2200      	movs	r2, #0
 800593c:	701a      	strb	r2, [r3, #0]
        return 1;
 800593e:	2301      	movs	r3, #1
 8005940:	e000      	b.n	8005944 <UART_Data_Received+0x18>
    }
    return 0;
 8005942:	2300      	movs	r3, #0
}
 8005944:	4618      	mov	r0, r3
 8005946:	46bd      	mov	sp, r7
 8005948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594c:	4770      	bx	lr
 800594e:	bf00      	nop
 8005950:	20001cf9 	.word	0x20001cf9

08005954 <UART_Data_Sended>:

boolean_T UART_Data_Sended(void)
{
 8005954:	b480      	push	{r7}
 8005956:	af00      	add	r7, sp, #0
    if (tx_complete) {
 8005958:	4b07      	ldr	r3, [pc, #28]	@ (8005978 <UART_Data_Sended+0x24>)
 800595a:	781b      	ldrb	r3, [r3, #0]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d004      	beq.n	800596a <UART_Data_Sended+0x16>
        tx_complete = 0;
 8005960:	4b05      	ldr	r3, [pc, #20]	@ (8005978 <UART_Data_Sended+0x24>)
 8005962:	2200      	movs	r2, #0
 8005964:	701a      	strb	r2, [r3, #0]
        return 1;
 8005966:	2301      	movs	r3, #1
 8005968:	e000      	b.n	800596c <UART_Data_Sended+0x18>
    }
    return 0;
 800596a:	2300      	movs	r3, #0
}
 800596c:	4618      	mov	r0, r3
 800596e:	46bd      	mov	sp, r7
 8005970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005974:	4770      	bx	lr
 8005976:	bf00      	nop
 8005978:	20001cf8 	.word	0x20001cf8

0800597c <UART_DMA_Stop>:

void UART_DMA_Stop(void)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	af00      	add	r7, sp, #0
    HAL_UART_DMAStop(&huart3);
 8005980:	4802      	ldr	r0, [pc, #8]	@ (800598c <UART_DMA_Stop+0x10>)
 8005982:	f007 fff3 	bl	800d96c <HAL_UART_DMAStop>
}
 8005986:	bf00      	nop
 8005988:	bd80      	pop	{r7, pc}
 800598a:	bf00      	nop
 800598c:	20001fb8 	.word	0x20001fb8

08005990 <UART_Send_State>:

void UART_Send_State(const void* s)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b082      	sub	sp, #8
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
    static PacketStateB2 packet;

    memset(&packet, 0, sizeof(packet));
 8005998:	2224      	movs	r2, #36	@ 0x24
 800599a:	2100      	movs	r1, #0
 800599c:	4811      	ldr	r0, [pc, #68]	@ (80059e4 <UART_Send_State+0x54>)
 800599e:	f00d f8f6 	bl	8012b8e <memset>
    Copy_StateBusB2(&packet.state, (const StateBusB2*)s);
 80059a2:	6879      	ldr	r1, [r7, #4]
 80059a4:	480f      	ldr	r0, [pc, #60]	@ (80059e4 <UART_Send_State+0x54>)
 80059a6:	f7ff ff12 	bl	80057ce <Copy_StateBusB2>

    __HAL_CRC_DR_RESET(&hcrc);
 80059aa:	4b0f      	ldr	r3, [pc, #60]	@ (80059e8 <UART_Send_State+0x58>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	689a      	ldr	r2, [r3, #8]
 80059b0:	4b0d      	ldr	r3, [pc, #52]	@ (80059e8 <UART_Send_State+0x58>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f042 0201 	orr.w	r2, r2, #1
 80059b8:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 80059ba:	2220      	movs	r2, #32
 80059bc:	4909      	ldr	r1, [pc, #36]	@ (80059e4 <UART_Send_State+0x54>)
 80059be:	480a      	ldr	r0, [pc, #40]	@ (80059e8 <UART_Send_State+0x58>)
 80059c0:	f002 fe2e 	bl	8008620 <HAL_CRC_Calculate>
 80059c4:	4603      	mov	r3, r0
 80059c6:	4a07      	ldr	r2, [pc, #28]	@ (80059e4 <UART_Send_State+0x54>)
 80059c8:	6213      	str	r3, [r2, #32]
                                  (uint32_t*)&packet.state,
                                  sizeof(packet.state));

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 80059ca:	4808      	ldr	r0, [pc, #32]	@ (80059ec <UART_Send_State+0x5c>)
 80059cc:	f008 fbd0 	bl	800e170 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 80059d0:	2224      	movs	r2, #36	@ 0x24
 80059d2:	4904      	ldr	r1, [pc, #16]	@ (80059e4 <UART_Send_State+0x54>)
 80059d4:	4805      	ldr	r0, [pc, #20]	@ (80059ec <UART_Send_State+0x5c>)
 80059d6:	f007 fefd 	bl	800d7d4 <HAL_UART_Transmit_DMA>
}
 80059da:	bf00      	nop
 80059dc:	3708      	adds	r7, #8
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}
 80059e2:	bf00      	nop
 80059e4:	20001cfc 	.word	0x20001cfc
 80059e8:	20001d74 	.word	0x20001d74
 80059ec:	20001fb8 	.word	0x20001fb8

080059f0 <UART_Send_GlobalState>:

void UART_Send_GlobalState(const void* gs)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b082      	sub	sp, #8
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
    static PacketGstate packet;

    memset(&packet, 0, sizeof(packet));
 80059f8:	2238      	movs	r2, #56	@ 0x38
 80059fa:	2100      	movs	r1, #0
 80059fc:	4811      	ldr	r0, [pc, #68]	@ (8005a44 <UART_Send_GlobalState+0x54>)
 80059fe:	f00d f8c6 	bl	8012b8e <memset>
    Copy_GSBus(&packet.global_state, (const GSBus*)gs);
 8005a02:	6879      	ldr	r1, [r7, #4]
 8005a04:	480f      	ldr	r0, [pc, #60]	@ (8005a44 <UART_Send_GlobalState+0x54>)
 8005a06:	f7ff ff29 	bl	800585c <Copy_GSBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8005a0a:	4b0f      	ldr	r3, [pc, #60]	@ (8005a48 <UART_Send_GlobalState+0x58>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	689a      	ldr	r2, [r3, #8]
 8005a10:	4b0d      	ldr	r3, [pc, #52]	@ (8005a48 <UART_Send_GlobalState+0x58>)
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f042 0201 	orr.w	r2, r2, #1
 8005a18:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8005a1a:	2234      	movs	r2, #52	@ 0x34
 8005a1c:	4909      	ldr	r1, [pc, #36]	@ (8005a44 <UART_Send_GlobalState+0x54>)
 8005a1e:	480a      	ldr	r0, [pc, #40]	@ (8005a48 <UART_Send_GlobalState+0x58>)
 8005a20:	f002 fdfe 	bl	8008620 <HAL_CRC_Calculate>
 8005a24:	4603      	mov	r3, r0
 8005a26:	4a07      	ldr	r2, [pc, #28]	@ (8005a44 <UART_Send_GlobalState+0x54>)
 8005a28:	6353      	str	r3, [r2, #52]	@ 0x34
                                  (uint32_t*)&packet.global_state,
                                  sizeof(packet.global_state));

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8005a2a:	4808      	ldr	r0, [pc, #32]	@ (8005a4c <UART_Send_GlobalState+0x5c>)
 8005a2c:	f008 fba0 	bl	800e170 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8005a30:	2238      	movs	r2, #56	@ 0x38
 8005a32:	4904      	ldr	r1, [pc, #16]	@ (8005a44 <UART_Send_GlobalState+0x54>)
 8005a34:	4805      	ldr	r0, [pc, #20]	@ (8005a4c <UART_Send_GlobalState+0x5c>)
 8005a36:	f007 fecd 	bl	800d7d4 <HAL_UART_Transmit_DMA>
}
 8005a3a:	bf00      	nop
 8005a3c:	3708      	adds	r7, #8
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}
 8005a42:	bf00      	nop
 8005a44:	20001d20 	.word	0x20001d20
 8005a48:	20001d74 	.word	0x20001d74
 8005a4c:	20001fb8 	.word	0x20001fb8

08005a50 <UART_Send_Decision>:

void UART_Send_Decision(const void* dec)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b082      	sub	sp, #8
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
    static PacketDecision packet;

    memset(&packet, 0, sizeof(packet));
 8005a58:	221c      	movs	r2, #28
 8005a5a:	2100      	movs	r1, #0
 8005a5c:	4811      	ldr	r0, [pc, #68]	@ (8005aa4 <UART_Send_Decision+0x54>)
 8005a5e:	f00d f896 	bl	8012b8e <memset>
    Copy_DecBus(&packet.decision, (const DecBus*)dec);
 8005a62:	6879      	ldr	r1, [r7, #4]
 8005a64:	480f      	ldr	r0, [pc, #60]	@ (8005aa4 <UART_Send_Decision+0x54>)
 8005a66:	f7ff ff29 	bl	80058bc <Copy_DecBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8005a6a:	4b0f      	ldr	r3, [pc, #60]	@ (8005aa8 <UART_Send_Decision+0x58>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	689a      	ldr	r2, [r3, #8]
 8005a70:	4b0d      	ldr	r3, [pc, #52]	@ (8005aa8 <UART_Send_Decision+0x58>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f042 0201 	orr.w	r2, r2, #1
 8005a78:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8005a7a:	2218      	movs	r2, #24
 8005a7c:	4909      	ldr	r1, [pc, #36]	@ (8005aa4 <UART_Send_Decision+0x54>)
 8005a7e:	480a      	ldr	r0, [pc, #40]	@ (8005aa8 <UART_Send_Decision+0x58>)
 8005a80:	f002 fdce 	bl	8008620 <HAL_CRC_Calculate>
 8005a84:	4603      	mov	r3, r0
 8005a86:	4a07      	ldr	r2, [pc, #28]	@ (8005aa4 <UART_Send_Decision+0x54>)
 8005a88:	6193      	str	r3, [r2, #24]
                                  (uint32_t*)&packet.decision,
                                  sizeof(packet.decision));

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8005a8a:	4808      	ldr	r0, [pc, #32]	@ (8005aac <UART_Send_Decision+0x5c>)
 8005a8c:	f008 fb70 	bl	800e170 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8005a90:	221c      	movs	r2, #28
 8005a92:	4904      	ldr	r1, [pc, #16]	@ (8005aa4 <UART_Send_Decision+0x54>)
 8005a94:	4805      	ldr	r0, [pc, #20]	@ (8005aac <UART_Send_Decision+0x5c>)
 8005a96:	f007 fe9d 	bl	800d7d4 <HAL_UART_Transmit_DMA>
}
 8005a9a:	bf00      	nop
 8005a9c:	3708      	adds	r7, #8
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bd80      	pop	{r7, pc}
 8005aa2:	bf00      	nop
 8005aa4:	20001d58 	.word	0x20001d58
 8005aa8:	20001d74 	.word	0x20001d74
 8005aac:	20001fb8 	.word	0x20001fb8

08005ab0 <UART_Send_Ping>:

void UART_Send_Ping(void)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	af00      	add	r7, sp, #0
    static uint8_t ping = PING;

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8005ab4:	4804      	ldr	r0, [pc, #16]	@ (8005ac8 <UART_Send_Ping+0x18>)
 8005ab6:	f008 fb5b 	bl	800e170 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, &ping, sizeof(ping));
 8005aba:	2201      	movs	r2, #1
 8005abc:	4903      	ldr	r1, [pc, #12]	@ (8005acc <UART_Send_Ping+0x1c>)
 8005abe:	4802      	ldr	r0, [pc, #8]	@ (8005ac8 <UART_Send_Ping+0x18>)
 8005ac0:	f007 fe88 	bl	800d7d4 <HAL_UART_Transmit_DMA>
}
 8005ac4:	bf00      	nop
 8005ac6:	bd80      	pop	{r7, pc}
 8005ac8:	20001fb8 	.word	0x20001fb8
 8005acc:	20000000 	.word	0x20000000

08005ad0 <UART_Wait_State>:

void UART_Wait_State(void* s)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b082      	sub	sp, #8
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8005ad8:	4805      	ldr	r0, [pc, #20]	@ (8005af0 <UART_Wait_State+0x20>)
 8005ada:	f008 fb9d 	bl	800e218 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3, (uint8_t*)s, sizeof(PacketStateB1));
 8005ade:	2214      	movs	r2, #20
 8005ae0:	6879      	ldr	r1, [r7, #4]
 8005ae2:	4803      	ldr	r0, [pc, #12]	@ (8005af0 <UART_Wait_State+0x20>)
 8005ae4:	f007 fef6 	bl	800d8d4 <HAL_UART_Receive_DMA>
}
 8005ae8:	bf00      	nop
 8005aea:	3708      	adds	r7, #8
 8005aec:	46bd      	mov	sp, r7
 8005aee:	bd80      	pop	{r7, pc}
 8005af0:	20001fb8 	.word	0x20001fb8

08005af4 <UART_Wait_GlobalState>:

void UART_Wait_GlobalState(void* gs)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b082      	sub	sp, #8
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8005afc:	4805      	ldr	r0, [pc, #20]	@ (8005b14 <UART_Wait_GlobalState+0x20>)
 8005afe:	f008 fb8b 	bl	800e218 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3, (uint8_t*)gs, sizeof(PacketGstate));
 8005b02:	2238      	movs	r2, #56	@ 0x38
 8005b04:	6879      	ldr	r1, [r7, #4]
 8005b06:	4803      	ldr	r0, [pc, #12]	@ (8005b14 <UART_Wait_GlobalState+0x20>)
 8005b08:	f007 fee4 	bl	800d8d4 <HAL_UART_Receive_DMA>
}
 8005b0c:	bf00      	nop
 8005b0e:	3708      	adds	r7, #8
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}
 8005b14:	20001fb8 	.word	0x20001fb8

08005b18 <UART_Wait_Decision>:

void UART_Wait_Decision(void* dec)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b082      	sub	sp, #8
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8005b20:	4805      	ldr	r0, [pc, #20]	@ (8005b38 <UART_Wait_Decision+0x20>)
 8005b22:	f008 fb79 	bl	800e218 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3, (uint8_t*)dec, sizeof(PacketDecision));
 8005b26:	221c      	movs	r2, #28
 8005b28:	6879      	ldr	r1, [r7, #4]
 8005b2a:	4803      	ldr	r0, [pc, #12]	@ (8005b38 <UART_Wait_Decision+0x20>)
 8005b2c:	f007 fed2 	bl	800d8d4 <HAL_UART_Receive_DMA>
}
 8005b30:	bf00      	nop
 8005b32:	3708      	adds	r7, #8
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bd80      	pop	{r7, pc}
 8005b38:	20001fb8 	.word	0x20001fb8

08005b3c <UART_Wait_Ping>:

void UART_Wait_Ping(void* ping)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b082      	sub	sp, #8
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8005b44:	4805      	ldr	r0, [pc, #20]	@ (8005b5c <UART_Wait_Ping+0x20>)
 8005b46:	f008 fb67 	bl	800e218 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3, (uint8_t*)ping, sizeof(uint8_t));
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	6879      	ldr	r1, [r7, #4]
 8005b4e:	4803      	ldr	r0, [pc, #12]	@ (8005b5c <UART_Wait_Ping+0x20>)
 8005b50:	f007 fec0 	bl	800d8d4 <HAL_UART_Receive_DMA>
}
 8005b54:	bf00      	nop
 8005b56:	3708      	adds	r7, #8
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bd80      	pop	{r7, pc}
 8005b5c:	20001fb8 	.word	0x20001fb8

08005b60 <Correct_CRC_State>:

boolean_T Correct_CRC_State(const void* s_packet)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b088      	sub	sp, #32
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
    const PacketStateB1* packet = (const PacketStateB1*)s_packet;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	61fb      	str	r3, [r7, #28]

    StateBusB1 clean_state;
    memset(&clean_state, 0, sizeof(clean_state));
 8005b6c:	f107 0308 	add.w	r3, r7, #8
 8005b70:	2210      	movs	r2, #16
 8005b72:	2100      	movs	r1, #0
 8005b74:	4618      	mov	r0, r3
 8005b76:	f00d f80a 	bl	8012b8e <memset>
    Copy_StateBusB1(&clean_state, &packet->state);
 8005b7a:	69fa      	ldr	r2, [r7, #28]
 8005b7c:	f107 0308 	add.w	r3, r7, #8
 8005b80:	4611      	mov	r1, r2
 8005b82:	4618      	mov	r0, r3
 8005b84:	f7ff fdfc 	bl	8005780 <Copy_StateBusB1>

    __HAL_CRC_DR_RESET(&hcrc);
 8005b88:	4b0d      	ldr	r3, [pc, #52]	@ (8005bc0 <Correct_CRC_State+0x60>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	689a      	ldr	r2, [r3, #8]
 8005b8e:	4b0c      	ldr	r3, [pc, #48]	@ (8005bc0 <Correct_CRC_State+0x60>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f042 0201 	orr.w	r2, r2, #1
 8005b96:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc, (uint32_t*)&clean_state, sizeof(clean_state));
 8005b98:	f107 0308 	add.w	r3, r7, #8
 8005b9c:	2210      	movs	r2, #16
 8005b9e:	4619      	mov	r1, r3
 8005ba0:	4807      	ldr	r0, [pc, #28]	@ (8005bc0 <Correct_CRC_State+0x60>)
 8005ba2:	f002 fd3d 	bl	8008620 <HAL_CRC_Calculate>
 8005ba6:	61b8      	str	r0, [r7, #24]

    return (crc_calc == packet->crc);
 8005ba8:	69fb      	ldr	r3, [r7, #28]
 8005baa:	691b      	ldr	r3, [r3, #16]
 8005bac:	69ba      	ldr	r2, [r7, #24]
 8005bae:	429a      	cmp	r2, r3
 8005bb0:	bf0c      	ite	eq
 8005bb2:	2301      	moveq	r3, #1
 8005bb4:	2300      	movne	r3, #0
 8005bb6:	b2db      	uxtb	r3, r3
}
 8005bb8:	4618      	mov	r0, r3
 8005bba:	3720      	adds	r7, #32
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	bd80      	pop	{r7, pc}
 8005bc0:	20001d74 	.word	0x20001d74

08005bc4 <Correct_CRC_GlobalState>:

boolean_T Correct_CRC_GlobalState(const void* gs_packet)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b092      	sub	sp, #72	@ 0x48
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
    const PacketGstate* packet = (const PacketGstate*)gs_packet;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	647b      	str	r3, [r7, #68]	@ 0x44

    GSBus clean_state;
    memset(&clean_state, 0, sizeof(clean_state));
 8005bd0:	f107 030c 	add.w	r3, r7, #12
 8005bd4:	2234      	movs	r2, #52	@ 0x34
 8005bd6:	2100      	movs	r1, #0
 8005bd8:	4618      	mov	r0, r3
 8005bda:	f00c ffd8 	bl	8012b8e <memset>
    Copy_GSBus(&clean_state, &packet->global_state);
 8005bde:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005be0:	f107 030c 	add.w	r3, r7, #12
 8005be4:	4611      	mov	r1, r2
 8005be6:	4618      	mov	r0, r3
 8005be8:	f7ff fe38 	bl	800585c <Copy_GSBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8005bec:	4b0d      	ldr	r3, [pc, #52]	@ (8005c24 <Correct_CRC_GlobalState+0x60>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	689a      	ldr	r2, [r3, #8]
 8005bf2:	4b0c      	ldr	r3, [pc, #48]	@ (8005c24 <Correct_CRC_GlobalState+0x60>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f042 0201 	orr.w	r2, r2, #1
 8005bfa:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc, (uint32_t*)&clean_state, sizeof(clean_state));
 8005bfc:	f107 030c 	add.w	r3, r7, #12
 8005c00:	2234      	movs	r2, #52	@ 0x34
 8005c02:	4619      	mov	r1, r3
 8005c04:	4807      	ldr	r0, [pc, #28]	@ (8005c24 <Correct_CRC_GlobalState+0x60>)
 8005c06:	f002 fd0b 	bl	8008620 <HAL_CRC_Calculate>
 8005c0a:	6438      	str	r0, [r7, #64]	@ 0x40

    return (crc_calc == packet->crc);
 8005c0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c10:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c12:	429a      	cmp	r2, r3
 8005c14:	bf0c      	ite	eq
 8005c16:	2301      	moveq	r3, #1
 8005c18:	2300      	movne	r3, #0
 8005c1a:	b2db      	uxtb	r3, r3
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	3748      	adds	r7, #72	@ 0x48
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bd80      	pop	{r7, pc}
 8005c24:	20001d74 	.word	0x20001d74

08005c28 <Correct_CRC_Decision>:

boolean_T Correct_CRC_Decision(const void* dec_packet)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b08a      	sub	sp, #40	@ 0x28
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
    const PacketDecision* packet = (const PacketDecision*)dec_packet;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	627b      	str	r3, [r7, #36]	@ 0x24

    DecBus clean_decision;
    memset(&clean_decision, 0, sizeof(clean_decision));
 8005c34:	f107 0308 	add.w	r3, r7, #8
 8005c38:	2218      	movs	r2, #24
 8005c3a:	2100      	movs	r1, #0
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	f00c ffa6 	bl	8012b8e <memset>
    Copy_DecBus(&clean_decision, &packet->decision);
 8005c42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c44:	f107 0308 	add.w	r3, r7, #8
 8005c48:	4611      	mov	r1, r2
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	f7ff fe36 	bl	80058bc <Copy_DecBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8005c50:	4b0d      	ldr	r3, [pc, #52]	@ (8005c88 <Correct_CRC_Decision+0x60>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	689a      	ldr	r2, [r3, #8]
 8005c56:	4b0c      	ldr	r3, [pc, #48]	@ (8005c88 <Correct_CRC_Decision+0x60>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f042 0201 	orr.w	r2, r2, #1
 8005c5e:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc, (uint32_t*)&clean_decision,
 8005c60:	f107 0308 	add.w	r3, r7, #8
 8005c64:	2218      	movs	r2, #24
 8005c66:	4619      	mov	r1, r3
 8005c68:	4807      	ldr	r0, [pc, #28]	@ (8005c88 <Correct_CRC_Decision+0x60>)
 8005c6a:	f002 fcd9 	bl	8008620 <HAL_CRC_Calculate>
 8005c6e:	6238      	str	r0, [r7, #32]
                          sizeof(clean_decision));

    return (crc_calc == packet->crc);
 8005c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c72:	699b      	ldr	r3, [r3, #24]
 8005c74:	6a3a      	ldr	r2, [r7, #32]
 8005c76:	429a      	cmp	r2, r3
 8005c78:	bf0c      	ite	eq
 8005c7a:	2301      	moveq	r3, #1
 8005c7c:	2300      	movne	r3, #0
 8005c7e:	b2db      	uxtb	r3, r3
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	3728      	adds	r7, #40	@ 0x28
 8005c84:	46bd      	mov	sp, r7
 8005c86:	bd80      	pop	{r7, pc}
 8005c88:	20001d74 	.word	0x20001d74

08005c8c <Correct_Ping>:

boolean_T Correct_Ping(uint8_t rec_ping)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b083      	sub	sp, #12
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	4603      	mov	r3, r0
 8005c94:	71fb      	strb	r3, [r7, #7]
    return (rec_ping == PING);
 8005c96:	79fb      	ldrb	r3, [r7, #7]
 8005c98:	2baa      	cmp	r3, #170	@ 0xaa
 8005c9a:	bf0c      	ite	eq
 8005c9c:	2301      	moveq	r3, #1
 8005c9e:	2300      	movne	r3, #0
 8005ca0:	b2db      	uxtb	r3, r3
}
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	370c      	adds	r7, #12
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cac:	4770      	bx	lr
	...

08005cb0 <set_Session>:

void set_Session(void)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SESSION_GPIO_Port, SESSION_Pin, GPIO_PIN_SET);
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005cba:	4802      	ldr	r0, [pc, #8]	@ (8005cc4 <set_Session+0x14>)
 8005cbc:	f003 fb2c 	bl	8009318 <HAL_GPIO_WritePin>
}
 8005cc0:	bf00      	nop
 8005cc2:	bd80      	pop	{r7, pc}
 8005cc4:	48000800 	.word	0x48000800

08005cc8 <reset_Session>:

void reset_Session(void)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SESSION_GPIO_Port, SESSION_Pin, GPIO_PIN_RESET);
 8005ccc:	2200      	movs	r2, #0
 8005cce:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005cd2:	4802      	ldr	r0, [pc, #8]	@ (8005cdc <reset_Session+0x14>)
 8005cd4:	f003 fb20 	bl	8009318 <HAL_GPIO_WritePin>
}
 8005cd8:	bf00      	nop
 8005cda:	bd80      	pop	{r7, pc}
 8005cdc:	48000800 	.word	0x48000800

08005ce0 <set_MTALK>:

void set_MTALK(void)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(MTALK_GPIO_Port, MTALK_Pin, GPIO_PIN_SET);
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005cea:	4802      	ldr	r0, [pc, #8]	@ (8005cf4 <set_MTALK+0x14>)
 8005cec:	f003 fb14 	bl	8009318 <HAL_GPIO_WritePin>
}
 8005cf0:	bf00      	nop
 8005cf2:	bd80      	pop	{r7, pc}
 8005cf4:	48000800 	.word	0x48000800

08005cf8 <reset_MTALK>:

void reset_MTALK(void)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(MTALK_GPIO_Port, MTALK_Pin, GPIO_PIN_RESET);
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005d02:	4802      	ldr	r0, [pc, #8]	@ (8005d0c <reset_MTALK+0x14>)
 8005d04:	f003 fb08 	bl	8009318 <HAL_GPIO_WritePin>
}
 8005d08:	bf00      	nop
 8005d0a:	bd80      	pop	{r7, pc}
 8005d0c:	48000800 	.word	0x48000800

08005d10 <is_STALK_high>:

boolean_T is_STALK_high(void)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(STALK_GPIO_Port, STALK_Pin) == GPIO_PIN_SET);
 8005d14:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005d18:	4805      	ldr	r0, [pc, #20]	@ (8005d30 <is_STALK_high+0x20>)
 8005d1a:	f003 fae5 	bl	80092e8 <HAL_GPIO_ReadPin>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	bf0c      	ite	eq
 8005d24:	2301      	moveq	r3, #1
 8005d26:	2300      	movne	r3, #0
 8005d28:	b2db      	uxtb	r3, r3
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	bd80      	pop	{r7, pc}
 8005d2e:	bf00      	nop
 8005d30:	48000800 	.word	0x48000800

08005d34 <set_driver_control>:

void set_driver_control(void)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SELECT_GPIO_Port, SELECT_Pin, GPIO_PIN_SET);
 8005d38:	2201      	movs	r2, #1
 8005d3a:	2140      	movs	r1, #64	@ 0x40
 8005d3c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005d40:	f003 faea 	bl	8009318 <HAL_GPIO_WritePin>
}
 8005d44:	bf00      	nop
 8005d46:	bd80      	pop	{r7, pc}

08005d48 <reset_driver_control>:

void reset_driver_control(void)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SELECT_GPIO_Port, SELECT_Pin, GPIO_PIN_RESET);
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	2140      	movs	r1, #64	@ 0x40
 8005d50:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005d54:	f003 fae0 	bl	8009318 <HAL_GPIO_WritePin>
}
 8005d58:	bf00      	nop
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <get_tick>:

uint32_t get_tick(void)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	af00      	add	r7, sp, #0
    return __HAL_TIM_GET_COUNTER(&htim5);
 8005d60:	4b03      	ldr	r3, [pc, #12]	@ (8005d70 <get_tick+0x14>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8005d66:	4618      	mov	r0, r3
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr
 8005d70:	20001f6c 	.word	0x20001f6c

08005d74 <check_elapsed_time_us>:

boolean_T check_elapsed_time_us(uint32_T start_time_us,
                                uint32_T min_elapsed_us)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b085      	sub	sp, #20
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
 8005d7c:	6039      	str	r1, [r7, #0]
    uint32_t current_us = __HAL_TIM_GET_COUNTER(&htim5);
 8005d7e:	4b09      	ldr	r3, [pc, #36]	@ (8005da4 <check_elapsed_time_us+0x30>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d84:	60fb      	str	r3, [r7, #12]
    return ((current_us - start_time_us) >= min_elapsed_us);
 8005d86:	68fa      	ldr	r2, [r7, #12]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	1ad3      	subs	r3, r2, r3
 8005d8c:	683a      	ldr	r2, [r7, #0]
 8005d8e:	429a      	cmp	r2, r3
 8005d90:	bf94      	ite	ls
 8005d92:	2301      	movls	r3, #1
 8005d94:	2300      	movhi	r3, #0
 8005d96:	b2db      	uxtb	r3, r3
}
 8005d98:	4618      	mov	r0, r3
 8005d9a:	3714      	adds	r7, #20
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr
 8005da4:	20001f6c 	.word	0x20001f6c

08005da8 <check_elapsed_time>:

boolean_T check_elapsed_time(uint32_T start_time,
                             uint32_T min_elapsed_time_ms)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b085      	sub	sp, #20
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
 8005db0:	6039      	str	r1, [r7, #0]
    uint32_t current_us = __HAL_TIM_GET_COUNTER(&htim5);
 8005db2:	4b0c      	ldr	r3, [pc, #48]	@ (8005de4 <check_elapsed_time+0x3c>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005db8:	60fb      	str	r3, [r7, #12]
    uint32_t elapsed_us = current_us - start_time;
 8005dba:	68fa      	ldr	r2, [r7, #12]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	1ad3      	subs	r3, r2, r3
 8005dc0:	60bb      	str	r3, [r7, #8]

    return (elapsed_us >= (min_elapsed_time_ms * 1000U));
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005dc8:	fb02 f303 	mul.w	r3, r2, r3
 8005dcc:	68ba      	ldr	r2, [r7, #8]
 8005dce:	429a      	cmp	r2, r3
 8005dd0:	bf2c      	ite	cs
 8005dd2:	2301      	movcs	r3, #1
 8005dd4:	2300      	movcc	r3, #0
 8005dd6:	b2db      	uxtb	r3, r3
}
 8005dd8:	4618      	mov	r0, r3
 8005dda:	3714      	adds	r7, #20
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de2:	4770      	bx	lr
 8005de4:	20001f6c 	.word	0x20001f6c

08005de8 <enter_critical_section>:

void enter_critical_section(void)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	af00      	add	r7, sp, #0
    taskENTER_CRITICAL();
 8005dec:	f00b fe5e 	bl	8011aac <vPortEnterCritical>
}
 8005df0:	bf00      	nop
 8005df2:	bd80      	pop	{r7, pc}

08005df4 <exit_critical_section>:

void exit_critical_section(void)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	af00      	add	r7, sp, #0
    taskEXIT_CRITICAL();
 8005df8:	f00b fe8a 	bl	8011b10 <vPortExitCritical>
}
 8005dfc:	bf00      	nop
 8005dfe:	bd80      	pop	{r7, pc}

08005e00 <telecontrol_init>:
#include "controller.h"

void telecontrol_init(Controller_t *telecontrol, I2C_HandleTypeDef* i2c){
 8005e00:	b480      	push	{r7}
 8005e02:	b083      	sub	sp, #12
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
 8005e08:	6039      	str	r1, [r7, #0]
	telecontrol->i2c = i2c;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	683a      	ldr	r2, [r7, #0]
 8005e0e:	601a      	str	r2, [r3, #0]

	telecontrol->controller_information.alive = 0;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2200      	movs	r2, #0
 8005e14:	711a      	strb	r2, [r3, #4]

	telecontrol->controller_information.controller_data.a_btn = 0;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	729a      	strb	r2, [r3, #10]
	telecontrol->controller_information.controller_data.ax = CONTROLLERZERO;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	22ff      	movs	r2, #255	@ 0xff
 8005e20:	80da      	strh	r2, [r3, #6]
	telecontrol->controller_information.controller_data.ay = CONTROLLERZERO;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	22ff      	movs	r2, #255	@ 0xff
 8005e26:	811a      	strh	r2, [r3, #8]

	telecontrol->controller_information.controller_data.b_btn = 0;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	73da      	strb	r2, [r3, #15]
	telecontrol->controller_information.controller_data.bx = CONTROLLERZERO;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	f04f 32ff 	mov.w	r2, #4294967295
 8005e34:	72da      	strb	r2, [r3, #11]
 8005e36:	2200      	movs	r2, #0
 8005e38:	731a      	strb	r2, [r3, #12]
	telecontrol->controller_information.controller_data.by = CONTROLLERZERO;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f04f 32ff 	mov.w	r2, #4294967295
 8005e40:	735a      	strb	r2, [r3, #13]
 8005e42:	2200      	movs	r2, #0
 8005e44:	739a      	strb	r2, [r3, #14]

	telecontrol->controller_information.controller_data.btn1 = 0;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	741a      	strb	r2, [r3, #16]
	telecontrol->controller_information.controller_data.btn2 = 0;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	745a      	strb	r2, [r3, #17]
	telecontrol->controller_information.controller_data.btn3 = 0;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2200      	movs	r2, #0
 8005e56:	749a      	strb	r2, [r3, #18]
	telecontrol->controller_information.controller_data.btn4 = 0;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	74da      	strb	r2, [r3, #19]
}
 8005e5e:	bf00      	nop
 8005e60:	370c      	adds	r7, #12
 8005e62:	46bd      	mov	sp, r7
 8005e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e68:	4770      	bx	lr

08005e6a <telecontrol_read>:

HAL_StatusTypeDef telecontrol_read(Controller_t *telecontrol){
 8005e6a:	b580      	push	{r7, lr}
 8005e6c:	b084      	sub	sp, #16
 8005e6e:	af02      	add	r7, sp, #8
 8005e70:	6078      	str	r0, [r7, #4]
	return HAL_I2C_Master_Receive(telecontrol->i2c, 0x55 << 1, (uint8_t *)&(telecontrol->controller_information), sizeof(controller_information_t), 20u);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6818      	ldr	r0, [r3, #0]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	1d1a      	adds	r2, r3, #4
 8005e7a:	2314      	movs	r3, #20
 8005e7c:	9300      	str	r3, [sp, #0]
 8005e7e:	2310      	movs	r3, #16
 8005e80:	21aa      	movs	r1, #170	@ 0xaa
 8005e82:	f003 fc15 	bl	80096b0 <HAL_I2C_Master_Receive>
 8005e86:	4603      	mov	r3, r0
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	3708      	adds	r7, #8
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bd80      	pop	{r7, pc}

08005e90 <telecontrol_send_telemetry>:

HAL_StatusTypeDef telecontrol_send_telemetry(Controller_t *telecontrol,Telemetry_t *telemetry){
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b084      	sub	sp, #16
 8005e94:	af02      	add	r7, sp, #8
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	6039      	str	r1, [r7, #0]
	return HAL_I2C_Master_Transmit(telecontrol->i2c, 0x55 << 1, (uint8_t *)(telemetry), sizeof(Telemetry_t), 20u);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6818      	ldr	r0, [r3, #0]
 8005e9e:	2314      	movs	r3, #20
 8005ea0:	9300      	str	r3, [sp, #0]
 8005ea2:	231b      	movs	r3, #27
 8005ea4:	683a      	ldr	r2, [r7, #0]
 8005ea6:	21aa      	movs	r1, #170	@ 0xaa
 8005ea8:	f003 faea 	bl	8009480 <HAL_I2C_Master_Transmit>
 8005eac:	4603      	mov	r3, r0
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3708      	adds	r7, #8
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}

08005eb6 <get_telecontrol_ay>:

uint8_t telecontrol_is_alive(Controller_t *telecontrol) {
    return telecontrol->controller_information.alive;
}

uint16_t get_telecontrol_ay(Controller_t *telecontrol) {
 8005eb6:	b480      	push	{r7}
 8005eb8:	b083      	sub	sp, #12
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	6078      	str	r0, [r7, #4]
    return (uint16_t)(telecontrol->controller_information.controller_data.ay);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	891b      	ldrh	r3, [r3, #8]
}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	370c      	adds	r7, #12
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ecc:	4770      	bx	lr

08005ece <get_telecontrol_a_btn>:


uint8_t get_telecontrol_a_btn(Controller_t *telecontrol) {
 8005ece:	b480      	push	{r7}
 8005ed0:	b083      	sub	sp, #12
 8005ed2:	af00      	add	r7, sp, #0
 8005ed4:	6078      	str	r0, [r7, #4]
    return telecontrol->controller_information.controller_data.a_btn;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	7a9b      	ldrb	r3, [r3, #10]
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	370c      	adds	r7, #12
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr

08005ee6 <get_telecontrol_bx>:

uint16_t get_telecontrol_bx(Controller_t *telecontrol) {
 8005ee6:	b480      	push	{r7}
 8005ee8:	b083      	sub	sp, #12
 8005eea:	af00      	add	r7, sp, #0
 8005eec:	6078      	str	r0, [r7, #4]
    return (uint16_t)(telecontrol->controller_information.controller_data.bx);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	f8b3 300b 	ldrh.w	r3, [r3, #11]
 8005ef4:	b29b      	uxth	r3, r3
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	370c      	adds	r7, #12
 8005efa:	46bd      	mov	sp, r7
 8005efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f00:	4770      	bx	lr

08005f02 <get_telecontrol_b_btn>:

uint8_t get_telecontrol_b_btn(Controller_t *telecontrol) {
 8005f02:	b480      	push	{r7}
 8005f04:	b083      	sub	sp, #12
 8005f06:	af00      	add	r7, sp, #0
 8005f08:	6078      	str	r0, [r7, #4]
    return telecontrol->controller_information.controller_data.b_btn;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	7bdb      	ldrb	r3, [r3, #15]
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	370c      	adds	r7, #12
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr

08005f1a <get_telecontrol_button_btn1>:

uint8_t get_telecontrol_button_btn1(Controller_t *telecontrol) {
 8005f1a:	b480      	push	{r7}
 8005f1c:	b083      	sub	sp, #12
 8005f1e:	af00      	add	r7, sp, #0
 8005f20:	6078      	str	r0, [r7, #4]
    return telecontrol->controller_information.controller_data.btn1;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	7c1b      	ldrb	r3, [r3, #16]
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	370c      	adds	r7, #12
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f30:	4770      	bx	lr

08005f32 <get_telecontrol_button_btn2>:

uint8_t get_telecontrol_button_btn2(Controller_t *telecontrol) {
 8005f32:	b480      	push	{r7}
 8005f34:	b083      	sub	sp, #12
 8005f36:	af00      	add	r7, sp, #0
 8005f38:	6078      	str	r0, [r7, #4]
    return telecontrol->controller_information.controller_data.btn2;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	7c5b      	ldrb	r3, [r3, #17]
}
 8005f3e:	4618      	mov	r0, r3
 8005f40:	370c      	adds	r7, #12
 8005f42:	46bd      	mov	sp, r7
 8005f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f48:	4770      	bx	lr

08005f4a <get_telecontrol_button_btn3>:

uint8_t get_telecontrol_button_btn3(Controller_t *telecontrol) {
 8005f4a:	b480      	push	{r7}
 8005f4c:	b083      	sub	sp, #12
 8005f4e:	af00      	add	r7, sp, #0
 8005f50:	6078      	str	r0, [r7, #4]
    return telecontrol->controller_information.controller_data.btn3;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	7c9b      	ldrb	r3, [r3, #18]
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	370c      	adds	r7, #12
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f60:	4770      	bx	lr

08005f62 <get_telecontrol_button_btn4>:

uint8_t get_telecontrol_button_btn4(Controller_t *telecontrol) {
 8005f62:	b480      	push	{r7}
 8005f64:	b083      	sub	sp, #12
 8005f66:	af00      	add	r7, sp, #0
 8005f68:	6078      	str	r0, [r7, #4]
    return telecontrol->controller_information.controller_data.btn4;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	7cdb      	ldrb	r3, [r3, #19]
}
 8005f6e:	4618      	mov	r0, r3
 8005f70:	370c      	adds	r7, #12
 8005f72:	46bd      	mov	sp, r7
 8005f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f78:	4770      	bx	lr

08005f7a <get_telecontrol_percentage>:

uint8_t get_telecontrol_percentage(Controller_t *telecontrol) {
 8005f7a:	b480      	push	{r7}
 8005f7c:	b083      	sub	sp, #12
 8005f7e:	af00      	add	r7, sp, #0
 8005f80:	6078      	str	r0, [r7, #4]
    return telecontrol->controller_information.controller_percentage;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	795b      	ldrb	r3, [r3, #5]
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	370c      	adds	r7, #12
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f90:	4770      	bx	lr
	...

08005f94 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8005f98:	4b0d      	ldr	r3, [pc, #52]	@ (8005fd0 <MX_CRC_Init+0x3c>)
 8005f9a:	4a0e      	ldr	r2, [pc, #56]	@ (8005fd4 <MX_CRC_Init+0x40>)
 8005f9c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8005f9e:	4b0c      	ldr	r3, [pc, #48]	@ (8005fd0 <MX_CRC_Init+0x3c>)
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8005fa4:	4b0a      	ldr	r3, [pc, #40]	@ (8005fd0 <MX_CRC_Init+0x3c>)
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8005faa:	4b09      	ldr	r3, [pc, #36]	@ (8005fd0 <MX_CRC_Init+0x3c>)
 8005fac:	2200      	movs	r2, #0
 8005fae:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8005fb0:	4b07      	ldr	r3, [pc, #28]	@ (8005fd0 <MX_CRC_Init+0x3c>)
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8005fb6:	4b06      	ldr	r3, [pc, #24]	@ (8005fd0 <MX_CRC_Init+0x3c>)
 8005fb8:	2201      	movs	r2, #1
 8005fba:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8005fbc:	4804      	ldr	r0, [pc, #16]	@ (8005fd0 <MX_CRC_Init+0x3c>)
 8005fbe:	f002 facb 	bl	8008558 <HAL_CRC_Init>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d001      	beq.n	8005fcc <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8005fc8:	f000 fee0 	bl	8006d8c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8005fcc:	bf00      	nop
 8005fce:	bd80      	pop	{r7, pc}
 8005fd0:	20001d74 	.word	0x20001d74
 8005fd4:	40023000 	.word	0x40023000

08005fd8 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b085      	sub	sp, #20
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a0a      	ldr	r2, [pc, #40]	@ (8006010 <HAL_CRC_MspInit+0x38>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d10b      	bne.n	8006002 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8005fea:	4b0a      	ldr	r3, [pc, #40]	@ (8006014 <HAL_CRC_MspInit+0x3c>)
 8005fec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fee:	4a09      	ldr	r2, [pc, #36]	@ (8006014 <HAL_CRC_MspInit+0x3c>)
 8005ff0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005ff4:	6493      	str	r3, [r2, #72]	@ 0x48
 8005ff6:	4b07      	ldr	r3, [pc, #28]	@ (8006014 <HAL_CRC_MspInit+0x3c>)
 8005ff8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ffa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005ffe:	60fb      	str	r3, [r7, #12]
 8006000:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8006002:	bf00      	nop
 8006004:	3714      	adds	r7, #20
 8006006:	46bd      	mov	sp, r7
 8006008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600c:	4770      	bx	lr
 800600e:	bf00      	nop
 8006010:	40023000 	.word	0x40023000
 8006014:	40021000 	.word	0x40021000

08006018 <DWD_Init>:
#include "deadline_watchdog.h"
#include "FreeRTOS.h"
#include "task.h"

void DWD_Init(Deadline_Watchdog_t *hwd, TIM_HandleTypeDef *htim, uint32_t target_mask, DWD_Callback_t callback)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b084      	sub	sp, #16
 800601c:	af00      	add	r7, sp, #0
 800601e:	60f8      	str	r0, [r7, #12]
 8006020:	60b9      	str	r1, [r7, #8]
 8006022:	607a      	str	r2, [r7, #4]
 8006024:	603b      	str	r3, [r7, #0]
    hwd->htim = htim;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	68ba      	ldr	r2, [r7, #8]
 800602a:	601a      	str	r2, [r3, #0]
    hwd->target_mask = target_mask;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	687a      	ldr	r2, [r7, #4]
 8006030:	605a      	str	r2, [r3, #4]
    hwd->on_deadline_cb = callback;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	683a      	ldr	r2, [r7, #0]
 8006036:	60da      	str	r2, [r3, #12]

    hwd->current_mask = 0;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	2200      	movs	r2, #0
 800603c:	609a      	str	r2, [r3, #8]

    __HAL_TIM_SET_COUNTER(hwd->htim, 0);
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	2200      	movs	r2, #0
 8006046:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_CLEAR_FLAG(hwd->htim, TIM_FLAG_UPDATE);
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f06f 0201 	mvn.w	r2, #1
 8006052:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Start_IT(hwd->htim);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	4618      	mov	r0, r3
 800605a:	f005 fb5d 	bl	800b718 <HAL_TIM_Base_Start_IT>
}
 800605e:	bf00      	nop
 8006060:	3710      	adds	r7, #16
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}

08006066 <DWD_Notify>:

void DWD_Notify(Deadline_Watchdog_t *hwd, uint32_t flag)
{
 8006066:	b580      	push	{r7, lr}
 8006068:	b082      	sub	sp, #8
 800606a:	af00      	add	r7, sp, #0
 800606c:	6078      	str	r0, [r7, #4]
 800606e:	6039      	str	r1, [r7, #0]
    taskENTER_CRITICAL();
 8006070:	f00b fd1c 	bl	8011aac <vPortEnterCritical>
    hwd->current_mask |= flag;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	689a      	ldr	r2, [r3, #8]
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	431a      	orrs	r2, r3
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	609a      	str	r2, [r3, #8]
    if (hwd->current_mask == hwd->target_mask)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	689a      	ldr	r2, [r3, #8]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	429a      	cmp	r2, r3
 800608a:	d107      	bne.n	800609c <DWD_Notify+0x36>
    {
        hwd->current_mask = 0;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2200      	movs	r2, #0
 8006090:	609a      	str	r2, [r3, #8]
        __HAL_TIM_SET_COUNTER(hwd->htim, 0);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	2200      	movs	r2, #0
 800609a:	625a      	str	r2, [r3, #36]	@ 0x24
    }
    taskEXIT_CRITICAL();
 800609c:	f00b fd38 	bl	8011b10 <vPortExitCritical>
}
 80060a0:	bf00      	nop
 80060a2:	3708      	adds	r7, #8
 80060a4:	46bd      	mov	sp, r7
 80060a6:	bd80      	pop	{r7, pc}

080060a8 <DWD_CheckStatus>:

void DWD_CheckStatus(Deadline_Watchdog_t *hwd, TIM_HandleTypeDef *htim_irq)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b082      	sub	sp, #8
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
 80060b0:	6039      	str	r1, [r7, #0]
    if (htim_irq->Instance == hwd->htim->Instance)
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	681a      	ldr	r2, [r3, #0]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	429a      	cmp	r2, r3
 80060be:	d10b      	bne.n	80060d8 <DWD_CheckStatus+0x30>
    {
        HAL_TIM_Base_Stop_IT(hwd->htim);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4618      	mov	r0, r3
 80060c6:	f005 fb9f 	bl	800b808 <HAL_TIM_Base_Stop_IT>

        if (hwd->on_deadline_cb != NULL)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	68db      	ldr	r3, [r3, #12]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d002      	beq.n	80060d8 <DWD_CheckStatus+0x30>
        {
            hwd->on_deadline_cb();
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	68db      	ldr	r3, [r3, #12]
 80060d6:	4798      	blx	r3
        }
    }
}
 80060d8:	bf00      	nop
 80060da:	3708      	adds	r7, #8
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}

080060e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b082      	sub	sp, #8
 80060e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80060e6:	4b16      	ldr	r3, [pc, #88]	@ (8006140 <MX_DMA_Init+0x60>)
 80060e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060ea:	4a15      	ldr	r2, [pc, #84]	@ (8006140 <MX_DMA_Init+0x60>)
 80060ec:	f043 0304 	orr.w	r3, r3, #4
 80060f0:	6493      	str	r3, [r2, #72]	@ 0x48
 80060f2:	4b13      	ldr	r3, [pc, #76]	@ (8006140 <MX_DMA_Init+0x60>)
 80060f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060f6:	f003 0304 	and.w	r3, r3, #4
 80060fa:	607b      	str	r3, [r7, #4]
 80060fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80060fe:	4b10      	ldr	r3, [pc, #64]	@ (8006140 <MX_DMA_Init+0x60>)
 8006100:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006102:	4a0f      	ldr	r2, [pc, #60]	@ (8006140 <MX_DMA_Init+0x60>)
 8006104:	f043 0301 	orr.w	r3, r3, #1
 8006108:	6493      	str	r3, [r2, #72]	@ 0x48
 800610a:	4b0d      	ldr	r3, [pc, #52]	@ (8006140 <MX_DMA_Init+0x60>)
 800610c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800610e:	f003 0301 	and.w	r3, r3, #1
 8006112:	603b      	str	r3, [r7, #0]
 8006114:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8006116:	2200      	movs	r2, #0
 8006118:	2105      	movs	r1, #5
 800611a:	200b      	movs	r0, #11
 800611c:	f002 f9f4 	bl	8008508 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8006120:	200b      	movs	r0, #11
 8006122:	f002 fa0b 	bl	800853c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8006126:	2200      	movs	r2, #0
 8006128:	2105      	movs	r1, #5
 800612a:	200c      	movs	r0, #12
 800612c:	f002 f9ec 	bl	8008508 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8006130:	200c      	movs	r0, #12
 8006132:	f002 fa03 	bl	800853c <HAL_NVIC_EnableIRQ>

}
 8006136:	bf00      	nop
 8006138:	3708      	adds	r7, #8
 800613a:	46bd      	mov	sp, r7
 800613c:	bd80      	pop	{r7, pc}
 800613e:	bf00      	nop
 8006140:	40021000 	.word	0x40021000

08006144 <DWT_Delay_Init>:
#include "dwt_delay.h"

static uint8_t s_ready = 0;

dwt_status_t DWT_Delay_Init(void)
{
 8006144:	b480      	push	{r7}
 8006146:	b085      	sub	sp, #20
 8006148:	af00      	add	r7, sp, #0
#if defined(DWT) && defined(CoreDebug) && defined(CoreDebug_DEMCR_TRCENA_Msk) && defined(DWT_CTRL_CYCCNTENA_Msk)
    /* abilita trace */
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800614a:	4b1a      	ldr	r3, [pc, #104]	@ (80061b4 <DWT_Delay_Init+0x70>)
 800614c:	68db      	ldr	r3, [r3, #12]
 800614e:	4a19      	ldr	r2, [pc, #100]	@ (80061b4 <DWT_Delay_Init+0x70>)
 8006150:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006154:	60d3      	str	r3, [r2, #12]

    /* reset + enable cycle counter */
    DWT->CYCCNT = 0;
 8006156:	4b18      	ldr	r3, [pc, #96]	@ (80061b8 <DWT_Delay_Init+0x74>)
 8006158:	2200      	movs	r2, #0
 800615a:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800615c:	4b16      	ldr	r3, [pc, #88]	@ (80061b8 <DWT_Delay_Init+0x74>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a15      	ldr	r2, [pc, #84]	@ (80061b8 <DWT_Delay_Init+0x74>)
 8006162:	f043 0301 	orr.w	r3, r3, #1
 8006166:	6013      	str	r3, [r2, #0]

    /* verifica: su alcuni target potrebbe essere bloccato */
    uint32_t before = DWT->CYCCNT;
 8006168:	4b13      	ldr	r3, [pc, #76]	@ (80061b8 <DWT_Delay_Init+0x74>)
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	60fb      	str	r3, [r7, #12]
    for (volatile int i = 0; i < 64; i++) { __NOP(); }
 800616e:	2300      	movs	r3, #0
 8006170:	607b      	str	r3, [r7, #4]
 8006172:	e003      	b.n	800617c <DWT_Delay_Init+0x38>
 8006174:	bf00      	nop
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	3301      	adds	r3, #1
 800617a:	607b      	str	r3, [r7, #4]
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2b3f      	cmp	r3, #63	@ 0x3f
 8006180:	ddf8      	ble.n	8006174 <DWT_Delay_Init+0x30>
    uint32_t after = DWT->CYCCNT;
 8006182:	4b0d      	ldr	r3, [pc, #52]	@ (80061b8 <DWT_Delay_Init+0x74>)
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	60bb      	str	r3, [r7, #8]

    s_ready = (after != before) ? 1U : 0U;
 8006188:	68ba      	ldr	r2, [r7, #8]
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	429a      	cmp	r2, r3
 800618e:	d001      	beq.n	8006194 <DWT_Delay_Init+0x50>
 8006190:	2201      	movs	r2, #1
 8006192:	e000      	b.n	8006196 <DWT_Delay_Init+0x52>
 8006194:	2200      	movs	r2, #0
 8006196:	4b09      	ldr	r3, [pc, #36]	@ (80061bc <DWT_Delay_Init+0x78>)
 8006198:	701a      	strb	r2, [r3, #0]
    return s_ready ? DWT_OK : DWT_ERR_UNSUPPORTED;
 800619a:	4b08      	ldr	r3, [pc, #32]	@ (80061bc <DWT_Delay_Init+0x78>)
 800619c:	781b      	ldrb	r3, [r3, #0]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	bf0c      	ite	eq
 80061a2:	2301      	moveq	r3, #1
 80061a4:	2300      	movne	r3, #0
 80061a6:	b2db      	uxtb	r3, r3
#else
    (void)0;
    return DWT_ERR_UNSUPPORTED;
#endif
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	3714      	adds	r7, #20
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr
 80061b4:	e000edf0 	.word	0xe000edf0
 80061b8:	e0001000 	.word	0xe0001000
 80061bc:	20001d98 	.word	0x20001d98

080061c0 <DWT_Delay_IsReady>:

uint8_t DWT_Delay_IsReady(void)
{
 80061c0:	b480      	push	{r7}
 80061c2:	af00      	add	r7, sp, #0
#if defined(DWT) && defined(DWT_CTRL_CYCCNTENA_Msk)
    return (uint8_t)(s_ready && (DWT->CTRL & DWT_CTRL_CYCCNTENA_Msk));
 80061c4:	4b09      	ldr	r3, [pc, #36]	@ (80061ec <DWT_Delay_IsReady+0x2c>)
 80061c6:	781b      	ldrb	r3, [r3, #0]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d007      	beq.n	80061dc <DWT_Delay_IsReady+0x1c>
 80061cc:	4b08      	ldr	r3, [pc, #32]	@ (80061f0 <DWT_Delay_IsReady+0x30>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f003 0301 	and.w	r3, r3, #1
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d001      	beq.n	80061dc <DWT_Delay_IsReady+0x1c>
 80061d8:	2301      	movs	r3, #1
 80061da:	e000      	b.n	80061de <DWT_Delay_IsReady+0x1e>
 80061dc:	2300      	movs	r3, #0
 80061de:	b2db      	uxtb	r3, r3
#else
    return 0;
#endif
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	46bd      	mov	sp, r7
 80061e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e8:	4770      	bx	lr
 80061ea:	bf00      	nop
 80061ec:	20001d98 	.word	0x20001d98
 80061f0:	e0001000 	.word	0xe0001000

080061f4 <dwt_delay_cycles>:

static inline void dwt_delay_cycles(uint32_t cycles)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b085      	sub	sp, #20
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 80061fc:	4b08      	ldr	r3, [pc, #32]	@ (8006220 <dwt_delay_cycles+0x2c>)
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	60fb      	str	r3, [r7, #12]
    while ((uint32_t)(DWT->CYCCNT - start) < cycles) { }
 8006202:	bf00      	nop
 8006204:	4b06      	ldr	r3, [pc, #24]	@ (8006220 <dwt_delay_cycles+0x2c>)
 8006206:	685a      	ldr	r2, [r3, #4]
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	1ad3      	subs	r3, r2, r3
 800620c:	687a      	ldr	r2, [r7, #4]
 800620e:	429a      	cmp	r2, r3
 8006210:	d8f8      	bhi.n	8006204 <dwt_delay_cycles+0x10>
}
 8006212:	bf00      	nop
 8006214:	bf00      	nop
 8006216:	3714      	adds	r7, #20
 8006218:	46bd      	mov	sp, r7
 800621a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621e:	4770      	bx	lr
 8006220:	e0001000 	.word	0xe0001000

08006224 <DWT_Delay_us>:

dwt_status_t DWT_Delay_us(uint32_t us)
{
 8006224:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006228:	b084      	sub	sp, #16
 800622a:	af00      	add	r7, sp, #0
 800622c:	6078      	str	r0, [r7, #4]
    if (!DWT_Delay_IsReady()) return DWT_ERR_NOT_READY;
 800622e:	f7ff ffc7 	bl	80061c0 <DWT_Delay_IsReady>
 8006232:	4603      	mov	r3, r0
 8006234:	2b00      	cmp	r3, #0
 8006236:	d101      	bne.n	800623c <DWT_Delay_us+0x18>
 8006238:	2302      	movs	r3, #2
 800623a:	e02b      	b.n	8006294 <DWT_Delay_us+0x70>

    /* evita overflow in moltiplicazione: usa 64-bit */
    uint64_t cycles = ((uint64_t)SystemCoreClock * (uint64_t)us) / 1000000ULL;
 800623c:	4b18      	ldr	r3, [pc, #96]	@ (80062a0 <DWT_Delay_us+0x7c>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	2200      	movs	r2, #0
 8006242:	469a      	mov	sl, r3
 8006244:	4693      	mov	fp, r2
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2200      	movs	r2, #0
 800624a:	4698      	mov	r8, r3
 800624c:	4691      	mov	r9, r2
 800624e:	fb08 f20b 	mul.w	r2, r8, fp
 8006252:	fb0a f309 	mul.w	r3, sl, r9
 8006256:	4413      	add	r3, r2
 8006258:	fbaa 4508 	umull	r4, r5, sl, r8
 800625c:	442b      	add	r3, r5
 800625e:	461d      	mov	r5, r3
 8006260:	4a10      	ldr	r2, [pc, #64]	@ (80062a4 <DWT_Delay_us+0x80>)
 8006262:	f04f 0300 	mov.w	r3, #0
 8006266:	4620      	mov	r0, r4
 8006268:	4629      	mov	r1, r5
 800626a:	f7fa fcc5 	bl	8000bf8 <__aeabi_uldivmod>
 800626e:	4602      	mov	r2, r0
 8006270:	460b      	mov	r3, r1
 8006272:	e9c7 2302 	strd	r2, r3, [r7, #8]
    if (cycles == 0) cycles = 1;
 8006276:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800627a:	4313      	orrs	r3, r2
 800627c:	d105      	bne.n	800628a <DWT_Delay_us+0x66>
 800627e:	f04f 0201 	mov.w	r2, #1
 8006282:	f04f 0300 	mov.w	r3, #0
 8006286:	e9c7 2302 	strd	r2, r3, [r7, #8]

    dwt_delay_cycles((uint32_t)cycles);
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	4618      	mov	r0, r3
 800628e:	f7ff ffb1 	bl	80061f4 <dwt_delay_cycles>
    return DWT_OK;
 8006292:	2300      	movs	r3, #0
}
 8006294:	4618      	mov	r0, r3
 8006296:	3710      	adds	r7, #16
 8006298:	46bd      	mov	sp, r7
 800629a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800629e:	bf00      	nop
 80062a0:	20000004 	.word	0x20000004
 80062a4:	000f4240 	.word	0x000f4240

080062a8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b088      	sub	sp, #32
 80062ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80062ae:	f107 030c 	add.w	r3, r7, #12
 80062b2:	2200      	movs	r2, #0
 80062b4:	601a      	str	r2, [r3, #0]
 80062b6:	605a      	str	r2, [r3, #4]
 80062b8:	609a      	str	r2, [r3, #8]
 80062ba:	60da      	str	r2, [r3, #12]
 80062bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80062be:	4b2f      	ldr	r3, [pc, #188]	@ (800637c <MX_GPIO_Init+0xd4>)
 80062c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062c2:	4a2e      	ldr	r2, [pc, #184]	@ (800637c <MX_GPIO_Init+0xd4>)
 80062c4:	f043 0304 	orr.w	r3, r3, #4
 80062c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80062ca:	4b2c      	ldr	r3, [pc, #176]	@ (800637c <MX_GPIO_Init+0xd4>)
 80062cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062ce:	f003 0304 	and.w	r3, r3, #4
 80062d2:	60bb      	str	r3, [r7, #8]
 80062d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80062d6:	4b29      	ldr	r3, [pc, #164]	@ (800637c <MX_GPIO_Init+0xd4>)
 80062d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062da:	4a28      	ldr	r2, [pc, #160]	@ (800637c <MX_GPIO_Init+0xd4>)
 80062dc:	f043 0301 	orr.w	r3, r3, #1
 80062e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80062e2:	4b26      	ldr	r3, [pc, #152]	@ (800637c <MX_GPIO_Init+0xd4>)
 80062e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062e6:	f003 0301 	and.w	r3, r3, #1
 80062ea:	607b      	str	r3, [r7, #4]
 80062ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80062ee:	4b23      	ldr	r3, [pc, #140]	@ (800637c <MX_GPIO_Init+0xd4>)
 80062f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062f2:	4a22      	ldr	r2, [pc, #136]	@ (800637c <MX_GPIO_Init+0xd4>)
 80062f4:	f043 0302 	orr.w	r3, r3, #2
 80062f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80062fa:	4b20      	ldr	r3, [pc, #128]	@ (800637c <MX_GPIO_Init+0xd4>)
 80062fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062fe:	f003 0302 	and.w	r3, r3, #2
 8006302:	603b      	str	r3, [r7, #0]
 8006304:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TRIG_LEFT_Pin|TRIG_CENTER_Pin|TRIG_RIGHT_Pin|SELECT_Pin
 8006306:	2200      	movs	r2, #0
 8006308:	21d3      	movs	r1, #211	@ 0xd3
 800630a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800630e:	f003 f803 	bl	8009318 <HAL_GPIO_WritePin>
                          |RELAY_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MTALK_Pin|SESSION_Pin, GPIO_PIN_RESET);
 8006312:	2200      	movs	r2, #0
 8006314:	f44f 6120 	mov.w	r1, #2560	@ 0xa00
 8006318:	4819      	ldr	r0, [pc, #100]	@ (8006380 <MX_GPIO_Init+0xd8>)
 800631a:	f002 fffd 	bl	8009318 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : TRIG_LEFT_Pin TRIG_CENTER_Pin TRIG_RIGHT_Pin SELECT_Pin
                           RELAY_Pin */
  GPIO_InitStruct.Pin = TRIG_LEFT_Pin|TRIG_CENTER_Pin|TRIG_RIGHT_Pin|SELECT_Pin
 800631e:	23d3      	movs	r3, #211	@ 0xd3
 8006320:	60fb      	str	r3, [r7, #12]
                          |RELAY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006322:	2301      	movs	r3, #1
 8006324:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006326:	2300      	movs	r3, #0
 8006328:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800632a:	2300      	movs	r3, #0
 800632c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800632e:	f107 030c 	add.w	r3, r7, #12
 8006332:	4619      	mov	r1, r3
 8006334:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006338:	f002 fe54 	bl	8008fe4 <HAL_GPIO_Init>

  /*Configure GPIO pin : STALK_Pin */
  GPIO_InitStruct.Pin = STALK_Pin;
 800633c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006340:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006342:	2300      	movs	r3, #0
 8006344:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8006346:	2302      	movs	r3, #2
 8006348:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(STALK_GPIO_Port, &GPIO_InitStruct);
 800634a:	f107 030c 	add.w	r3, r7, #12
 800634e:	4619      	mov	r1, r3
 8006350:	480b      	ldr	r0, [pc, #44]	@ (8006380 <MX_GPIO_Init+0xd8>)
 8006352:	f002 fe47 	bl	8008fe4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MTALK_Pin SESSION_Pin */
  GPIO_InitStruct.Pin = MTALK_Pin|SESSION_Pin;
 8006356:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800635a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800635c:	2301      	movs	r3, #1
 800635e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006360:	2300      	movs	r3, #0
 8006362:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006364:	2300      	movs	r3, #0
 8006366:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006368:	f107 030c 	add.w	r3, r7, #12
 800636c:	4619      	mov	r1, r3
 800636e:	4804      	ldr	r0, [pc, #16]	@ (8006380 <MX_GPIO_Init+0xd8>)
 8006370:	f002 fe38 	bl	8008fe4 <HAL_GPIO_Init>

}
 8006374:	bf00      	nop
 8006376:	3720      	adds	r7, #32
 8006378:	46bd      	mov	sp, r7
 800637a:	bd80      	pop	{r7, pc}
 800637c:	40021000 	.word	0x40021000
 8006380:	48000800 	.word	0x48000800

08006384 <tim_to_active>:
static hcsr04_t *ic_map[16];



static uint32_t tim_to_active(uint32_t ch)
{
 8006384:	b480      	push	{r7}
 8006386:	b083      	sub	sp, #12
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
    switch (ch) {
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2b0c      	cmp	r3, #12
 8006390:	d824      	bhi.n	80063dc <tim_to_active+0x58>
 8006392:	a201      	add	r2, pc, #4	@ (adr r2, 8006398 <tim_to_active+0x14>)
 8006394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006398:	080063cd 	.word	0x080063cd
 800639c:	080063dd 	.word	0x080063dd
 80063a0:	080063dd 	.word	0x080063dd
 80063a4:	080063dd 	.word	0x080063dd
 80063a8:	080063d1 	.word	0x080063d1
 80063ac:	080063dd 	.word	0x080063dd
 80063b0:	080063dd 	.word	0x080063dd
 80063b4:	080063dd 	.word	0x080063dd
 80063b8:	080063d5 	.word	0x080063d5
 80063bc:	080063dd 	.word	0x080063dd
 80063c0:	080063dd 	.word	0x080063dd
 80063c4:	080063dd 	.word	0x080063dd
 80063c8:	080063d9 	.word	0x080063d9
        case TIM_CHANNEL_1: return HAL_TIM_ACTIVE_CHANNEL_1;
 80063cc:	2301      	movs	r3, #1
 80063ce:	e006      	b.n	80063de <tim_to_active+0x5a>
        case TIM_CHANNEL_2: return HAL_TIM_ACTIVE_CHANNEL_2;
 80063d0:	2302      	movs	r3, #2
 80063d2:	e004      	b.n	80063de <tim_to_active+0x5a>
        case TIM_CHANNEL_3: return HAL_TIM_ACTIVE_CHANNEL_3;
 80063d4:	2304      	movs	r3, #4
 80063d6:	e002      	b.n	80063de <tim_to_active+0x5a>
        case TIM_CHANNEL_4: return HAL_TIM_ACTIVE_CHANNEL_4;
 80063d8:	2308      	movs	r3, #8
 80063da:	e000      	b.n	80063de <tim_to_active+0x5a>
        default: return 0;
 80063dc:	2300      	movs	r3, #0
    }
}
 80063de:	4618      	mov	r0, r3
 80063e0:	370c      	adds	r7, #12
 80063e2:	46bd      	mov	sp, r7
 80063e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e8:	4770      	bx	lr
 80063ea:	bf00      	nop

080063ec <pulse_ticks>:

static inline uint32_t pulse_ticks(const hcsr04_t *s)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b085      	sub	sp, #20
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(s->cfg.htim);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063fc:	60fb      	str	r3, [r7, #12]
    if (s->t_fall >= s->t_rise) return s->t_fall - s->t_rise;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6a1b      	ldr	r3, [r3, #32]
 8006406:	429a      	cmp	r2, r3
 8006408:	d305      	bcc.n	8006416 <pulse_ticks+0x2a>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6a1b      	ldr	r3, [r3, #32]
 8006412:	1ad3      	subs	r3, r2, r3
 8006414:	e007      	b.n	8006426 <pulse_ticks+0x3a>

    return (arr + 1U - s->t_rise) + s->t_fall;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6a1b      	ldr	r3, [r3, #32]
 800641a:	68fa      	ldr	r2, [r7, #12]
 800641c:	1ad2      	subs	r2, r2, r3
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006422:	4413      	add	r3, r2
 8006424:	3301      	adds	r3, #1
}
 8006426:	4618      	mov	r0, r3
 8006428:	3714      	adds	r7, #20
 800642a:	46bd      	mov	sp, r7
 800642c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006430:	4770      	bx	lr

08006432 <ticks_to_us>:

static inline uint32_t ticks_to_us(const hcsr04_t *s, uint32_t ticks)
{
 8006432:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006436:	b088      	sub	sp, #32
 8006438:	af00      	add	r7, sp, #0
 800643a:	61f8      	str	r0, [r7, #28]
 800643c:	61b9      	str	r1, [r7, #24]

    return (uint32_t)((uint64_t)ticks * 1000000ULL / (uint64_t)s->cfg.timer_hz);
 800643e:	69bb      	ldr	r3, [r7, #24]
 8006440:	2200      	movs	r2, #0
 8006442:	469a      	mov	sl, r3
 8006444:	4693      	mov	fp, r2
 8006446:	4652      	mov	r2, sl
 8006448:	465b      	mov	r3, fp
 800644a:	f04f 0000 	mov.w	r0, #0
 800644e:	f04f 0100 	mov.w	r1, #0
 8006452:	0159      	lsls	r1, r3, #5
 8006454:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006458:	0150      	lsls	r0, r2, #5
 800645a:	4602      	mov	r2, r0
 800645c:	460b      	mov	r3, r1
 800645e:	ebb2 040a 	subs.w	r4, r2, sl
 8006462:	eb63 050b 	sbc.w	r5, r3, fp
 8006466:	f04f 0200 	mov.w	r2, #0
 800646a:	f04f 0300 	mov.w	r3, #0
 800646e:	026b      	lsls	r3, r5, #9
 8006470:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8006474:	0262      	lsls	r2, r4, #9
 8006476:	4614      	mov	r4, r2
 8006478:	461d      	mov	r5, r3
 800647a:	eb14 080a 	adds.w	r8, r4, sl
 800647e:	eb45 090b 	adc.w	r9, r5, fp
 8006482:	f04f 0200 	mov.w	r2, #0
 8006486:	f04f 0300 	mov.w	r3, #0
 800648a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800648e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006492:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006496:	ebb2 0108 	subs.w	r1, r2, r8
 800649a:	6039      	str	r1, [r7, #0]
 800649c:	eb63 0309 	sbc.w	r3, r3, r9
 80064a0:	607b      	str	r3, [r7, #4]
 80064a2:	e9d7 1200 	ldrd	r1, r2, [r7]
 80064a6:	460b      	mov	r3, r1
 80064a8:	eb13 030a 	adds.w	r3, r3, sl
 80064ac:	613b      	str	r3, [r7, #16]
 80064ae:	4613      	mov	r3, r2
 80064b0:	eb43 030b 	adc.w	r3, r3, fp
 80064b4:	617b      	str	r3, [r7, #20]
 80064b6:	69fb      	ldr	r3, [r7, #28]
 80064b8:	691b      	ldr	r3, [r3, #16]
 80064ba:	2200      	movs	r2, #0
 80064bc:	60bb      	str	r3, [r7, #8]
 80064be:	60fa      	str	r2, [r7, #12]
 80064c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80064c4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80064c8:	f7fa fb96 	bl	8000bf8 <__aeabi_uldivmod>
 80064cc:	4602      	mov	r2, r0
 80064ce:	460b      	mov	r3, r1
 80064d0:	4613      	mov	r3, r2
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	3720      	adds	r7, #32
 80064d6:	46bd      	mov	sp, r7
 80064d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080064dc <us_to_cm>:

static inline uint16_t us_to_cm(uint32_t us)
{
 80064dc:	b480      	push	{r7}
 80064de:	b083      	sub	sp, #12
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]

    return (uint16_t)((us + 29U) / 58U);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	331d      	adds	r3, #29
 80064e8:	4a05      	ldr	r2, [pc, #20]	@ (8006500 <us_to_cm+0x24>)
 80064ea:	fba2 2303 	umull	r2, r3, r2, r3
 80064ee:	095b      	lsrs	r3, r3, #5
 80064f0:	b29b      	uxth	r3, r3
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	370c      	adds	r7, #12
 80064f6:	46bd      	mov	sp, r7
 80064f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fc:	4770      	bx	lr
 80064fe:	bf00      	nop
 8006500:	8d3dcb09 	.word	0x8d3dcb09

08006504 <trigger_pulse_10us>:

static inline void trigger_pulse_10us(const hcsr04_t *s)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b082      	sub	sp, #8
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(s->cfg.trig_port, s->cfg.trig_pin, GPIO_PIN_SET);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6898      	ldr	r0, [r3, #8]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	899b      	ldrh	r3, [r3, #12]
 8006514:	2201      	movs	r2, #1
 8006516:	4619      	mov	r1, r3
 8006518:	f002 fefe 	bl	8009318 <HAL_GPIO_WritePin>
    s->cfg.delay_us(10);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	699b      	ldr	r3, [r3, #24]
 8006520:	200a      	movs	r0, #10
 8006522:	4798      	blx	r3
    HAL_GPIO_WritePin(s->cfg.trig_port, s->cfg.trig_pin, GPIO_PIN_RESET);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6898      	ldr	r0, [r3, #8]
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	899b      	ldrh	r3, [r3, #12]
 800652c:	2200      	movs	r2, #0
 800652e:	4619      	mov	r1, r3
 8006530:	f002 fef2 	bl	8009318 <HAL_GPIO_WritePin>
}
 8006534:	bf00      	nop
 8006536:	3708      	adds	r7, #8
 8006538:	46bd      	mov	sp, r7
 800653a:	bd80      	pop	{r7, pc}

0800653c <HCSR04_Init>:



hcsr04_status_t HCSR04_Init(hcsr04_t *s, const hcsr04_cfg_t *cfg)
{
 800653c:	b5b0      	push	{r4, r5, r7, lr}
 800653e:	b084      	sub	sp, #16
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
 8006544:	6039      	str	r1, [r7, #0]
    if (!s || !cfg || !cfg->htim || !cfg->trig_port || !cfg->delay_us || cfg->timer_hz == 0)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d012      	beq.n	8006572 <HCSR04_Init+0x36>
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d00f      	beq.n	8006572 <HCSR04_Init+0x36>
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d00b      	beq.n	8006572 <HCSR04_Init+0x36>
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d007      	beq.n	8006572 <HCSR04_Init+0x36>
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	699b      	ldr	r3, [r3, #24]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d003      	beq.n	8006572 <HCSR04_Init+0x36>
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	691b      	ldr	r3, [r3, #16]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d101      	bne.n	8006576 <HCSR04_Init+0x3a>
        return HCSR04_ERR_BAD_PARAM;
 8006572:	2301      	movs	r3, #1
 8006574:	e095      	b.n	80066a2 <HCSR04_Init+0x166>

    s->cfg = *cfg;
 8006576:	687a      	ldr	r2, [r7, #4]
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	4614      	mov	r4, r2
 800657c:	461d      	mov	r5, r3
 800657e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006580:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006582:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006586:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    s->state = HCSR04_IDLE;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2200      	movs	r2, #0
 800658e:	771a      	strb	r2, [r3, #28]
    s->t_rise = 0;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2200      	movs	r2, #0
 8006594:	621a      	str	r2, [r3, #32]
    s->t_fall = 0;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2200      	movs	r2, #0
 800659a:	625a      	str	r2, [r3, #36]	@ 0x24
    s->last_status = HCSR04_ERR_NOT_READY;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2204      	movs	r2, #4
 80065a0:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

    uint32_t active = tim_to_active(cfg->channel);
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	4618      	mov	r0, r3
 80065aa:	f7ff feeb 	bl	8006384 <tim_to_active>
 80065ae:	60f8      	str	r0, [r7, #12]
    if (active == 0) return HCSR04_ERR_BAD_PARAM;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d101      	bne.n	80065ba <HCSR04_Init+0x7e>
 80065b6:	2301      	movs	r3, #1
 80065b8:	e073      	b.n	80066a2 <HCSR04_Init+0x166>
    ic_map[active] = s;
 80065ba:	493c      	ldr	r1, [pc, #240]	@ (80066ac <HCSR04_Init+0x170>)
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	687a      	ldr	r2, [r7, #4]
 80065c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    HAL_TIM_IC_Start_IT(cfg->htim, cfg->channel);
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	681a      	ldr	r2, [r3, #0]
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	4619      	mov	r1, r3
 80065ce:	4610      	mov	r0, r2
 80065d0:	f005 fba6 	bl	800bd20 <HAL_TIM_IC_Start_IT>
    __HAL_TIM_SET_CAPTUREPOLARITY(cfg->htim, cfg->channel, TIM_INPUTCHANNELPOLARITY_RISING);
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d10a      	bne.n	80065f2 <HCSR04_Init+0xb6>
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	6a1a      	ldr	r2, [r3, #32]
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f022 020a 	bic.w	r2, r2, #10
 80065ee:	621a      	str	r2, [r3, #32]
 80065f0:	e027      	b.n	8006642 <HCSR04_Init+0x106>
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	2b04      	cmp	r3, #4
 80065f8:	d10a      	bne.n	8006610 <HCSR04_Init+0xd4>
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	6a1b      	ldr	r3, [r3, #32]
 8006602:	683a      	ldr	r2, [r7, #0]
 8006604:	6812      	ldr	r2, [r2, #0]
 8006606:	6812      	ldr	r2, [r2, #0]
 8006608:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800660c:	6213      	str	r3, [r2, #32]
 800660e:	e018      	b.n	8006642 <HCSR04_Init+0x106>
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	685b      	ldr	r3, [r3, #4]
 8006614:	2b08      	cmp	r3, #8
 8006616:	d10a      	bne.n	800662e <HCSR04_Init+0xf2>
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	6a1b      	ldr	r3, [r3, #32]
 8006620:	683a      	ldr	r2, [r7, #0]
 8006622:	6812      	ldr	r2, [r2, #0]
 8006624:	6812      	ldr	r2, [r2, #0]
 8006626:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800662a:	6213      	str	r3, [r2, #32]
 800662c:	e009      	b.n	8006642 <HCSR04_Init+0x106>
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	6a1b      	ldr	r3, [r3, #32]
 8006636:	683a      	ldr	r2, [r7, #0]
 8006638:	6812      	ldr	r2, [r2, #0]
 800663a:	6812      	ldr	r2, [r2, #0]
 800663c:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006640:	6213      	str	r3, [r2, #32]
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d108      	bne.n	800665c <HCSR04_Init+0x120>
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	681a      	ldr	r2, [r3, #0]
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	6a12      	ldr	r2, [r2, #32]
 8006658:	621a      	str	r2, [r3, #32]
 800665a:	e021      	b.n	80066a0 <HCSR04_Init+0x164>
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	2b04      	cmp	r3, #4
 8006662:	d108      	bne.n	8006676 <HCSR04_Init+0x13a>
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	683a      	ldr	r2, [r7, #0]
 800666c:	6812      	ldr	r2, [r2, #0]
 800666e:	6812      	ldr	r2, [r2, #0]
 8006670:	6a1b      	ldr	r3, [r3, #32]
 8006672:	6213      	str	r3, [r2, #32]
 8006674:	e014      	b.n	80066a0 <HCSR04_Init+0x164>
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	685b      	ldr	r3, [r3, #4]
 800667a:	2b08      	cmp	r3, #8
 800667c:	d108      	bne.n	8006690 <HCSR04_Init+0x154>
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	683a      	ldr	r2, [r7, #0]
 8006686:	6812      	ldr	r2, [r2, #0]
 8006688:	6812      	ldr	r2, [r2, #0]
 800668a:	6a1b      	ldr	r3, [r3, #32]
 800668c:	6213      	str	r3, [r2, #32]
 800668e:	e007      	b.n	80066a0 <HCSR04_Init+0x164>
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	683a      	ldr	r2, [r7, #0]
 8006698:	6812      	ldr	r2, [r2, #0]
 800669a:	6812      	ldr	r2, [r2, #0]
 800669c:	6a1b      	ldr	r3, [r3, #32]
 800669e:	6213      	str	r3, [r2, #32]

    return HCSR04_OK;
 80066a0:	2300      	movs	r3, #0
}
 80066a2:	4618      	mov	r0, r3
 80066a4:	3710      	adds	r7, #16
 80066a6:	46bd      	mov	sp, r7
 80066a8:	bdb0      	pop	{r4, r5, r7, pc}
 80066aa:	bf00      	nop
 80066ac:	20001d9c 	.word	0x20001d9c

080066b0 <HCSR04_Start>:

hcsr04_status_t HCSR04_Start(hcsr04_t *s)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b082      	sub	sp, #8
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
    if (!s) return HCSR04_ERR_BAD_PARAM;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d101      	bne.n	80066c2 <HCSR04_Start+0x12>
 80066be:	2301      	movs	r3, #1
 80066c0:	e077      	b.n	80067b2 <HCSR04_Start+0x102>
    if (s->state != HCSR04_IDLE) return HCSR04_ERR_BUSY;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	7f1b      	ldrb	r3, [r3, #28]
 80066c6:	b2db      	uxtb	r3, r3
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d001      	beq.n	80066d0 <HCSR04_Start+0x20>
 80066cc:	2302      	movs	r3, #2
 80066ce:	e070      	b.n	80067b2 <HCSR04_Start+0x102>

    s->last_status = HCSR04_ERR_NOT_READY;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2204      	movs	r2, #4
 80066d4:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    s->state = HCSR04_WAIT_RISE;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2201      	movs	r2, #1
 80066dc:	771a      	strb	r2, [r3, #28]


    __HAL_TIM_SET_CAPTUREPOLARITY(s->cfg.htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_RISING);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	685b      	ldr	r3, [r3, #4]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d10a      	bne.n	80066fc <HCSR04_Start+0x4c>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	6a1a      	ldr	r2, [r3, #32]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f022 020a 	bic.w	r2, r2, #10
 80066f8:	621a      	str	r2, [r3, #32]
 80066fa:	e027      	b.n	800674c <HCSR04_Start+0x9c>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	685b      	ldr	r3, [r3, #4]
 8006700:	2b04      	cmp	r3, #4
 8006702:	d10a      	bne.n	800671a <HCSR04_Start+0x6a>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	6a1b      	ldr	r3, [r3, #32]
 800670c:	687a      	ldr	r2, [r7, #4]
 800670e:	6812      	ldr	r2, [r2, #0]
 8006710:	6812      	ldr	r2, [r2, #0]
 8006712:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006716:	6213      	str	r3, [r2, #32]
 8006718:	e018      	b.n	800674c <HCSR04_Start+0x9c>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	685b      	ldr	r3, [r3, #4]
 800671e:	2b08      	cmp	r3, #8
 8006720:	d10a      	bne.n	8006738 <HCSR04_Start+0x88>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	6a1b      	ldr	r3, [r3, #32]
 800672a:	687a      	ldr	r2, [r7, #4]
 800672c:	6812      	ldr	r2, [r2, #0]
 800672e:	6812      	ldr	r2, [r2, #0]
 8006730:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006734:	6213      	str	r3, [r2, #32]
 8006736:	e009      	b.n	800674c <HCSR04_Start+0x9c>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	6a1b      	ldr	r3, [r3, #32]
 8006740:	687a      	ldr	r2, [r7, #4]
 8006742:	6812      	ldr	r2, [r2, #0]
 8006744:	6812      	ldr	r2, [r2, #0]
 8006746:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800674a:	6213      	str	r3, [r2, #32]
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d108      	bne.n	8006766 <HCSR04_Start+0xb6>
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	6a12      	ldr	r2, [r2, #32]
 8006762:	621a      	str	r2, [r3, #32]
 8006764:	e021      	b.n	80067aa <HCSR04_Start+0xfa>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	685b      	ldr	r3, [r3, #4]
 800676a:	2b04      	cmp	r3, #4
 800676c:	d108      	bne.n	8006780 <HCSR04_Start+0xd0>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	687a      	ldr	r2, [r7, #4]
 8006776:	6812      	ldr	r2, [r2, #0]
 8006778:	6812      	ldr	r2, [r2, #0]
 800677a:	6a1b      	ldr	r3, [r3, #32]
 800677c:	6213      	str	r3, [r2, #32]
 800677e:	e014      	b.n	80067aa <HCSR04_Start+0xfa>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	2b08      	cmp	r3, #8
 8006786:	d108      	bne.n	800679a <HCSR04_Start+0xea>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	687a      	ldr	r2, [r7, #4]
 8006790:	6812      	ldr	r2, [r2, #0]
 8006792:	6812      	ldr	r2, [r2, #0]
 8006794:	6a1b      	ldr	r3, [r3, #32]
 8006796:	6213      	str	r3, [r2, #32]
 8006798:	e007      	b.n	80067aa <HCSR04_Start+0xfa>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	687a      	ldr	r2, [r7, #4]
 80067a2:	6812      	ldr	r2, [r2, #0]
 80067a4:	6812      	ldr	r2, [r2, #0]
 80067a6:	6a1b      	ldr	r3, [r3, #32]
 80067a8:	6213      	str	r3, [r2, #32]

    trigger_pulse_10us(s);
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f7ff feaa 	bl	8006504 <trigger_pulse_10us>
    return HCSR04_OK;
 80067b0:	2300      	movs	r3, #0
}
 80067b2:	4618      	mov	r0, r3
 80067b4:	3708      	adds	r7, #8
 80067b6:	46bd      	mov	sp, r7
 80067b8:	bd80      	pop	{r7, pc}

080067ba <HCSR04_GetDistanceCm>:

hcsr04_status_t HCSR04_GetDistanceCm(hcsr04_t *s, uint16_t *cm)
{
 80067ba:	b580      	push	{r7, lr}
 80067bc:	b084      	sub	sp, #16
 80067be:	af00      	add	r7, sp, #0
 80067c0:	6078      	str	r0, [r7, #4]
 80067c2:	6039      	str	r1, [r7, #0]
    if (!s || !cm) return HCSR04_ERR_BAD_PARAM;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d002      	beq.n	80067d0 <HCSR04_GetDistanceCm+0x16>
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d101      	bne.n	80067d4 <HCSR04_GetDistanceCm+0x1a>
 80067d0:	2301      	movs	r3, #1
 80067d2:	e0a1      	b.n	8006918 <HCSR04_GetDistanceCm+0x15e>


    if (s->state != HCSR04_IDLE) {
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	7f1b      	ldrb	r3, [r3, #28]
 80067d8:	b2db      	uxtb	r3, r3
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d072      	beq.n	80068c4 <HCSR04_GetDistanceCm+0x10a>

        s->state = HCSR04_IDLE;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2200      	movs	r2, #0
 80067e2:	771a      	strb	r2, [r3, #28]
        __HAL_TIM_SET_CAPTUREPOLARITY(s->cfg.htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_RISING);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d10a      	bne.n	8006802 <HCSR04_GetDistanceCm+0x48>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	6a1a      	ldr	r2, [r3, #32]
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f022 020a 	bic.w	r2, r2, #10
 80067fe:	621a      	str	r2, [r3, #32]
 8006800:	e027      	b.n	8006852 <HCSR04_GetDistanceCm+0x98>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	685b      	ldr	r3, [r3, #4]
 8006806:	2b04      	cmp	r3, #4
 8006808:	d10a      	bne.n	8006820 <HCSR04_GetDistanceCm+0x66>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	6a1b      	ldr	r3, [r3, #32]
 8006812:	687a      	ldr	r2, [r7, #4]
 8006814:	6812      	ldr	r2, [r2, #0]
 8006816:	6812      	ldr	r2, [r2, #0]
 8006818:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800681c:	6213      	str	r3, [r2, #32]
 800681e:	e018      	b.n	8006852 <HCSR04_GetDistanceCm+0x98>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	685b      	ldr	r3, [r3, #4]
 8006824:	2b08      	cmp	r3, #8
 8006826:	d10a      	bne.n	800683e <HCSR04_GetDistanceCm+0x84>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	6a1b      	ldr	r3, [r3, #32]
 8006830:	687a      	ldr	r2, [r7, #4]
 8006832:	6812      	ldr	r2, [r2, #0]
 8006834:	6812      	ldr	r2, [r2, #0]
 8006836:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800683a:	6213      	str	r3, [r2, #32]
 800683c:	e009      	b.n	8006852 <HCSR04_GetDistanceCm+0x98>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	6a1b      	ldr	r3, [r3, #32]
 8006846:	687a      	ldr	r2, [r7, #4]
 8006848:	6812      	ldr	r2, [r2, #0]
 800684a:	6812      	ldr	r2, [r2, #0]
 800684c:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006850:	6213      	str	r3, [r2, #32]
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	685b      	ldr	r3, [r3, #4]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d108      	bne.n	800686c <HCSR04_GetDistanceCm+0xb2>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	681a      	ldr	r2, [r3, #0]
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	6a12      	ldr	r2, [r2, #32]
 8006868:	621a      	str	r2, [r3, #32]
 800686a:	e021      	b.n	80068b0 <HCSR04_GetDistanceCm+0xf6>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	2b04      	cmp	r3, #4
 8006872:	d108      	bne.n	8006886 <HCSR04_GetDistanceCm+0xcc>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	687a      	ldr	r2, [r7, #4]
 800687c:	6812      	ldr	r2, [r2, #0]
 800687e:	6812      	ldr	r2, [r2, #0]
 8006880:	6a1b      	ldr	r3, [r3, #32]
 8006882:	6213      	str	r3, [r2, #32]
 8006884:	e014      	b.n	80068b0 <HCSR04_GetDistanceCm+0xf6>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	2b08      	cmp	r3, #8
 800688c:	d108      	bne.n	80068a0 <HCSR04_GetDistanceCm+0xe6>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	687a      	ldr	r2, [r7, #4]
 8006896:	6812      	ldr	r2, [r2, #0]
 8006898:	6812      	ldr	r2, [r2, #0]
 800689a:	6a1b      	ldr	r3, [r3, #32]
 800689c:	6213      	str	r3, [r2, #32]
 800689e:	e007      	b.n	80068b0 <HCSR04_GetDistanceCm+0xf6>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	687a      	ldr	r2, [r7, #4]
 80068a8:	6812      	ldr	r2, [r2, #0]
 80068aa:	6812      	ldr	r2, [r2, #0]
 80068ac:	6a1b      	ldr	r3, [r3, #32]
 80068ae:	6213      	str	r3, [r2, #32]

        s->last_status = HCSR04_ERR_TIMEOUT;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2203      	movs	r2, #3
 80068b4:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
        *cm = HCSR04_MAX_DISTANCE;
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80068be:	801a      	strh	r2, [r3, #0]
        return HCSR04_ERR_TIMEOUT;
 80068c0:	2303      	movs	r3, #3
 80068c2:	e029      	b.n	8006918 <HCSR04_GetDistanceCm+0x15e>
    }


    if (s->last_status == HCSR04_OK) {
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 80068ca:	b2db      	uxtb	r3, r3
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d11c      	bne.n	800690a <HCSR04_GetDistanceCm+0x150>
        uint32_t ticks = pulse_ticks(s);
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f7ff fd8b 	bl	80063ec <pulse_ticks>
 80068d6:	60f8      	str	r0, [r7, #12]
        uint32_t us = ticks_to_us(s, ticks);
 80068d8:	68f9      	ldr	r1, [r7, #12]
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	f7ff fda9 	bl	8006432 <ticks_to_us>
 80068e0:	60b8      	str	r0, [r7, #8]


        if (us > MAX_ECHO_US) {
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	f645 22a0 	movw	r2, #23200	@ 0x5aa0
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d905      	bls.n	80068f8 <HCSR04_GetDistanceCm+0x13e>
            *cm = HCSR04_MAX_DISTANCE;
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80068f2:	801a      	strh	r2, [r3, #0]

            return HCSR04_OK;
 80068f4:	2300      	movs	r3, #0
 80068f6:	e00f      	b.n	8006918 <HCSR04_GetDistanceCm+0x15e>
        }

        *cm = us_to_cm(us);
 80068f8:	68b8      	ldr	r0, [r7, #8]
 80068fa:	f7ff fdef 	bl	80064dc <us_to_cm>
 80068fe:	4603      	mov	r3, r0
 8006900:	461a      	mov	r2, r3
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	801a      	strh	r2, [r3, #0]
        return HCSR04_OK;
 8006906:	2300      	movs	r3, #0
 8006908:	e006      	b.n	8006918 <HCSR04_GetDistanceCm+0x15e>
    }


    *cm = 0;
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	2200      	movs	r2, #0
 800690e:	801a      	strh	r2, [r3, #0]
    return s->last_status;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8006916:	b2db      	uxtb	r3, r3
}
 8006918:	4618      	mov	r0, r3
 800691a:	3710      	adds	r7, #16
 800691c:	46bd      	mov	sp, r7
 800691e:	bd80      	pop	{r7, pc}

08006920 <HCSR04_IC_Callback>:



void HCSR04_IC_Callback(TIM_HandleTypeDef *htim)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b084      	sub	sp, #16
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
    hcsr04_t *s = ic_map[htim->Channel];
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	7f1b      	ldrb	r3, [r3, #28]
 800692c:	461a      	mov	r2, r3
 800692e:	4b74      	ldr	r3, [pc, #464]	@ (8006b00 <HCSR04_IC_Callback+0x1e0>)
 8006930:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006934:	60fb      	str	r3, [r7, #12]
    if (!s) return;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	2b00      	cmp	r3, #0
 800693a:	f000 80dc 	beq.w	8006af6 <HCSR04_IC_Callback+0x1d6>


    if (s->state == HCSR04_WAIT_RISE) {
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	7f1b      	ldrb	r3, [r3, #28]
 8006942:	b2db      	uxtb	r3, r3
 8006944:	2b01      	cmp	r3, #1
 8006946:	d16a      	bne.n	8006a1e <HCSR04_IC_Callback+0xfe>
        s->t_rise = HAL_TIM_ReadCapturedValue(htim, s->cfg.channel);
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	4619      	mov	r1, r3
 800694e:	6878      	ldr	r0, [r7, #4]
 8006950:	f005 ff4c 	bl	800c7ec <HAL_TIM_ReadCapturedValue>
 8006954:	4602      	mov	r2, r0
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	621a      	str	r2, [r3, #32]
        s->state = HCSR04_WAIT_FALL;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	2202      	movs	r2, #2
 800695e:	771a      	strb	r2, [r3, #28]
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	685b      	ldr	r3, [r3, #4]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d108      	bne.n	800697a <HCSR04_IC_Callback+0x5a>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	6a1a      	ldr	r2, [r3, #32]
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f022 020a 	bic.w	r2, r2, #10
 8006976:	621a      	str	r2, [r3, #32]
 8006978:	e021      	b.n	80069be <HCSR04_IC_Callback+0x9e>
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	2b04      	cmp	r3, #4
 8006980:	d108      	bne.n	8006994 <HCSR04_IC_Callback+0x74>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	6a1b      	ldr	r3, [r3, #32]
 8006988:	687a      	ldr	r2, [r7, #4]
 800698a:	6812      	ldr	r2, [r2, #0]
 800698c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006990:	6213      	str	r3, [r2, #32]
 8006992:	e014      	b.n	80069be <HCSR04_IC_Callback+0x9e>
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	2b08      	cmp	r3, #8
 800699a:	d108      	bne.n	80069ae <HCSR04_IC_Callback+0x8e>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	6a1b      	ldr	r3, [r3, #32]
 80069a2:	687a      	ldr	r2, [r7, #4]
 80069a4:	6812      	ldr	r2, [r2, #0]
 80069a6:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80069aa:	6213      	str	r3, [r2, #32]
 80069ac:	e007      	b.n	80069be <HCSR04_IC_Callback+0x9e>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	6a1b      	ldr	r3, [r3, #32]
 80069b4:	687a      	ldr	r2, [r7, #4]
 80069b6:	6812      	ldr	r2, [r2, #0]
 80069b8:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80069bc:	6213      	str	r3, [r2, #32]
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	685b      	ldr	r3, [r3, #4]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d108      	bne.n	80069d8 <HCSR04_IC_Callback+0xb8>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	6a1a      	ldr	r2, [r3, #32]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f042 0202 	orr.w	r2, r2, #2
 80069d4:	621a      	str	r2, [r3, #32]
        return;
 80069d6:	e08f      	b.n	8006af8 <HCSR04_IC_Callback+0x1d8>
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	685b      	ldr	r3, [r3, #4]
 80069dc:	2b04      	cmp	r3, #4
 80069de:	d108      	bne.n	80069f2 <HCSR04_IC_Callback+0xd2>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	6a1b      	ldr	r3, [r3, #32]
 80069e6:	687a      	ldr	r2, [r7, #4]
 80069e8:	6812      	ldr	r2, [r2, #0]
 80069ea:	f043 0320 	orr.w	r3, r3, #32
 80069ee:	6213      	str	r3, [r2, #32]
        return;
 80069f0:	e082      	b.n	8006af8 <HCSR04_IC_Callback+0x1d8>
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	2b08      	cmp	r3, #8
 80069f8:	d108      	bne.n	8006a0c <HCSR04_IC_Callback+0xec>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	6a1b      	ldr	r3, [r3, #32]
 8006a00:	687a      	ldr	r2, [r7, #4]
 8006a02:	6812      	ldr	r2, [r2, #0]
 8006a04:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006a08:	6213      	str	r3, [r2, #32]
        return;
 8006a0a:	e075      	b.n	8006af8 <HCSR04_IC_Callback+0x1d8>
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	6a1b      	ldr	r3, [r3, #32]
 8006a12:	687a      	ldr	r2, [r7, #4]
 8006a14:	6812      	ldr	r2, [r2, #0]
 8006a16:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006a1a:	6213      	str	r3, [r2, #32]
        return;
 8006a1c:	e06c      	b.n	8006af8 <HCSR04_IC_Callback+0x1d8>
    }


    if (s->state == HCSR04_WAIT_FALL) {
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	7f1b      	ldrb	r3, [r3, #28]
 8006a22:	b2db      	uxtb	r3, r3
 8006a24:	2b02      	cmp	r3, #2
 8006a26:	d167      	bne.n	8006af8 <HCSR04_IC_Callback+0x1d8>
        s->t_fall = HAL_TIM_ReadCapturedValue(htim, s->cfg.channel);
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	685b      	ldr	r3, [r3, #4]
 8006a2c:	4619      	mov	r1, r3
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f005 fedc 	bl	800c7ec <HAL_TIM_ReadCapturedValue>
 8006a34:	4602      	mov	r2, r0
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	625a      	str	r2, [r3, #36]	@ 0x24

        s->state = HCSR04_IDLE;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	771a      	strb	r2, [r3, #28]
        s->last_status = HCSR04_OK;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	2200      	movs	r2, #0
 8006a44:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e


        __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d108      	bne.n	8006a62 <HCSR04_IC_Callback+0x142>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	6a1a      	ldr	r2, [r3, #32]
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f022 020a 	bic.w	r2, r2, #10
 8006a5e:	621a      	str	r2, [r3, #32]
 8006a60:	e021      	b.n	8006aa6 <HCSR04_IC_Callback+0x186>
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	2b04      	cmp	r3, #4
 8006a68:	d108      	bne.n	8006a7c <HCSR04_IC_Callback+0x15c>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	6a1b      	ldr	r3, [r3, #32]
 8006a70:	687a      	ldr	r2, [r7, #4]
 8006a72:	6812      	ldr	r2, [r2, #0]
 8006a74:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006a78:	6213      	str	r3, [r2, #32]
 8006a7a:	e014      	b.n	8006aa6 <HCSR04_IC_Callback+0x186>
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	2b08      	cmp	r3, #8
 8006a82:	d108      	bne.n	8006a96 <HCSR04_IC_Callback+0x176>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	6a1b      	ldr	r3, [r3, #32]
 8006a8a:	687a      	ldr	r2, [r7, #4]
 8006a8c:	6812      	ldr	r2, [r2, #0]
 8006a8e:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006a92:	6213      	str	r3, [r2, #32]
 8006a94:	e007      	b.n	8006aa6 <HCSR04_IC_Callback+0x186>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	6a1b      	ldr	r3, [r3, #32]
 8006a9c:	687a      	ldr	r2, [r7, #4]
 8006a9e:	6812      	ldr	r2, [r2, #0]
 8006aa0:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006aa4:	6213      	str	r3, [r2, #32]
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	685b      	ldr	r3, [r3, #4]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d106      	bne.n	8006abc <HCSR04_IC_Callback+0x19c>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681a      	ldr	r2, [r3, #0]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	6a12      	ldr	r2, [r2, #32]
 8006ab8:	621a      	str	r2, [r3, #32]
        return;
 8006aba:	e01d      	b.n	8006af8 <HCSR04_IC_Callback+0x1d8>
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	2b04      	cmp	r3, #4
 8006ac2:	d106      	bne.n	8006ad2 <HCSR04_IC_Callback+0x1b2>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	687a      	ldr	r2, [r7, #4]
 8006aca:	6812      	ldr	r2, [r2, #0]
 8006acc:	6a1b      	ldr	r3, [r3, #32]
 8006ace:	6213      	str	r3, [r2, #32]
        return;
 8006ad0:	e012      	b.n	8006af8 <HCSR04_IC_Callback+0x1d8>
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	685b      	ldr	r3, [r3, #4]
 8006ad6:	2b08      	cmp	r3, #8
 8006ad8:	d106      	bne.n	8006ae8 <HCSR04_IC_Callback+0x1c8>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	687a      	ldr	r2, [r7, #4]
 8006ae0:	6812      	ldr	r2, [r2, #0]
 8006ae2:	6a1b      	ldr	r3, [r3, #32]
 8006ae4:	6213      	str	r3, [r2, #32]
        return;
 8006ae6:	e007      	b.n	8006af8 <HCSR04_IC_Callback+0x1d8>
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	687a      	ldr	r2, [r7, #4]
 8006aee:	6812      	ldr	r2, [r2, #0]
 8006af0:	6a1b      	ldr	r3, [r3, #32]
 8006af2:	6213      	str	r3, [r2, #32]
        return;
 8006af4:	e000      	b.n	8006af8 <HCSR04_IC_Callback+0x1d8>
    if (!s) return;
 8006af6:	bf00      	nop
    }
}
 8006af8:	3710      	adds	r7, #16
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd80      	pop	{r7, pc}
 8006afe:	bf00      	nop
 8006b00:	20001d9c 	.word	0x20001d9c

08006b04 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8006b08:	4b1b      	ldr	r3, [pc, #108]	@ (8006b78 <MX_I2C1_Init+0x74>)
 8006b0a:	4a1c      	ldr	r2, [pc, #112]	@ (8006b7c <MX_I2C1_Init+0x78>)
 8006b0c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8006b0e:	4b1a      	ldr	r3, [pc, #104]	@ (8006b78 <MX_I2C1_Init+0x74>)
 8006b10:	4a1b      	ldr	r2, [pc, #108]	@ (8006b80 <MX_I2C1_Init+0x7c>)
 8006b12:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8006b14:	4b18      	ldr	r3, [pc, #96]	@ (8006b78 <MX_I2C1_Init+0x74>)
 8006b16:	2200      	movs	r2, #0
 8006b18:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006b1a:	4b17      	ldr	r3, [pc, #92]	@ (8006b78 <MX_I2C1_Init+0x74>)
 8006b1c:	2201      	movs	r2, #1
 8006b1e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006b20:	4b15      	ldr	r3, [pc, #84]	@ (8006b78 <MX_I2C1_Init+0x74>)
 8006b22:	2200      	movs	r2, #0
 8006b24:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8006b26:	4b14      	ldr	r3, [pc, #80]	@ (8006b78 <MX_I2C1_Init+0x74>)
 8006b28:	2200      	movs	r2, #0
 8006b2a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8006b2c:	4b12      	ldr	r3, [pc, #72]	@ (8006b78 <MX_I2C1_Init+0x74>)
 8006b2e:	2200      	movs	r2, #0
 8006b30:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006b32:	4b11      	ldr	r3, [pc, #68]	@ (8006b78 <MX_I2C1_Init+0x74>)
 8006b34:	2200      	movs	r2, #0
 8006b36:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006b38:	4b0f      	ldr	r3, [pc, #60]	@ (8006b78 <MX_I2C1_Init+0x74>)
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8006b3e:	480e      	ldr	r0, [pc, #56]	@ (8006b78 <MX_I2C1_Init+0x74>)
 8006b40:	f002 fc02 	bl	8009348 <HAL_I2C_Init>
 8006b44:	4603      	mov	r3, r0
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d001      	beq.n	8006b4e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8006b4a:	f000 f91f 	bl	8006d8c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8006b4e:	2100      	movs	r1, #0
 8006b50:	4809      	ldr	r0, [pc, #36]	@ (8006b78 <MX_I2C1_Init+0x74>)
 8006b52:	f003 fc1f 	bl	800a394 <HAL_I2CEx_ConfigAnalogFilter>
 8006b56:	4603      	mov	r3, r0
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d001      	beq.n	8006b60 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8006b5c:	f000 f916 	bl	8006d8c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8006b60:	2100      	movs	r1, #0
 8006b62:	4805      	ldr	r0, [pc, #20]	@ (8006b78 <MX_I2C1_Init+0x74>)
 8006b64:	f003 fc61 	bl	800a42a <HAL_I2CEx_ConfigDigitalFilter>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d001      	beq.n	8006b72 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8006b6e:	f000 f90d 	bl	8006d8c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8006b72:	bf00      	nop
 8006b74:	bd80      	pop	{r7, pc}
 8006b76:	bf00      	nop
 8006b78:	20001ddc 	.word	0x20001ddc
 8006b7c:	40005400 	.word	0x40005400
 8006b80:	40b285c2 	.word	0x40b285c2

08006b84 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b09e      	sub	sp, #120	@ 0x78
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b8c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8006b90:	2200      	movs	r2, #0
 8006b92:	601a      	str	r2, [r3, #0]
 8006b94:	605a      	str	r2, [r3, #4]
 8006b96:	609a      	str	r2, [r3, #8]
 8006b98:	60da      	str	r2, [r3, #12]
 8006b9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006b9c:	f107 0310 	add.w	r3, r7, #16
 8006ba0:	2254      	movs	r2, #84	@ 0x54
 8006ba2:	2100      	movs	r1, #0
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	f00b fff2 	bl	8012b8e <memset>
  if(i2cHandle->Instance==I2C1)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4a1f      	ldr	r2, [pc, #124]	@ (8006c2c <HAL_I2C_MspInit+0xa8>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d136      	bne.n	8006c22 <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8006bb4:	2340      	movs	r3, #64	@ 0x40
 8006bb6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006bbc:	f107 0310 	add.w	r3, r7, #16
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	f004 fa93 	bl	800b0ec <HAL_RCCEx_PeriphCLKConfig>
 8006bc6:	4603      	mov	r3, r0
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d001      	beq.n	8006bd0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8006bcc:	f000 f8de 	bl	8006d8c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006bd0:	4b17      	ldr	r3, [pc, #92]	@ (8006c30 <HAL_I2C_MspInit+0xac>)
 8006bd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bd4:	4a16      	ldr	r2, [pc, #88]	@ (8006c30 <HAL_I2C_MspInit+0xac>)
 8006bd6:	f043 0302 	orr.w	r3, r3, #2
 8006bda:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006bdc:	4b14      	ldr	r3, [pc, #80]	@ (8006c30 <HAL_I2C_MspInit+0xac>)
 8006bde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006be0:	f003 0302 	and.w	r3, r3, #2
 8006be4:	60fb      	str	r3, [r7, #12]
 8006be6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8006be8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8006bec:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006bee:	2312      	movs	r3, #18
 8006bf0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006bfa:	2304      	movs	r3, #4
 8006bfc:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006bfe:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8006c02:	4619      	mov	r1, r3
 8006c04:	480b      	ldr	r0, [pc, #44]	@ (8006c34 <HAL_I2C_MspInit+0xb0>)
 8006c06:	f002 f9ed 	bl	8008fe4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006c0a:	4b09      	ldr	r3, [pc, #36]	@ (8006c30 <HAL_I2C_MspInit+0xac>)
 8006c0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c0e:	4a08      	ldr	r2, [pc, #32]	@ (8006c30 <HAL_I2C_MspInit+0xac>)
 8006c10:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006c14:	6593      	str	r3, [r2, #88]	@ 0x58
 8006c16:	4b06      	ldr	r3, [pc, #24]	@ (8006c30 <HAL_I2C_MspInit+0xac>)
 8006c18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006c1e:	60bb      	str	r3, [r7, #8]
 8006c20:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8006c22:	bf00      	nop
 8006c24:	3778      	adds	r7, #120	@ 0x78
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}
 8006c2a:	bf00      	nop
 8006c2c:	40005400 	.word	0x40005400
 8006c30:	40021000 	.word	0x40021000
 8006c34:	48000400 	.word	0x48000400

08006c38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006c3c:	f001 fb53 	bl	80082e6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006c40:	f000 f820 	bl	8006c84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006c44:	f7ff fb30 	bl	80062a8 <MX_GPIO_Init>
  MX_DMA_Init();
 8006c48:	f7ff fa4a 	bl	80060e0 <MX_DMA_Init>
  MX_CRC_Init();
 8006c4c:	f7ff f9a2 	bl	8005f94 <MX_CRC_Init>
  MX_TIM2_Init();
 8006c50:	f000 fff6 	bl	8007c40 <MX_TIM2_Init>
  MX_I2C1_Init();
 8006c54:	f7ff ff56 	bl	8006b04 <MX_I2C1_Init>
  MX_TIM1_Init();
 8006c58:	f000 ff3a 	bl	8007ad0 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 8006c5c:	f001 fa10 	bl	8008080 <MX_USART3_UART_Init>
  MX_TIM4_Init();
 8006c60:	f001 f858 	bl	8007d14 <MX_TIM4_Init>
  MX_TIM5_Init();
 8006c64:	f001 f8a6 	bl	8007db4 <MX_TIM5_Init>
      for (int i = 0; i < 9; i++)
      {
          HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);
      }
  }*/
  HAL_TIM_Base_Start(&htim5);
 8006c68:	4805      	ldr	r0, [pc, #20]	@ (8006c80 <main+0x48>)
 8006c6a:	f004 fce5 	bl	800b638 <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8006c6e:	f008 fc1d 	bl	800f4ac <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8006c72:	f7fd ffdd 	bl	8004c30 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8006c76:	f008 fc3d 	bl	800f4f4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8006c7a:	bf00      	nop
 8006c7c:	e7fd      	b.n	8006c7a <main+0x42>
 8006c7e:	bf00      	nop
 8006c80:	20001f6c 	.word	0x20001f6c

08006c84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b094      	sub	sp, #80	@ 0x50
 8006c88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006c8a:	f107 0318 	add.w	r3, r7, #24
 8006c8e:	2238      	movs	r2, #56	@ 0x38
 8006c90:	2100      	movs	r1, #0
 8006c92:	4618      	mov	r0, r3
 8006c94:	f00b ff7b 	bl	8012b8e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006c98:	1d3b      	adds	r3, r7, #4
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	601a      	str	r2, [r3, #0]
 8006c9e:	605a      	str	r2, [r3, #4]
 8006ca0:	609a      	str	r2, [r3, #8]
 8006ca2:	60da      	str	r2, [r3, #12]
 8006ca4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8006ca6:	2000      	movs	r0, #0
 8006ca8:	f003 fc0c 	bl	800a4c4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8006cac:	2302      	movs	r3, #2
 8006cae:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006cb0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006cb4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006cb6:	2340      	movs	r3, #64	@ 0x40
 8006cb8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006cba:	2302      	movs	r3, #2
 8006cbc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8006cbe:	2302      	movs	r3, #2
 8006cc0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8006cc2:	2304      	movs	r3, #4
 8006cc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8006cc6:	2355      	movs	r3, #85	@ 0x55
 8006cc8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8006cca:	2302      	movs	r3, #2
 8006ccc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8006cce:	2302      	movs	r3, #2
 8006cd0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8006cd2:	2302      	movs	r3, #2
 8006cd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006cd6:	f107 0318 	add.w	r3, r7, #24
 8006cda:	4618      	mov	r0, r3
 8006cdc:	f003 fca6 	bl	800a62c <HAL_RCC_OscConfig>
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d001      	beq.n	8006cea <SystemClock_Config+0x66>
  {
    Error_Handler();
 8006ce6:	f000 f851 	bl	8006d8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006cea:	230f      	movs	r3, #15
 8006cec:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006cee:	2303      	movs	r3, #3
 8006cf0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8006cfe:	1d3b      	adds	r3, r7, #4
 8006d00:	2104      	movs	r1, #4
 8006d02:	4618      	mov	r0, r3
 8006d04:	f003 ffa4 	bl	800ac50 <HAL_RCC_ClockConfig>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d001      	beq.n	8006d12 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8006d0e:	f000 f83d 	bl	8006d8c <Error_Handler>
  }
}
 8006d12:	bf00      	nop
 8006d14:	3750      	adds	r7, #80	@ 0x50
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}

08006d1a <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006d1a:	b580      	push	{r7, lr}
 8006d1c:	b082      	sub	sp, #8
 8006d1e:	af00      	add	r7, sp, #0
 8006d20:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d2a:	d102      	bne.n	8006d32 <HAL_TIM_IC_CaptureCallback+0x18>
    {
    	HCSR04_IC_Callback(htim);
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f7ff fdf7 	bl	8006920 <HCSR04_IC_Callback>
    }
}
 8006d32:	bf00      	nop
 8006d34:	3708      	adds	r7, #8
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bd80      	pop	{r7, pc}

08006d3a <vApplicationStackOverflowHook>:

void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
 8006d3a:	b480      	push	{r7}
 8006d3c:	b085      	sub	sp, #20
 8006d3e:	af00      	add	r7, sp, #0
 8006d40:	6078      	str	r0, [r7, #4]
 8006d42:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d48:	f383 8811 	msr	BASEPRI, r3
 8006d4c:	f3bf 8f6f 	isb	sy
 8006d50:	f3bf 8f4f 	dsb	sy
 8006d54:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006d56:	bf00      	nop
    (void)xTask;
    (void)pcTaskName;
    taskDISABLE_INTERRUPTS();
    for (;;);
 8006d58:	bf00      	nop
 8006d5a:	e7fd      	b.n	8006d58 <vApplicationStackOverflowHook+0x1e>

08006d5c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b082      	sub	sp, #8
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a06      	ldr	r2, [pc, #24]	@ (8006d84 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d101      	bne.n	8006d72 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8006d6e:	f001 fad3 	bl	8008318 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  DWD_CheckStatus(&hard_rt_deadline_wd, htim);
 8006d72:	6879      	ldr	r1, [r7, #4]
 8006d74:	4804      	ldr	r0, [pc, #16]	@ (8006d88 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8006d76:	f7ff f997 	bl	80060a8 <DWD_CheckStatus>
  /* USER CODE END Callback 1 */
}
 8006d7a:	bf00      	nop
 8006d7c:	3708      	adds	r7, #8
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	bd80      	pop	{r7, pc}
 8006d82:	bf00      	nop
 8006d84:	40001000 	.word	0x40001000
 8006d88:	200003fc 	.word	0x200003fc

08006d8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8006d90:	b672      	cpsid	i
}
 8006d92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006d94:	bf00      	nop
 8006d96:	e7fd      	b.n	8006d94 <Error_Handler+0x8>

08006d98 <clip_duty>:
#include <math.h>

/* -------------------- Helpers -------------------- */

static inline uint8_t clip_duty(uint8_t duty)
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b083      	sub	sp, #12
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	4603      	mov	r3, r0
 8006da0:	71fb      	strb	r3, [r7, #7]
    if (duty > MOTOR_MAX_DUTY) return MOTOR_MAX_DUTY;
 8006da2:	79fb      	ldrb	r3, [r7, #7]
 8006da4:	2b64      	cmp	r3, #100	@ 0x64
 8006da6:	d901      	bls.n	8006dac <clip_duty+0x14>
 8006da8:	2364      	movs	r3, #100	@ 0x64
 8006daa:	e000      	b.n	8006dae <clip_duty+0x16>
    return duty;
 8006dac:	79fb      	ldrb	r3, [r7, #7]
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	370c      	adds	r7, #12
 8006db2:	46bd      	mov	sp, r7
 8006db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db8:	4770      	bx	lr
	...

08006dbc <compute_pwm>:

static uint16_t compute_pwm(const Motor_t* m,
                            uint8_t duty,
                            Motor_Direction_t dir)
{
 8006dbc:	b590      	push	{r4, r7, lr}
 8006dbe:	b083      	sub	sp, #12
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
 8006dc4:	460b      	mov	r3, r1
 8006dc6:	70fb      	strb	r3, [r7, #3]
 8006dc8:	4613      	mov	r3, r2
 8006dca:	70bb      	strb	r3, [r7, #2]
    if (duty == MOTOR_MIN_DUTY)
 8006dcc:	78fb      	ldrb	r3, [r7, #3]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d102      	bne.n	8006dd8 <compute_pwm+0x1c>
        return m->calib.pwm_stop;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	891b      	ldrh	r3, [r3, #8]
 8006dd6:	e044      	b.n	8006e62 <compute_pwm+0xa6>

    if (dir == CLOCKWISE)
 8006dd8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006ddc:	2b01      	cmp	r3, #1
 8006dde:	d120      	bne.n	8006e22 <compute_pwm+0x66>
        return m->calib.pwm_stop +
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	891c      	ldrh	r4, [r3, #8]
               (uint16_t)roundf((float)duty * m->calib.pwm_scale_forward / MOTOR_MAX_DUTY);
 8006de4:	78fb      	ldrb	r3, [r7, #3]
 8006de6:	ee07 3a90 	vmov	s15, r3
 8006dea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	895b      	ldrh	r3, [r3, #10]
 8006df2:	ee07 3a90 	vmov	s15, r3
 8006df6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006dfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006dfe:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 8006e6c <compute_pwm+0xb0>
 8006e02:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006e06:	eeb0 0a47 	vmov.f32	s0, s14
 8006e0a:	f00d fe7d 	bl	8014b08 <roundf>
 8006e0e:	eef0 7a40 	vmov.f32	s15, s0
 8006e12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e16:	ee17 3a90 	vmov	r3, s15
 8006e1a:	b29b      	uxth	r3, r3
        return m->calib.pwm_stop +
 8006e1c:	4423      	add	r3, r4
 8006e1e:	b29b      	uxth	r3, r3
 8006e20:	e01f      	b.n	8006e62 <compute_pwm+0xa6>

    return m->calib.pwm_stop -
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	891c      	ldrh	r4, [r3, #8]
           (uint16_t)roundf((float)duty * m->calib.pwm_scale_backward / MOTOR_MAX_DUTY);
 8006e26:	78fb      	ldrb	r3, [r7, #3]
 8006e28:	ee07 3a90 	vmov	s15, r3
 8006e2c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	899b      	ldrh	r3, [r3, #12]
 8006e34:	ee07 3a90 	vmov	s15, r3
 8006e38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006e3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e40:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8006e6c <compute_pwm+0xb0>
 8006e44:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006e48:	eeb0 0a47 	vmov.f32	s0, s14
 8006e4c:	f00d fe5c 	bl	8014b08 <roundf>
 8006e50:	eef0 7a40 	vmov.f32	s15, s0
 8006e54:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e58:	ee17 3a90 	vmov	r3, s15
 8006e5c:	b29b      	uxth	r3, r3
    return m->calib.pwm_stop -
 8006e5e:	1ae3      	subs	r3, r4, r3
 8006e60:	b29b      	uxth	r3, r3
}
 8006e62:	4618      	mov	r0, r3
 8006e64:	370c      	adds	r7, #12
 8006e66:	46bd      	mov	sp, r7
 8006e68:	bd90      	pop	{r4, r7, pc}
 8006e6a:	bf00      	nop
 8006e6c:	42c80000 	.word	0x42c80000

08006e70 <apply_pwm>:

static inline void apply_pwm(const Motor_t* m, uint16_t value)
{
 8006e70:	b480      	push	{r7}
 8006e72:	b083      	sub	sp, #12
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
 8006e78:	460b      	mov	r3, r1
 8006e7a:	807b      	strh	r3, [r7, #2]
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	685b      	ldr	r3, [r3, #4]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d105      	bne.n	8006e90 <apply_pwm+0x20>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	887a      	ldrh	r2, [r7, #2]
 8006e8c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8006e8e:	e02c      	b.n	8006eea <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	685b      	ldr	r3, [r3, #4]
 8006e94:	2b04      	cmp	r3, #4
 8006e96:	d105      	bne.n	8006ea4 <apply_pwm+0x34>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	681a      	ldr	r2, [r3, #0]
 8006e9e:	887b      	ldrh	r3, [r7, #2]
 8006ea0:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8006ea2:	e022      	b.n	8006eea <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	685b      	ldr	r3, [r3, #4]
 8006ea8:	2b08      	cmp	r3, #8
 8006eaa:	d105      	bne.n	8006eb8 <apply_pwm+0x48>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	681a      	ldr	r2, [r3, #0]
 8006eb2:	887b      	ldrh	r3, [r7, #2]
 8006eb4:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8006eb6:	e018      	b.n	8006eea <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	685b      	ldr	r3, [r3, #4]
 8006ebc:	2b0c      	cmp	r3, #12
 8006ebe:	d105      	bne.n	8006ecc <apply_pwm+0x5c>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	681a      	ldr	r2, [r3, #0]
 8006ec6:	887b      	ldrh	r3, [r7, #2]
 8006ec8:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8006eca:	e00e      	b.n	8006eea <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	685b      	ldr	r3, [r3, #4]
 8006ed0:	2b10      	cmp	r3, #16
 8006ed2:	d105      	bne.n	8006ee0 <apply_pwm+0x70>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	681a      	ldr	r2, [r3, #0]
 8006eda:	887b      	ldrh	r3, [r7, #2]
 8006edc:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8006ede:	e004      	b.n	8006eea <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	681a      	ldr	r2, [r3, #0]
 8006ee6:	887b      	ldrh	r3, [r7, #2]
 8006ee8:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8006eea:	bf00      	nop
 8006eec:	370c      	adds	r7, #12
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef4:	4770      	bx	lr

08006ef6 <motor_init>:

Motor_Status_t motor_init(Motor_t* motor,
                          TIM_HandleTypeDef* htim,
                          uint32_t channel,
                          const Motor_Calibration_t* calib)
{
 8006ef6:	b580      	push	{r7, lr}
 8006ef8:	b084      	sub	sp, #16
 8006efa:	af00      	add	r7, sp, #0
 8006efc:	60f8      	str	r0, [r7, #12]
 8006efe:	60b9      	str	r1, [r7, #8]
 8006f00:	607a      	str	r2, [r7, #4]
 8006f02:	603b      	str	r3, [r7, #0]
    if (!motor || !htim || !calib)
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d005      	beq.n	8006f16 <motor_init+0x20>
 8006f0a:	68bb      	ldr	r3, [r7, #8]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d002      	beq.n	8006f16 <motor_init+0x20>
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d102      	bne.n	8006f1c <motor_init+0x26>
        return MOTOR_ERR;
 8006f16:	f04f 33ff 	mov.w	r3, #4294967295
 8006f1a:	e017      	b.n	8006f4c <motor_init+0x56>

    motor->htim   = htim;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	68ba      	ldr	r2, [r7, #8]
 8006f20:	601a      	str	r2, [r3, #0]
    motor->channel = channel;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	687a      	ldr	r2, [r7, #4]
 8006f26:	605a      	str	r2, [r3, #4]
    motor->calib  = *calib;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	683a      	ldr	r2, [r7, #0]
 8006f2c:	3308      	adds	r3, #8
 8006f2e:	6810      	ldr	r0, [r2, #0]
 8006f30:	6018      	str	r0, [r3, #0]
 8006f32:	8892      	ldrh	r2, [r2, #4]
 8006f34:	809a      	strh	r2, [r3, #4]

    apply_pwm(motor, calib->pwm_stop);
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	881b      	ldrh	r3, [r3, #0]
 8006f3a:	4619      	mov	r1, r3
 8006f3c:	68f8      	ldr	r0, [r7, #12]
 8006f3e:	f7ff ff97 	bl	8006e70 <apply_pwm>
    HAL_TIM_PWM_Start(htim, channel);
 8006f42:	6879      	ldr	r1, [r7, #4]
 8006f44:	68b8      	ldr	r0, [r7, #8]
 8006f46:	f004 fce5 	bl	800b914 <HAL_TIM_PWM_Start>

    return MOTOR_OK;
 8006f4a:	2300      	movs	r3, #0
}
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	3710      	adds	r7, #16
 8006f50:	46bd      	mov	sp, r7
 8006f52:	bd80      	pop	{r7, pc}

08006f54 <motor_set>:

Motor_Status_t motor_set(Motor_t* motor,
                         uint8_t duty,
                         Motor_Direction_t dir)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b082      	sub	sp, #8
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
 8006f5c:	460b      	mov	r3, r1
 8006f5e:	70fb      	strb	r3, [r7, #3]
 8006f60:	4613      	mov	r3, r2
 8006f62:	70bb      	strb	r3, [r7, #2]
    if (!motor)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d102      	bne.n	8006f70 <motor_set+0x1c>
        return MOTOR_ERR;
 8006f6a:	f04f 33ff 	mov.w	r3, #4294967295
 8006f6e:	e012      	b.n	8006f96 <motor_set+0x42>

    duty = clip_duty(duty);
 8006f70:	78fb      	ldrb	r3, [r7, #3]
 8006f72:	4618      	mov	r0, r3
 8006f74:	f7ff ff10 	bl	8006d98 <clip_duty>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	70fb      	strb	r3, [r7, #3]
    apply_pwm(motor, compute_pwm(motor, duty, dir));
 8006f7c:	f997 2002 	ldrsb.w	r2, [r7, #2]
 8006f80:	78fb      	ldrb	r3, [r7, #3]
 8006f82:	4619      	mov	r1, r3
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f7ff ff19 	bl	8006dbc <compute_pwm>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	4619      	mov	r1, r3
 8006f8e:	6878      	ldr	r0, [r7, #4]
 8006f90:	f7ff ff6e 	bl	8006e70 <apply_pwm>

    return MOTOR_OK;
 8006f94:	2300      	movs	r3, #0
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	3708      	adds	r7, #8
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}

08006f9e <mpu6050_write_reg>:
};

/* -------------------- Low-level helpers (static) -------------------- */

static MPU60X0_StatusTypeDef mpu6050_write_reg(mpu6050_t* dev, uint8_t reg, uint8_t val)
{
 8006f9e:	b580      	push	{r7, lr}
 8006fa0:	b086      	sub	sp, #24
 8006fa2:	af04      	add	r7, sp, #16
 8006fa4:	6078      	str	r0, [r7, #4]
 8006fa6:	460b      	mov	r3, r1
 8006fa8:	70fb      	strb	r3, [r7, #3]
 8006faa:	4613      	mov	r3, r2
 8006fac:	70bb      	strb	r3, [r7, #2]
    if (HAL_I2C_Mem_Write(dev->i2c, dev->address, reg, I2C_MEMADD_SIZE_8BIT, &val, 1, MPU6050_I2C_TIMEOUT_MS) != HAL_OK)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6818      	ldr	r0, [r3, #0]
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	8899      	ldrh	r1, [r3, #4]
 8006fb6:	78fb      	ldrb	r3, [r7, #3]
 8006fb8:	b29a      	uxth	r2, r3
 8006fba:	2364      	movs	r3, #100	@ 0x64
 8006fbc:	9302      	str	r3, [sp, #8]
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	9301      	str	r3, [sp, #4]
 8006fc2:	1cbb      	adds	r3, r7, #2
 8006fc4:	9300      	str	r3, [sp, #0]
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	f002 fc68 	bl	800989c <HAL_I2C_Mem_Write>
 8006fcc:	4603      	mov	r3, r0
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d002      	beq.n	8006fd8 <mpu6050_write_reg+0x3a>
    {
        return MPU6050_ERR;
 8006fd2:	f04f 33ff 	mov.w	r3, #4294967295
 8006fd6:	e000      	b.n	8006fda <mpu6050_write_reg+0x3c>
    }
    return MPU6050_OK;
 8006fd8:	2300      	movs	r3, #0
}
 8006fda:	4618      	mov	r0, r3
 8006fdc:	3708      	adds	r7, #8
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd80      	pop	{r7, pc}

08006fe2 <mpu6050_read_reg>:

static MPU60X0_StatusTypeDef mpu6050_read_reg(mpu6050_t* dev, uint8_t reg, uint8_t* val)
{
 8006fe2:	b580      	push	{r7, lr}
 8006fe4:	b088      	sub	sp, #32
 8006fe6:	af04      	add	r7, sp, #16
 8006fe8:	60f8      	str	r0, [r7, #12]
 8006fea:	460b      	mov	r3, r1
 8006fec:	607a      	str	r2, [r7, #4]
 8006fee:	72fb      	strb	r3, [r7, #11]
    if (HAL_I2C_Mem_Read(dev->i2c, dev->address, reg, I2C_MEMADD_SIZE_8BIT, val, 1, MPU6050_I2C_TIMEOUT_MS) != HAL_OK)
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	6818      	ldr	r0, [r3, #0]
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	8899      	ldrh	r1, [r3, #4]
 8006ff8:	7afb      	ldrb	r3, [r7, #11]
 8006ffa:	b29a      	uxth	r2, r3
 8006ffc:	2364      	movs	r3, #100	@ 0x64
 8006ffe:	9302      	str	r3, [sp, #8]
 8007000:	2301      	movs	r3, #1
 8007002:	9301      	str	r3, [sp, #4]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	9300      	str	r3, [sp, #0]
 8007008:	2301      	movs	r3, #1
 800700a:	f002 fd5b 	bl	8009ac4 <HAL_I2C_Mem_Read>
 800700e:	4603      	mov	r3, r0
 8007010:	2b00      	cmp	r3, #0
 8007012:	d002      	beq.n	800701a <mpu6050_read_reg+0x38>
    {
        return MPU6050_ERR;
 8007014:	f04f 33ff 	mov.w	r3, #4294967295
 8007018:	e000      	b.n	800701c <mpu6050_read_reg+0x3a>
    }
    return MPU6050_OK;
 800701a:	2300      	movs	r3, #0
}
 800701c:	4618      	mov	r0, r3
 800701e:	3710      	adds	r7, #16
 8007020:	46bd      	mov	sp, r7
 8007022:	bd80      	pop	{r7, pc}

08007024 <mpu6050_read_bytes>:

static MPU60X0_StatusTypeDef mpu6050_read_bytes(mpu6050_t* dev, uint8_t reg, uint8_t* buf, uint16_t len)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b088      	sub	sp, #32
 8007028:	af04      	add	r7, sp, #16
 800702a:	60f8      	str	r0, [r7, #12]
 800702c:	607a      	str	r2, [r7, #4]
 800702e:	461a      	mov	r2, r3
 8007030:	460b      	mov	r3, r1
 8007032:	72fb      	strb	r3, [r7, #11]
 8007034:	4613      	mov	r3, r2
 8007036:	813b      	strh	r3, [r7, #8]
    if (HAL_I2C_Mem_Read(dev->i2c, dev->address, reg, I2C_MEMADD_SIZE_8BIT, buf, len, MPU6050_I2C_TIMEOUT_MS) != HAL_OK)
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	6818      	ldr	r0, [r3, #0]
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	8899      	ldrh	r1, [r3, #4]
 8007040:	7afb      	ldrb	r3, [r7, #11]
 8007042:	b29a      	uxth	r2, r3
 8007044:	2364      	movs	r3, #100	@ 0x64
 8007046:	9302      	str	r3, [sp, #8]
 8007048:	893b      	ldrh	r3, [r7, #8]
 800704a:	9301      	str	r3, [sp, #4]
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	9300      	str	r3, [sp, #0]
 8007050:	2301      	movs	r3, #1
 8007052:	f002 fd37 	bl	8009ac4 <HAL_I2C_Mem_Read>
 8007056:	4603      	mov	r3, r0
 8007058:	2b00      	cmp	r3, #0
 800705a:	d002      	beq.n	8007062 <mpu6050_read_bytes+0x3e>
    {
        return MPU6050_ERR;
 800705c:	f04f 33ff 	mov.w	r3, #4294967295
 8007060:	e000      	b.n	8007064 <mpu6050_read_bytes+0x40>
    }
    return MPU6050_OK;
 8007062:	2300      	movs	r3, #0
}
 8007064:	4618      	mov	r0, r3
 8007066:	3710      	adds	r7, #16
 8007068:	46bd      	mov	sp, r7
 800706a:	bd80      	pop	{r7, pc}

0800706c <mpu6050_accel_sensitivity>:

/* -------------------- Sensibilit (g, /s) -------------------- */

static float mpu6050_accel_sensitivity(mpu6050_accel_fs_t range)
{
 800706c:	b480      	push	{r7}
 800706e:	b083      	sub	sp, #12
 8007070:	af00      	add	r7, sp, #0
 8007072:	4603      	mov	r3, r0
 8007074:	71fb      	strb	r3, [r7, #7]
    switch (range) {
 8007076:	79fb      	ldrb	r3, [r7, #7]
 8007078:	2b03      	cmp	r3, #3
 800707a:	d817      	bhi.n	80070ac <mpu6050_accel_sensitivity+0x40>
 800707c:	a201      	add	r2, pc, #4	@ (adr r2, 8007084 <mpu6050_accel_sensitivity+0x18>)
 800707e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007082:	bf00      	nop
 8007084:	08007095 	.word	0x08007095
 8007088:	0800709b 	.word	0x0800709b
 800708c:	080070a1 	.word	0x080070a1
 8007090:	080070a7 	.word	0x080070a7
        case MPU6050_ACCEL_FS_2G:  return 16384.0f;
 8007094:	f04f 438d 	mov.w	r3, #1182793728	@ 0x46800000
 8007098:	e00a      	b.n	80070b0 <mpu6050_accel_sensitivity+0x44>
        case MPU6050_ACCEL_FS_4G:  return 8192.0f;
 800709a:	f04f 438c 	mov.w	r3, #1174405120	@ 0x46000000
 800709e:	e007      	b.n	80070b0 <mpu6050_accel_sensitivity+0x44>
        case MPU6050_ACCEL_FS_8G:  return 4096.0f;
 80070a0:	f04f 438b 	mov.w	r3, #1166016512	@ 0x45800000
 80070a4:	e004      	b.n	80070b0 <mpu6050_accel_sensitivity+0x44>
        case MPU6050_ACCEL_FS_16G: return 2048.0f;
 80070a6:	f04f 438a 	mov.w	r3, #1157627904	@ 0x45000000
 80070aa:	e001      	b.n	80070b0 <mpu6050_accel_sensitivity+0x44>
        default:                   return 16384.0f;
 80070ac:	f04f 438d 	mov.w	r3, #1182793728	@ 0x46800000
    }
}
 80070b0:	ee07 3a90 	vmov	s15, r3
 80070b4:	eeb0 0a67 	vmov.f32	s0, s15
 80070b8:	370c      	adds	r7, #12
 80070ba:	46bd      	mov	sp, r7
 80070bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c0:	4770      	bx	lr
 80070c2:	bf00      	nop

080070c4 <mpu6050_gyro_sensitivity>:

static float mpu6050_gyro_sensitivity(mpu6050_gyro_fs_t range)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b083      	sub	sp, #12
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	4603      	mov	r3, r0
 80070cc:	71fb      	strb	r3, [r7, #7]
    switch (range) {
 80070ce:	79fb      	ldrb	r3, [r7, #7]
 80070d0:	2b03      	cmp	r3, #3
 80070d2:	d813      	bhi.n	80070fc <mpu6050_gyro_sensitivity+0x38>
 80070d4:	a201      	add	r2, pc, #4	@ (adr r2, 80070dc <mpu6050_gyro_sensitivity+0x18>)
 80070d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070da:	bf00      	nop
 80070dc:	080070ed 	.word	0x080070ed
 80070e0:	080070f1 	.word	0x080070f1
 80070e4:	080070f5 	.word	0x080070f5
 80070e8:	080070f9 	.word	0x080070f9
        case MPU6050_GYRO_FS_250DPS:  return 131.0f;
 80070ec:	4b08      	ldr	r3, [pc, #32]	@ (8007110 <mpu6050_gyro_sensitivity+0x4c>)
 80070ee:	e006      	b.n	80070fe <mpu6050_gyro_sensitivity+0x3a>
        case MPU6050_GYRO_FS_500DPS:  return 65.5f;
 80070f0:	4b08      	ldr	r3, [pc, #32]	@ (8007114 <mpu6050_gyro_sensitivity+0x50>)
 80070f2:	e004      	b.n	80070fe <mpu6050_gyro_sensitivity+0x3a>
        case MPU6050_GYRO_FS_1000DPS: return 32.8f;
 80070f4:	4b08      	ldr	r3, [pc, #32]	@ (8007118 <mpu6050_gyro_sensitivity+0x54>)
 80070f6:	e002      	b.n	80070fe <mpu6050_gyro_sensitivity+0x3a>
        case MPU6050_GYRO_FS_2000DPS: return 16.4f;
 80070f8:	4b08      	ldr	r3, [pc, #32]	@ (800711c <mpu6050_gyro_sensitivity+0x58>)
 80070fa:	e000      	b.n	80070fe <mpu6050_gyro_sensitivity+0x3a>
        default:                      return 131.0f;
 80070fc:	4b04      	ldr	r3, [pc, #16]	@ (8007110 <mpu6050_gyro_sensitivity+0x4c>)
    }
}
 80070fe:	ee07 3a90 	vmov	s15, r3
 8007102:	eeb0 0a67 	vmov.f32	s0, s15
 8007106:	370c      	adds	r7, #12
 8007108:	46bd      	mov	sp, r7
 800710a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710e:	4770      	bx	lr
 8007110:	43030000 	.word	0x43030000
 8007114:	42830000 	.word	0x42830000
 8007118:	42033333 	.word	0x42033333
 800711c:	41833333 	.word	0x41833333

08007120 <mpu6050_reset>:

/* -------------------- Helper configurazione (static) -------------------- */

static MPU60X0_StatusTypeDef mpu6050_reset(mpu6050_t* dev)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b082      	sub	sp, #8
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
    if (mpu6050_write_reg(dev, PWR_MGMT_1, DEVICE_RESET) != MPU6050_OK)
 8007128:	2280      	movs	r2, #128	@ 0x80
 800712a:	216b      	movs	r1, #107	@ 0x6b
 800712c:	6878      	ldr	r0, [r7, #4]
 800712e:	f7ff ff36 	bl	8006f9e <mpu6050_write_reg>
 8007132:	4603      	mov	r3, r0
 8007134:	2b00      	cmp	r3, #0
 8007136:	d002      	beq.n	800713e <mpu6050_reset+0x1e>
        return MPU6050_ERR;
 8007138:	f04f 33ff 	mov.w	r3, #4294967295
 800713c:	e003      	b.n	8007146 <mpu6050_reset+0x26>

    HAL_Delay(100);
 800713e:	2064      	movs	r0, #100	@ 0x64
 8007140:	f001 f908 	bl	8008354 <HAL_Delay>
    return MPU6050_OK;
 8007144:	2300      	movs	r3, #0
}
 8007146:	4618      	mov	r0, r3
 8007148:	3708      	adds	r7, #8
 800714a:	46bd      	mov	sp, r7
 800714c:	bd80      	pop	{r7, pc}

0800714e <mpu6050_wake>:

static MPU60X0_StatusTypeDef mpu6050_wake(mpu6050_t* dev)
{
 800714e:	b580      	push	{r7, lr}
 8007150:	b082      	sub	sp, #8
 8007152:	af00      	add	r7, sp, #0
 8007154:	6078      	str	r0, [r7, #4]
    if (mpu6050_write_reg(dev, PWR_MGMT_1, PWR_MGMT_WAKE) != MPU6050_OK)
 8007156:	2200      	movs	r2, #0
 8007158:	216b      	movs	r1, #107	@ 0x6b
 800715a:	6878      	ldr	r0, [r7, #4]
 800715c:	f7ff ff1f 	bl	8006f9e <mpu6050_write_reg>
 8007160:	4603      	mov	r3, r0
 8007162:	2b00      	cmp	r3, #0
 8007164:	d002      	beq.n	800716c <mpu6050_wake+0x1e>
        return MPU6050_ERR;
 8007166:	f04f 33ff 	mov.w	r3, #4294967295
 800716a:	e003      	b.n	8007174 <mpu6050_wake+0x26>

    HAL_Delay(10);
 800716c:	200a      	movs	r0, #10
 800716e:	f001 f8f1 	bl	8008354 <HAL_Delay>
    return MPU6050_OK;
 8007172:	2300      	movs	r3, #0
}
 8007174:	4618      	mov	r0, r3
 8007176:	3708      	adds	r7, #8
 8007178:	46bd      	mov	sp, r7
 800717a:	bd80      	pop	{r7, pc}

0800717c <mpu6050_set_accel_range_lowlevel>:

static MPU60X0_StatusTypeDef mpu6050_set_accel_range_lowlevel(mpu6050_t* dev, mpu6050_accel_fs_t range)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b084      	sub	sp, #16
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
 8007184:	460b      	mov	r3, r1
 8007186:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0u;
 8007188:	2300      	movs	r3, #0
 800718a:	73fb      	strb	r3, [r7, #15]

    if (mpu6050_read_reg(dev, ACCEL_CONFIG, &reg) != MPU6050_OK)
 800718c:	f107 030f 	add.w	r3, r7, #15
 8007190:	461a      	mov	r2, r3
 8007192:	211c      	movs	r1, #28
 8007194:	6878      	ldr	r0, [r7, #4]
 8007196:	f7ff ff24 	bl	8006fe2 <mpu6050_read_reg>
 800719a:	4603      	mov	r3, r0
 800719c:	2b00      	cmp	r3, #0
 800719e:	d002      	beq.n	80071a6 <mpu6050_set_accel_range_lowlevel+0x2a>
        return MPU6050_ERR;
 80071a0:	f04f 33ff 	mov.w	r3, #4294967295
 80071a4:	e01b      	b.n	80071de <mpu6050_set_accel_range_lowlevel+0x62>

    reg &= ~(0x18u);                 /* clear AFS_SEL[4:3] */
 80071a6:	7bfb      	ldrb	r3, [r7, #15]
 80071a8:	f023 0318 	bic.w	r3, r3, #24
 80071ac:	b2db      	uxtb	r3, r3
 80071ae:	73fb      	strb	r3, [r7, #15]
    reg |= ((uint8_t)range << 3);
 80071b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80071b4:	00db      	lsls	r3, r3, #3
 80071b6:	b25a      	sxtb	r2, r3
 80071b8:	7bfb      	ldrb	r3, [r7, #15]
 80071ba:	b25b      	sxtb	r3, r3
 80071bc:	4313      	orrs	r3, r2
 80071be:	b25b      	sxtb	r3, r3
 80071c0:	b2db      	uxtb	r3, r3
 80071c2:	73fb      	strb	r3, [r7, #15]

    if (mpu6050_write_reg(dev, ACCEL_CONFIG, reg) != MPU6050_OK)
 80071c4:	7bfb      	ldrb	r3, [r7, #15]
 80071c6:	461a      	mov	r2, r3
 80071c8:	211c      	movs	r1, #28
 80071ca:	6878      	ldr	r0, [r7, #4]
 80071cc:	f7ff fee7 	bl	8006f9e <mpu6050_write_reg>
 80071d0:	4603      	mov	r3, r0
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d002      	beq.n	80071dc <mpu6050_set_accel_range_lowlevel+0x60>
        return MPU6050_ERR;
 80071d6:	f04f 33ff 	mov.w	r3, #4294967295
 80071da:	e000      	b.n	80071de <mpu6050_set_accel_range_lowlevel+0x62>

    return MPU6050_OK;
 80071dc:	2300      	movs	r3, #0
}
 80071de:	4618      	mov	r0, r3
 80071e0:	3710      	adds	r7, #16
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}

080071e6 <mpu6050_set_gyro_range_lowlevel>:

static MPU60X0_StatusTypeDef mpu6050_set_gyro_range_lowlevel(mpu6050_t* dev, mpu6050_gyro_fs_t range)
{
 80071e6:	b580      	push	{r7, lr}
 80071e8:	b084      	sub	sp, #16
 80071ea:	af00      	add	r7, sp, #0
 80071ec:	6078      	str	r0, [r7, #4]
 80071ee:	460b      	mov	r3, r1
 80071f0:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0u;
 80071f2:	2300      	movs	r3, #0
 80071f4:	73fb      	strb	r3, [r7, #15]

    if (mpu6050_read_reg(dev, GYRO_CONFIG, &reg) != MPU6050_OK)
 80071f6:	f107 030f 	add.w	r3, r7, #15
 80071fa:	461a      	mov	r2, r3
 80071fc:	211b      	movs	r1, #27
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f7ff feef 	bl	8006fe2 <mpu6050_read_reg>
 8007204:	4603      	mov	r3, r0
 8007206:	2b00      	cmp	r3, #0
 8007208:	d002      	beq.n	8007210 <mpu6050_set_gyro_range_lowlevel+0x2a>
        return MPU6050_ERR;
 800720a:	f04f 33ff 	mov.w	r3, #4294967295
 800720e:	e01b      	b.n	8007248 <mpu6050_set_gyro_range_lowlevel+0x62>

    reg &= ~(0x18u);                 /* clear FS_SEL[4:3] */
 8007210:	7bfb      	ldrb	r3, [r7, #15]
 8007212:	f023 0318 	bic.w	r3, r3, #24
 8007216:	b2db      	uxtb	r3, r3
 8007218:	73fb      	strb	r3, [r7, #15]
    reg |= ((uint8_t)range << 3);
 800721a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800721e:	00db      	lsls	r3, r3, #3
 8007220:	b25a      	sxtb	r2, r3
 8007222:	7bfb      	ldrb	r3, [r7, #15]
 8007224:	b25b      	sxtb	r3, r3
 8007226:	4313      	orrs	r3, r2
 8007228:	b25b      	sxtb	r3, r3
 800722a:	b2db      	uxtb	r3, r3
 800722c:	73fb      	strb	r3, [r7, #15]

    if (mpu6050_write_reg(dev, GYRO_CONFIG, reg) != MPU6050_OK)
 800722e:	7bfb      	ldrb	r3, [r7, #15]
 8007230:	461a      	mov	r2, r3
 8007232:	211b      	movs	r1, #27
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f7ff feb2 	bl	8006f9e <mpu6050_write_reg>
 800723a:	4603      	mov	r3, r0
 800723c:	2b00      	cmp	r3, #0
 800723e:	d002      	beq.n	8007246 <mpu6050_set_gyro_range_lowlevel+0x60>
        return MPU6050_ERR;
 8007240:	f04f 33ff 	mov.w	r3, #4294967295
 8007244:	e000      	b.n	8007248 <mpu6050_set_gyro_range_lowlevel+0x62>

    return MPU6050_OK;
 8007246:	2300      	movs	r3, #0
}
 8007248:	4618      	mov	r0, r3
 800724a:	3710      	adds	r7, #16
 800724c:	46bd      	mov	sp, r7
 800724e:	bd80      	pop	{r7, pc}

08007250 <mpu6050_apply_config>:

/* Applica tutta la config corrente (usata in init o se vuoi un reset completo) */
static MPU60X0_StatusTypeDef mpu6050_apply_config(mpu6050_t* dev, const mpu6050_config_t* cfg)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b082      	sub	sp, #8
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
 8007258:	6039      	str	r1, [r7, #0]
    if (mpu6050_set_dlpf(dev, cfg->dlpf_cfg) != MPU6050_OK)
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	781b      	ldrb	r3, [r3, #0]
 800725e:	4619      	mov	r1, r3
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f000 f967 	bl	8007534 <mpu6050_set_dlpf>
 8007266:	4603      	mov	r3, r0
 8007268:	2b00      	cmp	r3, #0
 800726a:	d002      	beq.n	8007272 <mpu6050_apply_config+0x22>
        return MPU6050_ERR;
 800726c:	f04f 33ff 	mov.w	r3, #4294967295
 8007270:	e030      	b.n	80072d4 <mpu6050_apply_config+0x84>

    if (mpu6050_set_sample_div(dev, cfg->smplrt_div) != MPU6050_OK)
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	785b      	ldrb	r3, [r3, #1]
 8007276:	4619      	mov	r1, r3
 8007278:	6878      	ldr	r0, [r7, #4]
 800727a:	f000 f998 	bl	80075ae <mpu6050_set_sample_div>
 800727e:	4603      	mov	r3, r0
 8007280:	2b00      	cmp	r3, #0
 8007282:	d002      	beq.n	800728a <mpu6050_apply_config+0x3a>
        return MPU6050_ERR;
 8007284:	f04f 33ff 	mov.w	r3, #4294967295
 8007288:	e024      	b.n	80072d4 <mpu6050_apply_config+0x84>

    if (mpu6050_set_accel_fs(dev, cfg->accel_range) != MPU6050_OK)
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	789b      	ldrb	r3, [r3, #2]
 800728e:	4619      	mov	r1, r3
 8007290:	6878      	ldr	r0, [r7, #4]
 8007292:	f000 f9ac 	bl	80075ee <mpu6050_set_accel_fs>
 8007296:	4603      	mov	r3, r0
 8007298:	2b00      	cmp	r3, #0
 800729a:	d002      	beq.n	80072a2 <mpu6050_apply_config+0x52>
        return MPU6050_ERR;
 800729c:	f04f 33ff 	mov.w	r3, #4294967295
 80072a0:	e018      	b.n	80072d4 <mpu6050_apply_config+0x84>

    if (mpu6050_set_gyro_fs(dev, cfg->gyro_range) != MPU6050_OK)
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	78db      	ldrb	r3, [r3, #3]
 80072a6:	4619      	mov	r1, r3
 80072a8:	6878      	ldr	r0, [r7, #4]
 80072aa:	f000 f9c5 	bl	8007638 <mpu6050_set_gyro_fs>
 80072ae:	4603      	mov	r3, r0
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d002      	beq.n	80072ba <mpu6050_apply_config+0x6a>
        return MPU6050_ERR;
 80072b4:	f04f 33ff 	mov.w	r3, #4294967295
 80072b8:	e00c      	b.n	80072d4 <mpu6050_apply_config+0x84>

    if (mpu6050_set_interrupt_mask(dev, cfg->int_enable) != MPU6050_OK)
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	791b      	ldrb	r3, [r3, #4]
 80072be:	4619      	mov	r1, r3
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f000 f9de 	bl	8007682 <mpu6050_set_interrupt_mask>
 80072c6:	4603      	mov	r3, r0
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d002      	beq.n	80072d2 <mpu6050_apply_config+0x82>
        return MPU6050_ERR;
 80072cc:	f04f 33ff 	mov.w	r3, #4294967295
 80072d0:	e000      	b.n	80072d4 <mpu6050_apply_config+0x84>

    return MPU6050_OK;
 80072d2:	2300      	movs	r3, #0
}
 80072d4:	4618      	mov	r0, r3
 80072d6:	3708      	adds	r7, #8
 80072d8:	46bd      	mov	sp, r7
 80072da:	bd80      	pop	{r7, pc}

080072dc <mpu6050_init>:

/* -------------------- API di base -------------------- */

MPU60X0_StatusTypeDef mpu6050_init(mpu6050_t* dev, I2C_HandleTypeDef* i2c, uint16_t address, mpu6050_config_t* mpu_cfg)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b084      	sub	sp, #16
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	60f8      	str	r0, [r7, #12]
 80072e4:	60b9      	str	r1, [r7, #8]
 80072e6:	603b      	str	r3, [r7, #0]
 80072e8:	4613      	mov	r3, r2
 80072ea:	80fb      	strh	r3, [r7, #6]
    if (dev == NULL || i2c == NULL)
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d002      	beq.n	80072f8 <mpu6050_init+0x1c>
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d102      	bne.n	80072fe <mpu6050_init+0x22>
        return MPU6050_ERR;
 80072f8:	f04f 33ff 	mov.w	r3, #4294967295
 80072fc:	e03b      	b.n	8007376 <mpu6050_init+0x9a>

    dev->i2c     = i2c;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	68ba      	ldr	r2, [r7, #8]
 8007302:	601a      	str	r2, [r3, #0]
    dev->address = (address != 0u) ? address : MPU60X0_ADDRESS;
 8007304:	88fb      	ldrh	r3, [r7, #6]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d001      	beq.n	800730e <mpu6050_init+0x32>
 800730a:	88fa      	ldrh	r2, [r7, #6]
 800730c:	e000      	b.n	8007310 <mpu6050_init+0x34>
 800730e:	22d0      	movs	r2, #208	@ 0xd0
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	809a      	strh	r2, [r3, #4]

    if (mpu6050_reset(dev) != MPU6050_OK)
 8007314:	68f8      	ldr	r0, [r7, #12]
 8007316:	f7ff ff03 	bl	8007120 <mpu6050_reset>
 800731a:	4603      	mov	r3, r0
 800731c:	2b00      	cmp	r3, #0
 800731e:	d002      	beq.n	8007326 <mpu6050_init+0x4a>
        return MPU6050_ERR;
 8007320:	f04f 33ff 	mov.w	r3, #4294967295
 8007324:	e027      	b.n	8007376 <mpu6050_init+0x9a>

    if (mpu6050_wake(dev) != MPU6050_OK)
 8007326:	68f8      	ldr	r0, [r7, #12]
 8007328:	f7ff ff11 	bl	800714e <mpu6050_wake>
 800732c:	4603      	mov	r3, r0
 800732e:	2b00      	cmp	r3, #0
 8007330:	d002      	beq.n	8007338 <mpu6050_init+0x5c>
        return MPU6050_ERR;
 8007332:	f04f 33ff 	mov.w	r3, #4294967295
 8007336:	e01e      	b.n	8007376 <mpu6050_init+0x9a>

    if (mpu_cfg == NULL) {
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d107      	bne.n	800734e <mpu6050_init+0x72>
		dev->mpu6050_cfg = mpu6050_cfg_dflt;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	4a0f      	ldr	r2, [pc, #60]	@ (8007380 <mpu6050_init+0xa4>)
 8007342:	3306      	adds	r3, #6
 8007344:	6810      	ldr	r0, [r2, #0]
 8007346:	6018      	str	r0, [r3, #0]
 8007348:	7912      	ldrb	r2, [r2, #4]
 800734a:	711a      	strb	r2, [r3, #4]
 800734c:	e006      	b.n	800735c <mpu6050_init+0x80>
	} else {
		dev->mpu6050_cfg = *mpu_cfg;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	683a      	ldr	r2, [r7, #0]
 8007352:	3306      	adds	r3, #6
 8007354:	6811      	ldr	r1, [r2, #0]
 8007356:	6019      	str	r1, [r3, #0]
 8007358:	7912      	ldrb	r2, [r2, #4]
 800735a:	711a      	strb	r2, [r3, #4]
	}

	if (mpu6050_apply_config(dev, &dev->mpu6050_cfg) != MPU6050_OK)
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	3306      	adds	r3, #6
 8007360:	4619      	mov	r1, r3
 8007362:	68f8      	ldr	r0, [r7, #12]
 8007364:	f7ff ff74 	bl	8007250 <mpu6050_apply_config>
 8007368:	4603      	mov	r3, r0
 800736a:	2b00      	cmp	r3, #0
 800736c:	d002      	beq.n	8007374 <mpu6050_init+0x98>
		return MPU6050_ERR;
 800736e:	f04f 33ff 	mov.w	r3, #4294967295
 8007372:	e000      	b.n	8007376 <mpu6050_init+0x9a>

    return MPU6050_OK;
 8007374:	2300      	movs	r3, #0
}
 8007376:	4618      	mov	r0, r3
 8007378:	3710      	adds	r7, #16
 800737a:	46bd      	mov	sp, r7
 800737c:	bd80      	pop	{r7, pc}
 800737e:	bf00      	nop
 8007380:	08014c60 	.word	0x08014c60

08007384 <mpu6050_get_accel_value>:

    return mpu6050_read_reg(dev, WHO_AM_I, id);
}

MPU60X0_StatusTypeDef mpu6050_get_accel_value(mpu6050_t* dev, imu_vector_t* out)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b088      	sub	sp, #32
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
 800738c:	6039      	str	r1, [r7, #0]
    if (dev == NULL || out == NULL)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d002      	beq.n	800739a <mpu6050_get_accel_value+0x16>
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d102      	bne.n	80073a0 <mpu6050_get_accel_value+0x1c>
        return MPU6050_ERR;
 800739a:	f04f 33ff 	mov.w	r3, #4294967295
 800739e:	e059      	b.n	8007454 <mpu6050_get_accel_value+0xd0>

    uint8_t buf[6];

    if (mpu6050_read_bytes(dev, ACCEL_XOUT_H, buf, sizeof(buf)) != MPU6050_OK)
 80073a0:	f107 020c 	add.w	r2, r7, #12
 80073a4:	2306      	movs	r3, #6
 80073a6:	213b      	movs	r1, #59	@ 0x3b
 80073a8:	6878      	ldr	r0, [r7, #4]
 80073aa:	f7ff fe3b 	bl	8007024 <mpu6050_read_bytes>
 80073ae:	4603      	mov	r3, r0
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d002      	beq.n	80073ba <mpu6050_get_accel_value+0x36>
        return MPU6050_ERR;
 80073b4:	f04f 33ff 	mov.w	r3, #4294967295
 80073b8:	e04c      	b.n	8007454 <mpu6050_get_accel_value+0xd0>

    int16_t rawX = (int16_t)((buf[0] << 8) | buf[1]);
 80073ba:	7b3b      	ldrb	r3, [r7, #12]
 80073bc:	b21b      	sxth	r3, r3
 80073be:	021b      	lsls	r3, r3, #8
 80073c0:	b21a      	sxth	r2, r3
 80073c2:	7b7b      	ldrb	r3, [r7, #13]
 80073c4:	b21b      	sxth	r3, r3
 80073c6:	4313      	orrs	r3, r2
 80073c8:	83fb      	strh	r3, [r7, #30]
    int16_t rawY = (int16_t)((buf[2] << 8) | buf[3]);
 80073ca:	7bbb      	ldrb	r3, [r7, #14]
 80073cc:	b21b      	sxth	r3, r3
 80073ce:	021b      	lsls	r3, r3, #8
 80073d0:	b21a      	sxth	r2, r3
 80073d2:	7bfb      	ldrb	r3, [r7, #15]
 80073d4:	b21b      	sxth	r3, r3
 80073d6:	4313      	orrs	r3, r2
 80073d8:	83bb      	strh	r3, [r7, #28]
    int16_t rawZ = (int16_t)((buf[4] << 8) | buf[5]);
 80073da:	7c3b      	ldrb	r3, [r7, #16]
 80073dc:	b21b      	sxth	r3, r3
 80073de:	021b      	lsls	r3, r3, #8
 80073e0:	b21a      	sxth	r2, r3
 80073e2:	7c7b      	ldrb	r3, [r7, #17]
 80073e4:	b21b      	sxth	r3, r3
 80073e6:	4313      	orrs	r3, r2
 80073e8:	837b      	strh	r3, [r7, #26]

    float sens = mpu6050_accel_sensitivity(dev->mpu6050_cfg.accel_range);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	7a1b      	ldrb	r3, [r3, #8]
 80073ee:	4618      	mov	r0, r3
 80073f0:	f7ff fe3c 	bl	800706c <mpu6050_accel_sensitivity>
 80073f4:	ed87 0a05 	vstr	s0, [r7, #20]

    out->x = (float)rawX / sens;
 80073f8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80073fc:	ee07 3a90 	vmov	s15, r3
 8007400:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007404:	ed97 7a05 	vldr	s14, [r7, #20]
 8007408:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	edc3 7a00 	vstr	s15, [r3]
    out->y = (float)rawY / sens;
 8007412:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8007416:	ee07 3a90 	vmov	s15, r3
 800741a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800741e:	ed97 7a05 	vldr	s14, [r7, #20]
 8007422:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	edc3 7a01 	vstr	s15, [r3, #4]
    out->z = (float)rawZ / sens;
 800742c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8007430:	ee07 3a90 	vmov	s15, r3
 8007434:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007438:	ed97 7a05 	vldr	s14, [r7, #20]
 800743c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	edc3 7a02 	vstr	s15, [r3, #8]

    dev->data.accel = *out;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	683a      	ldr	r2, [r7, #0]
 800744a:	330c      	adds	r3, #12
 800744c:	ca07      	ldmia	r2, {r0, r1, r2}
 800744e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    return MPU6050_OK;
 8007452:	2300      	movs	r3, #0
}
 8007454:	4618      	mov	r0, r3
 8007456:	3720      	adds	r7, #32
 8007458:	46bd      	mov	sp, r7
 800745a:	bd80      	pop	{r7, pc}

0800745c <mpu6050_get_gyro_value>:

MPU60X0_StatusTypeDef mpu6050_get_gyro_value(mpu6050_t* dev, imu_vector_t* out)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b088      	sub	sp, #32
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
 8007464:	6039      	str	r1, [r7, #0]
    if (dev == NULL || out == NULL)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d002      	beq.n	8007472 <mpu6050_get_gyro_value+0x16>
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d102      	bne.n	8007478 <mpu6050_get_gyro_value+0x1c>
        return MPU6050_ERR;
 8007472:	f04f 33ff 	mov.w	r3, #4294967295
 8007476:	e059      	b.n	800752c <mpu6050_get_gyro_value+0xd0>

    uint8_t buf[6];

    if (mpu6050_read_bytes(dev, GYRO_XOUT_H, buf, sizeof(buf)) != MPU6050_OK)
 8007478:	f107 020c 	add.w	r2, r7, #12
 800747c:	2306      	movs	r3, #6
 800747e:	2143      	movs	r1, #67	@ 0x43
 8007480:	6878      	ldr	r0, [r7, #4]
 8007482:	f7ff fdcf 	bl	8007024 <mpu6050_read_bytes>
 8007486:	4603      	mov	r3, r0
 8007488:	2b00      	cmp	r3, #0
 800748a:	d002      	beq.n	8007492 <mpu6050_get_gyro_value+0x36>
        return MPU6050_ERR;
 800748c:	f04f 33ff 	mov.w	r3, #4294967295
 8007490:	e04c      	b.n	800752c <mpu6050_get_gyro_value+0xd0>

    int16_t rawX = (int16_t)((buf[0] << 8) | buf[1]);
 8007492:	7b3b      	ldrb	r3, [r7, #12]
 8007494:	b21b      	sxth	r3, r3
 8007496:	021b      	lsls	r3, r3, #8
 8007498:	b21a      	sxth	r2, r3
 800749a:	7b7b      	ldrb	r3, [r7, #13]
 800749c:	b21b      	sxth	r3, r3
 800749e:	4313      	orrs	r3, r2
 80074a0:	83fb      	strh	r3, [r7, #30]
    int16_t rawY = (int16_t)((buf[2] << 8) | buf[3]);
 80074a2:	7bbb      	ldrb	r3, [r7, #14]
 80074a4:	b21b      	sxth	r3, r3
 80074a6:	021b      	lsls	r3, r3, #8
 80074a8:	b21a      	sxth	r2, r3
 80074aa:	7bfb      	ldrb	r3, [r7, #15]
 80074ac:	b21b      	sxth	r3, r3
 80074ae:	4313      	orrs	r3, r2
 80074b0:	83bb      	strh	r3, [r7, #28]
    int16_t rawZ = (int16_t)((buf[4] << 8) | buf[5]);
 80074b2:	7c3b      	ldrb	r3, [r7, #16]
 80074b4:	b21b      	sxth	r3, r3
 80074b6:	021b      	lsls	r3, r3, #8
 80074b8:	b21a      	sxth	r2, r3
 80074ba:	7c7b      	ldrb	r3, [r7, #17]
 80074bc:	b21b      	sxth	r3, r3
 80074be:	4313      	orrs	r3, r2
 80074c0:	837b      	strh	r3, [r7, #26]

    float sens = mpu6050_gyro_sensitivity(dev->mpu6050_cfg.gyro_range);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	7a5b      	ldrb	r3, [r3, #9]
 80074c6:	4618      	mov	r0, r3
 80074c8:	f7ff fdfc 	bl	80070c4 <mpu6050_gyro_sensitivity>
 80074cc:	ed87 0a05 	vstr	s0, [r7, #20]

    out->x = (float)rawX / sens;
 80074d0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80074d4:	ee07 3a90 	vmov	s15, r3
 80074d8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80074dc:	ed97 7a05 	vldr	s14, [r7, #20]
 80074e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	edc3 7a00 	vstr	s15, [r3]
    out->y = (float)rawY / sens;
 80074ea:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80074ee:	ee07 3a90 	vmov	s15, r3
 80074f2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80074f6:	ed97 7a05 	vldr	s14, [r7, #20]
 80074fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	edc3 7a01 	vstr	s15, [r3, #4]
    out->z = (float)rawZ / sens;
 8007504:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8007508:	ee07 3a90 	vmov	s15, r3
 800750c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007510:	ed97 7a05 	vldr	s14, [r7, #20]
 8007514:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	edc3 7a02 	vstr	s15, [r3, #8]

    dev->data.gyro = *out;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	683a      	ldr	r2, [r7, #0]
 8007522:	3318      	adds	r3, #24
 8007524:	ca07      	ldmia	r2, {r0, r1, r2}
 8007526:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    return MPU6050_OK;
 800752a:	2300      	movs	r3, #0
}
 800752c:	4618      	mov	r0, r3
 800752e:	3720      	adds	r7, #32
 8007530:	46bd      	mov	sp, r7
 8007532:	bd80      	pop	{r7, pc}

08007534 <mpu6050_set_dlpf>:

/* -------------------- API di configurazione -------------------- */

MPU60X0_StatusTypeDef mpu6050_set_dlpf(mpu6050_t* dev, uint8_t dlpf_cfg)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b084      	sub	sp, #16
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
 800753c:	460b      	mov	r3, r1
 800753e:	70fb      	strb	r3, [r7, #3]
    if (dev == NULL)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d102      	bne.n	800754c <mpu6050_set_dlpf+0x18>
        return MPU6050_ERR;
 8007546:	f04f 33ff 	mov.w	r3, #4294967295
 800754a:	e02c      	b.n	80075a6 <mpu6050_set_dlpf+0x72>

    dlpf_cfg &= 0b00000111;   /* solo 3 bit validi */
 800754c:	78fb      	ldrb	r3, [r7, #3]
 800754e:	f003 0307 	and.w	r3, r3, #7
 8007552:	70fb      	strb	r3, [r7, #3]

    uint8_t reg = 0u;
 8007554:	2300      	movs	r3, #0
 8007556:	73fb      	strb	r3, [r7, #15]
    if (mpu6050_read_reg(dev, CONFIG, &reg) != MPU6050_OK)
 8007558:	f107 030f 	add.w	r3, r7, #15
 800755c:	461a      	mov	r2, r3
 800755e:	211a      	movs	r1, #26
 8007560:	6878      	ldr	r0, [r7, #4]
 8007562:	f7ff fd3e 	bl	8006fe2 <mpu6050_read_reg>
 8007566:	4603      	mov	r3, r0
 8007568:	2b00      	cmp	r3, #0
 800756a:	d002      	beq.n	8007572 <mpu6050_set_dlpf+0x3e>
        return MPU6050_ERR;
 800756c:	f04f 33ff 	mov.w	r3, #4294967295
 8007570:	e019      	b.n	80075a6 <mpu6050_set_dlpf+0x72>

    reg &= ~0b00000111;       /* clear DLPF_CFG[2:0] */
 8007572:	7bfb      	ldrb	r3, [r7, #15]
 8007574:	f023 0307 	bic.w	r3, r3, #7
 8007578:	b2db      	uxtb	r3, r3
 800757a:	73fb      	strb	r3, [r7, #15]
    reg |= dlpf_cfg;
 800757c:	7bfa      	ldrb	r2, [r7, #15]
 800757e:	78fb      	ldrb	r3, [r7, #3]
 8007580:	4313      	orrs	r3, r2
 8007582:	b2db      	uxtb	r3, r3
 8007584:	73fb      	strb	r3, [r7, #15]

    if (mpu6050_write_reg(dev, CONFIG, reg) != MPU6050_OK)
 8007586:	7bfb      	ldrb	r3, [r7, #15]
 8007588:	461a      	mov	r2, r3
 800758a:	211a      	movs	r1, #26
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	f7ff fd06 	bl	8006f9e <mpu6050_write_reg>
 8007592:	4603      	mov	r3, r0
 8007594:	2b00      	cmp	r3, #0
 8007596:	d002      	beq.n	800759e <mpu6050_set_dlpf+0x6a>
        return MPU6050_ERR;
 8007598:	f04f 33ff 	mov.w	r3, #4294967295
 800759c:	e003      	b.n	80075a6 <mpu6050_set_dlpf+0x72>

    dev->mpu6050_cfg.dlpf_cfg = dlpf_cfg;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	78fa      	ldrb	r2, [r7, #3]
 80075a2:	719a      	strb	r2, [r3, #6]
    return MPU6050_OK;
 80075a4:	2300      	movs	r3, #0
}
 80075a6:	4618      	mov	r0, r3
 80075a8:	3710      	adds	r7, #16
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}

080075ae <mpu6050_set_sample_div>:
    *dlpf_cfg = dev->mpu6050_cfg.dlpf_cfg;
    return MPU6050_OK;
}

MPU60X0_StatusTypeDef mpu6050_set_sample_div(mpu6050_t* dev, uint8_t smplrt_div)
{
 80075ae:	b580      	push	{r7, lr}
 80075b0:	b082      	sub	sp, #8
 80075b2:	af00      	add	r7, sp, #0
 80075b4:	6078      	str	r0, [r7, #4]
 80075b6:	460b      	mov	r3, r1
 80075b8:	70fb      	strb	r3, [r7, #3]
    if (dev == NULL)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d102      	bne.n	80075c6 <mpu6050_set_sample_div+0x18>
        return MPU6050_ERR;
 80075c0:	f04f 33ff 	mov.w	r3, #4294967295
 80075c4:	e00f      	b.n	80075e6 <mpu6050_set_sample_div+0x38>

    if (mpu6050_write_reg(dev, SMPRT_DIV, smplrt_div) != MPU6050_OK)
 80075c6:	78fb      	ldrb	r3, [r7, #3]
 80075c8:	461a      	mov	r2, r3
 80075ca:	2119      	movs	r1, #25
 80075cc:	6878      	ldr	r0, [r7, #4]
 80075ce:	f7ff fce6 	bl	8006f9e <mpu6050_write_reg>
 80075d2:	4603      	mov	r3, r0
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d002      	beq.n	80075de <mpu6050_set_sample_div+0x30>
        return MPU6050_ERR;
 80075d8:	f04f 33ff 	mov.w	r3, #4294967295
 80075dc:	e003      	b.n	80075e6 <mpu6050_set_sample_div+0x38>

    dev->mpu6050_cfg.smplrt_div = smplrt_div;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	78fa      	ldrb	r2, [r7, #3]
 80075e2:	71da      	strb	r2, [r3, #7]
    return MPU6050_OK;
 80075e4:	2300      	movs	r3, #0
}
 80075e6:	4618      	mov	r0, r3
 80075e8:	3708      	adds	r7, #8
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bd80      	pop	{r7, pc}

080075ee <mpu6050_set_accel_fs>:
    *smplrt_div = dev->mpu6050_cfg.smplrt_div;
    return MPU6050_OK;
}

MPU60X0_StatusTypeDef mpu6050_set_accel_fs(mpu6050_t* dev, mpu6050_accel_fs_t fs)
{
 80075ee:	b580      	push	{r7, lr}
 80075f0:	b082      	sub	sp, #8
 80075f2:	af00      	add	r7, sp, #0
 80075f4:	6078      	str	r0, [r7, #4]
 80075f6:	460b      	mov	r3, r1
 80075f8:	70fb      	strb	r3, [r7, #3]
    if (dev == NULL)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d102      	bne.n	8007606 <mpu6050_set_accel_fs+0x18>
        return MPU6050_ERR;
 8007600:	f04f 33ff 	mov.w	r3, #4294967295
 8007604:	e014      	b.n	8007630 <mpu6050_set_accel_fs+0x42>

    if (fs > MPU6050_ACCEL_FS_16G)
 8007606:	78fb      	ldrb	r3, [r7, #3]
 8007608:	2b03      	cmp	r3, #3
 800760a:	d902      	bls.n	8007612 <mpu6050_set_accel_fs+0x24>
        return MPU6050_ERR;
 800760c:	f04f 33ff 	mov.w	r3, #4294967295
 8007610:	e00e      	b.n	8007630 <mpu6050_set_accel_fs+0x42>

    if (mpu6050_set_accel_range_lowlevel(dev, fs) != MPU6050_OK)
 8007612:	78fb      	ldrb	r3, [r7, #3]
 8007614:	4619      	mov	r1, r3
 8007616:	6878      	ldr	r0, [r7, #4]
 8007618:	f7ff fdb0 	bl	800717c <mpu6050_set_accel_range_lowlevel>
 800761c:	4603      	mov	r3, r0
 800761e:	2b00      	cmp	r3, #0
 8007620:	d002      	beq.n	8007628 <mpu6050_set_accel_fs+0x3a>
        return MPU6050_ERR;
 8007622:	f04f 33ff 	mov.w	r3, #4294967295
 8007626:	e003      	b.n	8007630 <mpu6050_set_accel_fs+0x42>

    dev->mpu6050_cfg.accel_range = fs;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	78fa      	ldrb	r2, [r7, #3]
 800762c:	721a      	strb	r2, [r3, #8]
    return MPU6050_OK;
 800762e:	2300      	movs	r3, #0
}
 8007630:	4618      	mov	r0, r3
 8007632:	3708      	adds	r7, #8
 8007634:	46bd      	mov	sp, r7
 8007636:	bd80      	pop	{r7, pc}

08007638 <mpu6050_set_gyro_fs>:
    *fs = dev->mpu6050_cfg.accel_range;
    return MPU6050_OK;
}

MPU60X0_StatusTypeDef mpu6050_set_gyro_fs(mpu6050_t* dev, mpu6050_gyro_fs_t fs)
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b082      	sub	sp, #8
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
 8007640:	460b      	mov	r3, r1
 8007642:	70fb      	strb	r3, [r7, #3]
    if (dev == NULL)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d102      	bne.n	8007650 <mpu6050_set_gyro_fs+0x18>
        return MPU6050_ERR;
 800764a:	f04f 33ff 	mov.w	r3, #4294967295
 800764e:	e014      	b.n	800767a <mpu6050_set_gyro_fs+0x42>
    if (fs > MPU6050_GYRO_FS_2000DPS)
 8007650:	78fb      	ldrb	r3, [r7, #3]
 8007652:	2b03      	cmp	r3, #3
 8007654:	d902      	bls.n	800765c <mpu6050_set_gyro_fs+0x24>
        return MPU6050_ERR;
 8007656:	f04f 33ff 	mov.w	r3, #4294967295
 800765a:	e00e      	b.n	800767a <mpu6050_set_gyro_fs+0x42>

    if (mpu6050_set_gyro_range_lowlevel(dev, fs) != MPU6050_OK)
 800765c:	78fb      	ldrb	r3, [r7, #3]
 800765e:	4619      	mov	r1, r3
 8007660:	6878      	ldr	r0, [r7, #4]
 8007662:	f7ff fdc0 	bl	80071e6 <mpu6050_set_gyro_range_lowlevel>
 8007666:	4603      	mov	r3, r0
 8007668:	2b00      	cmp	r3, #0
 800766a:	d002      	beq.n	8007672 <mpu6050_set_gyro_fs+0x3a>
        return MPU6050_ERR;
 800766c:	f04f 33ff 	mov.w	r3, #4294967295
 8007670:	e003      	b.n	800767a <mpu6050_set_gyro_fs+0x42>

    dev->mpu6050_cfg.gyro_range = fs;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	78fa      	ldrb	r2, [r7, #3]
 8007676:	725a      	strb	r2, [r3, #9]
    return MPU6050_OK;
 8007678:	2300      	movs	r3, #0
}
 800767a:	4618      	mov	r0, r3
 800767c:	3708      	adds	r7, #8
 800767e:	46bd      	mov	sp, r7
 8007680:	bd80      	pop	{r7, pc}

08007682 <mpu6050_set_interrupt_mask>:
    *fs = dev->mpu6050_cfg.gyro_range;
    return MPU6050_OK;
}

MPU60X0_StatusTypeDef mpu6050_set_interrupt_mask(mpu6050_t* dev, uint8_t int_mask)
{
 8007682:	b580      	push	{r7, lr}
 8007684:	b082      	sub	sp, #8
 8007686:	af00      	add	r7, sp, #0
 8007688:	6078      	str	r0, [r7, #4]
 800768a:	460b      	mov	r3, r1
 800768c:	70fb      	strb	r3, [r7, #3]
    if (dev == NULL)
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d102      	bne.n	800769a <mpu6050_set_interrupt_mask+0x18>
        return MPU6050_ERR;
 8007694:	f04f 33ff 	mov.w	r3, #4294967295
 8007698:	e00f      	b.n	80076ba <mpu6050_set_interrupt_mask+0x38>

    if (mpu6050_write_reg(dev, INT_ENABLE, int_mask) != MPU6050_OK)
 800769a:	78fb      	ldrb	r3, [r7, #3]
 800769c:	461a      	mov	r2, r3
 800769e:	2138      	movs	r1, #56	@ 0x38
 80076a0:	6878      	ldr	r0, [r7, #4]
 80076a2:	f7ff fc7c 	bl	8006f9e <mpu6050_write_reg>
 80076a6:	4603      	mov	r3, r0
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d002      	beq.n	80076b2 <mpu6050_set_interrupt_mask+0x30>
        return MPU6050_ERR;
 80076ac:	f04f 33ff 	mov.w	r3, #4294967295
 80076b0:	e003      	b.n	80076ba <mpu6050_set_interrupt_mask+0x38>

    dev->mpu6050_cfg.int_enable = int_mask;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	78fa      	ldrb	r2, [r7, #3]
 80076b6:	729a      	strb	r2, [r3, #10]
    return MPU6050_OK;
 80076b8:	2300      	movs	r3, #0
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3708      	adds	r7, #8
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}
	...

080076c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b082      	sub	sp, #8
 80076c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80076ca:	4b12      	ldr	r3, [pc, #72]	@ (8007714 <HAL_MspInit+0x50>)
 80076cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076ce:	4a11      	ldr	r2, [pc, #68]	@ (8007714 <HAL_MspInit+0x50>)
 80076d0:	f043 0301 	orr.w	r3, r3, #1
 80076d4:	6613      	str	r3, [r2, #96]	@ 0x60
 80076d6:	4b0f      	ldr	r3, [pc, #60]	@ (8007714 <HAL_MspInit+0x50>)
 80076d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076da:	f003 0301 	and.w	r3, r3, #1
 80076de:	607b      	str	r3, [r7, #4]
 80076e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80076e2:	4b0c      	ldr	r3, [pc, #48]	@ (8007714 <HAL_MspInit+0x50>)
 80076e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076e6:	4a0b      	ldr	r2, [pc, #44]	@ (8007714 <HAL_MspInit+0x50>)
 80076e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80076ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80076ee:	4b09      	ldr	r3, [pc, #36]	@ (8007714 <HAL_MspInit+0x50>)
 80076f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80076f6:	603b      	str	r3, [r7, #0]
 80076f8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80076fa:	2200      	movs	r2, #0
 80076fc:	210f      	movs	r1, #15
 80076fe:	f06f 0001 	mvn.w	r0, #1
 8007702:	f000 ff01 	bl	8008508 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8007706:	f002 ff81 	bl	800a60c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800770a:	bf00      	nop
 800770c:	3708      	adds	r7, #8
 800770e:	46bd      	mov	sp, r7
 8007710:	bd80      	pop	{r7, pc}
 8007712:	bf00      	nop
 8007714:	40021000 	.word	0x40021000

08007718 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b08c      	sub	sp, #48	@ 0x30
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8007720:	2300      	movs	r3, #0
 8007722:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8007724:	2300      	movs	r3, #0
 8007726:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8007728:	4b2c      	ldr	r3, [pc, #176]	@ (80077dc <HAL_InitTick+0xc4>)
 800772a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800772c:	4a2b      	ldr	r2, [pc, #172]	@ (80077dc <HAL_InitTick+0xc4>)
 800772e:	f043 0310 	orr.w	r3, r3, #16
 8007732:	6593      	str	r3, [r2, #88]	@ 0x58
 8007734:	4b29      	ldr	r3, [pc, #164]	@ (80077dc <HAL_InitTick+0xc4>)
 8007736:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007738:	f003 0310 	and.w	r3, r3, #16
 800773c:	60bb      	str	r3, [r7, #8]
 800773e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8007740:	f107 020c 	add.w	r2, r7, #12
 8007744:	f107 0310 	add.w	r3, r7, #16
 8007748:	4611      	mov	r1, r2
 800774a:	4618      	mov	r0, r3
 800774c:	f003 fc56 	bl	800affc <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8007750:	f003 fc28 	bl	800afa4 <HAL_RCC_GetPCLK1Freq>
 8007754:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8007756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007758:	4a21      	ldr	r2, [pc, #132]	@ (80077e0 <HAL_InitTick+0xc8>)
 800775a:	fba2 2303 	umull	r2, r3, r2, r3
 800775e:	0c9b      	lsrs	r3, r3, #18
 8007760:	3b01      	subs	r3, #1
 8007762:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8007764:	4b1f      	ldr	r3, [pc, #124]	@ (80077e4 <HAL_InitTick+0xcc>)
 8007766:	4a20      	ldr	r2, [pc, #128]	@ (80077e8 <HAL_InitTick+0xd0>)
 8007768:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800776a:	4b1e      	ldr	r3, [pc, #120]	@ (80077e4 <HAL_InitTick+0xcc>)
 800776c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8007770:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8007772:	4a1c      	ldr	r2, [pc, #112]	@ (80077e4 <HAL_InitTick+0xcc>)
 8007774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007776:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8007778:	4b1a      	ldr	r3, [pc, #104]	@ (80077e4 <HAL_InitTick+0xcc>)
 800777a:	2200      	movs	r2, #0
 800777c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800777e:	4b19      	ldr	r3, [pc, #100]	@ (80077e4 <HAL_InitTick+0xcc>)
 8007780:	2200      	movs	r2, #0
 8007782:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8007784:	4817      	ldr	r0, [pc, #92]	@ (80077e4 <HAL_InitTick+0xcc>)
 8007786:	f003 feff 	bl	800b588 <HAL_TIM_Base_Init>
 800778a:	4603      	mov	r3, r0
 800778c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8007790:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007794:	2b00      	cmp	r3, #0
 8007796:	d11b      	bne.n	80077d0 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8007798:	4812      	ldr	r0, [pc, #72]	@ (80077e4 <HAL_InitTick+0xcc>)
 800779a:	f003 ffbd 	bl	800b718 <HAL_TIM_Base_Start_IT>
 800779e:	4603      	mov	r3, r0
 80077a0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80077a4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d111      	bne.n	80077d0 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80077ac:	2036      	movs	r0, #54	@ 0x36
 80077ae:	f000 fec5 	bl	800853c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2b0f      	cmp	r3, #15
 80077b6:	d808      	bhi.n	80077ca <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80077b8:	2200      	movs	r2, #0
 80077ba:	6879      	ldr	r1, [r7, #4]
 80077bc:	2036      	movs	r0, #54	@ 0x36
 80077be:	f000 fea3 	bl	8008508 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80077c2:	4a0a      	ldr	r2, [pc, #40]	@ (80077ec <HAL_InitTick+0xd4>)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	6013      	str	r3, [r2, #0]
 80077c8:	e002      	b.n	80077d0 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 80077ca:	2301      	movs	r3, #1
 80077cc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80077d0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80077d4:	4618      	mov	r0, r3
 80077d6:	3730      	adds	r7, #48	@ 0x30
 80077d8:	46bd      	mov	sp, r7
 80077da:	bd80      	pop	{r7, pc}
 80077dc:	40021000 	.word	0x40021000
 80077e0:	431bde83 	.word	0x431bde83
 80077e4:	20001e30 	.word	0x20001e30
 80077e8:	40001000 	.word	0x40001000
 80077ec:	20000008 	.word	0x20000008

080077f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80077f0:	b480      	push	{r7}
 80077f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80077f4:	bf00      	nop
 80077f6:	e7fd      	b.n	80077f4 <NMI_Handler+0x4>

080077f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80077f8:	b480      	push	{r7}
 80077fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80077fc:	bf00      	nop
 80077fe:	e7fd      	b.n	80077fc <HardFault_Handler+0x4>

08007800 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007800:	b480      	push	{r7}
 8007802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007804:	bf00      	nop
 8007806:	e7fd      	b.n	8007804 <MemManage_Handler+0x4>

08007808 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007808:	b480      	push	{r7}
 800780a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800780c:	bf00      	nop
 800780e:	e7fd      	b.n	800780c <BusFault_Handler+0x4>

08007810 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007810:	b480      	push	{r7}
 8007812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007814:	bf00      	nop
 8007816:	e7fd      	b.n	8007814 <UsageFault_Handler+0x4>

08007818 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007818:	b480      	push	{r7}
 800781a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800781c:	bf00      	nop
 800781e:	46bd      	mov	sp, r7
 8007820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007824:	4770      	bx	lr
	...

08007828 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8007828:	b580      	push	{r7, lr}
 800782a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800782c:	4802      	ldr	r0, [pc, #8]	@ (8007838 <DMA1_Channel1_IRQHandler+0x10>)
 800782e:	f001 fa7e 	bl	8008d2e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8007832:	bf00      	nop
 8007834:	bd80      	pop	{r7, pc}
 8007836:	bf00      	nop
 8007838:	2000204c 	.word	0x2000204c

0800783c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8007840:	4802      	ldr	r0, [pc, #8]	@ (800784c <DMA1_Channel2_IRQHandler+0x10>)
 8007842:	f001 fa74 	bl	8008d2e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8007846:	bf00      	nop
 8007848:	bd80      	pop	{r7, pc}
 800784a:	bf00      	nop
 800784c:	200020ac 	.word	0x200020ac

08007850 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8007850:	b580      	push	{r7, lr}
 8007852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8007854:	4802      	ldr	r0, [pc, #8]	@ (8007860 <TIM2_IRQHandler+0x10>)
 8007856:	f004 fbb3 	bl	800bfc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800785a:	bf00      	nop
 800785c:	bd80      	pop	{r7, pc}
 800785e:	bf00      	nop
 8007860:	20001ed4 	.word	0x20001ed4

08007864 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8007868:	4802      	ldr	r0, [pc, #8]	@ (8007874 <TIM4_IRQHandler+0x10>)
 800786a:	f004 fba9 	bl	800bfc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800786e:	bf00      	nop
 8007870:	bd80      	pop	{r7, pc}
 8007872:	bf00      	nop
 8007874:	20001f20 	.word	0x20001f20

08007878 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8007878:	b580      	push	{r7, lr}
 800787a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800787c:	4802      	ldr	r0, [pc, #8]	@ (8007888 <USART3_IRQHandler+0x10>)
 800787e:	f006 f90b 	bl	800da98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8007882:	bf00      	nop
 8007884:	bd80      	pop	{r7, pc}
 8007886:	bf00      	nop
 8007888:	20001fb8 	.word	0x20001fb8

0800788c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800788c:	b580      	push	{r7, lr}
 800788e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8007890:	4802      	ldr	r0, [pc, #8]	@ (800789c <TIM6_DAC_IRQHandler+0x10>)
 8007892:	f004 fb95 	bl	800bfc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8007896:	bf00      	nop
 8007898:	bd80      	pop	{r7, pc}
 800789a:	bf00      	nop
 800789c:	20001e30 	.word	0x20001e30

080078a0 <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 1 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b082      	sub	sp, #8
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	4a08      	ldr	r2, [pc, #32]	@ (80078d0 <HAL_UART_TxCpltCallback+0x30>)
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d10a      	bne.n	80078c8 <HAL_UART_TxCpltCallback+0x28>
    {
    	HAL_UART_DMAStop(&huart3);
 80078b2:	4808      	ldr	r0, [pc, #32]	@ (80078d4 <HAL_UART_TxCpltCallback+0x34>)
 80078b4:	f006 f85a 	bl	800d96c <HAL_UART_DMAStop>
    	transmitted++;
 80078b8:	4b07      	ldr	r3, [pc, #28]	@ (80078d8 <HAL_UART_TxCpltCallback+0x38>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	3301      	adds	r3, #1
 80078be:	4a06      	ldr	r2, [pc, #24]	@ (80078d8 <HAL_UART_TxCpltCallback+0x38>)
 80078c0:	6013      	str	r3, [r2, #0]
        tx_complete = 1;
 80078c2:	4b06      	ldr	r3, [pc, #24]	@ (80078dc <HAL_UART_TxCpltCallback+0x3c>)
 80078c4:	2201      	movs	r2, #1
 80078c6:	701a      	strb	r2, [r3, #0]
    }
}
 80078c8:	bf00      	nop
 80078ca:	3708      	adds	r7, #8
 80078cc:	46bd      	mov	sp, r7
 80078ce:	bd80      	pop	{r7, pc}
 80078d0:	40004800 	.word	0x40004800
 80078d4:	20001fb8 	.word	0x20001fb8
 80078d8:	20001e80 	.word	0x20001e80
 80078dc:	20001cf8 	.word	0x20001cf8

080078e0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b082      	sub	sp, #8
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	4a08      	ldr	r2, [pc, #32]	@ (8007910 <HAL_UART_RxCpltCallback+0x30>)
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d10a      	bne.n	8007908 <HAL_UART_RxCpltCallback+0x28>
    {
    	HAL_UART_DMAStop(&huart3);
 80078f2:	4808      	ldr	r0, [pc, #32]	@ (8007914 <HAL_UART_RxCpltCallback+0x34>)
 80078f4:	f006 f83a 	bl	800d96c <HAL_UART_DMAStop>
    	received++;
 80078f8:	4b07      	ldr	r3, [pc, #28]	@ (8007918 <HAL_UART_RxCpltCallback+0x38>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	3301      	adds	r3, #1
 80078fe:	4a06      	ldr	r2, [pc, #24]	@ (8007918 <HAL_UART_RxCpltCallback+0x38>)
 8007900:	6013      	str	r3, [r2, #0]
    	rx_complete = 1;
 8007902:	4b06      	ldr	r3, [pc, #24]	@ (800791c <HAL_UART_RxCpltCallback+0x3c>)
 8007904:	2201      	movs	r2, #1
 8007906:	701a      	strb	r2, [r3, #0]
    }
}
 8007908:	bf00      	nop
 800790a:	3708      	adds	r7, #8
 800790c:	46bd      	mov	sp, r7
 800790e:	bd80      	pop	{r7, pc}
 8007910:	40004800 	.word	0x40004800
 8007914:	20001fb8 	.word	0x20001fb8
 8007918:	20001e7c 	.word	0x20001e7c
 800791c:	20001cf9 	.word	0x20001cf9

08007920 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8007920:	b480      	push	{r7}
 8007922:	af00      	add	r7, sp, #0
  return 1;
 8007924:	2301      	movs	r3, #1
}
 8007926:	4618      	mov	r0, r3
 8007928:	46bd      	mov	sp, r7
 800792a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792e:	4770      	bx	lr

08007930 <_kill>:

int _kill(int pid, int sig)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b082      	sub	sp, #8
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
 8007938:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800793a:	f00b f9d9 	bl	8012cf0 <__errno>
 800793e:	4603      	mov	r3, r0
 8007940:	2216      	movs	r2, #22
 8007942:	601a      	str	r2, [r3, #0]
  return -1;
 8007944:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007948:	4618      	mov	r0, r3
 800794a:	3708      	adds	r7, #8
 800794c:	46bd      	mov	sp, r7
 800794e:	bd80      	pop	{r7, pc}

08007950 <_exit>:

void _exit (int status)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b082      	sub	sp, #8
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8007958:	f04f 31ff 	mov.w	r1, #4294967295
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	f7ff ffe7 	bl	8007930 <_kill>
  while (1) {}    /* Make sure we hang here */
 8007962:	bf00      	nop
 8007964:	e7fd      	b.n	8007962 <_exit+0x12>

08007966 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007966:	b580      	push	{r7, lr}
 8007968:	b086      	sub	sp, #24
 800796a:	af00      	add	r7, sp, #0
 800796c:	60f8      	str	r0, [r7, #12]
 800796e:	60b9      	str	r1, [r7, #8]
 8007970:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007972:	2300      	movs	r3, #0
 8007974:	617b      	str	r3, [r7, #20]
 8007976:	e00a      	b.n	800798e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8007978:	f3af 8000 	nop.w
 800797c:	4601      	mov	r1, r0
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	1c5a      	adds	r2, r3, #1
 8007982:	60ba      	str	r2, [r7, #8]
 8007984:	b2ca      	uxtb	r2, r1
 8007986:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007988:	697b      	ldr	r3, [r7, #20]
 800798a:	3301      	adds	r3, #1
 800798c:	617b      	str	r3, [r7, #20]
 800798e:	697a      	ldr	r2, [r7, #20]
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	429a      	cmp	r2, r3
 8007994:	dbf0      	blt.n	8007978 <_read+0x12>
  }

  return len;
 8007996:	687b      	ldr	r3, [r7, #4]
}
 8007998:	4618      	mov	r0, r3
 800799a:	3718      	adds	r7, #24
 800799c:	46bd      	mov	sp, r7
 800799e:	bd80      	pop	{r7, pc}

080079a0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b086      	sub	sp, #24
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	60f8      	str	r0, [r7, #12]
 80079a8:	60b9      	str	r1, [r7, #8]
 80079aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80079ac:	2300      	movs	r3, #0
 80079ae:	617b      	str	r3, [r7, #20]
 80079b0:	e009      	b.n	80079c6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	1c5a      	adds	r2, r3, #1
 80079b6:	60ba      	str	r2, [r7, #8]
 80079b8:	781b      	ldrb	r3, [r3, #0]
 80079ba:	4618      	mov	r0, r3
 80079bc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80079c0:	697b      	ldr	r3, [r7, #20]
 80079c2:	3301      	adds	r3, #1
 80079c4:	617b      	str	r3, [r7, #20]
 80079c6:	697a      	ldr	r2, [r7, #20]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	429a      	cmp	r2, r3
 80079cc:	dbf1      	blt.n	80079b2 <_write+0x12>
  }
  return len;
 80079ce:	687b      	ldr	r3, [r7, #4]
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	3718      	adds	r7, #24
 80079d4:	46bd      	mov	sp, r7
 80079d6:	bd80      	pop	{r7, pc}

080079d8 <_close>:

int _close(int file)
{
 80079d8:	b480      	push	{r7}
 80079da:	b083      	sub	sp, #12
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80079e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80079e4:	4618      	mov	r0, r3
 80079e6:	370c      	adds	r7, #12
 80079e8:	46bd      	mov	sp, r7
 80079ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ee:	4770      	bx	lr

080079f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80079f0:	b480      	push	{r7}
 80079f2:	b083      	sub	sp, #12
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
 80079f8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007a00:	605a      	str	r2, [r3, #4]
  return 0;
 8007a02:	2300      	movs	r3, #0
}
 8007a04:	4618      	mov	r0, r3
 8007a06:	370c      	adds	r7, #12
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0e:	4770      	bx	lr

08007a10 <_isatty>:

int _isatty(int file)
{
 8007a10:	b480      	push	{r7}
 8007a12:	b083      	sub	sp, #12
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8007a18:	2301      	movs	r3, #1
}
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	370c      	adds	r7, #12
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a24:	4770      	bx	lr

08007a26 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007a26:	b480      	push	{r7}
 8007a28:	b085      	sub	sp, #20
 8007a2a:	af00      	add	r7, sp, #0
 8007a2c:	60f8      	str	r0, [r7, #12]
 8007a2e:	60b9      	str	r1, [r7, #8]
 8007a30:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8007a32:	2300      	movs	r3, #0
}
 8007a34:	4618      	mov	r0, r3
 8007a36:	3714      	adds	r7, #20
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3e:	4770      	bx	lr

08007a40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b086      	sub	sp, #24
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007a48:	4a14      	ldr	r2, [pc, #80]	@ (8007a9c <_sbrk+0x5c>)
 8007a4a:	4b15      	ldr	r3, [pc, #84]	@ (8007aa0 <_sbrk+0x60>)
 8007a4c:	1ad3      	subs	r3, r2, r3
 8007a4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007a50:	697b      	ldr	r3, [r7, #20]
 8007a52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007a54:	4b13      	ldr	r3, [pc, #76]	@ (8007aa4 <_sbrk+0x64>)
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d102      	bne.n	8007a62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007a5c:	4b11      	ldr	r3, [pc, #68]	@ (8007aa4 <_sbrk+0x64>)
 8007a5e:	4a12      	ldr	r2, [pc, #72]	@ (8007aa8 <_sbrk+0x68>)
 8007a60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007a62:	4b10      	ldr	r3, [pc, #64]	@ (8007aa4 <_sbrk+0x64>)
 8007a64:	681a      	ldr	r2, [r3, #0]
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	4413      	add	r3, r2
 8007a6a:	693a      	ldr	r2, [r7, #16]
 8007a6c:	429a      	cmp	r2, r3
 8007a6e:	d207      	bcs.n	8007a80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007a70:	f00b f93e 	bl	8012cf0 <__errno>
 8007a74:	4603      	mov	r3, r0
 8007a76:	220c      	movs	r2, #12
 8007a78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8007a7e:	e009      	b.n	8007a94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007a80:	4b08      	ldr	r3, [pc, #32]	@ (8007aa4 <_sbrk+0x64>)
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007a86:	4b07      	ldr	r3, [pc, #28]	@ (8007aa4 <_sbrk+0x64>)
 8007a88:	681a      	ldr	r2, [r3, #0]
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	4413      	add	r3, r2
 8007a8e:	4a05      	ldr	r2, [pc, #20]	@ (8007aa4 <_sbrk+0x64>)
 8007a90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8007a92:	68fb      	ldr	r3, [r7, #12]
}
 8007a94:	4618      	mov	r0, r3
 8007a96:	3718      	adds	r7, #24
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	bd80      	pop	{r7, pc}
 8007a9c:	20020000 	.word	0x20020000
 8007aa0:	00000400 	.word	0x00000400
 8007aa4:	20001e84 	.word	0x20001e84
 8007aa8:	20006c48 	.word	0x20006c48

08007aac <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8007aac:	b480      	push	{r7}
 8007aae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8007ab0:	4b06      	ldr	r3, [pc, #24]	@ (8007acc <SystemInit+0x20>)
 8007ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ab6:	4a05      	ldr	r2, [pc, #20]	@ (8007acc <SystemInit+0x20>)
 8007ab8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007abc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007ac0:	bf00      	nop
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac8:	4770      	bx	lr
 8007aca:	bf00      	nop
 8007acc:	e000ed00 	.word	0xe000ed00

08007ad0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b098      	sub	sp, #96	@ 0x60
 8007ad4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007ad6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8007ada:	2200      	movs	r2, #0
 8007adc:	601a      	str	r2, [r3, #0]
 8007ade:	605a      	str	r2, [r3, #4]
 8007ae0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007ae2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	601a      	str	r2, [r3, #0]
 8007aea:	605a      	str	r2, [r3, #4]
 8007aec:	609a      	str	r2, [r3, #8]
 8007aee:	60da      	str	r2, [r3, #12]
 8007af0:	611a      	str	r2, [r3, #16]
 8007af2:	615a      	str	r2, [r3, #20]
 8007af4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8007af6:	1d3b      	adds	r3, r7, #4
 8007af8:	2234      	movs	r2, #52	@ 0x34
 8007afa:	2100      	movs	r1, #0
 8007afc:	4618      	mov	r0, r3
 8007afe:	f00b f846 	bl	8012b8e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8007b02:	4b4d      	ldr	r3, [pc, #308]	@ (8007c38 <MX_TIM1_Init+0x168>)
 8007b04:	4a4d      	ldr	r2, [pc, #308]	@ (8007c3c <MX_TIM1_Init+0x16c>)
 8007b06:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 8007b08:	4b4b      	ldr	r3, [pc, #300]	@ (8007c38 <MX_TIM1_Init+0x168>)
 8007b0a:	2201      	movs	r2, #1
 8007b0c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007b0e:	4b4a      	ldr	r3, [pc, #296]	@ (8007c38 <MX_TIM1_Init+0x168>)
 8007b10:	2200      	movs	r2, #0
 8007b12:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4249;
 8007b14:	4b48      	ldr	r3, [pc, #288]	@ (8007c38 <MX_TIM1_Init+0x168>)
 8007b16:	f241 0299 	movw	r2, #4249	@ 0x1099
 8007b1a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007b1c:	4b46      	ldr	r3, [pc, #280]	@ (8007c38 <MX_TIM1_Init+0x168>)
 8007b1e:	2200      	movs	r2, #0
 8007b20:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8007b22:	4b45      	ldr	r3, [pc, #276]	@ (8007c38 <MX_TIM1_Init+0x168>)
 8007b24:	2200      	movs	r2, #0
 8007b26:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007b28:	4b43      	ldr	r3, [pc, #268]	@ (8007c38 <MX_TIM1_Init+0x168>)
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8007b2e:	4842      	ldr	r0, [pc, #264]	@ (8007c38 <MX_TIM1_Init+0x168>)
 8007b30:	f003 fe99 	bl	800b866 <HAL_TIM_PWM_Init>
 8007b34:	4603      	mov	r3, r0
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d001      	beq.n	8007b3e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8007b3a:	f7ff f927 	bl	8006d8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007b3e:	2300      	movs	r3, #0
 8007b40:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8007b42:	2300      	movs	r3, #0
 8007b44:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007b46:	2300      	movs	r3, #0
 8007b48:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8007b4a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8007b4e:	4619      	mov	r1, r3
 8007b50:	4839      	ldr	r0, [pc, #228]	@ (8007c38 <MX_TIM1_Init+0x168>)
 8007b52:	f005 fc77 	bl	800d444 <HAL_TIMEx_MasterConfigSynchronization>
 8007b56:	4603      	mov	r3, r0
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d001      	beq.n	8007b60 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8007b5c:	f7ff f916 	bl	8006d8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007b60:	2360      	movs	r3, #96	@ 0x60
 8007b62:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8007b64:	2300      	movs	r3, #0
 8007b66:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007b68:	2300      	movs	r3, #0
 8007b6a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007b70:	2300      	movs	r3, #0
 8007b72:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8007b74:	2300      	movs	r3, #0
 8007b76:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8007b78:	2300      	movs	r3, #0
 8007b7a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007b7c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8007b80:	2200      	movs	r2, #0
 8007b82:	4619      	mov	r1, r3
 8007b84:	482c      	ldr	r0, [pc, #176]	@ (8007c38 <MX_TIM1_Init+0x168>)
 8007b86:	f004 fc07 	bl	800c398 <HAL_TIM_PWM_ConfigChannel>
 8007b8a:	4603      	mov	r3, r0
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d001      	beq.n	8007b94 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8007b90:	f7ff f8fc 	bl	8006d8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8007b94:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8007b98:	2204      	movs	r2, #4
 8007b9a:	4619      	mov	r1, r3
 8007b9c:	4826      	ldr	r0, [pc, #152]	@ (8007c38 <MX_TIM1_Init+0x168>)
 8007b9e:	f004 fbfb 	bl	800c398 <HAL_TIM_PWM_ConfigChannel>
 8007ba2:	4603      	mov	r3, r0
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d001      	beq.n	8007bac <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8007ba8:	f7ff f8f0 	bl	8006d8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8007bac:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8007bb0:	2208      	movs	r2, #8
 8007bb2:	4619      	mov	r1, r3
 8007bb4:	4820      	ldr	r0, [pc, #128]	@ (8007c38 <MX_TIM1_Init+0x168>)
 8007bb6:	f004 fbef 	bl	800c398 <HAL_TIM_PWM_ConfigChannel>
 8007bba:	4603      	mov	r3, r0
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d001      	beq.n	8007bc4 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8007bc0:	f7ff f8e4 	bl	8006d8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8007bc4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8007bc8:	220c      	movs	r2, #12
 8007bca:	4619      	mov	r1, r3
 8007bcc:	481a      	ldr	r0, [pc, #104]	@ (8007c38 <MX_TIM1_Init+0x168>)
 8007bce:	f004 fbe3 	bl	800c398 <HAL_TIM_PWM_ConfigChannel>
 8007bd2:	4603      	mov	r3, r0
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d001      	beq.n	8007bdc <MX_TIM1_Init+0x10c>
  {
    Error_Handler();
 8007bd8:	f7ff f8d8 	bl	8006d8c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8007bdc:	2300      	movs	r3, #0
 8007bde:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8007be0:	2300      	movs	r3, #0
 8007be2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8007be4:	2300      	movs	r3, #0
 8007be6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8007be8:	2300      	movs	r3, #0
 8007bea:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8007bec:	2300      	movs	r3, #0
 8007bee:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8007bf0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007bf4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8007c02:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007c06:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8007c08:	2300      	movs	r3, #0
 8007c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8007c10:	2300      	movs	r3, #0
 8007c12:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8007c14:	1d3b      	adds	r3, r7, #4
 8007c16:	4619      	mov	r1, r3
 8007c18:	4807      	ldr	r0, [pc, #28]	@ (8007c38 <MX_TIM1_Init+0x168>)
 8007c1a:	f005 fca9 	bl	800d570 <HAL_TIMEx_ConfigBreakDeadTime>
 8007c1e:	4603      	mov	r3, r0
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d001      	beq.n	8007c28 <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 8007c24:	f7ff f8b2 	bl	8006d8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8007c28:	4803      	ldr	r0, [pc, #12]	@ (8007c38 <MX_TIM1_Init+0x168>)
 8007c2a:	f000 f9d3 	bl	8007fd4 <HAL_TIM_MspPostInit>

}
 8007c2e:	bf00      	nop
 8007c30:	3760      	adds	r7, #96	@ 0x60
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bd80      	pop	{r7, pc}
 8007c36:	bf00      	nop
 8007c38:	20001e88 	.word	0x20001e88
 8007c3c:	40012c00 	.word	0x40012c00

08007c40 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b088      	sub	sp, #32
 8007c44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007c46:	f107 0314 	add.w	r3, r7, #20
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	601a      	str	r2, [r3, #0]
 8007c4e:	605a      	str	r2, [r3, #4]
 8007c50:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8007c52:	1d3b      	adds	r3, r7, #4
 8007c54:	2200      	movs	r2, #0
 8007c56:	601a      	str	r2, [r3, #0]
 8007c58:	605a      	str	r2, [r3, #4]
 8007c5a:	609a      	str	r2, [r3, #8]
 8007c5c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8007c5e:	4b2c      	ldr	r3, [pc, #176]	@ (8007d10 <MX_TIM2_Init+0xd0>)
 8007c60:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8007c64:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8007c66:	4b2a      	ldr	r3, [pc, #168]	@ (8007d10 <MX_TIM2_Init+0xd0>)
 8007c68:	22a9      	movs	r2, #169	@ 0xa9
 8007c6a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007c6c:	4b28      	ldr	r3, [pc, #160]	@ (8007d10 <MX_TIM2_Init+0xd0>)
 8007c6e:	2200      	movs	r2, #0
 8007c70:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8007c72:	4b27      	ldr	r3, [pc, #156]	@ (8007d10 <MX_TIM2_Init+0xd0>)
 8007c74:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007c78:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007c7a:	4b25      	ldr	r3, [pc, #148]	@ (8007d10 <MX_TIM2_Init+0xd0>)
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007c80:	4b23      	ldr	r3, [pc, #140]	@ (8007d10 <MX_TIM2_Init+0xd0>)
 8007c82:	2200      	movs	r2, #0
 8007c84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8007c86:	4822      	ldr	r0, [pc, #136]	@ (8007d10 <MX_TIM2_Init+0xd0>)
 8007c88:	f003 fff2 	bl	800bc70 <HAL_TIM_IC_Init>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d001      	beq.n	8007c96 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8007c92:	f7ff f87b 	bl	8006d8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007c96:	2300      	movs	r3, #0
 8007c98:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8007c9e:	f107 0314 	add.w	r3, r7, #20
 8007ca2:	4619      	mov	r1, r3
 8007ca4:	481a      	ldr	r0, [pc, #104]	@ (8007d10 <MX_TIM2_Init+0xd0>)
 8007ca6:	f005 fbcd 	bl	800d444 <HAL_TIMEx_MasterConfigSynchronization>
 8007caa:	4603      	mov	r3, r0
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d001      	beq.n	8007cb4 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8007cb0:	f7ff f86c 	bl	8006d8c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8007cb8:	2301      	movs	r3, #1
 8007cba:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8007cc4:	1d3b      	adds	r3, r7, #4
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	4619      	mov	r1, r3
 8007cca:	4811      	ldr	r0, [pc, #68]	@ (8007d10 <MX_TIM2_Init+0xd0>)
 8007ccc:	f004 fac7 	bl	800c25e <HAL_TIM_IC_ConfigChannel>
 8007cd0:	4603      	mov	r3, r0
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d001      	beq.n	8007cda <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8007cd6:	f7ff f859 	bl	8006d8c <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8007cda:	1d3b      	adds	r3, r7, #4
 8007cdc:	2204      	movs	r2, #4
 8007cde:	4619      	mov	r1, r3
 8007ce0:	480b      	ldr	r0, [pc, #44]	@ (8007d10 <MX_TIM2_Init+0xd0>)
 8007ce2:	f004 fabc 	bl	800c25e <HAL_TIM_IC_ConfigChannel>
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d001      	beq.n	8007cf0 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8007cec:	f7ff f84e 	bl	8006d8c <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8007cf0:	1d3b      	adds	r3, r7, #4
 8007cf2:	2208      	movs	r2, #8
 8007cf4:	4619      	mov	r1, r3
 8007cf6:	4806      	ldr	r0, [pc, #24]	@ (8007d10 <MX_TIM2_Init+0xd0>)
 8007cf8:	f004 fab1 	bl	800c25e <HAL_TIM_IC_ConfigChannel>
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d001      	beq.n	8007d06 <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8007d02:	f7ff f843 	bl	8006d8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8007d06:	bf00      	nop
 8007d08:	3720      	adds	r7, #32
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bd80      	pop	{r7, pc}
 8007d0e:	bf00      	nop
 8007d10:	20001ed4 	.word	0x20001ed4

08007d14 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b088      	sub	sp, #32
 8007d18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007d1a:	f107 0310 	add.w	r3, r7, #16
 8007d1e:	2200      	movs	r2, #0
 8007d20:	601a      	str	r2, [r3, #0]
 8007d22:	605a      	str	r2, [r3, #4]
 8007d24:	609a      	str	r2, [r3, #8]
 8007d26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007d28:	1d3b      	adds	r3, r7, #4
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	601a      	str	r2, [r3, #0]
 8007d2e:	605a      	str	r2, [r3, #4]
 8007d30:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8007d32:	4b1e      	ldr	r3, [pc, #120]	@ (8007dac <MX_TIM4_Init+0x98>)
 8007d34:	4a1e      	ldr	r2, [pc, #120]	@ (8007db0 <MX_TIM4_Init+0x9c>)
 8007d36:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1699;
 8007d38:	4b1c      	ldr	r3, [pc, #112]	@ (8007dac <MX_TIM4_Init+0x98>)
 8007d3a:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8007d3e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007d40:	4b1a      	ldr	r3, [pc, #104]	@ (8007dac <MX_TIM4_Init+0x98>)
 8007d42:	2200      	movs	r2, #0
 8007d44:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8007d46:	4b19      	ldr	r3, [pc, #100]	@ (8007dac <MX_TIM4_Init+0x98>)
 8007d48:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007d4c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007d4e:	4b17      	ldr	r3, [pc, #92]	@ (8007dac <MX_TIM4_Init+0x98>)
 8007d50:	2200      	movs	r2, #0
 8007d52:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007d54:	4b15      	ldr	r3, [pc, #84]	@ (8007dac <MX_TIM4_Init+0x98>)
 8007d56:	2200      	movs	r2, #0
 8007d58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8007d5a:	4814      	ldr	r0, [pc, #80]	@ (8007dac <MX_TIM4_Init+0x98>)
 8007d5c:	f003 fc14 	bl	800b588 <HAL_TIM_Base_Init>
 8007d60:	4603      	mov	r3, r0
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d001      	beq.n	8007d6a <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8007d66:	f7ff f811 	bl	8006d8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007d6a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007d6e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8007d70:	f107 0310 	add.w	r3, r7, #16
 8007d74:	4619      	mov	r1, r3
 8007d76:	480d      	ldr	r0, [pc, #52]	@ (8007dac <MX_TIM4_Init+0x98>)
 8007d78:	f004 fc22 	bl	800c5c0 <HAL_TIM_ConfigClockSource>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d001      	beq.n	8007d86 <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8007d82:	f7ff f803 	bl	8006d8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007d86:	2300      	movs	r3, #0
 8007d88:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8007d8e:	1d3b      	adds	r3, r7, #4
 8007d90:	4619      	mov	r1, r3
 8007d92:	4806      	ldr	r0, [pc, #24]	@ (8007dac <MX_TIM4_Init+0x98>)
 8007d94:	f005 fb56 	bl	800d444 <HAL_TIMEx_MasterConfigSynchronization>
 8007d98:	4603      	mov	r3, r0
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d001      	beq.n	8007da2 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8007d9e:	f7fe fff5 	bl	8006d8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8007da2:	bf00      	nop
 8007da4:	3720      	adds	r7, #32
 8007da6:	46bd      	mov	sp, r7
 8007da8:	bd80      	pop	{r7, pc}
 8007daa:	bf00      	nop
 8007dac:	20001f20 	.word	0x20001f20
 8007db0:	40000800 	.word	0x40000800

08007db4 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b088      	sub	sp, #32
 8007db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007dba:	f107 0310 	add.w	r3, r7, #16
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	601a      	str	r2, [r3, #0]
 8007dc2:	605a      	str	r2, [r3, #4]
 8007dc4:	609a      	str	r2, [r3, #8]
 8007dc6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007dc8:	1d3b      	adds	r3, r7, #4
 8007dca:	2200      	movs	r2, #0
 8007dcc:	601a      	str	r2, [r3, #0]
 8007dce:	605a      	str	r2, [r3, #4]
 8007dd0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8007dd2:	4b1d      	ldr	r3, [pc, #116]	@ (8007e48 <MX_TIM5_Init+0x94>)
 8007dd4:	4a1d      	ldr	r2, [pc, #116]	@ (8007e4c <MX_TIM5_Init+0x98>)
 8007dd6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 8007dd8:	4b1b      	ldr	r3, [pc, #108]	@ (8007e48 <MX_TIM5_Init+0x94>)
 8007dda:	22a9      	movs	r2, #169	@ 0xa9
 8007ddc:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007dde:	4b1a      	ldr	r3, [pc, #104]	@ (8007e48 <MX_TIM5_Init+0x94>)
 8007de0:	2200      	movs	r2, #0
 8007de2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8007de4:	4b18      	ldr	r3, [pc, #96]	@ (8007e48 <MX_TIM5_Init+0x94>)
 8007de6:	f04f 32ff 	mov.w	r2, #4294967295
 8007dea:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007dec:	4b16      	ldr	r3, [pc, #88]	@ (8007e48 <MX_TIM5_Init+0x94>)
 8007dee:	2200      	movs	r2, #0
 8007df0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007df2:	4b15      	ldr	r3, [pc, #84]	@ (8007e48 <MX_TIM5_Init+0x94>)
 8007df4:	2200      	movs	r2, #0
 8007df6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8007df8:	4813      	ldr	r0, [pc, #76]	@ (8007e48 <MX_TIM5_Init+0x94>)
 8007dfa:	f003 fbc5 	bl	800b588 <HAL_TIM_Base_Init>
 8007dfe:	4603      	mov	r3, r0
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d001      	beq.n	8007e08 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8007e04:	f7fe ffc2 	bl	8006d8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007e08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007e0c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8007e0e:	f107 0310 	add.w	r3, r7, #16
 8007e12:	4619      	mov	r1, r3
 8007e14:	480c      	ldr	r0, [pc, #48]	@ (8007e48 <MX_TIM5_Init+0x94>)
 8007e16:	f004 fbd3 	bl	800c5c0 <HAL_TIM_ConfigClockSource>
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d001      	beq.n	8007e24 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8007e20:	f7fe ffb4 	bl	8006d8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007e24:	2300      	movs	r3, #0
 8007e26:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007e28:	2300      	movs	r3, #0
 8007e2a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8007e2c:	1d3b      	adds	r3, r7, #4
 8007e2e:	4619      	mov	r1, r3
 8007e30:	4805      	ldr	r0, [pc, #20]	@ (8007e48 <MX_TIM5_Init+0x94>)
 8007e32:	f005 fb07 	bl	800d444 <HAL_TIMEx_MasterConfigSynchronization>
 8007e36:	4603      	mov	r3, r0
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d001      	beq.n	8007e40 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8007e3c:	f7fe ffa6 	bl	8006d8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8007e40:	bf00      	nop
 8007e42:	3720      	adds	r7, #32
 8007e44:	46bd      	mov	sp, r7
 8007e46:	bd80      	pop	{r7, pc}
 8007e48:	20001f6c 	.word	0x20001f6c
 8007e4c:	40000c00 	.word	0x40000c00

08007e50 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8007e50:	b480      	push	{r7}
 8007e52:	b085      	sub	sp, #20
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	4a0a      	ldr	r2, [pc, #40]	@ (8007e88 <HAL_TIM_PWM_MspInit+0x38>)
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	d10b      	bne.n	8007e7a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8007e62:	4b0a      	ldr	r3, [pc, #40]	@ (8007e8c <HAL_TIM_PWM_MspInit+0x3c>)
 8007e64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e66:	4a09      	ldr	r2, [pc, #36]	@ (8007e8c <HAL_TIM_PWM_MspInit+0x3c>)
 8007e68:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007e6c:	6613      	str	r3, [r2, #96]	@ 0x60
 8007e6e:	4b07      	ldr	r3, [pc, #28]	@ (8007e8c <HAL_TIM_PWM_MspInit+0x3c>)
 8007e70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e72:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007e76:	60fb      	str	r3, [r7, #12]
 8007e78:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8007e7a:	bf00      	nop
 8007e7c:	3714      	adds	r7, #20
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e84:	4770      	bx	lr
 8007e86:	bf00      	nop
 8007e88:	40012c00 	.word	0x40012c00
 8007e8c:	40021000 	.word	0x40021000

08007e90 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b08a      	sub	sp, #40	@ 0x28
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007e98:	f107 0314 	add.w	r3, r7, #20
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	601a      	str	r2, [r3, #0]
 8007ea0:	605a      	str	r2, [r3, #4]
 8007ea2:	609a      	str	r2, [r3, #8]
 8007ea4:	60da      	str	r2, [r3, #12]
 8007ea6:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM2)
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007eb0:	d14e      	bne.n	8007f50 <HAL_TIM_IC_MspInit+0xc0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007eb2:	4b29      	ldr	r3, [pc, #164]	@ (8007f58 <HAL_TIM_IC_MspInit+0xc8>)
 8007eb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007eb6:	4a28      	ldr	r2, [pc, #160]	@ (8007f58 <HAL_TIM_IC_MspInit+0xc8>)
 8007eb8:	f043 0301 	orr.w	r3, r3, #1
 8007ebc:	6593      	str	r3, [r2, #88]	@ 0x58
 8007ebe:	4b26      	ldr	r3, [pc, #152]	@ (8007f58 <HAL_TIM_IC_MspInit+0xc8>)
 8007ec0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ec2:	f003 0301 	and.w	r3, r3, #1
 8007ec6:	613b      	str	r3, [r7, #16]
 8007ec8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007eca:	4b23      	ldr	r3, [pc, #140]	@ (8007f58 <HAL_TIM_IC_MspInit+0xc8>)
 8007ecc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ece:	4a22      	ldr	r2, [pc, #136]	@ (8007f58 <HAL_TIM_IC_MspInit+0xc8>)
 8007ed0:	f043 0302 	orr.w	r3, r3, #2
 8007ed4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007ed6:	4b20      	ldr	r3, [pc, #128]	@ (8007f58 <HAL_TIM_IC_MspInit+0xc8>)
 8007ed8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007eda:	f003 0302 	and.w	r3, r3, #2
 8007ede:	60fb      	str	r3, [r7, #12]
 8007ee0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007ee2:	4b1d      	ldr	r3, [pc, #116]	@ (8007f58 <HAL_TIM_IC_MspInit+0xc8>)
 8007ee4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ee6:	4a1c      	ldr	r2, [pc, #112]	@ (8007f58 <HAL_TIM_IC_MspInit+0xc8>)
 8007ee8:	f043 0301 	orr.w	r3, r3, #1
 8007eec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007eee:	4b1a      	ldr	r3, [pc, #104]	@ (8007f58 <HAL_TIM_IC_MspInit+0xc8>)
 8007ef0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ef2:	f003 0301 	and.w	r3, r3, #1
 8007ef6:	60bb      	str	r3, [r7, #8]
 8007ef8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ECHO_RIGHT_Pin|ECHO_CENTER_Pin;
 8007efa:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 8007efe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f00:	2302      	movs	r3, #2
 8007f02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8007f04:	2302      	movs	r3, #2
 8007f06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007f08:	2300      	movs	r3, #0
 8007f0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8007f0c:	2301      	movs	r3, #1
 8007f0e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007f10:	f107 0314 	add.w	r3, r7, #20
 8007f14:	4619      	mov	r1, r3
 8007f16:	4811      	ldr	r0, [pc, #68]	@ (8007f5c <HAL_TIM_IC_MspInit+0xcc>)
 8007f18:	f001 f864 	bl	8008fe4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ECHO_LEFT_Pin;
 8007f1c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f22:	2302      	movs	r3, #2
 8007f24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8007f26:	2302      	movs	r3, #2
 8007f28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8007f2e:	2301      	movs	r3, #1
 8007f30:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ECHO_LEFT_GPIO_Port, &GPIO_InitStruct);
 8007f32:	f107 0314 	add.w	r3, r7, #20
 8007f36:	4619      	mov	r1, r3
 8007f38:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007f3c:	f001 f852 	bl	8008fe4 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8007f40:	2200      	movs	r2, #0
 8007f42:	2105      	movs	r1, #5
 8007f44:	201c      	movs	r0, #28
 8007f46:	f000 fadf 	bl	8008508 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8007f4a:	201c      	movs	r0, #28
 8007f4c:	f000 faf6 	bl	800853c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8007f50:	bf00      	nop
 8007f52:	3728      	adds	r7, #40	@ 0x28
 8007f54:	46bd      	mov	sp, r7
 8007f56:	bd80      	pop	{r7, pc}
 8007f58:	40021000 	.word	0x40021000
 8007f5c:	48000400 	.word	0x48000400

08007f60 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b084      	sub	sp, #16
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	4a16      	ldr	r2, [pc, #88]	@ (8007fc8 <HAL_TIM_Base_MspInit+0x68>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d114      	bne.n	8007f9c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8007f72:	4b16      	ldr	r3, [pc, #88]	@ (8007fcc <HAL_TIM_Base_MspInit+0x6c>)
 8007f74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f76:	4a15      	ldr	r2, [pc, #84]	@ (8007fcc <HAL_TIM_Base_MspInit+0x6c>)
 8007f78:	f043 0304 	orr.w	r3, r3, #4
 8007f7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8007f7e:	4b13      	ldr	r3, [pc, #76]	@ (8007fcc <HAL_TIM_Base_MspInit+0x6c>)
 8007f80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f82:	f003 0304 	and.w	r3, r3, #4
 8007f86:	60fb      	str	r3, [r7, #12]
 8007f88:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	2105      	movs	r1, #5
 8007f8e:	201e      	movs	r0, #30
 8007f90:	f000 faba 	bl	8008508 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8007f94:	201e      	movs	r0, #30
 8007f96:	f000 fad1 	bl	800853c <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8007f9a:	e010      	b.n	8007fbe <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM5)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4a0b      	ldr	r2, [pc, #44]	@ (8007fd0 <HAL_TIM_Base_MspInit+0x70>)
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d10b      	bne.n	8007fbe <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8007fa6:	4b09      	ldr	r3, [pc, #36]	@ (8007fcc <HAL_TIM_Base_MspInit+0x6c>)
 8007fa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007faa:	4a08      	ldr	r2, [pc, #32]	@ (8007fcc <HAL_TIM_Base_MspInit+0x6c>)
 8007fac:	f043 0308 	orr.w	r3, r3, #8
 8007fb0:	6593      	str	r3, [r2, #88]	@ 0x58
 8007fb2:	4b06      	ldr	r3, [pc, #24]	@ (8007fcc <HAL_TIM_Base_MspInit+0x6c>)
 8007fb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fb6:	f003 0308 	and.w	r3, r3, #8
 8007fba:	60bb      	str	r3, [r7, #8]
 8007fbc:	68bb      	ldr	r3, [r7, #8]
}
 8007fbe:	bf00      	nop
 8007fc0:	3710      	adds	r7, #16
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	bd80      	pop	{r7, pc}
 8007fc6:	bf00      	nop
 8007fc8:	40000800 	.word	0x40000800
 8007fcc:	40021000 	.word	0x40021000
 8007fd0:	40000c00 	.word	0x40000c00

08007fd4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b08a      	sub	sp, #40	@ 0x28
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007fdc:	f107 0314 	add.w	r3, r7, #20
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	601a      	str	r2, [r3, #0]
 8007fe4:	605a      	str	r2, [r3, #4]
 8007fe6:	609a      	str	r2, [r3, #8]
 8007fe8:	60da      	str	r2, [r3, #12]
 8007fea:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4a20      	ldr	r2, [pc, #128]	@ (8008074 <HAL_TIM_MspPostInit+0xa0>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d139      	bne.n	800806a <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007ff6:	4b20      	ldr	r3, [pc, #128]	@ (8008078 <HAL_TIM_MspPostInit+0xa4>)
 8007ff8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ffa:	4a1f      	ldr	r2, [pc, #124]	@ (8008078 <HAL_TIM_MspPostInit+0xa4>)
 8007ffc:	f043 0304 	orr.w	r3, r3, #4
 8008000:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008002:	4b1d      	ldr	r3, [pc, #116]	@ (8008078 <HAL_TIM_MspPostInit+0xa4>)
 8008004:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008006:	f003 0304 	and.w	r3, r3, #4
 800800a:	613b      	str	r3, [r7, #16]
 800800c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800800e:	4b1a      	ldr	r3, [pc, #104]	@ (8008078 <HAL_TIM_MspPostInit+0xa4>)
 8008010:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008012:	4a19      	ldr	r2, [pc, #100]	@ (8008078 <HAL_TIM_MspPostInit+0xa4>)
 8008014:	f043 0301 	orr.w	r3, r3, #1
 8008018:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800801a:	4b17      	ldr	r3, [pc, #92]	@ (8008078 <HAL_TIM_MspPostInit+0xa4>)
 800801c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800801e:	f003 0301 	and.w	r3, r3, #1
 8008022:	60fb      	str	r3, [r7, #12]
 8008024:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> TIM1_CH3
    PC3     ------> TIM1_CH4
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = MOTOR_BB_Pin|MOTOR_BA_Pin;
 8008026:	230c      	movs	r3, #12
 8008028:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800802a:	2302      	movs	r3, #2
 800802c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800802e:	2300      	movs	r3, #0
 8008030:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008032:	2300      	movs	r3, #0
 8008034:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8008036:	2302      	movs	r3, #2
 8008038:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800803a:	f107 0314 	add.w	r3, r7, #20
 800803e:	4619      	mov	r1, r3
 8008040:	480e      	ldr	r0, [pc, #56]	@ (800807c <HAL_TIM_MspPostInit+0xa8>)
 8008042:	f000 ffcf 	bl	8008fe4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTOR_FB_Pin|MOTOR_FA_Pin;
 8008046:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800804a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800804c:	2302      	movs	r3, #2
 800804e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008050:	2300      	movs	r3, #0
 8008052:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008054:	2300      	movs	r3, #0
 8008056:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8008058:	2306      	movs	r3, #6
 800805a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800805c:	f107 0314 	add.w	r3, r7, #20
 8008060:	4619      	mov	r1, r3
 8008062:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008066:	f000 ffbd 	bl	8008fe4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800806a:	bf00      	nop
 800806c:	3728      	adds	r7, #40	@ 0x28
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}
 8008072:	bf00      	nop
 8008074:	40012c00 	.word	0x40012c00
 8008078:	40021000 	.word	0x40021000
 800807c:	48000800 	.word	0x48000800

08008080 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8008084:	4b22      	ldr	r3, [pc, #136]	@ (8008110 <MX_USART3_UART_Init+0x90>)
 8008086:	4a23      	ldr	r2, [pc, #140]	@ (8008114 <MX_USART3_UART_Init+0x94>)
 8008088:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800808a:	4b21      	ldr	r3, [pc, #132]	@ (8008110 <MX_USART3_UART_Init+0x90>)
 800808c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8008090:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8008092:	4b1f      	ldr	r3, [pc, #124]	@ (8008110 <MX_USART3_UART_Init+0x90>)
 8008094:	2200      	movs	r2, #0
 8008096:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8008098:	4b1d      	ldr	r3, [pc, #116]	@ (8008110 <MX_USART3_UART_Init+0x90>)
 800809a:	2200      	movs	r2, #0
 800809c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800809e:	4b1c      	ldr	r3, [pc, #112]	@ (8008110 <MX_USART3_UART_Init+0x90>)
 80080a0:	2200      	movs	r2, #0
 80080a2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80080a4:	4b1a      	ldr	r3, [pc, #104]	@ (8008110 <MX_USART3_UART_Init+0x90>)
 80080a6:	220c      	movs	r2, #12
 80080a8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80080aa:	4b19      	ldr	r3, [pc, #100]	@ (8008110 <MX_USART3_UART_Init+0x90>)
 80080ac:	2200      	movs	r2, #0
 80080ae:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80080b0:	4b17      	ldr	r3, [pc, #92]	@ (8008110 <MX_USART3_UART_Init+0x90>)
 80080b2:	2200      	movs	r2, #0
 80080b4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80080b6:	4b16      	ldr	r3, [pc, #88]	@ (8008110 <MX_USART3_UART_Init+0x90>)
 80080b8:	2200      	movs	r2, #0
 80080ba:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80080bc:	4b14      	ldr	r3, [pc, #80]	@ (8008110 <MX_USART3_UART_Init+0x90>)
 80080be:	2200      	movs	r2, #0
 80080c0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80080c2:	4b13      	ldr	r3, [pc, #76]	@ (8008110 <MX_USART3_UART_Init+0x90>)
 80080c4:	2200      	movs	r2, #0
 80080c6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 80080c8:	4811      	ldr	r0, [pc, #68]	@ (8008110 <MX_USART3_UART_Init+0x90>)
 80080ca:	f005 fb2b 	bl	800d724 <HAL_HalfDuplex_Init>
 80080ce:	4603      	mov	r3, r0
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d001      	beq.n	80080d8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80080d4:	f7fe fe5a 	bl	8006d8c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80080d8:	2100      	movs	r1, #0
 80080da:	480d      	ldr	r0, [pc, #52]	@ (8008110 <MX_USART3_UART_Init+0x90>)
 80080dc:	f007 f8d7 	bl	800f28e <HAL_UARTEx_SetTxFifoThreshold>
 80080e0:	4603      	mov	r3, r0
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d001      	beq.n	80080ea <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80080e6:	f7fe fe51 	bl	8006d8c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80080ea:	2100      	movs	r1, #0
 80080ec:	4808      	ldr	r0, [pc, #32]	@ (8008110 <MX_USART3_UART_Init+0x90>)
 80080ee:	f007 f90c 	bl	800f30a <HAL_UARTEx_SetRxFifoThreshold>
 80080f2:	4603      	mov	r3, r0
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d001      	beq.n	80080fc <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80080f8:	f7fe fe48 	bl	8006d8c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80080fc:	4804      	ldr	r0, [pc, #16]	@ (8008110 <MX_USART3_UART_Init+0x90>)
 80080fe:	f007 f88d 	bl	800f21c <HAL_UARTEx_DisableFifoMode>
 8008102:	4603      	mov	r3, r0
 8008104:	2b00      	cmp	r3, #0
 8008106:	d001      	beq.n	800810c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8008108:	f7fe fe40 	bl	8006d8c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800810c:	bf00      	nop
 800810e:	bd80      	pop	{r7, pc}
 8008110:	20001fb8 	.word	0x20001fb8
 8008114:	40004800 	.word	0x40004800

08008118 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b09e      	sub	sp, #120	@ 0x78
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008120:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8008124:	2200      	movs	r2, #0
 8008126:	601a      	str	r2, [r3, #0]
 8008128:	605a      	str	r2, [r3, #4]
 800812a:	609a      	str	r2, [r3, #8]
 800812c:	60da      	str	r2, [r3, #12]
 800812e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008130:	f107 0310 	add.w	r3, r7, #16
 8008134:	2254      	movs	r2, #84	@ 0x54
 8008136:	2100      	movs	r1, #0
 8008138:	4618      	mov	r0, r3
 800813a:	f00a fd28 	bl	8012b8e <memset>
  if(uartHandle->Instance==USART3)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4a4d      	ldr	r2, [pc, #308]	@ (8008278 <HAL_UART_MspInit+0x160>)
 8008144:	4293      	cmp	r3, r2
 8008146:	f040 8092 	bne.w	800826e <HAL_UART_MspInit+0x156>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800814a:	2304      	movs	r3, #4
 800814c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800814e:	2300      	movs	r3, #0
 8008150:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008152:	f107 0310 	add.w	r3, r7, #16
 8008156:	4618      	mov	r0, r3
 8008158:	f002 ffc8 	bl	800b0ec <HAL_RCCEx_PeriphCLKConfig>
 800815c:	4603      	mov	r3, r0
 800815e:	2b00      	cmp	r3, #0
 8008160:	d001      	beq.n	8008166 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8008162:	f7fe fe13 	bl	8006d8c <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8008166:	4b45      	ldr	r3, [pc, #276]	@ (800827c <HAL_UART_MspInit+0x164>)
 8008168:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800816a:	4a44      	ldr	r2, [pc, #272]	@ (800827c <HAL_UART_MspInit+0x164>)
 800816c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008170:	6593      	str	r3, [r2, #88]	@ 0x58
 8008172:	4b42      	ldr	r3, [pc, #264]	@ (800827c <HAL_UART_MspInit+0x164>)
 8008174:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008176:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800817a:	60fb      	str	r3, [r7, #12]
 800817c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800817e:	4b3f      	ldr	r3, [pc, #252]	@ (800827c <HAL_UART_MspInit+0x164>)
 8008180:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008182:	4a3e      	ldr	r2, [pc, #248]	@ (800827c <HAL_UART_MspInit+0x164>)
 8008184:	f043 0304 	orr.w	r3, r3, #4
 8008188:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800818a:	4b3c      	ldr	r3, [pc, #240]	@ (800827c <HAL_UART_MspInit+0x164>)
 800818c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800818e:	f003 0304 	and.w	r3, r3, #4
 8008192:	60bb      	str	r3, [r7, #8]
 8008194:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8008196:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800819a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800819c:	2312      	movs	r3, #18
 800819e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80081a0:	2300      	movs	r3, #0
 80081a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80081a4:	2300      	movs	r3, #0
 80081a6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80081a8:	2307      	movs	r3, #7
 80081aa:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80081ac:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80081b0:	4619      	mov	r1, r3
 80081b2:	4833      	ldr	r0, [pc, #204]	@ (8008280 <HAL_UART_MspInit+0x168>)
 80081b4:	f000 ff16 	bl	8008fe4 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel1;
 80081b8:	4b32      	ldr	r3, [pc, #200]	@ (8008284 <HAL_UART_MspInit+0x16c>)
 80081ba:	4a33      	ldr	r2, [pc, #204]	@ (8008288 <HAL_UART_MspInit+0x170>)
 80081bc:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 80081be:	4b31      	ldr	r3, [pc, #196]	@ (8008284 <HAL_UART_MspInit+0x16c>)
 80081c0:	221c      	movs	r2, #28
 80081c2:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80081c4:	4b2f      	ldr	r3, [pc, #188]	@ (8008284 <HAL_UART_MspInit+0x16c>)
 80081c6:	2200      	movs	r2, #0
 80081c8:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80081ca:	4b2e      	ldr	r3, [pc, #184]	@ (8008284 <HAL_UART_MspInit+0x16c>)
 80081cc:	2200      	movs	r2, #0
 80081ce:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80081d0:	4b2c      	ldr	r3, [pc, #176]	@ (8008284 <HAL_UART_MspInit+0x16c>)
 80081d2:	2280      	movs	r2, #128	@ 0x80
 80081d4:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80081d6:	4b2b      	ldr	r3, [pc, #172]	@ (8008284 <HAL_UART_MspInit+0x16c>)
 80081d8:	2200      	movs	r2, #0
 80081da:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80081dc:	4b29      	ldr	r3, [pc, #164]	@ (8008284 <HAL_UART_MspInit+0x16c>)
 80081de:	2200      	movs	r2, #0
 80081e0:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80081e2:	4b28      	ldr	r3, [pc, #160]	@ (8008284 <HAL_UART_MspInit+0x16c>)
 80081e4:	2200      	movs	r2, #0
 80081e6:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80081e8:	4b26      	ldr	r3, [pc, #152]	@ (8008284 <HAL_UART_MspInit+0x16c>)
 80081ea:	2200      	movs	r2, #0
 80081ec:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80081ee:	4825      	ldr	r0, [pc, #148]	@ (8008284 <HAL_UART_MspInit+0x16c>)
 80081f0:	f000 fbba 	bl	8008968 <HAL_DMA_Init>
 80081f4:	4603      	mov	r3, r0
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d001      	beq.n	80081fe <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 80081fa:	f7fe fdc7 	bl	8006d8c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	4a20      	ldr	r2, [pc, #128]	@ (8008284 <HAL_UART_MspInit+0x16c>)
 8008202:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8008206:	4a1f      	ldr	r2, [pc, #124]	@ (8008284 <HAL_UART_MspInit+0x16c>)
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 800820c:	4b1f      	ldr	r3, [pc, #124]	@ (800828c <HAL_UART_MspInit+0x174>)
 800820e:	4a20      	ldr	r2, [pc, #128]	@ (8008290 <HAL_UART_MspInit+0x178>)
 8008210:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8008212:	4b1e      	ldr	r3, [pc, #120]	@ (800828c <HAL_UART_MspInit+0x174>)
 8008214:	221d      	movs	r2, #29
 8008216:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008218:	4b1c      	ldr	r3, [pc, #112]	@ (800828c <HAL_UART_MspInit+0x174>)
 800821a:	2210      	movs	r2, #16
 800821c:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800821e:	4b1b      	ldr	r3, [pc, #108]	@ (800828c <HAL_UART_MspInit+0x174>)
 8008220:	2200      	movs	r2, #0
 8008222:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8008224:	4b19      	ldr	r3, [pc, #100]	@ (800828c <HAL_UART_MspInit+0x174>)
 8008226:	2280      	movs	r2, #128	@ 0x80
 8008228:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800822a:	4b18      	ldr	r3, [pc, #96]	@ (800828c <HAL_UART_MspInit+0x174>)
 800822c:	2200      	movs	r2, #0
 800822e:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008230:	4b16      	ldr	r3, [pc, #88]	@ (800828c <HAL_UART_MspInit+0x174>)
 8008232:	2200      	movs	r2, #0
 8008234:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8008236:	4b15      	ldr	r3, [pc, #84]	@ (800828c <HAL_UART_MspInit+0x174>)
 8008238:	2200      	movs	r2, #0
 800823a:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800823c:	4b13      	ldr	r3, [pc, #76]	@ (800828c <HAL_UART_MspInit+0x174>)
 800823e:	2200      	movs	r2, #0
 8008240:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8008242:	4812      	ldr	r0, [pc, #72]	@ (800828c <HAL_UART_MspInit+0x174>)
 8008244:	f000 fb90 	bl	8008968 <HAL_DMA_Init>
 8008248:	4603      	mov	r3, r0
 800824a:	2b00      	cmp	r3, #0
 800824c:	d001      	beq.n	8008252 <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 800824e:	f7fe fd9d 	bl	8006d8c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	4a0d      	ldr	r2, [pc, #52]	@ (800828c <HAL_UART_MspInit+0x174>)
 8008256:	67da      	str	r2, [r3, #124]	@ 0x7c
 8008258:	4a0c      	ldr	r2, [pc, #48]	@ (800828c <HAL_UART_MspInit+0x174>)
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800825e:	2200      	movs	r2, #0
 8008260:	2105      	movs	r1, #5
 8008262:	2027      	movs	r0, #39	@ 0x27
 8008264:	f000 f950 	bl	8008508 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8008268:	2027      	movs	r0, #39	@ 0x27
 800826a:	f000 f967 	bl	800853c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800826e:	bf00      	nop
 8008270:	3778      	adds	r7, #120	@ 0x78
 8008272:	46bd      	mov	sp, r7
 8008274:	bd80      	pop	{r7, pc}
 8008276:	bf00      	nop
 8008278:	40004800 	.word	0x40004800
 800827c:	40021000 	.word	0x40021000
 8008280:	48000800 	.word	0x48000800
 8008284:	2000204c 	.word	0x2000204c
 8008288:	40020008 	.word	0x40020008
 800828c:	200020ac 	.word	0x200020ac
 8008290:	4002001c 	.word	0x4002001c

08008294 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008294:	480d      	ldr	r0, [pc, #52]	@ (80082cc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008296:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8008298:	f7ff fc08 	bl	8007aac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800829c:	480c      	ldr	r0, [pc, #48]	@ (80082d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800829e:	490d      	ldr	r1, [pc, #52]	@ (80082d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80082a0:	4a0d      	ldr	r2, [pc, #52]	@ (80082d8 <LoopForever+0xe>)
  movs r3, #0
 80082a2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80082a4:	e002      	b.n	80082ac <LoopCopyDataInit>

080082a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80082a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80082a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80082aa:	3304      	adds	r3, #4

080082ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80082ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80082ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80082b0:	d3f9      	bcc.n	80082a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80082b2:	4a0a      	ldr	r2, [pc, #40]	@ (80082dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80082b4:	4c0a      	ldr	r4, [pc, #40]	@ (80082e0 <LoopForever+0x16>)
  movs r3, #0
 80082b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80082b8:	e001      	b.n	80082be <LoopFillZerobss>

080082ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80082ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80082bc:	3204      	adds	r2, #4

080082be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80082be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80082c0:	d3fb      	bcc.n	80082ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80082c2:	f00a fd1b 	bl	8012cfc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80082c6:	f7fe fcb7 	bl	8006c38 <main>

080082ca <LoopForever>:

LoopForever:
    b LoopForever
 80082ca:	e7fe      	b.n	80082ca <LoopForever>
  ldr   r0, =_estack
 80082cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80082d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80082d4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80082d8:	0801502c 	.word	0x0801502c
  ldr r2, =_sbss
 80082dc:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80082e0:	20006c44 	.word	0x20006c44

080082e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80082e4:	e7fe      	b.n	80082e4 <ADC1_2_IRQHandler>

080082e6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80082e6:	b580      	push	{r7, lr}
 80082e8:	b082      	sub	sp, #8
 80082ea:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80082ec:	2300      	movs	r3, #0
 80082ee:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80082f0:	2003      	movs	r0, #3
 80082f2:	f000 f8fe 	bl	80084f2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80082f6:	200f      	movs	r0, #15
 80082f8:	f7ff fa0e 	bl	8007718 <HAL_InitTick>
 80082fc:	4603      	mov	r3, r0
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d002      	beq.n	8008308 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8008302:	2301      	movs	r3, #1
 8008304:	71fb      	strb	r3, [r7, #7]
 8008306:	e001      	b.n	800830c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008308:	f7ff f9dc 	bl	80076c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800830c:	79fb      	ldrb	r3, [r7, #7]

}
 800830e:	4618      	mov	r0, r3
 8008310:	3708      	adds	r7, #8
 8008312:	46bd      	mov	sp, r7
 8008314:	bd80      	pop	{r7, pc}
	...

08008318 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008318:	b480      	push	{r7}
 800831a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800831c:	4b05      	ldr	r3, [pc, #20]	@ (8008334 <HAL_IncTick+0x1c>)
 800831e:	681a      	ldr	r2, [r3, #0]
 8008320:	4b05      	ldr	r3, [pc, #20]	@ (8008338 <HAL_IncTick+0x20>)
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	4413      	add	r3, r2
 8008326:	4a03      	ldr	r2, [pc, #12]	@ (8008334 <HAL_IncTick+0x1c>)
 8008328:	6013      	str	r3, [r2, #0]
}
 800832a:	bf00      	nop
 800832c:	46bd      	mov	sp, r7
 800832e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008332:	4770      	bx	lr
 8008334:	2000210c 	.word	0x2000210c
 8008338:	2000000c 	.word	0x2000000c

0800833c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800833c:	b480      	push	{r7}
 800833e:	af00      	add	r7, sp, #0
  return uwTick;
 8008340:	4b03      	ldr	r3, [pc, #12]	@ (8008350 <HAL_GetTick+0x14>)
 8008342:	681b      	ldr	r3, [r3, #0]
}
 8008344:	4618      	mov	r0, r3
 8008346:	46bd      	mov	sp, r7
 8008348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834c:	4770      	bx	lr
 800834e:	bf00      	nop
 8008350:	2000210c 	.word	0x2000210c

08008354 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008354:	b580      	push	{r7, lr}
 8008356:	b084      	sub	sp, #16
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800835c:	f7ff ffee 	bl	800833c <HAL_GetTick>
 8008360:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800836c:	d004      	beq.n	8008378 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800836e:	4b09      	ldr	r3, [pc, #36]	@ (8008394 <HAL_Delay+0x40>)
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	68fa      	ldr	r2, [r7, #12]
 8008374:	4413      	add	r3, r2
 8008376:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008378:	bf00      	nop
 800837a:	f7ff ffdf 	bl	800833c <HAL_GetTick>
 800837e:	4602      	mov	r2, r0
 8008380:	68bb      	ldr	r3, [r7, #8]
 8008382:	1ad3      	subs	r3, r2, r3
 8008384:	68fa      	ldr	r2, [r7, #12]
 8008386:	429a      	cmp	r2, r3
 8008388:	d8f7      	bhi.n	800837a <HAL_Delay+0x26>
  {
  }
}
 800838a:	bf00      	nop
 800838c:	bf00      	nop
 800838e:	3710      	adds	r7, #16
 8008390:	46bd      	mov	sp, r7
 8008392:	bd80      	pop	{r7, pc}
 8008394:	2000000c 	.word	0x2000000c

08008398 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008398:	b480      	push	{r7}
 800839a:	b085      	sub	sp, #20
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f003 0307 	and.w	r3, r3, #7
 80083a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80083a8:	4b0c      	ldr	r3, [pc, #48]	@ (80083dc <__NVIC_SetPriorityGrouping+0x44>)
 80083aa:	68db      	ldr	r3, [r3, #12]
 80083ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80083ae:	68ba      	ldr	r2, [r7, #8]
 80083b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80083b4:	4013      	ands	r3, r2
 80083b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80083c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80083c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80083c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80083ca:	4a04      	ldr	r2, [pc, #16]	@ (80083dc <__NVIC_SetPriorityGrouping+0x44>)
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	60d3      	str	r3, [r2, #12]
}
 80083d0:	bf00      	nop
 80083d2:	3714      	adds	r7, #20
 80083d4:	46bd      	mov	sp, r7
 80083d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083da:	4770      	bx	lr
 80083dc:	e000ed00 	.word	0xe000ed00

080083e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80083e0:	b480      	push	{r7}
 80083e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80083e4:	4b04      	ldr	r3, [pc, #16]	@ (80083f8 <__NVIC_GetPriorityGrouping+0x18>)
 80083e6:	68db      	ldr	r3, [r3, #12]
 80083e8:	0a1b      	lsrs	r3, r3, #8
 80083ea:	f003 0307 	and.w	r3, r3, #7
}
 80083ee:	4618      	mov	r0, r3
 80083f0:	46bd      	mov	sp, r7
 80083f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f6:	4770      	bx	lr
 80083f8:	e000ed00 	.word	0xe000ed00

080083fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80083fc:	b480      	push	{r7}
 80083fe:	b083      	sub	sp, #12
 8008400:	af00      	add	r7, sp, #0
 8008402:	4603      	mov	r3, r0
 8008404:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800840a:	2b00      	cmp	r3, #0
 800840c:	db0b      	blt.n	8008426 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800840e:	79fb      	ldrb	r3, [r7, #7]
 8008410:	f003 021f 	and.w	r2, r3, #31
 8008414:	4907      	ldr	r1, [pc, #28]	@ (8008434 <__NVIC_EnableIRQ+0x38>)
 8008416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800841a:	095b      	lsrs	r3, r3, #5
 800841c:	2001      	movs	r0, #1
 800841e:	fa00 f202 	lsl.w	r2, r0, r2
 8008422:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8008426:	bf00      	nop
 8008428:	370c      	adds	r7, #12
 800842a:	46bd      	mov	sp, r7
 800842c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008430:	4770      	bx	lr
 8008432:	bf00      	nop
 8008434:	e000e100 	.word	0xe000e100

08008438 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008438:	b480      	push	{r7}
 800843a:	b083      	sub	sp, #12
 800843c:	af00      	add	r7, sp, #0
 800843e:	4603      	mov	r3, r0
 8008440:	6039      	str	r1, [r7, #0]
 8008442:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008444:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008448:	2b00      	cmp	r3, #0
 800844a:	db0a      	blt.n	8008462 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800844c:	683b      	ldr	r3, [r7, #0]
 800844e:	b2da      	uxtb	r2, r3
 8008450:	490c      	ldr	r1, [pc, #48]	@ (8008484 <__NVIC_SetPriority+0x4c>)
 8008452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008456:	0112      	lsls	r2, r2, #4
 8008458:	b2d2      	uxtb	r2, r2
 800845a:	440b      	add	r3, r1
 800845c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008460:	e00a      	b.n	8008478 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	b2da      	uxtb	r2, r3
 8008466:	4908      	ldr	r1, [pc, #32]	@ (8008488 <__NVIC_SetPriority+0x50>)
 8008468:	79fb      	ldrb	r3, [r7, #7]
 800846a:	f003 030f 	and.w	r3, r3, #15
 800846e:	3b04      	subs	r3, #4
 8008470:	0112      	lsls	r2, r2, #4
 8008472:	b2d2      	uxtb	r2, r2
 8008474:	440b      	add	r3, r1
 8008476:	761a      	strb	r2, [r3, #24]
}
 8008478:	bf00      	nop
 800847a:	370c      	adds	r7, #12
 800847c:	46bd      	mov	sp, r7
 800847e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008482:	4770      	bx	lr
 8008484:	e000e100 	.word	0xe000e100
 8008488:	e000ed00 	.word	0xe000ed00

0800848c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800848c:	b480      	push	{r7}
 800848e:	b089      	sub	sp, #36	@ 0x24
 8008490:	af00      	add	r7, sp, #0
 8008492:	60f8      	str	r0, [r7, #12]
 8008494:	60b9      	str	r1, [r7, #8]
 8008496:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	f003 0307 	and.w	r3, r3, #7
 800849e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80084a0:	69fb      	ldr	r3, [r7, #28]
 80084a2:	f1c3 0307 	rsb	r3, r3, #7
 80084a6:	2b04      	cmp	r3, #4
 80084a8:	bf28      	it	cs
 80084aa:	2304      	movcs	r3, #4
 80084ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80084ae:	69fb      	ldr	r3, [r7, #28]
 80084b0:	3304      	adds	r3, #4
 80084b2:	2b06      	cmp	r3, #6
 80084b4:	d902      	bls.n	80084bc <NVIC_EncodePriority+0x30>
 80084b6:	69fb      	ldr	r3, [r7, #28]
 80084b8:	3b03      	subs	r3, #3
 80084ba:	e000      	b.n	80084be <NVIC_EncodePriority+0x32>
 80084bc:	2300      	movs	r3, #0
 80084be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80084c0:	f04f 32ff 	mov.w	r2, #4294967295
 80084c4:	69bb      	ldr	r3, [r7, #24]
 80084c6:	fa02 f303 	lsl.w	r3, r2, r3
 80084ca:	43da      	mvns	r2, r3
 80084cc:	68bb      	ldr	r3, [r7, #8]
 80084ce:	401a      	ands	r2, r3
 80084d0:	697b      	ldr	r3, [r7, #20]
 80084d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80084d4:	f04f 31ff 	mov.w	r1, #4294967295
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	fa01 f303 	lsl.w	r3, r1, r3
 80084de:	43d9      	mvns	r1, r3
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80084e4:	4313      	orrs	r3, r2
         );
}
 80084e6:	4618      	mov	r0, r3
 80084e8:	3724      	adds	r7, #36	@ 0x24
 80084ea:	46bd      	mov	sp, r7
 80084ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f0:	4770      	bx	lr

080084f2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80084f2:	b580      	push	{r7, lr}
 80084f4:	b082      	sub	sp, #8
 80084f6:	af00      	add	r7, sp, #0
 80084f8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80084fa:	6878      	ldr	r0, [r7, #4]
 80084fc:	f7ff ff4c 	bl	8008398 <__NVIC_SetPriorityGrouping>
}
 8008500:	bf00      	nop
 8008502:	3708      	adds	r7, #8
 8008504:	46bd      	mov	sp, r7
 8008506:	bd80      	pop	{r7, pc}

08008508 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b086      	sub	sp, #24
 800850c:	af00      	add	r7, sp, #0
 800850e:	4603      	mov	r3, r0
 8008510:	60b9      	str	r1, [r7, #8]
 8008512:	607a      	str	r2, [r7, #4]
 8008514:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8008516:	f7ff ff63 	bl	80083e0 <__NVIC_GetPriorityGrouping>
 800851a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800851c:	687a      	ldr	r2, [r7, #4]
 800851e:	68b9      	ldr	r1, [r7, #8]
 8008520:	6978      	ldr	r0, [r7, #20]
 8008522:	f7ff ffb3 	bl	800848c <NVIC_EncodePriority>
 8008526:	4602      	mov	r2, r0
 8008528:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800852c:	4611      	mov	r1, r2
 800852e:	4618      	mov	r0, r3
 8008530:	f7ff ff82 	bl	8008438 <__NVIC_SetPriority>
}
 8008534:	bf00      	nop
 8008536:	3718      	adds	r7, #24
 8008538:	46bd      	mov	sp, r7
 800853a:	bd80      	pop	{r7, pc}

0800853c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b082      	sub	sp, #8
 8008540:	af00      	add	r7, sp, #0
 8008542:	4603      	mov	r3, r0
 8008544:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800854a:	4618      	mov	r0, r3
 800854c:	f7ff ff56 	bl	80083fc <__NVIC_EnableIRQ>
}
 8008550:	bf00      	nop
 8008552:	3708      	adds	r7, #8
 8008554:	46bd      	mov	sp, r7
 8008556:	bd80      	pop	{r7, pc}

08008558 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b082      	sub	sp, #8
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d101      	bne.n	800856a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8008566:	2301      	movs	r3, #1
 8008568:	e054      	b.n	8008614 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	7f5b      	ldrb	r3, [r3, #29]
 800856e:	b2db      	uxtb	r3, r3
 8008570:	2b00      	cmp	r3, #0
 8008572:	d105      	bne.n	8008580 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2200      	movs	r2, #0
 8008578:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	f7fd fd2c 	bl	8005fd8 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	2202      	movs	r2, #2
 8008584:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	791b      	ldrb	r3, [r3, #4]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d10c      	bne.n	80085a8 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	4a22      	ldr	r2, [pc, #136]	@ (800861c <HAL_CRC_Init+0xc4>)
 8008594:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	689a      	ldr	r2, [r3, #8]
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f022 0218 	bic.w	r2, r2, #24
 80085a4:	609a      	str	r2, [r3, #8]
 80085a6:	e00c      	b.n	80085c2 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	6899      	ldr	r1, [r3, #8]
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	68db      	ldr	r3, [r3, #12]
 80085b0:	461a      	mov	r2, r3
 80085b2:	6878      	ldr	r0, [r7, #4]
 80085b4:	f000 f94a 	bl	800884c <HAL_CRCEx_Polynomial_Set>
 80085b8:	4603      	mov	r3, r0
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d001      	beq.n	80085c2 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80085be:	2301      	movs	r3, #1
 80085c0:	e028      	b.n	8008614 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	795b      	ldrb	r3, [r3, #5]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d105      	bne.n	80085d6 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	f04f 32ff 	mov.w	r2, #4294967295
 80085d2:	611a      	str	r2, [r3, #16]
 80085d4:	e004      	b.n	80085e0 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	687a      	ldr	r2, [r7, #4]
 80085dc:	6912      	ldr	r2, [r2, #16]
 80085de:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	689b      	ldr	r3, [r3, #8]
 80085e6:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	695a      	ldr	r2, [r3, #20]
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	430a      	orrs	r2, r1
 80085f4:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	689b      	ldr	r3, [r3, #8]
 80085fc:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	699a      	ldr	r2, [r3, #24]
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	430a      	orrs	r2, r1
 800860a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2201      	movs	r2, #1
 8008610:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8008612:	2300      	movs	r3, #0
}
 8008614:	4618      	mov	r0, r3
 8008616:	3708      	adds	r7, #8
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}
 800861c:	04c11db7 	.word	0x04c11db7

08008620 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b086      	sub	sp, #24
 8008624:	af00      	add	r7, sp, #0
 8008626:	60f8      	str	r0, [r7, #12]
 8008628:	60b9      	str	r1, [r7, #8]
 800862a:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800862c:	2300      	movs	r3, #0
 800862e:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	2202      	movs	r2, #2
 8008634:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	689a      	ldr	r2, [r3, #8]
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f042 0201 	orr.w	r2, r2, #1
 8008644:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	6a1b      	ldr	r3, [r3, #32]
 800864a:	2b03      	cmp	r3, #3
 800864c:	d006      	beq.n	800865c <HAL_CRC_Calculate+0x3c>
 800864e:	2b03      	cmp	r3, #3
 8008650:	d829      	bhi.n	80086a6 <HAL_CRC_Calculate+0x86>
 8008652:	2b01      	cmp	r3, #1
 8008654:	d019      	beq.n	800868a <HAL_CRC_Calculate+0x6a>
 8008656:	2b02      	cmp	r3, #2
 8008658:	d01e      	beq.n	8008698 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 800865a:	e024      	b.n	80086a6 <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 800865c:	2300      	movs	r3, #0
 800865e:	617b      	str	r3, [r7, #20]
 8008660:	e00a      	b.n	8008678 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 8008662:	697b      	ldr	r3, [r7, #20]
 8008664:	009b      	lsls	r3, r3, #2
 8008666:	68ba      	ldr	r2, [r7, #8]
 8008668:	441a      	add	r2, r3
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	6812      	ldr	r2, [r2, #0]
 8008670:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 8008672:	697b      	ldr	r3, [r7, #20]
 8008674:	3301      	adds	r3, #1
 8008676:	617b      	str	r3, [r7, #20]
 8008678:	697a      	ldr	r2, [r7, #20]
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	429a      	cmp	r2, r3
 800867e:	d3f0      	bcc.n	8008662 <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	613b      	str	r3, [r7, #16]
      break;
 8008688:	e00e      	b.n	80086a8 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 800868a:	687a      	ldr	r2, [r7, #4]
 800868c:	68b9      	ldr	r1, [r7, #8]
 800868e:	68f8      	ldr	r0, [r7, #12]
 8008690:	f000 f812 	bl	80086b8 <CRC_Handle_8>
 8008694:	6138      	str	r0, [r7, #16]
      break;
 8008696:	e007      	b.n	80086a8 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8008698:	687a      	ldr	r2, [r7, #4]
 800869a:	68b9      	ldr	r1, [r7, #8]
 800869c:	68f8      	ldr	r0, [r7, #12]
 800869e:	f000 f89b 	bl	80087d8 <CRC_Handle_16>
 80086a2:	6138      	str	r0, [r7, #16]
      break;
 80086a4:	e000      	b.n	80086a8 <HAL_CRC_Calculate+0x88>
      break;
 80086a6:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	2201      	movs	r2, #1
 80086ac:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 80086ae:	693b      	ldr	r3, [r7, #16]
}
 80086b0:	4618      	mov	r0, r3
 80086b2:	3718      	adds	r7, #24
 80086b4:	46bd      	mov	sp, r7
 80086b6:	bd80      	pop	{r7, pc}

080086b8 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 80086b8:	b480      	push	{r7}
 80086ba:	b089      	sub	sp, #36	@ 0x24
 80086bc:	af00      	add	r7, sp, #0
 80086be:	60f8      	str	r0, [r7, #12]
 80086c0:	60b9      	str	r1, [r7, #8]
 80086c2:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 80086c4:	2300      	movs	r3, #0
 80086c6:	61fb      	str	r3, [r7, #28]
 80086c8:	e023      	b.n	8008712 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80086ca:	69fb      	ldr	r3, [r7, #28]
 80086cc:	009b      	lsls	r3, r3, #2
 80086ce:	68ba      	ldr	r2, [r7, #8]
 80086d0:	4413      	add	r3, r2
 80086d2:	781b      	ldrb	r3, [r3, #0]
 80086d4:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 80086d6:	69fb      	ldr	r3, [r7, #28]
 80086d8:	009b      	lsls	r3, r3, #2
 80086da:	3301      	adds	r3, #1
 80086dc:	68b9      	ldr	r1, [r7, #8]
 80086de:	440b      	add	r3, r1
 80086e0:	781b      	ldrb	r3, [r3, #0]
 80086e2:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80086e4:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 80086e6:	69fb      	ldr	r3, [r7, #28]
 80086e8:	009b      	lsls	r3, r3, #2
 80086ea:	3302      	adds	r3, #2
 80086ec:	68b9      	ldr	r1, [r7, #8]
 80086ee:	440b      	add	r3, r1
 80086f0:	781b      	ldrb	r3, [r3, #0]
 80086f2:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 80086f4:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 80086f6:	69fb      	ldr	r3, [r7, #28]
 80086f8:	009b      	lsls	r3, r3, #2
 80086fa:	3303      	adds	r3, #3
 80086fc:	68b9      	ldr	r1, [r7, #8]
 80086fe:	440b      	add	r3, r1
 8008700:	781b      	ldrb	r3, [r3, #0]
 8008702:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8008708:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800870a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 800870c:	69fb      	ldr	r3, [r7, #28]
 800870e:	3301      	adds	r3, #1
 8008710:	61fb      	str	r3, [r7, #28]
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	089b      	lsrs	r3, r3, #2
 8008716:	69fa      	ldr	r2, [r7, #28]
 8008718:	429a      	cmp	r2, r3
 800871a:	d3d6      	bcc.n	80086ca <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	f003 0303 	and.w	r3, r3, #3
 8008722:	2b00      	cmp	r3, #0
 8008724:	d04f      	beq.n	80087c6 <CRC_Handle_8+0x10e>
  {
    if ((BufferLength % 4U) == 1U)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	f003 0303 	and.w	r3, r3, #3
 800872c:	2b01      	cmp	r3, #1
 800872e:	d107      	bne.n	8008740 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8008730:	69fb      	ldr	r3, [r7, #28]
 8008732:	009b      	lsls	r3, r3, #2
 8008734:	68ba      	ldr	r2, [r7, #8]
 8008736:	4413      	add	r3, r2
 8008738:	68fa      	ldr	r2, [r7, #12]
 800873a:	6812      	ldr	r2, [r2, #0]
 800873c:	781b      	ldrb	r3, [r3, #0]
 800873e:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f003 0303 	and.w	r3, r3, #3
 8008746:	2b02      	cmp	r3, #2
 8008748:	d117      	bne.n	800877a <CRC_Handle_8+0xc2>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800874a:	69fb      	ldr	r3, [r7, #28]
 800874c:	009b      	lsls	r3, r3, #2
 800874e:	68ba      	ldr	r2, [r7, #8]
 8008750:	4413      	add	r3, r2
 8008752:	781b      	ldrb	r3, [r3, #0]
 8008754:	b21b      	sxth	r3, r3
 8008756:	021b      	lsls	r3, r3, #8
 8008758:	b21a      	sxth	r2, r3
 800875a:	69fb      	ldr	r3, [r7, #28]
 800875c:	009b      	lsls	r3, r3, #2
 800875e:	3301      	adds	r3, #1
 8008760:	68b9      	ldr	r1, [r7, #8]
 8008762:	440b      	add	r3, r1
 8008764:	781b      	ldrb	r3, [r3, #0]
 8008766:	b21b      	sxth	r3, r3
 8008768:	4313      	orrs	r3, r2
 800876a:	b21b      	sxth	r3, r3
 800876c:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8008774:	697b      	ldr	r3, [r7, #20]
 8008776:	8b7a      	ldrh	r2, [r7, #26]
 8008778:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	f003 0303 	and.w	r3, r3, #3
 8008780:	2b03      	cmp	r3, #3
 8008782:	d120      	bne.n	80087c6 <CRC_Handle_8+0x10e>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8008784:	69fb      	ldr	r3, [r7, #28]
 8008786:	009b      	lsls	r3, r3, #2
 8008788:	68ba      	ldr	r2, [r7, #8]
 800878a:	4413      	add	r3, r2
 800878c:	781b      	ldrb	r3, [r3, #0]
 800878e:	b21b      	sxth	r3, r3
 8008790:	021b      	lsls	r3, r3, #8
 8008792:	b21a      	sxth	r2, r3
 8008794:	69fb      	ldr	r3, [r7, #28]
 8008796:	009b      	lsls	r3, r3, #2
 8008798:	3301      	adds	r3, #1
 800879a:	68b9      	ldr	r1, [r7, #8]
 800879c:	440b      	add	r3, r1
 800879e:	781b      	ldrb	r3, [r3, #0]
 80087a0:	b21b      	sxth	r3, r3
 80087a2:	4313      	orrs	r3, r2
 80087a4:	b21b      	sxth	r3, r3
 80087a6:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	617b      	str	r3, [r7, #20]
      *pReg = data;
 80087ae:	697b      	ldr	r3, [r7, #20]
 80087b0:	8b7a      	ldrh	r2, [r7, #26]
 80087b2:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 80087b4:	69fb      	ldr	r3, [r7, #28]
 80087b6:	009b      	lsls	r3, r3, #2
 80087b8:	3302      	adds	r3, #2
 80087ba:	68ba      	ldr	r2, [r7, #8]
 80087bc:	4413      	add	r3, r2
 80087be:	68fa      	ldr	r2, [r7, #12]
 80087c0:	6812      	ldr	r2, [r2, #0]
 80087c2:	781b      	ldrb	r3, [r3, #0]
 80087c4:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	681b      	ldr	r3, [r3, #0]
}
 80087cc:	4618      	mov	r0, r3
 80087ce:	3724      	adds	r7, #36	@ 0x24
 80087d0:	46bd      	mov	sp, r7
 80087d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d6:	4770      	bx	lr

080087d8 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 80087d8:	b480      	push	{r7}
 80087da:	b087      	sub	sp, #28
 80087dc:	af00      	add	r7, sp, #0
 80087de:	60f8      	str	r0, [r7, #12]
 80087e0:	60b9      	str	r1, [r7, #8]
 80087e2:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 80087e4:	2300      	movs	r3, #0
 80087e6:	617b      	str	r3, [r7, #20]
 80087e8:	e013      	b.n	8008812 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 80087ea:	697b      	ldr	r3, [r7, #20]
 80087ec:	009b      	lsls	r3, r3, #2
 80087ee:	68ba      	ldr	r2, [r7, #8]
 80087f0:	4413      	add	r3, r2
 80087f2:	881b      	ldrh	r3, [r3, #0]
 80087f4:	041a      	lsls	r2, r3, #16
 80087f6:	697b      	ldr	r3, [r7, #20]
 80087f8:	009b      	lsls	r3, r3, #2
 80087fa:	3302      	adds	r3, #2
 80087fc:	68b9      	ldr	r1, [r7, #8]
 80087fe:	440b      	add	r3, r1
 8008800:	881b      	ldrh	r3, [r3, #0]
 8008802:	4619      	mov	r1, r3
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	430a      	orrs	r2, r1
 800880a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 800880c:	697b      	ldr	r3, [r7, #20]
 800880e:	3301      	adds	r3, #1
 8008810:	617b      	str	r3, [r7, #20]
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	085b      	lsrs	r3, r3, #1
 8008816:	697a      	ldr	r2, [r7, #20]
 8008818:	429a      	cmp	r2, r3
 800881a:	d3e6      	bcc.n	80087ea <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	f003 0301 	and.w	r3, r3, #1
 8008822:	2b00      	cmp	r3, #0
 8008824:	d009      	beq.n	800883a <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 800882c:	697b      	ldr	r3, [r7, #20]
 800882e:	009b      	lsls	r3, r3, #2
 8008830:	68ba      	ldr	r2, [r7, #8]
 8008832:	4413      	add	r3, r2
 8008834:	881a      	ldrh	r2, [r3, #0]
 8008836:	693b      	ldr	r3, [r7, #16]
 8008838:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	681b      	ldr	r3, [r3, #0]
}
 8008840:	4618      	mov	r0, r3
 8008842:	371c      	adds	r7, #28
 8008844:	46bd      	mov	sp, r7
 8008846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884a:	4770      	bx	lr

0800884c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800884c:	b480      	push	{r7}
 800884e:	b087      	sub	sp, #28
 8008850:	af00      	add	r7, sp, #0
 8008852:	60f8      	str	r0, [r7, #12]
 8008854:	60b9      	str	r1, [r7, #8]
 8008856:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008858:	2300      	movs	r3, #0
 800885a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800885c:	231f      	movs	r3, #31
 800885e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8008860:	68bb      	ldr	r3, [r7, #8]
 8008862:	f003 0301 	and.w	r3, r3, #1
 8008866:	2b00      	cmp	r3, #0
 8008868:	d102      	bne.n	8008870 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800886a:	2301      	movs	r3, #1
 800886c:	75fb      	strb	r3, [r7, #23]
 800886e:	e063      	b.n	8008938 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8008870:	bf00      	nop
 8008872:	693b      	ldr	r3, [r7, #16]
 8008874:	1e5a      	subs	r2, r3, #1
 8008876:	613a      	str	r2, [r7, #16]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d009      	beq.n	8008890 <HAL_CRCEx_Polynomial_Set+0x44>
 800887c:	693b      	ldr	r3, [r7, #16]
 800887e:	f003 031f 	and.w	r3, r3, #31
 8008882:	68ba      	ldr	r2, [r7, #8]
 8008884:	fa22 f303 	lsr.w	r3, r2, r3
 8008888:	f003 0301 	and.w	r3, r3, #1
 800888c:	2b00      	cmp	r3, #0
 800888e:	d0f0      	beq.n	8008872 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2b18      	cmp	r3, #24
 8008894:	d846      	bhi.n	8008924 <HAL_CRCEx_Polynomial_Set+0xd8>
 8008896:	a201      	add	r2, pc, #4	@ (adr r2, 800889c <HAL_CRCEx_Polynomial_Set+0x50>)
 8008898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800889c:	0800892b 	.word	0x0800892b
 80088a0:	08008925 	.word	0x08008925
 80088a4:	08008925 	.word	0x08008925
 80088a8:	08008925 	.word	0x08008925
 80088ac:	08008925 	.word	0x08008925
 80088b0:	08008925 	.word	0x08008925
 80088b4:	08008925 	.word	0x08008925
 80088b8:	08008925 	.word	0x08008925
 80088bc:	08008919 	.word	0x08008919
 80088c0:	08008925 	.word	0x08008925
 80088c4:	08008925 	.word	0x08008925
 80088c8:	08008925 	.word	0x08008925
 80088cc:	08008925 	.word	0x08008925
 80088d0:	08008925 	.word	0x08008925
 80088d4:	08008925 	.word	0x08008925
 80088d8:	08008925 	.word	0x08008925
 80088dc:	0800890d 	.word	0x0800890d
 80088e0:	08008925 	.word	0x08008925
 80088e4:	08008925 	.word	0x08008925
 80088e8:	08008925 	.word	0x08008925
 80088ec:	08008925 	.word	0x08008925
 80088f0:	08008925 	.word	0x08008925
 80088f4:	08008925 	.word	0x08008925
 80088f8:	08008925 	.word	0x08008925
 80088fc:	08008901 	.word	0x08008901
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8008900:	693b      	ldr	r3, [r7, #16]
 8008902:	2b06      	cmp	r3, #6
 8008904:	d913      	bls.n	800892e <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8008906:	2301      	movs	r3, #1
 8008908:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800890a:	e010      	b.n	800892e <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 800890c:	693b      	ldr	r3, [r7, #16]
 800890e:	2b07      	cmp	r3, #7
 8008910:	d90f      	bls.n	8008932 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8008912:	2301      	movs	r3, #1
 8008914:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8008916:	e00c      	b.n	8008932 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8008918:	693b      	ldr	r3, [r7, #16]
 800891a:	2b0f      	cmp	r3, #15
 800891c:	d90b      	bls.n	8008936 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 800891e:	2301      	movs	r3, #1
 8008920:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8008922:	e008      	b.n	8008936 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8008924:	2301      	movs	r3, #1
 8008926:	75fb      	strb	r3, [r7, #23]
        break;
 8008928:	e006      	b.n	8008938 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800892a:	bf00      	nop
 800892c:	e004      	b.n	8008938 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800892e:	bf00      	nop
 8008930:	e002      	b.n	8008938 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8008932:	bf00      	nop
 8008934:	e000      	b.n	8008938 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8008936:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8008938:	7dfb      	ldrb	r3, [r7, #23]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d10d      	bne.n	800895a <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	68ba      	ldr	r2, [r7, #8]
 8008944:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	689b      	ldr	r3, [r3, #8]
 800894c:	f023 0118 	bic.w	r1, r3, #24
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	687a      	ldr	r2, [r7, #4]
 8008956:	430a      	orrs	r2, r1
 8008958:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800895a:	7dfb      	ldrb	r3, [r7, #23]
}
 800895c:	4618      	mov	r0, r3
 800895e:	371c      	adds	r7, #28
 8008960:	46bd      	mov	sp, r7
 8008962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008966:	4770      	bx	lr

08008968 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008968:	b580      	push	{r7, lr}
 800896a:	b084      	sub	sp, #16
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d101      	bne.n	800897a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8008976:	2301      	movs	r3, #1
 8008978:	e08d      	b.n	8008a96 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	461a      	mov	r2, r3
 8008980:	4b47      	ldr	r3, [pc, #284]	@ (8008aa0 <HAL_DMA_Init+0x138>)
 8008982:	429a      	cmp	r2, r3
 8008984:	d80f      	bhi.n	80089a6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	461a      	mov	r2, r3
 800898c:	4b45      	ldr	r3, [pc, #276]	@ (8008aa4 <HAL_DMA_Init+0x13c>)
 800898e:	4413      	add	r3, r2
 8008990:	4a45      	ldr	r2, [pc, #276]	@ (8008aa8 <HAL_DMA_Init+0x140>)
 8008992:	fba2 2303 	umull	r2, r3, r2, r3
 8008996:	091b      	lsrs	r3, r3, #4
 8008998:	009a      	lsls	r2, r3, #2
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	4a42      	ldr	r2, [pc, #264]	@ (8008aac <HAL_DMA_Init+0x144>)
 80089a2:	641a      	str	r2, [r3, #64]	@ 0x40
 80089a4:	e00e      	b.n	80089c4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	461a      	mov	r2, r3
 80089ac:	4b40      	ldr	r3, [pc, #256]	@ (8008ab0 <HAL_DMA_Init+0x148>)
 80089ae:	4413      	add	r3, r2
 80089b0:	4a3d      	ldr	r2, [pc, #244]	@ (8008aa8 <HAL_DMA_Init+0x140>)
 80089b2:	fba2 2303 	umull	r2, r3, r2, r3
 80089b6:	091b      	lsrs	r3, r3, #4
 80089b8:	009a      	lsls	r2, r3, #2
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	4a3c      	ldr	r2, [pc, #240]	@ (8008ab4 <HAL_DMA_Init+0x14c>)
 80089c2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2202      	movs	r2, #2
 80089c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80089da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80089de:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80089e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	691b      	ldr	r3, [r3, #16]
 80089ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80089f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	699b      	ldr	r3, [r3, #24]
 80089fa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008a00:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6a1b      	ldr	r3, [r3, #32]
 8008a06:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8008a08:	68fa      	ldr	r2, [r7, #12]
 8008a0a:	4313      	orrs	r3, r2
 8008a0c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	68fa      	ldr	r2, [r7, #12]
 8008a14:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008a16:	6878      	ldr	r0, [r7, #4]
 8008a18:	f000 fa82 	bl	8008f20 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	689b      	ldr	r3, [r3, #8]
 8008a20:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008a24:	d102      	bne.n	8008a2c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2200      	movs	r2, #0
 8008a2a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	685a      	ldr	r2, [r3, #4]
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a34:	b2d2      	uxtb	r2, r2
 8008a36:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a3c:	687a      	ldr	r2, [r7, #4]
 8008a3e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008a40:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	685b      	ldr	r3, [r3, #4]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d010      	beq.n	8008a6c <HAL_DMA_Init+0x104>
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	685b      	ldr	r3, [r3, #4]
 8008a4e:	2b04      	cmp	r3, #4
 8008a50:	d80c      	bhi.n	8008a6c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	f000 faa2 	bl	8008f9c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a64:	687a      	ldr	r2, [r7, #4]
 8008a66:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008a68:	605a      	str	r2, [r3, #4]
 8008a6a:	e008      	b.n	8008a7e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2200      	movs	r2, #0
 8008a70:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2200      	movs	r2, #0
 8008a76:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	2200      	movs	r2, #0
 8008a82:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	2201      	movs	r2, #1
 8008a88:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	2200      	movs	r2, #0
 8008a90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8008a94:	2300      	movs	r3, #0
}
 8008a96:	4618      	mov	r0, r3
 8008a98:	3710      	adds	r7, #16
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	bd80      	pop	{r7, pc}
 8008a9e:	bf00      	nop
 8008aa0:	40020407 	.word	0x40020407
 8008aa4:	bffdfff8 	.word	0xbffdfff8
 8008aa8:	cccccccd 	.word	0xcccccccd
 8008aac:	40020000 	.word	0x40020000
 8008ab0:	bffdfbf8 	.word	0xbffdfbf8
 8008ab4:	40020400 	.word	0x40020400

08008ab8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b086      	sub	sp, #24
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	60f8      	str	r0, [r7, #12]
 8008ac0:	60b9      	str	r1, [r7, #8]
 8008ac2:	607a      	str	r2, [r7, #4]
 8008ac4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008ad0:	2b01      	cmp	r3, #1
 8008ad2:	d101      	bne.n	8008ad8 <HAL_DMA_Start_IT+0x20>
 8008ad4:	2302      	movs	r3, #2
 8008ad6:	e066      	b.n	8008ba6 <HAL_DMA_Start_IT+0xee>
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	2201      	movs	r2, #1
 8008adc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008ae6:	b2db      	uxtb	r3, r3
 8008ae8:	2b01      	cmp	r3, #1
 8008aea:	d155      	bne.n	8008b98 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	2202      	movs	r2, #2
 8008af0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	2200      	movs	r2, #0
 8008af8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	681a      	ldr	r2, [r3, #0]
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	f022 0201 	bic.w	r2, r2, #1
 8008b08:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	687a      	ldr	r2, [r7, #4]
 8008b0e:	68b9      	ldr	r1, [r7, #8]
 8008b10:	68f8      	ldr	r0, [r7, #12]
 8008b12:	f000 f9c7 	bl	8008ea4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d008      	beq.n	8008b30 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	681a      	ldr	r2, [r3, #0]
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f042 020e 	orr.w	r2, r2, #14
 8008b2c:	601a      	str	r2, [r3, #0]
 8008b2e:	e00f      	b.n	8008b50 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	681a      	ldr	r2, [r3, #0]
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	f022 0204 	bic.w	r2, r2, #4
 8008b3e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	681a      	ldr	r2, [r3, #0]
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	f042 020a 	orr.w	r2, r2, #10
 8008b4e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d007      	beq.n	8008b6e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b62:	681a      	ldr	r2, [r3, #0]
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b68:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008b6c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d007      	beq.n	8008b86 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b7a:	681a      	ldr	r2, [r3, #0]
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008b84:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	681a      	ldr	r2, [r3, #0]
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f042 0201 	orr.w	r2, r2, #1
 8008b94:	601a      	str	r2, [r3, #0]
 8008b96:	e005      	b.n	8008ba4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8008ba0:	2302      	movs	r3, #2
 8008ba2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8008ba4:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	3718      	adds	r7, #24
 8008baa:	46bd      	mov	sp, r7
 8008bac:	bd80      	pop	{r7, pc}

08008bae <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008bae:	b480      	push	{r7}
 8008bb0:	b085      	sub	sp, #20
 8008bb2:	af00      	add	r7, sp, #0
 8008bb4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008bc0:	b2db      	uxtb	r3, r3
 8008bc2:	2b02      	cmp	r3, #2
 8008bc4:	d005      	beq.n	8008bd2 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2204      	movs	r2, #4
 8008bca:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8008bcc:	2301      	movs	r3, #1
 8008bce:	73fb      	strb	r3, [r7, #15]
 8008bd0:	e037      	b.n	8008c42 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	681a      	ldr	r2, [r3, #0]
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f022 020e 	bic.w	r2, r2, #14
 8008be0:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008be6:	681a      	ldr	r2, [r3, #0]
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008bec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008bf0:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	681a      	ldr	r2, [r3, #0]
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	f022 0201 	bic.w	r2, r2, #1
 8008c00:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c06:	f003 021f 	and.w	r2, r3, #31
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c0e:	2101      	movs	r1, #1
 8008c10:	fa01 f202 	lsl.w	r2, r1, r2
 8008c14:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c1a:	687a      	ldr	r2, [r7, #4]
 8008c1c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008c1e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d00c      	beq.n	8008c42 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c2c:	681a      	ldr	r2, [r3, #0]
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c32:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008c36:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c3c:	687a      	ldr	r2, [r7, #4]
 8008c3e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008c40:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2201      	movs	r2, #1
 8008c46:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8008c52:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c54:	4618      	mov	r0, r3
 8008c56:	3714      	adds	r7, #20
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5e:	4770      	bx	lr

08008c60 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b084      	sub	sp, #16
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008c68:	2300      	movs	r3, #0
 8008c6a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008c72:	b2db      	uxtb	r3, r3
 8008c74:	2b02      	cmp	r3, #2
 8008c76:	d00d      	beq.n	8008c94 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2204      	movs	r2, #4
 8008c7c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2201      	movs	r2, #1
 8008c82:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	2200      	movs	r2, #0
 8008c8a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8008c8e:	2301      	movs	r3, #1
 8008c90:	73fb      	strb	r3, [r7, #15]
 8008c92:	e047      	b.n	8008d24 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	681a      	ldr	r2, [r3, #0]
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f022 020e 	bic.w	r2, r2, #14
 8008ca2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	681a      	ldr	r2, [r3, #0]
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	f022 0201 	bic.w	r2, r2, #1
 8008cb2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008cb8:	681a      	ldr	r2, [r3, #0]
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008cbe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008cc2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008cc8:	f003 021f 	and.w	r2, r3, #31
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cd0:	2101      	movs	r1, #1
 8008cd2:	fa01 f202 	lsl.w	r2, r1, r2
 8008cd6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008cdc:	687a      	ldr	r2, [r7, #4]
 8008cde:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008ce0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d00c      	beq.n	8008d04 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cee:	681a      	ldr	r2, [r3, #0]
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cf4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008cf8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cfe:	687a      	ldr	r2, [r7, #4]
 8008d00:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008d02:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2201      	movs	r2, #1
 8008d08:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	2200      	movs	r2, #0
 8008d10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d003      	beq.n	8008d24 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d20:	6878      	ldr	r0, [r7, #4]
 8008d22:	4798      	blx	r3
    }
  }
  return status;
 8008d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d26:	4618      	mov	r0, r3
 8008d28:	3710      	adds	r7, #16
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	bd80      	pop	{r7, pc}

08008d2e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008d2e:	b580      	push	{r7, lr}
 8008d30:	b084      	sub	sp, #16
 8008d32:	af00      	add	r7, sp, #0
 8008d34:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d4a:	f003 031f 	and.w	r3, r3, #31
 8008d4e:	2204      	movs	r2, #4
 8008d50:	409a      	lsls	r2, r3
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	4013      	ands	r3, r2
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d026      	beq.n	8008da8 <HAL_DMA_IRQHandler+0x7a>
 8008d5a:	68bb      	ldr	r3, [r7, #8]
 8008d5c:	f003 0304 	and.w	r3, r3, #4
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d021      	beq.n	8008da8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f003 0320 	and.w	r3, r3, #32
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d107      	bne.n	8008d82 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	681a      	ldr	r2, [r3, #0]
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f022 0204 	bic.w	r2, r2, #4
 8008d80:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d86:	f003 021f 	and.w	r2, r3, #31
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d8e:	2104      	movs	r1, #4
 8008d90:	fa01 f202 	lsl.w	r2, r1, r2
 8008d94:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d071      	beq.n	8008e82 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008da2:	6878      	ldr	r0, [r7, #4]
 8008da4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8008da6:	e06c      	b.n	8008e82 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008dac:	f003 031f 	and.w	r3, r3, #31
 8008db0:	2202      	movs	r2, #2
 8008db2:	409a      	lsls	r2, r3
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	4013      	ands	r3, r2
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d02e      	beq.n	8008e1a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8008dbc:	68bb      	ldr	r3, [r7, #8]
 8008dbe:	f003 0302 	and.w	r3, r3, #2
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d029      	beq.n	8008e1a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	f003 0320 	and.w	r3, r3, #32
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d10b      	bne.n	8008dec <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	681a      	ldr	r2, [r3, #0]
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	f022 020a 	bic.w	r2, r2, #10
 8008de2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2201      	movs	r2, #1
 8008de8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008df0:	f003 021f 	and.w	r2, r3, #31
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008df8:	2102      	movs	r1, #2
 8008dfa:	fa01 f202 	lsl.w	r2, r1, r2
 8008dfe:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	2200      	movs	r2, #0
 8008e04:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d038      	beq.n	8008e82 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e14:	6878      	ldr	r0, [r7, #4]
 8008e16:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8008e18:	e033      	b.n	8008e82 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e1e:	f003 031f 	and.w	r3, r3, #31
 8008e22:	2208      	movs	r2, #8
 8008e24:	409a      	lsls	r2, r3
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	4013      	ands	r3, r2
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d02a      	beq.n	8008e84 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8008e2e:	68bb      	ldr	r3, [r7, #8]
 8008e30:	f003 0308 	and.w	r3, r3, #8
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d025      	beq.n	8008e84 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	681a      	ldr	r2, [r3, #0]
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f022 020e 	bic.w	r2, r2, #14
 8008e46:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e4c:	f003 021f 	and.w	r2, r3, #31
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e54:	2101      	movs	r1, #1
 8008e56:	fa01 f202 	lsl.w	r2, r1, r2
 8008e5a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	2201      	movs	r2, #1
 8008e60:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2201      	movs	r2, #1
 8008e66:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d004      	beq.n	8008e84 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e7e:	6878      	ldr	r0, [r7, #4]
 8008e80:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8008e82:	bf00      	nop
 8008e84:	bf00      	nop
}
 8008e86:	3710      	adds	r7, #16
 8008e88:	46bd      	mov	sp, r7
 8008e8a:	bd80      	pop	{r7, pc}

08008e8c <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8008e8c:	b480      	push	{r7}
 8008e8e:	b083      	sub	sp, #12
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8008e98:	4618      	mov	r0, r3
 8008e9a:	370c      	adds	r7, #12
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea2:	4770      	bx	lr

08008ea4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008ea4:	b480      	push	{r7}
 8008ea6:	b085      	sub	sp, #20
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	60f8      	str	r0, [r7, #12]
 8008eac:	60b9      	str	r1, [r7, #8]
 8008eae:	607a      	str	r2, [r7, #4]
 8008eb0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008eb6:	68fa      	ldr	r2, [r7, #12]
 8008eb8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008eba:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d004      	beq.n	8008ece <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ec8:	68fa      	ldr	r2, [r7, #12]
 8008eca:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008ecc:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ed2:	f003 021f 	and.w	r2, r3, #31
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008eda:	2101      	movs	r1, #1
 8008edc:	fa01 f202 	lsl.w	r2, r1, r2
 8008ee0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	683a      	ldr	r2, [r7, #0]
 8008ee8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	689b      	ldr	r3, [r3, #8]
 8008eee:	2b10      	cmp	r3, #16
 8008ef0:	d108      	bne.n	8008f04 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	687a      	ldr	r2, [r7, #4]
 8008ef8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	68ba      	ldr	r2, [r7, #8]
 8008f00:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8008f02:	e007      	b.n	8008f14 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	68ba      	ldr	r2, [r7, #8]
 8008f0a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	687a      	ldr	r2, [r7, #4]
 8008f12:	60da      	str	r2, [r3, #12]
}
 8008f14:	bf00      	nop
 8008f16:	3714      	adds	r7, #20
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1e:	4770      	bx	lr

08008f20 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008f20:	b480      	push	{r7}
 8008f22:	b087      	sub	sp, #28
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	461a      	mov	r2, r3
 8008f2e:	4b16      	ldr	r3, [pc, #88]	@ (8008f88 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8008f30:	429a      	cmp	r2, r3
 8008f32:	d802      	bhi.n	8008f3a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8008f34:	4b15      	ldr	r3, [pc, #84]	@ (8008f8c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8008f36:	617b      	str	r3, [r7, #20]
 8008f38:	e001      	b.n	8008f3e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8008f3a:	4b15      	ldr	r3, [pc, #84]	@ (8008f90 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8008f3c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8008f3e:	697b      	ldr	r3, [r7, #20]
 8008f40:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	b2db      	uxtb	r3, r3
 8008f48:	3b08      	subs	r3, #8
 8008f4a:	4a12      	ldr	r2, [pc, #72]	@ (8008f94 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8008f4c:	fba2 2303 	umull	r2, r3, r2, r3
 8008f50:	091b      	lsrs	r3, r3, #4
 8008f52:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f58:	089b      	lsrs	r3, r3, #2
 8008f5a:	009a      	lsls	r2, r3, #2
 8008f5c:	693b      	ldr	r3, [r7, #16]
 8008f5e:	4413      	add	r3, r2
 8008f60:	461a      	mov	r2, r3
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	4a0b      	ldr	r2, [pc, #44]	@ (8008f98 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8008f6a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	f003 031f 	and.w	r3, r3, #31
 8008f72:	2201      	movs	r2, #1
 8008f74:	409a      	lsls	r2, r3
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008f7a:	bf00      	nop
 8008f7c:	371c      	adds	r7, #28
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f84:	4770      	bx	lr
 8008f86:	bf00      	nop
 8008f88:	40020407 	.word	0x40020407
 8008f8c:	40020800 	.word	0x40020800
 8008f90:	40020820 	.word	0x40020820
 8008f94:	cccccccd 	.word	0xcccccccd
 8008f98:	40020880 	.word	0x40020880

08008f9c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008f9c:	b480      	push	{r7}
 8008f9e:	b085      	sub	sp, #20
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	685b      	ldr	r3, [r3, #4]
 8008fa8:	b2db      	uxtb	r3, r3
 8008faa:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008fac:	68fa      	ldr	r2, [r7, #12]
 8008fae:	4b0b      	ldr	r3, [pc, #44]	@ (8008fdc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8008fb0:	4413      	add	r3, r2
 8008fb2:	009b      	lsls	r3, r3, #2
 8008fb4:	461a      	mov	r2, r3
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	4a08      	ldr	r2, [pc, #32]	@ (8008fe0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8008fbe:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	3b01      	subs	r3, #1
 8008fc4:	f003 031f 	and.w	r3, r3, #31
 8008fc8:	2201      	movs	r2, #1
 8008fca:	409a      	lsls	r2, r3
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8008fd0:	bf00      	nop
 8008fd2:	3714      	adds	r7, #20
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fda:	4770      	bx	lr
 8008fdc:	1000823f 	.word	0x1000823f
 8008fe0:	40020940 	.word	0x40020940

08008fe4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008fe4:	b480      	push	{r7}
 8008fe6:	b087      	sub	sp, #28
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
 8008fec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008fee:	2300      	movs	r3, #0
 8008ff0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008ff2:	e15a      	b.n	80092aa <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008ff4:	683b      	ldr	r3, [r7, #0]
 8008ff6:	681a      	ldr	r2, [r3, #0]
 8008ff8:	2101      	movs	r1, #1
 8008ffa:	697b      	ldr	r3, [r7, #20]
 8008ffc:	fa01 f303 	lsl.w	r3, r1, r3
 8009000:	4013      	ands	r3, r2
 8009002:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	2b00      	cmp	r3, #0
 8009008:	f000 814c 	beq.w	80092a4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	685b      	ldr	r3, [r3, #4]
 8009010:	f003 0303 	and.w	r3, r3, #3
 8009014:	2b01      	cmp	r3, #1
 8009016:	d005      	beq.n	8009024 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	685b      	ldr	r3, [r3, #4]
 800901c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8009020:	2b02      	cmp	r3, #2
 8009022:	d130      	bne.n	8009086 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	689b      	ldr	r3, [r3, #8]
 8009028:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	005b      	lsls	r3, r3, #1
 800902e:	2203      	movs	r2, #3
 8009030:	fa02 f303 	lsl.w	r3, r2, r3
 8009034:	43db      	mvns	r3, r3
 8009036:	693a      	ldr	r2, [r7, #16]
 8009038:	4013      	ands	r3, r2
 800903a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	68da      	ldr	r2, [r3, #12]
 8009040:	697b      	ldr	r3, [r7, #20]
 8009042:	005b      	lsls	r3, r3, #1
 8009044:	fa02 f303 	lsl.w	r3, r2, r3
 8009048:	693a      	ldr	r2, [r7, #16]
 800904a:	4313      	orrs	r3, r2
 800904c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	693a      	ldr	r2, [r7, #16]
 8009052:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	685b      	ldr	r3, [r3, #4]
 8009058:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800905a:	2201      	movs	r2, #1
 800905c:	697b      	ldr	r3, [r7, #20]
 800905e:	fa02 f303 	lsl.w	r3, r2, r3
 8009062:	43db      	mvns	r3, r3
 8009064:	693a      	ldr	r2, [r7, #16]
 8009066:	4013      	ands	r3, r2
 8009068:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	685b      	ldr	r3, [r3, #4]
 800906e:	091b      	lsrs	r3, r3, #4
 8009070:	f003 0201 	and.w	r2, r3, #1
 8009074:	697b      	ldr	r3, [r7, #20]
 8009076:	fa02 f303 	lsl.w	r3, r2, r3
 800907a:	693a      	ldr	r2, [r7, #16]
 800907c:	4313      	orrs	r3, r2
 800907e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	693a      	ldr	r2, [r7, #16]
 8009084:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	685b      	ldr	r3, [r3, #4]
 800908a:	f003 0303 	and.w	r3, r3, #3
 800908e:	2b03      	cmp	r3, #3
 8009090:	d017      	beq.n	80090c2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	68db      	ldr	r3, [r3, #12]
 8009096:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8009098:	697b      	ldr	r3, [r7, #20]
 800909a:	005b      	lsls	r3, r3, #1
 800909c:	2203      	movs	r2, #3
 800909e:	fa02 f303 	lsl.w	r3, r2, r3
 80090a2:	43db      	mvns	r3, r3
 80090a4:	693a      	ldr	r2, [r7, #16]
 80090a6:	4013      	ands	r3, r2
 80090a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80090aa:	683b      	ldr	r3, [r7, #0]
 80090ac:	689a      	ldr	r2, [r3, #8]
 80090ae:	697b      	ldr	r3, [r7, #20]
 80090b0:	005b      	lsls	r3, r3, #1
 80090b2:	fa02 f303 	lsl.w	r3, r2, r3
 80090b6:	693a      	ldr	r2, [r7, #16]
 80090b8:	4313      	orrs	r3, r2
 80090ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	693a      	ldr	r2, [r7, #16]
 80090c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	685b      	ldr	r3, [r3, #4]
 80090c6:	f003 0303 	and.w	r3, r3, #3
 80090ca:	2b02      	cmp	r3, #2
 80090cc:	d123      	bne.n	8009116 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80090ce:	697b      	ldr	r3, [r7, #20]
 80090d0:	08da      	lsrs	r2, r3, #3
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	3208      	adds	r2, #8
 80090d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80090dc:	697b      	ldr	r3, [r7, #20]
 80090de:	f003 0307 	and.w	r3, r3, #7
 80090e2:	009b      	lsls	r3, r3, #2
 80090e4:	220f      	movs	r2, #15
 80090e6:	fa02 f303 	lsl.w	r3, r2, r3
 80090ea:	43db      	mvns	r3, r3
 80090ec:	693a      	ldr	r2, [r7, #16]
 80090ee:	4013      	ands	r3, r2
 80090f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80090f2:	683b      	ldr	r3, [r7, #0]
 80090f4:	691a      	ldr	r2, [r3, #16]
 80090f6:	697b      	ldr	r3, [r7, #20]
 80090f8:	f003 0307 	and.w	r3, r3, #7
 80090fc:	009b      	lsls	r3, r3, #2
 80090fe:	fa02 f303 	lsl.w	r3, r2, r3
 8009102:	693a      	ldr	r2, [r7, #16]
 8009104:	4313      	orrs	r3, r2
 8009106:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8009108:	697b      	ldr	r3, [r7, #20]
 800910a:	08da      	lsrs	r2, r3, #3
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	3208      	adds	r2, #8
 8009110:	6939      	ldr	r1, [r7, #16]
 8009112:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800911c:	697b      	ldr	r3, [r7, #20]
 800911e:	005b      	lsls	r3, r3, #1
 8009120:	2203      	movs	r2, #3
 8009122:	fa02 f303 	lsl.w	r3, r2, r3
 8009126:	43db      	mvns	r3, r3
 8009128:	693a      	ldr	r2, [r7, #16]
 800912a:	4013      	ands	r3, r2
 800912c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	685b      	ldr	r3, [r3, #4]
 8009132:	f003 0203 	and.w	r2, r3, #3
 8009136:	697b      	ldr	r3, [r7, #20]
 8009138:	005b      	lsls	r3, r3, #1
 800913a:	fa02 f303 	lsl.w	r3, r2, r3
 800913e:	693a      	ldr	r2, [r7, #16]
 8009140:	4313      	orrs	r3, r2
 8009142:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	693a      	ldr	r2, [r7, #16]
 8009148:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800914a:	683b      	ldr	r3, [r7, #0]
 800914c:	685b      	ldr	r3, [r3, #4]
 800914e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009152:	2b00      	cmp	r3, #0
 8009154:	f000 80a6 	beq.w	80092a4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009158:	4b5b      	ldr	r3, [pc, #364]	@ (80092c8 <HAL_GPIO_Init+0x2e4>)
 800915a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800915c:	4a5a      	ldr	r2, [pc, #360]	@ (80092c8 <HAL_GPIO_Init+0x2e4>)
 800915e:	f043 0301 	orr.w	r3, r3, #1
 8009162:	6613      	str	r3, [r2, #96]	@ 0x60
 8009164:	4b58      	ldr	r3, [pc, #352]	@ (80092c8 <HAL_GPIO_Init+0x2e4>)
 8009166:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009168:	f003 0301 	and.w	r3, r3, #1
 800916c:	60bb      	str	r3, [r7, #8]
 800916e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8009170:	4a56      	ldr	r2, [pc, #344]	@ (80092cc <HAL_GPIO_Init+0x2e8>)
 8009172:	697b      	ldr	r3, [r7, #20]
 8009174:	089b      	lsrs	r3, r3, #2
 8009176:	3302      	adds	r3, #2
 8009178:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800917c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800917e:	697b      	ldr	r3, [r7, #20]
 8009180:	f003 0303 	and.w	r3, r3, #3
 8009184:	009b      	lsls	r3, r3, #2
 8009186:	220f      	movs	r2, #15
 8009188:	fa02 f303 	lsl.w	r3, r2, r3
 800918c:	43db      	mvns	r3, r3
 800918e:	693a      	ldr	r2, [r7, #16]
 8009190:	4013      	ands	r3, r2
 8009192:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800919a:	d01f      	beq.n	80091dc <HAL_GPIO_Init+0x1f8>
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	4a4c      	ldr	r2, [pc, #304]	@ (80092d0 <HAL_GPIO_Init+0x2ec>)
 80091a0:	4293      	cmp	r3, r2
 80091a2:	d019      	beq.n	80091d8 <HAL_GPIO_Init+0x1f4>
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	4a4b      	ldr	r2, [pc, #300]	@ (80092d4 <HAL_GPIO_Init+0x2f0>)
 80091a8:	4293      	cmp	r3, r2
 80091aa:	d013      	beq.n	80091d4 <HAL_GPIO_Init+0x1f0>
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	4a4a      	ldr	r2, [pc, #296]	@ (80092d8 <HAL_GPIO_Init+0x2f4>)
 80091b0:	4293      	cmp	r3, r2
 80091b2:	d00d      	beq.n	80091d0 <HAL_GPIO_Init+0x1ec>
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	4a49      	ldr	r2, [pc, #292]	@ (80092dc <HAL_GPIO_Init+0x2f8>)
 80091b8:	4293      	cmp	r3, r2
 80091ba:	d007      	beq.n	80091cc <HAL_GPIO_Init+0x1e8>
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	4a48      	ldr	r2, [pc, #288]	@ (80092e0 <HAL_GPIO_Init+0x2fc>)
 80091c0:	4293      	cmp	r3, r2
 80091c2:	d101      	bne.n	80091c8 <HAL_GPIO_Init+0x1e4>
 80091c4:	2305      	movs	r3, #5
 80091c6:	e00a      	b.n	80091de <HAL_GPIO_Init+0x1fa>
 80091c8:	2306      	movs	r3, #6
 80091ca:	e008      	b.n	80091de <HAL_GPIO_Init+0x1fa>
 80091cc:	2304      	movs	r3, #4
 80091ce:	e006      	b.n	80091de <HAL_GPIO_Init+0x1fa>
 80091d0:	2303      	movs	r3, #3
 80091d2:	e004      	b.n	80091de <HAL_GPIO_Init+0x1fa>
 80091d4:	2302      	movs	r3, #2
 80091d6:	e002      	b.n	80091de <HAL_GPIO_Init+0x1fa>
 80091d8:	2301      	movs	r3, #1
 80091da:	e000      	b.n	80091de <HAL_GPIO_Init+0x1fa>
 80091dc:	2300      	movs	r3, #0
 80091de:	697a      	ldr	r2, [r7, #20]
 80091e0:	f002 0203 	and.w	r2, r2, #3
 80091e4:	0092      	lsls	r2, r2, #2
 80091e6:	4093      	lsls	r3, r2
 80091e8:	693a      	ldr	r2, [r7, #16]
 80091ea:	4313      	orrs	r3, r2
 80091ec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80091ee:	4937      	ldr	r1, [pc, #220]	@ (80092cc <HAL_GPIO_Init+0x2e8>)
 80091f0:	697b      	ldr	r3, [r7, #20]
 80091f2:	089b      	lsrs	r3, r3, #2
 80091f4:	3302      	adds	r3, #2
 80091f6:	693a      	ldr	r2, [r7, #16]
 80091f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80091fc:	4b39      	ldr	r3, [pc, #228]	@ (80092e4 <HAL_GPIO_Init+0x300>)
 80091fe:	689b      	ldr	r3, [r3, #8]
 8009200:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	43db      	mvns	r3, r3
 8009206:	693a      	ldr	r2, [r7, #16]
 8009208:	4013      	ands	r3, r2
 800920a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800920c:	683b      	ldr	r3, [r7, #0]
 800920e:	685b      	ldr	r3, [r3, #4]
 8009210:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009214:	2b00      	cmp	r3, #0
 8009216:	d003      	beq.n	8009220 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8009218:	693a      	ldr	r2, [r7, #16]
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	4313      	orrs	r3, r2
 800921e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8009220:	4a30      	ldr	r2, [pc, #192]	@ (80092e4 <HAL_GPIO_Init+0x300>)
 8009222:	693b      	ldr	r3, [r7, #16]
 8009224:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8009226:	4b2f      	ldr	r3, [pc, #188]	@ (80092e4 <HAL_GPIO_Init+0x300>)
 8009228:	68db      	ldr	r3, [r3, #12]
 800922a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	43db      	mvns	r3, r3
 8009230:	693a      	ldr	r2, [r7, #16]
 8009232:	4013      	ands	r3, r2
 8009234:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	685b      	ldr	r3, [r3, #4]
 800923a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800923e:	2b00      	cmp	r3, #0
 8009240:	d003      	beq.n	800924a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8009242:	693a      	ldr	r2, [r7, #16]
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	4313      	orrs	r3, r2
 8009248:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800924a:	4a26      	ldr	r2, [pc, #152]	@ (80092e4 <HAL_GPIO_Init+0x300>)
 800924c:	693b      	ldr	r3, [r7, #16]
 800924e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8009250:	4b24      	ldr	r3, [pc, #144]	@ (80092e4 <HAL_GPIO_Init+0x300>)
 8009252:	685b      	ldr	r3, [r3, #4]
 8009254:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	43db      	mvns	r3, r3
 800925a:	693a      	ldr	r2, [r7, #16]
 800925c:	4013      	ands	r3, r2
 800925e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009268:	2b00      	cmp	r3, #0
 800926a:	d003      	beq.n	8009274 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800926c:	693a      	ldr	r2, [r7, #16]
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	4313      	orrs	r3, r2
 8009272:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8009274:	4a1b      	ldr	r2, [pc, #108]	@ (80092e4 <HAL_GPIO_Init+0x300>)
 8009276:	693b      	ldr	r3, [r7, #16]
 8009278:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800927a:	4b1a      	ldr	r3, [pc, #104]	@ (80092e4 <HAL_GPIO_Init+0x300>)
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	43db      	mvns	r3, r3
 8009284:	693a      	ldr	r2, [r7, #16]
 8009286:	4013      	ands	r3, r2
 8009288:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	685b      	ldr	r3, [r3, #4]
 800928e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009292:	2b00      	cmp	r3, #0
 8009294:	d003      	beq.n	800929e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8009296:	693a      	ldr	r2, [r7, #16]
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	4313      	orrs	r3, r2
 800929c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800929e:	4a11      	ldr	r2, [pc, #68]	@ (80092e4 <HAL_GPIO_Init+0x300>)
 80092a0:	693b      	ldr	r3, [r7, #16]
 80092a2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80092a4:	697b      	ldr	r3, [r7, #20]
 80092a6:	3301      	adds	r3, #1
 80092a8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80092aa:	683b      	ldr	r3, [r7, #0]
 80092ac:	681a      	ldr	r2, [r3, #0]
 80092ae:	697b      	ldr	r3, [r7, #20]
 80092b0:	fa22 f303 	lsr.w	r3, r2, r3
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	f47f ae9d 	bne.w	8008ff4 <HAL_GPIO_Init+0x10>
  }
}
 80092ba:	bf00      	nop
 80092bc:	bf00      	nop
 80092be:	371c      	adds	r7, #28
 80092c0:	46bd      	mov	sp, r7
 80092c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c6:	4770      	bx	lr
 80092c8:	40021000 	.word	0x40021000
 80092cc:	40010000 	.word	0x40010000
 80092d0:	48000400 	.word	0x48000400
 80092d4:	48000800 	.word	0x48000800
 80092d8:	48000c00 	.word	0x48000c00
 80092dc:	48001000 	.word	0x48001000
 80092e0:	48001400 	.word	0x48001400
 80092e4:	40010400 	.word	0x40010400

080092e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80092e8:	b480      	push	{r7}
 80092ea:	b085      	sub	sp, #20
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
 80092f0:	460b      	mov	r3, r1
 80092f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	691a      	ldr	r2, [r3, #16]
 80092f8:	887b      	ldrh	r3, [r7, #2]
 80092fa:	4013      	ands	r3, r2
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d002      	beq.n	8009306 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009300:	2301      	movs	r3, #1
 8009302:	73fb      	strb	r3, [r7, #15]
 8009304:	e001      	b.n	800930a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009306:	2300      	movs	r3, #0
 8009308:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800930a:	7bfb      	ldrb	r3, [r7, #15]
}
 800930c:	4618      	mov	r0, r3
 800930e:	3714      	adds	r7, #20
 8009310:	46bd      	mov	sp, r7
 8009312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009316:	4770      	bx	lr

08009318 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009318:	b480      	push	{r7}
 800931a:	b083      	sub	sp, #12
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
 8009320:	460b      	mov	r3, r1
 8009322:	807b      	strh	r3, [r7, #2]
 8009324:	4613      	mov	r3, r2
 8009326:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009328:	787b      	ldrb	r3, [r7, #1]
 800932a:	2b00      	cmp	r3, #0
 800932c:	d003      	beq.n	8009336 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800932e:	887a      	ldrh	r2, [r7, #2]
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8009334:	e002      	b.n	800933c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8009336:	887a      	ldrh	r2, [r7, #2]
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800933c:	bf00      	nop
 800933e:	370c      	adds	r7, #12
 8009340:	46bd      	mov	sp, r7
 8009342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009346:	4770      	bx	lr

08009348 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009348:	b580      	push	{r7, lr}
 800934a:	b082      	sub	sp, #8
 800934c:	af00      	add	r7, sp, #0
 800934e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d101      	bne.n	800935a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009356:	2301      	movs	r3, #1
 8009358:	e08d      	b.n	8009476 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009360:	b2db      	uxtb	r3, r3
 8009362:	2b00      	cmp	r3, #0
 8009364:	d106      	bne.n	8009374 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	2200      	movs	r2, #0
 800936a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800936e:	6878      	ldr	r0, [r7, #4]
 8009370:	f7fd fc08 	bl	8006b84 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	2224      	movs	r2, #36	@ 0x24
 8009378:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	681a      	ldr	r2, [r3, #0]
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	f022 0201 	bic.w	r2, r2, #1
 800938a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	685a      	ldr	r2, [r3, #4]
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009398:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	689a      	ldr	r2, [r3, #8]
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80093a8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	68db      	ldr	r3, [r3, #12]
 80093ae:	2b01      	cmp	r3, #1
 80093b0:	d107      	bne.n	80093c2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	689a      	ldr	r2, [r3, #8]
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80093be:	609a      	str	r2, [r3, #8]
 80093c0:	e006      	b.n	80093d0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	689a      	ldr	r2, [r3, #8]
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80093ce:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	68db      	ldr	r3, [r3, #12]
 80093d4:	2b02      	cmp	r3, #2
 80093d6:	d108      	bne.n	80093ea <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	685a      	ldr	r2, [r3, #4]
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80093e6:	605a      	str	r2, [r3, #4]
 80093e8:	e007      	b.n	80093fa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	685a      	ldr	r2, [r3, #4]
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80093f8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	685b      	ldr	r3, [r3, #4]
 8009400:	687a      	ldr	r2, [r7, #4]
 8009402:	6812      	ldr	r2, [r2, #0]
 8009404:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009408:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800940c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	68da      	ldr	r2, [r3, #12]
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800941c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	691a      	ldr	r2, [r3, #16]
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	695b      	ldr	r3, [r3, #20]
 8009426:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	699b      	ldr	r3, [r3, #24]
 800942e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	430a      	orrs	r2, r1
 8009436:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	69d9      	ldr	r1, [r3, #28]
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	6a1a      	ldr	r2, [r3, #32]
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	430a      	orrs	r2, r1
 8009446:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	681a      	ldr	r2, [r3, #0]
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	f042 0201 	orr.w	r2, r2, #1
 8009456:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2200      	movs	r2, #0
 800945c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	2220      	movs	r2, #32
 8009462:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	2200      	movs	r2, #0
 800946a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	2200      	movs	r2, #0
 8009470:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8009474:	2300      	movs	r3, #0
}
 8009476:	4618      	mov	r0, r3
 8009478:	3708      	adds	r7, #8
 800947a:	46bd      	mov	sp, r7
 800947c:	bd80      	pop	{r7, pc}
	...

08009480 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b088      	sub	sp, #32
 8009484:	af02      	add	r7, sp, #8
 8009486:	60f8      	str	r0, [r7, #12]
 8009488:	607a      	str	r2, [r7, #4]
 800948a:	461a      	mov	r2, r3
 800948c:	460b      	mov	r3, r1
 800948e:	817b      	strh	r3, [r7, #10]
 8009490:	4613      	mov	r3, r2
 8009492:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800949a:	b2db      	uxtb	r3, r3
 800949c:	2b20      	cmp	r3, #32
 800949e:	f040 80fd 	bne.w	800969c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80094a8:	2b01      	cmp	r3, #1
 80094aa:	d101      	bne.n	80094b0 <HAL_I2C_Master_Transmit+0x30>
 80094ac:	2302      	movs	r3, #2
 80094ae:	e0f6      	b.n	800969e <HAL_I2C_Master_Transmit+0x21e>
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	2201      	movs	r2, #1
 80094b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80094b8:	f7fe ff40 	bl	800833c <HAL_GetTick>
 80094bc:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80094be:	693b      	ldr	r3, [r7, #16]
 80094c0:	9300      	str	r3, [sp, #0]
 80094c2:	2319      	movs	r3, #25
 80094c4:	2201      	movs	r2, #1
 80094c6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80094ca:	68f8      	ldr	r0, [r7, #12]
 80094cc:	f000 fce0 	bl	8009e90 <I2C_WaitOnFlagUntilTimeout>
 80094d0:	4603      	mov	r3, r0
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d001      	beq.n	80094da <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80094d6:	2301      	movs	r3, #1
 80094d8:	e0e1      	b.n	800969e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	2221      	movs	r2, #33	@ 0x21
 80094de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	2210      	movs	r2, #16
 80094e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	2200      	movs	r2, #0
 80094ee:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	687a      	ldr	r2, [r7, #4]
 80094f4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	893a      	ldrh	r2, [r7, #8]
 80094fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	2200      	movs	r2, #0
 8009500:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009506:	b29b      	uxth	r3, r3
 8009508:	2bff      	cmp	r3, #255	@ 0xff
 800950a:	d906      	bls.n	800951a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	22ff      	movs	r2, #255	@ 0xff
 8009510:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8009512:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009516:	617b      	str	r3, [r7, #20]
 8009518:	e007      	b.n	800952a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800951e:	b29a      	uxth	r2, r3
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8009524:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009528:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800952e:	2b00      	cmp	r3, #0
 8009530:	d024      	beq.n	800957c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009536:	781a      	ldrb	r2, [r3, #0]
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009542:	1c5a      	adds	r2, r3, #1
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800954c:	b29b      	uxth	r3, r3
 800954e:	3b01      	subs	r3, #1
 8009550:	b29a      	uxth	r2, r3
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800955a:	3b01      	subs	r3, #1
 800955c:	b29a      	uxth	r2, r3
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009566:	b2db      	uxtb	r3, r3
 8009568:	3301      	adds	r3, #1
 800956a:	b2da      	uxtb	r2, r3
 800956c:	8979      	ldrh	r1, [r7, #10]
 800956e:	4b4e      	ldr	r3, [pc, #312]	@ (80096a8 <HAL_I2C_Master_Transmit+0x228>)
 8009570:	9300      	str	r3, [sp, #0]
 8009572:	697b      	ldr	r3, [r7, #20]
 8009574:	68f8      	ldr	r0, [r7, #12]
 8009576:	f000 fedb 	bl	800a330 <I2C_TransferConfig>
 800957a:	e066      	b.n	800964a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009580:	b2da      	uxtb	r2, r3
 8009582:	8979      	ldrh	r1, [r7, #10]
 8009584:	4b48      	ldr	r3, [pc, #288]	@ (80096a8 <HAL_I2C_Master_Transmit+0x228>)
 8009586:	9300      	str	r3, [sp, #0]
 8009588:	697b      	ldr	r3, [r7, #20]
 800958a:	68f8      	ldr	r0, [r7, #12]
 800958c:	f000 fed0 	bl	800a330 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8009590:	e05b      	b.n	800964a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009592:	693a      	ldr	r2, [r7, #16]
 8009594:	6a39      	ldr	r1, [r7, #32]
 8009596:	68f8      	ldr	r0, [r7, #12]
 8009598:	f000 fcd3 	bl	8009f42 <I2C_WaitOnTXISFlagUntilTimeout>
 800959c:	4603      	mov	r3, r0
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d001      	beq.n	80095a6 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80095a2:	2301      	movs	r3, #1
 80095a4:	e07b      	b.n	800969e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095aa:	781a      	ldrb	r2, [r3, #0]
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095b6:	1c5a      	adds	r2, r3, #1
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80095c0:	b29b      	uxth	r3, r3
 80095c2:	3b01      	subs	r3, #1
 80095c4:	b29a      	uxth	r2, r3
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80095ce:	3b01      	subs	r3, #1
 80095d0:	b29a      	uxth	r2, r3
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80095da:	b29b      	uxth	r3, r3
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d034      	beq.n	800964a <HAL_I2C_Master_Transmit+0x1ca>
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d130      	bne.n	800964a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80095e8:	693b      	ldr	r3, [r7, #16]
 80095ea:	9300      	str	r3, [sp, #0]
 80095ec:	6a3b      	ldr	r3, [r7, #32]
 80095ee:	2200      	movs	r2, #0
 80095f0:	2180      	movs	r1, #128	@ 0x80
 80095f2:	68f8      	ldr	r0, [r7, #12]
 80095f4:	f000 fc4c 	bl	8009e90 <I2C_WaitOnFlagUntilTimeout>
 80095f8:	4603      	mov	r3, r0
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d001      	beq.n	8009602 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80095fe:	2301      	movs	r3, #1
 8009600:	e04d      	b.n	800969e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009606:	b29b      	uxth	r3, r3
 8009608:	2bff      	cmp	r3, #255	@ 0xff
 800960a:	d90e      	bls.n	800962a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	22ff      	movs	r2, #255	@ 0xff
 8009610:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009616:	b2da      	uxtb	r2, r3
 8009618:	8979      	ldrh	r1, [r7, #10]
 800961a:	2300      	movs	r3, #0
 800961c:	9300      	str	r3, [sp, #0]
 800961e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009622:	68f8      	ldr	r0, [r7, #12]
 8009624:	f000 fe84 	bl	800a330 <I2C_TransferConfig>
 8009628:	e00f      	b.n	800964a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800962e:	b29a      	uxth	r2, r3
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009638:	b2da      	uxtb	r2, r3
 800963a:	8979      	ldrh	r1, [r7, #10]
 800963c:	2300      	movs	r3, #0
 800963e:	9300      	str	r3, [sp, #0]
 8009640:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009644:	68f8      	ldr	r0, [r7, #12]
 8009646:	f000 fe73 	bl	800a330 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800964e:	b29b      	uxth	r3, r3
 8009650:	2b00      	cmp	r3, #0
 8009652:	d19e      	bne.n	8009592 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009654:	693a      	ldr	r2, [r7, #16]
 8009656:	6a39      	ldr	r1, [r7, #32]
 8009658:	68f8      	ldr	r0, [r7, #12]
 800965a:	f000 fcb9 	bl	8009fd0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800965e:	4603      	mov	r3, r0
 8009660:	2b00      	cmp	r3, #0
 8009662:	d001      	beq.n	8009668 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8009664:	2301      	movs	r3, #1
 8009666:	e01a      	b.n	800969e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	2220      	movs	r2, #32
 800966e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	6859      	ldr	r1, [r3, #4]
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	681a      	ldr	r2, [r3, #0]
 800967a:	4b0c      	ldr	r3, [pc, #48]	@ (80096ac <HAL_I2C_Master_Transmit+0x22c>)
 800967c:	400b      	ands	r3, r1
 800967e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	2220      	movs	r2, #32
 8009684:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	2200      	movs	r2, #0
 800968c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	2200      	movs	r2, #0
 8009694:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009698:	2300      	movs	r3, #0
 800969a:	e000      	b.n	800969e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800969c:	2302      	movs	r3, #2
  }
}
 800969e:	4618      	mov	r0, r3
 80096a0:	3718      	adds	r7, #24
 80096a2:	46bd      	mov	sp, r7
 80096a4:	bd80      	pop	{r7, pc}
 80096a6:	bf00      	nop
 80096a8:	80002000 	.word	0x80002000
 80096ac:	fe00e800 	.word	0xfe00e800

080096b0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	b088      	sub	sp, #32
 80096b4:	af02      	add	r7, sp, #8
 80096b6:	60f8      	str	r0, [r7, #12]
 80096b8:	607a      	str	r2, [r7, #4]
 80096ba:	461a      	mov	r2, r3
 80096bc:	460b      	mov	r3, r1
 80096be:	817b      	strh	r3, [r7, #10]
 80096c0:	4613      	mov	r3, r2
 80096c2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80096ca:	b2db      	uxtb	r3, r3
 80096cc:	2b20      	cmp	r3, #32
 80096ce:	f040 80db 	bne.w	8009888 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80096d8:	2b01      	cmp	r3, #1
 80096da:	d101      	bne.n	80096e0 <HAL_I2C_Master_Receive+0x30>
 80096dc:	2302      	movs	r3, #2
 80096de:	e0d4      	b.n	800988a <HAL_I2C_Master_Receive+0x1da>
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	2201      	movs	r2, #1
 80096e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80096e8:	f7fe fe28 	bl	800833c <HAL_GetTick>
 80096ec:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80096ee:	697b      	ldr	r3, [r7, #20]
 80096f0:	9300      	str	r3, [sp, #0]
 80096f2:	2319      	movs	r3, #25
 80096f4:	2201      	movs	r2, #1
 80096f6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80096fa:	68f8      	ldr	r0, [r7, #12]
 80096fc:	f000 fbc8 	bl	8009e90 <I2C_WaitOnFlagUntilTimeout>
 8009700:	4603      	mov	r3, r0
 8009702:	2b00      	cmp	r3, #0
 8009704:	d001      	beq.n	800970a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8009706:	2301      	movs	r3, #1
 8009708:	e0bf      	b.n	800988a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	2222      	movs	r2, #34	@ 0x22
 800970e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	2210      	movs	r2, #16
 8009716:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	2200      	movs	r2, #0
 800971e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	687a      	ldr	r2, [r7, #4]
 8009724:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	893a      	ldrh	r2, [r7, #8]
 800972a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	2200      	movs	r2, #0
 8009730:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009736:	b29b      	uxth	r3, r3
 8009738:	2bff      	cmp	r3, #255	@ 0xff
 800973a:	d90e      	bls.n	800975a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	22ff      	movs	r2, #255	@ 0xff
 8009740:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009746:	b2da      	uxtb	r2, r3
 8009748:	8979      	ldrh	r1, [r7, #10]
 800974a:	4b52      	ldr	r3, [pc, #328]	@ (8009894 <HAL_I2C_Master_Receive+0x1e4>)
 800974c:	9300      	str	r3, [sp, #0]
 800974e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009752:	68f8      	ldr	r0, [r7, #12]
 8009754:	f000 fdec 	bl	800a330 <I2C_TransferConfig>
 8009758:	e06d      	b.n	8009836 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800975e:	b29a      	uxth	r2, r3
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009768:	b2da      	uxtb	r2, r3
 800976a:	8979      	ldrh	r1, [r7, #10]
 800976c:	4b49      	ldr	r3, [pc, #292]	@ (8009894 <HAL_I2C_Master_Receive+0x1e4>)
 800976e:	9300      	str	r3, [sp, #0]
 8009770:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009774:	68f8      	ldr	r0, [r7, #12]
 8009776:	f000 fddb 	bl	800a330 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800977a:	e05c      	b.n	8009836 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800977c:	697a      	ldr	r2, [r7, #20]
 800977e:	6a39      	ldr	r1, [r7, #32]
 8009780:	68f8      	ldr	r0, [r7, #12]
 8009782:	f000 fc69 	bl	800a058 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009786:	4603      	mov	r3, r0
 8009788:	2b00      	cmp	r3, #0
 800978a:	d001      	beq.n	8009790 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800978c:	2301      	movs	r3, #1
 800978e:	e07c      	b.n	800988a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800979a:	b2d2      	uxtb	r2, r2
 800979c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097a2:	1c5a      	adds	r2, r3, #1
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80097ac:	3b01      	subs	r3, #1
 80097ae:	b29a      	uxth	r2, r3
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80097b8:	b29b      	uxth	r3, r3
 80097ba:	3b01      	subs	r3, #1
 80097bc:	b29a      	uxth	r2, r3
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80097c6:	b29b      	uxth	r3, r3
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d034      	beq.n	8009836 <HAL_I2C_Master_Receive+0x186>
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d130      	bne.n	8009836 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80097d4:	697b      	ldr	r3, [r7, #20]
 80097d6:	9300      	str	r3, [sp, #0]
 80097d8:	6a3b      	ldr	r3, [r7, #32]
 80097da:	2200      	movs	r2, #0
 80097dc:	2180      	movs	r1, #128	@ 0x80
 80097de:	68f8      	ldr	r0, [r7, #12]
 80097e0:	f000 fb56 	bl	8009e90 <I2C_WaitOnFlagUntilTimeout>
 80097e4:	4603      	mov	r3, r0
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d001      	beq.n	80097ee <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80097ea:	2301      	movs	r3, #1
 80097ec:	e04d      	b.n	800988a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80097f2:	b29b      	uxth	r3, r3
 80097f4:	2bff      	cmp	r3, #255	@ 0xff
 80097f6:	d90e      	bls.n	8009816 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	22ff      	movs	r2, #255	@ 0xff
 80097fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009802:	b2da      	uxtb	r2, r3
 8009804:	8979      	ldrh	r1, [r7, #10]
 8009806:	2300      	movs	r3, #0
 8009808:	9300      	str	r3, [sp, #0]
 800980a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800980e:	68f8      	ldr	r0, [r7, #12]
 8009810:	f000 fd8e 	bl	800a330 <I2C_TransferConfig>
 8009814:	e00f      	b.n	8009836 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800981a:	b29a      	uxth	r2, r3
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009824:	b2da      	uxtb	r2, r3
 8009826:	8979      	ldrh	r1, [r7, #10]
 8009828:	2300      	movs	r3, #0
 800982a:	9300      	str	r3, [sp, #0]
 800982c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009830:	68f8      	ldr	r0, [r7, #12]
 8009832:	f000 fd7d 	bl	800a330 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800983a:	b29b      	uxth	r3, r3
 800983c:	2b00      	cmp	r3, #0
 800983e:	d19d      	bne.n	800977c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009840:	697a      	ldr	r2, [r7, #20]
 8009842:	6a39      	ldr	r1, [r7, #32]
 8009844:	68f8      	ldr	r0, [r7, #12]
 8009846:	f000 fbc3 	bl	8009fd0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800984a:	4603      	mov	r3, r0
 800984c:	2b00      	cmp	r3, #0
 800984e:	d001      	beq.n	8009854 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8009850:	2301      	movs	r3, #1
 8009852:	e01a      	b.n	800988a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	2220      	movs	r2, #32
 800985a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	6859      	ldr	r1, [r3, #4]
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	681a      	ldr	r2, [r3, #0]
 8009866:	4b0c      	ldr	r3, [pc, #48]	@ (8009898 <HAL_I2C_Master_Receive+0x1e8>)
 8009868:	400b      	ands	r3, r1
 800986a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	2220      	movs	r2, #32
 8009870:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	2200      	movs	r2, #0
 8009878:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	2200      	movs	r2, #0
 8009880:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009884:	2300      	movs	r3, #0
 8009886:	e000      	b.n	800988a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8009888:	2302      	movs	r3, #2
  }
}
 800988a:	4618      	mov	r0, r3
 800988c:	3718      	adds	r7, #24
 800988e:	46bd      	mov	sp, r7
 8009890:	bd80      	pop	{r7, pc}
 8009892:	bf00      	nop
 8009894:	80002400 	.word	0x80002400
 8009898:	fe00e800 	.word	0xfe00e800

0800989c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b088      	sub	sp, #32
 80098a0:	af02      	add	r7, sp, #8
 80098a2:	60f8      	str	r0, [r7, #12]
 80098a4:	4608      	mov	r0, r1
 80098a6:	4611      	mov	r1, r2
 80098a8:	461a      	mov	r2, r3
 80098aa:	4603      	mov	r3, r0
 80098ac:	817b      	strh	r3, [r7, #10]
 80098ae:	460b      	mov	r3, r1
 80098b0:	813b      	strh	r3, [r7, #8]
 80098b2:	4613      	mov	r3, r2
 80098b4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80098bc:	b2db      	uxtb	r3, r3
 80098be:	2b20      	cmp	r3, #32
 80098c0:	f040 80f9 	bne.w	8009ab6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80098c4:	6a3b      	ldr	r3, [r7, #32]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d002      	beq.n	80098d0 <HAL_I2C_Mem_Write+0x34>
 80098ca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d105      	bne.n	80098dc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80098d6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80098d8:	2301      	movs	r3, #1
 80098da:	e0ed      	b.n	8009ab8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80098e2:	2b01      	cmp	r3, #1
 80098e4:	d101      	bne.n	80098ea <HAL_I2C_Mem_Write+0x4e>
 80098e6:	2302      	movs	r3, #2
 80098e8:	e0e6      	b.n	8009ab8 <HAL_I2C_Mem_Write+0x21c>
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	2201      	movs	r2, #1
 80098ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80098f2:	f7fe fd23 	bl	800833c <HAL_GetTick>
 80098f6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80098f8:	697b      	ldr	r3, [r7, #20]
 80098fa:	9300      	str	r3, [sp, #0]
 80098fc:	2319      	movs	r3, #25
 80098fe:	2201      	movs	r2, #1
 8009900:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009904:	68f8      	ldr	r0, [r7, #12]
 8009906:	f000 fac3 	bl	8009e90 <I2C_WaitOnFlagUntilTimeout>
 800990a:	4603      	mov	r3, r0
 800990c:	2b00      	cmp	r3, #0
 800990e:	d001      	beq.n	8009914 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8009910:	2301      	movs	r3, #1
 8009912:	e0d1      	b.n	8009ab8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	2221      	movs	r2, #33	@ 0x21
 8009918:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	2240      	movs	r2, #64	@ 0x40
 8009920:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	2200      	movs	r2, #0
 8009928:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	6a3a      	ldr	r2, [r7, #32]
 800992e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009934:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	2200      	movs	r2, #0
 800993a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800993c:	88f8      	ldrh	r0, [r7, #6]
 800993e:	893a      	ldrh	r2, [r7, #8]
 8009940:	8979      	ldrh	r1, [r7, #10]
 8009942:	697b      	ldr	r3, [r7, #20]
 8009944:	9301      	str	r3, [sp, #4]
 8009946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009948:	9300      	str	r3, [sp, #0]
 800994a:	4603      	mov	r3, r0
 800994c:	68f8      	ldr	r0, [r7, #12]
 800994e:	f000 f9d3 	bl	8009cf8 <I2C_RequestMemoryWrite>
 8009952:	4603      	mov	r3, r0
 8009954:	2b00      	cmp	r3, #0
 8009956:	d005      	beq.n	8009964 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	2200      	movs	r2, #0
 800995c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009960:	2301      	movs	r3, #1
 8009962:	e0a9      	b.n	8009ab8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009968:	b29b      	uxth	r3, r3
 800996a:	2bff      	cmp	r3, #255	@ 0xff
 800996c:	d90e      	bls.n	800998c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	22ff      	movs	r2, #255	@ 0xff
 8009972:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009978:	b2da      	uxtb	r2, r3
 800997a:	8979      	ldrh	r1, [r7, #10]
 800997c:	2300      	movs	r3, #0
 800997e:	9300      	str	r3, [sp, #0]
 8009980:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009984:	68f8      	ldr	r0, [r7, #12]
 8009986:	f000 fcd3 	bl	800a330 <I2C_TransferConfig>
 800998a:	e00f      	b.n	80099ac <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009990:	b29a      	uxth	r2, r3
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800999a:	b2da      	uxtb	r2, r3
 800999c:	8979      	ldrh	r1, [r7, #10]
 800999e:	2300      	movs	r3, #0
 80099a0:	9300      	str	r3, [sp, #0]
 80099a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80099a6:	68f8      	ldr	r0, [r7, #12]
 80099a8:	f000 fcc2 	bl	800a330 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80099ac:	697a      	ldr	r2, [r7, #20]
 80099ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80099b0:	68f8      	ldr	r0, [r7, #12]
 80099b2:	f000 fac6 	bl	8009f42 <I2C_WaitOnTXISFlagUntilTimeout>
 80099b6:	4603      	mov	r3, r0
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d001      	beq.n	80099c0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80099bc:	2301      	movs	r3, #1
 80099be:	e07b      	b.n	8009ab8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099c4:	781a      	ldrb	r2, [r3, #0]
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099d0:	1c5a      	adds	r2, r3, #1
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80099da:	b29b      	uxth	r3, r3
 80099dc:	3b01      	subs	r3, #1
 80099de:	b29a      	uxth	r2, r3
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80099e8:	3b01      	subs	r3, #1
 80099ea:	b29a      	uxth	r2, r3
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80099f4:	b29b      	uxth	r3, r3
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d034      	beq.n	8009a64 <HAL_I2C_Mem_Write+0x1c8>
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d130      	bne.n	8009a64 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009a02:	697b      	ldr	r3, [r7, #20]
 8009a04:	9300      	str	r3, [sp, #0]
 8009a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a08:	2200      	movs	r2, #0
 8009a0a:	2180      	movs	r1, #128	@ 0x80
 8009a0c:	68f8      	ldr	r0, [r7, #12]
 8009a0e:	f000 fa3f 	bl	8009e90 <I2C_WaitOnFlagUntilTimeout>
 8009a12:	4603      	mov	r3, r0
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d001      	beq.n	8009a1c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8009a18:	2301      	movs	r3, #1
 8009a1a:	e04d      	b.n	8009ab8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a20:	b29b      	uxth	r3, r3
 8009a22:	2bff      	cmp	r3, #255	@ 0xff
 8009a24:	d90e      	bls.n	8009a44 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	22ff      	movs	r2, #255	@ 0xff
 8009a2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a30:	b2da      	uxtb	r2, r3
 8009a32:	8979      	ldrh	r1, [r7, #10]
 8009a34:	2300      	movs	r3, #0
 8009a36:	9300      	str	r3, [sp, #0]
 8009a38:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009a3c:	68f8      	ldr	r0, [r7, #12]
 8009a3e:	f000 fc77 	bl	800a330 <I2C_TransferConfig>
 8009a42:	e00f      	b.n	8009a64 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a48:	b29a      	uxth	r2, r3
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a52:	b2da      	uxtb	r2, r3
 8009a54:	8979      	ldrh	r1, [r7, #10]
 8009a56:	2300      	movs	r3, #0
 8009a58:	9300      	str	r3, [sp, #0]
 8009a5a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009a5e:	68f8      	ldr	r0, [r7, #12]
 8009a60:	f000 fc66 	bl	800a330 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a68:	b29b      	uxth	r3, r3
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d19e      	bne.n	80099ac <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009a6e:	697a      	ldr	r2, [r7, #20]
 8009a70:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009a72:	68f8      	ldr	r0, [r7, #12]
 8009a74:	f000 faac 	bl	8009fd0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009a78:	4603      	mov	r3, r0
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d001      	beq.n	8009a82 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8009a7e:	2301      	movs	r3, #1
 8009a80:	e01a      	b.n	8009ab8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	2220      	movs	r2, #32
 8009a88:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	6859      	ldr	r1, [r3, #4]
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	681a      	ldr	r2, [r3, #0]
 8009a94:	4b0a      	ldr	r3, [pc, #40]	@ (8009ac0 <HAL_I2C_Mem_Write+0x224>)
 8009a96:	400b      	ands	r3, r1
 8009a98:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	2220      	movs	r2, #32
 8009a9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	2200      	movs	r2, #0
 8009aae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	e000      	b.n	8009ab8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8009ab6:	2302      	movs	r3, #2
  }
}
 8009ab8:	4618      	mov	r0, r3
 8009aba:	3718      	adds	r7, #24
 8009abc:	46bd      	mov	sp, r7
 8009abe:	bd80      	pop	{r7, pc}
 8009ac0:	fe00e800 	.word	0xfe00e800

08009ac4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009ac4:	b580      	push	{r7, lr}
 8009ac6:	b088      	sub	sp, #32
 8009ac8:	af02      	add	r7, sp, #8
 8009aca:	60f8      	str	r0, [r7, #12]
 8009acc:	4608      	mov	r0, r1
 8009ace:	4611      	mov	r1, r2
 8009ad0:	461a      	mov	r2, r3
 8009ad2:	4603      	mov	r3, r0
 8009ad4:	817b      	strh	r3, [r7, #10]
 8009ad6:	460b      	mov	r3, r1
 8009ad8:	813b      	strh	r3, [r7, #8]
 8009ada:	4613      	mov	r3, r2
 8009adc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009ae4:	b2db      	uxtb	r3, r3
 8009ae6:	2b20      	cmp	r3, #32
 8009ae8:	f040 80fd 	bne.w	8009ce6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8009aec:	6a3b      	ldr	r3, [r7, #32]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d002      	beq.n	8009af8 <HAL_I2C_Mem_Read+0x34>
 8009af2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d105      	bne.n	8009b04 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009afe:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009b00:	2301      	movs	r3, #1
 8009b02:	e0f1      	b.n	8009ce8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009b0a:	2b01      	cmp	r3, #1
 8009b0c:	d101      	bne.n	8009b12 <HAL_I2C_Mem_Read+0x4e>
 8009b0e:	2302      	movs	r3, #2
 8009b10:	e0ea      	b.n	8009ce8 <HAL_I2C_Mem_Read+0x224>
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	2201      	movs	r2, #1
 8009b16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009b1a:	f7fe fc0f 	bl	800833c <HAL_GetTick>
 8009b1e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009b20:	697b      	ldr	r3, [r7, #20]
 8009b22:	9300      	str	r3, [sp, #0]
 8009b24:	2319      	movs	r3, #25
 8009b26:	2201      	movs	r2, #1
 8009b28:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009b2c:	68f8      	ldr	r0, [r7, #12]
 8009b2e:	f000 f9af 	bl	8009e90 <I2C_WaitOnFlagUntilTimeout>
 8009b32:	4603      	mov	r3, r0
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d001      	beq.n	8009b3c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8009b38:	2301      	movs	r3, #1
 8009b3a:	e0d5      	b.n	8009ce8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	2222      	movs	r2, #34	@ 0x22
 8009b40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	2240      	movs	r2, #64	@ 0x40
 8009b48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	2200      	movs	r2, #0
 8009b50:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	6a3a      	ldr	r2, [r7, #32]
 8009b56:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009b5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	2200      	movs	r2, #0
 8009b62:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009b64:	88f8      	ldrh	r0, [r7, #6]
 8009b66:	893a      	ldrh	r2, [r7, #8]
 8009b68:	8979      	ldrh	r1, [r7, #10]
 8009b6a:	697b      	ldr	r3, [r7, #20]
 8009b6c:	9301      	str	r3, [sp, #4]
 8009b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b70:	9300      	str	r3, [sp, #0]
 8009b72:	4603      	mov	r3, r0
 8009b74:	68f8      	ldr	r0, [r7, #12]
 8009b76:	f000 f913 	bl	8009da0 <I2C_RequestMemoryRead>
 8009b7a:	4603      	mov	r3, r0
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d005      	beq.n	8009b8c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	2200      	movs	r2, #0
 8009b84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009b88:	2301      	movs	r3, #1
 8009b8a:	e0ad      	b.n	8009ce8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b90:	b29b      	uxth	r3, r3
 8009b92:	2bff      	cmp	r3, #255	@ 0xff
 8009b94:	d90e      	bls.n	8009bb4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	22ff      	movs	r2, #255	@ 0xff
 8009b9a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ba0:	b2da      	uxtb	r2, r3
 8009ba2:	8979      	ldrh	r1, [r7, #10]
 8009ba4:	4b52      	ldr	r3, [pc, #328]	@ (8009cf0 <HAL_I2C_Mem_Read+0x22c>)
 8009ba6:	9300      	str	r3, [sp, #0]
 8009ba8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009bac:	68f8      	ldr	r0, [r7, #12]
 8009bae:	f000 fbbf 	bl	800a330 <I2C_TransferConfig>
 8009bb2:	e00f      	b.n	8009bd4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009bb8:	b29a      	uxth	r2, r3
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009bc2:	b2da      	uxtb	r2, r3
 8009bc4:	8979      	ldrh	r1, [r7, #10]
 8009bc6:	4b4a      	ldr	r3, [pc, #296]	@ (8009cf0 <HAL_I2C_Mem_Read+0x22c>)
 8009bc8:	9300      	str	r3, [sp, #0]
 8009bca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009bce:	68f8      	ldr	r0, [r7, #12]
 8009bd0:	f000 fbae 	bl	800a330 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8009bd4:	697b      	ldr	r3, [r7, #20]
 8009bd6:	9300      	str	r3, [sp, #0]
 8009bd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bda:	2200      	movs	r2, #0
 8009bdc:	2104      	movs	r1, #4
 8009bde:	68f8      	ldr	r0, [r7, #12]
 8009be0:	f000 f956 	bl	8009e90 <I2C_WaitOnFlagUntilTimeout>
 8009be4:	4603      	mov	r3, r0
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d001      	beq.n	8009bee <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8009bea:	2301      	movs	r3, #1
 8009bec:	e07c      	b.n	8009ce8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bf8:	b2d2      	uxtb	r2, r2
 8009bfa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c00:	1c5a      	adds	r2, r3, #1
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c0a:	3b01      	subs	r3, #1
 8009c0c:	b29a      	uxth	r2, r3
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c16:	b29b      	uxth	r3, r3
 8009c18:	3b01      	subs	r3, #1
 8009c1a:	b29a      	uxth	r2, r3
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c24:	b29b      	uxth	r3, r3
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d034      	beq.n	8009c94 <HAL_I2C_Mem_Read+0x1d0>
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d130      	bne.n	8009c94 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009c32:	697b      	ldr	r3, [r7, #20]
 8009c34:	9300      	str	r3, [sp, #0]
 8009c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c38:	2200      	movs	r2, #0
 8009c3a:	2180      	movs	r1, #128	@ 0x80
 8009c3c:	68f8      	ldr	r0, [r7, #12]
 8009c3e:	f000 f927 	bl	8009e90 <I2C_WaitOnFlagUntilTimeout>
 8009c42:	4603      	mov	r3, r0
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d001      	beq.n	8009c4c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8009c48:	2301      	movs	r3, #1
 8009c4a:	e04d      	b.n	8009ce8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c50:	b29b      	uxth	r3, r3
 8009c52:	2bff      	cmp	r3, #255	@ 0xff
 8009c54:	d90e      	bls.n	8009c74 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	22ff      	movs	r2, #255	@ 0xff
 8009c5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c60:	b2da      	uxtb	r2, r3
 8009c62:	8979      	ldrh	r1, [r7, #10]
 8009c64:	2300      	movs	r3, #0
 8009c66:	9300      	str	r3, [sp, #0]
 8009c68:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009c6c:	68f8      	ldr	r0, [r7, #12]
 8009c6e:	f000 fb5f 	bl	800a330 <I2C_TransferConfig>
 8009c72:	e00f      	b.n	8009c94 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c78:	b29a      	uxth	r2, r3
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c82:	b2da      	uxtb	r2, r3
 8009c84:	8979      	ldrh	r1, [r7, #10]
 8009c86:	2300      	movs	r3, #0
 8009c88:	9300      	str	r3, [sp, #0]
 8009c8a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009c8e:	68f8      	ldr	r0, [r7, #12]
 8009c90:	f000 fb4e 	bl	800a330 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c98:	b29b      	uxth	r3, r3
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d19a      	bne.n	8009bd4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009c9e:	697a      	ldr	r2, [r7, #20]
 8009ca0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009ca2:	68f8      	ldr	r0, [r7, #12]
 8009ca4:	f000 f994 	bl	8009fd0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009ca8:	4603      	mov	r3, r0
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d001      	beq.n	8009cb2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8009cae:	2301      	movs	r3, #1
 8009cb0:	e01a      	b.n	8009ce8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	2220      	movs	r2, #32
 8009cb8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	6859      	ldr	r1, [r3, #4]
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	681a      	ldr	r2, [r3, #0]
 8009cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8009cf4 <HAL_I2C_Mem_Read+0x230>)
 8009cc6:	400b      	ands	r3, r1
 8009cc8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	2220      	movs	r2, #32
 8009cce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	2200      	movs	r2, #0
 8009cde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009ce2:	2300      	movs	r3, #0
 8009ce4:	e000      	b.n	8009ce8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8009ce6:	2302      	movs	r3, #2
  }
}
 8009ce8:	4618      	mov	r0, r3
 8009cea:	3718      	adds	r7, #24
 8009cec:	46bd      	mov	sp, r7
 8009cee:	bd80      	pop	{r7, pc}
 8009cf0:	80002400 	.word	0x80002400
 8009cf4:	fe00e800 	.word	0xfe00e800

08009cf8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b086      	sub	sp, #24
 8009cfc:	af02      	add	r7, sp, #8
 8009cfe:	60f8      	str	r0, [r7, #12]
 8009d00:	4608      	mov	r0, r1
 8009d02:	4611      	mov	r1, r2
 8009d04:	461a      	mov	r2, r3
 8009d06:	4603      	mov	r3, r0
 8009d08:	817b      	strh	r3, [r7, #10]
 8009d0a:	460b      	mov	r3, r1
 8009d0c:	813b      	strh	r3, [r7, #8]
 8009d0e:	4613      	mov	r3, r2
 8009d10:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009d12:	88fb      	ldrh	r3, [r7, #6]
 8009d14:	b2da      	uxtb	r2, r3
 8009d16:	8979      	ldrh	r1, [r7, #10]
 8009d18:	4b20      	ldr	r3, [pc, #128]	@ (8009d9c <I2C_RequestMemoryWrite+0xa4>)
 8009d1a:	9300      	str	r3, [sp, #0]
 8009d1c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009d20:	68f8      	ldr	r0, [r7, #12]
 8009d22:	f000 fb05 	bl	800a330 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009d26:	69fa      	ldr	r2, [r7, #28]
 8009d28:	69b9      	ldr	r1, [r7, #24]
 8009d2a:	68f8      	ldr	r0, [r7, #12]
 8009d2c:	f000 f909 	bl	8009f42 <I2C_WaitOnTXISFlagUntilTimeout>
 8009d30:	4603      	mov	r3, r0
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d001      	beq.n	8009d3a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8009d36:	2301      	movs	r3, #1
 8009d38:	e02c      	b.n	8009d94 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009d3a:	88fb      	ldrh	r3, [r7, #6]
 8009d3c:	2b01      	cmp	r3, #1
 8009d3e:	d105      	bne.n	8009d4c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009d40:	893b      	ldrh	r3, [r7, #8]
 8009d42:	b2da      	uxtb	r2, r3
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	629a      	str	r2, [r3, #40]	@ 0x28
 8009d4a:	e015      	b.n	8009d78 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009d4c:	893b      	ldrh	r3, [r7, #8]
 8009d4e:	0a1b      	lsrs	r3, r3, #8
 8009d50:	b29b      	uxth	r3, r3
 8009d52:	b2da      	uxtb	r2, r3
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009d5a:	69fa      	ldr	r2, [r7, #28]
 8009d5c:	69b9      	ldr	r1, [r7, #24]
 8009d5e:	68f8      	ldr	r0, [r7, #12]
 8009d60:	f000 f8ef 	bl	8009f42 <I2C_WaitOnTXISFlagUntilTimeout>
 8009d64:	4603      	mov	r3, r0
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d001      	beq.n	8009d6e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8009d6a:	2301      	movs	r3, #1
 8009d6c:	e012      	b.n	8009d94 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009d6e:	893b      	ldrh	r3, [r7, #8]
 8009d70:	b2da      	uxtb	r2, r3
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8009d78:	69fb      	ldr	r3, [r7, #28]
 8009d7a:	9300      	str	r3, [sp, #0]
 8009d7c:	69bb      	ldr	r3, [r7, #24]
 8009d7e:	2200      	movs	r2, #0
 8009d80:	2180      	movs	r1, #128	@ 0x80
 8009d82:	68f8      	ldr	r0, [r7, #12]
 8009d84:	f000 f884 	bl	8009e90 <I2C_WaitOnFlagUntilTimeout>
 8009d88:	4603      	mov	r3, r0
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d001      	beq.n	8009d92 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8009d8e:	2301      	movs	r3, #1
 8009d90:	e000      	b.n	8009d94 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8009d92:	2300      	movs	r3, #0
}
 8009d94:	4618      	mov	r0, r3
 8009d96:	3710      	adds	r7, #16
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	bd80      	pop	{r7, pc}
 8009d9c:	80002000 	.word	0x80002000

08009da0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b086      	sub	sp, #24
 8009da4:	af02      	add	r7, sp, #8
 8009da6:	60f8      	str	r0, [r7, #12]
 8009da8:	4608      	mov	r0, r1
 8009daa:	4611      	mov	r1, r2
 8009dac:	461a      	mov	r2, r3
 8009dae:	4603      	mov	r3, r0
 8009db0:	817b      	strh	r3, [r7, #10]
 8009db2:	460b      	mov	r3, r1
 8009db4:	813b      	strh	r3, [r7, #8]
 8009db6:	4613      	mov	r3, r2
 8009db8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8009dba:	88fb      	ldrh	r3, [r7, #6]
 8009dbc:	b2da      	uxtb	r2, r3
 8009dbe:	8979      	ldrh	r1, [r7, #10]
 8009dc0:	4b20      	ldr	r3, [pc, #128]	@ (8009e44 <I2C_RequestMemoryRead+0xa4>)
 8009dc2:	9300      	str	r3, [sp, #0]
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	68f8      	ldr	r0, [r7, #12]
 8009dc8:	f000 fab2 	bl	800a330 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009dcc:	69fa      	ldr	r2, [r7, #28]
 8009dce:	69b9      	ldr	r1, [r7, #24]
 8009dd0:	68f8      	ldr	r0, [r7, #12]
 8009dd2:	f000 f8b6 	bl	8009f42 <I2C_WaitOnTXISFlagUntilTimeout>
 8009dd6:	4603      	mov	r3, r0
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d001      	beq.n	8009de0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8009ddc:	2301      	movs	r3, #1
 8009dde:	e02c      	b.n	8009e3a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009de0:	88fb      	ldrh	r3, [r7, #6]
 8009de2:	2b01      	cmp	r3, #1
 8009de4:	d105      	bne.n	8009df2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009de6:	893b      	ldrh	r3, [r7, #8]
 8009de8:	b2da      	uxtb	r2, r3
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	629a      	str	r2, [r3, #40]	@ 0x28
 8009df0:	e015      	b.n	8009e1e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009df2:	893b      	ldrh	r3, [r7, #8]
 8009df4:	0a1b      	lsrs	r3, r3, #8
 8009df6:	b29b      	uxth	r3, r3
 8009df8:	b2da      	uxtb	r2, r3
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009e00:	69fa      	ldr	r2, [r7, #28]
 8009e02:	69b9      	ldr	r1, [r7, #24]
 8009e04:	68f8      	ldr	r0, [r7, #12]
 8009e06:	f000 f89c 	bl	8009f42 <I2C_WaitOnTXISFlagUntilTimeout>
 8009e0a:	4603      	mov	r3, r0
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d001      	beq.n	8009e14 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8009e10:	2301      	movs	r3, #1
 8009e12:	e012      	b.n	8009e3a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009e14:	893b      	ldrh	r3, [r7, #8]
 8009e16:	b2da      	uxtb	r2, r3
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8009e1e:	69fb      	ldr	r3, [r7, #28]
 8009e20:	9300      	str	r3, [sp, #0]
 8009e22:	69bb      	ldr	r3, [r7, #24]
 8009e24:	2200      	movs	r2, #0
 8009e26:	2140      	movs	r1, #64	@ 0x40
 8009e28:	68f8      	ldr	r0, [r7, #12]
 8009e2a:	f000 f831 	bl	8009e90 <I2C_WaitOnFlagUntilTimeout>
 8009e2e:	4603      	mov	r3, r0
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d001      	beq.n	8009e38 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8009e34:	2301      	movs	r3, #1
 8009e36:	e000      	b.n	8009e3a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8009e38:	2300      	movs	r3, #0
}
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	3710      	adds	r7, #16
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	bd80      	pop	{r7, pc}
 8009e42:	bf00      	nop
 8009e44:	80002000 	.word	0x80002000

08009e48 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009e48:	b480      	push	{r7}
 8009e4a:	b083      	sub	sp, #12
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	699b      	ldr	r3, [r3, #24]
 8009e56:	f003 0302 	and.w	r3, r3, #2
 8009e5a:	2b02      	cmp	r3, #2
 8009e5c:	d103      	bne.n	8009e66 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	2200      	movs	r2, #0
 8009e64:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	699b      	ldr	r3, [r3, #24]
 8009e6c:	f003 0301 	and.w	r3, r3, #1
 8009e70:	2b01      	cmp	r3, #1
 8009e72:	d007      	beq.n	8009e84 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	699a      	ldr	r2, [r3, #24]
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	f042 0201 	orr.w	r2, r2, #1
 8009e82:	619a      	str	r2, [r3, #24]
  }
}
 8009e84:	bf00      	nop
 8009e86:	370c      	adds	r7, #12
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8e:	4770      	bx	lr

08009e90 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009e90:	b580      	push	{r7, lr}
 8009e92:	b084      	sub	sp, #16
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	60f8      	str	r0, [r7, #12]
 8009e98:	60b9      	str	r1, [r7, #8]
 8009e9a:	603b      	str	r3, [r7, #0]
 8009e9c:	4613      	mov	r3, r2
 8009e9e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009ea0:	e03b      	b.n	8009f1a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009ea2:	69ba      	ldr	r2, [r7, #24]
 8009ea4:	6839      	ldr	r1, [r7, #0]
 8009ea6:	68f8      	ldr	r0, [r7, #12]
 8009ea8:	f000 f962 	bl	800a170 <I2C_IsErrorOccurred>
 8009eac:	4603      	mov	r3, r0
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d001      	beq.n	8009eb6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8009eb2:	2301      	movs	r3, #1
 8009eb4:	e041      	b.n	8009f3a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009eb6:	683b      	ldr	r3, [r7, #0]
 8009eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ebc:	d02d      	beq.n	8009f1a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009ebe:	f7fe fa3d 	bl	800833c <HAL_GetTick>
 8009ec2:	4602      	mov	r2, r0
 8009ec4:	69bb      	ldr	r3, [r7, #24]
 8009ec6:	1ad3      	subs	r3, r2, r3
 8009ec8:	683a      	ldr	r2, [r7, #0]
 8009eca:	429a      	cmp	r2, r3
 8009ecc:	d302      	bcc.n	8009ed4 <I2C_WaitOnFlagUntilTimeout+0x44>
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d122      	bne.n	8009f1a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	699a      	ldr	r2, [r3, #24]
 8009eda:	68bb      	ldr	r3, [r7, #8]
 8009edc:	4013      	ands	r3, r2
 8009ede:	68ba      	ldr	r2, [r7, #8]
 8009ee0:	429a      	cmp	r2, r3
 8009ee2:	bf0c      	ite	eq
 8009ee4:	2301      	moveq	r3, #1
 8009ee6:	2300      	movne	r3, #0
 8009ee8:	b2db      	uxtb	r3, r3
 8009eea:	461a      	mov	r2, r3
 8009eec:	79fb      	ldrb	r3, [r7, #7]
 8009eee:	429a      	cmp	r2, r3
 8009ef0:	d113      	bne.n	8009f1a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ef6:	f043 0220 	orr.w	r2, r3, #32
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	2220      	movs	r2, #32
 8009f02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	2200      	movs	r2, #0
 8009f0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	2200      	movs	r2, #0
 8009f12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8009f16:	2301      	movs	r3, #1
 8009f18:	e00f      	b.n	8009f3a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	699a      	ldr	r2, [r3, #24]
 8009f20:	68bb      	ldr	r3, [r7, #8]
 8009f22:	4013      	ands	r3, r2
 8009f24:	68ba      	ldr	r2, [r7, #8]
 8009f26:	429a      	cmp	r2, r3
 8009f28:	bf0c      	ite	eq
 8009f2a:	2301      	moveq	r3, #1
 8009f2c:	2300      	movne	r3, #0
 8009f2e:	b2db      	uxtb	r3, r3
 8009f30:	461a      	mov	r2, r3
 8009f32:	79fb      	ldrb	r3, [r7, #7]
 8009f34:	429a      	cmp	r2, r3
 8009f36:	d0b4      	beq.n	8009ea2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009f38:	2300      	movs	r3, #0
}
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	3710      	adds	r7, #16
 8009f3e:	46bd      	mov	sp, r7
 8009f40:	bd80      	pop	{r7, pc}

08009f42 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009f42:	b580      	push	{r7, lr}
 8009f44:	b084      	sub	sp, #16
 8009f46:	af00      	add	r7, sp, #0
 8009f48:	60f8      	str	r0, [r7, #12]
 8009f4a:	60b9      	str	r1, [r7, #8]
 8009f4c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009f4e:	e033      	b.n	8009fb8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009f50:	687a      	ldr	r2, [r7, #4]
 8009f52:	68b9      	ldr	r1, [r7, #8]
 8009f54:	68f8      	ldr	r0, [r7, #12]
 8009f56:	f000 f90b 	bl	800a170 <I2C_IsErrorOccurred>
 8009f5a:	4603      	mov	r3, r0
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d001      	beq.n	8009f64 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009f60:	2301      	movs	r3, #1
 8009f62:	e031      	b.n	8009fc8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f6a:	d025      	beq.n	8009fb8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f6c:	f7fe f9e6 	bl	800833c <HAL_GetTick>
 8009f70:	4602      	mov	r2, r0
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	1ad3      	subs	r3, r2, r3
 8009f76:	68ba      	ldr	r2, [r7, #8]
 8009f78:	429a      	cmp	r2, r3
 8009f7a:	d302      	bcc.n	8009f82 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009f7c:	68bb      	ldr	r3, [r7, #8]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d11a      	bne.n	8009fb8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	699b      	ldr	r3, [r3, #24]
 8009f88:	f003 0302 	and.w	r3, r3, #2
 8009f8c:	2b02      	cmp	r3, #2
 8009f8e:	d013      	beq.n	8009fb8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f94:	f043 0220 	orr.w	r2, r3, #32
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	2220      	movs	r2, #32
 8009fa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	2200      	movs	r2, #0
 8009fa8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	2200      	movs	r2, #0
 8009fb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009fb4:	2301      	movs	r3, #1
 8009fb6:	e007      	b.n	8009fc8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	699b      	ldr	r3, [r3, #24]
 8009fbe:	f003 0302 	and.w	r3, r3, #2
 8009fc2:	2b02      	cmp	r3, #2
 8009fc4:	d1c4      	bne.n	8009f50 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009fc6:	2300      	movs	r3, #0
}
 8009fc8:	4618      	mov	r0, r3
 8009fca:	3710      	adds	r7, #16
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	bd80      	pop	{r7, pc}

08009fd0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009fd0:	b580      	push	{r7, lr}
 8009fd2:	b084      	sub	sp, #16
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	60f8      	str	r0, [r7, #12]
 8009fd8:	60b9      	str	r1, [r7, #8]
 8009fda:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009fdc:	e02f      	b.n	800a03e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009fde:	687a      	ldr	r2, [r7, #4]
 8009fe0:	68b9      	ldr	r1, [r7, #8]
 8009fe2:	68f8      	ldr	r0, [r7, #12]
 8009fe4:	f000 f8c4 	bl	800a170 <I2C_IsErrorOccurred>
 8009fe8:	4603      	mov	r3, r0
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d001      	beq.n	8009ff2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009fee:	2301      	movs	r3, #1
 8009ff0:	e02d      	b.n	800a04e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009ff2:	f7fe f9a3 	bl	800833c <HAL_GetTick>
 8009ff6:	4602      	mov	r2, r0
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	1ad3      	subs	r3, r2, r3
 8009ffc:	68ba      	ldr	r2, [r7, #8]
 8009ffe:	429a      	cmp	r2, r3
 800a000:	d302      	bcc.n	800a008 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800a002:	68bb      	ldr	r3, [r7, #8]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d11a      	bne.n	800a03e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	699b      	ldr	r3, [r3, #24]
 800a00e:	f003 0320 	and.w	r3, r3, #32
 800a012:	2b20      	cmp	r3, #32
 800a014:	d013      	beq.n	800a03e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a01a:	f043 0220 	orr.w	r2, r3, #32
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	2220      	movs	r2, #32
 800a026:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	2200      	movs	r2, #0
 800a02e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	2200      	movs	r2, #0
 800a036:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800a03a:	2301      	movs	r3, #1
 800a03c:	e007      	b.n	800a04e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	699b      	ldr	r3, [r3, #24]
 800a044:	f003 0320 	and.w	r3, r3, #32
 800a048:	2b20      	cmp	r3, #32
 800a04a:	d1c8      	bne.n	8009fde <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a04c:	2300      	movs	r3, #0
}
 800a04e:	4618      	mov	r0, r3
 800a050:	3710      	adds	r7, #16
 800a052:	46bd      	mov	sp, r7
 800a054:	bd80      	pop	{r7, pc}
	...

0800a058 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a058:	b580      	push	{r7, lr}
 800a05a:	b086      	sub	sp, #24
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	60f8      	str	r0, [r7, #12]
 800a060:	60b9      	str	r1, [r7, #8]
 800a062:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a064:	2300      	movs	r3, #0
 800a066:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800a068:	e071      	b.n	800a14e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a06a:	687a      	ldr	r2, [r7, #4]
 800a06c:	68b9      	ldr	r1, [r7, #8]
 800a06e:	68f8      	ldr	r0, [r7, #12]
 800a070:	f000 f87e 	bl	800a170 <I2C_IsErrorOccurred>
 800a074:	4603      	mov	r3, r0
 800a076:	2b00      	cmp	r3, #0
 800a078:	d001      	beq.n	800a07e <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800a07a:	2301      	movs	r3, #1
 800a07c:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	699b      	ldr	r3, [r3, #24]
 800a084:	f003 0320 	and.w	r3, r3, #32
 800a088:	2b20      	cmp	r3, #32
 800a08a:	d13b      	bne.n	800a104 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800a08c:	7dfb      	ldrb	r3, [r7, #23]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d138      	bne.n	800a104 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	699b      	ldr	r3, [r3, #24]
 800a098:	f003 0304 	and.w	r3, r3, #4
 800a09c:	2b04      	cmp	r3, #4
 800a09e:	d105      	bne.n	800a0ac <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d001      	beq.n	800a0ac <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	699b      	ldr	r3, [r3, #24]
 800a0b2:	f003 0310 	and.w	r3, r3, #16
 800a0b6:	2b10      	cmp	r3, #16
 800a0b8:	d121      	bne.n	800a0fe <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	2210      	movs	r2, #16
 800a0c0:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	2204      	movs	r2, #4
 800a0c6:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	2220      	movs	r2, #32
 800a0ce:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	6859      	ldr	r1, [r3, #4]
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	681a      	ldr	r2, [r3, #0]
 800a0da:	4b24      	ldr	r3, [pc, #144]	@ (800a16c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800a0dc:	400b      	ands	r3, r1
 800a0de:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	2220      	movs	r2, #32
 800a0e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800a0f8:	2301      	movs	r3, #1
 800a0fa:	75fb      	strb	r3, [r7, #23]
 800a0fc:	e002      	b.n	800a104 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	2200      	movs	r2, #0
 800a102:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800a104:	f7fe f91a 	bl	800833c <HAL_GetTick>
 800a108:	4602      	mov	r2, r0
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	1ad3      	subs	r3, r2, r3
 800a10e:	68ba      	ldr	r2, [r7, #8]
 800a110:	429a      	cmp	r2, r3
 800a112:	d302      	bcc.n	800a11a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800a114:	68bb      	ldr	r3, [r7, #8]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d119      	bne.n	800a14e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800a11a:	7dfb      	ldrb	r3, [r7, #23]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d116      	bne.n	800a14e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	699b      	ldr	r3, [r3, #24]
 800a126:	f003 0304 	and.w	r3, r3, #4
 800a12a:	2b04      	cmp	r3, #4
 800a12c:	d00f      	beq.n	800a14e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a132:	f043 0220 	orr.w	r2, r3, #32
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	2220      	movs	r2, #32
 800a13e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	2200      	movs	r2, #0
 800a146:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800a14a:	2301      	movs	r3, #1
 800a14c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	699b      	ldr	r3, [r3, #24]
 800a154:	f003 0304 	and.w	r3, r3, #4
 800a158:	2b04      	cmp	r3, #4
 800a15a:	d002      	beq.n	800a162 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800a15c:	7dfb      	ldrb	r3, [r7, #23]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d083      	beq.n	800a06a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800a162:	7dfb      	ldrb	r3, [r7, #23]
}
 800a164:	4618      	mov	r0, r3
 800a166:	3718      	adds	r7, #24
 800a168:	46bd      	mov	sp, r7
 800a16a:	bd80      	pop	{r7, pc}
 800a16c:	fe00e800 	.word	0xfe00e800

0800a170 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a170:	b580      	push	{r7, lr}
 800a172:	b08a      	sub	sp, #40	@ 0x28
 800a174:	af00      	add	r7, sp, #0
 800a176:	60f8      	str	r0, [r7, #12]
 800a178:	60b9      	str	r1, [r7, #8]
 800a17a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a17c:	2300      	movs	r3, #0
 800a17e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	699b      	ldr	r3, [r3, #24]
 800a188:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800a18a:	2300      	movs	r3, #0
 800a18c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800a192:	69bb      	ldr	r3, [r7, #24]
 800a194:	f003 0310 	and.w	r3, r3, #16
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d068      	beq.n	800a26e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	2210      	movs	r2, #16
 800a1a2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a1a4:	e049      	b.n	800a23a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a1a6:	68bb      	ldr	r3, [r7, #8]
 800a1a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1ac:	d045      	beq.n	800a23a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a1ae:	f7fe f8c5 	bl	800833c <HAL_GetTick>
 800a1b2:	4602      	mov	r2, r0
 800a1b4:	69fb      	ldr	r3, [r7, #28]
 800a1b6:	1ad3      	subs	r3, r2, r3
 800a1b8:	68ba      	ldr	r2, [r7, #8]
 800a1ba:	429a      	cmp	r2, r3
 800a1bc:	d302      	bcc.n	800a1c4 <I2C_IsErrorOccurred+0x54>
 800a1be:	68bb      	ldr	r3, [r7, #8]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d13a      	bne.n	800a23a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	685b      	ldr	r3, [r3, #4]
 800a1ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a1ce:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a1d6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	699b      	ldr	r3, [r3, #24]
 800a1de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a1e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a1e6:	d121      	bne.n	800a22c <I2C_IsErrorOccurred+0xbc>
 800a1e8:	697b      	ldr	r3, [r7, #20]
 800a1ea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a1ee:	d01d      	beq.n	800a22c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800a1f0:	7cfb      	ldrb	r3, [r7, #19]
 800a1f2:	2b20      	cmp	r3, #32
 800a1f4:	d01a      	beq.n	800a22c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	685a      	ldr	r2, [r3, #4]
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a204:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800a206:	f7fe f899 	bl	800833c <HAL_GetTick>
 800a20a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a20c:	e00e      	b.n	800a22c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800a20e:	f7fe f895 	bl	800833c <HAL_GetTick>
 800a212:	4602      	mov	r2, r0
 800a214:	69fb      	ldr	r3, [r7, #28]
 800a216:	1ad3      	subs	r3, r2, r3
 800a218:	2b19      	cmp	r3, #25
 800a21a:	d907      	bls.n	800a22c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800a21c:	6a3b      	ldr	r3, [r7, #32]
 800a21e:	f043 0320 	orr.w	r3, r3, #32
 800a222:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800a224:	2301      	movs	r3, #1
 800a226:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800a22a:	e006      	b.n	800a23a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	699b      	ldr	r3, [r3, #24]
 800a232:	f003 0320 	and.w	r3, r3, #32
 800a236:	2b20      	cmp	r3, #32
 800a238:	d1e9      	bne.n	800a20e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	699b      	ldr	r3, [r3, #24]
 800a240:	f003 0320 	and.w	r3, r3, #32
 800a244:	2b20      	cmp	r3, #32
 800a246:	d003      	beq.n	800a250 <I2C_IsErrorOccurred+0xe0>
 800a248:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d0aa      	beq.n	800a1a6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800a250:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a254:	2b00      	cmp	r3, #0
 800a256:	d103      	bne.n	800a260 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	2220      	movs	r2, #32
 800a25e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800a260:	6a3b      	ldr	r3, [r7, #32]
 800a262:	f043 0304 	orr.w	r3, r3, #4
 800a266:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800a268:	2301      	movs	r3, #1
 800a26a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	699b      	ldr	r3, [r3, #24]
 800a274:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800a276:	69bb      	ldr	r3, [r7, #24]
 800a278:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d00b      	beq.n	800a298 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800a280:	6a3b      	ldr	r3, [r7, #32]
 800a282:	f043 0301 	orr.w	r3, r3, #1
 800a286:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a290:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a292:	2301      	movs	r3, #1
 800a294:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800a298:	69bb      	ldr	r3, [r7, #24]
 800a29a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d00b      	beq.n	800a2ba <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800a2a2:	6a3b      	ldr	r3, [r7, #32]
 800a2a4:	f043 0308 	orr.w	r3, r3, #8
 800a2a8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a2b2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a2b4:	2301      	movs	r3, #1
 800a2b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800a2ba:	69bb      	ldr	r3, [r7, #24]
 800a2bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d00b      	beq.n	800a2dc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800a2c4:	6a3b      	ldr	r3, [r7, #32]
 800a2c6:	f043 0302 	orr.w	r3, r3, #2
 800a2ca:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a2d4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a2d6:	2301      	movs	r3, #1
 800a2d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800a2dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d01c      	beq.n	800a31e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a2e4:	68f8      	ldr	r0, [r7, #12]
 800a2e6:	f7ff fdaf 	bl	8009e48 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	6859      	ldr	r1, [r3, #4]
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	681a      	ldr	r2, [r3, #0]
 800a2f4:	4b0d      	ldr	r3, [pc, #52]	@ (800a32c <I2C_IsErrorOccurred+0x1bc>)
 800a2f6:	400b      	ands	r3, r1
 800a2f8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a2fe:	6a3b      	ldr	r3, [r7, #32]
 800a300:	431a      	orrs	r2, r3
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	2220      	movs	r2, #32
 800a30a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	2200      	movs	r2, #0
 800a312:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	2200      	movs	r2, #0
 800a31a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800a31e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a322:	4618      	mov	r0, r3
 800a324:	3728      	adds	r7, #40	@ 0x28
 800a326:	46bd      	mov	sp, r7
 800a328:	bd80      	pop	{r7, pc}
 800a32a:	bf00      	nop
 800a32c:	fe00e800 	.word	0xfe00e800

0800a330 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a330:	b480      	push	{r7}
 800a332:	b087      	sub	sp, #28
 800a334:	af00      	add	r7, sp, #0
 800a336:	60f8      	str	r0, [r7, #12]
 800a338:	607b      	str	r3, [r7, #4]
 800a33a:	460b      	mov	r3, r1
 800a33c:	817b      	strh	r3, [r7, #10]
 800a33e:	4613      	mov	r3, r2
 800a340:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a342:	897b      	ldrh	r3, [r7, #10]
 800a344:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a348:	7a7b      	ldrb	r3, [r7, #9]
 800a34a:	041b      	lsls	r3, r3, #16
 800a34c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a350:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a356:	6a3b      	ldr	r3, [r7, #32]
 800a358:	4313      	orrs	r3, r2
 800a35a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a35e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	685a      	ldr	r2, [r3, #4]
 800a366:	6a3b      	ldr	r3, [r7, #32]
 800a368:	0d5b      	lsrs	r3, r3, #21
 800a36a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800a36e:	4b08      	ldr	r3, [pc, #32]	@ (800a390 <I2C_TransferConfig+0x60>)
 800a370:	430b      	orrs	r3, r1
 800a372:	43db      	mvns	r3, r3
 800a374:	ea02 0103 	and.w	r1, r2, r3
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	697a      	ldr	r2, [r7, #20]
 800a37e:	430a      	orrs	r2, r1
 800a380:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800a382:	bf00      	nop
 800a384:	371c      	adds	r7, #28
 800a386:	46bd      	mov	sp, r7
 800a388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38c:	4770      	bx	lr
 800a38e:	bf00      	nop
 800a390:	03ff63ff 	.word	0x03ff63ff

0800a394 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a394:	b480      	push	{r7}
 800a396:	b083      	sub	sp, #12
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
 800a39c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a3a4:	b2db      	uxtb	r3, r3
 800a3a6:	2b20      	cmp	r3, #32
 800a3a8:	d138      	bne.n	800a41c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a3b0:	2b01      	cmp	r3, #1
 800a3b2:	d101      	bne.n	800a3b8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a3b4:	2302      	movs	r3, #2
 800a3b6:	e032      	b.n	800a41e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	2201      	movs	r2, #1
 800a3bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	2224      	movs	r2, #36	@ 0x24
 800a3c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	681a      	ldr	r2, [r3, #0]
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	f022 0201 	bic.w	r2, r2, #1
 800a3d6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	681a      	ldr	r2, [r3, #0]
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a3e6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	6819      	ldr	r1, [r3, #0]
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	683a      	ldr	r2, [r7, #0]
 800a3f4:	430a      	orrs	r2, r1
 800a3f6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	681a      	ldr	r2, [r3, #0]
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	f042 0201 	orr.w	r2, r2, #1
 800a406:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	2220      	movs	r2, #32
 800a40c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	2200      	movs	r2, #0
 800a414:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a418:	2300      	movs	r3, #0
 800a41a:	e000      	b.n	800a41e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a41c:	2302      	movs	r3, #2
  }
}
 800a41e:	4618      	mov	r0, r3
 800a420:	370c      	adds	r7, #12
 800a422:	46bd      	mov	sp, r7
 800a424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a428:	4770      	bx	lr

0800a42a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a42a:	b480      	push	{r7}
 800a42c:	b085      	sub	sp, #20
 800a42e:	af00      	add	r7, sp, #0
 800a430:	6078      	str	r0, [r7, #4]
 800a432:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a43a:	b2db      	uxtb	r3, r3
 800a43c:	2b20      	cmp	r3, #32
 800a43e:	d139      	bne.n	800a4b4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a446:	2b01      	cmp	r3, #1
 800a448:	d101      	bne.n	800a44e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a44a:	2302      	movs	r3, #2
 800a44c:	e033      	b.n	800a4b6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	2201      	movs	r2, #1
 800a452:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	2224      	movs	r2, #36	@ 0x24
 800a45a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	681a      	ldr	r2, [r3, #0]
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	f022 0201 	bic.w	r2, r2, #1
 800a46c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a47c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a47e:	683b      	ldr	r3, [r7, #0]
 800a480:	021b      	lsls	r3, r3, #8
 800a482:	68fa      	ldr	r2, [r7, #12]
 800a484:	4313      	orrs	r3, r2
 800a486:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	68fa      	ldr	r2, [r7, #12]
 800a48e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	681a      	ldr	r2, [r3, #0]
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	f042 0201 	orr.w	r2, r2, #1
 800a49e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	2220      	movs	r2, #32
 800a4a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a4b0:	2300      	movs	r3, #0
 800a4b2:	e000      	b.n	800a4b6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a4b4:	2302      	movs	r3, #2
  }
}
 800a4b6:	4618      	mov	r0, r3
 800a4b8:	3714      	adds	r7, #20
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c0:	4770      	bx	lr
	...

0800a4c4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a4c4:	b480      	push	{r7}
 800a4c6:	b085      	sub	sp, #20
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d141      	bne.n	800a556 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a4d2:	4b4b      	ldr	r3, [pc, #300]	@ (800a600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a4da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a4de:	d131      	bne.n	800a544 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a4e0:	4b47      	ldr	r3, [pc, #284]	@ (800a600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a4e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a4e6:	4a46      	ldr	r2, [pc, #280]	@ (800a600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a4e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a4ec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a4f0:	4b43      	ldr	r3, [pc, #268]	@ (800a600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a4f8:	4a41      	ldr	r2, [pc, #260]	@ (800a600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a4fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a4fe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a500:	4b40      	ldr	r3, [pc, #256]	@ (800a604 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	2232      	movs	r2, #50	@ 0x32
 800a506:	fb02 f303 	mul.w	r3, r2, r3
 800a50a:	4a3f      	ldr	r2, [pc, #252]	@ (800a608 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a50c:	fba2 2303 	umull	r2, r3, r2, r3
 800a510:	0c9b      	lsrs	r3, r3, #18
 800a512:	3301      	adds	r3, #1
 800a514:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a516:	e002      	b.n	800a51e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	3b01      	subs	r3, #1
 800a51c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a51e:	4b38      	ldr	r3, [pc, #224]	@ (800a600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a520:	695b      	ldr	r3, [r3, #20]
 800a522:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a526:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a52a:	d102      	bne.n	800a532 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d1f2      	bne.n	800a518 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a532:	4b33      	ldr	r3, [pc, #204]	@ (800a600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a534:	695b      	ldr	r3, [r3, #20]
 800a536:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a53a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a53e:	d158      	bne.n	800a5f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a540:	2303      	movs	r3, #3
 800a542:	e057      	b.n	800a5f4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a544:	4b2e      	ldr	r3, [pc, #184]	@ (800a600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a546:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a54a:	4a2d      	ldr	r2, [pc, #180]	@ (800a600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a54c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a550:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800a554:	e04d      	b.n	800a5f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a55c:	d141      	bne.n	800a5e2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a55e:	4b28      	ldr	r3, [pc, #160]	@ (800a600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a566:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a56a:	d131      	bne.n	800a5d0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a56c:	4b24      	ldr	r3, [pc, #144]	@ (800a600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a56e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a572:	4a23      	ldr	r2, [pc, #140]	@ (800a600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a574:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a578:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a57c:	4b20      	ldr	r3, [pc, #128]	@ (800a600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a584:	4a1e      	ldr	r2, [pc, #120]	@ (800a600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a586:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a58a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a58c:	4b1d      	ldr	r3, [pc, #116]	@ (800a604 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	2232      	movs	r2, #50	@ 0x32
 800a592:	fb02 f303 	mul.w	r3, r2, r3
 800a596:	4a1c      	ldr	r2, [pc, #112]	@ (800a608 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a598:	fba2 2303 	umull	r2, r3, r2, r3
 800a59c:	0c9b      	lsrs	r3, r3, #18
 800a59e:	3301      	adds	r3, #1
 800a5a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a5a2:	e002      	b.n	800a5aa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	3b01      	subs	r3, #1
 800a5a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a5aa:	4b15      	ldr	r3, [pc, #84]	@ (800a600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a5ac:	695b      	ldr	r3, [r3, #20]
 800a5ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a5b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a5b6:	d102      	bne.n	800a5be <HAL_PWREx_ControlVoltageScaling+0xfa>
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d1f2      	bne.n	800a5a4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a5be:	4b10      	ldr	r3, [pc, #64]	@ (800a600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a5c0:	695b      	ldr	r3, [r3, #20]
 800a5c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a5c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a5ca:	d112      	bne.n	800a5f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a5cc:	2303      	movs	r3, #3
 800a5ce:	e011      	b.n	800a5f4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a5d0:	4b0b      	ldr	r3, [pc, #44]	@ (800a600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a5d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a5d6:	4a0a      	ldr	r2, [pc, #40]	@ (800a600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a5d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a5dc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800a5e0:	e007      	b.n	800a5f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800a5e2:	4b07      	ldr	r3, [pc, #28]	@ (800a600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a5ea:	4a05      	ldr	r2, [pc, #20]	@ (800a600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a5ec:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a5f0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800a5f2:	2300      	movs	r3, #0
}
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	3714      	adds	r7, #20
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fe:	4770      	bx	lr
 800a600:	40007000 	.word	0x40007000
 800a604:	20000004 	.word	0x20000004
 800a608:	431bde83 	.word	0x431bde83

0800a60c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800a60c:	b480      	push	{r7}
 800a60e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800a610:	4b05      	ldr	r3, [pc, #20]	@ (800a628 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800a612:	689b      	ldr	r3, [r3, #8]
 800a614:	4a04      	ldr	r2, [pc, #16]	@ (800a628 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800a616:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a61a:	6093      	str	r3, [r2, #8]
}
 800a61c:	bf00      	nop
 800a61e:	46bd      	mov	sp, r7
 800a620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a624:	4770      	bx	lr
 800a626:	bf00      	nop
 800a628:	40007000 	.word	0x40007000

0800a62c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a62c:	b580      	push	{r7, lr}
 800a62e:	b088      	sub	sp, #32
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	2b00      	cmp	r3, #0
 800a638:	d101      	bne.n	800a63e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a63a:	2301      	movs	r3, #1
 800a63c:	e2fe      	b.n	800ac3c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	f003 0301 	and.w	r3, r3, #1
 800a646:	2b00      	cmp	r3, #0
 800a648:	d075      	beq.n	800a736 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a64a:	4b97      	ldr	r3, [pc, #604]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a64c:	689b      	ldr	r3, [r3, #8]
 800a64e:	f003 030c 	and.w	r3, r3, #12
 800a652:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a654:	4b94      	ldr	r3, [pc, #592]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a656:	68db      	ldr	r3, [r3, #12]
 800a658:	f003 0303 	and.w	r3, r3, #3
 800a65c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800a65e:	69bb      	ldr	r3, [r7, #24]
 800a660:	2b0c      	cmp	r3, #12
 800a662:	d102      	bne.n	800a66a <HAL_RCC_OscConfig+0x3e>
 800a664:	697b      	ldr	r3, [r7, #20]
 800a666:	2b03      	cmp	r3, #3
 800a668:	d002      	beq.n	800a670 <HAL_RCC_OscConfig+0x44>
 800a66a:	69bb      	ldr	r3, [r7, #24]
 800a66c:	2b08      	cmp	r3, #8
 800a66e:	d10b      	bne.n	800a688 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a670:	4b8d      	ldr	r3, [pc, #564]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d05b      	beq.n	800a734 <HAL_RCC_OscConfig+0x108>
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	685b      	ldr	r3, [r3, #4]
 800a680:	2b00      	cmp	r3, #0
 800a682:	d157      	bne.n	800a734 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a684:	2301      	movs	r3, #1
 800a686:	e2d9      	b.n	800ac3c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	685b      	ldr	r3, [r3, #4]
 800a68c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a690:	d106      	bne.n	800a6a0 <HAL_RCC_OscConfig+0x74>
 800a692:	4b85      	ldr	r3, [pc, #532]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	4a84      	ldr	r2, [pc, #528]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a698:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a69c:	6013      	str	r3, [r2, #0]
 800a69e:	e01d      	b.n	800a6dc <HAL_RCC_OscConfig+0xb0>
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	685b      	ldr	r3, [r3, #4]
 800a6a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a6a8:	d10c      	bne.n	800a6c4 <HAL_RCC_OscConfig+0x98>
 800a6aa:	4b7f      	ldr	r3, [pc, #508]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	4a7e      	ldr	r2, [pc, #504]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a6b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a6b4:	6013      	str	r3, [r2, #0]
 800a6b6:	4b7c      	ldr	r3, [pc, #496]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	4a7b      	ldr	r2, [pc, #492]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a6bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a6c0:	6013      	str	r3, [r2, #0]
 800a6c2:	e00b      	b.n	800a6dc <HAL_RCC_OscConfig+0xb0>
 800a6c4:	4b78      	ldr	r3, [pc, #480]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	4a77      	ldr	r2, [pc, #476]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a6ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a6ce:	6013      	str	r3, [r2, #0]
 800a6d0:	4b75      	ldr	r3, [pc, #468]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	4a74      	ldr	r2, [pc, #464]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a6d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a6da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	685b      	ldr	r3, [r3, #4]
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d013      	beq.n	800a70c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a6e4:	f7fd fe2a 	bl	800833c <HAL_GetTick>
 800a6e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a6ea:	e008      	b.n	800a6fe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a6ec:	f7fd fe26 	bl	800833c <HAL_GetTick>
 800a6f0:	4602      	mov	r2, r0
 800a6f2:	693b      	ldr	r3, [r7, #16]
 800a6f4:	1ad3      	subs	r3, r2, r3
 800a6f6:	2b64      	cmp	r3, #100	@ 0x64
 800a6f8:	d901      	bls.n	800a6fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a6fa:	2303      	movs	r3, #3
 800a6fc:	e29e      	b.n	800ac3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a6fe:	4b6a      	ldr	r3, [pc, #424]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a706:	2b00      	cmp	r3, #0
 800a708:	d0f0      	beq.n	800a6ec <HAL_RCC_OscConfig+0xc0>
 800a70a:	e014      	b.n	800a736 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a70c:	f7fd fe16 	bl	800833c <HAL_GetTick>
 800a710:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a712:	e008      	b.n	800a726 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a714:	f7fd fe12 	bl	800833c <HAL_GetTick>
 800a718:	4602      	mov	r2, r0
 800a71a:	693b      	ldr	r3, [r7, #16]
 800a71c:	1ad3      	subs	r3, r2, r3
 800a71e:	2b64      	cmp	r3, #100	@ 0x64
 800a720:	d901      	bls.n	800a726 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a722:	2303      	movs	r3, #3
 800a724:	e28a      	b.n	800ac3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a726:	4b60      	ldr	r3, [pc, #384]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d1f0      	bne.n	800a714 <HAL_RCC_OscConfig+0xe8>
 800a732:	e000      	b.n	800a736 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a734:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	f003 0302 	and.w	r3, r3, #2
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d075      	beq.n	800a82e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a742:	4b59      	ldr	r3, [pc, #356]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a744:	689b      	ldr	r3, [r3, #8]
 800a746:	f003 030c 	and.w	r3, r3, #12
 800a74a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a74c:	4b56      	ldr	r3, [pc, #344]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a74e:	68db      	ldr	r3, [r3, #12]
 800a750:	f003 0303 	and.w	r3, r3, #3
 800a754:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800a756:	69bb      	ldr	r3, [r7, #24]
 800a758:	2b0c      	cmp	r3, #12
 800a75a:	d102      	bne.n	800a762 <HAL_RCC_OscConfig+0x136>
 800a75c:	697b      	ldr	r3, [r7, #20]
 800a75e:	2b02      	cmp	r3, #2
 800a760:	d002      	beq.n	800a768 <HAL_RCC_OscConfig+0x13c>
 800a762:	69bb      	ldr	r3, [r7, #24]
 800a764:	2b04      	cmp	r3, #4
 800a766:	d11f      	bne.n	800a7a8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a768:	4b4f      	ldr	r3, [pc, #316]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a770:	2b00      	cmp	r3, #0
 800a772:	d005      	beq.n	800a780 <HAL_RCC_OscConfig+0x154>
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	68db      	ldr	r3, [r3, #12]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d101      	bne.n	800a780 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800a77c:	2301      	movs	r3, #1
 800a77e:	e25d      	b.n	800ac3c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a780:	4b49      	ldr	r3, [pc, #292]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a782:	685b      	ldr	r3, [r3, #4]
 800a784:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	691b      	ldr	r3, [r3, #16]
 800a78c:	061b      	lsls	r3, r3, #24
 800a78e:	4946      	ldr	r1, [pc, #280]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a790:	4313      	orrs	r3, r2
 800a792:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800a794:	4b45      	ldr	r3, [pc, #276]	@ (800a8ac <HAL_RCC_OscConfig+0x280>)
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	4618      	mov	r0, r3
 800a79a:	f7fc ffbd 	bl	8007718 <HAL_InitTick>
 800a79e:	4603      	mov	r3, r0
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d043      	beq.n	800a82c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800a7a4:	2301      	movs	r3, #1
 800a7a6:	e249      	b.n	800ac3c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	68db      	ldr	r3, [r3, #12]
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d023      	beq.n	800a7f8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a7b0:	4b3d      	ldr	r3, [pc, #244]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	4a3c      	ldr	r2, [pc, #240]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a7b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a7ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a7bc:	f7fd fdbe 	bl	800833c <HAL_GetTick>
 800a7c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a7c2:	e008      	b.n	800a7d6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a7c4:	f7fd fdba 	bl	800833c <HAL_GetTick>
 800a7c8:	4602      	mov	r2, r0
 800a7ca:	693b      	ldr	r3, [r7, #16]
 800a7cc:	1ad3      	subs	r3, r2, r3
 800a7ce:	2b02      	cmp	r3, #2
 800a7d0:	d901      	bls.n	800a7d6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800a7d2:	2303      	movs	r3, #3
 800a7d4:	e232      	b.n	800ac3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a7d6:	4b34      	ldr	r3, [pc, #208]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d0f0      	beq.n	800a7c4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a7e2:	4b31      	ldr	r3, [pc, #196]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a7e4:	685b      	ldr	r3, [r3, #4]
 800a7e6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	691b      	ldr	r3, [r3, #16]
 800a7ee:	061b      	lsls	r3, r3, #24
 800a7f0:	492d      	ldr	r1, [pc, #180]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a7f2:	4313      	orrs	r3, r2
 800a7f4:	604b      	str	r3, [r1, #4]
 800a7f6:	e01a      	b.n	800a82e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a7f8:	4b2b      	ldr	r3, [pc, #172]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	4a2a      	ldr	r2, [pc, #168]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a7fe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a802:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a804:	f7fd fd9a 	bl	800833c <HAL_GetTick>
 800a808:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a80a:	e008      	b.n	800a81e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a80c:	f7fd fd96 	bl	800833c <HAL_GetTick>
 800a810:	4602      	mov	r2, r0
 800a812:	693b      	ldr	r3, [r7, #16]
 800a814:	1ad3      	subs	r3, r2, r3
 800a816:	2b02      	cmp	r3, #2
 800a818:	d901      	bls.n	800a81e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800a81a:	2303      	movs	r3, #3
 800a81c:	e20e      	b.n	800ac3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a81e:	4b22      	ldr	r3, [pc, #136]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a826:	2b00      	cmp	r3, #0
 800a828:	d1f0      	bne.n	800a80c <HAL_RCC_OscConfig+0x1e0>
 800a82a:	e000      	b.n	800a82e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a82c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	f003 0308 	and.w	r3, r3, #8
 800a836:	2b00      	cmp	r3, #0
 800a838:	d041      	beq.n	800a8be <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	695b      	ldr	r3, [r3, #20]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d01c      	beq.n	800a87c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a842:	4b19      	ldr	r3, [pc, #100]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a844:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a848:	4a17      	ldr	r2, [pc, #92]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a84a:	f043 0301 	orr.w	r3, r3, #1
 800a84e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a852:	f7fd fd73 	bl	800833c <HAL_GetTick>
 800a856:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a858:	e008      	b.n	800a86c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a85a:	f7fd fd6f 	bl	800833c <HAL_GetTick>
 800a85e:	4602      	mov	r2, r0
 800a860:	693b      	ldr	r3, [r7, #16]
 800a862:	1ad3      	subs	r3, r2, r3
 800a864:	2b02      	cmp	r3, #2
 800a866:	d901      	bls.n	800a86c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800a868:	2303      	movs	r3, #3
 800a86a:	e1e7      	b.n	800ac3c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a86c:	4b0e      	ldr	r3, [pc, #56]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a86e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a872:	f003 0302 	and.w	r3, r3, #2
 800a876:	2b00      	cmp	r3, #0
 800a878:	d0ef      	beq.n	800a85a <HAL_RCC_OscConfig+0x22e>
 800a87a:	e020      	b.n	800a8be <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a87c:	4b0a      	ldr	r3, [pc, #40]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a87e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a882:	4a09      	ldr	r2, [pc, #36]	@ (800a8a8 <HAL_RCC_OscConfig+0x27c>)
 800a884:	f023 0301 	bic.w	r3, r3, #1
 800a888:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a88c:	f7fd fd56 	bl	800833c <HAL_GetTick>
 800a890:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a892:	e00d      	b.n	800a8b0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a894:	f7fd fd52 	bl	800833c <HAL_GetTick>
 800a898:	4602      	mov	r2, r0
 800a89a:	693b      	ldr	r3, [r7, #16]
 800a89c:	1ad3      	subs	r3, r2, r3
 800a89e:	2b02      	cmp	r3, #2
 800a8a0:	d906      	bls.n	800a8b0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800a8a2:	2303      	movs	r3, #3
 800a8a4:	e1ca      	b.n	800ac3c <HAL_RCC_OscConfig+0x610>
 800a8a6:	bf00      	nop
 800a8a8:	40021000 	.word	0x40021000
 800a8ac:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a8b0:	4b8c      	ldr	r3, [pc, #560]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800a8b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a8b6:	f003 0302 	and.w	r3, r3, #2
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d1ea      	bne.n	800a894 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	f003 0304 	and.w	r3, r3, #4
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	f000 80a6 	beq.w	800aa18 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a8cc:	2300      	movs	r3, #0
 800a8ce:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a8d0:	4b84      	ldr	r3, [pc, #528]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800a8d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d101      	bne.n	800a8e0 <HAL_RCC_OscConfig+0x2b4>
 800a8dc:	2301      	movs	r3, #1
 800a8de:	e000      	b.n	800a8e2 <HAL_RCC_OscConfig+0x2b6>
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d00d      	beq.n	800a902 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a8e6:	4b7f      	ldr	r3, [pc, #508]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800a8e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8ea:	4a7e      	ldr	r2, [pc, #504]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800a8ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a8f0:	6593      	str	r3, [r2, #88]	@ 0x58
 800a8f2:	4b7c      	ldr	r3, [pc, #496]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800a8f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a8fa:	60fb      	str	r3, [r7, #12]
 800a8fc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800a8fe:	2301      	movs	r3, #1
 800a900:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a902:	4b79      	ldr	r3, [pc, #484]	@ (800aae8 <HAL_RCC_OscConfig+0x4bc>)
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d118      	bne.n	800a940 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a90e:	4b76      	ldr	r3, [pc, #472]	@ (800aae8 <HAL_RCC_OscConfig+0x4bc>)
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	4a75      	ldr	r2, [pc, #468]	@ (800aae8 <HAL_RCC_OscConfig+0x4bc>)
 800a914:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a918:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a91a:	f7fd fd0f 	bl	800833c <HAL_GetTick>
 800a91e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a920:	e008      	b.n	800a934 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a922:	f7fd fd0b 	bl	800833c <HAL_GetTick>
 800a926:	4602      	mov	r2, r0
 800a928:	693b      	ldr	r3, [r7, #16]
 800a92a:	1ad3      	subs	r3, r2, r3
 800a92c:	2b02      	cmp	r3, #2
 800a92e:	d901      	bls.n	800a934 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800a930:	2303      	movs	r3, #3
 800a932:	e183      	b.n	800ac3c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a934:	4b6c      	ldr	r3, [pc, #432]	@ (800aae8 <HAL_RCC_OscConfig+0x4bc>)
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d0f0      	beq.n	800a922 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	689b      	ldr	r3, [r3, #8]
 800a944:	2b01      	cmp	r3, #1
 800a946:	d108      	bne.n	800a95a <HAL_RCC_OscConfig+0x32e>
 800a948:	4b66      	ldr	r3, [pc, #408]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800a94a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a94e:	4a65      	ldr	r2, [pc, #404]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800a950:	f043 0301 	orr.w	r3, r3, #1
 800a954:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a958:	e024      	b.n	800a9a4 <HAL_RCC_OscConfig+0x378>
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	689b      	ldr	r3, [r3, #8]
 800a95e:	2b05      	cmp	r3, #5
 800a960:	d110      	bne.n	800a984 <HAL_RCC_OscConfig+0x358>
 800a962:	4b60      	ldr	r3, [pc, #384]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800a964:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a968:	4a5e      	ldr	r2, [pc, #376]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800a96a:	f043 0304 	orr.w	r3, r3, #4
 800a96e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a972:	4b5c      	ldr	r3, [pc, #368]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800a974:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a978:	4a5a      	ldr	r2, [pc, #360]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800a97a:	f043 0301 	orr.w	r3, r3, #1
 800a97e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a982:	e00f      	b.n	800a9a4 <HAL_RCC_OscConfig+0x378>
 800a984:	4b57      	ldr	r3, [pc, #348]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800a986:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a98a:	4a56      	ldr	r2, [pc, #344]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800a98c:	f023 0301 	bic.w	r3, r3, #1
 800a990:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a994:	4b53      	ldr	r3, [pc, #332]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800a996:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a99a:	4a52      	ldr	r2, [pc, #328]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800a99c:	f023 0304 	bic.w	r3, r3, #4
 800a9a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	689b      	ldr	r3, [r3, #8]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d016      	beq.n	800a9da <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a9ac:	f7fd fcc6 	bl	800833c <HAL_GetTick>
 800a9b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a9b2:	e00a      	b.n	800a9ca <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a9b4:	f7fd fcc2 	bl	800833c <HAL_GetTick>
 800a9b8:	4602      	mov	r2, r0
 800a9ba:	693b      	ldr	r3, [r7, #16]
 800a9bc:	1ad3      	subs	r3, r2, r3
 800a9be:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a9c2:	4293      	cmp	r3, r2
 800a9c4:	d901      	bls.n	800a9ca <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800a9c6:	2303      	movs	r3, #3
 800a9c8:	e138      	b.n	800ac3c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a9ca:	4b46      	ldr	r3, [pc, #280]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800a9cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a9d0:	f003 0302 	and.w	r3, r3, #2
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d0ed      	beq.n	800a9b4 <HAL_RCC_OscConfig+0x388>
 800a9d8:	e015      	b.n	800aa06 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a9da:	f7fd fcaf 	bl	800833c <HAL_GetTick>
 800a9de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a9e0:	e00a      	b.n	800a9f8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a9e2:	f7fd fcab 	bl	800833c <HAL_GetTick>
 800a9e6:	4602      	mov	r2, r0
 800a9e8:	693b      	ldr	r3, [r7, #16]
 800a9ea:	1ad3      	subs	r3, r2, r3
 800a9ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a9f0:	4293      	cmp	r3, r2
 800a9f2:	d901      	bls.n	800a9f8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800a9f4:	2303      	movs	r3, #3
 800a9f6:	e121      	b.n	800ac3c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a9f8:	4b3a      	ldr	r3, [pc, #232]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800a9fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a9fe:	f003 0302 	and.w	r3, r3, #2
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d1ed      	bne.n	800a9e2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800aa06:	7ffb      	ldrb	r3, [r7, #31]
 800aa08:	2b01      	cmp	r3, #1
 800aa0a:	d105      	bne.n	800aa18 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800aa0c:	4b35      	ldr	r3, [pc, #212]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800aa0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa10:	4a34      	ldr	r2, [pc, #208]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800aa12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800aa16:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	f003 0320 	and.w	r3, r3, #32
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d03c      	beq.n	800aa9e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	699b      	ldr	r3, [r3, #24]
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d01c      	beq.n	800aa66 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800aa2c:	4b2d      	ldr	r3, [pc, #180]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800aa2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800aa32:	4a2c      	ldr	r2, [pc, #176]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800aa34:	f043 0301 	orr.w	r3, r3, #1
 800aa38:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aa3c:	f7fd fc7e 	bl	800833c <HAL_GetTick>
 800aa40:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800aa42:	e008      	b.n	800aa56 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800aa44:	f7fd fc7a 	bl	800833c <HAL_GetTick>
 800aa48:	4602      	mov	r2, r0
 800aa4a:	693b      	ldr	r3, [r7, #16]
 800aa4c:	1ad3      	subs	r3, r2, r3
 800aa4e:	2b02      	cmp	r3, #2
 800aa50:	d901      	bls.n	800aa56 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800aa52:	2303      	movs	r3, #3
 800aa54:	e0f2      	b.n	800ac3c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800aa56:	4b23      	ldr	r3, [pc, #140]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800aa58:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800aa5c:	f003 0302 	and.w	r3, r3, #2
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d0ef      	beq.n	800aa44 <HAL_RCC_OscConfig+0x418>
 800aa64:	e01b      	b.n	800aa9e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800aa66:	4b1f      	ldr	r3, [pc, #124]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800aa68:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800aa6c:	4a1d      	ldr	r2, [pc, #116]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800aa6e:	f023 0301 	bic.w	r3, r3, #1
 800aa72:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aa76:	f7fd fc61 	bl	800833c <HAL_GetTick>
 800aa7a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800aa7c:	e008      	b.n	800aa90 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800aa7e:	f7fd fc5d 	bl	800833c <HAL_GetTick>
 800aa82:	4602      	mov	r2, r0
 800aa84:	693b      	ldr	r3, [r7, #16]
 800aa86:	1ad3      	subs	r3, r2, r3
 800aa88:	2b02      	cmp	r3, #2
 800aa8a:	d901      	bls.n	800aa90 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800aa8c:	2303      	movs	r3, #3
 800aa8e:	e0d5      	b.n	800ac3c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800aa90:	4b14      	ldr	r3, [pc, #80]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800aa92:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800aa96:	f003 0302 	and.w	r3, r3, #2
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d1ef      	bne.n	800aa7e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	69db      	ldr	r3, [r3, #28]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	f000 80c9 	beq.w	800ac3a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800aaa8:	4b0e      	ldr	r3, [pc, #56]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800aaaa:	689b      	ldr	r3, [r3, #8]
 800aaac:	f003 030c 	and.w	r3, r3, #12
 800aab0:	2b0c      	cmp	r3, #12
 800aab2:	f000 8083 	beq.w	800abbc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	69db      	ldr	r3, [r3, #28]
 800aaba:	2b02      	cmp	r3, #2
 800aabc:	d15e      	bne.n	800ab7c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aabe:	4b09      	ldr	r3, [pc, #36]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	4a08      	ldr	r2, [pc, #32]	@ (800aae4 <HAL_RCC_OscConfig+0x4b8>)
 800aac4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800aac8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aaca:	f7fd fc37 	bl	800833c <HAL_GetTick>
 800aace:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aad0:	e00c      	b.n	800aaec <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aad2:	f7fd fc33 	bl	800833c <HAL_GetTick>
 800aad6:	4602      	mov	r2, r0
 800aad8:	693b      	ldr	r3, [r7, #16]
 800aada:	1ad3      	subs	r3, r2, r3
 800aadc:	2b02      	cmp	r3, #2
 800aade:	d905      	bls.n	800aaec <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800aae0:	2303      	movs	r3, #3
 800aae2:	e0ab      	b.n	800ac3c <HAL_RCC_OscConfig+0x610>
 800aae4:	40021000 	.word	0x40021000
 800aae8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aaec:	4b55      	ldr	r3, [pc, #340]	@ (800ac44 <HAL_RCC_OscConfig+0x618>)
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d1ec      	bne.n	800aad2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800aaf8:	4b52      	ldr	r3, [pc, #328]	@ (800ac44 <HAL_RCC_OscConfig+0x618>)
 800aafa:	68da      	ldr	r2, [r3, #12]
 800aafc:	4b52      	ldr	r3, [pc, #328]	@ (800ac48 <HAL_RCC_OscConfig+0x61c>)
 800aafe:	4013      	ands	r3, r2
 800ab00:	687a      	ldr	r2, [r7, #4]
 800ab02:	6a11      	ldr	r1, [r2, #32]
 800ab04:	687a      	ldr	r2, [r7, #4]
 800ab06:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800ab08:	3a01      	subs	r2, #1
 800ab0a:	0112      	lsls	r2, r2, #4
 800ab0c:	4311      	orrs	r1, r2
 800ab0e:	687a      	ldr	r2, [r7, #4]
 800ab10:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800ab12:	0212      	lsls	r2, r2, #8
 800ab14:	4311      	orrs	r1, r2
 800ab16:	687a      	ldr	r2, [r7, #4]
 800ab18:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800ab1a:	0852      	lsrs	r2, r2, #1
 800ab1c:	3a01      	subs	r2, #1
 800ab1e:	0552      	lsls	r2, r2, #21
 800ab20:	4311      	orrs	r1, r2
 800ab22:	687a      	ldr	r2, [r7, #4]
 800ab24:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800ab26:	0852      	lsrs	r2, r2, #1
 800ab28:	3a01      	subs	r2, #1
 800ab2a:	0652      	lsls	r2, r2, #25
 800ab2c:	4311      	orrs	r1, r2
 800ab2e:	687a      	ldr	r2, [r7, #4]
 800ab30:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800ab32:	06d2      	lsls	r2, r2, #27
 800ab34:	430a      	orrs	r2, r1
 800ab36:	4943      	ldr	r1, [pc, #268]	@ (800ac44 <HAL_RCC_OscConfig+0x618>)
 800ab38:	4313      	orrs	r3, r2
 800ab3a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ab3c:	4b41      	ldr	r3, [pc, #260]	@ (800ac44 <HAL_RCC_OscConfig+0x618>)
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	4a40      	ldr	r2, [pc, #256]	@ (800ac44 <HAL_RCC_OscConfig+0x618>)
 800ab42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ab46:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800ab48:	4b3e      	ldr	r3, [pc, #248]	@ (800ac44 <HAL_RCC_OscConfig+0x618>)
 800ab4a:	68db      	ldr	r3, [r3, #12]
 800ab4c:	4a3d      	ldr	r2, [pc, #244]	@ (800ac44 <HAL_RCC_OscConfig+0x618>)
 800ab4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ab52:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab54:	f7fd fbf2 	bl	800833c <HAL_GetTick>
 800ab58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ab5a:	e008      	b.n	800ab6e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ab5c:	f7fd fbee 	bl	800833c <HAL_GetTick>
 800ab60:	4602      	mov	r2, r0
 800ab62:	693b      	ldr	r3, [r7, #16]
 800ab64:	1ad3      	subs	r3, r2, r3
 800ab66:	2b02      	cmp	r3, #2
 800ab68:	d901      	bls.n	800ab6e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800ab6a:	2303      	movs	r3, #3
 800ab6c:	e066      	b.n	800ac3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ab6e:	4b35      	ldr	r3, [pc, #212]	@ (800ac44 <HAL_RCC_OscConfig+0x618>)
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d0f0      	beq.n	800ab5c <HAL_RCC_OscConfig+0x530>
 800ab7a:	e05e      	b.n	800ac3a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ab7c:	4b31      	ldr	r3, [pc, #196]	@ (800ac44 <HAL_RCC_OscConfig+0x618>)
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	4a30      	ldr	r2, [pc, #192]	@ (800ac44 <HAL_RCC_OscConfig+0x618>)
 800ab82:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ab86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab88:	f7fd fbd8 	bl	800833c <HAL_GetTick>
 800ab8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ab8e:	e008      	b.n	800aba2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ab90:	f7fd fbd4 	bl	800833c <HAL_GetTick>
 800ab94:	4602      	mov	r2, r0
 800ab96:	693b      	ldr	r3, [r7, #16]
 800ab98:	1ad3      	subs	r3, r2, r3
 800ab9a:	2b02      	cmp	r3, #2
 800ab9c:	d901      	bls.n	800aba2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800ab9e:	2303      	movs	r3, #3
 800aba0:	e04c      	b.n	800ac3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aba2:	4b28      	ldr	r3, [pc, #160]	@ (800ac44 <HAL_RCC_OscConfig+0x618>)
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d1f0      	bne.n	800ab90 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800abae:	4b25      	ldr	r3, [pc, #148]	@ (800ac44 <HAL_RCC_OscConfig+0x618>)
 800abb0:	68da      	ldr	r2, [r3, #12]
 800abb2:	4924      	ldr	r1, [pc, #144]	@ (800ac44 <HAL_RCC_OscConfig+0x618>)
 800abb4:	4b25      	ldr	r3, [pc, #148]	@ (800ac4c <HAL_RCC_OscConfig+0x620>)
 800abb6:	4013      	ands	r3, r2
 800abb8:	60cb      	str	r3, [r1, #12]
 800abba:	e03e      	b.n	800ac3a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	69db      	ldr	r3, [r3, #28]
 800abc0:	2b01      	cmp	r3, #1
 800abc2:	d101      	bne.n	800abc8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800abc4:	2301      	movs	r3, #1
 800abc6:	e039      	b.n	800ac3c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800abc8:	4b1e      	ldr	r3, [pc, #120]	@ (800ac44 <HAL_RCC_OscConfig+0x618>)
 800abca:	68db      	ldr	r3, [r3, #12]
 800abcc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800abce:	697b      	ldr	r3, [r7, #20]
 800abd0:	f003 0203 	and.w	r2, r3, #3
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	6a1b      	ldr	r3, [r3, #32]
 800abd8:	429a      	cmp	r2, r3
 800abda:	d12c      	bne.n	800ac36 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800abdc:	697b      	ldr	r3, [r7, #20]
 800abde:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abe6:	3b01      	subs	r3, #1
 800abe8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800abea:	429a      	cmp	r2, r3
 800abec:	d123      	bne.n	800ac36 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800abee:	697b      	ldr	r3, [r7, #20]
 800abf0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abf8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800abfa:	429a      	cmp	r2, r3
 800abfc:	d11b      	bne.n	800ac36 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800abfe:	697b      	ldr	r3, [r7, #20]
 800ac00:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac08:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800ac0a:	429a      	cmp	r2, r3
 800ac0c:	d113      	bne.n	800ac36 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ac0e:	697b      	ldr	r3, [r7, #20]
 800ac10:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac18:	085b      	lsrs	r3, r3, #1
 800ac1a:	3b01      	subs	r3, #1
 800ac1c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800ac1e:	429a      	cmp	r2, r3
 800ac20:	d109      	bne.n	800ac36 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800ac22:	697b      	ldr	r3, [r7, #20]
 800ac24:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac2c:	085b      	lsrs	r3, r3, #1
 800ac2e:	3b01      	subs	r3, #1
 800ac30:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ac32:	429a      	cmp	r2, r3
 800ac34:	d001      	beq.n	800ac3a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800ac36:	2301      	movs	r3, #1
 800ac38:	e000      	b.n	800ac3c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800ac3a:	2300      	movs	r3, #0
}
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	3720      	adds	r7, #32
 800ac40:	46bd      	mov	sp, r7
 800ac42:	bd80      	pop	{r7, pc}
 800ac44:	40021000 	.word	0x40021000
 800ac48:	019f800c 	.word	0x019f800c
 800ac4c:	feeefffc 	.word	0xfeeefffc

0800ac50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ac50:	b580      	push	{r7, lr}
 800ac52:	b086      	sub	sp, #24
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	6078      	str	r0, [r7, #4]
 800ac58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d101      	bne.n	800ac68 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800ac64:	2301      	movs	r3, #1
 800ac66:	e11e      	b.n	800aea6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ac68:	4b91      	ldr	r3, [pc, #580]	@ (800aeb0 <HAL_RCC_ClockConfig+0x260>)
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	f003 030f 	and.w	r3, r3, #15
 800ac70:	683a      	ldr	r2, [r7, #0]
 800ac72:	429a      	cmp	r2, r3
 800ac74:	d910      	bls.n	800ac98 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ac76:	4b8e      	ldr	r3, [pc, #568]	@ (800aeb0 <HAL_RCC_ClockConfig+0x260>)
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	f023 020f 	bic.w	r2, r3, #15
 800ac7e:	498c      	ldr	r1, [pc, #560]	@ (800aeb0 <HAL_RCC_ClockConfig+0x260>)
 800ac80:	683b      	ldr	r3, [r7, #0]
 800ac82:	4313      	orrs	r3, r2
 800ac84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ac86:	4b8a      	ldr	r3, [pc, #552]	@ (800aeb0 <HAL_RCC_ClockConfig+0x260>)
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	f003 030f 	and.w	r3, r3, #15
 800ac8e:	683a      	ldr	r2, [r7, #0]
 800ac90:	429a      	cmp	r2, r3
 800ac92:	d001      	beq.n	800ac98 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800ac94:	2301      	movs	r3, #1
 800ac96:	e106      	b.n	800aea6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	f003 0301 	and.w	r3, r3, #1
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d073      	beq.n	800ad8c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	685b      	ldr	r3, [r3, #4]
 800aca8:	2b03      	cmp	r3, #3
 800acaa:	d129      	bne.n	800ad00 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800acac:	4b81      	ldr	r3, [pc, #516]	@ (800aeb4 <HAL_RCC_ClockConfig+0x264>)
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d101      	bne.n	800acbc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800acb8:	2301      	movs	r3, #1
 800acba:	e0f4      	b.n	800aea6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800acbc:	f000 f9d0 	bl	800b060 <RCC_GetSysClockFreqFromPLLSource>
 800acc0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800acc2:	693b      	ldr	r3, [r7, #16]
 800acc4:	4a7c      	ldr	r2, [pc, #496]	@ (800aeb8 <HAL_RCC_ClockConfig+0x268>)
 800acc6:	4293      	cmp	r3, r2
 800acc8:	d93f      	bls.n	800ad4a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800acca:	4b7a      	ldr	r3, [pc, #488]	@ (800aeb4 <HAL_RCC_ClockConfig+0x264>)
 800accc:	689b      	ldr	r3, [r3, #8]
 800acce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d009      	beq.n	800acea <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d033      	beq.n	800ad4a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d12f      	bne.n	800ad4a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800acea:	4b72      	ldr	r3, [pc, #456]	@ (800aeb4 <HAL_RCC_ClockConfig+0x264>)
 800acec:	689b      	ldr	r3, [r3, #8]
 800acee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800acf2:	4a70      	ldr	r2, [pc, #448]	@ (800aeb4 <HAL_RCC_ClockConfig+0x264>)
 800acf4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800acf8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800acfa:	2380      	movs	r3, #128	@ 0x80
 800acfc:	617b      	str	r3, [r7, #20]
 800acfe:	e024      	b.n	800ad4a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	685b      	ldr	r3, [r3, #4]
 800ad04:	2b02      	cmp	r3, #2
 800ad06:	d107      	bne.n	800ad18 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ad08:	4b6a      	ldr	r3, [pc, #424]	@ (800aeb4 <HAL_RCC_ClockConfig+0x264>)
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d109      	bne.n	800ad28 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800ad14:	2301      	movs	r3, #1
 800ad16:	e0c6      	b.n	800aea6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ad18:	4b66      	ldr	r3, [pc, #408]	@ (800aeb4 <HAL_RCC_ClockConfig+0x264>)
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d101      	bne.n	800ad28 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800ad24:	2301      	movs	r3, #1
 800ad26:	e0be      	b.n	800aea6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800ad28:	f000 f8ce 	bl	800aec8 <HAL_RCC_GetSysClockFreq>
 800ad2c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800ad2e:	693b      	ldr	r3, [r7, #16]
 800ad30:	4a61      	ldr	r2, [pc, #388]	@ (800aeb8 <HAL_RCC_ClockConfig+0x268>)
 800ad32:	4293      	cmp	r3, r2
 800ad34:	d909      	bls.n	800ad4a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800ad36:	4b5f      	ldr	r3, [pc, #380]	@ (800aeb4 <HAL_RCC_ClockConfig+0x264>)
 800ad38:	689b      	ldr	r3, [r3, #8]
 800ad3a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ad3e:	4a5d      	ldr	r2, [pc, #372]	@ (800aeb4 <HAL_RCC_ClockConfig+0x264>)
 800ad40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad44:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800ad46:	2380      	movs	r3, #128	@ 0x80
 800ad48:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ad4a:	4b5a      	ldr	r3, [pc, #360]	@ (800aeb4 <HAL_RCC_ClockConfig+0x264>)
 800ad4c:	689b      	ldr	r3, [r3, #8]
 800ad4e:	f023 0203 	bic.w	r2, r3, #3
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	685b      	ldr	r3, [r3, #4]
 800ad56:	4957      	ldr	r1, [pc, #348]	@ (800aeb4 <HAL_RCC_ClockConfig+0x264>)
 800ad58:	4313      	orrs	r3, r2
 800ad5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ad5c:	f7fd faee 	bl	800833c <HAL_GetTick>
 800ad60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ad62:	e00a      	b.n	800ad7a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ad64:	f7fd faea 	bl	800833c <HAL_GetTick>
 800ad68:	4602      	mov	r2, r0
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	1ad3      	subs	r3, r2, r3
 800ad6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ad72:	4293      	cmp	r3, r2
 800ad74:	d901      	bls.n	800ad7a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800ad76:	2303      	movs	r3, #3
 800ad78:	e095      	b.n	800aea6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ad7a:	4b4e      	ldr	r3, [pc, #312]	@ (800aeb4 <HAL_RCC_ClockConfig+0x264>)
 800ad7c:	689b      	ldr	r3, [r3, #8]
 800ad7e:	f003 020c 	and.w	r2, r3, #12
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	685b      	ldr	r3, [r3, #4]
 800ad86:	009b      	lsls	r3, r3, #2
 800ad88:	429a      	cmp	r2, r3
 800ad8a:	d1eb      	bne.n	800ad64 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	f003 0302 	and.w	r3, r3, #2
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d023      	beq.n	800ade0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	f003 0304 	and.w	r3, r3, #4
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d005      	beq.n	800adb0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800ada4:	4b43      	ldr	r3, [pc, #268]	@ (800aeb4 <HAL_RCC_ClockConfig+0x264>)
 800ada6:	689b      	ldr	r3, [r3, #8]
 800ada8:	4a42      	ldr	r2, [pc, #264]	@ (800aeb4 <HAL_RCC_ClockConfig+0x264>)
 800adaa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800adae:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	f003 0308 	and.w	r3, r3, #8
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d007      	beq.n	800adcc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800adbc:	4b3d      	ldr	r3, [pc, #244]	@ (800aeb4 <HAL_RCC_ClockConfig+0x264>)
 800adbe:	689b      	ldr	r3, [r3, #8]
 800adc0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800adc4:	4a3b      	ldr	r2, [pc, #236]	@ (800aeb4 <HAL_RCC_ClockConfig+0x264>)
 800adc6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800adca:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800adcc:	4b39      	ldr	r3, [pc, #228]	@ (800aeb4 <HAL_RCC_ClockConfig+0x264>)
 800adce:	689b      	ldr	r3, [r3, #8]
 800add0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	689b      	ldr	r3, [r3, #8]
 800add8:	4936      	ldr	r1, [pc, #216]	@ (800aeb4 <HAL_RCC_ClockConfig+0x264>)
 800adda:	4313      	orrs	r3, r2
 800addc:	608b      	str	r3, [r1, #8]
 800adde:	e008      	b.n	800adf2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800ade0:	697b      	ldr	r3, [r7, #20]
 800ade2:	2b80      	cmp	r3, #128	@ 0x80
 800ade4:	d105      	bne.n	800adf2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800ade6:	4b33      	ldr	r3, [pc, #204]	@ (800aeb4 <HAL_RCC_ClockConfig+0x264>)
 800ade8:	689b      	ldr	r3, [r3, #8]
 800adea:	4a32      	ldr	r2, [pc, #200]	@ (800aeb4 <HAL_RCC_ClockConfig+0x264>)
 800adec:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800adf0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800adf2:	4b2f      	ldr	r3, [pc, #188]	@ (800aeb0 <HAL_RCC_ClockConfig+0x260>)
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	f003 030f 	and.w	r3, r3, #15
 800adfa:	683a      	ldr	r2, [r7, #0]
 800adfc:	429a      	cmp	r2, r3
 800adfe:	d21d      	bcs.n	800ae3c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ae00:	4b2b      	ldr	r3, [pc, #172]	@ (800aeb0 <HAL_RCC_ClockConfig+0x260>)
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	f023 020f 	bic.w	r2, r3, #15
 800ae08:	4929      	ldr	r1, [pc, #164]	@ (800aeb0 <HAL_RCC_ClockConfig+0x260>)
 800ae0a:	683b      	ldr	r3, [r7, #0]
 800ae0c:	4313      	orrs	r3, r2
 800ae0e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800ae10:	f7fd fa94 	bl	800833c <HAL_GetTick>
 800ae14:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ae16:	e00a      	b.n	800ae2e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ae18:	f7fd fa90 	bl	800833c <HAL_GetTick>
 800ae1c:	4602      	mov	r2, r0
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	1ad3      	subs	r3, r2, r3
 800ae22:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ae26:	4293      	cmp	r3, r2
 800ae28:	d901      	bls.n	800ae2e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800ae2a:	2303      	movs	r3, #3
 800ae2c:	e03b      	b.n	800aea6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ae2e:	4b20      	ldr	r3, [pc, #128]	@ (800aeb0 <HAL_RCC_ClockConfig+0x260>)
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	f003 030f 	and.w	r3, r3, #15
 800ae36:	683a      	ldr	r2, [r7, #0]
 800ae38:	429a      	cmp	r2, r3
 800ae3a:	d1ed      	bne.n	800ae18 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	f003 0304 	and.w	r3, r3, #4
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d008      	beq.n	800ae5a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800ae48:	4b1a      	ldr	r3, [pc, #104]	@ (800aeb4 <HAL_RCC_ClockConfig+0x264>)
 800ae4a:	689b      	ldr	r3, [r3, #8]
 800ae4c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	68db      	ldr	r3, [r3, #12]
 800ae54:	4917      	ldr	r1, [pc, #92]	@ (800aeb4 <HAL_RCC_ClockConfig+0x264>)
 800ae56:	4313      	orrs	r3, r2
 800ae58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	f003 0308 	and.w	r3, r3, #8
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d009      	beq.n	800ae7a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800ae66:	4b13      	ldr	r3, [pc, #76]	@ (800aeb4 <HAL_RCC_ClockConfig+0x264>)
 800ae68:	689b      	ldr	r3, [r3, #8]
 800ae6a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	691b      	ldr	r3, [r3, #16]
 800ae72:	00db      	lsls	r3, r3, #3
 800ae74:	490f      	ldr	r1, [pc, #60]	@ (800aeb4 <HAL_RCC_ClockConfig+0x264>)
 800ae76:	4313      	orrs	r3, r2
 800ae78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800ae7a:	f000 f825 	bl	800aec8 <HAL_RCC_GetSysClockFreq>
 800ae7e:	4602      	mov	r2, r0
 800ae80:	4b0c      	ldr	r3, [pc, #48]	@ (800aeb4 <HAL_RCC_ClockConfig+0x264>)
 800ae82:	689b      	ldr	r3, [r3, #8]
 800ae84:	091b      	lsrs	r3, r3, #4
 800ae86:	f003 030f 	and.w	r3, r3, #15
 800ae8a:	490c      	ldr	r1, [pc, #48]	@ (800aebc <HAL_RCC_ClockConfig+0x26c>)
 800ae8c:	5ccb      	ldrb	r3, [r1, r3]
 800ae8e:	f003 031f 	and.w	r3, r3, #31
 800ae92:	fa22 f303 	lsr.w	r3, r2, r3
 800ae96:	4a0a      	ldr	r2, [pc, #40]	@ (800aec0 <HAL_RCC_ClockConfig+0x270>)
 800ae98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800ae9a:	4b0a      	ldr	r3, [pc, #40]	@ (800aec4 <HAL_RCC_ClockConfig+0x274>)
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	4618      	mov	r0, r3
 800aea0:	f7fc fc3a 	bl	8007718 <HAL_InitTick>
 800aea4:	4603      	mov	r3, r0
}
 800aea6:	4618      	mov	r0, r3
 800aea8:	3718      	adds	r7, #24
 800aeaa:	46bd      	mov	sp, r7
 800aeac:	bd80      	pop	{r7, pc}
 800aeae:	bf00      	nop
 800aeb0:	40022000 	.word	0x40022000
 800aeb4:	40021000 	.word	0x40021000
 800aeb8:	04c4b400 	.word	0x04c4b400
 800aebc:	08014c68 	.word	0x08014c68
 800aec0:	20000004 	.word	0x20000004
 800aec4:	20000008 	.word	0x20000008

0800aec8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800aec8:	b480      	push	{r7}
 800aeca:	b087      	sub	sp, #28
 800aecc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800aece:	4b2c      	ldr	r3, [pc, #176]	@ (800af80 <HAL_RCC_GetSysClockFreq+0xb8>)
 800aed0:	689b      	ldr	r3, [r3, #8]
 800aed2:	f003 030c 	and.w	r3, r3, #12
 800aed6:	2b04      	cmp	r3, #4
 800aed8:	d102      	bne.n	800aee0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800aeda:	4b2a      	ldr	r3, [pc, #168]	@ (800af84 <HAL_RCC_GetSysClockFreq+0xbc>)
 800aedc:	613b      	str	r3, [r7, #16]
 800aede:	e047      	b.n	800af70 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800aee0:	4b27      	ldr	r3, [pc, #156]	@ (800af80 <HAL_RCC_GetSysClockFreq+0xb8>)
 800aee2:	689b      	ldr	r3, [r3, #8]
 800aee4:	f003 030c 	and.w	r3, r3, #12
 800aee8:	2b08      	cmp	r3, #8
 800aeea:	d102      	bne.n	800aef2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800aeec:	4b26      	ldr	r3, [pc, #152]	@ (800af88 <HAL_RCC_GetSysClockFreq+0xc0>)
 800aeee:	613b      	str	r3, [r7, #16]
 800aef0:	e03e      	b.n	800af70 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800aef2:	4b23      	ldr	r3, [pc, #140]	@ (800af80 <HAL_RCC_GetSysClockFreq+0xb8>)
 800aef4:	689b      	ldr	r3, [r3, #8]
 800aef6:	f003 030c 	and.w	r3, r3, #12
 800aefa:	2b0c      	cmp	r3, #12
 800aefc:	d136      	bne.n	800af6c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800aefe:	4b20      	ldr	r3, [pc, #128]	@ (800af80 <HAL_RCC_GetSysClockFreq+0xb8>)
 800af00:	68db      	ldr	r3, [r3, #12]
 800af02:	f003 0303 	and.w	r3, r3, #3
 800af06:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800af08:	4b1d      	ldr	r3, [pc, #116]	@ (800af80 <HAL_RCC_GetSysClockFreq+0xb8>)
 800af0a:	68db      	ldr	r3, [r3, #12]
 800af0c:	091b      	lsrs	r3, r3, #4
 800af0e:	f003 030f 	and.w	r3, r3, #15
 800af12:	3301      	adds	r3, #1
 800af14:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	2b03      	cmp	r3, #3
 800af1a:	d10c      	bne.n	800af36 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800af1c:	4a1a      	ldr	r2, [pc, #104]	@ (800af88 <HAL_RCC_GetSysClockFreq+0xc0>)
 800af1e:	68bb      	ldr	r3, [r7, #8]
 800af20:	fbb2 f3f3 	udiv	r3, r2, r3
 800af24:	4a16      	ldr	r2, [pc, #88]	@ (800af80 <HAL_RCC_GetSysClockFreq+0xb8>)
 800af26:	68d2      	ldr	r2, [r2, #12]
 800af28:	0a12      	lsrs	r2, r2, #8
 800af2a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800af2e:	fb02 f303 	mul.w	r3, r2, r3
 800af32:	617b      	str	r3, [r7, #20]
      break;
 800af34:	e00c      	b.n	800af50 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800af36:	4a13      	ldr	r2, [pc, #76]	@ (800af84 <HAL_RCC_GetSysClockFreq+0xbc>)
 800af38:	68bb      	ldr	r3, [r7, #8]
 800af3a:	fbb2 f3f3 	udiv	r3, r2, r3
 800af3e:	4a10      	ldr	r2, [pc, #64]	@ (800af80 <HAL_RCC_GetSysClockFreq+0xb8>)
 800af40:	68d2      	ldr	r2, [r2, #12]
 800af42:	0a12      	lsrs	r2, r2, #8
 800af44:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800af48:	fb02 f303 	mul.w	r3, r2, r3
 800af4c:	617b      	str	r3, [r7, #20]
      break;
 800af4e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800af50:	4b0b      	ldr	r3, [pc, #44]	@ (800af80 <HAL_RCC_GetSysClockFreq+0xb8>)
 800af52:	68db      	ldr	r3, [r3, #12]
 800af54:	0e5b      	lsrs	r3, r3, #25
 800af56:	f003 0303 	and.w	r3, r3, #3
 800af5a:	3301      	adds	r3, #1
 800af5c:	005b      	lsls	r3, r3, #1
 800af5e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800af60:	697a      	ldr	r2, [r7, #20]
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	fbb2 f3f3 	udiv	r3, r2, r3
 800af68:	613b      	str	r3, [r7, #16]
 800af6a:	e001      	b.n	800af70 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800af6c:	2300      	movs	r3, #0
 800af6e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800af70:	693b      	ldr	r3, [r7, #16]
}
 800af72:	4618      	mov	r0, r3
 800af74:	371c      	adds	r7, #28
 800af76:	46bd      	mov	sp, r7
 800af78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af7c:	4770      	bx	lr
 800af7e:	bf00      	nop
 800af80:	40021000 	.word	0x40021000
 800af84:	00f42400 	.word	0x00f42400
 800af88:	007a1200 	.word	0x007a1200

0800af8c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800af8c:	b480      	push	{r7}
 800af8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800af90:	4b03      	ldr	r3, [pc, #12]	@ (800afa0 <HAL_RCC_GetHCLKFreq+0x14>)
 800af92:	681b      	ldr	r3, [r3, #0]
}
 800af94:	4618      	mov	r0, r3
 800af96:	46bd      	mov	sp, r7
 800af98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af9c:	4770      	bx	lr
 800af9e:	bf00      	nop
 800afa0:	20000004 	.word	0x20000004

0800afa4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800afa4:	b580      	push	{r7, lr}
 800afa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800afa8:	f7ff fff0 	bl	800af8c <HAL_RCC_GetHCLKFreq>
 800afac:	4602      	mov	r2, r0
 800afae:	4b06      	ldr	r3, [pc, #24]	@ (800afc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800afb0:	689b      	ldr	r3, [r3, #8]
 800afb2:	0a1b      	lsrs	r3, r3, #8
 800afb4:	f003 0307 	and.w	r3, r3, #7
 800afb8:	4904      	ldr	r1, [pc, #16]	@ (800afcc <HAL_RCC_GetPCLK1Freq+0x28>)
 800afba:	5ccb      	ldrb	r3, [r1, r3]
 800afbc:	f003 031f 	and.w	r3, r3, #31
 800afc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800afc4:	4618      	mov	r0, r3
 800afc6:	bd80      	pop	{r7, pc}
 800afc8:	40021000 	.word	0x40021000
 800afcc:	08014c78 	.word	0x08014c78

0800afd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800afd0:	b580      	push	{r7, lr}
 800afd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800afd4:	f7ff ffda 	bl	800af8c <HAL_RCC_GetHCLKFreq>
 800afd8:	4602      	mov	r2, r0
 800afda:	4b06      	ldr	r3, [pc, #24]	@ (800aff4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800afdc:	689b      	ldr	r3, [r3, #8]
 800afde:	0adb      	lsrs	r3, r3, #11
 800afe0:	f003 0307 	and.w	r3, r3, #7
 800afe4:	4904      	ldr	r1, [pc, #16]	@ (800aff8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800afe6:	5ccb      	ldrb	r3, [r1, r3]
 800afe8:	f003 031f 	and.w	r3, r3, #31
 800afec:	fa22 f303 	lsr.w	r3, r2, r3
}
 800aff0:	4618      	mov	r0, r3
 800aff2:	bd80      	pop	{r7, pc}
 800aff4:	40021000 	.word	0x40021000
 800aff8:	08014c78 	.word	0x08014c78

0800affc <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800affc:	b480      	push	{r7}
 800affe:	b083      	sub	sp, #12
 800b000:	af00      	add	r7, sp, #0
 800b002:	6078      	str	r0, [r7, #4]
 800b004:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	220f      	movs	r2, #15
 800b00a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800b00c:	4b12      	ldr	r3, [pc, #72]	@ (800b058 <HAL_RCC_GetClockConfig+0x5c>)
 800b00e:	689b      	ldr	r3, [r3, #8]
 800b010:	f003 0203 	and.w	r2, r3, #3
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800b018:	4b0f      	ldr	r3, [pc, #60]	@ (800b058 <HAL_RCC_GetClockConfig+0x5c>)
 800b01a:	689b      	ldr	r3, [r3, #8]
 800b01c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800b024:	4b0c      	ldr	r3, [pc, #48]	@ (800b058 <HAL_RCC_GetClockConfig+0x5c>)
 800b026:	689b      	ldr	r3, [r3, #8]
 800b028:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800b030:	4b09      	ldr	r3, [pc, #36]	@ (800b058 <HAL_RCC_GetClockConfig+0x5c>)
 800b032:	689b      	ldr	r3, [r3, #8]
 800b034:	08db      	lsrs	r3, r3, #3
 800b036:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800b03e:	4b07      	ldr	r3, [pc, #28]	@ (800b05c <HAL_RCC_GetClockConfig+0x60>)
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	f003 020f 	and.w	r2, r3, #15
 800b046:	683b      	ldr	r3, [r7, #0]
 800b048:	601a      	str	r2, [r3, #0]
}
 800b04a:	bf00      	nop
 800b04c:	370c      	adds	r7, #12
 800b04e:	46bd      	mov	sp, r7
 800b050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b054:	4770      	bx	lr
 800b056:	bf00      	nop
 800b058:	40021000 	.word	0x40021000
 800b05c:	40022000 	.word	0x40022000

0800b060 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800b060:	b480      	push	{r7}
 800b062:	b087      	sub	sp, #28
 800b064:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b066:	4b1e      	ldr	r3, [pc, #120]	@ (800b0e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b068:	68db      	ldr	r3, [r3, #12]
 800b06a:	f003 0303 	and.w	r3, r3, #3
 800b06e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b070:	4b1b      	ldr	r3, [pc, #108]	@ (800b0e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b072:	68db      	ldr	r3, [r3, #12]
 800b074:	091b      	lsrs	r3, r3, #4
 800b076:	f003 030f 	and.w	r3, r3, #15
 800b07a:	3301      	adds	r3, #1
 800b07c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800b07e:	693b      	ldr	r3, [r7, #16]
 800b080:	2b03      	cmp	r3, #3
 800b082:	d10c      	bne.n	800b09e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b084:	4a17      	ldr	r2, [pc, #92]	@ (800b0e4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	fbb2 f3f3 	udiv	r3, r2, r3
 800b08c:	4a14      	ldr	r2, [pc, #80]	@ (800b0e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b08e:	68d2      	ldr	r2, [r2, #12]
 800b090:	0a12      	lsrs	r2, r2, #8
 800b092:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b096:	fb02 f303 	mul.w	r3, r2, r3
 800b09a:	617b      	str	r3, [r7, #20]
    break;
 800b09c:	e00c      	b.n	800b0b8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b09e:	4a12      	ldr	r2, [pc, #72]	@ (800b0e8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b0a6:	4a0e      	ldr	r2, [pc, #56]	@ (800b0e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b0a8:	68d2      	ldr	r2, [r2, #12]
 800b0aa:	0a12      	lsrs	r2, r2, #8
 800b0ac:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b0b0:	fb02 f303 	mul.w	r3, r2, r3
 800b0b4:	617b      	str	r3, [r7, #20]
    break;
 800b0b6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b0b8:	4b09      	ldr	r3, [pc, #36]	@ (800b0e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b0ba:	68db      	ldr	r3, [r3, #12]
 800b0bc:	0e5b      	lsrs	r3, r3, #25
 800b0be:	f003 0303 	and.w	r3, r3, #3
 800b0c2:	3301      	adds	r3, #1
 800b0c4:	005b      	lsls	r3, r3, #1
 800b0c6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800b0c8:	697a      	ldr	r2, [r7, #20]
 800b0ca:	68bb      	ldr	r3, [r7, #8]
 800b0cc:	fbb2 f3f3 	udiv	r3, r2, r3
 800b0d0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800b0d2:	687b      	ldr	r3, [r7, #4]
}
 800b0d4:	4618      	mov	r0, r3
 800b0d6:	371c      	adds	r7, #28
 800b0d8:	46bd      	mov	sp, r7
 800b0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0de:	4770      	bx	lr
 800b0e0:	40021000 	.word	0x40021000
 800b0e4:	007a1200 	.word	0x007a1200
 800b0e8:	00f42400 	.word	0x00f42400

0800b0ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b0ec:	b580      	push	{r7, lr}
 800b0ee:	b086      	sub	sp, #24
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b104:	2b00      	cmp	r3, #0
 800b106:	f000 8098 	beq.w	800b23a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b10a:	2300      	movs	r3, #0
 800b10c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b10e:	4b43      	ldr	r3, [pc, #268]	@ (800b21c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b112:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b116:	2b00      	cmp	r3, #0
 800b118:	d10d      	bne.n	800b136 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b11a:	4b40      	ldr	r3, [pc, #256]	@ (800b21c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b11c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b11e:	4a3f      	ldr	r2, [pc, #252]	@ (800b21c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b120:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b124:	6593      	str	r3, [r2, #88]	@ 0x58
 800b126:	4b3d      	ldr	r3, [pc, #244]	@ (800b21c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b128:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b12a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b12e:	60bb      	str	r3, [r7, #8]
 800b130:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b132:	2301      	movs	r3, #1
 800b134:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b136:	4b3a      	ldr	r3, [pc, #232]	@ (800b220 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	4a39      	ldr	r2, [pc, #228]	@ (800b220 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b13c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b140:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b142:	f7fd f8fb 	bl	800833c <HAL_GetTick>
 800b146:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b148:	e009      	b.n	800b15e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b14a:	f7fd f8f7 	bl	800833c <HAL_GetTick>
 800b14e:	4602      	mov	r2, r0
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	1ad3      	subs	r3, r2, r3
 800b154:	2b02      	cmp	r3, #2
 800b156:	d902      	bls.n	800b15e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800b158:	2303      	movs	r3, #3
 800b15a:	74fb      	strb	r3, [r7, #19]
        break;
 800b15c:	e005      	b.n	800b16a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b15e:	4b30      	ldr	r3, [pc, #192]	@ (800b220 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b166:	2b00      	cmp	r3, #0
 800b168:	d0ef      	beq.n	800b14a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800b16a:	7cfb      	ldrb	r3, [r7, #19]
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d159      	bne.n	800b224 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b170:	4b2a      	ldr	r3, [pc, #168]	@ (800b21c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b172:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b176:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b17a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b17c:	697b      	ldr	r3, [r7, #20]
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d01e      	beq.n	800b1c0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b186:	697a      	ldr	r2, [r7, #20]
 800b188:	429a      	cmp	r2, r3
 800b18a:	d019      	beq.n	800b1c0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b18c:	4b23      	ldr	r3, [pc, #140]	@ (800b21c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b18e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b192:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b196:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b198:	4b20      	ldr	r3, [pc, #128]	@ (800b21c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b19a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b19e:	4a1f      	ldr	r2, [pc, #124]	@ (800b21c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b1a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b1a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b1a8:	4b1c      	ldr	r3, [pc, #112]	@ (800b21c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b1aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b1ae:	4a1b      	ldr	r2, [pc, #108]	@ (800b21c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b1b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b1b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b1b8:	4a18      	ldr	r2, [pc, #96]	@ (800b21c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b1ba:	697b      	ldr	r3, [r7, #20]
 800b1bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b1c0:	697b      	ldr	r3, [r7, #20]
 800b1c2:	f003 0301 	and.w	r3, r3, #1
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d016      	beq.n	800b1f8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b1ca:	f7fd f8b7 	bl	800833c <HAL_GetTick>
 800b1ce:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b1d0:	e00b      	b.n	800b1ea <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b1d2:	f7fd f8b3 	bl	800833c <HAL_GetTick>
 800b1d6:	4602      	mov	r2, r0
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	1ad3      	subs	r3, r2, r3
 800b1dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b1e0:	4293      	cmp	r3, r2
 800b1e2:	d902      	bls.n	800b1ea <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800b1e4:	2303      	movs	r3, #3
 800b1e6:	74fb      	strb	r3, [r7, #19]
            break;
 800b1e8:	e006      	b.n	800b1f8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b1ea:	4b0c      	ldr	r3, [pc, #48]	@ (800b21c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b1ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b1f0:	f003 0302 	and.w	r3, r3, #2
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d0ec      	beq.n	800b1d2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800b1f8:	7cfb      	ldrb	r3, [r7, #19]
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d10b      	bne.n	800b216 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b1fe:	4b07      	ldr	r3, [pc, #28]	@ (800b21c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b200:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b204:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b20c:	4903      	ldr	r1, [pc, #12]	@ (800b21c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b20e:	4313      	orrs	r3, r2
 800b210:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800b214:	e008      	b.n	800b228 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b216:	7cfb      	ldrb	r3, [r7, #19]
 800b218:	74bb      	strb	r3, [r7, #18]
 800b21a:	e005      	b.n	800b228 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800b21c:	40021000 	.word	0x40021000
 800b220:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b224:	7cfb      	ldrb	r3, [r7, #19]
 800b226:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b228:	7c7b      	ldrb	r3, [r7, #17]
 800b22a:	2b01      	cmp	r3, #1
 800b22c:	d105      	bne.n	800b23a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b22e:	4ba7      	ldr	r3, [pc, #668]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b230:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b232:	4aa6      	ldr	r2, [pc, #664]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b234:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b238:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	f003 0301 	and.w	r3, r3, #1
 800b242:	2b00      	cmp	r3, #0
 800b244:	d00a      	beq.n	800b25c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b246:	4ba1      	ldr	r3, [pc, #644]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b248:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b24c:	f023 0203 	bic.w	r2, r3, #3
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	685b      	ldr	r3, [r3, #4]
 800b254:	499d      	ldr	r1, [pc, #628]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b256:	4313      	orrs	r3, r2
 800b258:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	f003 0302 	and.w	r3, r3, #2
 800b264:	2b00      	cmp	r3, #0
 800b266:	d00a      	beq.n	800b27e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b268:	4b98      	ldr	r3, [pc, #608]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b26a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b26e:	f023 020c 	bic.w	r2, r3, #12
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	689b      	ldr	r3, [r3, #8]
 800b276:	4995      	ldr	r1, [pc, #596]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b278:	4313      	orrs	r3, r2
 800b27a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	f003 0304 	and.w	r3, r3, #4
 800b286:	2b00      	cmp	r3, #0
 800b288:	d00a      	beq.n	800b2a0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b28a:	4b90      	ldr	r3, [pc, #576]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b28c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b290:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	68db      	ldr	r3, [r3, #12]
 800b298:	498c      	ldr	r1, [pc, #560]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b29a:	4313      	orrs	r3, r2
 800b29c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	f003 0308 	and.w	r3, r3, #8
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d00a      	beq.n	800b2c2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b2ac:	4b87      	ldr	r3, [pc, #540]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b2ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b2b2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	691b      	ldr	r3, [r3, #16]
 800b2ba:	4984      	ldr	r1, [pc, #528]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b2bc:	4313      	orrs	r3, r2
 800b2be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	f003 0310 	and.w	r3, r3, #16
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d00a      	beq.n	800b2e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b2ce:	4b7f      	ldr	r3, [pc, #508]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b2d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b2d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	695b      	ldr	r3, [r3, #20]
 800b2dc:	497b      	ldr	r1, [pc, #492]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b2de:	4313      	orrs	r3, r2
 800b2e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	f003 0320 	and.w	r3, r3, #32
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d00a      	beq.n	800b306 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b2f0:	4b76      	ldr	r3, [pc, #472]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b2f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b2f6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	699b      	ldr	r3, [r3, #24]
 800b2fe:	4973      	ldr	r1, [pc, #460]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b300:	4313      	orrs	r3, r2
 800b302:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d00a      	beq.n	800b328 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b312:	4b6e      	ldr	r3, [pc, #440]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b314:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b318:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	69db      	ldr	r3, [r3, #28]
 800b320:	496a      	ldr	r1, [pc, #424]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b322:	4313      	orrs	r3, r2
 800b324:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b330:	2b00      	cmp	r3, #0
 800b332:	d00a      	beq.n	800b34a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b334:	4b65      	ldr	r3, [pc, #404]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b336:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b33a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	6a1b      	ldr	r3, [r3, #32]
 800b342:	4962      	ldr	r1, [pc, #392]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b344:	4313      	orrs	r3, r2
 800b346:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b352:	2b00      	cmp	r3, #0
 800b354:	d00a      	beq.n	800b36c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b356:	4b5d      	ldr	r3, [pc, #372]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b358:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b35c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b364:	4959      	ldr	r1, [pc, #356]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b366:	4313      	orrs	r3, r2
 800b368:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b374:	2b00      	cmp	r3, #0
 800b376:	d00a      	beq.n	800b38e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b378:	4b54      	ldr	r3, [pc, #336]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b37a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b37e:	f023 0203 	bic.w	r2, r3, #3
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b386:	4951      	ldr	r1, [pc, #324]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b388:	4313      	orrs	r3, r2
 800b38a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b396:	2b00      	cmp	r3, #0
 800b398:	d00a      	beq.n	800b3b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b39a:	4b4c      	ldr	r3, [pc, #304]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b39c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3a0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3a8:	4948      	ldr	r1, [pc, #288]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b3aa:	4313      	orrs	r3, r2
 800b3ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d015      	beq.n	800b3e8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b3bc:	4b43      	ldr	r3, [pc, #268]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b3be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3c2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3ca:	4940      	ldr	r1, [pc, #256]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b3cc:	4313      	orrs	r3, r2
 800b3ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b3da:	d105      	bne.n	800b3e8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b3dc:	4b3b      	ldr	r3, [pc, #236]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b3de:	68db      	ldr	r3, [r3, #12]
 800b3e0:	4a3a      	ldr	r2, [pc, #232]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b3e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b3e6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d015      	beq.n	800b420 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b3f4:	4b35      	ldr	r3, [pc, #212]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b3f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3fa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b402:	4932      	ldr	r1, [pc, #200]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b404:	4313      	orrs	r3, r2
 800b406:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b40e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b412:	d105      	bne.n	800b420 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b414:	4b2d      	ldr	r3, [pc, #180]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b416:	68db      	ldr	r3, [r3, #12]
 800b418:	4a2c      	ldr	r2, [pc, #176]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b41a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b41e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d015      	beq.n	800b458 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b42c:	4b27      	ldr	r3, [pc, #156]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b42e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b432:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b43a:	4924      	ldr	r1, [pc, #144]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b43c:	4313      	orrs	r3, r2
 800b43e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b446:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b44a:	d105      	bne.n	800b458 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b44c:	4b1f      	ldr	r3, [pc, #124]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b44e:	68db      	ldr	r3, [r3, #12]
 800b450:	4a1e      	ldr	r2, [pc, #120]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b452:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b456:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b460:	2b00      	cmp	r3, #0
 800b462:	d015      	beq.n	800b490 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b464:	4b19      	ldr	r3, [pc, #100]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b466:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b46a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b472:	4916      	ldr	r1, [pc, #88]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b474:	4313      	orrs	r3, r2
 800b476:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b47e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b482:	d105      	bne.n	800b490 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b484:	4b11      	ldr	r3, [pc, #68]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b486:	68db      	ldr	r3, [r3, #12]
 800b488:	4a10      	ldr	r2, [pc, #64]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b48a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b48e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d019      	beq.n	800b4d0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b49c:	4b0b      	ldr	r3, [pc, #44]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b49e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b4a2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4aa:	4908      	ldr	r1, [pc, #32]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b4ac:	4313      	orrs	r3, r2
 800b4ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b4ba:	d109      	bne.n	800b4d0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b4bc:	4b03      	ldr	r3, [pc, #12]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b4be:	68db      	ldr	r3, [r3, #12]
 800b4c0:	4a02      	ldr	r2, [pc, #8]	@ (800b4cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b4c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b4c6:	60d3      	str	r3, [r2, #12]
 800b4c8:	e002      	b.n	800b4d0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800b4ca:	bf00      	nop
 800b4cc:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d015      	beq.n	800b508 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800b4dc:	4b29      	ldr	r3, [pc, #164]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b4de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b4e2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b4ea:	4926      	ldr	r1, [pc, #152]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b4ec:	4313      	orrs	r3, r2
 800b4ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b4f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b4fa:	d105      	bne.n	800b508 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b4fc:	4b21      	ldr	r3, [pc, #132]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b4fe:	68db      	ldr	r3, [r3, #12]
 800b500:	4a20      	ldr	r2, [pc, #128]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b502:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b506:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b510:	2b00      	cmp	r3, #0
 800b512:	d015      	beq.n	800b540 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800b514:	4b1b      	ldr	r3, [pc, #108]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b516:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b51a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b522:	4918      	ldr	r1, [pc, #96]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b524:	4313      	orrs	r3, r2
 800b526:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b52e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b532:	d105      	bne.n	800b540 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b534:	4b13      	ldr	r3, [pc, #76]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b536:	68db      	ldr	r3, [r3, #12]
 800b538:	4a12      	ldr	r2, [pc, #72]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b53a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b53e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d015      	beq.n	800b578 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b54c:	4b0d      	ldr	r3, [pc, #52]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b54e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b552:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b55a:	490a      	ldr	r1, [pc, #40]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b55c:	4313      	orrs	r3, r2
 800b55e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b566:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b56a:	d105      	bne.n	800b578 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b56c:	4b05      	ldr	r3, [pc, #20]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b56e:	68db      	ldr	r3, [r3, #12]
 800b570:	4a04      	ldr	r2, [pc, #16]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b572:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b576:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800b578:	7cbb      	ldrb	r3, [r7, #18]
}
 800b57a:	4618      	mov	r0, r3
 800b57c:	3718      	adds	r7, #24
 800b57e:	46bd      	mov	sp, r7
 800b580:	bd80      	pop	{r7, pc}
 800b582:	bf00      	nop
 800b584:	40021000 	.word	0x40021000

0800b588 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b588:	b580      	push	{r7, lr}
 800b58a:	b082      	sub	sp, #8
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	2b00      	cmp	r3, #0
 800b594:	d101      	bne.n	800b59a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b596:	2301      	movs	r3, #1
 800b598:	e049      	b.n	800b62e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b5a0:	b2db      	uxtb	r3, r3
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d106      	bne.n	800b5b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	2200      	movs	r2, #0
 800b5aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b5ae:	6878      	ldr	r0, [r7, #4]
 800b5b0:	f7fc fcd6 	bl	8007f60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	2202      	movs	r2, #2
 800b5b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	681a      	ldr	r2, [r3, #0]
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	3304      	adds	r3, #4
 800b5c4:	4619      	mov	r1, r3
 800b5c6:	4610      	mov	r0, r2
 800b5c8:	f001 f972 	bl	800c8b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	2201      	movs	r2, #1
 800b5d0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	2201      	movs	r2, #1
 800b5d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	2201      	movs	r2, #1
 800b5e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	2201      	movs	r2, #1
 800b5e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	2201      	movs	r2, #1
 800b5f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	2201      	movs	r2, #1
 800b5f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	2201      	movs	r2, #1
 800b600:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	2201      	movs	r2, #1
 800b608:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	2201      	movs	r2, #1
 800b610:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	2201      	movs	r2, #1
 800b618:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	2201      	movs	r2, #1
 800b620:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	2201      	movs	r2, #1
 800b628:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b62c:	2300      	movs	r3, #0
}
 800b62e:	4618      	mov	r0, r3
 800b630:	3708      	adds	r7, #8
 800b632:	46bd      	mov	sp, r7
 800b634:	bd80      	pop	{r7, pc}
	...

0800b638 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800b638:	b480      	push	{r7}
 800b63a:	b085      	sub	sp, #20
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b646:	b2db      	uxtb	r3, r3
 800b648:	2b01      	cmp	r3, #1
 800b64a:	d001      	beq.n	800b650 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800b64c:	2301      	movs	r3, #1
 800b64e:	e04c      	b.n	800b6ea <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	2202      	movs	r2, #2
 800b654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	4a26      	ldr	r2, [pc, #152]	@ (800b6f8 <HAL_TIM_Base_Start+0xc0>)
 800b65e:	4293      	cmp	r3, r2
 800b660:	d022      	beq.n	800b6a8 <HAL_TIM_Base_Start+0x70>
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b66a:	d01d      	beq.n	800b6a8 <HAL_TIM_Base_Start+0x70>
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	4a22      	ldr	r2, [pc, #136]	@ (800b6fc <HAL_TIM_Base_Start+0xc4>)
 800b672:	4293      	cmp	r3, r2
 800b674:	d018      	beq.n	800b6a8 <HAL_TIM_Base_Start+0x70>
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	4a21      	ldr	r2, [pc, #132]	@ (800b700 <HAL_TIM_Base_Start+0xc8>)
 800b67c:	4293      	cmp	r3, r2
 800b67e:	d013      	beq.n	800b6a8 <HAL_TIM_Base_Start+0x70>
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	4a1f      	ldr	r2, [pc, #124]	@ (800b704 <HAL_TIM_Base_Start+0xcc>)
 800b686:	4293      	cmp	r3, r2
 800b688:	d00e      	beq.n	800b6a8 <HAL_TIM_Base_Start+0x70>
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	4a1e      	ldr	r2, [pc, #120]	@ (800b708 <HAL_TIM_Base_Start+0xd0>)
 800b690:	4293      	cmp	r3, r2
 800b692:	d009      	beq.n	800b6a8 <HAL_TIM_Base_Start+0x70>
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	4a1c      	ldr	r2, [pc, #112]	@ (800b70c <HAL_TIM_Base_Start+0xd4>)
 800b69a:	4293      	cmp	r3, r2
 800b69c:	d004      	beq.n	800b6a8 <HAL_TIM_Base_Start+0x70>
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	4a1b      	ldr	r2, [pc, #108]	@ (800b710 <HAL_TIM_Base_Start+0xd8>)
 800b6a4:	4293      	cmp	r3, r2
 800b6a6:	d115      	bne.n	800b6d4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	689a      	ldr	r2, [r3, #8]
 800b6ae:	4b19      	ldr	r3, [pc, #100]	@ (800b714 <HAL_TIM_Base_Start+0xdc>)
 800b6b0:	4013      	ands	r3, r2
 800b6b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	2b06      	cmp	r3, #6
 800b6b8:	d015      	beq.n	800b6e6 <HAL_TIM_Base_Start+0xae>
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b6c0:	d011      	beq.n	800b6e6 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	681a      	ldr	r2, [r3, #0]
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	f042 0201 	orr.w	r2, r2, #1
 800b6d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b6d2:	e008      	b.n	800b6e6 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	681a      	ldr	r2, [r3, #0]
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	f042 0201 	orr.w	r2, r2, #1
 800b6e2:	601a      	str	r2, [r3, #0]
 800b6e4:	e000      	b.n	800b6e8 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b6e6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b6e8:	2300      	movs	r3, #0
}
 800b6ea:	4618      	mov	r0, r3
 800b6ec:	3714      	adds	r7, #20
 800b6ee:	46bd      	mov	sp, r7
 800b6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f4:	4770      	bx	lr
 800b6f6:	bf00      	nop
 800b6f8:	40012c00 	.word	0x40012c00
 800b6fc:	40000400 	.word	0x40000400
 800b700:	40000800 	.word	0x40000800
 800b704:	40000c00 	.word	0x40000c00
 800b708:	40013400 	.word	0x40013400
 800b70c:	40014000 	.word	0x40014000
 800b710:	40015000 	.word	0x40015000
 800b714:	00010007 	.word	0x00010007

0800b718 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b718:	b480      	push	{r7}
 800b71a:	b085      	sub	sp, #20
 800b71c:	af00      	add	r7, sp, #0
 800b71e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b726:	b2db      	uxtb	r3, r3
 800b728:	2b01      	cmp	r3, #1
 800b72a:	d001      	beq.n	800b730 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b72c:	2301      	movs	r3, #1
 800b72e:	e054      	b.n	800b7da <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	2202      	movs	r2, #2
 800b734:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	68da      	ldr	r2, [r3, #12]
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	f042 0201 	orr.w	r2, r2, #1
 800b746:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	4a26      	ldr	r2, [pc, #152]	@ (800b7e8 <HAL_TIM_Base_Start_IT+0xd0>)
 800b74e:	4293      	cmp	r3, r2
 800b750:	d022      	beq.n	800b798 <HAL_TIM_Base_Start_IT+0x80>
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b75a:	d01d      	beq.n	800b798 <HAL_TIM_Base_Start_IT+0x80>
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	4a22      	ldr	r2, [pc, #136]	@ (800b7ec <HAL_TIM_Base_Start_IT+0xd4>)
 800b762:	4293      	cmp	r3, r2
 800b764:	d018      	beq.n	800b798 <HAL_TIM_Base_Start_IT+0x80>
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	4a21      	ldr	r2, [pc, #132]	@ (800b7f0 <HAL_TIM_Base_Start_IT+0xd8>)
 800b76c:	4293      	cmp	r3, r2
 800b76e:	d013      	beq.n	800b798 <HAL_TIM_Base_Start_IT+0x80>
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	4a1f      	ldr	r2, [pc, #124]	@ (800b7f4 <HAL_TIM_Base_Start_IT+0xdc>)
 800b776:	4293      	cmp	r3, r2
 800b778:	d00e      	beq.n	800b798 <HAL_TIM_Base_Start_IT+0x80>
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	4a1e      	ldr	r2, [pc, #120]	@ (800b7f8 <HAL_TIM_Base_Start_IT+0xe0>)
 800b780:	4293      	cmp	r3, r2
 800b782:	d009      	beq.n	800b798 <HAL_TIM_Base_Start_IT+0x80>
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	4a1c      	ldr	r2, [pc, #112]	@ (800b7fc <HAL_TIM_Base_Start_IT+0xe4>)
 800b78a:	4293      	cmp	r3, r2
 800b78c:	d004      	beq.n	800b798 <HAL_TIM_Base_Start_IT+0x80>
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	4a1b      	ldr	r2, [pc, #108]	@ (800b800 <HAL_TIM_Base_Start_IT+0xe8>)
 800b794:	4293      	cmp	r3, r2
 800b796:	d115      	bne.n	800b7c4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	689a      	ldr	r2, [r3, #8]
 800b79e:	4b19      	ldr	r3, [pc, #100]	@ (800b804 <HAL_TIM_Base_Start_IT+0xec>)
 800b7a0:	4013      	ands	r3, r2
 800b7a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	2b06      	cmp	r3, #6
 800b7a8:	d015      	beq.n	800b7d6 <HAL_TIM_Base_Start_IT+0xbe>
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b7b0:	d011      	beq.n	800b7d6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	681a      	ldr	r2, [r3, #0]
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	f042 0201 	orr.w	r2, r2, #1
 800b7c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b7c2:	e008      	b.n	800b7d6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	681a      	ldr	r2, [r3, #0]
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	f042 0201 	orr.w	r2, r2, #1
 800b7d2:	601a      	str	r2, [r3, #0]
 800b7d4:	e000      	b.n	800b7d8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b7d6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b7d8:	2300      	movs	r3, #0
}
 800b7da:	4618      	mov	r0, r3
 800b7dc:	3714      	adds	r7, #20
 800b7de:	46bd      	mov	sp, r7
 800b7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e4:	4770      	bx	lr
 800b7e6:	bf00      	nop
 800b7e8:	40012c00 	.word	0x40012c00
 800b7ec:	40000400 	.word	0x40000400
 800b7f0:	40000800 	.word	0x40000800
 800b7f4:	40000c00 	.word	0x40000c00
 800b7f8:	40013400 	.word	0x40013400
 800b7fc:	40014000 	.word	0x40014000
 800b800:	40015000 	.word	0x40015000
 800b804:	00010007 	.word	0x00010007

0800b808 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800b808:	b480      	push	{r7}
 800b80a:	b083      	sub	sp, #12
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	68da      	ldr	r2, [r3, #12]
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	f022 0201 	bic.w	r2, r2, #1
 800b81e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	6a1a      	ldr	r2, [r3, #32]
 800b826:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b82a:	4013      	ands	r3, r2
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d10f      	bne.n	800b850 <HAL_TIM_Base_Stop_IT+0x48>
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	6a1a      	ldr	r2, [r3, #32]
 800b836:	f244 4344 	movw	r3, #17476	@ 0x4444
 800b83a:	4013      	ands	r3, r2
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d107      	bne.n	800b850 <HAL_TIM_Base_Stop_IT+0x48>
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	681a      	ldr	r2, [r3, #0]
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	f022 0201 	bic.w	r2, r2, #1
 800b84e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	2201      	movs	r2, #1
 800b854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800b858:	2300      	movs	r3, #0
}
 800b85a:	4618      	mov	r0, r3
 800b85c:	370c      	adds	r7, #12
 800b85e:	46bd      	mov	sp, r7
 800b860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b864:	4770      	bx	lr

0800b866 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b866:	b580      	push	{r7, lr}
 800b868:	b082      	sub	sp, #8
 800b86a:	af00      	add	r7, sp, #0
 800b86c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	2b00      	cmp	r3, #0
 800b872:	d101      	bne.n	800b878 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b874:	2301      	movs	r3, #1
 800b876:	e049      	b.n	800b90c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b87e:	b2db      	uxtb	r3, r3
 800b880:	2b00      	cmp	r3, #0
 800b882:	d106      	bne.n	800b892 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	2200      	movs	r2, #0
 800b888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b88c:	6878      	ldr	r0, [r7, #4]
 800b88e:	f7fc fadf 	bl	8007e50 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	2202      	movs	r2, #2
 800b896:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	681a      	ldr	r2, [r3, #0]
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	3304      	adds	r3, #4
 800b8a2:	4619      	mov	r1, r3
 800b8a4:	4610      	mov	r0, r2
 800b8a6:	f001 f803 	bl	800c8b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	2201      	movs	r2, #1
 800b8ae:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	2201      	movs	r2, #1
 800b8b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	2201      	movs	r2, #1
 800b8be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	2201      	movs	r2, #1
 800b8c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	2201      	movs	r2, #1
 800b8ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	2201      	movs	r2, #1
 800b8d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	2201      	movs	r2, #1
 800b8de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	2201      	movs	r2, #1
 800b8e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	2201      	movs	r2, #1
 800b8ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	2201      	movs	r2, #1
 800b8f6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	2201      	movs	r2, #1
 800b8fe:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	2201      	movs	r2, #1
 800b906:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b90a:	2300      	movs	r3, #0
}
 800b90c:	4618      	mov	r0, r3
 800b90e:	3708      	adds	r7, #8
 800b910:	46bd      	mov	sp, r7
 800b912:	bd80      	pop	{r7, pc}

0800b914 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b914:	b580      	push	{r7, lr}
 800b916:	b084      	sub	sp, #16
 800b918:	af00      	add	r7, sp, #0
 800b91a:	6078      	str	r0, [r7, #4]
 800b91c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b91e:	683b      	ldr	r3, [r7, #0]
 800b920:	2b00      	cmp	r3, #0
 800b922:	d109      	bne.n	800b938 <HAL_TIM_PWM_Start+0x24>
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b92a:	b2db      	uxtb	r3, r3
 800b92c:	2b01      	cmp	r3, #1
 800b92e:	bf14      	ite	ne
 800b930:	2301      	movne	r3, #1
 800b932:	2300      	moveq	r3, #0
 800b934:	b2db      	uxtb	r3, r3
 800b936:	e03c      	b.n	800b9b2 <HAL_TIM_PWM_Start+0x9e>
 800b938:	683b      	ldr	r3, [r7, #0]
 800b93a:	2b04      	cmp	r3, #4
 800b93c:	d109      	bne.n	800b952 <HAL_TIM_PWM_Start+0x3e>
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b944:	b2db      	uxtb	r3, r3
 800b946:	2b01      	cmp	r3, #1
 800b948:	bf14      	ite	ne
 800b94a:	2301      	movne	r3, #1
 800b94c:	2300      	moveq	r3, #0
 800b94e:	b2db      	uxtb	r3, r3
 800b950:	e02f      	b.n	800b9b2 <HAL_TIM_PWM_Start+0x9e>
 800b952:	683b      	ldr	r3, [r7, #0]
 800b954:	2b08      	cmp	r3, #8
 800b956:	d109      	bne.n	800b96c <HAL_TIM_PWM_Start+0x58>
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b95e:	b2db      	uxtb	r3, r3
 800b960:	2b01      	cmp	r3, #1
 800b962:	bf14      	ite	ne
 800b964:	2301      	movne	r3, #1
 800b966:	2300      	moveq	r3, #0
 800b968:	b2db      	uxtb	r3, r3
 800b96a:	e022      	b.n	800b9b2 <HAL_TIM_PWM_Start+0x9e>
 800b96c:	683b      	ldr	r3, [r7, #0]
 800b96e:	2b0c      	cmp	r3, #12
 800b970:	d109      	bne.n	800b986 <HAL_TIM_PWM_Start+0x72>
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b978:	b2db      	uxtb	r3, r3
 800b97a:	2b01      	cmp	r3, #1
 800b97c:	bf14      	ite	ne
 800b97e:	2301      	movne	r3, #1
 800b980:	2300      	moveq	r3, #0
 800b982:	b2db      	uxtb	r3, r3
 800b984:	e015      	b.n	800b9b2 <HAL_TIM_PWM_Start+0x9e>
 800b986:	683b      	ldr	r3, [r7, #0]
 800b988:	2b10      	cmp	r3, #16
 800b98a:	d109      	bne.n	800b9a0 <HAL_TIM_PWM_Start+0x8c>
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b992:	b2db      	uxtb	r3, r3
 800b994:	2b01      	cmp	r3, #1
 800b996:	bf14      	ite	ne
 800b998:	2301      	movne	r3, #1
 800b99a:	2300      	moveq	r3, #0
 800b99c:	b2db      	uxtb	r3, r3
 800b99e:	e008      	b.n	800b9b2 <HAL_TIM_PWM_Start+0x9e>
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800b9a6:	b2db      	uxtb	r3, r3
 800b9a8:	2b01      	cmp	r3, #1
 800b9aa:	bf14      	ite	ne
 800b9ac:	2301      	movne	r3, #1
 800b9ae:	2300      	moveq	r3, #0
 800b9b0:	b2db      	uxtb	r3, r3
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d001      	beq.n	800b9ba <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800b9b6:	2301      	movs	r3, #1
 800b9b8:	e0a6      	b.n	800bb08 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b9ba:	683b      	ldr	r3, [r7, #0]
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d104      	bne.n	800b9ca <HAL_TIM_PWM_Start+0xb6>
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	2202      	movs	r2, #2
 800b9c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b9c8:	e023      	b.n	800ba12 <HAL_TIM_PWM_Start+0xfe>
 800b9ca:	683b      	ldr	r3, [r7, #0]
 800b9cc:	2b04      	cmp	r3, #4
 800b9ce:	d104      	bne.n	800b9da <HAL_TIM_PWM_Start+0xc6>
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	2202      	movs	r2, #2
 800b9d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b9d8:	e01b      	b.n	800ba12 <HAL_TIM_PWM_Start+0xfe>
 800b9da:	683b      	ldr	r3, [r7, #0]
 800b9dc:	2b08      	cmp	r3, #8
 800b9de:	d104      	bne.n	800b9ea <HAL_TIM_PWM_Start+0xd6>
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	2202      	movs	r2, #2
 800b9e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b9e8:	e013      	b.n	800ba12 <HAL_TIM_PWM_Start+0xfe>
 800b9ea:	683b      	ldr	r3, [r7, #0]
 800b9ec:	2b0c      	cmp	r3, #12
 800b9ee:	d104      	bne.n	800b9fa <HAL_TIM_PWM_Start+0xe6>
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	2202      	movs	r2, #2
 800b9f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b9f8:	e00b      	b.n	800ba12 <HAL_TIM_PWM_Start+0xfe>
 800b9fa:	683b      	ldr	r3, [r7, #0]
 800b9fc:	2b10      	cmp	r3, #16
 800b9fe:	d104      	bne.n	800ba0a <HAL_TIM_PWM_Start+0xf6>
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	2202      	movs	r2, #2
 800ba04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ba08:	e003      	b.n	800ba12 <HAL_TIM_PWM_Start+0xfe>
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	2202      	movs	r2, #2
 800ba0e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	2201      	movs	r2, #1
 800ba18:	6839      	ldr	r1, [r7, #0]
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	f001 fcec 	bl	800d3f8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	4a3a      	ldr	r2, [pc, #232]	@ (800bb10 <HAL_TIM_PWM_Start+0x1fc>)
 800ba26:	4293      	cmp	r3, r2
 800ba28:	d018      	beq.n	800ba5c <HAL_TIM_PWM_Start+0x148>
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	4a39      	ldr	r2, [pc, #228]	@ (800bb14 <HAL_TIM_PWM_Start+0x200>)
 800ba30:	4293      	cmp	r3, r2
 800ba32:	d013      	beq.n	800ba5c <HAL_TIM_PWM_Start+0x148>
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	4a37      	ldr	r2, [pc, #220]	@ (800bb18 <HAL_TIM_PWM_Start+0x204>)
 800ba3a:	4293      	cmp	r3, r2
 800ba3c:	d00e      	beq.n	800ba5c <HAL_TIM_PWM_Start+0x148>
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	4a36      	ldr	r2, [pc, #216]	@ (800bb1c <HAL_TIM_PWM_Start+0x208>)
 800ba44:	4293      	cmp	r3, r2
 800ba46:	d009      	beq.n	800ba5c <HAL_TIM_PWM_Start+0x148>
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	4a34      	ldr	r2, [pc, #208]	@ (800bb20 <HAL_TIM_PWM_Start+0x20c>)
 800ba4e:	4293      	cmp	r3, r2
 800ba50:	d004      	beq.n	800ba5c <HAL_TIM_PWM_Start+0x148>
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	4a33      	ldr	r2, [pc, #204]	@ (800bb24 <HAL_TIM_PWM_Start+0x210>)
 800ba58:	4293      	cmp	r3, r2
 800ba5a:	d101      	bne.n	800ba60 <HAL_TIM_PWM_Start+0x14c>
 800ba5c:	2301      	movs	r3, #1
 800ba5e:	e000      	b.n	800ba62 <HAL_TIM_PWM_Start+0x14e>
 800ba60:	2300      	movs	r3, #0
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d007      	beq.n	800ba76 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ba74:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	4a25      	ldr	r2, [pc, #148]	@ (800bb10 <HAL_TIM_PWM_Start+0x1fc>)
 800ba7c:	4293      	cmp	r3, r2
 800ba7e:	d022      	beq.n	800bac6 <HAL_TIM_PWM_Start+0x1b2>
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba88:	d01d      	beq.n	800bac6 <HAL_TIM_PWM_Start+0x1b2>
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	4a26      	ldr	r2, [pc, #152]	@ (800bb28 <HAL_TIM_PWM_Start+0x214>)
 800ba90:	4293      	cmp	r3, r2
 800ba92:	d018      	beq.n	800bac6 <HAL_TIM_PWM_Start+0x1b2>
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	4a24      	ldr	r2, [pc, #144]	@ (800bb2c <HAL_TIM_PWM_Start+0x218>)
 800ba9a:	4293      	cmp	r3, r2
 800ba9c:	d013      	beq.n	800bac6 <HAL_TIM_PWM_Start+0x1b2>
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	4a23      	ldr	r2, [pc, #140]	@ (800bb30 <HAL_TIM_PWM_Start+0x21c>)
 800baa4:	4293      	cmp	r3, r2
 800baa6:	d00e      	beq.n	800bac6 <HAL_TIM_PWM_Start+0x1b2>
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	4a19      	ldr	r2, [pc, #100]	@ (800bb14 <HAL_TIM_PWM_Start+0x200>)
 800baae:	4293      	cmp	r3, r2
 800bab0:	d009      	beq.n	800bac6 <HAL_TIM_PWM_Start+0x1b2>
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	4a18      	ldr	r2, [pc, #96]	@ (800bb18 <HAL_TIM_PWM_Start+0x204>)
 800bab8:	4293      	cmp	r3, r2
 800baba:	d004      	beq.n	800bac6 <HAL_TIM_PWM_Start+0x1b2>
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	4a18      	ldr	r2, [pc, #96]	@ (800bb24 <HAL_TIM_PWM_Start+0x210>)
 800bac2:	4293      	cmp	r3, r2
 800bac4:	d115      	bne.n	800baf2 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	689a      	ldr	r2, [r3, #8]
 800bacc:	4b19      	ldr	r3, [pc, #100]	@ (800bb34 <HAL_TIM_PWM_Start+0x220>)
 800bace:	4013      	ands	r3, r2
 800bad0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	2b06      	cmp	r3, #6
 800bad6:	d015      	beq.n	800bb04 <HAL_TIM_PWM_Start+0x1f0>
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bade:	d011      	beq.n	800bb04 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	681a      	ldr	r2, [r3, #0]
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	f042 0201 	orr.w	r2, r2, #1
 800baee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800baf0:	e008      	b.n	800bb04 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	681a      	ldr	r2, [r3, #0]
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	f042 0201 	orr.w	r2, r2, #1
 800bb00:	601a      	str	r2, [r3, #0]
 800bb02:	e000      	b.n	800bb06 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bb04:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800bb06:	2300      	movs	r3, #0
}
 800bb08:	4618      	mov	r0, r3
 800bb0a:	3710      	adds	r7, #16
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	bd80      	pop	{r7, pc}
 800bb10:	40012c00 	.word	0x40012c00
 800bb14:	40013400 	.word	0x40013400
 800bb18:	40014000 	.word	0x40014000
 800bb1c:	40014400 	.word	0x40014400
 800bb20:	40014800 	.word	0x40014800
 800bb24:	40015000 	.word	0x40015000
 800bb28:	40000400 	.word	0x40000400
 800bb2c:	40000800 	.word	0x40000800
 800bb30:	40000c00 	.word	0x40000c00
 800bb34:	00010007 	.word	0x00010007

0800bb38 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b082      	sub	sp, #8
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	6078      	str	r0, [r7, #4]
 800bb40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	2200      	movs	r2, #0
 800bb48:	6839      	ldr	r1, [r7, #0]
 800bb4a:	4618      	mov	r0, r3
 800bb4c:	f001 fc54 	bl	800d3f8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	4a40      	ldr	r2, [pc, #256]	@ (800bc58 <HAL_TIM_PWM_Stop+0x120>)
 800bb56:	4293      	cmp	r3, r2
 800bb58:	d018      	beq.n	800bb8c <HAL_TIM_PWM_Stop+0x54>
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	4a3f      	ldr	r2, [pc, #252]	@ (800bc5c <HAL_TIM_PWM_Stop+0x124>)
 800bb60:	4293      	cmp	r3, r2
 800bb62:	d013      	beq.n	800bb8c <HAL_TIM_PWM_Stop+0x54>
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	4a3d      	ldr	r2, [pc, #244]	@ (800bc60 <HAL_TIM_PWM_Stop+0x128>)
 800bb6a:	4293      	cmp	r3, r2
 800bb6c:	d00e      	beq.n	800bb8c <HAL_TIM_PWM_Stop+0x54>
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	4a3c      	ldr	r2, [pc, #240]	@ (800bc64 <HAL_TIM_PWM_Stop+0x12c>)
 800bb74:	4293      	cmp	r3, r2
 800bb76:	d009      	beq.n	800bb8c <HAL_TIM_PWM_Stop+0x54>
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	4a3a      	ldr	r2, [pc, #232]	@ (800bc68 <HAL_TIM_PWM_Stop+0x130>)
 800bb7e:	4293      	cmp	r3, r2
 800bb80:	d004      	beq.n	800bb8c <HAL_TIM_PWM_Stop+0x54>
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	4a39      	ldr	r2, [pc, #228]	@ (800bc6c <HAL_TIM_PWM_Stop+0x134>)
 800bb88:	4293      	cmp	r3, r2
 800bb8a:	d101      	bne.n	800bb90 <HAL_TIM_PWM_Stop+0x58>
 800bb8c:	2301      	movs	r3, #1
 800bb8e:	e000      	b.n	800bb92 <HAL_TIM_PWM_Stop+0x5a>
 800bb90:	2300      	movs	r3, #0
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d017      	beq.n	800bbc6 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	6a1a      	ldr	r2, [r3, #32]
 800bb9c:	f241 1311 	movw	r3, #4369	@ 0x1111
 800bba0:	4013      	ands	r3, r2
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d10f      	bne.n	800bbc6 <HAL_TIM_PWM_Stop+0x8e>
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	6a1a      	ldr	r2, [r3, #32]
 800bbac:	f244 4344 	movw	r3, #17476	@ 0x4444
 800bbb0:	4013      	ands	r3, r2
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d107      	bne.n	800bbc6 <HAL_TIM_PWM_Stop+0x8e>
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800bbc4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	6a1a      	ldr	r2, [r3, #32]
 800bbcc:	f241 1311 	movw	r3, #4369	@ 0x1111
 800bbd0:	4013      	ands	r3, r2
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d10f      	bne.n	800bbf6 <HAL_TIM_PWM_Stop+0xbe>
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	6a1a      	ldr	r2, [r3, #32]
 800bbdc:	f244 4344 	movw	r3, #17476	@ 0x4444
 800bbe0:	4013      	ands	r3, r2
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d107      	bne.n	800bbf6 <HAL_TIM_PWM_Stop+0xbe>
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	681a      	ldr	r2, [r3, #0]
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	f022 0201 	bic.w	r2, r2, #1
 800bbf4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800bbf6:	683b      	ldr	r3, [r7, #0]
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d104      	bne.n	800bc06 <HAL_TIM_PWM_Stop+0xce>
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	2201      	movs	r2, #1
 800bc00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bc04:	e023      	b.n	800bc4e <HAL_TIM_PWM_Stop+0x116>
 800bc06:	683b      	ldr	r3, [r7, #0]
 800bc08:	2b04      	cmp	r3, #4
 800bc0a:	d104      	bne.n	800bc16 <HAL_TIM_PWM_Stop+0xde>
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	2201      	movs	r2, #1
 800bc10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bc14:	e01b      	b.n	800bc4e <HAL_TIM_PWM_Stop+0x116>
 800bc16:	683b      	ldr	r3, [r7, #0]
 800bc18:	2b08      	cmp	r3, #8
 800bc1a:	d104      	bne.n	800bc26 <HAL_TIM_PWM_Stop+0xee>
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	2201      	movs	r2, #1
 800bc20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bc24:	e013      	b.n	800bc4e <HAL_TIM_PWM_Stop+0x116>
 800bc26:	683b      	ldr	r3, [r7, #0]
 800bc28:	2b0c      	cmp	r3, #12
 800bc2a:	d104      	bne.n	800bc36 <HAL_TIM_PWM_Stop+0xfe>
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	2201      	movs	r2, #1
 800bc30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bc34:	e00b      	b.n	800bc4e <HAL_TIM_PWM_Stop+0x116>
 800bc36:	683b      	ldr	r3, [r7, #0]
 800bc38:	2b10      	cmp	r3, #16
 800bc3a:	d104      	bne.n	800bc46 <HAL_TIM_PWM_Stop+0x10e>
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	2201      	movs	r2, #1
 800bc40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bc44:	e003      	b.n	800bc4e <HAL_TIM_PWM_Stop+0x116>
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	2201      	movs	r2, #1
 800bc4a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800bc4e:	2300      	movs	r3, #0
}
 800bc50:	4618      	mov	r0, r3
 800bc52:	3708      	adds	r7, #8
 800bc54:	46bd      	mov	sp, r7
 800bc56:	bd80      	pop	{r7, pc}
 800bc58:	40012c00 	.word	0x40012c00
 800bc5c:	40013400 	.word	0x40013400
 800bc60:	40014000 	.word	0x40014000
 800bc64:	40014400 	.word	0x40014400
 800bc68:	40014800 	.word	0x40014800
 800bc6c:	40015000 	.word	0x40015000

0800bc70 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800bc70:	b580      	push	{r7, lr}
 800bc72:	b082      	sub	sp, #8
 800bc74:	af00      	add	r7, sp, #0
 800bc76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d101      	bne.n	800bc82 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800bc7e:	2301      	movs	r3, #1
 800bc80:	e049      	b.n	800bd16 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bc88:	b2db      	uxtb	r3, r3
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d106      	bne.n	800bc9c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	2200      	movs	r2, #0
 800bc92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800bc96:	6878      	ldr	r0, [r7, #4]
 800bc98:	f7fc f8fa 	bl	8007e90 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	2202      	movs	r2, #2
 800bca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	681a      	ldr	r2, [r3, #0]
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	3304      	adds	r3, #4
 800bcac:	4619      	mov	r1, r3
 800bcae:	4610      	mov	r0, r2
 800bcb0:	f000 fdfe 	bl	800c8b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	2201      	movs	r2, #1
 800bcb8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	2201      	movs	r2, #1
 800bcc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	2201      	movs	r2, #1
 800bcc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	2201      	movs	r2, #1
 800bcd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	2201      	movs	r2, #1
 800bcd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	2201      	movs	r2, #1
 800bce0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	2201      	movs	r2, #1
 800bce8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	2201      	movs	r2, #1
 800bcf0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	2201      	movs	r2, #1
 800bcf8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	2201      	movs	r2, #1
 800bd00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	2201      	movs	r2, #1
 800bd08:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	2201      	movs	r2, #1
 800bd10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bd14:	2300      	movs	r3, #0
}
 800bd16:	4618      	mov	r0, r3
 800bd18:	3708      	adds	r7, #8
 800bd1a:	46bd      	mov	sp, r7
 800bd1c:	bd80      	pop	{r7, pc}
	...

0800bd20 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bd20:	b580      	push	{r7, lr}
 800bd22:	b084      	sub	sp, #16
 800bd24:	af00      	add	r7, sp, #0
 800bd26:	6078      	str	r0, [r7, #4]
 800bd28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bd2a:	2300      	movs	r3, #0
 800bd2c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800bd2e:	683b      	ldr	r3, [r7, #0]
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d104      	bne.n	800bd3e <HAL_TIM_IC_Start_IT+0x1e>
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800bd3a:	b2db      	uxtb	r3, r3
 800bd3c:	e023      	b.n	800bd86 <HAL_TIM_IC_Start_IT+0x66>
 800bd3e:	683b      	ldr	r3, [r7, #0]
 800bd40:	2b04      	cmp	r3, #4
 800bd42:	d104      	bne.n	800bd4e <HAL_TIM_IC_Start_IT+0x2e>
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800bd4a:	b2db      	uxtb	r3, r3
 800bd4c:	e01b      	b.n	800bd86 <HAL_TIM_IC_Start_IT+0x66>
 800bd4e:	683b      	ldr	r3, [r7, #0]
 800bd50:	2b08      	cmp	r3, #8
 800bd52:	d104      	bne.n	800bd5e <HAL_TIM_IC_Start_IT+0x3e>
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bd5a:	b2db      	uxtb	r3, r3
 800bd5c:	e013      	b.n	800bd86 <HAL_TIM_IC_Start_IT+0x66>
 800bd5e:	683b      	ldr	r3, [r7, #0]
 800bd60:	2b0c      	cmp	r3, #12
 800bd62:	d104      	bne.n	800bd6e <HAL_TIM_IC_Start_IT+0x4e>
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bd6a:	b2db      	uxtb	r3, r3
 800bd6c:	e00b      	b.n	800bd86 <HAL_TIM_IC_Start_IT+0x66>
 800bd6e:	683b      	ldr	r3, [r7, #0]
 800bd70:	2b10      	cmp	r3, #16
 800bd72:	d104      	bne.n	800bd7e <HAL_TIM_IC_Start_IT+0x5e>
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bd7a:	b2db      	uxtb	r3, r3
 800bd7c:	e003      	b.n	800bd86 <HAL_TIM_IC_Start_IT+0x66>
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800bd84:	b2db      	uxtb	r3, r3
 800bd86:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800bd88:	683b      	ldr	r3, [r7, #0]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d104      	bne.n	800bd98 <HAL_TIM_IC_Start_IT+0x78>
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bd94:	b2db      	uxtb	r3, r3
 800bd96:	e013      	b.n	800bdc0 <HAL_TIM_IC_Start_IT+0xa0>
 800bd98:	683b      	ldr	r3, [r7, #0]
 800bd9a:	2b04      	cmp	r3, #4
 800bd9c:	d104      	bne.n	800bda8 <HAL_TIM_IC_Start_IT+0x88>
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bda4:	b2db      	uxtb	r3, r3
 800bda6:	e00b      	b.n	800bdc0 <HAL_TIM_IC_Start_IT+0xa0>
 800bda8:	683b      	ldr	r3, [r7, #0]
 800bdaa:	2b08      	cmp	r3, #8
 800bdac:	d104      	bne.n	800bdb8 <HAL_TIM_IC_Start_IT+0x98>
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800bdb4:	b2db      	uxtb	r3, r3
 800bdb6:	e003      	b.n	800bdc0 <HAL_TIM_IC_Start_IT+0xa0>
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800bdbe:	b2db      	uxtb	r3, r3
 800bdc0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800bdc2:	7bbb      	ldrb	r3, [r7, #14]
 800bdc4:	2b01      	cmp	r3, #1
 800bdc6:	d102      	bne.n	800bdce <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800bdc8:	7b7b      	ldrb	r3, [r7, #13]
 800bdca:	2b01      	cmp	r3, #1
 800bdcc:	d001      	beq.n	800bdd2 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800bdce:	2301      	movs	r3, #1
 800bdd0:	e0e2      	b.n	800bf98 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bdd2:	683b      	ldr	r3, [r7, #0]
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d104      	bne.n	800bde2 <HAL_TIM_IC_Start_IT+0xc2>
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	2202      	movs	r2, #2
 800bddc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bde0:	e023      	b.n	800be2a <HAL_TIM_IC_Start_IT+0x10a>
 800bde2:	683b      	ldr	r3, [r7, #0]
 800bde4:	2b04      	cmp	r3, #4
 800bde6:	d104      	bne.n	800bdf2 <HAL_TIM_IC_Start_IT+0xd2>
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	2202      	movs	r2, #2
 800bdec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bdf0:	e01b      	b.n	800be2a <HAL_TIM_IC_Start_IT+0x10a>
 800bdf2:	683b      	ldr	r3, [r7, #0]
 800bdf4:	2b08      	cmp	r3, #8
 800bdf6:	d104      	bne.n	800be02 <HAL_TIM_IC_Start_IT+0xe2>
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	2202      	movs	r2, #2
 800bdfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800be00:	e013      	b.n	800be2a <HAL_TIM_IC_Start_IT+0x10a>
 800be02:	683b      	ldr	r3, [r7, #0]
 800be04:	2b0c      	cmp	r3, #12
 800be06:	d104      	bne.n	800be12 <HAL_TIM_IC_Start_IT+0xf2>
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	2202      	movs	r2, #2
 800be0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800be10:	e00b      	b.n	800be2a <HAL_TIM_IC_Start_IT+0x10a>
 800be12:	683b      	ldr	r3, [r7, #0]
 800be14:	2b10      	cmp	r3, #16
 800be16:	d104      	bne.n	800be22 <HAL_TIM_IC_Start_IT+0x102>
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	2202      	movs	r2, #2
 800be1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800be20:	e003      	b.n	800be2a <HAL_TIM_IC_Start_IT+0x10a>
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	2202      	movs	r2, #2
 800be26:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800be2a:	683b      	ldr	r3, [r7, #0]
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d104      	bne.n	800be3a <HAL_TIM_IC_Start_IT+0x11a>
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	2202      	movs	r2, #2
 800be34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800be38:	e013      	b.n	800be62 <HAL_TIM_IC_Start_IT+0x142>
 800be3a:	683b      	ldr	r3, [r7, #0]
 800be3c:	2b04      	cmp	r3, #4
 800be3e:	d104      	bne.n	800be4a <HAL_TIM_IC_Start_IT+0x12a>
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	2202      	movs	r2, #2
 800be44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800be48:	e00b      	b.n	800be62 <HAL_TIM_IC_Start_IT+0x142>
 800be4a:	683b      	ldr	r3, [r7, #0]
 800be4c:	2b08      	cmp	r3, #8
 800be4e:	d104      	bne.n	800be5a <HAL_TIM_IC_Start_IT+0x13a>
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	2202      	movs	r2, #2
 800be54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800be58:	e003      	b.n	800be62 <HAL_TIM_IC_Start_IT+0x142>
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	2202      	movs	r2, #2
 800be5e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 800be62:	683b      	ldr	r3, [r7, #0]
 800be64:	2b0c      	cmp	r3, #12
 800be66:	d841      	bhi.n	800beec <HAL_TIM_IC_Start_IT+0x1cc>
 800be68:	a201      	add	r2, pc, #4	@ (adr r2, 800be70 <HAL_TIM_IC_Start_IT+0x150>)
 800be6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be6e:	bf00      	nop
 800be70:	0800bea5 	.word	0x0800bea5
 800be74:	0800beed 	.word	0x0800beed
 800be78:	0800beed 	.word	0x0800beed
 800be7c:	0800beed 	.word	0x0800beed
 800be80:	0800beb7 	.word	0x0800beb7
 800be84:	0800beed 	.word	0x0800beed
 800be88:	0800beed 	.word	0x0800beed
 800be8c:	0800beed 	.word	0x0800beed
 800be90:	0800bec9 	.word	0x0800bec9
 800be94:	0800beed 	.word	0x0800beed
 800be98:	0800beed 	.word	0x0800beed
 800be9c:	0800beed 	.word	0x0800beed
 800bea0:	0800bedb 	.word	0x0800bedb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	68da      	ldr	r2, [r3, #12]
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	f042 0202 	orr.w	r2, r2, #2
 800beb2:	60da      	str	r2, [r3, #12]
      break;
 800beb4:	e01d      	b.n	800bef2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	68da      	ldr	r2, [r3, #12]
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	f042 0204 	orr.w	r2, r2, #4
 800bec4:	60da      	str	r2, [r3, #12]
      break;
 800bec6:	e014      	b.n	800bef2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	68da      	ldr	r2, [r3, #12]
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	f042 0208 	orr.w	r2, r2, #8
 800bed6:	60da      	str	r2, [r3, #12]
      break;
 800bed8:	e00b      	b.n	800bef2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	68da      	ldr	r2, [r3, #12]
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	f042 0210 	orr.w	r2, r2, #16
 800bee8:	60da      	str	r2, [r3, #12]
      break;
 800beea:	e002      	b.n	800bef2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800beec:	2301      	movs	r3, #1
 800beee:	73fb      	strb	r3, [r7, #15]
      break;
 800bef0:	bf00      	nop
  }

  if (status == HAL_OK)
 800bef2:	7bfb      	ldrb	r3, [r7, #15]
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d14e      	bne.n	800bf96 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	2201      	movs	r2, #1
 800befe:	6839      	ldr	r1, [r7, #0]
 800bf00:	4618      	mov	r0, r3
 800bf02:	f001 fa79 	bl	800d3f8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	4a25      	ldr	r2, [pc, #148]	@ (800bfa0 <HAL_TIM_IC_Start_IT+0x280>)
 800bf0c:	4293      	cmp	r3, r2
 800bf0e:	d022      	beq.n	800bf56 <HAL_TIM_IC_Start_IT+0x236>
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf18:	d01d      	beq.n	800bf56 <HAL_TIM_IC_Start_IT+0x236>
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	4a21      	ldr	r2, [pc, #132]	@ (800bfa4 <HAL_TIM_IC_Start_IT+0x284>)
 800bf20:	4293      	cmp	r3, r2
 800bf22:	d018      	beq.n	800bf56 <HAL_TIM_IC_Start_IT+0x236>
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	4a1f      	ldr	r2, [pc, #124]	@ (800bfa8 <HAL_TIM_IC_Start_IT+0x288>)
 800bf2a:	4293      	cmp	r3, r2
 800bf2c:	d013      	beq.n	800bf56 <HAL_TIM_IC_Start_IT+0x236>
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	4a1e      	ldr	r2, [pc, #120]	@ (800bfac <HAL_TIM_IC_Start_IT+0x28c>)
 800bf34:	4293      	cmp	r3, r2
 800bf36:	d00e      	beq.n	800bf56 <HAL_TIM_IC_Start_IT+0x236>
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	4a1c      	ldr	r2, [pc, #112]	@ (800bfb0 <HAL_TIM_IC_Start_IT+0x290>)
 800bf3e:	4293      	cmp	r3, r2
 800bf40:	d009      	beq.n	800bf56 <HAL_TIM_IC_Start_IT+0x236>
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	4a1b      	ldr	r2, [pc, #108]	@ (800bfb4 <HAL_TIM_IC_Start_IT+0x294>)
 800bf48:	4293      	cmp	r3, r2
 800bf4a:	d004      	beq.n	800bf56 <HAL_TIM_IC_Start_IT+0x236>
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	4a19      	ldr	r2, [pc, #100]	@ (800bfb8 <HAL_TIM_IC_Start_IT+0x298>)
 800bf52:	4293      	cmp	r3, r2
 800bf54:	d115      	bne.n	800bf82 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	689a      	ldr	r2, [r3, #8]
 800bf5c:	4b17      	ldr	r3, [pc, #92]	@ (800bfbc <HAL_TIM_IC_Start_IT+0x29c>)
 800bf5e:	4013      	ands	r3, r2
 800bf60:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bf62:	68bb      	ldr	r3, [r7, #8]
 800bf64:	2b06      	cmp	r3, #6
 800bf66:	d015      	beq.n	800bf94 <HAL_TIM_IC_Start_IT+0x274>
 800bf68:	68bb      	ldr	r3, [r7, #8]
 800bf6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bf6e:	d011      	beq.n	800bf94 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	681a      	ldr	r2, [r3, #0]
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	f042 0201 	orr.w	r2, r2, #1
 800bf7e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bf80:	e008      	b.n	800bf94 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	681a      	ldr	r2, [r3, #0]
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	f042 0201 	orr.w	r2, r2, #1
 800bf90:	601a      	str	r2, [r3, #0]
 800bf92:	e000      	b.n	800bf96 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bf94:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800bf96:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf98:	4618      	mov	r0, r3
 800bf9a:	3710      	adds	r7, #16
 800bf9c:	46bd      	mov	sp, r7
 800bf9e:	bd80      	pop	{r7, pc}
 800bfa0:	40012c00 	.word	0x40012c00
 800bfa4:	40000400 	.word	0x40000400
 800bfa8:	40000800 	.word	0x40000800
 800bfac:	40000c00 	.word	0x40000c00
 800bfb0:	40013400 	.word	0x40013400
 800bfb4:	40014000 	.word	0x40014000
 800bfb8:	40015000 	.word	0x40015000
 800bfbc:	00010007 	.word	0x00010007

0800bfc0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800bfc0:	b580      	push	{r7, lr}
 800bfc2:	b084      	sub	sp, #16
 800bfc4:	af00      	add	r7, sp, #0
 800bfc6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	68db      	ldr	r3, [r3, #12]
 800bfce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	691b      	ldr	r3, [r3, #16]
 800bfd6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800bfd8:	68bb      	ldr	r3, [r7, #8]
 800bfda:	f003 0302 	and.w	r3, r3, #2
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d020      	beq.n	800c024 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	f003 0302 	and.w	r3, r3, #2
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d01b      	beq.n	800c024 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	f06f 0202 	mvn.w	r2, #2
 800bff4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	2201      	movs	r2, #1
 800bffa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	699b      	ldr	r3, [r3, #24]
 800c002:	f003 0303 	and.w	r3, r3, #3
 800c006:	2b00      	cmp	r3, #0
 800c008:	d003      	beq.n	800c012 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c00a:	6878      	ldr	r0, [r7, #4]
 800c00c:	f7fa fe85 	bl	8006d1a <HAL_TIM_IC_CaptureCallback>
 800c010:	e005      	b.n	800c01e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c012:	6878      	ldr	r0, [r7, #4]
 800c014:	f000 fc2e 	bl	800c874 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c018:	6878      	ldr	r0, [r7, #4]
 800c01a:	f000 fc35 	bl	800c888 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	2200      	movs	r2, #0
 800c022:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c024:	68bb      	ldr	r3, [r7, #8]
 800c026:	f003 0304 	and.w	r3, r3, #4
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d020      	beq.n	800c070 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	f003 0304 	and.w	r3, r3, #4
 800c034:	2b00      	cmp	r3, #0
 800c036:	d01b      	beq.n	800c070 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	f06f 0204 	mvn.w	r2, #4
 800c040:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	2202      	movs	r2, #2
 800c046:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	699b      	ldr	r3, [r3, #24]
 800c04e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c052:	2b00      	cmp	r3, #0
 800c054:	d003      	beq.n	800c05e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c056:	6878      	ldr	r0, [r7, #4]
 800c058:	f7fa fe5f 	bl	8006d1a <HAL_TIM_IC_CaptureCallback>
 800c05c:	e005      	b.n	800c06a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c05e:	6878      	ldr	r0, [r7, #4]
 800c060:	f000 fc08 	bl	800c874 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c064:	6878      	ldr	r0, [r7, #4]
 800c066:	f000 fc0f 	bl	800c888 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	2200      	movs	r2, #0
 800c06e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c070:	68bb      	ldr	r3, [r7, #8]
 800c072:	f003 0308 	and.w	r3, r3, #8
 800c076:	2b00      	cmp	r3, #0
 800c078:	d020      	beq.n	800c0bc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	f003 0308 	and.w	r3, r3, #8
 800c080:	2b00      	cmp	r3, #0
 800c082:	d01b      	beq.n	800c0bc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	f06f 0208 	mvn.w	r2, #8
 800c08c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	2204      	movs	r2, #4
 800c092:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	69db      	ldr	r3, [r3, #28]
 800c09a:	f003 0303 	and.w	r3, r3, #3
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d003      	beq.n	800c0aa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c0a2:	6878      	ldr	r0, [r7, #4]
 800c0a4:	f7fa fe39 	bl	8006d1a <HAL_TIM_IC_CaptureCallback>
 800c0a8:	e005      	b.n	800c0b6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c0aa:	6878      	ldr	r0, [r7, #4]
 800c0ac:	f000 fbe2 	bl	800c874 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c0b0:	6878      	ldr	r0, [r7, #4]
 800c0b2:	f000 fbe9 	bl	800c888 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	2200      	movs	r2, #0
 800c0ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c0bc:	68bb      	ldr	r3, [r7, #8]
 800c0be:	f003 0310 	and.w	r3, r3, #16
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d020      	beq.n	800c108 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	f003 0310 	and.w	r3, r3, #16
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d01b      	beq.n	800c108 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	f06f 0210 	mvn.w	r2, #16
 800c0d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	2208      	movs	r2, #8
 800c0de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	69db      	ldr	r3, [r3, #28]
 800c0e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d003      	beq.n	800c0f6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c0ee:	6878      	ldr	r0, [r7, #4]
 800c0f0:	f7fa fe13 	bl	8006d1a <HAL_TIM_IC_CaptureCallback>
 800c0f4:	e005      	b.n	800c102 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c0f6:	6878      	ldr	r0, [r7, #4]
 800c0f8:	f000 fbbc 	bl	800c874 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c0fc:	6878      	ldr	r0, [r7, #4]
 800c0fe:	f000 fbc3 	bl	800c888 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	2200      	movs	r2, #0
 800c106:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c108:	68bb      	ldr	r3, [r7, #8]
 800c10a:	f003 0301 	and.w	r3, r3, #1
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d00c      	beq.n	800c12c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	f003 0301 	and.w	r3, r3, #1
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d007      	beq.n	800c12c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	f06f 0201 	mvn.w	r2, #1
 800c124:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c126:	6878      	ldr	r0, [r7, #4]
 800c128:	f7fa fe18 	bl	8006d5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c12c:	68bb      	ldr	r3, [r7, #8]
 800c12e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c132:	2b00      	cmp	r3, #0
 800c134:	d104      	bne.n	800c140 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800c136:	68bb      	ldr	r3, [r7, #8]
 800c138:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d00c      	beq.n	800c15a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c146:	2b00      	cmp	r3, #0
 800c148:	d007      	beq.n	800c15a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800c152:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c154:	6878      	ldr	r0, [r7, #4]
 800c156:	f001 faa9 	bl	800d6ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c15a:	68bb      	ldr	r3, [r7, #8]
 800c15c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c160:	2b00      	cmp	r3, #0
 800c162:	d00c      	beq.n	800c17e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d007      	beq.n	800c17e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800c176:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c178:	6878      	ldr	r0, [r7, #4]
 800c17a:	f001 faa1 	bl	800d6c0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c17e:	68bb      	ldr	r3, [r7, #8]
 800c180:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c184:	2b00      	cmp	r3, #0
 800c186:	d00c      	beq.n	800c1a2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d007      	beq.n	800c1a2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c19a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c19c:	6878      	ldr	r0, [r7, #4]
 800c19e:	f000 fb7d 	bl	800c89c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c1a2:	68bb      	ldr	r3, [r7, #8]
 800c1a4:	f003 0320 	and.w	r3, r3, #32
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d00c      	beq.n	800c1c6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	f003 0320 	and.w	r3, r3, #32
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d007      	beq.n	800c1c6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	f06f 0220 	mvn.w	r2, #32
 800c1be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c1c0:	6878      	ldr	r0, [r7, #4]
 800c1c2:	f001 fa69 	bl	800d698 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800c1c6:	68bb      	ldr	r3, [r7, #8]
 800c1c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d00c      	beq.n	800c1ea <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d007      	beq.n	800c1ea <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800c1e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800c1e4:	6878      	ldr	r0, [r7, #4]
 800c1e6:	f001 fa75 	bl	800d6d4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800c1ea:	68bb      	ldr	r3, [r7, #8]
 800c1ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d00c      	beq.n	800c20e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d007      	beq.n	800c20e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800c206:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800c208:	6878      	ldr	r0, [r7, #4]
 800c20a:	f001 fa6d 	bl	800d6e8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800c20e:	68bb      	ldr	r3, [r7, #8]
 800c210:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c214:	2b00      	cmp	r3, #0
 800c216:	d00c      	beq.n	800c232 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d007      	beq.n	800c232 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800c22a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800c22c:	6878      	ldr	r0, [r7, #4]
 800c22e:	f001 fa65 	bl	800d6fc <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800c232:	68bb      	ldr	r3, [r7, #8]
 800c234:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d00c      	beq.n	800c256 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c242:	2b00      	cmp	r3, #0
 800c244:	d007      	beq.n	800c256 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800c24e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800c250:	6878      	ldr	r0, [r7, #4]
 800c252:	f001 fa5d 	bl	800d710 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c256:	bf00      	nop
 800c258:	3710      	adds	r7, #16
 800c25a:	46bd      	mov	sp, r7
 800c25c:	bd80      	pop	{r7, pc}

0800c25e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800c25e:	b580      	push	{r7, lr}
 800c260:	b086      	sub	sp, #24
 800c262:	af00      	add	r7, sp, #0
 800c264:	60f8      	str	r0, [r7, #12]
 800c266:	60b9      	str	r1, [r7, #8]
 800c268:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c26a:	2300      	movs	r3, #0
 800c26c:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c274:	2b01      	cmp	r3, #1
 800c276:	d101      	bne.n	800c27c <HAL_TIM_IC_ConfigChannel+0x1e>
 800c278:	2302      	movs	r3, #2
 800c27a:	e088      	b.n	800c38e <HAL_TIM_IC_ConfigChannel+0x130>
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	2201      	movs	r2, #1
 800c280:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	2b00      	cmp	r3, #0
 800c288:	d11b      	bne.n	800c2c2 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c28e:	68bb      	ldr	r3, [r7, #8]
 800c290:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c292:	68bb      	ldr	r3, [r7, #8]
 800c294:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c296:	68bb      	ldr	r3, [r7, #8]
 800c298:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800c29a:	f000 fee7 	bl	800d06c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	699a      	ldr	r2, [r3, #24]
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	f022 020c 	bic.w	r2, r2, #12
 800c2ac:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	6999      	ldr	r1, [r3, #24]
 800c2b4:	68bb      	ldr	r3, [r7, #8]
 800c2b6:	689a      	ldr	r2, [r3, #8]
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	430a      	orrs	r2, r1
 800c2be:	619a      	str	r2, [r3, #24]
 800c2c0:	e060      	b.n	800c384 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	2b04      	cmp	r3, #4
 800c2c6:	d11c      	bne.n	800c302 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c2cc:	68bb      	ldr	r3, [r7, #8]
 800c2ce:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c2d0:	68bb      	ldr	r3, [r7, #8]
 800c2d2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c2d4:	68bb      	ldr	r3, [r7, #8]
 800c2d6:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800c2d8:	f000 ff6b 	bl	800d1b2 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	699a      	ldr	r2, [r3, #24]
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800c2ea:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	6999      	ldr	r1, [r3, #24]
 800c2f2:	68bb      	ldr	r3, [r7, #8]
 800c2f4:	689b      	ldr	r3, [r3, #8]
 800c2f6:	021a      	lsls	r2, r3, #8
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	430a      	orrs	r2, r1
 800c2fe:	619a      	str	r2, [r3, #24]
 800c300:	e040      	b.n	800c384 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	2b08      	cmp	r3, #8
 800c306:	d11b      	bne.n	800c340 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c30c:	68bb      	ldr	r3, [r7, #8]
 800c30e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c310:	68bb      	ldr	r3, [r7, #8]
 800c312:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c314:	68bb      	ldr	r3, [r7, #8]
 800c316:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800c318:	f000 ffb8 	bl	800d28c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	69da      	ldr	r2, [r3, #28]
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	f022 020c 	bic.w	r2, r2, #12
 800c32a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	69d9      	ldr	r1, [r3, #28]
 800c332:	68bb      	ldr	r3, [r7, #8]
 800c334:	689a      	ldr	r2, [r3, #8]
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	430a      	orrs	r2, r1
 800c33c:	61da      	str	r2, [r3, #28]
 800c33e:	e021      	b.n	800c384 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	2b0c      	cmp	r3, #12
 800c344:	d11c      	bne.n	800c380 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c34a:	68bb      	ldr	r3, [r7, #8]
 800c34c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c34e:	68bb      	ldr	r3, [r7, #8]
 800c350:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c352:	68bb      	ldr	r3, [r7, #8]
 800c354:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800c356:	f000 ffd5 	bl	800d304 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800c35a:	68fb      	ldr	r3, [r7, #12]
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	69da      	ldr	r2, [r3, #28]
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800c368:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800c36a:	68fb      	ldr	r3, [r7, #12]
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	69d9      	ldr	r1, [r3, #28]
 800c370:	68bb      	ldr	r3, [r7, #8]
 800c372:	689b      	ldr	r3, [r3, #8]
 800c374:	021a      	lsls	r2, r3, #8
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	430a      	orrs	r2, r1
 800c37c:	61da      	str	r2, [r3, #28]
 800c37e:	e001      	b.n	800c384 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800c380:	2301      	movs	r3, #1
 800c382:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	2200      	movs	r2, #0
 800c388:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c38c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c38e:	4618      	mov	r0, r3
 800c390:	3718      	adds	r7, #24
 800c392:	46bd      	mov	sp, r7
 800c394:	bd80      	pop	{r7, pc}
	...

0800c398 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c398:	b580      	push	{r7, lr}
 800c39a:	b086      	sub	sp, #24
 800c39c:	af00      	add	r7, sp, #0
 800c39e:	60f8      	str	r0, [r7, #12]
 800c3a0:	60b9      	str	r1, [r7, #8]
 800c3a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c3a4:	2300      	movs	r3, #0
 800c3a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c3ae:	2b01      	cmp	r3, #1
 800c3b0:	d101      	bne.n	800c3b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c3b2:	2302      	movs	r3, #2
 800c3b4:	e0ff      	b.n	800c5b6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	2201      	movs	r2, #1
 800c3ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	2b14      	cmp	r3, #20
 800c3c2:	f200 80f0 	bhi.w	800c5a6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800c3c6:	a201      	add	r2, pc, #4	@ (adr r2, 800c3cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c3c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3cc:	0800c421 	.word	0x0800c421
 800c3d0:	0800c5a7 	.word	0x0800c5a7
 800c3d4:	0800c5a7 	.word	0x0800c5a7
 800c3d8:	0800c5a7 	.word	0x0800c5a7
 800c3dc:	0800c461 	.word	0x0800c461
 800c3e0:	0800c5a7 	.word	0x0800c5a7
 800c3e4:	0800c5a7 	.word	0x0800c5a7
 800c3e8:	0800c5a7 	.word	0x0800c5a7
 800c3ec:	0800c4a3 	.word	0x0800c4a3
 800c3f0:	0800c5a7 	.word	0x0800c5a7
 800c3f4:	0800c5a7 	.word	0x0800c5a7
 800c3f8:	0800c5a7 	.word	0x0800c5a7
 800c3fc:	0800c4e3 	.word	0x0800c4e3
 800c400:	0800c5a7 	.word	0x0800c5a7
 800c404:	0800c5a7 	.word	0x0800c5a7
 800c408:	0800c5a7 	.word	0x0800c5a7
 800c40c:	0800c525 	.word	0x0800c525
 800c410:	0800c5a7 	.word	0x0800c5a7
 800c414:	0800c5a7 	.word	0x0800c5a7
 800c418:	0800c5a7 	.word	0x0800c5a7
 800c41c:	0800c565 	.word	0x0800c565
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	68b9      	ldr	r1, [r7, #8]
 800c426:	4618      	mov	r0, r3
 800c428:	f000 faf6 	bl	800ca18 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	699a      	ldr	r2, [r3, #24]
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	f042 0208 	orr.w	r2, r2, #8
 800c43a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	699a      	ldr	r2, [r3, #24]
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	f022 0204 	bic.w	r2, r2, #4
 800c44a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	6999      	ldr	r1, [r3, #24]
 800c452:	68bb      	ldr	r3, [r7, #8]
 800c454:	691a      	ldr	r2, [r3, #16]
 800c456:	68fb      	ldr	r3, [r7, #12]
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	430a      	orrs	r2, r1
 800c45c:	619a      	str	r2, [r3, #24]
      break;
 800c45e:	e0a5      	b.n	800c5ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	68b9      	ldr	r1, [r7, #8]
 800c466:	4618      	mov	r0, r3
 800c468:	f000 fb70 	bl	800cb4c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	699a      	ldr	r2, [r3, #24]
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c47a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	699a      	ldr	r2, [r3, #24]
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c48a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	6999      	ldr	r1, [r3, #24]
 800c492:	68bb      	ldr	r3, [r7, #8]
 800c494:	691b      	ldr	r3, [r3, #16]
 800c496:	021a      	lsls	r2, r3, #8
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	430a      	orrs	r2, r1
 800c49e:	619a      	str	r2, [r3, #24]
      break;
 800c4a0:	e084      	b.n	800c5ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	681b      	ldr	r3, [r3, #0]
 800c4a6:	68b9      	ldr	r1, [r7, #8]
 800c4a8:	4618      	mov	r0, r3
 800c4aa:	f000 fbe3 	bl	800cc74 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	69da      	ldr	r2, [r3, #28]
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	f042 0208 	orr.w	r2, r2, #8
 800c4bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	69da      	ldr	r2, [r3, #28]
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	f022 0204 	bic.w	r2, r2, #4
 800c4cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	69d9      	ldr	r1, [r3, #28]
 800c4d4:	68bb      	ldr	r3, [r7, #8]
 800c4d6:	691a      	ldr	r2, [r3, #16]
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	430a      	orrs	r2, r1
 800c4de:	61da      	str	r2, [r3, #28]
      break;
 800c4e0:	e064      	b.n	800c5ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	68b9      	ldr	r1, [r7, #8]
 800c4e8:	4618      	mov	r0, r3
 800c4ea:	f000 fc55 	bl	800cd98 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	69da      	ldr	r2, [r3, #28]
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c4fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	69da      	ldr	r2, [r3, #28]
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c50c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	69d9      	ldr	r1, [r3, #28]
 800c514:	68bb      	ldr	r3, [r7, #8]
 800c516:	691b      	ldr	r3, [r3, #16]
 800c518:	021a      	lsls	r2, r3, #8
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	430a      	orrs	r2, r1
 800c520:	61da      	str	r2, [r3, #28]
      break;
 800c522:	e043      	b.n	800c5ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	68b9      	ldr	r1, [r7, #8]
 800c52a:	4618      	mov	r0, r3
 800c52c:	f000 fcc8 	bl	800cec0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	f042 0208 	orr.w	r2, r2, #8
 800c53e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	f022 0204 	bic.w	r2, r2, #4
 800c54e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800c556:	68bb      	ldr	r3, [r7, #8]
 800c558:	691a      	ldr	r2, [r3, #16]
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	430a      	orrs	r2, r1
 800c560:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800c562:	e023      	b.n	800c5ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	68b9      	ldr	r1, [r7, #8]
 800c56a:	4618      	mov	r0, r3
 800c56c:	f000 fd12 	bl	800cf94 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c57e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c58e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800c596:	68bb      	ldr	r3, [r7, #8]
 800c598:	691b      	ldr	r3, [r3, #16]
 800c59a:	021a      	lsls	r2, r3, #8
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	430a      	orrs	r2, r1
 800c5a2:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800c5a4:	e002      	b.n	800c5ac <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800c5a6:	2301      	movs	r3, #1
 800c5a8:	75fb      	strb	r3, [r7, #23]
      break;
 800c5aa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	2200      	movs	r2, #0
 800c5b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c5b4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	3718      	adds	r7, #24
 800c5ba:	46bd      	mov	sp, r7
 800c5bc:	bd80      	pop	{r7, pc}
 800c5be:	bf00      	nop

0800c5c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c5c0:	b580      	push	{r7, lr}
 800c5c2:	b084      	sub	sp, #16
 800c5c4:	af00      	add	r7, sp, #0
 800c5c6:	6078      	str	r0, [r7, #4]
 800c5c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c5d4:	2b01      	cmp	r3, #1
 800c5d6:	d101      	bne.n	800c5dc <HAL_TIM_ConfigClockSource+0x1c>
 800c5d8:	2302      	movs	r3, #2
 800c5da:	e0f6      	b.n	800c7ca <HAL_TIM_ConfigClockSource+0x20a>
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	2201      	movs	r2, #1
 800c5e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	2202      	movs	r2, #2
 800c5e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	689b      	ldr	r3, [r3, #8]
 800c5f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c5f4:	68bb      	ldr	r3, [r7, #8]
 800c5f6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800c5fa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800c5fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c600:	68bb      	ldr	r3, [r7, #8]
 800c602:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c606:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	68ba      	ldr	r2, [r7, #8]
 800c60e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c610:	683b      	ldr	r3, [r7, #0]
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	4a6f      	ldr	r2, [pc, #444]	@ (800c7d4 <HAL_TIM_ConfigClockSource+0x214>)
 800c616:	4293      	cmp	r3, r2
 800c618:	f000 80c1 	beq.w	800c79e <HAL_TIM_ConfigClockSource+0x1de>
 800c61c:	4a6d      	ldr	r2, [pc, #436]	@ (800c7d4 <HAL_TIM_ConfigClockSource+0x214>)
 800c61e:	4293      	cmp	r3, r2
 800c620:	f200 80c6 	bhi.w	800c7b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c624:	4a6c      	ldr	r2, [pc, #432]	@ (800c7d8 <HAL_TIM_ConfigClockSource+0x218>)
 800c626:	4293      	cmp	r3, r2
 800c628:	f000 80b9 	beq.w	800c79e <HAL_TIM_ConfigClockSource+0x1de>
 800c62c:	4a6a      	ldr	r2, [pc, #424]	@ (800c7d8 <HAL_TIM_ConfigClockSource+0x218>)
 800c62e:	4293      	cmp	r3, r2
 800c630:	f200 80be 	bhi.w	800c7b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c634:	4a69      	ldr	r2, [pc, #420]	@ (800c7dc <HAL_TIM_ConfigClockSource+0x21c>)
 800c636:	4293      	cmp	r3, r2
 800c638:	f000 80b1 	beq.w	800c79e <HAL_TIM_ConfigClockSource+0x1de>
 800c63c:	4a67      	ldr	r2, [pc, #412]	@ (800c7dc <HAL_TIM_ConfigClockSource+0x21c>)
 800c63e:	4293      	cmp	r3, r2
 800c640:	f200 80b6 	bhi.w	800c7b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c644:	4a66      	ldr	r2, [pc, #408]	@ (800c7e0 <HAL_TIM_ConfigClockSource+0x220>)
 800c646:	4293      	cmp	r3, r2
 800c648:	f000 80a9 	beq.w	800c79e <HAL_TIM_ConfigClockSource+0x1de>
 800c64c:	4a64      	ldr	r2, [pc, #400]	@ (800c7e0 <HAL_TIM_ConfigClockSource+0x220>)
 800c64e:	4293      	cmp	r3, r2
 800c650:	f200 80ae 	bhi.w	800c7b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c654:	4a63      	ldr	r2, [pc, #396]	@ (800c7e4 <HAL_TIM_ConfigClockSource+0x224>)
 800c656:	4293      	cmp	r3, r2
 800c658:	f000 80a1 	beq.w	800c79e <HAL_TIM_ConfigClockSource+0x1de>
 800c65c:	4a61      	ldr	r2, [pc, #388]	@ (800c7e4 <HAL_TIM_ConfigClockSource+0x224>)
 800c65e:	4293      	cmp	r3, r2
 800c660:	f200 80a6 	bhi.w	800c7b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c664:	4a60      	ldr	r2, [pc, #384]	@ (800c7e8 <HAL_TIM_ConfigClockSource+0x228>)
 800c666:	4293      	cmp	r3, r2
 800c668:	f000 8099 	beq.w	800c79e <HAL_TIM_ConfigClockSource+0x1de>
 800c66c:	4a5e      	ldr	r2, [pc, #376]	@ (800c7e8 <HAL_TIM_ConfigClockSource+0x228>)
 800c66e:	4293      	cmp	r3, r2
 800c670:	f200 809e 	bhi.w	800c7b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c674:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800c678:	f000 8091 	beq.w	800c79e <HAL_TIM_ConfigClockSource+0x1de>
 800c67c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800c680:	f200 8096 	bhi.w	800c7b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c684:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c688:	f000 8089 	beq.w	800c79e <HAL_TIM_ConfigClockSource+0x1de>
 800c68c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c690:	f200 808e 	bhi.w	800c7b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c694:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c698:	d03e      	beq.n	800c718 <HAL_TIM_ConfigClockSource+0x158>
 800c69a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c69e:	f200 8087 	bhi.w	800c7b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c6a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c6a6:	f000 8086 	beq.w	800c7b6 <HAL_TIM_ConfigClockSource+0x1f6>
 800c6aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c6ae:	d87f      	bhi.n	800c7b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c6b0:	2b70      	cmp	r3, #112	@ 0x70
 800c6b2:	d01a      	beq.n	800c6ea <HAL_TIM_ConfigClockSource+0x12a>
 800c6b4:	2b70      	cmp	r3, #112	@ 0x70
 800c6b6:	d87b      	bhi.n	800c7b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c6b8:	2b60      	cmp	r3, #96	@ 0x60
 800c6ba:	d050      	beq.n	800c75e <HAL_TIM_ConfigClockSource+0x19e>
 800c6bc:	2b60      	cmp	r3, #96	@ 0x60
 800c6be:	d877      	bhi.n	800c7b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c6c0:	2b50      	cmp	r3, #80	@ 0x50
 800c6c2:	d03c      	beq.n	800c73e <HAL_TIM_ConfigClockSource+0x17e>
 800c6c4:	2b50      	cmp	r3, #80	@ 0x50
 800c6c6:	d873      	bhi.n	800c7b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c6c8:	2b40      	cmp	r3, #64	@ 0x40
 800c6ca:	d058      	beq.n	800c77e <HAL_TIM_ConfigClockSource+0x1be>
 800c6cc:	2b40      	cmp	r3, #64	@ 0x40
 800c6ce:	d86f      	bhi.n	800c7b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c6d0:	2b30      	cmp	r3, #48	@ 0x30
 800c6d2:	d064      	beq.n	800c79e <HAL_TIM_ConfigClockSource+0x1de>
 800c6d4:	2b30      	cmp	r3, #48	@ 0x30
 800c6d6:	d86b      	bhi.n	800c7b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c6d8:	2b20      	cmp	r3, #32
 800c6da:	d060      	beq.n	800c79e <HAL_TIM_ConfigClockSource+0x1de>
 800c6dc:	2b20      	cmp	r3, #32
 800c6de:	d867      	bhi.n	800c7b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d05c      	beq.n	800c79e <HAL_TIM_ConfigClockSource+0x1de>
 800c6e4:	2b10      	cmp	r3, #16
 800c6e6:	d05a      	beq.n	800c79e <HAL_TIM_ConfigClockSource+0x1de>
 800c6e8:	e062      	b.n	800c7b0 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c6ee:	683b      	ldr	r3, [r7, #0]
 800c6f0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c6f2:	683b      	ldr	r3, [r7, #0]
 800c6f4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c6f6:	683b      	ldr	r3, [r7, #0]
 800c6f8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c6fa:	f000 fe5d 	bl	800d3b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	689b      	ldr	r3, [r3, #8]
 800c704:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c706:	68bb      	ldr	r3, [r7, #8]
 800c708:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800c70c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	68ba      	ldr	r2, [r7, #8]
 800c714:	609a      	str	r2, [r3, #8]
      break;
 800c716:	e04f      	b.n	800c7b8 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c71c:	683b      	ldr	r3, [r7, #0]
 800c71e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c720:	683b      	ldr	r3, [r7, #0]
 800c722:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c724:	683b      	ldr	r3, [r7, #0]
 800c726:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c728:	f000 fe46 	bl	800d3b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	689a      	ldr	r2, [r3, #8]
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c73a:	609a      	str	r2, [r3, #8]
      break;
 800c73c:	e03c      	b.n	800c7b8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c742:	683b      	ldr	r3, [r7, #0]
 800c744:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c746:	683b      	ldr	r3, [r7, #0]
 800c748:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c74a:	461a      	mov	r2, r3
 800c74c:	f000 fd02 	bl	800d154 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	2150      	movs	r1, #80	@ 0x50
 800c756:	4618      	mov	r0, r3
 800c758:	f000 fe11 	bl	800d37e <TIM_ITRx_SetConfig>
      break;
 800c75c:	e02c      	b.n	800c7b8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c762:	683b      	ldr	r3, [r7, #0]
 800c764:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c766:	683b      	ldr	r3, [r7, #0]
 800c768:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c76a:	461a      	mov	r2, r3
 800c76c:	f000 fd5e 	bl	800d22c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	2160      	movs	r1, #96	@ 0x60
 800c776:	4618      	mov	r0, r3
 800c778:	f000 fe01 	bl	800d37e <TIM_ITRx_SetConfig>
      break;
 800c77c:	e01c      	b.n	800c7b8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c782:	683b      	ldr	r3, [r7, #0]
 800c784:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c786:	683b      	ldr	r3, [r7, #0]
 800c788:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c78a:	461a      	mov	r2, r3
 800c78c:	f000 fce2 	bl	800d154 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	2140      	movs	r1, #64	@ 0x40
 800c796:	4618      	mov	r0, r3
 800c798:	f000 fdf1 	bl	800d37e <TIM_ITRx_SetConfig>
      break;
 800c79c:	e00c      	b.n	800c7b8 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	681a      	ldr	r2, [r3, #0]
 800c7a2:	683b      	ldr	r3, [r7, #0]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	4619      	mov	r1, r3
 800c7a8:	4610      	mov	r0, r2
 800c7aa:	f000 fde8 	bl	800d37e <TIM_ITRx_SetConfig>
      break;
 800c7ae:	e003      	b.n	800c7b8 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800c7b0:	2301      	movs	r3, #1
 800c7b2:	73fb      	strb	r3, [r7, #15]
      break;
 800c7b4:	e000      	b.n	800c7b8 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800c7b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	2201      	movs	r2, #1
 800c7bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	2200      	movs	r2, #0
 800c7c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c7c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	3710      	adds	r7, #16
 800c7ce:	46bd      	mov	sp, r7
 800c7d0:	bd80      	pop	{r7, pc}
 800c7d2:	bf00      	nop
 800c7d4:	00100070 	.word	0x00100070
 800c7d8:	00100060 	.word	0x00100060
 800c7dc:	00100050 	.word	0x00100050
 800c7e0:	00100040 	.word	0x00100040
 800c7e4:	00100030 	.word	0x00100030
 800c7e8:	00100020 	.word	0x00100020

0800c7ec <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c7ec:	b480      	push	{r7}
 800c7ee:	b085      	sub	sp, #20
 800c7f0:	af00      	add	r7, sp, #0
 800c7f2:	6078      	str	r0, [r7, #4]
 800c7f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800c7f6:	2300      	movs	r3, #0
 800c7f8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800c7fa:	683b      	ldr	r3, [r7, #0]
 800c7fc:	2b0c      	cmp	r3, #12
 800c7fe:	d831      	bhi.n	800c864 <HAL_TIM_ReadCapturedValue+0x78>
 800c800:	a201      	add	r2, pc, #4	@ (adr r2, 800c808 <HAL_TIM_ReadCapturedValue+0x1c>)
 800c802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c806:	bf00      	nop
 800c808:	0800c83d 	.word	0x0800c83d
 800c80c:	0800c865 	.word	0x0800c865
 800c810:	0800c865 	.word	0x0800c865
 800c814:	0800c865 	.word	0x0800c865
 800c818:	0800c847 	.word	0x0800c847
 800c81c:	0800c865 	.word	0x0800c865
 800c820:	0800c865 	.word	0x0800c865
 800c824:	0800c865 	.word	0x0800c865
 800c828:	0800c851 	.word	0x0800c851
 800c82c:	0800c865 	.word	0x0800c865
 800c830:	0800c865 	.word	0x0800c865
 800c834:	0800c865 	.word	0x0800c865
 800c838:	0800c85b 	.word	0x0800c85b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c842:	60fb      	str	r3, [r7, #12]

      break;
 800c844:	e00f      	b.n	800c866 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c84c:	60fb      	str	r3, [r7, #12]

      break;
 800c84e:	e00a      	b.n	800c866 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	681b      	ldr	r3, [r3, #0]
 800c854:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c856:	60fb      	str	r3, [r7, #12]

      break;
 800c858:	e005      	b.n	800c866 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c860:	60fb      	str	r3, [r7, #12]

      break;
 800c862:	e000      	b.n	800c866 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800c864:	bf00      	nop
  }

  return tmpreg;
 800c866:	68fb      	ldr	r3, [r7, #12]
}
 800c868:	4618      	mov	r0, r3
 800c86a:	3714      	adds	r7, #20
 800c86c:	46bd      	mov	sp, r7
 800c86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c872:	4770      	bx	lr

0800c874 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c874:	b480      	push	{r7}
 800c876:	b083      	sub	sp, #12
 800c878:	af00      	add	r7, sp, #0
 800c87a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c87c:	bf00      	nop
 800c87e:	370c      	adds	r7, #12
 800c880:	46bd      	mov	sp, r7
 800c882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c886:	4770      	bx	lr

0800c888 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c888:	b480      	push	{r7}
 800c88a:	b083      	sub	sp, #12
 800c88c:	af00      	add	r7, sp, #0
 800c88e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c890:	bf00      	nop
 800c892:	370c      	adds	r7, #12
 800c894:	46bd      	mov	sp, r7
 800c896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c89a:	4770      	bx	lr

0800c89c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c89c:	b480      	push	{r7}
 800c89e:	b083      	sub	sp, #12
 800c8a0:	af00      	add	r7, sp, #0
 800c8a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c8a4:	bf00      	nop
 800c8a6:	370c      	adds	r7, #12
 800c8a8:	46bd      	mov	sp, r7
 800c8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ae:	4770      	bx	lr

0800c8b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c8b0:	b480      	push	{r7}
 800c8b2:	b085      	sub	sp, #20
 800c8b4:	af00      	add	r7, sp, #0
 800c8b6:	6078      	str	r0, [r7, #4]
 800c8b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	4a4c      	ldr	r2, [pc, #304]	@ (800c9f4 <TIM_Base_SetConfig+0x144>)
 800c8c4:	4293      	cmp	r3, r2
 800c8c6:	d017      	beq.n	800c8f8 <TIM_Base_SetConfig+0x48>
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c8ce:	d013      	beq.n	800c8f8 <TIM_Base_SetConfig+0x48>
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	4a49      	ldr	r2, [pc, #292]	@ (800c9f8 <TIM_Base_SetConfig+0x148>)
 800c8d4:	4293      	cmp	r3, r2
 800c8d6:	d00f      	beq.n	800c8f8 <TIM_Base_SetConfig+0x48>
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	4a48      	ldr	r2, [pc, #288]	@ (800c9fc <TIM_Base_SetConfig+0x14c>)
 800c8dc:	4293      	cmp	r3, r2
 800c8de:	d00b      	beq.n	800c8f8 <TIM_Base_SetConfig+0x48>
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	4a47      	ldr	r2, [pc, #284]	@ (800ca00 <TIM_Base_SetConfig+0x150>)
 800c8e4:	4293      	cmp	r3, r2
 800c8e6:	d007      	beq.n	800c8f8 <TIM_Base_SetConfig+0x48>
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	4a46      	ldr	r2, [pc, #280]	@ (800ca04 <TIM_Base_SetConfig+0x154>)
 800c8ec:	4293      	cmp	r3, r2
 800c8ee:	d003      	beq.n	800c8f8 <TIM_Base_SetConfig+0x48>
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	4a45      	ldr	r2, [pc, #276]	@ (800ca08 <TIM_Base_SetConfig+0x158>)
 800c8f4:	4293      	cmp	r3, r2
 800c8f6:	d108      	bne.n	800c90a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c8fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c900:	683b      	ldr	r3, [r7, #0]
 800c902:	685b      	ldr	r3, [r3, #4]
 800c904:	68fa      	ldr	r2, [r7, #12]
 800c906:	4313      	orrs	r3, r2
 800c908:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	4a39      	ldr	r2, [pc, #228]	@ (800c9f4 <TIM_Base_SetConfig+0x144>)
 800c90e:	4293      	cmp	r3, r2
 800c910:	d023      	beq.n	800c95a <TIM_Base_SetConfig+0xaa>
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c918:	d01f      	beq.n	800c95a <TIM_Base_SetConfig+0xaa>
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	4a36      	ldr	r2, [pc, #216]	@ (800c9f8 <TIM_Base_SetConfig+0x148>)
 800c91e:	4293      	cmp	r3, r2
 800c920:	d01b      	beq.n	800c95a <TIM_Base_SetConfig+0xaa>
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	4a35      	ldr	r2, [pc, #212]	@ (800c9fc <TIM_Base_SetConfig+0x14c>)
 800c926:	4293      	cmp	r3, r2
 800c928:	d017      	beq.n	800c95a <TIM_Base_SetConfig+0xaa>
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	4a34      	ldr	r2, [pc, #208]	@ (800ca00 <TIM_Base_SetConfig+0x150>)
 800c92e:	4293      	cmp	r3, r2
 800c930:	d013      	beq.n	800c95a <TIM_Base_SetConfig+0xaa>
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	4a33      	ldr	r2, [pc, #204]	@ (800ca04 <TIM_Base_SetConfig+0x154>)
 800c936:	4293      	cmp	r3, r2
 800c938:	d00f      	beq.n	800c95a <TIM_Base_SetConfig+0xaa>
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	4a33      	ldr	r2, [pc, #204]	@ (800ca0c <TIM_Base_SetConfig+0x15c>)
 800c93e:	4293      	cmp	r3, r2
 800c940:	d00b      	beq.n	800c95a <TIM_Base_SetConfig+0xaa>
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	4a32      	ldr	r2, [pc, #200]	@ (800ca10 <TIM_Base_SetConfig+0x160>)
 800c946:	4293      	cmp	r3, r2
 800c948:	d007      	beq.n	800c95a <TIM_Base_SetConfig+0xaa>
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	4a31      	ldr	r2, [pc, #196]	@ (800ca14 <TIM_Base_SetConfig+0x164>)
 800c94e:	4293      	cmp	r3, r2
 800c950:	d003      	beq.n	800c95a <TIM_Base_SetConfig+0xaa>
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	4a2c      	ldr	r2, [pc, #176]	@ (800ca08 <TIM_Base_SetConfig+0x158>)
 800c956:	4293      	cmp	r3, r2
 800c958:	d108      	bne.n	800c96c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c960:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c962:	683b      	ldr	r3, [r7, #0]
 800c964:	68db      	ldr	r3, [r3, #12]
 800c966:	68fa      	ldr	r2, [r7, #12]
 800c968:	4313      	orrs	r3, r2
 800c96a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c972:	683b      	ldr	r3, [r7, #0]
 800c974:	695b      	ldr	r3, [r3, #20]
 800c976:	4313      	orrs	r3, r2
 800c978:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	68fa      	ldr	r2, [r7, #12]
 800c97e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c980:	683b      	ldr	r3, [r7, #0]
 800c982:	689a      	ldr	r2, [r3, #8]
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c988:	683b      	ldr	r3, [r7, #0]
 800c98a:	681a      	ldr	r2, [r3, #0]
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	4a18      	ldr	r2, [pc, #96]	@ (800c9f4 <TIM_Base_SetConfig+0x144>)
 800c994:	4293      	cmp	r3, r2
 800c996:	d013      	beq.n	800c9c0 <TIM_Base_SetConfig+0x110>
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	4a1a      	ldr	r2, [pc, #104]	@ (800ca04 <TIM_Base_SetConfig+0x154>)
 800c99c:	4293      	cmp	r3, r2
 800c99e:	d00f      	beq.n	800c9c0 <TIM_Base_SetConfig+0x110>
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	4a1a      	ldr	r2, [pc, #104]	@ (800ca0c <TIM_Base_SetConfig+0x15c>)
 800c9a4:	4293      	cmp	r3, r2
 800c9a6:	d00b      	beq.n	800c9c0 <TIM_Base_SetConfig+0x110>
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	4a19      	ldr	r2, [pc, #100]	@ (800ca10 <TIM_Base_SetConfig+0x160>)
 800c9ac:	4293      	cmp	r3, r2
 800c9ae:	d007      	beq.n	800c9c0 <TIM_Base_SetConfig+0x110>
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	4a18      	ldr	r2, [pc, #96]	@ (800ca14 <TIM_Base_SetConfig+0x164>)
 800c9b4:	4293      	cmp	r3, r2
 800c9b6:	d003      	beq.n	800c9c0 <TIM_Base_SetConfig+0x110>
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	4a13      	ldr	r2, [pc, #76]	@ (800ca08 <TIM_Base_SetConfig+0x158>)
 800c9bc:	4293      	cmp	r3, r2
 800c9be:	d103      	bne.n	800c9c8 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c9c0:	683b      	ldr	r3, [r7, #0]
 800c9c2:	691a      	ldr	r2, [r3, #16]
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	2201      	movs	r2, #1
 800c9cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	691b      	ldr	r3, [r3, #16]
 800c9d2:	f003 0301 	and.w	r3, r3, #1
 800c9d6:	2b01      	cmp	r3, #1
 800c9d8:	d105      	bne.n	800c9e6 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	691b      	ldr	r3, [r3, #16]
 800c9de:	f023 0201 	bic.w	r2, r3, #1
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	611a      	str	r2, [r3, #16]
  }
}
 800c9e6:	bf00      	nop
 800c9e8:	3714      	adds	r7, #20
 800c9ea:	46bd      	mov	sp, r7
 800c9ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f0:	4770      	bx	lr
 800c9f2:	bf00      	nop
 800c9f4:	40012c00 	.word	0x40012c00
 800c9f8:	40000400 	.word	0x40000400
 800c9fc:	40000800 	.word	0x40000800
 800ca00:	40000c00 	.word	0x40000c00
 800ca04:	40013400 	.word	0x40013400
 800ca08:	40015000 	.word	0x40015000
 800ca0c:	40014000 	.word	0x40014000
 800ca10:	40014400 	.word	0x40014400
 800ca14:	40014800 	.word	0x40014800

0800ca18 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ca18:	b480      	push	{r7}
 800ca1a:	b087      	sub	sp, #28
 800ca1c:	af00      	add	r7, sp, #0
 800ca1e:	6078      	str	r0, [r7, #4]
 800ca20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	6a1b      	ldr	r3, [r3, #32]
 800ca26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	6a1b      	ldr	r3, [r3, #32]
 800ca2c:	f023 0201 	bic.w	r2, r3, #1
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	685b      	ldr	r3, [r3, #4]
 800ca38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	699b      	ldr	r3, [r3, #24]
 800ca3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ca46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	f023 0303 	bic.w	r3, r3, #3
 800ca52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ca54:	683b      	ldr	r3, [r7, #0]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	68fa      	ldr	r2, [r7, #12]
 800ca5a:	4313      	orrs	r3, r2
 800ca5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ca5e:	697b      	ldr	r3, [r7, #20]
 800ca60:	f023 0302 	bic.w	r3, r3, #2
 800ca64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ca66:	683b      	ldr	r3, [r7, #0]
 800ca68:	689b      	ldr	r3, [r3, #8]
 800ca6a:	697a      	ldr	r2, [r7, #20]
 800ca6c:	4313      	orrs	r3, r2
 800ca6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	4a30      	ldr	r2, [pc, #192]	@ (800cb34 <TIM_OC1_SetConfig+0x11c>)
 800ca74:	4293      	cmp	r3, r2
 800ca76:	d013      	beq.n	800caa0 <TIM_OC1_SetConfig+0x88>
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	4a2f      	ldr	r2, [pc, #188]	@ (800cb38 <TIM_OC1_SetConfig+0x120>)
 800ca7c:	4293      	cmp	r3, r2
 800ca7e:	d00f      	beq.n	800caa0 <TIM_OC1_SetConfig+0x88>
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	4a2e      	ldr	r2, [pc, #184]	@ (800cb3c <TIM_OC1_SetConfig+0x124>)
 800ca84:	4293      	cmp	r3, r2
 800ca86:	d00b      	beq.n	800caa0 <TIM_OC1_SetConfig+0x88>
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	4a2d      	ldr	r2, [pc, #180]	@ (800cb40 <TIM_OC1_SetConfig+0x128>)
 800ca8c:	4293      	cmp	r3, r2
 800ca8e:	d007      	beq.n	800caa0 <TIM_OC1_SetConfig+0x88>
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	4a2c      	ldr	r2, [pc, #176]	@ (800cb44 <TIM_OC1_SetConfig+0x12c>)
 800ca94:	4293      	cmp	r3, r2
 800ca96:	d003      	beq.n	800caa0 <TIM_OC1_SetConfig+0x88>
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	4a2b      	ldr	r2, [pc, #172]	@ (800cb48 <TIM_OC1_SetConfig+0x130>)
 800ca9c:	4293      	cmp	r3, r2
 800ca9e:	d10c      	bne.n	800caba <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800caa0:	697b      	ldr	r3, [r7, #20]
 800caa2:	f023 0308 	bic.w	r3, r3, #8
 800caa6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800caa8:	683b      	ldr	r3, [r7, #0]
 800caaa:	68db      	ldr	r3, [r3, #12]
 800caac:	697a      	ldr	r2, [r7, #20]
 800caae:	4313      	orrs	r3, r2
 800cab0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800cab2:	697b      	ldr	r3, [r7, #20]
 800cab4:	f023 0304 	bic.w	r3, r3, #4
 800cab8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	4a1d      	ldr	r2, [pc, #116]	@ (800cb34 <TIM_OC1_SetConfig+0x11c>)
 800cabe:	4293      	cmp	r3, r2
 800cac0:	d013      	beq.n	800caea <TIM_OC1_SetConfig+0xd2>
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	4a1c      	ldr	r2, [pc, #112]	@ (800cb38 <TIM_OC1_SetConfig+0x120>)
 800cac6:	4293      	cmp	r3, r2
 800cac8:	d00f      	beq.n	800caea <TIM_OC1_SetConfig+0xd2>
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	4a1b      	ldr	r2, [pc, #108]	@ (800cb3c <TIM_OC1_SetConfig+0x124>)
 800cace:	4293      	cmp	r3, r2
 800cad0:	d00b      	beq.n	800caea <TIM_OC1_SetConfig+0xd2>
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	4a1a      	ldr	r2, [pc, #104]	@ (800cb40 <TIM_OC1_SetConfig+0x128>)
 800cad6:	4293      	cmp	r3, r2
 800cad8:	d007      	beq.n	800caea <TIM_OC1_SetConfig+0xd2>
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	4a19      	ldr	r2, [pc, #100]	@ (800cb44 <TIM_OC1_SetConfig+0x12c>)
 800cade:	4293      	cmp	r3, r2
 800cae0:	d003      	beq.n	800caea <TIM_OC1_SetConfig+0xd2>
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	4a18      	ldr	r2, [pc, #96]	@ (800cb48 <TIM_OC1_SetConfig+0x130>)
 800cae6:	4293      	cmp	r3, r2
 800cae8:	d111      	bne.n	800cb0e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800caea:	693b      	ldr	r3, [r7, #16]
 800caec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800caf0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800caf2:	693b      	ldr	r3, [r7, #16]
 800caf4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800caf8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800cafa:	683b      	ldr	r3, [r7, #0]
 800cafc:	695b      	ldr	r3, [r3, #20]
 800cafe:	693a      	ldr	r2, [r7, #16]
 800cb00:	4313      	orrs	r3, r2
 800cb02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800cb04:	683b      	ldr	r3, [r7, #0]
 800cb06:	699b      	ldr	r3, [r3, #24]
 800cb08:	693a      	ldr	r2, [r7, #16]
 800cb0a:	4313      	orrs	r3, r2
 800cb0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	693a      	ldr	r2, [r7, #16]
 800cb12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	68fa      	ldr	r2, [r7, #12]
 800cb18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800cb1a:	683b      	ldr	r3, [r7, #0]
 800cb1c:	685a      	ldr	r2, [r3, #4]
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	697a      	ldr	r2, [r7, #20]
 800cb26:	621a      	str	r2, [r3, #32]
}
 800cb28:	bf00      	nop
 800cb2a:	371c      	adds	r7, #28
 800cb2c:	46bd      	mov	sp, r7
 800cb2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb32:	4770      	bx	lr
 800cb34:	40012c00 	.word	0x40012c00
 800cb38:	40013400 	.word	0x40013400
 800cb3c:	40014000 	.word	0x40014000
 800cb40:	40014400 	.word	0x40014400
 800cb44:	40014800 	.word	0x40014800
 800cb48:	40015000 	.word	0x40015000

0800cb4c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cb4c:	b480      	push	{r7}
 800cb4e:	b087      	sub	sp, #28
 800cb50:	af00      	add	r7, sp, #0
 800cb52:	6078      	str	r0, [r7, #4]
 800cb54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	6a1b      	ldr	r3, [r3, #32]
 800cb5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	6a1b      	ldr	r3, [r3, #32]
 800cb60:	f023 0210 	bic.w	r2, r3, #16
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	685b      	ldr	r3, [r3, #4]
 800cb6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	699b      	ldr	r3, [r3, #24]
 800cb72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800cb7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cb7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cb86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cb88:	683b      	ldr	r3, [r7, #0]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	021b      	lsls	r3, r3, #8
 800cb8e:	68fa      	ldr	r2, [r7, #12]
 800cb90:	4313      	orrs	r3, r2
 800cb92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800cb94:	697b      	ldr	r3, [r7, #20]
 800cb96:	f023 0320 	bic.w	r3, r3, #32
 800cb9a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800cb9c:	683b      	ldr	r3, [r7, #0]
 800cb9e:	689b      	ldr	r3, [r3, #8]
 800cba0:	011b      	lsls	r3, r3, #4
 800cba2:	697a      	ldr	r2, [r7, #20]
 800cba4:	4313      	orrs	r3, r2
 800cba6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	4a2c      	ldr	r2, [pc, #176]	@ (800cc5c <TIM_OC2_SetConfig+0x110>)
 800cbac:	4293      	cmp	r3, r2
 800cbae:	d007      	beq.n	800cbc0 <TIM_OC2_SetConfig+0x74>
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	4a2b      	ldr	r2, [pc, #172]	@ (800cc60 <TIM_OC2_SetConfig+0x114>)
 800cbb4:	4293      	cmp	r3, r2
 800cbb6:	d003      	beq.n	800cbc0 <TIM_OC2_SetConfig+0x74>
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	4a2a      	ldr	r2, [pc, #168]	@ (800cc64 <TIM_OC2_SetConfig+0x118>)
 800cbbc:	4293      	cmp	r3, r2
 800cbbe:	d10d      	bne.n	800cbdc <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800cbc0:	697b      	ldr	r3, [r7, #20]
 800cbc2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cbc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800cbc8:	683b      	ldr	r3, [r7, #0]
 800cbca:	68db      	ldr	r3, [r3, #12]
 800cbcc:	011b      	lsls	r3, r3, #4
 800cbce:	697a      	ldr	r2, [r7, #20]
 800cbd0:	4313      	orrs	r3, r2
 800cbd2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800cbd4:	697b      	ldr	r3, [r7, #20]
 800cbd6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cbda:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	4a1f      	ldr	r2, [pc, #124]	@ (800cc5c <TIM_OC2_SetConfig+0x110>)
 800cbe0:	4293      	cmp	r3, r2
 800cbe2:	d013      	beq.n	800cc0c <TIM_OC2_SetConfig+0xc0>
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	4a1e      	ldr	r2, [pc, #120]	@ (800cc60 <TIM_OC2_SetConfig+0x114>)
 800cbe8:	4293      	cmp	r3, r2
 800cbea:	d00f      	beq.n	800cc0c <TIM_OC2_SetConfig+0xc0>
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	4a1e      	ldr	r2, [pc, #120]	@ (800cc68 <TIM_OC2_SetConfig+0x11c>)
 800cbf0:	4293      	cmp	r3, r2
 800cbf2:	d00b      	beq.n	800cc0c <TIM_OC2_SetConfig+0xc0>
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	4a1d      	ldr	r2, [pc, #116]	@ (800cc6c <TIM_OC2_SetConfig+0x120>)
 800cbf8:	4293      	cmp	r3, r2
 800cbfa:	d007      	beq.n	800cc0c <TIM_OC2_SetConfig+0xc0>
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	4a1c      	ldr	r2, [pc, #112]	@ (800cc70 <TIM_OC2_SetConfig+0x124>)
 800cc00:	4293      	cmp	r3, r2
 800cc02:	d003      	beq.n	800cc0c <TIM_OC2_SetConfig+0xc0>
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	4a17      	ldr	r2, [pc, #92]	@ (800cc64 <TIM_OC2_SetConfig+0x118>)
 800cc08:	4293      	cmp	r3, r2
 800cc0a:	d113      	bne.n	800cc34 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800cc0c:	693b      	ldr	r3, [r7, #16]
 800cc0e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800cc12:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cc14:	693b      	ldr	r3, [r7, #16]
 800cc16:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cc1a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800cc1c:	683b      	ldr	r3, [r7, #0]
 800cc1e:	695b      	ldr	r3, [r3, #20]
 800cc20:	009b      	lsls	r3, r3, #2
 800cc22:	693a      	ldr	r2, [r7, #16]
 800cc24:	4313      	orrs	r3, r2
 800cc26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800cc28:	683b      	ldr	r3, [r7, #0]
 800cc2a:	699b      	ldr	r3, [r3, #24]
 800cc2c:	009b      	lsls	r3, r3, #2
 800cc2e:	693a      	ldr	r2, [r7, #16]
 800cc30:	4313      	orrs	r3, r2
 800cc32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	693a      	ldr	r2, [r7, #16]
 800cc38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	68fa      	ldr	r2, [r7, #12]
 800cc3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800cc40:	683b      	ldr	r3, [r7, #0]
 800cc42:	685a      	ldr	r2, [r3, #4]
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	697a      	ldr	r2, [r7, #20]
 800cc4c:	621a      	str	r2, [r3, #32]
}
 800cc4e:	bf00      	nop
 800cc50:	371c      	adds	r7, #28
 800cc52:	46bd      	mov	sp, r7
 800cc54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc58:	4770      	bx	lr
 800cc5a:	bf00      	nop
 800cc5c:	40012c00 	.word	0x40012c00
 800cc60:	40013400 	.word	0x40013400
 800cc64:	40015000 	.word	0x40015000
 800cc68:	40014000 	.word	0x40014000
 800cc6c:	40014400 	.word	0x40014400
 800cc70:	40014800 	.word	0x40014800

0800cc74 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cc74:	b480      	push	{r7}
 800cc76:	b087      	sub	sp, #28
 800cc78:	af00      	add	r7, sp, #0
 800cc7a:	6078      	str	r0, [r7, #4]
 800cc7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	6a1b      	ldr	r3, [r3, #32]
 800cc82:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	6a1b      	ldr	r3, [r3, #32]
 800cc88:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	685b      	ldr	r3, [r3, #4]
 800cc94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	69db      	ldr	r3, [r3, #28]
 800cc9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cca2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cca6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	f023 0303 	bic.w	r3, r3, #3
 800ccae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ccb0:	683b      	ldr	r3, [r7, #0]
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	68fa      	ldr	r2, [r7, #12]
 800ccb6:	4313      	orrs	r3, r2
 800ccb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ccba:	697b      	ldr	r3, [r7, #20]
 800ccbc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ccc0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ccc2:	683b      	ldr	r3, [r7, #0]
 800ccc4:	689b      	ldr	r3, [r3, #8]
 800ccc6:	021b      	lsls	r3, r3, #8
 800ccc8:	697a      	ldr	r2, [r7, #20]
 800ccca:	4313      	orrs	r3, r2
 800cccc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	4a2b      	ldr	r2, [pc, #172]	@ (800cd80 <TIM_OC3_SetConfig+0x10c>)
 800ccd2:	4293      	cmp	r3, r2
 800ccd4:	d007      	beq.n	800cce6 <TIM_OC3_SetConfig+0x72>
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	4a2a      	ldr	r2, [pc, #168]	@ (800cd84 <TIM_OC3_SetConfig+0x110>)
 800ccda:	4293      	cmp	r3, r2
 800ccdc:	d003      	beq.n	800cce6 <TIM_OC3_SetConfig+0x72>
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	4a29      	ldr	r2, [pc, #164]	@ (800cd88 <TIM_OC3_SetConfig+0x114>)
 800cce2:	4293      	cmp	r3, r2
 800cce4:	d10d      	bne.n	800cd02 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cce6:	697b      	ldr	r3, [r7, #20]
 800cce8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ccec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ccee:	683b      	ldr	r3, [r7, #0]
 800ccf0:	68db      	ldr	r3, [r3, #12]
 800ccf2:	021b      	lsls	r3, r3, #8
 800ccf4:	697a      	ldr	r2, [r7, #20]
 800ccf6:	4313      	orrs	r3, r2
 800ccf8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ccfa:	697b      	ldr	r3, [r7, #20]
 800ccfc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800cd00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	4a1e      	ldr	r2, [pc, #120]	@ (800cd80 <TIM_OC3_SetConfig+0x10c>)
 800cd06:	4293      	cmp	r3, r2
 800cd08:	d013      	beq.n	800cd32 <TIM_OC3_SetConfig+0xbe>
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	4a1d      	ldr	r2, [pc, #116]	@ (800cd84 <TIM_OC3_SetConfig+0x110>)
 800cd0e:	4293      	cmp	r3, r2
 800cd10:	d00f      	beq.n	800cd32 <TIM_OC3_SetConfig+0xbe>
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	4a1d      	ldr	r2, [pc, #116]	@ (800cd8c <TIM_OC3_SetConfig+0x118>)
 800cd16:	4293      	cmp	r3, r2
 800cd18:	d00b      	beq.n	800cd32 <TIM_OC3_SetConfig+0xbe>
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	4a1c      	ldr	r2, [pc, #112]	@ (800cd90 <TIM_OC3_SetConfig+0x11c>)
 800cd1e:	4293      	cmp	r3, r2
 800cd20:	d007      	beq.n	800cd32 <TIM_OC3_SetConfig+0xbe>
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	4a1b      	ldr	r2, [pc, #108]	@ (800cd94 <TIM_OC3_SetConfig+0x120>)
 800cd26:	4293      	cmp	r3, r2
 800cd28:	d003      	beq.n	800cd32 <TIM_OC3_SetConfig+0xbe>
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	4a16      	ldr	r2, [pc, #88]	@ (800cd88 <TIM_OC3_SetConfig+0x114>)
 800cd2e:	4293      	cmp	r3, r2
 800cd30:	d113      	bne.n	800cd5a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cd32:	693b      	ldr	r3, [r7, #16]
 800cd34:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cd38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cd3a:	693b      	ldr	r3, [r7, #16]
 800cd3c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cd40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cd42:	683b      	ldr	r3, [r7, #0]
 800cd44:	695b      	ldr	r3, [r3, #20]
 800cd46:	011b      	lsls	r3, r3, #4
 800cd48:	693a      	ldr	r2, [r7, #16]
 800cd4a:	4313      	orrs	r3, r2
 800cd4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cd4e:	683b      	ldr	r3, [r7, #0]
 800cd50:	699b      	ldr	r3, [r3, #24]
 800cd52:	011b      	lsls	r3, r3, #4
 800cd54:	693a      	ldr	r2, [r7, #16]
 800cd56:	4313      	orrs	r3, r2
 800cd58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	693a      	ldr	r2, [r7, #16]
 800cd5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	68fa      	ldr	r2, [r7, #12]
 800cd64:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cd66:	683b      	ldr	r3, [r7, #0]
 800cd68:	685a      	ldr	r2, [r3, #4]
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	697a      	ldr	r2, [r7, #20]
 800cd72:	621a      	str	r2, [r3, #32]
}
 800cd74:	bf00      	nop
 800cd76:	371c      	adds	r7, #28
 800cd78:	46bd      	mov	sp, r7
 800cd7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd7e:	4770      	bx	lr
 800cd80:	40012c00 	.word	0x40012c00
 800cd84:	40013400 	.word	0x40013400
 800cd88:	40015000 	.word	0x40015000
 800cd8c:	40014000 	.word	0x40014000
 800cd90:	40014400 	.word	0x40014400
 800cd94:	40014800 	.word	0x40014800

0800cd98 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cd98:	b480      	push	{r7}
 800cd9a:	b087      	sub	sp, #28
 800cd9c:	af00      	add	r7, sp, #0
 800cd9e:	6078      	str	r0, [r7, #4]
 800cda0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	6a1b      	ldr	r3, [r3, #32]
 800cda6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	6a1b      	ldr	r3, [r3, #32]
 800cdac:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	685b      	ldr	r3, [r3, #4]
 800cdb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	69db      	ldr	r3, [r3, #28]
 800cdbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800cdc6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cdca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cdd2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cdd4:	683b      	ldr	r3, [r7, #0]
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	021b      	lsls	r3, r3, #8
 800cdda:	68fa      	ldr	r2, [r7, #12]
 800cddc:	4313      	orrs	r3, r2
 800cdde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800cde0:	697b      	ldr	r3, [r7, #20]
 800cde2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cde6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800cde8:	683b      	ldr	r3, [r7, #0]
 800cdea:	689b      	ldr	r3, [r3, #8]
 800cdec:	031b      	lsls	r3, r3, #12
 800cdee:	697a      	ldr	r2, [r7, #20]
 800cdf0:	4313      	orrs	r3, r2
 800cdf2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	4a2c      	ldr	r2, [pc, #176]	@ (800cea8 <TIM_OC4_SetConfig+0x110>)
 800cdf8:	4293      	cmp	r3, r2
 800cdfa:	d007      	beq.n	800ce0c <TIM_OC4_SetConfig+0x74>
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	4a2b      	ldr	r2, [pc, #172]	@ (800ceac <TIM_OC4_SetConfig+0x114>)
 800ce00:	4293      	cmp	r3, r2
 800ce02:	d003      	beq.n	800ce0c <TIM_OC4_SetConfig+0x74>
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	4a2a      	ldr	r2, [pc, #168]	@ (800ceb0 <TIM_OC4_SetConfig+0x118>)
 800ce08:	4293      	cmp	r3, r2
 800ce0a:	d10d      	bne.n	800ce28 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800ce0c:	697b      	ldr	r3, [r7, #20]
 800ce0e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ce12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800ce14:	683b      	ldr	r3, [r7, #0]
 800ce16:	68db      	ldr	r3, [r3, #12]
 800ce18:	031b      	lsls	r3, r3, #12
 800ce1a:	697a      	ldr	r2, [r7, #20]
 800ce1c:	4313      	orrs	r3, r2
 800ce1e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800ce20:	697b      	ldr	r3, [r7, #20]
 800ce22:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ce26:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	4a1f      	ldr	r2, [pc, #124]	@ (800cea8 <TIM_OC4_SetConfig+0x110>)
 800ce2c:	4293      	cmp	r3, r2
 800ce2e:	d013      	beq.n	800ce58 <TIM_OC4_SetConfig+0xc0>
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	4a1e      	ldr	r2, [pc, #120]	@ (800ceac <TIM_OC4_SetConfig+0x114>)
 800ce34:	4293      	cmp	r3, r2
 800ce36:	d00f      	beq.n	800ce58 <TIM_OC4_SetConfig+0xc0>
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	4a1e      	ldr	r2, [pc, #120]	@ (800ceb4 <TIM_OC4_SetConfig+0x11c>)
 800ce3c:	4293      	cmp	r3, r2
 800ce3e:	d00b      	beq.n	800ce58 <TIM_OC4_SetConfig+0xc0>
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	4a1d      	ldr	r2, [pc, #116]	@ (800ceb8 <TIM_OC4_SetConfig+0x120>)
 800ce44:	4293      	cmp	r3, r2
 800ce46:	d007      	beq.n	800ce58 <TIM_OC4_SetConfig+0xc0>
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	4a1c      	ldr	r2, [pc, #112]	@ (800cebc <TIM_OC4_SetConfig+0x124>)
 800ce4c:	4293      	cmp	r3, r2
 800ce4e:	d003      	beq.n	800ce58 <TIM_OC4_SetConfig+0xc0>
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	4a17      	ldr	r2, [pc, #92]	@ (800ceb0 <TIM_OC4_SetConfig+0x118>)
 800ce54:	4293      	cmp	r3, r2
 800ce56:	d113      	bne.n	800ce80 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ce58:	693b      	ldr	r3, [r7, #16]
 800ce5a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ce5e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800ce60:	693b      	ldr	r3, [r7, #16]
 800ce62:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ce66:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ce68:	683b      	ldr	r3, [r7, #0]
 800ce6a:	695b      	ldr	r3, [r3, #20]
 800ce6c:	019b      	lsls	r3, r3, #6
 800ce6e:	693a      	ldr	r2, [r7, #16]
 800ce70:	4313      	orrs	r3, r2
 800ce72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800ce74:	683b      	ldr	r3, [r7, #0]
 800ce76:	699b      	ldr	r3, [r3, #24]
 800ce78:	019b      	lsls	r3, r3, #6
 800ce7a:	693a      	ldr	r2, [r7, #16]
 800ce7c:	4313      	orrs	r3, r2
 800ce7e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	693a      	ldr	r2, [r7, #16]
 800ce84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	68fa      	ldr	r2, [r7, #12]
 800ce8a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ce8c:	683b      	ldr	r3, [r7, #0]
 800ce8e:	685a      	ldr	r2, [r3, #4]
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	697a      	ldr	r2, [r7, #20]
 800ce98:	621a      	str	r2, [r3, #32]
}
 800ce9a:	bf00      	nop
 800ce9c:	371c      	adds	r7, #28
 800ce9e:	46bd      	mov	sp, r7
 800cea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cea4:	4770      	bx	lr
 800cea6:	bf00      	nop
 800cea8:	40012c00 	.word	0x40012c00
 800ceac:	40013400 	.word	0x40013400
 800ceb0:	40015000 	.word	0x40015000
 800ceb4:	40014000 	.word	0x40014000
 800ceb8:	40014400 	.word	0x40014400
 800cebc:	40014800 	.word	0x40014800

0800cec0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800cec0:	b480      	push	{r7}
 800cec2:	b087      	sub	sp, #28
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	6078      	str	r0, [r7, #4]
 800cec8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	6a1b      	ldr	r3, [r3, #32]
 800cece:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	6a1b      	ldr	r3, [r3, #32]
 800ced4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	685b      	ldr	r3, [r3, #4]
 800cee0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cee6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ceee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cef2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cef4:	683b      	ldr	r3, [r7, #0]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	68fa      	ldr	r2, [r7, #12]
 800cefa:	4313      	orrs	r3, r2
 800cefc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800cefe:	693b      	ldr	r3, [r7, #16]
 800cf00:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800cf04:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800cf06:	683b      	ldr	r3, [r7, #0]
 800cf08:	689b      	ldr	r3, [r3, #8]
 800cf0a:	041b      	lsls	r3, r3, #16
 800cf0c:	693a      	ldr	r2, [r7, #16]
 800cf0e:	4313      	orrs	r3, r2
 800cf10:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	4a19      	ldr	r2, [pc, #100]	@ (800cf7c <TIM_OC5_SetConfig+0xbc>)
 800cf16:	4293      	cmp	r3, r2
 800cf18:	d013      	beq.n	800cf42 <TIM_OC5_SetConfig+0x82>
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	4a18      	ldr	r2, [pc, #96]	@ (800cf80 <TIM_OC5_SetConfig+0xc0>)
 800cf1e:	4293      	cmp	r3, r2
 800cf20:	d00f      	beq.n	800cf42 <TIM_OC5_SetConfig+0x82>
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	4a17      	ldr	r2, [pc, #92]	@ (800cf84 <TIM_OC5_SetConfig+0xc4>)
 800cf26:	4293      	cmp	r3, r2
 800cf28:	d00b      	beq.n	800cf42 <TIM_OC5_SetConfig+0x82>
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	4a16      	ldr	r2, [pc, #88]	@ (800cf88 <TIM_OC5_SetConfig+0xc8>)
 800cf2e:	4293      	cmp	r3, r2
 800cf30:	d007      	beq.n	800cf42 <TIM_OC5_SetConfig+0x82>
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	4a15      	ldr	r2, [pc, #84]	@ (800cf8c <TIM_OC5_SetConfig+0xcc>)
 800cf36:	4293      	cmp	r3, r2
 800cf38:	d003      	beq.n	800cf42 <TIM_OC5_SetConfig+0x82>
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	4a14      	ldr	r2, [pc, #80]	@ (800cf90 <TIM_OC5_SetConfig+0xd0>)
 800cf3e:	4293      	cmp	r3, r2
 800cf40:	d109      	bne.n	800cf56 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800cf42:	697b      	ldr	r3, [r7, #20]
 800cf44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cf48:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800cf4a:	683b      	ldr	r3, [r7, #0]
 800cf4c:	695b      	ldr	r3, [r3, #20]
 800cf4e:	021b      	lsls	r3, r3, #8
 800cf50:	697a      	ldr	r2, [r7, #20]
 800cf52:	4313      	orrs	r3, r2
 800cf54:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	697a      	ldr	r2, [r7, #20]
 800cf5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	68fa      	ldr	r2, [r7, #12]
 800cf60:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800cf62:	683b      	ldr	r3, [r7, #0]
 800cf64:	685a      	ldr	r2, [r3, #4]
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	693a      	ldr	r2, [r7, #16]
 800cf6e:	621a      	str	r2, [r3, #32]
}
 800cf70:	bf00      	nop
 800cf72:	371c      	adds	r7, #28
 800cf74:	46bd      	mov	sp, r7
 800cf76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf7a:	4770      	bx	lr
 800cf7c:	40012c00 	.word	0x40012c00
 800cf80:	40013400 	.word	0x40013400
 800cf84:	40014000 	.word	0x40014000
 800cf88:	40014400 	.word	0x40014400
 800cf8c:	40014800 	.word	0x40014800
 800cf90:	40015000 	.word	0x40015000

0800cf94 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800cf94:	b480      	push	{r7}
 800cf96:	b087      	sub	sp, #28
 800cf98:	af00      	add	r7, sp, #0
 800cf9a:	6078      	str	r0, [r7, #4]
 800cf9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	6a1b      	ldr	r3, [r3, #32]
 800cfa2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	6a1b      	ldr	r3, [r3, #32]
 800cfa8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	685b      	ldr	r3, [r3, #4]
 800cfb4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cfba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800cfc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cfc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cfc8:	683b      	ldr	r3, [r7, #0]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	021b      	lsls	r3, r3, #8
 800cfce:	68fa      	ldr	r2, [r7, #12]
 800cfd0:	4313      	orrs	r3, r2
 800cfd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800cfd4:	693b      	ldr	r3, [r7, #16]
 800cfd6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800cfda:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800cfdc:	683b      	ldr	r3, [r7, #0]
 800cfde:	689b      	ldr	r3, [r3, #8]
 800cfe0:	051b      	lsls	r3, r3, #20
 800cfe2:	693a      	ldr	r2, [r7, #16]
 800cfe4:	4313      	orrs	r3, r2
 800cfe6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	4a1a      	ldr	r2, [pc, #104]	@ (800d054 <TIM_OC6_SetConfig+0xc0>)
 800cfec:	4293      	cmp	r3, r2
 800cfee:	d013      	beq.n	800d018 <TIM_OC6_SetConfig+0x84>
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	4a19      	ldr	r2, [pc, #100]	@ (800d058 <TIM_OC6_SetConfig+0xc4>)
 800cff4:	4293      	cmp	r3, r2
 800cff6:	d00f      	beq.n	800d018 <TIM_OC6_SetConfig+0x84>
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	4a18      	ldr	r2, [pc, #96]	@ (800d05c <TIM_OC6_SetConfig+0xc8>)
 800cffc:	4293      	cmp	r3, r2
 800cffe:	d00b      	beq.n	800d018 <TIM_OC6_SetConfig+0x84>
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	4a17      	ldr	r2, [pc, #92]	@ (800d060 <TIM_OC6_SetConfig+0xcc>)
 800d004:	4293      	cmp	r3, r2
 800d006:	d007      	beq.n	800d018 <TIM_OC6_SetConfig+0x84>
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	4a16      	ldr	r2, [pc, #88]	@ (800d064 <TIM_OC6_SetConfig+0xd0>)
 800d00c:	4293      	cmp	r3, r2
 800d00e:	d003      	beq.n	800d018 <TIM_OC6_SetConfig+0x84>
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	4a15      	ldr	r2, [pc, #84]	@ (800d068 <TIM_OC6_SetConfig+0xd4>)
 800d014:	4293      	cmp	r3, r2
 800d016:	d109      	bne.n	800d02c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d018:	697b      	ldr	r3, [r7, #20]
 800d01a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d01e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d020:	683b      	ldr	r3, [r7, #0]
 800d022:	695b      	ldr	r3, [r3, #20]
 800d024:	029b      	lsls	r3, r3, #10
 800d026:	697a      	ldr	r2, [r7, #20]
 800d028:	4313      	orrs	r3, r2
 800d02a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	697a      	ldr	r2, [r7, #20]
 800d030:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	68fa      	ldr	r2, [r7, #12]
 800d036:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d038:	683b      	ldr	r3, [r7, #0]
 800d03a:	685a      	ldr	r2, [r3, #4]
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	693a      	ldr	r2, [r7, #16]
 800d044:	621a      	str	r2, [r3, #32]
}
 800d046:	bf00      	nop
 800d048:	371c      	adds	r7, #28
 800d04a:	46bd      	mov	sp, r7
 800d04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d050:	4770      	bx	lr
 800d052:	bf00      	nop
 800d054:	40012c00 	.word	0x40012c00
 800d058:	40013400 	.word	0x40013400
 800d05c:	40014000 	.word	0x40014000
 800d060:	40014400 	.word	0x40014400
 800d064:	40014800 	.word	0x40014800
 800d068:	40015000 	.word	0x40015000

0800d06c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800d06c:	b480      	push	{r7}
 800d06e:	b087      	sub	sp, #28
 800d070:	af00      	add	r7, sp, #0
 800d072:	60f8      	str	r0, [r7, #12]
 800d074:	60b9      	str	r1, [r7, #8]
 800d076:	607a      	str	r2, [r7, #4]
 800d078:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d07a:	68fb      	ldr	r3, [r7, #12]
 800d07c:	6a1b      	ldr	r3, [r3, #32]
 800d07e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	6a1b      	ldr	r3, [r3, #32]
 800d084:	f023 0201 	bic.w	r2, r3, #1
 800d088:	68fb      	ldr	r3, [r7, #12]
 800d08a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	699b      	ldr	r3, [r3, #24]
 800d090:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	4a28      	ldr	r2, [pc, #160]	@ (800d138 <TIM_TI1_SetConfig+0xcc>)
 800d096:	4293      	cmp	r3, r2
 800d098:	d01b      	beq.n	800d0d2 <TIM_TI1_SetConfig+0x66>
 800d09a:	68fb      	ldr	r3, [r7, #12]
 800d09c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d0a0:	d017      	beq.n	800d0d2 <TIM_TI1_SetConfig+0x66>
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	4a25      	ldr	r2, [pc, #148]	@ (800d13c <TIM_TI1_SetConfig+0xd0>)
 800d0a6:	4293      	cmp	r3, r2
 800d0a8:	d013      	beq.n	800d0d2 <TIM_TI1_SetConfig+0x66>
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	4a24      	ldr	r2, [pc, #144]	@ (800d140 <TIM_TI1_SetConfig+0xd4>)
 800d0ae:	4293      	cmp	r3, r2
 800d0b0:	d00f      	beq.n	800d0d2 <TIM_TI1_SetConfig+0x66>
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	4a23      	ldr	r2, [pc, #140]	@ (800d144 <TIM_TI1_SetConfig+0xd8>)
 800d0b6:	4293      	cmp	r3, r2
 800d0b8:	d00b      	beq.n	800d0d2 <TIM_TI1_SetConfig+0x66>
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	4a22      	ldr	r2, [pc, #136]	@ (800d148 <TIM_TI1_SetConfig+0xdc>)
 800d0be:	4293      	cmp	r3, r2
 800d0c0:	d007      	beq.n	800d0d2 <TIM_TI1_SetConfig+0x66>
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	4a21      	ldr	r2, [pc, #132]	@ (800d14c <TIM_TI1_SetConfig+0xe0>)
 800d0c6:	4293      	cmp	r3, r2
 800d0c8:	d003      	beq.n	800d0d2 <TIM_TI1_SetConfig+0x66>
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	4a20      	ldr	r2, [pc, #128]	@ (800d150 <TIM_TI1_SetConfig+0xe4>)
 800d0ce:	4293      	cmp	r3, r2
 800d0d0:	d101      	bne.n	800d0d6 <TIM_TI1_SetConfig+0x6a>
 800d0d2:	2301      	movs	r3, #1
 800d0d4:	e000      	b.n	800d0d8 <TIM_TI1_SetConfig+0x6c>
 800d0d6:	2300      	movs	r3, #0
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d008      	beq.n	800d0ee <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800d0dc:	697b      	ldr	r3, [r7, #20]
 800d0de:	f023 0303 	bic.w	r3, r3, #3
 800d0e2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800d0e4:	697a      	ldr	r2, [r7, #20]
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	4313      	orrs	r3, r2
 800d0ea:	617b      	str	r3, [r7, #20]
 800d0ec:	e003      	b.n	800d0f6 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800d0ee:	697b      	ldr	r3, [r7, #20]
 800d0f0:	f043 0301 	orr.w	r3, r3, #1
 800d0f4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d0f6:	697b      	ldr	r3, [r7, #20]
 800d0f8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d0fc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800d0fe:	683b      	ldr	r3, [r7, #0]
 800d100:	011b      	lsls	r3, r3, #4
 800d102:	b2db      	uxtb	r3, r3
 800d104:	697a      	ldr	r2, [r7, #20]
 800d106:	4313      	orrs	r3, r2
 800d108:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d10a:	693b      	ldr	r3, [r7, #16]
 800d10c:	f023 030a 	bic.w	r3, r3, #10
 800d110:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800d112:	68bb      	ldr	r3, [r7, #8]
 800d114:	f003 030a 	and.w	r3, r3, #10
 800d118:	693a      	ldr	r2, [r7, #16]
 800d11a:	4313      	orrs	r3, r2
 800d11c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d11e:	68fb      	ldr	r3, [r7, #12]
 800d120:	697a      	ldr	r2, [r7, #20]
 800d122:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	693a      	ldr	r2, [r7, #16]
 800d128:	621a      	str	r2, [r3, #32]
}
 800d12a:	bf00      	nop
 800d12c:	371c      	adds	r7, #28
 800d12e:	46bd      	mov	sp, r7
 800d130:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d134:	4770      	bx	lr
 800d136:	bf00      	nop
 800d138:	40012c00 	.word	0x40012c00
 800d13c:	40000400 	.word	0x40000400
 800d140:	40000800 	.word	0x40000800
 800d144:	40000c00 	.word	0x40000c00
 800d148:	40013400 	.word	0x40013400
 800d14c:	40014000 	.word	0x40014000
 800d150:	40015000 	.word	0x40015000

0800d154 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d154:	b480      	push	{r7}
 800d156:	b087      	sub	sp, #28
 800d158:	af00      	add	r7, sp, #0
 800d15a:	60f8      	str	r0, [r7, #12]
 800d15c:	60b9      	str	r1, [r7, #8]
 800d15e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	6a1b      	ldr	r3, [r3, #32]
 800d164:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	6a1b      	ldr	r3, [r3, #32]
 800d16a:	f023 0201 	bic.w	r2, r3, #1
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	699b      	ldr	r3, [r3, #24]
 800d176:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d178:	693b      	ldr	r3, [r7, #16]
 800d17a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d17e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	011b      	lsls	r3, r3, #4
 800d184:	693a      	ldr	r2, [r7, #16]
 800d186:	4313      	orrs	r3, r2
 800d188:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d18a:	697b      	ldr	r3, [r7, #20]
 800d18c:	f023 030a 	bic.w	r3, r3, #10
 800d190:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d192:	697a      	ldr	r2, [r7, #20]
 800d194:	68bb      	ldr	r3, [r7, #8]
 800d196:	4313      	orrs	r3, r2
 800d198:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	693a      	ldr	r2, [r7, #16]
 800d19e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	697a      	ldr	r2, [r7, #20]
 800d1a4:	621a      	str	r2, [r3, #32]
}
 800d1a6:	bf00      	nop
 800d1a8:	371c      	adds	r7, #28
 800d1aa:	46bd      	mov	sp, r7
 800d1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1b0:	4770      	bx	lr

0800d1b2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d1b2:	b480      	push	{r7}
 800d1b4:	b087      	sub	sp, #28
 800d1b6:	af00      	add	r7, sp, #0
 800d1b8:	60f8      	str	r0, [r7, #12]
 800d1ba:	60b9      	str	r1, [r7, #8]
 800d1bc:	607a      	str	r2, [r7, #4]
 800d1be:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	6a1b      	ldr	r3, [r3, #32]
 800d1c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	6a1b      	ldr	r3, [r3, #32]
 800d1ca:	f023 0210 	bic.w	r2, r3, #16
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	699b      	ldr	r3, [r3, #24]
 800d1d6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800d1d8:	693b      	ldr	r3, [r7, #16]
 800d1da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d1de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	021b      	lsls	r3, r3, #8
 800d1e4:	693a      	ldr	r2, [r7, #16]
 800d1e6:	4313      	orrs	r3, r2
 800d1e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d1ea:	693b      	ldr	r3, [r7, #16]
 800d1ec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d1f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800d1f2:	683b      	ldr	r3, [r7, #0]
 800d1f4:	031b      	lsls	r3, r3, #12
 800d1f6:	b29b      	uxth	r3, r3
 800d1f8:	693a      	ldr	r2, [r7, #16]
 800d1fa:	4313      	orrs	r3, r2
 800d1fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d1fe:	697b      	ldr	r3, [r7, #20]
 800d200:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d204:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800d206:	68bb      	ldr	r3, [r7, #8]
 800d208:	011b      	lsls	r3, r3, #4
 800d20a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800d20e:	697a      	ldr	r2, [r7, #20]
 800d210:	4313      	orrs	r3, r2
 800d212:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	693a      	ldr	r2, [r7, #16]
 800d218:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	697a      	ldr	r2, [r7, #20]
 800d21e:	621a      	str	r2, [r3, #32]
}
 800d220:	bf00      	nop
 800d222:	371c      	adds	r7, #28
 800d224:	46bd      	mov	sp, r7
 800d226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d22a:	4770      	bx	lr

0800d22c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d22c:	b480      	push	{r7}
 800d22e:	b087      	sub	sp, #28
 800d230:	af00      	add	r7, sp, #0
 800d232:	60f8      	str	r0, [r7, #12]
 800d234:	60b9      	str	r1, [r7, #8]
 800d236:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	6a1b      	ldr	r3, [r3, #32]
 800d23c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	6a1b      	ldr	r3, [r3, #32]
 800d242:	f023 0210 	bic.w	r2, r3, #16
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	699b      	ldr	r3, [r3, #24]
 800d24e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d250:	693b      	ldr	r3, [r7, #16]
 800d252:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d256:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	031b      	lsls	r3, r3, #12
 800d25c:	693a      	ldr	r2, [r7, #16]
 800d25e:	4313      	orrs	r3, r2
 800d260:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d262:	697b      	ldr	r3, [r7, #20]
 800d264:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d268:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d26a:	68bb      	ldr	r3, [r7, #8]
 800d26c:	011b      	lsls	r3, r3, #4
 800d26e:	697a      	ldr	r2, [r7, #20]
 800d270:	4313      	orrs	r3, r2
 800d272:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	693a      	ldr	r2, [r7, #16]
 800d278:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d27a:	68fb      	ldr	r3, [r7, #12]
 800d27c:	697a      	ldr	r2, [r7, #20]
 800d27e:	621a      	str	r2, [r3, #32]
}
 800d280:	bf00      	nop
 800d282:	371c      	adds	r7, #28
 800d284:	46bd      	mov	sp, r7
 800d286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d28a:	4770      	bx	lr

0800d28c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d28c:	b480      	push	{r7}
 800d28e:	b087      	sub	sp, #28
 800d290:	af00      	add	r7, sp, #0
 800d292:	60f8      	str	r0, [r7, #12]
 800d294:	60b9      	str	r1, [r7, #8]
 800d296:	607a      	str	r2, [r7, #4]
 800d298:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	6a1b      	ldr	r3, [r3, #32]
 800d29e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	6a1b      	ldr	r3, [r3, #32]
 800d2a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	69db      	ldr	r3, [r3, #28]
 800d2b0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800d2b2:	693b      	ldr	r3, [r7, #16]
 800d2b4:	f023 0303 	bic.w	r3, r3, #3
 800d2b8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800d2ba:	693a      	ldr	r2, [r7, #16]
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	4313      	orrs	r3, r2
 800d2c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800d2c2:	693b      	ldr	r3, [r7, #16]
 800d2c4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d2c8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800d2ca:	683b      	ldr	r3, [r7, #0]
 800d2cc:	011b      	lsls	r3, r3, #4
 800d2ce:	b2db      	uxtb	r3, r3
 800d2d0:	693a      	ldr	r2, [r7, #16]
 800d2d2:	4313      	orrs	r3, r2
 800d2d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800d2d6:	697b      	ldr	r3, [r7, #20]
 800d2d8:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800d2dc:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800d2de:	68bb      	ldr	r3, [r7, #8]
 800d2e0:	021b      	lsls	r3, r3, #8
 800d2e2:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800d2e6:	697a      	ldr	r2, [r7, #20]
 800d2e8:	4313      	orrs	r3, r2
 800d2ea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	693a      	ldr	r2, [r7, #16]
 800d2f0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	697a      	ldr	r2, [r7, #20]
 800d2f6:	621a      	str	r2, [r3, #32]
}
 800d2f8:	bf00      	nop
 800d2fa:	371c      	adds	r7, #28
 800d2fc:	46bd      	mov	sp, r7
 800d2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d302:	4770      	bx	lr

0800d304 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d304:	b480      	push	{r7}
 800d306:	b087      	sub	sp, #28
 800d308:	af00      	add	r7, sp, #0
 800d30a:	60f8      	str	r0, [r7, #12]
 800d30c:	60b9      	str	r1, [r7, #8]
 800d30e:	607a      	str	r2, [r7, #4]
 800d310:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	6a1b      	ldr	r3, [r3, #32]
 800d316:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d318:	68fb      	ldr	r3, [r7, #12]
 800d31a:	6a1b      	ldr	r3, [r3, #32]
 800d31c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	69db      	ldr	r3, [r3, #28]
 800d328:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800d32a:	693b      	ldr	r3, [r7, #16]
 800d32c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d330:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	021b      	lsls	r3, r3, #8
 800d336:	693a      	ldr	r2, [r7, #16]
 800d338:	4313      	orrs	r3, r2
 800d33a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800d33c:	693b      	ldr	r3, [r7, #16]
 800d33e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d342:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800d344:	683b      	ldr	r3, [r7, #0]
 800d346:	031b      	lsls	r3, r3, #12
 800d348:	b29b      	uxth	r3, r3
 800d34a:	693a      	ldr	r2, [r7, #16]
 800d34c:	4313      	orrs	r3, r2
 800d34e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800d350:	697b      	ldr	r3, [r7, #20]
 800d352:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800d356:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800d358:	68bb      	ldr	r3, [r7, #8]
 800d35a:	031b      	lsls	r3, r3, #12
 800d35c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800d360:	697a      	ldr	r2, [r7, #20]
 800d362:	4313      	orrs	r3, r2
 800d364:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	693a      	ldr	r2, [r7, #16]
 800d36a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800d36c:	68fb      	ldr	r3, [r7, #12]
 800d36e:	697a      	ldr	r2, [r7, #20]
 800d370:	621a      	str	r2, [r3, #32]
}
 800d372:	bf00      	nop
 800d374:	371c      	adds	r7, #28
 800d376:	46bd      	mov	sp, r7
 800d378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d37c:	4770      	bx	lr

0800d37e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d37e:	b480      	push	{r7}
 800d380:	b085      	sub	sp, #20
 800d382:	af00      	add	r7, sp, #0
 800d384:	6078      	str	r0, [r7, #4]
 800d386:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	689b      	ldr	r3, [r3, #8]
 800d38c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800d394:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d398:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d39a:	683a      	ldr	r2, [r7, #0]
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	4313      	orrs	r3, r2
 800d3a0:	f043 0307 	orr.w	r3, r3, #7
 800d3a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	68fa      	ldr	r2, [r7, #12]
 800d3aa:	609a      	str	r2, [r3, #8]
}
 800d3ac:	bf00      	nop
 800d3ae:	3714      	adds	r7, #20
 800d3b0:	46bd      	mov	sp, r7
 800d3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3b6:	4770      	bx	lr

0800d3b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d3b8:	b480      	push	{r7}
 800d3ba:	b087      	sub	sp, #28
 800d3bc:	af00      	add	r7, sp, #0
 800d3be:	60f8      	str	r0, [r7, #12]
 800d3c0:	60b9      	str	r1, [r7, #8]
 800d3c2:	607a      	str	r2, [r7, #4]
 800d3c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	689b      	ldr	r3, [r3, #8]
 800d3ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d3cc:	697b      	ldr	r3, [r7, #20]
 800d3ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d3d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d3d4:	683b      	ldr	r3, [r7, #0]
 800d3d6:	021a      	lsls	r2, r3, #8
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	431a      	orrs	r2, r3
 800d3dc:	68bb      	ldr	r3, [r7, #8]
 800d3de:	4313      	orrs	r3, r2
 800d3e0:	697a      	ldr	r2, [r7, #20]
 800d3e2:	4313      	orrs	r3, r2
 800d3e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	697a      	ldr	r2, [r7, #20]
 800d3ea:	609a      	str	r2, [r3, #8]
}
 800d3ec:	bf00      	nop
 800d3ee:	371c      	adds	r7, #28
 800d3f0:	46bd      	mov	sp, r7
 800d3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3f6:	4770      	bx	lr

0800d3f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d3f8:	b480      	push	{r7}
 800d3fa:	b087      	sub	sp, #28
 800d3fc:	af00      	add	r7, sp, #0
 800d3fe:	60f8      	str	r0, [r7, #12]
 800d400:	60b9      	str	r1, [r7, #8]
 800d402:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d404:	68bb      	ldr	r3, [r7, #8]
 800d406:	f003 031f 	and.w	r3, r3, #31
 800d40a:	2201      	movs	r2, #1
 800d40c:	fa02 f303 	lsl.w	r3, r2, r3
 800d410:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d412:	68fb      	ldr	r3, [r7, #12]
 800d414:	6a1a      	ldr	r2, [r3, #32]
 800d416:	697b      	ldr	r3, [r7, #20]
 800d418:	43db      	mvns	r3, r3
 800d41a:	401a      	ands	r2, r3
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	6a1a      	ldr	r2, [r3, #32]
 800d424:	68bb      	ldr	r3, [r7, #8]
 800d426:	f003 031f 	and.w	r3, r3, #31
 800d42a:	6879      	ldr	r1, [r7, #4]
 800d42c:	fa01 f303 	lsl.w	r3, r1, r3
 800d430:	431a      	orrs	r2, r3
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	621a      	str	r2, [r3, #32]
}
 800d436:	bf00      	nop
 800d438:	371c      	adds	r7, #28
 800d43a:	46bd      	mov	sp, r7
 800d43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d440:	4770      	bx	lr
	...

0800d444 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d444:	b480      	push	{r7}
 800d446:	b085      	sub	sp, #20
 800d448:	af00      	add	r7, sp, #0
 800d44a:	6078      	str	r0, [r7, #4]
 800d44c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d454:	2b01      	cmp	r3, #1
 800d456:	d101      	bne.n	800d45c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d458:	2302      	movs	r3, #2
 800d45a:	e074      	b.n	800d546 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	2201      	movs	r2, #1
 800d460:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	2202      	movs	r2, #2
 800d468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	685b      	ldr	r3, [r3, #4]
 800d472:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	689b      	ldr	r3, [r3, #8]
 800d47a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	4a34      	ldr	r2, [pc, #208]	@ (800d554 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d482:	4293      	cmp	r3, r2
 800d484:	d009      	beq.n	800d49a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	4a33      	ldr	r2, [pc, #204]	@ (800d558 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d48c:	4293      	cmp	r3, r2
 800d48e:	d004      	beq.n	800d49a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	4a31      	ldr	r2, [pc, #196]	@ (800d55c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d496:	4293      	cmp	r3, r2
 800d498:	d108      	bne.n	800d4ac <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800d4a0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d4a2:	683b      	ldr	r3, [r7, #0]
 800d4a4:	685b      	ldr	r3, [r3, #4]
 800d4a6:	68fa      	ldr	r2, [r7, #12]
 800d4a8:	4313      	orrs	r3, r2
 800d4aa:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800d4b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d4b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d4b8:	683b      	ldr	r3, [r7, #0]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	68fa      	ldr	r2, [r7, #12]
 800d4be:	4313      	orrs	r3, r2
 800d4c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	68fa      	ldr	r2, [r7, #12]
 800d4c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	4a21      	ldr	r2, [pc, #132]	@ (800d554 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d4d0:	4293      	cmp	r3, r2
 800d4d2:	d022      	beq.n	800d51a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d4dc:	d01d      	beq.n	800d51a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	4a1f      	ldr	r2, [pc, #124]	@ (800d560 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800d4e4:	4293      	cmp	r3, r2
 800d4e6:	d018      	beq.n	800d51a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	681b      	ldr	r3, [r3, #0]
 800d4ec:	4a1d      	ldr	r2, [pc, #116]	@ (800d564 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800d4ee:	4293      	cmp	r3, r2
 800d4f0:	d013      	beq.n	800d51a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	4a1c      	ldr	r2, [pc, #112]	@ (800d568 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800d4f8:	4293      	cmp	r3, r2
 800d4fa:	d00e      	beq.n	800d51a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	4a15      	ldr	r2, [pc, #84]	@ (800d558 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d502:	4293      	cmp	r3, r2
 800d504:	d009      	beq.n	800d51a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	4a18      	ldr	r2, [pc, #96]	@ (800d56c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800d50c:	4293      	cmp	r3, r2
 800d50e:	d004      	beq.n	800d51a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	4a11      	ldr	r2, [pc, #68]	@ (800d55c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d516:	4293      	cmp	r3, r2
 800d518:	d10c      	bne.n	800d534 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d51a:	68bb      	ldr	r3, [r7, #8]
 800d51c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d520:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d522:	683b      	ldr	r3, [r7, #0]
 800d524:	689b      	ldr	r3, [r3, #8]
 800d526:	68ba      	ldr	r2, [r7, #8]
 800d528:	4313      	orrs	r3, r2
 800d52a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	68ba      	ldr	r2, [r7, #8]
 800d532:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	2201      	movs	r2, #1
 800d538:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	2200      	movs	r2, #0
 800d540:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d544:	2300      	movs	r3, #0
}
 800d546:	4618      	mov	r0, r3
 800d548:	3714      	adds	r7, #20
 800d54a:	46bd      	mov	sp, r7
 800d54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d550:	4770      	bx	lr
 800d552:	bf00      	nop
 800d554:	40012c00 	.word	0x40012c00
 800d558:	40013400 	.word	0x40013400
 800d55c:	40015000 	.word	0x40015000
 800d560:	40000400 	.word	0x40000400
 800d564:	40000800 	.word	0x40000800
 800d568:	40000c00 	.word	0x40000c00
 800d56c:	40014000 	.word	0x40014000

0800d570 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d570:	b480      	push	{r7}
 800d572:	b085      	sub	sp, #20
 800d574:	af00      	add	r7, sp, #0
 800d576:	6078      	str	r0, [r7, #4]
 800d578:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d57a:	2300      	movs	r3, #0
 800d57c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d584:	2b01      	cmp	r3, #1
 800d586:	d101      	bne.n	800d58c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d588:	2302      	movs	r3, #2
 800d58a:	e078      	b.n	800d67e <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	2201      	movs	r2, #1
 800d590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800d59a:	683b      	ldr	r3, [r7, #0]
 800d59c:	68db      	ldr	r3, [r3, #12]
 800d59e:	4313      	orrs	r3, r2
 800d5a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d5a8:	683b      	ldr	r3, [r7, #0]
 800d5aa:	689b      	ldr	r3, [r3, #8]
 800d5ac:	4313      	orrs	r3, r2
 800d5ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800d5b6:	683b      	ldr	r3, [r7, #0]
 800d5b8:	685b      	ldr	r3, [r3, #4]
 800d5ba:	4313      	orrs	r3, r2
 800d5bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800d5c4:	683b      	ldr	r3, [r7, #0]
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	4313      	orrs	r3, r2
 800d5ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d5cc:	68fb      	ldr	r3, [r7, #12]
 800d5ce:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d5d2:	683b      	ldr	r3, [r7, #0]
 800d5d4:	691b      	ldr	r3, [r3, #16]
 800d5d6:	4313      	orrs	r3, r2
 800d5d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800d5e0:	683b      	ldr	r3, [r7, #0]
 800d5e2:	695b      	ldr	r3, [r3, #20]
 800d5e4:	4313      	orrs	r3, r2
 800d5e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800d5ee:	683b      	ldr	r3, [r7, #0]
 800d5f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d5f2:	4313      	orrs	r3, r2
 800d5f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800d5f6:	68fb      	ldr	r3, [r7, #12]
 800d5f8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800d5fc:	683b      	ldr	r3, [r7, #0]
 800d5fe:	699b      	ldr	r3, [r3, #24]
 800d600:	041b      	lsls	r3, r3, #16
 800d602:	4313      	orrs	r3, r2
 800d604:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800d60c:	683b      	ldr	r3, [r7, #0]
 800d60e:	69db      	ldr	r3, [r3, #28]
 800d610:	4313      	orrs	r3, r2
 800d612:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	4a1c      	ldr	r2, [pc, #112]	@ (800d68c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800d61a:	4293      	cmp	r3, r2
 800d61c:	d009      	beq.n	800d632 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	681b      	ldr	r3, [r3, #0]
 800d622:	4a1b      	ldr	r2, [pc, #108]	@ (800d690 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800d624:	4293      	cmp	r3, r2
 800d626:	d004      	beq.n	800d632 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	4a19      	ldr	r2, [pc, #100]	@ (800d694 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800d62e:	4293      	cmp	r3, r2
 800d630:	d11c      	bne.n	800d66c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800d638:	683b      	ldr	r3, [r7, #0]
 800d63a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d63c:	051b      	lsls	r3, r3, #20
 800d63e:	4313      	orrs	r3, r2
 800d640:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800d642:	68fb      	ldr	r3, [r7, #12]
 800d644:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800d648:	683b      	ldr	r3, [r7, #0]
 800d64a:	6a1b      	ldr	r3, [r3, #32]
 800d64c:	4313      	orrs	r3, r2
 800d64e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800d656:	683b      	ldr	r3, [r7, #0]
 800d658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d65a:	4313      	orrs	r3, r2
 800d65c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800d664:	683b      	ldr	r3, [r7, #0]
 800d666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d668:	4313      	orrs	r3, r2
 800d66a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	68fa      	ldr	r2, [r7, #12]
 800d672:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	2200      	movs	r2, #0
 800d678:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d67c:	2300      	movs	r3, #0
}
 800d67e:	4618      	mov	r0, r3
 800d680:	3714      	adds	r7, #20
 800d682:	46bd      	mov	sp, r7
 800d684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d688:	4770      	bx	lr
 800d68a:	bf00      	nop
 800d68c:	40012c00 	.word	0x40012c00
 800d690:	40013400 	.word	0x40013400
 800d694:	40015000 	.word	0x40015000

0800d698 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d698:	b480      	push	{r7}
 800d69a:	b083      	sub	sp, #12
 800d69c:	af00      	add	r7, sp, #0
 800d69e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d6a0:	bf00      	nop
 800d6a2:	370c      	adds	r7, #12
 800d6a4:	46bd      	mov	sp, r7
 800d6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6aa:	4770      	bx	lr

0800d6ac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d6ac:	b480      	push	{r7}
 800d6ae:	b083      	sub	sp, #12
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d6b4:	bf00      	nop
 800d6b6:	370c      	adds	r7, #12
 800d6b8:	46bd      	mov	sp, r7
 800d6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6be:	4770      	bx	lr

0800d6c0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d6c0:	b480      	push	{r7}
 800d6c2:	b083      	sub	sp, #12
 800d6c4:	af00      	add	r7, sp, #0
 800d6c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d6c8:	bf00      	nop
 800d6ca:	370c      	adds	r7, #12
 800d6cc:	46bd      	mov	sp, r7
 800d6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d2:	4770      	bx	lr

0800d6d4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800d6d4:	b480      	push	{r7}
 800d6d6:	b083      	sub	sp, #12
 800d6d8:	af00      	add	r7, sp, #0
 800d6da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800d6dc:	bf00      	nop
 800d6de:	370c      	adds	r7, #12
 800d6e0:	46bd      	mov	sp, r7
 800d6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6e6:	4770      	bx	lr

0800d6e8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800d6e8:	b480      	push	{r7}
 800d6ea:	b083      	sub	sp, #12
 800d6ec:	af00      	add	r7, sp, #0
 800d6ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800d6f0:	bf00      	nop
 800d6f2:	370c      	adds	r7, #12
 800d6f4:	46bd      	mov	sp, r7
 800d6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6fa:	4770      	bx	lr

0800d6fc <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800d6fc:	b480      	push	{r7}
 800d6fe:	b083      	sub	sp, #12
 800d700:	af00      	add	r7, sp, #0
 800d702:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800d704:	bf00      	nop
 800d706:	370c      	adds	r7, #12
 800d708:	46bd      	mov	sp, r7
 800d70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d70e:	4770      	bx	lr

0800d710 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800d710:	b480      	push	{r7}
 800d712:	b083      	sub	sp, #12
 800d714:	af00      	add	r7, sp, #0
 800d716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800d718:	bf00      	nop
 800d71a:	370c      	adds	r7, #12
 800d71c:	46bd      	mov	sp, r7
 800d71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d722:	4770      	bx	lr

0800d724 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 800d724:	b580      	push	{r7, lr}
 800d726:	b082      	sub	sp, #8
 800d728:	af00      	add	r7, sp, #0
 800d72a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d101      	bne.n	800d736 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800d732:	2301      	movs	r3, #1
 800d734:	e04a      	b.n	800d7cc <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d106      	bne.n	800d74e <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	2200      	movs	r2, #0
 800d744:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d748:	6878      	ldr	r0, [r7, #4]
 800d74a:	f7fa fce5 	bl	8008118 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	2224      	movs	r2, #36	@ 0x24
 800d752:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	681b      	ldr	r3, [r3, #0]
 800d75a:	681a      	ldr	r2, [r3, #0]
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	f022 0201 	bic.w	r2, r2, #1
 800d764:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d002      	beq.n	800d774 <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800d76e:	6878      	ldr	r0, [r7, #4]
 800d770:	f001 f8a2 	bl	800e8b8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d774:	6878      	ldr	r0, [r7, #4]
 800d776:	f000 fda3 	bl	800e2c0 <UART_SetConfig>
 800d77a:	4603      	mov	r3, r0
 800d77c:	2b01      	cmp	r3, #1
 800d77e:	d101      	bne.n	800d784 <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 800d780:	2301      	movs	r3, #1
 800d782:	e023      	b.n	800d7cc <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	685a      	ldr	r2, [r3, #4]
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d792:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	689a      	ldr	r2, [r3, #8]
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 800d7a2:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	689a      	ldr	r2, [r3, #8]
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	f042 0208 	orr.w	r2, r2, #8
 800d7b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	681b      	ldr	r3, [r3, #0]
 800d7b8:	681a      	ldr	r2, [r3, #0]
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	f042 0201 	orr.w	r2, r2, #1
 800d7c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d7c4:	6878      	ldr	r0, [r7, #4]
 800d7c6:	f001 f919 	bl	800e9fc <UART_CheckIdleState>
 800d7ca:	4603      	mov	r3, r0
}
 800d7cc:	4618      	mov	r0, r3
 800d7ce:	3708      	adds	r7, #8
 800d7d0:	46bd      	mov	sp, r7
 800d7d2:	bd80      	pop	{r7, pc}

0800d7d4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800d7d4:	b580      	push	{r7, lr}
 800d7d6:	b08a      	sub	sp, #40	@ 0x28
 800d7d8:	af00      	add	r7, sp, #0
 800d7da:	60f8      	str	r0, [r7, #12]
 800d7dc:	60b9      	str	r1, [r7, #8]
 800d7de:	4613      	mov	r3, r2
 800d7e0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d7e8:	2b20      	cmp	r3, #32
 800d7ea:	d167      	bne.n	800d8bc <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800d7ec:	68bb      	ldr	r3, [r7, #8]
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d002      	beq.n	800d7f8 <HAL_UART_Transmit_DMA+0x24>
 800d7f2:	88fb      	ldrh	r3, [r7, #6]
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d101      	bne.n	800d7fc <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800d7f8:	2301      	movs	r3, #1
 800d7fa:	e060      	b.n	800d8be <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800d7fc:	68fb      	ldr	r3, [r7, #12]
 800d7fe:	68ba      	ldr	r2, [r7, #8]
 800d800:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800d802:	68fb      	ldr	r3, [r7, #12]
 800d804:	88fa      	ldrh	r2, [r7, #6]
 800d806:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	88fa      	ldrh	r2, [r7, #6]
 800d80e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d812:	68fb      	ldr	r3, [r7, #12]
 800d814:	2200      	movs	r2, #0
 800d816:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d81a:	68fb      	ldr	r3, [r7, #12]
 800d81c:	2221      	movs	r2, #33	@ 0x21
 800d81e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d826:	2b00      	cmp	r3, #0
 800d828:	d028      	beq.n	800d87c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800d82a:	68fb      	ldr	r3, [r7, #12]
 800d82c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d82e:	4a26      	ldr	r2, [pc, #152]	@ (800d8c8 <HAL_UART_Transmit_DMA+0xf4>)
 800d830:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800d832:	68fb      	ldr	r3, [r7, #12]
 800d834:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d836:	4a25      	ldr	r2, [pc, #148]	@ (800d8cc <HAL_UART_Transmit_DMA+0xf8>)
 800d838:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d83e:	4a24      	ldr	r2, [pc, #144]	@ (800d8d0 <HAL_UART_Transmit_DMA+0xfc>)
 800d840:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d846:	2200      	movs	r2, #0
 800d848:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800d84a:	68fb      	ldr	r3, [r7, #12]
 800d84c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d852:	4619      	mov	r1, r3
 800d854:	68fb      	ldr	r3, [r7, #12]
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	3328      	adds	r3, #40	@ 0x28
 800d85a:	461a      	mov	r2, r3
 800d85c:	88fb      	ldrh	r3, [r7, #6]
 800d85e:	f7fb f92b 	bl	8008ab8 <HAL_DMA_Start_IT>
 800d862:	4603      	mov	r3, r0
 800d864:	2b00      	cmp	r3, #0
 800d866:	d009      	beq.n	800d87c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	2210      	movs	r2, #16
 800d86c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	2220      	movs	r2, #32
 800d874:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800d878:	2301      	movs	r3, #1
 800d87a:	e020      	b.n	800d8be <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800d87c:	68fb      	ldr	r3, [r7, #12]
 800d87e:	681b      	ldr	r3, [r3, #0]
 800d880:	2240      	movs	r2, #64	@ 0x40
 800d882:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d884:	68fb      	ldr	r3, [r7, #12]
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	3308      	adds	r3, #8
 800d88a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d88c:	697b      	ldr	r3, [r7, #20]
 800d88e:	e853 3f00 	ldrex	r3, [r3]
 800d892:	613b      	str	r3, [r7, #16]
   return(result);
 800d894:	693b      	ldr	r3, [r7, #16]
 800d896:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d89a:	627b      	str	r3, [r7, #36]	@ 0x24
 800d89c:	68fb      	ldr	r3, [r7, #12]
 800d89e:	681b      	ldr	r3, [r3, #0]
 800d8a0:	3308      	adds	r3, #8
 800d8a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d8a4:	623a      	str	r2, [r7, #32]
 800d8a6:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8a8:	69f9      	ldr	r1, [r7, #28]
 800d8aa:	6a3a      	ldr	r2, [r7, #32]
 800d8ac:	e841 2300 	strex	r3, r2, [r1]
 800d8b0:	61bb      	str	r3, [r7, #24]
   return(result);
 800d8b2:	69bb      	ldr	r3, [r7, #24]
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	d1e5      	bne.n	800d884 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800d8b8:	2300      	movs	r3, #0
 800d8ba:	e000      	b.n	800d8be <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800d8bc:	2302      	movs	r3, #2
  }
}
 800d8be:	4618      	mov	r0, r3
 800d8c0:	3728      	adds	r7, #40	@ 0x28
 800d8c2:	46bd      	mov	sp, r7
 800d8c4:	bd80      	pop	{r7, pc}
 800d8c6:	bf00      	nop
 800d8c8:	0800eec7 	.word	0x0800eec7
 800d8cc:	0800ef61 	.word	0x0800ef61
 800d8d0:	0800f0e7 	.word	0x0800f0e7

0800d8d4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d8d4:	b580      	push	{r7, lr}
 800d8d6:	b08a      	sub	sp, #40	@ 0x28
 800d8d8:	af00      	add	r7, sp, #0
 800d8da:	60f8      	str	r0, [r7, #12]
 800d8dc:	60b9      	str	r1, [r7, #8]
 800d8de:	4613      	mov	r3, r2
 800d8e0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d8e8:	2b20      	cmp	r3, #32
 800d8ea:	d137      	bne.n	800d95c <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800d8ec:	68bb      	ldr	r3, [r7, #8]
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d002      	beq.n	800d8f8 <HAL_UART_Receive_DMA+0x24>
 800d8f2:	88fb      	ldrh	r3, [r7, #6]
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d101      	bne.n	800d8fc <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800d8f8:	2301      	movs	r3, #1
 800d8fa:	e030      	b.n	800d95e <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	2200      	movs	r2, #0
 800d900:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d902:	68fb      	ldr	r3, [r7, #12]
 800d904:	681b      	ldr	r3, [r3, #0]
 800d906:	4a18      	ldr	r2, [pc, #96]	@ (800d968 <HAL_UART_Receive_DMA+0x94>)
 800d908:	4293      	cmp	r3, r2
 800d90a:	d01f      	beq.n	800d94c <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	685b      	ldr	r3, [r3, #4]
 800d912:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d916:	2b00      	cmp	r3, #0
 800d918:	d018      	beq.n	800d94c <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d91a:	68fb      	ldr	r3, [r7, #12]
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d920:	697b      	ldr	r3, [r7, #20]
 800d922:	e853 3f00 	ldrex	r3, [r3]
 800d926:	613b      	str	r3, [r7, #16]
   return(result);
 800d928:	693b      	ldr	r3, [r7, #16]
 800d92a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d92e:	627b      	str	r3, [r7, #36]	@ 0x24
 800d930:	68fb      	ldr	r3, [r7, #12]
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	461a      	mov	r2, r3
 800d936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d938:	623b      	str	r3, [r7, #32]
 800d93a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d93c:	69f9      	ldr	r1, [r7, #28]
 800d93e:	6a3a      	ldr	r2, [r7, #32]
 800d940:	e841 2300 	strex	r3, r2, [r1]
 800d944:	61bb      	str	r3, [r7, #24]
   return(result);
 800d946:	69bb      	ldr	r3, [r7, #24]
 800d948:	2b00      	cmp	r3, #0
 800d94a:	d1e6      	bne.n	800d91a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800d94c:	88fb      	ldrh	r3, [r7, #6]
 800d94e:	461a      	mov	r2, r3
 800d950:	68b9      	ldr	r1, [r7, #8]
 800d952:	68f8      	ldr	r0, [r7, #12]
 800d954:	f001 f96a 	bl	800ec2c <UART_Start_Receive_DMA>
 800d958:	4603      	mov	r3, r0
 800d95a:	e000      	b.n	800d95e <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800d95c:	2302      	movs	r3, #2
  }
}
 800d95e:	4618      	mov	r0, r3
 800d960:	3728      	adds	r7, #40	@ 0x28
 800d962:	46bd      	mov	sp, r7
 800d964:	bd80      	pop	{r7, pc}
 800d966:	bf00      	nop
 800d968:	40008000 	.word	0x40008000

0800d96c <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800d96c:	b580      	push	{r7, lr}
 800d96e:	b090      	sub	sp, #64	@ 0x40
 800d970:	af00      	add	r7, sp, #0
 800d972:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d97a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d982:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	689b      	ldr	r3, [r3, #8]
 800d98a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d98e:	2b80      	cmp	r3, #128	@ 0x80
 800d990:	d139      	bne.n	800da06 <HAL_UART_DMAStop+0x9a>
 800d992:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d994:	2b21      	cmp	r3, #33	@ 0x21
 800d996:	d136      	bne.n	800da06 <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	3308      	adds	r3, #8
 800d99e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9a0:	6a3b      	ldr	r3, [r7, #32]
 800d9a2:	e853 3f00 	ldrex	r3, [r3]
 800d9a6:	61fb      	str	r3, [r7, #28]
   return(result);
 800d9a8:	69fb      	ldr	r3, [r7, #28]
 800d9aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d9ae:	637b      	str	r3, [r7, #52]	@ 0x34
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	681b      	ldr	r3, [r3, #0]
 800d9b4:	3308      	adds	r3, #8
 800d9b6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d9b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d9ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d9be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d9c0:	e841 2300 	strex	r3, r2, [r1]
 800d9c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d9c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d1e5      	bne.n	800d998 <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	d015      	beq.n	800da00 <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d9d8:	4618      	mov	r0, r3
 800d9da:	f7fb f8e8 	bl	8008bae <HAL_DMA_Abort>
 800d9de:	4603      	mov	r3, r0
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d00d      	beq.n	800da00 <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d9e8:	4618      	mov	r0, r3
 800d9ea:	f7fb fa4f 	bl	8008e8c <HAL_DMA_GetError>
 800d9ee:	4603      	mov	r3, r0
 800d9f0:	2b20      	cmp	r3, #32
 800d9f2:	d105      	bne.n	800da00 <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	2210      	movs	r2, #16
 800d9f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800d9fc:	2303      	movs	r3, #3
 800d9fe:	e047      	b.n	800da90 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
 800da00:	6878      	ldr	r0, [r7, #4]
 800da02:	f001 f9b9 	bl	800ed78 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	681b      	ldr	r3, [r3, #0]
 800da0a:	689b      	ldr	r3, [r3, #8]
 800da0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800da10:	2b40      	cmp	r3, #64	@ 0x40
 800da12:	d13c      	bne.n	800da8e <HAL_UART_DMAStop+0x122>
 800da14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da16:	2b22      	cmp	r3, #34	@ 0x22
 800da18:	d139      	bne.n	800da8e <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	3308      	adds	r3, #8
 800da20:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	e853 3f00 	ldrex	r3, [r3]
 800da28:	60bb      	str	r3, [r7, #8]
   return(result);
 800da2a:	68bb      	ldr	r3, [r7, #8]
 800da2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800da30:	633b      	str	r3, [r7, #48]	@ 0x30
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	3308      	adds	r3, #8
 800da38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800da3a:	61ba      	str	r2, [r7, #24]
 800da3c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da3e:	6979      	ldr	r1, [r7, #20]
 800da40:	69ba      	ldr	r2, [r7, #24]
 800da42:	e841 2300 	strex	r3, r2, [r1]
 800da46:	613b      	str	r3, [r7, #16]
   return(result);
 800da48:	693b      	ldr	r3, [r7, #16]
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d1e5      	bne.n	800da1a <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800da54:	2b00      	cmp	r3, #0
 800da56:	d017      	beq.n	800da88 <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800da5e:	4618      	mov	r0, r3
 800da60:	f7fb f8a5 	bl	8008bae <HAL_DMA_Abort>
 800da64:	4603      	mov	r3, r0
 800da66:	2b00      	cmp	r3, #0
 800da68:	d00e      	beq.n	800da88 <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800da70:	4618      	mov	r0, r3
 800da72:	f7fb fa0b 	bl	8008e8c <HAL_DMA_GetError>
 800da76:	4603      	mov	r3, r0
 800da78:	2b20      	cmp	r3, #32
 800da7a:	d105      	bne.n	800da88 <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	2210      	movs	r2, #16
 800da80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800da84:	2303      	movs	r3, #3
 800da86:	e003      	b.n	800da90 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800da88:	6878      	ldr	r0, [r7, #4]
 800da8a:	f001 f9b6 	bl	800edfa <UART_EndRxTransfer>
  }

  return HAL_OK;
 800da8e:	2300      	movs	r3, #0
}
 800da90:	4618      	mov	r0, r3
 800da92:	3740      	adds	r7, #64	@ 0x40
 800da94:	46bd      	mov	sp, r7
 800da96:	bd80      	pop	{r7, pc}

0800da98 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800da98:	b580      	push	{r7, lr}
 800da9a:	b0ba      	sub	sp, #232	@ 0xe8
 800da9c:	af00      	add	r7, sp, #0
 800da9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	69db      	ldr	r3, [r3, #28]
 800daa6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	689b      	ldr	r3, [r3, #8]
 800daba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800dabe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800dac2:	f640 030f 	movw	r3, #2063	@ 0x80f
 800dac6:	4013      	ands	r3, r2
 800dac8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800dacc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	d11b      	bne.n	800db0c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800dad4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dad8:	f003 0320 	and.w	r3, r3, #32
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d015      	beq.n	800db0c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800dae0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dae4:	f003 0320 	and.w	r3, r3, #32
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d105      	bne.n	800daf8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800daec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800daf0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d009      	beq.n	800db0c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	f000 8300 	beq.w	800e102 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800db06:	6878      	ldr	r0, [r7, #4]
 800db08:	4798      	blx	r3
      }
      return;
 800db0a:	e2fa      	b.n	800e102 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800db0c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800db10:	2b00      	cmp	r3, #0
 800db12:	f000 8123 	beq.w	800dd5c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800db16:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800db1a:	4b8d      	ldr	r3, [pc, #564]	@ (800dd50 <HAL_UART_IRQHandler+0x2b8>)
 800db1c:	4013      	ands	r3, r2
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d106      	bne.n	800db30 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800db22:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800db26:	4b8b      	ldr	r3, [pc, #556]	@ (800dd54 <HAL_UART_IRQHandler+0x2bc>)
 800db28:	4013      	ands	r3, r2
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	f000 8116 	beq.w	800dd5c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800db30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800db34:	f003 0301 	and.w	r3, r3, #1
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d011      	beq.n	800db60 <HAL_UART_IRQHandler+0xc8>
 800db3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800db40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800db44:	2b00      	cmp	r3, #0
 800db46:	d00b      	beq.n	800db60 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	2201      	movs	r2, #1
 800db4e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800db56:	f043 0201 	orr.w	r2, r3, #1
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800db60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800db64:	f003 0302 	and.w	r3, r3, #2
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d011      	beq.n	800db90 <HAL_UART_IRQHandler+0xf8>
 800db6c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800db70:	f003 0301 	and.w	r3, r3, #1
 800db74:	2b00      	cmp	r3, #0
 800db76:	d00b      	beq.n	800db90 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	2202      	movs	r2, #2
 800db7e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800db86:	f043 0204 	orr.w	r2, r3, #4
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800db90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800db94:	f003 0304 	and.w	r3, r3, #4
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d011      	beq.n	800dbc0 <HAL_UART_IRQHandler+0x128>
 800db9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dba0:	f003 0301 	and.w	r3, r3, #1
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d00b      	beq.n	800dbc0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	2204      	movs	r2, #4
 800dbae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dbb6:	f043 0202 	orr.w	r2, r3, #2
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800dbc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dbc4:	f003 0308 	and.w	r3, r3, #8
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	d017      	beq.n	800dbfc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800dbcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dbd0:	f003 0320 	and.w	r3, r3, #32
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	d105      	bne.n	800dbe4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800dbd8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800dbdc:	4b5c      	ldr	r3, [pc, #368]	@ (800dd50 <HAL_UART_IRQHandler+0x2b8>)
 800dbde:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d00b      	beq.n	800dbfc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	2208      	movs	r2, #8
 800dbea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dbf2:	f043 0208 	orr.w	r2, r3, #8
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800dbfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dc00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d012      	beq.n	800dc2e <HAL_UART_IRQHandler+0x196>
 800dc08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dc0c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d00c      	beq.n	800dc2e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	681b      	ldr	r3, [r3, #0]
 800dc18:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800dc1c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dc24:	f043 0220 	orr.w	r2, r3, #32
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	f000 8266 	beq.w	800e106 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800dc3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dc3e:	f003 0320 	and.w	r3, r3, #32
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d013      	beq.n	800dc6e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800dc46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dc4a:	f003 0320 	and.w	r3, r3, #32
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d105      	bne.n	800dc5e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800dc52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dc56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dc5a:	2b00      	cmp	r3, #0
 800dc5c:	d007      	beq.n	800dc6e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d003      	beq.n	800dc6e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dc6a:	6878      	ldr	r0, [r7, #4]
 800dc6c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dc74:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	689b      	ldr	r3, [r3, #8]
 800dc7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dc82:	2b40      	cmp	r3, #64	@ 0x40
 800dc84:	d005      	beq.n	800dc92 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800dc86:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800dc8a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d054      	beq.n	800dd3c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800dc92:	6878      	ldr	r0, [r7, #4]
 800dc94:	f001 f8b1 	bl	800edfa <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	689b      	ldr	r3, [r3, #8]
 800dc9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dca2:	2b40      	cmp	r3, #64	@ 0x40
 800dca4:	d146      	bne.n	800dd34 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	3308      	adds	r3, #8
 800dcac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcb0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800dcb4:	e853 3f00 	ldrex	r3, [r3]
 800dcb8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800dcbc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800dcc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dcc4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	3308      	adds	r3, #8
 800dcce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800dcd2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800dcd6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcda:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800dcde:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800dce2:	e841 2300 	strex	r3, r2, [r1]
 800dce6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800dcea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d1d9      	bne.n	800dca6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	d017      	beq.n	800dd2c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dd02:	4a15      	ldr	r2, [pc, #84]	@ (800dd58 <HAL_UART_IRQHandler+0x2c0>)
 800dd04:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dd0c:	4618      	mov	r0, r3
 800dd0e:	f7fa ffa7 	bl	8008c60 <HAL_DMA_Abort_IT>
 800dd12:	4603      	mov	r3, r0
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d019      	beq.n	800dd4c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dd1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd20:	687a      	ldr	r2, [r7, #4]
 800dd22:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800dd26:	4610      	mov	r0, r2
 800dd28:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd2a:	e00f      	b.n	800dd4c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800dd2c:	6878      	ldr	r0, [r7, #4]
 800dd2e:	f000 fa09 	bl	800e144 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd32:	e00b      	b.n	800dd4c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800dd34:	6878      	ldr	r0, [r7, #4]
 800dd36:	f000 fa05 	bl	800e144 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd3a:	e007      	b.n	800dd4c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800dd3c:	6878      	ldr	r0, [r7, #4]
 800dd3e:	f000 fa01 	bl	800e144 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	2200      	movs	r2, #0
 800dd46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800dd4a:	e1dc      	b.n	800e106 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd4c:	bf00      	nop
    return;
 800dd4e:	e1da      	b.n	800e106 <HAL_UART_IRQHandler+0x66e>
 800dd50:	10000001 	.word	0x10000001
 800dd54:	04000120 	.word	0x04000120
 800dd58:	0800f167 	.word	0x0800f167

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dd60:	2b01      	cmp	r3, #1
 800dd62:	f040 8170 	bne.w	800e046 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800dd66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dd6a:	f003 0310 	and.w	r3, r3, #16
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	f000 8169 	beq.w	800e046 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800dd74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dd78:	f003 0310 	and.w	r3, r3, #16
 800dd7c:	2b00      	cmp	r3, #0
 800dd7e:	f000 8162 	beq.w	800e046 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	2210      	movs	r2, #16
 800dd88:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	681b      	ldr	r3, [r3, #0]
 800dd8e:	689b      	ldr	r3, [r3, #8]
 800dd90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dd94:	2b40      	cmp	r3, #64	@ 0x40
 800dd96:	f040 80d8 	bne.w	800df4a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dda0:	681b      	ldr	r3, [r3, #0]
 800dda2:	685b      	ldr	r3, [r3, #4]
 800dda4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800dda8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	f000 80af 	beq.w	800df10 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ddb8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ddbc:	429a      	cmp	r2, r3
 800ddbe:	f080 80a7 	bcs.w	800df10 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ddc8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	681b      	ldr	r3, [r3, #0]
 800ddd6:	f003 0320 	and.w	r3, r3, #32
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	f040 8087 	bne.w	800deee <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dde8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ddec:	e853 3f00 	ldrex	r3, [r3]
 800ddf0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ddf4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ddf8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ddfc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	461a      	mov	r2, r3
 800de06:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800de0a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800de0e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de12:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800de16:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800de1a:	e841 2300 	strex	r3, r2, [r1]
 800de1e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800de22:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800de26:	2b00      	cmp	r3, #0
 800de28:	d1da      	bne.n	800dde0 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	681b      	ldr	r3, [r3, #0]
 800de2e:	3308      	adds	r3, #8
 800de30:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de32:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800de34:	e853 3f00 	ldrex	r3, [r3]
 800de38:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800de3a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800de3c:	f023 0301 	bic.w	r3, r3, #1
 800de40:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	3308      	adds	r3, #8
 800de4a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800de4e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800de52:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de54:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800de56:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800de5a:	e841 2300 	strex	r3, r2, [r1]
 800de5e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800de60:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800de62:	2b00      	cmp	r3, #0
 800de64:	d1e1      	bne.n	800de2a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	3308      	adds	r3, #8
 800de6c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de6e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800de70:	e853 3f00 	ldrex	r3, [r3]
 800de74:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800de76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800de78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800de7c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	3308      	adds	r3, #8
 800de86:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800de8a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800de8c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de8e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800de90:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800de92:	e841 2300 	strex	r3, r2, [r1]
 800de96:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800de98:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	d1e3      	bne.n	800de66 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	2220      	movs	r2, #32
 800dea2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	2200      	movs	r2, #0
 800deaa:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800deb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800deb4:	e853 3f00 	ldrex	r3, [r3]
 800deb8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800deba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800debc:	f023 0310 	bic.w	r3, r3, #16
 800dec0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	461a      	mov	r2, r3
 800deca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dece:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ded0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ded2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ded4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ded6:	e841 2300 	strex	r3, r2, [r1]
 800deda:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800dedc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d1e4      	bne.n	800deac <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dee8:	4618      	mov	r0, r3
 800deea:	f7fa fe60 	bl	8008bae <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	2202      	movs	r2, #2
 800def2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800df00:	b29b      	uxth	r3, r3
 800df02:	1ad3      	subs	r3, r2, r3
 800df04:	b29b      	uxth	r3, r3
 800df06:	4619      	mov	r1, r3
 800df08:	6878      	ldr	r0, [r7, #4]
 800df0a:	f000 f925 	bl	800e158 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800df0e:	e0fc      	b.n	800e10a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800df16:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800df1a:	429a      	cmp	r2, r3
 800df1c:	f040 80f5 	bne.w	800e10a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	681b      	ldr	r3, [r3, #0]
 800df2a:	f003 0320 	and.w	r3, r3, #32
 800df2e:	2b20      	cmp	r3, #32
 800df30:	f040 80eb 	bne.w	800e10a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	2202      	movs	r2, #2
 800df38:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800df40:	4619      	mov	r1, r3
 800df42:	6878      	ldr	r0, [r7, #4]
 800df44:	f000 f908 	bl	800e158 <HAL_UARTEx_RxEventCallback>
      return;
 800df48:	e0df      	b.n	800e10a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800df56:	b29b      	uxth	r3, r3
 800df58:	1ad3      	subs	r3, r2, r3
 800df5a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800df64:	b29b      	uxth	r3, r3
 800df66:	2b00      	cmp	r3, #0
 800df68:	f000 80d1 	beq.w	800e10e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800df6c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800df70:	2b00      	cmp	r3, #0
 800df72:	f000 80cc 	beq.w	800e10e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	681b      	ldr	r3, [r3, #0]
 800df7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df7e:	e853 3f00 	ldrex	r3, [r3]
 800df82:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800df84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800df86:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800df8a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	681b      	ldr	r3, [r3, #0]
 800df92:	461a      	mov	r2, r3
 800df94:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800df98:	647b      	str	r3, [r7, #68]	@ 0x44
 800df9a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df9c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800df9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dfa0:	e841 2300 	strex	r3, r2, [r1]
 800dfa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800dfa6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d1e4      	bne.n	800df76 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	3308      	adds	r3, #8
 800dfb2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfb6:	e853 3f00 	ldrex	r3, [r3]
 800dfba:	623b      	str	r3, [r7, #32]
   return(result);
 800dfbc:	6a3b      	ldr	r3, [r7, #32]
 800dfbe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dfc2:	f023 0301 	bic.w	r3, r3, #1
 800dfc6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	3308      	adds	r3, #8
 800dfd0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800dfd4:	633a      	str	r2, [r7, #48]	@ 0x30
 800dfd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfd8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dfda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dfdc:	e841 2300 	strex	r3, r2, [r1]
 800dfe0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800dfe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d1e1      	bne.n	800dfac <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	2220      	movs	r2, #32
 800dfec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	2200      	movs	r2, #0
 800dff4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	2200      	movs	r2, #0
 800dffa:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e002:	693b      	ldr	r3, [r7, #16]
 800e004:	e853 3f00 	ldrex	r3, [r3]
 800e008:	60fb      	str	r3, [r7, #12]
   return(result);
 800e00a:	68fb      	ldr	r3, [r7, #12]
 800e00c:	f023 0310 	bic.w	r3, r3, #16
 800e010:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	681b      	ldr	r3, [r3, #0]
 800e018:	461a      	mov	r2, r3
 800e01a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800e01e:	61fb      	str	r3, [r7, #28]
 800e020:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e022:	69b9      	ldr	r1, [r7, #24]
 800e024:	69fa      	ldr	r2, [r7, #28]
 800e026:	e841 2300 	strex	r3, r2, [r1]
 800e02a:	617b      	str	r3, [r7, #20]
   return(result);
 800e02c:	697b      	ldr	r3, [r7, #20]
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d1e4      	bne.n	800dffc <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	2202      	movs	r2, #2
 800e036:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e038:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e03c:	4619      	mov	r1, r3
 800e03e:	6878      	ldr	r0, [r7, #4]
 800e040:	f000 f88a 	bl	800e158 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e044:	e063      	b.n	800e10e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e046:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e04a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d00e      	beq.n	800e070 <HAL_UART_IRQHandler+0x5d8>
 800e052:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e056:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d008      	beq.n	800e070 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	681b      	ldr	r3, [r3, #0]
 800e062:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800e066:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e068:	6878      	ldr	r0, [r7, #4]
 800e06a:	f001 f8b9 	bl	800f1e0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e06e:	e051      	b.n	800e114 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e070:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e074:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e078:	2b00      	cmp	r3, #0
 800e07a:	d014      	beq.n	800e0a6 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e07c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e080:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e084:	2b00      	cmp	r3, #0
 800e086:	d105      	bne.n	800e094 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e088:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e08c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e090:	2b00      	cmp	r3, #0
 800e092:	d008      	beq.n	800e0a6 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e098:	2b00      	cmp	r3, #0
 800e09a:	d03a      	beq.n	800e112 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e0a0:	6878      	ldr	r0, [r7, #4]
 800e0a2:	4798      	blx	r3
    }
    return;
 800e0a4:	e035      	b.n	800e112 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e0a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e0aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d009      	beq.n	800e0c6 <HAL_UART_IRQHandler+0x62e>
 800e0b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e0b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d003      	beq.n	800e0c6 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800e0be:	6878      	ldr	r0, [r7, #4]
 800e0c0:	f001 f863 	bl	800f18a <UART_EndTransmit_IT>
    return;
 800e0c4:	e026      	b.n	800e114 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e0c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e0ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d009      	beq.n	800e0e6 <HAL_UART_IRQHandler+0x64e>
 800e0d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e0d6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d003      	beq.n	800e0e6 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e0de:	6878      	ldr	r0, [r7, #4]
 800e0e0:	f001 f892 	bl	800f208 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e0e4:	e016      	b.n	800e114 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e0e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e0ea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e0ee:	2b00      	cmp	r3, #0
 800e0f0:	d010      	beq.n	800e114 <HAL_UART_IRQHandler+0x67c>
 800e0f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e0f6:	2b00      	cmp	r3, #0
 800e0f8:	da0c      	bge.n	800e114 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e0fa:	6878      	ldr	r0, [r7, #4]
 800e0fc:	f001 f87a 	bl	800f1f4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e100:	e008      	b.n	800e114 <HAL_UART_IRQHandler+0x67c>
      return;
 800e102:	bf00      	nop
 800e104:	e006      	b.n	800e114 <HAL_UART_IRQHandler+0x67c>
    return;
 800e106:	bf00      	nop
 800e108:	e004      	b.n	800e114 <HAL_UART_IRQHandler+0x67c>
      return;
 800e10a:	bf00      	nop
 800e10c:	e002      	b.n	800e114 <HAL_UART_IRQHandler+0x67c>
      return;
 800e10e:	bf00      	nop
 800e110:	e000      	b.n	800e114 <HAL_UART_IRQHandler+0x67c>
    return;
 800e112:	bf00      	nop
  }
}
 800e114:	37e8      	adds	r7, #232	@ 0xe8
 800e116:	46bd      	mov	sp, r7
 800e118:	bd80      	pop	{r7, pc}
 800e11a:	bf00      	nop

0800e11c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800e11c:	b480      	push	{r7}
 800e11e:	b083      	sub	sp, #12
 800e120:	af00      	add	r7, sp, #0
 800e122:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800e124:	bf00      	nop
 800e126:	370c      	adds	r7, #12
 800e128:	46bd      	mov	sp, r7
 800e12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e12e:	4770      	bx	lr

0800e130 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800e130:	b480      	push	{r7}
 800e132:	b083      	sub	sp, #12
 800e134:	af00      	add	r7, sp, #0
 800e136:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800e138:	bf00      	nop
 800e13a:	370c      	adds	r7, #12
 800e13c:	46bd      	mov	sp, r7
 800e13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e142:	4770      	bx	lr

0800e144 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e144:	b480      	push	{r7}
 800e146:	b083      	sub	sp, #12
 800e148:	af00      	add	r7, sp, #0
 800e14a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800e14c:	bf00      	nop
 800e14e:	370c      	adds	r7, #12
 800e150:	46bd      	mov	sp, r7
 800e152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e156:	4770      	bx	lr

0800e158 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e158:	b480      	push	{r7}
 800e15a:	b083      	sub	sp, #12
 800e15c:	af00      	add	r7, sp, #0
 800e15e:	6078      	str	r0, [r7, #4]
 800e160:	460b      	mov	r3, r1
 800e162:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e164:	bf00      	nop
 800e166:	370c      	adds	r7, #12
 800e168:	46bd      	mov	sp, r7
 800e16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e16e:	4770      	bx	lr

0800e170 <HAL_HalfDuplex_EnableTransmitter>:
  * @brief  Enable the UART transmitter and disable the UART receiver.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 800e170:	b480      	push	{r7}
 800e172:	b08f      	sub	sp, #60	@ 0x3c
 800e174:	af00      	add	r7, sp, #0
 800e176:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e17e:	2b01      	cmp	r3, #1
 800e180:	d101      	bne.n	800e186 <HAL_HalfDuplex_EnableTransmitter+0x16>
 800e182:	2302      	movs	r3, #2
 800e184:	e042      	b.n	800e20c <HAL_HalfDuplex_EnableTransmitter+0x9c>
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	2201      	movs	r2, #1
 800e18a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	2224      	movs	r2, #36	@ 0x24
 800e192:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	681b      	ldr	r3, [r3, #0]
 800e19a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e19c:	6a3b      	ldr	r3, [r7, #32]
 800e19e:	e853 3f00 	ldrex	r3, [r3]
 800e1a2:	61fb      	str	r3, [r7, #28]
   return(result);
 800e1a4:	69fb      	ldr	r3, [r7, #28]
 800e1a6:	f023 030c 	bic.w	r3, r3, #12
 800e1aa:	637b      	str	r3, [r7, #52]	@ 0x34
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	461a      	mov	r2, r3
 800e1b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e1b6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e1ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e1bc:	e841 2300 	strex	r3, r2, [r1]
 800e1c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e1c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d1e6      	bne.n	800e196 <HAL_HalfDuplex_EnableTransmitter+0x26>

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TE);
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	681b      	ldr	r3, [r3, #0]
 800e1cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	e853 3f00 	ldrex	r3, [r3]
 800e1d4:	60bb      	str	r3, [r7, #8]
   return(result);
 800e1d6:	68bb      	ldr	r3, [r7, #8]
 800e1d8:	f043 0308 	orr.w	r3, r3, #8
 800e1dc:	633b      	str	r3, [r7, #48]	@ 0x30
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	461a      	mov	r2, r3
 800e1e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1e6:	61bb      	str	r3, [r7, #24]
 800e1e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1ea:	6979      	ldr	r1, [r7, #20]
 800e1ec:	69ba      	ldr	r2, [r7, #24]
 800e1ee:	e841 2300 	strex	r3, r2, [r1]
 800e1f2:	613b      	str	r3, [r7, #16]
   return(result);
 800e1f4:	693b      	ldr	r3, [r7, #16]
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d1e6      	bne.n	800e1c8 <HAL_HalfDuplex_EnableTransmitter+0x58>

  huart->gState = HAL_UART_STATE_READY;
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	2220      	movs	r2, #32
 800e1fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	2200      	movs	r2, #0
 800e206:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e20a:	2300      	movs	r3, #0
}
 800e20c:	4618      	mov	r0, r3
 800e20e:	373c      	adds	r7, #60	@ 0x3c
 800e210:	46bd      	mov	sp, r7
 800e212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e216:	4770      	bx	lr

0800e218 <HAL_HalfDuplex_EnableReceiver>:
  * @brief  Enable the UART receiver and disable the UART transmitter.
  * @param  huart UART handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 800e218:	b480      	push	{r7}
 800e21a:	b08f      	sub	sp, #60	@ 0x3c
 800e21c:	af00      	add	r7, sp, #0
 800e21e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e226:	2b01      	cmp	r3, #1
 800e228:	d101      	bne.n	800e22e <HAL_HalfDuplex_EnableReceiver+0x16>
 800e22a:	2302      	movs	r3, #2
 800e22c:	e042      	b.n	800e2b4 <HAL_HalfDuplex_EnableReceiver+0x9c>
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	2201      	movs	r2, #1
 800e232:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	2224      	movs	r2, #36	@ 0x24
 800e23a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e244:	6a3b      	ldr	r3, [r7, #32]
 800e246:	e853 3f00 	ldrex	r3, [r3]
 800e24a:	61fb      	str	r3, [r7, #28]
   return(result);
 800e24c:	69fb      	ldr	r3, [r7, #28]
 800e24e:	f023 030c 	bic.w	r3, r3, #12
 800e252:	637b      	str	r3, [r7, #52]	@ 0x34
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	681b      	ldr	r3, [r3, #0]
 800e258:	461a      	mov	r2, r3
 800e25a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e25c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e25e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e260:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e262:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e264:	e841 2300 	strex	r3, r2, [r1]
 800e268:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e26a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	d1e6      	bne.n	800e23e <HAL_HalfDuplex_EnableReceiver+0x26>

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RE);
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e276:	68fb      	ldr	r3, [r7, #12]
 800e278:	e853 3f00 	ldrex	r3, [r3]
 800e27c:	60bb      	str	r3, [r7, #8]
   return(result);
 800e27e:	68bb      	ldr	r3, [r7, #8]
 800e280:	f043 0304 	orr.w	r3, r3, #4
 800e284:	633b      	str	r3, [r7, #48]	@ 0x30
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	681b      	ldr	r3, [r3, #0]
 800e28a:	461a      	mov	r2, r3
 800e28c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e28e:	61bb      	str	r3, [r7, #24]
 800e290:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e292:	6979      	ldr	r1, [r7, #20]
 800e294:	69ba      	ldr	r2, [r7, #24]
 800e296:	e841 2300 	strex	r3, r2, [r1]
 800e29a:	613b      	str	r3, [r7, #16]
   return(result);
 800e29c:	693b      	ldr	r3, [r7, #16]
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d1e6      	bne.n	800e270 <HAL_HalfDuplex_EnableReceiver+0x58>

  huart->gState = HAL_UART_STATE_READY;
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	2220      	movs	r2, #32
 800e2a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	2200      	movs	r2, #0
 800e2ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e2b2:	2300      	movs	r3, #0
}
 800e2b4:	4618      	mov	r0, r3
 800e2b6:	373c      	adds	r7, #60	@ 0x3c
 800e2b8:	46bd      	mov	sp, r7
 800e2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2be:	4770      	bx	lr

0800e2c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e2c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e2c4:	b08c      	sub	sp, #48	@ 0x30
 800e2c6:	af00      	add	r7, sp, #0
 800e2c8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e2ca:	2300      	movs	r3, #0
 800e2cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e2d0:	697b      	ldr	r3, [r7, #20]
 800e2d2:	689a      	ldr	r2, [r3, #8]
 800e2d4:	697b      	ldr	r3, [r7, #20]
 800e2d6:	691b      	ldr	r3, [r3, #16]
 800e2d8:	431a      	orrs	r2, r3
 800e2da:	697b      	ldr	r3, [r7, #20]
 800e2dc:	695b      	ldr	r3, [r3, #20]
 800e2de:	431a      	orrs	r2, r3
 800e2e0:	697b      	ldr	r3, [r7, #20]
 800e2e2:	69db      	ldr	r3, [r3, #28]
 800e2e4:	4313      	orrs	r3, r2
 800e2e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e2e8:	697b      	ldr	r3, [r7, #20]
 800e2ea:	681b      	ldr	r3, [r3, #0]
 800e2ec:	681a      	ldr	r2, [r3, #0]
 800e2ee:	4baa      	ldr	r3, [pc, #680]	@ (800e598 <UART_SetConfig+0x2d8>)
 800e2f0:	4013      	ands	r3, r2
 800e2f2:	697a      	ldr	r2, [r7, #20]
 800e2f4:	6812      	ldr	r2, [r2, #0]
 800e2f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e2f8:	430b      	orrs	r3, r1
 800e2fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e2fc:	697b      	ldr	r3, [r7, #20]
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	685b      	ldr	r3, [r3, #4]
 800e302:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800e306:	697b      	ldr	r3, [r7, #20]
 800e308:	68da      	ldr	r2, [r3, #12]
 800e30a:	697b      	ldr	r3, [r7, #20]
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	430a      	orrs	r2, r1
 800e310:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e312:	697b      	ldr	r3, [r7, #20]
 800e314:	699b      	ldr	r3, [r3, #24]
 800e316:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e318:	697b      	ldr	r3, [r7, #20]
 800e31a:	681b      	ldr	r3, [r3, #0]
 800e31c:	4a9f      	ldr	r2, [pc, #636]	@ (800e59c <UART_SetConfig+0x2dc>)
 800e31e:	4293      	cmp	r3, r2
 800e320:	d004      	beq.n	800e32c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e322:	697b      	ldr	r3, [r7, #20]
 800e324:	6a1b      	ldr	r3, [r3, #32]
 800e326:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e328:	4313      	orrs	r3, r2
 800e32a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e32c:	697b      	ldr	r3, [r7, #20]
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	689b      	ldr	r3, [r3, #8]
 800e332:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800e336:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800e33a:	697a      	ldr	r2, [r7, #20]
 800e33c:	6812      	ldr	r2, [r2, #0]
 800e33e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e340:	430b      	orrs	r3, r1
 800e342:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e344:	697b      	ldr	r3, [r7, #20]
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e34a:	f023 010f 	bic.w	r1, r3, #15
 800e34e:	697b      	ldr	r3, [r7, #20]
 800e350:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e352:	697b      	ldr	r3, [r7, #20]
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	430a      	orrs	r2, r1
 800e358:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e35a:	697b      	ldr	r3, [r7, #20]
 800e35c:	681b      	ldr	r3, [r3, #0]
 800e35e:	4a90      	ldr	r2, [pc, #576]	@ (800e5a0 <UART_SetConfig+0x2e0>)
 800e360:	4293      	cmp	r3, r2
 800e362:	d125      	bne.n	800e3b0 <UART_SetConfig+0xf0>
 800e364:	4b8f      	ldr	r3, [pc, #572]	@ (800e5a4 <UART_SetConfig+0x2e4>)
 800e366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e36a:	f003 0303 	and.w	r3, r3, #3
 800e36e:	2b03      	cmp	r3, #3
 800e370:	d81a      	bhi.n	800e3a8 <UART_SetConfig+0xe8>
 800e372:	a201      	add	r2, pc, #4	@ (adr r2, 800e378 <UART_SetConfig+0xb8>)
 800e374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e378:	0800e389 	.word	0x0800e389
 800e37c:	0800e399 	.word	0x0800e399
 800e380:	0800e391 	.word	0x0800e391
 800e384:	0800e3a1 	.word	0x0800e3a1
 800e388:	2301      	movs	r3, #1
 800e38a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e38e:	e116      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e390:	2302      	movs	r3, #2
 800e392:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e396:	e112      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e398:	2304      	movs	r3, #4
 800e39a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e39e:	e10e      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e3a0:	2308      	movs	r3, #8
 800e3a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e3a6:	e10a      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e3a8:	2310      	movs	r3, #16
 800e3aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e3ae:	e106      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e3b0:	697b      	ldr	r3, [r7, #20]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	4a7c      	ldr	r2, [pc, #496]	@ (800e5a8 <UART_SetConfig+0x2e8>)
 800e3b6:	4293      	cmp	r3, r2
 800e3b8:	d138      	bne.n	800e42c <UART_SetConfig+0x16c>
 800e3ba:	4b7a      	ldr	r3, [pc, #488]	@ (800e5a4 <UART_SetConfig+0x2e4>)
 800e3bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e3c0:	f003 030c 	and.w	r3, r3, #12
 800e3c4:	2b0c      	cmp	r3, #12
 800e3c6:	d82d      	bhi.n	800e424 <UART_SetConfig+0x164>
 800e3c8:	a201      	add	r2, pc, #4	@ (adr r2, 800e3d0 <UART_SetConfig+0x110>)
 800e3ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e3ce:	bf00      	nop
 800e3d0:	0800e405 	.word	0x0800e405
 800e3d4:	0800e425 	.word	0x0800e425
 800e3d8:	0800e425 	.word	0x0800e425
 800e3dc:	0800e425 	.word	0x0800e425
 800e3e0:	0800e415 	.word	0x0800e415
 800e3e4:	0800e425 	.word	0x0800e425
 800e3e8:	0800e425 	.word	0x0800e425
 800e3ec:	0800e425 	.word	0x0800e425
 800e3f0:	0800e40d 	.word	0x0800e40d
 800e3f4:	0800e425 	.word	0x0800e425
 800e3f8:	0800e425 	.word	0x0800e425
 800e3fc:	0800e425 	.word	0x0800e425
 800e400:	0800e41d 	.word	0x0800e41d
 800e404:	2300      	movs	r3, #0
 800e406:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e40a:	e0d8      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e40c:	2302      	movs	r3, #2
 800e40e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e412:	e0d4      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e414:	2304      	movs	r3, #4
 800e416:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e41a:	e0d0      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e41c:	2308      	movs	r3, #8
 800e41e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e422:	e0cc      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e424:	2310      	movs	r3, #16
 800e426:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e42a:	e0c8      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e42c:	697b      	ldr	r3, [r7, #20]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	4a5e      	ldr	r2, [pc, #376]	@ (800e5ac <UART_SetConfig+0x2ec>)
 800e432:	4293      	cmp	r3, r2
 800e434:	d125      	bne.n	800e482 <UART_SetConfig+0x1c2>
 800e436:	4b5b      	ldr	r3, [pc, #364]	@ (800e5a4 <UART_SetConfig+0x2e4>)
 800e438:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e43c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800e440:	2b30      	cmp	r3, #48	@ 0x30
 800e442:	d016      	beq.n	800e472 <UART_SetConfig+0x1b2>
 800e444:	2b30      	cmp	r3, #48	@ 0x30
 800e446:	d818      	bhi.n	800e47a <UART_SetConfig+0x1ba>
 800e448:	2b20      	cmp	r3, #32
 800e44a:	d00a      	beq.n	800e462 <UART_SetConfig+0x1a2>
 800e44c:	2b20      	cmp	r3, #32
 800e44e:	d814      	bhi.n	800e47a <UART_SetConfig+0x1ba>
 800e450:	2b00      	cmp	r3, #0
 800e452:	d002      	beq.n	800e45a <UART_SetConfig+0x19a>
 800e454:	2b10      	cmp	r3, #16
 800e456:	d008      	beq.n	800e46a <UART_SetConfig+0x1aa>
 800e458:	e00f      	b.n	800e47a <UART_SetConfig+0x1ba>
 800e45a:	2300      	movs	r3, #0
 800e45c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e460:	e0ad      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e462:	2302      	movs	r3, #2
 800e464:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e468:	e0a9      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e46a:	2304      	movs	r3, #4
 800e46c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e470:	e0a5      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e472:	2308      	movs	r3, #8
 800e474:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e478:	e0a1      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e47a:	2310      	movs	r3, #16
 800e47c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e480:	e09d      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e482:	697b      	ldr	r3, [r7, #20]
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	4a4a      	ldr	r2, [pc, #296]	@ (800e5b0 <UART_SetConfig+0x2f0>)
 800e488:	4293      	cmp	r3, r2
 800e48a:	d125      	bne.n	800e4d8 <UART_SetConfig+0x218>
 800e48c:	4b45      	ldr	r3, [pc, #276]	@ (800e5a4 <UART_SetConfig+0x2e4>)
 800e48e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e492:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800e496:	2bc0      	cmp	r3, #192	@ 0xc0
 800e498:	d016      	beq.n	800e4c8 <UART_SetConfig+0x208>
 800e49a:	2bc0      	cmp	r3, #192	@ 0xc0
 800e49c:	d818      	bhi.n	800e4d0 <UART_SetConfig+0x210>
 800e49e:	2b80      	cmp	r3, #128	@ 0x80
 800e4a0:	d00a      	beq.n	800e4b8 <UART_SetConfig+0x1f8>
 800e4a2:	2b80      	cmp	r3, #128	@ 0x80
 800e4a4:	d814      	bhi.n	800e4d0 <UART_SetConfig+0x210>
 800e4a6:	2b00      	cmp	r3, #0
 800e4a8:	d002      	beq.n	800e4b0 <UART_SetConfig+0x1f0>
 800e4aa:	2b40      	cmp	r3, #64	@ 0x40
 800e4ac:	d008      	beq.n	800e4c0 <UART_SetConfig+0x200>
 800e4ae:	e00f      	b.n	800e4d0 <UART_SetConfig+0x210>
 800e4b0:	2300      	movs	r3, #0
 800e4b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e4b6:	e082      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e4b8:	2302      	movs	r3, #2
 800e4ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e4be:	e07e      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e4c0:	2304      	movs	r3, #4
 800e4c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e4c6:	e07a      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e4c8:	2308      	movs	r3, #8
 800e4ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e4ce:	e076      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e4d0:	2310      	movs	r3, #16
 800e4d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e4d6:	e072      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e4d8:	697b      	ldr	r3, [r7, #20]
 800e4da:	681b      	ldr	r3, [r3, #0]
 800e4dc:	4a35      	ldr	r2, [pc, #212]	@ (800e5b4 <UART_SetConfig+0x2f4>)
 800e4de:	4293      	cmp	r3, r2
 800e4e0:	d12a      	bne.n	800e538 <UART_SetConfig+0x278>
 800e4e2:	4b30      	ldr	r3, [pc, #192]	@ (800e5a4 <UART_SetConfig+0x2e4>)
 800e4e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e4e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e4ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e4f0:	d01a      	beq.n	800e528 <UART_SetConfig+0x268>
 800e4f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e4f6:	d81b      	bhi.n	800e530 <UART_SetConfig+0x270>
 800e4f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e4fc:	d00c      	beq.n	800e518 <UART_SetConfig+0x258>
 800e4fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e502:	d815      	bhi.n	800e530 <UART_SetConfig+0x270>
 800e504:	2b00      	cmp	r3, #0
 800e506:	d003      	beq.n	800e510 <UART_SetConfig+0x250>
 800e508:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e50c:	d008      	beq.n	800e520 <UART_SetConfig+0x260>
 800e50e:	e00f      	b.n	800e530 <UART_SetConfig+0x270>
 800e510:	2300      	movs	r3, #0
 800e512:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e516:	e052      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e518:	2302      	movs	r3, #2
 800e51a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e51e:	e04e      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e520:	2304      	movs	r3, #4
 800e522:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e526:	e04a      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e528:	2308      	movs	r3, #8
 800e52a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e52e:	e046      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e530:	2310      	movs	r3, #16
 800e532:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e536:	e042      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e538:	697b      	ldr	r3, [r7, #20]
 800e53a:	681b      	ldr	r3, [r3, #0]
 800e53c:	4a17      	ldr	r2, [pc, #92]	@ (800e59c <UART_SetConfig+0x2dc>)
 800e53e:	4293      	cmp	r3, r2
 800e540:	d13a      	bne.n	800e5b8 <UART_SetConfig+0x2f8>
 800e542:	4b18      	ldr	r3, [pc, #96]	@ (800e5a4 <UART_SetConfig+0x2e4>)
 800e544:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e548:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800e54c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800e550:	d01a      	beq.n	800e588 <UART_SetConfig+0x2c8>
 800e552:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800e556:	d81b      	bhi.n	800e590 <UART_SetConfig+0x2d0>
 800e558:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e55c:	d00c      	beq.n	800e578 <UART_SetConfig+0x2b8>
 800e55e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e562:	d815      	bhi.n	800e590 <UART_SetConfig+0x2d0>
 800e564:	2b00      	cmp	r3, #0
 800e566:	d003      	beq.n	800e570 <UART_SetConfig+0x2b0>
 800e568:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e56c:	d008      	beq.n	800e580 <UART_SetConfig+0x2c0>
 800e56e:	e00f      	b.n	800e590 <UART_SetConfig+0x2d0>
 800e570:	2300      	movs	r3, #0
 800e572:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e576:	e022      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e578:	2302      	movs	r3, #2
 800e57a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e57e:	e01e      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e580:	2304      	movs	r3, #4
 800e582:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e586:	e01a      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e588:	2308      	movs	r3, #8
 800e58a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e58e:	e016      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e590:	2310      	movs	r3, #16
 800e592:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e596:	e012      	b.n	800e5be <UART_SetConfig+0x2fe>
 800e598:	cfff69f3 	.word	0xcfff69f3
 800e59c:	40008000 	.word	0x40008000
 800e5a0:	40013800 	.word	0x40013800
 800e5a4:	40021000 	.word	0x40021000
 800e5a8:	40004400 	.word	0x40004400
 800e5ac:	40004800 	.word	0x40004800
 800e5b0:	40004c00 	.word	0x40004c00
 800e5b4:	40005000 	.word	0x40005000
 800e5b8:	2310      	movs	r3, #16
 800e5ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e5be:	697b      	ldr	r3, [r7, #20]
 800e5c0:	681b      	ldr	r3, [r3, #0]
 800e5c2:	4aae      	ldr	r2, [pc, #696]	@ (800e87c <UART_SetConfig+0x5bc>)
 800e5c4:	4293      	cmp	r3, r2
 800e5c6:	f040 8097 	bne.w	800e6f8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e5ca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e5ce:	2b08      	cmp	r3, #8
 800e5d0:	d823      	bhi.n	800e61a <UART_SetConfig+0x35a>
 800e5d2:	a201      	add	r2, pc, #4	@ (adr r2, 800e5d8 <UART_SetConfig+0x318>)
 800e5d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5d8:	0800e5fd 	.word	0x0800e5fd
 800e5dc:	0800e61b 	.word	0x0800e61b
 800e5e0:	0800e605 	.word	0x0800e605
 800e5e4:	0800e61b 	.word	0x0800e61b
 800e5e8:	0800e60b 	.word	0x0800e60b
 800e5ec:	0800e61b 	.word	0x0800e61b
 800e5f0:	0800e61b 	.word	0x0800e61b
 800e5f4:	0800e61b 	.word	0x0800e61b
 800e5f8:	0800e613 	.word	0x0800e613
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e5fc:	f7fc fcd2 	bl	800afa4 <HAL_RCC_GetPCLK1Freq>
 800e600:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e602:	e010      	b.n	800e626 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e604:	4b9e      	ldr	r3, [pc, #632]	@ (800e880 <UART_SetConfig+0x5c0>)
 800e606:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e608:	e00d      	b.n	800e626 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e60a:	f7fc fc5d 	bl	800aec8 <HAL_RCC_GetSysClockFreq>
 800e60e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e610:	e009      	b.n	800e626 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e612:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e616:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e618:	e005      	b.n	800e626 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800e61a:	2300      	movs	r3, #0
 800e61c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e61e:	2301      	movs	r3, #1
 800e620:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e624:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e628:	2b00      	cmp	r3, #0
 800e62a:	f000 8130 	beq.w	800e88e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e62e:	697b      	ldr	r3, [r7, #20]
 800e630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e632:	4a94      	ldr	r2, [pc, #592]	@ (800e884 <UART_SetConfig+0x5c4>)
 800e634:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e638:	461a      	mov	r2, r3
 800e63a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e63c:	fbb3 f3f2 	udiv	r3, r3, r2
 800e640:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e642:	697b      	ldr	r3, [r7, #20]
 800e644:	685a      	ldr	r2, [r3, #4]
 800e646:	4613      	mov	r3, r2
 800e648:	005b      	lsls	r3, r3, #1
 800e64a:	4413      	add	r3, r2
 800e64c:	69ba      	ldr	r2, [r7, #24]
 800e64e:	429a      	cmp	r2, r3
 800e650:	d305      	bcc.n	800e65e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e652:	697b      	ldr	r3, [r7, #20]
 800e654:	685b      	ldr	r3, [r3, #4]
 800e656:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e658:	69ba      	ldr	r2, [r7, #24]
 800e65a:	429a      	cmp	r2, r3
 800e65c:	d903      	bls.n	800e666 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800e65e:	2301      	movs	r3, #1
 800e660:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e664:	e113      	b.n	800e88e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e668:	2200      	movs	r2, #0
 800e66a:	60bb      	str	r3, [r7, #8]
 800e66c:	60fa      	str	r2, [r7, #12]
 800e66e:	697b      	ldr	r3, [r7, #20]
 800e670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e672:	4a84      	ldr	r2, [pc, #528]	@ (800e884 <UART_SetConfig+0x5c4>)
 800e674:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e678:	b29b      	uxth	r3, r3
 800e67a:	2200      	movs	r2, #0
 800e67c:	603b      	str	r3, [r7, #0]
 800e67e:	607a      	str	r2, [r7, #4]
 800e680:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e684:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e688:	f7f2 fab6 	bl	8000bf8 <__aeabi_uldivmod>
 800e68c:	4602      	mov	r2, r0
 800e68e:	460b      	mov	r3, r1
 800e690:	4610      	mov	r0, r2
 800e692:	4619      	mov	r1, r3
 800e694:	f04f 0200 	mov.w	r2, #0
 800e698:	f04f 0300 	mov.w	r3, #0
 800e69c:	020b      	lsls	r3, r1, #8
 800e69e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800e6a2:	0202      	lsls	r2, r0, #8
 800e6a4:	6979      	ldr	r1, [r7, #20]
 800e6a6:	6849      	ldr	r1, [r1, #4]
 800e6a8:	0849      	lsrs	r1, r1, #1
 800e6aa:	2000      	movs	r0, #0
 800e6ac:	460c      	mov	r4, r1
 800e6ae:	4605      	mov	r5, r0
 800e6b0:	eb12 0804 	adds.w	r8, r2, r4
 800e6b4:	eb43 0905 	adc.w	r9, r3, r5
 800e6b8:	697b      	ldr	r3, [r7, #20]
 800e6ba:	685b      	ldr	r3, [r3, #4]
 800e6bc:	2200      	movs	r2, #0
 800e6be:	469a      	mov	sl, r3
 800e6c0:	4693      	mov	fp, r2
 800e6c2:	4652      	mov	r2, sl
 800e6c4:	465b      	mov	r3, fp
 800e6c6:	4640      	mov	r0, r8
 800e6c8:	4649      	mov	r1, r9
 800e6ca:	f7f2 fa95 	bl	8000bf8 <__aeabi_uldivmod>
 800e6ce:	4602      	mov	r2, r0
 800e6d0:	460b      	mov	r3, r1
 800e6d2:	4613      	mov	r3, r2
 800e6d4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e6d6:	6a3b      	ldr	r3, [r7, #32]
 800e6d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e6dc:	d308      	bcc.n	800e6f0 <UART_SetConfig+0x430>
 800e6de:	6a3b      	ldr	r3, [r7, #32]
 800e6e0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e6e4:	d204      	bcs.n	800e6f0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800e6e6:	697b      	ldr	r3, [r7, #20]
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	6a3a      	ldr	r2, [r7, #32]
 800e6ec:	60da      	str	r2, [r3, #12]
 800e6ee:	e0ce      	b.n	800e88e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800e6f0:	2301      	movs	r3, #1
 800e6f2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e6f6:	e0ca      	b.n	800e88e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e6f8:	697b      	ldr	r3, [r7, #20]
 800e6fa:	69db      	ldr	r3, [r3, #28]
 800e6fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e700:	d166      	bne.n	800e7d0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800e702:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e706:	2b08      	cmp	r3, #8
 800e708:	d827      	bhi.n	800e75a <UART_SetConfig+0x49a>
 800e70a:	a201      	add	r2, pc, #4	@ (adr r2, 800e710 <UART_SetConfig+0x450>)
 800e70c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e710:	0800e735 	.word	0x0800e735
 800e714:	0800e73d 	.word	0x0800e73d
 800e718:	0800e745 	.word	0x0800e745
 800e71c:	0800e75b 	.word	0x0800e75b
 800e720:	0800e74b 	.word	0x0800e74b
 800e724:	0800e75b 	.word	0x0800e75b
 800e728:	0800e75b 	.word	0x0800e75b
 800e72c:	0800e75b 	.word	0x0800e75b
 800e730:	0800e753 	.word	0x0800e753
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e734:	f7fc fc36 	bl	800afa4 <HAL_RCC_GetPCLK1Freq>
 800e738:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e73a:	e014      	b.n	800e766 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e73c:	f7fc fc48 	bl	800afd0 <HAL_RCC_GetPCLK2Freq>
 800e740:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e742:	e010      	b.n	800e766 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e744:	4b4e      	ldr	r3, [pc, #312]	@ (800e880 <UART_SetConfig+0x5c0>)
 800e746:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e748:	e00d      	b.n	800e766 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e74a:	f7fc fbbd 	bl	800aec8 <HAL_RCC_GetSysClockFreq>
 800e74e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e750:	e009      	b.n	800e766 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e752:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e756:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e758:	e005      	b.n	800e766 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800e75a:	2300      	movs	r3, #0
 800e75c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e75e:	2301      	movs	r3, #1
 800e760:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e764:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e768:	2b00      	cmp	r3, #0
 800e76a:	f000 8090 	beq.w	800e88e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e76e:	697b      	ldr	r3, [r7, #20]
 800e770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e772:	4a44      	ldr	r2, [pc, #272]	@ (800e884 <UART_SetConfig+0x5c4>)
 800e774:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e778:	461a      	mov	r2, r3
 800e77a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e77c:	fbb3 f3f2 	udiv	r3, r3, r2
 800e780:	005a      	lsls	r2, r3, #1
 800e782:	697b      	ldr	r3, [r7, #20]
 800e784:	685b      	ldr	r3, [r3, #4]
 800e786:	085b      	lsrs	r3, r3, #1
 800e788:	441a      	add	r2, r3
 800e78a:	697b      	ldr	r3, [r7, #20]
 800e78c:	685b      	ldr	r3, [r3, #4]
 800e78e:	fbb2 f3f3 	udiv	r3, r2, r3
 800e792:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e794:	6a3b      	ldr	r3, [r7, #32]
 800e796:	2b0f      	cmp	r3, #15
 800e798:	d916      	bls.n	800e7c8 <UART_SetConfig+0x508>
 800e79a:	6a3b      	ldr	r3, [r7, #32]
 800e79c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e7a0:	d212      	bcs.n	800e7c8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e7a2:	6a3b      	ldr	r3, [r7, #32]
 800e7a4:	b29b      	uxth	r3, r3
 800e7a6:	f023 030f 	bic.w	r3, r3, #15
 800e7aa:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e7ac:	6a3b      	ldr	r3, [r7, #32]
 800e7ae:	085b      	lsrs	r3, r3, #1
 800e7b0:	b29b      	uxth	r3, r3
 800e7b2:	f003 0307 	and.w	r3, r3, #7
 800e7b6:	b29a      	uxth	r2, r3
 800e7b8:	8bfb      	ldrh	r3, [r7, #30]
 800e7ba:	4313      	orrs	r3, r2
 800e7bc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800e7be:	697b      	ldr	r3, [r7, #20]
 800e7c0:	681b      	ldr	r3, [r3, #0]
 800e7c2:	8bfa      	ldrh	r2, [r7, #30]
 800e7c4:	60da      	str	r2, [r3, #12]
 800e7c6:	e062      	b.n	800e88e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800e7c8:	2301      	movs	r3, #1
 800e7ca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e7ce:	e05e      	b.n	800e88e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e7d0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e7d4:	2b08      	cmp	r3, #8
 800e7d6:	d828      	bhi.n	800e82a <UART_SetConfig+0x56a>
 800e7d8:	a201      	add	r2, pc, #4	@ (adr r2, 800e7e0 <UART_SetConfig+0x520>)
 800e7da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7de:	bf00      	nop
 800e7e0:	0800e805 	.word	0x0800e805
 800e7e4:	0800e80d 	.word	0x0800e80d
 800e7e8:	0800e815 	.word	0x0800e815
 800e7ec:	0800e82b 	.word	0x0800e82b
 800e7f0:	0800e81b 	.word	0x0800e81b
 800e7f4:	0800e82b 	.word	0x0800e82b
 800e7f8:	0800e82b 	.word	0x0800e82b
 800e7fc:	0800e82b 	.word	0x0800e82b
 800e800:	0800e823 	.word	0x0800e823
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e804:	f7fc fbce 	bl	800afa4 <HAL_RCC_GetPCLK1Freq>
 800e808:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e80a:	e014      	b.n	800e836 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e80c:	f7fc fbe0 	bl	800afd0 <HAL_RCC_GetPCLK2Freq>
 800e810:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e812:	e010      	b.n	800e836 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e814:	4b1a      	ldr	r3, [pc, #104]	@ (800e880 <UART_SetConfig+0x5c0>)
 800e816:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e818:	e00d      	b.n	800e836 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e81a:	f7fc fb55 	bl	800aec8 <HAL_RCC_GetSysClockFreq>
 800e81e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e820:	e009      	b.n	800e836 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e822:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e826:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e828:	e005      	b.n	800e836 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800e82a:	2300      	movs	r3, #0
 800e82c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e82e:	2301      	movs	r3, #1
 800e830:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e834:	bf00      	nop
    }

    if (pclk != 0U)
 800e836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d028      	beq.n	800e88e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e83c:	697b      	ldr	r3, [r7, #20]
 800e83e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e840:	4a10      	ldr	r2, [pc, #64]	@ (800e884 <UART_SetConfig+0x5c4>)
 800e842:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e846:	461a      	mov	r2, r3
 800e848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e84a:	fbb3 f2f2 	udiv	r2, r3, r2
 800e84e:	697b      	ldr	r3, [r7, #20]
 800e850:	685b      	ldr	r3, [r3, #4]
 800e852:	085b      	lsrs	r3, r3, #1
 800e854:	441a      	add	r2, r3
 800e856:	697b      	ldr	r3, [r7, #20]
 800e858:	685b      	ldr	r3, [r3, #4]
 800e85a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e85e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e860:	6a3b      	ldr	r3, [r7, #32]
 800e862:	2b0f      	cmp	r3, #15
 800e864:	d910      	bls.n	800e888 <UART_SetConfig+0x5c8>
 800e866:	6a3b      	ldr	r3, [r7, #32]
 800e868:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e86c:	d20c      	bcs.n	800e888 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e86e:	6a3b      	ldr	r3, [r7, #32]
 800e870:	b29a      	uxth	r2, r3
 800e872:	697b      	ldr	r3, [r7, #20]
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	60da      	str	r2, [r3, #12]
 800e878:	e009      	b.n	800e88e <UART_SetConfig+0x5ce>
 800e87a:	bf00      	nop
 800e87c:	40008000 	.word	0x40008000
 800e880:	00f42400 	.word	0x00f42400
 800e884:	08014c80 	.word	0x08014c80
      }
      else
      {
        ret = HAL_ERROR;
 800e888:	2301      	movs	r3, #1
 800e88a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800e88e:	697b      	ldr	r3, [r7, #20]
 800e890:	2201      	movs	r2, #1
 800e892:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800e896:	697b      	ldr	r3, [r7, #20]
 800e898:	2201      	movs	r2, #1
 800e89a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e89e:	697b      	ldr	r3, [r7, #20]
 800e8a0:	2200      	movs	r2, #0
 800e8a2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800e8a4:	697b      	ldr	r3, [r7, #20]
 800e8a6:	2200      	movs	r2, #0
 800e8a8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800e8aa:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800e8ae:	4618      	mov	r0, r3
 800e8b0:	3730      	adds	r7, #48	@ 0x30
 800e8b2:	46bd      	mov	sp, r7
 800e8b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800e8b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e8b8:	b480      	push	{r7}
 800e8ba:	b083      	sub	sp, #12
 800e8bc:	af00      	add	r7, sp, #0
 800e8be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e8c4:	f003 0308 	and.w	r3, r3, #8
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d00a      	beq.n	800e8e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	681b      	ldr	r3, [r3, #0]
 800e8d0:	685b      	ldr	r3, [r3, #4]
 800e8d2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	430a      	orrs	r2, r1
 800e8e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e8e6:	f003 0301 	and.w	r3, r3, #1
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	d00a      	beq.n	800e904 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	681b      	ldr	r3, [r3, #0]
 800e8f2:	685b      	ldr	r3, [r3, #4]
 800e8f4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	430a      	orrs	r2, r1
 800e902:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e908:	f003 0302 	and.w	r3, r3, #2
 800e90c:	2b00      	cmp	r3, #0
 800e90e:	d00a      	beq.n	800e926 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	681b      	ldr	r3, [r3, #0]
 800e914:	685b      	ldr	r3, [r3, #4]
 800e916:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	681b      	ldr	r3, [r3, #0]
 800e922:	430a      	orrs	r2, r1
 800e924:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e92a:	f003 0304 	and.w	r3, r3, #4
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d00a      	beq.n	800e948 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	681b      	ldr	r3, [r3, #0]
 800e936:	685b      	ldr	r3, [r3, #4]
 800e938:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	681b      	ldr	r3, [r3, #0]
 800e944:	430a      	orrs	r2, r1
 800e946:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e94c:	f003 0310 	and.w	r3, r3, #16
 800e950:	2b00      	cmp	r3, #0
 800e952:	d00a      	beq.n	800e96a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	689b      	ldr	r3, [r3, #8]
 800e95a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	681b      	ldr	r3, [r3, #0]
 800e966:	430a      	orrs	r2, r1
 800e968:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e96e:	f003 0320 	and.w	r3, r3, #32
 800e972:	2b00      	cmp	r3, #0
 800e974:	d00a      	beq.n	800e98c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	681b      	ldr	r3, [r3, #0]
 800e97a:	689b      	ldr	r3, [r3, #8]
 800e97c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	681b      	ldr	r3, [r3, #0]
 800e988:	430a      	orrs	r2, r1
 800e98a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e990:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e994:	2b00      	cmp	r3, #0
 800e996:	d01a      	beq.n	800e9ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	681b      	ldr	r3, [r3, #0]
 800e99c:	685b      	ldr	r3, [r3, #4]
 800e99e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	430a      	orrs	r2, r1
 800e9ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e9b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e9b6:	d10a      	bne.n	800e9ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	681b      	ldr	r3, [r3, #0]
 800e9bc:	685b      	ldr	r3, [r3, #4]
 800e9be:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	430a      	orrs	r2, r1
 800e9cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e9d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	d00a      	beq.n	800e9f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	681b      	ldr	r3, [r3, #0]
 800e9de:	685b      	ldr	r3, [r3, #4]
 800e9e0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	681b      	ldr	r3, [r3, #0]
 800e9ec:	430a      	orrs	r2, r1
 800e9ee:	605a      	str	r2, [r3, #4]
  }
}
 800e9f0:	bf00      	nop
 800e9f2:	370c      	adds	r7, #12
 800e9f4:	46bd      	mov	sp, r7
 800e9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9fa:	4770      	bx	lr

0800e9fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e9fc:	b580      	push	{r7, lr}
 800e9fe:	b098      	sub	sp, #96	@ 0x60
 800ea00:	af02      	add	r7, sp, #8
 800ea02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	2200      	movs	r2, #0
 800ea08:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ea0c:	f7f9 fc96 	bl	800833c <HAL_GetTick>
 800ea10:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	681b      	ldr	r3, [r3, #0]
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	f003 0308 	and.w	r3, r3, #8
 800ea1c:	2b08      	cmp	r3, #8
 800ea1e:	d12f      	bne.n	800ea80 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ea20:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ea24:	9300      	str	r3, [sp, #0]
 800ea26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ea28:	2200      	movs	r2, #0
 800ea2a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ea2e:	6878      	ldr	r0, [r7, #4]
 800ea30:	f000 f88e 	bl	800eb50 <UART_WaitOnFlagUntilTimeout>
 800ea34:	4603      	mov	r3, r0
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d022      	beq.n	800ea80 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	681b      	ldr	r3, [r3, #0]
 800ea3e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea42:	e853 3f00 	ldrex	r3, [r3]
 800ea46:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ea48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ea4a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ea4e:	653b      	str	r3, [r7, #80]	@ 0x50
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	461a      	mov	r2, r3
 800ea56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ea58:	647b      	str	r3, [r7, #68]	@ 0x44
 800ea5a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea5c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ea5e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ea60:	e841 2300 	strex	r3, r2, [r1]
 800ea64:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ea66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d1e6      	bne.n	800ea3a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	2220      	movs	r2, #32
 800ea70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	2200      	movs	r2, #0
 800ea78:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ea7c:	2303      	movs	r3, #3
 800ea7e:	e063      	b.n	800eb48 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	f003 0304 	and.w	r3, r3, #4
 800ea8a:	2b04      	cmp	r3, #4
 800ea8c:	d149      	bne.n	800eb22 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ea8e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ea92:	9300      	str	r3, [sp, #0]
 800ea94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ea96:	2200      	movs	r2, #0
 800ea98:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800ea9c:	6878      	ldr	r0, [r7, #4]
 800ea9e:	f000 f857 	bl	800eb50 <UART_WaitOnFlagUntilTimeout>
 800eaa2:	4603      	mov	r3, r0
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	d03c      	beq.n	800eb22 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eaae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eab0:	e853 3f00 	ldrex	r3, [r3]
 800eab4:	623b      	str	r3, [r7, #32]
   return(result);
 800eab6:	6a3b      	ldr	r3, [r7, #32]
 800eab8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800eabc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	461a      	mov	r2, r3
 800eac4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eac6:	633b      	str	r3, [r7, #48]	@ 0x30
 800eac8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eaca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800eacc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eace:	e841 2300 	strex	r3, r2, [r1]
 800ead2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ead4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d1e6      	bne.n	800eaa8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	681b      	ldr	r3, [r3, #0]
 800eade:	3308      	adds	r3, #8
 800eae0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eae2:	693b      	ldr	r3, [r7, #16]
 800eae4:	e853 3f00 	ldrex	r3, [r3]
 800eae8:	60fb      	str	r3, [r7, #12]
   return(result);
 800eaea:	68fb      	ldr	r3, [r7, #12]
 800eaec:	f023 0301 	bic.w	r3, r3, #1
 800eaf0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	681b      	ldr	r3, [r3, #0]
 800eaf6:	3308      	adds	r3, #8
 800eaf8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800eafa:	61fa      	str	r2, [r7, #28]
 800eafc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eafe:	69b9      	ldr	r1, [r7, #24]
 800eb00:	69fa      	ldr	r2, [r7, #28]
 800eb02:	e841 2300 	strex	r3, r2, [r1]
 800eb06:	617b      	str	r3, [r7, #20]
   return(result);
 800eb08:	697b      	ldr	r3, [r7, #20]
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	d1e5      	bne.n	800eada <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	2220      	movs	r2, #32
 800eb12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	2200      	movs	r2, #0
 800eb1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800eb1e:	2303      	movs	r3, #3
 800eb20:	e012      	b.n	800eb48 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	2220      	movs	r2, #32
 800eb26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	2220      	movs	r2, #32
 800eb2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	2200      	movs	r2, #0
 800eb36:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	2200      	movs	r2, #0
 800eb3c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	2200      	movs	r2, #0
 800eb42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800eb46:	2300      	movs	r3, #0
}
 800eb48:	4618      	mov	r0, r3
 800eb4a:	3758      	adds	r7, #88	@ 0x58
 800eb4c:	46bd      	mov	sp, r7
 800eb4e:	bd80      	pop	{r7, pc}

0800eb50 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800eb50:	b580      	push	{r7, lr}
 800eb52:	b084      	sub	sp, #16
 800eb54:	af00      	add	r7, sp, #0
 800eb56:	60f8      	str	r0, [r7, #12]
 800eb58:	60b9      	str	r1, [r7, #8]
 800eb5a:	603b      	str	r3, [r7, #0]
 800eb5c:	4613      	mov	r3, r2
 800eb5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800eb60:	e04f      	b.n	800ec02 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800eb62:	69bb      	ldr	r3, [r7, #24]
 800eb64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb68:	d04b      	beq.n	800ec02 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800eb6a:	f7f9 fbe7 	bl	800833c <HAL_GetTick>
 800eb6e:	4602      	mov	r2, r0
 800eb70:	683b      	ldr	r3, [r7, #0]
 800eb72:	1ad3      	subs	r3, r2, r3
 800eb74:	69ba      	ldr	r2, [r7, #24]
 800eb76:	429a      	cmp	r2, r3
 800eb78:	d302      	bcc.n	800eb80 <UART_WaitOnFlagUntilTimeout+0x30>
 800eb7a:	69bb      	ldr	r3, [r7, #24]
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	d101      	bne.n	800eb84 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800eb80:	2303      	movs	r3, #3
 800eb82:	e04e      	b.n	800ec22 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	681b      	ldr	r3, [r3, #0]
 800eb88:	681b      	ldr	r3, [r3, #0]
 800eb8a:	f003 0304 	and.w	r3, r3, #4
 800eb8e:	2b00      	cmp	r3, #0
 800eb90:	d037      	beq.n	800ec02 <UART_WaitOnFlagUntilTimeout+0xb2>
 800eb92:	68bb      	ldr	r3, [r7, #8]
 800eb94:	2b80      	cmp	r3, #128	@ 0x80
 800eb96:	d034      	beq.n	800ec02 <UART_WaitOnFlagUntilTimeout+0xb2>
 800eb98:	68bb      	ldr	r3, [r7, #8]
 800eb9a:	2b40      	cmp	r3, #64	@ 0x40
 800eb9c:	d031      	beq.n	800ec02 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800eb9e:	68fb      	ldr	r3, [r7, #12]
 800eba0:	681b      	ldr	r3, [r3, #0]
 800eba2:	69db      	ldr	r3, [r3, #28]
 800eba4:	f003 0308 	and.w	r3, r3, #8
 800eba8:	2b08      	cmp	r3, #8
 800ebaa:	d110      	bne.n	800ebce <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ebac:	68fb      	ldr	r3, [r7, #12]
 800ebae:	681b      	ldr	r3, [r3, #0]
 800ebb0:	2208      	movs	r2, #8
 800ebb2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ebb4:	68f8      	ldr	r0, [r7, #12]
 800ebb6:	f000 f920 	bl	800edfa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ebba:	68fb      	ldr	r3, [r7, #12]
 800ebbc:	2208      	movs	r2, #8
 800ebbe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ebc2:	68fb      	ldr	r3, [r7, #12]
 800ebc4:	2200      	movs	r2, #0
 800ebc6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800ebca:	2301      	movs	r3, #1
 800ebcc:	e029      	b.n	800ec22 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ebce:	68fb      	ldr	r3, [r7, #12]
 800ebd0:	681b      	ldr	r3, [r3, #0]
 800ebd2:	69db      	ldr	r3, [r3, #28]
 800ebd4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ebd8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ebdc:	d111      	bne.n	800ec02 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ebde:	68fb      	ldr	r3, [r7, #12]
 800ebe0:	681b      	ldr	r3, [r3, #0]
 800ebe2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ebe6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ebe8:	68f8      	ldr	r0, [r7, #12]
 800ebea:	f000 f906 	bl	800edfa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	2220      	movs	r2, #32
 800ebf2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ebf6:	68fb      	ldr	r3, [r7, #12]
 800ebf8:	2200      	movs	r2, #0
 800ebfa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800ebfe:	2303      	movs	r3, #3
 800ec00:	e00f      	b.n	800ec22 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	681b      	ldr	r3, [r3, #0]
 800ec06:	69da      	ldr	r2, [r3, #28]
 800ec08:	68bb      	ldr	r3, [r7, #8]
 800ec0a:	4013      	ands	r3, r2
 800ec0c:	68ba      	ldr	r2, [r7, #8]
 800ec0e:	429a      	cmp	r2, r3
 800ec10:	bf0c      	ite	eq
 800ec12:	2301      	moveq	r3, #1
 800ec14:	2300      	movne	r3, #0
 800ec16:	b2db      	uxtb	r3, r3
 800ec18:	461a      	mov	r2, r3
 800ec1a:	79fb      	ldrb	r3, [r7, #7]
 800ec1c:	429a      	cmp	r2, r3
 800ec1e:	d0a0      	beq.n	800eb62 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ec20:	2300      	movs	r3, #0
}
 800ec22:	4618      	mov	r0, r3
 800ec24:	3710      	adds	r7, #16
 800ec26:	46bd      	mov	sp, r7
 800ec28:	bd80      	pop	{r7, pc}
	...

0800ec2c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ec2c:	b580      	push	{r7, lr}
 800ec2e:	b096      	sub	sp, #88	@ 0x58
 800ec30:	af00      	add	r7, sp, #0
 800ec32:	60f8      	str	r0, [r7, #12]
 800ec34:	60b9      	str	r1, [r7, #8]
 800ec36:	4613      	mov	r3, r2
 800ec38:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800ec3a:	68fb      	ldr	r3, [r7, #12]
 800ec3c:	68ba      	ldr	r2, [r7, #8]
 800ec3e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800ec40:	68fb      	ldr	r3, [r7, #12]
 800ec42:	88fa      	ldrh	r2, [r7, #6]
 800ec44:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	2200      	movs	r2, #0
 800ec4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ec50:	68fb      	ldr	r3, [r7, #12]
 800ec52:	2222      	movs	r2, #34	@ 0x22
 800ec54:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	d02d      	beq.n	800ecbe <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800ec62:	68fb      	ldr	r3, [r7, #12]
 800ec64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ec68:	4a40      	ldr	r2, [pc, #256]	@ (800ed6c <UART_Start_Receive_DMA+0x140>)
 800ec6a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ec72:	4a3f      	ldr	r2, [pc, #252]	@ (800ed70 <UART_Start_Receive_DMA+0x144>)
 800ec74:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ec7c:	4a3d      	ldr	r2, [pc, #244]	@ (800ed74 <UART_Start_Receive_DMA+0x148>)
 800ec7e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ec86:	2200      	movs	r2, #0
 800ec88:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800ec90:	68fb      	ldr	r3, [r7, #12]
 800ec92:	681b      	ldr	r3, [r3, #0]
 800ec94:	3324      	adds	r3, #36	@ 0x24
 800ec96:	4619      	mov	r1, r3
 800ec98:	68fb      	ldr	r3, [r7, #12]
 800ec9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ec9c:	461a      	mov	r2, r3
 800ec9e:	88fb      	ldrh	r3, [r7, #6]
 800eca0:	f7f9 ff0a 	bl	8008ab8 <HAL_DMA_Start_IT>
 800eca4:	4603      	mov	r3, r0
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	d009      	beq.n	800ecbe <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	2210      	movs	r2, #16
 800ecae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ecb2:	68fb      	ldr	r3, [r7, #12]
 800ecb4:	2220      	movs	r2, #32
 800ecb6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800ecba:	2301      	movs	r3, #1
 800ecbc:	e051      	b.n	800ed62 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	691b      	ldr	r3, [r3, #16]
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	d018      	beq.n	800ecf8 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ecc6:	68fb      	ldr	r3, [r7, #12]
 800ecc8:	681b      	ldr	r3, [r3, #0]
 800ecca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eccc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ecce:	e853 3f00 	ldrex	r3, [r3]
 800ecd2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ecd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecd6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ecda:	657b      	str	r3, [r7, #84]	@ 0x54
 800ecdc:	68fb      	ldr	r3, [r7, #12]
 800ecde:	681b      	ldr	r3, [r3, #0]
 800ece0:	461a      	mov	r2, r3
 800ece2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ece4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ece6:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ece8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ecea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ecec:	e841 2300 	strex	r3, r2, [r1]
 800ecf0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800ecf2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ecf4:	2b00      	cmp	r3, #0
 800ecf6:	d1e6      	bne.n	800ecc6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ecf8:	68fb      	ldr	r3, [r7, #12]
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	3308      	adds	r3, #8
 800ecfe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed02:	e853 3f00 	ldrex	r3, [r3]
 800ed06:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ed08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed0a:	f043 0301 	orr.w	r3, r3, #1
 800ed0e:	653b      	str	r3, [r7, #80]	@ 0x50
 800ed10:	68fb      	ldr	r3, [r7, #12]
 800ed12:	681b      	ldr	r3, [r3, #0]
 800ed14:	3308      	adds	r3, #8
 800ed16:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ed18:	637a      	str	r2, [r7, #52]	@ 0x34
 800ed1a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed1c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ed1e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ed20:	e841 2300 	strex	r3, r2, [r1]
 800ed24:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800ed26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	d1e5      	bne.n	800ecf8 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ed2c:	68fb      	ldr	r3, [r7, #12]
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	3308      	adds	r3, #8
 800ed32:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed34:	697b      	ldr	r3, [r7, #20]
 800ed36:	e853 3f00 	ldrex	r3, [r3]
 800ed3a:	613b      	str	r3, [r7, #16]
   return(result);
 800ed3c:	693b      	ldr	r3, [r7, #16]
 800ed3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ed44:	68fb      	ldr	r3, [r7, #12]
 800ed46:	681b      	ldr	r3, [r3, #0]
 800ed48:	3308      	adds	r3, #8
 800ed4a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ed4c:	623a      	str	r2, [r7, #32]
 800ed4e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed50:	69f9      	ldr	r1, [r7, #28]
 800ed52:	6a3a      	ldr	r2, [r7, #32]
 800ed54:	e841 2300 	strex	r3, r2, [r1]
 800ed58:	61bb      	str	r3, [r7, #24]
   return(result);
 800ed5a:	69bb      	ldr	r3, [r7, #24]
 800ed5c:	2b00      	cmp	r3, #0
 800ed5e:	d1e5      	bne.n	800ed2c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800ed60:	2300      	movs	r3, #0
}
 800ed62:	4618      	mov	r0, r3
 800ed64:	3758      	adds	r7, #88	@ 0x58
 800ed66:	46bd      	mov	sp, r7
 800ed68:	bd80      	pop	{r7, pc}
 800ed6a:	bf00      	nop
 800ed6c:	0800ef7d 	.word	0x0800ef7d
 800ed70:	0800f0a9 	.word	0x0800f0a9
 800ed74:	0800f0e7 	.word	0x0800f0e7

0800ed78 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ed78:	b480      	push	{r7}
 800ed7a:	b08f      	sub	sp, #60	@ 0x3c
 800ed7c:	af00      	add	r7, sp, #0
 800ed7e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	681b      	ldr	r3, [r3, #0]
 800ed84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed86:	6a3b      	ldr	r3, [r7, #32]
 800ed88:	e853 3f00 	ldrex	r3, [r3]
 800ed8c:	61fb      	str	r3, [r7, #28]
   return(result);
 800ed8e:	69fb      	ldr	r3, [r7, #28]
 800ed90:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800ed94:	637b      	str	r3, [r7, #52]	@ 0x34
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	681b      	ldr	r3, [r3, #0]
 800ed9a:	461a      	mov	r2, r3
 800ed9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800eda0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eda2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800eda4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800eda6:	e841 2300 	strex	r3, r2, [r1]
 800edaa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800edac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edae:	2b00      	cmp	r3, #0
 800edb0:	d1e6      	bne.n	800ed80 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	681b      	ldr	r3, [r3, #0]
 800edb6:	3308      	adds	r3, #8
 800edb8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edba:	68fb      	ldr	r3, [r7, #12]
 800edbc:	e853 3f00 	ldrex	r3, [r3]
 800edc0:	60bb      	str	r3, [r7, #8]
   return(result);
 800edc2:	68bb      	ldr	r3, [r7, #8]
 800edc4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800edc8:	633b      	str	r3, [r7, #48]	@ 0x30
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	681b      	ldr	r3, [r3, #0]
 800edce:	3308      	adds	r3, #8
 800edd0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800edd2:	61ba      	str	r2, [r7, #24]
 800edd4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800edd6:	6979      	ldr	r1, [r7, #20]
 800edd8:	69ba      	ldr	r2, [r7, #24]
 800edda:	e841 2300 	strex	r3, r2, [r1]
 800edde:	613b      	str	r3, [r7, #16]
   return(result);
 800ede0:	693b      	ldr	r3, [r7, #16]
 800ede2:	2b00      	cmp	r3, #0
 800ede4:	d1e5      	bne.n	800edb2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	2220      	movs	r2, #32
 800edea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800edee:	bf00      	nop
 800edf0:	373c      	adds	r7, #60	@ 0x3c
 800edf2:	46bd      	mov	sp, r7
 800edf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edf8:	4770      	bx	lr

0800edfa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800edfa:	b480      	push	{r7}
 800edfc:	b095      	sub	sp, #84	@ 0x54
 800edfe:	af00      	add	r7, sp, #0
 800ee00:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ee0a:	e853 3f00 	ldrex	r3, [r3]
 800ee0e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ee10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee12:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ee16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	461a      	mov	r2, r3
 800ee1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ee20:	643b      	str	r3, [r7, #64]	@ 0x40
 800ee22:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee24:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ee26:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ee28:	e841 2300 	strex	r3, r2, [r1]
 800ee2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ee2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee30:	2b00      	cmp	r3, #0
 800ee32:	d1e6      	bne.n	800ee02 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	681b      	ldr	r3, [r3, #0]
 800ee38:	3308      	adds	r3, #8
 800ee3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee3c:	6a3b      	ldr	r3, [r7, #32]
 800ee3e:	e853 3f00 	ldrex	r3, [r3]
 800ee42:	61fb      	str	r3, [r7, #28]
   return(result);
 800ee44:	69fb      	ldr	r3, [r7, #28]
 800ee46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ee4a:	f023 0301 	bic.w	r3, r3, #1
 800ee4e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	681b      	ldr	r3, [r3, #0]
 800ee54:	3308      	adds	r3, #8
 800ee56:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ee58:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ee5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ee5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ee60:	e841 2300 	strex	r3, r2, [r1]
 800ee64:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ee66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee68:	2b00      	cmp	r3, #0
 800ee6a:	d1e3      	bne.n	800ee34 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ee70:	2b01      	cmp	r3, #1
 800ee72:	d118      	bne.n	800eea6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	681b      	ldr	r3, [r3, #0]
 800ee78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee7a:	68fb      	ldr	r3, [r7, #12]
 800ee7c:	e853 3f00 	ldrex	r3, [r3]
 800ee80:	60bb      	str	r3, [r7, #8]
   return(result);
 800ee82:	68bb      	ldr	r3, [r7, #8]
 800ee84:	f023 0310 	bic.w	r3, r3, #16
 800ee88:	647b      	str	r3, [r7, #68]	@ 0x44
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	681b      	ldr	r3, [r3, #0]
 800ee8e:	461a      	mov	r2, r3
 800ee90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ee92:	61bb      	str	r3, [r7, #24]
 800ee94:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee96:	6979      	ldr	r1, [r7, #20]
 800ee98:	69ba      	ldr	r2, [r7, #24]
 800ee9a:	e841 2300 	strex	r3, r2, [r1]
 800ee9e:	613b      	str	r3, [r7, #16]
   return(result);
 800eea0:	693b      	ldr	r3, [r7, #16]
 800eea2:	2b00      	cmp	r3, #0
 800eea4:	d1e6      	bne.n	800ee74 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	2220      	movs	r2, #32
 800eeaa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	2200      	movs	r2, #0
 800eeb2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	2200      	movs	r2, #0
 800eeb8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800eeba:	bf00      	nop
 800eebc:	3754      	adds	r7, #84	@ 0x54
 800eebe:	46bd      	mov	sp, r7
 800eec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eec4:	4770      	bx	lr

0800eec6 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800eec6:	b580      	push	{r7, lr}
 800eec8:	b090      	sub	sp, #64	@ 0x40
 800eeca:	af00      	add	r7, sp, #0
 800eecc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eed2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	681b      	ldr	r3, [r3, #0]
 800eeda:	f003 0320 	and.w	r3, r3, #32
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d137      	bne.n	800ef52 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800eee2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eee4:	2200      	movs	r2, #0
 800eee6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800eeea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eeec:	681b      	ldr	r3, [r3, #0]
 800eeee:	3308      	adds	r3, #8
 800eef0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eef4:	e853 3f00 	ldrex	r3, [r3]
 800eef8:	623b      	str	r3, [r7, #32]
   return(result);
 800eefa:	6a3b      	ldr	r3, [r7, #32]
 800eefc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ef00:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ef02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef04:	681b      	ldr	r3, [r3, #0]
 800ef06:	3308      	adds	r3, #8
 800ef08:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ef0a:	633a      	str	r2, [r7, #48]	@ 0x30
 800ef0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ef10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ef12:	e841 2300 	strex	r3, r2, [r1]
 800ef16:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ef18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	d1e5      	bne.n	800eeea <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ef1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef24:	693b      	ldr	r3, [r7, #16]
 800ef26:	e853 3f00 	ldrex	r3, [r3]
 800ef2a:	60fb      	str	r3, [r7, #12]
   return(result);
 800ef2c:	68fb      	ldr	r3, [r7, #12]
 800ef2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ef32:	637b      	str	r3, [r7, #52]	@ 0x34
 800ef34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef36:	681b      	ldr	r3, [r3, #0]
 800ef38:	461a      	mov	r2, r3
 800ef3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ef3c:	61fb      	str	r3, [r7, #28]
 800ef3e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef40:	69b9      	ldr	r1, [r7, #24]
 800ef42:	69fa      	ldr	r2, [r7, #28]
 800ef44:	e841 2300 	strex	r3, r2, [r1]
 800ef48:	617b      	str	r3, [r7, #20]
   return(result);
 800ef4a:	697b      	ldr	r3, [r7, #20]
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	d1e6      	bne.n	800ef1e <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ef50:	e002      	b.n	800ef58 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800ef52:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800ef54:	f7f8 fca4 	bl	80078a0 <HAL_UART_TxCpltCallback>
}
 800ef58:	bf00      	nop
 800ef5a:	3740      	adds	r7, #64	@ 0x40
 800ef5c:	46bd      	mov	sp, r7
 800ef5e:	bd80      	pop	{r7, pc}

0800ef60 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ef60:	b580      	push	{r7, lr}
 800ef62:	b084      	sub	sp, #16
 800ef64:	af00      	add	r7, sp, #0
 800ef66:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef6c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800ef6e:	68f8      	ldr	r0, [r7, #12]
 800ef70:	f7ff f8d4 	bl	800e11c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ef74:	bf00      	nop
 800ef76:	3710      	adds	r7, #16
 800ef78:	46bd      	mov	sp, r7
 800ef7a:	bd80      	pop	{r7, pc}

0800ef7c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ef7c:	b580      	push	{r7, lr}
 800ef7e:	b09c      	sub	sp, #112	@ 0x70
 800ef80:	af00      	add	r7, sp, #0
 800ef82:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef88:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	681b      	ldr	r3, [r3, #0]
 800ef8e:	681b      	ldr	r3, [r3, #0]
 800ef90:	f003 0320 	and.w	r3, r3, #32
 800ef94:	2b00      	cmp	r3, #0
 800ef96:	d171      	bne.n	800f07c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800ef98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ef9a:	2200      	movs	r2, #0
 800ef9c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800efa0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800efa2:	681b      	ldr	r3, [r3, #0]
 800efa4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800efa6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800efa8:	e853 3f00 	ldrex	r3, [r3]
 800efac:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800efae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800efb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800efb4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800efb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	461a      	mov	r2, r3
 800efbc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800efbe:	65bb      	str	r3, [r7, #88]	@ 0x58
 800efc0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800efc2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800efc4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800efc6:	e841 2300 	strex	r3, r2, [r1]
 800efca:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800efcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800efce:	2b00      	cmp	r3, #0
 800efd0:	d1e6      	bne.n	800efa0 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800efd2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800efd4:	681b      	ldr	r3, [r3, #0]
 800efd6:	3308      	adds	r3, #8
 800efd8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800efda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efdc:	e853 3f00 	ldrex	r3, [r3]
 800efe0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800efe2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800efe4:	f023 0301 	bic.w	r3, r3, #1
 800efe8:	667b      	str	r3, [r7, #100]	@ 0x64
 800efea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800efec:	681b      	ldr	r3, [r3, #0]
 800efee:	3308      	adds	r3, #8
 800eff0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800eff2:	647a      	str	r2, [r7, #68]	@ 0x44
 800eff4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eff6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800eff8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800effa:	e841 2300 	strex	r3, r2, [r1]
 800effe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f000:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f002:	2b00      	cmp	r3, #0
 800f004:	d1e5      	bne.n	800efd2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f006:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f008:	681b      	ldr	r3, [r3, #0]
 800f00a:	3308      	adds	r3, #8
 800f00c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f00e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f010:	e853 3f00 	ldrex	r3, [r3]
 800f014:	623b      	str	r3, [r7, #32]
   return(result);
 800f016:	6a3b      	ldr	r3, [r7, #32]
 800f018:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f01c:	663b      	str	r3, [r7, #96]	@ 0x60
 800f01e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	3308      	adds	r3, #8
 800f024:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800f026:	633a      	str	r2, [r7, #48]	@ 0x30
 800f028:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f02a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f02c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f02e:	e841 2300 	strex	r3, r2, [r1]
 800f032:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f036:	2b00      	cmp	r3, #0
 800f038:	d1e5      	bne.n	800f006 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800f03a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f03c:	2220      	movs	r2, #32
 800f03e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f042:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f044:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f046:	2b01      	cmp	r3, #1
 800f048:	d118      	bne.n	800f07c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f04a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f04c:	681b      	ldr	r3, [r3, #0]
 800f04e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f050:	693b      	ldr	r3, [r7, #16]
 800f052:	e853 3f00 	ldrex	r3, [r3]
 800f056:	60fb      	str	r3, [r7, #12]
   return(result);
 800f058:	68fb      	ldr	r3, [r7, #12]
 800f05a:	f023 0310 	bic.w	r3, r3, #16
 800f05e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f060:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f062:	681b      	ldr	r3, [r3, #0]
 800f064:	461a      	mov	r2, r3
 800f066:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f068:	61fb      	str	r3, [r7, #28]
 800f06a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f06c:	69b9      	ldr	r1, [r7, #24]
 800f06e:	69fa      	ldr	r2, [r7, #28]
 800f070:	e841 2300 	strex	r3, r2, [r1]
 800f074:	617b      	str	r3, [r7, #20]
   return(result);
 800f076:	697b      	ldr	r3, [r7, #20]
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d1e6      	bne.n	800f04a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f07c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f07e:	2200      	movs	r2, #0
 800f080:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f082:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f084:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f086:	2b01      	cmp	r3, #1
 800f088:	d107      	bne.n	800f09a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f08a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f08c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f090:	4619      	mov	r1, r3
 800f092:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800f094:	f7ff f860 	bl	800e158 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800f098:	e002      	b.n	800f0a0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800f09a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800f09c:	f7f8 fc20 	bl	80078e0 <HAL_UART_RxCpltCallback>
}
 800f0a0:	bf00      	nop
 800f0a2:	3770      	adds	r7, #112	@ 0x70
 800f0a4:	46bd      	mov	sp, r7
 800f0a6:	bd80      	pop	{r7, pc}

0800f0a8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800f0a8:	b580      	push	{r7, lr}
 800f0aa:	b084      	sub	sp, #16
 800f0ac:	af00      	add	r7, sp, #0
 800f0ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f0b4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800f0b6:	68fb      	ldr	r3, [r7, #12]
 800f0b8:	2201      	movs	r2, #1
 800f0ba:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f0bc:	68fb      	ldr	r3, [r7, #12]
 800f0be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f0c0:	2b01      	cmp	r3, #1
 800f0c2:	d109      	bne.n	800f0d8 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800f0c4:	68fb      	ldr	r3, [r7, #12]
 800f0c6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f0ca:	085b      	lsrs	r3, r3, #1
 800f0cc:	b29b      	uxth	r3, r3
 800f0ce:	4619      	mov	r1, r3
 800f0d0:	68f8      	ldr	r0, [r7, #12]
 800f0d2:	f7ff f841 	bl	800e158 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800f0d6:	e002      	b.n	800f0de <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800f0d8:	68f8      	ldr	r0, [r7, #12]
 800f0da:	f7ff f829 	bl	800e130 <HAL_UART_RxHalfCpltCallback>
}
 800f0de:	bf00      	nop
 800f0e0:	3710      	adds	r7, #16
 800f0e2:	46bd      	mov	sp, r7
 800f0e4:	bd80      	pop	{r7, pc}

0800f0e6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800f0e6:	b580      	push	{r7, lr}
 800f0e8:	b086      	sub	sp, #24
 800f0ea:	af00      	add	r7, sp, #0
 800f0ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f0f2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800f0f4:	697b      	ldr	r3, [r7, #20]
 800f0f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f0fa:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800f0fc:	697b      	ldr	r3, [r7, #20]
 800f0fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f102:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800f104:	697b      	ldr	r3, [r7, #20]
 800f106:	681b      	ldr	r3, [r3, #0]
 800f108:	689b      	ldr	r3, [r3, #8]
 800f10a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f10e:	2b80      	cmp	r3, #128	@ 0x80
 800f110:	d109      	bne.n	800f126 <UART_DMAError+0x40>
 800f112:	693b      	ldr	r3, [r7, #16]
 800f114:	2b21      	cmp	r3, #33	@ 0x21
 800f116:	d106      	bne.n	800f126 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800f118:	697b      	ldr	r3, [r7, #20]
 800f11a:	2200      	movs	r2, #0
 800f11c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800f120:	6978      	ldr	r0, [r7, #20]
 800f122:	f7ff fe29 	bl	800ed78 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800f126:	697b      	ldr	r3, [r7, #20]
 800f128:	681b      	ldr	r3, [r3, #0]
 800f12a:	689b      	ldr	r3, [r3, #8]
 800f12c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f130:	2b40      	cmp	r3, #64	@ 0x40
 800f132:	d109      	bne.n	800f148 <UART_DMAError+0x62>
 800f134:	68fb      	ldr	r3, [r7, #12]
 800f136:	2b22      	cmp	r3, #34	@ 0x22
 800f138:	d106      	bne.n	800f148 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800f13a:	697b      	ldr	r3, [r7, #20]
 800f13c:	2200      	movs	r2, #0
 800f13e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800f142:	6978      	ldr	r0, [r7, #20]
 800f144:	f7ff fe59 	bl	800edfa <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800f148:	697b      	ldr	r3, [r7, #20]
 800f14a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f14e:	f043 0210 	orr.w	r2, r3, #16
 800f152:	697b      	ldr	r3, [r7, #20]
 800f154:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f158:	6978      	ldr	r0, [r7, #20]
 800f15a:	f7fe fff3 	bl	800e144 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f15e:	bf00      	nop
 800f160:	3718      	adds	r7, #24
 800f162:	46bd      	mov	sp, r7
 800f164:	bd80      	pop	{r7, pc}

0800f166 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f166:	b580      	push	{r7, lr}
 800f168:	b084      	sub	sp, #16
 800f16a:	af00      	add	r7, sp, #0
 800f16c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f172:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f174:	68fb      	ldr	r3, [r7, #12]
 800f176:	2200      	movs	r2, #0
 800f178:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f17c:	68f8      	ldr	r0, [r7, #12]
 800f17e:	f7fe ffe1 	bl	800e144 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f182:	bf00      	nop
 800f184:	3710      	adds	r7, #16
 800f186:	46bd      	mov	sp, r7
 800f188:	bd80      	pop	{r7, pc}

0800f18a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f18a:	b580      	push	{r7, lr}
 800f18c:	b088      	sub	sp, #32
 800f18e:	af00      	add	r7, sp, #0
 800f190:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	681b      	ldr	r3, [r3, #0]
 800f196:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f198:	68fb      	ldr	r3, [r7, #12]
 800f19a:	e853 3f00 	ldrex	r3, [r3]
 800f19e:	60bb      	str	r3, [r7, #8]
   return(result);
 800f1a0:	68bb      	ldr	r3, [r7, #8]
 800f1a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f1a6:	61fb      	str	r3, [r7, #28]
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	681b      	ldr	r3, [r3, #0]
 800f1ac:	461a      	mov	r2, r3
 800f1ae:	69fb      	ldr	r3, [r7, #28]
 800f1b0:	61bb      	str	r3, [r7, #24]
 800f1b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1b4:	6979      	ldr	r1, [r7, #20]
 800f1b6:	69ba      	ldr	r2, [r7, #24]
 800f1b8:	e841 2300 	strex	r3, r2, [r1]
 800f1bc:	613b      	str	r3, [r7, #16]
   return(result);
 800f1be:	693b      	ldr	r3, [r7, #16]
 800f1c0:	2b00      	cmp	r3, #0
 800f1c2:	d1e6      	bne.n	800f192 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	2220      	movs	r2, #32
 800f1c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	2200      	movs	r2, #0
 800f1d0:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f1d2:	6878      	ldr	r0, [r7, #4]
 800f1d4:	f7f8 fb64 	bl	80078a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f1d8:	bf00      	nop
 800f1da:	3720      	adds	r7, #32
 800f1dc:	46bd      	mov	sp, r7
 800f1de:	bd80      	pop	{r7, pc}

0800f1e0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800f1e0:	b480      	push	{r7}
 800f1e2:	b083      	sub	sp, #12
 800f1e4:	af00      	add	r7, sp, #0
 800f1e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800f1e8:	bf00      	nop
 800f1ea:	370c      	adds	r7, #12
 800f1ec:	46bd      	mov	sp, r7
 800f1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1f2:	4770      	bx	lr

0800f1f4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800f1f4:	b480      	push	{r7}
 800f1f6:	b083      	sub	sp, #12
 800f1f8:	af00      	add	r7, sp, #0
 800f1fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800f1fc:	bf00      	nop
 800f1fe:	370c      	adds	r7, #12
 800f200:	46bd      	mov	sp, r7
 800f202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f206:	4770      	bx	lr

0800f208 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800f208:	b480      	push	{r7}
 800f20a:	b083      	sub	sp, #12
 800f20c:	af00      	add	r7, sp, #0
 800f20e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800f210:	bf00      	nop
 800f212:	370c      	adds	r7, #12
 800f214:	46bd      	mov	sp, r7
 800f216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f21a:	4770      	bx	lr

0800f21c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800f21c:	b480      	push	{r7}
 800f21e:	b085      	sub	sp, #20
 800f220:	af00      	add	r7, sp, #0
 800f222:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f22a:	2b01      	cmp	r3, #1
 800f22c:	d101      	bne.n	800f232 <HAL_UARTEx_DisableFifoMode+0x16>
 800f22e:	2302      	movs	r3, #2
 800f230:	e027      	b.n	800f282 <HAL_UARTEx_DisableFifoMode+0x66>
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	2201      	movs	r2, #1
 800f236:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	2224      	movs	r2, #36	@ 0x24
 800f23e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	681b      	ldr	r3, [r3, #0]
 800f248:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	681b      	ldr	r3, [r3, #0]
 800f24e:	681a      	ldr	r2, [r3, #0]
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	f022 0201 	bic.w	r2, r2, #1
 800f258:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f25a:	68fb      	ldr	r3, [r7, #12]
 800f25c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800f260:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	2200      	movs	r2, #0
 800f266:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	681b      	ldr	r3, [r3, #0]
 800f26c:	68fa      	ldr	r2, [r7, #12]
 800f26e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	2220      	movs	r2, #32
 800f274:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	2200      	movs	r2, #0
 800f27c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f280:	2300      	movs	r3, #0
}
 800f282:	4618      	mov	r0, r3
 800f284:	3714      	adds	r7, #20
 800f286:	46bd      	mov	sp, r7
 800f288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f28c:	4770      	bx	lr

0800f28e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f28e:	b580      	push	{r7, lr}
 800f290:	b084      	sub	sp, #16
 800f292:	af00      	add	r7, sp, #0
 800f294:	6078      	str	r0, [r7, #4]
 800f296:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f29e:	2b01      	cmp	r3, #1
 800f2a0:	d101      	bne.n	800f2a6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f2a2:	2302      	movs	r3, #2
 800f2a4:	e02d      	b.n	800f302 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	2201      	movs	r2, #1
 800f2aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	2224      	movs	r2, #36	@ 0x24
 800f2b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	681b      	ldr	r3, [r3, #0]
 800f2ba:	681b      	ldr	r3, [r3, #0]
 800f2bc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	681a      	ldr	r2, [r3, #0]
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	681b      	ldr	r3, [r3, #0]
 800f2c8:	f022 0201 	bic.w	r2, r2, #1
 800f2cc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	681b      	ldr	r3, [r3, #0]
 800f2d2:	689b      	ldr	r3, [r3, #8]
 800f2d4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	681b      	ldr	r3, [r3, #0]
 800f2dc:	683a      	ldr	r2, [r7, #0]
 800f2de:	430a      	orrs	r2, r1
 800f2e0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f2e2:	6878      	ldr	r0, [r7, #4]
 800f2e4:	f000 f850 	bl	800f388 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	681b      	ldr	r3, [r3, #0]
 800f2ec:	68fa      	ldr	r2, [r7, #12]
 800f2ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	2220      	movs	r2, #32
 800f2f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	2200      	movs	r2, #0
 800f2fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f300:	2300      	movs	r3, #0
}
 800f302:	4618      	mov	r0, r3
 800f304:	3710      	adds	r7, #16
 800f306:	46bd      	mov	sp, r7
 800f308:	bd80      	pop	{r7, pc}

0800f30a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f30a:	b580      	push	{r7, lr}
 800f30c:	b084      	sub	sp, #16
 800f30e:	af00      	add	r7, sp, #0
 800f310:	6078      	str	r0, [r7, #4]
 800f312:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f31a:	2b01      	cmp	r3, #1
 800f31c:	d101      	bne.n	800f322 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f31e:	2302      	movs	r3, #2
 800f320:	e02d      	b.n	800f37e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	2201      	movs	r2, #1
 800f326:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	2224      	movs	r2, #36	@ 0x24
 800f32e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	681b      	ldr	r3, [r3, #0]
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	681b      	ldr	r3, [r3, #0]
 800f33e:	681a      	ldr	r2, [r3, #0]
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	681b      	ldr	r3, [r3, #0]
 800f344:	f022 0201 	bic.w	r2, r2, #1
 800f348:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	681b      	ldr	r3, [r3, #0]
 800f34e:	689b      	ldr	r3, [r3, #8]
 800f350:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	681b      	ldr	r3, [r3, #0]
 800f358:	683a      	ldr	r2, [r7, #0]
 800f35a:	430a      	orrs	r2, r1
 800f35c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f35e:	6878      	ldr	r0, [r7, #4]
 800f360:	f000 f812 	bl	800f388 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	681b      	ldr	r3, [r3, #0]
 800f368:	68fa      	ldr	r2, [r7, #12]
 800f36a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	2220      	movs	r2, #32
 800f370:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	2200      	movs	r2, #0
 800f378:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f37c:	2300      	movs	r3, #0
}
 800f37e:	4618      	mov	r0, r3
 800f380:	3710      	adds	r7, #16
 800f382:	46bd      	mov	sp, r7
 800f384:	bd80      	pop	{r7, pc}
	...

0800f388 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f388:	b480      	push	{r7}
 800f38a:	b085      	sub	sp, #20
 800f38c:	af00      	add	r7, sp, #0
 800f38e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f394:	2b00      	cmp	r3, #0
 800f396:	d108      	bne.n	800f3aa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	2201      	movs	r2, #1
 800f39c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	2201      	movs	r2, #1
 800f3a4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f3a8:	e031      	b.n	800f40e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f3aa:	2308      	movs	r3, #8
 800f3ac:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f3ae:	2308      	movs	r3, #8
 800f3b0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	681b      	ldr	r3, [r3, #0]
 800f3b6:	689b      	ldr	r3, [r3, #8]
 800f3b8:	0e5b      	lsrs	r3, r3, #25
 800f3ba:	b2db      	uxtb	r3, r3
 800f3bc:	f003 0307 	and.w	r3, r3, #7
 800f3c0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	681b      	ldr	r3, [r3, #0]
 800f3c6:	689b      	ldr	r3, [r3, #8]
 800f3c8:	0f5b      	lsrs	r3, r3, #29
 800f3ca:	b2db      	uxtb	r3, r3
 800f3cc:	f003 0307 	and.w	r3, r3, #7
 800f3d0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f3d2:	7bbb      	ldrb	r3, [r7, #14]
 800f3d4:	7b3a      	ldrb	r2, [r7, #12]
 800f3d6:	4911      	ldr	r1, [pc, #68]	@ (800f41c <UARTEx_SetNbDataToProcess+0x94>)
 800f3d8:	5c8a      	ldrb	r2, [r1, r2]
 800f3da:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f3de:	7b3a      	ldrb	r2, [r7, #12]
 800f3e0:	490f      	ldr	r1, [pc, #60]	@ (800f420 <UARTEx_SetNbDataToProcess+0x98>)
 800f3e2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f3e4:	fb93 f3f2 	sdiv	r3, r3, r2
 800f3e8:	b29a      	uxth	r2, r3
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f3f0:	7bfb      	ldrb	r3, [r7, #15]
 800f3f2:	7b7a      	ldrb	r2, [r7, #13]
 800f3f4:	4909      	ldr	r1, [pc, #36]	@ (800f41c <UARTEx_SetNbDataToProcess+0x94>)
 800f3f6:	5c8a      	ldrb	r2, [r1, r2]
 800f3f8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f3fc:	7b7a      	ldrb	r2, [r7, #13]
 800f3fe:	4908      	ldr	r1, [pc, #32]	@ (800f420 <UARTEx_SetNbDataToProcess+0x98>)
 800f400:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f402:	fb93 f3f2 	sdiv	r3, r3, r2
 800f406:	b29a      	uxth	r2, r3
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800f40e:	bf00      	nop
 800f410:	3714      	adds	r7, #20
 800f412:	46bd      	mov	sp, r7
 800f414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f418:	4770      	bx	lr
 800f41a:	bf00      	nop
 800f41c:	08014c98 	.word	0x08014c98
 800f420:	08014ca0 	.word	0x08014ca0

0800f424 <__NVIC_SetPriority>:
{
 800f424:	b480      	push	{r7}
 800f426:	b083      	sub	sp, #12
 800f428:	af00      	add	r7, sp, #0
 800f42a:	4603      	mov	r3, r0
 800f42c:	6039      	str	r1, [r7, #0]
 800f42e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800f430:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f434:	2b00      	cmp	r3, #0
 800f436:	db0a      	blt.n	800f44e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f438:	683b      	ldr	r3, [r7, #0]
 800f43a:	b2da      	uxtb	r2, r3
 800f43c:	490c      	ldr	r1, [pc, #48]	@ (800f470 <__NVIC_SetPriority+0x4c>)
 800f43e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f442:	0112      	lsls	r2, r2, #4
 800f444:	b2d2      	uxtb	r2, r2
 800f446:	440b      	add	r3, r1
 800f448:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800f44c:	e00a      	b.n	800f464 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f44e:	683b      	ldr	r3, [r7, #0]
 800f450:	b2da      	uxtb	r2, r3
 800f452:	4908      	ldr	r1, [pc, #32]	@ (800f474 <__NVIC_SetPriority+0x50>)
 800f454:	79fb      	ldrb	r3, [r7, #7]
 800f456:	f003 030f 	and.w	r3, r3, #15
 800f45a:	3b04      	subs	r3, #4
 800f45c:	0112      	lsls	r2, r2, #4
 800f45e:	b2d2      	uxtb	r2, r2
 800f460:	440b      	add	r3, r1
 800f462:	761a      	strb	r2, [r3, #24]
}
 800f464:	bf00      	nop
 800f466:	370c      	adds	r7, #12
 800f468:	46bd      	mov	sp, r7
 800f46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f46e:	4770      	bx	lr
 800f470:	e000e100 	.word	0xe000e100
 800f474:	e000ed00 	.word	0xe000ed00

0800f478 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800f478:	b580      	push	{r7, lr}
 800f47a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800f47c:	4b05      	ldr	r3, [pc, #20]	@ (800f494 <SysTick_Handler+0x1c>)
 800f47e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800f480:	f001 fd98 	bl	8010fb4 <xTaskGetSchedulerState>
 800f484:	4603      	mov	r3, r0
 800f486:	2b01      	cmp	r3, #1
 800f488:	d001      	beq.n	800f48e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800f48a:	f002 fba5 	bl	8011bd8 <xPortSysTickHandler>
  }
}
 800f48e:	bf00      	nop
 800f490:	bd80      	pop	{r7, pc}
 800f492:	bf00      	nop
 800f494:	e000e010 	.word	0xe000e010

0800f498 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800f498:	b580      	push	{r7, lr}
 800f49a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800f49c:	2100      	movs	r1, #0
 800f49e:	f06f 0004 	mvn.w	r0, #4
 800f4a2:	f7ff ffbf 	bl	800f424 <__NVIC_SetPriority>
#endif
}
 800f4a6:	bf00      	nop
 800f4a8:	bd80      	pop	{r7, pc}
	...

0800f4ac <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800f4ac:	b480      	push	{r7}
 800f4ae:	b083      	sub	sp, #12
 800f4b0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f4b2:	f3ef 8305 	mrs	r3, IPSR
 800f4b6:	603b      	str	r3, [r7, #0]
  return(result);
 800f4b8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d003      	beq.n	800f4c6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800f4be:	f06f 0305 	mvn.w	r3, #5
 800f4c2:	607b      	str	r3, [r7, #4]
 800f4c4:	e00c      	b.n	800f4e0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800f4c6:	4b0a      	ldr	r3, [pc, #40]	@ (800f4f0 <osKernelInitialize+0x44>)
 800f4c8:	681b      	ldr	r3, [r3, #0]
 800f4ca:	2b00      	cmp	r3, #0
 800f4cc:	d105      	bne.n	800f4da <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800f4ce:	4b08      	ldr	r3, [pc, #32]	@ (800f4f0 <osKernelInitialize+0x44>)
 800f4d0:	2201      	movs	r2, #1
 800f4d2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800f4d4:	2300      	movs	r3, #0
 800f4d6:	607b      	str	r3, [r7, #4]
 800f4d8:	e002      	b.n	800f4e0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800f4da:	f04f 33ff 	mov.w	r3, #4294967295
 800f4de:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800f4e0:	687b      	ldr	r3, [r7, #4]
}
 800f4e2:	4618      	mov	r0, r3
 800f4e4:	370c      	adds	r7, #12
 800f4e6:	46bd      	mov	sp, r7
 800f4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ec:	4770      	bx	lr
 800f4ee:	bf00      	nop
 800f4f0:	20002110 	.word	0x20002110

0800f4f4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800f4f4:	b580      	push	{r7, lr}
 800f4f6:	b082      	sub	sp, #8
 800f4f8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f4fa:	f3ef 8305 	mrs	r3, IPSR
 800f4fe:	603b      	str	r3, [r7, #0]
  return(result);
 800f500:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f502:	2b00      	cmp	r3, #0
 800f504:	d003      	beq.n	800f50e <osKernelStart+0x1a>
    stat = osErrorISR;
 800f506:	f06f 0305 	mvn.w	r3, #5
 800f50a:	607b      	str	r3, [r7, #4]
 800f50c:	e010      	b.n	800f530 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800f50e:	4b0b      	ldr	r3, [pc, #44]	@ (800f53c <osKernelStart+0x48>)
 800f510:	681b      	ldr	r3, [r3, #0]
 800f512:	2b01      	cmp	r3, #1
 800f514:	d109      	bne.n	800f52a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800f516:	f7ff ffbf 	bl	800f498 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800f51a:	4b08      	ldr	r3, [pc, #32]	@ (800f53c <osKernelStart+0x48>)
 800f51c:	2202      	movs	r2, #2
 800f51e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800f520:	f001 f8c0 	bl	80106a4 <vTaskStartScheduler>
      stat = osOK;
 800f524:	2300      	movs	r3, #0
 800f526:	607b      	str	r3, [r7, #4]
 800f528:	e002      	b.n	800f530 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800f52a:	f04f 33ff 	mov.w	r3, #4294967295
 800f52e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800f530:	687b      	ldr	r3, [r7, #4]
}
 800f532:	4618      	mov	r0, r3
 800f534:	3708      	adds	r7, #8
 800f536:	46bd      	mov	sp, r7
 800f538:	bd80      	pop	{r7, pc}
 800f53a:	bf00      	nop
 800f53c:	20002110 	.word	0x20002110

0800f540 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800f540:	b580      	push	{r7, lr}
 800f542:	b08e      	sub	sp, #56	@ 0x38
 800f544:	af04      	add	r7, sp, #16
 800f546:	60f8      	str	r0, [r7, #12]
 800f548:	60b9      	str	r1, [r7, #8]
 800f54a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800f54c:	2300      	movs	r3, #0
 800f54e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f550:	f3ef 8305 	mrs	r3, IPSR
 800f554:	617b      	str	r3, [r7, #20]
  return(result);
 800f556:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800f558:	2b00      	cmp	r3, #0
 800f55a:	d17e      	bne.n	800f65a <osThreadNew+0x11a>
 800f55c:	68fb      	ldr	r3, [r7, #12]
 800f55e:	2b00      	cmp	r3, #0
 800f560:	d07b      	beq.n	800f65a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800f562:	2380      	movs	r3, #128	@ 0x80
 800f564:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800f566:	2318      	movs	r3, #24
 800f568:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800f56a:	2300      	movs	r3, #0
 800f56c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800f56e:	f04f 33ff 	mov.w	r3, #4294967295
 800f572:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	2b00      	cmp	r3, #0
 800f578:	d045      	beq.n	800f606 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	681b      	ldr	r3, [r3, #0]
 800f57e:	2b00      	cmp	r3, #0
 800f580:	d002      	beq.n	800f588 <osThreadNew+0x48>
        name = attr->name;
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	699b      	ldr	r3, [r3, #24]
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d002      	beq.n	800f596 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	699b      	ldr	r3, [r3, #24]
 800f594:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800f596:	69fb      	ldr	r3, [r7, #28]
 800f598:	2b00      	cmp	r3, #0
 800f59a:	d008      	beq.n	800f5ae <osThreadNew+0x6e>
 800f59c:	69fb      	ldr	r3, [r7, #28]
 800f59e:	2b38      	cmp	r3, #56	@ 0x38
 800f5a0:	d805      	bhi.n	800f5ae <osThreadNew+0x6e>
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	685b      	ldr	r3, [r3, #4]
 800f5a6:	f003 0301 	and.w	r3, r3, #1
 800f5aa:	2b00      	cmp	r3, #0
 800f5ac:	d001      	beq.n	800f5b2 <osThreadNew+0x72>
        return (NULL);
 800f5ae:	2300      	movs	r3, #0
 800f5b0:	e054      	b.n	800f65c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	695b      	ldr	r3, [r3, #20]
 800f5b6:	2b00      	cmp	r3, #0
 800f5b8:	d003      	beq.n	800f5c2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	695b      	ldr	r3, [r3, #20]
 800f5be:	089b      	lsrs	r3, r3, #2
 800f5c0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	689b      	ldr	r3, [r3, #8]
 800f5c6:	2b00      	cmp	r3, #0
 800f5c8:	d00e      	beq.n	800f5e8 <osThreadNew+0xa8>
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	68db      	ldr	r3, [r3, #12]
 800f5ce:	2ba7      	cmp	r3, #167	@ 0xa7
 800f5d0:	d90a      	bls.n	800f5e8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	d006      	beq.n	800f5e8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	695b      	ldr	r3, [r3, #20]
 800f5de:	2b00      	cmp	r3, #0
 800f5e0:	d002      	beq.n	800f5e8 <osThreadNew+0xa8>
        mem = 1;
 800f5e2:	2301      	movs	r3, #1
 800f5e4:	61bb      	str	r3, [r7, #24]
 800f5e6:	e010      	b.n	800f60a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	689b      	ldr	r3, [r3, #8]
 800f5ec:	2b00      	cmp	r3, #0
 800f5ee:	d10c      	bne.n	800f60a <osThreadNew+0xca>
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	68db      	ldr	r3, [r3, #12]
 800f5f4:	2b00      	cmp	r3, #0
 800f5f6:	d108      	bne.n	800f60a <osThreadNew+0xca>
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	691b      	ldr	r3, [r3, #16]
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	d104      	bne.n	800f60a <osThreadNew+0xca>
          mem = 0;
 800f600:	2300      	movs	r3, #0
 800f602:	61bb      	str	r3, [r7, #24]
 800f604:	e001      	b.n	800f60a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800f606:	2300      	movs	r3, #0
 800f608:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800f60a:	69bb      	ldr	r3, [r7, #24]
 800f60c:	2b01      	cmp	r3, #1
 800f60e:	d110      	bne.n	800f632 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800f614:	687a      	ldr	r2, [r7, #4]
 800f616:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f618:	9202      	str	r2, [sp, #8]
 800f61a:	9301      	str	r3, [sp, #4]
 800f61c:	69fb      	ldr	r3, [r7, #28]
 800f61e:	9300      	str	r3, [sp, #0]
 800f620:	68bb      	ldr	r3, [r7, #8]
 800f622:	6a3a      	ldr	r2, [r7, #32]
 800f624:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f626:	68f8      	ldr	r0, [r7, #12]
 800f628:	f000 fdfe 	bl	8010228 <xTaskCreateStatic>
 800f62c:	4603      	mov	r3, r0
 800f62e:	613b      	str	r3, [r7, #16]
 800f630:	e013      	b.n	800f65a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800f632:	69bb      	ldr	r3, [r7, #24]
 800f634:	2b00      	cmp	r3, #0
 800f636:	d110      	bne.n	800f65a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800f638:	6a3b      	ldr	r3, [r7, #32]
 800f63a:	b29a      	uxth	r2, r3
 800f63c:	f107 0310 	add.w	r3, r7, #16
 800f640:	9301      	str	r3, [sp, #4]
 800f642:	69fb      	ldr	r3, [r7, #28]
 800f644:	9300      	str	r3, [sp, #0]
 800f646:	68bb      	ldr	r3, [r7, #8]
 800f648:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f64a:	68f8      	ldr	r0, [r7, #12]
 800f64c:	f000 fe4c 	bl	80102e8 <xTaskCreate>
 800f650:	4603      	mov	r3, r0
 800f652:	2b01      	cmp	r3, #1
 800f654:	d001      	beq.n	800f65a <osThreadNew+0x11a>
            hTask = NULL;
 800f656:	2300      	movs	r3, #0
 800f658:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800f65a:	693b      	ldr	r3, [r7, #16]
}
 800f65c:	4618      	mov	r0, r3
 800f65e:	3728      	adds	r7, #40	@ 0x28
 800f660:	46bd      	mov	sp, r7
 800f662:	bd80      	pop	{r7, pc}

0800f664 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800f664:	b480      	push	{r7}
 800f666:	b085      	sub	sp, #20
 800f668:	af00      	add	r7, sp, #0
 800f66a:	60f8      	str	r0, [r7, #12]
 800f66c:	60b9      	str	r1, [r7, #8]
 800f66e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800f670:	68fb      	ldr	r3, [r7, #12]
 800f672:	4a07      	ldr	r2, [pc, #28]	@ (800f690 <vApplicationGetIdleTaskMemory+0x2c>)
 800f674:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800f676:	68bb      	ldr	r3, [r7, #8]
 800f678:	4a06      	ldr	r2, [pc, #24]	@ (800f694 <vApplicationGetIdleTaskMemory+0x30>)
 800f67a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	2280      	movs	r2, #128	@ 0x80
 800f680:	601a      	str	r2, [r3, #0]
}
 800f682:	bf00      	nop
 800f684:	3714      	adds	r7, #20
 800f686:	46bd      	mov	sp, r7
 800f688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f68c:	4770      	bx	lr
 800f68e:	bf00      	nop
 800f690:	20002114 	.word	0x20002114
 800f694:	200021bc 	.word	0x200021bc

0800f698 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800f698:	b480      	push	{r7}
 800f69a:	b085      	sub	sp, #20
 800f69c:	af00      	add	r7, sp, #0
 800f69e:	60f8      	str	r0, [r7, #12]
 800f6a0:	60b9      	str	r1, [r7, #8]
 800f6a2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800f6a4:	68fb      	ldr	r3, [r7, #12]
 800f6a6:	4a07      	ldr	r2, [pc, #28]	@ (800f6c4 <vApplicationGetTimerTaskMemory+0x2c>)
 800f6a8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800f6aa:	68bb      	ldr	r3, [r7, #8]
 800f6ac:	4a06      	ldr	r2, [pc, #24]	@ (800f6c8 <vApplicationGetTimerTaskMemory+0x30>)
 800f6ae:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f6b6:	601a      	str	r2, [r3, #0]
}
 800f6b8:	bf00      	nop
 800f6ba:	3714      	adds	r7, #20
 800f6bc:	46bd      	mov	sp, r7
 800f6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6c2:	4770      	bx	lr
 800f6c4:	200023bc 	.word	0x200023bc
 800f6c8:	20002464 	.word	0x20002464

0800f6cc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f6cc:	b480      	push	{r7}
 800f6ce:	b083      	sub	sp, #12
 800f6d0:	af00      	add	r7, sp, #0
 800f6d2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	f103 0208 	add.w	r2, r3, #8
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	f04f 32ff 	mov.w	r2, #4294967295
 800f6e4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f6e6:	687b      	ldr	r3, [r7, #4]
 800f6e8:	f103 0208 	add.w	r2, r3, #8
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	f103 0208 	add.w	r2, r3, #8
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	2200      	movs	r2, #0
 800f6fe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f700:	bf00      	nop
 800f702:	370c      	adds	r7, #12
 800f704:	46bd      	mov	sp, r7
 800f706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f70a:	4770      	bx	lr

0800f70c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f70c:	b480      	push	{r7}
 800f70e:	b083      	sub	sp, #12
 800f710:	af00      	add	r7, sp, #0
 800f712:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	2200      	movs	r2, #0
 800f718:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f71a:	bf00      	nop
 800f71c:	370c      	adds	r7, #12
 800f71e:	46bd      	mov	sp, r7
 800f720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f724:	4770      	bx	lr

0800f726 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f726:	b480      	push	{r7}
 800f728:	b085      	sub	sp, #20
 800f72a:	af00      	add	r7, sp, #0
 800f72c:	6078      	str	r0, [r7, #4]
 800f72e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	685b      	ldr	r3, [r3, #4]
 800f734:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f736:	683b      	ldr	r3, [r7, #0]
 800f738:	68fa      	ldr	r2, [r7, #12]
 800f73a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f73c:	68fb      	ldr	r3, [r7, #12]
 800f73e:	689a      	ldr	r2, [r3, #8]
 800f740:	683b      	ldr	r3, [r7, #0]
 800f742:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f744:	68fb      	ldr	r3, [r7, #12]
 800f746:	689b      	ldr	r3, [r3, #8]
 800f748:	683a      	ldr	r2, [r7, #0]
 800f74a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	683a      	ldr	r2, [r7, #0]
 800f750:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f752:	683b      	ldr	r3, [r7, #0]
 800f754:	687a      	ldr	r2, [r7, #4]
 800f756:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	681b      	ldr	r3, [r3, #0]
 800f75c:	1c5a      	adds	r2, r3, #1
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	601a      	str	r2, [r3, #0]
}
 800f762:	bf00      	nop
 800f764:	3714      	adds	r7, #20
 800f766:	46bd      	mov	sp, r7
 800f768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f76c:	4770      	bx	lr

0800f76e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f76e:	b480      	push	{r7}
 800f770:	b085      	sub	sp, #20
 800f772:	af00      	add	r7, sp, #0
 800f774:	6078      	str	r0, [r7, #4]
 800f776:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f778:	683b      	ldr	r3, [r7, #0]
 800f77a:	681b      	ldr	r3, [r3, #0]
 800f77c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f77e:	68bb      	ldr	r3, [r7, #8]
 800f780:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f784:	d103      	bne.n	800f78e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	691b      	ldr	r3, [r3, #16]
 800f78a:	60fb      	str	r3, [r7, #12]
 800f78c:	e00c      	b.n	800f7a8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	3308      	adds	r3, #8
 800f792:	60fb      	str	r3, [r7, #12]
 800f794:	e002      	b.n	800f79c <vListInsert+0x2e>
 800f796:	68fb      	ldr	r3, [r7, #12]
 800f798:	685b      	ldr	r3, [r3, #4]
 800f79a:	60fb      	str	r3, [r7, #12]
 800f79c:	68fb      	ldr	r3, [r7, #12]
 800f79e:	685b      	ldr	r3, [r3, #4]
 800f7a0:	681b      	ldr	r3, [r3, #0]
 800f7a2:	68ba      	ldr	r2, [r7, #8]
 800f7a4:	429a      	cmp	r2, r3
 800f7a6:	d2f6      	bcs.n	800f796 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f7a8:	68fb      	ldr	r3, [r7, #12]
 800f7aa:	685a      	ldr	r2, [r3, #4]
 800f7ac:	683b      	ldr	r3, [r7, #0]
 800f7ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f7b0:	683b      	ldr	r3, [r7, #0]
 800f7b2:	685b      	ldr	r3, [r3, #4]
 800f7b4:	683a      	ldr	r2, [r7, #0]
 800f7b6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f7b8:	683b      	ldr	r3, [r7, #0]
 800f7ba:	68fa      	ldr	r2, [r7, #12]
 800f7bc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f7be:	68fb      	ldr	r3, [r7, #12]
 800f7c0:	683a      	ldr	r2, [r7, #0]
 800f7c2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f7c4:	683b      	ldr	r3, [r7, #0]
 800f7c6:	687a      	ldr	r2, [r7, #4]
 800f7c8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	681b      	ldr	r3, [r3, #0]
 800f7ce:	1c5a      	adds	r2, r3, #1
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	601a      	str	r2, [r3, #0]
}
 800f7d4:	bf00      	nop
 800f7d6:	3714      	adds	r7, #20
 800f7d8:	46bd      	mov	sp, r7
 800f7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7de:	4770      	bx	lr

0800f7e0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f7e0:	b480      	push	{r7}
 800f7e2:	b085      	sub	sp, #20
 800f7e4:	af00      	add	r7, sp, #0
 800f7e6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	691b      	ldr	r3, [r3, #16]
 800f7ec:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	685b      	ldr	r3, [r3, #4]
 800f7f2:	687a      	ldr	r2, [r7, #4]
 800f7f4:	6892      	ldr	r2, [r2, #8]
 800f7f6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	689b      	ldr	r3, [r3, #8]
 800f7fc:	687a      	ldr	r2, [r7, #4]
 800f7fe:	6852      	ldr	r2, [r2, #4]
 800f800:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f802:	68fb      	ldr	r3, [r7, #12]
 800f804:	685b      	ldr	r3, [r3, #4]
 800f806:	687a      	ldr	r2, [r7, #4]
 800f808:	429a      	cmp	r2, r3
 800f80a:	d103      	bne.n	800f814 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	689a      	ldr	r2, [r3, #8]
 800f810:	68fb      	ldr	r3, [r7, #12]
 800f812:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	2200      	movs	r2, #0
 800f818:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f81a:	68fb      	ldr	r3, [r7, #12]
 800f81c:	681b      	ldr	r3, [r3, #0]
 800f81e:	1e5a      	subs	r2, r3, #1
 800f820:	68fb      	ldr	r3, [r7, #12]
 800f822:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f824:	68fb      	ldr	r3, [r7, #12]
 800f826:	681b      	ldr	r3, [r3, #0]
}
 800f828:	4618      	mov	r0, r3
 800f82a:	3714      	adds	r7, #20
 800f82c:	46bd      	mov	sp, r7
 800f82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f832:	4770      	bx	lr

0800f834 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f834:	b580      	push	{r7, lr}
 800f836:	b084      	sub	sp, #16
 800f838:	af00      	add	r7, sp, #0
 800f83a:	6078      	str	r0, [r7, #4]
 800f83c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f842:	68fb      	ldr	r3, [r7, #12]
 800f844:	2b00      	cmp	r3, #0
 800f846:	d10b      	bne.n	800f860 <xQueueGenericReset+0x2c>
	__asm volatile
 800f848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f84c:	f383 8811 	msr	BASEPRI, r3
 800f850:	f3bf 8f6f 	isb	sy
 800f854:	f3bf 8f4f 	dsb	sy
 800f858:	60bb      	str	r3, [r7, #8]
}
 800f85a:	bf00      	nop
 800f85c:	bf00      	nop
 800f85e:	e7fd      	b.n	800f85c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800f860:	f002 f924 	bl	8011aac <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f864:	68fb      	ldr	r3, [r7, #12]
 800f866:	681a      	ldr	r2, [r3, #0]
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f86c:	68f9      	ldr	r1, [r7, #12]
 800f86e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f870:	fb01 f303 	mul.w	r3, r1, r3
 800f874:	441a      	add	r2, r3
 800f876:	68fb      	ldr	r3, [r7, #12]
 800f878:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f87a:	68fb      	ldr	r3, [r7, #12]
 800f87c:	2200      	movs	r2, #0
 800f87e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f880:	68fb      	ldr	r3, [r7, #12]
 800f882:	681a      	ldr	r2, [r3, #0]
 800f884:	68fb      	ldr	r3, [r7, #12]
 800f886:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f888:	68fb      	ldr	r3, [r7, #12]
 800f88a:	681a      	ldr	r2, [r3, #0]
 800f88c:	68fb      	ldr	r3, [r7, #12]
 800f88e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f890:	3b01      	subs	r3, #1
 800f892:	68f9      	ldr	r1, [r7, #12]
 800f894:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f896:	fb01 f303 	mul.w	r3, r1, r3
 800f89a:	441a      	add	r2, r3
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f8a0:	68fb      	ldr	r3, [r7, #12]
 800f8a2:	22ff      	movs	r2, #255	@ 0xff
 800f8a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f8a8:	68fb      	ldr	r3, [r7, #12]
 800f8aa:	22ff      	movs	r2, #255	@ 0xff
 800f8ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800f8b0:	683b      	ldr	r3, [r7, #0]
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	d114      	bne.n	800f8e0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f8b6:	68fb      	ldr	r3, [r7, #12]
 800f8b8:	691b      	ldr	r3, [r3, #16]
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	d01a      	beq.n	800f8f4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f8be:	68fb      	ldr	r3, [r7, #12]
 800f8c0:	3310      	adds	r3, #16
 800f8c2:	4618      	mov	r0, r3
 800f8c4:	f001 f9b0 	bl	8010c28 <xTaskRemoveFromEventList>
 800f8c8:	4603      	mov	r3, r0
 800f8ca:	2b00      	cmp	r3, #0
 800f8cc:	d012      	beq.n	800f8f4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f8ce:	4b0d      	ldr	r3, [pc, #52]	@ (800f904 <xQueueGenericReset+0xd0>)
 800f8d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f8d4:	601a      	str	r2, [r3, #0]
 800f8d6:	f3bf 8f4f 	dsb	sy
 800f8da:	f3bf 8f6f 	isb	sy
 800f8de:	e009      	b.n	800f8f4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f8e0:	68fb      	ldr	r3, [r7, #12]
 800f8e2:	3310      	adds	r3, #16
 800f8e4:	4618      	mov	r0, r3
 800f8e6:	f7ff fef1 	bl	800f6cc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f8ea:	68fb      	ldr	r3, [r7, #12]
 800f8ec:	3324      	adds	r3, #36	@ 0x24
 800f8ee:	4618      	mov	r0, r3
 800f8f0:	f7ff feec 	bl	800f6cc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f8f4:	f002 f90c 	bl	8011b10 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f8f8:	2301      	movs	r3, #1
}
 800f8fa:	4618      	mov	r0, r3
 800f8fc:	3710      	adds	r7, #16
 800f8fe:	46bd      	mov	sp, r7
 800f900:	bd80      	pop	{r7, pc}
 800f902:	bf00      	nop
 800f904:	e000ed04 	.word	0xe000ed04

0800f908 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f908:	b580      	push	{r7, lr}
 800f90a:	b08e      	sub	sp, #56	@ 0x38
 800f90c:	af02      	add	r7, sp, #8
 800f90e:	60f8      	str	r0, [r7, #12]
 800f910:	60b9      	str	r1, [r7, #8]
 800f912:	607a      	str	r2, [r7, #4]
 800f914:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f916:	68fb      	ldr	r3, [r7, #12]
 800f918:	2b00      	cmp	r3, #0
 800f91a:	d10b      	bne.n	800f934 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800f91c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f920:	f383 8811 	msr	BASEPRI, r3
 800f924:	f3bf 8f6f 	isb	sy
 800f928:	f3bf 8f4f 	dsb	sy
 800f92c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f92e:	bf00      	nop
 800f930:	bf00      	nop
 800f932:	e7fd      	b.n	800f930 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f934:	683b      	ldr	r3, [r7, #0]
 800f936:	2b00      	cmp	r3, #0
 800f938:	d10b      	bne.n	800f952 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800f93a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f93e:	f383 8811 	msr	BASEPRI, r3
 800f942:	f3bf 8f6f 	isb	sy
 800f946:	f3bf 8f4f 	dsb	sy
 800f94a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f94c:	bf00      	nop
 800f94e:	bf00      	nop
 800f950:	e7fd      	b.n	800f94e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	2b00      	cmp	r3, #0
 800f956:	d002      	beq.n	800f95e <xQueueGenericCreateStatic+0x56>
 800f958:	68bb      	ldr	r3, [r7, #8]
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	d001      	beq.n	800f962 <xQueueGenericCreateStatic+0x5a>
 800f95e:	2301      	movs	r3, #1
 800f960:	e000      	b.n	800f964 <xQueueGenericCreateStatic+0x5c>
 800f962:	2300      	movs	r3, #0
 800f964:	2b00      	cmp	r3, #0
 800f966:	d10b      	bne.n	800f980 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800f968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f96c:	f383 8811 	msr	BASEPRI, r3
 800f970:	f3bf 8f6f 	isb	sy
 800f974:	f3bf 8f4f 	dsb	sy
 800f978:	623b      	str	r3, [r7, #32]
}
 800f97a:	bf00      	nop
 800f97c:	bf00      	nop
 800f97e:	e7fd      	b.n	800f97c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	2b00      	cmp	r3, #0
 800f984:	d102      	bne.n	800f98c <xQueueGenericCreateStatic+0x84>
 800f986:	68bb      	ldr	r3, [r7, #8]
 800f988:	2b00      	cmp	r3, #0
 800f98a:	d101      	bne.n	800f990 <xQueueGenericCreateStatic+0x88>
 800f98c:	2301      	movs	r3, #1
 800f98e:	e000      	b.n	800f992 <xQueueGenericCreateStatic+0x8a>
 800f990:	2300      	movs	r3, #0
 800f992:	2b00      	cmp	r3, #0
 800f994:	d10b      	bne.n	800f9ae <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800f996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f99a:	f383 8811 	msr	BASEPRI, r3
 800f99e:	f3bf 8f6f 	isb	sy
 800f9a2:	f3bf 8f4f 	dsb	sy
 800f9a6:	61fb      	str	r3, [r7, #28]
}
 800f9a8:	bf00      	nop
 800f9aa:	bf00      	nop
 800f9ac:	e7fd      	b.n	800f9aa <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f9ae:	2350      	movs	r3, #80	@ 0x50
 800f9b0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f9b2:	697b      	ldr	r3, [r7, #20]
 800f9b4:	2b50      	cmp	r3, #80	@ 0x50
 800f9b6:	d00b      	beq.n	800f9d0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800f9b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9bc:	f383 8811 	msr	BASEPRI, r3
 800f9c0:	f3bf 8f6f 	isb	sy
 800f9c4:	f3bf 8f4f 	dsb	sy
 800f9c8:	61bb      	str	r3, [r7, #24]
}
 800f9ca:	bf00      	nop
 800f9cc:	bf00      	nop
 800f9ce:	e7fd      	b.n	800f9cc <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f9d0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f9d2:	683b      	ldr	r3, [r7, #0]
 800f9d4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800f9d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9d8:	2b00      	cmp	r3, #0
 800f9da:	d00d      	beq.n	800f9f8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f9dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9de:	2201      	movs	r2, #1
 800f9e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f9e4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800f9e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9ea:	9300      	str	r3, [sp, #0]
 800f9ec:	4613      	mov	r3, r2
 800f9ee:	687a      	ldr	r2, [r7, #4]
 800f9f0:	68b9      	ldr	r1, [r7, #8]
 800f9f2:	68f8      	ldr	r0, [r7, #12]
 800f9f4:	f000 f805 	bl	800fa02 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f9f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800f9fa:	4618      	mov	r0, r3
 800f9fc:	3730      	adds	r7, #48	@ 0x30
 800f9fe:	46bd      	mov	sp, r7
 800fa00:	bd80      	pop	{r7, pc}

0800fa02 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800fa02:	b580      	push	{r7, lr}
 800fa04:	b084      	sub	sp, #16
 800fa06:	af00      	add	r7, sp, #0
 800fa08:	60f8      	str	r0, [r7, #12]
 800fa0a:	60b9      	str	r1, [r7, #8]
 800fa0c:	607a      	str	r2, [r7, #4]
 800fa0e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800fa10:	68bb      	ldr	r3, [r7, #8]
 800fa12:	2b00      	cmp	r3, #0
 800fa14:	d103      	bne.n	800fa1e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800fa16:	69bb      	ldr	r3, [r7, #24]
 800fa18:	69ba      	ldr	r2, [r7, #24]
 800fa1a:	601a      	str	r2, [r3, #0]
 800fa1c:	e002      	b.n	800fa24 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800fa1e:	69bb      	ldr	r3, [r7, #24]
 800fa20:	687a      	ldr	r2, [r7, #4]
 800fa22:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800fa24:	69bb      	ldr	r3, [r7, #24]
 800fa26:	68fa      	ldr	r2, [r7, #12]
 800fa28:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800fa2a:	69bb      	ldr	r3, [r7, #24]
 800fa2c:	68ba      	ldr	r2, [r7, #8]
 800fa2e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800fa30:	2101      	movs	r1, #1
 800fa32:	69b8      	ldr	r0, [r7, #24]
 800fa34:	f7ff fefe 	bl	800f834 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800fa38:	69bb      	ldr	r3, [r7, #24]
 800fa3a:	78fa      	ldrb	r2, [r7, #3]
 800fa3c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800fa40:	bf00      	nop
 800fa42:	3710      	adds	r7, #16
 800fa44:	46bd      	mov	sp, r7
 800fa46:	bd80      	pop	{r7, pc}

0800fa48 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800fa48:	b580      	push	{r7, lr}
 800fa4a:	b08e      	sub	sp, #56	@ 0x38
 800fa4c:	af00      	add	r7, sp, #0
 800fa4e:	60f8      	str	r0, [r7, #12]
 800fa50:	60b9      	str	r1, [r7, #8]
 800fa52:	607a      	str	r2, [r7, #4]
 800fa54:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800fa56:	2300      	movs	r3, #0
 800fa58:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fa5a:	68fb      	ldr	r3, [r7, #12]
 800fa5c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800fa5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	d10b      	bne.n	800fa7c <xQueueGenericSend+0x34>
	__asm volatile
 800fa64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa68:	f383 8811 	msr	BASEPRI, r3
 800fa6c:	f3bf 8f6f 	isb	sy
 800fa70:	f3bf 8f4f 	dsb	sy
 800fa74:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800fa76:	bf00      	nop
 800fa78:	bf00      	nop
 800fa7a:	e7fd      	b.n	800fa78 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fa7c:	68bb      	ldr	r3, [r7, #8]
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	d103      	bne.n	800fa8a <xQueueGenericSend+0x42>
 800fa82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d101      	bne.n	800fa8e <xQueueGenericSend+0x46>
 800fa8a:	2301      	movs	r3, #1
 800fa8c:	e000      	b.n	800fa90 <xQueueGenericSend+0x48>
 800fa8e:	2300      	movs	r3, #0
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	d10b      	bne.n	800faac <xQueueGenericSend+0x64>
	__asm volatile
 800fa94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa98:	f383 8811 	msr	BASEPRI, r3
 800fa9c:	f3bf 8f6f 	isb	sy
 800faa0:	f3bf 8f4f 	dsb	sy
 800faa4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800faa6:	bf00      	nop
 800faa8:	bf00      	nop
 800faaa:	e7fd      	b.n	800faa8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800faac:	683b      	ldr	r3, [r7, #0]
 800faae:	2b02      	cmp	r3, #2
 800fab0:	d103      	bne.n	800faba <xQueueGenericSend+0x72>
 800fab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fab4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fab6:	2b01      	cmp	r3, #1
 800fab8:	d101      	bne.n	800fabe <xQueueGenericSend+0x76>
 800faba:	2301      	movs	r3, #1
 800fabc:	e000      	b.n	800fac0 <xQueueGenericSend+0x78>
 800fabe:	2300      	movs	r3, #0
 800fac0:	2b00      	cmp	r3, #0
 800fac2:	d10b      	bne.n	800fadc <xQueueGenericSend+0x94>
	__asm volatile
 800fac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fac8:	f383 8811 	msr	BASEPRI, r3
 800facc:	f3bf 8f6f 	isb	sy
 800fad0:	f3bf 8f4f 	dsb	sy
 800fad4:	623b      	str	r3, [r7, #32]
}
 800fad6:	bf00      	nop
 800fad8:	bf00      	nop
 800fada:	e7fd      	b.n	800fad8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fadc:	f001 fa6a 	bl	8010fb4 <xTaskGetSchedulerState>
 800fae0:	4603      	mov	r3, r0
 800fae2:	2b00      	cmp	r3, #0
 800fae4:	d102      	bne.n	800faec <xQueueGenericSend+0xa4>
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	2b00      	cmp	r3, #0
 800faea:	d101      	bne.n	800faf0 <xQueueGenericSend+0xa8>
 800faec:	2301      	movs	r3, #1
 800faee:	e000      	b.n	800faf2 <xQueueGenericSend+0xaa>
 800faf0:	2300      	movs	r3, #0
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	d10b      	bne.n	800fb0e <xQueueGenericSend+0xc6>
	__asm volatile
 800faf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fafa:	f383 8811 	msr	BASEPRI, r3
 800fafe:	f3bf 8f6f 	isb	sy
 800fb02:	f3bf 8f4f 	dsb	sy
 800fb06:	61fb      	str	r3, [r7, #28]
}
 800fb08:	bf00      	nop
 800fb0a:	bf00      	nop
 800fb0c:	e7fd      	b.n	800fb0a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fb0e:	f001 ffcd 	bl	8011aac <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fb12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fb16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb1a:	429a      	cmp	r2, r3
 800fb1c:	d302      	bcc.n	800fb24 <xQueueGenericSend+0xdc>
 800fb1e:	683b      	ldr	r3, [r7, #0]
 800fb20:	2b02      	cmp	r3, #2
 800fb22:	d129      	bne.n	800fb78 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800fb24:	683a      	ldr	r2, [r7, #0]
 800fb26:	68b9      	ldr	r1, [r7, #8]
 800fb28:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fb2a:	f000 fa0f 	bl	800ff4c <prvCopyDataToQueue>
 800fb2e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fb30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	d010      	beq.n	800fb5a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fb38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb3a:	3324      	adds	r3, #36	@ 0x24
 800fb3c:	4618      	mov	r0, r3
 800fb3e:	f001 f873 	bl	8010c28 <xTaskRemoveFromEventList>
 800fb42:	4603      	mov	r3, r0
 800fb44:	2b00      	cmp	r3, #0
 800fb46:	d013      	beq.n	800fb70 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800fb48:	4b3f      	ldr	r3, [pc, #252]	@ (800fc48 <xQueueGenericSend+0x200>)
 800fb4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fb4e:	601a      	str	r2, [r3, #0]
 800fb50:	f3bf 8f4f 	dsb	sy
 800fb54:	f3bf 8f6f 	isb	sy
 800fb58:	e00a      	b.n	800fb70 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800fb5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d007      	beq.n	800fb70 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800fb60:	4b39      	ldr	r3, [pc, #228]	@ (800fc48 <xQueueGenericSend+0x200>)
 800fb62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fb66:	601a      	str	r2, [r3, #0]
 800fb68:	f3bf 8f4f 	dsb	sy
 800fb6c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800fb70:	f001 ffce 	bl	8011b10 <vPortExitCritical>
				return pdPASS;
 800fb74:	2301      	movs	r3, #1
 800fb76:	e063      	b.n	800fc40 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	d103      	bne.n	800fb86 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800fb7e:	f001 ffc7 	bl	8011b10 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800fb82:	2300      	movs	r3, #0
 800fb84:	e05c      	b.n	800fc40 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fb86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb88:	2b00      	cmp	r3, #0
 800fb8a:	d106      	bne.n	800fb9a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fb8c:	f107 0314 	add.w	r3, r7, #20
 800fb90:	4618      	mov	r0, r3
 800fb92:	f001 f8ad 	bl	8010cf0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fb96:	2301      	movs	r3, #1
 800fb98:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fb9a:	f001 ffb9 	bl	8011b10 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fb9e:	f000 fdf1 	bl	8010784 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fba2:	f001 ff83 	bl	8011aac <vPortEnterCritical>
 800fba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fba8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fbac:	b25b      	sxtb	r3, r3
 800fbae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fbb2:	d103      	bne.n	800fbbc <xQueueGenericSend+0x174>
 800fbb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fbb6:	2200      	movs	r2, #0
 800fbb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fbbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fbbe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fbc2:	b25b      	sxtb	r3, r3
 800fbc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fbc8:	d103      	bne.n	800fbd2 <xQueueGenericSend+0x18a>
 800fbca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fbcc:	2200      	movs	r2, #0
 800fbce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fbd2:	f001 ff9d 	bl	8011b10 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fbd6:	1d3a      	adds	r2, r7, #4
 800fbd8:	f107 0314 	add.w	r3, r7, #20
 800fbdc:	4611      	mov	r1, r2
 800fbde:	4618      	mov	r0, r3
 800fbe0:	f001 f89c 	bl	8010d1c <xTaskCheckForTimeOut>
 800fbe4:	4603      	mov	r3, r0
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	d124      	bne.n	800fc34 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800fbea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fbec:	f000 faa6 	bl	801013c <prvIsQueueFull>
 800fbf0:	4603      	mov	r3, r0
 800fbf2:	2b00      	cmp	r3, #0
 800fbf4:	d018      	beq.n	800fc28 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800fbf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fbf8:	3310      	adds	r3, #16
 800fbfa:	687a      	ldr	r2, [r7, #4]
 800fbfc:	4611      	mov	r1, r2
 800fbfe:	4618      	mov	r0, r3
 800fc00:	f000 ffc0 	bl	8010b84 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800fc04:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fc06:	f000 fa31 	bl	801006c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800fc0a:	f000 fdc9 	bl	80107a0 <xTaskResumeAll>
 800fc0e:	4603      	mov	r3, r0
 800fc10:	2b00      	cmp	r3, #0
 800fc12:	f47f af7c 	bne.w	800fb0e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800fc16:	4b0c      	ldr	r3, [pc, #48]	@ (800fc48 <xQueueGenericSend+0x200>)
 800fc18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fc1c:	601a      	str	r2, [r3, #0]
 800fc1e:	f3bf 8f4f 	dsb	sy
 800fc22:	f3bf 8f6f 	isb	sy
 800fc26:	e772      	b.n	800fb0e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800fc28:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fc2a:	f000 fa1f 	bl	801006c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fc2e:	f000 fdb7 	bl	80107a0 <xTaskResumeAll>
 800fc32:	e76c      	b.n	800fb0e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800fc34:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fc36:	f000 fa19 	bl	801006c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fc3a:	f000 fdb1 	bl	80107a0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800fc3e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800fc40:	4618      	mov	r0, r3
 800fc42:	3738      	adds	r7, #56	@ 0x38
 800fc44:	46bd      	mov	sp, r7
 800fc46:	bd80      	pop	{r7, pc}
 800fc48:	e000ed04 	.word	0xe000ed04

0800fc4c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800fc4c:	b580      	push	{r7, lr}
 800fc4e:	b090      	sub	sp, #64	@ 0x40
 800fc50:	af00      	add	r7, sp, #0
 800fc52:	60f8      	str	r0, [r7, #12]
 800fc54:	60b9      	str	r1, [r7, #8]
 800fc56:	607a      	str	r2, [r7, #4]
 800fc58:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800fc5a:	68fb      	ldr	r3, [r7, #12]
 800fc5c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800fc5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc60:	2b00      	cmp	r3, #0
 800fc62:	d10b      	bne.n	800fc7c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800fc64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc68:	f383 8811 	msr	BASEPRI, r3
 800fc6c:	f3bf 8f6f 	isb	sy
 800fc70:	f3bf 8f4f 	dsb	sy
 800fc74:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800fc76:	bf00      	nop
 800fc78:	bf00      	nop
 800fc7a:	e7fd      	b.n	800fc78 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fc7c:	68bb      	ldr	r3, [r7, #8]
 800fc7e:	2b00      	cmp	r3, #0
 800fc80:	d103      	bne.n	800fc8a <xQueueGenericSendFromISR+0x3e>
 800fc82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fc86:	2b00      	cmp	r3, #0
 800fc88:	d101      	bne.n	800fc8e <xQueueGenericSendFromISR+0x42>
 800fc8a:	2301      	movs	r3, #1
 800fc8c:	e000      	b.n	800fc90 <xQueueGenericSendFromISR+0x44>
 800fc8e:	2300      	movs	r3, #0
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	d10b      	bne.n	800fcac <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800fc94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc98:	f383 8811 	msr	BASEPRI, r3
 800fc9c:	f3bf 8f6f 	isb	sy
 800fca0:	f3bf 8f4f 	dsb	sy
 800fca4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800fca6:	bf00      	nop
 800fca8:	bf00      	nop
 800fcaa:	e7fd      	b.n	800fca8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fcac:	683b      	ldr	r3, [r7, #0]
 800fcae:	2b02      	cmp	r3, #2
 800fcb0:	d103      	bne.n	800fcba <xQueueGenericSendFromISR+0x6e>
 800fcb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fcb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fcb6:	2b01      	cmp	r3, #1
 800fcb8:	d101      	bne.n	800fcbe <xQueueGenericSendFromISR+0x72>
 800fcba:	2301      	movs	r3, #1
 800fcbc:	e000      	b.n	800fcc0 <xQueueGenericSendFromISR+0x74>
 800fcbe:	2300      	movs	r3, #0
 800fcc0:	2b00      	cmp	r3, #0
 800fcc2:	d10b      	bne.n	800fcdc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800fcc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fcc8:	f383 8811 	msr	BASEPRI, r3
 800fccc:	f3bf 8f6f 	isb	sy
 800fcd0:	f3bf 8f4f 	dsb	sy
 800fcd4:	623b      	str	r3, [r7, #32]
}
 800fcd6:	bf00      	nop
 800fcd8:	bf00      	nop
 800fcda:	e7fd      	b.n	800fcd8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fcdc:	f001 ffcc 	bl	8011c78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800fce0:	f3ef 8211 	mrs	r2, BASEPRI
 800fce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fce8:	f383 8811 	msr	BASEPRI, r3
 800fcec:	f3bf 8f6f 	isb	sy
 800fcf0:	f3bf 8f4f 	dsb	sy
 800fcf4:	61fa      	str	r2, [r7, #28]
 800fcf6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800fcf8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fcfa:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fcfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fcfe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fd00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fd04:	429a      	cmp	r2, r3
 800fd06:	d302      	bcc.n	800fd0e <xQueueGenericSendFromISR+0xc2>
 800fd08:	683b      	ldr	r3, [r7, #0]
 800fd0a:	2b02      	cmp	r3, #2
 800fd0c:	d12f      	bne.n	800fd6e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800fd0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd10:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fd14:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fd18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800fd1e:	683a      	ldr	r2, [r7, #0]
 800fd20:	68b9      	ldr	r1, [r7, #8]
 800fd22:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800fd24:	f000 f912 	bl	800ff4c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800fd28:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800fd2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd30:	d112      	bne.n	800fd58 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fd32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd36:	2b00      	cmp	r3, #0
 800fd38:	d016      	beq.n	800fd68 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fd3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd3c:	3324      	adds	r3, #36	@ 0x24
 800fd3e:	4618      	mov	r0, r3
 800fd40:	f000 ff72 	bl	8010c28 <xTaskRemoveFromEventList>
 800fd44:	4603      	mov	r3, r0
 800fd46:	2b00      	cmp	r3, #0
 800fd48:	d00e      	beq.n	800fd68 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	2b00      	cmp	r3, #0
 800fd4e:	d00b      	beq.n	800fd68 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	2201      	movs	r2, #1
 800fd54:	601a      	str	r2, [r3, #0]
 800fd56:	e007      	b.n	800fd68 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800fd58:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800fd5c:	3301      	adds	r3, #1
 800fd5e:	b2db      	uxtb	r3, r3
 800fd60:	b25a      	sxtb	r2, r3
 800fd62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800fd68:	2301      	movs	r3, #1
 800fd6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800fd6c:	e001      	b.n	800fd72 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800fd6e:	2300      	movs	r3, #0
 800fd70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fd72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd74:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800fd76:	697b      	ldr	r3, [r7, #20]
 800fd78:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800fd7c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800fd7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800fd80:	4618      	mov	r0, r3
 800fd82:	3740      	adds	r7, #64	@ 0x40
 800fd84:	46bd      	mov	sp, r7
 800fd86:	bd80      	pop	{r7, pc}

0800fd88 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800fd88:	b580      	push	{r7, lr}
 800fd8a:	b08c      	sub	sp, #48	@ 0x30
 800fd8c:	af00      	add	r7, sp, #0
 800fd8e:	60f8      	str	r0, [r7, #12]
 800fd90:	60b9      	str	r1, [r7, #8]
 800fd92:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800fd94:	2300      	movs	r3, #0
 800fd96:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fd98:	68fb      	ldr	r3, [r7, #12]
 800fd9a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800fd9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd9e:	2b00      	cmp	r3, #0
 800fda0:	d10b      	bne.n	800fdba <xQueueReceive+0x32>
	__asm volatile
 800fda2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fda6:	f383 8811 	msr	BASEPRI, r3
 800fdaa:	f3bf 8f6f 	isb	sy
 800fdae:	f3bf 8f4f 	dsb	sy
 800fdb2:	623b      	str	r3, [r7, #32]
}
 800fdb4:	bf00      	nop
 800fdb6:	bf00      	nop
 800fdb8:	e7fd      	b.n	800fdb6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fdba:	68bb      	ldr	r3, [r7, #8]
 800fdbc:	2b00      	cmp	r3, #0
 800fdbe:	d103      	bne.n	800fdc8 <xQueueReceive+0x40>
 800fdc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fdc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fdc4:	2b00      	cmp	r3, #0
 800fdc6:	d101      	bne.n	800fdcc <xQueueReceive+0x44>
 800fdc8:	2301      	movs	r3, #1
 800fdca:	e000      	b.n	800fdce <xQueueReceive+0x46>
 800fdcc:	2300      	movs	r3, #0
 800fdce:	2b00      	cmp	r3, #0
 800fdd0:	d10b      	bne.n	800fdea <xQueueReceive+0x62>
	__asm volatile
 800fdd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdd6:	f383 8811 	msr	BASEPRI, r3
 800fdda:	f3bf 8f6f 	isb	sy
 800fdde:	f3bf 8f4f 	dsb	sy
 800fde2:	61fb      	str	r3, [r7, #28]
}
 800fde4:	bf00      	nop
 800fde6:	bf00      	nop
 800fde8:	e7fd      	b.n	800fde6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fdea:	f001 f8e3 	bl	8010fb4 <xTaskGetSchedulerState>
 800fdee:	4603      	mov	r3, r0
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	d102      	bne.n	800fdfa <xQueueReceive+0x72>
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	2b00      	cmp	r3, #0
 800fdf8:	d101      	bne.n	800fdfe <xQueueReceive+0x76>
 800fdfa:	2301      	movs	r3, #1
 800fdfc:	e000      	b.n	800fe00 <xQueueReceive+0x78>
 800fdfe:	2300      	movs	r3, #0
 800fe00:	2b00      	cmp	r3, #0
 800fe02:	d10b      	bne.n	800fe1c <xQueueReceive+0x94>
	__asm volatile
 800fe04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe08:	f383 8811 	msr	BASEPRI, r3
 800fe0c:	f3bf 8f6f 	isb	sy
 800fe10:	f3bf 8f4f 	dsb	sy
 800fe14:	61bb      	str	r3, [r7, #24]
}
 800fe16:	bf00      	nop
 800fe18:	bf00      	nop
 800fe1a:	e7fd      	b.n	800fe18 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fe1c:	f001 fe46 	bl	8011aac <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fe20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe24:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fe26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe28:	2b00      	cmp	r3, #0
 800fe2a:	d01f      	beq.n	800fe6c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800fe2c:	68b9      	ldr	r1, [r7, #8]
 800fe2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fe30:	f000 f8f6 	bl	8010020 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800fe34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe36:	1e5a      	subs	r2, r3, #1
 800fe38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe3a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fe3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe3e:	691b      	ldr	r3, [r3, #16]
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	d00f      	beq.n	800fe64 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fe44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe46:	3310      	adds	r3, #16
 800fe48:	4618      	mov	r0, r3
 800fe4a:	f000 feed 	bl	8010c28 <xTaskRemoveFromEventList>
 800fe4e:	4603      	mov	r3, r0
 800fe50:	2b00      	cmp	r3, #0
 800fe52:	d007      	beq.n	800fe64 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800fe54:	4b3c      	ldr	r3, [pc, #240]	@ (800ff48 <xQueueReceive+0x1c0>)
 800fe56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fe5a:	601a      	str	r2, [r3, #0]
 800fe5c:	f3bf 8f4f 	dsb	sy
 800fe60:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800fe64:	f001 fe54 	bl	8011b10 <vPortExitCritical>
				return pdPASS;
 800fe68:	2301      	movs	r3, #1
 800fe6a:	e069      	b.n	800ff40 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	2b00      	cmp	r3, #0
 800fe70:	d103      	bne.n	800fe7a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800fe72:	f001 fe4d 	bl	8011b10 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800fe76:	2300      	movs	r3, #0
 800fe78:	e062      	b.n	800ff40 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fe7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d106      	bne.n	800fe8e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fe80:	f107 0310 	add.w	r3, r7, #16
 800fe84:	4618      	mov	r0, r3
 800fe86:	f000 ff33 	bl	8010cf0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fe8a:	2301      	movs	r3, #1
 800fe8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fe8e:	f001 fe3f 	bl	8011b10 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fe92:	f000 fc77 	bl	8010784 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fe96:	f001 fe09 	bl	8011aac <vPortEnterCritical>
 800fe9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe9c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fea0:	b25b      	sxtb	r3, r3
 800fea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fea6:	d103      	bne.n	800feb0 <xQueueReceive+0x128>
 800fea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800feaa:	2200      	movs	r2, #0
 800feac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800feb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800feb2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800feb6:	b25b      	sxtb	r3, r3
 800feb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800febc:	d103      	bne.n	800fec6 <xQueueReceive+0x13e>
 800febe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fec0:	2200      	movs	r2, #0
 800fec2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fec6:	f001 fe23 	bl	8011b10 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800feca:	1d3a      	adds	r2, r7, #4
 800fecc:	f107 0310 	add.w	r3, r7, #16
 800fed0:	4611      	mov	r1, r2
 800fed2:	4618      	mov	r0, r3
 800fed4:	f000 ff22 	bl	8010d1c <xTaskCheckForTimeOut>
 800fed8:	4603      	mov	r3, r0
 800feda:	2b00      	cmp	r3, #0
 800fedc:	d123      	bne.n	800ff26 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fede:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fee0:	f000 f916 	bl	8010110 <prvIsQueueEmpty>
 800fee4:	4603      	mov	r3, r0
 800fee6:	2b00      	cmp	r3, #0
 800fee8:	d017      	beq.n	800ff1a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800feea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800feec:	3324      	adds	r3, #36	@ 0x24
 800feee:	687a      	ldr	r2, [r7, #4]
 800fef0:	4611      	mov	r1, r2
 800fef2:	4618      	mov	r0, r3
 800fef4:	f000 fe46 	bl	8010b84 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800fef8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fefa:	f000 f8b7 	bl	801006c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800fefe:	f000 fc4f 	bl	80107a0 <xTaskResumeAll>
 800ff02:	4603      	mov	r3, r0
 800ff04:	2b00      	cmp	r3, #0
 800ff06:	d189      	bne.n	800fe1c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800ff08:	4b0f      	ldr	r3, [pc, #60]	@ (800ff48 <xQueueReceive+0x1c0>)
 800ff0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ff0e:	601a      	str	r2, [r3, #0]
 800ff10:	f3bf 8f4f 	dsb	sy
 800ff14:	f3bf 8f6f 	isb	sy
 800ff18:	e780      	b.n	800fe1c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ff1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ff1c:	f000 f8a6 	bl	801006c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ff20:	f000 fc3e 	bl	80107a0 <xTaskResumeAll>
 800ff24:	e77a      	b.n	800fe1c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ff26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ff28:	f000 f8a0 	bl	801006c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ff2c:	f000 fc38 	bl	80107a0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ff30:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ff32:	f000 f8ed 	bl	8010110 <prvIsQueueEmpty>
 800ff36:	4603      	mov	r3, r0
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	f43f af6f 	beq.w	800fe1c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ff3e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ff40:	4618      	mov	r0, r3
 800ff42:	3730      	adds	r7, #48	@ 0x30
 800ff44:	46bd      	mov	sp, r7
 800ff46:	bd80      	pop	{r7, pc}
 800ff48:	e000ed04 	.word	0xe000ed04

0800ff4c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ff4c:	b580      	push	{r7, lr}
 800ff4e:	b086      	sub	sp, #24
 800ff50:	af00      	add	r7, sp, #0
 800ff52:	60f8      	str	r0, [r7, #12]
 800ff54:	60b9      	str	r1, [r7, #8]
 800ff56:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ff58:	2300      	movs	r3, #0
 800ff5a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ff5c:	68fb      	ldr	r3, [r7, #12]
 800ff5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff60:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ff62:	68fb      	ldr	r3, [r7, #12]
 800ff64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ff66:	2b00      	cmp	r3, #0
 800ff68:	d10d      	bne.n	800ff86 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ff6a:	68fb      	ldr	r3, [r7, #12]
 800ff6c:	681b      	ldr	r3, [r3, #0]
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	d14d      	bne.n	801000e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ff72:	68fb      	ldr	r3, [r7, #12]
 800ff74:	689b      	ldr	r3, [r3, #8]
 800ff76:	4618      	mov	r0, r3
 800ff78:	f001 f83a 	bl	8010ff0 <xTaskPriorityDisinherit>
 800ff7c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ff7e:	68fb      	ldr	r3, [r7, #12]
 800ff80:	2200      	movs	r2, #0
 800ff82:	609a      	str	r2, [r3, #8]
 800ff84:	e043      	b.n	801000e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	2b00      	cmp	r3, #0
 800ff8a:	d119      	bne.n	800ffc0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ff8c:	68fb      	ldr	r3, [r7, #12]
 800ff8e:	6858      	ldr	r0, [r3, #4]
 800ff90:	68fb      	ldr	r3, [r7, #12]
 800ff92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ff94:	461a      	mov	r2, r3
 800ff96:	68b9      	ldr	r1, [r7, #8]
 800ff98:	f002 fed7 	bl	8012d4a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ff9c:	68fb      	ldr	r3, [r7, #12]
 800ff9e:	685a      	ldr	r2, [r3, #4]
 800ffa0:	68fb      	ldr	r3, [r7, #12]
 800ffa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ffa4:	441a      	add	r2, r3
 800ffa6:	68fb      	ldr	r3, [r7, #12]
 800ffa8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ffaa:	68fb      	ldr	r3, [r7, #12]
 800ffac:	685a      	ldr	r2, [r3, #4]
 800ffae:	68fb      	ldr	r3, [r7, #12]
 800ffb0:	689b      	ldr	r3, [r3, #8]
 800ffb2:	429a      	cmp	r2, r3
 800ffb4:	d32b      	bcc.n	801000e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ffb6:	68fb      	ldr	r3, [r7, #12]
 800ffb8:	681a      	ldr	r2, [r3, #0]
 800ffba:	68fb      	ldr	r3, [r7, #12]
 800ffbc:	605a      	str	r2, [r3, #4]
 800ffbe:	e026      	b.n	801000e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ffc0:	68fb      	ldr	r3, [r7, #12]
 800ffc2:	68d8      	ldr	r0, [r3, #12]
 800ffc4:	68fb      	ldr	r3, [r7, #12]
 800ffc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ffc8:	461a      	mov	r2, r3
 800ffca:	68b9      	ldr	r1, [r7, #8]
 800ffcc:	f002 febd 	bl	8012d4a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ffd0:	68fb      	ldr	r3, [r7, #12]
 800ffd2:	68da      	ldr	r2, [r3, #12]
 800ffd4:	68fb      	ldr	r3, [r7, #12]
 800ffd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ffd8:	425b      	negs	r3, r3
 800ffda:	441a      	add	r2, r3
 800ffdc:	68fb      	ldr	r3, [r7, #12]
 800ffde:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ffe0:	68fb      	ldr	r3, [r7, #12]
 800ffe2:	68da      	ldr	r2, [r3, #12]
 800ffe4:	68fb      	ldr	r3, [r7, #12]
 800ffe6:	681b      	ldr	r3, [r3, #0]
 800ffe8:	429a      	cmp	r2, r3
 800ffea:	d207      	bcs.n	800fffc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ffec:	68fb      	ldr	r3, [r7, #12]
 800ffee:	689a      	ldr	r2, [r3, #8]
 800fff0:	68fb      	ldr	r3, [r7, #12]
 800fff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fff4:	425b      	negs	r3, r3
 800fff6:	441a      	add	r2, r3
 800fff8:	68fb      	ldr	r3, [r7, #12]
 800fffa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	2b02      	cmp	r3, #2
 8010000:	d105      	bne.n	801000e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010002:	693b      	ldr	r3, [r7, #16]
 8010004:	2b00      	cmp	r3, #0
 8010006:	d002      	beq.n	801000e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8010008:	693b      	ldr	r3, [r7, #16]
 801000a:	3b01      	subs	r3, #1
 801000c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801000e:	693b      	ldr	r3, [r7, #16]
 8010010:	1c5a      	adds	r2, r3, #1
 8010012:	68fb      	ldr	r3, [r7, #12]
 8010014:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8010016:	697b      	ldr	r3, [r7, #20]
}
 8010018:	4618      	mov	r0, r3
 801001a:	3718      	adds	r7, #24
 801001c:	46bd      	mov	sp, r7
 801001e:	bd80      	pop	{r7, pc}

08010020 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010020:	b580      	push	{r7, lr}
 8010022:	b082      	sub	sp, #8
 8010024:	af00      	add	r7, sp, #0
 8010026:	6078      	str	r0, [r7, #4]
 8010028:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801002e:	2b00      	cmp	r3, #0
 8010030:	d018      	beq.n	8010064 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	68da      	ldr	r2, [r3, #12]
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801003a:	441a      	add	r2, r3
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	68da      	ldr	r2, [r3, #12]
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	689b      	ldr	r3, [r3, #8]
 8010048:	429a      	cmp	r2, r3
 801004a:	d303      	bcc.n	8010054 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	681a      	ldr	r2, [r3, #0]
 8010050:	687b      	ldr	r3, [r7, #4]
 8010052:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	68d9      	ldr	r1, [r3, #12]
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801005c:	461a      	mov	r2, r3
 801005e:	6838      	ldr	r0, [r7, #0]
 8010060:	f002 fe73 	bl	8012d4a <memcpy>
	}
}
 8010064:	bf00      	nop
 8010066:	3708      	adds	r7, #8
 8010068:	46bd      	mov	sp, r7
 801006a:	bd80      	pop	{r7, pc}

0801006c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801006c:	b580      	push	{r7, lr}
 801006e:	b084      	sub	sp, #16
 8010070:	af00      	add	r7, sp, #0
 8010072:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010074:	f001 fd1a 	bl	8011aac <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801007e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010080:	e011      	b.n	80100a6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010086:	2b00      	cmp	r3, #0
 8010088:	d012      	beq.n	80100b0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801008a:	687b      	ldr	r3, [r7, #4]
 801008c:	3324      	adds	r3, #36	@ 0x24
 801008e:	4618      	mov	r0, r3
 8010090:	f000 fdca 	bl	8010c28 <xTaskRemoveFromEventList>
 8010094:	4603      	mov	r3, r0
 8010096:	2b00      	cmp	r3, #0
 8010098:	d001      	beq.n	801009e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801009a:	f000 fea3 	bl	8010de4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801009e:	7bfb      	ldrb	r3, [r7, #15]
 80100a0:	3b01      	subs	r3, #1
 80100a2:	b2db      	uxtb	r3, r3
 80100a4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80100a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	dce9      	bgt.n	8010082 <prvUnlockQueue+0x16>
 80100ae:	e000      	b.n	80100b2 <prvUnlockQueue+0x46>
					break;
 80100b0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80100b2:	687b      	ldr	r3, [r7, #4]
 80100b4:	22ff      	movs	r2, #255	@ 0xff
 80100b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80100ba:	f001 fd29 	bl	8011b10 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80100be:	f001 fcf5 	bl	8011aac <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80100c8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80100ca:	e011      	b.n	80100f0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	691b      	ldr	r3, [r3, #16]
 80100d0:	2b00      	cmp	r3, #0
 80100d2:	d012      	beq.n	80100fa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	3310      	adds	r3, #16
 80100d8:	4618      	mov	r0, r3
 80100da:	f000 fda5 	bl	8010c28 <xTaskRemoveFromEventList>
 80100de:	4603      	mov	r3, r0
 80100e0:	2b00      	cmp	r3, #0
 80100e2:	d001      	beq.n	80100e8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80100e4:	f000 fe7e 	bl	8010de4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80100e8:	7bbb      	ldrb	r3, [r7, #14]
 80100ea:	3b01      	subs	r3, #1
 80100ec:	b2db      	uxtb	r3, r3
 80100ee:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80100f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	dce9      	bgt.n	80100cc <prvUnlockQueue+0x60>
 80100f8:	e000      	b.n	80100fc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80100fa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	22ff      	movs	r2, #255	@ 0xff
 8010100:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8010104:	f001 fd04 	bl	8011b10 <vPortExitCritical>
}
 8010108:	bf00      	nop
 801010a:	3710      	adds	r7, #16
 801010c:	46bd      	mov	sp, r7
 801010e:	bd80      	pop	{r7, pc}

08010110 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8010110:	b580      	push	{r7, lr}
 8010112:	b084      	sub	sp, #16
 8010114:	af00      	add	r7, sp, #0
 8010116:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010118:	f001 fcc8 	bl	8011aac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 801011c:	687b      	ldr	r3, [r7, #4]
 801011e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010120:	2b00      	cmp	r3, #0
 8010122:	d102      	bne.n	801012a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010124:	2301      	movs	r3, #1
 8010126:	60fb      	str	r3, [r7, #12]
 8010128:	e001      	b.n	801012e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801012a:	2300      	movs	r3, #0
 801012c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801012e:	f001 fcef 	bl	8011b10 <vPortExitCritical>

	return xReturn;
 8010132:	68fb      	ldr	r3, [r7, #12]
}
 8010134:	4618      	mov	r0, r3
 8010136:	3710      	adds	r7, #16
 8010138:	46bd      	mov	sp, r7
 801013a:	bd80      	pop	{r7, pc}

0801013c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 801013c:	b580      	push	{r7, lr}
 801013e:	b084      	sub	sp, #16
 8010140:	af00      	add	r7, sp, #0
 8010142:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010144:	f001 fcb2 	bl	8011aac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010150:	429a      	cmp	r2, r3
 8010152:	d102      	bne.n	801015a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010154:	2301      	movs	r3, #1
 8010156:	60fb      	str	r3, [r7, #12]
 8010158:	e001      	b.n	801015e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801015a:	2300      	movs	r3, #0
 801015c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801015e:	f001 fcd7 	bl	8011b10 <vPortExitCritical>

	return xReturn;
 8010162:	68fb      	ldr	r3, [r7, #12]
}
 8010164:	4618      	mov	r0, r3
 8010166:	3710      	adds	r7, #16
 8010168:	46bd      	mov	sp, r7
 801016a:	bd80      	pop	{r7, pc}

0801016c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 801016c:	b480      	push	{r7}
 801016e:	b085      	sub	sp, #20
 8010170:	af00      	add	r7, sp, #0
 8010172:	6078      	str	r0, [r7, #4]
 8010174:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010176:	2300      	movs	r3, #0
 8010178:	60fb      	str	r3, [r7, #12]
 801017a:	e014      	b.n	80101a6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 801017c:	4a0f      	ldr	r2, [pc, #60]	@ (80101bc <vQueueAddToRegistry+0x50>)
 801017e:	68fb      	ldr	r3, [r7, #12]
 8010180:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8010184:	2b00      	cmp	r3, #0
 8010186:	d10b      	bne.n	80101a0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8010188:	490c      	ldr	r1, [pc, #48]	@ (80101bc <vQueueAddToRegistry+0x50>)
 801018a:	68fb      	ldr	r3, [r7, #12]
 801018c:	683a      	ldr	r2, [r7, #0]
 801018e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8010192:	4a0a      	ldr	r2, [pc, #40]	@ (80101bc <vQueueAddToRegistry+0x50>)
 8010194:	68fb      	ldr	r3, [r7, #12]
 8010196:	00db      	lsls	r3, r3, #3
 8010198:	4413      	add	r3, r2
 801019a:	687a      	ldr	r2, [r7, #4]
 801019c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 801019e:	e006      	b.n	80101ae <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80101a0:	68fb      	ldr	r3, [r7, #12]
 80101a2:	3301      	adds	r3, #1
 80101a4:	60fb      	str	r3, [r7, #12]
 80101a6:	68fb      	ldr	r3, [r7, #12]
 80101a8:	2b07      	cmp	r3, #7
 80101aa:	d9e7      	bls.n	801017c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80101ac:	bf00      	nop
 80101ae:	bf00      	nop
 80101b0:	3714      	adds	r7, #20
 80101b2:	46bd      	mov	sp, r7
 80101b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101b8:	4770      	bx	lr
 80101ba:	bf00      	nop
 80101bc:	20002864 	.word	0x20002864

080101c0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80101c0:	b580      	push	{r7, lr}
 80101c2:	b086      	sub	sp, #24
 80101c4:	af00      	add	r7, sp, #0
 80101c6:	60f8      	str	r0, [r7, #12]
 80101c8:	60b9      	str	r1, [r7, #8]
 80101ca:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80101cc:	68fb      	ldr	r3, [r7, #12]
 80101ce:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80101d0:	f001 fc6c 	bl	8011aac <vPortEnterCritical>
 80101d4:	697b      	ldr	r3, [r7, #20]
 80101d6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80101da:	b25b      	sxtb	r3, r3
 80101dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101e0:	d103      	bne.n	80101ea <vQueueWaitForMessageRestricted+0x2a>
 80101e2:	697b      	ldr	r3, [r7, #20]
 80101e4:	2200      	movs	r2, #0
 80101e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80101ea:	697b      	ldr	r3, [r7, #20]
 80101ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80101f0:	b25b      	sxtb	r3, r3
 80101f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101f6:	d103      	bne.n	8010200 <vQueueWaitForMessageRestricted+0x40>
 80101f8:	697b      	ldr	r3, [r7, #20]
 80101fa:	2200      	movs	r2, #0
 80101fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010200:	f001 fc86 	bl	8011b10 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8010204:	697b      	ldr	r3, [r7, #20]
 8010206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010208:	2b00      	cmp	r3, #0
 801020a:	d106      	bne.n	801021a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 801020c:	697b      	ldr	r3, [r7, #20]
 801020e:	3324      	adds	r3, #36	@ 0x24
 8010210:	687a      	ldr	r2, [r7, #4]
 8010212:	68b9      	ldr	r1, [r7, #8]
 8010214:	4618      	mov	r0, r3
 8010216:	f000 fcdb 	bl	8010bd0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 801021a:	6978      	ldr	r0, [r7, #20]
 801021c:	f7ff ff26 	bl	801006c <prvUnlockQueue>
	}
 8010220:	bf00      	nop
 8010222:	3718      	adds	r7, #24
 8010224:	46bd      	mov	sp, r7
 8010226:	bd80      	pop	{r7, pc}

08010228 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8010228:	b580      	push	{r7, lr}
 801022a:	b08e      	sub	sp, #56	@ 0x38
 801022c:	af04      	add	r7, sp, #16
 801022e:	60f8      	str	r0, [r7, #12]
 8010230:	60b9      	str	r1, [r7, #8]
 8010232:	607a      	str	r2, [r7, #4]
 8010234:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8010236:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010238:	2b00      	cmp	r3, #0
 801023a:	d10b      	bne.n	8010254 <xTaskCreateStatic+0x2c>
	__asm volatile
 801023c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010240:	f383 8811 	msr	BASEPRI, r3
 8010244:	f3bf 8f6f 	isb	sy
 8010248:	f3bf 8f4f 	dsb	sy
 801024c:	623b      	str	r3, [r7, #32]
}
 801024e:	bf00      	nop
 8010250:	bf00      	nop
 8010252:	e7fd      	b.n	8010250 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8010254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010256:	2b00      	cmp	r3, #0
 8010258:	d10b      	bne.n	8010272 <xTaskCreateStatic+0x4a>
	__asm volatile
 801025a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801025e:	f383 8811 	msr	BASEPRI, r3
 8010262:	f3bf 8f6f 	isb	sy
 8010266:	f3bf 8f4f 	dsb	sy
 801026a:	61fb      	str	r3, [r7, #28]
}
 801026c:	bf00      	nop
 801026e:	bf00      	nop
 8010270:	e7fd      	b.n	801026e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8010272:	23a8      	movs	r3, #168	@ 0xa8
 8010274:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8010276:	693b      	ldr	r3, [r7, #16]
 8010278:	2ba8      	cmp	r3, #168	@ 0xa8
 801027a:	d00b      	beq.n	8010294 <xTaskCreateStatic+0x6c>
	__asm volatile
 801027c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010280:	f383 8811 	msr	BASEPRI, r3
 8010284:	f3bf 8f6f 	isb	sy
 8010288:	f3bf 8f4f 	dsb	sy
 801028c:	61bb      	str	r3, [r7, #24]
}
 801028e:	bf00      	nop
 8010290:	bf00      	nop
 8010292:	e7fd      	b.n	8010290 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8010294:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8010296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010298:	2b00      	cmp	r3, #0
 801029a:	d01e      	beq.n	80102da <xTaskCreateStatic+0xb2>
 801029c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801029e:	2b00      	cmp	r3, #0
 80102a0:	d01b      	beq.n	80102da <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80102a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80102a4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80102a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80102aa:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80102ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102ae:	2202      	movs	r2, #2
 80102b0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80102b4:	2300      	movs	r3, #0
 80102b6:	9303      	str	r3, [sp, #12]
 80102b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102ba:	9302      	str	r3, [sp, #8]
 80102bc:	f107 0314 	add.w	r3, r7, #20
 80102c0:	9301      	str	r3, [sp, #4]
 80102c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102c4:	9300      	str	r3, [sp, #0]
 80102c6:	683b      	ldr	r3, [r7, #0]
 80102c8:	687a      	ldr	r2, [r7, #4]
 80102ca:	68b9      	ldr	r1, [r7, #8]
 80102cc:	68f8      	ldr	r0, [r7, #12]
 80102ce:	f000 f851 	bl	8010374 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80102d2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80102d4:	f000 f8f6 	bl	80104c4 <prvAddNewTaskToReadyList>
 80102d8:	e001      	b.n	80102de <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80102da:	2300      	movs	r3, #0
 80102dc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80102de:	697b      	ldr	r3, [r7, #20]
	}
 80102e0:	4618      	mov	r0, r3
 80102e2:	3728      	adds	r7, #40	@ 0x28
 80102e4:	46bd      	mov	sp, r7
 80102e6:	bd80      	pop	{r7, pc}

080102e8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80102e8:	b580      	push	{r7, lr}
 80102ea:	b08c      	sub	sp, #48	@ 0x30
 80102ec:	af04      	add	r7, sp, #16
 80102ee:	60f8      	str	r0, [r7, #12]
 80102f0:	60b9      	str	r1, [r7, #8]
 80102f2:	603b      	str	r3, [r7, #0]
 80102f4:	4613      	mov	r3, r2
 80102f6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80102f8:	88fb      	ldrh	r3, [r7, #6]
 80102fa:	009b      	lsls	r3, r3, #2
 80102fc:	4618      	mov	r0, r3
 80102fe:	f001 fcfd 	bl	8011cfc <pvPortMalloc>
 8010302:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8010304:	697b      	ldr	r3, [r7, #20]
 8010306:	2b00      	cmp	r3, #0
 8010308:	d00e      	beq.n	8010328 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801030a:	20a8      	movs	r0, #168	@ 0xa8
 801030c:	f001 fcf6 	bl	8011cfc <pvPortMalloc>
 8010310:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8010312:	69fb      	ldr	r3, [r7, #28]
 8010314:	2b00      	cmp	r3, #0
 8010316:	d003      	beq.n	8010320 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010318:	69fb      	ldr	r3, [r7, #28]
 801031a:	697a      	ldr	r2, [r7, #20]
 801031c:	631a      	str	r2, [r3, #48]	@ 0x30
 801031e:	e005      	b.n	801032c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010320:	6978      	ldr	r0, [r7, #20]
 8010322:	f001 fdb9 	bl	8011e98 <vPortFree>
 8010326:	e001      	b.n	801032c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010328:	2300      	movs	r3, #0
 801032a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 801032c:	69fb      	ldr	r3, [r7, #28]
 801032e:	2b00      	cmp	r3, #0
 8010330:	d017      	beq.n	8010362 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8010332:	69fb      	ldr	r3, [r7, #28]
 8010334:	2200      	movs	r2, #0
 8010336:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801033a:	88fa      	ldrh	r2, [r7, #6]
 801033c:	2300      	movs	r3, #0
 801033e:	9303      	str	r3, [sp, #12]
 8010340:	69fb      	ldr	r3, [r7, #28]
 8010342:	9302      	str	r3, [sp, #8]
 8010344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010346:	9301      	str	r3, [sp, #4]
 8010348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801034a:	9300      	str	r3, [sp, #0]
 801034c:	683b      	ldr	r3, [r7, #0]
 801034e:	68b9      	ldr	r1, [r7, #8]
 8010350:	68f8      	ldr	r0, [r7, #12]
 8010352:	f000 f80f 	bl	8010374 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010356:	69f8      	ldr	r0, [r7, #28]
 8010358:	f000 f8b4 	bl	80104c4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801035c:	2301      	movs	r3, #1
 801035e:	61bb      	str	r3, [r7, #24]
 8010360:	e002      	b.n	8010368 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8010362:	f04f 33ff 	mov.w	r3, #4294967295
 8010366:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010368:	69bb      	ldr	r3, [r7, #24]
	}
 801036a:	4618      	mov	r0, r3
 801036c:	3720      	adds	r7, #32
 801036e:	46bd      	mov	sp, r7
 8010370:	bd80      	pop	{r7, pc}
	...

08010374 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8010374:	b580      	push	{r7, lr}
 8010376:	b088      	sub	sp, #32
 8010378:	af00      	add	r7, sp, #0
 801037a:	60f8      	str	r0, [r7, #12]
 801037c:	60b9      	str	r1, [r7, #8]
 801037e:	607a      	str	r2, [r7, #4]
 8010380:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8010382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010384:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	009b      	lsls	r3, r3, #2
 801038a:	461a      	mov	r2, r3
 801038c:	21a5      	movs	r1, #165	@ 0xa5
 801038e:	f002 fbfe 	bl	8012b8e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8010392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010394:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 801039c:	3b01      	subs	r3, #1
 801039e:	009b      	lsls	r3, r3, #2
 80103a0:	4413      	add	r3, r2
 80103a2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80103a4:	69bb      	ldr	r3, [r7, #24]
 80103a6:	f023 0307 	bic.w	r3, r3, #7
 80103aa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80103ac:	69bb      	ldr	r3, [r7, #24]
 80103ae:	f003 0307 	and.w	r3, r3, #7
 80103b2:	2b00      	cmp	r3, #0
 80103b4:	d00b      	beq.n	80103ce <prvInitialiseNewTask+0x5a>
	__asm volatile
 80103b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80103ba:	f383 8811 	msr	BASEPRI, r3
 80103be:	f3bf 8f6f 	isb	sy
 80103c2:	f3bf 8f4f 	dsb	sy
 80103c6:	617b      	str	r3, [r7, #20]
}
 80103c8:	bf00      	nop
 80103ca:	bf00      	nop
 80103cc:	e7fd      	b.n	80103ca <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80103ce:	68bb      	ldr	r3, [r7, #8]
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d01f      	beq.n	8010414 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80103d4:	2300      	movs	r3, #0
 80103d6:	61fb      	str	r3, [r7, #28]
 80103d8:	e012      	b.n	8010400 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80103da:	68ba      	ldr	r2, [r7, #8]
 80103dc:	69fb      	ldr	r3, [r7, #28]
 80103de:	4413      	add	r3, r2
 80103e0:	7819      	ldrb	r1, [r3, #0]
 80103e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80103e4:	69fb      	ldr	r3, [r7, #28]
 80103e6:	4413      	add	r3, r2
 80103e8:	3334      	adds	r3, #52	@ 0x34
 80103ea:	460a      	mov	r2, r1
 80103ec:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80103ee:	68ba      	ldr	r2, [r7, #8]
 80103f0:	69fb      	ldr	r3, [r7, #28]
 80103f2:	4413      	add	r3, r2
 80103f4:	781b      	ldrb	r3, [r3, #0]
 80103f6:	2b00      	cmp	r3, #0
 80103f8:	d006      	beq.n	8010408 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80103fa:	69fb      	ldr	r3, [r7, #28]
 80103fc:	3301      	adds	r3, #1
 80103fe:	61fb      	str	r3, [r7, #28]
 8010400:	69fb      	ldr	r3, [r7, #28]
 8010402:	2b0f      	cmp	r3, #15
 8010404:	d9e9      	bls.n	80103da <prvInitialiseNewTask+0x66>
 8010406:	e000      	b.n	801040a <prvInitialiseNewTask+0x96>
			{
				break;
 8010408:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801040a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801040c:	2200      	movs	r2, #0
 801040e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8010412:	e003      	b.n	801041c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010416:	2200      	movs	r2, #0
 8010418:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801041c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801041e:	2b37      	cmp	r3, #55	@ 0x37
 8010420:	d901      	bls.n	8010426 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8010422:	2337      	movs	r3, #55	@ 0x37
 8010424:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010428:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801042a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801042c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801042e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010430:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8010432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010434:	2200      	movs	r2, #0
 8010436:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010438:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801043a:	3304      	adds	r3, #4
 801043c:	4618      	mov	r0, r3
 801043e:	f7ff f965 	bl	800f70c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8010442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010444:	3318      	adds	r3, #24
 8010446:	4618      	mov	r0, r3
 8010448:	f7ff f960 	bl	800f70c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801044c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801044e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010450:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010454:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8010458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801045a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801045c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801045e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010460:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8010462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010464:	2200      	movs	r2, #0
 8010466:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801046a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801046c:	2200      	movs	r2, #0
 801046e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8010472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010474:	3354      	adds	r3, #84	@ 0x54
 8010476:	224c      	movs	r2, #76	@ 0x4c
 8010478:	2100      	movs	r1, #0
 801047a:	4618      	mov	r0, r3
 801047c:	f002 fb87 	bl	8012b8e <memset>
 8010480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010482:	4a0d      	ldr	r2, [pc, #52]	@ (80104b8 <prvInitialiseNewTask+0x144>)
 8010484:	659a      	str	r2, [r3, #88]	@ 0x58
 8010486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010488:	4a0c      	ldr	r2, [pc, #48]	@ (80104bc <prvInitialiseNewTask+0x148>)
 801048a:	65da      	str	r2, [r3, #92]	@ 0x5c
 801048c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801048e:	4a0c      	ldr	r2, [pc, #48]	@ (80104c0 <prvInitialiseNewTask+0x14c>)
 8010490:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010492:	683a      	ldr	r2, [r7, #0]
 8010494:	68f9      	ldr	r1, [r7, #12]
 8010496:	69b8      	ldr	r0, [r7, #24]
 8010498:	f001 f9c8 	bl	801182c <pxPortInitialiseStack>
 801049c:	4602      	mov	r2, r0
 801049e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104a0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80104a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104a4:	2b00      	cmp	r3, #0
 80104a6:	d002      	beq.n	80104ae <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80104a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80104ac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80104ae:	bf00      	nop
 80104b0:	3720      	adds	r7, #32
 80104b2:	46bd      	mov	sp, r7
 80104b4:	bd80      	pop	{r7, pc}
 80104b6:	bf00      	nop
 80104b8:	20006af8 	.word	0x20006af8
 80104bc:	20006b60 	.word	0x20006b60
 80104c0:	20006bc8 	.word	0x20006bc8

080104c4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80104c4:	b580      	push	{r7, lr}
 80104c6:	b082      	sub	sp, #8
 80104c8:	af00      	add	r7, sp, #0
 80104ca:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80104cc:	f001 faee 	bl	8011aac <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80104d0:	4b2d      	ldr	r3, [pc, #180]	@ (8010588 <prvAddNewTaskToReadyList+0xc4>)
 80104d2:	681b      	ldr	r3, [r3, #0]
 80104d4:	3301      	adds	r3, #1
 80104d6:	4a2c      	ldr	r2, [pc, #176]	@ (8010588 <prvAddNewTaskToReadyList+0xc4>)
 80104d8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80104da:	4b2c      	ldr	r3, [pc, #176]	@ (801058c <prvAddNewTaskToReadyList+0xc8>)
 80104dc:	681b      	ldr	r3, [r3, #0]
 80104de:	2b00      	cmp	r3, #0
 80104e0:	d109      	bne.n	80104f6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80104e2:	4a2a      	ldr	r2, [pc, #168]	@ (801058c <prvAddNewTaskToReadyList+0xc8>)
 80104e4:	687b      	ldr	r3, [r7, #4]
 80104e6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80104e8:	4b27      	ldr	r3, [pc, #156]	@ (8010588 <prvAddNewTaskToReadyList+0xc4>)
 80104ea:	681b      	ldr	r3, [r3, #0]
 80104ec:	2b01      	cmp	r3, #1
 80104ee:	d110      	bne.n	8010512 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80104f0:	f000 fc9c 	bl	8010e2c <prvInitialiseTaskLists>
 80104f4:	e00d      	b.n	8010512 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80104f6:	4b26      	ldr	r3, [pc, #152]	@ (8010590 <prvAddNewTaskToReadyList+0xcc>)
 80104f8:	681b      	ldr	r3, [r3, #0]
 80104fa:	2b00      	cmp	r3, #0
 80104fc:	d109      	bne.n	8010512 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80104fe:	4b23      	ldr	r3, [pc, #140]	@ (801058c <prvAddNewTaskToReadyList+0xc8>)
 8010500:	681b      	ldr	r3, [r3, #0]
 8010502:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010508:	429a      	cmp	r2, r3
 801050a:	d802      	bhi.n	8010512 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 801050c:	4a1f      	ldr	r2, [pc, #124]	@ (801058c <prvAddNewTaskToReadyList+0xc8>)
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010512:	4b20      	ldr	r3, [pc, #128]	@ (8010594 <prvAddNewTaskToReadyList+0xd0>)
 8010514:	681b      	ldr	r3, [r3, #0]
 8010516:	3301      	adds	r3, #1
 8010518:	4a1e      	ldr	r2, [pc, #120]	@ (8010594 <prvAddNewTaskToReadyList+0xd0>)
 801051a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 801051c:	4b1d      	ldr	r3, [pc, #116]	@ (8010594 <prvAddNewTaskToReadyList+0xd0>)
 801051e:	681a      	ldr	r2, [r3, #0]
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010528:	4b1b      	ldr	r3, [pc, #108]	@ (8010598 <prvAddNewTaskToReadyList+0xd4>)
 801052a:	681b      	ldr	r3, [r3, #0]
 801052c:	429a      	cmp	r2, r3
 801052e:	d903      	bls.n	8010538 <prvAddNewTaskToReadyList+0x74>
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010534:	4a18      	ldr	r2, [pc, #96]	@ (8010598 <prvAddNewTaskToReadyList+0xd4>)
 8010536:	6013      	str	r3, [r2, #0]
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801053c:	4613      	mov	r3, r2
 801053e:	009b      	lsls	r3, r3, #2
 8010540:	4413      	add	r3, r2
 8010542:	009b      	lsls	r3, r3, #2
 8010544:	4a15      	ldr	r2, [pc, #84]	@ (801059c <prvAddNewTaskToReadyList+0xd8>)
 8010546:	441a      	add	r2, r3
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	3304      	adds	r3, #4
 801054c:	4619      	mov	r1, r3
 801054e:	4610      	mov	r0, r2
 8010550:	f7ff f8e9 	bl	800f726 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010554:	f001 fadc 	bl	8011b10 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010558:	4b0d      	ldr	r3, [pc, #52]	@ (8010590 <prvAddNewTaskToReadyList+0xcc>)
 801055a:	681b      	ldr	r3, [r3, #0]
 801055c:	2b00      	cmp	r3, #0
 801055e:	d00e      	beq.n	801057e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010560:	4b0a      	ldr	r3, [pc, #40]	@ (801058c <prvAddNewTaskToReadyList+0xc8>)
 8010562:	681b      	ldr	r3, [r3, #0]
 8010564:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801056a:	429a      	cmp	r2, r3
 801056c:	d207      	bcs.n	801057e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801056e:	4b0c      	ldr	r3, [pc, #48]	@ (80105a0 <prvAddNewTaskToReadyList+0xdc>)
 8010570:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010574:	601a      	str	r2, [r3, #0]
 8010576:	f3bf 8f4f 	dsb	sy
 801057a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801057e:	bf00      	nop
 8010580:	3708      	adds	r7, #8
 8010582:	46bd      	mov	sp, r7
 8010584:	bd80      	pop	{r7, pc}
 8010586:	bf00      	nop
 8010588:	20002d78 	.word	0x20002d78
 801058c:	200028a4 	.word	0x200028a4
 8010590:	20002d84 	.word	0x20002d84
 8010594:	20002d94 	.word	0x20002d94
 8010598:	20002d80 	.word	0x20002d80
 801059c:	200028a8 	.word	0x200028a8
 80105a0:	e000ed04 	.word	0xe000ed04

080105a4 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 80105a4:	b580      	push	{r7, lr}
 80105a6:	b08a      	sub	sp, #40	@ 0x28
 80105a8:	af00      	add	r7, sp, #0
 80105aa:	6078      	str	r0, [r7, #4]
 80105ac:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80105ae:	2300      	movs	r3, #0
 80105b0:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	2b00      	cmp	r3, #0
 80105b6:	d10b      	bne.n	80105d0 <vTaskDelayUntil+0x2c>
	__asm volatile
 80105b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105bc:	f383 8811 	msr	BASEPRI, r3
 80105c0:	f3bf 8f6f 	isb	sy
 80105c4:	f3bf 8f4f 	dsb	sy
 80105c8:	617b      	str	r3, [r7, #20]
}
 80105ca:	bf00      	nop
 80105cc:	bf00      	nop
 80105ce:	e7fd      	b.n	80105cc <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 80105d0:	683b      	ldr	r3, [r7, #0]
 80105d2:	2b00      	cmp	r3, #0
 80105d4:	d10b      	bne.n	80105ee <vTaskDelayUntil+0x4a>
	__asm volatile
 80105d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105da:	f383 8811 	msr	BASEPRI, r3
 80105de:	f3bf 8f6f 	isb	sy
 80105e2:	f3bf 8f4f 	dsb	sy
 80105e6:	613b      	str	r3, [r7, #16]
}
 80105e8:	bf00      	nop
 80105ea:	bf00      	nop
 80105ec:	e7fd      	b.n	80105ea <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 80105ee:	4b2a      	ldr	r3, [pc, #168]	@ (8010698 <vTaskDelayUntil+0xf4>)
 80105f0:	681b      	ldr	r3, [r3, #0]
 80105f2:	2b00      	cmp	r3, #0
 80105f4:	d00b      	beq.n	801060e <vTaskDelayUntil+0x6a>
	__asm volatile
 80105f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105fa:	f383 8811 	msr	BASEPRI, r3
 80105fe:	f3bf 8f6f 	isb	sy
 8010602:	f3bf 8f4f 	dsb	sy
 8010606:	60fb      	str	r3, [r7, #12]
}
 8010608:	bf00      	nop
 801060a:	bf00      	nop
 801060c:	e7fd      	b.n	801060a <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 801060e:	f000 f8b9 	bl	8010784 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8010612:	4b22      	ldr	r3, [pc, #136]	@ (801069c <vTaskDelayUntil+0xf8>)
 8010614:	681b      	ldr	r3, [r3, #0]
 8010616:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	681b      	ldr	r3, [r3, #0]
 801061c:	683a      	ldr	r2, [r7, #0]
 801061e:	4413      	add	r3, r2
 8010620:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	681b      	ldr	r3, [r3, #0]
 8010626:	6a3a      	ldr	r2, [r7, #32]
 8010628:	429a      	cmp	r2, r3
 801062a:	d20b      	bcs.n	8010644 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	681b      	ldr	r3, [r3, #0]
 8010630:	69fa      	ldr	r2, [r7, #28]
 8010632:	429a      	cmp	r2, r3
 8010634:	d211      	bcs.n	801065a <vTaskDelayUntil+0xb6>
 8010636:	69fa      	ldr	r2, [r7, #28]
 8010638:	6a3b      	ldr	r3, [r7, #32]
 801063a:	429a      	cmp	r2, r3
 801063c:	d90d      	bls.n	801065a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 801063e:	2301      	movs	r3, #1
 8010640:	627b      	str	r3, [r7, #36]	@ 0x24
 8010642:	e00a      	b.n	801065a <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8010644:	687b      	ldr	r3, [r7, #4]
 8010646:	681b      	ldr	r3, [r3, #0]
 8010648:	69fa      	ldr	r2, [r7, #28]
 801064a:	429a      	cmp	r2, r3
 801064c:	d303      	bcc.n	8010656 <vTaskDelayUntil+0xb2>
 801064e:	69fa      	ldr	r2, [r7, #28]
 8010650:	6a3b      	ldr	r3, [r7, #32]
 8010652:	429a      	cmp	r2, r3
 8010654:	d901      	bls.n	801065a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8010656:	2301      	movs	r3, #1
 8010658:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	69fa      	ldr	r2, [r7, #28]
 801065e:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8010660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010662:	2b00      	cmp	r3, #0
 8010664:	d006      	beq.n	8010674 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8010666:	69fa      	ldr	r2, [r7, #28]
 8010668:	6a3b      	ldr	r3, [r7, #32]
 801066a:	1ad3      	subs	r3, r2, r3
 801066c:	2100      	movs	r1, #0
 801066e:	4618      	mov	r0, r3
 8010670:	f000 fd2e 	bl	80110d0 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8010674:	f000 f894 	bl	80107a0 <xTaskResumeAll>
 8010678:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 801067a:	69bb      	ldr	r3, [r7, #24]
 801067c:	2b00      	cmp	r3, #0
 801067e:	d107      	bne.n	8010690 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8010680:	4b07      	ldr	r3, [pc, #28]	@ (80106a0 <vTaskDelayUntil+0xfc>)
 8010682:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010686:	601a      	str	r2, [r3, #0]
 8010688:	f3bf 8f4f 	dsb	sy
 801068c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010690:	bf00      	nop
 8010692:	3728      	adds	r7, #40	@ 0x28
 8010694:	46bd      	mov	sp, r7
 8010696:	bd80      	pop	{r7, pc}
 8010698:	20002da0 	.word	0x20002da0
 801069c:	20002d7c 	.word	0x20002d7c
 80106a0:	e000ed04 	.word	0xe000ed04

080106a4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80106a4:	b580      	push	{r7, lr}
 80106a6:	b08a      	sub	sp, #40	@ 0x28
 80106a8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80106aa:	2300      	movs	r3, #0
 80106ac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80106ae:	2300      	movs	r3, #0
 80106b0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80106b2:	463a      	mov	r2, r7
 80106b4:	1d39      	adds	r1, r7, #4
 80106b6:	f107 0308 	add.w	r3, r7, #8
 80106ba:	4618      	mov	r0, r3
 80106bc:	f7fe ffd2 	bl	800f664 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80106c0:	6839      	ldr	r1, [r7, #0]
 80106c2:	687b      	ldr	r3, [r7, #4]
 80106c4:	68ba      	ldr	r2, [r7, #8]
 80106c6:	9202      	str	r2, [sp, #8]
 80106c8:	9301      	str	r3, [sp, #4]
 80106ca:	2300      	movs	r3, #0
 80106cc:	9300      	str	r3, [sp, #0]
 80106ce:	2300      	movs	r3, #0
 80106d0:	460a      	mov	r2, r1
 80106d2:	4924      	ldr	r1, [pc, #144]	@ (8010764 <vTaskStartScheduler+0xc0>)
 80106d4:	4824      	ldr	r0, [pc, #144]	@ (8010768 <vTaskStartScheduler+0xc4>)
 80106d6:	f7ff fda7 	bl	8010228 <xTaskCreateStatic>
 80106da:	4603      	mov	r3, r0
 80106dc:	4a23      	ldr	r2, [pc, #140]	@ (801076c <vTaskStartScheduler+0xc8>)
 80106de:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80106e0:	4b22      	ldr	r3, [pc, #136]	@ (801076c <vTaskStartScheduler+0xc8>)
 80106e2:	681b      	ldr	r3, [r3, #0]
 80106e4:	2b00      	cmp	r3, #0
 80106e6:	d002      	beq.n	80106ee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80106e8:	2301      	movs	r3, #1
 80106ea:	617b      	str	r3, [r7, #20]
 80106ec:	e001      	b.n	80106f2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80106ee:	2300      	movs	r3, #0
 80106f0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80106f2:	697b      	ldr	r3, [r7, #20]
 80106f4:	2b01      	cmp	r3, #1
 80106f6:	d102      	bne.n	80106fe <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80106f8:	f000 fd3e 	bl	8011178 <xTimerCreateTimerTask>
 80106fc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80106fe:	697b      	ldr	r3, [r7, #20]
 8010700:	2b01      	cmp	r3, #1
 8010702:	d11b      	bne.n	801073c <vTaskStartScheduler+0x98>
	__asm volatile
 8010704:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010708:	f383 8811 	msr	BASEPRI, r3
 801070c:	f3bf 8f6f 	isb	sy
 8010710:	f3bf 8f4f 	dsb	sy
 8010714:	613b      	str	r3, [r7, #16]
}
 8010716:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010718:	4b15      	ldr	r3, [pc, #84]	@ (8010770 <vTaskStartScheduler+0xcc>)
 801071a:	681b      	ldr	r3, [r3, #0]
 801071c:	3354      	adds	r3, #84	@ 0x54
 801071e:	4a15      	ldr	r2, [pc, #84]	@ (8010774 <vTaskStartScheduler+0xd0>)
 8010720:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010722:	4b15      	ldr	r3, [pc, #84]	@ (8010778 <vTaskStartScheduler+0xd4>)
 8010724:	f04f 32ff 	mov.w	r2, #4294967295
 8010728:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 801072a:	4b14      	ldr	r3, [pc, #80]	@ (801077c <vTaskStartScheduler+0xd8>)
 801072c:	2201      	movs	r2, #1
 801072e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010730:	4b13      	ldr	r3, [pc, #76]	@ (8010780 <vTaskStartScheduler+0xdc>)
 8010732:	2200      	movs	r2, #0
 8010734:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010736:	f001 f903 	bl	8011940 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801073a:	e00f      	b.n	801075c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 801073c:	697b      	ldr	r3, [r7, #20]
 801073e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010742:	d10b      	bne.n	801075c <vTaskStartScheduler+0xb8>
	__asm volatile
 8010744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010748:	f383 8811 	msr	BASEPRI, r3
 801074c:	f3bf 8f6f 	isb	sy
 8010750:	f3bf 8f4f 	dsb	sy
 8010754:	60fb      	str	r3, [r7, #12]
}
 8010756:	bf00      	nop
 8010758:	bf00      	nop
 801075a:	e7fd      	b.n	8010758 <vTaskStartScheduler+0xb4>
}
 801075c:	bf00      	nop
 801075e:	3718      	adds	r7, #24
 8010760:	46bd      	mov	sp, r7
 8010762:	bd80      	pop	{r7, pc}
 8010764:	08014b9c 	.word	0x08014b9c
 8010768:	08010dfd 	.word	0x08010dfd
 801076c:	20002d9c 	.word	0x20002d9c
 8010770:	200028a4 	.word	0x200028a4
 8010774:	20000020 	.word	0x20000020
 8010778:	20002d98 	.word	0x20002d98
 801077c:	20002d84 	.word	0x20002d84
 8010780:	20002d7c 	.word	0x20002d7c

08010784 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010784:	b480      	push	{r7}
 8010786:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8010788:	4b04      	ldr	r3, [pc, #16]	@ (801079c <vTaskSuspendAll+0x18>)
 801078a:	681b      	ldr	r3, [r3, #0]
 801078c:	3301      	adds	r3, #1
 801078e:	4a03      	ldr	r2, [pc, #12]	@ (801079c <vTaskSuspendAll+0x18>)
 8010790:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8010792:	bf00      	nop
 8010794:	46bd      	mov	sp, r7
 8010796:	f85d 7b04 	ldr.w	r7, [sp], #4
 801079a:	4770      	bx	lr
 801079c:	20002da0 	.word	0x20002da0

080107a0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80107a0:	b580      	push	{r7, lr}
 80107a2:	b084      	sub	sp, #16
 80107a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80107a6:	2300      	movs	r3, #0
 80107a8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80107aa:	2300      	movs	r3, #0
 80107ac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80107ae:	4b42      	ldr	r3, [pc, #264]	@ (80108b8 <xTaskResumeAll+0x118>)
 80107b0:	681b      	ldr	r3, [r3, #0]
 80107b2:	2b00      	cmp	r3, #0
 80107b4:	d10b      	bne.n	80107ce <xTaskResumeAll+0x2e>
	__asm volatile
 80107b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107ba:	f383 8811 	msr	BASEPRI, r3
 80107be:	f3bf 8f6f 	isb	sy
 80107c2:	f3bf 8f4f 	dsb	sy
 80107c6:	603b      	str	r3, [r7, #0]
}
 80107c8:	bf00      	nop
 80107ca:	bf00      	nop
 80107cc:	e7fd      	b.n	80107ca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80107ce:	f001 f96d 	bl	8011aac <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80107d2:	4b39      	ldr	r3, [pc, #228]	@ (80108b8 <xTaskResumeAll+0x118>)
 80107d4:	681b      	ldr	r3, [r3, #0]
 80107d6:	3b01      	subs	r3, #1
 80107d8:	4a37      	ldr	r2, [pc, #220]	@ (80108b8 <xTaskResumeAll+0x118>)
 80107da:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80107dc:	4b36      	ldr	r3, [pc, #216]	@ (80108b8 <xTaskResumeAll+0x118>)
 80107de:	681b      	ldr	r3, [r3, #0]
 80107e0:	2b00      	cmp	r3, #0
 80107e2:	d162      	bne.n	80108aa <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80107e4:	4b35      	ldr	r3, [pc, #212]	@ (80108bc <xTaskResumeAll+0x11c>)
 80107e6:	681b      	ldr	r3, [r3, #0]
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d05e      	beq.n	80108aa <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80107ec:	e02f      	b.n	801084e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80107ee:	4b34      	ldr	r3, [pc, #208]	@ (80108c0 <xTaskResumeAll+0x120>)
 80107f0:	68db      	ldr	r3, [r3, #12]
 80107f2:	68db      	ldr	r3, [r3, #12]
 80107f4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80107f6:	68fb      	ldr	r3, [r7, #12]
 80107f8:	3318      	adds	r3, #24
 80107fa:	4618      	mov	r0, r3
 80107fc:	f7fe fff0 	bl	800f7e0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010800:	68fb      	ldr	r3, [r7, #12]
 8010802:	3304      	adds	r3, #4
 8010804:	4618      	mov	r0, r3
 8010806:	f7fe ffeb 	bl	800f7e0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801080a:	68fb      	ldr	r3, [r7, #12]
 801080c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801080e:	4b2d      	ldr	r3, [pc, #180]	@ (80108c4 <xTaskResumeAll+0x124>)
 8010810:	681b      	ldr	r3, [r3, #0]
 8010812:	429a      	cmp	r2, r3
 8010814:	d903      	bls.n	801081e <xTaskResumeAll+0x7e>
 8010816:	68fb      	ldr	r3, [r7, #12]
 8010818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801081a:	4a2a      	ldr	r2, [pc, #168]	@ (80108c4 <xTaskResumeAll+0x124>)
 801081c:	6013      	str	r3, [r2, #0]
 801081e:	68fb      	ldr	r3, [r7, #12]
 8010820:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010822:	4613      	mov	r3, r2
 8010824:	009b      	lsls	r3, r3, #2
 8010826:	4413      	add	r3, r2
 8010828:	009b      	lsls	r3, r3, #2
 801082a:	4a27      	ldr	r2, [pc, #156]	@ (80108c8 <xTaskResumeAll+0x128>)
 801082c:	441a      	add	r2, r3
 801082e:	68fb      	ldr	r3, [r7, #12]
 8010830:	3304      	adds	r3, #4
 8010832:	4619      	mov	r1, r3
 8010834:	4610      	mov	r0, r2
 8010836:	f7fe ff76 	bl	800f726 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801083a:	68fb      	ldr	r3, [r7, #12]
 801083c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801083e:	4b23      	ldr	r3, [pc, #140]	@ (80108cc <xTaskResumeAll+0x12c>)
 8010840:	681b      	ldr	r3, [r3, #0]
 8010842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010844:	429a      	cmp	r2, r3
 8010846:	d302      	bcc.n	801084e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8010848:	4b21      	ldr	r3, [pc, #132]	@ (80108d0 <xTaskResumeAll+0x130>)
 801084a:	2201      	movs	r2, #1
 801084c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801084e:	4b1c      	ldr	r3, [pc, #112]	@ (80108c0 <xTaskResumeAll+0x120>)
 8010850:	681b      	ldr	r3, [r3, #0]
 8010852:	2b00      	cmp	r3, #0
 8010854:	d1cb      	bne.n	80107ee <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010856:	68fb      	ldr	r3, [r7, #12]
 8010858:	2b00      	cmp	r3, #0
 801085a:	d001      	beq.n	8010860 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801085c:	f000 fb8a 	bl	8010f74 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8010860:	4b1c      	ldr	r3, [pc, #112]	@ (80108d4 <xTaskResumeAll+0x134>)
 8010862:	681b      	ldr	r3, [r3, #0]
 8010864:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	2b00      	cmp	r3, #0
 801086a:	d010      	beq.n	801088e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801086c:	f000 f846 	bl	80108fc <xTaskIncrementTick>
 8010870:	4603      	mov	r3, r0
 8010872:	2b00      	cmp	r3, #0
 8010874:	d002      	beq.n	801087c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8010876:	4b16      	ldr	r3, [pc, #88]	@ (80108d0 <xTaskResumeAll+0x130>)
 8010878:	2201      	movs	r2, #1
 801087a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	3b01      	subs	r3, #1
 8010880:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	2b00      	cmp	r3, #0
 8010886:	d1f1      	bne.n	801086c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8010888:	4b12      	ldr	r3, [pc, #72]	@ (80108d4 <xTaskResumeAll+0x134>)
 801088a:	2200      	movs	r2, #0
 801088c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801088e:	4b10      	ldr	r3, [pc, #64]	@ (80108d0 <xTaskResumeAll+0x130>)
 8010890:	681b      	ldr	r3, [r3, #0]
 8010892:	2b00      	cmp	r3, #0
 8010894:	d009      	beq.n	80108aa <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8010896:	2301      	movs	r3, #1
 8010898:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801089a:	4b0f      	ldr	r3, [pc, #60]	@ (80108d8 <xTaskResumeAll+0x138>)
 801089c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80108a0:	601a      	str	r2, [r3, #0]
 80108a2:	f3bf 8f4f 	dsb	sy
 80108a6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80108aa:	f001 f931 	bl	8011b10 <vPortExitCritical>

	return xAlreadyYielded;
 80108ae:	68bb      	ldr	r3, [r7, #8]
}
 80108b0:	4618      	mov	r0, r3
 80108b2:	3710      	adds	r7, #16
 80108b4:	46bd      	mov	sp, r7
 80108b6:	bd80      	pop	{r7, pc}
 80108b8:	20002da0 	.word	0x20002da0
 80108bc:	20002d78 	.word	0x20002d78
 80108c0:	20002d38 	.word	0x20002d38
 80108c4:	20002d80 	.word	0x20002d80
 80108c8:	200028a8 	.word	0x200028a8
 80108cc:	200028a4 	.word	0x200028a4
 80108d0:	20002d8c 	.word	0x20002d8c
 80108d4:	20002d88 	.word	0x20002d88
 80108d8:	e000ed04 	.word	0xe000ed04

080108dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80108dc:	b480      	push	{r7}
 80108de:	b083      	sub	sp, #12
 80108e0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80108e2:	4b05      	ldr	r3, [pc, #20]	@ (80108f8 <xTaskGetTickCount+0x1c>)
 80108e4:	681b      	ldr	r3, [r3, #0]
 80108e6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80108e8:	687b      	ldr	r3, [r7, #4]
}
 80108ea:	4618      	mov	r0, r3
 80108ec:	370c      	adds	r7, #12
 80108ee:	46bd      	mov	sp, r7
 80108f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108f4:	4770      	bx	lr
 80108f6:	bf00      	nop
 80108f8:	20002d7c 	.word	0x20002d7c

080108fc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80108fc:	b580      	push	{r7, lr}
 80108fe:	b086      	sub	sp, #24
 8010900:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8010902:	2300      	movs	r3, #0
 8010904:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010906:	4b4f      	ldr	r3, [pc, #316]	@ (8010a44 <xTaskIncrementTick+0x148>)
 8010908:	681b      	ldr	r3, [r3, #0]
 801090a:	2b00      	cmp	r3, #0
 801090c:	f040 8090 	bne.w	8010a30 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010910:	4b4d      	ldr	r3, [pc, #308]	@ (8010a48 <xTaskIncrementTick+0x14c>)
 8010912:	681b      	ldr	r3, [r3, #0]
 8010914:	3301      	adds	r3, #1
 8010916:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010918:	4a4b      	ldr	r2, [pc, #300]	@ (8010a48 <xTaskIncrementTick+0x14c>)
 801091a:	693b      	ldr	r3, [r7, #16]
 801091c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801091e:	693b      	ldr	r3, [r7, #16]
 8010920:	2b00      	cmp	r3, #0
 8010922:	d121      	bne.n	8010968 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8010924:	4b49      	ldr	r3, [pc, #292]	@ (8010a4c <xTaskIncrementTick+0x150>)
 8010926:	681b      	ldr	r3, [r3, #0]
 8010928:	681b      	ldr	r3, [r3, #0]
 801092a:	2b00      	cmp	r3, #0
 801092c:	d00b      	beq.n	8010946 <xTaskIncrementTick+0x4a>
	__asm volatile
 801092e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010932:	f383 8811 	msr	BASEPRI, r3
 8010936:	f3bf 8f6f 	isb	sy
 801093a:	f3bf 8f4f 	dsb	sy
 801093e:	603b      	str	r3, [r7, #0]
}
 8010940:	bf00      	nop
 8010942:	bf00      	nop
 8010944:	e7fd      	b.n	8010942 <xTaskIncrementTick+0x46>
 8010946:	4b41      	ldr	r3, [pc, #260]	@ (8010a4c <xTaskIncrementTick+0x150>)
 8010948:	681b      	ldr	r3, [r3, #0]
 801094a:	60fb      	str	r3, [r7, #12]
 801094c:	4b40      	ldr	r3, [pc, #256]	@ (8010a50 <xTaskIncrementTick+0x154>)
 801094e:	681b      	ldr	r3, [r3, #0]
 8010950:	4a3e      	ldr	r2, [pc, #248]	@ (8010a4c <xTaskIncrementTick+0x150>)
 8010952:	6013      	str	r3, [r2, #0]
 8010954:	4a3e      	ldr	r2, [pc, #248]	@ (8010a50 <xTaskIncrementTick+0x154>)
 8010956:	68fb      	ldr	r3, [r7, #12]
 8010958:	6013      	str	r3, [r2, #0]
 801095a:	4b3e      	ldr	r3, [pc, #248]	@ (8010a54 <xTaskIncrementTick+0x158>)
 801095c:	681b      	ldr	r3, [r3, #0]
 801095e:	3301      	adds	r3, #1
 8010960:	4a3c      	ldr	r2, [pc, #240]	@ (8010a54 <xTaskIncrementTick+0x158>)
 8010962:	6013      	str	r3, [r2, #0]
 8010964:	f000 fb06 	bl	8010f74 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010968:	4b3b      	ldr	r3, [pc, #236]	@ (8010a58 <xTaskIncrementTick+0x15c>)
 801096a:	681b      	ldr	r3, [r3, #0]
 801096c:	693a      	ldr	r2, [r7, #16]
 801096e:	429a      	cmp	r2, r3
 8010970:	d349      	bcc.n	8010a06 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010972:	4b36      	ldr	r3, [pc, #216]	@ (8010a4c <xTaskIncrementTick+0x150>)
 8010974:	681b      	ldr	r3, [r3, #0]
 8010976:	681b      	ldr	r3, [r3, #0]
 8010978:	2b00      	cmp	r3, #0
 801097a:	d104      	bne.n	8010986 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801097c:	4b36      	ldr	r3, [pc, #216]	@ (8010a58 <xTaskIncrementTick+0x15c>)
 801097e:	f04f 32ff 	mov.w	r2, #4294967295
 8010982:	601a      	str	r2, [r3, #0]
					break;
 8010984:	e03f      	b.n	8010a06 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010986:	4b31      	ldr	r3, [pc, #196]	@ (8010a4c <xTaskIncrementTick+0x150>)
 8010988:	681b      	ldr	r3, [r3, #0]
 801098a:	68db      	ldr	r3, [r3, #12]
 801098c:	68db      	ldr	r3, [r3, #12]
 801098e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010990:	68bb      	ldr	r3, [r7, #8]
 8010992:	685b      	ldr	r3, [r3, #4]
 8010994:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010996:	693a      	ldr	r2, [r7, #16]
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	429a      	cmp	r2, r3
 801099c:	d203      	bcs.n	80109a6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801099e:	4a2e      	ldr	r2, [pc, #184]	@ (8010a58 <xTaskIncrementTick+0x15c>)
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80109a4:	e02f      	b.n	8010a06 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80109a6:	68bb      	ldr	r3, [r7, #8]
 80109a8:	3304      	adds	r3, #4
 80109aa:	4618      	mov	r0, r3
 80109ac:	f7fe ff18 	bl	800f7e0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80109b0:	68bb      	ldr	r3, [r7, #8]
 80109b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80109b4:	2b00      	cmp	r3, #0
 80109b6:	d004      	beq.n	80109c2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80109b8:	68bb      	ldr	r3, [r7, #8]
 80109ba:	3318      	adds	r3, #24
 80109bc:	4618      	mov	r0, r3
 80109be:	f7fe ff0f 	bl	800f7e0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80109c2:	68bb      	ldr	r3, [r7, #8]
 80109c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80109c6:	4b25      	ldr	r3, [pc, #148]	@ (8010a5c <xTaskIncrementTick+0x160>)
 80109c8:	681b      	ldr	r3, [r3, #0]
 80109ca:	429a      	cmp	r2, r3
 80109cc:	d903      	bls.n	80109d6 <xTaskIncrementTick+0xda>
 80109ce:	68bb      	ldr	r3, [r7, #8]
 80109d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80109d2:	4a22      	ldr	r2, [pc, #136]	@ (8010a5c <xTaskIncrementTick+0x160>)
 80109d4:	6013      	str	r3, [r2, #0]
 80109d6:	68bb      	ldr	r3, [r7, #8]
 80109d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80109da:	4613      	mov	r3, r2
 80109dc:	009b      	lsls	r3, r3, #2
 80109de:	4413      	add	r3, r2
 80109e0:	009b      	lsls	r3, r3, #2
 80109e2:	4a1f      	ldr	r2, [pc, #124]	@ (8010a60 <xTaskIncrementTick+0x164>)
 80109e4:	441a      	add	r2, r3
 80109e6:	68bb      	ldr	r3, [r7, #8]
 80109e8:	3304      	adds	r3, #4
 80109ea:	4619      	mov	r1, r3
 80109ec:	4610      	mov	r0, r2
 80109ee:	f7fe fe9a 	bl	800f726 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80109f2:	68bb      	ldr	r3, [r7, #8]
 80109f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80109f6:	4b1b      	ldr	r3, [pc, #108]	@ (8010a64 <xTaskIncrementTick+0x168>)
 80109f8:	681b      	ldr	r3, [r3, #0]
 80109fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80109fc:	429a      	cmp	r2, r3
 80109fe:	d3b8      	bcc.n	8010972 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8010a00:	2301      	movs	r3, #1
 8010a02:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010a04:	e7b5      	b.n	8010972 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010a06:	4b17      	ldr	r3, [pc, #92]	@ (8010a64 <xTaskIncrementTick+0x168>)
 8010a08:	681b      	ldr	r3, [r3, #0]
 8010a0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a0c:	4914      	ldr	r1, [pc, #80]	@ (8010a60 <xTaskIncrementTick+0x164>)
 8010a0e:	4613      	mov	r3, r2
 8010a10:	009b      	lsls	r3, r3, #2
 8010a12:	4413      	add	r3, r2
 8010a14:	009b      	lsls	r3, r3, #2
 8010a16:	440b      	add	r3, r1
 8010a18:	681b      	ldr	r3, [r3, #0]
 8010a1a:	2b01      	cmp	r3, #1
 8010a1c:	d901      	bls.n	8010a22 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8010a1e:	2301      	movs	r3, #1
 8010a20:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8010a22:	4b11      	ldr	r3, [pc, #68]	@ (8010a68 <xTaskIncrementTick+0x16c>)
 8010a24:	681b      	ldr	r3, [r3, #0]
 8010a26:	2b00      	cmp	r3, #0
 8010a28:	d007      	beq.n	8010a3a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8010a2a:	2301      	movs	r3, #1
 8010a2c:	617b      	str	r3, [r7, #20]
 8010a2e:	e004      	b.n	8010a3a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8010a30:	4b0e      	ldr	r3, [pc, #56]	@ (8010a6c <xTaskIncrementTick+0x170>)
 8010a32:	681b      	ldr	r3, [r3, #0]
 8010a34:	3301      	adds	r3, #1
 8010a36:	4a0d      	ldr	r2, [pc, #52]	@ (8010a6c <xTaskIncrementTick+0x170>)
 8010a38:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8010a3a:	697b      	ldr	r3, [r7, #20]
}
 8010a3c:	4618      	mov	r0, r3
 8010a3e:	3718      	adds	r7, #24
 8010a40:	46bd      	mov	sp, r7
 8010a42:	bd80      	pop	{r7, pc}
 8010a44:	20002da0 	.word	0x20002da0
 8010a48:	20002d7c 	.word	0x20002d7c
 8010a4c:	20002d30 	.word	0x20002d30
 8010a50:	20002d34 	.word	0x20002d34
 8010a54:	20002d90 	.word	0x20002d90
 8010a58:	20002d98 	.word	0x20002d98
 8010a5c:	20002d80 	.word	0x20002d80
 8010a60:	200028a8 	.word	0x200028a8
 8010a64:	200028a4 	.word	0x200028a4
 8010a68:	20002d8c 	.word	0x20002d8c
 8010a6c:	20002d88 	.word	0x20002d88

08010a70 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8010a70:	b580      	push	{r7, lr}
 8010a72:	b086      	sub	sp, #24
 8010a74:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8010a76:	4b3d      	ldr	r3, [pc, #244]	@ (8010b6c <vTaskSwitchContext+0xfc>)
 8010a78:	681b      	ldr	r3, [r3, #0]
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	d003      	beq.n	8010a86 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8010a7e:	4b3c      	ldr	r3, [pc, #240]	@ (8010b70 <vTaskSwitchContext+0x100>)
 8010a80:	2201      	movs	r2, #1
 8010a82:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010a84:	e06e      	b.n	8010b64 <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 8010a86:	4b3a      	ldr	r3, [pc, #232]	@ (8010b70 <vTaskSwitchContext+0x100>)
 8010a88:	2200      	movs	r2, #0
 8010a8a:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8010a8c:	4b39      	ldr	r3, [pc, #228]	@ (8010b74 <vTaskSwitchContext+0x104>)
 8010a8e:	681b      	ldr	r3, [r3, #0]
 8010a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010a92:	613b      	str	r3, [r7, #16]
 8010a94:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8010a98:	60fb      	str	r3, [r7, #12]
 8010a9a:	693b      	ldr	r3, [r7, #16]
 8010a9c:	681b      	ldr	r3, [r3, #0]
 8010a9e:	68fa      	ldr	r2, [r7, #12]
 8010aa0:	429a      	cmp	r2, r3
 8010aa2:	d111      	bne.n	8010ac8 <vTaskSwitchContext+0x58>
 8010aa4:	693b      	ldr	r3, [r7, #16]
 8010aa6:	3304      	adds	r3, #4
 8010aa8:	681b      	ldr	r3, [r3, #0]
 8010aaa:	68fa      	ldr	r2, [r7, #12]
 8010aac:	429a      	cmp	r2, r3
 8010aae:	d10b      	bne.n	8010ac8 <vTaskSwitchContext+0x58>
 8010ab0:	693b      	ldr	r3, [r7, #16]
 8010ab2:	3308      	adds	r3, #8
 8010ab4:	681b      	ldr	r3, [r3, #0]
 8010ab6:	68fa      	ldr	r2, [r7, #12]
 8010ab8:	429a      	cmp	r2, r3
 8010aba:	d105      	bne.n	8010ac8 <vTaskSwitchContext+0x58>
 8010abc:	693b      	ldr	r3, [r7, #16]
 8010abe:	330c      	adds	r3, #12
 8010ac0:	681b      	ldr	r3, [r3, #0]
 8010ac2:	68fa      	ldr	r2, [r7, #12]
 8010ac4:	429a      	cmp	r2, r3
 8010ac6:	d008      	beq.n	8010ada <vTaskSwitchContext+0x6a>
 8010ac8:	4b2a      	ldr	r3, [pc, #168]	@ (8010b74 <vTaskSwitchContext+0x104>)
 8010aca:	681a      	ldr	r2, [r3, #0]
 8010acc:	4b29      	ldr	r3, [pc, #164]	@ (8010b74 <vTaskSwitchContext+0x104>)
 8010ace:	681b      	ldr	r3, [r3, #0]
 8010ad0:	3334      	adds	r3, #52	@ 0x34
 8010ad2:	4619      	mov	r1, r3
 8010ad4:	4610      	mov	r0, r2
 8010ad6:	f7f6 f930 	bl	8006d3a <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010ada:	4b27      	ldr	r3, [pc, #156]	@ (8010b78 <vTaskSwitchContext+0x108>)
 8010adc:	681b      	ldr	r3, [r3, #0]
 8010ade:	617b      	str	r3, [r7, #20]
 8010ae0:	e011      	b.n	8010b06 <vTaskSwitchContext+0x96>
 8010ae2:	697b      	ldr	r3, [r7, #20]
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	d10b      	bne.n	8010b00 <vTaskSwitchContext+0x90>
	__asm volatile
 8010ae8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010aec:	f383 8811 	msr	BASEPRI, r3
 8010af0:	f3bf 8f6f 	isb	sy
 8010af4:	f3bf 8f4f 	dsb	sy
 8010af8:	607b      	str	r3, [r7, #4]
}
 8010afa:	bf00      	nop
 8010afc:	bf00      	nop
 8010afe:	e7fd      	b.n	8010afc <vTaskSwitchContext+0x8c>
 8010b00:	697b      	ldr	r3, [r7, #20]
 8010b02:	3b01      	subs	r3, #1
 8010b04:	617b      	str	r3, [r7, #20]
 8010b06:	491d      	ldr	r1, [pc, #116]	@ (8010b7c <vTaskSwitchContext+0x10c>)
 8010b08:	697a      	ldr	r2, [r7, #20]
 8010b0a:	4613      	mov	r3, r2
 8010b0c:	009b      	lsls	r3, r3, #2
 8010b0e:	4413      	add	r3, r2
 8010b10:	009b      	lsls	r3, r3, #2
 8010b12:	440b      	add	r3, r1
 8010b14:	681b      	ldr	r3, [r3, #0]
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	d0e3      	beq.n	8010ae2 <vTaskSwitchContext+0x72>
 8010b1a:	697a      	ldr	r2, [r7, #20]
 8010b1c:	4613      	mov	r3, r2
 8010b1e:	009b      	lsls	r3, r3, #2
 8010b20:	4413      	add	r3, r2
 8010b22:	009b      	lsls	r3, r3, #2
 8010b24:	4a15      	ldr	r2, [pc, #84]	@ (8010b7c <vTaskSwitchContext+0x10c>)
 8010b26:	4413      	add	r3, r2
 8010b28:	60bb      	str	r3, [r7, #8]
 8010b2a:	68bb      	ldr	r3, [r7, #8]
 8010b2c:	685b      	ldr	r3, [r3, #4]
 8010b2e:	685a      	ldr	r2, [r3, #4]
 8010b30:	68bb      	ldr	r3, [r7, #8]
 8010b32:	605a      	str	r2, [r3, #4]
 8010b34:	68bb      	ldr	r3, [r7, #8]
 8010b36:	685a      	ldr	r2, [r3, #4]
 8010b38:	68bb      	ldr	r3, [r7, #8]
 8010b3a:	3308      	adds	r3, #8
 8010b3c:	429a      	cmp	r2, r3
 8010b3e:	d104      	bne.n	8010b4a <vTaskSwitchContext+0xda>
 8010b40:	68bb      	ldr	r3, [r7, #8]
 8010b42:	685b      	ldr	r3, [r3, #4]
 8010b44:	685a      	ldr	r2, [r3, #4]
 8010b46:	68bb      	ldr	r3, [r7, #8]
 8010b48:	605a      	str	r2, [r3, #4]
 8010b4a:	68bb      	ldr	r3, [r7, #8]
 8010b4c:	685b      	ldr	r3, [r3, #4]
 8010b4e:	68db      	ldr	r3, [r3, #12]
 8010b50:	4a08      	ldr	r2, [pc, #32]	@ (8010b74 <vTaskSwitchContext+0x104>)
 8010b52:	6013      	str	r3, [r2, #0]
 8010b54:	4a08      	ldr	r2, [pc, #32]	@ (8010b78 <vTaskSwitchContext+0x108>)
 8010b56:	697b      	ldr	r3, [r7, #20]
 8010b58:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010b5a:	4b06      	ldr	r3, [pc, #24]	@ (8010b74 <vTaskSwitchContext+0x104>)
 8010b5c:	681b      	ldr	r3, [r3, #0]
 8010b5e:	3354      	adds	r3, #84	@ 0x54
 8010b60:	4a07      	ldr	r2, [pc, #28]	@ (8010b80 <vTaskSwitchContext+0x110>)
 8010b62:	6013      	str	r3, [r2, #0]
}
 8010b64:	bf00      	nop
 8010b66:	3718      	adds	r7, #24
 8010b68:	46bd      	mov	sp, r7
 8010b6a:	bd80      	pop	{r7, pc}
 8010b6c:	20002da0 	.word	0x20002da0
 8010b70:	20002d8c 	.word	0x20002d8c
 8010b74:	200028a4 	.word	0x200028a4
 8010b78:	20002d80 	.word	0x20002d80
 8010b7c:	200028a8 	.word	0x200028a8
 8010b80:	20000020 	.word	0x20000020

08010b84 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010b84:	b580      	push	{r7, lr}
 8010b86:	b084      	sub	sp, #16
 8010b88:	af00      	add	r7, sp, #0
 8010b8a:	6078      	str	r0, [r7, #4]
 8010b8c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8010b8e:	687b      	ldr	r3, [r7, #4]
 8010b90:	2b00      	cmp	r3, #0
 8010b92:	d10b      	bne.n	8010bac <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8010b94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b98:	f383 8811 	msr	BASEPRI, r3
 8010b9c:	f3bf 8f6f 	isb	sy
 8010ba0:	f3bf 8f4f 	dsb	sy
 8010ba4:	60fb      	str	r3, [r7, #12]
}
 8010ba6:	bf00      	nop
 8010ba8:	bf00      	nop
 8010baa:	e7fd      	b.n	8010ba8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010bac:	4b07      	ldr	r3, [pc, #28]	@ (8010bcc <vTaskPlaceOnEventList+0x48>)
 8010bae:	681b      	ldr	r3, [r3, #0]
 8010bb0:	3318      	adds	r3, #24
 8010bb2:	4619      	mov	r1, r3
 8010bb4:	6878      	ldr	r0, [r7, #4]
 8010bb6:	f7fe fdda 	bl	800f76e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010bba:	2101      	movs	r1, #1
 8010bbc:	6838      	ldr	r0, [r7, #0]
 8010bbe:	f000 fa87 	bl	80110d0 <prvAddCurrentTaskToDelayedList>
}
 8010bc2:	bf00      	nop
 8010bc4:	3710      	adds	r7, #16
 8010bc6:	46bd      	mov	sp, r7
 8010bc8:	bd80      	pop	{r7, pc}
 8010bca:	bf00      	nop
 8010bcc:	200028a4 	.word	0x200028a4

08010bd0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010bd0:	b580      	push	{r7, lr}
 8010bd2:	b086      	sub	sp, #24
 8010bd4:	af00      	add	r7, sp, #0
 8010bd6:	60f8      	str	r0, [r7, #12]
 8010bd8:	60b9      	str	r1, [r7, #8]
 8010bda:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8010bdc:	68fb      	ldr	r3, [r7, #12]
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	d10b      	bne.n	8010bfa <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8010be2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010be6:	f383 8811 	msr	BASEPRI, r3
 8010bea:	f3bf 8f6f 	isb	sy
 8010bee:	f3bf 8f4f 	dsb	sy
 8010bf2:	617b      	str	r3, [r7, #20]
}
 8010bf4:	bf00      	nop
 8010bf6:	bf00      	nop
 8010bf8:	e7fd      	b.n	8010bf6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010bfa:	4b0a      	ldr	r3, [pc, #40]	@ (8010c24 <vTaskPlaceOnEventListRestricted+0x54>)
 8010bfc:	681b      	ldr	r3, [r3, #0]
 8010bfe:	3318      	adds	r3, #24
 8010c00:	4619      	mov	r1, r3
 8010c02:	68f8      	ldr	r0, [r7, #12]
 8010c04:	f7fe fd8f 	bl	800f726 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	2b00      	cmp	r3, #0
 8010c0c:	d002      	beq.n	8010c14 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8010c0e:	f04f 33ff 	mov.w	r3, #4294967295
 8010c12:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8010c14:	6879      	ldr	r1, [r7, #4]
 8010c16:	68b8      	ldr	r0, [r7, #8]
 8010c18:	f000 fa5a 	bl	80110d0 <prvAddCurrentTaskToDelayedList>
	}
 8010c1c:	bf00      	nop
 8010c1e:	3718      	adds	r7, #24
 8010c20:	46bd      	mov	sp, r7
 8010c22:	bd80      	pop	{r7, pc}
 8010c24:	200028a4 	.word	0x200028a4

08010c28 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010c28:	b580      	push	{r7, lr}
 8010c2a:	b086      	sub	sp, #24
 8010c2c:	af00      	add	r7, sp, #0
 8010c2e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010c30:	687b      	ldr	r3, [r7, #4]
 8010c32:	68db      	ldr	r3, [r3, #12]
 8010c34:	68db      	ldr	r3, [r3, #12]
 8010c36:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010c38:	693b      	ldr	r3, [r7, #16]
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	d10b      	bne.n	8010c56 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8010c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c42:	f383 8811 	msr	BASEPRI, r3
 8010c46:	f3bf 8f6f 	isb	sy
 8010c4a:	f3bf 8f4f 	dsb	sy
 8010c4e:	60fb      	str	r3, [r7, #12]
}
 8010c50:	bf00      	nop
 8010c52:	bf00      	nop
 8010c54:	e7fd      	b.n	8010c52 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010c56:	693b      	ldr	r3, [r7, #16]
 8010c58:	3318      	adds	r3, #24
 8010c5a:	4618      	mov	r0, r3
 8010c5c:	f7fe fdc0 	bl	800f7e0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010c60:	4b1d      	ldr	r3, [pc, #116]	@ (8010cd8 <xTaskRemoveFromEventList+0xb0>)
 8010c62:	681b      	ldr	r3, [r3, #0]
 8010c64:	2b00      	cmp	r3, #0
 8010c66:	d11d      	bne.n	8010ca4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010c68:	693b      	ldr	r3, [r7, #16]
 8010c6a:	3304      	adds	r3, #4
 8010c6c:	4618      	mov	r0, r3
 8010c6e:	f7fe fdb7 	bl	800f7e0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8010c72:	693b      	ldr	r3, [r7, #16]
 8010c74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010c76:	4b19      	ldr	r3, [pc, #100]	@ (8010cdc <xTaskRemoveFromEventList+0xb4>)
 8010c78:	681b      	ldr	r3, [r3, #0]
 8010c7a:	429a      	cmp	r2, r3
 8010c7c:	d903      	bls.n	8010c86 <xTaskRemoveFromEventList+0x5e>
 8010c7e:	693b      	ldr	r3, [r7, #16]
 8010c80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010c82:	4a16      	ldr	r2, [pc, #88]	@ (8010cdc <xTaskRemoveFromEventList+0xb4>)
 8010c84:	6013      	str	r3, [r2, #0]
 8010c86:	693b      	ldr	r3, [r7, #16]
 8010c88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010c8a:	4613      	mov	r3, r2
 8010c8c:	009b      	lsls	r3, r3, #2
 8010c8e:	4413      	add	r3, r2
 8010c90:	009b      	lsls	r3, r3, #2
 8010c92:	4a13      	ldr	r2, [pc, #76]	@ (8010ce0 <xTaskRemoveFromEventList+0xb8>)
 8010c94:	441a      	add	r2, r3
 8010c96:	693b      	ldr	r3, [r7, #16]
 8010c98:	3304      	adds	r3, #4
 8010c9a:	4619      	mov	r1, r3
 8010c9c:	4610      	mov	r0, r2
 8010c9e:	f7fe fd42 	bl	800f726 <vListInsertEnd>
 8010ca2:	e005      	b.n	8010cb0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8010ca4:	693b      	ldr	r3, [r7, #16]
 8010ca6:	3318      	adds	r3, #24
 8010ca8:	4619      	mov	r1, r3
 8010caa:	480e      	ldr	r0, [pc, #56]	@ (8010ce4 <xTaskRemoveFromEventList+0xbc>)
 8010cac:	f7fe fd3b 	bl	800f726 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010cb0:	693b      	ldr	r3, [r7, #16]
 8010cb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8010ce8 <xTaskRemoveFromEventList+0xc0>)
 8010cb6:	681b      	ldr	r3, [r3, #0]
 8010cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010cba:	429a      	cmp	r2, r3
 8010cbc:	d905      	bls.n	8010cca <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8010cbe:	2301      	movs	r3, #1
 8010cc0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010cc2:	4b0a      	ldr	r3, [pc, #40]	@ (8010cec <xTaskRemoveFromEventList+0xc4>)
 8010cc4:	2201      	movs	r2, #1
 8010cc6:	601a      	str	r2, [r3, #0]
 8010cc8:	e001      	b.n	8010cce <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8010cca:	2300      	movs	r3, #0
 8010ccc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8010cce:	697b      	ldr	r3, [r7, #20]
}
 8010cd0:	4618      	mov	r0, r3
 8010cd2:	3718      	adds	r7, #24
 8010cd4:	46bd      	mov	sp, r7
 8010cd6:	bd80      	pop	{r7, pc}
 8010cd8:	20002da0 	.word	0x20002da0
 8010cdc:	20002d80 	.word	0x20002d80
 8010ce0:	200028a8 	.word	0x200028a8
 8010ce4:	20002d38 	.word	0x20002d38
 8010ce8:	200028a4 	.word	0x200028a4
 8010cec:	20002d8c 	.word	0x20002d8c

08010cf0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010cf0:	b480      	push	{r7}
 8010cf2:	b083      	sub	sp, #12
 8010cf4:	af00      	add	r7, sp, #0
 8010cf6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010cf8:	4b06      	ldr	r3, [pc, #24]	@ (8010d14 <vTaskInternalSetTimeOutState+0x24>)
 8010cfa:	681a      	ldr	r2, [r3, #0]
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010d00:	4b05      	ldr	r3, [pc, #20]	@ (8010d18 <vTaskInternalSetTimeOutState+0x28>)
 8010d02:	681a      	ldr	r2, [r3, #0]
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	605a      	str	r2, [r3, #4]
}
 8010d08:	bf00      	nop
 8010d0a:	370c      	adds	r7, #12
 8010d0c:	46bd      	mov	sp, r7
 8010d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d12:	4770      	bx	lr
 8010d14:	20002d90 	.word	0x20002d90
 8010d18:	20002d7c 	.word	0x20002d7c

08010d1c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010d1c:	b580      	push	{r7, lr}
 8010d1e:	b088      	sub	sp, #32
 8010d20:	af00      	add	r7, sp, #0
 8010d22:	6078      	str	r0, [r7, #4]
 8010d24:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	2b00      	cmp	r3, #0
 8010d2a:	d10b      	bne.n	8010d44 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8010d2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d30:	f383 8811 	msr	BASEPRI, r3
 8010d34:	f3bf 8f6f 	isb	sy
 8010d38:	f3bf 8f4f 	dsb	sy
 8010d3c:	613b      	str	r3, [r7, #16]
}
 8010d3e:	bf00      	nop
 8010d40:	bf00      	nop
 8010d42:	e7fd      	b.n	8010d40 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8010d44:	683b      	ldr	r3, [r7, #0]
 8010d46:	2b00      	cmp	r3, #0
 8010d48:	d10b      	bne.n	8010d62 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8010d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d4e:	f383 8811 	msr	BASEPRI, r3
 8010d52:	f3bf 8f6f 	isb	sy
 8010d56:	f3bf 8f4f 	dsb	sy
 8010d5a:	60fb      	str	r3, [r7, #12]
}
 8010d5c:	bf00      	nop
 8010d5e:	bf00      	nop
 8010d60:	e7fd      	b.n	8010d5e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8010d62:	f000 fea3 	bl	8011aac <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010d66:	4b1d      	ldr	r3, [pc, #116]	@ (8010ddc <xTaskCheckForTimeOut+0xc0>)
 8010d68:	681b      	ldr	r3, [r3, #0]
 8010d6a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010d6c:	687b      	ldr	r3, [r7, #4]
 8010d6e:	685b      	ldr	r3, [r3, #4]
 8010d70:	69ba      	ldr	r2, [r7, #24]
 8010d72:	1ad3      	subs	r3, r2, r3
 8010d74:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010d76:	683b      	ldr	r3, [r7, #0]
 8010d78:	681b      	ldr	r3, [r3, #0]
 8010d7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d7e:	d102      	bne.n	8010d86 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8010d80:	2300      	movs	r3, #0
 8010d82:	61fb      	str	r3, [r7, #28]
 8010d84:	e023      	b.n	8010dce <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010d86:	687b      	ldr	r3, [r7, #4]
 8010d88:	681a      	ldr	r2, [r3, #0]
 8010d8a:	4b15      	ldr	r3, [pc, #84]	@ (8010de0 <xTaskCheckForTimeOut+0xc4>)
 8010d8c:	681b      	ldr	r3, [r3, #0]
 8010d8e:	429a      	cmp	r2, r3
 8010d90:	d007      	beq.n	8010da2 <xTaskCheckForTimeOut+0x86>
 8010d92:	687b      	ldr	r3, [r7, #4]
 8010d94:	685b      	ldr	r3, [r3, #4]
 8010d96:	69ba      	ldr	r2, [r7, #24]
 8010d98:	429a      	cmp	r2, r3
 8010d9a:	d302      	bcc.n	8010da2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8010d9c:	2301      	movs	r3, #1
 8010d9e:	61fb      	str	r3, [r7, #28]
 8010da0:	e015      	b.n	8010dce <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8010da2:	683b      	ldr	r3, [r7, #0]
 8010da4:	681b      	ldr	r3, [r3, #0]
 8010da6:	697a      	ldr	r2, [r7, #20]
 8010da8:	429a      	cmp	r2, r3
 8010daa:	d20b      	bcs.n	8010dc4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8010dac:	683b      	ldr	r3, [r7, #0]
 8010dae:	681a      	ldr	r2, [r3, #0]
 8010db0:	697b      	ldr	r3, [r7, #20]
 8010db2:	1ad2      	subs	r2, r2, r3
 8010db4:	683b      	ldr	r3, [r7, #0]
 8010db6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010db8:	6878      	ldr	r0, [r7, #4]
 8010dba:	f7ff ff99 	bl	8010cf0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8010dbe:	2300      	movs	r3, #0
 8010dc0:	61fb      	str	r3, [r7, #28]
 8010dc2:	e004      	b.n	8010dce <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8010dc4:	683b      	ldr	r3, [r7, #0]
 8010dc6:	2200      	movs	r2, #0
 8010dc8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8010dca:	2301      	movs	r3, #1
 8010dcc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8010dce:	f000 fe9f 	bl	8011b10 <vPortExitCritical>

	return xReturn;
 8010dd2:	69fb      	ldr	r3, [r7, #28]
}
 8010dd4:	4618      	mov	r0, r3
 8010dd6:	3720      	adds	r7, #32
 8010dd8:	46bd      	mov	sp, r7
 8010dda:	bd80      	pop	{r7, pc}
 8010ddc:	20002d7c 	.word	0x20002d7c
 8010de0:	20002d90 	.word	0x20002d90

08010de4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010de4:	b480      	push	{r7}
 8010de6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010de8:	4b03      	ldr	r3, [pc, #12]	@ (8010df8 <vTaskMissedYield+0x14>)
 8010dea:	2201      	movs	r2, #1
 8010dec:	601a      	str	r2, [r3, #0]
}
 8010dee:	bf00      	nop
 8010df0:	46bd      	mov	sp, r7
 8010df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010df6:	4770      	bx	lr
 8010df8:	20002d8c 	.word	0x20002d8c

08010dfc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010dfc:	b580      	push	{r7, lr}
 8010dfe:	b082      	sub	sp, #8
 8010e00:	af00      	add	r7, sp, #0
 8010e02:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010e04:	f000 f852 	bl	8010eac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010e08:	4b06      	ldr	r3, [pc, #24]	@ (8010e24 <prvIdleTask+0x28>)
 8010e0a:	681b      	ldr	r3, [r3, #0]
 8010e0c:	2b01      	cmp	r3, #1
 8010e0e:	d9f9      	bls.n	8010e04 <prvIdleTask+0x8>
			{
				taskYIELD();
 8010e10:	4b05      	ldr	r3, [pc, #20]	@ (8010e28 <prvIdleTask+0x2c>)
 8010e12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010e16:	601a      	str	r2, [r3, #0]
 8010e18:	f3bf 8f4f 	dsb	sy
 8010e1c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8010e20:	e7f0      	b.n	8010e04 <prvIdleTask+0x8>
 8010e22:	bf00      	nop
 8010e24:	200028a8 	.word	0x200028a8
 8010e28:	e000ed04 	.word	0xe000ed04

08010e2c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010e2c:	b580      	push	{r7, lr}
 8010e2e:	b082      	sub	sp, #8
 8010e30:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010e32:	2300      	movs	r3, #0
 8010e34:	607b      	str	r3, [r7, #4]
 8010e36:	e00c      	b.n	8010e52 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010e38:	687a      	ldr	r2, [r7, #4]
 8010e3a:	4613      	mov	r3, r2
 8010e3c:	009b      	lsls	r3, r3, #2
 8010e3e:	4413      	add	r3, r2
 8010e40:	009b      	lsls	r3, r3, #2
 8010e42:	4a12      	ldr	r2, [pc, #72]	@ (8010e8c <prvInitialiseTaskLists+0x60>)
 8010e44:	4413      	add	r3, r2
 8010e46:	4618      	mov	r0, r3
 8010e48:	f7fe fc40 	bl	800f6cc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010e4c:	687b      	ldr	r3, [r7, #4]
 8010e4e:	3301      	adds	r3, #1
 8010e50:	607b      	str	r3, [r7, #4]
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	2b37      	cmp	r3, #55	@ 0x37
 8010e56:	d9ef      	bls.n	8010e38 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010e58:	480d      	ldr	r0, [pc, #52]	@ (8010e90 <prvInitialiseTaskLists+0x64>)
 8010e5a:	f7fe fc37 	bl	800f6cc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010e5e:	480d      	ldr	r0, [pc, #52]	@ (8010e94 <prvInitialiseTaskLists+0x68>)
 8010e60:	f7fe fc34 	bl	800f6cc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010e64:	480c      	ldr	r0, [pc, #48]	@ (8010e98 <prvInitialiseTaskLists+0x6c>)
 8010e66:	f7fe fc31 	bl	800f6cc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010e6a:	480c      	ldr	r0, [pc, #48]	@ (8010e9c <prvInitialiseTaskLists+0x70>)
 8010e6c:	f7fe fc2e 	bl	800f6cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010e70:	480b      	ldr	r0, [pc, #44]	@ (8010ea0 <prvInitialiseTaskLists+0x74>)
 8010e72:	f7fe fc2b 	bl	800f6cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010e76:	4b0b      	ldr	r3, [pc, #44]	@ (8010ea4 <prvInitialiseTaskLists+0x78>)
 8010e78:	4a05      	ldr	r2, [pc, #20]	@ (8010e90 <prvInitialiseTaskLists+0x64>)
 8010e7a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010e7c:	4b0a      	ldr	r3, [pc, #40]	@ (8010ea8 <prvInitialiseTaskLists+0x7c>)
 8010e7e:	4a05      	ldr	r2, [pc, #20]	@ (8010e94 <prvInitialiseTaskLists+0x68>)
 8010e80:	601a      	str	r2, [r3, #0]
}
 8010e82:	bf00      	nop
 8010e84:	3708      	adds	r7, #8
 8010e86:	46bd      	mov	sp, r7
 8010e88:	bd80      	pop	{r7, pc}
 8010e8a:	bf00      	nop
 8010e8c:	200028a8 	.word	0x200028a8
 8010e90:	20002d08 	.word	0x20002d08
 8010e94:	20002d1c 	.word	0x20002d1c
 8010e98:	20002d38 	.word	0x20002d38
 8010e9c:	20002d4c 	.word	0x20002d4c
 8010ea0:	20002d64 	.word	0x20002d64
 8010ea4:	20002d30 	.word	0x20002d30
 8010ea8:	20002d34 	.word	0x20002d34

08010eac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8010eac:	b580      	push	{r7, lr}
 8010eae:	b082      	sub	sp, #8
 8010eb0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010eb2:	e019      	b.n	8010ee8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8010eb4:	f000 fdfa 	bl	8011aac <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010eb8:	4b10      	ldr	r3, [pc, #64]	@ (8010efc <prvCheckTasksWaitingTermination+0x50>)
 8010eba:	68db      	ldr	r3, [r3, #12]
 8010ebc:	68db      	ldr	r3, [r3, #12]
 8010ebe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010ec0:	687b      	ldr	r3, [r7, #4]
 8010ec2:	3304      	adds	r3, #4
 8010ec4:	4618      	mov	r0, r3
 8010ec6:	f7fe fc8b 	bl	800f7e0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8010eca:	4b0d      	ldr	r3, [pc, #52]	@ (8010f00 <prvCheckTasksWaitingTermination+0x54>)
 8010ecc:	681b      	ldr	r3, [r3, #0]
 8010ece:	3b01      	subs	r3, #1
 8010ed0:	4a0b      	ldr	r2, [pc, #44]	@ (8010f00 <prvCheckTasksWaitingTermination+0x54>)
 8010ed2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8010f04 <prvCheckTasksWaitingTermination+0x58>)
 8010ed6:	681b      	ldr	r3, [r3, #0]
 8010ed8:	3b01      	subs	r3, #1
 8010eda:	4a0a      	ldr	r2, [pc, #40]	@ (8010f04 <prvCheckTasksWaitingTermination+0x58>)
 8010edc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8010ede:	f000 fe17 	bl	8011b10 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010ee2:	6878      	ldr	r0, [r7, #4]
 8010ee4:	f000 f810 	bl	8010f08 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010ee8:	4b06      	ldr	r3, [pc, #24]	@ (8010f04 <prvCheckTasksWaitingTermination+0x58>)
 8010eea:	681b      	ldr	r3, [r3, #0]
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d1e1      	bne.n	8010eb4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010ef0:	bf00      	nop
 8010ef2:	bf00      	nop
 8010ef4:	3708      	adds	r7, #8
 8010ef6:	46bd      	mov	sp, r7
 8010ef8:	bd80      	pop	{r7, pc}
 8010efa:	bf00      	nop
 8010efc:	20002d4c 	.word	0x20002d4c
 8010f00:	20002d78 	.word	0x20002d78
 8010f04:	20002d60 	.word	0x20002d60

08010f08 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010f08:	b580      	push	{r7, lr}
 8010f0a:	b084      	sub	sp, #16
 8010f0c:	af00      	add	r7, sp, #0
 8010f0e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8010f10:	687b      	ldr	r3, [r7, #4]
 8010f12:	3354      	adds	r3, #84	@ 0x54
 8010f14:	4618      	mov	r0, r3
 8010f16:	f001 fe57 	bl	8012bc8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010f1a:	687b      	ldr	r3, [r7, #4]
 8010f1c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010f20:	2b00      	cmp	r3, #0
 8010f22:	d108      	bne.n	8010f36 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010f28:	4618      	mov	r0, r3
 8010f2a:	f000 ffb5 	bl	8011e98 <vPortFree>
				vPortFree( pxTCB );
 8010f2e:	6878      	ldr	r0, [r7, #4]
 8010f30:	f000 ffb2 	bl	8011e98 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010f34:	e019      	b.n	8010f6a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010f36:	687b      	ldr	r3, [r7, #4]
 8010f38:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010f3c:	2b01      	cmp	r3, #1
 8010f3e:	d103      	bne.n	8010f48 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8010f40:	6878      	ldr	r0, [r7, #4]
 8010f42:	f000 ffa9 	bl	8011e98 <vPortFree>
	}
 8010f46:	e010      	b.n	8010f6a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010f4e:	2b02      	cmp	r3, #2
 8010f50:	d00b      	beq.n	8010f6a <prvDeleteTCB+0x62>
	__asm volatile
 8010f52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f56:	f383 8811 	msr	BASEPRI, r3
 8010f5a:	f3bf 8f6f 	isb	sy
 8010f5e:	f3bf 8f4f 	dsb	sy
 8010f62:	60fb      	str	r3, [r7, #12]
}
 8010f64:	bf00      	nop
 8010f66:	bf00      	nop
 8010f68:	e7fd      	b.n	8010f66 <prvDeleteTCB+0x5e>
	}
 8010f6a:	bf00      	nop
 8010f6c:	3710      	adds	r7, #16
 8010f6e:	46bd      	mov	sp, r7
 8010f70:	bd80      	pop	{r7, pc}
	...

08010f74 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010f74:	b480      	push	{r7}
 8010f76:	b083      	sub	sp, #12
 8010f78:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010f7a:	4b0c      	ldr	r3, [pc, #48]	@ (8010fac <prvResetNextTaskUnblockTime+0x38>)
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	681b      	ldr	r3, [r3, #0]
 8010f80:	2b00      	cmp	r3, #0
 8010f82:	d104      	bne.n	8010f8e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010f84:	4b0a      	ldr	r3, [pc, #40]	@ (8010fb0 <prvResetNextTaskUnblockTime+0x3c>)
 8010f86:	f04f 32ff 	mov.w	r2, #4294967295
 8010f8a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8010f8c:	e008      	b.n	8010fa0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010f8e:	4b07      	ldr	r3, [pc, #28]	@ (8010fac <prvResetNextTaskUnblockTime+0x38>)
 8010f90:	681b      	ldr	r3, [r3, #0]
 8010f92:	68db      	ldr	r3, [r3, #12]
 8010f94:	68db      	ldr	r3, [r3, #12]
 8010f96:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8010f98:	687b      	ldr	r3, [r7, #4]
 8010f9a:	685b      	ldr	r3, [r3, #4]
 8010f9c:	4a04      	ldr	r2, [pc, #16]	@ (8010fb0 <prvResetNextTaskUnblockTime+0x3c>)
 8010f9e:	6013      	str	r3, [r2, #0]
}
 8010fa0:	bf00      	nop
 8010fa2:	370c      	adds	r7, #12
 8010fa4:	46bd      	mov	sp, r7
 8010fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010faa:	4770      	bx	lr
 8010fac:	20002d30 	.word	0x20002d30
 8010fb0:	20002d98 	.word	0x20002d98

08010fb4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010fb4:	b480      	push	{r7}
 8010fb6:	b083      	sub	sp, #12
 8010fb8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8010fba:	4b0b      	ldr	r3, [pc, #44]	@ (8010fe8 <xTaskGetSchedulerState+0x34>)
 8010fbc:	681b      	ldr	r3, [r3, #0]
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	d102      	bne.n	8010fc8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010fc2:	2301      	movs	r3, #1
 8010fc4:	607b      	str	r3, [r7, #4]
 8010fc6:	e008      	b.n	8010fda <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010fc8:	4b08      	ldr	r3, [pc, #32]	@ (8010fec <xTaskGetSchedulerState+0x38>)
 8010fca:	681b      	ldr	r3, [r3, #0]
 8010fcc:	2b00      	cmp	r3, #0
 8010fce:	d102      	bne.n	8010fd6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010fd0:	2302      	movs	r3, #2
 8010fd2:	607b      	str	r3, [r7, #4]
 8010fd4:	e001      	b.n	8010fda <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8010fd6:	2300      	movs	r3, #0
 8010fd8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8010fda:	687b      	ldr	r3, [r7, #4]
	}
 8010fdc:	4618      	mov	r0, r3
 8010fde:	370c      	adds	r7, #12
 8010fe0:	46bd      	mov	sp, r7
 8010fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fe6:	4770      	bx	lr
 8010fe8:	20002d84 	.word	0x20002d84
 8010fec:	20002da0 	.word	0x20002da0

08010ff0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010ff0:	b580      	push	{r7, lr}
 8010ff2:	b086      	sub	sp, #24
 8010ff4:	af00      	add	r7, sp, #0
 8010ff6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8010ffc:	2300      	movs	r3, #0
 8010ffe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011000:	687b      	ldr	r3, [r7, #4]
 8011002:	2b00      	cmp	r3, #0
 8011004:	d058      	beq.n	80110b8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8011006:	4b2f      	ldr	r3, [pc, #188]	@ (80110c4 <xTaskPriorityDisinherit+0xd4>)
 8011008:	681b      	ldr	r3, [r3, #0]
 801100a:	693a      	ldr	r2, [r7, #16]
 801100c:	429a      	cmp	r2, r3
 801100e:	d00b      	beq.n	8011028 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8011010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011014:	f383 8811 	msr	BASEPRI, r3
 8011018:	f3bf 8f6f 	isb	sy
 801101c:	f3bf 8f4f 	dsb	sy
 8011020:	60fb      	str	r3, [r7, #12]
}
 8011022:	bf00      	nop
 8011024:	bf00      	nop
 8011026:	e7fd      	b.n	8011024 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8011028:	693b      	ldr	r3, [r7, #16]
 801102a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801102c:	2b00      	cmp	r3, #0
 801102e:	d10b      	bne.n	8011048 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8011030:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011034:	f383 8811 	msr	BASEPRI, r3
 8011038:	f3bf 8f6f 	isb	sy
 801103c:	f3bf 8f4f 	dsb	sy
 8011040:	60bb      	str	r3, [r7, #8]
}
 8011042:	bf00      	nop
 8011044:	bf00      	nop
 8011046:	e7fd      	b.n	8011044 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8011048:	693b      	ldr	r3, [r7, #16]
 801104a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801104c:	1e5a      	subs	r2, r3, #1
 801104e:	693b      	ldr	r3, [r7, #16]
 8011050:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8011052:	693b      	ldr	r3, [r7, #16]
 8011054:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011056:	693b      	ldr	r3, [r7, #16]
 8011058:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801105a:	429a      	cmp	r2, r3
 801105c:	d02c      	beq.n	80110b8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801105e:	693b      	ldr	r3, [r7, #16]
 8011060:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011062:	2b00      	cmp	r3, #0
 8011064:	d128      	bne.n	80110b8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011066:	693b      	ldr	r3, [r7, #16]
 8011068:	3304      	adds	r3, #4
 801106a:	4618      	mov	r0, r3
 801106c:	f7fe fbb8 	bl	800f7e0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011070:	693b      	ldr	r3, [r7, #16]
 8011072:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8011074:	693b      	ldr	r3, [r7, #16]
 8011076:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011078:	693b      	ldr	r3, [r7, #16]
 801107a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801107c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8011080:	693b      	ldr	r3, [r7, #16]
 8011082:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8011084:	693b      	ldr	r3, [r7, #16]
 8011086:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011088:	4b0f      	ldr	r3, [pc, #60]	@ (80110c8 <xTaskPriorityDisinherit+0xd8>)
 801108a:	681b      	ldr	r3, [r3, #0]
 801108c:	429a      	cmp	r2, r3
 801108e:	d903      	bls.n	8011098 <xTaskPriorityDisinherit+0xa8>
 8011090:	693b      	ldr	r3, [r7, #16]
 8011092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011094:	4a0c      	ldr	r2, [pc, #48]	@ (80110c8 <xTaskPriorityDisinherit+0xd8>)
 8011096:	6013      	str	r3, [r2, #0]
 8011098:	693b      	ldr	r3, [r7, #16]
 801109a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801109c:	4613      	mov	r3, r2
 801109e:	009b      	lsls	r3, r3, #2
 80110a0:	4413      	add	r3, r2
 80110a2:	009b      	lsls	r3, r3, #2
 80110a4:	4a09      	ldr	r2, [pc, #36]	@ (80110cc <xTaskPriorityDisinherit+0xdc>)
 80110a6:	441a      	add	r2, r3
 80110a8:	693b      	ldr	r3, [r7, #16]
 80110aa:	3304      	adds	r3, #4
 80110ac:	4619      	mov	r1, r3
 80110ae:	4610      	mov	r0, r2
 80110b0:	f7fe fb39 	bl	800f726 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80110b4:	2301      	movs	r3, #1
 80110b6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80110b8:	697b      	ldr	r3, [r7, #20]
	}
 80110ba:	4618      	mov	r0, r3
 80110bc:	3718      	adds	r7, #24
 80110be:	46bd      	mov	sp, r7
 80110c0:	bd80      	pop	{r7, pc}
 80110c2:	bf00      	nop
 80110c4:	200028a4 	.word	0x200028a4
 80110c8:	20002d80 	.word	0x20002d80
 80110cc:	200028a8 	.word	0x200028a8

080110d0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80110d0:	b580      	push	{r7, lr}
 80110d2:	b084      	sub	sp, #16
 80110d4:	af00      	add	r7, sp, #0
 80110d6:	6078      	str	r0, [r7, #4]
 80110d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80110da:	4b21      	ldr	r3, [pc, #132]	@ (8011160 <prvAddCurrentTaskToDelayedList+0x90>)
 80110dc:	681b      	ldr	r3, [r3, #0]
 80110de:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80110e0:	4b20      	ldr	r3, [pc, #128]	@ (8011164 <prvAddCurrentTaskToDelayedList+0x94>)
 80110e2:	681b      	ldr	r3, [r3, #0]
 80110e4:	3304      	adds	r3, #4
 80110e6:	4618      	mov	r0, r3
 80110e8:	f7fe fb7a 	bl	800f7e0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80110ec:	687b      	ldr	r3, [r7, #4]
 80110ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80110f2:	d10a      	bne.n	801110a <prvAddCurrentTaskToDelayedList+0x3a>
 80110f4:	683b      	ldr	r3, [r7, #0]
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	d007      	beq.n	801110a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80110fa:	4b1a      	ldr	r3, [pc, #104]	@ (8011164 <prvAddCurrentTaskToDelayedList+0x94>)
 80110fc:	681b      	ldr	r3, [r3, #0]
 80110fe:	3304      	adds	r3, #4
 8011100:	4619      	mov	r1, r3
 8011102:	4819      	ldr	r0, [pc, #100]	@ (8011168 <prvAddCurrentTaskToDelayedList+0x98>)
 8011104:	f7fe fb0f 	bl	800f726 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011108:	e026      	b.n	8011158 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801110a:	68fa      	ldr	r2, [r7, #12]
 801110c:	687b      	ldr	r3, [r7, #4]
 801110e:	4413      	add	r3, r2
 8011110:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011112:	4b14      	ldr	r3, [pc, #80]	@ (8011164 <prvAddCurrentTaskToDelayedList+0x94>)
 8011114:	681b      	ldr	r3, [r3, #0]
 8011116:	68ba      	ldr	r2, [r7, #8]
 8011118:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801111a:	68ba      	ldr	r2, [r7, #8]
 801111c:	68fb      	ldr	r3, [r7, #12]
 801111e:	429a      	cmp	r2, r3
 8011120:	d209      	bcs.n	8011136 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011122:	4b12      	ldr	r3, [pc, #72]	@ (801116c <prvAddCurrentTaskToDelayedList+0x9c>)
 8011124:	681a      	ldr	r2, [r3, #0]
 8011126:	4b0f      	ldr	r3, [pc, #60]	@ (8011164 <prvAddCurrentTaskToDelayedList+0x94>)
 8011128:	681b      	ldr	r3, [r3, #0]
 801112a:	3304      	adds	r3, #4
 801112c:	4619      	mov	r1, r3
 801112e:	4610      	mov	r0, r2
 8011130:	f7fe fb1d 	bl	800f76e <vListInsert>
}
 8011134:	e010      	b.n	8011158 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011136:	4b0e      	ldr	r3, [pc, #56]	@ (8011170 <prvAddCurrentTaskToDelayedList+0xa0>)
 8011138:	681a      	ldr	r2, [r3, #0]
 801113a:	4b0a      	ldr	r3, [pc, #40]	@ (8011164 <prvAddCurrentTaskToDelayedList+0x94>)
 801113c:	681b      	ldr	r3, [r3, #0]
 801113e:	3304      	adds	r3, #4
 8011140:	4619      	mov	r1, r3
 8011142:	4610      	mov	r0, r2
 8011144:	f7fe fb13 	bl	800f76e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011148:	4b0a      	ldr	r3, [pc, #40]	@ (8011174 <prvAddCurrentTaskToDelayedList+0xa4>)
 801114a:	681b      	ldr	r3, [r3, #0]
 801114c:	68ba      	ldr	r2, [r7, #8]
 801114e:	429a      	cmp	r2, r3
 8011150:	d202      	bcs.n	8011158 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8011152:	4a08      	ldr	r2, [pc, #32]	@ (8011174 <prvAddCurrentTaskToDelayedList+0xa4>)
 8011154:	68bb      	ldr	r3, [r7, #8]
 8011156:	6013      	str	r3, [r2, #0]
}
 8011158:	bf00      	nop
 801115a:	3710      	adds	r7, #16
 801115c:	46bd      	mov	sp, r7
 801115e:	bd80      	pop	{r7, pc}
 8011160:	20002d7c 	.word	0x20002d7c
 8011164:	200028a4 	.word	0x200028a4
 8011168:	20002d64 	.word	0x20002d64
 801116c:	20002d34 	.word	0x20002d34
 8011170:	20002d30 	.word	0x20002d30
 8011174:	20002d98 	.word	0x20002d98

08011178 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8011178:	b580      	push	{r7, lr}
 801117a:	b08a      	sub	sp, #40	@ 0x28
 801117c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801117e:	2300      	movs	r3, #0
 8011180:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8011182:	f000 fb13 	bl	80117ac <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8011186:	4b1d      	ldr	r3, [pc, #116]	@ (80111fc <xTimerCreateTimerTask+0x84>)
 8011188:	681b      	ldr	r3, [r3, #0]
 801118a:	2b00      	cmp	r3, #0
 801118c:	d021      	beq.n	80111d2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801118e:	2300      	movs	r3, #0
 8011190:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8011192:	2300      	movs	r3, #0
 8011194:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8011196:	1d3a      	adds	r2, r7, #4
 8011198:	f107 0108 	add.w	r1, r7, #8
 801119c:	f107 030c 	add.w	r3, r7, #12
 80111a0:	4618      	mov	r0, r3
 80111a2:	f7fe fa79 	bl	800f698 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80111a6:	6879      	ldr	r1, [r7, #4]
 80111a8:	68bb      	ldr	r3, [r7, #8]
 80111aa:	68fa      	ldr	r2, [r7, #12]
 80111ac:	9202      	str	r2, [sp, #8]
 80111ae:	9301      	str	r3, [sp, #4]
 80111b0:	2302      	movs	r3, #2
 80111b2:	9300      	str	r3, [sp, #0]
 80111b4:	2300      	movs	r3, #0
 80111b6:	460a      	mov	r2, r1
 80111b8:	4911      	ldr	r1, [pc, #68]	@ (8011200 <xTimerCreateTimerTask+0x88>)
 80111ba:	4812      	ldr	r0, [pc, #72]	@ (8011204 <xTimerCreateTimerTask+0x8c>)
 80111bc:	f7ff f834 	bl	8010228 <xTaskCreateStatic>
 80111c0:	4603      	mov	r3, r0
 80111c2:	4a11      	ldr	r2, [pc, #68]	@ (8011208 <xTimerCreateTimerTask+0x90>)
 80111c4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80111c6:	4b10      	ldr	r3, [pc, #64]	@ (8011208 <xTimerCreateTimerTask+0x90>)
 80111c8:	681b      	ldr	r3, [r3, #0]
 80111ca:	2b00      	cmp	r3, #0
 80111cc:	d001      	beq.n	80111d2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80111ce:	2301      	movs	r3, #1
 80111d0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80111d2:	697b      	ldr	r3, [r7, #20]
 80111d4:	2b00      	cmp	r3, #0
 80111d6:	d10b      	bne.n	80111f0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80111d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111dc:	f383 8811 	msr	BASEPRI, r3
 80111e0:	f3bf 8f6f 	isb	sy
 80111e4:	f3bf 8f4f 	dsb	sy
 80111e8:	613b      	str	r3, [r7, #16]
}
 80111ea:	bf00      	nop
 80111ec:	bf00      	nop
 80111ee:	e7fd      	b.n	80111ec <xTimerCreateTimerTask+0x74>
	return xReturn;
 80111f0:	697b      	ldr	r3, [r7, #20]
}
 80111f2:	4618      	mov	r0, r3
 80111f4:	3718      	adds	r7, #24
 80111f6:	46bd      	mov	sp, r7
 80111f8:	bd80      	pop	{r7, pc}
 80111fa:	bf00      	nop
 80111fc:	20002dd4 	.word	0x20002dd4
 8011200:	08014ba4 	.word	0x08014ba4
 8011204:	08011345 	.word	0x08011345
 8011208:	20002dd8 	.word	0x20002dd8

0801120c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 801120c:	b580      	push	{r7, lr}
 801120e:	b08a      	sub	sp, #40	@ 0x28
 8011210:	af00      	add	r7, sp, #0
 8011212:	60f8      	str	r0, [r7, #12]
 8011214:	60b9      	str	r1, [r7, #8]
 8011216:	607a      	str	r2, [r7, #4]
 8011218:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801121a:	2300      	movs	r3, #0
 801121c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801121e:	68fb      	ldr	r3, [r7, #12]
 8011220:	2b00      	cmp	r3, #0
 8011222:	d10b      	bne.n	801123c <xTimerGenericCommand+0x30>
	__asm volatile
 8011224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011228:	f383 8811 	msr	BASEPRI, r3
 801122c:	f3bf 8f6f 	isb	sy
 8011230:	f3bf 8f4f 	dsb	sy
 8011234:	623b      	str	r3, [r7, #32]
}
 8011236:	bf00      	nop
 8011238:	bf00      	nop
 801123a:	e7fd      	b.n	8011238 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 801123c:	4b19      	ldr	r3, [pc, #100]	@ (80112a4 <xTimerGenericCommand+0x98>)
 801123e:	681b      	ldr	r3, [r3, #0]
 8011240:	2b00      	cmp	r3, #0
 8011242:	d02a      	beq.n	801129a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8011244:	68bb      	ldr	r3, [r7, #8]
 8011246:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 801124c:	68fb      	ldr	r3, [r7, #12]
 801124e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8011250:	68bb      	ldr	r3, [r7, #8]
 8011252:	2b05      	cmp	r3, #5
 8011254:	dc18      	bgt.n	8011288 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8011256:	f7ff fead 	bl	8010fb4 <xTaskGetSchedulerState>
 801125a:	4603      	mov	r3, r0
 801125c:	2b02      	cmp	r3, #2
 801125e:	d109      	bne.n	8011274 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8011260:	4b10      	ldr	r3, [pc, #64]	@ (80112a4 <xTimerGenericCommand+0x98>)
 8011262:	6818      	ldr	r0, [r3, #0]
 8011264:	f107 0110 	add.w	r1, r7, #16
 8011268:	2300      	movs	r3, #0
 801126a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801126c:	f7fe fbec 	bl	800fa48 <xQueueGenericSend>
 8011270:	6278      	str	r0, [r7, #36]	@ 0x24
 8011272:	e012      	b.n	801129a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8011274:	4b0b      	ldr	r3, [pc, #44]	@ (80112a4 <xTimerGenericCommand+0x98>)
 8011276:	6818      	ldr	r0, [r3, #0]
 8011278:	f107 0110 	add.w	r1, r7, #16
 801127c:	2300      	movs	r3, #0
 801127e:	2200      	movs	r2, #0
 8011280:	f7fe fbe2 	bl	800fa48 <xQueueGenericSend>
 8011284:	6278      	str	r0, [r7, #36]	@ 0x24
 8011286:	e008      	b.n	801129a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8011288:	4b06      	ldr	r3, [pc, #24]	@ (80112a4 <xTimerGenericCommand+0x98>)
 801128a:	6818      	ldr	r0, [r3, #0]
 801128c:	f107 0110 	add.w	r1, r7, #16
 8011290:	2300      	movs	r3, #0
 8011292:	683a      	ldr	r2, [r7, #0]
 8011294:	f7fe fcda 	bl	800fc4c <xQueueGenericSendFromISR>
 8011298:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801129a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801129c:	4618      	mov	r0, r3
 801129e:	3728      	adds	r7, #40	@ 0x28
 80112a0:	46bd      	mov	sp, r7
 80112a2:	bd80      	pop	{r7, pc}
 80112a4:	20002dd4 	.word	0x20002dd4

080112a8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80112a8:	b580      	push	{r7, lr}
 80112aa:	b088      	sub	sp, #32
 80112ac:	af02      	add	r7, sp, #8
 80112ae:	6078      	str	r0, [r7, #4]
 80112b0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80112b2:	4b23      	ldr	r3, [pc, #140]	@ (8011340 <prvProcessExpiredTimer+0x98>)
 80112b4:	681b      	ldr	r3, [r3, #0]
 80112b6:	68db      	ldr	r3, [r3, #12]
 80112b8:	68db      	ldr	r3, [r3, #12]
 80112ba:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80112bc:	697b      	ldr	r3, [r7, #20]
 80112be:	3304      	adds	r3, #4
 80112c0:	4618      	mov	r0, r3
 80112c2:	f7fe fa8d 	bl	800f7e0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80112c6:	697b      	ldr	r3, [r7, #20]
 80112c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80112cc:	f003 0304 	and.w	r3, r3, #4
 80112d0:	2b00      	cmp	r3, #0
 80112d2:	d023      	beq.n	801131c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80112d4:	697b      	ldr	r3, [r7, #20]
 80112d6:	699a      	ldr	r2, [r3, #24]
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	18d1      	adds	r1, r2, r3
 80112dc:	687b      	ldr	r3, [r7, #4]
 80112de:	683a      	ldr	r2, [r7, #0]
 80112e0:	6978      	ldr	r0, [r7, #20]
 80112e2:	f000 f8d5 	bl	8011490 <prvInsertTimerInActiveList>
 80112e6:	4603      	mov	r3, r0
 80112e8:	2b00      	cmp	r3, #0
 80112ea:	d020      	beq.n	801132e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80112ec:	2300      	movs	r3, #0
 80112ee:	9300      	str	r3, [sp, #0]
 80112f0:	2300      	movs	r3, #0
 80112f2:	687a      	ldr	r2, [r7, #4]
 80112f4:	2100      	movs	r1, #0
 80112f6:	6978      	ldr	r0, [r7, #20]
 80112f8:	f7ff ff88 	bl	801120c <xTimerGenericCommand>
 80112fc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80112fe:	693b      	ldr	r3, [r7, #16]
 8011300:	2b00      	cmp	r3, #0
 8011302:	d114      	bne.n	801132e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8011304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011308:	f383 8811 	msr	BASEPRI, r3
 801130c:	f3bf 8f6f 	isb	sy
 8011310:	f3bf 8f4f 	dsb	sy
 8011314:	60fb      	str	r3, [r7, #12]
}
 8011316:	bf00      	nop
 8011318:	bf00      	nop
 801131a:	e7fd      	b.n	8011318 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801131c:	697b      	ldr	r3, [r7, #20]
 801131e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011322:	f023 0301 	bic.w	r3, r3, #1
 8011326:	b2da      	uxtb	r2, r3
 8011328:	697b      	ldr	r3, [r7, #20]
 801132a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801132e:	697b      	ldr	r3, [r7, #20]
 8011330:	6a1b      	ldr	r3, [r3, #32]
 8011332:	6978      	ldr	r0, [r7, #20]
 8011334:	4798      	blx	r3
}
 8011336:	bf00      	nop
 8011338:	3718      	adds	r7, #24
 801133a:	46bd      	mov	sp, r7
 801133c:	bd80      	pop	{r7, pc}
 801133e:	bf00      	nop
 8011340:	20002dcc 	.word	0x20002dcc

08011344 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8011344:	b580      	push	{r7, lr}
 8011346:	b084      	sub	sp, #16
 8011348:	af00      	add	r7, sp, #0
 801134a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801134c:	f107 0308 	add.w	r3, r7, #8
 8011350:	4618      	mov	r0, r3
 8011352:	f000 f859 	bl	8011408 <prvGetNextExpireTime>
 8011356:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8011358:	68bb      	ldr	r3, [r7, #8]
 801135a:	4619      	mov	r1, r3
 801135c:	68f8      	ldr	r0, [r7, #12]
 801135e:	f000 f805 	bl	801136c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8011362:	f000 f8d7 	bl	8011514 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011366:	bf00      	nop
 8011368:	e7f0      	b.n	801134c <prvTimerTask+0x8>
	...

0801136c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 801136c:	b580      	push	{r7, lr}
 801136e:	b084      	sub	sp, #16
 8011370:	af00      	add	r7, sp, #0
 8011372:	6078      	str	r0, [r7, #4]
 8011374:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8011376:	f7ff fa05 	bl	8010784 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801137a:	f107 0308 	add.w	r3, r7, #8
 801137e:	4618      	mov	r0, r3
 8011380:	f000 f866 	bl	8011450 <prvSampleTimeNow>
 8011384:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8011386:	68bb      	ldr	r3, [r7, #8]
 8011388:	2b00      	cmp	r3, #0
 801138a:	d130      	bne.n	80113ee <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801138c:	683b      	ldr	r3, [r7, #0]
 801138e:	2b00      	cmp	r3, #0
 8011390:	d10a      	bne.n	80113a8 <prvProcessTimerOrBlockTask+0x3c>
 8011392:	687a      	ldr	r2, [r7, #4]
 8011394:	68fb      	ldr	r3, [r7, #12]
 8011396:	429a      	cmp	r2, r3
 8011398:	d806      	bhi.n	80113a8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801139a:	f7ff fa01 	bl	80107a0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801139e:	68f9      	ldr	r1, [r7, #12]
 80113a0:	6878      	ldr	r0, [r7, #4]
 80113a2:	f7ff ff81 	bl	80112a8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80113a6:	e024      	b.n	80113f2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80113a8:	683b      	ldr	r3, [r7, #0]
 80113aa:	2b00      	cmp	r3, #0
 80113ac:	d008      	beq.n	80113c0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80113ae:	4b13      	ldr	r3, [pc, #76]	@ (80113fc <prvProcessTimerOrBlockTask+0x90>)
 80113b0:	681b      	ldr	r3, [r3, #0]
 80113b2:	681b      	ldr	r3, [r3, #0]
 80113b4:	2b00      	cmp	r3, #0
 80113b6:	d101      	bne.n	80113bc <prvProcessTimerOrBlockTask+0x50>
 80113b8:	2301      	movs	r3, #1
 80113ba:	e000      	b.n	80113be <prvProcessTimerOrBlockTask+0x52>
 80113bc:	2300      	movs	r3, #0
 80113be:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80113c0:	4b0f      	ldr	r3, [pc, #60]	@ (8011400 <prvProcessTimerOrBlockTask+0x94>)
 80113c2:	6818      	ldr	r0, [r3, #0]
 80113c4:	687a      	ldr	r2, [r7, #4]
 80113c6:	68fb      	ldr	r3, [r7, #12]
 80113c8:	1ad3      	subs	r3, r2, r3
 80113ca:	683a      	ldr	r2, [r7, #0]
 80113cc:	4619      	mov	r1, r3
 80113ce:	f7fe fef7 	bl	80101c0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80113d2:	f7ff f9e5 	bl	80107a0 <xTaskResumeAll>
 80113d6:	4603      	mov	r3, r0
 80113d8:	2b00      	cmp	r3, #0
 80113da:	d10a      	bne.n	80113f2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80113dc:	4b09      	ldr	r3, [pc, #36]	@ (8011404 <prvProcessTimerOrBlockTask+0x98>)
 80113de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80113e2:	601a      	str	r2, [r3, #0]
 80113e4:	f3bf 8f4f 	dsb	sy
 80113e8:	f3bf 8f6f 	isb	sy
}
 80113ec:	e001      	b.n	80113f2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80113ee:	f7ff f9d7 	bl	80107a0 <xTaskResumeAll>
}
 80113f2:	bf00      	nop
 80113f4:	3710      	adds	r7, #16
 80113f6:	46bd      	mov	sp, r7
 80113f8:	bd80      	pop	{r7, pc}
 80113fa:	bf00      	nop
 80113fc:	20002dd0 	.word	0x20002dd0
 8011400:	20002dd4 	.word	0x20002dd4
 8011404:	e000ed04 	.word	0xe000ed04

08011408 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8011408:	b480      	push	{r7}
 801140a:	b085      	sub	sp, #20
 801140c:	af00      	add	r7, sp, #0
 801140e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8011410:	4b0e      	ldr	r3, [pc, #56]	@ (801144c <prvGetNextExpireTime+0x44>)
 8011412:	681b      	ldr	r3, [r3, #0]
 8011414:	681b      	ldr	r3, [r3, #0]
 8011416:	2b00      	cmp	r3, #0
 8011418:	d101      	bne.n	801141e <prvGetNextExpireTime+0x16>
 801141a:	2201      	movs	r2, #1
 801141c:	e000      	b.n	8011420 <prvGetNextExpireTime+0x18>
 801141e:	2200      	movs	r2, #0
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	681b      	ldr	r3, [r3, #0]
 8011428:	2b00      	cmp	r3, #0
 801142a:	d105      	bne.n	8011438 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801142c:	4b07      	ldr	r3, [pc, #28]	@ (801144c <prvGetNextExpireTime+0x44>)
 801142e:	681b      	ldr	r3, [r3, #0]
 8011430:	68db      	ldr	r3, [r3, #12]
 8011432:	681b      	ldr	r3, [r3, #0]
 8011434:	60fb      	str	r3, [r7, #12]
 8011436:	e001      	b.n	801143c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8011438:	2300      	movs	r3, #0
 801143a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 801143c:	68fb      	ldr	r3, [r7, #12]
}
 801143e:	4618      	mov	r0, r3
 8011440:	3714      	adds	r7, #20
 8011442:	46bd      	mov	sp, r7
 8011444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011448:	4770      	bx	lr
 801144a:	bf00      	nop
 801144c:	20002dcc 	.word	0x20002dcc

08011450 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8011450:	b580      	push	{r7, lr}
 8011452:	b084      	sub	sp, #16
 8011454:	af00      	add	r7, sp, #0
 8011456:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8011458:	f7ff fa40 	bl	80108dc <xTaskGetTickCount>
 801145c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801145e:	4b0b      	ldr	r3, [pc, #44]	@ (801148c <prvSampleTimeNow+0x3c>)
 8011460:	681b      	ldr	r3, [r3, #0]
 8011462:	68fa      	ldr	r2, [r7, #12]
 8011464:	429a      	cmp	r2, r3
 8011466:	d205      	bcs.n	8011474 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8011468:	f000 f93a 	bl	80116e0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	2201      	movs	r2, #1
 8011470:	601a      	str	r2, [r3, #0]
 8011472:	e002      	b.n	801147a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8011474:	687b      	ldr	r3, [r7, #4]
 8011476:	2200      	movs	r2, #0
 8011478:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801147a:	4a04      	ldr	r2, [pc, #16]	@ (801148c <prvSampleTimeNow+0x3c>)
 801147c:	68fb      	ldr	r3, [r7, #12]
 801147e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8011480:	68fb      	ldr	r3, [r7, #12]
}
 8011482:	4618      	mov	r0, r3
 8011484:	3710      	adds	r7, #16
 8011486:	46bd      	mov	sp, r7
 8011488:	bd80      	pop	{r7, pc}
 801148a:	bf00      	nop
 801148c:	20002ddc 	.word	0x20002ddc

08011490 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8011490:	b580      	push	{r7, lr}
 8011492:	b086      	sub	sp, #24
 8011494:	af00      	add	r7, sp, #0
 8011496:	60f8      	str	r0, [r7, #12]
 8011498:	60b9      	str	r1, [r7, #8]
 801149a:	607a      	str	r2, [r7, #4]
 801149c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801149e:	2300      	movs	r3, #0
 80114a0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80114a2:	68fb      	ldr	r3, [r7, #12]
 80114a4:	68ba      	ldr	r2, [r7, #8]
 80114a6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80114a8:	68fb      	ldr	r3, [r7, #12]
 80114aa:	68fa      	ldr	r2, [r7, #12]
 80114ac:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80114ae:	68ba      	ldr	r2, [r7, #8]
 80114b0:	687b      	ldr	r3, [r7, #4]
 80114b2:	429a      	cmp	r2, r3
 80114b4:	d812      	bhi.n	80114dc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80114b6:	687a      	ldr	r2, [r7, #4]
 80114b8:	683b      	ldr	r3, [r7, #0]
 80114ba:	1ad2      	subs	r2, r2, r3
 80114bc:	68fb      	ldr	r3, [r7, #12]
 80114be:	699b      	ldr	r3, [r3, #24]
 80114c0:	429a      	cmp	r2, r3
 80114c2:	d302      	bcc.n	80114ca <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80114c4:	2301      	movs	r3, #1
 80114c6:	617b      	str	r3, [r7, #20]
 80114c8:	e01b      	b.n	8011502 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80114ca:	4b10      	ldr	r3, [pc, #64]	@ (801150c <prvInsertTimerInActiveList+0x7c>)
 80114cc:	681a      	ldr	r2, [r3, #0]
 80114ce:	68fb      	ldr	r3, [r7, #12]
 80114d0:	3304      	adds	r3, #4
 80114d2:	4619      	mov	r1, r3
 80114d4:	4610      	mov	r0, r2
 80114d6:	f7fe f94a 	bl	800f76e <vListInsert>
 80114da:	e012      	b.n	8011502 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80114dc:	687a      	ldr	r2, [r7, #4]
 80114de:	683b      	ldr	r3, [r7, #0]
 80114e0:	429a      	cmp	r2, r3
 80114e2:	d206      	bcs.n	80114f2 <prvInsertTimerInActiveList+0x62>
 80114e4:	68ba      	ldr	r2, [r7, #8]
 80114e6:	683b      	ldr	r3, [r7, #0]
 80114e8:	429a      	cmp	r2, r3
 80114ea:	d302      	bcc.n	80114f2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80114ec:	2301      	movs	r3, #1
 80114ee:	617b      	str	r3, [r7, #20]
 80114f0:	e007      	b.n	8011502 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80114f2:	4b07      	ldr	r3, [pc, #28]	@ (8011510 <prvInsertTimerInActiveList+0x80>)
 80114f4:	681a      	ldr	r2, [r3, #0]
 80114f6:	68fb      	ldr	r3, [r7, #12]
 80114f8:	3304      	adds	r3, #4
 80114fa:	4619      	mov	r1, r3
 80114fc:	4610      	mov	r0, r2
 80114fe:	f7fe f936 	bl	800f76e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8011502:	697b      	ldr	r3, [r7, #20]
}
 8011504:	4618      	mov	r0, r3
 8011506:	3718      	adds	r7, #24
 8011508:	46bd      	mov	sp, r7
 801150a:	bd80      	pop	{r7, pc}
 801150c:	20002dd0 	.word	0x20002dd0
 8011510:	20002dcc 	.word	0x20002dcc

08011514 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8011514:	b580      	push	{r7, lr}
 8011516:	b08e      	sub	sp, #56	@ 0x38
 8011518:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801151a:	e0ce      	b.n	80116ba <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 801151c:	687b      	ldr	r3, [r7, #4]
 801151e:	2b00      	cmp	r3, #0
 8011520:	da19      	bge.n	8011556 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8011522:	1d3b      	adds	r3, r7, #4
 8011524:	3304      	adds	r3, #4
 8011526:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8011528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801152a:	2b00      	cmp	r3, #0
 801152c:	d10b      	bne.n	8011546 <prvProcessReceivedCommands+0x32>
	__asm volatile
 801152e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011532:	f383 8811 	msr	BASEPRI, r3
 8011536:	f3bf 8f6f 	isb	sy
 801153a:	f3bf 8f4f 	dsb	sy
 801153e:	61fb      	str	r3, [r7, #28]
}
 8011540:	bf00      	nop
 8011542:	bf00      	nop
 8011544:	e7fd      	b.n	8011542 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8011546:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011548:	681b      	ldr	r3, [r3, #0]
 801154a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801154c:	6850      	ldr	r0, [r2, #4]
 801154e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011550:	6892      	ldr	r2, [r2, #8]
 8011552:	4611      	mov	r1, r2
 8011554:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8011556:	687b      	ldr	r3, [r7, #4]
 8011558:	2b00      	cmp	r3, #0
 801155a:	f2c0 80ae 	blt.w	80116ba <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 801155e:	68fb      	ldr	r3, [r7, #12]
 8011560:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8011562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011564:	695b      	ldr	r3, [r3, #20]
 8011566:	2b00      	cmp	r3, #0
 8011568:	d004      	beq.n	8011574 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801156a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801156c:	3304      	adds	r3, #4
 801156e:	4618      	mov	r0, r3
 8011570:	f7fe f936 	bl	800f7e0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011574:	463b      	mov	r3, r7
 8011576:	4618      	mov	r0, r3
 8011578:	f7ff ff6a 	bl	8011450 <prvSampleTimeNow>
 801157c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 801157e:	687b      	ldr	r3, [r7, #4]
 8011580:	2b09      	cmp	r3, #9
 8011582:	f200 8097 	bhi.w	80116b4 <prvProcessReceivedCommands+0x1a0>
 8011586:	a201      	add	r2, pc, #4	@ (adr r2, 801158c <prvProcessReceivedCommands+0x78>)
 8011588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801158c:	080115b5 	.word	0x080115b5
 8011590:	080115b5 	.word	0x080115b5
 8011594:	080115b5 	.word	0x080115b5
 8011598:	0801162b 	.word	0x0801162b
 801159c:	0801163f 	.word	0x0801163f
 80115a0:	0801168b 	.word	0x0801168b
 80115a4:	080115b5 	.word	0x080115b5
 80115a8:	080115b5 	.word	0x080115b5
 80115ac:	0801162b 	.word	0x0801162b
 80115b0:	0801163f 	.word	0x0801163f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80115b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80115b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80115ba:	f043 0301 	orr.w	r3, r3, #1
 80115be:	b2da      	uxtb	r2, r3
 80115c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80115c2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80115c6:	68ba      	ldr	r2, [r7, #8]
 80115c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80115ca:	699b      	ldr	r3, [r3, #24]
 80115cc:	18d1      	adds	r1, r2, r3
 80115ce:	68bb      	ldr	r3, [r7, #8]
 80115d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80115d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80115d4:	f7ff ff5c 	bl	8011490 <prvInsertTimerInActiveList>
 80115d8:	4603      	mov	r3, r0
 80115da:	2b00      	cmp	r3, #0
 80115dc:	d06c      	beq.n	80116b8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80115de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80115e0:	6a1b      	ldr	r3, [r3, #32]
 80115e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80115e4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80115e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80115e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80115ec:	f003 0304 	and.w	r3, r3, #4
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	d061      	beq.n	80116b8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80115f4:	68ba      	ldr	r2, [r7, #8]
 80115f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80115f8:	699b      	ldr	r3, [r3, #24]
 80115fa:	441a      	add	r2, r3
 80115fc:	2300      	movs	r3, #0
 80115fe:	9300      	str	r3, [sp, #0]
 8011600:	2300      	movs	r3, #0
 8011602:	2100      	movs	r1, #0
 8011604:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011606:	f7ff fe01 	bl	801120c <xTimerGenericCommand>
 801160a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 801160c:	6a3b      	ldr	r3, [r7, #32]
 801160e:	2b00      	cmp	r3, #0
 8011610:	d152      	bne.n	80116b8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8011612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011616:	f383 8811 	msr	BASEPRI, r3
 801161a:	f3bf 8f6f 	isb	sy
 801161e:	f3bf 8f4f 	dsb	sy
 8011622:	61bb      	str	r3, [r7, #24]
}
 8011624:	bf00      	nop
 8011626:	bf00      	nop
 8011628:	e7fd      	b.n	8011626 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801162a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801162c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011630:	f023 0301 	bic.w	r3, r3, #1
 8011634:	b2da      	uxtb	r2, r3
 8011636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011638:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 801163c:	e03d      	b.n	80116ba <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801163e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011640:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011644:	f043 0301 	orr.w	r3, r3, #1
 8011648:	b2da      	uxtb	r2, r3
 801164a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801164c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8011650:	68ba      	ldr	r2, [r7, #8]
 8011652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011654:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8011656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011658:	699b      	ldr	r3, [r3, #24]
 801165a:	2b00      	cmp	r3, #0
 801165c:	d10b      	bne.n	8011676 <prvProcessReceivedCommands+0x162>
	__asm volatile
 801165e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011662:	f383 8811 	msr	BASEPRI, r3
 8011666:	f3bf 8f6f 	isb	sy
 801166a:	f3bf 8f4f 	dsb	sy
 801166e:	617b      	str	r3, [r7, #20]
}
 8011670:	bf00      	nop
 8011672:	bf00      	nop
 8011674:	e7fd      	b.n	8011672 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8011676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011678:	699a      	ldr	r2, [r3, #24]
 801167a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801167c:	18d1      	adds	r1, r2, r3
 801167e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011680:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011682:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011684:	f7ff ff04 	bl	8011490 <prvInsertTimerInActiveList>
					break;
 8011688:	e017      	b.n	80116ba <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801168a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801168c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011690:	f003 0302 	and.w	r3, r3, #2
 8011694:	2b00      	cmp	r3, #0
 8011696:	d103      	bne.n	80116a0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8011698:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801169a:	f000 fbfd 	bl	8011e98 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801169e:	e00c      	b.n	80116ba <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80116a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116a2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80116a6:	f023 0301 	bic.w	r3, r3, #1
 80116aa:	b2da      	uxtb	r2, r3
 80116ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116ae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80116b2:	e002      	b.n	80116ba <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80116b4:	bf00      	nop
 80116b6:	e000      	b.n	80116ba <prvProcessReceivedCommands+0x1a6>
					break;
 80116b8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80116ba:	4b08      	ldr	r3, [pc, #32]	@ (80116dc <prvProcessReceivedCommands+0x1c8>)
 80116bc:	681b      	ldr	r3, [r3, #0]
 80116be:	1d39      	adds	r1, r7, #4
 80116c0:	2200      	movs	r2, #0
 80116c2:	4618      	mov	r0, r3
 80116c4:	f7fe fb60 	bl	800fd88 <xQueueReceive>
 80116c8:	4603      	mov	r3, r0
 80116ca:	2b00      	cmp	r3, #0
 80116cc:	f47f af26 	bne.w	801151c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80116d0:	bf00      	nop
 80116d2:	bf00      	nop
 80116d4:	3730      	adds	r7, #48	@ 0x30
 80116d6:	46bd      	mov	sp, r7
 80116d8:	bd80      	pop	{r7, pc}
 80116da:	bf00      	nop
 80116dc:	20002dd4 	.word	0x20002dd4

080116e0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80116e0:	b580      	push	{r7, lr}
 80116e2:	b088      	sub	sp, #32
 80116e4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80116e6:	e049      	b.n	801177c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80116e8:	4b2e      	ldr	r3, [pc, #184]	@ (80117a4 <prvSwitchTimerLists+0xc4>)
 80116ea:	681b      	ldr	r3, [r3, #0]
 80116ec:	68db      	ldr	r3, [r3, #12]
 80116ee:	681b      	ldr	r3, [r3, #0]
 80116f0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80116f2:	4b2c      	ldr	r3, [pc, #176]	@ (80117a4 <prvSwitchTimerLists+0xc4>)
 80116f4:	681b      	ldr	r3, [r3, #0]
 80116f6:	68db      	ldr	r3, [r3, #12]
 80116f8:	68db      	ldr	r3, [r3, #12]
 80116fa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80116fc:	68fb      	ldr	r3, [r7, #12]
 80116fe:	3304      	adds	r3, #4
 8011700:	4618      	mov	r0, r3
 8011702:	f7fe f86d 	bl	800f7e0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011706:	68fb      	ldr	r3, [r7, #12]
 8011708:	6a1b      	ldr	r3, [r3, #32]
 801170a:	68f8      	ldr	r0, [r7, #12]
 801170c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801170e:	68fb      	ldr	r3, [r7, #12]
 8011710:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011714:	f003 0304 	and.w	r3, r3, #4
 8011718:	2b00      	cmp	r3, #0
 801171a:	d02f      	beq.n	801177c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 801171c:	68fb      	ldr	r3, [r7, #12]
 801171e:	699b      	ldr	r3, [r3, #24]
 8011720:	693a      	ldr	r2, [r7, #16]
 8011722:	4413      	add	r3, r2
 8011724:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8011726:	68ba      	ldr	r2, [r7, #8]
 8011728:	693b      	ldr	r3, [r7, #16]
 801172a:	429a      	cmp	r2, r3
 801172c:	d90e      	bls.n	801174c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801172e:	68fb      	ldr	r3, [r7, #12]
 8011730:	68ba      	ldr	r2, [r7, #8]
 8011732:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011734:	68fb      	ldr	r3, [r7, #12]
 8011736:	68fa      	ldr	r2, [r7, #12]
 8011738:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801173a:	4b1a      	ldr	r3, [pc, #104]	@ (80117a4 <prvSwitchTimerLists+0xc4>)
 801173c:	681a      	ldr	r2, [r3, #0]
 801173e:	68fb      	ldr	r3, [r7, #12]
 8011740:	3304      	adds	r3, #4
 8011742:	4619      	mov	r1, r3
 8011744:	4610      	mov	r0, r2
 8011746:	f7fe f812 	bl	800f76e <vListInsert>
 801174a:	e017      	b.n	801177c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801174c:	2300      	movs	r3, #0
 801174e:	9300      	str	r3, [sp, #0]
 8011750:	2300      	movs	r3, #0
 8011752:	693a      	ldr	r2, [r7, #16]
 8011754:	2100      	movs	r1, #0
 8011756:	68f8      	ldr	r0, [r7, #12]
 8011758:	f7ff fd58 	bl	801120c <xTimerGenericCommand>
 801175c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	2b00      	cmp	r3, #0
 8011762:	d10b      	bne.n	801177c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8011764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011768:	f383 8811 	msr	BASEPRI, r3
 801176c:	f3bf 8f6f 	isb	sy
 8011770:	f3bf 8f4f 	dsb	sy
 8011774:	603b      	str	r3, [r7, #0]
}
 8011776:	bf00      	nop
 8011778:	bf00      	nop
 801177a:	e7fd      	b.n	8011778 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801177c:	4b09      	ldr	r3, [pc, #36]	@ (80117a4 <prvSwitchTimerLists+0xc4>)
 801177e:	681b      	ldr	r3, [r3, #0]
 8011780:	681b      	ldr	r3, [r3, #0]
 8011782:	2b00      	cmp	r3, #0
 8011784:	d1b0      	bne.n	80116e8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8011786:	4b07      	ldr	r3, [pc, #28]	@ (80117a4 <prvSwitchTimerLists+0xc4>)
 8011788:	681b      	ldr	r3, [r3, #0]
 801178a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 801178c:	4b06      	ldr	r3, [pc, #24]	@ (80117a8 <prvSwitchTimerLists+0xc8>)
 801178e:	681b      	ldr	r3, [r3, #0]
 8011790:	4a04      	ldr	r2, [pc, #16]	@ (80117a4 <prvSwitchTimerLists+0xc4>)
 8011792:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8011794:	4a04      	ldr	r2, [pc, #16]	@ (80117a8 <prvSwitchTimerLists+0xc8>)
 8011796:	697b      	ldr	r3, [r7, #20]
 8011798:	6013      	str	r3, [r2, #0]
}
 801179a:	bf00      	nop
 801179c:	3718      	adds	r7, #24
 801179e:	46bd      	mov	sp, r7
 80117a0:	bd80      	pop	{r7, pc}
 80117a2:	bf00      	nop
 80117a4:	20002dcc 	.word	0x20002dcc
 80117a8:	20002dd0 	.word	0x20002dd0

080117ac <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80117ac:	b580      	push	{r7, lr}
 80117ae:	b082      	sub	sp, #8
 80117b0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80117b2:	f000 f97b 	bl	8011aac <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80117b6:	4b15      	ldr	r3, [pc, #84]	@ (801180c <prvCheckForValidListAndQueue+0x60>)
 80117b8:	681b      	ldr	r3, [r3, #0]
 80117ba:	2b00      	cmp	r3, #0
 80117bc:	d120      	bne.n	8011800 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80117be:	4814      	ldr	r0, [pc, #80]	@ (8011810 <prvCheckForValidListAndQueue+0x64>)
 80117c0:	f7fd ff84 	bl	800f6cc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80117c4:	4813      	ldr	r0, [pc, #76]	@ (8011814 <prvCheckForValidListAndQueue+0x68>)
 80117c6:	f7fd ff81 	bl	800f6cc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80117ca:	4b13      	ldr	r3, [pc, #76]	@ (8011818 <prvCheckForValidListAndQueue+0x6c>)
 80117cc:	4a10      	ldr	r2, [pc, #64]	@ (8011810 <prvCheckForValidListAndQueue+0x64>)
 80117ce:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80117d0:	4b12      	ldr	r3, [pc, #72]	@ (801181c <prvCheckForValidListAndQueue+0x70>)
 80117d2:	4a10      	ldr	r2, [pc, #64]	@ (8011814 <prvCheckForValidListAndQueue+0x68>)
 80117d4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80117d6:	2300      	movs	r3, #0
 80117d8:	9300      	str	r3, [sp, #0]
 80117da:	4b11      	ldr	r3, [pc, #68]	@ (8011820 <prvCheckForValidListAndQueue+0x74>)
 80117dc:	4a11      	ldr	r2, [pc, #68]	@ (8011824 <prvCheckForValidListAndQueue+0x78>)
 80117de:	2110      	movs	r1, #16
 80117e0:	200a      	movs	r0, #10
 80117e2:	f7fe f891 	bl	800f908 <xQueueGenericCreateStatic>
 80117e6:	4603      	mov	r3, r0
 80117e8:	4a08      	ldr	r2, [pc, #32]	@ (801180c <prvCheckForValidListAndQueue+0x60>)
 80117ea:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80117ec:	4b07      	ldr	r3, [pc, #28]	@ (801180c <prvCheckForValidListAndQueue+0x60>)
 80117ee:	681b      	ldr	r3, [r3, #0]
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	d005      	beq.n	8011800 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80117f4:	4b05      	ldr	r3, [pc, #20]	@ (801180c <prvCheckForValidListAndQueue+0x60>)
 80117f6:	681b      	ldr	r3, [r3, #0]
 80117f8:	490b      	ldr	r1, [pc, #44]	@ (8011828 <prvCheckForValidListAndQueue+0x7c>)
 80117fa:	4618      	mov	r0, r3
 80117fc:	f7fe fcb6 	bl	801016c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011800:	f000 f986 	bl	8011b10 <vPortExitCritical>
}
 8011804:	bf00      	nop
 8011806:	46bd      	mov	sp, r7
 8011808:	bd80      	pop	{r7, pc}
 801180a:	bf00      	nop
 801180c:	20002dd4 	.word	0x20002dd4
 8011810:	20002da4 	.word	0x20002da4
 8011814:	20002db8 	.word	0x20002db8
 8011818:	20002dcc 	.word	0x20002dcc
 801181c:	20002dd0 	.word	0x20002dd0
 8011820:	20002e80 	.word	0x20002e80
 8011824:	20002de0 	.word	0x20002de0
 8011828:	08014bac 	.word	0x08014bac

0801182c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801182c:	b480      	push	{r7}
 801182e:	b085      	sub	sp, #20
 8011830:	af00      	add	r7, sp, #0
 8011832:	60f8      	str	r0, [r7, #12]
 8011834:	60b9      	str	r1, [r7, #8]
 8011836:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8011838:	68fb      	ldr	r3, [r7, #12]
 801183a:	3b04      	subs	r3, #4
 801183c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801183e:	68fb      	ldr	r3, [r7, #12]
 8011840:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8011844:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011846:	68fb      	ldr	r3, [r7, #12]
 8011848:	3b04      	subs	r3, #4
 801184a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801184c:	68bb      	ldr	r3, [r7, #8]
 801184e:	f023 0201 	bic.w	r2, r3, #1
 8011852:	68fb      	ldr	r3, [r7, #12]
 8011854:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011856:	68fb      	ldr	r3, [r7, #12]
 8011858:	3b04      	subs	r3, #4
 801185a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801185c:	4a0c      	ldr	r2, [pc, #48]	@ (8011890 <pxPortInitialiseStack+0x64>)
 801185e:	68fb      	ldr	r3, [r7, #12]
 8011860:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8011862:	68fb      	ldr	r3, [r7, #12]
 8011864:	3b14      	subs	r3, #20
 8011866:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8011868:	687a      	ldr	r2, [r7, #4]
 801186a:	68fb      	ldr	r3, [r7, #12]
 801186c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801186e:	68fb      	ldr	r3, [r7, #12]
 8011870:	3b04      	subs	r3, #4
 8011872:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8011874:	68fb      	ldr	r3, [r7, #12]
 8011876:	f06f 0202 	mvn.w	r2, #2
 801187a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801187c:	68fb      	ldr	r3, [r7, #12]
 801187e:	3b20      	subs	r3, #32
 8011880:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8011882:	68fb      	ldr	r3, [r7, #12]
}
 8011884:	4618      	mov	r0, r3
 8011886:	3714      	adds	r7, #20
 8011888:	46bd      	mov	sp, r7
 801188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801188e:	4770      	bx	lr
 8011890:	08011895 	.word	0x08011895

08011894 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011894:	b480      	push	{r7}
 8011896:	b085      	sub	sp, #20
 8011898:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801189a:	2300      	movs	r3, #0
 801189c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801189e:	4b13      	ldr	r3, [pc, #76]	@ (80118ec <prvTaskExitError+0x58>)
 80118a0:	681b      	ldr	r3, [r3, #0]
 80118a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80118a6:	d00b      	beq.n	80118c0 <prvTaskExitError+0x2c>
	__asm volatile
 80118a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118ac:	f383 8811 	msr	BASEPRI, r3
 80118b0:	f3bf 8f6f 	isb	sy
 80118b4:	f3bf 8f4f 	dsb	sy
 80118b8:	60fb      	str	r3, [r7, #12]
}
 80118ba:	bf00      	nop
 80118bc:	bf00      	nop
 80118be:	e7fd      	b.n	80118bc <prvTaskExitError+0x28>
	__asm volatile
 80118c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118c4:	f383 8811 	msr	BASEPRI, r3
 80118c8:	f3bf 8f6f 	isb	sy
 80118cc:	f3bf 8f4f 	dsb	sy
 80118d0:	60bb      	str	r3, [r7, #8]
}
 80118d2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80118d4:	bf00      	nop
 80118d6:	687b      	ldr	r3, [r7, #4]
 80118d8:	2b00      	cmp	r3, #0
 80118da:	d0fc      	beq.n	80118d6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80118dc:	bf00      	nop
 80118de:	bf00      	nop
 80118e0:	3714      	adds	r7, #20
 80118e2:	46bd      	mov	sp, r7
 80118e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118e8:	4770      	bx	lr
 80118ea:	bf00      	nop
 80118ec:	20000010 	.word	0x20000010

080118f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80118f0:	4b07      	ldr	r3, [pc, #28]	@ (8011910 <pxCurrentTCBConst2>)
 80118f2:	6819      	ldr	r1, [r3, #0]
 80118f4:	6808      	ldr	r0, [r1, #0]
 80118f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118fa:	f380 8809 	msr	PSP, r0
 80118fe:	f3bf 8f6f 	isb	sy
 8011902:	f04f 0000 	mov.w	r0, #0
 8011906:	f380 8811 	msr	BASEPRI, r0
 801190a:	4770      	bx	lr
 801190c:	f3af 8000 	nop.w

08011910 <pxCurrentTCBConst2>:
 8011910:	200028a4 	.word	0x200028a4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011914:	bf00      	nop
 8011916:	bf00      	nop

08011918 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011918:	4808      	ldr	r0, [pc, #32]	@ (801193c <prvPortStartFirstTask+0x24>)
 801191a:	6800      	ldr	r0, [r0, #0]
 801191c:	6800      	ldr	r0, [r0, #0]
 801191e:	f380 8808 	msr	MSP, r0
 8011922:	f04f 0000 	mov.w	r0, #0
 8011926:	f380 8814 	msr	CONTROL, r0
 801192a:	b662      	cpsie	i
 801192c:	b661      	cpsie	f
 801192e:	f3bf 8f4f 	dsb	sy
 8011932:	f3bf 8f6f 	isb	sy
 8011936:	df00      	svc	0
 8011938:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801193a:	bf00      	nop
 801193c:	e000ed08 	.word	0xe000ed08

08011940 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011940:	b580      	push	{r7, lr}
 8011942:	b088      	sub	sp, #32
 8011944:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8011946:	4b50      	ldr	r3, [pc, #320]	@ (8011a88 <xPortStartScheduler+0x148>)
 8011948:	681b      	ldr	r3, [r3, #0]
 801194a:	4a50      	ldr	r2, [pc, #320]	@ (8011a8c <xPortStartScheduler+0x14c>)
 801194c:	4293      	cmp	r3, r2
 801194e:	d10b      	bne.n	8011968 <xPortStartScheduler+0x28>
	__asm volatile
 8011950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011954:	f383 8811 	msr	BASEPRI, r3
 8011958:	f3bf 8f6f 	isb	sy
 801195c:	f3bf 8f4f 	dsb	sy
 8011960:	617b      	str	r3, [r7, #20]
}
 8011962:	bf00      	nop
 8011964:	bf00      	nop
 8011966:	e7fd      	b.n	8011964 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8011968:	4b47      	ldr	r3, [pc, #284]	@ (8011a88 <xPortStartScheduler+0x148>)
 801196a:	681b      	ldr	r3, [r3, #0]
 801196c:	4a48      	ldr	r2, [pc, #288]	@ (8011a90 <xPortStartScheduler+0x150>)
 801196e:	4293      	cmp	r3, r2
 8011970:	d10b      	bne.n	801198a <xPortStartScheduler+0x4a>
	__asm volatile
 8011972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011976:	f383 8811 	msr	BASEPRI, r3
 801197a:	f3bf 8f6f 	isb	sy
 801197e:	f3bf 8f4f 	dsb	sy
 8011982:	61bb      	str	r3, [r7, #24]
}
 8011984:	bf00      	nop
 8011986:	bf00      	nop
 8011988:	e7fd      	b.n	8011986 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801198a:	4b42      	ldr	r3, [pc, #264]	@ (8011a94 <xPortStartScheduler+0x154>)
 801198c:	61fb      	str	r3, [r7, #28]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801198e:	69fb      	ldr	r3, [r7, #28]
 8011990:	781b      	ldrb	r3, [r3, #0]
 8011992:	b2db      	uxtb	r3, r3
 8011994:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011996:	69fb      	ldr	r3, [r7, #28]
 8011998:	22ff      	movs	r2, #255	@ 0xff
 801199a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801199c:	69fb      	ldr	r3, [r7, #28]
 801199e:	781b      	ldrb	r3, [r3, #0]
 80119a0:	b2db      	uxtb	r3, r3
 80119a2:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80119a4:	79fb      	ldrb	r3, [r7, #7]
 80119a6:	b2db      	uxtb	r3, r3
 80119a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80119ac:	b2da      	uxtb	r2, r3
 80119ae:	4b3a      	ldr	r3, [pc, #232]	@ (8011a98 <xPortStartScheduler+0x158>)
 80119b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80119b2:	4b3a      	ldr	r3, [pc, #232]	@ (8011a9c <xPortStartScheduler+0x15c>)
 80119b4:	2207      	movs	r2, #7
 80119b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80119b8:	e009      	b.n	80119ce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80119ba:	4b38      	ldr	r3, [pc, #224]	@ (8011a9c <xPortStartScheduler+0x15c>)
 80119bc:	681b      	ldr	r3, [r3, #0]
 80119be:	3b01      	subs	r3, #1
 80119c0:	4a36      	ldr	r2, [pc, #216]	@ (8011a9c <xPortStartScheduler+0x15c>)
 80119c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80119c4:	79fb      	ldrb	r3, [r7, #7]
 80119c6:	b2db      	uxtb	r3, r3
 80119c8:	005b      	lsls	r3, r3, #1
 80119ca:	b2db      	uxtb	r3, r3
 80119cc:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80119ce:	79fb      	ldrb	r3, [r7, #7]
 80119d0:	b2db      	uxtb	r3, r3
 80119d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80119d6:	2b80      	cmp	r3, #128	@ 0x80
 80119d8:	d0ef      	beq.n	80119ba <xPortStartScheduler+0x7a>
		#ifdef __NVIC_PRIO_BITS
		{
			/* Check the CMSIS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
 80119da:	4b30      	ldr	r3, [pc, #192]	@ (8011a9c <xPortStartScheduler+0x15c>)
 80119dc:	681b      	ldr	r3, [r3, #0]
 80119de:	f1c3 0307 	rsb	r3, r3, #7
 80119e2:	2b04      	cmp	r3, #4
 80119e4:	d00b      	beq.n	80119fe <xPortStartScheduler+0xbe>
	__asm volatile
 80119e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119ea:	f383 8811 	msr	BASEPRI, r3
 80119ee:	f3bf 8f6f 	isb	sy
 80119f2:	f3bf 8f4f 	dsb	sy
 80119f6:	613b      	str	r3, [r7, #16]
}
 80119f8:	bf00      	nop
 80119fa:	bf00      	nop
 80119fc:	e7fd      	b.n	80119fa <xPortStartScheduler+0xba>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80119fe:	4b27      	ldr	r3, [pc, #156]	@ (8011a9c <xPortStartScheduler+0x15c>)
 8011a00:	681b      	ldr	r3, [r3, #0]
 8011a02:	f1c3 0307 	rsb	r3, r3, #7
 8011a06:	2b04      	cmp	r3, #4
 8011a08:	d00b      	beq.n	8011a22 <xPortStartScheduler+0xe2>
	__asm volatile
 8011a0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a0e:	f383 8811 	msr	BASEPRI, r3
 8011a12:	f3bf 8f6f 	isb	sy
 8011a16:	f3bf 8f4f 	dsb	sy
 8011a1a:	60fb      	str	r3, [r7, #12]
}
 8011a1c:	bf00      	nop
 8011a1e:	bf00      	nop
 8011a20:	e7fd      	b.n	8011a1e <xPortStartScheduler+0xde>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8011a22:	4b1e      	ldr	r3, [pc, #120]	@ (8011a9c <xPortStartScheduler+0x15c>)
 8011a24:	681b      	ldr	r3, [r3, #0]
 8011a26:	021b      	lsls	r3, r3, #8
 8011a28:	4a1c      	ldr	r2, [pc, #112]	@ (8011a9c <xPortStartScheduler+0x15c>)
 8011a2a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011a2c:	4b1b      	ldr	r3, [pc, #108]	@ (8011a9c <xPortStartScheduler+0x15c>)
 8011a2e:	681b      	ldr	r3, [r3, #0]
 8011a30:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8011a34:	4a19      	ldr	r2, [pc, #100]	@ (8011a9c <xPortStartScheduler+0x15c>)
 8011a36:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011a38:	68bb      	ldr	r3, [r7, #8]
 8011a3a:	b2da      	uxtb	r2, r3
 8011a3c:	69fb      	ldr	r3, [r7, #28]
 8011a3e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8011a40:	4b17      	ldr	r3, [pc, #92]	@ (8011aa0 <xPortStartScheduler+0x160>)
 8011a42:	681b      	ldr	r3, [r3, #0]
 8011a44:	4a16      	ldr	r2, [pc, #88]	@ (8011aa0 <xPortStartScheduler+0x160>)
 8011a46:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8011a4a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011a4c:	4b14      	ldr	r3, [pc, #80]	@ (8011aa0 <xPortStartScheduler+0x160>)
 8011a4e:	681b      	ldr	r3, [r3, #0]
 8011a50:	4a13      	ldr	r2, [pc, #76]	@ (8011aa0 <xPortStartScheduler+0x160>)
 8011a52:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8011a56:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011a58:	f000 f8e0 	bl	8011c1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8011a5c:	4b11      	ldr	r3, [pc, #68]	@ (8011aa4 <xPortStartScheduler+0x164>)
 8011a5e:	2200      	movs	r2, #0
 8011a60:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8011a62:	f000 f8ff 	bl	8011c64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011a66:	4b10      	ldr	r3, [pc, #64]	@ (8011aa8 <xPortStartScheduler+0x168>)
 8011a68:	681b      	ldr	r3, [r3, #0]
 8011a6a:	4a0f      	ldr	r2, [pc, #60]	@ (8011aa8 <xPortStartScheduler+0x168>)
 8011a6c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8011a70:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8011a72:	f7ff ff51 	bl	8011918 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011a76:	f7fe fffb 	bl	8010a70 <vTaskSwitchContext>
	prvTaskExitError();
 8011a7a:	f7ff ff0b 	bl	8011894 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8011a7e:	2300      	movs	r3, #0
}
 8011a80:	4618      	mov	r0, r3
 8011a82:	3720      	adds	r7, #32
 8011a84:	46bd      	mov	sp, r7
 8011a86:	bd80      	pop	{r7, pc}
 8011a88:	e000ed00 	.word	0xe000ed00
 8011a8c:	410fc271 	.word	0x410fc271
 8011a90:	410fc270 	.word	0x410fc270
 8011a94:	e000e400 	.word	0xe000e400
 8011a98:	20002ed0 	.word	0x20002ed0
 8011a9c:	20002ed4 	.word	0x20002ed4
 8011aa0:	e000ed20 	.word	0xe000ed20
 8011aa4:	20000010 	.word	0x20000010
 8011aa8:	e000ef34 	.word	0xe000ef34

08011aac <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011aac:	b480      	push	{r7}
 8011aae:	b083      	sub	sp, #12
 8011ab0:	af00      	add	r7, sp, #0
	__asm volatile
 8011ab2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ab6:	f383 8811 	msr	BASEPRI, r3
 8011aba:	f3bf 8f6f 	isb	sy
 8011abe:	f3bf 8f4f 	dsb	sy
 8011ac2:	607b      	str	r3, [r7, #4]
}
 8011ac4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8011ac6:	4b10      	ldr	r3, [pc, #64]	@ (8011b08 <vPortEnterCritical+0x5c>)
 8011ac8:	681b      	ldr	r3, [r3, #0]
 8011aca:	3301      	adds	r3, #1
 8011acc:	4a0e      	ldr	r2, [pc, #56]	@ (8011b08 <vPortEnterCritical+0x5c>)
 8011ace:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8011ad0:	4b0d      	ldr	r3, [pc, #52]	@ (8011b08 <vPortEnterCritical+0x5c>)
 8011ad2:	681b      	ldr	r3, [r3, #0]
 8011ad4:	2b01      	cmp	r3, #1
 8011ad6:	d110      	bne.n	8011afa <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8011b0c <vPortEnterCritical+0x60>)
 8011ada:	681b      	ldr	r3, [r3, #0]
 8011adc:	b2db      	uxtb	r3, r3
 8011ade:	2b00      	cmp	r3, #0
 8011ae0:	d00b      	beq.n	8011afa <vPortEnterCritical+0x4e>
	__asm volatile
 8011ae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ae6:	f383 8811 	msr	BASEPRI, r3
 8011aea:	f3bf 8f6f 	isb	sy
 8011aee:	f3bf 8f4f 	dsb	sy
 8011af2:	603b      	str	r3, [r7, #0]
}
 8011af4:	bf00      	nop
 8011af6:	bf00      	nop
 8011af8:	e7fd      	b.n	8011af6 <vPortEnterCritical+0x4a>
	}
}
 8011afa:	bf00      	nop
 8011afc:	370c      	adds	r7, #12
 8011afe:	46bd      	mov	sp, r7
 8011b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b04:	4770      	bx	lr
 8011b06:	bf00      	nop
 8011b08:	20000010 	.word	0x20000010
 8011b0c:	e000ed04 	.word	0xe000ed04

08011b10 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8011b10:	b480      	push	{r7}
 8011b12:	b083      	sub	sp, #12
 8011b14:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011b16:	4b12      	ldr	r3, [pc, #72]	@ (8011b60 <vPortExitCritical+0x50>)
 8011b18:	681b      	ldr	r3, [r3, #0]
 8011b1a:	2b00      	cmp	r3, #0
 8011b1c:	d10b      	bne.n	8011b36 <vPortExitCritical+0x26>
	__asm volatile
 8011b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b22:	f383 8811 	msr	BASEPRI, r3
 8011b26:	f3bf 8f6f 	isb	sy
 8011b2a:	f3bf 8f4f 	dsb	sy
 8011b2e:	607b      	str	r3, [r7, #4]
}
 8011b30:	bf00      	nop
 8011b32:	bf00      	nop
 8011b34:	e7fd      	b.n	8011b32 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011b36:	4b0a      	ldr	r3, [pc, #40]	@ (8011b60 <vPortExitCritical+0x50>)
 8011b38:	681b      	ldr	r3, [r3, #0]
 8011b3a:	3b01      	subs	r3, #1
 8011b3c:	4a08      	ldr	r2, [pc, #32]	@ (8011b60 <vPortExitCritical+0x50>)
 8011b3e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8011b40:	4b07      	ldr	r3, [pc, #28]	@ (8011b60 <vPortExitCritical+0x50>)
 8011b42:	681b      	ldr	r3, [r3, #0]
 8011b44:	2b00      	cmp	r3, #0
 8011b46:	d105      	bne.n	8011b54 <vPortExitCritical+0x44>
 8011b48:	2300      	movs	r3, #0
 8011b4a:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011b4c:	683b      	ldr	r3, [r7, #0]
 8011b4e:	f383 8811 	msr	BASEPRI, r3
}
 8011b52:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8011b54:	bf00      	nop
 8011b56:	370c      	adds	r7, #12
 8011b58:	46bd      	mov	sp, r7
 8011b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b5e:	4770      	bx	lr
 8011b60:	20000010 	.word	0x20000010
	...

08011b70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011b70:	f3ef 8009 	mrs	r0, PSP
 8011b74:	f3bf 8f6f 	isb	sy
 8011b78:	4b15      	ldr	r3, [pc, #84]	@ (8011bd0 <pxCurrentTCBConst>)
 8011b7a:	681a      	ldr	r2, [r3, #0]
 8011b7c:	f01e 0f10 	tst.w	lr, #16
 8011b80:	bf08      	it	eq
 8011b82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011b86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b8a:	6010      	str	r0, [r2, #0]
 8011b8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011b90:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8011b94:	f380 8811 	msr	BASEPRI, r0
 8011b98:	f3bf 8f4f 	dsb	sy
 8011b9c:	f3bf 8f6f 	isb	sy
 8011ba0:	f7fe ff66 	bl	8010a70 <vTaskSwitchContext>
 8011ba4:	f04f 0000 	mov.w	r0, #0
 8011ba8:	f380 8811 	msr	BASEPRI, r0
 8011bac:	bc09      	pop	{r0, r3}
 8011bae:	6819      	ldr	r1, [r3, #0]
 8011bb0:	6808      	ldr	r0, [r1, #0]
 8011bb2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011bb6:	f01e 0f10 	tst.w	lr, #16
 8011bba:	bf08      	it	eq
 8011bbc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011bc0:	f380 8809 	msr	PSP, r0
 8011bc4:	f3bf 8f6f 	isb	sy
 8011bc8:	4770      	bx	lr
 8011bca:	bf00      	nop
 8011bcc:	f3af 8000 	nop.w

08011bd0 <pxCurrentTCBConst>:
 8011bd0:	200028a4 	.word	0x200028a4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011bd4:	bf00      	nop
 8011bd6:	bf00      	nop

08011bd8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011bd8:	b580      	push	{r7, lr}
 8011bda:	b082      	sub	sp, #8
 8011bdc:	af00      	add	r7, sp, #0
	__asm volatile
 8011bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011be2:	f383 8811 	msr	BASEPRI, r3
 8011be6:	f3bf 8f6f 	isb	sy
 8011bea:	f3bf 8f4f 	dsb	sy
 8011bee:	607b      	str	r3, [r7, #4]
}
 8011bf0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011bf2:	f7fe fe83 	bl	80108fc <xTaskIncrementTick>
 8011bf6:	4603      	mov	r3, r0
 8011bf8:	2b00      	cmp	r3, #0
 8011bfa:	d003      	beq.n	8011c04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8011bfc:	4b06      	ldr	r3, [pc, #24]	@ (8011c18 <xPortSysTickHandler+0x40>)
 8011bfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011c02:	601a      	str	r2, [r3, #0]
 8011c04:	2300      	movs	r3, #0
 8011c06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011c08:	683b      	ldr	r3, [r7, #0]
 8011c0a:	f383 8811 	msr	BASEPRI, r3
}
 8011c0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011c10:	bf00      	nop
 8011c12:	3708      	adds	r7, #8
 8011c14:	46bd      	mov	sp, r7
 8011c16:	bd80      	pop	{r7, pc}
 8011c18:	e000ed04 	.word	0xe000ed04

08011c1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8011c1c:	b480      	push	{r7}
 8011c1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011c20:	4b0b      	ldr	r3, [pc, #44]	@ (8011c50 <vPortSetupTimerInterrupt+0x34>)
 8011c22:	2200      	movs	r2, #0
 8011c24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011c26:	4b0b      	ldr	r3, [pc, #44]	@ (8011c54 <vPortSetupTimerInterrupt+0x38>)
 8011c28:	2200      	movs	r2, #0
 8011c2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8011c2c:	4b0a      	ldr	r3, [pc, #40]	@ (8011c58 <vPortSetupTimerInterrupt+0x3c>)
 8011c2e:	681b      	ldr	r3, [r3, #0]
 8011c30:	4a0a      	ldr	r2, [pc, #40]	@ (8011c5c <vPortSetupTimerInterrupt+0x40>)
 8011c32:	fba2 2303 	umull	r2, r3, r2, r3
 8011c36:	099b      	lsrs	r3, r3, #6
 8011c38:	4a09      	ldr	r2, [pc, #36]	@ (8011c60 <vPortSetupTimerInterrupt+0x44>)
 8011c3a:	3b01      	subs	r3, #1
 8011c3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8011c3e:	4b04      	ldr	r3, [pc, #16]	@ (8011c50 <vPortSetupTimerInterrupt+0x34>)
 8011c40:	2207      	movs	r2, #7
 8011c42:	601a      	str	r2, [r3, #0]
}
 8011c44:	bf00      	nop
 8011c46:	46bd      	mov	sp, r7
 8011c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c4c:	4770      	bx	lr
 8011c4e:	bf00      	nop
 8011c50:	e000e010 	.word	0xe000e010
 8011c54:	e000e018 	.word	0xe000e018
 8011c58:	20000004 	.word	0x20000004
 8011c5c:	10624dd3 	.word	0x10624dd3
 8011c60:	e000e014 	.word	0xe000e014

08011c64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011c64:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8011c74 <vPortEnableVFP+0x10>
 8011c68:	6801      	ldr	r1, [r0, #0]
 8011c6a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8011c6e:	6001      	str	r1, [r0, #0]
 8011c70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011c72:	bf00      	nop
 8011c74:	e000ed88 	.word	0xe000ed88

08011c78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011c78:	b480      	push	{r7}
 8011c7a:	b085      	sub	sp, #20
 8011c7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8011c7e:	f3ef 8305 	mrs	r3, IPSR
 8011c82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011c84:	68fb      	ldr	r3, [r7, #12]
 8011c86:	2b0f      	cmp	r3, #15
 8011c88:	d915      	bls.n	8011cb6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8011c8a:	4a18      	ldr	r2, [pc, #96]	@ (8011cec <vPortValidateInterruptPriority+0x74>)
 8011c8c:	68fb      	ldr	r3, [r7, #12]
 8011c8e:	4413      	add	r3, r2
 8011c90:	781b      	ldrb	r3, [r3, #0]
 8011c92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011c94:	4b16      	ldr	r3, [pc, #88]	@ (8011cf0 <vPortValidateInterruptPriority+0x78>)
 8011c96:	781b      	ldrb	r3, [r3, #0]
 8011c98:	7afa      	ldrb	r2, [r7, #11]
 8011c9a:	429a      	cmp	r2, r3
 8011c9c:	d20b      	bcs.n	8011cb6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8011c9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ca2:	f383 8811 	msr	BASEPRI, r3
 8011ca6:	f3bf 8f6f 	isb	sy
 8011caa:	f3bf 8f4f 	dsb	sy
 8011cae:	607b      	str	r3, [r7, #4]
}
 8011cb0:	bf00      	nop
 8011cb2:	bf00      	nop
 8011cb4:	e7fd      	b.n	8011cb2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011cb6:	4b0f      	ldr	r3, [pc, #60]	@ (8011cf4 <vPortValidateInterruptPriority+0x7c>)
 8011cb8:	681b      	ldr	r3, [r3, #0]
 8011cba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8011cbe:	4b0e      	ldr	r3, [pc, #56]	@ (8011cf8 <vPortValidateInterruptPriority+0x80>)
 8011cc0:	681b      	ldr	r3, [r3, #0]
 8011cc2:	429a      	cmp	r2, r3
 8011cc4:	d90b      	bls.n	8011cde <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8011cc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011cca:	f383 8811 	msr	BASEPRI, r3
 8011cce:	f3bf 8f6f 	isb	sy
 8011cd2:	f3bf 8f4f 	dsb	sy
 8011cd6:	603b      	str	r3, [r7, #0]
}
 8011cd8:	bf00      	nop
 8011cda:	bf00      	nop
 8011cdc:	e7fd      	b.n	8011cda <vPortValidateInterruptPriority+0x62>
	}
 8011cde:	bf00      	nop
 8011ce0:	3714      	adds	r7, #20
 8011ce2:	46bd      	mov	sp, r7
 8011ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ce8:	4770      	bx	lr
 8011cea:	bf00      	nop
 8011cec:	e000e3f0 	.word	0xe000e3f0
 8011cf0:	20002ed0 	.word	0x20002ed0
 8011cf4:	e000ed0c 	.word	0xe000ed0c
 8011cf8:	20002ed4 	.word	0x20002ed4

08011cfc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011cfc:	b580      	push	{r7, lr}
 8011cfe:	b08a      	sub	sp, #40	@ 0x28
 8011d00:	af00      	add	r7, sp, #0
 8011d02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011d04:	2300      	movs	r3, #0
 8011d06:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011d08:	f7fe fd3c 	bl	8010784 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8011d0c:	4b5c      	ldr	r3, [pc, #368]	@ (8011e80 <pvPortMalloc+0x184>)
 8011d0e:	681b      	ldr	r3, [r3, #0]
 8011d10:	2b00      	cmp	r3, #0
 8011d12:	d101      	bne.n	8011d18 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011d14:	f000 f924 	bl	8011f60 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011d18:	4b5a      	ldr	r3, [pc, #360]	@ (8011e84 <pvPortMalloc+0x188>)
 8011d1a:	681a      	ldr	r2, [r3, #0]
 8011d1c:	687b      	ldr	r3, [r7, #4]
 8011d1e:	4013      	ands	r3, r2
 8011d20:	2b00      	cmp	r3, #0
 8011d22:	f040 8095 	bne.w	8011e50 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011d26:	687b      	ldr	r3, [r7, #4]
 8011d28:	2b00      	cmp	r3, #0
 8011d2a:	d01e      	beq.n	8011d6a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8011d2c:	2208      	movs	r2, #8
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	4413      	add	r3, r2
 8011d32:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	f003 0307 	and.w	r3, r3, #7
 8011d3a:	2b00      	cmp	r3, #0
 8011d3c:	d015      	beq.n	8011d6a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8011d3e:	687b      	ldr	r3, [r7, #4]
 8011d40:	f023 0307 	bic.w	r3, r3, #7
 8011d44:	3308      	adds	r3, #8
 8011d46:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	f003 0307 	and.w	r3, r3, #7
 8011d4e:	2b00      	cmp	r3, #0
 8011d50:	d00b      	beq.n	8011d6a <pvPortMalloc+0x6e>
	__asm volatile
 8011d52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d56:	f383 8811 	msr	BASEPRI, r3
 8011d5a:	f3bf 8f6f 	isb	sy
 8011d5e:	f3bf 8f4f 	dsb	sy
 8011d62:	617b      	str	r3, [r7, #20]
}
 8011d64:	bf00      	nop
 8011d66:	bf00      	nop
 8011d68:	e7fd      	b.n	8011d66 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8011d6a:	687b      	ldr	r3, [r7, #4]
 8011d6c:	2b00      	cmp	r3, #0
 8011d6e:	d06f      	beq.n	8011e50 <pvPortMalloc+0x154>
 8011d70:	4b45      	ldr	r3, [pc, #276]	@ (8011e88 <pvPortMalloc+0x18c>)
 8011d72:	681b      	ldr	r3, [r3, #0]
 8011d74:	687a      	ldr	r2, [r7, #4]
 8011d76:	429a      	cmp	r2, r3
 8011d78:	d86a      	bhi.n	8011e50 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8011d7a:	4b44      	ldr	r3, [pc, #272]	@ (8011e8c <pvPortMalloc+0x190>)
 8011d7c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8011d7e:	4b43      	ldr	r3, [pc, #268]	@ (8011e8c <pvPortMalloc+0x190>)
 8011d80:	681b      	ldr	r3, [r3, #0]
 8011d82:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011d84:	e004      	b.n	8011d90 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8011d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d88:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8011d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d8c:	681b      	ldr	r3, [r3, #0]
 8011d8e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d92:	685b      	ldr	r3, [r3, #4]
 8011d94:	687a      	ldr	r2, [r7, #4]
 8011d96:	429a      	cmp	r2, r3
 8011d98:	d903      	bls.n	8011da2 <pvPortMalloc+0xa6>
 8011d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d9c:	681b      	ldr	r3, [r3, #0]
 8011d9e:	2b00      	cmp	r3, #0
 8011da0:	d1f1      	bne.n	8011d86 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8011da2:	4b37      	ldr	r3, [pc, #220]	@ (8011e80 <pvPortMalloc+0x184>)
 8011da4:	681b      	ldr	r3, [r3, #0]
 8011da6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011da8:	429a      	cmp	r2, r3
 8011daa:	d051      	beq.n	8011e50 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8011dac:	6a3b      	ldr	r3, [r7, #32]
 8011dae:	681b      	ldr	r3, [r3, #0]
 8011db0:	2208      	movs	r2, #8
 8011db2:	4413      	add	r3, r2
 8011db4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011db8:	681a      	ldr	r2, [r3, #0]
 8011dba:	6a3b      	ldr	r3, [r7, #32]
 8011dbc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8011dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011dc0:	685a      	ldr	r2, [r3, #4]
 8011dc2:	687b      	ldr	r3, [r7, #4]
 8011dc4:	1ad2      	subs	r2, r2, r3
 8011dc6:	2308      	movs	r3, #8
 8011dc8:	005b      	lsls	r3, r3, #1
 8011dca:	429a      	cmp	r2, r3
 8011dcc:	d920      	bls.n	8011e10 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8011dce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011dd0:	687b      	ldr	r3, [r7, #4]
 8011dd2:	4413      	add	r3, r2
 8011dd4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011dd6:	69bb      	ldr	r3, [r7, #24]
 8011dd8:	f003 0307 	and.w	r3, r3, #7
 8011ddc:	2b00      	cmp	r3, #0
 8011dde:	d00b      	beq.n	8011df8 <pvPortMalloc+0xfc>
	__asm volatile
 8011de0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011de4:	f383 8811 	msr	BASEPRI, r3
 8011de8:	f3bf 8f6f 	isb	sy
 8011dec:	f3bf 8f4f 	dsb	sy
 8011df0:	613b      	str	r3, [r7, #16]
}
 8011df2:	bf00      	nop
 8011df4:	bf00      	nop
 8011df6:	e7fd      	b.n	8011df4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011dfa:	685a      	ldr	r2, [r3, #4]
 8011dfc:	687b      	ldr	r3, [r7, #4]
 8011dfe:	1ad2      	subs	r2, r2, r3
 8011e00:	69bb      	ldr	r3, [r7, #24]
 8011e02:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e06:	687a      	ldr	r2, [r7, #4]
 8011e08:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8011e0a:	69b8      	ldr	r0, [r7, #24]
 8011e0c:	f000 f90a 	bl	8012024 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011e10:	4b1d      	ldr	r3, [pc, #116]	@ (8011e88 <pvPortMalloc+0x18c>)
 8011e12:	681a      	ldr	r2, [r3, #0]
 8011e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e16:	685b      	ldr	r3, [r3, #4]
 8011e18:	1ad3      	subs	r3, r2, r3
 8011e1a:	4a1b      	ldr	r2, [pc, #108]	@ (8011e88 <pvPortMalloc+0x18c>)
 8011e1c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8011e1e:	4b1a      	ldr	r3, [pc, #104]	@ (8011e88 <pvPortMalloc+0x18c>)
 8011e20:	681a      	ldr	r2, [r3, #0]
 8011e22:	4b1b      	ldr	r3, [pc, #108]	@ (8011e90 <pvPortMalloc+0x194>)
 8011e24:	681b      	ldr	r3, [r3, #0]
 8011e26:	429a      	cmp	r2, r3
 8011e28:	d203      	bcs.n	8011e32 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8011e2a:	4b17      	ldr	r3, [pc, #92]	@ (8011e88 <pvPortMalloc+0x18c>)
 8011e2c:	681b      	ldr	r3, [r3, #0]
 8011e2e:	4a18      	ldr	r2, [pc, #96]	@ (8011e90 <pvPortMalloc+0x194>)
 8011e30:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8011e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e34:	685a      	ldr	r2, [r3, #4]
 8011e36:	4b13      	ldr	r3, [pc, #76]	@ (8011e84 <pvPortMalloc+0x188>)
 8011e38:	681b      	ldr	r3, [r3, #0]
 8011e3a:	431a      	orrs	r2, r3
 8011e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e3e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e42:	2200      	movs	r2, #0
 8011e44:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8011e46:	4b13      	ldr	r3, [pc, #76]	@ (8011e94 <pvPortMalloc+0x198>)
 8011e48:	681b      	ldr	r3, [r3, #0]
 8011e4a:	3301      	adds	r3, #1
 8011e4c:	4a11      	ldr	r2, [pc, #68]	@ (8011e94 <pvPortMalloc+0x198>)
 8011e4e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011e50:	f7fe fca6 	bl	80107a0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8011e54:	69fb      	ldr	r3, [r7, #28]
 8011e56:	f003 0307 	and.w	r3, r3, #7
 8011e5a:	2b00      	cmp	r3, #0
 8011e5c:	d00b      	beq.n	8011e76 <pvPortMalloc+0x17a>
	__asm volatile
 8011e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e62:	f383 8811 	msr	BASEPRI, r3
 8011e66:	f3bf 8f6f 	isb	sy
 8011e6a:	f3bf 8f4f 	dsb	sy
 8011e6e:	60fb      	str	r3, [r7, #12]
}
 8011e70:	bf00      	nop
 8011e72:	bf00      	nop
 8011e74:	e7fd      	b.n	8011e72 <pvPortMalloc+0x176>
	return pvReturn;
 8011e76:	69fb      	ldr	r3, [r7, #28]
}
 8011e78:	4618      	mov	r0, r3
 8011e7a:	3728      	adds	r7, #40	@ 0x28
 8011e7c:	46bd      	mov	sp, r7
 8011e7e:	bd80      	pop	{r7, pc}
 8011e80:	20006ae0 	.word	0x20006ae0
 8011e84:	20006af4 	.word	0x20006af4
 8011e88:	20006ae4 	.word	0x20006ae4
 8011e8c:	20006ad8 	.word	0x20006ad8
 8011e90:	20006ae8 	.word	0x20006ae8
 8011e94:	20006aec 	.word	0x20006aec

08011e98 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011e98:	b580      	push	{r7, lr}
 8011e9a:	b086      	sub	sp, #24
 8011e9c:	af00      	add	r7, sp, #0
 8011e9e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011ea0:	687b      	ldr	r3, [r7, #4]
 8011ea2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011ea4:	687b      	ldr	r3, [r7, #4]
 8011ea6:	2b00      	cmp	r3, #0
 8011ea8:	d04f      	beq.n	8011f4a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8011eaa:	2308      	movs	r3, #8
 8011eac:	425b      	negs	r3, r3
 8011eae:	697a      	ldr	r2, [r7, #20]
 8011eb0:	4413      	add	r3, r2
 8011eb2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8011eb4:	697b      	ldr	r3, [r7, #20]
 8011eb6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011eb8:	693b      	ldr	r3, [r7, #16]
 8011eba:	685a      	ldr	r2, [r3, #4]
 8011ebc:	4b25      	ldr	r3, [pc, #148]	@ (8011f54 <vPortFree+0xbc>)
 8011ebe:	681b      	ldr	r3, [r3, #0]
 8011ec0:	4013      	ands	r3, r2
 8011ec2:	2b00      	cmp	r3, #0
 8011ec4:	d10b      	bne.n	8011ede <vPortFree+0x46>
	__asm volatile
 8011ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011eca:	f383 8811 	msr	BASEPRI, r3
 8011ece:	f3bf 8f6f 	isb	sy
 8011ed2:	f3bf 8f4f 	dsb	sy
 8011ed6:	60fb      	str	r3, [r7, #12]
}
 8011ed8:	bf00      	nop
 8011eda:	bf00      	nop
 8011edc:	e7fd      	b.n	8011eda <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8011ede:	693b      	ldr	r3, [r7, #16]
 8011ee0:	681b      	ldr	r3, [r3, #0]
 8011ee2:	2b00      	cmp	r3, #0
 8011ee4:	d00b      	beq.n	8011efe <vPortFree+0x66>
	__asm volatile
 8011ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011eea:	f383 8811 	msr	BASEPRI, r3
 8011eee:	f3bf 8f6f 	isb	sy
 8011ef2:	f3bf 8f4f 	dsb	sy
 8011ef6:	60bb      	str	r3, [r7, #8]
}
 8011ef8:	bf00      	nop
 8011efa:	bf00      	nop
 8011efc:	e7fd      	b.n	8011efa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8011efe:	693b      	ldr	r3, [r7, #16]
 8011f00:	685a      	ldr	r2, [r3, #4]
 8011f02:	4b14      	ldr	r3, [pc, #80]	@ (8011f54 <vPortFree+0xbc>)
 8011f04:	681b      	ldr	r3, [r3, #0]
 8011f06:	4013      	ands	r3, r2
 8011f08:	2b00      	cmp	r3, #0
 8011f0a:	d01e      	beq.n	8011f4a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8011f0c:	693b      	ldr	r3, [r7, #16]
 8011f0e:	681b      	ldr	r3, [r3, #0]
 8011f10:	2b00      	cmp	r3, #0
 8011f12:	d11a      	bne.n	8011f4a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011f14:	693b      	ldr	r3, [r7, #16]
 8011f16:	685a      	ldr	r2, [r3, #4]
 8011f18:	4b0e      	ldr	r3, [pc, #56]	@ (8011f54 <vPortFree+0xbc>)
 8011f1a:	681b      	ldr	r3, [r3, #0]
 8011f1c:	43db      	mvns	r3, r3
 8011f1e:	401a      	ands	r2, r3
 8011f20:	693b      	ldr	r3, [r7, #16]
 8011f22:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011f24:	f7fe fc2e 	bl	8010784 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011f28:	693b      	ldr	r3, [r7, #16]
 8011f2a:	685a      	ldr	r2, [r3, #4]
 8011f2c:	4b0a      	ldr	r3, [pc, #40]	@ (8011f58 <vPortFree+0xc0>)
 8011f2e:	681b      	ldr	r3, [r3, #0]
 8011f30:	4413      	add	r3, r2
 8011f32:	4a09      	ldr	r2, [pc, #36]	@ (8011f58 <vPortFree+0xc0>)
 8011f34:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011f36:	6938      	ldr	r0, [r7, #16]
 8011f38:	f000 f874 	bl	8012024 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8011f3c:	4b07      	ldr	r3, [pc, #28]	@ (8011f5c <vPortFree+0xc4>)
 8011f3e:	681b      	ldr	r3, [r3, #0]
 8011f40:	3301      	adds	r3, #1
 8011f42:	4a06      	ldr	r2, [pc, #24]	@ (8011f5c <vPortFree+0xc4>)
 8011f44:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8011f46:	f7fe fc2b 	bl	80107a0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8011f4a:	bf00      	nop
 8011f4c:	3718      	adds	r7, #24
 8011f4e:	46bd      	mov	sp, r7
 8011f50:	bd80      	pop	{r7, pc}
 8011f52:	bf00      	nop
 8011f54:	20006af4 	.word	0x20006af4
 8011f58:	20006ae4 	.word	0x20006ae4
 8011f5c:	20006af0 	.word	0x20006af0

08011f60 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011f60:	b480      	push	{r7}
 8011f62:	b085      	sub	sp, #20
 8011f64:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8011f66:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8011f6a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8011f6c:	4b27      	ldr	r3, [pc, #156]	@ (801200c <prvHeapInit+0xac>)
 8011f6e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8011f70:	68fb      	ldr	r3, [r7, #12]
 8011f72:	f003 0307 	and.w	r3, r3, #7
 8011f76:	2b00      	cmp	r3, #0
 8011f78:	d00c      	beq.n	8011f94 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8011f7a:	68fb      	ldr	r3, [r7, #12]
 8011f7c:	3307      	adds	r3, #7
 8011f7e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011f80:	68fb      	ldr	r3, [r7, #12]
 8011f82:	f023 0307 	bic.w	r3, r3, #7
 8011f86:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8011f88:	68ba      	ldr	r2, [r7, #8]
 8011f8a:	68fb      	ldr	r3, [r7, #12]
 8011f8c:	1ad3      	subs	r3, r2, r3
 8011f8e:	4a1f      	ldr	r2, [pc, #124]	@ (801200c <prvHeapInit+0xac>)
 8011f90:	4413      	add	r3, r2
 8011f92:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011f94:	68fb      	ldr	r3, [r7, #12]
 8011f96:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011f98:	4a1d      	ldr	r2, [pc, #116]	@ (8012010 <prvHeapInit+0xb0>)
 8011f9a:	687b      	ldr	r3, [r7, #4]
 8011f9c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8011f9e:	4b1c      	ldr	r3, [pc, #112]	@ (8012010 <prvHeapInit+0xb0>)
 8011fa0:	2200      	movs	r2, #0
 8011fa2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011fa4:	687b      	ldr	r3, [r7, #4]
 8011fa6:	68ba      	ldr	r2, [r7, #8]
 8011fa8:	4413      	add	r3, r2
 8011faa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8011fac:	2208      	movs	r2, #8
 8011fae:	68fb      	ldr	r3, [r7, #12]
 8011fb0:	1a9b      	subs	r3, r3, r2
 8011fb2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011fb4:	68fb      	ldr	r3, [r7, #12]
 8011fb6:	f023 0307 	bic.w	r3, r3, #7
 8011fba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8011fbc:	68fb      	ldr	r3, [r7, #12]
 8011fbe:	4a15      	ldr	r2, [pc, #84]	@ (8012014 <prvHeapInit+0xb4>)
 8011fc0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8011fc2:	4b14      	ldr	r3, [pc, #80]	@ (8012014 <prvHeapInit+0xb4>)
 8011fc4:	681b      	ldr	r3, [r3, #0]
 8011fc6:	2200      	movs	r2, #0
 8011fc8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8011fca:	4b12      	ldr	r3, [pc, #72]	@ (8012014 <prvHeapInit+0xb4>)
 8011fcc:	681b      	ldr	r3, [r3, #0]
 8011fce:	2200      	movs	r2, #0
 8011fd0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011fd2:	687b      	ldr	r3, [r7, #4]
 8011fd4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8011fd6:	683b      	ldr	r3, [r7, #0]
 8011fd8:	68fa      	ldr	r2, [r7, #12]
 8011fda:	1ad2      	subs	r2, r2, r3
 8011fdc:	683b      	ldr	r3, [r7, #0]
 8011fde:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8012014 <prvHeapInit+0xb4>)
 8011fe2:	681a      	ldr	r2, [r3, #0]
 8011fe4:	683b      	ldr	r3, [r7, #0]
 8011fe6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011fe8:	683b      	ldr	r3, [r7, #0]
 8011fea:	685b      	ldr	r3, [r3, #4]
 8011fec:	4a0a      	ldr	r2, [pc, #40]	@ (8012018 <prvHeapInit+0xb8>)
 8011fee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011ff0:	683b      	ldr	r3, [r7, #0]
 8011ff2:	685b      	ldr	r3, [r3, #4]
 8011ff4:	4a09      	ldr	r2, [pc, #36]	@ (801201c <prvHeapInit+0xbc>)
 8011ff6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011ff8:	4b09      	ldr	r3, [pc, #36]	@ (8012020 <prvHeapInit+0xc0>)
 8011ffa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8011ffe:	601a      	str	r2, [r3, #0]
}
 8012000:	bf00      	nop
 8012002:	3714      	adds	r7, #20
 8012004:	46bd      	mov	sp, r7
 8012006:	f85d 7b04 	ldr.w	r7, [sp], #4
 801200a:	4770      	bx	lr
 801200c:	20002ed8 	.word	0x20002ed8
 8012010:	20006ad8 	.word	0x20006ad8
 8012014:	20006ae0 	.word	0x20006ae0
 8012018:	20006ae8 	.word	0x20006ae8
 801201c:	20006ae4 	.word	0x20006ae4
 8012020:	20006af4 	.word	0x20006af4

08012024 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8012024:	b480      	push	{r7}
 8012026:	b085      	sub	sp, #20
 8012028:	af00      	add	r7, sp, #0
 801202a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801202c:	4b28      	ldr	r3, [pc, #160]	@ (80120d0 <prvInsertBlockIntoFreeList+0xac>)
 801202e:	60fb      	str	r3, [r7, #12]
 8012030:	e002      	b.n	8012038 <prvInsertBlockIntoFreeList+0x14>
 8012032:	68fb      	ldr	r3, [r7, #12]
 8012034:	681b      	ldr	r3, [r3, #0]
 8012036:	60fb      	str	r3, [r7, #12]
 8012038:	68fb      	ldr	r3, [r7, #12]
 801203a:	681b      	ldr	r3, [r3, #0]
 801203c:	687a      	ldr	r2, [r7, #4]
 801203e:	429a      	cmp	r2, r3
 8012040:	d8f7      	bhi.n	8012032 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8012042:	68fb      	ldr	r3, [r7, #12]
 8012044:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8012046:	68fb      	ldr	r3, [r7, #12]
 8012048:	685b      	ldr	r3, [r3, #4]
 801204a:	68ba      	ldr	r2, [r7, #8]
 801204c:	4413      	add	r3, r2
 801204e:	687a      	ldr	r2, [r7, #4]
 8012050:	429a      	cmp	r2, r3
 8012052:	d108      	bne.n	8012066 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8012054:	68fb      	ldr	r3, [r7, #12]
 8012056:	685a      	ldr	r2, [r3, #4]
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	685b      	ldr	r3, [r3, #4]
 801205c:	441a      	add	r2, r3
 801205e:	68fb      	ldr	r3, [r7, #12]
 8012060:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8012062:	68fb      	ldr	r3, [r7, #12]
 8012064:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8012066:	687b      	ldr	r3, [r7, #4]
 8012068:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801206a:	687b      	ldr	r3, [r7, #4]
 801206c:	685b      	ldr	r3, [r3, #4]
 801206e:	68ba      	ldr	r2, [r7, #8]
 8012070:	441a      	add	r2, r3
 8012072:	68fb      	ldr	r3, [r7, #12]
 8012074:	681b      	ldr	r3, [r3, #0]
 8012076:	429a      	cmp	r2, r3
 8012078:	d118      	bne.n	80120ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801207a:	68fb      	ldr	r3, [r7, #12]
 801207c:	681a      	ldr	r2, [r3, #0]
 801207e:	4b15      	ldr	r3, [pc, #84]	@ (80120d4 <prvInsertBlockIntoFreeList+0xb0>)
 8012080:	681b      	ldr	r3, [r3, #0]
 8012082:	429a      	cmp	r2, r3
 8012084:	d00d      	beq.n	80120a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8012086:	687b      	ldr	r3, [r7, #4]
 8012088:	685a      	ldr	r2, [r3, #4]
 801208a:	68fb      	ldr	r3, [r7, #12]
 801208c:	681b      	ldr	r3, [r3, #0]
 801208e:	685b      	ldr	r3, [r3, #4]
 8012090:	441a      	add	r2, r3
 8012092:	687b      	ldr	r3, [r7, #4]
 8012094:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8012096:	68fb      	ldr	r3, [r7, #12]
 8012098:	681b      	ldr	r3, [r3, #0]
 801209a:	681a      	ldr	r2, [r3, #0]
 801209c:	687b      	ldr	r3, [r7, #4]
 801209e:	601a      	str	r2, [r3, #0]
 80120a0:	e008      	b.n	80120b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80120a2:	4b0c      	ldr	r3, [pc, #48]	@ (80120d4 <prvInsertBlockIntoFreeList+0xb0>)
 80120a4:	681a      	ldr	r2, [r3, #0]
 80120a6:	687b      	ldr	r3, [r7, #4]
 80120a8:	601a      	str	r2, [r3, #0]
 80120aa:	e003      	b.n	80120b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80120ac:	68fb      	ldr	r3, [r7, #12]
 80120ae:	681a      	ldr	r2, [r3, #0]
 80120b0:	687b      	ldr	r3, [r7, #4]
 80120b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80120b4:	68fa      	ldr	r2, [r7, #12]
 80120b6:	687b      	ldr	r3, [r7, #4]
 80120b8:	429a      	cmp	r2, r3
 80120ba:	d002      	beq.n	80120c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80120bc:	68fb      	ldr	r3, [r7, #12]
 80120be:	687a      	ldr	r2, [r7, #4]
 80120c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80120c2:	bf00      	nop
 80120c4:	3714      	adds	r7, #20
 80120c6:	46bd      	mov	sp, r7
 80120c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120cc:	4770      	bx	lr
 80120ce:	bf00      	nop
 80120d0:	20006ad8 	.word	0x20006ad8
 80120d4:	20006ae0 	.word	0x20006ae0

080120d8 <__cvt>:
 80120d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80120dc:	ec57 6b10 	vmov	r6, r7, d0
 80120e0:	2f00      	cmp	r7, #0
 80120e2:	460c      	mov	r4, r1
 80120e4:	4619      	mov	r1, r3
 80120e6:	463b      	mov	r3, r7
 80120e8:	bfbb      	ittet	lt
 80120ea:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80120ee:	461f      	movlt	r7, r3
 80120f0:	2300      	movge	r3, #0
 80120f2:	232d      	movlt	r3, #45	@ 0x2d
 80120f4:	700b      	strb	r3, [r1, #0]
 80120f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80120f8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80120fc:	4691      	mov	r9, r2
 80120fe:	f023 0820 	bic.w	r8, r3, #32
 8012102:	bfbc      	itt	lt
 8012104:	4632      	movlt	r2, r6
 8012106:	4616      	movlt	r6, r2
 8012108:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801210c:	d005      	beq.n	801211a <__cvt+0x42>
 801210e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8012112:	d100      	bne.n	8012116 <__cvt+0x3e>
 8012114:	3401      	adds	r4, #1
 8012116:	2102      	movs	r1, #2
 8012118:	e000      	b.n	801211c <__cvt+0x44>
 801211a:	2103      	movs	r1, #3
 801211c:	ab03      	add	r3, sp, #12
 801211e:	9301      	str	r3, [sp, #4]
 8012120:	ab02      	add	r3, sp, #8
 8012122:	9300      	str	r3, [sp, #0]
 8012124:	ec47 6b10 	vmov	d0, r6, r7
 8012128:	4653      	mov	r3, sl
 801212a:	4622      	mov	r2, r4
 801212c:	f000 fea4 	bl	8012e78 <_dtoa_r>
 8012130:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8012134:	4605      	mov	r5, r0
 8012136:	d119      	bne.n	801216c <__cvt+0x94>
 8012138:	f019 0f01 	tst.w	r9, #1
 801213c:	d00e      	beq.n	801215c <__cvt+0x84>
 801213e:	eb00 0904 	add.w	r9, r0, r4
 8012142:	2200      	movs	r2, #0
 8012144:	2300      	movs	r3, #0
 8012146:	4630      	mov	r0, r6
 8012148:	4639      	mov	r1, r7
 801214a:	f7ee fce5 	bl	8000b18 <__aeabi_dcmpeq>
 801214e:	b108      	cbz	r0, 8012154 <__cvt+0x7c>
 8012150:	f8cd 900c 	str.w	r9, [sp, #12]
 8012154:	2230      	movs	r2, #48	@ 0x30
 8012156:	9b03      	ldr	r3, [sp, #12]
 8012158:	454b      	cmp	r3, r9
 801215a:	d31e      	bcc.n	801219a <__cvt+0xc2>
 801215c:	9b03      	ldr	r3, [sp, #12]
 801215e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012160:	1b5b      	subs	r3, r3, r5
 8012162:	4628      	mov	r0, r5
 8012164:	6013      	str	r3, [r2, #0]
 8012166:	b004      	add	sp, #16
 8012168:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801216c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8012170:	eb00 0904 	add.w	r9, r0, r4
 8012174:	d1e5      	bne.n	8012142 <__cvt+0x6a>
 8012176:	7803      	ldrb	r3, [r0, #0]
 8012178:	2b30      	cmp	r3, #48	@ 0x30
 801217a:	d10a      	bne.n	8012192 <__cvt+0xba>
 801217c:	2200      	movs	r2, #0
 801217e:	2300      	movs	r3, #0
 8012180:	4630      	mov	r0, r6
 8012182:	4639      	mov	r1, r7
 8012184:	f7ee fcc8 	bl	8000b18 <__aeabi_dcmpeq>
 8012188:	b918      	cbnz	r0, 8012192 <__cvt+0xba>
 801218a:	f1c4 0401 	rsb	r4, r4, #1
 801218e:	f8ca 4000 	str.w	r4, [sl]
 8012192:	f8da 3000 	ldr.w	r3, [sl]
 8012196:	4499      	add	r9, r3
 8012198:	e7d3      	b.n	8012142 <__cvt+0x6a>
 801219a:	1c59      	adds	r1, r3, #1
 801219c:	9103      	str	r1, [sp, #12]
 801219e:	701a      	strb	r2, [r3, #0]
 80121a0:	e7d9      	b.n	8012156 <__cvt+0x7e>

080121a2 <__exponent>:
 80121a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80121a4:	2900      	cmp	r1, #0
 80121a6:	bfba      	itte	lt
 80121a8:	4249      	neglt	r1, r1
 80121aa:	232d      	movlt	r3, #45	@ 0x2d
 80121ac:	232b      	movge	r3, #43	@ 0x2b
 80121ae:	2909      	cmp	r1, #9
 80121b0:	7002      	strb	r2, [r0, #0]
 80121b2:	7043      	strb	r3, [r0, #1]
 80121b4:	dd29      	ble.n	801220a <__exponent+0x68>
 80121b6:	f10d 0307 	add.w	r3, sp, #7
 80121ba:	461d      	mov	r5, r3
 80121bc:	270a      	movs	r7, #10
 80121be:	461a      	mov	r2, r3
 80121c0:	fbb1 f6f7 	udiv	r6, r1, r7
 80121c4:	fb07 1416 	mls	r4, r7, r6, r1
 80121c8:	3430      	adds	r4, #48	@ 0x30
 80121ca:	f802 4c01 	strb.w	r4, [r2, #-1]
 80121ce:	460c      	mov	r4, r1
 80121d0:	2c63      	cmp	r4, #99	@ 0x63
 80121d2:	f103 33ff 	add.w	r3, r3, #4294967295
 80121d6:	4631      	mov	r1, r6
 80121d8:	dcf1      	bgt.n	80121be <__exponent+0x1c>
 80121da:	3130      	adds	r1, #48	@ 0x30
 80121dc:	1e94      	subs	r4, r2, #2
 80121de:	f803 1c01 	strb.w	r1, [r3, #-1]
 80121e2:	1c41      	adds	r1, r0, #1
 80121e4:	4623      	mov	r3, r4
 80121e6:	42ab      	cmp	r3, r5
 80121e8:	d30a      	bcc.n	8012200 <__exponent+0x5e>
 80121ea:	f10d 0309 	add.w	r3, sp, #9
 80121ee:	1a9b      	subs	r3, r3, r2
 80121f0:	42ac      	cmp	r4, r5
 80121f2:	bf88      	it	hi
 80121f4:	2300      	movhi	r3, #0
 80121f6:	3302      	adds	r3, #2
 80121f8:	4403      	add	r3, r0
 80121fa:	1a18      	subs	r0, r3, r0
 80121fc:	b003      	add	sp, #12
 80121fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012200:	f813 6b01 	ldrb.w	r6, [r3], #1
 8012204:	f801 6f01 	strb.w	r6, [r1, #1]!
 8012208:	e7ed      	b.n	80121e6 <__exponent+0x44>
 801220a:	2330      	movs	r3, #48	@ 0x30
 801220c:	3130      	adds	r1, #48	@ 0x30
 801220e:	7083      	strb	r3, [r0, #2]
 8012210:	70c1      	strb	r1, [r0, #3]
 8012212:	1d03      	adds	r3, r0, #4
 8012214:	e7f1      	b.n	80121fa <__exponent+0x58>
	...

08012218 <_printf_float>:
 8012218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801221c:	b08d      	sub	sp, #52	@ 0x34
 801221e:	460c      	mov	r4, r1
 8012220:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8012224:	4616      	mov	r6, r2
 8012226:	461f      	mov	r7, r3
 8012228:	4605      	mov	r5, r0
 801222a:	f000 fcb9 	bl	8012ba0 <_localeconv_r>
 801222e:	6803      	ldr	r3, [r0, #0]
 8012230:	9304      	str	r3, [sp, #16]
 8012232:	4618      	mov	r0, r3
 8012234:	f7ee f844 	bl	80002c0 <strlen>
 8012238:	2300      	movs	r3, #0
 801223a:	930a      	str	r3, [sp, #40]	@ 0x28
 801223c:	f8d8 3000 	ldr.w	r3, [r8]
 8012240:	9005      	str	r0, [sp, #20]
 8012242:	3307      	adds	r3, #7
 8012244:	f023 0307 	bic.w	r3, r3, #7
 8012248:	f103 0208 	add.w	r2, r3, #8
 801224c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8012250:	f8d4 b000 	ldr.w	fp, [r4]
 8012254:	f8c8 2000 	str.w	r2, [r8]
 8012258:	e9d3 8900 	ldrd	r8, r9, [r3]
 801225c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8012260:	9307      	str	r3, [sp, #28]
 8012262:	f8cd 8018 	str.w	r8, [sp, #24]
 8012266:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801226a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801226e:	4b9c      	ldr	r3, [pc, #624]	@ (80124e0 <_printf_float+0x2c8>)
 8012270:	f04f 32ff 	mov.w	r2, #4294967295
 8012274:	f7ee fc82 	bl	8000b7c <__aeabi_dcmpun>
 8012278:	bb70      	cbnz	r0, 80122d8 <_printf_float+0xc0>
 801227a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801227e:	4b98      	ldr	r3, [pc, #608]	@ (80124e0 <_printf_float+0x2c8>)
 8012280:	f04f 32ff 	mov.w	r2, #4294967295
 8012284:	f7ee fc5c 	bl	8000b40 <__aeabi_dcmple>
 8012288:	bb30      	cbnz	r0, 80122d8 <_printf_float+0xc0>
 801228a:	2200      	movs	r2, #0
 801228c:	2300      	movs	r3, #0
 801228e:	4640      	mov	r0, r8
 8012290:	4649      	mov	r1, r9
 8012292:	f7ee fc4b 	bl	8000b2c <__aeabi_dcmplt>
 8012296:	b110      	cbz	r0, 801229e <_printf_float+0x86>
 8012298:	232d      	movs	r3, #45	@ 0x2d
 801229a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801229e:	4a91      	ldr	r2, [pc, #580]	@ (80124e4 <_printf_float+0x2cc>)
 80122a0:	4b91      	ldr	r3, [pc, #580]	@ (80124e8 <_printf_float+0x2d0>)
 80122a2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80122a6:	bf8c      	ite	hi
 80122a8:	4690      	movhi	r8, r2
 80122aa:	4698      	movls	r8, r3
 80122ac:	2303      	movs	r3, #3
 80122ae:	6123      	str	r3, [r4, #16]
 80122b0:	f02b 0304 	bic.w	r3, fp, #4
 80122b4:	6023      	str	r3, [r4, #0]
 80122b6:	f04f 0900 	mov.w	r9, #0
 80122ba:	9700      	str	r7, [sp, #0]
 80122bc:	4633      	mov	r3, r6
 80122be:	aa0b      	add	r2, sp, #44	@ 0x2c
 80122c0:	4621      	mov	r1, r4
 80122c2:	4628      	mov	r0, r5
 80122c4:	f000 f9d2 	bl	801266c <_printf_common>
 80122c8:	3001      	adds	r0, #1
 80122ca:	f040 808d 	bne.w	80123e8 <_printf_float+0x1d0>
 80122ce:	f04f 30ff 	mov.w	r0, #4294967295
 80122d2:	b00d      	add	sp, #52	@ 0x34
 80122d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80122d8:	4642      	mov	r2, r8
 80122da:	464b      	mov	r3, r9
 80122dc:	4640      	mov	r0, r8
 80122de:	4649      	mov	r1, r9
 80122e0:	f7ee fc4c 	bl	8000b7c <__aeabi_dcmpun>
 80122e4:	b140      	cbz	r0, 80122f8 <_printf_float+0xe0>
 80122e6:	464b      	mov	r3, r9
 80122e8:	2b00      	cmp	r3, #0
 80122ea:	bfbc      	itt	lt
 80122ec:	232d      	movlt	r3, #45	@ 0x2d
 80122ee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80122f2:	4a7e      	ldr	r2, [pc, #504]	@ (80124ec <_printf_float+0x2d4>)
 80122f4:	4b7e      	ldr	r3, [pc, #504]	@ (80124f0 <_printf_float+0x2d8>)
 80122f6:	e7d4      	b.n	80122a2 <_printf_float+0x8a>
 80122f8:	6863      	ldr	r3, [r4, #4]
 80122fa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80122fe:	9206      	str	r2, [sp, #24]
 8012300:	1c5a      	adds	r2, r3, #1
 8012302:	d13b      	bne.n	801237c <_printf_float+0x164>
 8012304:	2306      	movs	r3, #6
 8012306:	6063      	str	r3, [r4, #4]
 8012308:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801230c:	2300      	movs	r3, #0
 801230e:	6022      	str	r2, [r4, #0]
 8012310:	9303      	str	r3, [sp, #12]
 8012312:	ab0a      	add	r3, sp, #40	@ 0x28
 8012314:	e9cd a301 	strd	sl, r3, [sp, #4]
 8012318:	ab09      	add	r3, sp, #36	@ 0x24
 801231a:	9300      	str	r3, [sp, #0]
 801231c:	6861      	ldr	r1, [r4, #4]
 801231e:	ec49 8b10 	vmov	d0, r8, r9
 8012322:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8012326:	4628      	mov	r0, r5
 8012328:	f7ff fed6 	bl	80120d8 <__cvt>
 801232c:	9b06      	ldr	r3, [sp, #24]
 801232e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012330:	2b47      	cmp	r3, #71	@ 0x47
 8012332:	4680      	mov	r8, r0
 8012334:	d129      	bne.n	801238a <_printf_float+0x172>
 8012336:	1cc8      	adds	r0, r1, #3
 8012338:	db02      	blt.n	8012340 <_printf_float+0x128>
 801233a:	6863      	ldr	r3, [r4, #4]
 801233c:	4299      	cmp	r1, r3
 801233e:	dd41      	ble.n	80123c4 <_printf_float+0x1ac>
 8012340:	f1aa 0a02 	sub.w	sl, sl, #2
 8012344:	fa5f fa8a 	uxtb.w	sl, sl
 8012348:	3901      	subs	r1, #1
 801234a:	4652      	mov	r2, sl
 801234c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8012350:	9109      	str	r1, [sp, #36]	@ 0x24
 8012352:	f7ff ff26 	bl	80121a2 <__exponent>
 8012356:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012358:	1813      	adds	r3, r2, r0
 801235a:	2a01      	cmp	r2, #1
 801235c:	4681      	mov	r9, r0
 801235e:	6123      	str	r3, [r4, #16]
 8012360:	dc02      	bgt.n	8012368 <_printf_float+0x150>
 8012362:	6822      	ldr	r2, [r4, #0]
 8012364:	07d2      	lsls	r2, r2, #31
 8012366:	d501      	bpl.n	801236c <_printf_float+0x154>
 8012368:	3301      	adds	r3, #1
 801236a:	6123      	str	r3, [r4, #16]
 801236c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8012370:	2b00      	cmp	r3, #0
 8012372:	d0a2      	beq.n	80122ba <_printf_float+0xa2>
 8012374:	232d      	movs	r3, #45	@ 0x2d
 8012376:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801237a:	e79e      	b.n	80122ba <_printf_float+0xa2>
 801237c:	9a06      	ldr	r2, [sp, #24]
 801237e:	2a47      	cmp	r2, #71	@ 0x47
 8012380:	d1c2      	bne.n	8012308 <_printf_float+0xf0>
 8012382:	2b00      	cmp	r3, #0
 8012384:	d1c0      	bne.n	8012308 <_printf_float+0xf0>
 8012386:	2301      	movs	r3, #1
 8012388:	e7bd      	b.n	8012306 <_printf_float+0xee>
 801238a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801238e:	d9db      	bls.n	8012348 <_printf_float+0x130>
 8012390:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8012394:	d118      	bne.n	80123c8 <_printf_float+0x1b0>
 8012396:	2900      	cmp	r1, #0
 8012398:	6863      	ldr	r3, [r4, #4]
 801239a:	dd0b      	ble.n	80123b4 <_printf_float+0x19c>
 801239c:	6121      	str	r1, [r4, #16]
 801239e:	b913      	cbnz	r3, 80123a6 <_printf_float+0x18e>
 80123a0:	6822      	ldr	r2, [r4, #0]
 80123a2:	07d0      	lsls	r0, r2, #31
 80123a4:	d502      	bpl.n	80123ac <_printf_float+0x194>
 80123a6:	3301      	adds	r3, #1
 80123a8:	440b      	add	r3, r1
 80123aa:	6123      	str	r3, [r4, #16]
 80123ac:	65a1      	str	r1, [r4, #88]	@ 0x58
 80123ae:	f04f 0900 	mov.w	r9, #0
 80123b2:	e7db      	b.n	801236c <_printf_float+0x154>
 80123b4:	b913      	cbnz	r3, 80123bc <_printf_float+0x1a4>
 80123b6:	6822      	ldr	r2, [r4, #0]
 80123b8:	07d2      	lsls	r2, r2, #31
 80123ba:	d501      	bpl.n	80123c0 <_printf_float+0x1a8>
 80123bc:	3302      	adds	r3, #2
 80123be:	e7f4      	b.n	80123aa <_printf_float+0x192>
 80123c0:	2301      	movs	r3, #1
 80123c2:	e7f2      	b.n	80123aa <_printf_float+0x192>
 80123c4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80123c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80123ca:	4299      	cmp	r1, r3
 80123cc:	db05      	blt.n	80123da <_printf_float+0x1c2>
 80123ce:	6823      	ldr	r3, [r4, #0]
 80123d0:	6121      	str	r1, [r4, #16]
 80123d2:	07d8      	lsls	r0, r3, #31
 80123d4:	d5ea      	bpl.n	80123ac <_printf_float+0x194>
 80123d6:	1c4b      	adds	r3, r1, #1
 80123d8:	e7e7      	b.n	80123aa <_printf_float+0x192>
 80123da:	2900      	cmp	r1, #0
 80123dc:	bfd4      	ite	le
 80123de:	f1c1 0202 	rsble	r2, r1, #2
 80123e2:	2201      	movgt	r2, #1
 80123e4:	4413      	add	r3, r2
 80123e6:	e7e0      	b.n	80123aa <_printf_float+0x192>
 80123e8:	6823      	ldr	r3, [r4, #0]
 80123ea:	055a      	lsls	r2, r3, #21
 80123ec:	d407      	bmi.n	80123fe <_printf_float+0x1e6>
 80123ee:	6923      	ldr	r3, [r4, #16]
 80123f0:	4642      	mov	r2, r8
 80123f2:	4631      	mov	r1, r6
 80123f4:	4628      	mov	r0, r5
 80123f6:	47b8      	blx	r7
 80123f8:	3001      	adds	r0, #1
 80123fa:	d12b      	bne.n	8012454 <_printf_float+0x23c>
 80123fc:	e767      	b.n	80122ce <_printf_float+0xb6>
 80123fe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8012402:	f240 80dd 	bls.w	80125c0 <_printf_float+0x3a8>
 8012406:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801240a:	2200      	movs	r2, #0
 801240c:	2300      	movs	r3, #0
 801240e:	f7ee fb83 	bl	8000b18 <__aeabi_dcmpeq>
 8012412:	2800      	cmp	r0, #0
 8012414:	d033      	beq.n	801247e <_printf_float+0x266>
 8012416:	4a37      	ldr	r2, [pc, #220]	@ (80124f4 <_printf_float+0x2dc>)
 8012418:	2301      	movs	r3, #1
 801241a:	4631      	mov	r1, r6
 801241c:	4628      	mov	r0, r5
 801241e:	47b8      	blx	r7
 8012420:	3001      	adds	r0, #1
 8012422:	f43f af54 	beq.w	80122ce <_printf_float+0xb6>
 8012426:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801242a:	4543      	cmp	r3, r8
 801242c:	db02      	blt.n	8012434 <_printf_float+0x21c>
 801242e:	6823      	ldr	r3, [r4, #0]
 8012430:	07d8      	lsls	r0, r3, #31
 8012432:	d50f      	bpl.n	8012454 <_printf_float+0x23c>
 8012434:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012438:	4631      	mov	r1, r6
 801243a:	4628      	mov	r0, r5
 801243c:	47b8      	blx	r7
 801243e:	3001      	adds	r0, #1
 8012440:	f43f af45 	beq.w	80122ce <_printf_float+0xb6>
 8012444:	f04f 0900 	mov.w	r9, #0
 8012448:	f108 38ff 	add.w	r8, r8, #4294967295
 801244c:	f104 0a1a 	add.w	sl, r4, #26
 8012450:	45c8      	cmp	r8, r9
 8012452:	dc09      	bgt.n	8012468 <_printf_float+0x250>
 8012454:	6823      	ldr	r3, [r4, #0]
 8012456:	079b      	lsls	r3, r3, #30
 8012458:	f100 8103 	bmi.w	8012662 <_printf_float+0x44a>
 801245c:	68e0      	ldr	r0, [r4, #12]
 801245e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012460:	4298      	cmp	r0, r3
 8012462:	bfb8      	it	lt
 8012464:	4618      	movlt	r0, r3
 8012466:	e734      	b.n	80122d2 <_printf_float+0xba>
 8012468:	2301      	movs	r3, #1
 801246a:	4652      	mov	r2, sl
 801246c:	4631      	mov	r1, r6
 801246e:	4628      	mov	r0, r5
 8012470:	47b8      	blx	r7
 8012472:	3001      	adds	r0, #1
 8012474:	f43f af2b 	beq.w	80122ce <_printf_float+0xb6>
 8012478:	f109 0901 	add.w	r9, r9, #1
 801247c:	e7e8      	b.n	8012450 <_printf_float+0x238>
 801247e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012480:	2b00      	cmp	r3, #0
 8012482:	dc39      	bgt.n	80124f8 <_printf_float+0x2e0>
 8012484:	4a1b      	ldr	r2, [pc, #108]	@ (80124f4 <_printf_float+0x2dc>)
 8012486:	2301      	movs	r3, #1
 8012488:	4631      	mov	r1, r6
 801248a:	4628      	mov	r0, r5
 801248c:	47b8      	blx	r7
 801248e:	3001      	adds	r0, #1
 8012490:	f43f af1d 	beq.w	80122ce <_printf_float+0xb6>
 8012494:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8012498:	ea59 0303 	orrs.w	r3, r9, r3
 801249c:	d102      	bne.n	80124a4 <_printf_float+0x28c>
 801249e:	6823      	ldr	r3, [r4, #0]
 80124a0:	07d9      	lsls	r1, r3, #31
 80124a2:	d5d7      	bpl.n	8012454 <_printf_float+0x23c>
 80124a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80124a8:	4631      	mov	r1, r6
 80124aa:	4628      	mov	r0, r5
 80124ac:	47b8      	blx	r7
 80124ae:	3001      	adds	r0, #1
 80124b0:	f43f af0d 	beq.w	80122ce <_printf_float+0xb6>
 80124b4:	f04f 0a00 	mov.w	sl, #0
 80124b8:	f104 0b1a 	add.w	fp, r4, #26
 80124bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80124be:	425b      	negs	r3, r3
 80124c0:	4553      	cmp	r3, sl
 80124c2:	dc01      	bgt.n	80124c8 <_printf_float+0x2b0>
 80124c4:	464b      	mov	r3, r9
 80124c6:	e793      	b.n	80123f0 <_printf_float+0x1d8>
 80124c8:	2301      	movs	r3, #1
 80124ca:	465a      	mov	r2, fp
 80124cc:	4631      	mov	r1, r6
 80124ce:	4628      	mov	r0, r5
 80124d0:	47b8      	blx	r7
 80124d2:	3001      	adds	r0, #1
 80124d4:	f43f aefb 	beq.w	80122ce <_printf_float+0xb6>
 80124d8:	f10a 0a01 	add.w	sl, sl, #1
 80124dc:	e7ee      	b.n	80124bc <_printf_float+0x2a4>
 80124de:	bf00      	nop
 80124e0:	7fefffff 	.word	0x7fefffff
 80124e4:	08014cac 	.word	0x08014cac
 80124e8:	08014ca8 	.word	0x08014ca8
 80124ec:	08014cb4 	.word	0x08014cb4
 80124f0:	08014cb0 	.word	0x08014cb0
 80124f4:	08014cb8 	.word	0x08014cb8
 80124f8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80124fa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80124fe:	4553      	cmp	r3, sl
 8012500:	bfa8      	it	ge
 8012502:	4653      	movge	r3, sl
 8012504:	2b00      	cmp	r3, #0
 8012506:	4699      	mov	r9, r3
 8012508:	dc36      	bgt.n	8012578 <_printf_float+0x360>
 801250a:	f04f 0b00 	mov.w	fp, #0
 801250e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012512:	f104 021a 	add.w	r2, r4, #26
 8012516:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012518:	9306      	str	r3, [sp, #24]
 801251a:	eba3 0309 	sub.w	r3, r3, r9
 801251e:	455b      	cmp	r3, fp
 8012520:	dc31      	bgt.n	8012586 <_printf_float+0x36e>
 8012522:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012524:	459a      	cmp	sl, r3
 8012526:	dc3a      	bgt.n	801259e <_printf_float+0x386>
 8012528:	6823      	ldr	r3, [r4, #0]
 801252a:	07da      	lsls	r2, r3, #31
 801252c:	d437      	bmi.n	801259e <_printf_float+0x386>
 801252e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012530:	ebaa 0903 	sub.w	r9, sl, r3
 8012534:	9b06      	ldr	r3, [sp, #24]
 8012536:	ebaa 0303 	sub.w	r3, sl, r3
 801253a:	4599      	cmp	r9, r3
 801253c:	bfa8      	it	ge
 801253e:	4699      	movge	r9, r3
 8012540:	f1b9 0f00 	cmp.w	r9, #0
 8012544:	dc33      	bgt.n	80125ae <_printf_float+0x396>
 8012546:	f04f 0800 	mov.w	r8, #0
 801254a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801254e:	f104 0b1a 	add.w	fp, r4, #26
 8012552:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012554:	ebaa 0303 	sub.w	r3, sl, r3
 8012558:	eba3 0309 	sub.w	r3, r3, r9
 801255c:	4543      	cmp	r3, r8
 801255e:	f77f af79 	ble.w	8012454 <_printf_float+0x23c>
 8012562:	2301      	movs	r3, #1
 8012564:	465a      	mov	r2, fp
 8012566:	4631      	mov	r1, r6
 8012568:	4628      	mov	r0, r5
 801256a:	47b8      	blx	r7
 801256c:	3001      	adds	r0, #1
 801256e:	f43f aeae 	beq.w	80122ce <_printf_float+0xb6>
 8012572:	f108 0801 	add.w	r8, r8, #1
 8012576:	e7ec      	b.n	8012552 <_printf_float+0x33a>
 8012578:	4642      	mov	r2, r8
 801257a:	4631      	mov	r1, r6
 801257c:	4628      	mov	r0, r5
 801257e:	47b8      	blx	r7
 8012580:	3001      	adds	r0, #1
 8012582:	d1c2      	bne.n	801250a <_printf_float+0x2f2>
 8012584:	e6a3      	b.n	80122ce <_printf_float+0xb6>
 8012586:	2301      	movs	r3, #1
 8012588:	4631      	mov	r1, r6
 801258a:	4628      	mov	r0, r5
 801258c:	9206      	str	r2, [sp, #24]
 801258e:	47b8      	blx	r7
 8012590:	3001      	adds	r0, #1
 8012592:	f43f ae9c 	beq.w	80122ce <_printf_float+0xb6>
 8012596:	9a06      	ldr	r2, [sp, #24]
 8012598:	f10b 0b01 	add.w	fp, fp, #1
 801259c:	e7bb      	b.n	8012516 <_printf_float+0x2fe>
 801259e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80125a2:	4631      	mov	r1, r6
 80125a4:	4628      	mov	r0, r5
 80125a6:	47b8      	blx	r7
 80125a8:	3001      	adds	r0, #1
 80125aa:	d1c0      	bne.n	801252e <_printf_float+0x316>
 80125ac:	e68f      	b.n	80122ce <_printf_float+0xb6>
 80125ae:	9a06      	ldr	r2, [sp, #24]
 80125b0:	464b      	mov	r3, r9
 80125b2:	4442      	add	r2, r8
 80125b4:	4631      	mov	r1, r6
 80125b6:	4628      	mov	r0, r5
 80125b8:	47b8      	blx	r7
 80125ba:	3001      	adds	r0, #1
 80125bc:	d1c3      	bne.n	8012546 <_printf_float+0x32e>
 80125be:	e686      	b.n	80122ce <_printf_float+0xb6>
 80125c0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80125c4:	f1ba 0f01 	cmp.w	sl, #1
 80125c8:	dc01      	bgt.n	80125ce <_printf_float+0x3b6>
 80125ca:	07db      	lsls	r3, r3, #31
 80125cc:	d536      	bpl.n	801263c <_printf_float+0x424>
 80125ce:	2301      	movs	r3, #1
 80125d0:	4642      	mov	r2, r8
 80125d2:	4631      	mov	r1, r6
 80125d4:	4628      	mov	r0, r5
 80125d6:	47b8      	blx	r7
 80125d8:	3001      	adds	r0, #1
 80125da:	f43f ae78 	beq.w	80122ce <_printf_float+0xb6>
 80125de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80125e2:	4631      	mov	r1, r6
 80125e4:	4628      	mov	r0, r5
 80125e6:	47b8      	blx	r7
 80125e8:	3001      	adds	r0, #1
 80125ea:	f43f ae70 	beq.w	80122ce <_printf_float+0xb6>
 80125ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80125f2:	2200      	movs	r2, #0
 80125f4:	2300      	movs	r3, #0
 80125f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80125fa:	f7ee fa8d 	bl	8000b18 <__aeabi_dcmpeq>
 80125fe:	b9c0      	cbnz	r0, 8012632 <_printf_float+0x41a>
 8012600:	4653      	mov	r3, sl
 8012602:	f108 0201 	add.w	r2, r8, #1
 8012606:	4631      	mov	r1, r6
 8012608:	4628      	mov	r0, r5
 801260a:	47b8      	blx	r7
 801260c:	3001      	adds	r0, #1
 801260e:	d10c      	bne.n	801262a <_printf_float+0x412>
 8012610:	e65d      	b.n	80122ce <_printf_float+0xb6>
 8012612:	2301      	movs	r3, #1
 8012614:	465a      	mov	r2, fp
 8012616:	4631      	mov	r1, r6
 8012618:	4628      	mov	r0, r5
 801261a:	47b8      	blx	r7
 801261c:	3001      	adds	r0, #1
 801261e:	f43f ae56 	beq.w	80122ce <_printf_float+0xb6>
 8012622:	f108 0801 	add.w	r8, r8, #1
 8012626:	45d0      	cmp	r8, sl
 8012628:	dbf3      	blt.n	8012612 <_printf_float+0x3fa>
 801262a:	464b      	mov	r3, r9
 801262c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8012630:	e6df      	b.n	80123f2 <_printf_float+0x1da>
 8012632:	f04f 0800 	mov.w	r8, #0
 8012636:	f104 0b1a 	add.w	fp, r4, #26
 801263a:	e7f4      	b.n	8012626 <_printf_float+0x40e>
 801263c:	2301      	movs	r3, #1
 801263e:	4642      	mov	r2, r8
 8012640:	e7e1      	b.n	8012606 <_printf_float+0x3ee>
 8012642:	2301      	movs	r3, #1
 8012644:	464a      	mov	r2, r9
 8012646:	4631      	mov	r1, r6
 8012648:	4628      	mov	r0, r5
 801264a:	47b8      	blx	r7
 801264c:	3001      	adds	r0, #1
 801264e:	f43f ae3e 	beq.w	80122ce <_printf_float+0xb6>
 8012652:	f108 0801 	add.w	r8, r8, #1
 8012656:	68e3      	ldr	r3, [r4, #12]
 8012658:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801265a:	1a5b      	subs	r3, r3, r1
 801265c:	4543      	cmp	r3, r8
 801265e:	dcf0      	bgt.n	8012642 <_printf_float+0x42a>
 8012660:	e6fc      	b.n	801245c <_printf_float+0x244>
 8012662:	f04f 0800 	mov.w	r8, #0
 8012666:	f104 0919 	add.w	r9, r4, #25
 801266a:	e7f4      	b.n	8012656 <_printf_float+0x43e>

0801266c <_printf_common>:
 801266c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012670:	4616      	mov	r6, r2
 8012672:	4698      	mov	r8, r3
 8012674:	688a      	ldr	r2, [r1, #8]
 8012676:	690b      	ldr	r3, [r1, #16]
 8012678:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801267c:	4293      	cmp	r3, r2
 801267e:	bfb8      	it	lt
 8012680:	4613      	movlt	r3, r2
 8012682:	6033      	str	r3, [r6, #0]
 8012684:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012688:	4607      	mov	r7, r0
 801268a:	460c      	mov	r4, r1
 801268c:	b10a      	cbz	r2, 8012692 <_printf_common+0x26>
 801268e:	3301      	adds	r3, #1
 8012690:	6033      	str	r3, [r6, #0]
 8012692:	6823      	ldr	r3, [r4, #0]
 8012694:	0699      	lsls	r1, r3, #26
 8012696:	bf42      	ittt	mi
 8012698:	6833      	ldrmi	r3, [r6, #0]
 801269a:	3302      	addmi	r3, #2
 801269c:	6033      	strmi	r3, [r6, #0]
 801269e:	6825      	ldr	r5, [r4, #0]
 80126a0:	f015 0506 	ands.w	r5, r5, #6
 80126a4:	d106      	bne.n	80126b4 <_printf_common+0x48>
 80126a6:	f104 0a19 	add.w	sl, r4, #25
 80126aa:	68e3      	ldr	r3, [r4, #12]
 80126ac:	6832      	ldr	r2, [r6, #0]
 80126ae:	1a9b      	subs	r3, r3, r2
 80126b0:	42ab      	cmp	r3, r5
 80126b2:	dc26      	bgt.n	8012702 <_printf_common+0x96>
 80126b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80126b8:	6822      	ldr	r2, [r4, #0]
 80126ba:	3b00      	subs	r3, #0
 80126bc:	bf18      	it	ne
 80126be:	2301      	movne	r3, #1
 80126c0:	0692      	lsls	r2, r2, #26
 80126c2:	d42b      	bmi.n	801271c <_printf_common+0xb0>
 80126c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80126c8:	4641      	mov	r1, r8
 80126ca:	4638      	mov	r0, r7
 80126cc:	47c8      	blx	r9
 80126ce:	3001      	adds	r0, #1
 80126d0:	d01e      	beq.n	8012710 <_printf_common+0xa4>
 80126d2:	6823      	ldr	r3, [r4, #0]
 80126d4:	6922      	ldr	r2, [r4, #16]
 80126d6:	f003 0306 	and.w	r3, r3, #6
 80126da:	2b04      	cmp	r3, #4
 80126dc:	bf02      	ittt	eq
 80126de:	68e5      	ldreq	r5, [r4, #12]
 80126e0:	6833      	ldreq	r3, [r6, #0]
 80126e2:	1aed      	subeq	r5, r5, r3
 80126e4:	68a3      	ldr	r3, [r4, #8]
 80126e6:	bf0c      	ite	eq
 80126e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80126ec:	2500      	movne	r5, #0
 80126ee:	4293      	cmp	r3, r2
 80126f0:	bfc4      	itt	gt
 80126f2:	1a9b      	subgt	r3, r3, r2
 80126f4:	18ed      	addgt	r5, r5, r3
 80126f6:	2600      	movs	r6, #0
 80126f8:	341a      	adds	r4, #26
 80126fa:	42b5      	cmp	r5, r6
 80126fc:	d11a      	bne.n	8012734 <_printf_common+0xc8>
 80126fe:	2000      	movs	r0, #0
 8012700:	e008      	b.n	8012714 <_printf_common+0xa8>
 8012702:	2301      	movs	r3, #1
 8012704:	4652      	mov	r2, sl
 8012706:	4641      	mov	r1, r8
 8012708:	4638      	mov	r0, r7
 801270a:	47c8      	blx	r9
 801270c:	3001      	adds	r0, #1
 801270e:	d103      	bne.n	8012718 <_printf_common+0xac>
 8012710:	f04f 30ff 	mov.w	r0, #4294967295
 8012714:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012718:	3501      	adds	r5, #1
 801271a:	e7c6      	b.n	80126aa <_printf_common+0x3e>
 801271c:	18e1      	adds	r1, r4, r3
 801271e:	1c5a      	adds	r2, r3, #1
 8012720:	2030      	movs	r0, #48	@ 0x30
 8012722:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012726:	4422      	add	r2, r4
 8012728:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801272c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012730:	3302      	adds	r3, #2
 8012732:	e7c7      	b.n	80126c4 <_printf_common+0x58>
 8012734:	2301      	movs	r3, #1
 8012736:	4622      	mov	r2, r4
 8012738:	4641      	mov	r1, r8
 801273a:	4638      	mov	r0, r7
 801273c:	47c8      	blx	r9
 801273e:	3001      	adds	r0, #1
 8012740:	d0e6      	beq.n	8012710 <_printf_common+0xa4>
 8012742:	3601      	adds	r6, #1
 8012744:	e7d9      	b.n	80126fa <_printf_common+0x8e>
	...

08012748 <_printf_i>:
 8012748:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801274c:	7e0f      	ldrb	r7, [r1, #24]
 801274e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012750:	2f78      	cmp	r7, #120	@ 0x78
 8012752:	4691      	mov	r9, r2
 8012754:	4680      	mov	r8, r0
 8012756:	460c      	mov	r4, r1
 8012758:	469a      	mov	sl, r3
 801275a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801275e:	d807      	bhi.n	8012770 <_printf_i+0x28>
 8012760:	2f62      	cmp	r7, #98	@ 0x62
 8012762:	d80a      	bhi.n	801277a <_printf_i+0x32>
 8012764:	2f00      	cmp	r7, #0
 8012766:	f000 80d1 	beq.w	801290c <_printf_i+0x1c4>
 801276a:	2f58      	cmp	r7, #88	@ 0x58
 801276c:	f000 80b8 	beq.w	80128e0 <_printf_i+0x198>
 8012770:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012774:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012778:	e03a      	b.n	80127f0 <_printf_i+0xa8>
 801277a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801277e:	2b15      	cmp	r3, #21
 8012780:	d8f6      	bhi.n	8012770 <_printf_i+0x28>
 8012782:	a101      	add	r1, pc, #4	@ (adr r1, 8012788 <_printf_i+0x40>)
 8012784:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012788:	080127e1 	.word	0x080127e1
 801278c:	080127f5 	.word	0x080127f5
 8012790:	08012771 	.word	0x08012771
 8012794:	08012771 	.word	0x08012771
 8012798:	08012771 	.word	0x08012771
 801279c:	08012771 	.word	0x08012771
 80127a0:	080127f5 	.word	0x080127f5
 80127a4:	08012771 	.word	0x08012771
 80127a8:	08012771 	.word	0x08012771
 80127ac:	08012771 	.word	0x08012771
 80127b0:	08012771 	.word	0x08012771
 80127b4:	080128f3 	.word	0x080128f3
 80127b8:	0801281f 	.word	0x0801281f
 80127bc:	080128ad 	.word	0x080128ad
 80127c0:	08012771 	.word	0x08012771
 80127c4:	08012771 	.word	0x08012771
 80127c8:	08012915 	.word	0x08012915
 80127cc:	08012771 	.word	0x08012771
 80127d0:	0801281f 	.word	0x0801281f
 80127d4:	08012771 	.word	0x08012771
 80127d8:	08012771 	.word	0x08012771
 80127dc:	080128b5 	.word	0x080128b5
 80127e0:	6833      	ldr	r3, [r6, #0]
 80127e2:	1d1a      	adds	r2, r3, #4
 80127e4:	681b      	ldr	r3, [r3, #0]
 80127e6:	6032      	str	r2, [r6, #0]
 80127e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80127ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80127f0:	2301      	movs	r3, #1
 80127f2:	e09c      	b.n	801292e <_printf_i+0x1e6>
 80127f4:	6833      	ldr	r3, [r6, #0]
 80127f6:	6820      	ldr	r0, [r4, #0]
 80127f8:	1d19      	adds	r1, r3, #4
 80127fa:	6031      	str	r1, [r6, #0]
 80127fc:	0606      	lsls	r6, r0, #24
 80127fe:	d501      	bpl.n	8012804 <_printf_i+0xbc>
 8012800:	681d      	ldr	r5, [r3, #0]
 8012802:	e003      	b.n	801280c <_printf_i+0xc4>
 8012804:	0645      	lsls	r5, r0, #25
 8012806:	d5fb      	bpl.n	8012800 <_printf_i+0xb8>
 8012808:	f9b3 5000 	ldrsh.w	r5, [r3]
 801280c:	2d00      	cmp	r5, #0
 801280e:	da03      	bge.n	8012818 <_printf_i+0xd0>
 8012810:	232d      	movs	r3, #45	@ 0x2d
 8012812:	426d      	negs	r5, r5
 8012814:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012818:	4858      	ldr	r0, [pc, #352]	@ (801297c <_printf_i+0x234>)
 801281a:	230a      	movs	r3, #10
 801281c:	e011      	b.n	8012842 <_printf_i+0xfa>
 801281e:	6821      	ldr	r1, [r4, #0]
 8012820:	6833      	ldr	r3, [r6, #0]
 8012822:	0608      	lsls	r0, r1, #24
 8012824:	f853 5b04 	ldr.w	r5, [r3], #4
 8012828:	d402      	bmi.n	8012830 <_printf_i+0xe8>
 801282a:	0649      	lsls	r1, r1, #25
 801282c:	bf48      	it	mi
 801282e:	b2ad      	uxthmi	r5, r5
 8012830:	2f6f      	cmp	r7, #111	@ 0x6f
 8012832:	4852      	ldr	r0, [pc, #328]	@ (801297c <_printf_i+0x234>)
 8012834:	6033      	str	r3, [r6, #0]
 8012836:	bf14      	ite	ne
 8012838:	230a      	movne	r3, #10
 801283a:	2308      	moveq	r3, #8
 801283c:	2100      	movs	r1, #0
 801283e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012842:	6866      	ldr	r6, [r4, #4]
 8012844:	60a6      	str	r6, [r4, #8]
 8012846:	2e00      	cmp	r6, #0
 8012848:	db05      	blt.n	8012856 <_printf_i+0x10e>
 801284a:	6821      	ldr	r1, [r4, #0]
 801284c:	432e      	orrs	r6, r5
 801284e:	f021 0104 	bic.w	r1, r1, #4
 8012852:	6021      	str	r1, [r4, #0]
 8012854:	d04b      	beq.n	80128ee <_printf_i+0x1a6>
 8012856:	4616      	mov	r6, r2
 8012858:	fbb5 f1f3 	udiv	r1, r5, r3
 801285c:	fb03 5711 	mls	r7, r3, r1, r5
 8012860:	5dc7      	ldrb	r7, [r0, r7]
 8012862:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012866:	462f      	mov	r7, r5
 8012868:	42bb      	cmp	r3, r7
 801286a:	460d      	mov	r5, r1
 801286c:	d9f4      	bls.n	8012858 <_printf_i+0x110>
 801286e:	2b08      	cmp	r3, #8
 8012870:	d10b      	bne.n	801288a <_printf_i+0x142>
 8012872:	6823      	ldr	r3, [r4, #0]
 8012874:	07df      	lsls	r7, r3, #31
 8012876:	d508      	bpl.n	801288a <_printf_i+0x142>
 8012878:	6923      	ldr	r3, [r4, #16]
 801287a:	6861      	ldr	r1, [r4, #4]
 801287c:	4299      	cmp	r1, r3
 801287e:	bfde      	ittt	le
 8012880:	2330      	movle	r3, #48	@ 0x30
 8012882:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012886:	f106 36ff 	addle.w	r6, r6, #4294967295
 801288a:	1b92      	subs	r2, r2, r6
 801288c:	6122      	str	r2, [r4, #16]
 801288e:	f8cd a000 	str.w	sl, [sp]
 8012892:	464b      	mov	r3, r9
 8012894:	aa03      	add	r2, sp, #12
 8012896:	4621      	mov	r1, r4
 8012898:	4640      	mov	r0, r8
 801289a:	f7ff fee7 	bl	801266c <_printf_common>
 801289e:	3001      	adds	r0, #1
 80128a0:	d14a      	bne.n	8012938 <_printf_i+0x1f0>
 80128a2:	f04f 30ff 	mov.w	r0, #4294967295
 80128a6:	b004      	add	sp, #16
 80128a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80128ac:	6823      	ldr	r3, [r4, #0]
 80128ae:	f043 0320 	orr.w	r3, r3, #32
 80128b2:	6023      	str	r3, [r4, #0]
 80128b4:	4832      	ldr	r0, [pc, #200]	@ (8012980 <_printf_i+0x238>)
 80128b6:	2778      	movs	r7, #120	@ 0x78
 80128b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80128bc:	6823      	ldr	r3, [r4, #0]
 80128be:	6831      	ldr	r1, [r6, #0]
 80128c0:	061f      	lsls	r7, r3, #24
 80128c2:	f851 5b04 	ldr.w	r5, [r1], #4
 80128c6:	d402      	bmi.n	80128ce <_printf_i+0x186>
 80128c8:	065f      	lsls	r7, r3, #25
 80128ca:	bf48      	it	mi
 80128cc:	b2ad      	uxthmi	r5, r5
 80128ce:	6031      	str	r1, [r6, #0]
 80128d0:	07d9      	lsls	r1, r3, #31
 80128d2:	bf44      	itt	mi
 80128d4:	f043 0320 	orrmi.w	r3, r3, #32
 80128d8:	6023      	strmi	r3, [r4, #0]
 80128da:	b11d      	cbz	r5, 80128e4 <_printf_i+0x19c>
 80128dc:	2310      	movs	r3, #16
 80128de:	e7ad      	b.n	801283c <_printf_i+0xf4>
 80128e0:	4826      	ldr	r0, [pc, #152]	@ (801297c <_printf_i+0x234>)
 80128e2:	e7e9      	b.n	80128b8 <_printf_i+0x170>
 80128e4:	6823      	ldr	r3, [r4, #0]
 80128e6:	f023 0320 	bic.w	r3, r3, #32
 80128ea:	6023      	str	r3, [r4, #0]
 80128ec:	e7f6      	b.n	80128dc <_printf_i+0x194>
 80128ee:	4616      	mov	r6, r2
 80128f0:	e7bd      	b.n	801286e <_printf_i+0x126>
 80128f2:	6833      	ldr	r3, [r6, #0]
 80128f4:	6825      	ldr	r5, [r4, #0]
 80128f6:	6961      	ldr	r1, [r4, #20]
 80128f8:	1d18      	adds	r0, r3, #4
 80128fa:	6030      	str	r0, [r6, #0]
 80128fc:	062e      	lsls	r6, r5, #24
 80128fe:	681b      	ldr	r3, [r3, #0]
 8012900:	d501      	bpl.n	8012906 <_printf_i+0x1be>
 8012902:	6019      	str	r1, [r3, #0]
 8012904:	e002      	b.n	801290c <_printf_i+0x1c4>
 8012906:	0668      	lsls	r0, r5, #25
 8012908:	d5fb      	bpl.n	8012902 <_printf_i+0x1ba>
 801290a:	8019      	strh	r1, [r3, #0]
 801290c:	2300      	movs	r3, #0
 801290e:	6123      	str	r3, [r4, #16]
 8012910:	4616      	mov	r6, r2
 8012912:	e7bc      	b.n	801288e <_printf_i+0x146>
 8012914:	6833      	ldr	r3, [r6, #0]
 8012916:	1d1a      	adds	r2, r3, #4
 8012918:	6032      	str	r2, [r6, #0]
 801291a:	681e      	ldr	r6, [r3, #0]
 801291c:	6862      	ldr	r2, [r4, #4]
 801291e:	2100      	movs	r1, #0
 8012920:	4630      	mov	r0, r6
 8012922:	f7ed fc7d 	bl	8000220 <memchr>
 8012926:	b108      	cbz	r0, 801292c <_printf_i+0x1e4>
 8012928:	1b80      	subs	r0, r0, r6
 801292a:	6060      	str	r0, [r4, #4]
 801292c:	6863      	ldr	r3, [r4, #4]
 801292e:	6123      	str	r3, [r4, #16]
 8012930:	2300      	movs	r3, #0
 8012932:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012936:	e7aa      	b.n	801288e <_printf_i+0x146>
 8012938:	6923      	ldr	r3, [r4, #16]
 801293a:	4632      	mov	r2, r6
 801293c:	4649      	mov	r1, r9
 801293e:	4640      	mov	r0, r8
 8012940:	47d0      	blx	sl
 8012942:	3001      	adds	r0, #1
 8012944:	d0ad      	beq.n	80128a2 <_printf_i+0x15a>
 8012946:	6823      	ldr	r3, [r4, #0]
 8012948:	079b      	lsls	r3, r3, #30
 801294a:	d413      	bmi.n	8012974 <_printf_i+0x22c>
 801294c:	68e0      	ldr	r0, [r4, #12]
 801294e:	9b03      	ldr	r3, [sp, #12]
 8012950:	4298      	cmp	r0, r3
 8012952:	bfb8      	it	lt
 8012954:	4618      	movlt	r0, r3
 8012956:	e7a6      	b.n	80128a6 <_printf_i+0x15e>
 8012958:	2301      	movs	r3, #1
 801295a:	4632      	mov	r2, r6
 801295c:	4649      	mov	r1, r9
 801295e:	4640      	mov	r0, r8
 8012960:	47d0      	blx	sl
 8012962:	3001      	adds	r0, #1
 8012964:	d09d      	beq.n	80128a2 <_printf_i+0x15a>
 8012966:	3501      	adds	r5, #1
 8012968:	68e3      	ldr	r3, [r4, #12]
 801296a:	9903      	ldr	r1, [sp, #12]
 801296c:	1a5b      	subs	r3, r3, r1
 801296e:	42ab      	cmp	r3, r5
 8012970:	dcf2      	bgt.n	8012958 <_printf_i+0x210>
 8012972:	e7eb      	b.n	801294c <_printf_i+0x204>
 8012974:	2500      	movs	r5, #0
 8012976:	f104 0619 	add.w	r6, r4, #25
 801297a:	e7f5      	b.n	8012968 <_printf_i+0x220>
 801297c:	08014cba 	.word	0x08014cba
 8012980:	08014ccb 	.word	0x08014ccb

08012984 <std>:
 8012984:	2300      	movs	r3, #0
 8012986:	b510      	push	{r4, lr}
 8012988:	4604      	mov	r4, r0
 801298a:	e9c0 3300 	strd	r3, r3, [r0]
 801298e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012992:	6083      	str	r3, [r0, #8]
 8012994:	8181      	strh	r1, [r0, #12]
 8012996:	6643      	str	r3, [r0, #100]	@ 0x64
 8012998:	81c2      	strh	r2, [r0, #14]
 801299a:	6183      	str	r3, [r0, #24]
 801299c:	4619      	mov	r1, r3
 801299e:	2208      	movs	r2, #8
 80129a0:	305c      	adds	r0, #92	@ 0x5c
 80129a2:	f000 f8f4 	bl	8012b8e <memset>
 80129a6:	4b0d      	ldr	r3, [pc, #52]	@ (80129dc <std+0x58>)
 80129a8:	6263      	str	r3, [r4, #36]	@ 0x24
 80129aa:	4b0d      	ldr	r3, [pc, #52]	@ (80129e0 <std+0x5c>)
 80129ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 80129ae:	4b0d      	ldr	r3, [pc, #52]	@ (80129e4 <std+0x60>)
 80129b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80129b2:	4b0d      	ldr	r3, [pc, #52]	@ (80129e8 <std+0x64>)
 80129b4:	6323      	str	r3, [r4, #48]	@ 0x30
 80129b6:	4b0d      	ldr	r3, [pc, #52]	@ (80129ec <std+0x68>)
 80129b8:	6224      	str	r4, [r4, #32]
 80129ba:	429c      	cmp	r4, r3
 80129bc:	d006      	beq.n	80129cc <std+0x48>
 80129be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80129c2:	4294      	cmp	r4, r2
 80129c4:	d002      	beq.n	80129cc <std+0x48>
 80129c6:	33d0      	adds	r3, #208	@ 0xd0
 80129c8:	429c      	cmp	r4, r3
 80129ca:	d105      	bne.n	80129d8 <std+0x54>
 80129cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80129d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80129d4:	f000 b9b6 	b.w	8012d44 <__retarget_lock_init_recursive>
 80129d8:	bd10      	pop	{r4, pc}
 80129da:	bf00      	nop
 80129dc:	08012b09 	.word	0x08012b09
 80129e0:	08012b2b 	.word	0x08012b2b
 80129e4:	08012b63 	.word	0x08012b63
 80129e8:	08012b87 	.word	0x08012b87
 80129ec:	20006af8 	.word	0x20006af8

080129f0 <stdio_exit_handler>:
 80129f0:	4a02      	ldr	r2, [pc, #8]	@ (80129fc <stdio_exit_handler+0xc>)
 80129f2:	4903      	ldr	r1, [pc, #12]	@ (8012a00 <stdio_exit_handler+0x10>)
 80129f4:	4803      	ldr	r0, [pc, #12]	@ (8012a04 <stdio_exit_handler+0x14>)
 80129f6:	f000 b869 	b.w	8012acc <_fwalk_sglue>
 80129fa:	bf00      	nop
 80129fc:	20000014 	.word	0x20000014
 8012a00:	08014415 	.word	0x08014415
 8012a04:	20000024 	.word	0x20000024

08012a08 <cleanup_stdio>:
 8012a08:	6841      	ldr	r1, [r0, #4]
 8012a0a:	4b0c      	ldr	r3, [pc, #48]	@ (8012a3c <cleanup_stdio+0x34>)
 8012a0c:	4299      	cmp	r1, r3
 8012a0e:	b510      	push	{r4, lr}
 8012a10:	4604      	mov	r4, r0
 8012a12:	d001      	beq.n	8012a18 <cleanup_stdio+0x10>
 8012a14:	f001 fcfe 	bl	8014414 <_fflush_r>
 8012a18:	68a1      	ldr	r1, [r4, #8]
 8012a1a:	4b09      	ldr	r3, [pc, #36]	@ (8012a40 <cleanup_stdio+0x38>)
 8012a1c:	4299      	cmp	r1, r3
 8012a1e:	d002      	beq.n	8012a26 <cleanup_stdio+0x1e>
 8012a20:	4620      	mov	r0, r4
 8012a22:	f001 fcf7 	bl	8014414 <_fflush_r>
 8012a26:	68e1      	ldr	r1, [r4, #12]
 8012a28:	4b06      	ldr	r3, [pc, #24]	@ (8012a44 <cleanup_stdio+0x3c>)
 8012a2a:	4299      	cmp	r1, r3
 8012a2c:	d004      	beq.n	8012a38 <cleanup_stdio+0x30>
 8012a2e:	4620      	mov	r0, r4
 8012a30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012a34:	f001 bcee 	b.w	8014414 <_fflush_r>
 8012a38:	bd10      	pop	{r4, pc}
 8012a3a:	bf00      	nop
 8012a3c:	20006af8 	.word	0x20006af8
 8012a40:	20006b60 	.word	0x20006b60
 8012a44:	20006bc8 	.word	0x20006bc8

08012a48 <global_stdio_init.part.0>:
 8012a48:	b510      	push	{r4, lr}
 8012a4a:	4b0b      	ldr	r3, [pc, #44]	@ (8012a78 <global_stdio_init.part.0+0x30>)
 8012a4c:	4c0b      	ldr	r4, [pc, #44]	@ (8012a7c <global_stdio_init.part.0+0x34>)
 8012a4e:	4a0c      	ldr	r2, [pc, #48]	@ (8012a80 <global_stdio_init.part.0+0x38>)
 8012a50:	601a      	str	r2, [r3, #0]
 8012a52:	4620      	mov	r0, r4
 8012a54:	2200      	movs	r2, #0
 8012a56:	2104      	movs	r1, #4
 8012a58:	f7ff ff94 	bl	8012984 <std>
 8012a5c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012a60:	2201      	movs	r2, #1
 8012a62:	2109      	movs	r1, #9
 8012a64:	f7ff ff8e 	bl	8012984 <std>
 8012a68:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012a6c:	2202      	movs	r2, #2
 8012a6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012a72:	2112      	movs	r1, #18
 8012a74:	f7ff bf86 	b.w	8012984 <std>
 8012a78:	20006c30 	.word	0x20006c30
 8012a7c:	20006af8 	.word	0x20006af8
 8012a80:	080129f1 	.word	0x080129f1

08012a84 <__sfp_lock_acquire>:
 8012a84:	4801      	ldr	r0, [pc, #4]	@ (8012a8c <__sfp_lock_acquire+0x8>)
 8012a86:	f000 b95e 	b.w	8012d46 <__retarget_lock_acquire_recursive>
 8012a8a:	bf00      	nop
 8012a8c:	20006c39 	.word	0x20006c39

08012a90 <__sfp_lock_release>:
 8012a90:	4801      	ldr	r0, [pc, #4]	@ (8012a98 <__sfp_lock_release+0x8>)
 8012a92:	f000 b959 	b.w	8012d48 <__retarget_lock_release_recursive>
 8012a96:	bf00      	nop
 8012a98:	20006c39 	.word	0x20006c39

08012a9c <__sinit>:
 8012a9c:	b510      	push	{r4, lr}
 8012a9e:	4604      	mov	r4, r0
 8012aa0:	f7ff fff0 	bl	8012a84 <__sfp_lock_acquire>
 8012aa4:	6a23      	ldr	r3, [r4, #32]
 8012aa6:	b11b      	cbz	r3, 8012ab0 <__sinit+0x14>
 8012aa8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012aac:	f7ff bff0 	b.w	8012a90 <__sfp_lock_release>
 8012ab0:	4b04      	ldr	r3, [pc, #16]	@ (8012ac4 <__sinit+0x28>)
 8012ab2:	6223      	str	r3, [r4, #32]
 8012ab4:	4b04      	ldr	r3, [pc, #16]	@ (8012ac8 <__sinit+0x2c>)
 8012ab6:	681b      	ldr	r3, [r3, #0]
 8012ab8:	2b00      	cmp	r3, #0
 8012aba:	d1f5      	bne.n	8012aa8 <__sinit+0xc>
 8012abc:	f7ff ffc4 	bl	8012a48 <global_stdio_init.part.0>
 8012ac0:	e7f2      	b.n	8012aa8 <__sinit+0xc>
 8012ac2:	bf00      	nop
 8012ac4:	08012a09 	.word	0x08012a09
 8012ac8:	20006c30 	.word	0x20006c30

08012acc <_fwalk_sglue>:
 8012acc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012ad0:	4607      	mov	r7, r0
 8012ad2:	4688      	mov	r8, r1
 8012ad4:	4614      	mov	r4, r2
 8012ad6:	2600      	movs	r6, #0
 8012ad8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012adc:	f1b9 0901 	subs.w	r9, r9, #1
 8012ae0:	d505      	bpl.n	8012aee <_fwalk_sglue+0x22>
 8012ae2:	6824      	ldr	r4, [r4, #0]
 8012ae4:	2c00      	cmp	r4, #0
 8012ae6:	d1f7      	bne.n	8012ad8 <_fwalk_sglue+0xc>
 8012ae8:	4630      	mov	r0, r6
 8012aea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012aee:	89ab      	ldrh	r3, [r5, #12]
 8012af0:	2b01      	cmp	r3, #1
 8012af2:	d907      	bls.n	8012b04 <_fwalk_sglue+0x38>
 8012af4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012af8:	3301      	adds	r3, #1
 8012afa:	d003      	beq.n	8012b04 <_fwalk_sglue+0x38>
 8012afc:	4629      	mov	r1, r5
 8012afe:	4638      	mov	r0, r7
 8012b00:	47c0      	blx	r8
 8012b02:	4306      	orrs	r6, r0
 8012b04:	3568      	adds	r5, #104	@ 0x68
 8012b06:	e7e9      	b.n	8012adc <_fwalk_sglue+0x10>

08012b08 <__sread>:
 8012b08:	b510      	push	{r4, lr}
 8012b0a:	460c      	mov	r4, r1
 8012b0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012b10:	f000 f8ca 	bl	8012ca8 <_read_r>
 8012b14:	2800      	cmp	r0, #0
 8012b16:	bfab      	itete	ge
 8012b18:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012b1a:	89a3      	ldrhlt	r3, [r4, #12]
 8012b1c:	181b      	addge	r3, r3, r0
 8012b1e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012b22:	bfac      	ite	ge
 8012b24:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012b26:	81a3      	strhlt	r3, [r4, #12]
 8012b28:	bd10      	pop	{r4, pc}

08012b2a <__swrite>:
 8012b2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012b2e:	461f      	mov	r7, r3
 8012b30:	898b      	ldrh	r3, [r1, #12]
 8012b32:	05db      	lsls	r3, r3, #23
 8012b34:	4605      	mov	r5, r0
 8012b36:	460c      	mov	r4, r1
 8012b38:	4616      	mov	r6, r2
 8012b3a:	d505      	bpl.n	8012b48 <__swrite+0x1e>
 8012b3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012b40:	2302      	movs	r3, #2
 8012b42:	2200      	movs	r2, #0
 8012b44:	f000 f89e 	bl	8012c84 <_lseek_r>
 8012b48:	89a3      	ldrh	r3, [r4, #12]
 8012b4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012b4e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012b52:	81a3      	strh	r3, [r4, #12]
 8012b54:	4632      	mov	r2, r6
 8012b56:	463b      	mov	r3, r7
 8012b58:	4628      	mov	r0, r5
 8012b5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012b5e:	f000 b8b5 	b.w	8012ccc <_write_r>

08012b62 <__sseek>:
 8012b62:	b510      	push	{r4, lr}
 8012b64:	460c      	mov	r4, r1
 8012b66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012b6a:	f000 f88b 	bl	8012c84 <_lseek_r>
 8012b6e:	1c43      	adds	r3, r0, #1
 8012b70:	89a3      	ldrh	r3, [r4, #12]
 8012b72:	bf15      	itete	ne
 8012b74:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012b76:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012b7a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012b7e:	81a3      	strheq	r3, [r4, #12]
 8012b80:	bf18      	it	ne
 8012b82:	81a3      	strhne	r3, [r4, #12]
 8012b84:	bd10      	pop	{r4, pc}

08012b86 <__sclose>:
 8012b86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012b8a:	f000 b80d 	b.w	8012ba8 <_close_r>

08012b8e <memset>:
 8012b8e:	4402      	add	r2, r0
 8012b90:	4603      	mov	r3, r0
 8012b92:	4293      	cmp	r3, r2
 8012b94:	d100      	bne.n	8012b98 <memset+0xa>
 8012b96:	4770      	bx	lr
 8012b98:	f803 1b01 	strb.w	r1, [r3], #1
 8012b9c:	e7f9      	b.n	8012b92 <memset+0x4>
	...

08012ba0 <_localeconv_r>:
 8012ba0:	4800      	ldr	r0, [pc, #0]	@ (8012ba4 <_localeconv_r+0x4>)
 8012ba2:	4770      	bx	lr
 8012ba4:	20000160 	.word	0x20000160

08012ba8 <_close_r>:
 8012ba8:	b538      	push	{r3, r4, r5, lr}
 8012baa:	4d06      	ldr	r5, [pc, #24]	@ (8012bc4 <_close_r+0x1c>)
 8012bac:	2300      	movs	r3, #0
 8012bae:	4604      	mov	r4, r0
 8012bb0:	4608      	mov	r0, r1
 8012bb2:	602b      	str	r3, [r5, #0]
 8012bb4:	f7f4 ff10 	bl	80079d8 <_close>
 8012bb8:	1c43      	adds	r3, r0, #1
 8012bba:	d102      	bne.n	8012bc2 <_close_r+0x1a>
 8012bbc:	682b      	ldr	r3, [r5, #0]
 8012bbe:	b103      	cbz	r3, 8012bc2 <_close_r+0x1a>
 8012bc0:	6023      	str	r3, [r4, #0]
 8012bc2:	bd38      	pop	{r3, r4, r5, pc}
 8012bc4:	20006c34 	.word	0x20006c34

08012bc8 <_reclaim_reent>:
 8012bc8:	4b2d      	ldr	r3, [pc, #180]	@ (8012c80 <_reclaim_reent+0xb8>)
 8012bca:	681b      	ldr	r3, [r3, #0]
 8012bcc:	4283      	cmp	r3, r0
 8012bce:	b570      	push	{r4, r5, r6, lr}
 8012bd0:	4604      	mov	r4, r0
 8012bd2:	d053      	beq.n	8012c7c <_reclaim_reent+0xb4>
 8012bd4:	69c3      	ldr	r3, [r0, #28]
 8012bd6:	b31b      	cbz	r3, 8012c20 <_reclaim_reent+0x58>
 8012bd8:	68db      	ldr	r3, [r3, #12]
 8012bda:	b163      	cbz	r3, 8012bf6 <_reclaim_reent+0x2e>
 8012bdc:	2500      	movs	r5, #0
 8012bde:	69e3      	ldr	r3, [r4, #28]
 8012be0:	68db      	ldr	r3, [r3, #12]
 8012be2:	5959      	ldr	r1, [r3, r5]
 8012be4:	b9b1      	cbnz	r1, 8012c14 <_reclaim_reent+0x4c>
 8012be6:	3504      	adds	r5, #4
 8012be8:	2d80      	cmp	r5, #128	@ 0x80
 8012bea:	d1f8      	bne.n	8012bde <_reclaim_reent+0x16>
 8012bec:	69e3      	ldr	r3, [r4, #28]
 8012bee:	4620      	mov	r0, r4
 8012bf0:	68d9      	ldr	r1, [r3, #12]
 8012bf2:	f000 ff11 	bl	8013a18 <_free_r>
 8012bf6:	69e3      	ldr	r3, [r4, #28]
 8012bf8:	6819      	ldr	r1, [r3, #0]
 8012bfa:	b111      	cbz	r1, 8012c02 <_reclaim_reent+0x3a>
 8012bfc:	4620      	mov	r0, r4
 8012bfe:	f000 ff0b 	bl	8013a18 <_free_r>
 8012c02:	69e3      	ldr	r3, [r4, #28]
 8012c04:	689d      	ldr	r5, [r3, #8]
 8012c06:	b15d      	cbz	r5, 8012c20 <_reclaim_reent+0x58>
 8012c08:	4629      	mov	r1, r5
 8012c0a:	4620      	mov	r0, r4
 8012c0c:	682d      	ldr	r5, [r5, #0]
 8012c0e:	f000 ff03 	bl	8013a18 <_free_r>
 8012c12:	e7f8      	b.n	8012c06 <_reclaim_reent+0x3e>
 8012c14:	680e      	ldr	r6, [r1, #0]
 8012c16:	4620      	mov	r0, r4
 8012c18:	f000 fefe 	bl	8013a18 <_free_r>
 8012c1c:	4631      	mov	r1, r6
 8012c1e:	e7e1      	b.n	8012be4 <_reclaim_reent+0x1c>
 8012c20:	6961      	ldr	r1, [r4, #20]
 8012c22:	b111      	cbz	r1, 8012c2a <_reclaim_reent+0x62>
 8012c24:	4620      	mov	r0, r4
 8012c26:	f000 fef7 	bl	8013a18 <_free_r>
 8012c2a:	69e1      	ldr	r1, [r4, #28]
 8012c2c:	b111      	cbz	r1, 8012c34 <_reclaim_reent+0x6c>
 8012c2e:	4620      	mov	r0, r4
 8012c30:	f000 fef2 	bl	8013a18 <_free_r>
 8012c34:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8012c36:	b111      	cbz	r1, 8012c3e <_reclaim_reent+0x76>
 8012c38:	4620      	mov	r0, r4
 8012c3a:	f000 feed 	bl	8013a18 <_free_r>
 8012c3e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012c40:	b111      	cbz	r1, 8012c48 <_reclaim_reent+0x80>
 8012c42:	4620      	mov	r0, r4
 8012c44:	f000 fee8 	bl	8013a18 <_free_r>
 8012c48:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8012c4a:	b111      	cbz	r1, 8012c52 <_reclaim_reent+0x8a>
 8012c4c:	4620      	mov	r0, r4
 8012c4e:	f000 fee3 	bl	8013a18 <_free_r>
 8012c52:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8012c54:	b111      	cbz	r1, 8012c5c <_reclaim_reent+0x94>
 8012c56:	4620      	mov	r0, r4
 8012c58:	f000 fede 	bl	8013a18 <_free_r>
 8012c5c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8012c5e:	b111      	cbz	r1, 8012c66 <_reclaim_reent+0x9e>
 8012c60:	4620      	mov	r0, r4
 8012c62:	f000 fed9 	bl	8013a18 <_free_r>
 8012c66:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8012c68:	b111      	cbz	r1, 8012c70 <_reclaim_reent+0xa8>
 8012c6a:	4620      	mov	r0, r4
 8012c6c:	f000 fed4 	bl	8013a18 <_free_r>
 8012c70:	6a23      	ldr	r3, [r4, #32]
 8012c72:	b11b      	cbz	r3, 8012c7c <_reclaim_reent+0xb4>
 8012c74:	4620      	mov	r0, r4
 8012c76:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012c7a:	4718      	bx	r3
 8012c7c:	bd70      	pop	{r4, r5, r6, pc}
 8012c7e:	bf00      	nop
 8012c80:	20000020 	.word	0x20000020

08012c84 <_lseek_r>:
 8012c84:	b538      	push	{r3, r4, r5, lr}
 8012c86:	4d07      	ldr	r5, [pc, #28]	@ (8012ca4 <_lseek_r+0x20>)
 8012c88:	4604      	mov	r4, r0
 8012c8a:	4608      	mov	r0, r1
 8012c8c:	4611      	mov	r1, r2
 8012c8e:	2200      	movs	r2, #0
 8012c90:	602a      	str	r2, [r5, #0]
 8012c92:	461a      	mov	r2, r3
 8012c94:	f7f4 fec7 	bl	8007a26 <_lseek>
 8012c98:	1c43      	adds	r3, r0, #1
 8012c9a:	d102      	bne.n	8012ca2 <_lseek_r+0x1e>
 8012c9c:	682b      	ldr	r3, [r5, #0]
 8012c9e:	b103      	cbz	r3, 8012ca2 <_lseek_r+0x1e>
 8012ca0:	6023      	str	r3, [r4, #0]
 8012ca2:	bd38      	pop	{r3, r4, r5, pc}
 8012ca4:	20006c34 	.word	0x20006c34

08012ca8 <_read_r>:
 8012ca8:	b538      	push	{r3, r4, r5, lr}
 8012caa:	4d07      	ldr	r5, [pc, #28]	@ (8012cc8 <_read_r+0x20>)
 8012cac:	4604      	mov	r4, r0
 8012cae:	4608      	mov	r0, r1
 8012cb0:	4611      	mov	r1, r2
 8012cb2:	2200      	movs	r2, #0
 8012cb4:	602a      	str	r2, [r5, #0]
 8012cb6:	461a      	mov	r2, r3
 8012cb8:	f7f4 fe55 	bl	8007966 <_read>
 8012cbc:	1c43      	adds	r3, r0, #1
 8012cbe:	d102      	bne.n	8012cc6 <_read_r+0x1e>
 8012cc0:	682b      	ldr	r3, [r5, #0]
 8012cc2:	b103      	cbz	r3, 8012cc6 <_read_r+0x1e>
 8012cc4:	6023      	str	r3, [r4, #0]
 8012cc6:	bd38      	pop	{r3, r4, r5, pc}
 8012cc8:	20006c34 	.word	0x20006c34

08012ccc <_write_r>:
 8012ccc:	b538      	push	{r3, r4, r5, lr}
 8012cce:	4d07      	ldr	r5, [pc, #28]	@ (8012cec <_write_r+0x20>)
 8012cd0:	4604      	mov	r4, r0
 8012cd2:	4608      	mov	r0, r1
 8012cd4:	4611      	mov	r1, r2
 8012cd6:	2200      	movs	r2, #0
 8012cd8:	602a      	str	r2, [r5, #0]
 8012cda:	461a      	mov	r2, r3
 8012cdc:	f7f4 fe60 	bl	80079a0 <_write>
 8012ce0:	1c43      	adds	r3, r0, #1
 8012ce2:	d102      	bne.n	8012cea <_write_r+0x1e>
 8012ce4:	682b      	ldr	r3, [r5, #0]
 8012ce6:	b103      	cbz	r3, 8012cea <_write_r+0x1e>
 8012ce8:	6023      	str	r3, [r4, #0]
 8012cea:	bd38      	pop	{r3, r4, r5, pc}
 8012cec:	20006c34 	.word	0x20006c34

08012cf0 <__errno>:
 8012cf0:	4b01      	ldr	r3, [pc, #4]	@ (8012cf8 <__errno+0x8>)
 8012cf2:	6818      	ldr	r0, [r3, #0]
 8012cf4:	4770      	bx	lr
 8012cf6:	bf00      	nop
 8012cf8:	20000020 	.word	0x20000020

08012cfc <__libc_init_array>:
 8012cfc:	b570      	push	{r4, r5, r6, lr}
 8012cfe:	4d0d      	ldr	r5, [pc, #52]	@ (8012d34 <__libc_init_array+0x38>)
 8012d00:	4c0d      	ldr	r4, [pc, #52]	@ (8012d38 <__libc_init_array+0x3c>)
 8012d02:	1b64      	subs	r4, r4, r5
 8012d04:	10a4      	asrs	r4, r4, #2
 8012d06:	2600      	movs	r6, #0
 8012d08:	42a6      	cmp	r6, r4
 8012d0a:	d109      	bne.n	8012d20 <__libc_init_array+0x24>
 8012d0c:	4d0b      	ldr	r5, [pc, #44]	@ (8012d3c <__libc_init_array+0x40>)
 8012d0e:	4c0c      	ldr	r4, [pc, #48]	@ (8012d40 <__libc_init_array+0x44>)
 8012d10:	f001 ff1e 	bl	8014b50 <_init>
 8012d14:	1b64      	subs	r4, r4, r5
 8012d16:	10a4      	asrs	r4, r4, #2
 8012d18:	2600      	movs	r6, #0
 8012d1a:	42a6      	cmp	r6, r4
 8012d1c:	d105      	bne.n	8012d2a <__libc_init_array+0x2e>
 8012d1e:	bd70      	pop	{r4, r5, r6, pc}
 8012d20:	f855 3b04 	ldr.w	r3, [r5], #4
 8012d24:	4798      	blx	r3
 8012d26:	3601      	adds	r6, #1
 8012d28:	e7ee      	b.n	8012d08 <__libc_init_array+0xc>
 8012d2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8012d2e:	4798      	blx	r3
 8012d30:	3601      	adds	r6, #1
 8012d32:	e7f2      	b.n	8012d1a <__libc_init_array+0x1e>
 8012d34:	08015024 	.word	0x08015024
 8012d38:	08015024 	.word	0x08015024
 8012d3c:	08015024 	.word	0x08015024
 8012d40:	08015028 	.word	0x08015028

08012d44 <__retarget_lock_init_recursive>:
 8012d44:	4770      	bx	lr

08012d46 <__retarget_lock_acquire_recursive>:
 8012d46:	4770      	bx	lr

08012d48 <__retarget_lock_release_recursive>:
 8012d48:	4770      	bx	lr

08012d4a <memcpy>:
 8012d4a:	440a      	add	r2, r1
 8012d4c:	4291      	cmp	r1, r2
 8012d4e:	f100 33ff 	add.w	r3, r0, #4294967295
 8012d52:	d100      	bne.n	8012d56 <memcpy+0xc>
 8012d54:	4770      	bx	lr
 8012d56:	b510      	push	{r4, lr}
 8012d58:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012d5c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012d60:	4291      	cmp	r1, r2
 8012d62:	d1f9      	bne.n	8012d58 <memcpy+0xe>
 8012d64:	bd10      	pop	{r4, pc}

08012d66 <quorem>:
 8012d66:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d6a:	6903      	ldr	r3, [r0, #16]
 8012d6c:	690c      	ldr	r4, [r1, #16]
 8012d6e:	42a3      	cmp	r3, r4
 8012d70:	4607      	mov	r7, r0
 8012d72:	db7e      	blt.n	8012e72 <quorem+0x10c>
 8012d74:	3c01      	subs	r4, #1
 8012d76:	f101 0814 	add.w	r8, r1, #20
 8012d7a:	00a3      	lsls	r3, r4, #2
 8012d7c:	f100 0514 	add.w	r5, r0, #20
 8012d80:	9300      	str	r3, [sp, #0]
 8012d82:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012d86:	9301      	str	r3, [sp, #4]
 8012d88:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012d8c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012d90:	3301      	adds	r3, #1
 8012d92:	429a      	cmp	r2, r3
 8012d94:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012d98:	fbb2 f6f3 	udiv	r6, r2, r3
 8012d9c:	d32e      	bcc.n	8012dfc <quorem+0x96>
 8012d9e:	f04f 0a00 	mov.w	sl, #0
 8012da2:	46c4      	mov	ip, r8
 8012da4:	46ae      	mov	lr, r5
 8012da6:	46d3      	mov	fp, sl
 8012da8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012dac:	b298      	uxth	r0, r3
 8012dae:	fb06 a000 	mla	r0, r6, r0, sl
 8012db2:	0c02      	lsrs	r2, r0, #16
 8012db4:	0c1b      	lsrs	r3, r3, #16
 8012db6:	fb06 2303 	mla	r3, r6, r3, r2
 8012dba:	f8de 2000 	ldr.w	r2, [lr]
 8012dbe:	b280      	uxth	r0, r0
 8012dc0:	b292      	uxth	r2, r2
 8012dc2:	1a12      	subs	r2, r2, r0
 8012dc4:	445a      	add	r2, fp
 8012dc6:	f8de 0000 	ldr.w	r0, [lr]
 8012dca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012dce:	b29b      	uxth	r3, r3
 8012dd0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012dd4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012dd8:	b292      	uxth	r2, r2
 8012dda:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8012dde:	45e1      	cmp	r9, ip
 8012de0:	f84e 2b04 	str.w	r2, [lr], #4
 8012de4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012de8:	d2de      	bcs.n	8012da8 <quorem+0x42>
 8012dea:	9b00      	ldr	r3, [sp, #0]
 8012dec:	58eb      	ldr	r3, [r5, r3]
 8012dee:	b92b      	cbnz	r3, 8012dfc <quorem+0x96>
 8012df0:	9b01      	ldr	r3, [sp, #4]
 8012df2:	3b04      	subs	r3, #4
 8012df4:	429d      	cmp	r5, r3
 8012df6:	461a      	mov	r2, r3
 8012df8:	d32f      	bcc.n	8012e5a <quorem+0xf4>
 8012dfa:	613c      	str	r4, [r7, #16]
 8012dfc:	4638      	mov	r0, r7
 8012dfe:	f001 f97d 	bl	80140fc <__mcmp>
 8012e02:	2800      	cmp	r0, #0
 8012e04:	db25      	blt.n	8012e52 <quorem+0xec>
 8012e06:	4629      	mov	r1, r5
 8012e08:	2000      	movs	r0, #0
 8012e0a:	f858 2b04 	ldr.w	r2, [r8], #4
 8012e0e:	f8d1 c000 	ldr.w	ip, [r1]
 8012e12:	fa1f fe82 	uxth.w	lr, r2
 8012e16:	fa1f f38c 	uxth.w	r3, ip
 8012e1a:	eba3 030e 	sub.w	r3, r3, lr
 8012e1e:	4403      	add	r3, r0
 8012e20:	0c12      	lsrs	r2, r2, #16
 8012e22:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012e26:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012e2a:	b29b      	uxth	r3, r3
 8012e2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012e30:	45c1      	cmp	r9, r8
 8012e32:	f841 3b04 	str.w	r3, [r1], #4
 8012e36:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012e3a:	d2e6      	bcs.n	8012e0a <quorem+0xa4>
 8012e3c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012e40:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012e44:	b922      	cbnz	r2, 8012e50 <quorem+0xea>
 8012e46:	3b04      	subs	r3, #4
 8012e48:	429d      	cmp	r5, r3
 8012e4a:	461a      	mov	r2, r3
 8012e4c:	d30b      	bcc.n	8012e66 <quorem+0x100>
 8012e4e:	613c      	str	r4, [r7, #16]
 8012e50:	3601      	adds	r6, #1
 8012e52:	4630      	mov	r0, r6
 8012e54:	b003      	add	sp, #12
 8012e56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012e5a:	6812      	ldr	r2, [r2, #0]
 8012e5c:	3b04      	subs	r3, #4
 8012e5e:	2a00      	cmp	r2, #0
 8012e60:	d1cb      	bne.n	8012dfa <quorem+0x94>
 8012e62:	3c01      	subs	r4, #1
 8012e64:	e7c6      	b.n	8012df4 <quorem+0x8e>
 8012e66:	6812      	ldr	r2, [r2, #0]
 8012e68:	3b04      	subs	r3, #4
 8012e6a:	2a00      	cmp	r2, #0
 8012e6c:	d1ef      	bne.n	8012e4e <quorem+0xe8>
 8012e6e:	3c01      	subs	r4, #1
 8012e70:	e7ea      	b.n	8012e48 <quorem+0xe2>
 8012e72:	2000      	movs	r0, #0
 8012e74:	e7ee      	b.n	8012e54 <quorem+0xee>
	...

08012e78 <_dtoa_r>:
 8012e78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e7c:	69c7      	ldr	r7, [r0, #28]
 8012e7e:	b097      	sub	sp, #92	@ 0x5c
 8012e80:	ed8d 0b04 	vstr	d0, [sp, #16]
 8012e84:	ec55 4b10 	vmov	r4, r5, d0
 8012e88:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8012e8a:	9107      	str	r1, [sp, #28]
 8012e8c:	4681      	mov	r9, r0
 8012e8e:	920c      	str	r2, [sp, #48]	@ 0x30
 8012e90:	9311      	str	r3, [sp, #68]	@ 0x44
 8012e92:	b97f      	cbnz	r7, 8012eb4 <_dtoa_r+0x3c>
 8012e94:	2010      	movs	r0, #16
 8012e96:	f000 fe09 	bl	8013aac <malloc>
 8012e9a:	4602      	mov	r2, r0
 8012e9c:	f8c9 001c 	str.w	r0, [r9, #28]
 8012ea0:	b920      	cbnz	r0, 8012eac <_dtoa_r+0x34>
 8012ea2:	4ba9      	ldr	r3, [pc, #676]	@ (8013148 <_dtoa_r+0x2d0>)
 8012ea4:	21ef      	movs	r1, #239	@ 0xef
 8012ea6:	48a9      	ldr	r0, [pc, #676]	@ (801314c <_dtoa_r+0x2d4>)
 8012ea8:	f001 faec 	bl	8014484 <__assert_func>
 8012eac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012eb0:	6007      	str	r7, [r0, #0]
 8012eb2:	60c7      	str	r7, [r0, #12]
 8012eb4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012eb8:	6819      	ldr	r1, [r3, #0]
 8012eba:	b159      	cbz	r1, 8012ed4 <_dtoa_r+0x5c>
 8012ebc:	685a      	ldr	r2, [r3, #4]
 8012ebe:	604a      	str	r2, [r1, #4]
 8012ec0:	2301      	movs	r3, #1
 8012ec2:	4093      	lsls	r3, r2
 8012ec4:	608b      	str	r3, [r1, #8]
 8012ec6:	4648      	mov	r0, r9
 8012ec8:	f000 fee6 	bl	8013c98 <_Bfree>
 8012ecc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012ed0:	2200      	movs	r2, #0
 8012ed2:	601a      	str	r2, [r3, #0]
 8012ed4:	1e2b      	subs	r3, r5, #0
 8012ed6:	bfb9      	ittee	lt
 8012ed8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8012edc:	9305      	strlt	r3, [sp, #20]
 8012ede:	2300      	movge	r3, #0
 8012ee0:	6033      	strge	r3, [r6, #0]
 8012ee2:	9f05      	ldr	r7, [sp, #20]
 8012ee4:	4b9a      	ldr	r3, [pc, #616]	@ (8013150 <_dtoa_r+0x2d8>)
 8012ee6:	bfbc      	itt	lt
 8012ee8:	2201      	movlt	r2, #1
 8012eea:	6032      	strlt	r2, [r6, #0]
 8012eec:	43bb      	bics	r3, r7
 8012eee:	d112      	bne.n	8012f16 <_dtoa_r+0x9e>
 8012ef0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012ef2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012ef6:	6013      	str	r3, [r2, #0]
 8012ef8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012efc:	4323      	orrs	r3, r4
 8012efe:	f000 855a 	beq.w	80139b6 <_dtoa_r+0xb3e>
 8012f02:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012f04:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8013164 <_dtoa_r+0x2ec>
 8012f08:	2b00      	cmp	r3, #0
 8012f0a:	f000 855c 	beq.w	80139c6 <_dtoa_r+0xb4e>
 8012f0e:	f10a 0303 	add.w	r3, sl, #3
 8012f12:	f000 bd56 	b.w	80139c2 <_dtoa_r+0xb4a>
 8012f16:	ed9d 7b04 	vldr	d7, [sp, #16]
 8012f1a:	2200      	movs	r2, #0
 8012f1c:	ec51 0b17 	vmov	r0, r1, d7
 8012f20:	2300      	movs	r3, #0
 8012f22:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8012f26:	f7ed fdf7 	bl	8000b18 <__aeabi_dcmpeq>
 8012f2a:	4680      	mov	r8, r0
 8012f2c:	b158      	cbz	r0, 8012f46 <_dtoa_r+0xce>
 8012f2e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012f30:	2301      	movs	r3, #1
 8012f32:	6013      	str	r3, [r2, #0]
 8012f34:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012f36:	b113      	cbz	r3, 8012f3e <_dtoa_r+0xc6>
 8012f38:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8012f3a:	4b86      	ldr	r3, [pc, #536]	@ (8013154 <_dtoa_r+0x2dc>)
 8012f3c:	6013      	str	r3, [r2, #0]
 8012f3e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8013168 <_dtoa_r+0x2f0>
 8012f42:	f000 bd40 	b.w	80139c6 <_dtoa_r+0xb4e>
 8012f46:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8012f4a:	aa14      	add	r2, sp, #80	@ 0x50
 8012f4c:	a915      	add	r1, sp, #84	@ 0x54
 8012f4e:	4648      	mov	r0, r9
 8012f50:	f001 f984 	bl	801425c <__d2b>
 8012f54:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012f58:	9002      	str	r0, [sp, #8]
 8012f5a:	2e00      	cmp	r6, #0
 8012f5c:	d078      	beq.n	8013050 <_dtoa_r+0x1d8>
 8012f5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012f60:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8012f64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012f68:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012f6c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012f70:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8012f74:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012f78:	4619      	mov	r1, r3
 8012f7a:	2200      	movs	r2, #0
 8012f7c:	4b76      	ldr	r3, [pc, #472]	@ (8013158 <_dtoa_r+0x2e0>)
 8012f7e:	f7ed f9ab 	bl	80002d8 <__aeabi_dsub>
 8012f82:	a36b      	add	r3, pc, #428	@ (adr r3, 8013130 <_dtoa_r+0x2b8>)
 8012f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f88:	f7ed fb5e 	bl	8000648 <__aeabi_dmul>
 8012f8c:	a36a      	add	r3, pc, #424	@ (adr r3, 8013138 <_dtoa_r+0x2c0>)
 8012f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f92:	f7ed f9a3 	bl	80002dc <__adddf3>
 8012f96:	4604      	mov	r4, r0
 8012f98:	4630      	mov	r0, r6
 8012f9a:	460d      	mov	r5, r1
 8012f9c:	f7ed faea 	bl	8000574 <__aeabi_i2d>
 8012fa0:	a367      	add	r3, pc, #412	@ (adr r3, 8013140 <_dtoa_r+0x2c8>)
 8012fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fa6:	f7ed fb4f 	bl	8000648 <__aeabi_dmul>
 8012faa:	4602      	mov	r2, r0
 8012fac:	460b      	mov	r3, r1
 8012fae:	4620      	mov	r0, r4
 8012fb0:	4629      	mov	r1, r5
 8012fb2:	f7ed f993 	bl	80002dc <__adddf3>
 8012fb6:	4604      	mov	r4, r0
 8012fb8:	460d      	mov	r5, r1
 8012fba:	f7ed fdf5 	bl	8000ba8 <__aeabi_d2iz>
 8012fbe:	2200      	movs	r2, #0
 8012fc0:	4607      	mov	r7, r0
 8012fc2:	2300      	movs	r3, #0
 8012fc4:	4620      	mov	r0, r4
 8012fc6:	4629      	mov	r1, r5
 8012fc8:	f7ed fdb0 	bl	8000b2c <__aeabi_dcmplt>
 8012fcc:	b140      	cbz	r0, 8012fe0 <_dtoa_r+0x168>
 8012fce:	4638      	mov	r0, r7
 8012fd0:	f7ed fad0 	bl	8000574 <__aeabi_i2d>
 8012fd4:	4622      	mov	r2, r4
 8012fd6:	462b      	mov	r3, r5
 8012fd8:	f7ed fd9e 	bl	8000b18 <__aeabi_dcmpeq>
 8012fdc:	b900      	cbnz	r0, 8012fe0 <_dtoa_r+0x168>
 8012fde:	3f01      	subs	r7, #1
 8012fe0:	2f16      	cmp	r7, #22
 8012fe2:	d852      	bhi.n	801308a <_dtoa_r+0x212>
 8012fe4:	4b5d      	ldr	r3, [pc, #372]	@ (801315c <_dtoa_r+0x2e4>)
 8012fe6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012ff2:	f7ed fd9b 	bl	8000b2c <__aeabi_dcmplt>
 8012ff6:	2800      	cmp	r0, #0
 8012ff8:	d049      	beq.n	801308e <_dtoa_r+0x216>
 8012ffa:	3f01      	subs	r7, #1
 8012ffc:	2300      	movs	r3, #0
 8012ffe:	9310      	str	r3, [sp, #64]	@ 0x40
 8013000:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8013002:	1b9b      	subs	r3, r3, r6
 8013004:	1e5a      	subs	r2, r3, #1
 8013006:	bf45      	ittet	mi
 8013008:	f1c3 0301 	rsbmi	r3, r3, #1
 801300c:	9300      	strmi	r3, [sp, #0]
 801300e:	2300      	movpl	r3, #0
 8013010:	2300      	movmi	r3, #0
 8013012:	9206      	str	r2, [sp, #24]
 8013014:	bf54      	ite	pl
 8013016:	9300      	strpl	r3, [sp, #0]
 8013018:	9306      	strmi	r3, [sp, #24]
 801301a:	2f00      	cmp	r7, #0
 801301c:	db39      	blt.n	8013092 <_dtoa_r+0x21a>
 801301e:	9b06      	ldr	r3, [sp, #24]
 8013020:	970d      	str	r7, [sp, #52]	@ 0x34
 8013022:	443b      	add	r3, r7
 8013024:	9306      	str	r3, [sp, #24]
 8013026:	2300      	movs	r3, #0
 8013028:	9308      	str	r3, [sp, #32]
 801302a:	9b07      	ldr	r3, [sp, #28]
 801302c:	2b09      	cmp	r3, #9
 801302e:	d863      	bhi.n	80130f8 <_dtoa_r+0x280>
 8013030:	2b05      	cmp	r3, #5
 8013032:	bfc4      	itt	gt
 8013034:	3b04      	subgt	r3, #4
 8013036:	9307      	strgt	r3, [sp, #28]
 8013038:	9b07      	ldr	r3, [sp, #28]
 801303a:	f1a3 0302 	sub.w	r3, r3, #2
 801303e:	bfcc      	ite	gt
 8013040:	2400      	movgt	r4, #0
 8013042:	2401      	movle	r4, #1
 8013044:	2b03      	cmp	r3, #3
 8013046:	d863      	bhi.n	8013110 <_dtoa_r+0x298>
 8013048:	e8df f003 	tbb	[pc, r3]
 801304c:	2b375452 	.word	0x2b375452
 8013050:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8013054:	441e      	add	r6, r3
 8013056:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801305a:	2b20      	cmp	r3, #32
 801305c:	bfc1      	itttt	gt
 801305e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8013062:	409f      	lslgt	r7, r3
 8013064:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8013068:	fa24 f303 	lsrgt.w	r3, r4, r3
 801306c:	bfd6      	itet	le
 801306e:	f1c3 0320 	rsble	r3, r3, #32
 8013072:	ea47 0003 	orrgt.w	r0, r7, r3
 8013076:	fa04 f003 	lslle.w	r0, r4, r3
 801307a:	f7ed fa6b 	bl	8000554 <__aeabi_ui2d>
 801307e:	2201      	movs	r2, #1
 8013080:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8013084:	3e01      	subs	r6, #1
 8013086:	9212      	str	r2, [sp, #72]	@ 0x48
 8013088:	e776      	b.n	8012f78 <_dtoa_r+0x100>
 801308a:	2301      	movs	r3, #1
 801308c:	e7b7      	b.n	8012ffe <_dtoa_r+0x186>
 801308e:	9010      	str	r0, [sp, #64]	@ 0x40
 8013090:	e7b6      	b.n	8013000 <_dtoa_r+0x188>
 8013092:	9b00      	ldr	r3, [sp, #0]
 8013094:	1bdb      	subs	r3, r3, r7
 8013096:	9300      	str	r3, [sp, #0]
 8013098:	427b      	negs	r3, r7
 801309a:	9308      	str	r3, [sp, #32]
 801309c:	2300      	movs	r3, #0
 801309e:	930d      	str	r3, [sp, #52]	@ 0x34
 80130a0:	e7c3      	b.n	801302a <_dtoa_r+0x1b2>
 80130a2:	2301      	movs	r3, #1
 80130a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80130a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80130a8:	eb07 0b03 	add.w	fp, r7, r3
 80130ac:	f10b 0301 	add.w	r3, fp, #1
 80130b0:	2b01      	cmp	r3, #1
 80130b2:	9303      	str	r3, [sp, #12]
 80130b4:	bfb8      	it	lt
 80130b6:	2301      	movlt	r3, #1
 80130b8:	e006      	b.n	80130c8 <_dtoa_r+0x250>
 80130ba:	2301      	movs	r3, #1
 80130bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80130be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80130c0:	2b00      	cmp	r3, #0
 80130c2:	dd28      	ble.n	8013116 <_dtoa_r+0x29e>
 80130c4:	469b      	mov	fp, r3
 80130c6:	9303      	str	r3, [sp, #12]
 80130c8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80130cc:	2100      	movs	r1, #0
 80130ce:	2204      	movs	r2, #4
 80130d0:	f102 0514 	add.w	r5, r2, #20
 80130d4:	429d      	cmp	r5, r3
 80130d6:	d926      	bls.n	8013126 <_dtoa_r+0x2ae>
 80130d8:	6041      	str	r1, [r0, #4]
 80130da:	4648      	mov	r0, r9
 80130dc:	f000 fd9c 	bl	8013c18 <_Balloc>
 80130e0:	4682      	mov	sl, r0
 80130e2:	2800      	cmp	r0, #0
 80130e4:	d142      	bne.n	801316c <_dtoa_r+0x2f4>
 80130e6:	4b1e      	ldr	r3, [pc, #120]	@ (8013160 <_dtoa_r+0x2e8>)
 80130e8:	4602      	mov	r2, r0
 80130ea:	f240 11af 	movw	r1, #431	@ 0x1af
 80130ee:	e6da      	b.n	8012ea6 <_dtoa_r+0x2e>
 80130f0:	2300      	movs	r3, #0
 80130f2:	e7e3      	b.n	80130bc <_dtoa_r+0x244>
 80130f4:	2300      	movs	r3, #0
 80130f6:	e7d5      	b.n	80130a4 <_dtoa_r+0x22c>
 80130f8:	2401      	movs	r4, #1
 80130fa:	2300      	movs	r3, #0
 80130fc:	9307      	str	r3, [sp, #28]
 80130fe:	9409      	str	r4, [sp, #36]	@ 0x24
 8013100:	f04f 3bff 	mov.w	fp, #4294967295
 8013104:	2200      	movs	r2, #0
 8013106:	f8cd b00c 	str.w	fp, [sp, #12]
 801310a:	2312      	movs	r3, #18
 801310c:	920c      	str	r2, [sp, #48]	@ 0x30
 801310e:	e7db      	b.n	80130c8 <_dtoa_r+0x250>
 8013110:	2301      	movs	r3, #1
 8013112:	9309      	str	r3, [sp, #36]	@ 0x24
 8013114:	e7f4      	b.n	8013100 <_dtoa_r+0x288>
 8013116:	f04f 0b01 	mov.w	fp, #1
 801311a:	f8cd b00c 	str.w	fp, [sp, #12]
 801311e:	465b      	mov	r3, fp
 8013120:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8013124:	e7d0      	b.n	80130c8 <_dtoa_r+0x250>
 8013126:	3101      	adds	r1, #1
 8013128:	0052      	lsls	r2, r2, #1
 801312a:	e7d1      	b.n	80130d0 <_dtoa_r+0x258>
 801312c:	f3af 8000 	nop.w
 8013130:	636f4361 	.word	0x636f4361
 8013134:	3fd287a7 	.word	0x3fd287a7
 8013138:	8b60c8b3 	.word	0x8b60c8b3
 801313c:	3fc68a28 	.word	0x3fc68a28
 8013140:	509f79fb 	.word	0x509f79fb
 8013144:	3fd34413 	.word	0x3fd34413
 8013148:	08014ce9 	.word	0x08014ce9
 801314c:	08014d00 	.word	0x08014d00
 8013150:	7ff00000 	.word	0x7ff00000
 8013154:	08014cb9 	.word	0x08014cb9
 8013158:	3ff80000 	.word	0x3ff80000
 801315c:	08014e50 	.word	0x08014e50
 8013160:	08014d58 	.word	0x08014d58
 8013164:	08014ce5 	.word	0x08014ce5
 8013168:	08014cb8 	.word	0x08014cb8
 801316c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013170:	6018      	str	r0, [r3, #0]
 8013172:	9b03      	ldr	r3, [sp, #12]
 8013174:	2b0e      	cmp	r3, #14
 8013176:	f200 80a1 	bhi.w	80132bc <_dtoa_r+0x444>
 801317a:	2c00      	cmp	r4, #0
 801317c:	f000 809e 	beq.w	80132bc <_dtoa_r+0x444>
 8013180:	2f00      	cmp	r7, #0
 8013182:	dd33      	ble.n	80131ec <_dtoa_r+0x374>
 8013184:	4b9c      	ldr	r3, [pc, #624]	@ (80133f8 <_dtoa_r+0x580>)
 8013186:	f007 020f 	and.w	r2, r7, #15
 801318a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801318e:	ed93 7b00 	vldr	d7, [r3]
 8013192:	05f8      	lsls	r0, r7, #23
 8013194:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8013198:	ea4f 1427 	mov.w	r4, r7, asr #4
 801319c:	d516      	bpl.n	80131cc <_dtoa_r+0x354>
 801319e:	4b97      	ldr	r3, [pc, #604]	@ (80133fc <_dtoa_r+0x584>)
 80131a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80131a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80131a8:	f7ed fb78 	bl	800089c <__aeabi_ddiv>
 80131ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80131b0:	f004 040f 	and.w	r4, r4, #15
 80131b4:	2603      	movs	r6, #3
 80131b6:	4d91      	ldr	r5, [pc, #580]	@ (80133fc <_dtoa_r+0x584>)
 80131b8:	b954      	cbnz	r4, 80131d0 <_dtoa_r+0x358>
 80131ba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80131be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80131c2:	f7ed fb6b 	bl	800089c <__aeabi_ddiv>
 80131c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80131ca:	e028      	b.n	801321e <_dtoa_r+0x3a6>
 80131cc:	2602      	movs	r6, #2
 80131ce:	e7f2      	b.n	80131b6 <_dtoa_r+0x33e>
 80131d0:	07e1      	lsls	r1, r4, #31
 80131d2:	d508      	bpl.n	80131e6 <_dtoa_r+0x36e>
 80131d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80131d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80131dc:	f7ed fa34 	bl	8000648 <__aeabi_dmul>
 80131e0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80131e4:	3601      	adds	r6, #1
 80131e6:	1064      	asrs	r4, r4, #1
 80131e8:	3508      	adds	r5, #8
 80131ea:	e7e5      	b.n	80131b8 <_dtoa_r+0x340>
 80131ec:	f000 80af 	beq.w	801334e <_dtoa_r+0x4d6>
 80131f0:	427c      	negs	r4, r7
 80131f2:	4b81      	ldr	r3, [pc, #516]	@ (80133f8 <_dtoa_r+0x580>)
 80131f4:	4d81      	ldr	r5, [pc, #516]	@ (80133fc <_dtoa_r+0x584>)
 80131f6:	f004 020f 	and.w	r2, r4, #15
 80131fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80131fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013202:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013206:	f7ed fa1f 	bl	8000648 <__aeabi_dmul>
 801320a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801320e:	1124      	asrs	r4, r4, #4
 8013210:	2300      	movs	r3, #0
 8013212:	2602      	movs	r6, #2
 8013214:	2c00      	cmp	r4, #0
 8013216:	f040 808f 	bne.w	8013338 <_dtoa_r+0x4c0>
 801321a:	2b00      	cmp	r3, #0
 801321c:	d1d3      	bne.n	80131c6 <_dtoa_r+0x34e>
 801321e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013220:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8013224:	2b00      	cmp	r3, #0
 8013226:	f000 8094 	beq.w	8013352 <_dtoa_r+0x4da>
 801322a:	4b75      	ldr	r3, [pc, #468]	@ (8013400 <_dtoa_r+0x588>)
 801322c:	2200      	movs	r2, #0
 801322e:	4620      	mov	r0, r4
 8013230:	4629      	mov	r1, r5
 8013232:	f7ed fc7b 	bl	8000b2c <__aeabi_dcmplt>
 8013236:	2800      	cmp	r0, #0
 8013238:	f000 808b 	beq.w	8013352 <_dtoa_r+0x4da>
 801323c:	9b03      	ldr	r3, [sp, #12]
 801323e:	2b00      	cmp	r3, #0
 8013240:	f000 8087 	beq.w	8013352 <_dtoa_r+0x4da>
 8013244:	f1bb 0f00 	cmp.w	fp, #0
 8013248:	dd34      	ble.n	80132b4 <_dtoa_r+0x43c>
 801324a:	4620      	mov	r0, r4
 801324c:	4b6d      	ldr	r3, [pc, #436]	@ (8013404 <_dtoa_r+0x58c>)
 801324e:	2200      	movs	r2, #0
 8013250:	4629      	mov	r1, r5
 8013252:	f7ed f9f9 	bl	8000648 <__aeabi_dmul>
 8013256:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801325a:	f107 38ff 	add.w	r8, r7, #4294967295
 801325e:	3601      	adds	r6, #1
 8013260:	465c      	mov	r4, fp
 8013262:	4630      	mov	r0, r6
 8013264:	f7ed f986 	bl	8000574 <__aeabi_i2d>
 8013268:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801326c:	f7ed f9ec 	bl	8000648 <__aeabi_dmul>
 8013270:	4b65      	ldr	r3, [pc, #404]	@ (8013408 <_dtoa_r+0x590>)
 8013272:	2200      	movs	r2, #0
 8013274:	f7ed f832 	bl	80002dc <__adddf3>
 8013278:	4605      	mov	r5, r0
 801327a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801327e:	2c00      	cmp	r4, #0
 8013280:	d16a      	bne.n	8013358 <_dtoa_r+0x4e0>
 8013282:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013286:	4b61      	ldr	r3, [pc, #388]	@ (801340c <_dtoa_r+0x594>)
 8013288:	2200      	movs	r2, #0
 801328a:	f7ed f825 	bl	80002d8 <__aeabi_dsub>
 801328e:	4602      	mov	r2, r0
 8013290:	460b      	mov	r3, r1
 8013292:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013296:	462a      	mov	r2, r5
 8013298:	4633      	mov	r3, r6
 801329a:	f7ed fc65 	bl	8000b68 <__aeabi_dcmpgt>
 801329e:	2800      	cmp	r0, #0
 80132a0:	f040 8298 	bne.w	80137d4 <_dtoa_r+0x95c>
 80132a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80132a8:	462a      	mov	r2, r5
 80132aa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80132ae:	f7ed fc3d 	bl	8000b2c <__aeabi_dcmplt>
 80132b2:	bb38      	cbnz	r0, 8013304 <_dtoa_r+0x48c>
 80132b4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80132b8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80132bc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80132be:	2b00      	cmp	r3, #0
 80132c0:	f2c0 8157 	blt.w	8013572 <_dtoa_r+0x6fa>
 80132c4:	2f0e      	cmp	r7, #14
 80132c6:	f300 8154 	bgt.w	8013572 <_dtoa_r+0x6fa>
 80132ca:	4b4b      	ldr	r3, [pc, #300]	@ (80133f8 <_dtoa_r+0x580>)
 80132cc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80132d0:	ed93 7b00 	vldr	d7, [r3]
 80132d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80132d6:	2b00      	cmp	r3, #0
 80132d8:	ed8d 7b00 	vstr	d7, [sp]
 80132dc:	f280 80e5 	bge.w	80134aa <_dtoa_r+0x632>
 80132e0:	9b03      	ldr	r3, [sp, #12]
 80132e2:	2b00      	cmp	r3, #0
 80132e4:	f300 80e1 	bgt.w	80134aa <_dtoa_r+0x632>
 80132e8:	d10c      	bne.n	8013304 <_dtoa_r+0x48c>
 80132ea:	4b48      	ldr	r3, [pc, #288]	@ (801340c <_dtoa_r+0x594>)
 80132ec:	2200      	movs	r2, #0
 80132ee:	ec51 0b17 	vmov	r0, r1, d7
 80132f2:	f7ed f9a9 	bl	8000648 <__aeabi_dmul>
 80132f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80132fa:	f7ed fc2b 	bl	8000b54 <__aeabi_dcmpge>
 80132fe:	2800      	cmp	r0, #0
 8013300:	f000 8266 	beq.w	80137d0 <_dtoa_r+0x958>
 8013304:	2400      	movs	r4, #0
 8013306:	4625      	mov	r5, r4
 8013308:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801330a:	4656      	mov	r6, sl
 801330c:	ea6f 0803 	mvn.w	r8, r3
 8013310:	2700      	movs	r7, #0
 8013312:	4621      	mov	r1, r4
 8013314:	4648      	mov	r0, r9
 8013316:	f000 fcbf 	bl	8013c98 <_Bfree>
 801331a:	2d00      	cmp	r5, #0
 801331c:	f000 80bd 	beq.w	801349a <_dtoa_r+0x622>
 8013320:	b12f      	cbz	r7, 801332e <_dtoa_r+0x4b6>
 8013322:	42af      	cmp	r7, r5
 8013324:	d003      	beq.n	801332e <_dtoa_r+0x4b6>
 8013326:	4639      	mov	r1, r7
 8013328:	4648      	mov	r0, r9
 801332a:	f000 fcb5 	bl	8013c98 <_Bfree>
 801332e:	4629      	mov	r1, r5
 8013330:	4648      	mov	r0, r9
 8013332:	f000 fcb1 	bl	8013c98 <_Bfree>
 8013336:	e0b0      	b.n	801349a <_dtoa_r+0x622>
 8013338:	07e2      	lsls	r2, r4, #31
 801333a:	d505      	bpl.n	8013348 <_dtoa_r+0x4d0>
 801333c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013340:	f7ed f982 	bl	8000648 <__aeabi_dmul>
 8013344:	3601      	adds	r6, #1
 8013346:	2301      	movs	r3, #1
 8013348:	1064      	asrs	r4, r4, #1
 801334a:	3508      	adds	r5, #8
 801334c:	e762      	b.n	8013214 <_dtoa_r+0x39c>
 801334e:	2602      	movs	r6, #2
 8013350:	e765      	b.n	801321e <_dtoa_r+0x3a6>
 8013352:	9c03      	ldr	r4, [sp, #12]
 8013354:	46b8      	mov	r8, r7
 8013356:	e784      	b.n	8013262 <_dtoa_r+0x3ea>
 8013358:	4b27      	ldr	r3, [pc, #156]	@ (80133f8 <_dtoa_r+0x580>)
 801335a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801335c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013360:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8013364:	4454      	add	r4, sl
 8013366:	2900      	cmp	r1, #0
 8013368:	d054      	beq.n	8013414 <_dtoa_r+0x59c>
 801336a:	4929      	ldr	r1, [pc, #164]	@ (8013410 <_dtoa_r+0x598>)
 801336c:	2000      	movs	r0, #0
 801336e:	f7ed fa95 	bl	800089c <__aeabi_ddiv>
 8013372:	4633      	mov	r3, r6
 8013374:	462a      	mov	r2, r5
 8013376:	f7ec ffaf 	bl	80002d8 <__aeabi_dsub>
 801337a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801337e:	4656      	mov	r6, sl
 8013380:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013384:	f7ed fc10 	bl	8000ba8 <__aeabi_d2iz>
 8013388:	4605      	mov	r5, r0
 801338a:	f7ed f8f3 	bl	8000574 <__aeabi_i2d>
 801338e:	4602      	mov	r2, r0
 8013390:	460b      	mov	r3, r1
 8013392:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013396:	f7ec ff9f 	bl	80002d8 <__aeabi_dsub>
 801339a:	3530      	adds	r5, #48	@ 0x30
 801339c:	4602      	mov	r2, r0
 801339e:	460b      	mov	r3, r1
 80133a0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80133a4:	f806 5b01 	strb.w	r5, [r6], #1
 80133a8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80133ac:	f7ed fbbe 	bl	8000b2c <__aeabi_dcmplt>
 80133b0:	2800      	cmp	r0, #0
 80133b2:	d172      	bne.n	801349a <_dtoa_r+0x622>
 80133b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80133b8:	4911      	ldr	r1, [pc, #68]	@ (8013400 <_dtoa_r+0x588>)
 80133ba:	2000      	movs	r0, #0
 80133bc:	f7ec ff8c 	bl	80002d8 <__aeabi_dsub>
 80133c0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80133c4:	f7ed fbb2 	bl	8000b2c <__aeabi_dcmplt>
 80133c8:	2800      	cmp	r0, #0
 80133ca:	f040 80b4 	bne.w	8013536 <_dtoa_r+0x6be>
 80133ce:	42a6      	cmp	r6, r4
 80133d0:	f43f af70 	beq.w	80132b4 <_dtoa_r+0x43c>
 80133d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80133d8:	4b0a      	ldr	r3, [pc, #40]	@ (8013404 <_dtoa_r+0x58c>)
 80133da:	2200      	movs	r2, #0
 80133dc:	f7ed f934 	bl	8000648 <__aeabi_dmul>
 80133e0:	4b08      	ldr	r3, [pc, #32]	@ (8013404 <_dtoa_r+0x58c>)
 80133e2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80133e6:	2200      	movs	r2, #0
 80133e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80133ec:	f7ed f92c 	bl	8000648 <__aeabi_dmul>
 80133f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80133f4:	e7c4      	b.n	8013380 <_dtoa_r+0x508>
 80133f6:	bf00      	nop
 80133f8:	08014e50 	.word	0x08014e50
 80133fc:	08014e28 	.word	0x08014e28
 8013400:	3ff00000 	.word	0x3ff00000
 8013404:	40240000 	.word	0x40240000
 8013408:	401c0000 	.word	0x401c0000
 801340c:	40140000 	.word	0x40140000
 8013410:	3fe00000 	.word	0x3fe00000
 8013414:	4631      	mov	r1, r6
 8013416:	4628      	mov	r0, r5
 8013418:	f7ed f916 	bl	8000648 <__aeabi_dmul>
 801341c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013420:	9413      	str	r4, [sp, #76]	@ 0x4c
 8013422:	4656      	mov	r6, sl
 8013424:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013428:	f7ed fbbe 	bl	8000ba8 <__aeabi_d2iz>
 801342c:	4605      	mov	r5, r0
 801342e:	f7ed f8a1 	bl	8000574 <__aeabi_i2d>
 8013432:	4602      	mov	r2, r0
 8013434:	460b      	mov	r3, r1
 8013436:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801343a:	f7ec ff4d 	bl	80002d8 <__aeabi_dsub>
 801343e:	3530      	adds	r5, #48	@ 0x30
 8013440:	f806 5b01 	strb.w	r5, [r6], #1
 8013444:	4602      	mov	r2, r0
 8013446:	460b      	mov	r3, r1
 8013448:	42a6      	cmp	r6, r4
 801344a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801344e:	f04f 0200 	mov.w	r2, #0
 8013452:	d124      	bne.n	801349e <_dtoa_r+0x626>
 8013454:	4baf      	ldr	r3, [pc, #700]	@ (8013714 <_dtoa_r+0x89c>)
 8013456:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801345a:	f7ec ff3f 	bl	80002dc <__adddf3>
 801345e:	4602      	mov	r2, r0
 8013460:	460b      	mov	r3, r1
 8013462:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013466:	f7ed fb7f 	bl	8000b68 <__aeabi_dcmpgt>
 801346a:	2800      	cmp	r0, #0
 801346c:	d163      	bne.n	8013536 <_dtoa_r+0x6be>
 801346e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013472:	49a8      	ldr	r1, [pc, #672]	@ (8013714 <_dtoa_r+0x89c>)
 8013474:	2000      	movs	r0, #0
 8013476:	f7ec ff2f 	bl	80002d8 <__aeabi_dsub>
 801347a:	4602      	mov	r2, r0
 801347c:	460b      	mov	r3, r1
 801347e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013482:	f7ed fb53 	bl	8000b2c <__aeabi_dcmplt>
 8013486:	2800      	cmp	r0, #0
 8013488:	f43f af14 	beq.w	80132b4 <_dtoa_r+0x43c>
 801348c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801348e:	1e73      	subs	r3, r6, #1
 8013490:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013492:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8013496:	2b30      	cmp	r3, #48	@ 0x30
 8013498:	d0f8      	beq.n	801348c <_dtoa_r+0x614>
 801349a:	4647      	mov	r7, r8
 801349c:	e03b      	b.n	8013516 <_dtoa_r+0x69e>
 801349e:	4b9e      	ldr	r3, [pc, #632]	@ (8013718 <_dtoa_r+0x8a0>)
 80134a0:	f7ed f8d2 	bl	8000648 <__aeabi_dmul>
 80134a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80134a8:	e7bc      	b.n	8013424 <_dtoa_r+0x5ac>
 80134aa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80134ae:	4656      	mov	r6, sl
 80134b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80134b4:	4620      	mov	r0, r4
 80134b6:	4629      	mov	r1, r5
 80134b8:	f7ed f9f0 	bl	800089c <__aeabi_ddiv>
 80134bc:	f7ed fb74 	bl	8000ba8 <__aeabi_d2iz>
 80134c0:	4680      	mov	r8, r0
 80134c2:	f7ed f857 	bl	8000574 <__aeabi_i2d>
 80134c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80134ca:	f7ed f8bd 	bl	8000648 <__aeabi_dmul>
 80134ce:	4602      	mov	r2, r0
 80134d0:	460b      	mov	r3, r1
 80134d2:	4620      	mov	r0, r4
 80134d4:	4629      	mov	r1, r5
 80134d6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80134da:	f7ec fefd 	bl	80002d8 <__aeabi_dsub>
 80134de:	f806 4b01 	strb.w	r4, [r6], #1
 80134e2:	9d03      	ldr	r5, [sp, #12]
 80134e4:	eba6 040a 	sub.w	r4, r6, sl
 80134e8:	42a5      	cmp	r5, r4
 80134ea:	4602      	mov	r2, r0
 80134ec:	460b      	mov	r3, r1
 80134ee:	d133      	bne.n	8013558 <_dtoa_r+0x6e0>
 80134f0:	f7ec fef4 	bl	80002dc <__adddf3>
 80134f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80134f8:	4604      	mov	r4, r0
 80134fa:	460d      	mov	r5, r1
 80134fc:	f7ed fb34 	bl	8000b68 <__aeabi_dcmpgt>
 8013500:	b9c0      	cbnz	r0, 8013534 <_dtoa_r+0x6bc>
 8013502:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013506:	4620      	mov	r0, r4
 8013508:	4629      	mov	r1, r5
 801350a:	f7ed fb05 	bl	8000b18 <__aeabi_dcmpeq>
 801350e:	b110      	cbz	r0, 8013516 <_dtoa_r+0x69e>
 8013510:	f018 0f01 	tst.w	r8, #1
 8013514:	d10e      	bne.n	8013534 <_dtoa_r+0x6bc>
 8013516:	9902      	ldr	r1, [sp, #8]
 8013518:	4648      	mov	r0, r9
 801351a:	f000 fbbd 	bl	8013c98 <_Bfree>
 801351e:	2300      	movs	r3, #0
 8013520:	7033      	strb	r3, [r6, #0]
 8013522:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013524:	3701      	adds	r7, #1
 8013526:	601f      	str	r7, [r3, #0]
 8013528:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801352a:	2b00      	cmp	r3, #0
 801352c:	f000 824b 	beq.w	80139c6 <_dtoa_r+0xb4e>
 8013530:	601e      	str	r6, [r3, #0]
 8013532:	e248      	b.n	80139c6 <_dtoa_r+0xb4e>
 8013534:	46b8      	mov	r8, r7
 8013536:	4633      	mov	r3, r6
 8013538:	461e      	mov	r6, r3
 801353a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801353e:	2a39      	cmp	r2, #57	@ 0x39
 8013540:	d106      	bne.n	8013550 <_dtoa_r+0x6d8>
 8013542:	459a      	cmp	sl, r3
 8013544:	d1f8      	bne.n	8013538 <_dtoa_r+0x6c0>
 8013546:	2230      	movs	r2, #48	@ 0x30
 8013548:	f108 0801 	add.w	r8, r8, #1
 801354c:	f88a 2000 	strb.w	r2, [sl]
 8013550:	781a      	ldrb	r2, [r3, #0]
 8013552:	3201      	adds	r2, #1
 8013554:	701a      	strb	r2, [r3, #0]
 8013556:	e7a0      	b.n	801349a <_dtoa_r+0x622>
 8013558:	4b6f      	ldr	r3, [pc, #444]	@ (8013718 <_dtoa_r+0x8a0>)
 801355a:	2200      	movs	r2, #0
 801355c:	f7ed f874 	bl	8000648 <__aeabi_dmul>
 8013560:	2200      	movs	r2, #0
 8013562:	2300      	movs	r3, #0
 8013564:	4604      	mov	r4, r0
 8013566:	460d      	mov	r5, r1
 8013568:	f7ed fad6 	bl	8000b18 <__aeabi_dcmpeq>
 801356c:	2800      	cmp	r0, #0
 801356e:	d09f      	beq.n	80134b0 <_dtoa_r+0x638>
 8013570:	e7d1      	b.n	8013516 <_dtoa_r+0x69e>
 8013572:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013574:	2a00      	cmp	r2, #0
 8013576:	f000 80ea 	beq.w	801374e <_dtoa_r+0x8d6>
 801357a:	9a07      	ldr	r2, [sp, #28]
 801357c:	2a01      	cmp	r2, #1
 801357e:	f300 80cd 	bgt.w	801371c <_dtoa_r+0x8a4>
 8013582:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8013584:	2a00      	cmp	r2, #0
 8013586:	f000 80c1 	beq.w	801370c <_dtoa_r+0x894>
 801358a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801358e:	9c08      	ldr	r4, [sp, #32]
 8013590:	9e00      	ldr	r6, [sp, #0]
 8013592:	9a00      	ldr	r2, [sp, #0]
 8013594:	441a      	add	r2, r3
 8013596:	9200      	str	r2, [sp, #0]
 8013598:	9a06      	ldr	r2, [sp, #24]
 801359a:	2101      	movs	r1, #1
 801359c:	441a      	add	r2, r3
 801359e:	4648      	mov	r0, r9
 80135a0:	9206      	str	r2, [sp, #24]
 80135a2:	f000 fc2d 	bl	8013e00 <__i2b>
 80135a6:	4605      	mov	r5, r0
 80135a8:	b166      	cbz	r6, 80135c4 <_dtoa_r+0x74c>
 80135aa:	9b06      	ldr	r3, [sp, #24]
 80135ac:	2b00      	cmp	r3, #0
 80135ae:	dd09      	ble.n	80135c4 <_dtoa_r+0x74c>
 80135b0:	42b3      	cmp	r3, r6
 80135b2:	9a00      	ldr	r2, [sp, #0]
 80135b4:	bfa8      	it	ge
 80135b6:	4633      	movge	r3, r6
 80135b8:	1ad2      	subs	r2, r2, r3
 80135ba:	9200      	str	r2, [sp, #0]
 80135bc:	9a06      	ldr	r2, [sp, #24]
 80135be:	1af6      	subs	r6, r6, r3
 80135c0:	1ad3      	subs	r3, r2, r3
 80135c2:	9306      	str	r3, [sp, #24]
 80135c4:	9b08      	ldr	r3, [sp, #32]
 80135c6:	b30b      	cbz	r3, 801360c <_dtoa_r+0x794>
 80135c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80135ca:	2b00      	cmp	r3, #0
 80135cc:	f000 80c6 	beq.w	801375c <_dtoa_r+0x8e4>
 80135d0:	2c00      	cmp	r4, #0
 80135d2:	f000 80c0 	beq.w	8013756 <_dtoa_r+0x8de>
 80135d6:	4629      	mov	r1, r5
 80135d8:	4622      	mov	r2, r4
 80135da:	4648      	mov	r0, r9
 80135dc:	f000 fcc8 	bl	8013f70 <__pow5mult>
 80135e0:	9a02      	ldr	r2, [sp, #8]
 80135e2:	4601      	mov	r1, r0
 80135e4:	4605      	mov	r5, r0
 80135e6:	4648      	mov	r0, r9
 80135e8:	f000 fc20 	bl	8013e2c <__multiply>
 80135ec:	9902      	ldr	r1, [sp, #8]
 80135ee:	4680      	mov	r8, r0
 80135f0:	4648      	mov	r0, r9
 80135f2:	f000 fb51 	bl	8013c98 <_Bfree>
 80135f6:	9b08      	ldr	r3, [sp, #32]
 80135f8:	1b1b      	subs	r3, r3, r4
 80135fa:	9308      	str	r3, [sp, #32]
 80135fc:	f000 80b1 	beq.w	8013762 <_dtoa_r+0x8ea>
 8013600:	9a08      	ldr	r2, [sp, #32]
 8013602:	4641      	mov	r1, r8
 8013604:	4648      	mov	r0, r9
 8013606:	f000 fcb3 	bl	8013f70 <__pow5mult>
 801360a:	9002      	str	r0, [sp, #8]
 801360c:	2101      	movs	r1, #1
 801360e:	4648      	mov	r0, r9
 8013610:	f000 fbf6 	bl	8013e00 <__i2b>
 8013614:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013616:	4604      	mov	r4, r0
 8013618:	2b00      	cmp	r3, #0
 801361a:	f000 81d8 	beq.w	80139ce <_dtoa_r+0xb56>
 801361e:	461a      	mov	r2, r3
 8013620:	4601      	mov	r1, r0
 8013622:	4648      	mov	r0, r9
 8013624:	f000 fca4 	bl	8013f70 <__pow5mult>
 8013628:	9b07      	ldr	r3, [sp, #28]
 801362a:	2b01      	cmp	r3, #1
 801362c:	4604      	mov	r4, r0
 801362e:	f300 809f 	bgt.w	8013770 <_dtoa_r+0x8f8>
 8013632:	9b04      	ldr	r3, [sp, #16]
 8013634:	2b00      	cmp	r3, #0
 8013636:	f040 8097 	bne.w	8013768 <_dtoa_r+0x8f0>
 801363a:	9b05      	ldr	r3, [sp, #20]
 801363c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013640:	2b00      	cmp	r3, #0
 8013642:	f040 8093 	bne.w	801376c <_dtoa_r+0x8f4>
 8013646:	9b05      	ldr	r3, [sp, #20]
 8013648:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801364c:	0d1b      	lsrs	r3, r3, #20
 801364e:	051b      	lsls	r3, r3, #20
 8013650:	b133      	cbz	r3, 8013660 <_dtoa_r+0x7e8>
 8013652:	9b00      	ldr	r3, [sp, #0]
 8013654:	3301      	adds	r3, #1
 8013656:	9300      	str	r3, [sp, #0]
 8013658:	9b06      	ldr	r3, [sp, #24]
 801365a:	3301      	adds	r3, #1
 801365c:	9306      	str	r3, [sp, #24]
 801365e:	2301      	movs	r3, #1
 8013660:	9308      	str	r3, [sp, #32]
 8013662:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013664:	2b00      	cmp	r3, #0
 8013666:	f000 81b8 	beq.w	80139da <_dtoa_r+0xb62>
 801366a:	6923      	ldr	r3, [r4, #16]
 801366c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013670:	6918      	ldr	r0, [r3, #16]
 8013672:	f000 fb79 	bl	8013d68 <__hi0bits>
 8013676:	f1c0 0020 	rsb	r0, r0, #32
 801367a:	9b06      	ldr	r3, [sp, #24]
 801367c:	4418      	add	r0, r3
 801367e:	f010 001f 	ands.w	r0, r0, #31
 8013682:	f000 8082 	beq.w	801378a <_dtoa_r+0x912>
 8013686:	f1c0 0320 	rsb	r3, r0, #32
 801368a:	2b04      	cmp	r3, #4
 801368c:	dd73      	ble.n	8013776 <_dtoa_r+0x8fe>
 801368e:	9b00      	ldr	r3, [sp, #0]
 8013690:	f1c0 001c 	rsb	r0, r0, #28
 8013694:	4403      	add	r3, r0
 8013696:	9300      	str	r3, [sp, #0]
 8013698:	9b06      	ldr	r3, [sp, #24]
 801369a:	4403      	add	r3, r0
 801369c:	4406      	add	r6, r0
 801369e:	9306      	str	r3, [sp, #24]
 80136a0:	9b00      	ldr	r3, [sp, #0]
 80136a2:	2b00      	cmp	r3, #0
 80136a4:	dd05      	ble.n	80136b2 <_dtoa_r+0x83a>
 80136a6:	9902      	ldr	r1, [sp, #8]
 80136a8:	461a      	mov	r2, r3
 80136aa:	4648      	mov	r0, r9
 80136ac:	f000 fcba 	bl	8014024 <__lshift>
 80136b0:	9002      	str	r0, [sp, #8]
 80136b2:	9b06      	ldr	r3, [sp, #24]
 80136b4:	2b00      	cmp	r3, #0
 80136b6:	dd05      	ble.n	80136c4 <_dtoa_r+0x84c>
 80136b8:	4621      	mov	r1, r4
 80136ba:	461a      	mov	r2, r3
 80136bc:	4648      	mov	r0, r9
 80136be:	f000 fcb1 	bl	8014024 <__lshift>
 80136c2:	4604      	mov	r4, r0
 80136c4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80136c6:	2b00      	cmp	r3, #0
 80136c8:	d061      	beq.n	801378e <_dtoa_r+0x916>
 80136ca:	9802      	ldr	r0, [sp, #8]
 80136cc:	4621      	mov	r1, r4
 80136ce:	f000 fd15 	bl	80140fc <__mcmp>
 80136d2:	2800      	cmp	r0, #0
 80136d4:	da5b      	bge.n	801378e <_dtoa_r+0x916>
 80136d6:	2300      	movs	r3, #0
 80136d8:	9902      	ldr	r1, [sp, #8]
 80136da:	220a      	movs	r2, #10
 80136dc:	4648      	mov	r0, r9
 80136de:	f000 fafd 	bl	8013cdc <__multadd>
 80136e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80136e4:	9002      	str	r0, [sp, #8]
 80136e6:	f107 38ff 	add.w	r8, r7, #4294967295
 80136ea:	2b00      	cmp	r3, #0
 80136ec:	f000 8177 	beq.w	80139de <_dtoa_r+0xb66>
 80136f0:	4629      	mov	r1, r5
 80136f2:	2300      	movs	r3, #0
 80136f4:	220a      	movs	r2, #10
 80136f6:	4648      	mov	r0, r9
 80136f8:	f000 faf0 	bl	8013cdc <__multadd>
 80136fc:	f1bb 0f00 	cmp.w	fp, #0
 8013700:	4605      	mov	r5, r0
 8013702:	dc6f      	bgt.n	80137e4 <_dtoa_r+0x96c>
 8013704:	9b07      	ldr	r3, [sp, #28]
 8013706:	2b02      	cmp	r3, #2
 8013708:	dc49      	bgt.n	801379e <_dtoa_r+0x926>
 801370a:	e06b      	b.n	80137e4 <_dtoa_r+0x96c>
 801370c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801370e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8013712:	e73c      	b.n	801358e <_dtoa_r+0x716>
 8013714:	3fe00000 	.word	0x3fe00000
 8013718:	40240000 	.word	0x40240000
 801371c:	9b03      	ldr	r3, [sp, #12]
 801371e:	1e5c      	subs	r4, r3, #1
 8013720:	9b08      	ldr	r3, [sp, #32]
 8013722:	42a3      	cmp	r3, r4
 8013724:	db09      	blt.n	801373a <_dtoa_r+0x8c2>
 8013726:	1b1c      	subs	r4, r3, r4
 8013728:	9b03      	ldr	r3, [sp, #12]
 801372a:	2b00      	cmp	r3, #0
 801372c:	f6bf af30 	bge.w	8013590 <_dtoa_r+0x718>
 8013730:	9b00      	ldr	r3, [sp, #0]
 8013732:	9a03      	ldr	r2, [sp, #12]
 8013734:	1a9e      	subs	r6, r3, r2
 8013736:	2300      	movs	r3, #0
 8013738:	e72b      	b.n	8013592 <_dtoa_r+0x71a>
 801373a:	9b08      	ldr	r3, [sp, #32]
 801373c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801373e:	9408      	str	r4, [sp, #32]
 8013740:	1ae3      	subs	r3, r4, r3
 8013742:	441a      	add	r2, r3
 8013744:	9e00      	ldr	r6, [sp, #0]
 8013746:	9b03      	ldr	r3, [sp, #12]
 8013748:	920d      	str	r2, [sp, #52]	@ 0x34
 801374a:	2400      	movs	r4, #0
 801374c:	e721      	b.n	8013592 <_dtoa_r+0x71a>
 801374e:	9c08      	ldr	r4, [sp, #32]
 8013750:	9e00      	ldr	r6, [sp, #0]
 8013752:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8013754:	e728      	b.n	80135a8 <_dtoa_r+0x730>
 8013756:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801375a:	e751      	b.n	8013600 <_dtoa_r+0x788>
 801375c:	9a08      	ldr	r2, [sp, #32]
 801375e:	9902      	ldr	r1, [sp, #8]
 8013760:	e750      	b.n	8013604 <_dtoa_r+0x78c>
 8013762:	f8cd 8008 	str.w	r8, [sp, #8]
 8013766:	e751      	b.n	801360c <_dtoa_r+0x794>
 8013768:	2300      	movs	r3, #0
 801376a:	e779      	b.n	8013660 <_dtoa_r+0x7e8>
 801376c:	9b04      	ldr	r3, [sp, #16]
 801376e:	e777      	b.n	8013660 <_dtoa_r+0x7e8>
 8013770:	2300      	movs	r3, #0
 8013772:	9308      	str	r3, [sp, #32]
 8013774:	e779      	b.n	801366a <_dtoa_r+0x7f2>
 8013776:	d093      	beq.n	80136a0 <_dtoa_r+0x828>
 8013778:	9a00      	ldr	r2, [sp, #0]
 801377a:	331c      	adds	r3, #28
 801377c:	441a      	add	r2, r3
 801377e:	9200      	str	r2, [sp, #0]
 8013780:	9a06      	ldr	r2, [sp, #24]
 8013782:	441a      	add	r2, r3
 8013784:	441e      	add	r6, r3
 8013786:	9206      	str	r2, [sp, #24]
 8013788:	e78a      	b.n	80136a0 <_dtoa_r+0x828>
 801378a:	4603      	mov	r3, r0
 801378c:	e7f4      	b.n	8013778 <_dtoa_r+0x900>
 801378e:	9b03      	ldr	r3, [sp, #12]
 8013790:	2b00      	cmp	r3, #0
 8013792:	46b8      	mov	r8, r7
 8013794:	dc20      	bgt.n	80137d8 <_dtoa_r+0x960>
 8013796:	469b      	mov	fp, r3
 8013798:	9b07      	ldr	r3, [sp, #28]
 801379a:	2b02      	cmp	r3, #2
 801379c:	dd1e      	ble.n	80137dc <_dtoa_r+0x964>
 801379e:	f1bb 0f00 	cmp.w	fp, #0
 80137a2:	f47f adb1 	bne.w	8013308 <_dtoa_r+0x490>
 80137a6:	4621      	mov	r1, r4
 80137a8:	465b      	mov	r3, fp
 80137aa:	2205      	movs	r2, #5
 80137ac:	4648      	mov	r0, r9
 80137ae:	f000 fa95 	bl	8013cdc <__multadd>
 80137b2:	4601      	mov	r1, r0
 80137b4:	4604      	mov	r4, r0
 80137b6:	9802      	ldr	r0, [sp, #8]
 80137b8:	f000 fca0 	bl	80140fc <__mcmp>
 80137bc:	2800      	cmp	r0, #0
 80137be:	f77f ada3 	ble.w	8013308 <_dtoa_r+0x490>
 80137c2:	4656      	mov	r6, sl
 80137c4:	2331      	movs	r3, #49	@ 0x31
 80137c6:	f806 3b01 	strb.w	r3, [r6], #1
 80137ca:	f108 0801 	add.w	r8, r8, #1
 80137ce:	e59f      	b.n	8013310 <_dtoa_r+0x498>
 80137d0:	9c03      	ldr	r4, [sp, #12]
 80137d2:	46b8      	mov	r8, r7
 80137d4:	4625      	mov	r5, r4
 80137d6:	e7f4      	b.n	80137c2 <_dtoa_r+0x94a>
 80137d8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80137dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80137de:	2b00      	cmp	r3, #0
 80137e0:	f000 8101 	beq.w	80139e6 <_dtoa_r+0xb6e>
 80137e4:	2e00      	cmp	r6, #0
 80137e6:	dd05      	ble.n	80137f4 <_dtoa_r+0x97c>
 80137e8:	4629      	mov	r1, r5
 80137ea:	4632      	mov	r2, r6
 80137ec:	4648      	mov	r0, r9
 80137ee:	f000 fc19 	bl	8014024 <__lshift>
 80137f2:	4605      	mov	r5, r0
 80137f4:	9b08      	ldr	r3, [sp, #32]
 80137f6:	2b00      	cmp	r3, #0
 80137f8:	d05c      	beq.n	80138b4 <_dtoa_r+0xa3c>
 80137fa:	6869      	ldr	r1, [r5, #4]
 80137fc:	4648      	mov	r0, r9
 80137fe:	f000 fa0b 	bl	8013c18 <_Balloc>
 8013802:	4606      	mov	r6, r0
 8013804:	b928      	cbnz	r0, 8013812 <_dtoa_r+0x99a>
 8013806:	4b82      	ldr	r3, [pc, #520]	@ (8013a10 <_dtoa_r+0xb98>)
 8013808:	4602      	mov	r2, r0
 801380a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801380e:	f7ff bb4a 	b.w	8012ea6 <_dtoa_r+0x2e>
 8013812:	692a      	ldr	r2, [r5, #16]
 8013814:	3202      	adds	r2, #2
 8013816:	0092      	lsls	r2, r2, #2
 8013818:	f105 010c 	add.w	r1, r5, #12
 801381c:	300c      	adds	r0, #12
 801381e:	f7ff fa94 	bl	8012d4a <memcpy>
 8013822:	2201      	movs	r2, #1
 8013824:	4631      	mov	r1, r6
 8013826:	4648      	mov	r0, r9
 8013828:	f000 fbfc 	bl	8014024 <__lshift>
 801382c:	f10a 0301 	add.w	r3, sl, #1
 8013830:	9300      	str	r3, [sp, #0]
 8013832:	eb0a 030b 	add.w	r3, sl, fp
 8013836:	9308      	str	r3, [sp, #32]
 8013838:	9b04      	ldr	r3, [sp, #16]
 801383a:	f003 0301 	and.w	r3, r3, #1
 801383e:	462f      	mov	r7, r5
 8013840:	9306      	str	r3, [sp, #24]
 8013842:	4605      	mov	r5, r0
 8013844:	9b00      	ldr	r3, [sp, #0]
 8013846:	9802      	ldr	r0, [sp, #8]
 8013848:	4621      	mov	r1, r4
 801384a:	f103 3bff 	add.w	fp, r3, #4294967295
 801384e:	f7ff fa8a 	bl	8012d66 <quorem>
 8013852:	4603      	mov	r3, r0
 8013854:	3330      	adds	r3, #48	@ 0x30
 8013856:	9003      	str	r0, [sp, #12]
 8013858:	4639      	mov	r1, r7
 801385a:	9802      	ldr	r0, [sp, #8]
 801385c:	9309      	str	r3, [sp, #36]	@ 0x24
 801385e:	f000 fc4d 	bl	80140fc <__mcmp>
 8013862:	462a      	mov	r2, r5
 8013864:	9004      	str	r0, [sp, #16]
 8013866:	4621      	mov	r1, r4
 8013868:	4648      	mov	r0, r9
 801386a:	f000 fc63 	bl	8014134 <__mdiff>
 801386e:	68c2      	ldr	r2, [r0, #12]
 8013870:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013872:	4606      	mov	r6, r0
 8013874:	bb02      	cbnz	r2, 80138b8 <_dtoa_r+0xa40>
 8013876:	4601      	mov	r1, r0
 8013878:	9802      	ldr	r0, [sp, #8]
 801387a:	f000 fc3f 	bl	80140fc <__mcmp>
 801387e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013880:	4602      	mov	r2, r0
 8013882:	4631      	mov	r1, r6
 8013884:	4648      	mov	r0, r9
 8013886:	920c      	str	r2, [sp, #48]	@ 0x30
 8013888:	9309      	str	r3, [sp, #36]	@ 0x24
 801388a:	f000 fa05 	bl	8013c98 <_Bfree>
 801388e:	9b07      	ldr	r3, [sp, #28]
 8013890:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8013892:	9e00      	ldr	r6, [sp, #0]
 8013894:	ea42 0103 	orr.w	r1, r2, r3
 8013898:	9b06      	ldr	r3, [sp, #24]
 801389a:	4319      	orrs	r1, r3
 801389c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801389e:	d10d      	bne.n	80138bc <_dtoa_r+0xa44>
 80138a0:	2b39      	cmp	r3, #57	@ 0x39
 80138a2:	d027      	beq.n	80138f4 <_dtoa_r+0xa7c>
 80138a4:	9a04      	ldr	r2, [sp, #16]
 80138a6:	2a00      	cmp	r2, #0
 80138a8:	dd01      	ble.n	80138ae <_dtoa_r+0xa36>
 80138aa:	9b03      	ldr	r3, [sp, #12]
 80138ac:	3331      	adds	r3, #49	@ 0x31
 80138ae:	f88b 3000 	strb.w	r3, [fp]
 80138b2:	e52e      	b.n	8013312 <_dtoa_r+0x49a>
 80138b4:	4628      	mov	r0, r5
 80138b6:	e7b9      	b.n	801382c <_dtoa_r+0x9b4>
 80138b8:	2201      	movs	r2, #1
 80138ba:	e7e2      	b.n	8013882 <_dtoa_r+0xa0a>
 80138bc:	9904      	ldr	r1, [sp, #16]
 80138be:	2900      	cmp	r1, #0
 80138c0:	db04      	blt.n	80138cc <_dtoa_r+0xa54>
 80138c2:	9807      	ldr	r0, [sp, #28]
 80138c4:	4301      	orrs	r1, r0
 80138c6:	9806      	ldr	r0, [sp, #24]
 80138c8:	4301      	orrs	r1, r0
 80138ca:	d120      	bne.n	801390e <_dtoa_r+0xa96>
 80138cc:	2a00      	cmp	r2, #0
 80138ce:	ddee      	ble.n	80138ae <_dtoa_r+0xa36>
 80138d0:	9902      	ldr	r1, [sp, #8]
 80138d2:	9300      	str	r3, [sp, #0]
 80138d4:	2201      	movs	r2, #1
 80138d6:	4648      	mov	r0, r9
 80138d8:	f000 fba4 	bl	8014024 <__lshift>
 80138dc:	4621      	mov	r1, r4
 80138de:	9002      	str	r0, [sp, #8]
 80138e0:	f000 fc0c 	bl	80140fc <__mcmp>
 80138e4:	2800      	cmp	r0, #0
 80138e6:	9b00      	ldr	r3, [sp, #0]
 80138e8:	dc02      	bgt.n	80138f0 <_dtoa_r+0xa78>
 80138ea:	d1e0      	bne.n	80138ae <_dtoa_r+0xa36>
 80138ec:	07da      	lsls	r2, r3, #31
 80138ee:	d5de      	bpl.n	80138ae <_dtoa_r+0xa36>
 80138f0:	2b39      	cmp	r3, #57	@ 0x39
 80138f2:	d1da      	bne.n	80138aa <_dtoa_r+0xa32>
 80138f4:	2339      	movs	r3, #57	@ 0x39
 80138f6:	f88b 3000 	strb.w	r3, [fp]
 80138fa:	4633      	mov	r3, r6
 80138fc:	461e      	mov	r6, r3
 80138fe:	3b01      	subs	r3, #1
 8013900:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8013904:	2a39      	cmp	r2, #57	@ 0x39
 8013906:	d04e      	beq.n	80139a6 <_dtoa_r+0xb2e>
 8013908:	3201      	adds	r2, #1
 801390a:	701a      	strb	r2, [r3, #0]
 801390c:	e501      	b.n	8013312 <_dtoa_r+0x49a>
 801390e:	2a00      	cmp	r2, #0
 8013910:	dd03      	ble.n	801391a <_dtoa_r+0xaa2>
 8013912:	2b39      	cmp	r3, #57	@ 0x39
 8013914:	d0ee      	beq.n	80138f4 <_dtoa_r+0xa7c>
 8013916:	3301      	adds	r3, #1
 8013918:	e7c9      	b.n	80138ae <_dtoa_r+0xa36>
 801391a:	9a00      	ldr	r2, [sp, #0]
 801391c:	9908      	ldr	r1, [sp, #32]
 801391e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8013922:	428a      	cmp	r2, r1
 8013924:	d028      	beq.n	8013978 <_dtoa_r+0xb00>
 8013926:	9902      	ldr	r1, [sp, #8]
 8013928:	2300      	movs	r3, #0
 801392a:	220a      	movs	r2, #10
 801392c:	4648      	mov	r0, r9
 801392e:	f000 f9d5 	bl	8013cdc <__multadd>
 8013932:	42af      	cmp	r7, r5
 8013934:	9002      	str	r0, [sp, #8]
 8013936:	f04f 0300 	mov.w	r3, #0
 801393a:	f04f 020a 	mov.w	r2, #10
 801393e:	4639      	mov	r1, r7
 8013940:	4648      	mov	r0, r9
 8013942:	d107      	bne.n	8013954 <_dtoa_r+0xadc>
 8013944:	f000 f9ca 	bl	8013cdc <__multadd>
 8013948:	4607      	mov	r7, r0
 801394a:	4605      	mov	r5, r0
 801394c:	9b00      	ldr	r3, [sp, #0]
 801394e:	3301      	adds	r3, #1
 8013950:	9300      	str	r3, [sp, #0]
 8013952:	e777      	b.n	8013844 <_dtoa_r+0x9cc>
 8013954:	f000 f9c2 	bl	8013cdc <__multadd>
 8013958:	4629      	mov	r1, r5
 801395a:	4607      	mov	r7, r0
 801395c:	2300      	movs	r3, #0
 801395e:	220a      	movs	r2, #10
 8013960:	4648      	mov	r0, r9
 8013962:	f000 f9bb 	bl	8013cdc <__multadd>
 8013966:	4605      	mov	r5, r0
 8013968:	e7f0      	b.n	801394c <_dtoa_r+0xad4>
 801396a:	f1bb 0f00 	cmp.w	fp, #0
 801396e:	bfcc      	ite	gt
 8013970:	465e      	movgt	r6, fp
 8013972:	2601      	movle	r6, #1
 8013974:	4456      	add	r6, sl
 8013976:	2700      	movs	r7, #0
 8013978:	9902      	ldr	r1, [sp, #8]
 801397a:	9300      	str	r3, [sp, #0]
 801397c:	2201      	movs	r2, #1
 801397e:	4648      	mov	r0, r9
 8013980:	f000 fb50 	bl	8014024 <__lshift>
 8013984:	4621      	mov	r1, r4
 8013986:	9002      	str	r0, [sp, #8]
 8013988:	f000 fbb8 	bl	80140fc <__mcmp>
 801398c:	2800      	cmp	r0, #0
 801398e:	dcb4      	bgt.n	80138fa <_dtoa_r+0xa82>
 8013990:	d102      	bne.n	8013998 <_dtoa_r+0xb20>
 8013992:	9b00      	ldr	r3, [sp, #0]
 8013994:	07db      	lsls	r3, r3, #31
 8013996:	d4b0      	bmi.n	80138fa <_dtoa_r+0xa82>
 8013998:	4633      	mov	r3, r6
 801399a:	461e      	mov	r6, r3
 801399c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80139a0:	2a30      	cmp	r2, #48	@ 0x30
 80139a2:	d0fa      	beq.n	801399a <_dtoa_r+0xb22>
 80139a4:	e4b5      	b.n	8013312 <_dtoa_r+0x49a>
 80139a6:	459a      	cmp	sl, r3
 80139a8:	d1a8      	bne.n	80138fc <_dtoa_r+0xa84>
 80139aa:	2331      	movs	r3, #49	@ 0x31
 80139ac:	f108 0801 	add.w	r8, r8, #1
 80139b0:	f88a 3000 	strb.w	r3, [sl]
 80139b4:	e4ad      	b.n	8013312 <_dtoa_r+0x49a>
 80139b6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80139b8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8013a14 <_dtoa_r+0xb9c>
 80139bc:	b11b      	cbz	r3, 80139c6 <_dtoa_r+0xb4e>
 80139be:	f10a 0308 	add.w	r3, sl, #8
 80139c2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80139c4:	6013      	str	r3, [r2, #0]
 80139c6:	4650      	mov	r0, sl
 80139c8:	b017      	add	sp, #92	@ 0x5c
 80139ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80139ce:	9b07      	ldr	r3, [sp, #28]
 80139d0:	2b01      	cmp	r3, #1
 80139d2:	f77f ae2e 	ble.w	8013632 <_dtoa_r+0x7ba>
 80139d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80139d8:	9308      	str	r3, [sp, #32]
 80139da:	2001      	movs	r0, #1
 80139dc:	e64d      	b.n	801367a <_dtoa_r+0x802>
 80139de:	f1bb 0f00 	cmp.w	fp, #0
 80139e2:	f77f aed9 	ble.w	8013798 <_dtoa_r+0x920>
 80139e6:	4656      	mov	r6, sl
 80139e8:	9802      	ldr	r0, [sp, #8]
 80139ea:	4621      	mov	r1, r4
 80139ec:	f7ff f9bb 	bl	8012d66 <quorem>
 80139f0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80139f4:	f806 3b01 	strb.w	r3, [r6], #1
 80139f8:	eba6 020a 	sub.w	r2, r6, sl
 80139fc:	4593      	cmp	fp, r2
 80139fe:	ddb4      	ble.n	801396a <_dtoa_r+0xaf2>
 8013a00:	9902      	ldr	r1, [sp, #8]
 8013a02:	2300      	movs	r3, #0
 8013a04:	220a      	movs	r2, #10
 8013a06:	4648      	mov	r0, r9
 8013a08:	f000 f968 	bl	8013cdc <__multadd>
 8013a0c:	9002      	str	r0, [sp, #8]
 8013a0e:	e7eb      	b.n	80139e8 <_dtoa_r+0xb70>
 8013a10:	08014d58 	.word	0x08014d58
 8013a14:	08014cdc 	.word	0x08014cdc

08013a18 <_free_r>:
 8013a18:	b538      	push	{r3, r4, r5, lr}
 8013a1a:	4605      	mov	r5, r0
 8013a1c:	2900      	cmp	r1, #0
 8013a1e:	d041      	beq.n	8013aa4 <_free_r+0x8c>
 8013a20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013a24:	1f0c      	subs	r4, r1, #4
 8013a26:	2b00      	cmp	r3, #0
 8013a28:	bfb8      	it	lt
 8013a2a:	18e4      	addlt	r4, r4, r3
 8013a2c:	f000 f8e8 	bl	8013c00 <__malloc_lock>
 8013a30:	4a1d      	ldr	r2, [pc, #116]	@ (8013aa8 <_free_r+0x90>)
 8013a32:	6813      	ldr	r3, [r2, #0]
 8013a34:	b933      	cbnz	r3, 8013a44 <_free_r+0x2c>
 8013a36:	6063      	str	r3, [r4, #4]
 8013a38:	6014      	str	r4, [r2, #0]
 8013a3a:	4628      	mov	r0, r5
 8013a3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013a40:	f000 b8e4 	b.w	8013c0c <__malloc_unlock>
 8013a44:	42a3      	cmp	r3, r4
 8013a46:	d908      	bls.n	8013a5a <_free_r+0x42>
 8013a48:	6820      	ldr	r0, [r4, #0]
 8013a4a:	1821      	adds	r1, r4, r0
 8013a4c:	428b      	cmp	r3, r1
 8013a4e:	bf01      	itttt	eq
 8013a50:	6819      	ldreq	r1, [r3, #0]
 8013a52:	685b      	ldreq	r3, [r3, #4]
 8013a54:	1809      	addeq	r1, r1, r0
 8013a56:	6021      	streq	r1, [r4, #0]
 8013a58:	e7ed      	b.n	8013a36 <_free_r+0x1e>
 8013a5a:	461a      	mov	r2, r3
 8013a5c:	685b      	ldr	r3, [r3, #4]
 8013a5e:	b10b      	cbz	r3, 8013a64 <_free_r+0x4c>
 8013a60:	42a3      	cmp	r3, r4
 8013a62:	d9fa      	bls.n	8013a5a <_free_r+0x42>
 8013a64:	6811      	ldr	r1, [r2, #0]
 8013a66:	1850      	adds	r0, r2, r1
 8013a68:	42a0      	cmp	r0, r4
 8013a6a:	d10b      	bne.n	8013a84 <_free_r+0x6c>
 8013a6c:	6820      	ldr	r0, [r4, #0]
 8013a6e:	4401      	add	r1, r0
 8013a70:	1850      	adds	r0, r2, r1
 8013a72:	4283      	cmp	r3, r0
 8013a74:	6011      	str	r1, [r2, #0]
 8013a76:	d1e0      	bne.n	8013a3a <_free_r+0x22>
 8013a78:	6818      	ldr	r0, [r3, #0]
 8013a7a:	685b      	ldr	r3, [r3, #4]
 8013a7c:	6053      	str	r3, [r2, #4]
 8013a7e:	4408      	add	r0, r1
 8013a80:	6010      	str	r0, [r2, #0]
 8013a82:	e7da      	b.n	8013a3a <_free_r+0x22>
 8013a84:	d902      	bls.n	8013a8c <_free_r+0x74>
 8013a86:	230c      	movs	r3, #12
 8013a88:	602b      	str	r3, [r5, #0]
 8013a8a:	e7d6      	b.n	8013a3a <_free_r+0x22>
 8013a8c:	6820      	ldr	r0, [r4, #0]
 8013a8e:	1821      	adds	r1, r4, r0
 8013a90:	428b      	cmp	r3, r1
 8013a92:	bf04      	itt	eq
 8013a94:	6819      	ldreq	r1, [r3, #0]
 8013a96:	685b      	ldreq	r3, [r3, #4]
 8013a98:	6063      	str	r3, [r4, #4]
 8013a9a:	bf04      	itt	eq
 8013a9c:	1809      	addeq	r1, r1, r0
 8013a9e:	6021      	streq	r1, [r4, #0]
 8013aa0:	6054      	str	r4, [r2, #4]
 8013aa2:	e7ca      	b.n	8013a3a <_free_r+0x22>
 8013aa4:	bd38      	pop	{r3, r4, r5, pc}
 8013aa6:	bf00      	nop
 8013aa8:	20006c40 	.word	0x20006c40

08013aac <malloc>:
 8013aac:	4b02      	ldr	r3, [pc, #8]	@ (8013ab8 <malloc+0xc>)
 8013aae:	4601      	mov	r1, r0
 8013ab0:	6818      	ldr	r0, [r3, #0]
 8013ab2:	f000 b825 	b.w	8013b00 <_malloc_r>
 8013ab6:	bf00      	nop
 8013ab8:	20000020 	.word	0x20000020

08013abc <sbrk_aligned>:
 8013abc:	b570      	push	{r4, r5, r6, lr}
 8013abe:	4e0f      	ldr	r6, [pc, #60]	@ (8013afc <sbrk_aligned+0x40>)
 8013ac0:	460c      	mov	r4, r1
 8013ac2:	6831      	ldr	r1, [r6, #0]
 8013ac4:	4605      	mov	r5, r0
 8013ac6:	b911      	cbnz	r1, 8013ace <sbrk_aligned+0x12>
 8013ac8:	f000 fccc 	bl	8014464 <_sbrk_r>
 8013acc:	6030      	str	r0, [r6, #0]
 8013ace:	4621      	mov	r1, r4
 8013ad0:	4628      	mov	r0, r5
 8013ad2:	f000 fcc7 	bl	8014464 <_sbrk_r>
 8013ad6:	1c43      	adds	r3, r0, #1
 8013ad8:	d103      	bne.n	8013ae2 <sbrk_aligned+0x26>
 8013ada:	f04f 34ff 	mov.w	r4, #4294967295
 8013ade:	4620      	mov	r0, r4
 8013ae0:	bd70      	pop	{r4, r5, r6, pc}
 8013ae2:	1cc4      	adds	r4, r0, #3
 8013ae4:	f024 0403 	bic.w	r4, r4, #3
 8013ae8:	42a0      	cmp	r0, r4
 8013aea:	d0f8      	beq.n	8013ade <sbrk_aligned+0x22>
 8013aec:	1a21      	subs	r1, r4, r0
 8013aee:	4628      	mov	r0, r5
 8013af0:	f000 fcb8 	bl	8014464 <_sbrk_r>
 8013af4:	3001      	adds	r0, #1
 8013af6:	d1f2      	bne.n	8013ade <sbrk_aligned+0x22>
 8013af8:	e7ef      	b.n	8013ada <sbrk_aligned+0x1e>
 8013afa:	bf00      	nop
 8013afc:	20006c3c 	.word	0x20006c3c

08013b00 <_malloc_r>:
 8013b00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013b04:	1ccd      	adds	r5, r1, #3
 8013b06:	f025 0503 	bic.w	r5, r5, #3
 8013b0a:	3508      	adds	r5, #8
 8013b0c:	2d0c      	cmp	r5, #12
 8013b0e:	bf38      	it	cc
 8013b10:	250c      	movcc	r5, #12
 8013b12:	2d00      	cmp	r5, #0
 8013b14:	4606      	mov	r6, r0
 8013b16:	db01      	blt.n	8013b1c <_malloc_r+0x1c>
 8013b18:	42a9      	cmp	r1, r5
 8013b1a:	d904      	bls.n	8013b26 <_malloc_r+0x26>
 8013b1c:	230c      	movs	r3, #12
 8013b1e:	6033      	str	r3, [r6, #0]
 8013b20:	2000      	movs	r0, #0
 8013b22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013b26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013bfc <_malloc_r+0xfc>
 8013b2a:	f000 f869 	bl	8013c00 <__malloc_lock>
 8013b2e:	f8d8 3000 	ldr.w	r3, [r8]
 8013b32:	461c      	mov	r4, r3
 8013b34:	bb44      	cbnz	r4, 8013b88 <_malloc_r+0x88>
 8013b36:	4629      	mov	r1, r5
 8013b38:	4630      	mov	r0, r6
 8013b3a:	f7ff ffbf 	bl	8013abc <sbrk_aligned>
 8013b3e:	1c43      	adds	r3, r0, #1
 8013b40:	4604      	mov	r4, r0
 8013b42:	d158      	bne.n	8013bf6 <_malloc_r+0xf6>
 8013b44:	f8d8 4000 	ldr.w	r4, [r8]
 8013b48:	4627      	mov	r7, r4
 8013b4a:	2f00      	cmp	r7, #0
 8013b4c:	d143      	bne.n	8013bd6 <_malloc_r+0xd6>
 8013b4e:	2c00      	cmp	r4, #0
 8013b50:	d04b      	beq.n	8013bea <_malloc_r+0xea>
 8013b52:	6823      	ldr	r3, [r4, #0]
 8013b54:	4639      	mov	r1, r7
 8013b56:	4630      	mov	r0, r6
 8013b58:	eb04 0903 	add.w	r9, r4, r3
 8013b5c:	f000 fc82 	bl	8014464 <_sbrk_r>
 8013b60:	4581      	cmp	r9, r0
 8013b62:	d142      	bne.n	8013bea <_malloc_r+0xea>
 8013b64:	6821      	ldr	r1, [r4, #0]
 8013b66:	1a6d      	subs	r5, r5, r1
 8013b68:	4629      	mov	r1, r5
 8013b6a:	4630      	mov	r0, r6
 8013b6c:	f7ff ffa6 	bl	8013abc <sbrk_aligned>
 8013b70:	3001      	adds	r0, #1
 8013b72:	d03a      	beq.n	8013bea <_malloc_r+0xea>
 8013b74:	6823      	ldr	r3, [r4, #0]
 8013b76:	442b      	add	r3, r5
 8013b78:	6023      	str	r3, [r4, #0]
 8013b7a:	f8d8 3000 	ldr.w	r3, [r8]
 8013b7e:	685a      	ldr	r2, [r3, #4]
 8013b80:	bb62      	cbnz	r2, 8013bdc <_malloc_r+0xdc>
 8013b82:	f8c8 7000 	str.w	r7, [r8]
 8013b86:	e00f      	b.n	8013ba8 <_malloc_r+0xa8>
 8013b88:	6822      	ldr	r2, [r4, #0]
 8013b8a:	1b52      	subs	r2, r2, r5
 8013b8c:	d420      	bmi.n	8013bd0 <_malloc_r+0xd0>
 8013b8e:	2a0b      	cmp	r2, #11
 8013b90:	d917      	bls.n	8013bc2 <_malloc_r+0xc2>
 8013b92:	1961      	adds	r1, r4, r5
 8013b94:	42a3      	cmp	r3, r4
 8013b96:	6025      	str	r5, [r4, #0]
 8013b98:	bf18      	it	ne
 8013b9a:	6059      	strne	r1, [r3, #4]
 8013b9c:	6863      	ldr	r3, [r4, #4]
 8013b9e:	bf08      	it	eq
 8013ba0:	f8c8 1000 	streq.w	r1, [r8]
 8013ba4:	5162      	str	r2, [r4, r5]
 8013ba6:	604b      	str	r3, [r1, #4]
 8013ba8:	4630      	mov	r0, r6
 8013baa:	f000 f82f 	bl	8013c0c <__malloc_unlock>
 8013bae:	f104 000b 	add.w	r0, r4, #11
 8013bb2:	1d23      	adds	r3, r4, #4
 8013bb4:	f020 0007 	bic.w	r0, r0, #7
 8013bb8:	1ac2      	subs	r2, r0, r3
 8013bba:	bf1c      	itt	ne
 8013bbc:	1a1b      	subne	r3, r3, r0
 8013bbe:	50a3      	strne	r3, [r4, r2]
 8013bc0:	e7af      	b.n	8013b22 <_malloc_r+0x22>
 8013bc2:	6862      	ldr	r2, [r4, #4]
 8013bc4:	42a3      	cmp	r3, r4
 8013bc6:	bf0c      	ite	eq
 8013bc8:	f8c8 2000 	streq.w	r2, [r8]
 8013bcc:	605a      	strne	r2, [r3, #4]
 8013bce:	e7eb      	b.n	8013ba8 <_malloc_r+0xa8>
 8013bd0:	4623      	mov	r3, r4
 8013bd2:	6864      	ldr	r4, [r4, #4]
 8013bd4:	e7ae      	b.n	8013b34 <_malloc_r+0x34>
 8013bd6:	463c      	mov	r4, r7
 8013bd8:	687f      	ldr	r7, [r7, #4]
 8013bda:	e7b6      	b.n	8013b4a <_malloc_r+0x4a>
 8013bdc:	461a      	mov	r2, r3
 8013bde:	685b      	ldr	r3, [r3, #4]
 8013be0:	42a3      	cmp	r3, r4
 8013be2:	d1fb      	bne.n	8013bdc <_malloc_r+0xdc>
 8013be4:	2300      	movs	r3, #0
 8013be6:	6053      	str	r3, [r2, #4]
 8013be8:	e7de      	b.n	8013ba8 <_malloc_r+0xa8>
 8013bea:	230c      	movs	r3, #12
 8013bec:	6033      	str	r3, [r6, #0]
 8013bee:	4630      	mov	r0, r6
 8013bf0:	f000 f80c 	bl	8013c0c <__malloc_unlock>
 8013bf4:	e794      	b.n	8013b20 <_malloc_r+0x20>
 8013bf6:	6005      	str	r5, [r0, #0]
 8013bf8:	e7d6      	b.n	8013ba8 <_malloc_r+0xa8>
 8013bfa:	bf00      	nop
 8013bfc:	20006c40 	.word	0x20006c40

08013c00 <__malloc_lock>:
 8013c00:	4801      	ldr	r0, [pc, #4]	@ (8013c08 <__malloc_lock+0x8>)
 8013c02:	f7ff b8a0 	b.w	8012d46 <__retarget_lock_acquire_recursive>
 8013c06:	bf00      	nop
 8013c08:	20006c38 	.word	0x20006c38

08013c0c <__malloc_unlock>:
 8013c0c:	4801      	ldr	r0, [pc, #4]	@ (8013c14 <__malloc_unlock+0x8>)
 8013c0e:	f7ff b89b 	b.w	8012d48 <__retarget_lock_release_recursive>
 8013c12:	bf00      	nop
 8013c14:	20006c38 	.word	0x20006c38

08013c18 <_Balloc>:
 8013c18:	b570      	push	{r4, r5, r6, lr}
 8013c1a:	69c6      	ldr	r6, [r0, #28]
 8013c1c:	4604      	mov	r4, r0
 8013c1e:	460d      	mov	r5, r1
 8013c20:	b976      	cbnz	r6, 8013c40 <_Balloc+0x28>
 8013c22:	2010      	movs	r0, #16
 8013c24:	f7ff ff42 	bl	8013aac <malloc>
 8013c28:	4602      	mov	r2, r0
 8013c2a:	61e0      	str	r0, [r4, #28]
 8013c2c:	b920      	cbnz	r0, 8013c38 <_Balloc+0x20>
 8013c2e:	4b18      	ldr	r3, [pc, #96]	@ (8013c90 <_Balloc+0x78>)
 8013c30:	4818      	ldr	r0, [pc, #96]	@ (8013c94 <_Balloc+0x7c>)
 8013c32:	216b      	movs	r1, #107	@ 0x6b
 8013c34:	f000 fc26 	bl	8014484 <__assert_func>
 8013c38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013c3c:	6006      	str	r6, [r0, #0]
 8013c3e:	60c6      	str	r6, [r0, #12]
 8013c40:	69e6      	ldr	r6, [r4, #28]
 8013c42:	68f3      	ldr	r3, [r6, #12]
 8013c44:	b183      	cbz	r3, 8013c68 <_Balloc+0x50>
 8013c46:	69e3      	ldr	r3, [r4, #28]
 8013c48:	68db      	ldr	r3, [r3, #12]
 8013c4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013c4e:	b9b8      	cbnz	r0, 8013c80 <_Balloc+0x68>
 8013c50:	2101      	movs	r1, #1
 8013c52:	fa01 f605 	lsl.w	r6, r1, r5
 8013c56:	1d72      	adds	r2, r6, #5
 8013c58:	0092      	lsls	r2, r2, #2
 8013c5a:	4620      	mov	r0, r4
 8013c5c:	f000 fc30 	bl	80144c0 <_calloc_r>
 8013c60:	b160      	cbz	r0, 8013c7c <_Balloc+0x64>
 8013c62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013c66:	e00e      	b.n	8013c86 <_Balloc+0x6e>
 8013c68:	2221      	movs	r2, #33	@ 0x21
 8013c6a:	2104      	movs	r1, #4
 8013c6c:	4620      	mov	r0, r4
 8013c6e:	f000 fc27 	bl	80144c0 <_calloc_r>
 8013c72:	69e3      	ldr	r3, [r4, #28]
 8013c74:	60f0      	str	r0, [r6, #12]
 8013c76:	68db      	ldr	r3, [r3, #12]
 8013c78:	2b00      	cmp	r3, #0
 8013c7a:	d1e4      	bne.n	8013c46 <_Balloc+0x2e>
 8013c7c:	2000      	movs	r0, #0
 8013c7e:	bd70      	pop	{r4, r5, r6, pc}
 8013c80:	6802      	ldr	r2, [r0, #0]
 8013c82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013c86:	2300      	movs	r3, #0
 8013c88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013c8c:	e7f7      	b.n	8013c7e <_Balloc+0x66>
 8013c8e:	bf00      	nop
 8013c90:	08014ce9 	.word	0x08014ce9
 8013c94:	08014d69 	.word	0x08014d69

08013c98 <_Bfree>:
 8013c98:	b570      	push	{r4, r5, r6, lr}
 8013c9a:	69c6      	ldr	r6, [r0, #28]
 8013c9c:	4605      	mov	r5, r0
 8013c9e:	460c      	mov	r4, r1
 8013ca0:	b976      	cbnz	r6, 8013cc0 <_Bfree+0x28>
 8013ca2:	2010      	movs	r0, #16
 8013ca4:	f7ff ff02 	bl	8013aac <malloc>
 8013ca8:	4602      	mov	r2, r0
 8013caa:	61e8      	str	r0, [r5, #28]
 8013cac:	b920      	cbnz	r0, 8013cb8 <_Bfree+0x20>
 8013cae:	4b09      	ldr	r3, [pc, #36]	@ (8013cd4 <_Bfree+0x3c>)
 8013cb0:	4809      	ldr	r0, [pc, #36]	@ (8013cd8 <_Bfree+0x40>)
 8013cb2:	218f      	movs	r1, #143	@ 0x8f
 8013cb4:	f000 fbe6 	bl	8014484 <__assert_func>
 8013cb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013cbc:	6006      	str	r6, [r0, #0]
 8013cbe:	60c6      	str	r6, [r0, #12]
 8013cc0:	b13c      	cbz	r4, 8013cd2 <_Bfree+0x3a>
 8013cc2:	69eb      	ldr	r3, [r5, #28]
 8013cc4:	6862      	ldr	r2, [r4, #4]
 8013cc6:	68db      	ldr	r3, [r3, #12]
 8013cc8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013ccc:	6021      	str	r1, [r4, #0]
 8013cce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013cd2:	bd70      	pop	{r4, r5, r6, pc}
 8013cd4:	08014ce9 	.word	0x08014ce9
 8013cd8:	08014d69 	.word	0x08014d69

08013cdc <__multadd>:
 8013cdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ce0:	690d      	ldr	r5, [r1, #16]
 8013ce2:	4607      	mov	r7, r0
 8013ce4:	460c      	mov	r4, r1
 8013ce6:	461e      	mov	r6, r3
 8013ce8:	f101 0c14 	add.w	ip, r1, #20
 8013cec:	2000      	movs	r0, #0
 8013cee:	f8dc 3000 	ldr.w	r3, [ip]
 8013cf2:	b299      	uxth	r1, r3
 8013cf4:	fb02 6101 	mla	r1, r2, r1, r6
 8013cf8:	0c1e      	lsrs	r6, r3, #16
 8013cfa:	0c0b      	lsrs	r3, r1, #16
 8013cfc:	fb02 3306 	mla	r3, r2, r6, r3
 8013d00:	b289      	uxth	r1, r1
 8013d02:	3001      	adds	r0, #1
 8013d04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013d08:	4285      	cmp	r5, r0
 8013d0a:	f84c 1b04 	str.w	r1, [ip], #4
 8013d0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013d12:	dcec      	bgt.n	8013cee <__multadd+0x12>
 8013d14:	b30e      	cbz	r6, 8013d5a <__multadd+0x7e>
 8013d16:	68a3      	ldr	r3, [r4, #8]
 8013d18:	42ab      	cmp	r3, r5
 8013d1a:	dc19      	bgt.n	8013d50 <__multadd+0x74>
 8013d1c:	6861      	ldr	r1, [r4, #4]
 8013d1e:	4638      	mov	r0, r7
 8013d20:	3101      	adds	r1, #1
 8013d22:	f7ff ff79 	bl	8013c18 <_Balloc>
 8013d26:	4680      	mov	r8, r0
 8013d28:	b928      	cbnz	r0, 8013d36 <__multadd+0x5a>
 8013d2a:	4602      	mov	r2, r0
 8013d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8013d60 <__multadd+0x84>)
 8013d2e:	480d      	ldr	r0, [pc, #52]	@ (8013d64 <__multadd+0x88>)
 8013d30:	21ba      	movs	r1, #186	@ 0xba
 8013d32:	f000 fba7 	bl	8014484 <__assert_func>
 8013d36:	6922      	ldr	r2, [r4, #16]
 8013d38:	3202      	adds	r2, #2
 8013d3a:	f104 010c 	add.w	r1, r4, #12
 8013d3e:	0092      	lsls	r2, r2, #2
 8013d40:	300c      	adds	r0, #12
 8013d42:	f7ff f802 	bl	8012d4a <memcpy>
 8013d46:	4621      	mov	r1, r4
 8013d48:	4638      	mov	r0, r7
 8013d4a:	f7ff ffa5 	bl	8013c98 <_Bfree>
 8013d4e:	4644      	mov	r4, r8
 8013d50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013d54:	3501      	adds	r5, #1
 8013d56:	615e      	str	r6, [r3, #20]
 8013d58:	6125      	str	r5, [r4, #16]
 8013d5a:	4620      	mov	r0, r4
 8013d5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013d60:	08014d58 	.word	0x08014d58
 8013d64:	08014d69 	.word	0x08014d69

08013d68 <__hi0bits>:
 8013d68:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013d6c:	4603      	mov	r3, r0
 8013d6e:	bf36      	itet	cc
 8013d70:	0403      	lslcc	r3, r0, #16
 8013d72:	2000      	movcs	r0, #0
 8013d74:	2010      	movcc	r0, #16
 8013d76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013d7a:	bf3c      	itt	cc
 8013d7c:	021b      	lslcc	r3, r3, #8
 8013d7e:	3008      	addcc	r0, #8
 8013d80:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013d84:	bf3c      	itt	cc
 8013d86:	011b      	lslcc	r3, r3, #4
 8013d88:	3004      	addcc	r0, #4
 8013d8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013d8e:	bf3c      	itt	cc
 8013d90:	009b      	lslcc	r3, r3, #2
 8013d92:	3002      	addcc	r0, #2
 8013d94:	2b00      	cmp	r3, #0
 8013d96:	db05      	blt.n	8013da4 <__hi0bits+0x3c>
 8013d98:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013d9c:	f100 0001 	add.w	r0, r0, #1
 8013da0:	bf08      	it	eq
 8013da2:	2020      	moveq	r0, #32
 8013da4:	4770      	bx	lr

08013da6 <__lo0bits>:
 8013da6:	6803      	ldr	r3, [r0, #0]
 8013da8:	4602      	mov	r2, r0
 8013daa:	f013 0007 	ands.w	r0, r3, #7
 8013dae:	d00b      	beq.n	8013dc8 <__lo0bits+0x22>
 8013db0:	07d9      	lsls	r1, r3, #31
 8013db2:	d421      	bmi.n	8013df8 <__lo0bits+0x52>
 8013db4:	0798      	lsls	r0, r3, #30
 8013db6:	bf49      	itett	mi
 8013db8:	085b      	lsrmi	r3, r3, #1
 8013dba:	089b      	lsrpl	r3, r3, #2
 8013dbc:	2001      	movmi	r0, #1
 8013dbe:	6013      	strmi	r3, [r2, #0]
 8013dc0:	bf5c      	itt	pl
 8013dc2:	6013      	strpl	r3, [r2, #0]
 8013dc4:	2002      	movpl	r0, #2
 8013dc6:	4770      	bx	lr
 8013dc8:	b299      	uxth	r1, r3
 8013dca:	b909      	cbnz	r1, 8013dd0 <__lo0bits+0x2a>
 8013dcc:	0c1b      	lsrs	r3, r3, #16
 8013dce:	2010      	movs	r0, #16
 8013dd0:	b2d9      	uxtb	r1, r3
 8013dd2:	b909      	cbnz	r1, 8013dd8 <__lo0bits+0x32>
 8013dd4:	3008      	adds	r0, #8
 8013dd6:	0a1b      	lsrs	r3, r3, #8
 8013dd8:	0719      	lsls	r1, r3, #28
 8013dda:	bf04      	itt	eq
 8013ddc:	091b      	lsreq	r3, r3, #4
 8013dde:	3004      	addeq	r0, #4
 8013de0:	0799      	lsls	r1, r3, #30
 8013de2:	bf04      	itt	eq
 8013de4:	089b      	lsreq	r3, r3, #2
 8013de6:	3002      	addeq	r0, #2
 8013de8:	07d9      	lsls	r1, r3, #31
 8013dea:	d403      	bmi.n	8013df4 <__lo0bits+0x4e>
 8013dec:	085b      	lsrs	r3, r3, #1
 8013dee:	f100 0001 	add.w	r0, r0, #1
 8013df2:	d003      	beq.n	8013dfc <__lo0bits+0x56>
 8013df4:	6013      	str	r3, [r2, #0]
 8013df6:	4770      	bx	lr
 8013df8:	2000      	movs	r0, #0
 8013dfa:	4770      	bx	lr
 8013dfc:	2020      	movs	r0, #32
 8013dfe:	4770      	bx	lr

08013e00 <__i2b>:
 8013e00:	b510      	push	{r4, lr}
 8013e02:	460c      	mov	r4, r1
 8013e04:	2101      	movs	r1, #1
 8013e06:	f7ff ff07 	bl	8013c18 <_Balloc>
 8013e0a:	4602      	mov	r2, r0
 8013e0c:	b928      	cbnz	r0, 8013e1a <__i2b+0x1a>
 8013e0e:	4b05      	ldr	r3, [pc, #20]	@ (8013e24 <__i2b+0x24>)
 8013e10:	4805      	ldr	r0, [pc, #20]	@ (8013e28 <__i2b+0x28>)
 8013e12:	f240 1145 	movw	r1, #325	@ 0x145
 8013e16:	f000 fb35 	bl	8014484 <__assert_func>
 8013e1a:	2301      	movs	r3, #1
 8013e1c:	6144      	str	r4, [r0, #20]
 8013e1e:	6103      	str	r3, [r0, #16]
 8013e20:	bd10      	pop	{r4, pc}
 8013e22:	bf00      	nop
 8013e24:	08014d58 	.word	0x08014d58
 8013e28:	08014d69 	.word	0x08014d69

08013e2c <__multiply>:
 8013e2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e30:	4617      	mov	r7, r2
 8013e32:	690a      	ldr	r2, [r1, #16]
 8013e34:	693b      	ldr	r3, [r7, #16]
 8013e36:	429a      	cmp	r2, r3
 8013e38:	bfa8      	it	ge
 8013e3a:	463b      	movge	r3, r7
 8013e3c:	4689      	mov	r9, r1
 8013e3e:	bfa4      	itt	ge
 8013e40:	460f      	movge	r7, r1
 8013e42:	4699      	movge	r9, r3
 8013e44:	693d      	ldr	r5, [r7, #16]
 8013e46:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013e4a:	68bb      	ldr	r3, [r7, #8]
 8013e4c:	6879      	ldr	r1, [r7, #4]
 8013e4e:	eb05 060a 	add.w	r6, r5, sl
 8013e52:	42b3      	cmp	r3, r6
 8013e54:	b085      	sub	sp, #20
 8013e56:	bfb8      	it	lt
 8013e58:	3101      	addlt	r1, #1
 8013e5a:	f7ff fedd 	bl	8013c18 <_Balloc>
 8013e5e:	b930      	cbnz	r0, 8013e6e <__multiply+0x42>
 8013e60:	4602      	mov	r2, r0
 8013e62:	4b41      	ldr	r3, [pc, #260]	@ (8013f68 <__multiply+0x13c>)
 8013e64:	4841      	ldr	r0, [pc, #260]	@ (8013f6c <__multiply+0x140>)
 8013e66:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013e6a:	f000 fb0b 	bl	8014484 <__assert_func>
 8013e6e:	f100 0414 	add.w	r4, r0, #20
 8013e72:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8013e76:	4623      	mov	r3, r4
 8013e78:	2200      	movs	r2, #0
 8013e7a:	4573      	cmp	r3, lr
 8013e7c:	d320      	bcc.n	8013ec0 <__multiply+0x94>
 8013e7e:	f107 0814 	add.w	r8, r7, #20
 8013e82:	f109 0114 	add.w	r1, r9, #20
 8013e86:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8013e8a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8013e8e:	9302      	str	r3, [sp, #8]
 8013e90:	1beb      	subs	r3, r5, r7
 8013e92:	3b15      	subs	r3, #21
 8013e94:	f023 0303 	bic.w	r3, r3, #3
 8013e98:	3304      	adds	r3, #4
 8013e9a:	3715      	adds	r7, #21
 8013e9c:	42bd      	cmp	r5, r7
 8013e9e:	bf38      	it	cc
 8013ea0:	2304      	movcc	r3, #4
 8013ea2:	9301      	str	r3, [sp, #4]
 8013ea4:	9b02      	ldr	r3, [sp, #8]
 8013ea6:	9103      	str	r1, [sp, #12]
 8013ea8:	428b      	cmp	r3, r1
 8013eaa:	d80c      	bhi.n	8013ec6 <__multiply+0x9a>
 8013eac:	2e00      	cmp	r6, #0
 8013eae:	dd03      	ble.n	8013eb8 <__multiply+0x8c>
 8013eb0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8013eb4:	2b00      	cmp	r3, #0
 8013eb6:	d055      	beq.n	8013f64 <__multiply+0x138>
 8013eb8:	6106      	str	r6, [r0, #16]
 8013eba:	b005      	add	sp, #20
 8013ebc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013ec0:	f843 2b04 	str.w	r2, [r3], #4
 8013ec4:	e7d9      	b.n	8013e7a <__multiply+0x4e>
 8013ec6:	f8b1 a000 	ldrh.w	sl, [r1]
 8013eca:	f1ba 0f00 	cmp.w	sl, #0
 8013ece:	d01f      	beq.n	8013f10 <__multiply+0xe4>
 8013ed0:	46c4      	mov	ip, r8
 8013ed2:	46a1      	mov	r9, r4
 8013ed4:	2700      	movs	r7, #0
 8013ed6:	f85c 2b04 	ldr.w	r2, [ip], #4
 8013eda:	f8d9 3000 	ldr.w	r3, [r9]
 8013ede:	fa1f fb82 	uxth.w	fp, r2
 8013ee2:	b29b      	uxth	r3, r3
 8013ee4:	fb0a 330b 	mla	r3, sl, fp, r3
 8013ee8:	443b      	add	r3, r7
 8013eea:	f8d9 7000 	ldr.w	r7, [r9]
 8013eee:	0c12      	lsrs	r2, r2, #16
 8013ef0:	0c3f      	lsrs	r7, r7, #16
 8013ef2:	fb0a 7202 	mla	r2, sl, r2, r7
 8013ef6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8013efa:	b29b      	uxth	r3, r3
 8013efc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013f00:	4565      	cmp	r5, ip
 8013f02:	f849 3b04 	str.w	r3, [r9], #4
 8013f06:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8013f0a:	d8e4      	bhi.n	8013ed6 <__multiply+0xaa>
 8013f0c:	9b01      	ldr	r3, [sp, #4]
 8013f0e:	50e7      	str	r7, [r4, r3]
 8013f10:	9b03      	ldr	r3, [sp, #12]
 8013f12:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013f16:	3104      	adds	r1, #4
 8013f18:	f1b9 0f00 	cmp.w	r9, #0
 8013f1c:	d020      	beq.n	8013f60 <__multiply+0x134>
 8013f1e:	6823      	ldr	r3, [r4, #0]
 8013f20:	4647      	mov	r7, r8
 8013f22:	46a4      	mov	ip, r4
 8013f24:	f04f 0a00 	mov.w	sl, #0
 8013f28:	f8b7 b000 	ldrh.w	fp, [r7]
 8013f2c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8013f30:	fb09 220b 	mla	r2, r9, fp, r2
 8013f34:	4452      	add	r2, sl
 8013f36:	b29b      	uxth	r3, r3
 8013f38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013f3c:	f84c 3b04 	str.w	r3, [ip], #4
 8013f40:	f857 3b04 	ldr.w	r3, [r7], #4
 8013f44:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013f48:	f8bc 3000 	ldrh.w	r3, [ip]
 8013f4c:	fb09 330a 	mla	r3, r9, sl, r3
 8013f50:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8013f54:	42bd      	cmp	r5, r7
 8013f56:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013f5a:	d8e5      	bhi.n	8013f28 <__multiply+0xfc>
 8013f5c:	9a01      	ldr	r2, [sp, #4]
 8013f5e:	50a3      	str	r3, [r4, r2]
 8013f60:	3404      	adds	r4, #4
 8013f62:	e79f      	b.n	8013ea4 <__multiply+0x78>
 8013f64:	3e01      	subs	r6, #1
 8013f66:	e7a1      	b.n	8013eac <__multiply+0x80>
 8013f68:	08014d58 	.word	0x08014d58
 8013f6c:	08014d69 	.word	0x08014d69

08013f70 <__pow5mult>:
 8013f70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013f74:	4615      	mov	r5, r2
 8013f76:	f012 0203 	ands.w	r2, r2, #3
 8013f7a:	4607      	mov	r7, r0
 8013f7c:	460e      	mov	r6, r1
 8013f7e:	d007      	beq.n	8013f90 <__pow5mult+0x20>
 8013f80:	4c25      	ldr	r4, [pc, #148]	@ (8014018 <__pow5mult+0xa8>)
 8013f82:	3a01      	subs	r2, #1
 8013f84:	2300      	movs	r3, #0
 8013f86:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013f8a:	f7ff fea7 	bl	8013cdc <__multadd>
 8013f8e:	4606      	mov	r6, r0
 8013f90:	10ad      	asrs	r5, r5, #2
 8013f92:	d03d      	beq.n	8014010 <__pow5mult+0xa0>
 8013f94:	69fc      	ldr	r4, [r7, #28]
 8013f96:	b97c      	cbnz	r4, 8013fb8 <__pow5mult+0x48>
 8013f98:	2010      	movs	r0, #16
 8013f9a:	f7ff fd87 	bl	8013aac <malloc>
 8013f9e:	4602      	mov	r2, r0
 8013fa0:	61f8      	str	r0, [r7, #28]
 8013fa2:	b928      	cbnz	r0, 8013fb0 <__pow5mult+0x40>
 8013fa4:	4b1d      	ldr	r3, [pc, #116]	@ (801401c <__pow5mult+0xac>)
 8013fa6:	481e      	ldr	r0, [pc, #120]	@ (8014020 <__pow5mult+0xb0>)
 8013fa8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013fac:	f000 fa6a 	bl	8014484 <__assert_func>
 8013fb0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013fb4:	6004      	str	r4, [r0, #0]
 8013fb6:	60c4      	str	r4, [r0, #12]
 8013fb8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013fbc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013fc0:	b94c      	cbnz	r4, 8013fd6 <__pow5mult+0x66>
 8013fc2:	f240 2171 	movw	r1, #625	@ 0x271
 8013fc6:	4638      	mov	r0, r7
 8013fc8:	f7ff ff1a 	bl	8013e00 <__i2b>
 8013fcc:	2300      	movs	r3, #0
 8013fce:	f8c8 0008 	str.w	r0, [r8, #8]
 8013fd2:	4604      	mov	r4, r0
 8013fd4:	6003      	str	r3, [r0, #0]
 8013fd6:	f04f 0900 	mov.w	r9, #0
 8013fda:	07eb      	lsls	r3, r5, #31
 8013fdc:	d50a      	bpl.n	8013ff4 <__pow5mult+0x84>
 8013fde:	4631      	mov	r1, r6
 8013fe0:	4622      	mov	r2, r4
 8013fe2:	4638      	mov	r0, r7
 8013fe4:	f7ff ff22 	bl	8013e2c <__multiply>
 8013fe8:	4631      	mov	r1, r6
 8013fea:	4680      	mov	r8, r0
 8013fec:	4638      	mov	r0, r7
 8013fee:	f7ff fe53 	bl	8013c98 <_Bfree>
 8013ff2:	4646      	mov	r6, r8
 8013ff4:	106d      	asrs	r5, r5, #1
 8013ff6:	d00b      	beq.n	8014010 <__pow5mult+0xa0>
 8013ff8:	6820      	ldr	r0, [r4, #0]
 8013ffa:	b938      	cbnz	r0, 801400c <__pow5mult+0x9c>
 8013ffc:	4622      	mov	r2, r4
 8013ffe:	4621      	mov	r1, r4
 8014000:	4638      	mov	r0, r7
 8014002:	f7ff ff13 	bl	8013e2c <__multiply>
 8014006:	6020      	str	r0, [r4, #0]
 8014008:	f8c0 9000 	str.w	r9, [r0]
 801400c:	4604      	mov	r4, r0
 801400e:	e7e4      	b.n	8013fda <__pow5mult+0x6a>
 8014010:	4630      	mov	r0, r6
 8014012:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014016:	bf00      	nop
 8014018:	08014e1c 	.word	0x08014e1c
 801401c:	08014ce9 	.word	0x08014ce9
 8014020:	08014d69 	.word	0x08014d69

08014024 <__lshift>:
 8014024:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014028:	460c      	mov	r4, r1
 801402a:	6849      	ldr	r1, [r1, #4]
 801402c:	6923      	ldr	r3, [r4, #16]
 801402e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8014032:	68a3      	ldr	r3, [r4, #8]
 8014034:	4607      	mov	r7, r0
 8014036:	4691      	mov	r9, r2
 8014038:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801403c:	f108 0601 	add.w	r6, r8, #1
 8014040:	42b3      	cmp	r3, r6
 8014042:	db0b      	blt.n	801405c <__lshift+0x38>
 8014044:	4638      	mov	r0, r7
 8014046:	f7ff fde7 	bl	8013c18 <_Balloc>
 801404a:	4605      	mov	r5, r0
 801404c:	b948      	cbnz	r0, 8014062 <__lshift+0x3e>
 801404e:	4602      	mov	r2, r0
 8014050:	4b28      	ldr	r3, [pc, #160]	@ (80140f4 <__lshift+0xd0>)
 8014052:	4829      	ldr	r0, [pc, #164]	@ (80140f8 <__lshift+0xd4>)
 8014054:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8014058:	f000 fa14 	bl	8014484 <__assert_func>
 801405c:	3101      	adds	r1, #1
 801405e:	005b      	lsls	r3, r3, #1
 8014060:	e7ee      	b.n	8014040 <__lshift+0x1c>
 8014062:	2300      	movs	r3, #0
 8014064:	f100 0114 	add.w	r1, r0, #20
 8014068:	f100 0210 	add.w	r2, r0, #16
 801406c:	4618      	mov	r0, r3
 801406e:	4553      	cmp	r3, sl
 8014070:	db33      	blt.n	80140da <__lshift+0xb6>
 8014072:	6920      	ldr	r0, [r4, #16]
 8014074:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014078:	f104 0314 	add.w	r3, r4, #20
 801407c:	f019 091f 	ands.w	r9, r9, #31
 8014080:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014084:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8014088:	d02b      	beq.n	80140e2 <__lshift+0xbe>
 801408a:	f1c9 0e20 	rsb	lr, r9, #32
 801408e:	468a      	mov	sl, r1
 8014090:	2200      	movs	r2, #0
 8014092:	6818      	ldr	r0, [r3, #0]
 8014094:	fa00 f009 	lsl.w	r0, r0, r9
 8014098:	4310      	orrs	r0, r2
 801409a:	f84a 0b04 	str.w	r0, [sl], #4
 801409e:	f853 2b04 	ldr.w	r2, [r3], #4
 80140a2:	459c      	cmp	ip, r3
 80140a4:	fa22 f20e 	lsr.w	r2, r2, lr
 80140a8:	d8f3      	bhi.n	8014092 <__lshift+0x6e>
 80140aa:	ebac 0304 	sub.w	r3, ip, r4
 80140ae:	3b15      	subs	r3, #21
 80140b0:	f023 0303 	bic.w	r3, r3, #3
 80140b4:	3304      	adds	r3, #4
 80140b6:	f104 0015 	add.w	r0, r4, #21
 80140ba:	4560      	cmp	r0, ip
 80140bc:	bf88      	it	hi
 80140be:	2304      	movhi	r3, #4
 80140c0:	50ca      	str	r2, [r1, r3]
 80140c2:	b10a      	cbz	r2, 80140c8 <__lshift+0xa4>
 80140c4:	f108 0602 	add.w	r6, r8, #2
 80140c8:	3e01      	subs	r6, #1
 80140ca:	4638      	mov	r0, r7
 80140cc:	612e      	str	r6, [r5, #16]
 80140ce:	4621      	mov	r1, r4
 80140d0:	f7ff fde2 	bl	8013c98 <_Bfree>
 80140d4:	4628      	mov	r0, r5
 80140d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80140da:	f842 0f04 	str.w	r0, [r2, #4]!
 80140de:	3301      	adds	r3, #1
 80140e0:	e7c5      	b.n	801406e <__lshift+0x4a>
 80140e2:	3904      	subs	r1, #4
 80140e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80140e8:	f841 2f04 	str.w	r2, [r1, #4]!
 80140ec:	459c      	cmp	ip, r3
 80140ee:	d8f9      	bhi.n	80140e4 <__lshift+0xc0>
 80140f0:	e7ea      	b.n	80140c8 <__lshift+0xa4>
 80140f2:	bf00      	nop
 80140f4:	08014d58 	.word	0x08014d58
 80140f8:	08014d69 	.word	0x08014d69

080140fc <__mcmp>:
 80140fc:	690a      	ldr	r2, [r1, #16]
 80140fe:	4603      	mov	r3, r0
 8014100:	6900      	ldr	r0, [r0, #16]
 8014102:	1a80      	subs	r0, r0, r2
 8014104:	b530      	push	{r4, r5, lr}
 8014106:	d10e      	bne.n	8014126 <__mcmp+0x2a>
 8014108:	3314      	adds	r3, #20
 801410a:	3114      	adds	r1, #20
 801410c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8014110:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8014114:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8014118:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801411c:	4295      	cmp	r5, r2
 801411e:	d003      	beq.n	8014128 <__mcmp+0x2c>
 8014120:	d205      	bcs.n	801412e <__mcmp+0x32>
 8014122:	f04f 30ff 	mov.w	r0, #4294967295
 8014126:	bd30      	pop	{r4, r5, pc}
 8014128:	42a3      	cmp	r3, r4
 801412a:	d3f3      	bcc.n	8014114 <__mcmp+0x18>
 801412c:	e7fb      	b.n	8014126 <__mcmp+0x2a>
 801412e:	2001      	movs	r0, #1
 8014130:	e7f9      	b.n	8014126 <__mcmp+0x2a>
	...

08014134 <__mdiff>:
 8014134:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014138:	4689      	mov	r9, r1
 801413a:	4606      	mov	r6, r0
 801413c:	4611      	mov	r1, r2
 801413e:	4648      	mov	r0, r9
 8014140:	4614      	mov	r4, r2
 8014142:	f7ff ffdb 	bl	80140fc <__mcmp>
 8014146:	1e05      	subs	r5, r0, #0
 8014148:	d112      	bne.n	8014170 <__mdiff+0x3c>
 801414a:	4629      	mov	r1, r5
 801414c:	4630      	mov	r0, r6
 801414e:	f7ff fd63 	bl	8013c18 <_Balloc>
 8014152:	4602      	mov	r2, r0
 8014154:	b928      	cbnz	r0, 8014162 <__mdiff+0x2e>
 8014156:	4b3f      	ldr	r3, [pc, #252]	@ (8014254 <__mdiff+0x120>)
 8014158:	f240 2137 	movw	r1, #567	@ 0x237
 801415c:	483e      	ldr	r0, [pc, #248]	@ (8014258 <__mdiff+0x124>)
 801415e:	f000 f991 	bl	8014484 <__assert_func>
 8014162:	2301      	movs	r3, #1
 8014164:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8014168:	4610      	mov	r0, r2
 801416a:	b003      	add	sp, #12
 801416c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014170:	bfbc      	itt	lt
 8014172:	464b      	movlt	r3, r9
 8014174:	46a1      	movlt	r9, r4
 8014176:	4630      	mov	r0, r6
 8014178:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801417c:	bfba      	itte	lt
 801417e:	461c      	movlt	r4, r3
 8014180:	2501      	movlt	r5, #1
 8014182:	2500      	movge	r5, #0
 8014184:	f7ff fd48 	bl	8013c18 <_Balloc>
 8014188:	4602      	mov	r2, r0
 801418a:	b918      	cbnz	r0, 8014194 <__mdiff+0x60>
 801418c:	4b31      	ldr	r3, [pc, #196]	@ (8014254 <__mdiff+0x120>)
 801418e:	f240 2145 	movw	r1, #581	@ 0x245
 8014192:	e7e3      	b.n	801415c <__mdiff+0x28>
 8014194:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8014198:	6926      	ldr	r6, [r4, #16]
 801419a:	60c5      	str	r5, [r0, #12]
 801419c:	f109 0310 	add.w	r3, r9, #16
 80141a0:	f109 0514 	add.w	r5, r9, #20
 80141a4:	f104 0e14 	add.w	lr, r4, #20
 80141a8:	f100 0b14 	add.w	fp, r0, #20
 80141ac:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80141b0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80141b4:	9301      	str	r3, [sp, #4]
 80141b6:	46d9      	mov	r9, fp
 80141b8:	f04f 0c00 	mov.w	ip, #0
 80141bc:	9b01      	ldr	r3, [sp, #4]
 80141be:	f85e 0b04 	ldr.w	r0, [lr], #4
 80141c2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80141c6:	9301      	str	r3, [sp, #4]
 80141c8:	fa1f f38a 	uxth.w	r3, sl
 80141cc:	4619      	mov	r1, r3
 80141ce:	b283      	uxth	r3, r0
 80141d0:	1acb      	subs	r3, r1, r3
 80141d2:	0c00      	lsrs	r0, r0, #16
 80141d4:	4463      	add	r3, ip
 80141d6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80141da:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80141de:	b29b      	uxth	r3, r3
 80141e0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80141e4:	4576      	cmp	r6, lr
 80141e6:	f849 3b04 	str.w	r3, [r9], #4
 80141ea:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80141ee:	d8e5      	bhi.n	80141bc <__mdiff+0x88>
 80141f0:	1b33      	subs	r3, r6, r4
 80141f2:	3b15      	subs	r3, #21
 80141f4:	f023 0303 	bic.w	r3, r3, #3
 80141f8:	3415      	adds	r4, #21
 80141fa:	3304      	adds	r3, #4
 80141fc:	42a6      	cmp	r6, r4
 80141fe:	bf38      	it	cc
 8014200:	2304      	movcc	r3, #4
 8014202:	441d      	add	r5, r3
 8014204:	445b      	add	r3, fp
 8014206:	461e      	mov	r6, r3
 8014208:	462c      	mov	r4, r5
 801420a:	4544      	cmp	r4, r8
 801420c:	d30e      	bcc.n	801422c <__mdiff+0xf8>
 801420e:	f108 0103 	add.w	r1, r8, #3
 8014212:	1b49      	subs	r1, r1, r5
 8014214:	f021 0103 	bic.w	r1, r1, #3
 8014218:	3d03      	subs	r5, #3
 801421a:	45a8      	cmp	r8, r5
 801421c:	bf38      	it	cc
 801421e:	2100      	movcc	r1, #0
 8014220:	440b      	add	r3, r1
 8014222:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8014226:	b191      	cbz	r1, 801424e <__mdiff+0x11a>
 8014228:	6117      	str	r7, [r2, #16]
 801422a:	e79d      	b.n	8014168 <__mdiff+0x34>
 801422c:	f854 1b04 	ldr.w	r1, [r4], #4
 8014230:	46e6      	mov	lr, ip
 8014232:	0c08      	lsrs	r0, r1, #16
 8014234:	fa1c fc81 	uxtah	ip, ip, r1
 8014238:	4471      	add	r1, lr
 801423a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801423e:	b289      	uxth	r1, r1
 8014240:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8014244:	f846 1b04 	str.w	r1, [r6], #4
 8014248:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801424c:	e7dd      	b.n	801420a <__mdiff+0xd6>
 801424e:	3f01      	subs	r7, #1
 8014250:	e7e7      	b.n	8014222 <__mdiff+0xee>
 8014252:	bf00      	nop
 8014254:	08014d58 	.word	0x08014d58
 8014258:	08014d69 	.word	0x08014d69

0801425c <__d2b>:
 801425c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014260:	460f      	mov	r7, r1
 8014262:	2101      	movs	r1, #1
 8014264:	ec59 8b10 	vmov	r8, r9, d0
 8014268:	4616      	mov	r6, r2
 801426a:	f7ff fcd5 	bl	8013c18 <_Balloc>
 801426e:	4604      	mov	r4, r0
 8014270:	b930      	cbnz	r0, 8014280 <__d2b+0x24>
 8014272:	4602      	mov	r2, r0
 8014274:	4b23      	ldr	r3, [pc, #140]	@ (8014304 <__d2b+0xa8>)
 8014276:	4824      	ldr	r0, [pc, #144]	@ (8014308 <__d2b+0xac>)
 8014278:	f240 310f 	movw	r1, #783	@ 0x30f
 801427c:	f000 f902 	bl	8014484 <__assert_func>
 8014280:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014284:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014288:	b10d      	cbz	r5, 801428e <__d2b+0x32>
 801428a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801428e:	9301      	str	r3, [sp, #4]
 8014290:	f1b8 0300 	subs.w	r3, r8, #0
 8014294:	d023      	beq.n	80142de <__d2b+0x82>
 8014296:	4668      	mov	r0, sp
 8014298:	9300      	str	r3, [sp, #0]
 801429a:	f7ff fd84 	bl	8013da6 <__lo0bits>
 801429e:	e9dd 1200 	ldrd	r1, r2, [sp]
 80142a2:	b1d0      	cbz	r0, 80142da <__d2b+0x7e>
 80142a4:	f1c0 0320 	rsb	r3, r0, #32
 80142a8:	fa02 f303 	lsl.w	r3, r2, r3
 80142ac:	430b      	orrs	r3, r1
 80142ae:	40c2      	lsrs	r2, r0
 80142b0:	6163      	str	r3, [r4, #20]
 80142b2:	9201      	str	r2, [sp, #4]
 80142b4:	9b01      	ldr	r3, [sp, #4]
 80142b6:	61a3      	str	r3, [r4, #24]
 80142b8:	2b00      	cmp	r3, #0
 80142ba:	bf0c      	ite	eq
 80142bc:	2201      	moveq	r2, #1
 80142be:	2202      	movne	r2, #2
 80142c0:	6122      	str	r2, [r4, #16]
 80142c2:	b1a5      	cbz	r5, 80142ee <__d2b+0x92>
 80142c4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80142c8:	4405      	add	r5, r0
 80142ca:	603d      	str	r5, [r7, #0]
 80142cc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80142d0:	6030      	str	r0, [r6, #0]
 80142d2:	4620      	mov	r0, r4
 80142d4:	b003      	add	sp, #12
 80142d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80142da:	6161      	str	r1, [r4, #20]
 80142dc:	e7ea      	b.n	80142b4 <__d2b+0x58>
 80142de:	a801      	add	r0, sp, #4
 80142e0:	f7ff fd61 	bl	8013da6 <__lo0bits>
 80142e4:	9b01      	ldr	r3, [sp, #4]
 80142e6:	6163      	str	r3, [r4, #20]
 80142e8:	3020      	adds	r0, #32
 80142ea:	2201      	movs	r2, #1
 80142ec:	e7e8      	b.n	80142c0 <__d2b+0x64>
 80142ee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80142f2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80142f6:	6038      	str	r0, [r7, #0]
 80142f8:	6918      	ldr	r0, [r3, #16]
 80142fa:	f7ff fd35 	bl	8013d68 <__hi0bits>
 80142fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8014302:	e7e5      	b.n	80142d0 <__d2b+0x74>
 8014304:	08014d58 	.word	0x08014d58
 8014308:	08014d69 	.word	0x08014d69

0801430c <__sflush_r>:
 801430c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014310:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014314:	0716      	lsls	r6, r2, #28
 8014316:	4605      	mov	r5, r0
 8014318:	460c      	mov	r4, r1
 801431a:	d454      	bmi.n	80143c6 <__sflush_r+0xba>
 801431c:	684b      	ldr	r3, [r1, #4]
 801431e:	2b00      	cmp	r3, #0
 8014320:	dc02      	bgt.n	8014328 <__sflush_r+0x1c>
 8014322:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8014324:	2b00      	cmp	r3, #0
 8014326:	dd48      	ble.n	80143ba <__sflush_r+0xae>
 8014328:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801432a:	2e00      	cmp	r6, #0
 801432c:	d045      	beq.n	80143ba <__sflush_r+0xae>
 801432e:	2300      	movs	r3, #0
 8014330:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8014334:	682f      	ldr	r7, [r5, #0]
 8014336:	6a21      	ldr	r1, [r4, #32]
 8014338:	602b      	str	r3, [r5, #0]
 801433a:	d030      	beq.n	801439e <__sflush_r+0x92>
 801433c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801433e:	89a3      	ldrh	r3, [r4, #12]
 8014340:	0759      	lsls	r1, r3, #29
 8014342:	d505      	bpl.n	8014350 <__sflush_r+0x44>
 8014344:	6863      	ldr	r3, [r4, #4]
 8014346:	1ad2      	subs	r2, r2, r3
 8014348:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801434a:	b10b      	cbz	r3, 8014350 <__sflush_r+0x44>
 801434c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801434e:	1ad2      	subs	r2, r2, r3
 8014350:	2300      	movs	r3, #0
 8014352:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014354:	6a21      	ldr	r1, [r4, #32]
 8014356:	4628      	mov	r0, r5
 8014358:	47b0      	blx	r6
 801435a:	1c43      	adds	r3, r0, #1
 801435c:	89a3      	ldrh	r3, [r4, #12]
 801435e:	d106      	bne.n	801436e <__sflush_r+0x62>
 8014360:	6829      	ldr	r1, [r5, #0]
 8014362:	291d      	cmp	r1, #29
 8014364:	d82b      	bhi.n	80143be <__sflush_r+0xb2>
 8014366:	4a2a      	ldr	r2, [pc, #168]	@ (8014410 <__sflush_r+0x104>)
 8014368:	40ca      	lsrs	r2, r1
 801436a:	07d6      	lsls	r6, r2, #31
 801436c:	d527      	bpl.n	80143be <__sflush_r+0xb2>
 801436e:	2200      	movs	r2, #0
 8014370:	6062      	str	r2, [r4, #4]
 8014372:	04d9      	lsls	r1, r3, #19
 8014374:	6922      	ldr	r2, [r4, #16]
 8014376:	6022      	str	r2, [r4, #0]
 8014378:	d504      	bpl.n	8014384 <__sflush_r+0x78>
 801437a:	1c42      	adds	r2, r0, #1
 801437c:	d101      	bne.n	8014382 <__sflush_r+0x76>
 801437e:	682b      	ldr	r3, [r5, #0]
 8014380:	b903      	cbnz	r3, 8014384 <__sflush_r+0x78>
 8014382:	6560      	str	r0, [r4, #84]	@ 0x54
 8014384:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014386:	602f      	str	r7, [r5, #0]
 8014388:	b1b9      	cbz	r1, 80143ba <__sflush_r+0xae>
 801438a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801438e:	4299      	cmp	r1, r3
 8014390:	d002      	beq.n	8014398 <__sflush_r+0x8c>
 8014392:	4628      	mov	r0, r5
 8014394:	f7ff fb40 	bl	8013a18 <_free_r>
 8014398:	2300      	movs	r3, #0
 801439a:	6363      	str	r3, [r4, #52]	@ 0x34
 801439c:	e00d      	b.n	80143ba <__sflush_r+0xae>
 801439e:	2301      	movs	r3, #1
 80143a0:	4628      	mov	r0, r5
 80143a2:	47b0      	blx	r6
 80143a4:	4602      	mov	r2, r0
 80143a6:	1c50      	adds	r0, r2, #1
 80143a8:	d1c9      	bne.n	801433e <__sflush_r+0x32>
 80143aa:	682b      	ldr	r3, [r5, #0]
 80143ac:	2b00      	cmp	r3, #0
 80143ae:	d0c6      	beq.n	801433e <__sflush_r+0x32>
 80143b0:	2b1d      	cmp	r3, #29
 80143b2:	d001      	beq.n	80143b8 <__sflush_r+0xac>
 80143b4:	2b16      	cmp	r3, #22
 80143b6:	d11e      	bne.n	80143f6 <__sflush_r+0xea>
 80143b8:	602f      	str	r7, [r5, #0]
 80143ba:	2000      	movs	r0, #0
 80143bc:	e022      	b.n	8014404 <__sflush_r+0xf8>
 80143be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80143c2:	b21b      	sxth	r3, r3
 80143c4:	e01b      	b.n	80143fe <__sflush_r+0xf2>
 80143c6:	690f      	ldr	r7, [r1, #16]
 80143c8:	2f00      	cmp	r7, #0
 80143ca:	d0f6      	beq.n	80143ba <__sflush_r+0xae>
 80143cc:	0793      	lsls	r3, r2, #30
 80143ce:	680e      	ldr	r6, [r1, #0]
 80143d0:	bf08      	it	eq
 80143d2:	694b      	ldreq	r3, [r1, #20]
 80143d4:	600f      	str	r7, [r1, #0]
 80143d6:	bf18      	it	ne
 80143d8:	2300      	movne	r3, #0
 80143da:	eba6 0807 	sub.w	r8, r6, r7
 80143de:	608b      	str	r3, [r1, #8]
 80143e0:	f1b8 0f00 	cmp.w	r8, #0
 80143e4:	dde9      	ble.n	80143ba <__sflush_r+0xae>
 80143e6:	6a21      	ldr	r1, [r4, #32]
 80143e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80143ea:	4643      	mov	r3, r8
 80143ec:	463a      	mov	r2, r7
 80143ee:	4628      	mov	r0, r5
 80143f0:	47b0      	blx	r6
 80143f2:	2800      	cmp	r0, #0
 80143f4:	dc08      	bgt.n	8014408 <__sflush_r+0xfc>
 80143f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80143fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80143fe:	81a3      	strh	r3, [r4, #12]
 8014400:	f04f 30ff 	mov.w	r0, #4294967295
 8014404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014408:	4407      	add	r7, r0
 801440a:	eba8 0800 	sub.w	r8, r8, r0
 801440e:	e7e7      	b.n	80143e0 <__sflush_r+0xd4>
 8014410:	20400001 	.word	0x20400001

08014414 <_fflush_r>:
 8014414:	b538      	push	{r3, r4, r5, lr}
 8014416:	690b      	ldr	r3, [r1, #16]
 8014418:	4605      	mov	r5, r0
 801441a:	460c      	mov	r4, r1
 801441c:	b913      	cbnz	r3, 8014424 <_fflush_r+0x10>
 801441e:	2500      	movs	r5, #0
 8014420:	4628      	mov	r0, r5
 8014422:	bd38      	pop	{r3, r4, r5, pc}
 8014424:	b118      	cbz	r0, 801442e <_fflush_r+0x1a>
 8014426:	6a03      	ldr	r3, [r0, #32]
 8014428:	b90b      	cbnz	r3, 801442e <_fflush_r+0x1a>
 801442a:	f7fe fb37 	bl	8012a9c <__sinit>
 801442e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014432:	2b00      	cmp	r3, #0
 8014434:	d0f3      	beq.n	801441e <_fflush_r+0xa>
 8014436:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014438:	07d0      	lsls	r0, r2, #31
 801443a:	d404      	bmi.n	8014446 <_fflush_r+0x32>
 801443c:	0599      	lsls	r1, r3, #22
 801443e:	d402      	bmi.n	8014446 <_fflush_r+0x32>
 8014440:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014442:	f7fe fc80 	bl	8012d46 <__retarget_lock_acquire_recursive>
 8014446:	4628      	mov	r0, r5
 8014448:	4621      	mov	r1, r4
 801444a:	f7ff ff5f 	bl	801430c <__sflush_r>
 801444e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014450:	07da      	lsls	r2, r3, #31
 8014452:	4605      	mov	r5, r0
 8014454:	d4e4      	bmi.n	8014420 <_fflush_r+0xc>
 8014456:	89a3      	ldrh	r3, [r4, #12]
 8014458:	059b      	lsls	r3, r3, #22
 801445a:	d4e1      	bmi.n	8014420 <_fflush_r+0xc>
 801445c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801445e:	f7fe fc73 	bl	8012d48 <__retarget_lock_release_recursive>
 8014462:	e7dd      	b.n	8014420 <_fflush_r+0xc>

08014464 <_sbrk_r>:
 8014464:	b538      	push	{r3, r4, r5, lr}
 8014466:	4d06      	ldr	r5, [pc, #24]	@ (8014480 <_sbrk_r+0x1c>)
 8014468:	2300      	movs	r3, #0
 801446a:	4604      	mov	r4, r0
 801446c:	4608      	mov	r0, r1
 801446e:	602b      	str	r3, [r5, #0]
 8014470:	f7f3 fae6 	bl	8007a40 <_sbrk>
 8014474:	1c43      	adds	r3, r0, #1
 8014476:	d102      	bne.n	801447e <_sbrk_r+0x1a>
 8014478:	682b      	ldr	r3, [r5, #0]
 801447a:	b103      	cbz	r3, 801447e <_sbrk_r+0x1a>
 801447c:	6023      	str	r3, [r4, #0]
 801447e:	bd38      	pop	{r3, r4, r5, pc}
 8014480:	20006c34 	.word	0x20006c34

08014484 <__assert_func>:
 8014484:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014486:	4614      	mov	r4, r2
 8014488:	461a      	mov	r2, r3
 801448a:	4b09      	ldr	r3, [pc, #36]	@ (80144b0 <__assert_func+0x2c>)
 801448c:	681b      	ldr	r3, [r3, #0]
 801448e:	4605      	mov	r5, r0
 8014490:	68d8      	ldr	r0, [r3, #12]
 8014492:	b14c      	cbz	r4, 80144a8 <__assert_func+0x24>
 8014494:	4b07      	ldr	r3, [pc, #28]	@ (80144b4 <__assert_func+0x30>)
 8014496:	9100      	str	r1, [sp, #0]
 8014498:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801449c:	4906      	ldr	r1, [pc, #24]	@ (80144b8 <__assert_func+0x34>)
 801449e:	462b      	mov	r3, r5
 80144a0:	f000 f842 	bl	8014528 <fiprintf>
 80144a4:	f000 f852 	bl	801454c <abort>
 80144a8:	4b04      	ldr	r3, [pc, #16]	@ (80144bc <__assert_func+0x38>)
 80144aa:	461c      	mov	r4, r3
 80144ac:	e7f3      	b.n	8014496 <__assert_func+0x12>
 80144ae:	bf00      	nop
 80144b0:	20000020 	.word	0x20000020
 80144b4:	08014dcc 	.word	0x08014dcc
 80144b8:	08014dd9 	.word	0x08014dd9
 80144bc:	08014e07 	.word	0x08014e07

080144c0 <_calloc_r>:
 80144c0:	b570      	push	{r4, r5, r6, lr}
 80144c2:	fba1 5402 	umull	r5, r4, r1, r2
 80144c6:	b934      	cbnz	r4, 80144d6 <_calloc_r+0x16>
 80144c8:	4629      	mov	r1, r5
 80144ca:	f7ff fb19 	bl	8013b00 <_malloc_r>
 80144ce:	4606      	mov	r6, r0
 80144d0:	b928      	cbnz	r0, 80144de <_calloc_r+0x1e>
 80144d2:	4630      	mov	r0, r6
 80144d4:	bd70      	pop	{r4, r5, r6, pc}
 80144d6:	220c      	movs	r2, #12
 80144d8:	6002      	str	r2, [r0, #0]
 80144da:	2600      	movs	r6, #0
 80144dc:	e7f9      	b.n	80144d2 <_calloc_r+0x12>
 80144de:	462a      	mov	r2, r5
 80144e0:	4621      	mov	r1, r4
 80144e2:	f7fe fb54 	bl	8012b8e <memset>
 80144e6:	e7f4      	b.n	80144d2 <_calloc_r+0x12>

080144e8 <__ascii_mbtowc>:
 80144e8:	b082      	sub	sp, #8
 80144ea:	b901      	cbnz	r1, 80144ee <__ascii_mbtowc+0x6>
 80144ec:	a901      	add	r1, sp, #4
 80144ee:	b142      	cbz	r2, 8014502 <__ascii_mbtowc+0x1a>
 80144f0:	b14b      	cbz	r3, 8014506 <__ascii_mbtowc+0x1e>
 80144f2:	7813      	ldrb	r3, [r2, #0]
 80144f4:	600b      	str	r3, [r1, #0]
 80144f6:	7812      	ldrb	r2, [r2, #0]
 80144f8:	1e10      	subs	r0, r2, #0
 80144fa:	bf18      	it	ne
 80144fc:	2001      	movne	r0, #1
 80144fe:	b002      	add	sp, #8
 8014500:	4770      	bx	lr
 8014502:	4610      	mov	r0, r2
 8014504:	e7fb      	b.n	80144fe <__ascii_mbtowc+0x16>
 8014506:	f06f 0001 	mvn.w	r0, #1
 801450a:	e7f8      	b.n	80144fe <__ascii_mbtowc+0x16>

0801450c <__ascii_wctomb>:
 801450c:	4603      	mov	r3, r0
 801450e:	4608      	mov	r0, r1
 8014510:	b141      	cbz	r1, 8014524 <__ascii_wctomb+0x18>
 8014512:	2aff      	cmp	r2, #255	@ 0xff
 8014514:	d904      	bls.n	8014520 <__ascii_wctomb+0x14>
 8014516:	228a      	movs	r2, #138	@ 0x8a
 8014518:	601a      	str	r2, [r3, #0]
 801451a:	f04f 30ff 	mov.w	r0, #4294967295
 801451e:	4770      	bx	lr
 8014520:	700a      	strb	r2, [r1, #0]
 8014522:	2001      	movs	r0, #1
 8014524:	4770      	bx	lr
	...

08014528 <fiprintf>:
 8014528:	b40e      	push	{r1, r2, r3}
 801452a:	b503      	push	{r0, r1, lr}
 801452c:	4601      	mov	r1, r0
 801452e:	ab03      	add	r3, sp, #12
 8014530:	4805      	ldr	r0, [pc, #20]	@ (8014548 <fiprintf+0x20>)
 8014532:	f853 2b04 	ldr.w	r2, [r3], #4
 8014536:	6800      	ldr	r0, [r0, #0]
 8014538:	9301      	str	r3, [sp, #4]
 801453a:	f000 f837 	bl	80145ac <_vfiprintf_r>
 801453e:	b002      	add	sp, #8
 8014540:	f85d eb04 	ldr.w	lr, [sp], #4
 8014544:	b003      	add	sp, #12
 8014546:	4770      	bx	lr
 8014548:	20000020 	.word	0x20000020

0801454c <abort>:
 801454c:	b508      	push	{r3, lr}
 801454e:	2006      	movs	r0, #6
 8014550:	f000 fa00 	bl	8014954 <raise>
 8014554:	2001      	movs	r0, #1
 8014556:	f7f3 f9fb 	bl	8007950 <_exit>

0801455a <__sfputc_r>:
 801455a:	6893      	ldr	r3, [r2, #8]
 801455c:	3b01      	subs	r3, #1
 801455e:	2b00      	cmp	r3, #0
 8014560:	b410      	push	{r4}
 8014562:	6093      	str	r3, [r2, #8]
 8014564:	da08      	bge.n	8014578 <__sfputc_r+0x1e>
 8014566:	6994      	ldr	r4, [r2, #24]
 8014568:	42a3      	cmp	r3, r4
 801456a:	db01      	blt.n	8014570 <__sfputc_r+0x16>
 801456c:	290a      	cmp	r1, #10
 801456e:	d103      	bne.n	8014578 <__sfputc_r+0x1e>
 8014570:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014574:	f000 b932 	b.w	80147dc <__swbuf_r>
 8014578:	6813      	ldr	r3, [r2, #0]
 801457a:	1c58      	adds	r0, r3, #1
 801457c:	6010      	str	r0, [r2, #0]
 801457e:	7019      	strb	r1, [r3, #0]
 8014580:	4608      	mov	r0, r1
 8014582:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014586:	4770      	bx	lr

08014588 <__sfputs_r>:
 8014588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801458a:	4606      	mov	r6, r0
 801458c:	460f      	mov	r7, r1
 801458e:	4614      	mov	r4, r2
 8014590:	18d5      	adds	r5, r2, r3
 8014592:	42ac      	cmp	r4, r5
 8014594:	d101      	bne.n	801459a <__sfputs_r+0x12>
 8014596:	2000      	movs	r0, #0
 8014598:	e007      	b.n	80145aa <__sfputs_r+0x22>
 801459a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801459e:	463a      	mov	r2, r7
 80145a0:	4630      	mov	r0, r6
 80145a2:	f7ff ffda 	bl	801455a <__sfputc_r>
 80145a6:	1c43      	adds	r3, r0, #1
 80145a8:	d1f3      	bne.n	8014592 <__sfputs_r+0xa>
 80145aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080145ac <_vfiprintf_r>:
 80145ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80145b0:	460d      	mov	r5, r1
 80145b2:	b09d      	sub	sp, #116	@ 0x74
 80145b4:	4614      	mov	r4, r2
 80145b6:	4698      	mov	r8, r3
 80145b8:	4606      	mov	r6, r0
 80145ba:	b118      	cbz	r0, 80145c4 <_vfiprintf_r+0x18>
 80145bc:	6a03      	ldr	r3, [r0, #32]
 80145be:	b90b      	cbnz	r3, 80145c4 <_vfiprintf_r+0x18>
 80145c0:	f7fe fa6c 	bl	8012a9c <__sinit>
 80145c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80145c6:	07d9      	lsls	r1, r3, #31
 80145c8:	d405      	bmi.n	80145d6 <_vfiprintf_r+0x2a>
 80145ca:	89ab      	ldrh	r3, [r5, #12]
 80145cc:	059a      	lsls	r2, r3, #22
 80145ce:	d402      	bmi.n	80145d6 <_vfiprintf_r+0x2a>
 80145d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80145d2:	f7fe fbb8 	bl	8012d46 <__retarget_lock_acquire_recursive>
 80145d6:	89ab      	ldrh	r3, [r5, #12]
 80145d8:	071b      	lsls	r3, r3, #28
 80145da:	d501      	bpl.n	80145e0 <_vfiprintf_r+0x34>
 80145dc:	692b      	ldr	r3, [r5, #16]
 80145de:	b99b      	cbnz	r3, 8014608 <_vfiprintf_r+0x5c>
 80145e0:	4629      	mov	r1, r5
 80145e2:	4630      	mov	r0, r6
 80145e4:	f000 f938 	bl	8014858 <__swsetup_r>
 80145e8:	b170      	cbz	r0, 8014608 <_vfiprintf_r+0x5c>
 80145ea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80145ec:	07dc      	lsls	r4, r3, #31
 80145ee:	d504      	bpl.n	80145fa <_vfiprintf_r+0x4e>
 80145f0:	f04f 30ff 	mov.w	r0, #4294967295
 80145f4:	b01d      	add	sp, #116	@ 0x74
 80145f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80145fa:	89ab      	ldrh	r3, [r5, #12]
 80145fc:	0598      	lsls	r0, r3, #22
 80145fe:	d4f7      	bmi.n	80145f0 <_vfiprintf_r+0x44>
 8014600:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014602:	f7fe fba1 	bl	8012d48 <__retarget_lock_release_recursive>
 8014606:	e7f3      	b.n	80145f0 <_vfiprintf_r+0x44>
 8014608:	2300      	movs	r3, #0
 801460a:	9309      	str	r3, [sp, #36]	@ 0x24
 801460c:	2320      	movs	r3, #32
 801460e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014612:	f8cd 800c 	str.w	r8, [sp, #12]
 8014616:	2330      	movs	r3, #48	@ 0x30
 8014618:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80147c8 <_vfiprintf_r+0x21c>
 801461c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014620:	f04f 0901 	mov.w	r9, #1
 8014624:	4623      	mov	r3, r4
 8014626:	469a      	mov	sl, r3
 8014628:	f813 2b01 	ldrb.w	r2, [r3], #1
 801462c:	b10a      	cbz	r2, 8014632 <_vfiprintf_r+0x86>
 801462e:	2a25      	cmp	r2, #37	@ 0x25
 8014630:	d1f9      	bne.n	8014626 <_vfiprintf_r+0x7a>
 8014632:	ebba 0b04 	subs.w	fp, sl, r4
 8014636:	d00b      	beq.n	8014650 <_vfiprintf_r+0xa4>
 8014638:	465b      	mov	r3, fp
 801463a:	4622      	mov	r2, r4
 801463c:	4629      	mov	r1, r5
 801463e:	4630      	mov	r0, r6
 8014640:	f7ff ffa2 	bl	8014588 <__sfputs_r>
 8014644:	3001      	adds	r0, #1
 8014646:	f000 80a7 	beq.w	8014798 <_vfiprintf_r+0x1ec>
 801464a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801464c:	445a      	add	r2, fp
 801464e:	9209      	str	r2, [sp, #36]	@ 0x24
 8014650:	f89a 3000 	ldrb.w	r3, [sl]
 8014654:	2b00      	cmp	r3, #0
 8014656:	f000 809f 	beq.w	8014798 <_vfiprintf_r+0x1ec>
 801465a:	2300      	movs	r3, #0
 801465c:	f04f 32ff 	mov.w	r2, #4294967295
 8014660:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014664:	f10a 0a01 	add.w	sl, sl, #1
 8014668:	9304      	str	r3, [sp, #16]
 801466a:	9307      	str	r3, [sp, #28]
 801466c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014670:	931a      	str	r3, [sp, #104]	@ 0x68
 8014672:	4654      	mov	r4, sl
 8014674:	2205      	movs	r2, #5
 8014676:	f814 1b01 	ldrb.w	r1, [r4], #1
 801467a:	4853      	ldr	r0, [pc, #332]	@ (80147c8 <_vfiprintf_r+0x21c>)
 801467c:	f7eb fdd0 	bl	8000220 <memchr>
 8014680:	9a04      	ldr	r2, [sp, #16]
 8014682:	b9d8      	cbnz	r0, 80146bc <_vfiprintf_r+0x110>
 8014684:	06d1      	lsls	r1, r2, #27
 8014686:	bf44      	itt	mi
 8014688:	2320      	movmi	r3, #32
 801468a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801468e:	0713      	lsls	r3, r2, #28
 8014690:	bf44      	itt	mi
 8014692:	232b      	movmi	r3, #43	@ 0x2b
 8014694:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014698:	f89a 3000 	ldrb.w	r3, [sl]
 801469c:	2b2a      	cmp	r3, #42	@ 0x2a
 801469e:	d015      	beq.n	80146cc <_vfiprintf_r+0x120>
 80146a0:	9a07      	ldr	r2, [sp, #28]
 80146a2:	4654      	mov	r4, sl
 80146a4:	2000      	movs	r0, #0
 80146a6:	f04f 0c0a 	mov.w	ip, #10
 80146aa:	4621      	mov	r1, r4
 80146ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80146b0:	3b30      	subs	r3, #48	@ 0x30
 80146b2:	2b09      	cmp	r3, #9
 80146b4:	d94b      	bls.n	801474e <_vfiprintf_r+0x1a2>
 80146b6:	b1b0      	cbz	r0, 80146e6 <_vfiprintf_r+0x13a>
 80146b8:	9207      	str	r2, [sp, #28]
 80146ba:	e014      	b.n	80146e6 <_vfiprintf_r+0x13a>
 80146bc:	eba0 0308 	sub.w	r3, r0, r8
 80146c0:	fa09 f303 	lsl.w	r3, r9, r3
 80146c4:	4313      	orrs	r3, r2
 80146c6:	9304      	str	r3, [sp, #16]
 80146c8:	46a2      	mov	sl, r4
 80146ca:	e7d2      	b.n	8014672 <_vfiprintf_r+0xc6>
 80146cc:	9b03      	ldr	r3, [sp, #12]
 80146ce:	1d19      	adds	r1, r3, #4
 80146d0:	681b      	ldr	r3, [r3, #0]
 80146d2:	9103      	str	r1, [sp, #12]
 80146d4:	2b00      	cmp	r3, #0
 80146d6:	bfbb      	ittet	lt
 80146d8:	425b      	neglt	r3, r3
 80146da:	f042 0202 	orrlt.w	r2, r2, #2
 80146de:	9307      	strge	r3, [sp, #28]
 80146e0:	9307      	strlt	r3, [sp, #28]
 80146e2:	bfb8      	it	lt
 80146e4:	9204      	strlt	r2, [sp, #16]
 80146e6:	7823      	ldrb	r3, [r4, #0]
 80146e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80146ea:	d10a      	bne.n	8014702 <_vfiprintf_r+0x156>
 80146ec:	7863      	ldrb	r3, [r4, #1]
 80146ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80146f0:	d132      	bne.n	8014758 <_vfiprintf_r+0x1ac>
 80146f2:	9b03      	ldr	r3, [sp, #12]
 80146f4:	1d1a      	adds	r2, r3, #4
 80146f6:	681b      	ldr	r3, [r3, #0]
 80146f8:	9203      	str	r2, [sp, #12]
 80146fa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80146fe:	3402      	adds	r4, #2
 8014700:	9305      	str	r3, [sp, #20]
 8014702:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80147d8 <_vfiprintf_r+0x22c>
 8014706:	7821      	ldrb	r1, [r4, #0]
 8014708:	2203      	movs	r2, #3
 801470a:	4650      	mov	r0, sl
 801470c:	f7eb fd88 	bl	8000220 <memchr>
 8014710:	b138      	cbz	r0, 8014722 <_vfiprintf_r+0x176>
 8014712:	9b04      	ldr	r3, [sp, #16]
 8014714:	eba0 000a 	sub.w	r0, r0, sl
 8014718:	2240      	movs	r2, #64	@ 0x40
 801471a:	4082      	lsls	r2, r0
 801471c:	4313      	orrs	r3, r2
 801471e:	3401      	adds	r4, #1
 8014720:	9304      	str	r3, [sp, #16]
 8014722:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014726:	4829      	ldr	r0, [pc, #164]	@ (80147cc <_vfiprintf_r+0x220>)
 8014728:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801472c:	2206      	movs	r2, #6
 801472e:	f7eb fd77 	bl	8000220 <memchr>
 8014732:	2800      	cmp	r0, #0
 8014734:	d03f      	beq.n	80147b6 <_vfiprintf_r+0x20a>
 8014736:	4b26      	ldr	r3, [pc, #152]	@ (80147d0 <_vfiprintf_r+0x224>)
 8014738:	bb1b      	cbnz	r3, 8014782 <_vfiprintf_r+0x1d6>
 801473a:	9b03      	ldr	r3, [sp, #12]
 801473c:	3307      	adds	r3, #7
 801473e:	f023 0307 	bic.w	r3, r3, #7
 8014742:	3308      	adds	r3, #8
 8014744:	9303      	str	r3, [sp, #12]
 8014746:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014748:	443b      	add	r3, r7
 801474a:	9309      	str	r3, [sp, #36]	@ 0x24
 801474c:	e76a      	b.n	8014624 <_vfiprintf_r+0x78>
 801474e:	fb0c 3202 	mla	r2, ip, r2, r3
 8014752:	460c      	mov	r4, r1
 8014754:	2001      	movs	r0, #1
 8014756:	e7a8      	b.n	80146aa <_vfiprintf_r+0xfe>
 8014758:	2300      	movs	r3, #0
 801475a:	3401      	adds	r4, #1
 801475c:	9305      	str	r3, [sp, #20]
 801475e:	4619      	mov	r1, r3
 8014760:	f04f 0c0a 	mov.w	ip, #10
 8014764:	4620      	mov	r0, r4
 8014766:	f810 2b01 	ldrb.w	r2, [r0], #1
 801476a:	3a30      	subs	r2, #48	@ 0x30
 801476c:	2a09      	cmp	r2, #9
 801476e:	d903      	bls.n	8014778 <_vfiprintf_r+0x1cc>
 8014770:	2b00      	cmp	r3, #0
 8014772:	d0c6      	beq.n	8014702 <_vfiprintf_r+0x156>
 8014774:	9105      	str	r1, [sp, #20]
 8014776:	e7c4      	b.n	8014702 <_vfiprintf_r+0x156>
 8014778:	fb0c 2101 	mla	r1, ip, r1, r2
 801477c:	4604      	mov	r4, r0
 801477e:	2301      	movs	r3, #1
 8014780:	e7f0      	b.n	8014764 <_vfiprintf_r+0x1b8>
 8014782:	ab03      	add	r3, sp, #12
 8014784:	9300      	str	r3, [sp, #0]
 8014786:	462a      	mov	r2, r5
 8014788:	4b12      	ldr	r3, [pc, #72]	@ (80147d4 <_vfiprintf_r+0x228>)
 801478a:	a904      	add	r1, sp, #16
 801478c:	4630      	mov	r0, r6
 801478e:	f7fd fd43 	bl	8012218 <_printf_float>
 8014792:	4607      	mov	r7, r0
 8014794:	1c78      	adds	r0, r7, #1
 8014796:	d1d6      	bne.n	8014746 <_vfiprintf_r+0x19a>
 8014798:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801479a:	07d9      	lsls	r1, r3, #31
 801479c:	d405      	bmi.n	80147aa <_vfiprintf_r+0x1fe>
 801479e:	89ab      	ldrh	r3, [r5, #12]
 80147a0:	059a      	lsls	r2, r3, #22
 80147a2:	d402      	bmi.n	80147aa <_vfiprintf_r+0x1fe>
 80147a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80147a6:	f7fe facf 	bl	8012d48 <__retarget_lock_release_recursive>
 80147aa:	89ab      	ldrh	r3, [r5, #12]
 80147ac:	065b      	lsls	r3, r3, #25
 80147ae:	f53f af1f 	bmi.w	80145f0 <_vfiprintf_r+0x44>
 80147b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80147b4:	e71e      	b.n	80145f4 <_vfiprintf_r+0x48>
 80147b6:	ab03      	add	r3, sp, #12
 80147b8:	9300      	str	r3, [sp, #0]
 80147ba:	462a      	mov	r2, r5
 80147bc:	4b05      	ldr	r3, [pc, #20]	@ (80147d4 <_vfiprintf_r+0x228>)
 80147be:	a904      	add	r1, sp, #16
 80147c0:	4630      	mov	r0, r6
 80147c2:	f7fd ffc1 	bl	8012748 <_printf_i>
 80147c6:	e7e4      	b.n	8014792 <_vfiprintf_r+0x1e6>
 80147c8:	08014e08 	.word	0x08014e08
 80147cc:	08014e12 	.word	0x08014e12
 80147d0:	08012219 	.word	0x08012219
 80147d4:	08014589 	.word	0x08014589
 80147d8:	08014e0e 	.word	0x08014e0e

080147dc <__swbuf_r>:
 80147dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80147de:	460e      	mov	r6, r1
 80147e0:	4614      	mov	r4, r2
 80147e2:	4605      	mov	r5, r0
 80147e4:	b118      	cbz	r0, 80147ee <__swbuf_r+0x12>
 80147e6:	6a03      	ldr	r3, [r0, #32]
 80147e8:	b90b      	cbnz	r3, 80147ee <__swbuf_r+0x12>
 80147ea:	f7fe f957 	bl	8012a9c <__sinit>
 80147ee:	69a3      	ldr	r3, [r4, #24]
 80147f0:	60a3      	str	r3, [r4, #8]
 80147f2:	89a3      	ldrh	r3, [r4, #12]
 80147f4:	071a      	lsls	r2, r3, #28
 80147f6:	d501      	bpl.n	80147fc <__swbuf_r+0x20>
 80147f8:	6923      	ldr	r3, [r4, #16]
 80147fa:	b943      	cbnz	r3, 801480e <__swbuf_r+0x32>
 80147fc:	4621      	mov	r1, r4
 80147fe:	4628      	mov	r0, r5
 8014800:	f000 f82a 	bl	8014858 <__swsetup_r>
 8014804:	b118      	cbz	r0, 801480e <__swbuf_r+0x32>
 8014806:	f04f 37ff 	mov.w	r7, #4294967295
 801480a:	4638      	mov	r0, r7
 801480c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801480e:	6823      	ldr	r3, [r4, #0]
 8014810:	6922      	ldr	r2, [r4, #16]
 8014812:	1a98      	subs	r0, r3, r2
 8014814:	6963      	ldr	r3, [r4, #20]
 8014816:	b2f6      	uxtb	r6, r6
 8014818:	4283      	cmp	r3, r0
 801481a:	4637      	mov	r7, r6
 801481c:	dc05      	bgt.n	801482a <__swbuf_r+0x4e>
 801481e:	4621      	mov	r1, r4
 8014820:	4628      	mov	r0, r5
 8014822:	f7ff fdf7 	bl	8014414 <_fflush_r>
 8014826:	2800      	cmp	r0, #0
 8014828:	d1ed      	bne.n	8014806 <__swbuf_r+0x2a>
 801482a:	68a3      	ldr	r3, [r4, #8]
 801482c:	3b01      	subs	r3, #1
 801482e:	60a3      	str	r3, [r4, #8]
 8014830:	6823      	ldr	r3, [r4, #0]
 8014832:	1c5a      	adds	r2, r3, #1
 8014834:	6022      	str	r2, [r4, #0]
 8014836:	701e      	strb	r6, [r3, #0]
 8014838:	6962      	ldr	r2, [r4, #20]
 801483a:	1c43      	adds	r3, r0, #1
 801483c:	429a      	cmp	r2, r3
 801483e:	d004      	beq.n	801484a <__swbuf_r+0x6e>
 8014840:	89a3      	ldrh	r3, [r4, #12]
 8014842:	07db      	lsls	r3, r3, #31
 8014844:	d5e1      	bpl.n	801480a <__swbuf_r+0x2e>
 8014846:	2e0a      	cmp	r6, #10
 8014848:	d1df      	bne.n	801480a <__swbuf_r+0x2e>
 801484a:	4621      	mov	r1, r4
 801484c:	4628      	mov	r0, r5
 801484e:	f7ff fde1 	bl	8014414 <_fflush_r>
 8014852:	2800      	cmp	r0, #0
 8014854:	d0d9      	beq.n	801480a <__swbuf_r+0x2e>
 8014856:	e7d6      	b.n	8014806 <__swbuf_r+0x2a>

08014858 <__swsetup_r>:
 8014858:	b538      	push	{r3, r4, r5, lr}
 801485a:	4b29      	ldr	r3, [pc, #164]	@ (8014900 <__swsetup_r+0xa8>)
 801485c:	4605      	mov	r5, r0
 801485e:	6818      	ldr	r0, [r3, #0]
 8014860:	460c      	mov	r4, r1
 8014862:	b118      	cbz	r0, 801486c <__swsetup_r+0x14>
 8014864:	6a03      	ldr	r3, [r0, #32]
 8014866:	b90b      	cbnz	r3, 801486c <__swsetup_r+0x14>
 8014868:	f7fe f918 	bl	8012a9c <__sinit>
 801486c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014870:	0719      	lsls	r1, r3, #28
 8014872:	d422      	bmi.n	80148ba <__swsetup_r+0x62>
 8014874:	06da      	lsls	r2, r3, #27
 8014876:	d407      	bmi.n	8014888 <__swsetup_r+0x30>
 8014878:	2209      	movs	r2, #9
 801487a:	602a      	str	r2, [r5, #0]
 801487c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014880:	81a3      	strh	r3, [r4, #12]
 8014882:	f04f 30ff 	mov.w	r0, #4294967295
 8014886:	e033      	b.n	80148f0 <__swsetup_r+0x98>
 8014888:	0758      	lsls	r0, r3, #29
 801488a:	d512      	bpl.n	80148b2 <__swsetup_r+0x5a>
 801488c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801488e:	b141      	cbz	r1, 80148a2 <__swsetup_r+0x4a>
 8014890:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014894:	4299      	cmp	r1, r3
 8014896:	d002      	beq.n	801489e <__swsetup_r+0x46>
 8014898:	4628      	mov	r0, r5
 801489a:	f7ff f8bd 	bl	8013a18 <_free_r>
 801489e:	2300      	movs	r3, #0
 80148a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80148a2:	89a3      	ldrh	r3, [r4, #12]
 80148a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80148a8:	81a3      	strh	r3, [r4, #12]
 80148aa:	2300      	movs	r3, #0
 80148ac:	6063      	str	r3, [r4, #4]
 80148ae:	6923      	ldr	r3, [r4, #16]
 80148b0:	6023      	str	r3, [r4, #0]
 80148b2:	89a3      	ldrh	r3, [r4, #12]
 80148b4:	f043 0308 	orr.w	r3, r3, #8
 80148b8:	81a3      	strh	r3, [r4, #12]
 80148ba:	6923      	ldr	r3, [r4, #16]
 80148bc:	b94b      	cbnz	r3, 80148d2 <__swsetup_r+0x7a>
 80148be:	89a3      	ldrh	r3, [r4, #12]
 80148c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80148c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80148c8:	d003      	beq.n	80148d2 <__swsetup_r+0x7a>
 80148ca:	4621      	mov	r1, r4
 80148cc:	4628      	mov	r0, r5
 80148ce:	f000 f883 	bl	80149d8 <__smakebuf_r>
 80148d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80148d6:	f013 0201 	ands.w	r2, r3, #1
 80148da:	d00a      	beq.n	80148f2 <__swsetup_r+0x9a>
 80148dc:	2200      	movs	r2, #0
 80148de:	60a2      	str	r2, [r4, #8]
 80148e0:	6962      	ldr	r2, [r4, #20]
 80148e2:	4252      	negs	r2, r2
 80148e4:	61a2      	str	r2, [r4, #24]
 80148e6:	6922      	ldr	r2, [r4, #16]
 80148e8:	b942      	cbnz	r2, 80148fc <__swsetup_r+0xa4>
 80148ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80148ee:	d1c5      	bne.n	801487c <__swsetup_r+0x24>
 80148f0:	bd38      	pop	{r3, r4, r5, pc}
 80148f2:	0799      	lsls	r1, r3, #30
 80148f4:	bf58      	it	pl
 80148f6:	6962      	ldrpl	r2, [r4, #20]
 80148f8:	60a2      	str	r2, [r4, #8]
 80148fa:	e7f4      	b.n	80148e6 <__swsetup_r+0x8e>
 80148fc:	2000      	movs	r0, #0
 80148fe:	e7f7      	b.n	80148f0 <__swsetup_r+0x98>
 8014900:	20000020 	.word	0x20000020

08014904 <_raise_r>:
 8014904:	291f      	cmp	r1, #31
 8014906:	b538      	push	{r3, r4, r5, lr}
 8014908:	4605      	mov	r5, r0
 801490a:	460c      	mov	r4, r1
 801490c:	d904      	bls.n	8014918 <_raise_r+0x14>
 801490e:	2316      	movs	r3, #22
 8014910:	6003      	str	r3, [r0, #0]
 8014912:	f04f 30ff 	mov.w	r0, #4294967295
 8014916:	bd38      	pop	{r3, r4, r5, pc}
 8014918:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801491a:	b112      	cbz	r2, 8014922 <_raise_r+0x1e>
 801491c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014920:	b94b      	cbnz	r3, 8014936 <_raise_r+0x32>
 8014922:	4628      	mov	r0, r5
 8014924:	f000 f830 	bl	8014988 <_getpid_r>
 8014928:	4622      	mov	r2, r4
 801492a:	4601      	mov	r1, r0
 801492c:	4628      	mov	r0, r5
 801492e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014932:	f000 b817 	b.w	8014964 <_kill_r>
 8014936:	2b01      	cmp	r3, #1
 8014938:	d00a      	beq.n	8014950 <_raise_r+0x4c>
 801493a:	1c59      	adds	r1, r3, #1
 801493c:	d103      	bne.n	8014946 <_raise_r+0x42>
 801493e:	2316      	movs	r3, #22
 8014940:	6003      	str	r3, [r0, #0]
 8014942:	2001      	movs	r0, #1
 8014944:	e7e7      	b.n	8014916 <_raise_r+0x12>
 8014946:	2100      	movs	r1, #0
 8014948:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801494c:	4620      	mov	r0, r4
 801494e:	4798      	blx	r3
 8014950:	2000      	movs	r0, #0
 8014952:	e7e0      	b.n	8014916 <_raise_r+0x12>

08014954 <raise>:
 8014954:	4b02      	ldr	r3, [pc, #8]	@ (8014960 <raise+0xc>)
 8014956:	4601      	mov	r1, r0
 8014958:	6818      	ldr	r0, [r3, #0]
 801495a:	f7ff bfd3 	b.w	8014904 <_raise_r>
 801495e:	bf00      	nop
 8014960:	20000020 	.word	0x20000020

08014964 <_kill_r>:
 8014964:	b538      	push	{r3, r4, r5, lr}
 8014966:	4d07      	ldr	r5, [pc, #28]	@ (8014984 <_kill_r+0x20>)
 8014968:	2300      	movs	r3, #0
 801496a:	4604      	mov	r4, r0
 801496c:	4608      	mov	r0, r1
 801496e:	4611      	mov	r1, r2
 8014970:	602b      	str	r3, [r5, #0]
 8014972:	f7f2 ffdd 	bl	8007930 <_kill>
 8014976:	1c43      	adds	r3, r0, #1
 8014978:	d102      	bne.n	8014980 <_kill_r+0x1c>
 801497a:	682b      	ldr	r3, [r5, #0]
 801497c:	b103      	cbz	r3, 8014980 <_kill_r+0x1c>
 801497e:	6023      	str	r3, [r4, #0]
 8014980:	bd38      	pop	{r3, r4, r5, pc}
 8014982:	bf00      	nop
 8014984:	20006c34 	.word	0x20006c34

08014988 <_getpid_r>:
 8014988:	f7f2 bfca 	b.w	8007920 <_getpid>

0801498c <__swhatbuf_r>:
 801498c:	b570      	push	{r4, r5, r6, lr}
 801498e:	460c      	mov	r4, r1
 8014990:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014994:	2900      	cmp	r1, #0
 8014996:	b096      	sub	sp, #88	@ 0x58
 8014998:	4615      	mov	r5, r2
 801499a:	461e      	mov	r6, r3
 801499c:	da0d      	bge.n	80149ba <__swhatbuf_r+0x2e>
 801499e:	89a3      	ldrh	r3, [r4, #12]
 80149a0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80149a4:	f04f 0100 	mov.w	r1, #0
 80149a8:	bf14      	ite	ne
 80149aa:	2340      	movne	r3, #64	@ 0x40
 80149ac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80149b0:	2000      	movs	r0, #0
 80149b2:	6031      	str	r1, [r6, #0]
 80149b4:	602b      	str	r3, [r5, #0]
 80149b6:	b016      	add	sp, #88	@ 0x58
 80149b8:	bd70      	pop	{r4, r5, r6, pc}
 80149ba:	466a      	mov	r2, sp
 80149bc:	f000 f848 	bl	8014a50 <_fstat_r>
 80149c0:	2800      	cmp	r0, #0
 80149c2:	dbec      	blt.n	801499e <__swhatbuf_r+0x12>
 80149c4:	9901      	ldr	r1, [sp, #4]
 80149c6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80149ca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80149ce:	4259      	negs	r1, r3
 80149d0:	4159      	adcs	r1, r3
 80149d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80149d6:	e7eb      	b.n	80149b0 <__swhatbuf_r+0x24>

080149d8 <__smakebuf_r>:
 80149d8:	898b      	ldrh	r3, [r1, #12]
 80149da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80149dc:	079d      	lsls	r5, r3, #30
 80149de:	4606      	mov	r6, r0
 80149e0:	460c      	mov	r4, r1
 80149e2:	d507      	bpl.n	80149f4 <__smakebuf_r+0x1c>
 80149e4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80149e8:	6023      	str	r3, [r4, #0]
 80149ea:	6123      	str	r3, [r4, #16]
 80149ec:	2301      	movs	r3, #1
 80149ee:	6163      	str	r3, [r4, #20]
 80149f0:	b003      	add	sp, #12
 80149f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80149f4:	ab01      	add	r3, sp, #4
 80149f6:	466a      	mov	r2, sp
 80149f8:	f7ff ffc8 	bl	801498c <__swhatbuf_r>
 80149fc:	9f00      	ldr	r7, [sp, #0]
 80149fe:	4605      	mov	r5, r0
 8014a00:	4639      	mov	r1, r7
 8014a02:	4630      	mov	r0, r6
 8014a04:	f7ff f87c 	bl	8013b00 <_malloc_r>
 8014a08:	b948      	cbnz	r0, 8014a1e <__smakebuf_r+0x46>
 8014a0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014a0e:	059a      	lsls	r2, r3, #22
 8014a10:	d4ee      	bmi.n	80149f0 <__smakebuf_r+0x18>
 8014a12:	f023 0303 	bic.w	r3, r3, #3
 8014a16:	f043 0302 	orr.w	r3, r3, #2
 8014a1a:	81a3      	strh	r3, [r4, #12]
 8014a1c:	e7e2      	b.n	80149e4 <__smakebuf_r+0xc>
 8014a1e:	89a3      	ldrh	r3, [r4, #12]
 8014a20:	6020      	str	r0, [r4, #0]
 8014a22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014a26:	81a3      	strh	r3, [r4, #12]
 8014a28:	9b01      	ldr	r3, [sp, #4]
 8014a2a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8014a2e:	b15b      	cbz	r3, 8014a48 <__smakebuf_r+0x70>
 8014a30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014a34:	4630      	mov	r0, r6
 8014a36:	f000 f81d 	bl	8014a74 <_isatty_r>
 8014a3a:	b128      	cbz	r0, 8014a48 <__smakebuf_r+0x70>
 8014a3c:	89a3      	ldrh	r3, [r4, #12]
 8014a3e:	f023 0303 	bic.w	r3, r3, #3
 8014a42:	f043 0301 	orr.w	r3, r3, #1
 8014a46:	81a3      	strh	r3, [r4, #12]
 8014a48:	89a3      	ldrh	r3, [r4, #12]
 8014a4a:	431d      	orrs	r5, r3
 8014a4c:	81a5      	strh	r5, [r4, #12]
 8014a4e:	e7cf      	b.n	80149f0 <__smakebuf_r+0x18>

08014a50 <_fstat_r>:
 8014a50:	b538      	push	{r3, r4, r5, lr}
 8014a52:	4d07      	ldr	r5, [pc, #28]	@ (8014a70 <_fstat_r+0x20>)
 8014a54:	2300      	movs	r3, #0
 8014a56:	4604      	mov	r4, r0
 8014a58:	4608      	mov	r0, r1
 8014a5a:	4611      	mov	r1, r2
 8014a5c:	602b      	str	r3, [r5, #0]
 8014a5e:	f7f2 ffc7 	bl	80079f0 <_fstat>
 8014a62:	1c43      	adds	r3, r0, #1
 8014a64:	d102      	bne.n	8014a6c <_fstat_r+0x1c>
 8014a66:	682b      	ldr	r3, [r5, #0]
 8014a68:	b103      	cbz	r3, 8014a6c <_fstat_r+0x1c>
 8014a6a:	6023      	str	r3, [r4, #0]
 8014a6c:	bd38      	pop	{r3, r4, r5, pc}
 8014a6e:	bf00      	nop
 8014a70:	20006c34 	.word	0x20006c34

08014a74 <_isatty_r>:
 8014a74:	b538      	push	{r3, r4, r5, lr}
 8014a76:	4d06      	ldr	r5, [pc, #24]	@ (8014a90 <_isatty_r+0x1c>)
 8014a78:	2300      	movs	r3, #0
 8014a7a:	4604      	mov	r4, r0
 8014a7c:	4608      	mov	r0, r1
 8014a7e:	602b      	str	r3, [r5, #0]
 8014a80:	f7f2 ffc6 	bl	8007a10 <_isatty>
 8014a84:	1c43      	adds	r3, r0, #1
 8014a86:	d102      	bne.n	8014a8e <_isatty_r+0x1a>
 8014a88:	682b      	ldr	r3, [r5, #0]
 8014a8a:	b103      	cbz	r3, 8014a8e <_isatty_r+0x1a>
 8014a8c:	6023      	str	r3, [r4, #0]
 8014a8e:	bd38      	pop	{r3, r4, r5, pc}
 8014a90:	20006c34 	.word	0x20006c34

08014a94 <fmaxf>:
 8014a94:	b508      	push	{r3, lr}
 8014a96:	ed2d 8b02 	vpush	{d8}
 8014a9a:	eeb0 8a40 	vmov.f32	s16, s0
 8014a9e:	eef0 8a60 	vmov.f32	s17, s1
 8014aa2:	f000 f815 	bl	8014ad0 <__fpclassifyf>
 8014aa6:	b930      	cbnz	r0, 8014ab6 <fmaxf+0x22>
 8014aa8:	eeb0 8a68 	vmov.f32	s16, s17
 8014aac:	eeb0 0a48 	vmov.f32	s0, s16
 8014ab0:	ecbd 8b02 	vpop	{d8}
 8014ab4:	bd08      	pop	{r3, pc}
 8014ab6:	eeb0 0a68 	vmov.f32	s0, s17
 8014aba:	f000 f809 	bl	8014ad0 <__fpclassifyf>
 8014abe:	2800      	cmp	r0, #0
 8014ac0:	d0f4      	beq.n	8014aac <fmaxf+0x18>
 8014ac2:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8014ac6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014aca:	dded      	ble.n	8014aa8 <fmaxf+0x14>
 8014acc:	e7ee      	b.n	8014aac <fmaxf+0x18>
	...

08014ad0 <__fpclassifyf>:
 8014ad0:	ee10 3a10 	vmov	r3, s0
 8014ad4:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8014ad8:	d00d      	beq.n	8014af6 <__fpclassifyf+0x26>
 8014ada:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 8014ade:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8014ae2:	d30a      	bcc.n	8014afa <__fpclassifyf+0x2a>
 8014ae4:	4b07      	ldr	r3, [pc, #28]	@ (8014b04 <__fpclassifyf+0x34>)
 8014ae6:	1e42      	subs	r2, r0, #1
 8014ae8:	429a      	cmp	r2, r3
 8014aea:	d908      	bls.n	8014afe <__fpclassifyf+0x2e>
 8014aec:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8014af0:	4258      	negs	r0, r3
 8014af2:	4158      	adcs	r0, r3
 8014af4:	4770      	bx	lr
 8014af6:	2002      	movs	r0, #2
 8014af8:	4770      	bx	lr
 8014afa:	2004      	movs	r0, #4
 8014afc:	4770      	bx	lr
 8014afe:	2003      	movs	r0, #3
 8014b00:	4770      	bx	lr
 8014b02:	bf00      	nop
 8014b04:	007ffffe 	.word	0x007ffffe

08014b08 <roundf>:
 8014b08:	ee10 0a10 	vmov	r0, s0
 8014b0c:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8014b10:	3a7f      	subs	r2, #127	@ 0x7f
 8014b12:	2a16      	cmp	r2, #22
 8014b14:	dc15      	bgt.n	8014b42 <roundf+0x3a>
 8014b16:	2a00      	cmp	r2, #0
 8014b18:	da08      	bge.n	8014b2c <roundf+0x24>
 8014b1a:	3201      	adds	r2, #1
 8014b1c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8014b20:	d101      	bne.n	8014b26 <roundf+0x1e>
 8014b22:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 8014b26:	ee00 3a10 	vmov	s0, r3
 8014b2a:	4770      	bx	lr
 8014b2c:	4907      	ldr	r1, [pc, #28]	@ (8014b4c <roundf+0x44>)
 8014b2e:	4111      	asrs	r1, r2
 8014b30:	4201      	tst	r1, r0
 8014b32:	d0fa      	beq.n	8014b2a <roundf+0x22>
 8014b34:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8014b38:	4113      	asrs	r3, r2
 8014b3a:	4403      	add	r3, r0
 8014b3c:	ea23 0301 	bic.w	r3, r3, r1
 8014b40:	e7f1      	b.n	8014b26 <roundf+0x1e>
 8014b42:	2a80      	cmp	r2, #128	@ 0x80
 8014b44:	d1f1      	bne.n	8014b2a <roundf+0x22>
 8014b46:	ee30 0a00 	vadd.f32	s0, s0, s0
 8014b4a:	4770      	bx	lr
 8014b4c:	007fffff 	.word	0x007fffff

08014b50 <_init>:
 8014b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014b52:	bf00      	nop
 8014b54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014b56:	bc08      	pop	{r3}
 8014b58:	469e      	mov	lr, r3
 8014b5a:	4770      	bx	lr

08014b5c <_fini>:
 8014b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014b5e:	bf00      	nop
 8014b60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014b62:	bc08      	pop	{r3}
 8014b64:	469e      	mov	lr, r3
 8014b66:	4770      	bx	lr
