#!/usr/bin/env python3
# /// script
# requires-python = ">=3.11"
# dependencies = [
#   "anytree",
#   "sympy"
# ]
# ///

"""
State Module Generator - Automatic Savestate Support for Verilog Modules

This tool analyzes Verilog modules and automatically injects savestate functionality
by adding ports and logic for state saving/restoring. It's used in the MiSTer FPGA
project to enable save states in emulated systems.

Usage:
    python state_module.py <root_module> <output_file> <verilog_files...>

Example:
    python state_module.py tv80s rtl/tv80_auto_ss.v rtl/tv80/*.v
"""

import sys
import subprocess
import argparse
import logging
from pathlib import Path
from dataclasses import dataclass, field
from typing import List, Optional, Dict, Tuple, Set, Union

import verible_verilog_syntax
from sympy import simplify


# Configure logging
logger = logging.getLogger(__name__)


class Config:
    """Configuration constants for state module generation"""
    PREFIX = 'auto_ss'
    RESET_SIGNALS = frozenset([
        "rst", "nrst", "rstn", "n_rst", "rst_n", 
        "reset", "nreset", "resetn", "n_reset", "reset_n"
    ])
    VERIBLE_FORMAT_PARAMS = [
        "--port_declarations_alignment=align",
        "--named_port_alignment=align",
        "--assignment_statement_alignment=align",
        "--formal_parameters_alignment=align",
        "--module_net_variable_alignment=align",
        "--named_parameter_alignment=align",
        "--verify_convergence=false"
    ]


# Custom exceptions
class StateModuleError(Exception):
    """Base exception for state module generation errors"""
    pass


class ModuleNotFoundError(StateModuleError):
    """Raised when specified module is not found"""
    pass


class InvalidVerilogError(StateModuleError):
    """Raised when Verilog parsing fails"""
    pass


def setup_logging(verbose: bool = False) -> None:
    """Configure logging based on verbosity"""
    level = logging.DEBUG if verbose else logging.INFO
    logging.basicConfig(
        level=level,
        format='%(asctime)s - %(name)s - %(levelname)s - %(message)s'
    )


def find_path(root: verible_verilog_syntax.Node, tags: List[str]) -> Optional[verible_verilog_syntax.Node]:
    """Navigate through AST nodes following a path of tags"""
    node = root

    for tag in tags:
        if node is None:
            return None
        node = node.find({"tag": tag})

    return node


def format_output(s: str) -> str:
    """Format Verilog output using verible-verilog-format"""
    try:
        proc = subprocess.run(
            ["verible-verilog-format", "-"] + Config.VERIBLE_FORMAT_PARAMS,
            stdout=subprocess.PIPE,
            input=s,
            encoding="utf-8",
            check=True
        )
        return proc.stdout
    except subprocess.CalledProcessError as e:
        logger.warning(f"Formatting failed: {e}")
        return s  # Return unformatted on error


def preprocess_inputs(paths: List[Path]) -> str:
    """Preprocess Verilog files with USE_AUTO_SS define"""
    res = []
    for p in paths:
        try:
            proc = subprocess.run(
                ["verible-verilog-preprocessor", "preprocess", "+define+USE_AUTO_SS=1", str(p)],
                stdout=subprocess.PIPE,
                encoding="utf-8",
                check=True
            )
            res.append(proc.stdout)
        except subprocess.CalledProcessError as e:
            raise InvalidVerilogError(f"Failed to preprocess {p}: {e}")

    return '\n'.join(res)


def validate_inputs(files: List[Path]) -> None:
    """Validate input files exist and are readable"""
    for file in files:
        if not file.exists():
            raise FileNotFoundError(f"Input file not found: {file}")
        if not file.is_file():
            raise ValueError(f"Not a file: {file}")
        if file.suffix not in ['.v', '.sv']:
            logger.warning(f"Unexpected file extension: {file}")


def output_file(fp, node, enable_format: bool = True):
    """Output modified AST to file"""
    begin = None
    s = ""
    for tok in verible_verilog_syntax.PreOrderTreeIterator(node):
        if isinstance(tok, InsertNode):
            s += f"\n{tok.text}\n"
        elif isinstance(tok, verible_verilog_syntax.TokenNode):
            if begin is None:
                begin = tok.start
            end = tok.end
            s += tok.syntax_data.source_code[begin:end].decode("utf-8")
            begin = end

    s += "\n\n\n"

    if enable_format:
        s = format_output(s)

    fp.write(s)


class InsertNode(verible_verilog_syntax.LeafNode):
    """Node for inserting text into the AST"""
    def __init__(self, contents: str, parent: verible_verilog_syntax.Node):
        super().__init__(parent)
        self.contents = contents

    @property
    def text(self) -> str:
        return self.contents


def add_text_before(node: verible_verilog_syntax.Node, text: str):
    """Insert text before a node in the AST"""
    parent = node.parent
    children = list(parent.children)
    idx = children.index(node)
    new_node = InsertNode(text, parent)
    children.insert(idx, new_node)
    parent.children = children


def add_text_after(node: verible_verilog_syntax.Node, text: str):
    """Insert text after a node in the AST"""
    parent = node.parent
    children = list(parent.children)
    idx = children.index(node)
    new_node = InsertNode(text, parent)
    children.insert(idx + 1, new_node)
    parent.children = children


@dataclass
class Dimension:
    """Represents a dimension in Verilog (e.g., [7:0])"""
    end: Union[int, str]
    begin: Optional[Union[int, str]] = None
    
    def __post_init__(self):
        self.end = simplify(self.end)
        self.begin = simplify(self.begin) if self.begin else self.begin
        self._normalize()
    
    def _normalize(self):
        """Normalize dimension ordering"""
        if self.end == 0 and self.begin:
            self.end, self.begin = self.begin, self.end
    
    @property
    def size(self) -> Union[int, str]:
        """Calculate dimension size"""
        if self.begin is not None:
            return simplify(f"1+({self.end})-({self.begin})")
        return self.end
    
    def to_verilog(self) -> str:
        """Convert to Verilog syntax"""
        if self.begin == self.end:
            return f"[{self.begin}]"
        return f"[{self.begin} +: {self.size}]"
    
    def __str__(self) -> str:
        return self.to_verilog()
    
    def __eq__(self, other) -> bool:
        return self.end == other.end and self.begin == other.begin


@dataclass
class Register:
    """Represents a Verilog register with dimensions"""
    name: str
    packed: Optional[Dimension] = None
    unpacked: Optional[Dimension] = None
    allocated: Optional[Dimension] = None

    def size(self) -> str:
        """Calculate total size of register"""
        if self.packed and self.unpacked:
            return f"({self.packed.size})*({self.unpacked.size})"
        elif self.packed:
            return str(self.packed.size)
        elif self.unpacked:
            return str(self.unpacked.size)
        else:
            return "1"

    def known_size(self) -> bool:
        """Check if size can be evaluated to a constant"""
        try:
            int(self.size())
            return True
        except (ValueError, TypeError):
            return False

    def allocate(self, offset: str) -> str:
        """Allocate register at given offset and return next offset"""
        self.allocated = Dimension(f"({offset})+({self.size()})-1", offset)
        return f"({offset})+({self.size()})"

    def unpacked_dim(self, index: str) -> Dimension:
        """Get dimension for accessing unpacked array element"""
        base = self.allocated.begin
        return Dimension(
            f"(({self.packed.size}) * (({index}) + 1)) + ({base}) - 1",
            f"(({self.packed.size}) * ({index})) + ({base})"
        )

    def __repr__(self) -> str:
        p = str(self.packed) if self.packed else ""
        u = str(self.unpacked) if self.unpacked else ""
        return f"reg {p} {self.name} {u}"


class Assignment:
    """Represents an always block with register assignments"""
    def __init__(self, always: verible_verilog_syntax.Node, syms: List[str]):
        self.syms = sorted(set(syms))
        self.registers: List[Register] = []
        self.always = always
        self.reset_signal = None
        self.reset_polarity = False

        self._extract_reset_signal()
    
    def _extract_reset_signal(self):
        """Extract reset signal from sensitivity list"""
        for ev in self.always.iter_find_all({"tag": "kEventExpression"}):
            signal = ev.children[1].text
            if signal.lower() in Config.RESET_SIGNALS:
                self.reset_signal = signal
                self.reset_polarity = ev.children[0].text == "posedge"

    def modify_tree(self):
        """Modify the AST to inject state save/restore logic"""
        need_generate = self._check_needs_generate()
        
        wr_str = self._generate_write_logic()
        rd_str = self._generate_read_logic(need_generate)
        
        self._inject_write_logic(wr_str)
        self._inject_read_logic(rd_str)

    def _check_needs_generate(self) -> bool:
        """Check if generate blocks are needed for unpacked arrays"""
        return any(r.unpacked for r in self.registers)

    def _generate_write_logic(self) -> str:
        """Generate write logic for state saving"""
        prefix = Config.PREFIX
        wr_str = f"if ({prefix}_wr) begin\ninteger {prefix}_idx;\n"
        
        for r in self.registers:
            if r.unpacked:
                len = r.unpacked.size
                dim = r.unpacked_dim(f"{prefix}_idx")
                
                wr_str += f"for ({prefix}_idx = 0; {prefix}_idx < ({len}); {prefix}_idx={prefix}_idx+1) begin\n"
                wr_str += f"{r.name}[{prefix}_idx] <= {prefix}_in{dim};\n"
                wr_str += "end\n"
            else:
                wr_str += f"{r.name} <= {prefix}_in{r.allocated};\n"
        
        wr_str += "end"
        return wr_str
    
    def _generate_read_logic(self, need_generate: bool) -> str:
        """Generate read logic for state restoration"""
        prefix = Config.PREFIX
        rd_str = ""
        
        for r in self.registers:
            if r.unpacked:
                len = r.unpacked.size
                block_name = f"blk_asg_{r.name}"
                
                rd_str += f"for ({prefix}_idx = 0; {prefix}_idx < ({len}); {prefix}_idx={prefix}_idx+1) begin : {block_name}\n"
                rd_str += f"assign {prefix}_out{r.unpacked_dim(f'{prefix}_idx')} = {r.name}[{prefix}_idx];\n"
                rd_str += "end\n"
            else:
                rd_str += f"assign {prefix}_out{r.allocated} = {r.name};\n"
        
        if need_generate:
            rd_str = "generate\n" + rd_str + "\nendgenerate\n"
        
        return rd_str
    
    def _inject_write_logic(self, wr_str: str):
        """Inject write logic into the AST"""
        if self.reset_signal:
            # FIXME - we are assuming that the first if clause is going to be for reset
            cond = find_path(self.always, ["kIfClause"])
            if not self.reset_signal in cond.text:
                raise Exception(f"Reset without if {cond.text}")
            add_text_after(cond, "else " + wr_str)
        else:
            ctrl = find_path(self.always, ["kProceduralTimingControlStatement", "kEventControl"])
            add_text_after(ctrl, "begin")
            add_text_after(ctrl.parent.children[-1], wr_str + "\nend\n")
    
    def _inject_read_logic(self, rd_str: str):
        """Inject read logic after the always block"""
        add_text_after(self.always, rd_str)

    def __repr__(self) -> str:
        return f"Assignment({self.syms})"


@dataclass
class ModuleInstance:
    """Represents an instance of a module"""
    name: str
    module_name: str
    node: verible_verilog_syntax.Node
    module: Optional['Module'] = None
    params: List[str] = field(default_factory=list)
    named_params: Dict[str, str] = field(default_factory=dict)
    allocated: Optional[Dimension] = None
    reg_size: Optional[str] = None
    sub_size: Optional[str] = None
    base_idx: Optional[int] = None

    def add_param(self, name: Optional[str], value: str):
        """Add a parameter to the instance"""
        if name is None:
            if len(self.named_params):
                raise ValueError("Adding positional parameter when named parameters already exist")
            self.params.append(value)
        else:
            if len(self.params):
                raise ValueError("Adding named parameter when positional parameters already exist")
            self.named_params[name] = value

    def assign_base_idx(self, cur: int) -> int:
        """Assign base index for hierarchical state management"""
        self.base_idx = cur
        return cur + 1

    def allocate(self, offset: str) -> str:
        """Allocate state space for this instance"""
        if not self.module:
            return offset
            
        module_dim = self.module.allocate()
        if module_dim is None:
            return offset

        params = self.module.eval_params(self.params, self.named_params)
        end = str(module_dim.end)
        reg_size = str(self.module.reg_dim.size)
        sub_size = str(self.module.sub_dim.size)

        # Substitute parameters
        for k, v in params.items():
            end = end.replace(k, f"({v})")
            reg_size = reg_size.replace(k, f"({v})")
            sub_size = sub_size.replace(k, f"({v})")

        self.allocated = Dimension(f"({end})+({offset})", offset)
        self.sub_size = simplify(sub_size)
        self.reg_size = simplify(reg_size)

        return f"({offset})+({self.size()})"
    
    def size(self) -> str:
        """Get allocated size"""
        if self.allocated:
            return str(self.allocated.size)
        return "0"

    def modify_tree(self):
        """Modify AST to add state ports"""
        if not self.allocated:
            return
            
        prefix = Config.PREFIX
        port_list = find_path(self.node, ["kGateInstance", "kPortActualList"])
        add_text_after(port_list, f""",
                .{prefix}_in({prefix}_in{self.allocated}),
                .{prefix}_out({prefix}_out{self.allocated}),
                .{prefix}_wr({prefix}_wr)""")

    def __repr__(self):
        return f"ModuleInstance({self.module_name} {self.name})"


class Module:
    """Represents a Verilog module"""
    def __init__(self, node: verible_verilog_syntax.Node):
        self.node = node
        name = find_path(node, ["kModuleHeader", "SymbolIdentifier"])
        self.name = name.text
        self.instances: List[ModuleInstance] = []
        self.registers: List[Register] = []
        self.assignments: List[Assignment] = []
        self.parameters: List[Tuple[str, str]] = []
        self.state_dim: Optional[Dimension] = None
        self.reg_dim: Optional[Dimension] = None
        self.sub_dim: Optional[Dimension] = None
        self._ancestor_count: Optional[int] = None

        self.allocated = False
        self.predefined = False

        self._extract_all()

    def _extract_all(self):
        """Extract all module components"""
        self.extract_module_instances()
        self.extract_registers()
        self.extract_assignments()
        self.extract_parameters()

    def __repr__(self) -> str:
        return f"Module({self.name})"

    def ancestor_count(self) -> int:
        """Count ancestors with state in hierarchy"""
        if self._ancestor_count is not None:
            return self._ancestor_count

        count = 0
        for inst in self.instances:
            if inst.module and inst.module.state_dim:
                count += 1 + inst.module.ancestor_count()

        self._ancestor_count = count
        return count

    def eval_params(self, positional: List[str], named: Dict[str,str]) -> Dict[str,str]:
        """Evaluate parameters for this module"""
        r = {}
        for idx, (name, default) in enumerate(self.parameters):
            if idx < len(positional):
                r[name] = positional[idx]
            elif name in named:
                r[name] = named[name]
            else:
                r[name] = default
        return r

    def extract_module_instances(self):
        """Extract module instantiations"""
        for decl in self.node.iter_find_all({"tag": "kDataDeclaration"}):
            data_type = find_path(decl, ["kInstantiationType", "kDataType"])
            ports = find_path(decl, ["kPortActualList"])
            if data_type is None or ports is None:
                continue
                
            instance_def = find_path(decl, ["kGateInstance"])
            ref = find_path(data_type, ["kUnqualifiedId", "SymbolIdentifier"])
            instance = ModuleInstance(
                name=instance_def.children[0].text,
                module_name=ref.text,
                node=decl
            )

            # Extract parameters
            for param in data_type.iter_find_all({"tag": "kParamByName"}):
                param_name = param.children[1].text
                param_value = param.children[2].children[1].text
                instance.add_param(param_name, param_value)
            
            params = find_path(data_type, ["kActualParameterPositionalList"])
            if params:
                for param in params.children[::2]:
                    instance.add_param(None, param.text)

            self.instances.append(instance)

    def extract_registers(self):
        """Extract register declarations"""
        dup_track = {}
        
        # Extract regular register declarations
        for decl in self.node.iter_find_all({"tag": "kDataDeclaration"}):
            dims = find_path(decl, ["kPackedDimensions", "kDimensionRange"])
            packed = None
            if dims:
                packed = Dimension(dims.children[1].text, dims.children[3].text)

            instances = decl.find({"tag": "kGateInstanceRegisterVariableList"})
            if instances:
                for variable in instances.iter_find_all({"tag": "kRegisterVariable"}):
                    unpacked = None
                    dims = find_path(variable, ["kUnpackedDimensions", "kDimensionRange"])
                    if dims:
                        unpacked = Dimension(dims.children[1].text, dims.children[3].text)

                    sym = variable.find({"tag": "SymbolIdentifier"})
                    reg = Register(sym.text, packed=packed, unpacked=unpacked)
                    self._add_register(reg, dup_track)

        # Extract port declarations
        for decl in self.node.iter_find_all({"tag": ["kPortDeclaration", "kModulePortDeclaration"]}):
            packed = None
            dims = find_path(decl, ["kPackedDimensions", "kDimensionRange"])
            if dims:
                packed = Dimension(dims.children[1].text, dims.children[3].text)

            sym = find_path(decl, ["kUnqualifiedId"])
            if sym is None:
                sym = find_path(decl, ["kIdentifierUnpackedDimensions", "SymbolIdentifier"])
            
            if sym:
                reg = Register(sym.text, packed=packed)
                self._add_register(reg, dup_track)

    def _add_register(self, reg: Register, dup_track: Dict[str, Register]):
        """Add register with duplicate checking"""
        if reg.name in dup_track:
            if dup_track[reg.name] != reg:
                raise ValueError(f"Conflicting register declarations: {reg} vs {dup_track[reg.name]}")
        else:
            dup_track[reg.name] = reg
            self.registers.append(reg)

    def extract_assignments(self):
        """Extract always blocks with assignments"""
        for always in self.node.iter_find_all({"tag": "kAlwaysStatement"}):
            syms = []
            for assign in always.iter_find_all({"tag": "kNonblockingAssignmentStatement"}):
                target = assign.find({"tag": "kLPValue"})
                if not target:
                    logger.warning("Assignment without target")
                    continue
                    
                sym = target.find({"tag": "SymbolIdentifier"})
                if not sym:
                    logger.warning("Assignment without symbol")
                    continue
                    
                syms.append(sym.text)
                
            if len(syms):
                self.assignments.append(Assignment(always, syms))

    def extract_parameters(self):
        """Extract module parameters"""
        for decl in self.node.iter_find_all({"tag": "kParamDeclaration"}):
            name = find_path(decl, ["kParamType", "SymbolIdentifier"])
            value = find_path(decl, ["kTrailingAssign", "kExpression"])
            self.parameters.append((name.text, value.text))

        for decl in self.node.iter_find_all({"tag": "kParameterAssign"}):
            self.parameters.append((decl.children[0].text, decl.children[2].text))

    def allocate(self) -> Optional[Dimension]:
        """Allocate state space for this module"""
        if self.allocated:
            return self.state_dim

        prefix = Config.PREFIX
        
        # Check for predefined state interface
        for reg in self.registers:
            if reg.name == f"{prefix}_out":
                self.predefined = True
                self.assignments = []
                self.registers = []
                reg.allocate("0")
                self.state_dim = reg.allocated
                self.allocated = True
                self.reg_dim = reg.allocated
                self.sub_dim = Dimension("0", "0")
                return self.state_dim

        # Build assignment map
        assigned = {}
        for a in self.assignments:
            for sym in a.syms:
                assigned[sym] = 1

        # Allocate registers
        allocated = {}
        offset = "0"
        for reg in self.registers:
            if reg.name in assigned:
                offset = reg.allocate(offset)
                allocated[reg.name] = reg
        self.registers = list(allocated.values())

        # Link registers to assignments
        for a in self.assignments:
            for sym in a.syms:
                if sym in allocated:
                    a.registers.append(allocated[sym])

        reg_offset = offset

        # Allocate instances
        for inst in self.instances:
            offset = inst.allocate(offset)
        
        self.allocated = True
        if offset != "0":
            self.state_dim = Dimension(f"({offset})-1", "0")
            self.reg_dim = Dimension(f"({reg_offset})-1", "0")
            self.sub_dim = Dimension(f"({offset})-1", reg_offset)
            return self.state_dim
        else:
            return None

    def print_allocation(self):
        """Print allocation information for debugging"""
        if not self.state_dim:
            return
        
        logger.info(f"{self.name} ancestors={self.ancestor_count()}")
        for i in self.instances:
            if i.module:
                logger.info(f"    {i.module_name} {i.name} ancestors={i.module.ancestor_count()}")

    def modify_tree(self):
        """Modify AST to add state save/restore logic"""
        if not self.state_dim:
            return

        if self.predefined:
            return

        prefix = Config.PREFIX
        verilog1995 = find_path(self.node, ["kModuleItemList", "kModulePortDeclaration"]) is not None
        
        port_decl = find_path(self.node, ["kModuleHeader", "kPortDeclarationList"])
        header = find_path(self.node, ["kModuleHeader"])

        if verilog1995:
            add_text_after(port_decl, f",\n{prefix}_in, {prefix}_wr, {prefix}_out")
            s =  f"input [{self.state_dim.end}:{self.state_dim.begin}] {prefix}_in;\n"
            s += f"input {prefix}_wr;\n"
            s += f"output [{self.state_dim.end}:{self.state_dim.begin}] {prefix}_out;\n"
            add_text_after(header, s)
        else:
            s = f",\ninput [{self.state_dim.end}:{self.state_dim.begin}] {prefix}_in, input {prefix}_wr, "
            s += f"output [{self.state_dim.end}:{self.state_dim.begin}] {prefix}_out"
            add_text_after(port_decl, s)

        add_text_after(header, f"genvar {prefix}_idx;")  # used by assignments

        for i in self.instances:
            i.modify_tree()

        for a in self.assignments:
            a.modify_tree()

    def output_module(self, fp, enable_format: bool = True):
        """Output modified module to file"""
        s = "///////////////////////////////////////////\n"
        s += f"// MODULE {self.name}\n"
        begin = None
        for tok in verible_verilog_syntax.PreOrderTreeIterator(self.node):
            if isinstance(tok, InsertNode):
                s += f"\n{tok.text}\n"
            elif isinstance(tok, verible_verilog_syntax.TokenNode):
                if begin is None:
                    begin = tok.start
                end = tok.end
                s += tok.syntax_data.source_code[begin:end].decode("utf-8")
                begin = end

        s += "\n\n\n"

        if enable_format:
            s = format_output(s)
  
        fp.write(s)

    def post_order(self) -> List['Module']:
        """Get modules in post-order traversal"""
        r = []
        for inst in self.instances:
            if inst.module:
                r.extend(inst.module.post_order())
        r.append(self)
        return r


class ModuleResolver:
    """Resolves module dependencies and builds hierarchy"""
    
    def __init__(self, modules: List[Module]):
        self.modules = {m.name: m for m in modules}
    
    def resolve(self, root_name: str) -> Module:
        """Resolve module hierarchy starting from root"""
        if root_name not in self.modules:
            raise ModuleNotFoundError(f"Root module '{root_name}' not found")
        
        self._resolve_instances()
        return self.modules[root_name]
    
    def _resolve_instances(self):
        """Resolve all module instances"""
        for module in self.modules.values():
            for inst in module.instances:
                if inst.module_name not in self.modules:
                    raise ModuleNotFoundError(
                        f"Module '{inst.module_name}' referenced by "
                        f"'{module.name}.{inst.name}' not found"
                    )
                inst.module = self.modules[inst.module_name]


def process_file_data(data: verible_verilog_syntax.SyntaxData) -> List[Module]:
    """Process syntax data and extract modules"""
    if not data.tree:
        return []

    modules = []
    for module_node in data.tree.iter_find_all({"tag": "kModuleDeclaration"}):
        modules.append(Module(module_node)) 

    return modules


def parse_args():
    """Parse command-line arguments"""
    parser = argparse.ArgumentParser(
        description="Generate automatic savestate support for Verilog modules"
    )
    parser.add_argument(
        'module', 
        help='Root module name to process'
    )
    parser.add_argument(
        'output', 
        help='Output file path (use - for stdout)'
    )
    parser.add_argument(
        'files', 
        nargs='+', 
        type=Path,
        help='Verilog source files to process'
    )
    parser.add_argument(
        '--verbose', '-v', 
        action='store_true',
        help='Enable verbose logging'
    )
    parser.add_argument(
        '--no-format', 
        action='store_true',
        help='Disable output formatting'
    )
    return parser.parse_args()


def main():
    """Main entry point"""
    args = parse_args()
    
    # Setup logging
    setup_logging(args.verbose)
    
    # Validate inputs
    try:
        validate_inputs(args.files)
    except (FileNotFoundError, ValueError) as e:
        logger.error(str(e))
        return 1

    # Setup output
    out_fp = None
    if args.output == '-':
        out_fp = sys.stdout
    else:
        out_fp = open(args.output, "wt")

    try:
        # Parse Verilog files
        parser = verible_verilog_syntax.VeribleVerilogSyntax(executable="verible-verilog-syntax")
        preprocessed = preprocess_inputs(args.files)
        data = parser.parse_string(preprocessed)
        modules = process_file_data(data)

        # Resolve module hierarchy
        resolver = ModuleResolver(modules)
        root_module = resolver.resolve(args.module)

        # Allocate state space
        root_module.allocate()

        # Process modules in post-order
        output_modules = root_module.post_order()
        visited = set()
        
        for module in output_modules:
            if module in visited:
                continue
            module.modify_tree()
            module.print_allocation()
            module.output_module(out_fp, enable_format=not args.no_format)
            visited.add(module)

    except StateModuleError as e:
        logger.error(str(e))
        return 1
    except Exception as e:
        logger.exception("Unexpected error")
        return 1
    finally:
        if out_fp != sys.stdout:
            out_fp.close()

    return 0


if __name__ == "__main__":
    sys.exit(main())