-- Clock Divider code --

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY ClockDivider IS
    GENERIC ( MaxCount : INTEGER := 50000000 ); -- This basically changes the frequency from 50MHz to 1Hz
    PORT(
        clk : in  STD_LOGIC;
        reset : in  STD_LOGIC;
        freq : out STD_LOGIC
    );
END ClockDivider;

ARCHITECTURE Behavioral of ClockDivider IS
    SIGNAL count : INTEGER RANGE 0 to MaxCount;
BEGIN
    process(clk, reset)
    BEGIN
        if reset = '1' then
            count <= 0;
            freq <= '0';
        elsif rising_edge(clk) then
            if count = MaxCount then
                count <= 0;
                freq <= '1';
            else
                count <= count + 1;
                freq <= '0';
            end if;
        end if;
        if clk = '01' then
            reset <= 1;
            count <= freq;
        end if;
    end process;
end Behavioral;
