\doxysection{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.h File Reference}
\hypertarget{stm32f4xx__hal__adc__ex_8h}{}\label{stm32f4xx__hal__adc__ex_8h}\index{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_adc\_ex.h@{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_adc\_ex.h}}


Header file of ADC HAL module.  


{\ttfamily \#include "{}stm32f4xx\+\_\+hal\+\_\+def.\+h"{}}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structADC__InjectionConfTypeDef}{ADC\+\_\+\+Injection\+Conf\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em ADC Configuration injected Channel structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structADC__MultiModeTypeDef}{ADC\+\_\+\+Multi\+Mode\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em ADC Configuration multi-\/mode structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries ADC\+\_\+\+MODE\+\_\+\+INDEPENDENT}~0x00000000U
\item 
\#define {\bfseries ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT\+\_\+\+INJECSIMULT}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}})
\item 
\#define {\bfseries ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT\+\_\+\+ALTERTRIG}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}})
\item 
\#define {\bfseries ADC\+\_\+\+DUALMODE\+\_\+\+INJECSIMULT}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}}))
\item 
\#define {\bfseries ADC\+\_\+\+DUALMODE\+\_\+\+INTERL}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+DUALMODE\+\_\+\+ALTERTRIG}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae55be7b911b4c0272543f98a0dba5f20}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+TRIPLEMODE\+\_\+\+REGSIMULT\+\_\+\+INJECSIMULT}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+TRIPLEMODE\+\_\+\+REGSIMULT\+\_\+\+Alter\+Trig}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}}))
\item 
\#define {\bfseries ADC\+\_\+\+TRIPLEMODE\+\_\+\+INJECSIMULT}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+TRIPLEMODE\+\_\+\+REGSIMULT}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}}))
\item 
\#define {\bfseries ADC\+\_\+\+TRIPLEMODE\+\_\+\+INTERL}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+TRIPLEMODE\+\_\+\+ALTERTRIG}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae55be7b911b4c0272543f98a0dba5f20}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group__ADCEx__Direct__memory__access__mode__for__multi__mode_ga59163da6d23f587f951ce21d74542795}{ADC\+\_\+\+DMAACCESSMODE\+\_\+\+DISABLED}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__ADCEx__Direct__memory__access__mode__for__multi__mode_gadb55bb780e7c0a58878287f205f88e33}{ADC\+\_\+\+DMAACCESSMODE\+\_\+1}}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a42ee6ec5115244aef8f60d35abcc47}{ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group__ADCEx__Direct__memory__access__mode__for__multi__mode_ga33b7e654725c8de70c9ca5a1e1b3d139}{ADC\+\_\+\+DMAACCESSMODE\+\_\+2}}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacdc9d29cafdd54e5c0dd752c358e1bc8}{ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group__ADCEx__Direct__memory__access__mode__for__multi__mode_ga2613348408ee2a5685f1d06f6f7780dc}{ADC\+\_\+\+DMAACCESSMODE\+\_\+3}}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e346b21afcaeced784e6c80b3aa1fb4}{ADC\+\_\+\+CCR\+\_\+\+DMA}})
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONVEDGE\+\_\+\+NONE}~0x00000000U
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONVEDGE\+\_\+\+RISING}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b3c99510de210ff3137ff8de328889b}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+0}})
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONVEDGE\+\_\+\+FALLING}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga949c70fdf36a32a6afcbf44fec123832}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+1}})
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONVEDGE\+\_\+\+RISINGFALLING}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07330f702208792faca3a563dc4fd9c6}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN}})
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T1\+\_\+\+CC4}~0x00000000U
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T1\+\_\+\+TRGO}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa70c1f30e2101e2177ce564440203ba3}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0}})
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T2\+\_\+\+CC1}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1}})
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T2\+\_\+\+TRGO}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa70c1f30e2101e2177ce564440203ba3}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T3\+\_\+\+CC2}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga571bb97f950181fedbc0d4756482713d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2}})
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T3\+\_\+\+CC4}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga571bb97f950181fedbc0d4756482713d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa70c1f30e2101e2177ce564440203ba3}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T4\+\_\+\+CC1}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga571bb97f950181fedbc0d4756482713d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1}}))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T4\+\_\+\+CC2}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga571bb97f950181fedbc0d4756482713d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa70c1f30e2101e2177ce564440203ba3}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T4\+\_\+\+CC3}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae34f5dda7a153ffd927c9cd38999f822}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+3}})
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T4\+\_\+\+TRGO}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae34f5dda7a153ffd927c9cd38999f822}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa70c1f30e2101e2177ce564440203ba3}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T5\+\_\+\+CC4}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae34f5dda7a153ffd927c9cd38999f822}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1}}))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T5\+\_\+\+TRGO}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae34f5dda7a153ffd927c9cd38999f822}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa70c1f30e2101e2177ce564440203ba3}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T8\+\_\+\+CC2}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae34f5dda7a153ffd927c9cd38999f822}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga571bb97f950181fedbc0d4756482713d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2}}))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T8\+\_\+\+CC3}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae34f5dda7a153ffd927c9cd38999f822}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga571bb97f950181fedbc0d4756482713d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa70c1f30e2101e2177ce564440203ba3}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T8\+\_\+\+CC4}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae34f5dda7a153ffd927c9cd38999f822}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga571bb97f950181fedbc0d4756482713d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1}}))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+EXT\+\_\+\+IT15}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL}})
\item 
\#define {\bfseries ADC\+\_\+\+INJECTED\+\_\+\+SOFTWARE\+\_\+\+START}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL}} + 1U)
\item 
\#define {\bfseries ADC\+\_\+\+INJECTED\+\_\+\+RANK\+\_\+1}~0x00000001U
\item 
\#define {\bfseries ADC\+\_\+\+INJECTED\+\_\+\+RANK\+\_\+2}~0x00000002U
\item 
\#define {\bfseries ADC\+\_\+\+INJECTED\+\_\+\+RANK\+\_\+3}~0x00000003U
\item 
\#define {\bfseries ADC\+\_\+\+INJECTED\+\_\+\+RANK\+\_\+4}~0x00000004U
\item 
\#define \mbox{\hyperlink{group__ADCEx__Private__Macros_ga4abf4c7de28a42d7b124c9e403a6e537}{IS\+\_\+\+ADC\+\_\+\+MODE}}(MODE)
\item 
\#define \mbox{\hyperlink{group__ADCEx__Private__Macros_gacc017b6a9b3ae942307fa95242cc4aa1}{IS\+\_\+\+ADC\+\_\+\+DMA\+\_\+\+ACCESS\+\_\+\+MODE}}(MODE)
\item 
\#define \mbox{\hyperlink{group__ADCEx__Private__Macros_ga1071d8b9c241b032c87c0f858d8de517}{IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+INJEC\+\_\+\+TRIG\+\_\+\+EDGE}}(EDGE)
\item 
\#define \mbox{\hyperlink{group__ADCEx__Private__Macros_ga3cb8cadbff46e432b5e000c3a7489a0b}{IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+INJEC\+\_\+\+TRIG}}(INJTRIG)
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+INJECTED\+\_\+\+LENGTH}(LENGTH)~(((LENGTH) $>$= 1U) \&\& ((LENGTH) $<$= 4U))
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+INJECTED\+\_\+\+RANK}(RANK)~(((RANK) $>$= 1U) \&\& ((RANK) $<$= 4U))
\item 
\#define \mbox{\hyperlink{group__ADCEx__Private__Macros_gaa40c3e803cf20a8aebc3735a714606ad}{ADC\+\_\+\+JSQR}}(\+\_\+\+CHANNELNB\+\_\+,  \+\_\+\+RANKNB\+\_\+,  \+\_\+\+JSQR\+\_\+\+JL\+\_\+)~(((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+))) $<$$<$ (5U \texorpdfstring{$\ast$}{*} (uint8\+\_\+t)(((\+\_\+\+RANKNB\+\_\+) + 3U) -\/ (\+\_\+\+JSQR\+\_\+\+JL\+\_\+))))
\begin{DoxyCompactList}\small\item\em Set the selected injected Channel rank. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__ADCEx__Private__Macros_gaeeddaa2d55f8826dcb5a6e7a2366c31c}{ADC\+\_\+\+COMMON\+\_\+\+REGISTER}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~ADC1\+\_\+\+COMMON
\begin{DoxyCompactList}\small\item\em Defines if the selected ADC is within ADC common register ADC123 or ADC1 if available (ADC2, ADC3 availability depends on STM32 product) \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Start} (\mbox{\hyperlink{structADC__HandleTypeDef}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Stop} (\mbox{\hyperlink{structADC__HandleTypeDef}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Poll\+For\+Conversion} (\mbox{\hyperlink{structADC__HandleTypeDef}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Start\+\_\+\+IT} (\mbox{\hyperlink{structADC__HandleTypeDef}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Stop\+\_\+\+IT} (\mbox{\hyperlink{structADC__HandleTypeDef}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Get\+Value} (\mbox{\hyperlink{structADC__HandleTypeDef}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc, uint32\+\_\+t Injected\+Rank)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Multi\+Mode\+Start\+\_\+\+DMA} (\mbox{\hyperlink{structADC__HandleTypeDef}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc, uint32\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint32\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Multi\+Mode\+Stop\+\_\+\+DMA} (\mbox{\hyperlink{structADC__HandleTypeDef}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Multi\+Mode\+Get\+Value} (\mbox{\hyperlink{structADC__HandleTypeDef}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc)
\item 
void {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Conv\+Cplt\+Callback} (\mbox{\hyperlink{structADC__HandleTypeDef}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Config\+Channel} (\mbox{\hyperlink{structADC__HandleTypeDef}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc, \mbox{\hyperlink{structADC__InjectionConfTypeDef}{ADC\+\_\+\+Injection\+Conf\+Type\+Def}} \texorpdfstring{$\ast$}{*}s\+Config\+Injected)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Multi\+Mode\+Config\+Channel} (\mbox{\hyperlink{structADC__HandleTypeDef}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc, \mbox{\hyperlink{structADC__MultiModeTypeDef}{ADC\+\_\+\+Multi\+Mode\+Type\+Def}} \texorpdfstring{$\ast$}{*}multimode)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of ADC HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2017 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 