# Minimal Bridge Configuration: 1x2 Write-Only Bridge
# Port definitions only - connectivity comes from bridge_1x2_wr_minimal_connectivity.csv
# Converted from YAML to TOML format

[bridge]
name = "bridge_1x2_wr"
description = "1 master x 2 slave write-only bridge"

[[bridge.masters]]
name = "cpu_wr"  # Descriptive identifier (cpu write master)
prefix = "cpu_wr_axi_"  # External signal prefix
id_width = 4
addr_width = 32
data_width = 32
user_width = 1
channels = "wr"  # Write-only (AW, W, B channels)
# No interface module = direct connection (for testing)

[[bridge.slaves]]
name = "ddr_wr"  # Descriptive identifier (ddr write slave)
prefix = "ddr_wr_axi_"  # External signal prefix
id_width = 4
addr_width = 32
data_width = 32
user_width = 1
channels = "wr"  # Write-only (AW, W, B channels) - must match master
base_addr = "0x00000000"
addr_range = "0x80000000"  # 2GB
# No interface module = direct connection

[[bridge.slaves]]
name = "sram_wr"  # Descriptive identifier (sram write slave)
prefix = "sram_wr_axi_"  # External signal prefix
id_width = 4
addr_width = 32
data_width = 32
user_width = 1
channels = "wr"  # Write-only (AW, W, B channels) - must match master
base_addr = "0x80000000"
addr_range = "0x80000000"  # 2GB
# No interface module = direct connection
