<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="13" e="13"/>
<c f="1" b="15" e="13"/>
<c f="1" b="25" e="25"/>
<c f="1" b="26" e="26"/>
<c f="1" b="27" e="27"/>
<c f="1" b="28" e="28"/>
<c f="1" b="30" e="28"/>
</Comments>
<Macros>
<m f="1" bl="41" bc="3" el="41" ec="51"/>
<m f="1" bl="45" bc="3" el="45" ec="42"/>
<m f="1" bl="57" bc="3" el="57" ec="43"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="13" e="13"/>
<c f="2" b="14" e="14"/>
<c f="2" b="16" e="14"/>
<c f="2" b="49" e="49"/>
<c f="2" b="50" e="50"/>
<c f="2" b="51" e="50"/>
<c f="2" b="63" e="63"/>
<c f="2" b="65" e="63"/>
</Comments>
<Macros>
<m f="2" bl="38" bc="5" el="38" ec="28"/>
<m f="2" bl="42" bc="5" el="42" ec="28"/>
<m f="2" bl="46" bc="5" el="46" ec="28"/>
</Macros>
<tun>
<ns name="llvm" id="7ebe28b077af0dc3580f965a9216fd3f_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="26" lineend="63" original="">
<cr namespace="llvm" access="none" kind="class" name="AMDGPUSubtarget" id="7ebe28b077af0dc3580f965a9216fd3f_ccee921ff17fb86771cc7950ec66d7db" file="2" linestart="28" lineend="28"/>
<cr namespace="llvm" access="none" kind="class" name="TargetInstrInfo" id="7ebe28b077af0dc3580f965a9216fd3f_b2b5c0419910194f0db2c9f0b04e3ba2" file="2" linestart="29" lineend="29" previous="d038367435b7928d04997491e912d58d_b2b5c0419910194f0db2c9f0b04e3ba2"/>
<cr namespace="llvm" access="none" depth="0" kind="struct" name="AMDGPURegisterInfo" id="7ebe28b077af0dc3580f965a9216fd3f_e0372a749c66eaa3f4c2fdb005c00025" file="2" linestart="31" lineend="61">
<cr access="public" kind="struct" name="AMDGPURegisterInfo" id="7ebe28b077af0dc3580f965a9216fd3f_edcebba8f024dd0ad890aeecd3e348e4" file="2" linestart="31" lineend="31"/>
<v name="CalleeSavedReg" proto="const MCPhysReg" const="true" isLiteral="true" isPrimitive="true" id="7ebe28b077af0dc3580f965a9216fd3f_4c4f042aae9f03818610a199596caca7" file="2" linestart="32" lineend="32" storage="static" access2="public">
<QualType const="true">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</QualType>
<Stmt>

</Stmt>
</v>
<fl name="ST" id="7ebe28b077af0dc3580f965a9216fd3f_a6f1cbe082acd933f1692c6fb6126786" file="2" linestart="33" lineend="33" isLiteral="true" isRef="true" access="public" proto="const llvm::AMDGPUSubtarget &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
</fl>
<c name="AMDGPURegisterInfo" id="7ebe28b077af0dc3580f965a9216fd3f_f6fcb04eb8e9b3aedbffc258291a177a" file="2" linestart="35" lineend="35" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="st" proto="const llvm::AMDGPUSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="getReservedRegs" id="7ebe28b077af0dc3580f965a9216fd3f_7f8f5af423933fba91543fc3caa91341" file="2" linestart="37" lineend="39" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::BitVector">
<rt>
<cr id="091fe7d1a666cfdbd5c5602d9bbe50d9_647e416b8bdb6276d3951506048da0d6"/>
</rt>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="37" cb="71" le="39" ce="3">
<ocast lb="38" cb="5" le="38" ce="5">
<bt name="void"/>
<n46 lb="38" cb="5" le="38" ce="5">
<exp pvirg="true"/>
<xop lb="38" cb="5" le="38" ce="5" kind="||">
<n46 lb="38" cb="5" le="38" ce="5">
<exp pvirg="true"/>
<uo lb="38" cb="5" le="38" ce="5" kind="!">
<uo lb="38" cb="5" le="38" ce="5" kind="!">
<n46 lb="38" cb="5" le="38" ce="5">
<exp pvirg="true"/>
<uo lb="38" cb="5" le="38" ce="5" kind="!">
<n32 lb="38" cb="5">
<n32 lb="38" cb="5">
<n52 lb="38" cb="5">
<slit/>
</n52>
</n32>
</n32>
</uo>
</n46>
</uo>
</uo>
</n46>
<n32 lb="38" cb="5" le="38" ce="5">
<n46 lb="38" cb="5" le="38" ce="5">
<exp pvirg="true"/>
<xop lb="38" cb="5" le="38" ce="5" kind=",">
<ce lb="38" cb="5" le="38" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="38" cb="5">
<drx lb="38" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="38" cb="5">
<n52 lb="38" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="38" cb="5">
<n52 lb="38" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="38" cb="5">
<n45 lb="38" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="38" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="38" cb="32" le="38" ce="49" pvirg="true">
<n37 lb="38" cb="39" le="38" ce="49">
<n10 lb="38" cb="39" le="38" ce="49">
<typeptr id="091fe7d1a666cfdbd5c5602d9bbe50d9_709737e66d634339bb4b9cb454b5aaac"/>
<temp/>
<mte lb="38" cb="39" le="38" ce="49">
<exp pvirg="true"/>
<n8 lb="38" cb="39" le="38" ce="49" >
<temp/>
<n11 lb="38" cb="39" le="38" ce="49">
<typeptr id="091fe7d1a666cfdbd5c5602d9bbe50d9_c21543e4ffd5775122f8f921d4c61b66"/>
<temp/>
</n11>
</n8>
</mte>
</n10>
</n37>
</rx>
</u>

</Stmt>
</m>
<m name="getCFGStructurizerRegClass" id="7ebe28b077af0dc3580f965a9216fd3f_b54fe2c0e5988c3958cd0a2f031b4f7e" file="2" linestart="41" lineend="43" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="VT" proto="llvm::MVT" access2="none">
<rt>
<cr id="8082e5165c3f42665d6b82cf419bbd6a_d15e30a7911dd4275e49913b7d78fcf1"/>
</rt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="41" cb="79" le="43" ce="3">
<ocast lb="42" cb="5" le="42" ce="5">
<bt name="void"/>
<n46 lb="42" cb="5" le="42" ce="5">
<exp pvirg="true"/>
<xop lb="42" cb="5" le="42" ce="5" kind="||">
<n46 lb="42" cb="5" le="42" ce="5">
<exp pvirg="true"/>
<uo lb="42" cb="5" le="42" ce="5" kind="!">
<uo lb="42" cb="5" le="42" ce="5" kind="!">
<n46 lb="42" cb="5" le="42" ce="5">
<exp pvirg="true"/>
<uo lb="42" cb="5" le="42" ce="5" kind="!">
<n32 lb="42" cb="5">
<n32 lb="42" cb="5">
<n52 lb="42" cb="5">
<slit/>
</n52>
</n32>
</n32>
</uo>
</n46>
</uo>
</uo>
</n46>
<n32 lb="42" cb="5" le="42" ce="5">
<n46 lb="42" cb="5" le="42" ce="5">
<exp pvirg="true"/>
<xop lb="42" cb="5" le="42" ce="5" kind=",">
<ce lb="42" cb="5" le="42" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="42" cb="5">
<drx lb="42" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="42" cb="5">
<n52 lb="42" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="42" cb="5">
<n52 lb="42" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="42" cb="5">
<n45 lb="42" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="42" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="42" cb="31" le="42" ce="38" pvirg="true">
<n32 lb="42" cb="38">
<n16 lb="42" cb="38">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getHWRegIndex" id="7ebe28b077af0dc3580f965a9216fd3f_49d92eb524152cf4ed2748939a20934d" file="2" linestart="45" lineend="47" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="45" cb="54" le="47" ce="3">
<ocast lb="46" cb="5" le="46" ce="5">
<bt name="void"/>
<n46 lb="46" cb="5" le="46" ce="5">
<exp pvirg="true"/>
<xop lb="46" cb="5" le="46" ce="5" kind="||">
<n46 lb="46" cb="5" le="46" ce="5">
<exp pvirg="true"/>
<uo lb="46" cb="5" le="46" ce="5" kind="!">
<uo lb="46" cb="5" le="46" ce="5" kind="!">
<n46 lb="46" cb="5" le="46" ce="5">
<exp pvirg="true"/>
<uo lb="46" cb="5" le="46" ce="5" kind="!">
<n32 lb="46" cb="5">
<n32 lb="46" cb="5">
<n52 lb="46" cb="5">
<slit/>
</n52>
</n32>
</n32>
</uo>
</n46>
</uo>
</uo>
</n46>
<n32 lb="46" cb="5" le="46" ce="5">
<n46 lb="46" cb="5" le="46" ce="5">
<exp pvirg="true"/>
<xop lb="46" cb="5" le="46" ce="5" kind=",">
<ce lb="46" cb="5" le="46" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="46" cb="5">
<drx lb="46" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="46" cb="5">
<n52 lb="46" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="46" cb="5">
<n52 lb="46" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="46" cb="5">
<n45 lb="46" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="46" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="46" cb="31" le="46" ce="38" pvirg="true">
<n32 lb="46" cb="38">
<n45 lb="46" cb="38"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getSubRegFromChannel" id="7ebe28b077af0dc3580f965a9216fd3f_7b0e2f14bd8f3bdd5d990dffd276a239" file="2" linestart="51" lineend="51" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Channel" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getCalleeSavedRegs" id="7ebe28b077af0dc3580f965a9216fd3f_ee39a5d44050cbf68f8686a9e030e3ab" file="2" linestart="53" lineend="53" access="public" hasbody="true">
<fpt const="true" proto="const MCPhysReg *">
<pt>
<QualType const="true">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</QualType>
</pt>
</fpt>
<p name="MF" proto="const llvm::MachineFunction *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="eliminateFrameIndex" id="7ebe28b077af0dc3580f965a9216fd3f_208fc259ab11e61f715a281ed5201cbb" file="2" linestart="54" lineend="56" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SPAdj" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="FIOperandNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="RS" proto="llvm::RegScavenger *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_5b3d8c591abe16edac31def318a7e873"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getFrameRegister" id="7ebe28b077af0dc3580f965a9216fd3f_159fc464f0c721437bd688c9943d7d92" file="2" linestart="57" lineend="57" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getIndirectSubReg" id="7ebe28b077af0dc3580f965a9216fd3f_590dad574877fb4327b33968633180da" file="2" linestart="59" lineend="59" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="IndirectIndex" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="7ebe28b077af0dc3580f965a9216fd3f_f7593a55bd098ad597548d6c393d7a62" file="2" linestart="31" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::AMDGPURegisterInfo &amp;">
<lrf>
<rt>
<cr id="7ebe28b077af0dc3580f965a9216fd3f_e0372a749c66eaa3f4c2fdb005c00025"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::AMDGPURegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="7ebe28b077af0dc3580f965a9216fd3f_e0372a749c66eaa3f4c2fdb005c00025"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~AMDGPURegisterInfo" id="7ebe28b077af0dc3580f965a9216fd3f_fb4330e4d306c8cde2ed072465119b9a" file="2" linestart="31" lineend="31" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</d>
<c name="AMDGPURegisterInfo" id="7ebe28b077af0dc3580f965a9216fd3f_b1609c54ec726214cc18b8dfe1a3731c" file="2" linestart="31" lineend="31" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::AMDGPURegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="7ebe28b077af0dc3580f965a9216fd3f_e0372a749c66eaa3f4c2fdb005c00025"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="AMDGPURegisterInfo" id="7ebe28b077af0dc3580f965a9216fd3f_579945f2fd4123fec5db53c3ee44b6ab" file="2" linestart="31" lineend="31" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::AMDGPURegisterInfo &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="7ebe28b077af0dc3580f965a9216fd3f_e0372a749c66eaa3f4c2fdb005c00025"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="33e31df3dfa0ea185c5e088217a7cad1_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="18" lineend="18"/>
<c name="AMDGPURegisterInfo" id="33e31df3dfa0ea185c5e088217a7cad1_f6fcb04eb8e9b3aedbffc258291a177a" file="1" linestart="20" lineend="23" previous="7ebe28b077af0dc3580f965a9216fd3f_f6fcb04eb8e9b3aedbffc258291a177a" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="st" proto="const llvm::AMDGPUSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<initlist id="7ebe28b077af0dc3580f965a9216fd3f_a6f1cbe082acd933f1692c6fb6126786">
<Stmt>
<drx lb="22" cb="6" kind="lvalue" nm="st"/>

</Stmt>
</initlist>
<Stmt>
<u lb="23" cb="3" le="23" ce="5"/>

</Stmt>
</c>
<v name="CalleeSavedReg" proto="const MCPhysReg" const="true" isLiteral="true" isPrimitive="true" id="33e31df3dfa0ea185c5e088217a7cad1_4c4f042aae9f03818610a199596caca7" file="1" linestart="30" lineend="30" previous="7ebe28b077af0dc3580f965a9216fd3f_4c4f042aae9f03818610a199596caca7" storage="static" init="true" access2="public">
<QualType const="true">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</QualType>
<Stmt>
<n32 lb="30" cb="54" le="30" ce="62">
<drx lb="30" cb="54" le="30" ce="62" id="180db47254f9ad8516293d3d60f95547_f044ea0fbc34f7db38816a9b247b6013" nm="Register"/>
</n32>

</Stmt>
</v>
<m name="getCalleeSavedRegs" id="33e31df3dfa0ea185c5e088217a7cad1_ee39a5d44050cbf68f8686a9e030e3ab" file="1" linestart="32" lineend="35" previous="7ebe28b077af0dc3580f965a9216fd3f_ee39a5d44050cbf68f8686a9e030e3ab" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const MCPhysReg *">
<pt>
<QualType const="true">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</QualType>
</pt>
</fpt>
<p name="MF" proto="const llvm::MachineFunction *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="33" cb="73" le="35" ce="1">
<rx lb="34" cb="3" le="34" ce="11" pvirg="true">
<uo lb="34" cb="10" le="34" ce="11" kind="&amp;">
<drx lb="34" cb="11" kind="lvalue" id="33e31df3dfa0ea185c5e088217a7cad1_4c4f042aae9f03818610a199596caca7" nm="CalleeSavedReg"/>
</uo>
</rx>
</u>

</Stmt>
</m>
<m name="eliminateFrameIndex" id="33e31df3dfa0ea185c5e088217a7cad1_208fc259ab11e61f715a281ed5201cbb" file="1" linestart="37" lineend="42" previous="7ebe28b077af0dc3580f965a9216fd3f_208fc259ab11e61f715a281ed5201cbb" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SPAdj" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="FIOperandNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="RS" proto="llvm::RegScavenger *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_5b3d8c591abe16edac31def318a7e873"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="40" cb="70" le="42" ce="1">
<ce lb="41" cb="3" le="41" ce="3" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="41" cb="3" le="41" ce="3">
<drx lb="41" cb="3" le="41" ce="3" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="41" cb="3">
<n52 lb="41" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="41" cb="3">
<n52 lb="41" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="41" cb="3">
<n45 lb="41" cb="3">
<flit/>
</n45>
</n32>
</ce>
</u>

</Stmt>
</m>
<m name="getFrameRegister" id="33e31df3dfa0ea185c5e088217a7cad1_159fc464f0c721437bd688c9943d7d92" file="1" linestart="44" lineend="47" previous="7ebe28b077af0dc3580f965a9216fd3f_159fc464f0c721437bd688c9943d7d92" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="44" cb="80" le="47" ce="1">
<ocast lb="45" cb="3" le="45" ce="3">
<bt name="void"/>
<n46 lb="45" cb="3" le="45" ce="3">
<exp pvirg="true"/>
<xop lb="45" cb="3" le="45" ce="3" kind="||">
<n46 lb="45" cb="3" le="45" ce="3">
<exp pvirg="true"/>
<uo lb="45" cb="3" le="45" ce="3" kind="!">
<uo lb="45" cb="3" le="45" ce="3" kind="!">
<n46 lb="45" cb="3" le="45" ce="3">
<exp pvirg="true"/>
<uo lb="45" cb="3" le="45" ce="3" kind="!">
<n32 lb="45" cb="3">
<n32 lb="45" cb="3">
<n52 lb="45" cb="3">
<slit/>
</n52>
</n32>
</n32>
</uo>
</n46>
</uo>
</uo>
</n46>
<n32 lb="45" cb="3" le="45" ce="3">
<n46 lb="45" cb="3" le="45" ce="3">
<exp pvirg="true"/>
<xop lb="45" cb="3" le="45" ce="3" kind=",">
<ce lb="45" cb="3" le="45" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="45" cb="3">
<drx lb="45" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="45" cb="3">
<n52 lb="45" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="45" cb="3">
<n52 lb="45" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="45" cb="3">
<n45 lb="45" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="45" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="46" cb="3" le="46" ce="10" pvirg="true">
<n32 lb="46" cb="10">
<n45 lb="46" cb="10"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getSubRegFromChannel" id="33e31df3dfa0ea185c5e088217a7cad1_7b0e2f14bd8f3bdd5d990dffd276a239" file="1" linestart="49" lineend="59" previous="7ebe28b077af0dc3580f965a9216fd3f_7b0e2f14bd8f3bdd5d990dffd276a239" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Channel" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="49" cb="75" le="59" ce="1">
<dst lb="50" cb="3" le="55" ce="4">
<exp pvirg="true"/>
<Var nm="SubRegs" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
</Var>
</dst>
<rx lb="58" cb="3" le="58" ce="25" pvirg="true">
<n32 lb="58" cb="10" le="58" ce="25">
<n2 lb="58" cb="10" le="58" ce="25">
<exp pvirg="true"/>
<n32 lb="58" cb="10">
<drx lb="58" cb="10" kind="lvalue" nm="SubRegs"/>
</n32>
<n32 lb="58" cb="18">
<drx lb="58" cb="18" kind="lvalue" nm="Channel"/>
</n32>
</n2>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getIndirectSubReg" id="33e31df3dfa0ea185c5e088217a7cad1_590dad574877fb4327b33968633180da" file="1" linestart="61" lineend="64" previous="7ebe28b077af0dc3580f965a9216fd3f_590dad574877fb4327b33968633180da" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="IndirectIndex" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="61" cb="78" le="64" ce="1">
<rx lb="63" cb="3" le="63" ce="44" pvirg="true">
<mce lb="63" cb="10" le="63" ce="44" nbparm="1" id="7ebe28b077af0dc3580f965a9216fd3f_7b0e2f14bd8f3bdd5d990dffd276a239">
<exp pvirg="true"/>
<mex lb="63" cb="10" id="7ebe28b077af0dc3580f965a9216fd3f_7b0e2f14bd8f3bdd5d990dffd276a239" nm="getSubRegFromChannel" arrow="1">
<n19 lb="63" cb="10"/>
</mex>
<n32 lb="63" cb="31">
<drx lb="63" cb="31" kind="lvalue" nm="IndirectIndex"/>
</n32>
</mce>
</rx>
</u>

</Stmt>
</m>
</tun>
</Root>
