<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>fft_stages</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>loop rewind stp(delay=0 clock cycles(s))</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>0</Interval-min>
            <Interval-max>0</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <DFTpts>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <PipelineII>5</PipelineII>
                <PipelineDepth>25</PipelineDepth>
                <InstanceList/>
            </DFTpts>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>2</BRAM_18K>
            <DSP>7</DSP>
            <FF>2142</FF>
            <LUT>2769</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>fft_stages</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>fft_stages</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>fft_stages</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>fft_stages</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>fft_stages</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>fft_stages</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_0_address0</name>
            <Object>X_R_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_0_ce0</name>
            <Object>X_R_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_0_q0</name>
            <Object>X_R_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_1_address0</name>
            <Object>X_R_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_1_ce0</name>
            <Object>X_R_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_1_q0</name>
            <Object>X_R_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_2_address0</name>
            <Object>X_R_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_2_ce0</name>
            <Object>X_R_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_2_q0</name>
            <Object>X_R_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_3_address0</name>
            <Object>X_R_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_3_ce0</name>
            <Object>X_R_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_3_q0</name>
            <Object>X_R_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_0_address0</name>
            <Object>X_I_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_0_ce0</name>
            <Object>X_I_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_0_q0</name>
            <Object>X_I_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_1_address0</name>
            <Object>X_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_1_ce0</name>
            <Object>X_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_1_q0</name>
            <Object>X_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_2_address0</name>
            <Object>X_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_2_ce0</name>
            <Object>X_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_2_q0</name>
            <Object>X_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_3_address0</name>
            <Object>X_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_3_ce0</name>
            <Object>X_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_3_q0</name>
            <Object>X_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stage</name>
            <Object>stage</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_0_address0</name>
            <Object>OUT_R_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_0_ce0</name>
            <Object>OUT_R_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_0_we0</name>
            <Object>OUT_R_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_0_d0</name>
            <Object>OUT_R_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_1_address0</name>
            <Object>OUT_R_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_1_ce0</name>
            <Object>OUT_R_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_1_we0</name>
            <Object>OUT_R_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_1_d0</name>
            <Object>OUT_R_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_2_address0</name>
            <Object>OUT_R_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_2_ce0</name>
            <Object>OUT_R_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_2_we0</name>
            <Object>OUT_R_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_2_d0</name>
            <Object>OUT_R_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_3_address0</name>
            <Object>OUT_R_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_3_ce0</name>
            <Object>OUT_R_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_3_we0</name>
            <Object>OUT_R_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_3_d0</name>
            <Object>OUT_R_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_0_address0</name>
            <Object>OUT_I_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_0_ce0</name>
            <Object>OUT_I_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_0_we0</name>
            <Object>OUT_I_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_0_d0</name>
            <Object>OUT_I_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_1_address0</name>
            <Object>OUT_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_1_ce0</name>
            <Object>OUT_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_1_we0</name>
            <Object>OUT_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_1_d0</name>
            <Object>OUT_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_2_address0</name>
            <Object>OUT_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_2_ce0</name>
            <Object>OUT_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_2_we0</name>
            <Object>OUT_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_2_d0</name>
            <Object>OUT_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_3_address0</name>
            <Object>OUT_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_3_ce0</name>
            <Object>OUT_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_3_we0</name>
            <Object>OUT_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_3_d0</name>
            <Object>OUT_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>fft_stages</ModuleName>
            <BindInstances>sub_ln34_fu_671_p2 sub_ln34_1_fu_726_p2 one_V_fu_742_p2 sub4_fu_753_p2 sub_ln674_fu_840_p2 mul_9s_9s_9_1_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 fsub_32ns_32ns_32_5_full_dsp_1_U2 fsub_32ns_32ns_32_5_full_dsp_1_U2 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 add_ln55_fu_956_p2 i_2_fu_970_p2 W_real_U W_imag_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>fft_stages</Name>
            <Loops>
                <DFTpts/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DFTpts>
                        <Name>DFTpts</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </DFTpts>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>7</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>2142</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2769</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFTpts" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_fu_671_p2" SOURCE="../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:34" URAM="0" VARIABLE="sub_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFTpts" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_1_fu_726_p2" SOURCE="../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:34" URAM="0" VARIABLE="sub_ln34_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFTpts" OPTYPE="add" PRAGMA="" RTLNAME="one_V_fu_742_p2" SOURCE="../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:35" URAM="0" VARIABLE="one_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFTpts" OPTYPE="add" PRAGMA="" RTLNAME="sub4_fu_753_p2" SOURCE="../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:18" URAM="0" VARIABLE="sub4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFTpts" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_fu_840_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="DFTpts" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_9_1_1_U6" SOURCE="E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="DFTpts" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="DFTpts" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="DFTpts" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47" URAM="0" VARIABLE="temp_R"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="DFTpts" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="DFTpts" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48" URAM="0" VARIABLE="mul3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="DFTpts" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48" URAM="0" VARIABLE="temp_I"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="DFTpts" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="DFTpts" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51" URAM="0" VARIABLE="sub1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="DFTpts" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:52" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="DFTpts" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:53" URAM="0" VARIABLE="add1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFTpts" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_956_p2" SOURCE="../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFTpts" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_970_p2" SOURCE="../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:40" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="W_real_U" SOURCE="" URAM="0" VARIABLE="W_real"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="W_imag_U" SOURCE="" URAM="0" VARIABLE="W_imag"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="X_R" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="X_R_0_address0" name="X_R_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_R_0_ce0" name="X_R_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_0_q0" name="X_R_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="X_R_1_address0" name="X_R_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_R_1_ce0" name="X_R_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_1_q0" name="X_R_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="X_R_2_address0" name="X_R_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_R_2_ce0" name="X_R_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_2_q0" name="X_R_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="X_R_3_address0" name="X_R_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_R_3_ce0" name="X_R_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_3_q0" name="X_R_3_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="X_I" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="X_I_0_address0" name="X_I_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_I_0_ce0" name="X_I_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_0_q0" name="X_I_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="X_I_1_address0" name="X_I_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_I_1_ce0" name="X_I_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_1_q0" name="X_I_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="X_I_2_address0" name="X_I_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_I_2_ce0" name="X_I_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_2_q0" name="X_I_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="X_I_3_address0" name="X_I_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_I_3_ce0" name="X_I_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_3_q0" name="X_I_3_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stage" index="2" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="stage" name="stage" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="OUT_R" index="3" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="OUT_R_0_address0" name="OUT_R_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="OUT_R_0_ce0" name="OUT_R_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_R_0_we0" name="OUT_R_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_R_0_d0" name="OUT_R_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="OUT_R_1_address0" name="OUT_R_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="OUT_R_1_ce0" name="OUT_R_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_R_1_we0" name="OUT_R_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_R_1_d0" name="OUT_R_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="OUT_R_2_address0" name="OUT_R_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="OUT_R_2_ce0" name="OUT_R_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_R_2_we0" name="OUT_R_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_R_2_d0" name="OUT_R_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="OUT_R_3_address0" name="OUT_R_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="OUT_R_3_ce0" name="OUT_R_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_R_3_we0" name="OUT_R_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_R_3_d0" name="OUT_R_3_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="OUT_I" index="4" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="OUT_I_0_address0" name="OUT_I_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="OUT_I_0_ce0" name="OUT_I_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_I_0_we0" name="OUT_I_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_I_0_d0" name="OUT_I_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="OUT_I_1_address0" name="OUT_I_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="OUT_I_1_ce0" name="OUT_I_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_I_1_we0" name="OUT_I_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_I_1_d0" name="OUT_I_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="OUT_I_2_address0" name="OUT_I_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="OUT_I_2_ce0" name="OUT_I_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_I_2_we0" name="OUT_I_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_I_2_d0" name="OUT_I_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="OUT_I_3_address0" name="OUT_I_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="OUT_I_3_ce0" name="OUT_I_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_I_3_we0" name="OUT_I_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_I_3_d0" name="OUT_I_3_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="X_R_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="X_R_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="X_R_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="X_R_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="X_R_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="X_I_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="X_I_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="X_I_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="X_I_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="stage" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="stage">DATA</portMap>
            </portMaps>
            <ports>
                <port>stage</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="stage"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_R_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="OUT_R_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_R_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_R_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUT_R_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_R_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_R_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="OUT_R_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_R_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_R_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUT_R_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_R_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_R_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="OUT_R_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_R_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_R_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUT_R_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_R_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_R_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="OUT_R_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_R_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_R_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUT_R_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_R_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_I_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="OUT_I_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_I_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_I_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUT_I_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_I_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_I_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="OUT_I_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_I_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_I_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUT_I_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_I_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_I_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="OUT_I_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_I_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_I_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUT_I_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_I_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_I_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="OUT_I_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_I_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_I_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUT_I_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_I_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_I"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="OUT_I_0_address0">8, , </column>
                    <column name="OUT_I_0_d0">32, , </column>
                    <column name="OUT_I_1_address0">8, , </column>
                    <column name="OUT_I_1_d0">32, , </column>
                    <column name="OUT_I_2_address0">8, , </column>
                    <column name="OUT_I_2_d0">32, , </column>
                    <column name="OUT_I_3_address0">8, , </column>
                    <column name="OUT_I_3_d0">32, , </column>
                    <column name="OUT_R_0_address0">8, , </column>
                    <column name="OUT_R_0_d0">32, , </column>
                    <column name="OUT_R_1_address0">8, , </column>
                    <column name="OUT_R_1_d0">32, , </column>
                    <column name="OUT_R_2_address0">8, , </column>
                    <column name="OUT_R_2_d0">32, , </column>
                    <column name="OUT_R_3_address0">8, , </column>
                    <column name="OUT_R_3_d0">32, , </column>
                    <column name="X_I_0_address0">8, , </column>
                    <column name="X_I_0_q0">32, , </column>
                    <column name="X_I_1_address0">8, , </column>
                    <column name="X_I_1_q0">32, , </column>
                    <column name="X_I_2_address0">8, , </column>
                    <column name="X_I_2_q0">32, , </column>
                    <column name="X_I_3_address0">8, , </column>
                    <column name="X_I_3_q0">32, , </column>
                    <column name="X_R_0_address0">8, , </column>
                    <column name="X_R_0_q0">32, , </column>
                    <column name="X_R_1_address0">8, , </column>
                    <column name="X_R_1_q0">32, , </column>
                    <column name="X_R_2_address0">8, , </column>
                    <column name="X_R_2_q0">32, , </column>
                    <column name="X_R_3_address0">8, , </column>
                    <column name="X_R_3_q0">32, , </column>
                </table>
            </item>
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="stage">ap_none, 32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="X_R">in, float*</column>
                    <column name="X_I">in, float*</column>
                    <column name="stage">in, int</column>
                    <column name="OUT_R">out, float*</column>
                    <column name="OUT_I">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="X_R">X_R_0_address0, port, offset, </column>
                    <column name="X_R">X_R_0_ce0, port, , </column>
                    <column name="X_R">X_R_0_q0, port, , </column>
                    <column name="X_R">X_R_1_address0, port, offset, </column>
                    <column name="X_R">X_R_1_ce0, port, , </column>
                    <column name="X_R">X_R_1_q0, port, , </column>
                    <column name="X_R">X_R_2_address0, port, offset, </column>
                    <column name="X_R">X_R_2_ce0, port, , </column>
                    <column name="X_R">X_R_2_q0, port, , </column>
                    <column name="X_R">X_R_3_address0, port, offset, </column>
                    <column name="X_R">X_R_3_ce0, port, , </column>
                    <column name="X_R">X_R_3_q0, port, , </column>
                    <column name="X_I">X_I_0_address0, port, offset, </column>
                    <column name="X_I">X_I_0_ce0, port, , </column>
                    <column name="X_I">X_I_0_q0, port, , </column>
                    <column name="X_I">X_I_1_address0, port, offset, </column>
                    <column name="X_I">X_I_1_ce0, port, , </column>
                    <column name="X_I">X_I_1_q0, port, , </column>
                    <column name="X_I">X_I_2_address0, port, offset, </column>
                    <column name="X_I">X_I_2_ce0, port, , </column>
                    <column name="X_I">X_I_2_q0, port, , </column>
                    <column name="X_I">X_I_3_address0, port, offset, </column>
                    <column name="X_I">X_I_3_ce0, port, , </column>
                    <column name="X_I">X_I_3_q0, port, , </column>
                    <column name="stage">stage, port, , </column>
                    <column name="OUT_R">OUT_R_0_address0, port, offset, </column>
                    <column name="OUT_R">OUT_R_0_ce0, port, , </column>
                    <column name="OUT_R">OUT_R_0_we0, port, , </column>
                    <column name="OUT_R">OUT_R_0_d0, port, , </column>
                    <column name="OUT_R">OUT_R_1_address0, port, offset, </column>
                    <column name="OUT_R">OUT_R_1_ce0, port, , </column>
                    <column name="OUT_R">OUT_R_1_we0, port, , </column>
                    <column name="OUT_R">OUT_R_1_d0, port, , </column>
                    <column name="OUT_R">OUT_R_2_address0, port, offset, </column>
                    <column name="OUT_R">OUT_R_2_ce0, port, , </column>
                    <column name="OUT_R">OUT_R_2_we0, port, , </column>
                    <column name="OUT_R">OUT_R_2_d0, port, , </column>
                    <column name="OUT_R">OUT_R_3_address0, port, offset, </column>
                    <column name="OUT_R">OUT_R_3_ce0, port, , </column>
                    <column name="OUT_R">OUT_R_3_we0, port, , </column>
                    <column name="OUT_R">OUT_R_3_d0, port, , </column>
                    <column name="OUT_I">OUT_I_0_address0, port, offset, </column>
                    <column name="OUT_I">OUT_I_0_ce0, port, , </column>
                    <column name="OUT_I">OUT_I_0_we0, port, , </column>
                    <column name="OUT_I">OUT_I_0_d0, port, , </column>
                    <column name="OUT_I">OUT_I_1_address0, port, offset, </column>
                    <column name="OUT_I">OUT_I_1_ce0, port, , </column>
                    <column name="OUT_I">OUT_I_1_we0, port, , </column>
                    <column name="OUT_I">OUT_I_1_d0, port, , </column>
                    <column name="OUT_I">OUT_I_2_address0, port, offset, </column>
                    <column name="OUT_I">OUT_I_2_ce0, port, , </column>
                    <column name="OUT_I">OUT_I_2_we0, port, , </column>
                    <column name="OUT_I">OUT_I_2_d0, port, , </column>
                    <column name="OUT_I">OUT_I_3_address0, port, offset, </column>
                    <column name="OUT_I">OUT_I_3_ce0, port, , </column>
                    <column name="OUT_I">OUT_I_3_we0, port, , </column>
                    <column name="OUT_I">OUT_I_3_d0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="dependence" location="../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:38" status="valid" parentFunction="fft_stages" variable="OUT_I" isDirective="0" options="variable=OUT_I intra WAW false"/>
        <Pragma type="dependence" location="../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:39" status="valid" parentFunction="fft_stages" variable="OUT_R" isDirective="0" options="variable=OUT_R intra WAW false"/>
        <Pragma type="array_partition" location="hls_FFT_general/solution1/directives.tcl:11" status="valid" parentFunction="fft_stages" variable="OUT_I" isDirective="1" options="variable=OUT_I cyclic factor=4 dim=1"/>
        <Pragma type="array_partition" location="hls_FFT_general/solution1/directives.tcl:10" status="valid" parentFunction="fft_stages" variable="OUT_R" isDirective="1" options="variable=OUT_R cyclic factor=4 dim=1"/>
        <Pragma type="array_partition" location="hls_FFT_general/solution1/directives.tcl:9" status="valid" parentFunction="fft_stages" variable="X_I" isDirective="1" options="variable=X_I cyclic factor=4 dim=1"/>
        <Pragma type="array_partition" location="hls_FFT_general/solution1/directives.tcl:8" status="valid" parentFunction="fft_stages" variable="X_R" isDirective="1" options="variable=X_R cyclic factor=4 dim=1"/>
        <Pragma type="pipeline" location="hls_FFT_general/solution1/directives.tcl:12" status="valid" parentFunction="fft_stages" variable="" isDirective="1" options="rewind"/>
    </PragmaReport>
</profile>

