image::https://github.com/ahmeterdem9603/fpga/blob/master/kapak_1.jfif[R]
=         VERİLOG DECODER TASARIMI +

(ZedBoard Zynq Evaluation and Development Kiti kullanılmıştır.) 


image::https://github.com/ahmeterdem9603/fpga/blob/master/kapak_2.jpg[R] 

