TimeQuest Timing Analyzer report for ROM
Fri Nov 03 22:27:44 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sys_clk'
 13. Slow 1200mV 85C Model Hold: 'sys_clk'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'sys_clk'
 27. Slow 1200mV 0C Model Hold: 'sys_clk'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'sys_clk'
 40. Fast 1200mV 0C Model Hold: 'sys_clk'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; ROM                                                 ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; sys_clk    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { sys_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 125.57 MHz ; 125.57 MHz      ; sys_clk    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; sys_clk ; -6.964 ; -195.289         ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; sys_clk ; 0.453 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; sys_clk ; -3.201 ; -129.951                       ;
+---------+--------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.964 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.988      ;
; -6.964 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.988      ;
; -6.960 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.984      ;
; -6.960 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.984      ;
; -6.959 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.983      ;
; -6.955 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.979      ;
; -6.941 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.965      ;
; -6.941 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.965      ;
; -6.938 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.962      ;
; -6.937 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.961      ;
; -6.937 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.961      ;
; -6.936 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.960      ;
; -6.932 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.956      ;
; -6.915 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.939      ;
; -6.782 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.806      ;
; -6.782 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.806      ;
; -6.778 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.802      ;
; -6.778 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.802      ;
; -6.777 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.801      ;
; -6.773 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.797      ;
; -6.756 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.780      ;
; -6.658 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.682      ;
; -6.658 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.682      ;
; -6.654 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.678      ;
; -6.654 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.678      ;
; -6.653 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.677      ;
; -6.649 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.673      ;
; -6.632 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.656      ;
; -6.187 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.211      ;
; -6.187 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.211      ;
; -6.183 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.207      ;
; -6.183 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.207      ;
; -6.182 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.206      ;
; -6.178 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.202      ;
; -6.161 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 7.185      ;
; -5.342 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 6.366      ;
; -5.342 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 6.366      ;
; -5.338 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 6.362      ;
; -5.338 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 6.362      ;
; -5.337 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 6.361      ;
; -5.333 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 6.357      ;
; -5.316 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 6.340      ;
; -4.672 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 5.696      ;
; -4.672 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 5.696      ;
; -4.668 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 5.692      ;
; -4.668 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 5.692      ;
; -4.667 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 5.691      ;
; -4.663 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 5.687      ;
; -4.646 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 5.670      ;
; -4.596 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.992      ;
; -4.595 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.991      ;
; -4.592 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.988      ;
; -4.559 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.955      ;
; -4.479 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.875      ;
; -4.474 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.870      ;
; -4.429 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.825      ;
; -4.396 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.792      ;
; -4.391 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.787      ;
; -4.377 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.773      ;
; -4.377 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.773      ;
; -4.374 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.770      ;
; -4.346 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.742      ;
; -4.263 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.659      ;
; -4.258 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.654      ;
; -4.251 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.647      ;
; -4.250 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.646      ;
; -4.226 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.622      ;
; -4.225 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.621      ;
; -4.222 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.618      ;
; -4.189 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.585      ;
; -4.166 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.562      ;
; -4.165 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.561      ;
; -4.162 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.558      ;
; -4.129 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.525      ;
; -4.007 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[14]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.070     ; 4.938      ;
; -3.978 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[22]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.071     ; 4.908      ;
; -3.976 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.372      ;
; -3.971 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.367      ;
; -3.944 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.340      ;
; -3.915 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 4.939      ;
; -3.915 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 4.939      ;
; -3.911 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 4.935      ;
; -3.911 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 4.935      ;
; -3.910 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 4.934      ;
; -3.906 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 4.930      ;
; -3.891 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[14]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.070     ; 4.822      ;
; -3.889 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.023      ; 4.913      ;
; -3.862 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[22]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.071     ; 4.792      ;
; -3.849 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.245      ;
; -3.848 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.244      ;
; -3.845 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.241      ;
; -3.822 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[19]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.071     ; 4.752      ;
; -3.812 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.208      ;
; -3.706 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[19]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.071     ; 4.636      ;
; -3.698 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[11]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.070     ; 4.629      ;
; -3.687 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[18]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.071     ; 4.617      ;
; -3.630 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.026      ;
; -3.630 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.026      ;
; -3.627 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.395      ; 5.023      ;
; -3.571 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[18]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.071     ; 4.501      ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; ROM_Ctrl:ROM_Ctrl_inst|key_record[1]                    ; ROM_Ctrl:ROM_Ctrl_inst|key_record[1]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; ROM_Ctrl:ROM_Ctrl_inst|key_record[0]                    ; ROM_Ctrl:ROM_Ctrl_inst|key_record[0]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.758      ;
; 0.543 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.836      ;
; 0.675 ; ROM_Ctrl:ROM_Ctrl_inst|key_record[0]                    ; ROM_Ctrl:ROM_Ctrl_inst|chg_flag                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.968      ;
; 0.733 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[3]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.026      ;
; 0.739 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[3]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.032      ;
; 0.744 ; ROM_Ctrl:ROM_Ctrl_inst|addr[5]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[5]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.056      ;
; 0.744 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[2]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[2]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; ROM_Ctrl:ROM_Ctrl_inst|addr[7]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[7]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; ROM_Ctrl:ROM_Ctrl_inst|addr[3]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[3]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; ROM_Ctrl:ROM_Ctrl_inst|addr[1]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[1]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[7]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[7]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[4]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[4]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[20]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[20]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; ROM_Ctrl:ROM_Ctrl_inst|addr[6]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[6]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.059      ;
; 0.747 ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.059      ;
; 0.747 ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.059      ;
; 0.748 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[3]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[3]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.041      ;
; 0.761 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[13] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[13]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[5]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[5]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[3]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[3]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[12]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[12]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; ROM_Ctrl:ROM_Ctrl_inst|addr[0]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[0]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.074      ;
; 0.762 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[10]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[10]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[7]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[7]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[16]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[16]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[15]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[15]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[17]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[17]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[13]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[13]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[10] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[10]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[21]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[21]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[23]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[23]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.060      ;
; 0.774 ; ROM_Ctrl:ROM_Ctrl_inst|key_record[0]                    ; ROM_Ctrl:ROM_Ctrl_inst|key_record[1]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.067      ;
; 0.775 ; ROM_Ctrl:ROM_Ctrl_inst|key_record[1]                    ; ROM_Ctrl:ROM_Ctrl_inst|chg_flag                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.068      ;
; 0.786 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.079      ;
; 0.828 ; ROM_Ctrl:ROM_Ctrl_inst|key_record[0]                    ; ROM_Ctrl:ROM_Ctrl_inst|addr[7]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.554      ; 1.594      ;
; 0.829 ; ROM_Ctrl:ROM_Ctrl_inst|key_record[0]                    ; ROM_Ctrl:ROM_Ctrl_inst|addr[3]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.554      ; 1.595      ;
; 0.853 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.146      ;
; 0.878 ; ROM_Ctrl:ROM_Ctrl_inst|addr[7]                          ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.035      ; 1.167      ;
; 0.879 ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                          ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.035      ; 1.168      ;
; 0.882 ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                          ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.035      ; 1.171      ;
; 0.883 ; ROM_Ctrl:ROM_Ctrl_inst|addr[0]                          ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.035      ; 1.172      ;
; 0.885 ; Touch_key:Touch_key_inst|key2                           ; ROM_Ctrl:ROM_Ctrl_inst|key_record[1]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.178      ;
; 0.913 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[8]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[9]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.206      ;
; 0.915 ; ROM_Ctrl:ROM_Ctrl_inst|addr[3]                          ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.035      ; 1.204      ;
; 0.926 ; Touch_key:Touch_key_inst|key1                           ; Touch_key:Touch_key_inst|key2                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.219      ;
; 0.929 ; ROM_Ctrl:ROM_Ctrl_inst|addr[1]                          ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.035      ; 1.218      ;
; 0.940 ; Touch_key:Touch_key_inst|key1                           ; ROM_Ctrl:ROM_Ctrl_inst|key_record[1]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.233      ;
; 0.943 ; ROM_Ctrl:ROM_Ctrl_inst|addr[6]                          ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.035      ; 1.232      ;
; 0.955 ; ROM_Ctrl:ROM_Ctrl_inst|addr[5]                          ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.035      ; 1.244      ;
; 1.052 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[9]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[9]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.345      ;
; 1.075 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[8]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.368      ;
; 1.075 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[6]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.368      ;
; 1.075 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[9]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.368      ;
; 1.099 ; ROM_Ctrl:ROM_Ctrl_inst|addr[5]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[6]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.411      ;
; 1.099 ; ROM_Ctrl:ROM_Ctrl_inst|addr[3]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.411      ;
; 1.099 ; ROM_Ctrl:ROM_Ctrl_inst|addr[1]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.411      ;
; 1.099 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[4]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[2]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[3]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[20]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[21]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[6]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[7]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.394      ;
; 1.106 ; ROM_Ctrl:ROM_Ctrl_inst|addr[0]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[1]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.418      ;
; 1.108 ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[5]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.420      ;
; 1.108 ; ROM_Ctrl:ROM_Ctrl_inst|addr[6]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[7]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.420      ;
; 1.108 ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[3]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.420      ;
; 1.109 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[3]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[4]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[19]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[20]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.402      ;
; 1.110 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[9]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[10]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.403      ;
; 1.115 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[12]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[13]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; ROM_Ctrl:ROM_Ctrl_inst|addr[0]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.427      ;
; 1.116 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[16]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[17]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[6]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.429      ;
; 1.117 ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.429      ;
; 1.118 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[22]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[23]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[3]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[19]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[21]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[7]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.411      ;
; 1.124 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[15]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[16]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[3]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[13]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[10] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.419      ;
; 1.133 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[15]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[17]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[13]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[15]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[10] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[21]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[23]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.429      ;
; 1.144 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[8]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[8]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.437      ;
; 1.146 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[18]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[18]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.439      ;
; 1.147 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[6]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[6]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.440      ;
; 1.162 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_flag    ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.455      ;
; 1.162 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_flag    ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.455      ;
; 1.162 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_flag    ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.455      ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[0]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[1]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[3]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[5]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[6]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[7]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|chg_flag                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_flag                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[10]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[11]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[12]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[13]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[14]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[15]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[16]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[17]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[18]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[19]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[20]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[21]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[22]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[23]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[2]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[3]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[4]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[6]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[7]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[8]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[9]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|key_record[0]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|key_record[1]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_flag                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[10]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[13]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[14]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[15]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[3]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[4]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[5]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[6]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[7]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[8]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[9]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[3]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Touch_key:Touch_key_inst|key1                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Touch_key:Touch_key_inst|key2                                                                                           ;
; 0.163  ; 0.398        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.164  ; 0.399        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0]                          ;
; 0.164  ; 0.399        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1]                          ;
; 0.164  ; 0.399        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2]                          ;
; 0.164  ; 0.399        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3]                          ;
; 0.164  ; 0.399        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4]                          ;
; 0.164  ; 0.399        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5]                          ;
; 0.164  ; 0.399        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6]                          ;
; 0.164  ; 0.399        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7]                          ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0]                                                                      ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1]                                                                      ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2]                                                                      ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3]                                                                      ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4]                                                                      ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5]                                                                      ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6]                                                                      ;
; 0.266  ; 0.486        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[0]                                                                                          ;
; 0.266  ; 0.486        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[1]                                                                                          ;
; 0.266  ; 0.486        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                                                                                          ;
; 0.266  ; 0.486        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[3]                                                                                          ;
; 0.266  ; 0.486        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                                                                                          ;
; 0.266  ; 0.486        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[5]                                                                                          ;
; 0.266  ; 0.486        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[6]                                                                                          ;
; 0.266  ; 0.486        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[7]                                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; key_in    ; sys_clk    ; 2.261 ; 2.513 ; Rise       ; sys_clk         ;
; rst_n     ; sys_clk    ; 1.441 ; 1.602 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; key_in    ; sys_clk    ; -1.802 ; -2.045 ; Rise       ; sys_clk         ;
; rst_n     ; sys_clk    ; 0.078  ; -0.060 ; Rise       ; sys_clk         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; seg[*]    ; sys_clk    ; 9.962 ; 9.936 ; Rise       ; sys_clk         ;
;  seg[0]   ; sys_clk    ; 9.020 ; 9.177 ; Rise       ; sys_clk         ;
;  seg[1]   ; sys_clk    ; 9.295 ; 9.350 ; Rise       ; sys_clk         ;
;  seg[2]   ; sys_clk    ; 8.121 ; 8.304 ; Rise       ; sys_clk         ;
;  seg[3]   ; sys_clk    ; 9.608 ; 9.634 ; Rise       ; sys_clk         ;
;  seg[4]   ; sys_clk    ; 8.740 ; 8.949 ; Rise       ; sys_clk         ;
;  seg[5]   ; sys_clk    ; 9.003 ; 9.176 ; Rise       ; sys_clk         ;
;  seg[6]   ; sys_clk    ; 9.962 ; 9.936 ; Rise       ; sys_clk         ;
; sel[*]    ; sys_clk    ; 8.594 ; 8.625 ; Rise       ; sys_clk         ;
;  sel[0]   ; sys_clk    ; 7.827 ; 7.932 ; Rise       ; sys_clk         ;
;  sel[1]   ; sys_clk    ; 7.907 ; 8.067 ; Rise       ; sys_clk         ;
;  sel[2]   ; sys_clk    ; 7.987 ; 8.160 ; Rise       ; sys_clk         ;
;  sel[3]   ; sys_clk    ; 8.431 ; 8.625 ; Rise       ; sys_clk         ;
;  sel[4]   ; sys_clk    ; 7.957 ; 8.109 ; Rise       ; sys_clk         ;
;  sel[5]   ; sys_clk    ; 8.594 ; 8.469 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; seg[*]    ; sys_clk    ; 7.834 ; 8.012 ; Rise       ; sys_clk         ;
;  seg[0]   ; sys_clk    ; 8.697 ; 8.850 ; Rise       ; sys_clk         ;
;  seg[1]   ; sys_clk    ; 8.961 ; 9.016 ; Rise       ; sys_clk         ;
;  seg[2]   ; sys_clk    ; 7.834 ; 8.012 ; Rise       ; sys_clk         ;
;  seg[3]   ; sys_clk    ; 9.256 ; 9.283 ; Rise       ; sys_clk         ;
;  seg[4]   ; sys_clk    ; 8.428 ; 8.631 ; Rise       ; sys_clk         ;
;  seg[5]   ; sys_clk    ; 8.681 ; 8.849 ; Rise       ; sys_clk         ;
;  seg[6]   ; sys_clk    ; 9.664 ; 9.637 ; Rise       ; sys_clk         ;
; sel[*]    ; sys_clk    ; 7.553 ; 7.654 ; Rise       ; sys_clk         ;
;  sel[0]   ; sys_clk    ; 7.553 ; 7.654 ; Rise       ; sys_clk         ;
;  sel[1]   ; sys_clk    ; 7.629 ; 7.784 ; Rise       ; sys_clk         ;
;  sel[2]   ; sys_clk    ; 7.706 ; 7.873 ; Rise       ; sys_clk         ;
;  sel[3]   ; sys_clk    ; 8.128 ; 8.316 ; Rise       ; sys_clk         ;
;  sel[4]   ; sys_clk    ; 7.677 ; 7.824 ; Rise       ; sys_clk         ;
;  sel[5]   ; sys_clk    ; 8.292 ; 8.170 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 134.9 MHz ; 134.9 MHz       ; sys_clk    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; sys_clk ; -6.413 ; -174.700        ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; sys_clk ; 0.401 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; sys_clk ; -3.201 ; -129.951                      ;
+---------+--------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.413 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.464      ;
; -6.413 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.464      ;
; -6.410 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.461      ;
; -6.408 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.459      ;
; -6.399 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.450      ;
; -6.397 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.448      ;
; -6.392 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.443      ;
; -6.392 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.443      ;
; -6.392 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.443      ;
; -6.389 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.440      ;
; -6.387 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.438      ;
; -6.378 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.429      ;
; -6.376 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.427      ;
; -6.371 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.422      ;
; -6.215 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.266      ;
; -6.215 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.266      ;
; -6.212 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.263      ;
; -6.210 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.261      ;
; -6.201 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.252      ;
; -6.199 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.250      ;
; -6.194 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.245      ;
; -6.138 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.189      ;
; -6.138 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.189      ;
; -6.135 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.186      ;
; -6.133 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.184      ;
; -6.124 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.175      ;
; -6.122 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.173      ;
; -6.117 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 7.168      ;
; -5.723 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 6.774      ;
; -5.723 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 6.774      ;
; -5.720 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 6.771      ;
; -5.718 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 6.769      ;
; -5.709 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 6.760      ;
; -5.707 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 6.758      ;
; -5.702 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 6.753      ;
; -4.948 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 5.999      ;
; -4.948 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 5.999      ;
; -4.945 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 5.996      ;
; -4.943 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 5.994      ;
; -4.934 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 5.985      ;
; -4.932 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 5.983      ;
; -4.927 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 5.978      ;
; -4.337 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.714      ;
; -4.336 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.713      ;
; -4.333 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.710      ;
; -4.307 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.684      ;
; -4.305 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 5.356      ;
; -4.305 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 5.356      ;
; -4.302 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 5.353      ;
; -4.300 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 5.351      ;
; -4.291 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 5.342      ;
; -4.289 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 5.340      ;
; -4.284 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 5.335      ;
; -4.138 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.515      ;
; -4.137 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.514      ;
; -4.134 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.511      ;
; -4.129 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.506      ;
; -4.129 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.506      ;
; -4.123 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.500      ;
; -4.118 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.495      ;
; -4.086 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.463      ;
; -4.075 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.452      ;
; -3.995 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.372      ;
; -3.994 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.371      ;
; -3.991 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.368      ;
; -3.965 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.342      ;
; -3.927 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.304      ;
; -3.922 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.299      ;
; -3.909 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.286      ;
; -3.907 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.284      ;
; -3.865 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.242      ;
; -3.864 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.241      ;
; -3.861 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.238      ;
; -3.835 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.212      ;
; -3.678 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.055      ;
; -3.673 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.050      ;
; -3.657 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 5.034      ;
; -3.633 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[14]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.059     ; 4.576      ;
; -3.610 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 4.987      ;
; -3.609 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 4.986      ;
; -3.606 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 4.983      ;
; -3.580 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 4.957      ;
; -3.546 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 4.597      ;
; -3.546 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 4.597      ;
; -3.545 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[22]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.060     ; 4.487      ;
; -3.543 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 4.594      ;
; -3.541 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 4.592      ;
; -3.532 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 4.583      ;
; -3.530 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 4.581      ;
; -3.526 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[14]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.059     ; 4.469      ;
; -3.525 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.049      ; 4.576      ;
; -3.438 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[22]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.060     ; 4.380      ;
; -3.411 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 4.788      ;
; -3.410 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 4.787      ;
; -3.402 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.375      ; 4.779      ;
; -3.387 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[19]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.060     ; 4.329      ;
; -3.361 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[11]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.059     ; 4.304      ;
; -3.294 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[18]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.060     ; 4.236      ;
; -3.280 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[19]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.060     ; 4.222      ;
; -3.254 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[11]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.059     ; 4.197      ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; ROM_Ctrl:ROM_Ctrl_inst|key_record[1]                    ; ROM_Ctrl:ROM_Ctrl_inst|key_record[1]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; ROM_Ctrl:ROM_Ctrl_inst|key_record[0]                    ; ROM_Ctrl:ROM_Ctrl_inst|key_record[0]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.499 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.767      ;
; 0.628 ; ROM_Ctrl:ROM_Ctrl_inst|key_record[0]                    ; ROM_Ctrl:ROM_Ctrl_inst|chg_flag                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.896      ;
; 0.676 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[3]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.944      ;
; 0.681 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[3]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.949      ;
; 0.688 ; ROM_Ctrl:ROM_Ctrl_inst|addr[5]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[5]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.974      ;
; 0.689 ; ROM_Ctrl:ROM_Ctrl_inst|addr[7]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[7]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.975      ;
; 0.691 ; ROM_Ctrl:ROM_Ctrl_inst|addr[3]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[3]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.977      ;
; 0.691 ; ROM_Ctrl:ROM_Ctrl_inst|addr[1]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[1]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.977      ;
; 0.692 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[2]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[2]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[7]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[7]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; ROM_Ctrl:ROM_Ctrl_inst|addr[6]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[6]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.980      ;
; 0.694 ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.980      ;
; 0.694 ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.980      ;
; 0.694 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[4]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[4]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[20]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[20]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[3]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[3]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.965      ;
; 0.704 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[13] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[13]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[5]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[5]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[3]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[3]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[12]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[12]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[10]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[10]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[17]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[17]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[15]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[15]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[7]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[7]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[16]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[16]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[13]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[13]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[23]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[23]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[10] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[10]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; ROM_Ctrl:ROM_Ctrl_inst|addr[0]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[0]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.997      ;
; 0.711 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[21]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[21]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.979      ;
; 0.718 ; ROM_Ctrl:ROM_Ctrl_inst|key_record[0]                    ; ROM_Ctrl:ROM_Ctrl_inst|key_record[1]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.986      ;
; 0.725 ; ROM_Ctrl:ROM_Ctrl_inst|key_record[1]                    ; ROM_Ctrl:ROM_Ctrl_inst|chg_flag                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.993      ;
; 0.733 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.001      ;
; 0.738 ; ROM_Ctrl:ROM_Ctrl_inst|key_record[0]                    ; ROM_Ctrl:ROM_Ctrl_inst|addr[7]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.514      ; 1.447      ;
; 0.739 ; ROM_Ctrl:ROM_Ctrl_inst|key_record[0]                    ; ROM_Ctrl:ROM_Ctrl_inst|addr[3]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.514      ; 1.448      ;
; 0.788 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.056      ;
; 0.790 ; Touch_key:Touch_key_inst|key2                           ; ROM_Ctrl:ROM_Ctrl_inst|key_record[1]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.058      ;
; 0.831 ; ROM_Ctrl:ROM_Ctrl_inst|addr[7]                          ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.005      ; 1.066      ;
; 0.832 ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                          ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.005      ; 1.067      ;
; 0.834 ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                          ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.005      ; 1.069      ;
; 0.837 ; ROM_Ctrl:ROM_Ctrl_inst|addr[0]                          ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.005      ; 1.072      ;
; 0.854 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[8]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[9]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.122      ;
; 0.857 ; Touch_key:Touch_key_inst|key1                           ; ROM_Ctrl:ROM_Ctrl_inst|key_record[1]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.125      ;
; 0.860 ; Touch_key:Touch_key_inst|key1                           ; Touch_key:Touch_key_inst|key2                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.128      ;
; 0.865 ; ROM_Ctrl:ROM_Ctrl_inst|addr[3]                          ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.005      ; 1.100      ;
; 0.877 ; ROM_Ctrl:ROM_Ctrl_inst|addr[1]                          ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.005      ; 1.112      ;
; 0.888 ; ROM_Ctrl:ROM_Ctrl_inst|addr[6]                          ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.005      ; 1.123      ;
; 0.901 ; ROM_Ctrl:ROM_Ctrl_inst|addr[5]                          ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.005      ; 1.136      ;
; 0.981 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[9]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[9]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.249      ;
; 1.005 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[8]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[6]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[9]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.273      ;
; 1.009 ; ROM_Ctrl:ROM_Ctrl_inst|addr[0]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[1]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.295      ;
; 1.010 ; ROM_Ctrl:ROM_Ctrl_inst|addr[5]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[6]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.296      ;
; 1.011 ; ROM_Ctrl:ROM_Ctrl_inst|addr[6]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[7]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.297      ;
; 1.012 ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[5]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.298      ;
; 1.012 ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[3]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.298      ;
; 1.014 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[2]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[3]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.282      ;
; 1.014 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[19]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[20]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.282      ;
; 1.015 ; ROM_Ctrl:ROM_Ctrl_inst|addr[3]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.301      ;
; 1.015 ; ROM_Ctrl:ROM_Ctrl_inst|addr[1]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.301      ;
; 1.016 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[3]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[4]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.284      ;
; 1.018 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[4]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.286      ;
; 1.018 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[9]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[10]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.286      ;
; 1.019 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[20]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[21]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.287      ;
; 1.020 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[6]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[7]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.288      ;
; 1.024 ; ROM_Ctrl:ROM_Ctrl_inst|addr[0]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.310      ;
; 1.026 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[15]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[16]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[3]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[13]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[10] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[6]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.314      ;
; 1.028 ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.314      ;
; 1.029 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[19]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[21]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[12]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[13]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[7]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[3]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.299      ;
; 1.032 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[16]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[17]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[22]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[23]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.300      ;
; 1.041 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[15]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[17]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.309      ;
; 1.043 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[13]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[15]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.311      ;
; 1.043 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.311      ;
; 1.045 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[10] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[21]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[23]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.313      ;
; 1.056 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[8]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[8]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.324      ;
; 1.063 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[18]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[18]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.331      ;
; 1.066 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[6]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[6]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.334      ;
; 1.075 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[22]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[22]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.343      ;
; 1.078 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_flag    ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.346      ;
; 1.078 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_flag    ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.346      ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[0]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[1]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[3]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[5]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[6]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[7]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|chg_flag                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_flag                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[10]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[11]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[12]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[13]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[14]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[15]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[16]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[17]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[18]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[19]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[20]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[21]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[22]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[23]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[2]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[3]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[4]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[6]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[7]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[8]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[9]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|key_record[0]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|key_record[1]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_flag                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[10]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[13]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[14]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[15]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[3]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[4]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[5]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[6]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[7]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[8]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[9]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[3]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Touch_key:Touch_key_inst|key1                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Touch_key:Touch_key_inst|key2                                                                                           ;
; 0.169  ; 0.399        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.176  ; 0.406        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0]                          ;
; 0.176  ; 0.406        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1]                          ;
; 0.176  ; 0.406        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2]                          ;
; 0.176  ; 0.406        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3]                          ;
; 0.176  ; 0.406        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4]                          ;
; 0.176  ; 0.406        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5]                          ;
; 0.176  ; 0.406        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6]                          ;
; 0.176  ; 0.406        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7]                          ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0]                                                                      ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1]                                                                      ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2]                                                                      ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3]                                                                      ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4]                                                                      ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5]                                                                      ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6]                                                                      ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[0]                                                                                          ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[1]                                                                                          ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                                                                                          ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[3]                                                                                          ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                                                                                          ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[5]                                                                                          ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[6]                                                                                          ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[7]                                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; key_in    ; sys_clk    ; 1.988 ; 2.109 ; Rise       ; sys_clk         ;
; rst_n     ; sys_clk    ; 1.391 ; 1.596 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; key_in    ; sys_clk    ; -1.578 ; -1.694 ; Rise       ; sys_clk         ;
; rst_n     ; sys_clk    ; 0.061  ; -0.127 ; Rise       ; sys_clk         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; seg[*]    ; sys_clk    ; 8.930 ; 9.064 ; Rise       ; sys_clk         ;
;  seg[0]   ; sys_clk    ; 8.142 ; 8.463 ; Rise       ; sys_clk         ;
;  seg[1]   ; sys_clk    ; 8.398 ; 8.621 ; Rise       ; sys_clk         ;
;  seg[2]   ; sys_clk    ; 7.352 ; 7.629 ; Rise       ; sys_clk         ;
;  seg[3]   ; sys_clk    ; 8.702 ; 8.879 ; Rise       ; sys_clk         ;
;  seg[4]   ; sys_clk    ; 7.902 ; 8.240 ; Rise       ; sys_clk         ;
;  seg[5]   ; sys_clk    ; 8.146 ; 8.459 ; Rise       ; sys_clk         ;
;  seg[6]   ; sys_clk    ; 8.930 ; 9.064 ; Rise       ; sys_clk         ;
; sel[*]    ; sys_clk    ; 7.926 ; 7.952 ; Rise       ; sys_clk         ;
;  sel[0]   ; sys_clk    ; 7.054 ; 7.295 ; Rise       ; sys_clk         ;
;  sel[1]   ; sys_clk    ; 7.116 ; 7.432 ; Rise       ; sys_clk         ;
;  sel[2]   ; sys_clk    ; 7.185 ; 7.520 ; Rise       ; sys_clk         ;
;  sel[3]   ; sys_clk    ; 7.597 ; 7.952 ; Rise       ; sys_clk         ;
;  sel[4]   ; sys_clk    ; 7.157 ; 7.485 ; Rise       ; sys_clk         ;
;  sel[5]   ; sys_clk    ; 7.926 ; 7.637 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; seg[*]    ; sys_clk    ; 7.074 ; 7.341 ; Rise       ; sys_clk         ;
;  seg[0]   ; sys_clk    ; 7.832 ; 8.142 ; Rise       ; sys_clk         ;
;  seg[1]   ; sys_clk    ; 8.078 ; 8.294 ; Rise       ; sys_clk         ;
;  seg[2]   ; sys_clk    ; 7.074 ; 7.341 ; Rise       ; sys_clk         ;
;  seg[3]   ; sys_clk    ; 8.366 ; 8.538 ; Rise       ; sys_clk         ;
;  seg[4]   ; sys_clk    ; 7.601 ; 7.927 ; Rise       ; sys_clk         ;
;  seg[5]   ; sys_clk    ; 7.836 ; 8.138 ; Rise       ; sys_clk         ;
;  seg[6]   ; sys_clk    ; 8.642 ; 8.770 ; Rise       ; sys_clk         ;
; sel[*]    ; sys_clk    ; 6.789 ; 7.022 ; Rise       ; sys_clk         ;
;  sel[0]   ; sys_clk    ; 6.789 ; 7.022 ; Rise       ; sys_clk         ;
;  sel[1]   ; sys_clk    ; 6.848 ; 7.153 ; Rise       ; sys_clk         ;
;  sel[2]   ; sys_clk    ; 6.915 ; 7.238 ; Rise       ; sys_clk         ;
;  sel[3]   ; sys_clk    ; 7.307 ; 7.649 ; Rise       ; sys_clk         ;
;  sel[4]   ; sys_clk    ; 6.888 ; 7.204 ; Rise       ; sys_clk         ;
;  sel[5]   ; sys_clk    ; 7.627 ; 7.348 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; sys_clk ; -2.478 ; -47.240         ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; sys_clk ; 0.186 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; sys_clk ; -3.000 ; -83.697                       ;
+---------+--------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.478 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.441      ;
; -2.476 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.439      ;
; -2.475 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.438      ;
; -2.473 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.436      ;
; -2.472 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.435      ;
; -2.471 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.434      ;
; -2.462 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.425      ;
; -2.460 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.423      ;
; -2.458 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.421      ;
; -2.457 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.420      ;
; -2.455 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.418      ;
; -2.454 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.417      ;
; -2.453 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.416      ;
; -2.444 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.407      ;
; -2.422 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.385      ;
; -2.420 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.383      ;
; -2.419 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.382      ;
; -2.417 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.380      ;
; -2.416 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.379      ;
; -2.415 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.378      ;
; -2.406 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.369      ;
; -2.367 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.330      ;
; -2.365 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.328      ;
; -2.364 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.327      ;
; -2.362 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.325      ;
; -2.361 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.324      ;
; -2.360 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.323      ;
; -2.351 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.314      ;
; -2.130 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.093      ;
; -2.128 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.091      ;
; -2.127 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.090      ;
; -2.125 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.088      ;
; -2.124 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.087      ;
; -2.123 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.086      ;
; -2.114 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 3.077      ;
; -1.762 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 2.725      ;
; -1.760 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 2.723      ;
; -1.759 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 2.722      ;
; -1.757 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 2.720      ;
; -1.756 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 2.719      ;
; -1.755 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 2.718      ;
; -1.746 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 2.709      ;
; -1.526 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 2.489      ;
; -1.524 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 2.487      ;
; -1.523 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 2.486      ;
; -1.521 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 2.484      ;
; -1.520 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 2.483      ;
; -1.519 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 2.482      ;
; -1.510 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 2.473      ;
; -1.495 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.639      ;
; -1.489 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.633      ;
; -1.477 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.621      ;
; -1.477 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.621      ;
; -1.472 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.616      ;
; -1.466 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.610      ;
; -1.463 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.607      ;
; -1.449 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.593      ;
; -1.444 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.588      ;
; -1.438 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.582      ;
; -1.401 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.545      ;
; -1.395 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.539      ;
; -1.383 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.527      ;
; -1.376 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.520      ;
; -1.374 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.518      ;
; -1.355 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.499      ;
; -1.349 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.493      ;
; -1.348 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.492      ;
; -1.348 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.492      ;
; -1.321 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.465      ;
; -1.320 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.464      ;
; -1.306 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 2.269      ;
; -1.304 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 2.267      ;
; -1.303 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 2.266      ;
; -1.301 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 2.264      ;
; -1.300 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 2.263      ;
; -1.299 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 2.262      ;
; -1.290 ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 2.253      ;
; -1.248 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.392      ;
; -1.244 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.388      ;
; -1.243 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.387      ;
; -1.238 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.382      ;
; -1.237 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.381      ;
; -1.226 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.370      ;
; -1.212 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.356      ;
; -1.211 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[19]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.026     ; 2.172      ;
; -1.209 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[22]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.026     ; 2.170      ;
; -1.206 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[14]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.025     ; 2.168      ;
; -1.192 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.336      ;
; -1.186 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.330      ;
; -1.174 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.318      ;
; -1.160 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.304      ;
; -1.134 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[11]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.025     ; 2.096      ;
; -1.131 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[19]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.026     ; 2.092      ;
; -1.129 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[22]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.026     ; 2.090      ;
; -1.126 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[14]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.025     ; 2.088      ;
; -1.102 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[23]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.026     ; 2.063      ;
; -1.098 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.242      ;
; -1.092 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.236      ;
; -1.074 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[18]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.026     ; 2.035      ;
; -1.071 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.157      ; 2.215      ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; ROM_Ctrl:ROM_Ctrl_inst|key_record[1]                    ; ROM_Ctrl:ROM_Ctrl_inst|key_record[1]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; ROM_Ctrl:ROM_Ctrl_inst|key_record[0]                    ; ROM_Ctrl:ROM_Ctrl_inst|key_record[0]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.225 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.345      ;
; 0.269 ; ROM_Ctrl:ROM_Ctrl_inst|key_record[0]                    ; ROM_Ctrl:ROM_Ctrl_inst|chg_flag                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.390      ;
; 0.285 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[3]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[3]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.407      ;
; 0.297 ; ROM_Ctrl:ROM_Ctrl_inst|addr[7]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[7]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; ROM_Ctrl:ROM_Ctrl_inst|addr[5]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[5]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[2]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[2]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; ROM_Ctrl:ROM_Ctrl_inst|addr[1]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[1]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[20]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[20]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[7]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[7]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[4]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[4]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; ROM_Ctrl:ROM_Ctrl_inst|addr[3]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[3]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[3]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[3]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; ROM_Ctrl:ROM_Ctrl_inst|addr[6]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[6]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.428      ;
; 0.300 ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.428      ;
; 0.304 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[13] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[13]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[5]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[5]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[3]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[3]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[12]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[12]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[10]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[10]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[16]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[16]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[17]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[17]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[23]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[23]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[15]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[15]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[13]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[13]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[7]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[7]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[21]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[21]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[10] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[10]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; ROM_Ctrl:ROM_Ctrl_inst|addr[0]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[0]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.435      ;
; 0.310 ; ROM_Ctrl:ROM_Ctrl_inst|key_record[0]                    ; ROM_Ctrl:ROM_Ctrl_inst|key_record[1]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.431      ;
; 0.313 ; ROM_Ctrl:ROM_Ctrl_inst|key_record[1]                    ; ROM_Ctrl:ROM_Ctrl_inst|chg_flag                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.434      ;
; 0.316 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; ROM_Ctrl:ROM_Ctrl_inst|key_record[0]                    ; ROM_Ctrl:ROM_Ctrl_inst|addr[7]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.231      ; 0.632      ;
; 0.318 ; ROM_Ctrl:ROM_Ctrl_inst|key_record[0]                    ; ROM_Ctrl:ROM_Ctrl_inst|addr[3]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.231      ; 0.633      ;
; 0.334 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.454      ;
; 0.335 ; ROM_Ctrl:ROM_Ctrl_inst|addr[7]                          ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.039      ; 0.478      ;
; 0.336 ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                          ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.039      ; 0.479      ;
; 0.337 ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                          ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.039      ; 0.480      ;
; 0.344 ; Touch_key:Touch_key_inst|key1                           ; Touch_key:Touch_key_inst|key2                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.465      ;
; 0.345 ; ROM_Ctrl:ROM_Ctrl_inst|addr[0]                          ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.039      ; 0.488      ;
; 0.350 ; ROM_Ctrl:ROM_Ctrl_inst|addr[3]                          ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.039      ; 0.493      ;
; 0.357 ; ROM_Ctrl:ROM_Ctrl_inst|addr[1]                          ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.039      ; 0.500      ;
; 0.362 ; Touch_key:Touch_key_inst|key2                           ; ROM_Ctrl:ROM_Ctrl_inst|key_record[1]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.483      ;
; 0.363 ; ROM_Ctrl:ROM_Ctrl_inst|addr[6]                          ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.039      ; 0.506      ;
; 0.363 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[8]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[9]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.484      ;
; 0.367 ; ROM_Ctrl:ROM_Ctrl_inst|addr[5]                          ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.039      ; 0.510      ;
; 0.401 ; Touch_key:Touch_key_inst|key1                           ; ROM_Ctrl:ROM_Ctrl_inst|key_record[1]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.522      ;
; 0.422 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[9]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[9]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.543      ;
; 0.431 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[8]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.552      ;
; 0.431 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[6]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.552      ;
; 0.431 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[9]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.552      ;
; 0.446 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[2]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[3]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; ROM_Ctrl:ROM_Ctrl_inst|addr[5]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[6]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.574      ;
; 0.447 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[4]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; ROM_Ctrl:ROM_Ctrl_inst|addr[1]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.575      ;
; 0.447 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[20]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[21]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; ROM_Ctrl:ROM_Ctrl_inst|addr[3]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.576      ;
; 0.450 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[6]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[7]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.571      ;
; 0.451 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[8]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[8]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[18]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[18]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[12]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[13]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[16]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[17]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[6]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[6]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[22]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[23]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; ROM_Ctrl:ROM_Ctrl_inst|addr[0]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[1]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.584      ;
; 0.457 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[3]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[4]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[3]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.585      ;
; 0.458 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[22]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[22]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; ROM_Ctrl:ROM_Ctrl_inst|addr[6]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[7]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.586      ;
; 0.458 ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[5]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.586      ;
; 0.459 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[19]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[20]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; ROM_Ctrl:ROM_Ctrl_inst|addr[0]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.587      ;
; 0.459 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[7]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[9]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[10]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[3]                       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.588      ;
; 0.461 ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                          ; ROM_Ctrl:ROM_Ctrl_inst|addr[6]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.589      ;
; 0.462 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[19]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[21]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[15]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[16]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[15] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_flag                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[3]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[13]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[10] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[13]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[15]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[15]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[17]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[21]                      ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[23]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[10] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.588      ;
; 0.474 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.594      ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                       ;
+--------+--------------+----------------+-----------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+-----------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; sys_clk ; Rise       ; sys_clk                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[0]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[1]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[3]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[5]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[6]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[7]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|chg_flag                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_flag                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[10]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[11]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[12]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[13]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[14]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[15]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[16]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[17]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[18]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[19]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[20]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[21]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[22]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[23]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[2]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[3]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[4]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[5]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[6]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[7]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[8]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|cnt_val[9]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|key_record[0]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|key_record[1]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_flag                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[10]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[13]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[14]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[15]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[3]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[4]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[5]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[6]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[7]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[8]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[9]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[3]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Touch_key:Touch_key_inst|key1                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Touch_key:Touch_key_inst|key2                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[0]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[1]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[2]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[3]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[4]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[5]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[6]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_vla1:auto_generated|q_a[7]                          ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0]                                                                      ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1]                                                                      ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2]                                                                      ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3]                                                                      ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4]                                                                      ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5]                                                                      ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6]                                                                      ;
; -0.080 ; 0.104        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[0]                                                                                          ;
; -0.080 ; 0.104        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[1]                                                                                          ;
; -0.080 ; 0.104        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[2]                                                                                          ;
; -0.080 ; 0.104        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[3]                                                                                          ;
; -0.080 ; 0.104        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[4]                                                                                          ;
; -0.080 ; 0.104        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[5]                                                                                          ;
; -0.080 ; 0.104        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[6]                                                                                          ;
; -0.080 ; 0.104        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; ROM_Ctrl:ROM_Ctrl_inst|addr[7]                                                                                          ;
+--------+--------------+----------------+-----------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; key_in    ; sys_clk    ; 1.043 ; 1.629 ; Rise       ; sys_clk         ;
; rst_n     ; sys_clk    ; 0.619 ; 0.962 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; key_in    ; sys_clk    ; -0.842 ; -1.420 ; Rise       ; sys_clk         ;
; rst_n     ; sys_clk    ; 0.040  ; -0.301 ; Rise       ; sys_clk         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; seg[*]    ; sys_clk    ; 5.042 ; 4.847 ; Rise       ; sys_clk         ;
;  seg[0]   ; sys_clk    ; 4.371 ; 4.206 ; Rise       ; sys_clk         ;
;  seg[1]   ; sys_clk    ; 4.527 ; 4.318 ; Rise       ; sys_clk         ;
;  seg[2]   ; sys_clk    ; 3.905 ; 3.812 ; Rise       ; sys_clk         ;
;  seg[3]   ; sys_clk    ; 4.733 ; 4.478 ; Rise       ; sys_clk         ;
;  seg[4]   ; sys_clk    ; 4.216 ; 4.082 ; Rise       ; sys_clk         ;
;  seg[5]   ; sys_clk    ; 4.368 ; 4.207 ; Rise       ; sys_clk         ;
;  seg[6]   ; sys_clk    ; 5.042 ; 4.847 ; Rise       ; sys_clk         ;
; sel[*]    ; sys_clk    ; 4.112 ; 4.132 ; Rise       ; sys_clk         ;
;  sel[0]   ; sys_clk    ; 3.835 ; 3.692 ; Rise       ; sys_clk         ;
;  sel[1]   ; sys_clk    ; 3.843 ; 3.713 ; Rise       ; sys_clk         ;
;  sel[2]   ; sys_clk    ; 3.895 ; 3.763 ; Rise       ; sys_clk         ;
;  sel[3]   ; sys_clk    ; 4.112 ; 3.946 ; Rise       ; sys_clk         ;
;  sel[4]   ; sys_clk    ; 3.866 ; 3.728 ; Rise       ; sys_clk         ;
;  sel[5]   ; sys_clk    ; 3.976 ; 4.132 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; seg[*]    ; sys_clk    ; 3.774 ; 3.685 ; Rise       ; sys_clk         ;
;  seg[0]   ; sys_clk    ; 4.221 ; 4.063 ; Rise       ; sys_clk         ;
;  seg[1]   ; sys_clk    ; 4.371 ; 4.170 ; Rise       ; sys_clk         ;
;  seg[2]   ; sys_clk    ; 3.774 ; 3.685 ; Rise       ; sys_clk         ;
;  seg[3]   ; sys_clk    ; 4.570 ; 4.325 ; Rise       ; sys_clk         ;
;  seg[4]   ; sys_clk    ; 4.072 ; 3.943 ; Rise       ; sys_clk         ;
;  seg[5]   ; sys_clk    ; 4.218 ; 4.064 ; Rise       ; sys_clk         ;
;  seg[6]   ; sys_clk    ; 4.905 ; 4.715 ; Rise       ; sys_clk         ;
; sel[*]    ; sys_clk    ; 3.713 ; 3.575 ; Rise       ; sys_clk         ;
;  sel[0]   ; sys_clk    ; 3.713 ; 3.575 ; Rise       ; sys_clk         ;
;  sel[1]   ; sys_clk    ; 3.721 ; 3.595 ; Rise       ; sys_clk         ;
;  sel[2]   ; sys_clk    ; 3.771 ; 3.643 ; Rise       ; sys_clk         ;
;  sel[3]   ; sys_clk    ; 3.976 ; 3.817 ; Rise       ; sys_clk         ;
;  sel[4]   ; sys_clk    ; 3.743 ; 3.610 ; Rise       ; sys_clk         ;
;  sel[5]   ; sys_clk    ; 3.844 ; 3.994 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -6.964   ; 0.186 ; N/A      ; N/A     ; -3.201              ;
;  sys_clk         ; -6.964   ; 0.186 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -195.289 ; 0.0   ; 0.0      ; 0.0     ; -129.951            ;
;  sys_clk         ; -195.289 ; 0.000 ; N/A      ; N/A     ; -129.951            ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; key_in    ; sys_clk    ; 2.261 ; 2.513 ; Rise       ; sys_clk         ;
; rst_n     ; sys_clk    ; 1.441 ; 1.602 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; key_in    ; sys_clk    ; -0.842 ; -1.420 ; Rise       ; sys_clk         ;
; rst_n     ; sys_clk    ; 0.078  ; -0.060 ; Rise       ; sys_clk         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; seg[*]    ; sys_clk    ; 9.962 ; 9.936 ; Rise       ; sys_clk         ;
;  seg[0]   ; sys_clk    ; 9.020 ; 9.177 ; Rise       ; sys_clk         ;
;  seg[1]   ; sys_clk    ; 9.295 ; 9.350 ; Rise       ; sys_clk         ;
;  seg[2]   ; sys_clk    ; 8.121 ; 8.304 ; Rise       ; sys_clk         ;
;  seg[3]   ; sys_clk    ; 9.608 ; 9.634 ; Rise       ; sys_clk         ;
;  seg[4]   ; sys_clk    ; 8.740 ; 8.949 ; Rise       ; sys_clk         ;
;  seg[5]   ; sys_clk    ; 9.003 ; 9.176 ; Rise       ; sys_clk         ;
;  seg[6]   ; sys_clk    ; 9.962 ; 9.936 ; Rise       ; sys_clk         ;
; sel[*]    ; sys_clk    ; 8.594 ; 8.625 ; Rise       ; sys_clk         ;
;  sel[0]   ; sys_clk    ; 7.827 ; 7.932 ; Rise       ; sys_clk         ;
;  sel[1]   ; sys_clk    ; 7.907 ; 8.067 ; Rise       ; sys_clk         ;
;  sel[2]   ; sys_clk    ; 7.987 ; 8.160 ; Rise       ; sys_clk         ;
;  sel[3]   ; sys_clk    ; 8.431 ; 8.625 ; Rise       ; sys_clk         ;
;  sel[4]   ; sys_clk    ; 7.957 ; 8.109 ; Rise       ; sys_clk         ;
;  sel[5]   ; sys_clk    ; 8.594 ; 8.469 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; seg[*]    ; sys_clk    ; 3.774 ; 3.685 ; Rise       ; sys_clk         ;
;  seg[0]   ; sys_clk    ; 4.221 ; 4.063 ; Rise       ; sys_clk         ;
;  seg[1]   ; sys_clk    ; 4.371 ; 4.170 ; Rise       ; sys_clk         ;
;  seg[2]   ; sys_clk    ; 3.774 ; 3.685 ; Rise       ; sys_clk         ;
;  seg[3]   ; sys_clk    ; 4.570 ; 4.325 ; Rise       ; sys_clk         ;
;  seg[4]   ; sys_clk    ; 4.072 ; 3.943 ; Rise       ; sys_clk         ;
;  seg[5]   ; sys_clk    ; 4.218 ; 4.064 ; Rise       ; sys_clk         ;
;  seg[6]   ; sys_clk    ; 4.905 ; 4.715 ; Rise       ; sys_clk         ;
; sel[*]    ; sys_clk    ; 3.713 ; 3.575 ; Rise       ; sys_clk         ;
;  sel[0]   ; sys_clk    ; 3.713 ; 3.575 ; Rise       ; sys_clk         ;
;  sel[1]   ; sys_clk    ; 3.721 ; 3.595 ; Rise       ; sys_clk         ;
;  sel[2]   ; sys_clk    ; 3.771 ; 3.643 ; Rise       ; sys_clk         ;
;  sel[3]   ; sys_clk    ; 3.976 ; 3.817 ; Rise       ; sys_clk         ;
;  sel[4]   ; sys_clk    ; 3.743 ; 3.610 ; Rise       ; sys_clk         ;
;  sel[5]   ; sys_clk    ; 3.844 ; 3.994 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sel[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key_in                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sel[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sel[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sel[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sel[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sel[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sel[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sel[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sel[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sel[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sel[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sel[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sel[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sel[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sel[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sel[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sel[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sel[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sel[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; sys_clk    ; sys_clk  ; 28820    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; sys_clk    ; sys_clk  ; 28820    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 67    ; 67   ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 13    ; 13   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Nov 03 22:27:43 2023
Info: Command: quartus_sta ROM -c ROM
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ROM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name sys_clk sys_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.964
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.964            -195.289 sys_clk 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 sys_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -129.951 sys_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.413
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.413            -174.700 sys_clk 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 sys_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -129.951 sys_clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.478
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.478             -47.240 sys_clk 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 sys_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -83.697 sys_clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4668 megabytes
    Info: Processing ended: Fri Nov 03 22:27:44 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


