{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607008583000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607008583000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 20:46:22 2020 " "Processing started: Thu Dec 03 20:46:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607008583000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008583000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008583000 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607008583473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607008583473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-structure " "Found design unit 1: ALU-structure" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008591278 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008591278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008591278 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MY_XOR.vhd " "Can't analyze file -- file MY_XOR.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607008591281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR2-struct " "Found design unit 1: XOR2-struct" {  } { { "XOR2.vhd" "" { Text "D:/Project_A/XOR2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008591282 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR2 " "Found entity 1: XOR2" {  } { { "XOR2.vhd" "" { Text "D:/Project_A/XOR2.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008591282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008591282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR1-plan " "Found design unit 1: XOR1-plan" {  } { { "XOR1.vhd" "" { Text "D:/Project_A/XOR1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008591283 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR1 " "Found entity 1: XOR1" {  } { { "XOR1.vhd" "" { Text "D:/Project_A/XOR1.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008591283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008591283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gp_cal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gp_cal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gp_cal-struct " "Found design unit 1: gp_cal-struct" {  } { { "gp_cal.vhd" "" { Text "D:/Project_A/gp_cal.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008591284 ""} { "Info" "ISGN_ENTITY_NAME" "1 gp_cal " "Found entity 1: gp_cal" {  } { { "gp_cal.vhd" "" { Text "D:/Project_A/gp_cal.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008591284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008591284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gp_arr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gp_arr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GP_arr-calc " "Found design unit 1: GP_arr-calc" {  } { { "GP_arr.vhd" "" { Text "D:/Project_A/GP_arr.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008591285 ""} { "Info" "ISGN_ENTITY_NAME" "1 GP_arr " "Found entity 1: GP_arr" {  } { { "GP_arr.vhd" "" { Text "D:/Project_A/GP_arr.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008591285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008591285 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "OR2 " "Entity \"OR2\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "OR2.vhd" "" { Text "D:/Project_A/OR2.vhd" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1607008591286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR2-struct " "Found design unit 1: OR2-struct" {  } { { "OR2.vhd" "" { Text "D:/Project_A/OR2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008591286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008591286 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "AND2 " "Entity \"AND2\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "AND2.vhd" "" { Text "D:/Project_A/AND2.vhd" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1607008591287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND2-struct " "Found design unit 1: AND2-struct" {  } { { "AND2.vhd" "" { Text "D:/Project_A/AND2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008591287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008591287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "node_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file node_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 node_op-struct " "Found design unit 1: node_op-struct" {  } { { "node_op.vhd" "" { Text "D:/Project_A/node_op.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008591288 ""} { "Info" "ISGN_ENTITY_NAME" "1 node_op " "Found entity 1: node_op" {  } { { "node_op.vhd" "" { Text "D:/Project_A/node_op.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008591288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008591288 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "g_cal GP_arr.vhd(22) " "VHDL error at GP_arr.vhd(22): object \"g_cal\" is used but not declared" {  } { { "GP_arr.vhd" "" { Text "D:/Project_A/GP_arr.vhd" 22 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1607008591289 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607008591376 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 03 20:46:31 2020 " "Processing ended: Thu Dec 03 20:46:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607008591376 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607008591376 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607008591376 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008591376 ""}
