// Seed: 2506292445
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout tri id_1;
  not primCall (id_1, id_3);
  assign id_1 = -1'h0;
  wire  id_3;
  logic id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input logic [7:0] id_2;
  input wire id_1;
  tri id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  assign id_5 = 1;
  assign id_5 = id_2[-1'b0];
  assign id_5 = -1;
endmodule
