// Seed: 2846471271
module module_0;
  wire  id_1;
  logic id_2;
  ;
  integer id_3 = 1;
  wire id_4;
  wire id_5;
  wire [-1 : -1] id_6;
  timeunit 1ps;
  logic id_7;
endmodule
module module_1 #(
    parameter id_3 = 32'd99
) ();
  logic id_1, id_2, _id_3, id_4, id_5, id_6;
  wire id_7;
  ;
  assign id_1[id_3] = -1;
  module_0 modCall_1 ();
  assign id_5[-1'b0] = id_1[1'b0];
endmodule
module module_2 (
    input tri id_0,
    output tri1 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input uwire id_4,
    output supply1 id_5,
    output wor id_6
);
  logic id_8 = id_0;
  module_0 modCall_1 ();
endmodule
