sim-outorder: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ../../../../../sim-outorder -config ../../../../../art100000 art00.peak.ev6 -scanfile c756hel.in -trainfile1 a10.img -trainfile2 hc.img -stride 2 -startx 110 -starty 200 -endx 160 -endy 240 -objects 10 

sim: simulation started @ Tue Aug  4 17:27:56 2009, options follow:

sim-outorder: This simulator implements a very detailed out-of-order issue
superscalar processor with a two-level memory system and speculative
execution support.  This simulator is a performance simulator, tracking the
latency of all pipeline operations.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim           <null> # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst              100000 # maximum number of inst's to execute
-fastfwd                   10 # number of insts skipped before timing starts
# -ptrace              <null> # generate pipetrace, i.e., <fname|stdout|stderr> <range>
-fetch:ifqsize              4 # instruction fetch queue size (in insts)
-fetch:mplat                3 # extra branch mis-prediction latency
-fetch:speed                1 # speed of front-end of machine relative to execution core
-bpred                  bimod # branch predictor type {nottaken|taken|perfect|bimod|2lev|comb}
-bpred:bimod     2048 # bimodal predictor config (<table size>)
-bpred:2lev      1 1024 8 0 # 2-level predictor config (<l1size> <l2size> <hist_size> <xor>)
-bpred:comb      1024 # combining predictor config (<meta_table_size>)
-bpred:ras                  8 # return address stack size (0 for no return stack)
-bpred:btb       512 4 # BTB config (<num_sets> <associativity>)
# -bpred:spec_update       <null> # speculative predictors update in {ID|WB} (default non-spec)
-decode:width               4 # instruction decode B/W (insts/cycle)
-issue:width                4 # instruction issue B/W (insts/cycle)
-issue:inorder          false # run pipeline with in-order issue
-issue:wrongpath         true # issue instructions down wrong execution paths
-commit:width               4 # instruction commit B/W (insts/cycle)
-ruu:size                  64 # register update unit (RUU) size
-lsq:size                  32 # load/store queue (LSQ) size
-cache:dl1       dl1:128:32:4:l # l1 data cache config, i.e., {<config>|none}
-uncertainity               0 # uncertainity in load latency (yes(1)/no(0))
-cache:dl1lat               2 # l1 data cache hit latency (in cycles)
-cache:dl2       ul2:1024:64:4:l # l2 data cache config, i.e., {<config>|none}
-cache:dl2lat              12 # l2 data cache hit latency (in cycles)
-cache:il1       il1:128:32:2:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il1lat               1 # l1 instruction cache hit latency (in cycles)
-cache:il2                dl2 # l2 instruction cache config, i.e., {<config>|dl2|none}
-cache:il2lat              12 # l2 instruction cache hit latency (in cycles)
-cache:cwriteports_il1            1 # Number of write ports available to cache_il1
-cache:creadports_il1            2 # Number of write ports available to cache_il1
-cache:cwriteports_dl1            1 # Number of write ports available to cache_dl1
-cache:creadports_dl1            2 # Number of write ports available to cache_dl1
-cache:flush            false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
-mem:lat         180 10 # memory access latency (<first_chunk> <inter_chunk>)
-mem:width                  8 # memory access bus width (in bytes)
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-tlb:lat                   30 # inst/data TLB miss latency (in cycles)
-res:ialu                   4 # total number of integer ALU's available
-res:imult                  1 # total number of integer multiplier/dividers available
-res:memport                2 # total number of memory system ports available (to CPU)
-res:fpalu                  4 # total number of floating point ALU's available
-res:fpmult                 1 # total number of floating point multiplier/dividers available
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)
-bugcompat              false # operate in backward-compatible bugs mode (for testing only)

  Pipetrace range arguments are formatted as follows:

    {{@|#}<start>}:{{@|#|+}<end>}

  Both ends of the range are optional, if neither are specified, the entire
  execution is traced.  Ranges that start with a `@' designate an address
  range to be traced, those that start with an `#' designate a cycle count
  range.  All other range values represent an instruction count range.  The
  second argument, if specified with a `+', indicates a value relative
  to the first argument, e.g., 1000:+100 == 1000:1100.  Program symbols may
  be used in all contexts.

    Examples:   -ptrace FOO.trc #0:#1000
                -ptrace BAR.trc @2000:
                -ptrace BLAH.trc :1500
                -ptrace UXXE.trc :
                -ptrace FOOBAR.trc @main:+278

  Branch predictor configuration examples for 2-level predictor:
    Configurations:   N, M, W, X
      N   # entries in first level (# of shift register(s))
      W   width of shift register(s)
      M   # entries in 2nd level (# of counters, or other FSM)
      X   (yes-1/no-0) xor history and address for 2nd level index
    Sample predictors:
      GAg     : 1, W, 2^W, 0
      GAp     : 1, W, M (M > 2^W), 0
      PAg     : N, W, 2^W, 0
      PAp     : N, W, M (M == 2^(N+W)), 0
      gshare  : 1, W, 2^W, 1
  Predictor `comb' combines a bimodal and a 2-level predictor.

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** fast forwarding 10 (x 1000000) insts **
sim: ** starting performance simulation **

sim: ** simulation statistics **
sim_num_insn                 100000 # total number of instructions committed
sim_num_refs                  51787 # total number of loads and stores committed
sim_num_loads                 36378 # total number of loads committed
sim_num_stores           15409.0000 # total number of stores committed
sim_num_branches              12393 # total number of branches committed
sim_elapsed_time                262 # total simulation time in seconds
sim_inst_rate              381.6794 # simulation speed (in insts/sec)
sim_total_insn               114869 # total number of instructions executed
sim_total_refs                58891 # total number of loads and stores executed
sim_total_loads               43061 # total number of loads executed
sim_total_stores         15830.0000 # total number of stores executed
sim_total_branches            14794 # total number of branches executed
sim_cycle                    296695 # total simulation time in cycles
sim_IPC                      0.3370 # instructions per cycle
sim_CPI                      2.9670 # cycles per instruction
sim_exec_BW                  0.3872 # total instructions (mis-spec + committed) per cycle
sim_IPB                      8.0691 # instruction per branch
IFQ_count                    990263 # cumulative IFQ occupancy
IFQ_fcount                   219265 # cumulative IFQ full count
ifq_occupancy                3.3376 # avg IFQ occupancy (insn's)
ifq_rate                     0.3872 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  8.6208 # avg IFQ occupant latency (cycle's)
ifq_full                     0.7390 # fraction of time (cycle's) IFQ was full
RUU_count                  14524205 # cumulative RUU occupancy
RUU_fcount                    10401 # cumulative RUU full count
ruu_occupancy               48.9533 # avg RUU occupancy (insn's)
ruu_rate                     0.3872 # avg RUU dispatch rate (insn/cycle)
ruu_latency                126.4415 # avg RUU occupant latency (cycle's)
ruu_full                     0.0351 # fraction of time (cycle's) RUU was full
LSQ_count                   7982930 # cumulative LSQ occupancy
LSQ_fcount                   211537 # cumulative LSQ full count
lsq_occupancy               26.9062 # avg LSQ occupancy (insn's)
lsq_rate                     0.3872 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                 69.4959 # avg LSQ occupant latency (cycle's)
lsq_full                     0.7130 # fraction of time (cycle's) LSQ was full
sim_slip                   22446496 # total number of slip cycles
avg_sim_slip               224.4650 # the average slip between issue and retirement
bpred_bimod.lookups           15241 # total number of bpred lookups
bpred_bimod.updates           12393 # total number of updates
bpred_bimod.addr_hits         10853 # total number of address-predicted hits
bpred_bimod.dir_hits          10893 # total number of direction-predicted hits (includes addr-hits)
bpred_bimod.misses             1500 # total number of misses
bpred_bimod.jr_hits            1715 # total number of address-predicted hits for JR's
bpred_bimod.jr_seen            1724 # total number of JR's seen
bpred_bimod.jr_non_ras_hits.PP          556 # total number of address-predicted hits for non-RAS JR's
bpred_bimod.jr_non_ras_seen.PP          557 # total number of non-RAS JR's seen
bpred_bimod.bpred_addr_rate    0.8757 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_bimod.bpred_dir_rate    0.8790 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_bimod.bpred_jr_rate    0.9948 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_bimod.bpred_jr_non_ras_rate.PP    0.9982 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_bimod.retstack_pushes         1173 # total number of address pushed onto ret-addr stack
bpred_bimod.retstack_pops         1453 # total number of address popped off of ret-addr stack
bpred_bimod.used_ras.PP         1167 # total number of RAS predictions used
bpred_bimod.ras_hits.PP         1159 # total number of RAS hits
bpred_bimod.ras_rate.PP    0.9931 # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses                 118214 # total number of accesses
il1.hits                     118097 # total number of hits
il1.0_word_accesses               0 # total number of word accesses
il1.1_word_accesses               0 # total number of word accesses
il1.2_word_accesses               0 # total number of word accesses
il1.3_word_accesses               0 # total number of word accesses
il1.word_hits                     0 # total number of word hits
il1.word_writes                   0 # total number of word writes
il1.only_one_word_accessed            0 # total number of blocks in which only one word is accessed before eviction
il1.only_two_words_accessed            0 # total number of blocks in which only two words are accessed before eviction
il1.only_three_words_accessed            0 # total number of blocks in which only three words are accessed before eviction
il1.all_four_words_accessed            0 # total number of blocks in which all four words are accessed before eviction
il1.misses                      117 # total number of misses
il1.replacements                 26 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0010 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0002 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  51196 # total number of accesses
dl1.hits                      49873 # total number of hits
dl1.0_word_accesses           12043 # total number of word accesses
dl1.1_word_accesses           11764 # total number of word accesses
dl1.2_word_accesses           16350 # total number of word accesses
dl1.3_word_accesses           11039 # total number of word accesses
dl1.word_hits                 25254 # total number of word hits
dl1.word_writes               51196 # total number of word writes
dl1.only_one_word_accessed          607 # total number of blocks in which only one word is accessed before eviction
dl1.only_two_words_accessed          567 # total number of blocks in which only two words are accessed before eviction
dl1.only_three_words_accessed            4 # total number of blocks in which only three words are accessed before eviction
dl1.all_four_words_accessed          145 # total number of blocks in which all four words are accessed before eviction
dl1.misses                     1323 # total number of misses
dl1.replacements                811 # total number of replacements
dl1.writebacks                  806 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0258 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0158 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0157 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                   2246 # total number of accesses
ul2.hits                       1227 # total number of hits
ul2.0_word_accesses               0 # total number of word accesses
ul2.1_word_accesses               0 # total number of word accesses
ul2.2_word_accesses               0 # total number of word accesses
ul2.3_word_accesses               0 # total number of word accesses
ul2.word_hits                     0 # total number of word hits
ul2.word_writes                   0 # total number of word writes
ul2.only_one_word_accessed            0 # total number of blocks in which only one word is accessed before eviction
ul2.only_two_words_accessed            0 # total number of blocks in which only two words are accessed before eviction
ul2.only_three_words_accessed            0 # total number of blocks in which only three words are accessed before eviction
ul2.all_four_words_accessed            0 # total number of blocks in which all four words are accessed before eviction
ul2.misses                     1019 # total number of misses
ul2.replacements                  0 # total number of replacements
ul2.writebacks                    0 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                0.4537 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                118214 # total number of accesses
itlb.hits                    118209 # total number of hits
itlb.0_word_accesses              0 # total number of word accesses
itlb.1_word_accesses              0 # total number of word accesses
itlb.2_word_accesses              0 # total number of word accesses
itlb.3_word_accesses              0 # total number of word accesses
itlb.word_hits                    0 # total number of word hits
itlb.word_writes                  0 # total number of word writes
itlb.only_one_word_accessed            0 # total number of blocks in which only one word is accessed before eviction
itlb.only_two_words_accessed            0 # total number of blocks in which only two words are accessed before eviction
itlb.only_three_words_accessed            0 # total number of blocks in which only three words are accessed before eviction
itlb.all_four_words_accessed            0 # total number of blocks in which all four words are accessed before eviction
itlb.misses                       5 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 54718 # total number of accesses
dtlb.hits                     54690 # total number of hits
dtlb.0_word_accesses              0 # total number of word accesses
dtlb.1_word_accesses              0 # total number of word accesses
dtlb.2_word_accesses              0 # total number of word accesses
dtlb.3_word_accesses              0 # total number of word accesses
dtlb.word_hits                    0 # total number of word hits
dtlb.word_writes                  0 # total number of word writes
dtlb.only_one_word_accessed            0 # total number of blocks in which only one word is accessed before eviction
dtlb.only_two_words_accessed            0 # total number of blocks in which only two words are accessed before eviction
dtlb.only_three_words_accessed            0 # total number of blocks in which only three words are accessed before eviction
dtlb.all_four_words_accessed            0 # total number of blocks in which all four words are accessed before eviction
dtlb.misses                      28 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0005 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 237568 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76672 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000b410 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  457 # total number of pages allocated
mem.page_mem                  3656k # total size of memory pages allocated
mem.ptab_misses                 544 # total first level page table misses
mem.ptab_accesses          80904816 # total page table accesses
mem.ptab_miss_rate           0.0000 # first level page table miss rate

NJAN THUDANGY
1020TIMES=0	maxindex=-1
NJAN THUDANGY
1032TIMES=0	maxindex=-1
NJAN THUDANGY
1046TIMES=0	maxindex=-1
NJAN THUDANGY
1085TIMES=0	maxindex=-1
NJAN THUDANGY
1010TIMES=0	maxindex=-1
NJAN THUDANGY
1109TIMES=0	maxindex=-1
NJAN THUDANGY
1098TIMES=0	maxindex=-1
NJAN THUDANGY
1057TIMES=0	maxindex=-1
NJAN THUDANGY
1098TIMES=0	maxindex=-1
NJAN THUDANGY
1031TIMES=0	maxindex=-1
NJAN THUDANGY
1088TIMES=0	maxindex=-1
NJAN THUDANGY
1056TIMES=0	maxindex=-1
NJAN THUDANGY
1031TIMES=0	maxindex=-1
NJAN THUDANGY
1013TIMES=0	maxindex=-1
NJAN THUDANGY
1017TIMES=0	maxindex=-1
NJAN THUDANGY
1053TIMES=0	maxindex=-1
NJAN THUDANGY
1031TIMES=0	maxindex=-1
NJAN THUDANGY
1094TIMES=0	maxindex=-1
NJAN THUDANGY
1010TIMES=0	maxindex=-1
NJAN THUDANGY
1102TIMES=0	maxindex=-1
NJAN THUDANGY
1031TIMES=0	maxindex=-1
NJAN THUDANGY
1131TIMES=0	maxindex=-1
NJAN THUDANGY
1098TIMES=0	maxindex=-1
NJAN THUDANGY
1031TIMES=0	maxindex=-1
NJAN THUDANGY
1088TIMES=0	maxindex=-1
NJAN THUDANGY
1077TIMES=0	maxindex=-1
NJAN THUDANGY
1078TIMES=0	maxindex=-1
NJAN THUDANGY
1031TIMES=0	maxindex=-1
NJAN THUDANGY
1080TIMES=0	maxindex=-1
NJAN THUDANGY
1010TIMES=0	maxindex=-1
NJAN THUDANGY
1102TIMES=0	maxindex=-1
NJAN THUDANGY
1031TIMES=0	maxindex=-1
NJAN THUDANGY
1131TIMES=0	maxindex=-1
NJAN THUDANGY
1111TIMES=0	maxindex=-1
NJAN THUDANGY
1031TIMES=0	maxindex=-1
NJAN THUDANGY
1088TIMES=0	maxindex=-1
NJAN THUDANGY
1077TIMES=0	maxindex=-1
NJAN THUDANGY
1078TIMES=0	maxindex=-1
NJAN THUDANGY
1031TIMES=0	maxindex=-1
NJAN THUDANGY
1070TIMES=0	maxindex=-1
NJAN THUDANGY
1010TIMES=0	maxindex=-1
NJAN THUDANGY
1102TIMES=0	maxindex=-1
NJAN THUDANGY
1031TIMES=0	maxindex=-1
NJAN THUDANGY
1131TIMES=0	maxindex=-1
NJAN THUDANGY
1098TIMES=0	maxindex=-1
NJAN THUDANGY
1031TIMES=0	maxindex=-1
NJAN THUDANGY
1088TIMES=0	maxindex=-1
NJAN THUDANGY
1077TIMES=0	maxindex=-1
set[0]=-1	-1	68	11
set[1]=-1	-1	34	10
set[2]=-1	-1	31	11
set[3]=-1	-1	355	12
set[4]=-1	-1	98	10
set[5]=-1	-1	36	11
set[6]=-1	-1	32	10
set[7]=-1	-1	32	9
set[8]=-1	-1	30	10
set[9]=-1	-1	36	10
set[10]=-1	-1	28	9
set[11]=-1	-1	35	10
set[12]=-1	-1	32	10
set[13]=-1	-1	32	9
set[14]=-1	-1	30	10
set[15]=-1	-1	499	12
set[16]=-1	-1	66	11
set[17]=-1	-1	35	10
set[18]=-1	-1	32	10
set[19]=-1	-1	171	10
set[20]=-1	-1	134	11
set[21]=-1	-1	53	11
set[22]=-1	-1	37	10
set[23]=-1	-1	62	11
set[24]=-1	-1	32	10
set[25]=-1	-1	32	9
set[26]=-1	-1	30	10
set[27]=-1	-1	92	11
set[28]=-1	-1	65	10
set[29]=-1	-1	35	10
set[30]=-1	-1	33	11
set[31]=-1	-1	32	9
set[32]=-1	-1	30	10
set[33]=-1	-1	36	10
set[34]=-1	-1	1261	10
set[35]=-1	-1	35	10
set[36]=-1	-1	601	12
set[37]=-1	-1	32	9
set[38]=-1	-1	30	10
set[39]=-1	-1	36	10
set[40]=-1	-1	873	10
set[41]=-1	-1	35	10
set[42]=-1	-1	3945	12
set[43]=-1	-1	32	9
set[44]=-1	-1	30	10
set[45]=-1	-1	36	10
set[46]=-1	-1	1697	10
set[47]=-1	-1	130	11
set[48]=-1	-1	50	11
set[49]=-1	-1	634	10
set[50]=-1	-1	39	11
set[51]=-1	-1	36	10
set[52]=-1	-1	1160	10
set[53]=-1	-1	35	10
set[54]=-1	-1	32	10
set[55]=-1	-1	32	9
set[56]=-1	-1	30	10
set[57]=-1	-1	36	10
set[58]=-1	-1	585	10
set[59]=-1	-1	35	10
set[60]=-1	-1	869	11
set[61]=-1	-1	32	9
set[62]=-1	-1	866	11
set[63]=-1	-1	58	11
set[64]=-1	-1	49	11
set[65]=-1	-1	38	12
set[66]=-1	-1	34	12
set[67]=-1	-1	34	10
set[68]=-1	-1	30	10
set[69]=-1	-1	36	10
set[70]=-1	-1	28	9
set[71]=-1	-1	37	11
set[72]=-1	-1	34	11
set[73]=-1	-1	589	10
set[74]=-1	-1	30	10
set[75]=-1	-1	36	10
set[76]=-1	-1	28	9
set[77]=-1	-1	35	10
set[78]=-1	-1	36	11
set[79]=-1	-1	32	9
set[80]=-1	-1	30	10
set[81]=-1	-1	36	10
set[82]=-1	-1	28	9
set[83]=-1	-1	1713	11
set[84]=-1	-1	1144	11
set[85]=-1	-1	32	9
set[86]=-1	-1	30	10
set[87]=-1	-1	36	10
set[88]=-1	-1	28	9
set[89]=-1	-1	35	10
set[90]=-1	-1	32	10
set[91]=-1	-1	32	9
set[92]=-1	-1	30	10
set[93]=-1	-1	36	10
set[94]=-1	-1	28	9
set[95]=-1	-1	1162	12
set[96]=-1	-1	610	13
set[97]=-1	-1	45	11
set[98]=-1	-1	34	11
set[99]=-1	-1	40	11
set[100]=-1	-1	32	10
set[101]=-1	-1	39	11
set[102]=-1	-1	36	11
set[103]=-1	-1	36	10
set[104]=-1	-1	1723	12
set[105]=-1	-1	1189	12
set[106]=-1	-1	28	9
set[107]=-1	-1	1065	11
set[108]=-1	-1	319	12
set[109]=-1	-1	32	9
set[110]=-1	-1	39	11
set[111]=-1	-1	36	10
set[112]=-1	-1	47	10
set[113]=-1	-1	44	11
set[114]=-1	-1	32	10
set[115]=-1	-1	260	11
set[116]=-1	-1	283	12
set[117]=-1	-1	407	11
set[118]=-1	-1	3629	11
set[119]=-1	-1	6018	13
set[120]=-1	-1	6842	12
set[121]=-1	-1	4633	11
set[122]=-1	-1	2259	11
set[123]=-1	-1	32	9
set[124]=-1	-1	30	10
set[125]=-1	-1	36	10
set[126]=-1	-1	28	9
set[127]=-1	-1	58	10
