<stg><name>QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_275_3</name>


<trans_list>

<trans id="258" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="496" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_ln277 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln277"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %packOfst = alloca i32 1

]]></Node>
<StgValue><ssdm name="packOfst"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %t = alloca i32 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:4 %sext_ln188_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln188

]]></Node>
<StgValue><ssdm name="sext_ln188_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:5 %sext_ln188_cast = sext i58 %sext_ln188_read

]]></Node>
<StgValue><ssdm name="sext_ln188_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_1, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_0, void @empty, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i11 0, i11 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i3 0, i3 %t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i9 0, i9 %packOfst

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="496" op_1_bw="496">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i496 0, i496 %phi_ln277

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0 %indvar_flatten7_load = load i11 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="indvar_flatten7_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2 %icmp_ln274 = icmp_eq  i11 %indvar_flatten7_load, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln274"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3 %add_ln274 = add i11 %indvar_flatten7_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln274"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln274 = br i1 %icmp_ln274, void %.split4, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split4:1 %packOfst_load = load i9 %packOfst

]]></Node>
<StgValue><ssdm name="packOfst_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.split4:2 %t_load = load i3 %t

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split4:5 %icmp_ln275 = icmp_eq  i9 %packOfst_load, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln275"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split4:6 %select_ln274 = select i1 %icmp_ln275, i9 0, i9 %packOfst_load

]]></Node>
<StgValue><ssdm name="select_ln274"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split4:8 %add_ln274_1 = add i3 %t_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln274_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split4:9 %select_ln274_2 = select i1 %icmp_ln275, i3 %add_ln274_1, i3 %t_load

]]></Node>
<StgValue><ssdm name="select_ln274_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="3">
<![CDATA[
.split4:10 %trunc_ln274 = trunc i3 %select_ln274_2

]]></Node>
<StgValue><ssdm name="trunc_ln274"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="9">
<![CDATA[
.split4:11 %trunc_ln275 = trunc i9 %select_ln274

]]></Node>
<StgValue><ssdm name="trunc_ln275"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="9">
<![CDATA[
.split4:14 %trunc_ln277 = trunc i9 %select_ln274

]]></Node>
<StgValue><ssdm name="trunc_ln277"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="4" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:15 %lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %select_ln274, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="4">
<![CDATA[
.split4:16 %zext_ln277 = zext i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln277"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:19 %trottersLocal_V_0_0_addr = getelementptr i16 %trottersLocal_V_0_0, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_0_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="4">
<![CDATA[
.split4:20 %trottersLocal_V_0_0_load = load i4 %trottersLocal_V_0_0_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_0_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:21 %trottersLocal_V_0_1_addr = getelementptr i16 %trottersLocal_V_0_1, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_1_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="4">
<![CDATA[
.split4:22 %trottersLocal_V_0_1_load = load i4 %trottersLocal_V_0_1_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_1_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:23 %trottersLocal_V_0_2_addr = getelementptr i16 %trottersLocal_V_0_2, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_2_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="4">
<![CDATA[
.split4:24 %trottersLocal_V_0_2_load = load i4 %trottersLocal_V_0_2_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_2_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:25 %trottersLocal_V_0_3_addr = getelementptr i16 %trottersLocal_V_0_3, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_3_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="4">
<![CDATA[
.split4:26 %trottersLocal_V_0_3_load = load i4 %trottersLocal_V_0_3_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_3_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:27 %trottersLocal_V_0_4_addr = getelementptr i16 %trottersLocal_V_0_4, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_4_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="4">
<![CDATA[
.split4:28 %trottersLocal_V_0_4_load = load i4 %trottersLocal_V_0_4_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_4_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:29 %trottersLocal_V_0_5_addr = getelementptr i16 %trottersLocal_V_0_5, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_5_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="4">
<![CDATA[
.split4:30 %trottersLocal_V_0_5_load = load i4 %trottersLocal_V_0_5_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_5_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:31 %trottersLocal_V_0_6_addr = getelementptr i16 %trottersLocal_V_0_6, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_6_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="4">
<![CDATA[
.split4:32 %trottersLocal_V_0_6_load = load i4 %trottersLocal_V_0_6_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_6_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:33 %trottersLocal_V_0_7_addr = getelementptr i16 %trottersLocal_V_0_7, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_7_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="4">
<![CDATA[
.split4:34 %trottersLocal_V_0_7_load = load i4 %trottersLocal_V_0_7_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_7_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:35 %trottersLocal_V_0_8_addr = getelementptr i16 %trottersLocal_V_0_8, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_8_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="4">
<![CDATA[
.split4:36 %trottersLocal_V_0_8_load = load i4 %trottersLocal_V_0_8_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_8_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:37 %trottersLocal_V_0_9_addr = getelementptr i16 %trottersLocal_V_0_9, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_9_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="4">
<![CDATA[
.split4:38 %trottersLocal_V_0_9_load = load i4 %trottersLocal_V_0_9_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_9_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:39 %trottersLocal_V_0_10_addr = getelementptr i16 %trottersLocal_V_0_10, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_10_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="4">
<![CDATA[
.split4:40 %trottersLocal_V_0_10_load = load i4 %trottersLocal_V_0_10_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_10_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:41 %trottersLocal_V_0_11_addr = getelementptr i16 %trottersLocal_V_0_11, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_11_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="4">
<![CDATA[
.split4:42 %trottersLocal_V_0_11_load = load i4 %trottersLocal_V_0_11_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_11_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:43 %trottersLocal_V_0_12_addr = getelementptr i16 %trottersLocal_V_0_12, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_12_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="4">
<![CDATA[
.split4:44 %trottersLocal_V_0_12_load = load i4 %trottersLocal_V_0_12_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_12_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:45 %trottersLocal_V_0_13_addr = getelementptr i16 %trottersLocal_V_0_13, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_13_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="4">
<![CDATA[
.split4:46 %trottersLocal_V_0_13_load = load i4 %trottersLocal_V_0_13_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_13_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:47 %trottersLocal_V_0_14_addr = getelementptr i16 %trottersLocal_V_0_14, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_14_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="4">
<![CDATA[
.split4:48 %trottersLocal_V_0_14_load = load i4 %trottersLocal_V_0_14_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_14_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:49 %trottersLocal_V_0_15_addr = getelementptr i16 %trottersLocal_V_0_15, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_15_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="4">
<![CDATA[
.split4:50 %trottersLocal_V_0_15_load = load i4 %trottersLocal_V_0_15_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_15_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:51 %trottersLocal_V_1_0_addr = getelementptr i16 %trottersLocal_V_1_0, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_0_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="4">
<![CDATA[
.split4:52 %trottersLocal_V_1_0_load = load i4 %trottersLocal_V_1_0_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_0_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:53 %trottersLocal_V_1_1_addr = getelementptr i16 %trottersLocal_V_1_1, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_1_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="4">
<![CDATA[
.split4:54 %trottersLocal_V_1_1_load = load i4 %trottersLocal_V_1_1_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_1_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:55 %trottersLocal_V_1_2_addr = getelementptr i16 %trottersLocal_V_1_2, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_2_addr"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="4">
<![CDATA[
.split4:56 %trottersLocal_V_1_2_load = load i4 %trottersLocal_V_1_2_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_2_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:57 %trottersLocal_V_1_3_addr = getelementptr i16 %trottersLocal_V_1_3, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_3_addr"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="4">
<![CDATA[
.split4:58 %trottersLocal_V_1_3_load = load i4 %trottersLocal_V_1_3_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_3_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:59 %trottersLocal_V_1_4_addr = getelementptr i16 %trottersLocal_V_1_4, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_4_addr"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="4">
<![CDATA[
.split4:60 %trottersLocal_V_1_4_load = load i4 %trottersLocal_V_1_4_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_4_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:61 %trottersLocal_V_1_5_addr = getelementptr i16 %trottersLocal_V_1_5, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_5_addr"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="4">
<![CDATA[
.split4:62 %trottersLocal_V_1_5_load = load i4 %trottersLocal_V_1_5_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_5_load"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:63 %trottersLocal_V_1_6_addr = getelementptr i16 %trottersLocal_V_1_6, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_6_addr"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="4">
<![CDATA[
.split4:64 %trottersLocal_V_1_6_load = load i4 %trottersLocal_V_1_6_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_6_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:65 %trottersLocal_V_1_7_addr = getelementptr i16 %trottersLocal_V_1_7, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_7_addr"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="4">
<![CDATA[
.split4:66 %trottersLocal_V_1_7_load = load i4 %trottersLocal_V_1_7_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_7_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:67 %trottersLocal_V_1_8_addr = getelementptr i16 %trottersLocal_V_1_8, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_8_addr"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="4">
<![CDATA[
.split4:68 %trottersLocal_V_1_8_load = load i4 %trottersLocal_V_1_8_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_8_load"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:69 %trottersLocal_V_1_9_addr = getelementptr i16 %trottersLocal_V_1_9, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_9_addr"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="4">
<![CDATA[
.split4:70 %trottersLocal_V_1_9_load = load i4 %trottersLocal_V_1_9_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_9_load"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:71 %trottersLocal_V_1_10_addr = getelementptr i16 %trottersLocal_V_1_10, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_10_addr"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="4">
<![CDATA[
.split4:72 %trottersLocal_V_1_10_load = load i4 %trottersLocal_V_1_10_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_10_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:73 %trottersLocal_V_1_11_addr = getelementptr i16 %trottersLocal_V_1_11, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_11_addr"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="4">
<![CDATA[
.split4:74 %trottersLocal_V_1_11_load = load i4 %trottersLocal_V_1_11_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_11_load"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:75 %trottersLocal_V_1_12_addr = getelementptr i16 %trottersLocal_V_1_12, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_12_addr"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="4">
<![CDATA[
.split4:76 %trottersLocal_V_1_12_load = load i4 %trottersLocal_V_1_12_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_12_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:77 %trottersLocal_V_1_13_addr = getelementptr i16 %trottersLocal_V_1_13, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_13_addr"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="4">
<![CDATA[
.split4:78 %trottersLocal_V_1_13_load = load i4 %trottersLocal_V_1_13_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_13_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:79 %trottersLocal_V_1_14_addr = getelementptr i16 %trottersLocal_V_1_14, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_14_addr"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="4">
<![CDATA[
.split4:80 %trottersLocal_V_1_14_load = load i4 %trottersLocal_V_1_14_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_14_load"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:81 %trottersLocal_V_1_15_addr = getelementptr i16 %trottersLocal_V_1_15, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_15_addr"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="4">
<![CDATA[
.split4:82 %trottersLocal_V_1_15_load = load i4 %trottersLocal_V_1_15_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_15_load"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:83 %trottersLocal_V_2_0_addr = getelementptr i16 %trottersLocal_V_2_0, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_0_addr"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="4">
<![CDATA[
.split4:84 %trottersLocal_V_2_0_load = load i4 %trottersLocal_V_2_0_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_0_load"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:85 %trottersLocal_V_2_1_addr = getelementptr i16 %trottersLocal_V_2_1, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_1_addr"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="4">
<![CDATA[
.split4:86 %trottersLocal_V_2_1_load = load i4 %trottersLocal_V_2_1_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_1_load"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:87 %trottersLocal_V_2_2_addr = getelementptr i16 %trottersLocal_V_2_2, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_2_addr"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="4">
<![CDATA[
.split4:88 %trottersLocal_V_2_2_load = load i4 %trottersLocal_V_2_2_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_2_load"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:89 %trottersLocal_V_2_3_addr = getelementptr i16 %trottersLocal_V_2_3, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_3_addr"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="4">
<![CDATA[
.split4:90 %trottersLocal_V_2_3_load = load i4 %trottersLocal_V_2_3_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_3_load"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:91 %trottersLocal_V_2_4_addr = getelementptr i16 %trottersLocal_V_2_4, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_4_addr"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="4">
<![CDATA[
.split4:92 %trottersLocal_V_2_4_load = load i4 %trottersLocal_V_2_4_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_4_load"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:93 %trottersLocal_V_2_5_addr = getelementptr i16 %trottersLocal_V_2_5, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_5_addr"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="4">
<![CDATA[
.split4:94 %trottersLocal_V_2_5_load = load i4 %trottersLocal_V_2_5_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_5_load"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:95 %trottersLocal_V_2_6_addr = getelementptr i16 %trottersLocal_V_2_6, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_6_addr"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="4">
<![CDATA[
.split4:96 %trottersLocal_V_2_6_load = load i4 %trottersLocal_V_2_6_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_6_load"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:97 %trottersLocal_V_2_7_addr = getelementptr i16 %trottersLocal_V_2_7, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_7_addr"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="4">
<![CDATA[
.split4:98 %trottersLocal_V_2_7_load = load i4 %trottersLocal_V_2_7_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_7_load"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:99 %trottersLocal_V_2_8_addr = getelementptr i16 %trottersLocal_V_2_8, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_8_addr"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="4">
<![CDATA[
.split4:100 %trottersLocal_V_2_8_load = load i4 %trottersLocal_V_2_8_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_8_load"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:101 %trottersLocal_V_2_9_addr = getelementptr i16 %trottersLocal_V_2_9, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_9_addr"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="4">
<![CDATA[
.split4:102 %trottersLocal_V_2_9_load = load i4 %trottersLocal_V_2_9_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_9_load"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:103 %trottersLocal_V_2_10_addr = getelementptr i16 %trottersLocal_V_2_10, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_10_addr"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="4">
<![CDATA[
.split4:104 %trottersLocal_V_2_10_load = load i4 %trottersLocal_V_2_10_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_10_load"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:105 %trottersLocal_V_2_11_addr = getelementptr i16 %trottersLocal_V_2_11, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_11_addr"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="4">
<![CDATA[
.split4:106 %trottersLocal_V_2_11_load = load i4 %trottersLocal_V_2_11_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_11_load"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:107 %trottersLocal_V_2_12_addr = getelementptr i16 %trottersLocal_V_2_12, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_12_addr"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="4">
<![CDATA[
.split4:108 %trottersLocal_V_2_12_load = load i4 %trottersLocal_V_2_12_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_12_load"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:109 %trottersLocal_V_2_13_addr = getelementptr i16 %trottersLocal_V_2_13, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_13_addr"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="4">
<![CDATA[
.split4:110 %trottersLocal_V_2_13_load = load i4 %trottersLocal_V_2_13_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_13_load"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:111 %trottersLocal_V_2_14_addr = getelementptr i16 %trottersLocal_V_2_14, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_14_addr"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="4">
<![CDATA[
.split4:112 %trottersLocal_V_2_14_load = load i4 %trottersLocal_V_2_14_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_14_load"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:113 %trottersLocal_V_2_15_addr = getelementptr i16 %trottersLocal_V_2_15, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_15_addr"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="4">
<![CDATA[
.split4:114 %trottersLocal_V_2_15_load = load i4 %trottersLocal_V_2_15_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_15_load"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:115 %trottersLocal_V_3_0_addr = getelementptr i16 %trottersLocal_V_3_0, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_0_addr"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="4">
<![CDATA[
.split4:116 %trottersLocal_V_3_0_load = load i4 %trottersLocal_V_3_0_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_0_load"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:117 %trottersLocal_V_3_1_addr = getelementptr i16 %trottersLocal_V_3_1, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_1_addr"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="4">
<![CDATA[
.split4:118 %trottersLocal_V_3_1_load = load i4 %trottersLocal_V_3_1_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_1_load"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:119 %trottersLocal_V_3_2_addr = getelementptr i16 %trottersLocal_V_3_2, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_2_addr"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="4">
<![CDATA[
.split4:120 %trottersLocal_V_3_2_load = load i4 %trottersLocal_V_3_2_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_2_load"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:121 %trottersLocal_V_3_3_addr = getelementptr i16 %trottersLocal_V_3_3, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_3_addr"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="4">
<![CDATA[
.split4:122 %trottersLocal_V_3_3_load = load i4 %trottersLocal_V_3_3_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_3_load"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:123 %trottersLocal_V_3_4_addr = getelementptr i16 %trottersLocal_V_3_4, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_4_addr"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="4">
<![CDATA[
.split4:124 %trottersLocal_V_3_4_load = load i4 %trottersLocal_V_3_4_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_4_load"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:125 %trottersLocal_V_3_5_addr = getelementptr i16 %trottersLocal_V_3_5, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_5_addr"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="4">
<![CDATA[
.split4:126 %trottersLocal_V_3_5_load = load i4 %trottersLocal_V_3_5_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_5_load"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:127 %trottersLocal_V_3_6_addr = getelementptr i16 %trottersLocal_V_3_6, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_6_addr"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="4">
<![CDATA[
.split4:128 %trottersLocal_V_3_6_load = load i4 %trottersLocal_V_3_6_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_6_load"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:129 %trottersLocal_V_3_7_addr = getelementptr i16 %trottersLocal_V_3_7, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_7_addr"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="4">
<![CDATA[
.split4:130 %trottersLocal_V_3_7_load = load i4 %trottersLocal_V_3_7_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_7_load"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:131 %trottersLocal_V_3_8_addr = getelementptr i16 %trottersLocal_V_3_8, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_8_addr"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="4">
<![CDATA[
.split4:132 %trottersLocal_V_3_8_load = load i4 %trottersLocal_V_3_8_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_8_load"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:133 %trottersLocal_V_3_9_addr = getelementptr i16 %trottersLocal_V_3_9, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_9_addr"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="4">
<![CDATA[
.split4:134 %trottersLocal_V_3_9_load = load i4 %trottersLocal_V_3_9_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_9_load"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:135 %trottersLocal_V_3_10_addr = getelementptr i16 %trottersLocal_V_3_10, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_10_addr"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="4">
<![CDATA[
.split4:136 %trottersLocal_V_3_10_load = load i4 %trottersLocal_V_3_10_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_10_load"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:137 %trottersLocal_V_3_11_addr = getelementptr i16 %trottersLocal_V_3_11, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_11_addr"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="4">
<![CDATA[
.split4:138 %trottersLocal_V_3_11_load = load i4 %trottersLocal_V_3_11_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_11_load"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:139 %trottersLocal_V_3_12_addr = getelementptr i16 %trottersLocal_V_3_12, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_12_addr"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="4">
<![CDATA[
.split4:140 %trottersLocal_V_3_12_load = load i4 %trottersLocal_V_3_12_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_12_load"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:141 %trottersLocal_V_3_13_addr = getelementptr i16 %trottersLocal_V_3_13, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_13_addr"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="4">
<![CDATA[
.split4:142 %trottersLocal_V_3_13_load = load i4 %trottersLocal_V_3_13_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_13_load"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:143 %trottersLocal_V_3_14_addr = getelementptr i16 %trottersLocal_V_3_14, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_14_addr"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="4">
<![CDATA[
.split4:144 %trottersLocal_V_3_14_load = load i4 %trottersLocal_V_3_14_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_14_load"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:145 %trottersLocal_V_3_15_addr = getelementptr i16 %trottersLocal_V_3_15, i64 0, i64 %zext_ln277

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_15_addr"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="4">
<![CDATA[
.split4:146 %trottersLocal_V_3_15_load = load i4 %trottersLocal_V_3_15_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_15_load"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split4:148 %icmp_ln277 = icmp_eq  i5 %trunc_ln275, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln277"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split4:150 %br_ln277 = br i1 %icmp_ln277, void %.split._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge:0 %add_ln275 = add i9 %select_ln274, i9 1

]]></Node>
<StgValue><ssdm name="add_ln275"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split._crit_edge:4 %store_ln274 = store i11 %add_ln274, i11 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split._crit_edge:5 %store_ln274 = store i3 %select_ln274_2, i3 %t

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split._crit_edge:6 %store_ln275 = store i9 %add_ln275, i9 %packOfst

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:1 %gmem_addr = getelementptr i512 %gmem, i64 %sext_ln188_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
<literal name="icmp_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="496" op_0_bw="496" op_1_bw="0">
<![CDATA[
.split4:0 %phi_ln277_load = load i496 %phi_ln277

]]></Node>
<StgValue><ssdm name="phi_ln277_load"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WRITE_TROTTERS_VITIS_LOOP_275_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split4:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="496" op_0_bw="1" op_1_bw="496" op_2_bw="496">
<![CDATA[
.split4:7 %select_ln274_1 = select i1 %icmp_ln275, i496 0, i496 %phi_ln277_load

]]></Node>
<StgValue><ssdm name="select_ln274_1"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split4:12 %specpipeline_ln275 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln275"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:13 %specloopname_ln275 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln275"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.split4:17 %tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln274, i4 %trunc_ln277

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="6">
<![CDATA[
.split4:18 %zext_ln277_1 = zext i6 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln277_1"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="4">
<![CDATA[
.split4:20 %trottersLocal_V_0_0_load = load i4 %trottersLocal_V_0_0_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_0_load"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="4">
<![CDATA[
.split4:22 %trottersLocal_V_0_1_load = load i4 %trottersLocal_V_0_1_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_1_load"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="4">
<![CDATA[
.split4:24 %trottersLocal_V_0_2_load = load i4 %trottersLocal_V_0_2_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_2_load"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="4">
<![CDATA[
.split4:26 %trottersLocal_V_0_3_load = load i4 %trottersLocal_V_0_3_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_3_load"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="4">
<![CDATA[
.split4:28 %trottersLocal_V_0_4_load = load i4 %trottersLocal_V_0_4_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_4_load"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="4">
<![CDATA[
.split4:30 %trottersLocal_V_0_5_load = load i4 %trottersLocal_V_0_5_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_5_load"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="4">
<![CDATA[
.split4:32 %trottersLocal_V_0_6_load = load i4 %trottersLocal_V_0_6_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_6_load"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="4">
<![CDATA[
.split4:34 %trottersLocal_V_0_7_load = load i4 %trottersLocal_V_0_7_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_7_load"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="4">
<![CDATA[
.split4:36 %trottersLocal_V_0_8_load = load i4 %trottersLocal_V_0_8_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_8_load"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="4">
<![CDATA[
.split4:38 %trottersLocal_V_0_9_load = load i4 %trottersLocal_V_0_9_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_9_load"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="4">
<![CDATA[
.split4:40 %trottersLocal_V_0_10_load = load i4 %trottersLocal_V_0_10_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_10_load"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="4">
<![CDATA[
.split4:42 %trottersLocal_V_0_11_load = load i4 %trottersLocal_V_0_11_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_11_load"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="4">
<![CDATA[
.split4:44 %trottersLocal_V_0_12_load = load i4 %trottersLocal_V_0_12_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_12_load"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="4">
<![CDATA[
.split4:46 %trottersLocal_V_0_13_load = load i4 %trottersLocal_V_0_13_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_13_load"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="4">
<![CDATA[
.split4:48 %trottersLocal_V_0_14_load = load i4 %trottersLocal_V_0_14_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_14_load"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="4">
<![CDATA[
.split4:50 %trottersLocal_V_0_15_load = load i4 %trottersLocal_V_0_15_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_15_load"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="4">
<![CDATA[
.split4:52 %trottersLocal_V_1_0_load = load i4 %trottersLocal_V_1_0_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_0_load"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="4">
<![CDATA[
.split4:54 %trottersLocal_V_1_1_load = load i4 %trottersLocal_V_1_1_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_1_load"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="4">
<![CDATA[
.split4:56 %trottersLocal_V_1_2_load = load i4 %trottersLocal_V_1_2_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_2_load"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="4">
<![CDATA[
.split4:58 %trottersLocal_V_1_3_load = load i4 %trottersLocal_V_1_3_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_3_load"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="4">
<![CDATA[
.split4:60 %trottersLocal_V_1_4_load = load i4 %trottersLocal_V_1_4_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_4_load"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="4">
<![CDATA[
.split4:62 %trottersLocal_V_1_5_load = load i4 %trottersLocal_V_1_5_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_5_load"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="4">
<![CDATA[
.split4:64 %trottersLocal_V_1_6_load = load i4 %trottersLocal_V_1_6_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_6_load"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="4">
<![CDATA[
.split4:66 %trottersLocal_V_1_7_load = load i4 %trottersLocal_V_1_7_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_7_load"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="4">
<![CDATA[
.split4:68 %trottersLocal_V_1_8_load = load i4 %trottersLocal_V_1_8_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_8_load"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="4">
<![CDATA[
.split4:70 %trottersLocal_V_1_9_load = load i4 %trottersLocal_V_1_9_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_9_load"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="4">
<![CDATA[
.split4:72 %trottersLocal_V_1_10_load = load i4 %trottersLocal_V_1_10_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_10_load"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="4">
<![CDATA[
.split4:74 %trottersLocal_V_1_11_load = load i4 %trottersLocal_V_1_11_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_11_load"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="4">
<![CDATA[
.split4:76 %trottersLocal_V_1_12_load = load i4 %trottersLocal_V_1_12_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_12_load"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="4">
<![CDATA[
.split4:78 %trottersLocal_V_1_13_load = load i4 %trottersLocal_V_1_13_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_13_load"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="4">
<![CDATA[
.split4:80 %trottersLocal_V_1_14_load = load i4 %trottersLocal_V_1_14_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_14_load"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="4">
<![CDATA[
.split4:82 %trottersLocal_V_1_15_load = load i4 %trottersLocal_V_1_15_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_15_load"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="4">
<![CDATA[
.split4:84 %trottersLocal_V_2_0_load = load i4 %trottersLocal_V_2_0_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_0_load"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="4">
<![CDATA[
.split4:86 %trottersLocal_V_2_1_load = load i4 %trottersLocal_V_2_1_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_1_load"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="4">
<![CDATA[
.split4:88 %trottersLocal_V_2_2_load = load i4 %trottersLocal_V_2_2_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_2_load"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="4">
<![CDATA[
.split4:90 %trottersLocal_V_2_3_load = load i4 %trottersLocal_V_2_3_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_3_load"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="4">
<![CDATA[
.split4:92 %trottersLocal_V_2_4_load = load i4 %trottersLocal_V_2_4_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_4_load"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="4">
<![CDATA[
.split4:94 %trottersLocal_V_2_5_load = load i4 %trottersLocal_V_2_5_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_5_load"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="4">
<![CDATA[
.split4:96 %trottersLocal_V_2_6_load = load i4 %trottersLocal_V_2_6_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_6_load"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="4">
<![CDATA[
.split4:98 %trottersLocal_V_2_7_load = load i4 %trottersLocal_V_2_7_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_7_load"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="4">
<![CDATA[
.split4:100 %trottersLocal_V_2_8_load = load i4 %trottersLocal_V_2_8_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_8_load"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="4">
<![CDATA[
.split4:102 %trottersLocal_V_2_9_load = load i4 %trottersLocal_V_2_9_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_9_load"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="4">
<![CDATA[
.split4:104 %trottersLocal_V_2_10_load = load i4 %trottersLocal_V_2_10_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_10_load"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="4">
<![CDATA[
.split4:106 %trottersLocal_V_2_11_load = load i4 %trottersLocal_V_2_11_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_11_load"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="4">
<![CDATA[
.split4:108 %trottersLocal_V_2_12_load = load i4 %trottersLocal_V_2_12_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_12_load"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="4">
<![CDATA[
.split4:110 %trottersLocal_V_2_13_load = load i4 %trottersLocal_V_2_13_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_13_load"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="4">
<![CDATA[
.split4:112 %trottersLocal_V_2_14_load = load i4 %trottersLocal_V_2_14_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_14_load"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="4">
<![CDATA[
.split4:114 %trottersLocal_V_2_15_load = load i4 %trottersLocal_V_2_15_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_15_load"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="4">
<![CDATA[
.split4:116 %trottersLocal_V_3_0_load = load i4 %trottersLocal_V_3_0_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_0_load"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="4">
<![CDATA[
.split4:118 %trottersLocal_V_3_1_load = load i4 %trottersLocal_V_3_1_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_1_load"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="4">
<![CDATA[
.split4:120 %trottersLocal_V_3_2_load = load i4 %trottersLocal_V_3_2_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_2_load"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="4">
<![CDATA[
.split4:122 %trottersLocal_V_3_3_load = load i4 %trottersLocal_V_3_3_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_3_load"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="4">
<![CDATA[
.split4:124 %trottersLocal_V_3_4_load = load i4 %trottersLocal_V_3_4_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_4_load"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="4">
<![CDATA[
.split4:126 %trottersLocal_V_3_5_load = load i4 %trottersLocal_V_3_5_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_5_load"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="4">
<![CDATA[
.split4:128 %trottersLocal_V_3_6_load = load i4 %trottersLocal_V_3_6_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_6_load"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="4">
<![CDATA[
.split4:130 %trottersLocal_V_3_7_load = load i4 %trottersLocal_V_3_7_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_7_load"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="4">
<![CDATA[
.split4:132 %trottersLocal_V_3_8_load = load i4 %trottersLocal_V_3_8_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_8_load"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="4">
<![CDATA[
.split4:134 %trottersLocal_V_3_9_load = load i4 %trottersLocal_V_3_9_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_9_load"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="4">
<![CDATA[
.split4:136 %trottersLocal_V_3_10_load = load i4 %trottersLocal_V_3_10_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_10_load"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="4">
<![CDATA[
.split4:138 %trottersLocal_V_3_11_load = load i4 %trottersLocal_V_3_11_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_11_load"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="4">
<![CDATA[
.split4:140 %trottersLocal_V_3_12_load = load i4 %trottersLocal_V_3_12_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_12_load"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="4">
<![CDATA[
.split4:142 %trottersLocal_V_3_13_load = load i4 %trottersLocal_V_3_13_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_13_load"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="4">
<![CDATA[
.split4:144 %trottersLocal_V_3_14_load = load i4 %trottersLocal_V_3_14_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_14_load"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="4">
<![CDATA[
.split4:146 %trottersLocal_V_3_15_load = load i4 %trottersLocal_V_3_15_addr

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_15_load"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="7">
<![CDATA[
.split4:147 %tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.64i16.i7, i16 %trottersLocal_V_0_0_load, i16 %trottersLocal_V_0_1_load, i16 %trottersLocal_V_0_2_load, i16 %trottersLocal_V_0_3_load, i16 %trottersLocal_V_0_4_load, i16 %trottersLocal_V_0_5_load, i16 %trottersLocal_V_0_6_load, i16 %trottersLocal_V_0_7_load, i16 %trottersLocal_V_0_8_load, i16 %trottersLocal_V_0_9_load, i16 %trottersLocal_V_0_10_load, i16 %trottersLocal_V_0_11_load, i16 %trottersLocal_V_0_12_load, i16 %trottersLocal_V_0_13_load, i16 %trottersLocal_V_0_14_load, i16 %trottersLocal_V_0_15_load, i16 %trottersLocal_V_1_0_load, i16 %trottersLocal_V_1_1_load, i16 %trottersLocal_V_1_2_load, i16 %trottersLocal_V_1_3_load, i16 %trottersLocal_V_1_4_load, i16 %trottersLocal_V_1_5_load, i16 %trottersLocal_V_1_6_load, i16 %trottersLocal_V_1_7_load, i16 %trottersLocal_V_1_8_load, i16 %trottersLocal_V_1_9_load, i16 %trottersLocal_V_1_10_load, i16 %trottersLocal_V_1_11_load, i16 %trottersLocal_V_1_12_load, i16 %trottersLocal_V_1_13_load, i16 %trottersLocal_V_1_14_load, i16 %trottersLocal_V_1_15_load, i16 %trottersLocal_V_2_0_load, i16 %trottersLocal_V_2_1_load, i16 %trottersLocal_V_2_2_load, i16 %trottersLocal_V_2_3_load, i16 %trottersLocal_V_2_4_load, i16 %trottersLocal_V_2_5_load, i16 %trottersLocal_V_2_6_load, i16 %trottersLocal_V_2_7_load, i16 %trottersLocal_V_2_8_load, i16 %trottersLocal_V_2_9_load, i16 %trottersLocal_V_2_10_load, i16 %trottersLocal_V_2_11_load, i16 %trottersLocal_V_2_12_load, i16 %trottersLocal_V_2_13_load, i16 %trottersLocal_V_2_14_load, i16 %trottersLocal_V_2_15_load, i16 %trottersLocal_V_3_0_load, i16 %trottersLocal_V_3_1_load, i16 %trottersLocal_V_3_2_load, i16 %trottersLocal_V_3_3_load, i16 %trottersLocal_V_3_4_load, i16 %trottersLocal_V_3_5_load, i16 %trottersLocal_V_3_6_load, i16 %trottersLocal_V_3_7_load, i16 %trottersLocal_V_3_8_load, i16 %trottersLocal_V_3_9_load, i16 %trottersLocal_V_3_10_load, i16 %trottersLocal_V_3_11_load, i16 %trottersLocal_V_3_12_load, i16 %trottersLocal_V_3_13_load, i16 %trottersLocal_V_3_14_load, i16 %trottersLocal_V_3_15_load, i7 %zext_ln277_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="512" op_0_bw="512" op_1_bw="16" op_2_bw="496">
<![CDATA[
.split4:149 %or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i16.i496, i16 %tmp_s, i496 %select_ln274_1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
<literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="480" op_0_bw="480" op_1_bw="496" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split._crit_edge:1 %tmp_4 = partselect i480 @_ssdm_op_PartSelect.i480.i496.i32.i32, i496 %select_ln274_1, i32 16, i32 495

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
<literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="496" op_0_bw="496" op_1_bw="16" op_2_bw="480">
<![CDATA[
.split._crit_edge:2 %tmp_5 = bitconcatenate i496 @_ssdm_op_BitConcatenate.i496.i16.i480, i16 %tmp_s, i480 %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="496" op_0_bw="1" op_1_bw="496" op_2_bw="496">
<![CDATA[
.split._crit_edge:3 %select_ln277 = select i1 %icmp_ln277, i496 0, i496 %tmp_5

]]></Node>
<StgValue><ssdm name="select_ln277"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="496" op_1_bw="496" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split._crit_edge:7 %store_ln277 = store i496 %select_ln277, i496 %phi_ln277

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
.split._crit_edge:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="247" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
:0 %write_ln277 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr, i512 %or_ln, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="write_ln277"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln277 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
