
Arduino_Atmega2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000062  00800200  00000f72  00001006  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000f72  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000011  00800262  00800262  00001068  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001068  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000001e8  00000000  00000000  000010c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001613  00000000  00000000  000012ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000b22  00000000  00000000  000028bf  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000f22  00000000  00000000  000033e1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000488  00000000  00000000  00004304  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000005de  00000000  00000000  0000478c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000a7c  00000000  00000000  00004d6a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000168  00000000  00000000  000057e6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
   2:	00 00       	nop
   4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
   6:	00 00       	nop
   8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
   a:	00 00       	nop
   c:	db c0       	rjmp	.+438    	; 0x1c4 <__bad_interrupt>
   e:	00 00       	nop
  10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
  12:	00 00       	nop
  14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
  16:	00 00       	nop
  18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
  1e:	00 00       	nop
  20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
  22:	00 00       	nop
  24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
  26:	00 00       	nop
  28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
  2e:	00 00       	nop
  30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
  32:	00 00       	nop
  34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
  36:	00 00       	nop
  38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
  3e:	00 00       	nop
  40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
  42:	00 00       	nop
  44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
  46:	00 00       	nop
  48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
  4e:	00 00       	nop
  50:	b9 c0       	rjmp	.+370    	; 0x1c4 <__bad_interrupt>
  52:	00 00       	nop
  54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
  56:	00 00       	nop
  58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
  5e:	00 00       	nop
  60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
  62:	00 00       	nop
  64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
  66:	00 00       	nop
  68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
  6e:	00 00       	nop
  70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
  72:	00 00       	nop
  74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
  76:	00 00       	nop
  78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
  7e:	00 00       	nop
  80:	a1 c0       	rjmp	.+322    	; 0x1c4 <__bad_interrupt>
  82:	00 00       	nop
  84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
  86:	00 00       	nop
  88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
  8e:	00 00       	nop
  90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
  92:	00 00       	nop
  94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
  96:	00 00       	nop
  98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	5e c2       	rjmp	.+1212   	; 0x55a <__vector_39>
  9e:	00 00       	nop
  a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
  be:	00 00       	nop
  c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
  da:	00 00       	nop
  dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
  de:	00 00       	nop
  e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	c8 02       	muls	r28, r24
  e6:	1a 03       	fmul	r17, r18
  e8:	1a 03       	fmul	r17, r18
  ea:	1a 03       	fmul	r17, r18
  ec:	1a 03       	fmul	r17, r18
  ee:	1a 03       	fmul	r17, r18
  f0:	1a 03       	fmul	r17, r18
  f2:	1a 03       	fmul	r17, r18
  f4:	c8 02       	muls	r28, r24
  f6:	1a 03       	fmul	r17, r18
  f8:	1a 03       	fmul	r17, r18
  fa:	1a 03       	fmul	r17, r18
  fc:	1a 03       	fmul	r17, r18
  fe:	1a 03       	fmul	r17, r18
 100:	1a 03       	fmul	r17, r18
 102:	1a 03       	fmul	r17, r18
 104:	ca 02       	muls	r28, r26
 106:	1a 03       	fmul	r17, r18
 108:	1a 03       	fmul	r17, r18
 10a:	1a 03       	fmul	r17, r18
 10c:	1a 03       	fmul	r17, r18
 10e:	1a 03       	fmul	r17, r18
 110:	1a 03       	fmul	r17, r18
 112:	1a 03       	fmul	r17, r18
 114:	1a 03       	fmul	r17, r18
 116:	1a 03       	fmul	r17, r18
 118:	1a 03       	fmul	r17, r18
 11a:	1a 03       	fmul	r17, r18
 11c:	1a 03       	fmul	r17, r18
 11e:	1a 03       	fmul	r17, r18
 120:	1a 03       	fmul	r17, r18
 122:	1a 03       	fmul	r17, r18
 124:	ca 02       	muls	r28, r26
 126:	1a 03       	fmul	r17, r18
 128:	1a 03       	fmul	r17, r18
 12a:	1a 03       	fmul	r17, r18
 12c:	1a 03       	fmul	r17, r18
 12e:	1a 03       	fmul	r17, r18
 130:	1a 03       	fmul	r17, r18
 132:	1a 03       	fmul	r17, r18
 134:	1a 03       	fmul	r17, r18
 136:	1a 03       	fmul	r17, r18
 138:	1a 03       	fmul	r17, r18
 13a:	1a 03       	fmul	r17, r18
 13c:	1a 03       	fmul	r17, r18
 13e:	1a 03       	fmul	r17, r18
 140:	1a 03       	fmul	r17, r18
 142:	1a 03       	fmul	r17, r18
 144:	16 03       	mulsu	r17, r22
 146:	1a 03       	fmul	r17, r18
 148:	1a 03       	fmul	r17, r18
 14a:	1a 03       	fmul	r17, r18
 14c:	1a 03       	fmul	r17, r18
 14e:	1a 03       	fmul	r17, r18
 150:	1a 03       	fmul	r17, r18
 152:	1a 03       	fmul	r17, r18
 154:	f3 02       	muls	r31, r19
 156:	1a 03       	fmul	r17, r18
 158:	1a 03       	fmul	r17, r18
 15a:	1a 03       	fmul	r17, r18
 15c:	1a 03       	fmul	r17, r18
 15e:	1a 03       	fmul	r17, r18
 160:	1a 03       	fmul	r17, r18
 162:	1a 03       	fmul	r17, r18
 164:	1a 03       	fmul	r17, r18
 166:	1a 03       	fmul	r17, r18
 168:	1a 03       	fmul	r17, r18
 16a:	1a 03       	fmul	r17, r18
 16c:	1a 03       	fmul	r17, r18
 16e:	1a 03       	fmul	r17, r18
 170:	1a 03       	fmul	r17, r18
 172:	1a 03       	fmul	r17, r18
 174:	e7 02       	muls	r30, r23
 176:	1a 03       	fmul	r17, r18
 178:	1a 03       	fmul	r17, r18
 17a:	1a 03       	fmul	r17, r18
 17c:	1a 03       	fmul	r17, r18
 17e:	1a 03       	fmul	r17, r18
 180:	1a 03       	fmul	r17, r18
 182:	1a 03       	fmul	r17, r18
 184:	05 03       	mulsu	r16, r21

00000186 <__ctors_end>:
 186:	11 24       	eor	r1, r1
 188:	1f be       	out	0x3f, r1	; 63
 18a:	cf ef       	ldi	r28, 0xFF	; 255
 18c:	d1 e2       	ldi	r29, 0x21	; 33
 18e:	de bf       	out	0x3e, r29	; 62
 190:	cd bf       	out	0x3d, r28	; 61
 192:	00 e0       	ldi	r16, 0x00	; 0
 194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
 196:	12 e0       	ldi	r17, 0x02	; 2
 198:	a0 e0       	ldi	r26, 0x00	; 0
 19a:	b2 e0       	ldi	r27, 0x02	; 2
 19c:	e2 e7       	ldi	r30, 0x72	; 114
 19e:	ff e0       	ldi	r31, 0x0F	; 15
 1a0:	00 e0       	ldi	r16, 0x00	; 0
 1a2:	0b bf       	out	0x3b, r16	; 59
 1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
 1a6:	07 90       	elpm	r0, Z+
 1a8:	0d 92       	st	X+, r0
 1aa:	a2 36       	cpi	r26, 0x62	; 98
 1ac:	b1 07       	cpc	r27, r17
 1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
 1b0:	22 e0       	ldi	r18, 0x02	; 2
 1b2:	a2 e6       	ldi	r26, 0x62	; 98
 1b4:	b2 e0       	ldi	r27, 0x02	; 2
 1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
 1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
 1ba:	a3 37       	cpi	r26, 0x73	; 115
 1bc:	b2 07       	cpc	r27, r18
 1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
 1c0:	02 d0       	rcall	.+4      	; 0x1c6 <main>
 1c2:	d5 c6       	rjmp	.+3498   	; 0xf6e <_exit>

000001c4 <__bad_interrupt>:
 1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <main>:
void test_pwm_duty();



int main(void)
{
 1c6:	cf 93       	push	r28
 1c8:	df 93       	push	r29
 1ca:	cd b7       	in	r28, 0x3d	; 61
 1cc:	de b7       	in	r29, 0x3e	; 62
 1ce:	62 97       	sbiw	r28, 0x12	; 18
 1d0:	0f b6       	in	r0, 0x3f	; 63
 1d2:	f8 94       	cli
 1d4:	de bf       	out	0x3e, r29	; 62
 1d6:	0f be       	out	0x3f, r0	; 63
 1d8:	cd bf       	out	0x3d, r28	; 61
	UART_Init(MYUBRR);		
 1da:	87 e6       	ldi	r24, 0x67	; 103
 1dc:	90 e0       	ldi	r25, 0x00	; 0
 1de:	50 d2       	rcall	.+1184   	; 0x680 <UART_Init>
	printf("Atmega2560 start.\n");
 1e0:	87 e0       	ldi	r24, 0x07	; 7
 1e2:	92 e0       	ldi	r25, 0x02	; 2
 1e4:	bb d2       	rcall	.+1398   	; 0x75c <puts>
	//ir_init();
	CAN_init();
 1e6:	4d d0       	rcall	.+154    	; 0x282 <CAN_init>
	motor_init();
 1e8:	c1 d0       	rcall	.+386    	; 0x36c <motor_init>
	solenoid_init();
 1ea:	55 d1       	rcall	.+682    	; 0x496 <solenoid_init>
		msg =rcv_CAN_message();
		if (msg.ID==SOLENOIDE_PUSH_ID){
			push_solenoid();
			_delay_ms(10);
		}
		printf("Received ID: %i\n Received data: %i \n",msg.ID,msg.data[0]);
 1ec:	0f 2e       	mov	r0, r31
 1ee:	f9 e1       	ldi	r31, 0x19	; 25
 1f0:	6f 2e       	mov	r6, r31
 1f2:	f2 e0       	ldi	r31, 0x02	; 2
 1f4:	7f 2e       	mov	r7, r31
 1f6:	f0 2d       	mov	r31, r0
 1f8:	68 94       	set
 1fa:	55 24       	eor	r5, r5
 1fc:	51 f8       	bld	r5, 1
	//calibrate_encoder();
	
	
	CAN_struct msg;
	while(1){
		msg =rcv_CAN_message();
 1fe:	ce 01       	movw	r24, r28
 200:	01 96       	adiw	r24, 0x01	; 1
 202:	51 d0       	rcall	.+162    	; 0x2a6 <rcv_CAN_message>
 204:	19 81       	ldd	r17, Y+1	; 0x01
		if (msg.ID==SOLENOIDE_PUSH_ID){
 206:	12 30       	cpi	r17, 0x02	; 2
 208:	b9 f4       	brne	.+46     	; 0x238 <main+0x72>
			push_solenoid();
 20a:	50 d1       	rcall	.+672    	; 0x4ac <push_solenoid>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 20c:	8f e3       	ldi	r24, 0x3F	; 63
 20e:	9c e9       	ldi	r25, 0x9C	; 156
 210:	01 97       	sbiw	r24, 0x01	; 1
 212:	f1 f7       	brne	.-4      	; 0x210 <main+0x4a>
 214:	00 c0       	rjmp	.+0      	; 0x216 <main+0x50>
 216:	00 00       	nop
			_delay_ms(10);
		}
		printf("Received ID: %i\n Received data: %i \n",msg.ID,msg.data[0]);
 218:	8c 81       	ldd	r24, Y+4	; 0x04
 21a:	8f 93       	push	r24
 21c:	8b 81       	ldd	r24, Y+3	; 0x03
 21e:	8f 93       	push	r24
 220:	1f 92       	push	r1
 222:	5f 92       	push	r5
 224:	7f 92       	push	r7
 226:	6f 92       	push	r6
 228:	88 d2       	rcall	.+1296   	; 0x73a <printf>
 22a:	0f 90       	pop	r0
 22c:	0f 90       	pop	r0
 22e:	0f 90       	pop	r0
 230:	0f 90       	pop	r0
 232:	0f 90       	pop	r0
 234:	0f 90       	pop	r0
 236:	e3 cf       	rjmp	.-58     	; 0x1fe <main+0x38>
 238:	8c 81       	ldd	r24, Y+4	; 0x04
 23a:	8f 93       	push	r24
 23c:	8b 81       	ldd	r24, Y+3	; 0x03
 23e:	8f 93       	push	r24
 240:	1f 92       	push	r1
 242:	1f 93       	push	r17
 244:	7f 92       	push	r7
 246:	6f 92       	push	r6
 248:	78 d2       	rcall	.+1264   	; 0x73a <printf>
		if (msg.ID==JOYSTICK_ID){
 24a:	0f 90       	pop	r0
 24c:	0f 90       	pop	r0
 24e:	0f 90       	pop	r0
 250:	0f 90       	pop	r0
 252:	0f 90       	pop	r0
 254:	0f 90       	pop	r0
 256:	11 30       	cpi	r17, 0x01	; 1
 258:	91 f6       	brne	.-92     	; 0x1fe <main+0x38>
			send_motor_speed(msg);
 25a:	89 80       	ldd	r8, Y+1	; 0x01
 25c:	9a 80       	ldd	r9, Y+2	; 0x02
 25e:	ab 80       	ldd	r10, Y+3	; 0x03
 260:	bc 80       	ldd	r11, Y+4	; 0x04
 262:	cd 80       	ldd	r12, Y+5	; 0x05
 264:	de 80       	ldd	r13, Y+6	; 0x06
 266:	ef 80       	ldd	r14, Y+7	; 0x07
 268:	f8 84       	ldd	r15, Y+8	; 0x08
 26a:	09 85       	ldd	r16, Y+9	; 0x09
 26c:	1a 85       	ldd	r17, Y+10	; 0x0a
 26e:	2b 85       	ldd	r18, Y+11	; 0x0b
 270:	3c 85       	ldd	r19, Y+12	; 0x0c
 272:	4d 85       	ldd	r20, Y+13	; 0x0d
 274:	5e 85       	ldd	r21, Y+14	; 0x0e
 276:	6f 85       	ldd	r22, Y+15	; 0x0f
 278:	78 89       	ldd	r23, Y+16	; 0x10
 27a:	89 89       	ldd	r24, Y+17	; 0x11
 27c:	9a 89       	ldd	r25, Y+18	; 0x12
 27e:	8a d0       	rcall	.+276    	; 0x394 <send_motor_speed>
 280:	be cf       	rjmp	.-132    	; 0x1fe <main+0x38>

00000282 <CAN_init>:
		write_MCP2515(MCP_TXB0_D0+i,(char)msg.data[i]);
	}

	/*REQUEST TO SEND*/
	request_to_send_MCP2515(0x01);// Setting the TXBnCTRL for buffer 0.
}
 282:	06 d1       	rcall	.+524    	; 0x490 <MCP2515_init>
 284:	4f ef       	ldi	r20, 0xFF	; 255
 286:	60 e6       	ldi	r22, 0x60	; 96
 288:	80 e6       	ldi	r24, 0x60	; 96
 28a:	e9 d0       	rcall	.+466    	; 0x45e <bit_modify_MCP2515>
 28c:	40 e0       	ldi	r20, 0x00	; 0
 28e:	64 e0       	ldi	r22, 0x04	; 4
 290:	80 e6       	ldi	r24, 0x60	; 96
 292:	e5 d0       	rcall	.+458    	; 0x45e <bit_modify_MCP2515>
 294:	41 e0       	ldi	r20, 0x01	; 1
 296:	65 e0       	ldi	r22, 0x05	; 5
 298:	8b e2       	ldi	r24, 0x2B	; 43
 29a:	e1 d0       	rcall	.+450    	; 0x45e <bit_modify_MCP2515>
 29c:	40 e0       	ldi	r20, 0x00	; 0
 29e:	60 ef       	ldi	r22, 0xF0	; 240
 2a0:	8f e0       	ldi	r24, 0x0F	; 15
 2a2:	dd c0       	rjmp	.+442    	; 0x45e <bit_modify_MCP2515>
 2a4:	08 95       	ret

000002a6 <rcv_CAN_message>:


CAN_struct rcv_CAN_message(){
 2a6:	9f 92       	push	r9
 2a8:	af 92       	push	r10
 2aa:	bf 92       	push	r11
 2ac:	cf 92       	push	r12
 2ae:	df 92       	push	r13
 2b0:	ef 92       	push	r14
 2b2:	ff 92       	push	r15
 2b4:	0f 93       	push	r16
 2b6:	1f 93       	push	r17
 2b8:	cf 93       	push	r28
 2ba:	df 93       	push	r29
 2bc:	cd b7       	in	r28, 0x3d	; 61
 2be:	de b7       	in	r29, 0x3e	; 62
 2c0:	62 97       	sbiw	r28, 0x12	; 18
 2c2:	0f b6       	in	r0, 0x3f	; 63
 2c4:	f8 94       	cli
 2c6:	de bf       	out	0x3e, r29	; 62
 2c8:	0f be       	out	0x3f, r0	; 63
 2ca:	cd bf       	out	0x3d, r28	; 61
 2cc:	6c 01       	movw	r12, r24
	CAN_struct msg;
	
	while (!(read_MCP2515(MCP_CANINTF) & (1<<RX0IF))) {} //wait for interrupt
 2ce:	8c e2       	ldi	r24, 0x2C	; 44
 2d0:	b9 d0       	rcall	.+370    	; 0x444 <read_MCP2515>
 2d2:	80 ff       	sbrs	r24, 0
 2d4:	fc cf       	rjmp	.-8      	; 0x2ce <rcv_CAN_message+0x28>
	
	msg.ID=((read_MCP2515(MCP_RXB0SIDH))<<3|((read_MCP2515(MCP_RXB0SIDL))>>5));
 2d6:	81 e6       	ldi	r24, 0x61	; 97
 2d8:	b5 d0       	rcall	.+362    	; 0x444 <read_MCP2515>
 2da:	98 2e       	mov	r9, r24
 2dc:	82 e6       	ldi	r24, 0x62	; 98
 2de:	b2 d0       	rcall	.+356    	; 0x444 <read_MCP2515>
 2e0:	99 0c       	add	r9, r9
 2e2:	99 0c       	add	r9, r9
 2e4:	99 0c       	add	r9, r9
 2e6:	82 95       	swap	r24
 2e8:	86 95       	lsr	r24
 2ea:	87 70       	andi	r24, 0x07	; 7
 2ec:	98 2a       	or	r9, r24
	msg.length=	(int)(read_MCP2515(MCP_RXB0_DLC) & 0x0f);
 2ee:	85 e6       	ldi	r24, 0x65	; 101
 2f0:	a9 d0       	rcall	.+338    	; 0x444 <read_MCP2515>
 2f2:	8f 70       	andi	r24, 0x0F	; 15
 2f4:	a8 2e       	mov	r10, r24
	
	
	/*READING DATA FROM DATABUFFER*/
	for (int i=0; i < msg.length; i++){
 2f6:	c9 f0       	breq	.+50     	; 0x32a <rcv_CAN_message+0x84>
 2f8:	8e 01       	movw	r16, r28
 2fa:	0d 5f       	subi	r16, 0xFD	; 253
 2fc:	1f 4f       	sbci	r17, 0xFF	; 255
 2fe:	e8 2e       	mov	r14, r24
 300:	f1 2c       	mov	r15, r1
 302:	ee 0c       	add	r14, r14
 304:	ff 1c       	adc	r15, r15
 306:	e0 0e       	add	r14, r16
 308:	f1 1e       	adc	r15, r17
 30a:	0f 2e       	mov	r0, r31
 30c:	f6 e6       	ldi	r31, 0x66	; 102
 30e:	bf 2e       	mov	r11, r31
 310:	f0 2d       	mov	r31, r0
		msg.data[i]= read_MCP2515(MCP_RXB0_D0+i);
 312:	8b 2d       	mov	r24, r11
 314:	97 d0       	rcall	.+302    	; 0x444 <read_MCP2515>
 316:	28 2f       	mov	r18, r24
 318:	30 e0       	ldi	r19, 0x00	; 0
 31a:	f8 01       	movw	r30, r16
 31c:	21 93       	st	Z+, r18
 31e:	31 93       	st	Z+, r19
 320:	8f 01       	movw	r16, r30
 322:	b3 94       	inc	r11
	msg.ID=((read_MCP2515(MCP_RXB0SIDH))<<3|((read_MCP2515(MCP_RXB0SIDL))>>5));
	msg.length=	(int)(read_MCP2515(MCP_RXB0_DLC) & 0x0f);
	
	
	/*READING DATA FROM DATABUFFER*/
	for (int i=0; i < msg.length; i++){
 324:	ee 15       	cp	r30, r14
 326:	ff 05       	cpc	r31, r15
 328:	a1 f7       	brne	.-24     	; 0x312 <rcv_CAN_message+0x6c>
		msg.data[i]= read_MCP2515(MCP_RXB0_D0+i);
	}
		
	//MUST clear RXB0IF after reading message
	bit_modify_MCP2515(MCP_CANINTF, (1<<RX0IF), 0x00);
 32a:	40 e0       	ldi	r20, 0x00	; 0
 32c:	61 e0       	ldi	r22, 0x01	; 1
 32e:	8c e2       	ldi	r24, 0x2C	; 44
 330:	96 d0       	rcall	.+300    	; 0x45e <bit_modify_MCP2515>
		
	return msg;
 332:	99 82       	std	Y+1, r9	; 0x01
 334:	aa 82       	std	Y+2, r10	; 0x02
 336:	82 e1       	ldi	r24, 0x12	; 18
 338:	fe 01       	movw	r30, r28
 33a:	31 96       	adiw	r30, 0x01	; 1
 33c:	d6 01       	movw	r26, r12
 33e:	01 90       	ld	r0, Z+
 340:	0d 92       	st	X+, r0
 342:	8a 95       	dec	r24
 344:	e1 f7       	brne	.-8      	; 0x33e <rcv_CAN_message+0x98>

}
 346:	c6 01       	movw	r24, r12
 348:	62 96       	adiw	r28, 0x12	; 18
 34a:	0f b6       	in	r0, 0x3f	; 63
 34c:	f8 94       	cli
 34e:	de bf       	out	0x3e, r29	; 62
 350:	0f be       	out	0x3f, r0	; 63
 352:	cd bf       	out	0x3d, r28	; 61
 354:	df 91       	pop	r29
 356:	cf 91       	pop	r28
 358:	1f 91       	pop	r17
 35a:	0f 91       	pop	r16
 35c:	ff 90       	pop	r15
 35e:	ef 90       	pop	r14
 360:	df 90       	pop	r13
 362:	cf 90       	pop	r12
 364:	bf 90       	pop	r11
 366:	af 90       	pop	r10
 368:	9f 90       	pop	r9
 36a:	08 95       	ret

0000036c <motor_init>:
	PORTH|=(1<<RSTn)|(1<<OEn);//disable output from encoder

	if (motor_encoder_data != 0) {printf("Motor encoder data : %i\n", motor_encoder_data);}
		
	return motor_encoder_data;	
}
 36c:	ca d0       	rcall	.+404    	; 0x502 <TWI_Master_Initialise>
 36e:	89 df       	rcall	.-238    	; 0x282 <CAN_init>
 370:	8a b1       	in	r24, 0x0a	; 10
 372:	83 60       	ori	r24, 0x03	; 3
 374:	8a b9       	out	0x0a, r24	; 10
 376:	10 92 07 01 	sts	0x0107, r1
 37a:	8c e0       	ldi	r24, 0x0C	; 12
 37c:	80 93 b8 00 	sts	0x00B8, r24
 380:	8f ef       	ldi	r24, 0xFF	; 255
 382:	80 93 01 01 	sts	0x0101, r24
 386:	e2 e0       	ldi	r30, 0x02	; 2
 388:	f1 e0       	ldi	r31, 0x01	; 1
 38a:	80 81       	ld	r24, Z
 38c:	82 65       	ori	r24, 0x52	; 82
 38e:	80 83       	st	Z, r24
 390:	78 94       	sei
 392:	08 95       	ret

00000394 <send_motor_speed>:

//int joy_samples[5] = {0,0,0,0,0};

void send_motor_speed(CAN_struct rcv_msg_joy){
 394:	8f 92       	push	r8
 396:	9f 92       	push	r9
 398:	af 92       	push	r10
 39a:	bf 92       	push	r11
 39c:	cf 92       	push	r12
 39e:	df 92       	push	r13
 3a0:	ef 92       	push	r14
 3a2:	ff 92       	push	r15
 3a4:	0f 93       	push	r16
 3a6:	1f 93       	push	r17
 3a8:	cf 93       	push	r28
 3aa:	df 93       	push	r29
 3ac:	cd b7       	in	r28, 0x3d	; 61
 3ae:	de b7       	in	r29, 0x3e	; 62
 3b0:	66 97       	sbiw	r28, 0x16	; 22
 3b2:	0f b6       	in	r0, 0x3f	; 63
 3b4:	f8 94       	cli
 3b6:	de bf       	out	0x3e, r29	; 62
 3b8:	0f be       	out	0x3f, r0	; 63
 3ba:	cd bf       	out	0x3d, r28	; 61
 3bc:	8d 82       	std	Y+5, r8	; 0x05
 3be:	9e 82       	std	Y+6, r9	; 0x06
 3c0:	af 82       	std	Y+7, r10	; 0x07
 3c2:	b8 86       	std	Y+8, r11	; 0x08
 3c4:	c9 86       	std	Y+9, r12	; 0x09
 3c6:	da 86       	std	Y+10, r13	; 0x0a
 3c8:	eb 86       	std	Y+11, r14	; 0x0b
 3ca:	fc 86       	std	Y+12, r15	; 0x0c
 3cc:	0d 87       	std	Y+13, r16	; 0x0d
 3ce:	1e 87       	std	Y+14, r17	; 0x0e
 3d0:	2f 87       	std	Y+15, r18	; 0x0f
 3d2:	38 8b       	std	Y+16, r19	; 0x10
 3d4:	49 8b       	std	Y+17, r20	; 0x11
 3d6:	5a 8b       	std	Y+18, r21	; 0x12
 3d8:	6b 8b       	std	Y+19, r22	; 0x13
 3da:	7c 8b       	std	Y+20, r23	; 0x14
 3dc:	8d 8b       	std	Y+21, r24	; 0x15
 3de:	9e 8b       	std	Y+22, r25	; 0x16
	
	//if(rcv_msg_joy.ID==SLIDER_ID){/*SLIDER_data from 0-255*/
		/*Message for TWI format*/
		int8_t messageBuf[4];

		int16_t motor_strength=rcv_msg_joy.data[0];
 3e0:	8f 81       	ldd	r24, Y+7	; 0x07
 3e2:	98 85       	ldd	r25, Y+8	; 0x08
		
		//printf("Motor strength %i,\n",motor_strength);
		//printf("Position %i \n", rcv_msg_joy.data[0]);
		/*Send via TWI*/
		/*MAX520 DAC address is 00. Setting Read byte to 0. */
		messageBuf[0]=TWI_DAC_SLAVE_ADDR + 0;		//DAC address + readBit
 3e4:	20 e5       	ldi	r18, 0x50	; 80
 3e6:	29 83       	std	Y+1, r18	; 0x01
		messageBuf[1] = 0x00;             // The first byte is used for commands.
 3e8:	1a 82       	std	Y+2, r1	; 0x02
		/*Need to set direction for the motor. Set DIR on MJ1 DIR->PH1*/
	
		PORTH|=(1<< DIR);
 3ea:	e2 e0       	ldi	r30, 0x02	; 2
 3ec:	f1 e0       	ldi	r31, 0x01	; 1
 3ee:	20 81       	ld	r18, Z
 3f0:	22 60       	ori	r18, 0x02	; 2
 3f2:	20 83       	st	Z, r18
		if (motor_strength<130){ /*Get drops down to 0 in DIR anyways*/
 3f4:	82 38       	cpi	r24, 0x82	; 130
 3f6:	91 05       	cpc	r25, r1
 3f8:	6c f0       	brlt	.+26     	; 0x414 <send_motor_speed+0x80>
			motor_strength=motor_strength; 
		}
		else{
		
			PORTH&=~(1<<DIR);
 3fa:	20 81       	ld	r18, Z
 3fc:	2d 7f       	andi	r18, 0xFD	; 253
 3fe:	20 83       	st	Z, r18
			motor_strength= abs(motor_strength-255);// to scale 
 400:	9c 01       	movw	r18, r24
 402:	2f 5f       	subi	r18, 0xFF	; 255
 404:	31 09       	sbc	r19, r1
 406:	c9 01       	movw	r24, r18
 408:	99 23       	and	r25, r25
 40a:	24 f4       	brge	.+8      	; 0x414 <send_motor_speed+0x80>
 40c:	88 27       	eor	r24, r24
 40e:	99 27       	eor	r25, r25
 410:	82 1b       	sub	r24, r18
 412:	93 0b       	sbc	r25, r19
		}
		messageBuf[2] =motor_strength;                         // The second byte is used for the data.
 414:	8b 83       	std	Y+3, r24	; 0x03
		//printf("Motor strength %i,\n",motor_strength);
		TWI_Start_Transceiver_With_Data(messageBuf,3);
 416:	63 e0       	ldi	r22, 0x03	; 3
 418:	ce 01       	movw	r24, r28
 41a:	01 96       	adiw	r24, 0x01	; 1
 41c:	7c d0       	rcall	.+248    	; 0x516 <TWI_Start_Transceiver_With_Data>
	
	//}
}
 41e:	66 96       	adiw	r28, 0x16	; 22
 420:	0f b6       	in	r0, 0x3f	; 63
 422:	f8 94       	cli
 424:	de bf       	out	0x3e, r29	; 62
 426:	0f be       	out	0x3f, r0	; 63
 428:	cd bf       	out	0x3d, r28	; 61
 42a:	df 91       	pop	r29
 42c:	cf 91       	pop	r28
 42e:	1f 91       	pop	r17
 430:	0f 91       	pop	r16
 432:	ff 90       	pop	r15
 434:	ef 90       	pop	r14
 436:	df 90       	pop	r13
 438:	cf 90       	pop	r12
 43a:	bf 90       	pop	r11
 43c:	af 90       	pop	r10
 43e:	9f 90       	pop	r9
 440:	8f 90       	pop	r8
 442:	08 95       	ret

00000444 <read_MCP2515>:
	spi_chipselect_activate();
	/*if (out != repeat){
		return repeat;
	}*/
	return out;
}
 444:	cf 93       	push	r28
 446:	c8 2f       	mov	r28, r24
 448:	5a d0       	rcall	.+180    	; 0x4fe <spi_chipselect_deactivate>
 44a:	83 e0       	ldi	r24, 0x03	; 3
 44c:	4a d0       	rcall	.+148    	; 0x4e2 <send_master_SPI>
 44e:	8c 2f       	mov	r24, r28
 450:	48 d0       	rcall	.+144    	; 0x4e2 <send_master_SPI>
 452:	4c d0       	rcall	.+152    	; 0x4ec <read_master_SPI>
 454:	c8 2f       	mov	r28, r24
 456:	51 d0       	rcall	.+162    	; 0x4fa <spi_chipselect_activate>
 458:	8c 2f       	mov	r24, r28
 45a:	cf 91       	pop	r28
 45c:	08 95       	ret

0000045e <bit_modify_MCP2515>:

void bit_modify_MCP2515(char address, char mask_byte, char data){
 45e:	1f 93       	push	r17
 460:	cf 93       	push	r28
 462:	df 93       	push	r29
 464:	18 2f       	mov	r17, r24
 466:	d6 2f       	mov	r29, r22
 468:	c4 2f       	mov	r28, r20
	spi_chipselect_deactivate();
 46a:	49 d0       	rcall	.+146    	; 0x4fe <spi_chipselect_deactivate>
	send_master_SPI(0x05);	//'bit modify' instruction.
 46c:	85 e0       	ldi	r24, 0x05	; 5
 46e:	39 d0       	rcall	.+114    	; 0x4e2 <send_master_SPI>
	send_master_SPI(address);
 470:	81 2f       	mov	r24, r17
 472:	37 d0       	rcall	.+110    	; 0x4e2 <send_master_SPI>
	send_master_SPI(mask_byte);
 474:	8d 2f       	mov	r24, r29
 476:	35 d0       	rcall	.+106    	; 0x4e2 <send_master_SPI>
	send_master_SPI(data);
 478:	8c 2f       	mov	r24, r28
 47a:	33 d0       	rcall	.+102    	; 0x4e2 <send_master_SPI>
	spi_chipselect_activate();
 47c:	3e d0       	rcall	.+124    	; 0x4fa <spi_chipselect_activate>
}
 47e:	df 91       	pop	r29
 480:	cf 91       	pop	r28
 482:	1f 91       	pop	r17
 484:	08 95       	ret

00000486 <reset_MCP2515>:

void reset_MCP2515(){
	spi_chipselect_deactivate();
 486:	3b d0       	rcall	.+118    	; 0x4fe <spi_chipselect_deactivate>
	send_master_SPI(0xC0);	//'reset' instruction.
 488:	80 ec       	ldi	r24, 0xC0	; 192
 48a:	2b d0       	rcall	.+86     	; 0x4e2 <send_master_SPI>
	spi_chipselect_activate();
 48c:	36 c0       	rjmp	.+108    	; 0x4fa <spi_chipselect_activate>
 48e:	08 95       	ret

00000490 <MCP2515_init>:
#include "MCP2515.h"



void MCP2515_init(){
	SPI_master_init();
 490:	1f d0       	rcall	.+62     	; 0x4d0 <SPI_master_init>
	reset_MCP2515();
 492:	f9 cf       	rjmp	.-14     	; 0x486 <reset_MCP2515>
 494:	08 95       	ret

00000496 <solenoid_init>:
#include <util/delay.h> //for _delay_ms()



void solenoid_init(){
	DDRL |= (1<<PL7);
 496:	ea e0       	ldi	r30, 0x0A	; 10
 498:	f1 e0       	ldi	r31, 0x01	; 1
 49a:	80 81       	ld	r24, Z
 49c:	80 68       	ori	r24, 0x80	; 128
 49e:	80 83       	st	Z, r24
	PORTL |= (1<<PL7);
 4a0:	eb e0       	ldi	r30, 0x0B	; 11
 4a2:	f1 e0       	ldi	r31, 0x01	; 1
 4a4:	80 81       	ld	r24, Z
 4a6:	80 68       	ori	r24, 0x80	; 128
 4a8:	80 83       	st	Z, r24
 4aa:	08 95       	ret

000004ac <push_solenoid>:
}

void push_solenoid(){

	PORTL &= ~(1<<PL7);
 4ac:	eb e0       	ldi	r30, 0x0B	; 11
 4ae:	f1 e0       	ldi	r31, 0x01	; 1
 4b0:	80 81       	ld	r24, Z
 4b2:	8f 77       	andi	r24, 0x7F	; 127
 4b4:	80 83       	st	Z, r24
 4b6:	2f ed       	ldi	r18, 0xDF	; 223
 4b8:	82 e2       	ldi	r24, 0x22	; 34
 4ba:	92 e0       	ldi	r25, 0x02	; 2
 4bc:	21 50       	subi	r18, 0x01	; 1
 4be:	80 40       	sbci	r24, 0x00	; 0
 4c0:	90 40       	sbci	r25, 0x00	; 0
 4c2:	e1 f7       	brne	.-8      	; 0x4bc <push_solenoid+0x10>
 4c4:	00 c0       	rjmp	.+0      	; 0x4c6 <push_solenoid+0x1a>
 4c6:	00 00       	nop
	_delay_ms(DELAY_SOLENOIDE);
	PORTL |= (1<<PL7);
 4c8:	80 81       	ld	r24, Z
 4ca:	80 68       	ori	r24, 0x80	; 128
 4cc:	80 83       	st	Z, r24
 4ce:	08 95       	ret

000004d0 <SPI_master_init>:
#define MISO	3



void SPI_master_init(){
	DDRB |= (1<<MOSI) | (1<<SCK) | (1<<SSn) | (1<<PB0);		//Set MOSI, SCK, SSn output.
 4d0:	84 b1       	in	r24, 0x04	; 4
 4d2:	87 68       	ori	r24, 0x87	; 135
 4d4:	84 b9       	out	0x04, r24	; 4
	DDRB &= ~((1<<MISO));		//Set MISO input.
 4d6:	23 98       	cbi	0x04, 3	; 4
	PORTB|=(1<<MISO);
 4d8:	2b 9a       	sbi	0x05, 3	; 5
	SPCR |= (1<<SPE) | (1<<MSTR)|(1<<SPR1);	//Enable SPI, Master, set clock rate fck/64.
 4da:	8c b5       	in	r24, 0x2c	; 44
 4dc:	82 65       	ori	r24, 0x52	; 82
 4de:	8c bd       	out	0x2c, r24	; 44
 4e0:	08 95       	ret

000004e2 <send_master_SPI>:
	//PINB &= !(1<<PB4);
}

void send_master_SPI(char data){
	SPDR = data;			//Send data.
 4e2:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF))) {}		//Wait for transmission complete.
 4e4:	0d b4       	in	r0, 0x2d	; 45
 4e6:	07 fe       	sbrs	r0, 7
 4e8:	fd cf       	rjmp	.-6      	; 0x4e4 <send_master_SPI+0x2>
}
 4ea:	08 95       	ret

000004ec <read_master_SPI>:

char read_master_SPI(){
	
	
	send_master_SPI(0xFF);		//Send dummy byte.		
 4ec:	8f ef       	ldi	r24, 0xFF	; 255
 4ee:	f9 df       	rcall	.-14     	; 0x4e2 <send_master_SPI>
	while (!(SPSR & (1<<SPIF))) {}		//Wait for transmission complete.
 4f0:	0d b4       	in	r0, 0x2d	; 45
 4f2:	07 fe       	sbrs	r0, 7
 4f4:	fd cf       	rjmp	.-6      	; 0x4f0 <read_master_SPI+0x4>
	return SPDR;
 4f6:	8e b5       	in	r24, 0x2e	; 46
}
 4f8:	08 95       	ret

000004fa <spi_chipselect_activate>:

void spi_chipselect_activate(){
	PORTB |=(1<<SSn);
 4fa:	2f 9a       	sbi	0x05, 7	; 5
 4fc:	08 95       	ret

000004fe <spi_chipselect_deactivate>:
}

void spi_chipselect_deactivate(){
	PORTB &=~(1<<SSn);
 4fe:	2f 98       	cbi	0x05, 7	; 5
 500:	08 95       	ret

00000502 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
 502:	8c e0       	ldi	r24, 0x0C	; 12
 504:	80 93 b8 00 	sts	0x00B8, r24
 508:	8f ef       	ldi	r24, 0xFF	; 255
 50a:	80 93 bb 00 	sts	0x00BB, r24
 50e:	84 e0       	ldi	r24, 0x04	; 4
 510:	80 93 bc 00 	sts	0x00BC, r24
 514:	08 95       	ret

00000516 <TWI_Start_Transceiver_With_Data>:
 516:	ec eb       	ldi	r30, 0xBC	; 188
 518:	f0 e0       	ldi	r31, 0x00	; 0
 51a:	20 81       	ld	r18, Z
 51c:	20 fd       	sbrc	r18, 0
 51e:	fd cf       	rjmp	.-6      	; 0x51a <TWI_Start_Transceiver_With_Data+0x4>
 520:	60 93 64 02 	sts	0x0264, r22
 524:	fc 01       	movw	r30, r24
 526:	20 81       	ld	r18, Z
 528:	20 93 65 02 	sts	0x0265, r18
 52c:	20 fd       	sbrc	r18, 0
 52e:	0c c0       	rjmp	.+24     	; 0x548 <TWI_Start_Transceiver_With_Data+0x32>
 530:	62 30       	cpi	r22, 0x02	; 2
 532:	50 f0       	brcs	.+20     	; 0x548 <TWI_Start_Transceiver_With_Data+0x32>
 534:	dc 01       	movw	r26, r24
 536:	11 96       	adiw	r26, 0x01	; 1
 538:	e6 e6       	ldi	r30, 0x66	; 102
 53a:	f2 e0       	ldi	r31, 0x02	; 2
 53c:	81 e0       	ldi	r24, 0x01	; 1
 53e:	9d 91       	ld	r25, X+
 540:	91 93       	st	Z+, r25
 542:	8f 5f       	subi	r24, 0xFF	; 255
 544:	86 13       	cpse	r24, r22
 546:	fb cf       	rjmp	.-10     	; 0x53e <TWI_Start_Transceiver_With_Data+0x28>
 548:	10 92 63 02 	sts	0x0263, r1
 54c:	88 ef       	ldi	r24, 0xF8	; 248
 54e:	80 93 06 02 	sts	0x0206, r24
 552:	85 ea       	ldi	r24, 0xA5	; 165
 554:	80 93 bc 00 	sts	0x00BC, r24
 558:	08 95       	ret

0000055a <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/

ISR(TWI_vect)
{
 55a:	1f 92       	push	r1
 55c:	0f 92       	push	r0
 55e:	0f b6       	in	r0, 0x3f	; 63
 560:	0f 92       	push	r0
 562:	11 24       	eor	r1, r1
 564:	0b b6       	in	r0, 0x3b	; 59
 566:	0f 92       	push	r0
 568:	2f 93       	push	r18
 56a:	3f 93       	push	r19
 56c:	8f 93       	push	r24
 56e:	9f 93       	push	r25
 570:	af 93       	push	r26
 572:	bf 93       	push	r27
 574:	ef 93       	push	r30
 576:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
 578:	80 91 b9 00 	lds	r24, 0x00B9
 57c:	90 e0       	ldi	r25, 0x00	; 0
 57e:	fc 01       	movw	r30, r24
 580:	38 97       	sbiw	r30, 0x08	; 8
 582:	e1 35       	cpi	r30, 0x51	; 81
 584:	f1 05       	cpc	r31, r1
 586:	08 f0       	brcs	.+2      	; 0x58a <__vector_39+0x30>
 588:	55 c0       	rjmp	.+170    	; 0x634 <__vector_39+0xda>
 58a:	ee 58       	subi	r30, 0x8E	; 142
 58c:	ff 4f       	sbci	r31, 0xFF	; 255
 58e:	85 c0       	rjmp	.+266    	; 0x69a <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
 590:	10 92 62 02 	sts	0x0262, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
 594:	e0 91 62 02 	lds	r30, 0x0262
 598:	80 91 64 02 	lds	r24, 0x0264
 59c:	e8 17       	cp	r30, r24
 59e:	70 f4       	brcc	.+28     	; 0x5bc <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
 5a0:	81 e0       	ldi	r24, 0x01	; 1
 5a2:	8e 0f       	add	r24, r30
 5a4:	80 93 62 02 	sts	0x0262, r24
 5a8:	f0 e0       	ldi	r31, 0x00	; 0
 5aa:	eb 59       	subi	r30, 0x9B	; 155
 5ac:	fd 4f       	sbci	r31, 0xFD	; 253
 5ae:	80 81       	ld	r24, Z
 5b0:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 5b4:	85 e8       	ldi	r24, 0x85	; 133
 5b6:	80 93 bc 00 	sts	0x00BC, r24
 5ba:	43 c0       	rjmp	.+134    	; 0x642 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 5bc:	80 91 63 02 	lds	r24, 0x0263
 5c0:	81 60       	ori	r24, 0x01	; 1
 5c2:	80 93 63 02 	sts	0x0263, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 5c6:	84 e9       	ldi	r24, 0x94	; 148
 5c8:	80 93 bc 00 	sts	0x00BC, r24
 5cc:	3a c0       	rjmp	.+116    	; 0x642 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
 5ce:	e0 91 62 02 	lds	r30, 0x0262
 5d2:	81 e0       	ldi	r24, 0x01	; 1
 5d4:	8e 0f       	add	r24, r30
 5d6:	80 93 62 02 	sts	0x0262, r24
 5da:	80 91 bb 00 	lds	r24, 0x00BB
 5de:	f0 e0       	ldi	r31, 0x00	; 0
 5e0:	eb 59       	subi	r30, 0x9B	; 155
 5e2:	fd 4f       	sbci	r31, 0xFD	; 253
 5e4:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
 5e6:	20 91 62 02 	lds	r18, 0x0262
 5ea:	30 e0       	ldi	r19, 0x00	; 0
 5ec:	80 91 64 02 	lds	r24, 0x0264
 5f0:	90 e0       	ldi	r25, 0x00	; 0
 5f2:	01 97       	sbiw	r24, 0x01	; 1
 5f4:	28 17       	cp	r18, r24
 5f6:	39 07       	cpc	r19, r25
 5f8:	24 f4       	brge	.+8      	; 0x602 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 5fa:	85 ec       	ldi	r24, 0xC5	; 197
 5fc:	80 93 bc 00 	sts	0x00BC, r24
 600:	20 c0       	rjmp	.+64     	; 0x642 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 602:	85 e8       	ldi	r24, 0x85	; 133
 604:	80 93 bc 00 	sts	0x00BC, r24
 608:	1c c0       	rjmp	.+56     	; 0x642 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
 60a:	80 91 bb 00 	lds	r24, 0x00BB
 60e:	e0 91 62 02 	lds	r30, 0x0262
 612:	f0 e0       	ldi	r31, 0x00	; 0
 614:	eb 59       	subi	r30, 0x9B	; 155
 616:	fd 4f       	sbci	r31, 0xFD	; 253
 618:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 61a:	80 91 63 02 	lds	r24, 0x0263
 61e:	81 60       	ori	r24, 0x01	; 1
 620:	80 93 63 02 	sts	0x0263, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 624:	84 e9       	ldi	r24, 0x94	; 148
 626:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
 62a:	0b c0       	rjmp	.+22     	; 0x642 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 62c:	85 ea       	ldi	r24, 0xA5	; 165
 62e:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
 632:	07 c0       	rjmp	.+14     	; 0x642 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
 634:	80 91 b9 00 	lds	r24, 0x00B9
 638:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 63c:	84 e0       	ldi	r24, 0x04	; 4
 63e:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
 642:	ff 91       	pop	r31
 644:	ef 91       	pop	r30
 646:	bf 91       	pop	r27
 648:	af 91       	pop	r26
 64a:	9f 91       	pop	r25
 64c:	8f 91       	pop	r24
 64e:	3f 91       	pop	r19
 650:	2f 91       	pop	r18
 652:	0f 90       	pop	r0
 654:	0b be       	out	0x3b, r0	; 59
 656:	0f 90       	pop	r0
 658:	0f be       	out	0x3f, r0	; 63
 65a:	0f 90       	pop	r0
 65c:	1f 90       	pop	r1
 65e:	18 95       	reti

00000660 <UART_Transmit>:
}
	
void UART_Transmit( unsigned char data )
{
	/* Wait for empty transmit buffer*/
		while( !( UCSR0A & (1<<UDRE0)) )
 660:	e0 ec       	ldi	r30, 0xC0	; 192
 662:	f0 e0       	ldi	r31, 0x00	; 0
 664:	90 81       	ld	r25, Z
 666:	95 ff       	sbrs	r25, 5
 668:	fd cf       	rjmp	.-6      	; 0x664 <UART_Transmit+0x4>
		;
	/* Put data into buffer, sends the data*/
		UDR0 = data;
 66a:	80 93 c6 00 	sts	0x00C6, r24
 66e:	08 95       	ret

00000670 <UART_Receive>:
}

unsigned char UART_Receive(void)
	{
		/* Wait for data to be received*/
		while( !(UCSR0A & (1<<RXC0)) )
 670:	e0 ec       	ldi	r30, 0xC0	; 192
 672:	f0 e0       	ldi	r31, 0x00	; 0
 674:	80 81       	ld	r24, Z
 676:	88 23       	and	r24, r24
 678:	ec f7       	brge	.-6      	; 0x674 <UART_Receive+0x4>
			;
		/* Get and return received data from buffer*/
		return UDR0;
 67a:	80 91 c6 00 	lds	r24, 0x00C6
 67e:	08 95       	ret

00000680 <UART_Init>:
#define UCPHA0 1
#define BAUD 9600

void UART_Init(unsigned int ubrr)
{
	UBRR0H = (unsigned char)(ubrr>>8);
 680:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)ubrr;
 684:	80 93 c4 00 	sts	0x00C4, r24
		
	/* Enable receiver and transmitter. */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
 688:	88 e1       	ldi	r24, 0x18	; 24
 68a:	80 93 c1 00 	sts	0x00C1, r24
		
	fdevopen(&UART_Transmit, &UART_Receive);
 68e:	68 e3       	ldi	r22, 0x38	; 56
 690:	73 e0       	ldi	r23, 0x03	; 3
 692:	80 e3       	ldi	r24, 0x30	; 48
 694:	93 e0       	ldi	r25, 0x03	; 3
 696:	07 c0       	rjmp	.+14     	; 0x6a6 <fdevopen>
 698:	08 95       	ret

0000069a <__tablejump2__>:
 69a:	ee 0f       	add	r30, r30
 69c:	ff 1f       	adc	r31, r31

0000069e <__tablejump__>:
 69e:	05 90       	lpm	r0, Z+
 6a0:	f4 91       	lpm	r31, Z
 6a2:	e0 2d       	mov	r30, r0
 6a4:	19 94       	eijmp

000006a6 <fdevopen>:
 6a6:	0f 93       	push	r16
 6a8:	1f 93       	push	r17
 6aa:	cf 93       	push	r28
 6ac:	df 93       	push	r29
 6ae:	ec 01       	movw	r28, r24
 6b0:	8b 01       	movw	r16, r22
 6b2:	00 97       	sbiw	r24, 0x00	; 0
 6b4:	31 f4       	brne	.+12     	; 0x6c2 <fdevopen+0x1c>
 6b6:	61 15       	cp	r22, r1
 6b8:	71 05       	cpc	r23, r1
 6ba:	19 f4       	brne	.+6      	; 0x6c2 <fdevopen+0x1c>
 6bc:	80 e0       	ldi	r24, 0x00	; 0
 6be:	90 e0       	ldi	r25, 0x00	; 0
 6c0:	37 c0       	rjmp	.+110    	; 0x730 <fdevopen+0x8a>
 6c2:	6e e0       	ldi	r22, 0x0E	; 14
 6c4:	70 e0       	ldi	r23, 0x00	; 0
 6c6:	81 e0       	ldi	r24, 0x01	; 1
 6c8:	90 e0       	ldi	r25, 0x00	; 0
 6ca:	63 d2       	rcall	.+1222   	; 0xb92 <calloc>
 6cc:	fc 01       	movw	r30, r24
 6ce:	00 97       	sbiw	r24, 0x00	; 0
 6d0:	a9 f3       	breq	.-22     	; 0x6bc <fdevopen+0x16>
 6d2:	80 e8       	ldi	r24, 0x80	; 128
 6d4:	83 83       	std	Z+3, r24	; 0x03
 6d6:	01 15       	cp	r16, r1
 6d8:	11 05       	cpc	r17, r1
 6da:	71 f0       	breq	.+28     	; 0x6f8 <fdevopen+0x52>
 6dc:	13 87       	std	Z+11, r17	; 0x0b
 6de:	02 87       	std	Z+10, r16	; 0x0a
 6e0:	81 e8       	ldi	r24, 0x81	; 129
 6e2:	83 83       	std	Z+3, r24	; 0x03
 6e4:	80 91 69 02 	lds	r24, 0x0269
 6e8:	90 91 6a 02 	lds	r25, 0x026A
 6ec:	89 2b       	or	r24, r25
 6ee:	21 f4       	brne	.+8      	; 0x6f8 <fdevopen+0x52>
 6f0:	f0 93 6a 02 	sts	0x026A, r31
 6f4:	e0 93 69 02 	sts	0x0269, r30
 6f8:	20 97       	sbiw	r28, 0x00	; 0
 6fa:	c9 f0       	breq	.+50     	; 0x72e <fdevopen+0x88>
 6fc:	d1 87       	std	Z+9, r29	; 0x09
 6fe:	c0 87       	std	Z+8, r28	; 0x08
 700:	83 81       	ldd	r24, Z+3	; 0x03
 702:	82 60       	ori	r24, 0x02	; 2
 704:	83 83       	std	Z+3, r24	; 0x03
 706:	80 91 6b 02 	lds	r24, 0x026B
 70a:	90 91 6c 02 	lds	r25, 0x026C
 70e:	89 2b       	or	r24, r25
 710:	71 f4       	brne	.+28     	; 0x72e <fdevopen+0x88>
 712:	f0 93 6c 02 	sts	0x026C, r31
 716:	e0 93 6b 02 	sts	0x026B, r30
 71a:	80 91 6d 02 	lds	r24, 0x026D
 71e:	90 91 6e 02 	lds	r25, 0x026E
 722:	89 2b       	or	r24, r25
 724:	21 f4       	brne	.+8      	; 0x72e <fdevopen+0x88>
 726:	f0 93 6e 02 	sts	0x026E, r31
 72a:	e0 93 6d 02 	sts	0x026D, r30
 72e:	cf 01       	movw	r24, r30
 730:	df 91       	pop	r29
 732:	cf 91       	pop	r28
 734:	1f 91       	pop	r17
 736:	0f 91       	pop	r16
 738:	08 95       	ret

0000073a <printf>:
 73a:	cf 93       	push	r28
 73c:	df 93       	push	r29
 73e:	cd b7       	in	r28, 0x3d	; 61
 740:	de b7       	in	r29, 0x3e	; 62
 742:	fe 01       	movw	r30, r28
 744:	36 96       	adiw	r30, 0x06	; 6
 746:	61 91       	ld	r22, Z+
 748:	71 91       	ld	r23, Z+
 74a:	af 01       	movw	r20, r30
 74c:	80 91 6b 02 	lds	r24, 0x026B
 750:	90 91 6c 02 	lds	r25, 0x026C
 754:	30 d0       	rcall	.+96     	; 0x7b6 <vfprintf>
 756:	df 91       	pop	r29
 758:	cf 91       	pop	r28
 75a:	08 95       	ret

0000075c <puts>:
 75c:	0f 93       	push	r16
 75e:	1f 93       	push	r17
 760:	cf 93       	push	r28
 762:	df 93       	push	r29
 764:	e0 91 6b 02 	lds	r30, 0x026B
 768:	f0 91 6c 02 	lds	r31, 0x026C
 76c:	23 81       	ldd	r18, Z+3	; 0x03
 76e:	21 ff       	sbrs	r18, 1
 770:	1b c0       	rjmp	.+54     	; 0x7a8 <puts+0x4c>
 772:	ec 01       	movw	r28, r24
 774:	00 e0       	ldi	r16, 0x00	; 0
 776:	10 e0       	ldi	r17, 0x00	; 0
 778:	89 91       	ld	r24, Y+
 77a:	60 91 6b 02 	lds	r22, 0x026B
 77e:	70 91 6c 02 	lds	r23, 0x026C
 782:	db 01       	movw	r26, r22
 784:	18 96       	adiw	r26, 0x08	; 8
 786:	ed 91       	ld	r30, X+
 788:	fc 91       	ld	r31, X
 78a:	19 97       	sbiw	r26, 0x09	; 9
 78c:	88 23       	and	r24, r24
 78e:	31 f0       	breq	.+12     	; 0x79c <puts+0x40>
 790:	19 95       	eicall
 792:	89 2b       	or	r24, r25
 794:	89 f3       	breq	.-30     	; 0x778 <puts+0x1c>
 796:	0f ef       	ldi	r16, 0xFF	; 255
 798:	1f ef       	ldi	r17, 0xFF	; 255
 79a:	ee cf       	rjmp	.-36     	; 0x778 <puts+0x1c>
 79c:	8a e0       	ldi	r24, 0x0A	; 10
 79e:	19 95       	eicall
 7a0:	89 2b       	or	r24, r25
 7a2:	11 f4       	brne	.+4      	; 0x7a8 <puts+0x4c>
 7a4:	c8 01       	movw	r24, r16
 7a6:	02 c0       	rjmp	.+4      	; 0x7ac <puts+0x50>
 7a8:	8f ef       	ldi	r24, 0xFF	; 255
 7aa:	9f ef       	ldi	r25, 0xFF	; 255
 7ac:	df 91       	pop	r29
 7ae:	cf 91       	pop	r28
 7b0:	1f 91       	pop	r17
 7b2:	0f 91       	pop	r16
 7b4:	08 95       	ret

000007b6 <vfprintf>:
 7b6:	2f 92       	push	r2
 7b8:	3f 92       	push	r3
 7ba:	4f 92       	push	r4
 7bc:	5f 92       	push	r5
 7be:	6f 92       	push	r6
 7c0:	7f 92       	push	r7
 7c2:	8f 92       	push	r8
 7c4:	9f 92       	push	r9
 7c6:	af 92       	push	r10
 7c8:	bf 92       	push	r11
 7ca:	cf 92       	push	r12
 7cc:	df 92       	push	r13
 7ce:	ef 92       	push	r14
 7d0:	ff 92       	push	r15
 7d2:	0f 93       	push	r16
 7d4:	1f 93       	push	r17
 7d6:	cf 93       	push	r28
 7d8:	df 93       	push	r29
 7da:	cd b7       	in	r28, 0x3d	; 61
 7dc:	de b7       	in	r29, 0x3e	; 62
 7de:	2c 97       	sbiw	r28, 0x0c	; 12
 7e0:	0f b6       	in	r0, 0x3f	; 63
 7e2:	f8 94       	cli
 7e4:	de bf       	out	0x3e, r29	; 62
 7e6:	0f be       	out	0x3f, r0	; 63
 7e8:	cd bf       	out	0x3d, r28	; 61
 7ea:	7c 01       	movw	r14, r24
 7ec:	6b 01       	movw	r12, r22
 7ee:	8a 01       	movw	r16, r20
 7f0:	fc 01       	movw	r30, r24
 7f2:	17 82       	std	Z+7, r1	; 0x07
 7f4:	16 82       	std	Z+6, r1	; 0x06
 7f6:	83 81       	ldd	r24, Z+3	; 0x03
 7f8:	81 ff       	sbrs	r24, 1
 7fa:	b0 c1       	rjmp	.+864    	; 0xb5c <vfprintf+0x3a6>
 7fc:	ce 01       	movw	r24, r28
 7fe:	01 96       	adiw	r24, 0x01	; 1
 800:	4c 01       	movw	r8, r24
 802:	f7 01       	movw	r30, r14
 804:	93 81       	ldd	r25, Z+3	; 0x03
 806:	f6 01       	movw	r30, r12
 808:	93 fd       	sbrc	r25, 3
 80a:	85 91       	lpm	r24, Z+
 80c:	93 ff       	sbrs	r25, 3
 80e:	81 91       	ld	r24, Z+
 810:	6f 01       	movw	r12, r30
 812:	88 23       	and	r24, r24
 814:	09 f4       	brne	.+2      	; 0x818 <vfprintf+0x62>
 816:	9e c1       	rjmp	.+828    	; 0xb54 <vfprintf+0x39e>
 818:	85 32       	cpi	r24, 0x25	; 37
 81a:	39 f4       	brne	.+14     	; 0x82a <vfprintf+0x74>
 81c:	93 fd       	sbrc	r25, 3
 81e:	85 91       	lpm	r24, Z+
 820:	93 ff       	sbrs	r25, 3
 822:	81 91       	ld	r24, Z+
 824:	6f 01       	movw	r12, r30
 826:	85 32       	cpi	r24, 0x25	; 37
 828:	21 f4       	brne	.+8      	; 0x832 <vfprintf+0x7c>
 82a:	b7 01       	movw	r22, r14
 82c:	90 e0       	ldi	r25, 0x00	; 0
 82e:	0f d3       	rcall	.+1566   	; 0xe4e <fputc>
 830:	e8 cf       	rjmp	.-48     	; 0x802 <vfprintf+0x4c>
 832:	51 2c       	mov	r5, r1
 834:	31 2c       	mov	r3, r1
 836:	20 e0       	ldi	r18, 0x00	; 0
 838:	20 32       	cpi	r18, 0x20	; 32
 83a:	a0 f4       	brcc	.+40     	; 0x864 <vfprintf+0xae>
 83c:	8b 32       	cpi	r24, 0x2B	; 43
 83e:	69 f0       	breq	.+26     	; 0x85a <vfprintf+0xa4>
 840:	30 f4       	brcc	.+12     	; 0x84e <vfprintf+0x98>
 842:	80 32       	cpi	r24, 0x20	; 32
 844:	59 f0       	breq	.+22     	; 0x85c <vfprintf+0xa6>
 846:	83 32       	cpi	r24, 0x23	; 35
 848:	69 f4       	brne	.+26     	; 0x864 <vfprintf+0xae>
 84a:	20 61       	ori	r18, 0x10	; 16
 84c:	2c c0       	rjmp	.+88     	; 0x8a6 <vfprintf+0xf0>
 84e:	8d 32       	cpi	r24, 0x2D	; 45
 850:	39 f0       	breq	.+14     	; 0x860 <vfprintf+0xaa>
 852:	80 33       	cpi	r24, 0x30	; 48
 854:	39 f4       	brne	.+14     	; 0x864 <vfprintf+0xae>
 856:	21 60       	ori	r18, 0x01	; 1
 858:	26 c0       	rjmp	.+76     	; 0x8a6 <vfprintf+0xf0>
 85a:	22 60       	ori	r18, 0x02	; 2
 85c:	24 60       	ori	r18, 0x04	; 4
 85e:	23 c0       	rjmp	.+70     	; 0x8a6 <vfprintf+0xf0>
 860:	28 60       	ori	r18, 0x08	; 8
 862:	21 c0       	rjmp	.+66     	; 0x8a6 <vfprintf+0xf0>
 864:	27 fd       	sbrc	r18, 7
 866:	27 c0       	rjmp	.+78     	; 0x8b6 <vfprintf+0x100>
 868:	30 ed       	ldi	r19, 0xD0	; 208
 86a:	38 0f       	add	r19, r24
 86c:	3a 30       	cpi	r19, 0x0A	; 10
 86e:	78 f4       	brcc	.+30     	; 0x88e <vfprintf+0xd8>
 870:	26 ff       	sbrs	r18, 6
 872:	06 c0       	rjmp	.+12     	; 0x880 <vfprintf+0xca>
 874:	fa e0       	ldi	r31, 0x0A	; 10
 876:	5f 9e       	mul	r5, r31
 878:	30 0d       	add	r19, r0
 87a:	11 24       	eor	r1, r1
 87c:	53 2e       	mov	r5, r19
 87e:	13 c0       	rjmp	.+38     	; 0x8a6 <vfprintf+0xf0>
 880:	8a e0       	ldi	r24, 0x0A	; 10
 882:	38 9e       	mul	r3, r24
 884:	30 0d       	add	r19, r0
 886:	11 24       	eor	r1, r1
 888:	33 2e       	mov	r3, r19
 88a:	20 62       	ori	r18, 0x20	; 32
 88c:	0c c0       	rjmp	.+24     	; 0x8a6 <vfprintf+0xf0>
 88e:	8e 32       	cpi	r24, 0x2E	; 46
 890:	21 f4       	brne	.+8      	; 0x89a <vfprintf+0xe4>
 892:	26 fd       	sbrc	r18, 6
 894:	5f c1       	rjmp	.+702    	; 0xb54 <vfprintf+0x39e>
 896:	20 64       	ori	r18, 0x40	; 64
 898:	06 c0       	rjmp	.+12     	; 0x8a6 <vfprintf+0xf0>
 89a:	8c 36       	cpi	r24, 0x6C	; 108
 89c:	11 f4       	brne	.+4      	; 0x8a2 <vfprintf+0xec>
 89e:	20 68       	ori	r18, 0x80	; 128
 8a0:	02 c0       	rjmp	.+4      	; 0x8a6 <vfprintf+0xf0>
 8a2:	88 36       	cpi	r24, 0x68	; 104
 8a4:	41 f4       	brne	.+16     	; 0x8b6 <vfprintf+0x100>
 8a6:	f6 01       	movw	r30, r12
 8a8:	93 fd       	sbrc	r25, 3
 8aa:	85 91       	lpm	r24, Z+
 8ac:	93 ff       	sbrs	r25, 3
 8ae:	81 91       	ld	r24, Z+
 8b0:	6f 01       	movw	r12, r30
 8b2:	81 11       	cpse	r24, r1
 8b4:	c1 cf       	rjmp	.-126    	; 0x838 <vfprintf+0x82>
 8b6:	98 2f       	mov	r25, r24
 8b8:	9f 7d       	andi	r25, 0xDF	; 223
 8ba:	95 54       	subi	r25, 0x45	; 69
 8bc:	93 30       	cpi	r25, 0x03	; 3
 8be:	28 f4       	brcc	.+10     	; 0x8ca <vfprintf+0x114>
 8c0:	0c 5f       	subi	r16, 0xFC	; 252
 8c2:	1f 4f       	sbci	r17, 0xFF	; 255
 8c4:	ff e3       	ldi	r31, 0x3F	; 63
 8c6:	f9 83       	std	Y+1, r31	; 0x01
 8c8:	0d c0       	rjmp	.+26     	; 0x8e4 <vfprintf+0x12e>
 8ca:	83 36       	cpi	r24, 0x63	; 99
 8cc:	31 f0       	breq	.+12     	; 0x8da <vfprintf+0x124>
 8ce:	83 37       	cpi	r24, 0x73	; 115
 8d0:	71 f0       	breq	.+28     	; 0x8ee <vfprintf+0x138>
 8d2:	83 35       	cpi	r24, 0x53	; 83
 8d4:	09 f0       	breq	.+2      	; 0x8d8 <vfprintf+0x122>
 8d6:	57 c0       	rjmp	.+174    	; 0x986 <vfprintf+0x1d0>
 8d8:	21 c0       	rjmp	.+66     	; 0x91c <vfprintf+0x166>
 8da:	f8 01       	movw	r30, r16
 8dc:	80 81       	ld	r24, Z
 8de:	89 83       	std	Y+1, r24	; 0x01
 8e0:	0e 5f       	subi	r16, 0xFE	; 254
 8e2:	1f 4f       	sbci	r17, 0xFF	; 255
 8e4:	44 24       	eor	r4, r4
 8e6:	43 94       	inc	r4
 8e8:	51 2c       	mov	r5, r1
 8ea:	54 01       	movw	r10, r8
 8ec:	14 c0       	rjmp	.+40     	; 0x916 <vfprintf+0x160>
 8ee:	38 01       	movw	r6, r16
 8f0:	f2 e0       	ldi	r31, 0x02	; 2
 8f2:	6f 0e       	add	r6, r31
 8f4:	71 1c       	adc	r7, r1
 8f6:	f8 01       	movw	r30, r16
 8f8:	a0 80       	ld	r10, Z
 8fa:	b1 80       	ldd	r11, Z+1	; 0x01
 8fc:	26 ff       	sbrs	r18, 6
 8fe:	03 c0       	rjmp	.+6      	; 0x906 <vfprintf+0x150>
 900:	65 2d       	mov	r22, r5
 902:	70 e0       	ldi	r23, 0x00	; 0
 904:	02 c0       	rjmp	.+4      	; 0x90a <vfprintf+0x154>
 906:	6f ef       	ldi	r22, 0xFF	; 255
 908:	7f ef       	ldi	r23, 0xFF	; 255
 90a:	c5 01       	movw	r24, r10
 90c:	2c 87       	std	Y+12, r18	; 0x0c
 90e:	94 d2       	rcall	.+1320   	; 0xe38 <strnlen>
 910:	2c 01       	movw	r4, r24
 912:	83 01       	movw	r16, r6
 914:	2c 85       	ldd	r18, Y+12	; 0x0c
 916:	2f 77       	andi	r18, 0x7F	; 127
 918:	22 2e       	mov	r2, r18
 91a:	16 c0       	rjmp	.+44     	; 0x948 <vfprintf+0x192>
 91c:	38 01       	movw	r6, r16
 91e:	f2 e0       	ldi	r31, 0x02	; 2
 920:	6f 0e       	add	r6, r31
 922:	71 1c       	adc	r7, r1
 924:	f8 01       	movw	r30, r16
 926:	a0 80       	ld	r10, Z
 928:	b1 80       	ldd	r11, Z+1	; 0x01
 92a:	26 ff       	sbrs	r18, 6
 92c:	03 c0       	rjmp	.+6      	; 0x934 <vfprintf+0x17e>
 92e:	65 2d       	mov	r22, r5
 930:	70 e0       	ldi	r23, 0x00	; 0
 932:	02 c0       	rjmp	.+4      	; 0x938 <vfprintf+0x182>
 934:	6f ef       	ldi	r22, 0xFF	; 255
 936:	7f ef       	ldi	r23, 0xFF	; 255
 938:	c5 01       	movw	r24, r10
 93a:	2c 87       	std	Y+12, r18	; 0x0c
 93c:	6b d2       	rcall	.+1238   	; 0xe14 <strnlen_P>
 93e:	2c 01       	movw	r4, r24
 940:	2c 85       	ldd	r18, Y+12	; 0x0c
 942:	20 68       	ori	r18, 0x80	; 128
 944:	22 2e       	mov	r2, r18
 946:	83 01       	movw	r16, r6
 948:	23 fc       	sbrc	r2, 3
 94a:	19 c0       	rjmp	.+50     	; 0x97e <vfprintf+0x1c8>
 94c:	83 2d       	mov	r24, r3
 94e:	90 e0       	ldi	r25, 0x00	; 0
 950:	48 16       	cp	r4, r24
 952:	59 06       	cpc	r5, r25
 954:	a0 f4       	brcc	.+40     	; 0x97e <vfprintf+0x1c8>
 956:	b7 01       	movw	r22, r14
 958:	80 e2       	ldi	r24, 0x20	; 32
 95a:	90 e0       	ldi	r25, 0x00	; 0
 95c:	78 d2       	rcall	.+1264   	; 0xe4e <fputc>
 95e:	3a 94       	dec	r3
 960:	f5 cf       	rjmp	.-22     	; 0x94c <vfprintf+0x196>
 962:	f5 01       	movw	r30, r10
 964:	27 fc       	sbrc	r2, 7
 966:	85 91       	lpm	r24, Z+
 968:	27 fe       	sbrs	r2, 7
 96a:	81 91       	ld	r24, Z+
 96c:	5f 01       	movw	r10, r30
 96e:	b7 01       	movw	r22, r14
 970:	90 e0       	ldi	r25, 0x00	; 0
 972:	6d d2       	rcall	.+1242   	; 0xe4e <fputc>
 974:	31 10       	cpse	r3, r1
 976:	3a 94       	dec	r3
 978:	f1 e0       	ldi	r31, 0x01	; 1
 97a:	4f 1a       	sub	r4, r31
 97c:	51 08       	sbc	r5, r1
 97e:	41 14       	cp	r4, r1
 980:	51 04       	cpc	r5, r1
 982:	79 f7       	brne	.-34     	; 0x962 <vfprintf+0x1ac>
 984:	de c0       	rjmp	.+444    	; 0xb42 <vfprintf+0x38c>
 986:	84 36       	cpi	r24, 0x64	; 100
 988:	11 f0       	breq	.+4      	; 0x98e <vfprintf+0x1d8>
 98a:	89 36       	cpi	r24, 0x69	; 105
 98c:	31 f5       	brne	.+76     	; 0x9da <vfprintf+0x224>
 98e:	f8 01       	movw	r30, r16
 990:	27 ff       	sbrs	r18, 7
 992:	07 c0       	rjmp	.+14     	; 0x9a2 <vfprintf+0x1ec>
 994:	60 81       	ld	r22, Z
 996:	71 81       	ldd	r23, Z+1	; 0x01
 998:	82 81       	ldd	r24, Z+2	; 0x02
 99a:	93 81       	ldd	r25, Z+3	; 0x03
 99c:	0c 5f       	subi	r16, 0xFC	; 252
 99e:	1f 4f       	sbci	r17, 0xFF	; 255
 9a0:	08 c0       	rjmp	.+16     	; 0x9b2 <vfprintf+0x1fc>
 9a2:	60 81       	ld	r22, Z
 9a4:	71 81       	ldd	r23, Z+1	; 0x01
 9a6:	88 27       	eor	r24, r24
 9a8:	77 fd       	sbrc	r23, 7
 9aa:	80 95       	com	r24
 9ac:	98 2f       	mov	r25, r24
 9ae:	0e 5f       	subi	r16, 0xFE	; 254
 9b0:	1f 4f       	sbci	r17, 0xFF	; 255
 9b2:	2f 76       	andi	r18, 0x6F	; 111
 9b4:	b2 2e       	mov	r11, r18
 9b6:	97 ff       	sbrs	r25, 7
 9b8:	09 c0       	rjmp	.+18     	; 0x9cc <vfprintf+0x216>
 9ba:	90 95       	com	r25
 9bc:	80 95       	com	r24
 9be:	70 95       	com	r23
 9c0:	61 95       	neg	r22
 9c2:	7f 4f       	sbci	r23, 0xFF	; 255
 9c4:	8f 4f       	sbci	r24, 0xFF	; 255
 9c6:	9f 4f       	sbci	r25, 0xFF	; 255
 9c8:	20 68       	ori	r18, 0x80	; 128
 9ca:	b2 2e       	mov	r11, r18
 9cc:	2a e0       	ldi	r18, 0x0A	; 10
 9ce:	30 e0       	ldi	r19, 0x00	; 0
 9d0:	a4 01       	movw	r20, r8
 9d2:	6f d2       	rcall	.+1246   	; 0xeb2 <__ultoa_invert>
 9d4:	a8 2e       	mov	r10, r24
 9d6:	a8 18       	sub	r10, r8
 9d8:	43 c0       	rjmp	.+134    	; 0xa60 <vfprintf+0x2aa>
 9da:	85 37       	cpi	r24, 0x75	; 117
 9dc:	29 f4       	brne	.+10     	; 0x9e8 <vfprintf+0x232>
 9de:	2f 7e       	andi	r18, 0xEF	; 239
 9e0:	b2 2e       	mov	r11, r18
 9e2:	2a e0       	ldi	r18, 0x0A	; 10
 9e4:	30 e0       	ldi	r19, 0x00	; 0
 9e6:	25 c0       	rjmp	.+74     	; 0xa32 <vfprintf+0x27c>
 9e8:	f2 2f       	mov	r31, r18
 9ea:	f9 7f       	andi	r31, 0xF9	; 249
 9ec:	bf 2e       	mov	r11, r31
 9ee:	8f 36       	cpi	r24, 0x6F	; 111
 9f0:	c1 f0       	breq	.+48     	; 0xa22 <vfprintf+0x26c>
 9f2:	18 f4       	brcc	.+6      	; 0x9fa <vfprintf+0x244>
 9f4:	88 35       	cpi	r24, 0x58	; 88
 9f6:	79 f0       	breq	.+30     	; 0xa16 <vfprintf+0x260>
 9f8:	ad c0       	rjmp	.+346    	; 0xb54 <vfprintf+0x39e>
 9fa:	80 37       	cpi	r24, 0x70	; 112
 9fc:	19 f0       	breq	.+6      	; 0xa04 <vfprintf+0x24e>
 9fe:	88 37       	cpi	r24, 0x78	; 120
 a00:	21 f0       	breq	.+8      	; 0xa0a <vfprintf+0x254>
 a02:	a8 c0       	rjmp	.+336    	; 0xb54 <vfprintf+0x39e>
 a04:	2f 2f       	mov	r18, r31
 a06:	20 61       	ori	r18, 0x10	; 16
 a08:	b2 2e       	mov	r11, r18
 a0a:	b4 fe       	sbrs	r11, 4
 a0c:	0d c0       	rjmp	.+26     	; 0xa28 <vfprintf+0x272>
 a0e:	8b 2d       	mov	r24, r11
 a10:	84 60       	ori	r24, 0x04	; 4
 a12:	b8 2e       	mov	r11, r24
 a14:	09 c0       	rjmp	.+18     	; 0xa28 <vfprintf+0x272>
 a16:	24 ff       	sbrs	r18, 4
 a18:	0a c0       	rjmp	.+20     	; 0xa2e <vfprintf+0x278>
 a1a:	9f 2f       	mov	r25, r31
 a1c:	96 60       	ori	r25, 0x06	; 6
 a1e:	b9 2e       	mov	r11, r25
 a20:	06 c0       	rjmp	.+12     	; 0xa2e <vfprintf+0x278>
 a22:	28 e0       	ldi	r18, 0x08	; 8
 a24:	30 e0       	ldi	r19, 0x00	; 0
 a26:	05 c0       	rjmp	.+10     	; 0xa32 <vfprintf+0x27c>
 a28:	20 e1       	ldi	r18, 0x10	; 16
 a2a:	30 e0       	ldi	r19, 0x00	; 0
 a2c:	02 c0       	rjmp	.+4      	; 0xa32 <vfprintf+0x27c>
 a2e:	20 e1       	ldi	r18, 0x10	; 16
 a30:	32 e0       	ldi	r19, 0x02	; 2
 a32:	f8 01       	movw	r30, r16
 a34:	b7 fe       	sbrs	r11, 7
 a36:	07 c0       	rjmp	.+14     	; 0xa46 <vfprintf+0x290>
 a38:	60 81       	ld	r22, Z
 a3a:	71 81       	ldd	r23, Z+1	; 0x01
 a3c:	82 81       	ldd	r24, Z+2	; 0x02
 a3e:	93 81       	ldd	r25, Z+3	; 0x03
 a40:	0c 5f       	subi	r16, 0xFC	; 252
 a42:	1f 4f       	sbci	r17, 0xFF	; 255
 a44:	06 c0       	rjmp	.+12     	; 0xa52 <vfprintf+0x29c>
 a46:	60 81       	ld	r22, Z
 a48:	71 81       	ldd	r23, Z+1	; 0x01
 a4a:	80 e0       	ldi	r24, 0x00	; 0
 a4c:	90 e0       	ldi	r25, 0x00	; 0
 a4e:	0e 5f       	subi	r16, 0xFE	; 254
 a50:	1f 4f       	sbci	r17, 0xFF	; 255
 a52:	a4 01       	movw	r20, r8
 a54:	2e d2       	rcall	.+1116   	; 0xeb2 <__ultoa_invert>
 a56:	a8 2e       	mov	r10, r24
 a58:	a8 18       	sub	r10, r8
 a5a:	fb 2d       	mov	r31, r11
 a5c:	ff 77       	andi	r31, 0x7F	; 127
 a5e:	bf 2e       	mov	r11, r31
 a60:	b6 fe       	sbrs	r11, 6
 a62:	0b c0       	rjmp	.+22     	; 0xa7a <vfprintf+0x2c4>
 a64:	2b 2d       	mov	r18, r11
 a66:	2e 7f       	andi	r18, 0xFE	; 254
 a68:	a5 14       	cp	r10, r5
 a6a:	50 f4       	brcc	.+20     	; 0xa80 <vfprintf+0x2ca>
 a6c:	b4 fe       	sbrs	r11, 4
 a6e:	0a c0       	rjmp	.+20     	; 0xa84 <vfprintf+0x2ce>
 a70:	b2 fc       	sbrc	r11, 2
 a72:	08 c0       	rjmp	.+16     	; 0xa84 <vfprintf+0x2ce>
 a74:	2b 2d       	mov	r18, r11
 a76:	2e 7e       	andi	r18, 0xEE	; 238
 a78:	05 c0       	rjmp	.+10     	; 0xa84 <vfprintf+0x2ce>
 a7a:	7a 2c       	mov	r7, r10
 a7c:	2b 2d       	mov	r18, r11
 a7e:	03 c0       	rjmp	.+6      	; 0xa86 <vfprintf+0x2d0>
 a80:	7a 2c       	mov	r7, r10
 a82:	01 c0       	rjmp	.+2      	; 0xa86 <vfprintf+0x2d0>
 a84:	75 2c       	mov	r7, r5
 a86:	24 ff       	sbrs	r18, 4
 a88:	0d c0       	rjmp	.+26     	; 0xaa4 <vfprintf+0x2ee>
 a8a:	fe 01       	movw	r30, r28
 a8c:	ea 0d       	add	r30, r10
 a8e:	f1 1d       	adc	r31, r1
 a90:	80 81       	ld	r24, Z
 a92:	80 33       	cpi	r24, 0x30	; 48
 a94:	11 f4       	brne	.+4      	; 0xa9a <vfprintf+0x2e4>
 a96:	29 7e       	andi	r18, 0xE9	; 233
 a98:	09 c0       	rjmp	.+18     	; 0xaac <vfprintf+0x2f6>
 a9a:	22 ff       	sbrs	r18, 2
 a9c:	06 c0       	rjmp	.+12     	; 0xaaa <vfprintf+0x2f4>
 a9e:	73 94       	inc	r7
 aa0:	73 94       	inc	r7
 aa2:	04 c0       	rjmp	.+8      	; 0xaac <vfprintf+0x2f6>
 aa4:	82 2f       	mov	r24, r18
 aa6:	86 78       	andi	r24, 0x86	; 134
 aa8:	09 f0       	breq	.+2      	; 0xaac <vfprintf+0x2f6>
 aaa:	73 94       	inc	r7
 aac:	23 fd       	sbrc	r18, 3
 aae:	12 c0       	rjmp	.+36     	; 0xad4 <vfprintf+0x31e>
 ab0:	20 ff       	sbrs	r18, 0
 ab2:	06 c0       	rjmp	.+12     	; 0xac0 <vfprintf+0x30a>
 ab4:	5a 2c       	mov	r5, r10
 ab6:	73 14       	cp	r7, r3
 ab8:	18 f4       	brcc	.+6      	; 0xac0 <vfprintf+0x30a>
 aba:	53 0c       	add	r5, r3
 abc:	57 18       	sub	r5, r7
 abe:	73 2c       	mov	r7, r3
 ac0:	73 14       	cp	r7, r3
 ac2:	60 f4       	brcc	.+24     	; 0xadc <vfprintf+0x326>
 ac4:	b7 01       	movw	r22, r14
 ac6:	80 e2       	ldi	r24, 0x20	; 32
 ac8:	90 e0       	ldi	r25, 0x00	; 0
 aca:	2c 87       	std	Y+12, r18	; 0x0c
 acc:	c0 d1       	rcall	.+896    	; 0xe4e <fputc>
 ace:	73 94       	inc	r7
 ad0:	2c 85       	ldd	r18, Y+12	; 0x0c
 ad2:	f6 cf       	rjmp	.-20     	; 0xac0 <vfprintf+0x30a>
 ad4:	73 14       	cp	r7, r3
 ad6:	10 f4       	brcc	.+4      	; 0xadc <vfprintf+0x326>
 ad8:	37 18       	sub	r3, r7
 ada:	01 c0       	rjmp	.+2      	; 0xade <vfprintf+0x328>
 adc:	31 2c       	mov	r3, r1
 ade:	24 ff       	sbrs	r18, 4
 ae0:	11 c0       	rjmp	.+34     	; 0xb04 <vfprintf+0x34e>
 ae2:	b7 01       	movw	r22, r14
 ae4:	80 e3       	ldi	r24, 0x30	; 48
 ae6:	90 e0       	ldi	r25, 0x00	; 0
 ae8:	2c 87       	std	Y+12, r18	; 0x0c
 aea:	b1 d1       	rcall	.+866    	; 0xe4e <fputc>
 aec:	2c 85       	ldd	r18, Y+12	; 0x0c
 aee:	22 ff       	sbrs	r18, 2
 af0:	16 c0       	rjmp	.+44     	; 0xb1e <vfprintf+0x368>
 af2:	21 ff       	sbrs	r18, 1
 af4:	03 c0       	rjmp	.+6      	; 0xafc <vfprintf+0x346>
 af6:	88 e5       	ldi	r24, 0x58	; 88
 af8:	90 e0       	ldi	r25, 0x00	; 0
 afa:	02 c0       	rjmp	.+4      	; 0xb00 <vfprintf+0x34a>
 afc:	88 e7       	ldi	r24, 0x78	; 120
 afe:	90 e0       	ldi	r25, 0x00	; 0
 b00:	b7 01       	movw	r22, r14
 b02:	0c c0       	rjmp	.+24     	; 0xb1c <vfprintf+0x366>
 b04:	82 2f       	mov	r24, r18
 b06:	86 78       	andi	r24, 0x86	; 134
 b08:	51 f0       	breq	.+20     	; 0xb1e <vfprintf+0x368>
 b0a:	21 fd       	sbrc	r18, 1
 b0c:	02 c0       	rjmp	.+4      	; 0xb12 <vfprintf+0x35c>
 b0e:	80 e2       	ldi	r24, 0x20	; 32
 b10:	01 c0       	rjmp	.+2      	; 0xb14 <vfprintf+0x35e>
 b12:	8b e2       	ldi	r24, 0x2B	; 43
 b14:	27 fd       	sbrc	r18, 7
 b16:	8d e2       	ldi	r24, 0x2D	; 45
 b18:	b7 01       	movw	r22, r14
 b1a:	90 e0       	ldi	r25, 0x00	; 0
 b1c:	98 d1       	rcall	.+816    	; 0xe4e <fputc>
 b1e:	a5 14       	cp	r10, r5
 b20:	30 f4       	brcc	.+12     	; 0xb2e <vfprintf+0x378>
 b22:	b7 01       	movw	r22, r14
 b24:	80 e3       	ldi	r24, 0x30	; 48
 b26:	90 e0       	ldi	r25, 0x00	; 0
 b28:	92 d1       	rcall	.+804    	; 0xe4e <fputc>
 b2a:	5a 94       	dec	r5
 b2c:	f8 cf       	rjmp	.-16     	; 0xb1e <vfprintf+0x368>
 b2e:	aa 94       	dec	r10
 b30:	f4 01       	movw	r30, r8
 b32:	ea 0d       	add	r30, r10
 b34:	f1 1d       	adc	r31, r1
 b36:	80 81       	ld	r24, Z
 b38:	b7 01       	movw	r22, r14
 b3a:	90 e0       	ldi	r25, 0x00	; 0
 b3c:	88 d1       	rcall	.+784    	; 0xe4e <fputc>
 b3e:	a1 10       	cpse	r10, r1
 b40:	f6 cf       	rjmp	.-20     	; 0xb2e <vfprintf+0x378>
 b42:	33 20       	and	r3, r3
 b44:	09 f4       	brne	.+2      	; 0xb48 <vfprintf+0x392>
 b46:	5d ce       	rjmp	.-838    	; 0x802 <vfprintf+0x4c>
 b48:	b7 01       	movw	r22, r14
 b4a:	80 e2       	ldi	r24, 0x20	; 32
 b4c:	90 e0       	ldi	r25, 0x00	; 0
 b4e:	7f d1       	rcall	.+766    	; 0xe4e <fputc>
 b50:	3a 94       	dec	r3
 b52:	f7 cf       	rjmp	.-18     	; 0xb42 <vfprintf+0x38c>
 b54:	f7 01       	movw	r30, r14
 b56:	86 81       	ldd	r24, Z+6	; 0x06
 b58:	97 81       	ldd	r25, Z+7	; 0x07
 b5a:	02 c0       	rjmp	.+4      	; 0xb60 <vfprintf+0x3aa>
 b5c:	8f ef       	ldi	r24, 0xFF	; 255
 b5e:	9f ef       	ldi	r25, 0xFF	; 255
 b60:	2c 96       	adiw	r28, 0x0c	; 12
 b62:	0f b6       	in	r0, 0x3f	; 63
 b64:	f8 94       	cli
 b66:	de bf       	out	0x3e, r29	; 62
 b68:	0f be       	out	0x3f, r0	; 63
 b6a:	cd bf       	out	0x3d, r28	; 61
 b6c:	df 91       	pop	r29
 b6e:	cf 91       	pop	r28
 b70:	1f 91       	pop	r17
 b72:	0f 91       	pop	r16
 b74:	ff 90       	pop	r15
 b76:	ef 90       	pop	r14
 b78:	df 90       	pop	r13
 b7a:	cf 90       	pop	r12
 b7c:	bf 90       	pop	r11
 b7e:	af 90       	pop	r10
 b80:	9f 90       	pop	r9
 b82:	8f 90       	pop	r8
 b84:	7f 90       	pop	r7
 b86:	6f 90       	pop	r6
 b88:	5f 90       	pop	r5
 b8a:	4f 90       	pop	r4
 b8c:	3f 90       	pop	r3
 b8e:	2f 90       	pop	r2
 b90:	08 95       	ret

00000b92 <calloc>:
 b92:	0f 93       	push	r16
 b94:	1f 93       	push	r17
 b96:	cf 93       	push	r28
 b98:	df 93       	push	r29
 b9a:	86 9f       	mul	r24, r22
 b9c:	80 01       	movw	r16, r0
 b9e:	87 9f       	mul	r24, r23
 ba0:	10 0d       	add	r17, r0
 ba2:	96 9f       	mul	r25, r22
 ba4:	10 0d       	add	r17, r0
 ba6:	11 24       	eor	r1, r1
 ba8:	c8 01       	movw	r24, r16
 baa:	0d d0       	rcall	.+26     	; 0xbc6 <malloc>
 bac:	ec 01       	movw	r28, r24
 bae:	00 97       	sbiw	r24, 0x00	; 0
 bb0:	21 f0       	breq	.+8      	; 0xbba <calloc+0x28>
 bb2:	a8 01       	movw	r20, r16
 bb4:	60 e0       	ldi	r22, 0x00	; 0
 bb6:	70 e0       	ldi	r23, 0x00	; 0
 bb8:	38 d1       	rcall	.+624    	; 0xe2a <memset>
 bba:	ce 01       	movw	r24, r28
 bbc:	df 91       	pop	r29
 bbe:	cf 91       	pop	r28
 bc0:	1f 91       	pop	r17
 bc2:	0f 91       	pop	r16
 bc4:	08 95       	ret

00000bc6 <malloc>:
 bc6:	cf 93       	push	r28
 bc8:	df 93       	push	r29
 bca:	82 30       	cpi	r24, 0x02	; 2
 bcc:	91 05       	cpc	r25, r1
 bce:	10 f4       	brcc	.+4      	; 0xbd4 <malloc+0xe>
 bd0:	82 e0       	ldi	r24, 0x02	; 2
 bd2:	90 e0       	ldi	r25, 0x00	; 0
 bd4:	e0 91 71 02 	lds	r30, 0x0271
 bd8:	f0 91 72 02 	lds	r31, 0x0272
 bdc:	20 e0       	ldi	r18, 0x00	; 0
 bde:	30 e0       	ldi	r19, 0x00	; 0
 be0:	a0 e0       	ldi	r26, 0x00	; 0
 be2:	b0 e0       	ldi	r27, 0x00	; 0
 be4:	30 97       	sbiw	r30, 0x00	; 0
 be6:	39 f1       	breq	.+78     	; 0xc36 <malloc+0x70>
 be8:	40 81       	ld	r20, Z
 bea:	51 81       	ldd	r21, Z+1	; 0x01
 bec:	48 17       	cp	r20, r24
 bee:	59 07       	cpc	r21, r25
 bf0:	b8 f0       	brcs	.+46     	; 0xc20 <malloc+0x5a>
 bf2:	48 17       	cp	r20, r24
 bf4:	59 07       	cpc	r21, r25
 bf6:	71 f4       	brne	.+28     	; 0xc14 <malloc+0x4e>
 bf8:	82 81       	ldd	r24, Z+2	; 0x02
 bfa:	93 81       	ldd	r25, Z+3	; 0x03
 bfc:	10 97       	sbiw	r26, 0x00	; 0
 bfe:	29 f0       	breq	.+10     	; 0xc0a <malloc+0x44>
 c00:	13 96       	adiw	r26, 0x03	; 3
 c02:	9c 93       	st	X, r25
 c04:	8e 93       	st	-X, r24
 c06:	12 97       	sbiw	r26, 0x02	; 2
 c08:	2c c0       	rjmp	.+88     	; 0xc62 <malloc+0x9c>
 c0a:	90 93 72 02 	sts	0x0272, r25
 c0e:	80 93 71 02 	sts	0x0271, r24
 c12:	27 c0       	rjmp	.+78     	; 0xc62 <malloc+0x9c>
 c14:	21 15       	cp	r18, r1
 c16:	31 05       	cpc	r19, r1
 c18:	31 f0       	breq	.+12     	; 0xc26 <malloc+0x60>
 c1a:	42 17       	cp	r20, r18
 c1c:	53 07       	cpc	r21, r19
 c1e:	18 f0       	brcs	.+6      	; 0xc26 <malloc+0x60>
 c20:	a9 01       	movw	r20, r18
 c22:	db 01       	movw	r26, r22
 c24:	01 c0       	rjmp	.+2      	; 0xc28 <malloc+0x62>
 c26:	ef 01       	movw	r28, r30
 c28:	9a 01       	movw	r18, r20
 c2a:	bd 01       	movw	r22, r26
 c2c:	df 01       	movw	r26, r30
 c2e:	02 80       	ldd	r0, Z+2	; 0x02
 c30:	f3 81       	ldd	r31, Z+3	; 0x03
 c32:	e0 2d       	mov	r30, r0
 c34:	d7 cf       	rjmp	.-82     	; 0xbe4 <malloc+0x1e>
 c36:	21 15       	cp	r18, r1
 c38:	31 05       	cpc	r19, r1
 c3a:	f9 f0       	breq	.+62     	; 0xc7a <malloc+0xb4>
 c3c:	28 1b       	sub	r18, r24
 c3e:	39 0b       	sbc	r19, r25
 c40:	24 30       	cpi	r18, 0x04	; 4
 c42:	31 05       	cpc	r19, r1
 c44:	80 f4       	brcc	.+32     	; 0xc66 <malloc+0xa0>
 c46:	8a 81       	ldd	r24, Y+2	; 0x02
 c48:	9b 81       	ldd	r25, Y+3	; 0x03
 c4a:	61 15       	cp	r22, r1
 c4c:	71 05       	cpc	r23, r1
 c4e:	21 f0       	breq	.+8      	; 0xc58 <malloc+0x92>
 c50:	fb 01       	movw	r30, r22
 c52:	93 83       	std	Z+3, r25	; 0x03
 c54:	82 83       	std	Z+2, r24	; 0x02
 c56:	04 c0       	rjmp	.+8      	; 0xc60 <malloc+0x9a>
 c58:	90 93 72 02 	sts	0x0272, r25
 c5c:	80 93 71 02 	sts	0x0271, r24
 c60:	fe 01       	movw	r30, r28
 c62:	32 96       	adiw	r30, 0x02	; 2
 c64:	44 c0       	rjmp	.+136    	; 0xcee <malloc+0x128>
 c66:	fe 01       	movw	r30, r28
 c68:	e2 0f       	add	r30, r18
 c6a:	f3 1f       	adc	r31, r19
 c6c:	81 93       	st	Z+, r24
 c6e:	91 93       	st	Z+, r25
 c70:	22 50       	subi	r18, 0x02	; 2
 c72:	31 09       	sbc	r19, r1
 c74:	39 83       	std	Y+1, r19	; 0x01
 c76:	28 83       	st	Y, r18
 c78:	3a c0       	rjmp	.+116    	; 0xcee <malloc+0x128>
 c7a:	20 91 6f 02 	lds	r18, 0x026F
 c7e:	30 91 70 02 	lds	r19, 0x0270
 c82:	23 2b       	or	r18, r19
 c84:	41 f4       	brne	.+16     	; 0xc96 <malloc+0xd0>
 c86:	20 91 02 02 	lds	r18, 0x0202
 c8a:	30 91 03 02 	lds	r19, 0x0203
 c8e:	30 93 70 02 	sts	0x0270, r19
 c92:	20 93 6f 02 	sts	0x026F, r18
 c96:	20 91 00 02 	lds	r18, 0x0200
 c9a:	30 91 01 02 	lds	r19, 0x0201
 c9e:	21 15       	cp	r18, r1
 ca0:	31 05       	cpc	r19, r1
 ca2:	41 f4       	brne	.+16     	; 0xcb4 <malloc+0xee>
 ca4:	2d b7       	in	r18, 0x3d	; 61
 ca6:	3e b7       	in	r19, 0x3e	; 62
 ca8:	40 91 04 02 	lds	r20, 0x0204
 cac:	50 91 05 02 	lds	r21, 0x0205
 cb0:	24 1b       	sub	r18, r20
 cb2:	35 0b       	sbc	r19, r21
 cb4:	e0 91 6f 02 	lds	r30, 0x026F
 cb8:	f0 91 70 02 	lds	r31, 0x0270
 cbc:	e2 17       	cp	r30, r18
 cbe:	f3 07       	cpc	r31, r19
 cc0:	a0 f4       	brcc	.+40     	; 0xcea <malloc+0x124>
 cc2:	2e 1b       	sub	r18, r30
 cc4:	3f 0b       	sbc	r19, r31
 cc6:	28 17       	cp	r18, r24
 cc8:	39 07       	cpc	r19, r25
 cca:	78 f0       	brcs	.+30     	; 0xcea <malloc+0x124>
 ccc:	ac 01       	movw	r20, r24
 cce:	4e 5f       	subi	r20, 0xFE	; 254
 cd0:	5f 4f       	sbci	r21, 0xFF	; 255
 cd2:	24 17       	cp	r18, r20
 cd4:	35 07       	cpc	r19, r21
 cd6:	48 f0       	brcs	.+18     	; 0xcea <malloc+0x124>
 cd8:	4e 0f       	add	r20, r30
 cda:	5f 1f       	adc	r21, r31
 cdc:	50 93 70 02 	sts	0x0270, r21
 ce0:	40 93 6f 02 	sts	0x026F, r20
 ce4:	81 93       	st	Z+, r24
 ce6:	91 93       	st	Z+, r25
 ce8:	02 c0       	rjmp	.+4      	; 0xcee <malloc+0x128>
 cea:	e0 e0       	ldi	r30, 0x00	; 0
 cec:	f0 e0       	ldi	r31, 0x00	; 0
 cee:	cf 01       	movw	r24, r30
 cf0:	df 91       	pop	r29
 cf2:	cf 91       	pop	r28
 cf4:	08 95       	ret

00000cf6 <free>:
 cf6:	cf 93       	push	r28
 cf8:	df 93       	push	r29
 cfa:	00 97       	sbiw	r24, 0x00	; 0
 cfc:	09 f4       	brne	.+2      	; 0xd00 <free+0xa>
 cfe:	87 c0       	rjmp	.+270    	; 0xe0e <free+0x118>
 d00:	fc 01       	movw	r30, r24
 d02:	32 97       	sbiw	r30, 0x02	; 2
 d04:	13 82       	std	Z+3, r1	; 0x03
 d06:	12 82       	std	Z+2, r1	; 0x02
 d08:	c0 91 71 02 	lds	r28, 0x0271
 d0c:	d0 91 72 02 	lds	r29, 0x0272
 d10:	20 97       	sbiw	r28, 0x00	; 0
 d12:	81 f4       	brne	.+32     	; 0xd34 <free+0x3e>
 d14:	20 81       	ld	r18, Z
 d16:	31 81       	ldd	r19, Z+1	; 0x01
 d18:	28 0f       	add	r18, r24
 d1a:	39 1f       	adc	r19, r25
 d1c:	80 91 6f 02 	lds	r24, 0x026F
 d20:	90 91 70 02 	lds	r25, 0x0270
 d24:	82 17       	cp	r24, r18
 d26:	93 07       	cpc	r25, r19
 d28:	79 f5       	brne	.+94     	; 0xd88 <free+0x92>
 d2a:	f0 93 70 02 	sts	0x0270, r31
 d2e:	e0 93 6f 02 	sts	0x026F, r30
 d32:	6d c0       	rjmp	.+218    	; 0xe0e <free+0x118>
 d34:	de 01       	movw	r26, r28
 d36:	20 e0       	ldi	r18, 0x00	; 0
 d38:	30 e0       	ldi	r19, 0x00	; 0
 d3a:	ae 17       	cp	r26, r30
 d3c:	bf 07       	cpc	r27, r31
 d3e:	50 f4       	brcc	.+20     	; 0xd54 <free+0x5e>
 d40:	12 96       	adiw	r26, 0x02	; 2
 d42:	4d 91       	ld	r20, X+
 d44:	5c 91       	ld	r21, X
 d46:	13 97       	sbiw	r26, 0x03	; 3
 d48:	9d 01       	movw	r18, r26
 d4a:	41 15       	cp	r20, r1
 d4c:	51 05       	cpc	r21, r1
 d4e:	09 f1       	breq	.+66     	; 0xd92 <free+0x9c>
 d50:	da 01       	movw	r26, r20
 d52:	f3 cf       	rjmp	.-26     	; 0xd3a <free+0x44>
 d54:	b3 83       	std	Z+3, r27	; 0x03
 d56:	a2 83       	std	Z+2, r26	; 0x02
 d58:	40 81       	ld	r20, Z
 d5a:	51 81       	ldd	r21, Z+1	; 0x01
 d5c:	84 0f       	add	r24, r20
 d5e:	95 1f       	adc	r25, r21
 d60:	8a 17       	cp	r24, r26
 d62:	9b 07       	cpc	r25, r27
 d64:	71 f4       	brne	.+28     	; 0xd82 <free+0x8c>
 d66:	8d 91       	ld	r24, X+
 d68:	9c 91       	ld	r25, X
 d6a:	11 97       	sbiw	r26, 0x01	; 1
 d6c:	84 0f       	add	r24, r20
 d6e:	95 1f       	adc	r25, r21
 d70:	02 96       	adiw	r24, 0x02	; 2
 d72:	91 83       	std	Z+1, r25	; 0x01
 d74:	80 83       	st	Z, r24
 d76:	12 96       	adiw	r26, 0x02	; 2
 d78:	8d 91       	ld	r24, X+
 d7a:	9c 91       	ld	r25, X
 d7c:	13 97       	sbiw	r26, 0x03	; 3
 d7e:	93 83       	std	Z+3, r25	; 0x03
 d80:	82 83       	std	Z+2, r24	; 0x02
 d82:	21 15       	cp	r18, r1
 d84:	31 05       	cpc	r19, r1
 d86:	29 f4       	brne	.+10     	; 0xd92 <free+0x9c>
 d88:	f0 93 72 02 	sts	0x0272, r31
 d8c:	e0 93 71 02 	sts	0x0271, r30
 d90:	3e c0       	rjmp	.+124    	; 0xe0e <free+0x118>
 d92:	d9 01       	movw	r26, r18
 d94:	13 96       	adiw	r26, 0x03	; 3
 d96:	fc 93       	st	X, r31
 d98:	ee 93       	st	-X, r30
 d9a:	12 97       	sbiw	r26, 0x02	; 2
 d9c:	4d 91       	ld	r20, X+
 d9e:	5d 91       	ld	r21, X+
 da0:	a4 0f       	add	r26, r20
 da2:	b5 1f       	adc	r27, r21
 da4:	ea 17       	cp	r30, r26
 da6:	fb 07       	cpc	r31, r27
 da8:	79 f4       	brne	.+30     	; 0xdc8 <free+0xd2>
 daa:	80 81       	ld	r24, Z
 dac:	91 81       	ldd	r25, Z+1	; 0x01
 dae:	84 0f       	add	r24, r20
 db0:	95 1f       	adc	r25, r21
 db2:	02 96       	adiw	r24, 0x02	; 2
 db4:	d9 01       	movw	r26, r18
 db6:	11 96       	adiw	r26, 0x01	; 1
 db8:	9c 93       	st	X, r25
 dba:	8e 93       	st	-X, r24
 dbc:	82 81       	ldd	r24, Z+2	; 0x02
 dbe:	93 81       	ldd	r25, Z+3	; 0x03
 dc0:	13 96       	adiw	r26, 0x03	; 3
 dc2:	9c 93       	st	X, r25
 dc4:	8e 93       	st	-X, r24
 dc6:	12 97       	sbiw	r26, 0x02	; 2
 dc8:	e0 e0       	ldi	r30, 0x00	; 0
 dca:	f0 e0       	ldi	r31, 0x00	; 0
 dcc:	8a 81       	ldd	r24, Y+2	; 0x02
 dce:	9b 81       	ldd	r25, Y+3	; 0x03
 dd0:	00 97       	sbiw	r24, 0x00	; 0
 dd2:	19 f0       	breq	.+6      	; 0xdda <free+0xe4>
 dd4:	fe 01       	movw	r30, r28
 dd6:	ec 01       	movw	r28, r24
 dd8:	f9 cf       	rjmp	.-14     	; 0xdcc <free+0xd6>
 dda:	ce 01       	movw	r24, r28
 ddc:	02 96       	adiw	r24, 0x02	; 2
 dde:	28 81       	ld	r18, Y
 de0:	39 81       	ldd	r19, Y+1	; 0x01
 de2:	82 0f       	add	r24, r18
 de4:	93 1f       	adc	r25, r19
 de6:	20 91 6f 02 	lds	r18, 0x026F
 dea:	30 91 70 02 	lds	r19, 0x0270
 dee:	28 17       	cp	r18, r24
 df0:	39 07       	cpc	r19, r25
 df2:	69 f4       	brne	.+26     	; 0xe0e <free+0x118>
 df4:	30 97       	sbiw	r30, 0x00	; 0
 df6:	29 f4       	brne	.+10     	; 0xe02 <free+0x10c>
 df8:	10 92 72 02 	sts	0x0272, r1
 dfc:	10 92 71 02 	sts	0x0271, r1
 e00:	02 c0       	rjmp	.+4      	; 0xe06 <free+0x110>
 e02:	13 82       	std	Z+3, r1	; 0x03
 e04:	12 82       	std	Z+2, r1	; 0x02
 e06:	d0 93 70 02 	sts	0x0270, r29
 e0a:	c0 93 6f 02 	sts	0x026F, r28
 e0e:	df 91       	pop	r29
 e10:	cf 91       	pop	r28
 e12:	08 95       	ret

00000e14 <strnlen_P>:
 e14:	fc 01       	movw	r30, r24
 e16:	05 90       	lpm	r0, Z+
 e18:	61 50       	subi	r22, 0x01	; 1
 e1a:	70 40       	sbci	r23, 0x00	; 0
 e1c:	01 10       	cpse	r0, r1
 e1e:	d8 f7       	brcc	.-10     	; 0xe16 <strnlen_P+0x2>
 e20:	80 95       	com	r24
 e22:	90 95       	com	r25
 e24:	8e 0f       	add	r24, r30
 e26:	9f 1f       	adc	r25, r31
 e28:	08 95       	ret

00000e2a <memset>:
 e2a:	dc 01       	movw	r26, r24
 e2c:	01 c0       	rjmp	.+2      	; 0xe30 <memset+0x6>
 e2e:	6d 93       	st	X+, r22
 e30:	41 50       	subi	r20, 0x01	; 1
 e32:	50 40       	sbci	r21, 0x00	; 0
 e34:	e0 f7       	brcc	.-8      	; 0xe2e <memset+0x4>
 e36:	08 95       	ret

00000e38 <strnlen>:
 e38:	fc 01       	movw	r30, r24
 e3a:	61 50       	subi	r22, 0x01	; 1
 e3c:	70 40       	sbci	r23, 0x00	; 0
 e3e:	01 90       	ld	r0, Z+
 e40:	01 10       	cpse	r0, r1
 e42:	d8 f7       	brcc	.-10     	; 0xe3a <strnlen+0x2>
 e44:	80 95       	com	r24
 e46:	90 95       	com	r25
 e48:	8e 0f       	add	r24, r30
 e4a:	9f 1f       	adc	r25, r31
 e4c:	08 95       	ret

00000e4e <fputc>:
 e4e:	0f 93       	push	r16
 e50:	1f 93       	push	r17
 e52:	cf 93       	push	r28
 e54:	df 93       	push	r29
 e56:	18 2f       	mov	r17, r24
 e58:	09 2f       	mov	r16, r25
 e5a:	eb 01       	movw	r28, r22
 e5c:	8b 81       	ldd	r24, Y+3	; 0x03
 e5e:	81 fd       	sbrc	r24, 1
 e60:	03 c0       	rjmp	.+6      	; 0xe68 <fputc+0x1a>
 e62:	8f ef       	ldi	r24, 0xFF	; 255
 e64:	9f ef       	ldi	r25, 0xFF	; 255
 e66:	20 c0       	rjmp	.+64     	; 0xea8 <fputc+0x5a>
 e68:	82 ff       	sbrs	r24, 2
 e6a:	10 c0       	rjmp	.+32     	; 0xe8c <fputc+0x3e>
 e6c:	4e 81       	ldd	r20, Y+6	; 0x06
 e6e:	5f 81       	ldd	r21, Y+7	; 0x07
 e70:	2c 81       	ldd	r18, Y+4	; 0x04
 e72:	3d 81       	ldd	r19, Y+5	; 0x05
 e74:	42 17       	cp	r20, r18
 e76:	53 07       	cpc	r21, r19
 e78:	7c f4       	brge	.+30     	; 0xe98 <fputc+0x4a>
 e7a:	e8 81       	ld	r30, Y
 e7c:	f9 81       	ldd	r31, Y+1	; 0x01
 e7e:	9f 01       	movw	r18, r30
 e80:	2f 5f       	subi	r18, 0xFF	; 255
 e82:	3f 4f       	sbci	r19, 0xFF	; 255
 e84:	39 83       	std	Y+1, r19	; 0x01
 e86:	28 83       	st	Y, r18
 e88:	10 83       	st	Z, r17
 e8a:	06 c0       	rjmp	.+12     	; 0xe98 <fputc+0x4a>
 e8c:	e8 85       	ldd	r30, Y+8	; 0x08
 e8e:	f9 85       	ldd	r31, Y+9	; 0x09
 e90:	81 2f       	mov	r24, r17
 e92:	19 95       	eicall
 e94:	89 2b       	or	r24, r25
 e96:	29 f7       	brne	.-54     	; 0xe62 <fputc+0x14>
 e98:	2e 81       	ldd	r18, Y+6	; 0x06
 e9a:	3f 81       	ldd	r19, Y+7	; 0x07
 e9c:	2f 5f       	subi	r18, 0xFF	; 255
 e9e:	3f 4f       	sbci	r19, 0xFF	; 255
 ea0:	3f 83       	std	Y+7, r19	; 0x07
 ea2:	2e 83       	std	Y+6, r18	; 0x06
 ea4:	81 2f       	mov	r24, r17
 ea6:	90 2f       	mov	r25, r16
 ea8:	df 91       	pop	r29
 eaa:	cf 91       	pop	r28
 eac:	1f 91       	pop	r17
 eae:	0f 91       	pop	r16
 eb0:	08 95       	ret

00000eb2 <__ultoa_invert>:
 eb2:	fa 01       	movw	r30, r20
 eb4:	aa 27       	eor	r26, r26
 eb6:	28 30       	cpi	r18, 0x08	; 8
 eb8:	51 f1       	breq	.+84     	; 0xf0e <__ultoa_invert+0x5c>
 eba:	20 31       	cpi	r18, 0x10	; 16
 ebc:	81 f1       	breq	.+96     	; 0xf1e <__ultoa_invert+0x6c>
 ebe:	e8 94       	clt
 ec0:	6f 93       	push	r22
 ec2:	6e 7f       	andi	r22, 0xFE	; 254
 ec4:	6e 5f       	subi	r22, 0xFE	; 254
 ec6:	7f 4f       	sbci	r23, 0xFF	; 255
 ec8:	8f 4f       	sbci	r24, 0xFF	; 255
 eca:	9f 4f       	sbci	r25, 0xFF	; 255
 ecc:	af 4f       	sbci	r26, 0xFF	; 255
 ece:	b1 e0       	ldi	r27, 0x01	; 1
 ed0:	3e d0       	rcall	.+124    	; 0xf4e <__ultoa_invert+0x9c>
 ed2:	b4 e0       	ldi	r27, 0x04	; 4
 ed4:	3c d0       	rcall	.+120    	; 0xf4e <__ultoa_invert+0x9c>
 ed6:	67 0f       	add	r22, r23
 ed8:	78 1f       	adc	r23, r24
 eda:	89 1f       	adc	r24, r25
 edc:	9a 1f       	adc	r25, r26
 ede:	a1 1d       	adc	r26, r1
 ee0:	68 0f       	add	r22, r24
 ee2:	79 1f       	adc	r23, r25
 ee4:	8a 1f       	adc	r24, r26
 ee6:	91 1d       	adc	r25, r1
 ee8:	a1 1d       	adc	r26, r1
 eea:	6a 0f       	add	r22, r26
 eec:	71 1d       	adc	r23, r1
 eee:	81 1d       	adc	r24, r1
 ef0:	91 1d       	adc	r25, r1
 ef2:	a1 1d       	adc	r26, r1
 ef4:	20 d0       	rcall	.+64     	; 0xf36 <__ultoa_invert+0x84>
 ef6:	09 f4       	brne	.+2      	; 0xefa <__ultoa_invert+0x48>
 ef8:	68 94       	set
 efa:	3f 91       	pop	r19
 efc:	2a e0       	ldi	r18, 0x0A	; 10
 efe:	26 9f       	mul	r18, r22
 f00:	11 24       	eor	r1, r1
 f02:	30 19       	sub	r19, r0
 f04:	30 5d       	subi	r19, 0xD0	; 208
 f06:	31 93       	st	Z+, r19
 f08:	de f6       	brtc	.-74     	; 0xec0 <__ultoa_invert+0xe>
 f0a:	cf 01       	movw	r24, r30
 f0c:	08 95       	ret
 f0e:	46 2f       	mov	r20, r22
 f10:	47 70       	andi	r20, 0x07	; 7
 f12:	40 5d       	subi	r20, 0xD0	; 208
 f14:	41 93       	st	Z+, r20
 f16:	b3 e0       	ldi	r27, 0x03	; 3
 f18:	0f d0       	rcall	.+30     	; 0xf38 <__ultoa_invert+0x86>
 f1a:	c9 f7       	brne	.-14     	; 0xf0e <__ultoa_invert+0x5c>
 f1c:	f6 cf       	rjmp	.-20     	; 0xf0a <__ultoa_invert+0x58>
 f1e:	46 2f       	mov	r20, r22
 f20:	4f 70       	andi	r20, 0x0F	; 15
 f22:	40 5d       	subi	r20, 0xD0	; 208
 f24:	4a 33       	cpi	r20, 0x3A	; 58
 f26:	18 f0       	brcs	.+6      	; 0xf2e <__ultoa_invert+0x7c>
 f28:	49 5d       	subi	r20, 0xD9	; 217
 f2a:	31 fd       	sbrc	r19, 1
 f2c:	40 52       	subi	r20, 0x20	; 32
 f2e:	41 93       	st	Z+, r20
 f30:	02 d0       	rcall	.+4      	; 0xf36 <__ultoa_invert+0x84>
 f32:	a9 f7       	brne	.-22     	; 0xf1e <__ultoa_invert+0x6c>
 f34:	ea cf       	rjmp	.-44     	; 0xf0a <__ultoa_invert+0x58>
 f36:	b4 e0       	ldi	r27, 0x04	; 4
 f38:	a6 95       	lsr	r26
 f3a:	97 95       	ror	r25
 f3c:	87 95       	ror	r24
 f3e:	77 95       	ror	r23
 f40:	67 95       	ror	r22
 f42:	ba 95       	dec	r27
 f44:	c9 f7       	brne	.-14     	; 0xf38 <__ultoa_invert+0x86>
 f46:	00 97       	sbiw	r24, 0x00	; 0
 f48:	61 05       	cpc	r22, r1
 f4a:	71 05       	cpc	r23, r1
 f4c:	08 95       	ret
 f4e:	9b 01       	movw	r18, r22
 f50:	ac 01       	movw	r20, r24
 f52:	0a 2e       	mov	r0, r26
 f54:	06 94       	lsr	r0
 f56:	57 95       	ror	r21
 f58:	47 95       	ror	r20
 f5a:	37 95       	ror	r19
 f5c:	27 95       	ror	r18
 f5e:	ba 95       	dec	r27
 f60:	c9 f7       	brne	.-14     	; 0xf54 <__ultoa_invert+0xa2>
 f62:	62 0f       	add	r22, r18
 f64:	73 1f       	adc	r23, r19
 f66:	84 1f       	adc	r24, r20
 f68:	95 1f       	adc	r25, r21
 f6a:	a0 1d       	adc	r26, r0
 f6c:	08 95       	ret

00000f6e <_exit>:
 f6e:	f8 94       	cli

00000f70 <__stop_program>:
 f70:	ff cf       	rjmp	.-2      	; 0xf70 <__stop_program>
