
centos-preinstalled/zipsplit:     file format elf32-littlearm


Disassembly of section .init:

00011030 <_init@@Base>:
   11030:	push	{r3, lr}
   11034:	bl	12a90 <ftello64@plt+0x1740>
   11038:	pop	{r3, pc}

Disassembly of section .plt:

0001103c <fdopen@plt-0x14>:
   1103c:	push	{lr}		; (str lr, [sp, #-4]!)
   11040:	ldr	lr, [pc, #4]	; 1104c <_init@@Base+0x1c>
   11044:	add	lr, pc, lr
   11048:	ldr	pc, [lr, #8]!
   1104c:			; <UNDEFINED> instruction: 0x00023fb4

00011050 <fdopen@plt>:
   11050:	add	ip, pc, #0, 12
   11054:	add	ip, ip, #143360	; 0x23000
   11058:	ldr	pc, [ip, #4020]!	; 0xfb4

0001105c <raise@plt>:
   1105c:	add	ip, pc, #0, 12
   11060:	add	ip, ip, #143360	; 0x23000
   11064:	ldr	pc, [ip, #4012]!	; 0xfac

00011068 <__strncat_chk@plt>:
   11068:	add	ip, pc, #0, 12
   1106c:	add	ip, ip, #143360	; 0x23000
   11070:	ldr	pc, [ip, #4004]!	; 0xfa4

00011074 <wctomb@plt>:
   11074:	add	ip, pc, #0, 12
   11078:	add	ip, ip, #143360	; 0x23000
   1107c:	ldr	pc, [ip, #3996]!	; 0xf9c

00011080 <strcmp@plt>:
   11080:	add	ip, pc, #0, 12
   11084:	add	ip, ip, #143360	; 0x23000
   11088:	ldr	pc, [ip, #3988]!	; 0xf94

0001108c <strtol@plt>:
   1108c:	add	ip, pc, #0, 12
   11090:	add	ip, ip, #143360	; 0x23000
   11094:	ldr	pc, [ip, #3980]!	; 0xf8c

00011098 <fflush@plt>:
   11098:	add	ip, pc, #0, 12
   1109c:	add	ip, ip, #143360	; 0x23000
   110a0:	ldr	pc, [ip, #3972]!	; 0xf84

000110a4 <memmove@plt>:
   110a4:	add	ip, pc, #0, 12
   110a8:	add	ip, ip, #143360	; 0x23000
   110ac:	ldr	pc, [ip, #3964]!	; 0xf7c

000110b0 <free@plt>:
   110b0:	add	ip, pc, #0, 12
   110b4:	add	ip, ip, #143360	; 0x23000
   110b8:	ldr	pc, [ip, #3956]!	; 0xf74

000110bc <fgets@plt>:
   110bc:	add	ip, pc, #0, 12
   110c0:	add	ip, ip, #143360	; 0x23000
   110c4:	ldr	pc, [ip, #3948]!	; 0xf6c

000110c8 <ferror@plt>:
   110c8:	add	ip, pc, #0, 12
   110cc:	add	ip, ip, #143360	; 0x23000
   110d0:	ldr	pc, [ip, #3940]!	; 0xf64

000110d4 <memcpy@plt>:
   110d4:	add	ip, pc, #0, 12
   110d8:	add	ip, ip, #143360	; 0x23000
   110dc:	ldr	pc, [ip, #3932]!	; 0xf5c

000110e0 <signal@plt>:
   110e0:	add	ip, pc, #0, 12
   110e4:	add	ip, ip, #143360	; 0x23000
   110e8:	ldr	pc, [ip, #3924]!	; 0xf54

000110ec <_IO_getc@plt>:
   110ec:	add	ip, pc, #0, 12
   110f0:	add	ip, ip, #143360	; 0x23000
   110f4:	ldr	pc, [ip, #3916]!	; 0xf4c

000110f8 <stpcpy@plt>:
   110f8:	add	ip, pc, #0, 12
   110fc:	add	ip, ip, #143360	; 0x23000
   11100:	ldr	pc, [ip, #3908]!	; 0xf44

00011104 <__stack_chk_fail@plt>:
   11104:	add	ip, pc, #0, 12
   11108:	add	ip, ip, #143360	; 0x23000
   1110c:	ldr	pc, [ip, #3900]!	; 0xf3c

00011110 <rewind@plt>:
   11110:	add	ip, pc, #0, 12
   11114:	add	ip, ip, #143360	; 0x23000
   11118:	ldr	pc, [ip, #3892]!	; 0xf34

0001111c <unlink@plt>:
   1111c:	add	ip, pc, #0, 12
   11120:	add	ip, ip, #143360	; 0x23000
   11124:	ldr	pc, [ip, #3884]!	; 0xf2c

00011128 <realloc@plt>:
   11128:	add	ip, pc, #0, 12
   1112c:	add	ip, ip, #143360	; 0x23000
   11130:	ldr	pc, [ip, #3876]!	; 0xf24

00011134 <perror@plt>:
   11134:	add	ip, pc, #0, 12
   11138:	add	ip, ip, #143360	; 0x23000
   1113c:	ldr	pc, [ip, #3868]!	; 0xf1c

00011140 <_IO_putc@plt>:
   11140:	add	ip, pc, #0, 12
   11144:	add	ip, ip, #143360	; 0x23000
   11148:	ldr	pc, [ip, #3860]!	; 0xf14

0001114c <fwrite@plt>:
   1114c:	add	ip, pc, #0, 12
   11150:	add	ip, ip, #143360	; 0x23000
   11154:	ldr	pc, [ip, #3852]!	; 0xf0c

00011158 <strcat@plt>:
   11158:	add	ip, pc, #0, 12
   1115c:	add	ip, ip, #143360	; 0x23000
   11160:	ldr	pc, [ip, #3844]!	; 0xf04

00011164 <__ctype_get_mb_cur_max@plt>:
   11164:	add	ip, pc, #0, 12
   11168:	add	ip, ip, #143360	; 0x23000
   1116c:	ldr	pc, [ip, #3836]!	; 0xefc

00011170 <strcpy@plt>:
   11170:	add	ip, pc, #0, 12
   11174:	add	ip, ip, #143360	; 0x23000
   11178:	ldr	pc, [ip, #3828]!	; 0xef4

0001117c <__strcpy_chk@plt>:
   1117c:	add	ip, pc, #0, 12
   11180:	add	ip, ip, #143360	; 0x23000
   11184:	ldr	pc, [ip, #3820]!	; 0xeec

00011188 <fread@plt>:
   11188:	add	ip, pc, #0, 12
   1118c:	add	ip, ip, #143360	; 0x23000
   11190:	ldr	pc, [ip, #3812]!	; 0xee4

00011194 <mkstemp64@plt>:
   11194:	add	ip, pc, #0, 12
   11198:	add	ip, ip, #143360	; 0x23000
   1119c:	ldr	pc, [ip, #3804]!	; 0xedc

000111a0 <puts@plt>:
   111a0:	add	ip, pc, #0, 12
   111a4:	add	ip, ip, #143360	; 0x23000
   111a8:	ldr	pc, [ip, #3796]!	; 0xed4

000111ac <malloc@plt>:
   111ac:	add	ip, pc, #0, 12
   111b0:	add	ip, ip, #143360	; 0x23000
   111b4:	ldr	pc, [ip, #3788]!	; 0xecc

000111b8 <__libc_start_main@plt>:
   111b8:	add	ip, pc, #0, 12
   111bc:	add	ip, ip, #143360	; 0x23000
   111c0:	ldr	pc, [ip, #3780]!	; 0xec4

000111c4 <strerror@plt>:
   111c4:	add	ip, pc, #0, 12
   111c8:	add	ip, ip, #143360	; 0x23000
   111cc:	ldr	pc, [ip, #3772]!	; 0xebc

000111d0 <__ctype_toupper_loc@plt>:
   111d0:	add	ip, pc, #0, 12
   111d4:	add	ip, ip, #143360	; 0x23000
   111d8:	ldr	pc, [ip, #3764]!	; 0xeb4

000111dc <__gmon_start__@plt>:
   111dc:	add	ip, pc, #0, 12
   111e0:	add	ip, ip, #143360	; 0x23000
   111e4:	ldr	pc, [ip, #3756]!	; 0xeac

000111e8 <rename@plt>:
   111e8:	add	ip, pc, #0, 12
   111ec:	add	ip, ip, #143360	; 0x23000
   111f0:	ldr	pc, [ip, #3748]!	; 0xea4

000111f4 <__ctype_b_loc@plt>:
   111f4:	add	ip, pc, #0, 12
   111f8:	add	ip, ip, #143360	; 0x23000
   111fc:	ldr	pc, [ip, #3740]!	; 0xe9c

00011200 <exit@plt>:
   11200:	add	ip, pc, #0, 12
   11204:	add	ip, ip, #143360	; 0x23000
   11208:	ldr	pc, [ip, #3732]!	; 0xe94

0001120c <feof@plt>:
   1120c:	add	ip, pc, #0, 12
   11210:	add	ip, ip, #143360	; 0x23000
   11214:	ldr	pc, [ip, #3724]!	; 0xe8c

00011218 <strlen@plt>:
   11218:	add	ip, pc, #0, 12
   1121c:	add	ip, ip, #143360	; 0x23000
   11220:	ldr	pc, [ip, #3716]!	; 0xe84

00011224 <ungetc@plt>:
   11224:	add	ip, pc, #0, 12
   11228:	add	ip, ip, #143360	; 0x23000
   1122c:	ldr	pc, [ip, #3708]!	; 0xe7c

00011230 <__errno_location@plt>:
   11230:	add	ip, pc, #0, 12
   11234:	add	ip, ip, #143360	; 0x23000
   11238:	ldr	pc, [ip, #3700]!	; 0xe74

0001123c <__strcat_chk@plt>:
   1123c:	add	ip, pc, #0, 12
   11240:	add	ip, ip, #143360	; 0x23000
   11244:	ldr	pc, [ip, #3692]!	; 0xe6c

00011248 <__sprintf_chk@plt>:
   11248:	add	ip, pc, #0, 12
   1124c:	add	ip, ip, #143360	; 0x23000
   11250:	ldr	pc, [ip, #3684]!	; 0xe64

00011254 <memset@plt>:
   11254:	add	ip, pc, #0, 12
   11258:	add	ip, ip, #143360	; 0x23000
   1125c:	ldr	pc, [ip, #3676]!	; 0xe5c

00011260 <strncpy@plt>:
   11260:	add	ip, pc, #0, 12
   11264:	add	ip, ip, #143360	; 0x23000
   11268:	ldr	pc, [ip, #3668]!	; 0xe54

0001126c <__printf_chk@plt>:
   1126c:	add	ip, pc, #0, 12
   11270:	add	ip, ip, #143360	; 0x23000
   11274:	ldr	pc, [ip, #3660]!	; 0xe4c

00011278 <__fprintf_chk@plt>:
   11278:	add	ip, pc, #0, 12
   1127c:	add	ip, ip, #143360	; 0x23000
   11280:	ldr	pc, [ip, #3652]!	; 0xe44

00011284 <fclose@plt>:
   11284:	add	ip, pc, #0, 12
   11288:	add	ip, ip, #143360	; 0x23000
   1128c:	ldr	pc, [ip, #3644]!	; 0xe3c

00011290 <fseeko64@plt>:
   11290:	add	ip, pc, #0, 12
   11294:	add	ip, ip, #143360	; 0x23000
   11298:	ldr	pc, [ip, #3636]!	; 0xe34

0001129c <__wctomb_chk@plt>:
   1129c:	add	ip, pc, #0, 12
   112a0:	add	ip, ip, #143360	; 0x23000
   112a4:	ldr	pc, [ip, #3628]!	; 0xe2c

000112a8 <__fread_chk@plt>:
   112a8:	add	ip, pc, #0, 12
   112ac:	add	ip, ip, #143360	; 0x23000
   112b0:	ldr	pc, [ip, #3620]!	; 0xe24

000112b4 <setlocale@plt>:
   112b4:	add	ip, pc, #0, 12
   112b8:	add	ip, ip, #143360	; 0x23000
   112bc:	ldr	pc, [ip, #3612]!	; 0xe1c

000112c0 <strrchr@plt>:
   112c0:	add	ip, pc, #0, 12
   112c4:	add	ip, ip, #143360	; 0x23000
   112c8:	ldr	pc, [ip, #3604]!	; 0xe14

000112cc <fputc@plt>:
   112cc:	add	ip, pc, #0, 12
   112d0:	add	ip, ip, #143360	; 0x23000
   112d4:	ldr	pc, [ip, #3596]!	; 0xe0c

000112d8 <mbstowcs@plt>:
   112d8:	add	ip, pc, #0, 12
   112dc:	add	ip, ip, #143360	; 0x23000
   112e0:	ldr	pc, [ip, #3588]!	; 0xe04

000112e4 <fopen64@plt>:
   112e4:	add	ip, pc, #0, 12
   112e8:	add	ip, ip, #143360	; 0x23000
   112ec:	ldr	pc, [ip, #3580]!	; 0xdfc

000112f0 <qsort@plt>:
   112f0:	add	ip, pc, #0, 12
   112f4:	add	ip, ip, #143360	; 0x23000
   112f8:	ldr	pc, [ip, #3572]!	; 0xdf4

000112fc <chmod@plt>:
   112fc:	add	ip, pc, #0, 12
   11300:	add	ip, ip, #143360	; 0x23000
   11304:	ldr	pc, [ip, #3564]!	; 0xdec

00011308 <strncat@plt>:
   11308:	add	ip, pc, #0, 12
   1130c:	add	ip, ip, #143360	; 0x23000
   11310:	ldr	pc, [ip, #3556]!	; 0xde4

00011314 <__xstat64@plt>:
   11314:	add	ip, pc, #0, 12
   11318:	add	ip, ip, #143360	; 0x23000
   1131c:	ldr	pc, [ip, #3548]!	; 0xddc

00011320 <fputs@plt>:
   11320:	add	ip, pc, #0, 12
   11324:	add	ip, ip, #143360	; 0x23000
   11328:	ldr	pc, [ip, #3540]!	; 0xdd4

0001132c <strncmp@plt>:
   1132c:	add	ip, pc, #0, 12
   11330:	add	ip, ip, #143360	; 0x23000
   11334:	ldr	pc, [ip, #3532]!	; 0xdcc

00011338 <abort@plt>:
   11338:	add	ip, pc, #0, 12
   1133c:	add	ip, ip, #143360	; 0x23000
   11340:	ldr	pc, [ip, #3524]!	; 0xdc4

00011344 <__lxstat64@plt>:
   11344:	add	ip, pc, #0, 12
   11348:	add	ip, ip, #143360	; 0x23000
   1134c:	ldr	pc, [ip, #3516]!	; 0xdbc

00011350 <ftello64@plt>:
   11350:	add	ip, pc, #0, 12
   11354:	add	ip, ip, #143360	; 0x23000
   11358:	ldr	pc, [ip, #3508]!	; 0xdb4

Disassembly of section .text:

0001135c <.text>:
   1135c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11360:	movw	r4, #21440	; 0x53c0
   11364:	movt	r4, #3
   11368:	sub	sp, sp, #5120	; 0x1400
   1136c:	sub	sp, sp, #28
   11370:	mov	r8, r0
   11374:	ldr	r3, [r4]
   11378:	add	r5, sp, #8192	; 0x2000
   1137c:	mov	r6, r1
   11380:	mov	r0, #0
   11384:	movw	r1, #3444	; 0xd74
   11388:	movt	r1, #2
   1138c:	str	r3, [r5, #-3052]	; 0xfffff414
   11390:	str	r4, [sp, #116]	; 0x74
   11394:	bl	112b4 <setlocale@plt>
   11398:	cmp	r0, #0
   1139c:	movwne	r3, #28196	; 0x6e24
   113a0:	movtne	r3, #3
   113a4:	movne	r2, #1
   113a8:	strne	r2, [r3]
   113ac:	cmp	r8, #1
   113b0:	beq	11884 <ftello64@plt+0x534>
   113b4:	movw	r7, #21452	; 0x53cc
   113b8:	movt	r7, #3
   113bc:	movw	r9, #28792	; 0x7078
   113c0:	movt	r9, #3
   113c4:	ldr	r3, [r7]
   113c8:	str	r9, [sp, #60]	; 0x3c
   113cc:	str	r3, [r9]
   113d0:	bl	1f63c <ftello64@plt+0xe2ec>
   113d4:	movw	r1, #12448	; 0x30a0
   113d8:	mov	r0, #2
   113dc:	movt	r1, #1
   113e0:	bl	110e0 <signal@plt>
   113e4:	movw	r1, #12448	; 0x30a0
   113e8:	mov	r0, #15
   113ec:	movt	r1, #1
   113f0:	bl	110e0 <signal@plt>
   113f4:	movw	r1, #12448	; 0x30a0
   113f8:	mov	r0, #6
   113fc:	movt	r1, #1
   11400:	bl	110e0 <signal@plt>
   11404:	movw	r1, #12448	; 0x30a0
   11408:	mov	r0, #7
   1140c:	movt	r1, #1
   11410:	bl	110e0 <signal@plt>
   11414:	movw	r1, #12448	; 0x30a0
   11418:	mov	r0, #4
   1141c:	movt	r1, #1
   11420:	bl	110e0 <signal@plt>
   11424:	movw	r1, #12448	; 0x30a0
   11428:	mov	r0, #11
   1142c:	movt	r1, #1
   11430:	bl	110e0 <signal@plt>
   11434:	cmp	r8, #1
   11438:	ble	1244c <ftello64@plt+0x10fc>
   1143c:	mov	sl, #0
   11440:	mov	r4, #0
   11444:	mov	r5, #0
   11448:	str	sl, [sp, #108]	; 0x6c
   1144c:	strd	r4, [sp, #24]
   11450:	movw	fp, #28012	; 0x6d6c
   11454:	movw	r4, #36000	; 0x8ca0
   11458:	mov	r5, #0
   1145c:	movw	sl, #33948	; 0x849c
   11460:	strd	r4, [sp, #64]	; 0x40
   11464:	movw	r9, #21160	; 0x52a8
   11468:	mov	r5, #0
   1146c:	movt	fp, #3
   11470:	movt	sl, #3
   11474:	movt	r9, #3
   11478:	str	r5, [sp, #44]	; 0x2c
   1147c:	mov	r4, r5
   11480:	str	r5, [sp, #40]	; 0x28
   11484:	str	r5, [sp, #88]	; 0x58
   11488:	mov	r5, #1
   1148c:	ldr	r0, [r6, #4]!
   11490:	ldrb	r3, [r0]
   11494:	cmp	r3, #45	; 0x2d
   11498:	beq	11654 <ftello64@plt+0x304>
   1149c:	cmp	r4, #1
   114a0:	beq	11778 <ftello64@plt+0x428>
   114a4:	cmp	r4, #2
   114a8:	beq	1174c <ftello64@plt+0x3fc>
   114ac:	cmp	r4, #0
   114b0:	beq	11720 <ftello64@plt+0x3d0>
   114b4:	mov	r1, #0
   114b8:	mov	r2, #10
   114bc:	mov	r4, r1
   114c0:	bl	1108c <strtol@plt>
   114c4:	mov	r3, #0
   114c8:	mov	r2, r0
   114cc:	strd	r2, [sp, #24]
   114d0:	add	r5, r5, #1
   114d4:	cmp	r5, r8
   114d8:	bne	1148c <ftello64@plt+0x13c>
   114dc:	movw	r9, #33948	; 0x849c
   114e0:	movt	r9, #3
   114e4:	str	r9, [sp, #120]	; 0x78
   114e8:	ldr	r4, [r9]
   114ec:	cmp	r4, #0
   114f0:	beq	129c4 <ftello64@plt+0x1674>
   114f4:	mov	r0, r4
   114f8:	bl	11218 <strlen@plt>
   114fc:	add	r0, r0, #1
   11500:	bl	111ac <malloc@plt>
   11504:	movw	r3, #27956	; 0x6d34
   11508:	movt	r3, #3
   1150c:	cmp	r0, #0
   11510:	str	r0, [r3]
   11514:	beq	129b4 <ftello64@plt+0x1664>
   11518:	mov	r1, r4
   1151c:	bl	11170 <strcpy@plt>
   11520:	bl	14094 <ftello64@plt+0x2d44>
   11524:	subs	sl, r0, #0
   11528:	str	sl, [sp, #56]	; 0x38
   1152c:	bne	12a24 <ftello64@plt+0x16d4>
   11530:	movw	r4, #27788	; 0x6c8c
   11534:	movt	r4, #3
   11538:	ldr	r3, [r4]
   1153c:	cmp	r3, #0
   11540:	beq	12a14 <ftello64@plt+0x16c4>
   11544:	movw	r9, #33944	; 0x8498
   11548:	movt	r9, #3
   1154c:	ldrd	r6, [sp, #64]	; 0x40
   11550:	ldr	r0, [r9]
   11554:	subs	r6, r6, #22
   11558:	sbc	r7, r7, #0
   1155c:	strd	r6, [sp, #72]	; 0x48
   11560:	lsl	r0, r0, #3
   11564:	bl	12d54 <ftello64@plt+0x1a04>
   11568:	cmp	r0, #0
   1156c:	str	r0, [sp, #104]	; 0x68
   11570:	beq	12a04 <ftello64@plt+0x16b4>
   11574:	ldr	r0, [r9]
   11578:	lsl	r0, r0, #2
   1157c:	bl	12d54 <ftello64@plt+0x1a04>
   11580:	subs	r8, r0, #0
   11584:	beq	12a04 <ftello64@plt+0x16b4>
   11588:	ldr	lr, [r9]
   1158c:	ldr	r4, [r4]
   11590:	cmp	lr, #0
   11594:	beq	129f4 <ftello64@plt+0x16a4>
   11598:	ldr	r7, [sp, #108]	; 0x6c
   1159c:	cmp	r7, #0
   115a0:	bne	118a0 <ftello64@plt+0x550>
   115a4:	ldr	sl, [sp, #104]	; 0x68
   115a8:	mov	fp, #0
   115ac:	sub	r5, r8, #4
   115b0:	mov	ip, r7
   115b4:	sub	r6, sl, #8
   115b8:	mov	sl, #0
   115bc:	str	r8, [sp, #48]	; 0x30
   115c0:	mov	r7, r9
   115c4:	mov	r8, sl
   115c8:	mov	r9, fp
   115cc:	strd	sl, [sp, #80]	; 0x50
   115d0:	ldrh	r0, [r4, #32]
   115d4:	mov	r1, #0
   115d8:	ldrh	r2, [r4, #36]	; 0x24
   115dc:	mov	r3, #0
   115e0:	adds	r0, r0, #38	; 0x26
   115e4:	ldrd	sl, [sp, #72]	; 0x48
   115e8:	adc	r1, r1, #0
   115ec:	adds	r2, r2, r0
   115f0:	ldrh	r0, [r4, #38]	; 0x26
   115f4:	adc	r3, r3, r1
   115f8:	adds	r2, r2, r2
   115fc:	mov	r1, #0
   11600:	adc	r3, r3, r3
   11604:	adds	r2, r2, r0
   11608:	adc	r3, r3, r1
   1160c:	ldrd	r0, [r4, #16]
   11610:	str	r4, [r5, #4]!
   11614:	adds	r2, r2, r0
   11618:	adc	r3, r3, r1
   1161c:	adds	r8, r8, r2
   11620:	adc	r9, r9, r3
   11624:	cmp	fp, r3
   11628:	cmpeq	sl, r2
   1162c:	strd	r2, [r6, #8]!
   11630:	bcc	127b0 <ftello64@plt+0x1460>
   11634:	add	ip, ip, #1
   11638:	ldr	r4, [r4, #116]	; 0x74
   1163c:	cmp	ip, lr
   11640:	bne	115d0 <ftello64@plt+0x280>
   11644:	strd	r8, [sp, #80]	; 0x50
   11648:	mov	r9, r7
   1164c:	ldr	r8, [sp, #48]	; 0x30
   11650:	b	11964 <ftello64@plt+0x614>
   11654:	ldrb	r3, [r0, #1]
   11658:	cmp	r3, #0
   1165c:	beq	12994 <ftello64@plt+0x1644>
   11660:	add	r0, r0, #1
   11664:	sub	r3, r3, #76	; 0x4c
   11668:	cmp	r3, #42	; 0x2a
   1166c:	ldrls	pc, [pc, r3, lsl #2]
   11670:	b	11890 <ftello64@plt+0x540>
   11674:	andeq	r1, r1, r4, ror #16
   11678:	muleq	r1, r0, r8
   1167c:	muleq	r1, r0, r8
   11680:	muleq	r1, r0, r8
   11684:	muleq	r1, r0, r8
   11688:	muleq	r1, r0, r8
   1168c:	muleq	r1, r0, r8
   11690:	muleq	r1, r0, r8
   11694:	muleq	r1, r0, r8
   11698:	muleq	r1, r0, r8
   1169c:	muleq	r1, r0, r8
   116a0:	muleq	r1, r0, r8
   116a4:	muleq	r1, r0, r8
   116a8:	muleq	r1, r0, r8
   116ac:	muleq	r1, r0, r8
   116b0:	muleq	r1, r0, r8
   116b4:	muleq	r1, r0, r8
   116b8:	muleq	r1, r0, r8
   116bc:	muleq	r1, r0, r8
   116c0:	muleq	r1, r0, r8
   116c4:	muleq	r1, r0, r8
   116c8:	muleq	r1, r0, r8
   116cc:	andeq	r1, r1, r4, asr r8
   116d0:	muleq	r1, r0, r8
   116d4:	muleq	r1, r0, r8
   116d8:	muleq	r1, r0, r8
   116dc:	muleq	r1, r0, r8
   116e0:	muleq	r1, r0, r8
   116e4:	andeq	r1, r1, r4, lsl #17
   116e8:	andeq	r1, r1, r8, asr #16
   116ec:	muleq	r1, r0, r8
   116f0:	muleq	r1, r0, r8
   116f4:	andeq	r1, r1, r4, ror #16
   116f8:	muleq	r1, r0, r8
   116fc:	andeq	r1, r1, r8, lsr r8
   11700:	muleq	r1, r0, r8
   11704:	andeq	r1, r1, ip, lsr #16
   11708:	andeq	r1, r1, r0, lsr #16
   1170c:	andeq	r1, r1, r0, lsl r8
   11710:	andeq	r1, r1, r4, lsl #16
   11714:	andeq	r1, r1, ip, ror #15
   11718:	muleq	r1, r0, r8
   1171c:	andeq	r1, r1, r4, lsl #15
   11720:	ldr	r3, [sl]
   11724:	cmp	r3, #0
   11728:	bne	129d4 <ftello64@plt+0x1684>
   1172c:	bl	138b8 <ftello64@plt+0x2568>
   11730:	cmp	r0, #0
   11734:	str	r0, [sl]
   11738:	bne	114d0 <ftello64@plt+0x180>
   1173c:	movw	r1, #3588	; 0xe04
   11740:	mov	r0, #4
   11744:	movt	r1, #2
   11748:	bl	12f88 <ftello64@plt+0x1c38>
   1174c:	mov	r2, #10
   11750:	mov	r1, #0
   11754:	bl	1108c <strtol@plt>
   11758:	mov	r3, #0
   1175c:	mov	r2, r0
   11760:	cmp	r3, #0
   11764:	cmpeq	r2, #99	; 0x63
   11768:	strd	r2, [sp, #64]	; 0x40
   1176c:	bls	129e4 <ftello64@plt+0x1694>
   11770:	mov	r4, #0
   11774:	b	114d0 <ftello64@plt+0x180>
   11778:	str	r0, [fp]
   1177c:	mov	r4, #0
   11780:	b	114d0 <ftello64@plt+0x180>
   11784:	ldr	r4, [pc, #4076]	; 12778 <ftello64@plt+0x1428>
   11788:	movw	r5, #3272	; 0xcc8
   1178c:	movt	r5, #2
   11790:	add	r6, r4, #28
   11794:	ldr	r1, [r4, #4]!
   11798:	movw	r2, #3500	; 0xdac
   1179c:	str	r5, [sp]
   117a0:	movt	r2, #2
   117a4:	movw	r3, #3268	; 0xcc4
   117a8:	mov	r0, #1
   117ac:	movt	r3, #2
   117b0:	bl	1126c <__printf_chk@plt>
   117b4:	mov	r0, #10
   117b8:	ldr	r1, [r7]
   117bc:	bl	11140 <_IO_putc@plt>
   117c0:	cmp	r4, r6
   117c4:	bne	11794 <ftello64@plt+0x444>
   117c8:	bl	1fec8 <ftello64@plt+0xeb78>
   117cc:	movw	r0, #3512	; 0xdb8
   117d0:	movt	r0, #2
   117d4:	bl	111a0 <puts@plt>
   117d8:	movw	r0, #3552	; 0xde0
   117dc:	movt	r0, #2
   117e0:	bl	111a0 <puts@plt>
   117e4:	mov	r0, #0
   117e8:	bl	11200 <exit@plt>
   117ec:	mov	ip, #1
   117f0:	str	ip, [sp, #88]	; 0x58
   117f4:	ldrb	r3, [r0, #1]!
   117f8:	cmp	r3, #0
   117fc:	bne	11664 <ftello64@plt+0x314>
   11800:	b	114d0 <ftello64@plt+0x180>
   11804:	mov	r3, #1
   11808:	str	r3, [sp, #40]	; 0x28
   1180c:	b	117f4 <ftello64@plt+0x4a4>
   11810:	cmp	r4, #0
   11814:	bne	129a4 <ftello64@plt+0x1654>
   11818:	mov	r4, #3
   1181c:	b	117f4 <ftello64@plt+0x4a4>
   11820:	mov	ip, #0
   11824:	str	ip, [r9]
   11828:	b	117f4 <ftello64@plt+0x4a4>
   1182c:	mov	ip, #1
   11830:	str	ip, [sp, #44]	; 0x2c
   11834:	b	117f4 <ftello64@plt+0x4a4>
   11838:	cmp	r4, #0
   1183c:	bne	129a4 <ftello64@plt+0x1654>
   11840:	mov	r4, #2
   11844:	b	117f4 <ftello64@plt+0x4a4>
   11848:	mov	ip, #1
   1184c:	str	ip, [sp, #108]	; 0x6c
   11850:	b	117f4 <ftello64@plt+0x4a4>
   11854:	cmp	r4, #0
   11858:	bne	129a4 <ftello64@plt+0x1654>
   1185c:	mov	r4, #1
   11860:	b	117f4 <ftello64@plt+0x4a4>
   11864:	movw	r4, #20760	; 0x5118
   11868:	movt	r4, #3
   1186c:	add	r5, r4, #216	; 0xd8
   11870:	ldr	r0, [r4, #4]!
   11874:	bl	111a0 <puts@plt>
   11878:	cmp	r4, r5
   1187c:	bne	11870 <ftello64@plt+0x520>
   11880:	b	117e4 <ftello64@plt+0x494>
   11884:	bl	12e08 <ftello64@plt+0x1ab8>
   11888:	mov	r0, #0
   1188c:	bl	11200 <exit@plt>
   11890:	movw	r1, #3668	; 0xe54
   11894:	mov	r0, #16
   11898:	movt	r1, #2
   1189c:	bl	12f88 <ftello64@plt+0x1c38>
   118a0:	ldr	fp, [sp, #104]	; 0x68
   118a4:	mov	sl, #0
   118a8:	ldr	ip, [sp, #56]	; 0x38
   118ac:	sub	r7, r8, #4
   118b0:	sub	r6, fp, #8
   118b4:	mov	fp, #0
   118b8:	strd	sl, [sp, #80]	; 0x50
   118bc:	ldrd	sl, [sp, #24]
   118c0:	str	r8, [sp, #36]	; 0x24
   118c4:	mov	r8, #0
   118c8:	str	r9, [sp, #48]	; 0x30
   118cc:	mov	r9, #0
   118d0:	ldrh	r5, [r4, #32]
   118d4:	mov	r3, #0
   118d8:	ldrh	r0, [r4, #36]	; 0x24
   118dc:	mov	r1, #0
   118e0:	str	r4, [r7, #4]!
   118e4:	uxth	r2, r5
   118e8:	add	r5, r5, #7
   118ec:	adds	r2, r2, #38	; 0x26
   118f0:	adc	r3, r3, #0
   118f4:	adds	sl, sl, r5
   118f8:	adc	fp, fp, r5, asr #31
   118fc:	adds	r2, r2, r0
   11900:	ldrh	r0, [r4, #38]	; 0x26
   11904:	adc	r3, r3, r1
   11908:	adds	r2, r2, r2
   1190c:	mov	r1, #0
   11910:	adc	r3, r3, r3
   11914:	adds	r2, r2, r0
   11918:	adc	r3, r3, r1
   1191c:	ldrd	r0, [r4, #16]
   11920:	adds	r2, r2, r0
   11924:	adc	r3, r3, r1
   11928:	ldrd	r0, [sp, #72]	; 0x48
   1192c:	adds	r8, r8, r2
   11930:	strd	r2, [r6, #8]!
   11934:	adc	r9, r9, r3
   11938:	cmp	r1, r3
   1193c:	cmpeq	r0, r2
   11940:	bcc	127b0 <ftello64@plt+0x1460>
   11944:	add	ip, ip, #1
   11948:	ldr	r4, [r4, #116]	; 0x74
   1194c:	cmp	ip, lr
   11950:	bne	118d0 <ftello64@plt+0x580>
   11954:	strd	r8, [sp, #80]	; 0x50
   11958:	ldr	r8, [sp, #36]	; 0x24
   1195c:	ldr	r9, [sp, #48]	; 0x30
   11960:	strd	sl, [sp, #24]
   11964:	ldr	fp, [sp, #40]	; 0x28
   11968:	cmp	fp, #0
   1196c:	beq	1247c <ftello64@plt+0x112c>
   11970:	ldr	ip, [sp, #104]	; 0x68
   11974:	mov	sl, #0
   11978:	mov	fp, #0
   1197c:	mov	r6, #0
   11980:	mov	r7, r8
   11984:	str	r9, [sp, #36]	; 0x24
   11988:	b	119d4 <ftello64@plt+0x684>
   1198c:	ldrd	r2, [ip], #8
   11990:	ldrd	r8, [sp, #72]	; 0x48
   11994:	adds	r4, r2, sl
   11998:	adc	r5, r3, fp
   1199c:	cmp	r6, #0
   119a0:	ldrdeq	r0, [sp, #24]
   119a4:	movne	r0, #0
   119a8:	movne	r1, #0
   119ac:	subs	r0, r8, r0
   119b0:	sbc	r1, r9, r1
   119b4:	cmp	r5, r1
   119b8:	cmpeq	r4, r0
   119bc:	addhi	r6, r6, #1
   119c0:	str	r6, [ip, #-8]
   119c4:	movhi	fp, #0
   119c8:	movhi	sl, #0
   119cc:	adds	sl, sl, r2
   119d0:	adc	fp, fp, r3
   119d4:	subs	lr, lr, #1
   119d8:	bcs	1198c <ftello64@plt+0x63c>
   119dc:	ldr	r9, [sp, #36]	; 0x24
   119e0:	mov	r8, r7
   119e4:	add	r6, r6, #1
   119e8:	str	r6, [sp, #112]	; 0x70
   119ec:	ldr	r6, [sp, #88]	; 0x58
   119f0:	cmp	r6, #0
   119f4:	beq	11a98 <ftello64@plt+0x748>
   119f8:	ldrd	r0, [sp, #64]	; 0x40
   119fc:	mov	r6, #0
   11a00:	ldrd	sl, [sp, #80]	; 0x50
   11a04:	subs	r0, r0, #23
   11a08:	ldrd	r2, [sp, #72]	; 0x48
   11a0c:	sbc	r1, r1, #0
   11a10:	adds	r0, r0, sl
   11a14:	adc	r1, r1, fp
   11a18:	bl	20058 <ftello64@plt+0xed08>
   11a1c:	mov	ip, #200	; 0xc8
   11a20:	ldr	r2, [sp, #112]	; 0x70
   11a24:	mov	r3, r6
   11a28:	umull	r4, r5, r0, ip
   11a2c:	mla	r5, ip, r1, r5
   11a30:	mov	r0, r4
   11a34:	mov	r1, r5
   11a38:	bl	20058 <ftello64@plt+0xed08>
   11a3c:	mov	r2, r6
   11a40:	movw	r3, #13264	; 0x33d0
   11a44:	movt	r3, #2
   11a48:	adds	r0, r0, #1
   11a4c:	adc	r1, r1, #0
   11a50:	lsrs	r1, r1, #1
   11a54:	rrx	r0, r0
   11a58:	bl	1f6ec <ftello64@plt+0xe39c>
   11a5c:	ldr	r2, [sp, #112]	; 0x70
   11a60:	movw	r1, #4020	; 0xfb4
   11a64:	movw	r3, #4068	; 0xfe4
   11a68:	movt	r1, #2
   11a6c:	movt	r3, #2
   11a70:	str	r0, [sp]
   11a74:	mov	r0, #1
   11a78:	bl	1126c <__printf_chk@plt>
   11a7c:	bl	12bb8 <ftello64@plt+0x1868>
   11a80:	ldr	fp, [sp, #120]	; 0x78
   11a84:	ldr	r0, [fp]
   11a88:	bl	110b0 <free@plt>
   11a8c:	mov	r0, r6
   11a90:	str	r6, [fp]
   11a94:	bl	11200 <exit@plt>
   11a98:	ldrd	r0, [sp, #64]	; 0x40
   11a9c:	ldrd	r4, [sp, #80]	; 0x50
   11aa0:	subs	r0, r0, #23
   11aa4:	ldrd	r2, [sp, #72]	; 0x48
   11aa8:	sbc	r1, r1, #0
   11aac:	adds	r0, r0, r4
   11ab0:	adc	r1, r1, r5
   11ab4:	movw	r4, #28012	; 0x6d6c
   11ab8:	bl	20058 <ftello64@plt+0xed08>
   11abc:	mov	ip, #200	; 0xc8
   11ac0:	ldr	r2, [sp, #112]	; 0x70
   11ac4:	movt	r4, #3
   11ac8:	ldr	r3, [sp, #88]	; 0x58
   11acc:	umull	r6, r7, r0, ip
   11ad0:	mla	r7, ip, r1, r7
   11ad4:	mov	r0, r6
   11ad8:	mov	r1, r7
   11adc:	bl	20058 <ftello64@plt+0xed08>
   11ae0:	ldr	r2, [sp, #88]	; 0x58
   11ae4:	movw	r3, #13264	; 0x33d0
   11ae8:	movt	r3, #2
   11aec:	adds	r0, r0, #1
   11af0:	adc	r1, r1, #0
   11af4:	lsrs	r1, r1, #1
   11af8:	rrx	r0, r0
   11afc:	bl	1f6ec <ftello64@plt+0xe39c>
   11b00:	movw	r1, #4020	; 0xfb4
   11b04:	movw	r3, #4076	; 0xfec
   11b08:	movt	r1, #2
   11b0c:	movt	r3, #2
   11b10:	ldr	r2, [sp, #112]	; 0x70
   11b14:	str	r0, [sp]
   11b18:	mov	r0, #1
   11b1c:	bl	1126c <__printf_chk@plt>
   11b20:	ldr	r0, [r4]
   11b24:	cmp	r0, #0
   11b28:	moveq	r0, #13
   11b2c:	beq	11b38 <ftello64@plt+0x7e8>
   11b30:	bl	11218 <strlen@plt>
   11b34:	add	r0, r0, #14
   11b38:	bl	12d54 <ftello64@plt+0x1a04>
   11b3c:	movw	r7, #21460	; 0x53d4
   11b40:	movt	r7, #3
   11b44:	str	r7, [sp, #24]
   11b48:	cmp	r0, #0
   11b4c:	mov	r5, r0
   11b50:	str	r0, [r7, #12]
   11b54:	beq	12a30 <ftello64@plt+0x16e0>
   11b58:	ldr	r1, [r4]
   11b5c:	cmp	r1, #0
   11b60:	ldreq	sl, [sp, #24]
   11b64:	streq	r0, [sl, #8]
   11b68:	beq	11bb0 <ftello64@plt+0x860>
   11b6c:	bl	110f8 <stpcpy@plt>
   11b70:	ldrb	r3, [r5]
   11b74:	cmp	r3, #0
   11b78:	beq	11b9c <ftello64@plt+0x84c>
   11b7c:	add	r2, r5, r0
   11b80:	mvn	r3, r5
   11b84:	ldrb	r3, [r2, r3]
   11b88:	cmp	r3, #47	; 0x2f
   11b8c:	movwne	r3, #3884	; 0xf2c
   11b90:	movtne	r3, #2
   11b94:	ldrhne	r3, [r3]
   11b98:	strhne	r3, [r0]
   11b9c:	mov	r0, r5
   11ba0:	bl	11218 <strlen@plt>
   11ba4:	ldr	fp, [sp, #24]
   11ba8:	add	r0, r5, r0
   11bac:	str	r0, [fp, #8]
   11bb0:	ldr	ip, [sp, #112]	; 0x70
   11bb4:	lsl	r4, ip, #2
   11bb8:	mov	r0, r4
   11bbc:	bl	12d54 <ftello64@plt+0x1a04>
   11bc0:	cmp	r0, #0
   11bc4:	str	r0, [sp, #80]	; 0x50
   11bc8:	beq	12a04 <ftello64@plt+0x16b4>
   11bcc:	ldr	r0, [r9]
   11bd0:	lsl	r0, r0, #2
   11bd4:	bl	12d54 <ftello64@plt+0x1a04>
   11bd8:	subs	r6, r0, #0
   11bdc:	beq	12a04 <ftello64@plt+0x16b4>
   11be0:	ldr	r5, [sp, #112]	; 0x70
   11be4:	cmp	r5, #0
   11be8:	beq	11bfc <ftello64@plt+0x8ac>
   11bec:	mov	r2, r4
   11bf0:	ldr	r0, [sp, #80]	; 0x50
   11bf4:	mvn	r1, #0
   11bf8:	bl	11254 <memset@plt>
   11bfc:	ldr	r1, [r9]
   11c00:	cmp	r1, #0
   11c04:	sub	r3, r1, #1
   11c08:	ldrne	sl, [sp, #104]	; 0x68
   11c0c:	ldrne	ip, [sp, #80]	; 0x50
   11c10:	addne	r0, sl, r1, lsl #3
   11c14:	addne	r1, r6, r1, lsl #2
   11c18:	beq	11c34 <ftello64@plt+0x8e4>
   11c1c:	ldr	r2, [r0, #-8]!
   11c20:	ldr	lr, [ip, r2, lsl #2]
   11c24:	str	lr, [r1, #-4]!
   11c28:	str	r3, [ip, r2, lsl #2]
   11c2c:	subs	r3, r3, #1
   11c30:	bcs	11c1c <ftello64@plt+0x8cc>
   11c34:	ldr	r7, [sp, #112]	; 0x70
   11c38:	cmp	r7, #9
   11c3c:	movls	r4, #1
   11c40:	bls	11c70 <ftello64@plt+0x920>
   11c44:	ldr	r3, [sp, #112]	; 0x70
   11c48:	movw	r2, #52429	; 0xcccd
   11c4c:	movt	r2, #52428	; 0xcccc
   11c50:	mov	r4, #1
   11c54:	umull	fp, r3, r2, r3
   11c58:	add	r4, r4, #1
   11c5c:	lsr	r3, r3, #3
   11c60:	cmp	r3, #9
   11c64:	bhi	11c54 <ftello64@plt+0x904>
   11c68:	cmp	r4, #7
   11c6c:	bgt	12a40 <ftello64@plt+0x16f0>
   11c70:	ldr	ip, [sp, #120]	; 0x78
   11c74:	mov	r1, #47	; 0x2f
   11c78:	ldr	r5, [ip]
   11c7c:	mov	r0, r5
   11c80:	bl	112c0 <strrchr@plt>
   11c84:	cmp	r0, #0
   11c88:	addne	r5, r0, #1
   11c8c:	ldrb	r3, [r5]
   11c90:	cmp	r3, #0
   11c94:	beq	12424 <ftello64@plt+0x10d4>
   11c98:	cmp	r3, #46	; 0x2e
   11c9c:	beq	12424 <ftello64@plt+0x10d4>
   11ca0:	rsb	r2, r4, #8
   11ca4:	cmp	r2, #0
   11ca8:	ble	11da8 <ftello64@plt+0xa58>
   11cac:	ldr	sl, [sp, #24]
   11cb0:	movw	r1, #21460	; 0x53d4
   11cb4:	movt	r1, #3
   11cb8:	strb	r3, [sl, #20]
   11cbc:	ldrb	r3, [r5, #1]
   11cc0:	cmp	r3, #0
   11cc4:	beq	1297c <ftello64@plt+0x162c>
   11cc8:	cmp	r3, #46	; 0x2e
   11ccc:	beq	12970 <ftello64@plt+0x1620>
   11cd0:	cmp	r2, #1
   11cd4:	ble	12964 <ftello64@plt+0x1614>
   11cd8:	strb	r3, [r1, #21]
   11cdc:	ldrb	r3, [r5, #2]
   11ce0:	cmp	r3, #0
   11ce4:	beq	12958 <ftello64@plt+0x1608>
   11ce8:	cmp	r3, #46	; 0x2e
   11cec:	beq	1294c <ftello64@plt+0x15fc>
   11cf0:	cmp	r2, #2
   11cf4:	ble	12940 <ftello64@plt+0x15f0>
   11cf8:	strb	r3, [r1, #22]
   11cfc:	ldrb	r3, [r5, #3]
   11d00:	cmp	r3, #0
   11d04:	beq	12934 <ftello64@plt+0x15e4>
   11d08:	cmp	r3, #46	; 0x2e
   11d0c:	beq	12928 <ftello64@plt+0x15d8>
   11d10:	cmp	r2, #3
   11d14:	ble	1291c <ftello64@plt+0x15cc>
   11d18:	strb	r3, [sl, #23]
   11d1c:	movw	r1, #21460	; 0x53d4
   11d20:	ldrb	r3, [r5, #4]
   11d24:	movt	r1, #3
   11d28:	cmp	r3, #0
   11d2c:	beq	12910 <ftello64@plt+0x15c0>
   11d30:	cmp	r3, #46	; 0x2e
   11d34:	beq	12904 <ftello64@plt+0x15b4>
   11d38:	cmp	r2, #4
   11d3c:	ble	128f8 <ftello64@plt+0x15a8>
   11d40:	strb	r3, [r1, #24]
   11d44:	ldrb	r3, [r5, #5]
   11d48:	cmp	r3, #0
   11d4c:	beq	128ec <ftello64@plt+0x159c>
   11d50:	cmp	r3, #46	; 0x2e
   11d54:	beq	128e0 <ftello64@plt+0x1590>
   11d58:	cmp	r2, #5
   11d5c:	ble	128d4 <ftello64@plt+0x1584>
   11d60:	strb	r3, [r1, #25]
   11d64:	ldrb	r3, [r5, #6]
   11d68:	cmp	r3, #0
   11d6c:	beq	128c4 <ftello64@plt+0x1574>
   11d70:	cmp	r3, #46	; 0x2e
   11d74:	beq	1243c <ftello64@plt+0x10ec>
   11d78:	cmp	r2, #6
   11d7c:	ble	128b8 <ftello64@plt+0x1568>
   11d80:	strb	r3, [sl, #26]
   11d84:	ldrb	r3, [r5, #7]
   11d88:	cmp	r3, #0
   11d8c:	beq	12988 <ftello64@plt+0x1638>
   11d90:	cmp	r3, #46	; 0x2e
   11d94:	moveq	fp, #7
   11d98:	streq	fp, [sp, #56]	; 0x38
   11d9c:	beq	12444 <ftello64@plt+0x10f4>
   11da0:	mov	r7, #7
   11da4:	str	r7, [sp, #56]	; 0x38
   11da8:	sub	r3, r3, #48	; 0x30
   11dac:	cmp	r3, #9
   11db0:	bhi	11dd8 <ftello64@plt+0xa88>
   11db4:	ldr	ip, [sp, #56]	; 0x38
   11db8:	ldr	r5, [sp, #24]
   11dbc:	sub	r3, ip, #1
   11dc0:	add	r3, r5, r3
   11dc4:	ldrb	r2, [r3, #20]
   11dc8:	cmp	r2, #95	; 0x5f
   11dcc:	movne	r2, #95	; 0x5f
   11dd0:	moveq	r2, #45	; 0x2d
   11dd4:	strb	r2, [r3, #20]
   11dd8:	ldr	r7, [sp, #56]	; 0x38
   11ddc:	mov	r1, #1
   11de0:	ldr	r0, [pc, #2452]	; 1277c <ftello64@plt+0x142c>
   11de4:	mvn	r2, #0
   11de8:	str	r4, [sp]
   11dec:	movw	r3, #3924	; 0xf54
   11df0:	add	r0, r0, r7
   11df4:	movt	r3, #2
   11df8:	bl	11248 <__sprintf_chk@plt>
   11dfc:	ldr	sl, [sp, #120]	; 0x78
   11e00:	movw	r1, #3936	; 0xf60
   11e04:	movt	r1, #2
   11e08:	movw	r4, #33948	; 0x849c
   11e0c:	movt	r4, #3
   11e10:	ldr	r0, [sl]
   11e14:	bl	112e4 <fopen64@plt>
   11e18:	subs	sl, r0, #0
   11e1c:	beq	12840 <ftello64@plt+0x14f0>
   11e20:	ldr	r0, [r4]
   11e24:	movw	fp, #27912	; 0x6d08
   11e28:	bl	110b0 <free@plt>
   11e2c:	movt	fp, #3
   11e30:	str	fp, [sp, #52]	; 0x34
   11e34:	mov	fp, r9
   11e38:	mov	r9, r8
   11e3c:	mov	r8, r6
   11e40:	mov	r3, #0
   11e44:	movw	ip, #21128	; 0x5288
   11e48:	str	r3, [r4]
   11e4c:	movt	ip, #3
   11e50:	movw	r4, #27896	; 0x6cf8
   11e54:	movw	r5, #21448	; 0x53c8
   11e58:	movt	r4, #3
   11e5c:	movt	r5, #3
   11e60:	str	r3, [sp, #36]	; 0x24
   11e64:	str	ip, [sp, #56]	; 0x38
   11e68:	str	r4, [sp, #64]	; 0x40
   11e6c:	str	r5, [sp, #88]	; 0x58
   11e70:	ldr	r7, [sp, #36]	; 0x24
   11e74:	ldr	ip, [sp, #112]	; 0x70
   11e78:	cmp	r7, ip
   11e7c:	bcs	1285c <ftello64@plt+0x150c>
   11e80:	ldr	r5, [sp, #108]	; 0x6c
   11e84:	movw	r4, #27964	; 0x6d3c
   11e88:	movt	r4, #3
   11e8c:	str	r4, [sp, #96]	; 0x60
   11e90:	str	r5, [sp, #72]	; 0x48
   11e94:	ldr	r6, [sp, #44]	; 0x2c
   11e98:	mov	r1, #0
   11e9c:	ldr	r7, [sp, #52]	; 0x34
   11ea0:	mov	r2, #0
   11ea4:	ldr	ip, [sp, #56]	; 0x38
   11ea8:	cmp	r6, #0
   11eac:	ldr	r4, [sp, #64]	; 0x40
   11eb0:	mov	r3, #0
   11eb4:	str	r1, [r7]
   11eb8:	str	r1, [ip]
   11ebc:	strd	r2, [r4]
   11ec0:	bne	121a4 <ftello64@plt+0xe54>
   11ec4:	ldr	r3, [sp, #72]	; 0x48
   11ec8:	ldr	r5, [sp, #36]	; 0x24
   11ecc:	cmp	r5, #0
   11ed0:	movne	r3, #0
   11ed4:	andeq	r3, r3, #1
   11ed8:	cmp	r3, #0
   11edc:	beq	12034 <ftello64@plt+0xce4>
   11ee0:	movw	r3, #3340	; 0xd0c
   11ee4:	movt	r3, #2
   11ee8:	ldr	r6, [sp, #24]
   11eec:	ldm	r3!, {r0, r1, r2}
   11ef0:	ldr	ip, [r6, #8]
   11ef4:	ldrb	r3, [r3]
   11ef8:	str	r1, [ip, #4]
   11efc:	movw	r1, #3984	; 0xf90
   11f00:	str	r0, [ip]
   11f04:	movt	r1, #2
   11f08:	strb	r3, [ip, #12]
   11f0c:	mov	r0, #1
   11f10:	str	r2, [ip, #8]
   11f14:	ldr	r2, [r6, #12]
   11f18:	bl	1126c <__printf_chk@plt>
   11f1c:	movw	r1, #4000	; 0xfa0
   11f20:	ldr	r0, [r6, #12]
   11f24:	movt	r1, #2
   11f28:	mov	r3, #1
   11f2c:	str	r3, [r6, #4]
   11f30:	bl	112e4 <fopen64@plt>
   11f34:	subs	r5, r0, #0
   11f38:	beq	12390 <ftello64@plt+0x1040>
   11f3c:	ldr	r3, [fp]
   11f40:	cmp	r3, #0
   11f44:	beq	11fa8 <ftello64@plt+0xc58>
   11f48:	ldr	ip, [sp, #104]	; 0x68
   11f4c:	sub	r6, r9, #4
   11f50:	mov	r4, #0
   11f54:	sub	r7, ip, #8
   11f58:	ldrd	r0, [r7, #8]!
   11f5c:	mov	r2, #0
   11f60:	movw	r3, #13264	; 0x33d0
   11f64:	movt	r3, #2
   11f68:	adds	r0, r0, #1
   11f6c:	add	r4, r4, #1
   11f70:	adc	r1, r1, #0
   11f74:	bl	1f6ec <ftello64@plt+0xe39c>
   11f78:	ldr	ip, [r6, #4]!
   11f7c:	movw	r2, #4004	; 0xfa4
   11f80:	mov	r1, #1
   11f84:	movt	r2, #2
   11f88:	ldr	ip, [ip, #80]	; 0x50
   11f8c:	str	ip, [sp]
   11f90:	mov	r3, r0
   11f94:	mov	r0, r5
   11f98:	bl	11278 <__fprintf_chk@plt>
   11f9c:	ldr	r3, [fp]
   11fa0:	cmp	r3, r4
   11fa4:	bhi	11f58 <ftello64@plt+0xc08>
   11fa8:	mov	r0, r5
   11fac:	bl	110c8 <ferror@plt>
   11fb0:	cmp	r0, #0
   11fb4:	str	r0, [sp, #36]	; 0x24
   11fb8:	beq	1226c <ftello64@plt+0xf1c>
   11fbc:	mov	r0, r5
   11fc0:	bl	11284 <fclose@plt>
   11fc4:	ldr	r4, [sp, #44]	; 0x2c
   11fc8:	cmp	r4, #0
   11fcc:	beq	12024 <ftello64@plt+0xcd4>
   11fd0:	ldr	r6, [sp, #60]	; 0x3c
   11fd4:	mov	r1, #1
   11fd8:	mov	r2, #41	; 0x29
   11fdc:	movw	r0, #3212	; 0xc8c
   11fe0:	movt	r0, #2
   11fe4:	ldr	r3, [r6]
   11fe8:	bl	1114c <fwrite@plt>
   11fec:	ldr	ip, [sp, #88]	; 0x58
   11ff0:	add	r0, sp, #140	; 0x8c
   11ff4:	mov	r1, #10
   11ff8:	ldr	r2, [ip]
   11ffc:	bl	110bc <fgets@plt>
   12000:	add	lr, sp, #5120	; 0x1400
   12004:	movw	r3, #60532	; 0xec74
   12008:	add	lr, lr, #24
   1200c:	movt	r3, #65535	; 0xffff
   12010:	ldrb	r3, [lr, r3]
   12014:	uxtb	r3, r3
   12018:	and	r3, r3, #223	; 0xdf
   1201c:	cmp	r3, #89	; 0x59
   12020:	beq	11e94 <ftello64@plt+0xb44>
   12024:	ldr	r5, [sp, #24]
   12028:	mov	r0, #14
   1202c:	ldr	r1, [r5, #12]
   12030:	bl	12f88 <ftello64@plt+0x1c38>
   12034:	add	r4, r5, #1
   12038:	str	r4, [sp, #48]	; 0x30
   1203c:	mov	r7, r4
   12040:	ldr	r6, [sp, #24]
   12044:	mov	r1, #1
   12048:	ldr	r3, [pc, #1836]	; 1277c <ftello64@plt+0x142c>
   1204c:	mvn	r2, #0
   12050:	ldr	r0, [r6, #8]
   12054:	str	r7, [sp]
   12058:	bl	11248 <__sprintf_chk@plt>
   1205c:	ldr	r2, [r6, #12]
   12060:	movw	r1, #3984	; 0xf90
   12064:	mov	r0, #1
   12068:	movt	r1, #2
   1206c:	bl	1126c <__printf_chk@plt>
   12070:	movw	r1, #4000	; 0xfa0
   12074:	ldr	r0, [r6, #12]
   12078:	movt	r1, #2
   1207c:	str	r4, [r6, #16]
   12080:	bl	112e4 <fopen64@plt>
   12084:	ldr	ip, [sp, #96]	; 0x60
   12088:	cmp	r0, #0
   1208c:	str	r0, [sp, #40]	; 0x28
   12090:	str	r0, [ip]
   12094:	beq	12368 <ftello64@plt+0x1018>
   12098:	ldr	r6, [sp, #36]	; 0x24
   1209c:	movw	r0, #33920	; 0x8480
   120a0:	ldr	ip, [sp, #80]	; 0x50
   120a4:	movt	r0, #3
   120a8:	mov	r2, #0
   120ac:	mov	r3, #0
   120b0:	lsl	r4, r6, #2
   120b4:	str	r4, [sp, #92]	; 0x5c
   120b8:	ldr	r7, [ip, r6, lsl #2]
   120bc:	movw	ip, #27848	; 0x6cc8
   120c0:	movt	ip, #3
   120c4:	strd	r2, [r0]
   120c8:	cmn	r7, #1
   120cc:	strd	r2, [ip]
   120d0:	movwne	r5, #27960	; 0x6d38
   120d4:	movne	r6, #0
   120d8:	movtne	r5, #3
   120dc:	bne	120f0 <ftello64@plt+0xda0>
   120e0:	b	121e4 <ftello64@plt+0xe94>
   120e4:	ldr	r7, [r8, r4]
   120e8:	cmn	r7, #1
   120ec:	beq	121e4 <ftello64@plt+0xe94>
   120f0:	ldr	r3, [r9, r7, lsl #2]
   120f4:	mov	r0, sl
   120f8:	lsl	r4, r7, #2
   120fc:	ldrd	r2, [r3, #48]	; 0x30
   12100:	str	r6, [sp]
   12104:	bl	11290 <fseeko64@plt>
   12108:	cmp	r0, #0
   1210c:	bne	12404 <ftello64@plt+0x10b4>
   12110:	str	sl, [r5]
   12114:	ldr	r0, [r9, r7, lsl #2]
   12118:	bl	197c4 <ftello64@plt+0x8474>
   1211c:	subs	ip, r0, #0
   12120:	beq	120e4 <ftello64@plt+0xd94>
   12124:	cmp	ip, #10
   12128:	bne	12834 <ftello64@plt+0x14e4>
   1212c:	ldr	r6, [sp, #44]	; 0x2c
   12130:	cmp	r6, #0
   12134:	beq	12194 <ftello64@plt+0xe44>
   12138:	ldr	r4, [sp, #60]	; 0x3c
   1213c:	mov	r1, #1
   12140:	mov	r2, #41	; 0x29
   12144:	movw	r0, #3212	; 0xc8c
   12148:	movt	r0, #2
   1214c:	add	r7, sp, #5120	; 0x1400
   12150:	ldr	r3, [r4]
   12154:	add	r7, r7, #24
   12158:	str	ip, [sp, #20]
   1215c:	bl	1114c <fwrite@plt>
   12160:	ldr	ip, [sp, #20]
   12164:	add	r0, sp, #140	; 0x8c
   12168:	ldr	r6, [sp, #88]	; 0x58
   1216c:	mov	r1, ip
   12170:	ldr	r2, [r6]
   12174:	bl	110bc <fgets@plt>
   12178:	movw	r3, #60532	; 0xec74
   1217c:	movt	r3, #65535	; 0xffff
   12180:	ldrb	r3, [r7, r3]
   12184:	uxtb	r3, r3
   12188:	and	r3, r3, #223	; 0xdf
   1218c:	cmp	r3, #89	; 0x59
   12190:	beq	11e94 <ftello64@plt+0xb44>
   12194:	ldr	r7, [sp, #24]
   12198:	mov	r0, #14
   1219c:	ldr	r1, [r7, #12]
   121a0:	bl	12f88 <ftello64@plt+0x1c38>
   121a4:	ldr	r5, [sp, #60]	; 0x3c
   121a8:	mov	r1, #1
   121ac:	ldr	r6, [sp, #112]	; 0x70
   121b0:	movw	r2, #3940	; 0xf64
   121b4:	ldr	r7, [sp, #36]	; 0x24
   121b8:	movt	r2, #2
   121bc:	ldr	r0, [r5]
   121c0:	add	r3, r7, r1
   121c4:	str	r6, [sp]
   121c8:	bl	11278 <__fprintf_chk@plt>
   121cc:	ldr	r4, [sp, #88]	; 0x58
   121d0:	add	r0, sp, #140	; 0x8c
   121d4:	mov	r1, #10
   121d8:	ldr	r2, [r4]
   121dc:	bl	110bc <fgets@plt>
   121e0:	b	11ec4 <ftello64@plt+0xb74>
   121e4:	ldr	r0, [sp, #40]	; 0x28
   121e8:	bl	11350 <ftello64@plt>
   121ec:	mvn	r2, #0
   121f0:	mvn	r3, #0
   121f4:	mov	r6, r0
   121f8:	mov	r7, r1
   121fc:	cmp	r7, r3
   12200:	cmpeq	r6, r2
   12204:	beq	123b0 <ftello64@plt+0x1060>
   12208:	ldr	r4, [sp, #80]	; 0x50
   1220c:	ldr	ip, [sp, #92]	; 0x5c
   12210:	ldr	r5, [r4, ip]
   12214:	mov	r4, #0
   12218:	cmn	r5, #1
   1221c:	bne	12234 <ftello64@plt+0xee4>
   12220:	b	1228c <ftello64@plt+0xf3c>
   12224:	ldr	r5, [r8, r5, lsl #2]
   12228:	add	r4, r4, #1
   1222c:	cmn	r5, #1
   12230:	beq	1228c <ftello64@plt+0xf3c>
   12234:	ldr	r0, [r9, r5, lsl #2]
   12238:	bl	1777c <ftello64@plt+0x642c>
   1223c:	cmp	r0, #0
   12240:	beq	12224 <ftello64@plt+0xed4>
   12244:	ldr	r5, [sp, #44]	; 0x2c
   12248:	cmp	r5, #0
   1224c:	beq	1225c <ftello64@plt+0xf0c>
   12250:	bl	12d88 <ftello64@plt+0x1a38>
   12254:	cmp	r0, #0
   12258:	bne	11e94 <ftello64@plt+0xb44>
   1225c:	ldr	r6, [sp, #24]
   12260:	mov	r0, #14
   12264:	ldr	r1, [r6, #12]
   12268:	bl	12f88 <ftello64@plt+0x1c38>
   1226c:	mov	r0, r5
   12270:	bl	11284 <fclose@plt>
   12274:	cmp	r0, #0
   12278:	bne	11fc4 <ftello64@plt+0xc74>
   1227c:	mov	r4, #1
   12280:	str	r4, [sp, #48]	; 0x30
   12284:	mov	r7, r4
   12288:	b	12040 <ftello64@plt+0xcf0>
   1228c:	movw	r2, #27904	; 0x6d00
   12290:	movw	r3, #27888	; 0x6cf0
   12294:	movt	r2, #3
   12298:	movt	r3, #3
   1229c:	ldr	r0, [sp, #40]	; 0x28
   122a0:	asr	r5, r4, #31
   122a4:	strd	r6, [r2]
   122a8:	strd	r4, [r3]
   122ac:	bl	11350 <ftello64@plt>
   122b0:	mov	r2, r0
   122b4:	mov	r3, r1
   122b8:	mvn	r0, #0
   122bc:	mvn	r1, #0
   122c0:	cmp	r3, r1
   122c4:	cmpeq	r2, r0
   122c8:	beq	122f8 <ftello64@plt+0xfa8>
   122cc:	mov	ip, #0
   122d0:	subs	r2, r2, r6
   122d4:	sbc	r3, r3, r7
   122d8:	strd	r6, [sp]
   122dc:	mov	r0, r4
   122e0:	mov	r1, r5
   122e4:	str	ip, [sp, #8]
   122e8:	str	ip, [sp, #12]
   122ec:	bl	1875c <ftello64@plt+0x740c>
   122f0:	cmp	r0, #0
   122f4:	beq	123d8 <ftello64@plt+0x1088>
   122f8:	ldr	r7, [sp, #44]	; 0x2c
   122fc:	cmp	r7, #0
   12300:	beq	12358 <ftello64@plt+0x1008>
   12304:	ldr	ip, [sp, #60]	; 0x3c
   12308:	mov	r1, #1
   1230c:	mov	r2, #41	; 0x29
   12310:	movw	r0, #3212	; 0xc8c
   12314:	movt	r0, #2
   12318:	add	r5, sp, #5120	; 0x1400
   1231c:	ldr	r3, [ip]
   12320:	add	r5, r5, #24
   12324:	bl	1114c <fwrite@plt>
   12328:	ldr	r4, [sp, #88]	; 0x58
   1232c:	add	r0, sp, #140	; 0x8c
   12330:	mov	r1, #10
   12334:	ldr	r2, [r4]
   12338:	bl	110bc <fgets@plt>
   1233c:	movw	r3, #60532	; 0xec74
   12340:	movt	r3, #65535	; 0xffff
   12344:	ldrb	r3, [r5, r3]
   12348:	uxtb	r3, r3
   1234c:	and	r3, r3, #223	; 0xdf
   12350:	cmp	r3, #89	; 0x59
   12354:	beq	11e94 <ftello64@plt+0xb44>
   12358:	ldr	r8, [sp, #24]
   1235c:	mov	r0, #14
   12360:	ldr	r1, [r8, #12]
   12364:	bl	12f88 <ftello64@plt+0x1c38>
   12368:	ldr	r4, [sp, #44]	; 0x2c
   1236c:	cmp	r4, #0
   12370:	beq	12380 <ftello64@plt+0x1030>
   12374:	bl	12d88 <ftello64@plt+0x1a38>
   12378:	cmp	r0, #0
   1237c:	bne	11e94 <ftello64@plt+0xb44>
   12380:	ldr	r5, [sp, #24]
   12384:	mov	r0, #15
   12388:	ldr	r1, [r5, #12]
   1238c:	bl	12f88 <ftello64@plt+0x1c38>
   12390:	ldr	r7, [sp, #44]	; 0x2c
   12394:	cmp	r7, #0
   12398:	beq	1284c <ftello64@plt+0x14fc>
   1239c:	bl	12d88 <ftello64@plt+0x1a38>
   123a0:	cmp	r0, #0
   123a4:	beq	1284c <ftello64@plt+0x14fc>
   123a8:	str	r5, [sp, #36]	; 0x24
   123ac:	b	11e94 <ftello64@plt+0xb44>
   123b0:	ldr	ip, [sp, #44]	; 0x2c
   123b4:	cmp	ip, #0
   123b8:	beq	123c8 <ftello64@plt+0x1078>
   123bc:	bl	12d88 <ftello64@plt+0x1a38>
   123c0:	cmp	r0, #0
   123c4:	bne	11e94 <ftello64@plt+0xb44>
   123c8:	ldr	r4, [sp, #24]
   123cc:	mov	r0, #14
   123d0:	ldr	r1, [r4, #12]
   123d4:	bl	12f88 <ftello64@plt+0x1c38>
   123d8:	ldr	r0, [sp, #40]	; 0x28
   123dc:	bl	110c8 <ferror@plt>
   123e0:	cmp	r0, #0
   123e4:	bne	122f8 <ftello64@plt+0xfa8>
   123e8:	ldr	r0, [sp, #40]	; 0x28
   123ec:	bl	11284 <fclose@plt>
   123f0:	cmp	r0, #0
   123f4:	bne	122f8 <ftello64@plt+0xfa8>
   123f8:	ldr	r6, [sp, #48]	; 0x30
   123fc:	str	r6, [sp, #36]	; 0x24
   12400:	b	11e70 <ftello64@plt+0xb20>
   12404:	mov	r0, sl
   12408:	bl	110c8 <ferror@plt>
   1240c:	ldr	r5, [sp, #120]	; 0x78
   12410:	ldr	r1, [r5]
   12414:	cmp	r0, #0
   12418:	moveq	r0, #2
   1241c:	movne	r0, #11
   12420:	bl	12f88 <ftello64@plt+0x1c38>
   12424:	ldr	r5, [sp, #24]
   12428:	mov	r3, #95	; 0x5f
   1242c:	mov	r7, #1
   12430:	str	r7, [sp, #56]	; 0x38
   12434:	strb	r3, [r5, #20]
   12438:	b	11dd8 <ftello64@plt+0xa88>
   1243c:	mov	ip, #6
   12440:	str	ip, [sp, #56]	; 0x38
   12444:	mov	r3, #46	; 0x2e
   12448:	b	11da8 <ftello64@plt+0xa58>
   1244c:	mov	r4, #0
   12450:	mov	r6, #0
   12454:	mov	r7, #0
   12458:	movw	r8, #36000	; 0x8ca0
   1245c:	mov	r9, #0
   12460:	str	r4, [sp, #108]	; 0x6c
   12464:	strd	r6, [sp, #24]
   12468:	strd	r8, [sp, #64]	; 0x40
   1246c:	str	r4, [sp, #44]	; 0x2c
   12470:	str	r4, [sp, #40]	; 0x28
   12474:	str	r4, [sp, #88]	; 0x58
   12478:	b	114dc <ftello64@plt+0x18c>
   1247c:	lsl	r0, lr, #3
   12480:	bl	12d54 <ftello64@plt+0x1a04>
   12484:	subs	sl, r0, #0
   12488:	str	sl, [sp, #48]	; 0x30
   1248c:	beq	12a04 <ftello64@plt+0x16b4>
   12490:	ldr	r2, [r9]
   12494:	mov	r6, #0
   12498:	ldr	r1, [sp, #104]	; 0x68
   1249c:	mov	r7, #0
   124a0:	lsl	r2, r2, #3
   124a4:	bl	110d4 <memcpy@plt>
   124a8:	ldr	fp, [r9]
   124ac:	ldr	ip, [sp, #40]	; 0x28
   124b0:	ldr	lr, [sp, #104]	; 0x68
   124b4:	str	fp, [sp, #36]	; 0x24
   124b8:	mov	sl, fp
   124bc:	b	12510 <ftello64@plt+0x11c0>
   124c0:	ldrd	r2, [lr], #8
   124c4:	ldrd	r4, [sp, #72]	; 0x48
   124c8:	adds	r0, r2, r6
   124cc:	adc	r1, r3, r7
   124d0:	cmp	ip, #0
   124d4:	strd	r0, [sp, #96]	; 0x60
   124d8:	ldrdeq	r0, [sp, #24]
   124dc:	movne	r0, #0
   124e0:	movne	r1, #0
   124e4:	subs	r0, r4, r0
   124e8:	sbc	r1, r5, r1
   124ec:	ldrd	r4, [sp, #96]	; 0x60
   124f0:	cmp	r5, r1
   124f4:	cmpeq	r4, r0
   124f8:	addhi	ip, ip, #1
   124fc:	str	ip, [lr, #-8]
   12500:	movhi	r7, #0
   12504:	movhi	r6, #0
   12508:	adds	r6, r6, r2
   1250c:	adc	r7, r7, r3
   12510:	subs	sl, sl, #1
   12514:	bcs	124c0 <ftello64@plt+0x1170>
   12518:	ldr	r5, [sp, #36]	; 0x24
   1251c:	add	ip, ip, #1
   12520:	str	ip, [sp, #112]	; 0x70
   12524:	lsl	r4, r5, #3
   12528:	mov	r0, r4
   1252c:	bl	111ac <malloc@plt>
   12530:	cmp	r0, #0
   12534:	str	r0, [sp, #40]	; 0x28
   12538:	beq	127a0 <ftello64@plt+0x1450>
   1253c:	lsl	r0, r5, #2
   12540:	bl	111ac <malloc@plt>
   12544:	cmp	r0, #0
   12548:	str	r0, [sp, #92]	; 0x5c
   1254c:	beq	12798 <ftello64@plt+0x1448>
   12550:	ldr	r6, [sp, #92]	; 0x5c
   12554:	mov	r2, r4
   12558:	ldr	r1, [sp, #48]	; 0x30
   1255c:	mov	r5, #0
   12560:	ldr	r0, [sp, #40]	; 0x28
   12564:	sub	r6, r6, #4
   12568:	str	r6, [sp, #132]	; 0x84
   1256c:	bl	110d4 <memcpy@plt>
   12570:	ldr	r7, [sp, #40]	; 0x28
   12574:	ldr	r0, [sp, #132]	; 0x84
   12578:	add	ip, r4, r7
   1257c:	mov	r4, #0
   12580:	mov	r1, r7
   12584:	b	1259c <ftello64@plt+0x124c>
   12588:	ldrd	r2, [r1]
   1258c:	str	r1, [r0, #4]!
   12590:	add	r1, r1, #8
   12594:	adds	r4, r4, r2
   12598:	adc	r5, r5, r3
   1259c:	cmp	r1, ip
   125a0:	bne	12588 <ftello64@plt+0x1238>
   125a4:	ldrd	r0, [sp, #64]	; 0x40
   125a8:	ldrd	r2, [sp, #72]	; 0x48
   125ac:	subs	r0, r0, #23
   125b0:	sbc	r1, r1, #0
   125b4:	adds	r0, r0, r4
   125b8:	adc	r1, r1, r5
   125bc:	ldrd	r4, [sp, #24]
   125c0:	mov	sl, r2
   125c4:	mov	fp, r3
   125c8:	subs	sl, sl, r4
   125cc:	sbc	fp, fp, r5
   125d0:	strd	sl, [sp, #96]	; 0x60
   125d4:	bl	20058 <ftello64@plt+0xed08>
   125d8:	ldr	r1, [sp, #36]	; 0x24
   125dc:	movw	r3, #11144	; 0x2b88
   125e0:	mov	r2, #4
   125e4:	movt	r3, #1
   125e8:	mov	ip, r0
   125ec:	ldr	r0, [sp, #92]	; 0x5c
   125f0:	mov	r7, ip
   125f4:	bl	112f0 <qsort@plt>
   125f8:	ldrd	sl, [sp, #64]	; 0x40
   125fc:	str	r8, [sp, #124]	; 0x7c
   12600:	mov	r8, r7
   12604:	subs	sl, sl, #21
   12608:	str	r9, [sp, #128]	; 0x80
   1260c:	sbc	fp, fp, #0
   12610:	strd	sl, [sp, #24]
   12614:	lsl	r0, r8, #3
   12618:	bl	111ac <malloc@plt>
   1261c:	cmp	r0, #0
   12620:	beq	12790 <ftello64@plt+0x1440>
   12624:	ldrd	r4, [sp, #96]	; 0x60
   12628:	cmp	r8, #1
   1262c:	movhi	r2, r0
   12630:	movhi	r3, #1
   12634:	strd	r4, [r0]
   12638:	ldrdhi	r4, [sp, #72]	; 0x48
   1263c:	bls	12650 <ftello64@plt+0x1300>
   12640:	add	r3, r3, #1
   12644:	strd	r4, [r2, #8]!
   12648:	cmp	r8, r3
   1264c:	bne	12640 <ftello64@plt+0x12f0>
   12650:	ldr	r5, [sp, #36]	; 0x24
   12654:	cmp	r5, #0
   12658:	beq	12728 <ftello64@plt+0x13d8>
   1265c:	cmp	r8, #0
   12660:	moveq	r9, r8
   12664:	bne	12684 <ftello64@plt+0x1334>
   12668:	bl	110b0 <free@plt>
   1266c:	ldr	ip, [sp, #36]	; 0x24
   12670:	add	r3, r8, #1
   12674:	cmp	ip, r9
   12678:	bls	12780 <ftello64@plt+0x1430>
   1267c:	mov	r8, r3
   12680:	b	12614 <ftello64@plt+0x12c4>
   12684:	ldr	lr, [sp, #132]	; 0x84
   12688:	mov	r9, #0
   1268c:	sub	r6, r0, #8
   12690:	str	r6, [sp, #52]	; 0x34
   12694:	ldr	fp, [lr, #4]!
   12698:	mov	ip, #0
   1269c:	ldrd	r6, [sp, #24]
   126a0:	mov	r1, ip
   126a4:	ldr	sl, [sp, #52]	; 0x34
   126a8:	ldrd	r4, [fp]
   126ac:	ldrd	r2, [sl, #8]!
   126b0:	cmp	r3, r5
   126b4:	cmpeq	r2, r4
   126b8:	bcc	126d0 <ftello64@plt+0x1380>
   126bc:	cmp	r3, r7
   126c0:	cmpeq	r2, r6
   126c4:	movcc	r6, r2
   126c8:	movcc	r7, r3
   126cc:	movcc	ip, r1
   126d0:	add	r1, r1, #1
   126d4:	cmp	r8, r1
   126d8:	bne	126ac <ftello64@plt+0x135c>
   126dc:	ldrd	r2, [sp, #24]
   126e0:	cmp	r7, r3
   126e4:	cmpeq	r6, r2
   126e8:	beq	12668 <ftello64@plt+0x1318>
   126ec:	lsl	r6, ip, #3
   126f0:	ldr	r7, [sp, #40]	; 0x28
   126f4:	ldr	sl, [sp, #36]	; 0x24
   126f8:	add	r9, r9, #1
   126fc:	ldrd	r2, [r0, r6]
   12700:	rsb	fp, r7, fp
   12704:	ldr	r1, [sp, #48]	; 0x30
   12708:	subs	r2, r2, r4
   1270c:	sbc	r3, r3, r5
   12710:	cmp	r9, sl
   12714:	strd	r2, [r0, r6]
   12718:	str	ip, [r1, fp]!
   1271c:	mov	fp, #0
   12720:	str	fp, [r1, #4]
   12724:	bne	12694 <ftello64@plt+0x1344>
   12728:	mov	r7, r8
   1272c:	ldr	r9, [sp, #128]	; 0x80
   12730:	ldr	r8, [sp, #124]	; 0x7c
   12734:	bl	110b0 <free@plt>
   12738:	ldr	r0, [sp, #92]	; 0x5c
   1273c:	bl	110b0 <free@plt>
   12740:	ldr	r0, [sp, #40]	; 0x28
   12744:	bl	110b0 <free@plt>
   12748:	ldr	r4, [sp, #112]	; 0x70
   1274c:	cmp	r4, r7
   12750:	bhi	12760 <ftello64@plt+0x1410>
   12754:	ldr	r0, [sp, #48]	; 0x30
   12758:	bl	12bf8 <ftello64@plt+0x18a8>
   1275c:	b	119ec <ftello64@plt+0x69c>
   12760:	ldr	r0, [sp, #104]	; 0x68
   12764:	str	r7, [sp, #112]	; 0x70
   12768:	bl	12bf8 <ftello64@plt+0x18a8>
   1276c:	ldr	r5, [sp, #48]	; 0x30
   12770:	str	r5, [sp, #104]	; 0x68
   12774:	b	119ec <ftello64@plt+0x69c>
   12778:	strdeq	r5, [r3], -r0
   1277c:	andeq	r5, r3, r8, ror #7
   12780:	mov	r7, r8
   12784:	ldr	r9, [sp, #128]	; 0x80
   12788:	ldr	r8, [sp, #124]	; 0x7c
   1278c:	b	12738 <ftello64@plt+0x13e8>
   12790:	ldr	r0, [sp, #92]	; 0x5c
   12794:	bl	110b0 <free@plt>
   12798:	ldr	r0, [sp, #40]	; 0x28
   1279c:	bl	110b0 <free@plt>
   127a0:	movw	r1, #3824	; 0xef0
   127a4:	mov	r0, #4
   127a8:	movt	r1, #2
   127ac:	bl	12f88 <ftello64@plt+0x1c38>
   127b0:	ldrd	r0, [sp, #72]	; 0x48
   127b4:	mov	r2, #0
   127b8:	movw	r3, #3748	; 0xea4
   127bc:	movt	r3, #2
   127c0:	bl	1f6ec <ftello64@plt+0xe39c>
   127c4:	mov	r1, #1
   127c8:	movw	r2, #5000	; 0x1388
   127cc:	movw	r3, #3752	; 0xea8
   127d0:	movt	r3, #2
   127d4:	movw	r5, #11572	; 0x2d34
   127d8:	movt	r5, #2
   127dc:	str	r0, [sp]
   127e0:	add	r0, sp, #140	; 0x8c
   127e4:	bl	11248 <__sprintf_chk@plt>
   127e8:	ldr	r6, [sp, #60]	; 0x3c
   127ec:	add	r3, sp, #140	; 0x8c
   127f0:	str	r5, [sp]
   127f4:	mov	r1, #1
   127f8:	movw	r2, #3368	; 0xd28
   127fc:	ldr	r0, [r6]
   12800:	movt	r2, #2
   12804:	bl	11278 <__fprintf_chk@plt>
   12808:	str	r5, [sp]
   1280c:	mov	r1, #1
   12810:	ldr	r0, [r6]
   12814:	movw	r2, #3368	; 0xd28
   12818:	movw	r3, #3796	; 0xed4
   1281c:	movt	r2, #2
   12820:	movt	r3, #2
   12824:	bl	11278 <__fprintf_chk@plt>
   12828:	ldr	r1, [r4, #80]	; 0x50
   1282c:	mov	r0, #6
   12830:	bl	12f88 <ftello64@plt+0x1c38>
   12834:	ldr	r8, [sp, #120]	; 0x78
   12838:	ldr	r1, [r8]
   1283c:	bl	12f88 <ftello64@plt+0x1c38>
   12840:	ldr	r1, [r4]
   12844:	mov	r0, #13
   12848:	bl	12f88 <ftello64@plt+0x1c38>
   1284c:	ldr	r8, [sp, #24]
   12850:	mov	r0, #15
   12854:	ldr	r1, [r8, #12]
   12858:	bl	12f88 <ftello64@plt+0x1c38>
   1285c:	mov	r0, sl
   12860:	bl	11284 <fclose@plt>
   12864:	ldr	r6, [sp, #44]	; 0x2c
   12868:	cmp	r6, #0
   1286c:	beq	1288c <ftello64@plt+0x153c>
   12870:	ldr	r7, [sp, #60]	; 0x3c
   12874:	movw	r0, #4012	; 0xfac
   12878:	mov	r1, #1
   1287c:	movt	r0, #2
   12880:	mov	r2, #6
   12884:	ldr	r3, [r7]
   12888:	bl	1114c <fwrite@plt>
   1288c:	bl	12bb8 <ftello64@plt+0x1868>
   12890:	ldr	r9, [sp, #116]	; 0x74
   12894:	add	r8, sp, #8192	; 0x2000
   12898:	mov	r0, #0
   1289c:	ldr	r2, [r8, #-3052]	; 0xfffff414
   128a0:	ldr	r3, [r9]
   128a4:	cmp	r2, r3
   128a8:	bne	12a50 <ftello64@plt+0x1700>
   128ac:	add	sp, sp, #5120	; 0x1400
   128b0:	add	sp, sp, #28
   128b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   128b8:	mov	r5, #6
   128bc:	str	r5, [sp, #56]	; 0x38
   128c0:	b	11da8 <ftello64@plt+0xa58>
   128c4:	mov	sl, #6
   128c8:	str	sl, [sp, #56]	; 0x38
   128cc:	mov	r3, #0
   128d0:	b	11da8 <ftello64@plt+0xa58>
   128d4:	mov	ip, #5
   128d8:	str	ip, [sp, #56]	; 0x38
   128dc:	b	11da8 <ftello64@plt+0xa58>
   128e0:	mov	fp, #5
   128e4:	str	fp, [sp, #56]	; 0x38
   128e8:	b	12444 <ftello64@plt+0x10f4>
   128ec:	mov	r7, #5
   128f0:	str	r7, [sp, #56]	; 0x38
   128f4:	b	128cc <ftello64@plt+0x157c>
   128f8:	mov	fp, #4
   128fc:	str	fp, [sp, #56]	; 0x38
   12900:	b	11da8 <ftello64@plt+0xa58>
   12904:	mov	sl, #4
   12908:	str	sl, [sp, #56]	; 0x38
   1290c:	b	12444 <ftello64@plt+0x10f4>
   12910:	mov	r5, #4
   12914:	str	r5, [sp, #56]	; 0x38
   12918:	b	128cc <ftello64@plt+0x157c>
   1291c:	mov	sl, #3
   12920:	str	sl, [sp, #56]	; 0x38
   12924:	b	11da8 <ftello64@plt+0xa58>
   12928:	mov	r7, #3
   1292c:	str	r7, [sp, #56]	; 0x38
   12930:	b	12444 <ftello64@plt+0x10f4>
   12934:	mov	ip, #3
   12938:	str	ip, [sp, #56]	; 0x38
   1293c:	b	128cc <ftello64@plt+0x157c>
   12940:	mov	r7, #2
   12944:	str	r7, [sp, #56]	; 0x38
   12948:	b	11da8 <ftello64@plt+0xa58>
   1294c:	mov	r5, #2
   12950:	str	r5, [sp, #56]	; 0x38
   12954:	b	12444 <ftello64@plt+0x10f4>
   12958:	mov	fp, #2
   1295c:	str	fp, [sp, #56]	; 0x38
   12960:	b	128cc <ftello64@plt+0x157c>
   12964:	mov	r5, #1
   12968:	str	r5, [sp, #56]	; 0x38
   1296c:	b	11da8 <ftello64@plt+0xa58>
   12970:	mov	ip, #1
   12974:	str	ip, [sp, #56]	; 0x38
   12978:	b	12444 <ftello64@plt+0x10f4>
   1297c:	mov	sl, #1
   12980:	str	sl, [sp, #56]	; 0x38
   12984:	b	128cc <ftello64@plt+0x157c>
   12988:	mov	fp, #7
   1298c:	str	fp, [sp, #56]	; 0x38
   12990:	b	128cc <ftello64@plt+0x157c>
   12994:	movw	r1, #3560	; 0xde8
   12998:	mov	r0, #16
   1299c:	movt	r1, #2
   129a0:	bl	12f88 <ftello64@plt+0x1c38>
   129a4:	movw	r1, #3456	; 0xd80
   129a8:	mov	r0, #16
   129ac:	movt	r1, #2
   129b0:	bl	12f88 <ftello64@plt+0x1c38>
   129b4:	movw	r1, #3720	; 0xe88
   129b8:	mov	r0, #4
   129bc:	movt	r1, #2
   129c0:	bl	12f88 <ftello64@plt+0x1c38>
   129c4:	movw	r1, #3692	; 0xe6c
   129c8:	mov	r0, #16
   129cc:	movt	r1, #2
   129d0:	bl	12f88 <ftello64@plt+0x1c38>
   129d4:	movw	r1, #3616	; 0xe20
   129d8:	mov	r0, #16
   129dc:	movt	r1, #2
   129e0:	bl	12f88 <ftello64@plt+0x1c38>
   129e4:	movw	r1, #3648	; 0xe40
   129e8:	mov	r0, #16
   129ec:	movt	r1, #2
   129f0:	bl	12f88 <ftello64@plt+0x1c38>
   129f4:	mov	sl, #0
   129f8:	mov	fp, #0
   129fc:	strd	sl, [sp, #80]	; 0x50
   12a00:	b	11964 <ftello64@plt+0x614>
   12a04:	movw	r1, #3728	; 0xe90
   12a08:	mov	r0, #4
   12a0c:	movt	r1, #2
   12a10:	bl	12f88 <ftello64@plt+0x1c38>
   12a14:	ldr	ip, [sp, #120]	; 0x78
   12a18:	mov	r0, #13
   12a1c:	ldr	r1, [ip]
   12a20:	bl	12f88 <ftello64@plt+0x1c38>
   12a24:	ldr	fp, [sp, #120]	; 0x78
   12a28:	ldr	r1, [fp]
   12a2c:	bl	12f88 <ftello64@plt+0x1c38>
   12a30:	movw	r1, #3852	; 0xf0c
   12a34:	mov	r0, #4
   12a38:	movt	r1, #2
   12a3c:	bl	12f88 <ftello64@plt+0x1c38>
   12a40:	movw	r1, #3888	; 0xf30
   12a44:	mov	r0, #16
   12a48:	movt	r1, #2
   12a4c:	bl	12f88 <ftello64@plt+0x1c38>
   12a50:	bl	11104 <__stack_chk_fail@plt>
   12a54:	mov	fp, #0
   12a58:	mov	lr, #0
   12a5c:	pop	{r1}		; (ldr r1, [sp], #4)
   12a60:	mov	r2, sp
   12a64:	push	{r2}		; (str r2, [sp, #-4]!)
   12a68:	push	{r0}		; (str r0, [sp, #-4]!)
   12a6c:	ldr	ip, [pc, #16]	; 12a84 <ftello64@plt+0x1734>
   12a70:	push	{ip}		; (str ip, [sp, #-4]!)
   12a74:	ldr	r0, [pc, #12]	; 12a88 <ftello64@plt+0x1738>
   12a78:	ldr	r3, [pc, #12]	; 12a8c <ftello64@plt+0x173c>
   12a7c:	bl	111b8 <__libc_start_main@plt>
   12a80:	bl	11338 <abort@plt>
   12a84:	andeq	r0, r2, r8, asr #24
   12a88:	andeq	r1, r1, ip, asr r3
   12a8c:	andeq	r0, r2, r4, ror #23
   12a90:	ldr	r3, [pc, #20]	; 12aac <ftello64@plt+0x175c>
   12a94:	ldr	r2, [pc, #20]	; 12ab0 <ftello64@plt+0x1760>
   12a98:	add	r3, pc, r3
   12a9c:	ldr	r2, [r3, r2]
   12aa0:	cmp	r2, #0
   12aa4:	bxeq	lr
   12aa8:	b	111dc <__gmon_start__@plt>
   12aac:	andeq	r2, r2, r0, ror #10
   12ab0:	andeq	r0, r0, r0, lsl r1
   12ab4:	push	{r3, lr}
   12ab8:	movw	r0, #21436	; 0x53bc
   12abc:	ldr	r3, [pc, #36]	; 12ae8 <ftello64@plt+0x1798>
   12ac0:	movt	r0, #3
   12ac4:	rsb	r3, r0, r3
   12ac8:	cmp	r3, #6
   12acc:	popls	{r3, pc}
   12ad0:	movw	r3, #0
   12ad4:	movt	r3, #0
   12ad8:	cmp	r3, #0
   12adc:	popeq	{r3, pc}
   12ae0:	blx	r3
   12ae4:	pop	{r3, pc}
   12ae8:			; <UNDEFINED> instruction: 0x000353bf
   12aec:	push	{r3, lr}
   12af0:	movw	r0, #21436	; 0x53bc
   12af4:	movw	r3, #21436	; 0x53bc
   12af8:	movt	r0, #3
   12afc:	movt	r3, #3
   12b00:	rsb	r3, r0, r3
   12b04:	asr	r3, r3, #2
   12b08:	add	r3, r3, r3, lsr #31
   12b0c:	asrs	r1, r3, #1
   12b10:	popeq	{r3, pc}
   12b14:	movw	r2, #0
   12b18:	movt	r2, #0
   12b1c:	cmp	r2, #0
   12b20:	popeq	{r3, pc}
   12b24:	blx	r2
   12b28:	pop	{r3, pc}
   12b2c:	push	{r4, lr}
   12b30:	movw	r4, #21456	; 0x53d0
   12b34:	movt	r4, #3
   12b38:	ldrb	r3, [r4]
   12b3c:	cmp	r3, #0
   12b40:	popne	{r4, pc}
   12b44:	bl	12ab4 <ftello64@plt+0x1764>
   12b48:	mov	r3, #1
   12b4c:	strb	r3, [r4]
   12b50:	pop	{r4, pc}
   12b54:	movw	r0, #20220	; 0x4efc
   12b58:	movt	r0, #3
   12b5c:	push	{r3, lr}
   12b60:	ldr	r3, [r0]
   12b64:	cmp	r3, #0
   12b68:	beq	12b80 <ftello64@plt+0x1830>
   12b6c:	movw	r3, #0
   12b70:	movt	r3, #0
   12b74:	cmp	r3, #0
   12b78:	beq	12b80 <ftello64@plt+0x1830>
   12b7c:	blx	r3
   12b80:	pop	{r3, lr}
   12b84:	b	12aec <ftello64@plt+0x179c>
   12b88:	ldr	r3, [r0]
   12b8c:	ldr	r2, [r1]
   12b90:	ldrd	r0, [r3]
   12b94:	ldrd	r2, [r2]
   12b98:	cmp	r1, r3
   12b9c:	cmpeq	r0, r2
   12ba0:	bcc	12bb0 <ftello64@plt+0x1860>
   12ba4:	movls	r0, #0
   12ba8:	mvnhi	r0, #0
   12bac:	bx	lr
   12bb0:	mov	r0, #1
   12bb4:	bx	lr
   12bb8:	push	{r3, r4, r5, lr}
   12bbc:	movw	r4, #21460	; 0x53d4
   12bc0:	movt	r4, #3
   12bc4:	ldr	r3, [r4]
   12bc8:	cmp	r3, #0
   12bcc:	popeq	{r3, r4, r5, pc}
   12bd0:	movw	r5, #28248	; 0x6e58
   12bd4:	movt	r5, #3
   12bd8:	sub	r3, r3, #1
   12bdc:	str	r3, [r4]
   12be0:	ldr	r0, [r5, r3, lsl #2]
   12be4:	bl	110b0 <free@plt>
   12be8:	ldr	r3, [r4]
   12bec:	cmp	r3, #0
   12bf0:	bne	12bd8 <ftello64@plt+0x1888>
   12bf4:	pop	{r3, r4, r5, pc}
   12bf8:	push	{r3, r4, r5, r6, r7, lr}
   12bfc:	movw	r5, #21460	; 0x53d4
   12c00:	movt	r5, #3
   12c04:	mov	r4, r0
   12c08:	bl	110b0 <free@plt>
   12c0c:	ldr	r3, [r5]
   12c10:	cmp	r3, #0
   12c14:	sub	r6, r3, #1
   12c18:	popeq	{r3, r4, r5, r6, r7, pc}
   12c1c:	movw	r1, #28248	; 0x6e58
   12c20:	movt	r1, #3
   12c24:	ldr	r2, [r1, r6, lsl #2]
   12c28:	cmp	r2, r4
   12c2c:	beq	12d48 <ftello64@plt+0x19f8>
   12c30:	cmp	r6, #0
   12c34:	sub	ip, r3, #2
   12c38:	popeq	{r3, r4, r5, r6, r7, pc}
   12c3c:	ldr	r2, [r1, ip, lsl #2]
   12c40:	cmp	r2, r4
   12c44:	beq	12d40 <ftello64@plt+0x19f0>
   12c48:	cmp	ip, #0
   12c4c:	sub	r2, r3, #3
   12c50:	popeq	{r3, r4, r5, r6, r7, pc}
   12c54:	ldr	r0, [r1, r2, lsl #2]
   12c58:	cmp	r0, r4
   12c5c:	beq	12d30 <ftello64@plt+0x19e0>
   12c60:	cmp	r2, #0
   12c64:	sub	ip, r3, #4
   12c68:	popeq	{r3, r4, r5, r6, r7, pc}
   12c6c:	ldr	r0, [r1, ip, lsl #2]
   12c70:	cmp	r0, r4
   12c74:	beq	12ca8 <ftello64@plt+0x1958>
   12c78:	cmp	ip, #0
   12c7c:	sub	r2, r3, #5
   12c80:	popeq	{r3, r4, r5, r6, r7, pc}
   12c84:	ldr	r0, [r1, r2, lsl #2]
   12c88:	cmp	r0, r4
   12c8c:	beq	12d30 <ftello64@plt+0x19e0>
   12c90:	cmp	r2, #0
   12c94:	sub	ip, r3, #6
   12c98:	popeq	{r3, r4, r5, r6, r7, pc}
   12c9c:	ldr	r0, [r1, ip, lsl #2]
   12ca0:	cmp	r0, r4
   12ca4:	popne	{r3, r4, r5, r6, r7, pc}
   12ca8:	cmp	ip, #0
   12cac:	poplt	{r3, r4, r5, r6, r7, pc}
   12cb0:	cmp	r3, r2
   12cb4:	ble	12d28 <ftello64@plt+0x19d8>
   12cb8:	ldr	r4, [r1, r2, lsl #2]
   12cbc:	add	r7, r2, #1
   12cc0:	cmp	r7, r3
   12cc4:	movw	r0, #28248	; 0x6e58
   12cc8:	movt	r0, #3
   12ccc:	str	r4, [r1, ip, lsl #2]
   12cd0:	bge	12d28 <ftello64@plt+0x19d8>
   12cd4:	ldr	r1, [r0, r7, lsl #2]
   12cd8:	add	r4, r2, #2
   12cdc:	cmp	r3, r4
   12ce0:	str	r1, [r0, r2, lsl #2]
   12ce4:	ble	12d28 <ftello64@plt+0x19d8>
   12ce8:	ldr	r1, [r0, r4, lsl #2]
   12cec:	add	ip, r2, #3
   12cf0:	cmp	r3, ip
   12cf4:	str	r1, [r0, r7, lsl #2]
   12cf8:	ble	12d28 <ftello64@plt+0x19d8>
   12cfc:	ldr	r7, [r0, ip, lsl #2]
   12d00:	add	r1, r2, #4
   12d04:	cmp	r3, r1
   12d08:	str	r7, [r0, r4, lsl #2]
   12d0c:	ble	12d28 <ftello64@plt+0x19d8>
   12d10:	add	r2, r2, #5
   12d14:	ldr	r4, [r0, r1, lsl #2]
   12d18:	cmp	r3, r2
   12d1c:	str	r4, [r0, ip, lsl #2]
   12d20:	ldrgt	r3, [r0, r2, lsl #2]
   12d24:	strgt	r3, [r0, r1, lsl #2]
   12d28:	str	r6, [r5]
   12d2c:	pop	{r3, r4, r5, r6, r7, pc}
   12d30:	mov	r0, r2
   12d34:	mov	r2, ip
   12d38:	mov	ip, r0
   12d3c:	b	12ca8 <ftello64@plt+0x1958>
   12d40:	mov	r2, r6
   12d44:	b	12ca8 <ftello64@plt+0x1958>
   12d48:	cmp	r6, #0
   12d4c:	bge	12d28 <ftello64@plt+0x19d8>
   12d50:	pop	{r3, r4, r5, r6, r7, pc}
   12d54:	push	{r3, lr}
   12d58:	bl	111ac <malloc@plt>
   12d5c:	cmp	r0, #0
   12d60:	popeq	{r3, pc}
   12d64:	movw	r3, #21460	; 0x53d4
   12d68:	movt	r3, #3
   12d6c:	movw	r2, #28248	; 0x6e58
   12d70:	movt	r2, #3
   12d74:	ldr	r1, [r3]
   12d78:	add	ip, r1, #1
   12d7c:	str	ip, [r3]
   12d80:	str	r0, [r2, r1, lsl #2]
   12d84:	pop	{r3, pc}
   12d88:	push	{r4, lr}
   12d8c:	movw	r4, #21440	; 0x53c0
   12d90:	movt	r4, #3
   12d94:	movw	r3, #28792	; 0x7078
   12d98:	movt	r3, #3
   12d9c:	sub	sp, sp, #16
   12da0:	ldr	ip, [r4]
   12da4:	mov	r1, #1
   12da8:	ldr	r3, [r3]
   12dac:	mov	r2, #41	; 0x29
   12db0:	movw	r0, #3212	; 0xc8c
   12db4:	movt	r0, #2
   12db8:	str	ip, [sp, #12]
   12dbc:	bl	1114c <fwrite@plt>
   12dc0:	movw	r3, #21448	; 0x53c8
   12dc4:	movt	r3, #3
   12dc8:	mov	r1, #10
   12dcc:	mov	r0, sp
   12dd0:	ldr	r2, [r3]
   12dd4:	bl	110bc <fgets@plt>
   12dd8:	ldrb	r0, [sp]
   12ddc:	ldr	r2, [sp, #12]
   12de0:	and	r0, r0, #223	; 0xdf
   12de4:	ldr	r3, [r4]
   12de8:	subs	r1, r0, #89	; 0x59
   12dec:	rsbs	r0, r1, #0
   12df0:	adcs	r0, r0, r1
   12df4:	cmp	r2, r3
   12df8:	bne	12e04 <ftello64@plt+0x1ab4>
   12dfc:	add	sp, sp, #16
   12e00:	pop	{r4, pc}
   12e04:	bl	11104 <__stack_chk_fail@plt>
   12e08:	movw	r3, #20760	; 0x5118
   12e0c:	movt	r3, #3
   12e10:	push	{r4, r5, r6, lr}
   12e14:	movw	r5, #21452	; 0x53cc
   12e18:	movt	r5, #3
   12e1c:	ldr	r1, [r3]
   12e20:	movw	r2, #3256	; 0xcb8
   12e24:	mov	r0, #1
   12e28:	movt	r2, #2
   12e2c:	ldr	r4, [pc, #68]	; 12e78 <ftello64@plt+0x1b28>
   12e30:	bl	1126c <__printf_chk@plt>
   12e34:	ldr	r1, [r5]
   12e38:	mov	r0, #10
   12e3c:	add	r6, r4, #48	; 0x30
   12e40:	bl	11140 <_IO_putc@plt>
   12e44:	ldr	r1, [r4, #4]!
   12e48:	movw	r2, #3268	; 0xcc4
   12e4c:	movw	r3, #3272	; 0xcc8
   12e50:	movt	r2, #2
   12e54:	movt	r3, #2
   12e58:	mov	r0, #1
   12e5c:	bl	1126c <__printf_chk@plt>
   12e60:	mov	r0, #10
   12e64:	ldr	r1, [r5]
   12e68:	bl	11140 <_IO_putc@plt>
   12e6c:	cmp	r4, r6
   12e70:	bne	12e44 <ftello64@plt+0x1af4>
   12e74:	pop	{r4, r5, r6, pc}
   12e78:	andeq	r0, r2, r8, asr ip
   12e7c:	mov	r0, #0
   12e80:	bx	lr
   12e84:	push	{r3, r4, r5, lr}
   12e88:	movw	r3, #21160	; 0x52a8
   12e8c:	movt	r3, #3
   12e90:	mov	r5, r1
   12e94:	ldr	r3, [r3]
   12e98:	cmp	r3, #0
   12e9c:	popeq	{r3, r4, r5, pc}
   12ea0:	movw	r4, #28792	; 0x7078
   12ea4:	movt	r4, #3
   12ea8:	ldr	r1, [r4]
   12eac:	bl	11320 <fputs@plt>
   12eb0:	cmp	r5, #0
   12eb4:	bne	12ed4 <ftello64@plt+0x1b84>
   12eb8:	movw	r3, #27800	; 0x6c98
   12ebc:	movt	r3, #3
   12ec0:	mov	r2, #1
   12ec4:	ldr	r0, [r4]
   12ec8:	str	r2, [r3]
   12ecc:	pop	{r3, r4, r5, lr}
   12ed0:	b	11098 <fflush@plt>
   12ed4:	ldr	r1, [r4]
   12ed8:	mov	r0, #10
   12edc:	bl	112cc <fputc@plt>
   12ee0:	movw	r3, #27800	; 0x6c98
   12ee4:	movt	r3, #3
   12ee8:	mov	r2, #0
   12eec:	ldr	r0, [r4]
   12ef0:	str	r2, [r3]
   12ef4:	pop	{r3, r4, r5, lr}
   12ef8:	b	11098 <fflush@plt>
   12efc:	movw	r2, #21160	; 0x52a8
   12f00:	movt	r2, #3
   12f04:	push	{r4, r5, r6, r7, lr}
   12f08:	mov	r7, r0
   12f0c:	ldr	r2, [r2]
   12f10:	sub	sp, sp, #12
   12f14:	mov	r6, r1
   12f18:	cmp	r2, #0
   12f1c:	beq	12f70 <ftello64@plt+0x1c20>
   12f20:	movw	r5, #27800	; 0x6c98
   12f24:	movt	r5, #3
   12f28:	movw	r4, #28792	; 0x7078
   12f2c:	movt	r4, #3
   12f30:	ldr	r3, [r5]
   12f34:	cmp	r3, #0
   12f38:	bne	12f78 <ftello64@plt+0x1c28>
   12f3c:	mov	r3, r7
   12f40:	ldr	r0, [r4]
   12f44:	str	r6, [sp]
   12f48:	mov	r1, #1
   12f4c:	movw	r2, #3288	; 0xcd8
   12f50:	movt	r2, #2
   12f54:	bl	11278 <__fprintf_chk@plt>
   12f58:	mov	r3, #0
   12f5c:	ldr	r0, [r4]
   12f60:	str	r3, [r5]
   12f64:	add	sp, sp, #12
   12f68:	pop	{r4, r5, r6, r7, lr}
   12f6c:	b	11098 <fflush@plt>
   12f70:	add	sp, sp, #12
   12f74:	pop	{r4, r5, r6, r7, pc}
   12f78:	ldr	r1, [r4]
   12f7c:	mov	r0, #10
   12f80:	bl	112cc <fputc@plt>
   12f84:	b	12f3c <ftello64@plt+0x1bec>
   12f88:	push	{r4, r5, r6, r7, lr}
   12f8c:	lsl	r4, r0, #1
   12f90:	add	r3, r4, r0
   12f94:	movw	r6, #21184	; 0x52c0
   12f98:	movt	r6, #3
   12f9c:	sub	sp, sp, #12
   12fa0:	add	r3, r6, r3, lsl #2
   12fa4:	mov	r5, r0
   12fa8:	mov	r7, r1
   12fac:	ldr	r3, [r3, #8]
   12fb0:	tst	r3, #16
   12fb4:	bne	1305c <ftello64@plt+0x1d0c>
   12fb8:	add	r2, r4, r5
   12fbc:	movw	r3, #28792	; 0x7078
   12fc0:	movt	r3, #3
   12fc4:	movw	r4, #21460	; 0x53d4
   12fc8:	add	r6, r6, r2, lsl #2
   12fcc:	movt	r4, #3
   12fd0:	ldr	r0, [r3]
   12fd4:	movw	r2, #3312	; 0xcf0
   12fd8:	ldr	r3, [r6, #4]
   12fdc:	movt	r2, #2
   12fe0:	str	r7, [sp]
   12fe4:	mov	r1, #1
   12fe8:	bl	11278 <__fprintf_chk@plt>
   12fec:	ldr	r3, [r4, #4]
   12ff0:	cmp	r3, #0
   12ff4:	bne	1306c <ftello64@plt+0x1d1c>
   12ff8:	ldr	r3, [r4, #16]
   12ffc:	cmp	r3, #0
   13000:	beq	13038 <ftello64@plt+0x1ce8>
   13004:	ldr	r0, [r4, #8]
   13008:	mov	r1, #1
   1300c:	str	r3, [sp]
   13010:	mvn	r2, #0
   13014:	ldr	r3, [pc, #128]	; 1309c <ftello64@plt+0x1d4c>
   13018:	bl	11248 <__sprintf_chk@plt>
   1301c:	ldr	r0, [r4, #12]
   13020:	bl	1a734 <ftello64@plt+0x93e4>
   13024:	ldr	r3, [r4, #16]
   13028:	sub	r3, r3, #1
   1302c:	str	r3, [r4, #16]
   13030:	cmp	r3, #0
   13034:	bne	13004 <ftello64@plt+0x1cb4>
   13038:	bl	12bb8 <ftello64@plt+0x1868>
   1303c:	movw	r3, #33948	; 0x849c
   13040:	movt	r3, #3
   13044:	ldr	r0, [r3]
   13048:	cmp	r0, #0
   1304c:	beq	13054 <ftello64@plt+0x1d04>
   13050:	bl	110b0 <free@plt>
   13054:	mov	r0, r5
   13058:	bl	11200 <exit@plt>
   1305c:	movw	r0, #3296	; 0xce0
   13060:	movt	r0, #2
   13064:	bl	11134 <perror@plt>
   13068:	b	12fb8 <ftello64@plt+0x1c68>
   1306c:	movw	r3, #3340	; 0xd0c
   13070:	movt	r3, #2
   13074:	ldr	ip, [r4, #8]
   13078:	ldm	r3!, {r0, r1, r2}
   1307c:	ldrb	r3, [r3]
   13080:	str	r0, [ip]
   13084:	str	r1, [ip, #4]
   13088:	strb	r3, [ip, #12]
   1308c:	str	r2, [ip, #8]
   13090:	ldr	r0, [r4, #12]
   13094:	bl	1a734 <ftello64@plt+0x93e4>
   13098:	b	12ff8 <ftello64@plt+0x1ca8>
   1309c:	andeq	r5, r3, r8, ror #7
   130a0:	push	{r3, lr}
   130a4:	movw	r3, #28792	; 0x7078
   130a8:	movt	r3, #3
   130ac:	mov	r0, #10
   130b0:	ldr	r1, [r3]
   130b4:	bl	11140 <_IO_putc@plt>
   130b8:	movw	r1, #3356	; 0xd1c
   130bc:	mov	r0, #9
   130c0:	movt	r1, #2
   130c4:	bl	12f88 <ftello64@plt+0x1c38>
   130c8:	push	{r4, r5, r6, lr}
   130cc:	mov	r5, r0
   130d0:	sub	sp, sp, #8
   130d4:	mov	r0, r1
   130d8:	mov	r4, r1
   130dc:	mov	r1, r5
   130e0:	bl	1aa10 <ftello64@plt+0x96c0>
   130e4:	subs	r6, r0, #0
   130e8:	bne	13114 <ftello64@plt+0x1dc4>
   130ec:	movw	r3, #27944	; 0x6d28
   130f0:	movt	r3, #3
   130f4:	ldr	r1, [r3]
   130f8:	cmp	r1, #0
   130fc:	beq	13108 <ftello64@plt+0x1db8>
   13100:	mov	r0, r4
   13104:	bl	1a788 <ftello64@plt+0x9438>
   13108:	mov	r0, #0
   1310c:	add	sp, sp, #8
   13110:	pop	{r4, r5, r6, pc}
   13114:	movw	r3, #28792	; 0x7078
   13118:	movt	r3, #3
   1311c:	movw	r4, #27968	; 0x6d40
   13120:	movt	r4, #3
   13124:	mov	r1, #1
   13128:	str	r5, [sp]
   1312c:	movw	r2, #3368	; 0xd28
   13130:	ldr	r0, [r3]
   13134:	movt	r2, #2
   13138:	movw	r3, #3392	; 0xd40
   1313c:	movt	r3, #2
   13140:	bl	11278 <__fprintf_chk@plt>
   13144:	ldr	r0, [r4]
   13148:	bl	110b0 <free@plt>
   1314c:	movw	r1, #3416	; 0xd58
   13150:	mov	r0, r6
   13154:	movt	r1, #2
   13158:	mov	r3, #0
   1315c:	str	r3, [r4]
   13160:	bl	12f88 <ftello64@plt+0x1c38>
   13164:	push	{lr}		; (str lr, [sp, #-4]!)
   13168:	movw	r2, #28792	; 0x7078
   1316c:	sub	sp, sp, #12
   13170:	movt	r2, #3
   13174:	mov	r3, r0
   13178:	str	r1, [sp]
   1317c:	mov	r1, #1
   13180:	ldr	r0, [r2]
   13184:	movw	r2, #3368	; 0xd28
   13188:	movt	r2, #2
   1318c:	bl	11278 <__fprintf_chk@plt>
   13190:	add	sp, sp, #12
   13194:	pop	{pc}		; (ldr pc, [sp], #4)
   13198:	push	{r4, lr}
   1319c:	mov	r3, r0
   131a0:	ldr	r0, [r1]
   131a4:	sub	sp, sp, #16
   131a8:	movw	r4, #21440	; 0x53c0
   131ac:	movt	r4, #3
   131b0:	str	r0, [sp]
   131b4:	add	r0, sp, #8
   131b8:	ldrb	r2, [sp]
   131bc:	ldr	r1, [r4]
   131c0:	cmp	r2, #80	; 0x50
   131c4:	strbeq	r2, [sp]
   131c8:	ldrb	r2, [sp, #1]
   131cc:	str	r1, [sp, #12]
   131d0:	mov	r1, #1
   131d4:	cmp	r2, #75	; 0x4b
   131d8:	strbeq	r2, [sp, #1]
   131dc:	mov	r2, #4
   131e0:	bl	11188 <fread@plt>
   131e4:	cmp	r0, #4
   131e8:	beq	13208 <ftello64@plt+0x1eb8>
   131ec:	mov	r0, #0
   131f0:	ldr	r2, [sp, #12]
   131f4:	ldr	r3, [r4]
   131f8:	cmp	r2, r3
   131fc:	bne	13250 <ftello64@plt+0x1f00>
   13200:	add	sp, sp, #16
   13204:	pop	{r4, pc}
   13208:	ldrb	r2, [sp]
   1320c:	ldrb	r3, [sp, #8]
   13210:	cmp	r2, r3
   13214:	bne	131ec <ftello64@plt+0x1e9c>
   13218:	ldrb	r2, [sp, #1]
   1321c:	ldrb	r3, [sp, #9]
   13220:	cmp	r2, r3
   13224:	bne	131ec <ftello64@plt+0x1e9c>
   13228:	ldrb	r2, [sp, #2]
   1322c:	ldrb	r3, [sp, #10]
   13230:	cmp	r2, r3
   13234:	bne	131ec <ftello64@plt+0x1e9c>
   13238:	ldrb	r0, [sp, #3]
   1323c:	ldrb	r3, [sp, #11]
   13240:	subs	r3, r0, r3
   13244:	rsbs	r0, r3, #0
   13248:	adcs	r0, r0, r3
   1324c:	b	131f0 <ftello64@plt+0x1ea0>
   13250:	bl	11104 <__stack_chk_fail@plt>
   13254:	ldr	r3, [r0]
   13258:	ldr	r2, [r1]
   1325c:	ldr	r0, [r3, #92]	; 0x5c
   13260:	ldr	ip, [r3, #76]	; 0x4c
   13264:	ldr	r1, [r2, #92]	; 0x5c
   13268:	cmp	r0, #0
   1326c:	ldr	r3, [r2, #76]	; 0x4c
   13270:	moveq	r0, ip
   13274:	cmp	r1, #0
   13278:	moveq	r1, r3
   1327c:	b	1f69c <ftello64@plt+0xe34c>
   13280:	ldr	r2, [r0]
   13284:	ldr	r3, [r1]
   13288:	ldr	r0, [r2, #76]	; 0x4c
   1328c:	ldr	r1, [r3, #76]	; 0x4c
   13290:	b	1f69c <ftello64@plt+0xe34c>
   13294:	push	{r4, r5, r6, lr}
   13298:	mov	r4, r0
   1329c:	bl	110ec <_IO_getc@plt>
   132a0:	cmn	r0, #1
   132a4:	mov	r3, r0
   132a8:	movwne	r6, #21500	; 0x53fc
   132ac:	movtne	r6, #3
   132b0:	bne	132cc <ftello64@plt+0x1f7c>
   132b4:	b	13364 <ftello64@plt+0x2014>
   132b8:	mov	r0, r4
   132bc:	bl	110ec <_IO_getc@plt>
   132c0:	cmn	r0, #1
   132c4:	mov	r3, r0
   132c8:	beq	13364 <ftello64@plt+0x2014>
   132cc:	cmp	r3, #80	; 0x50
   132d0:	bne	132b8 <ftello64@plt+0x1f68>
   132d4:	mov	r0, r4
   132d8:	strb	r3, [r6]
   132dc:	bl	110ec <_IO_getc@plt>
   132e0:	movw	r5, #21500	; 0x53fc
   132e4:	movt	r5, #3
   132e8:	cmn	r0, #1
   132ec:	mov	r3, r0
   132f0:	beq	13364 <ftello64@plt+0x2014>
   132f4:	cmp	r0, #75	; 0x4b
   132f8:	beq	13308 <ftello64@plt+0x1fb8>
   132fc:	mov	r1, r4
   13300:	bl	11224 <ungetc@plt>
   13304:	b	132b8 <ftello64@plt+0x1f68>
   13308:	mov	r0, r4
   1330c:	strb	r3, [r6, #1]
   13310:	bl	110ec <_IO_getc@plt>
   13314:	cmn	r0, #1
   13318:	mov	r3, r0
   1331c:	beq	13364 <ftello64@plt+0x2014>
   13320:	cmp	r0, #80	; 0x50
   13324:	beq	13374 <ftello64@plt+0x2024>
   13328:	cmp	r0, #15
   1332c:	bgt	132cc <ftello64@plt+0x1f7c>
   13330:	mov	r0, r4
   13334:	strb	r3, [r6, #2]
   13338:	bl	110ec <_IO_getc@plt>
   1333c:	cmn	r0, #1
   13340:	mov	r3, r0
   13344:	beq	13364 <ftello64@plt+0x2014>
   13348:	cmp	r0, #80	; 0x50
   1334c:	beq	13374 <ftello64@plt+0x2024>
   13350:	cmp	r0, #15
   13354:	bgt	132cc <ftello64@plt+0x1f7c>
   13358:	strb	r0, [r5, #3]
   1335c:	mov	r0, #1
   13360:	pop	{r4, r5, r6, pc}
   13364:	mov	r0, r4
   13368:	bl	110c8 <ferror@plt>
   1336c:	mov	r0, #0
   13370:	pop	{r4, r5, r6, pc}
   13374:	mov	r0, #80	; 0x50
   13378:	mov	r1, r4
   1337c:	bl	11224 <ungetc@plt>
   13380:	mov	r3, #80	; 0x50
   13384:	b	132cc <ftello64@plt+0x1f7c>
   13388:	ldr	ip, [r2]
   1338c:	push	{r3, r4, r5, r6, r7, lr}
   13390:	cmp	ip, #0
   13394:	mov	r4, r3
   13398:	mov	r7, r2
   1339c:	mov	r6, r0
   133a0:	mov	r5, r1
   133a4:	ldr	r3, [sp, #24]
   133a8:	beq	13434 <ftello64@plt+0x20e4>
   133ac:	ldr	r1, [r3]
   133b0:	ldr	r0, [r4]
   133b4:	sub	r2, r1, #9
   133b8:	cmp	r0, r2
   133bc:	bhi	1340c <ftello64@plt+0x20bc>
   133c0:	add	r2, ip, r0
   133c4:	lsr	r1, r6, #16
   133c8:	lsr	r3, r5, #16
   133cc:	strb	r6, [ip, r0]
   133d0:	strb	r5, [r2, #4]
   133d4:	lsr	r0, r1, #8
   133d8:	strb	r1, [r2, #2]
   133dc:	ubfx	r6, r6, #8, #8
   133e0:	strb	r0, [r2, #3]
   133e4:	lsr	r1, r3, #8
   133e8:	strb	r6, [r2, #1]
   133ec:	ubfx	r5, r5, #8, #8
   133f0:	strb	r3, [r2, #6]
   133f4:	strb	r5, [r2, #5]
   133f8:	strb	r1, [r2, #7]
   133fc:	ldr	r3, [r4]
   13400:	add	r3, r3, #8
   13404:	str	r3, [r4]
   13408:	pop	{r3, r4, r5, r6, r7, pc}
   1340c:	add	r1, r1, #1024	; 0x400
   13410:	mov	r0, ip
   13414:	str	r1, [r3]
   13418:	bl	11128 <realloc@plt>
   1341c:	cmp	r0, #0
   13420:	str	r0, [r7]
   13424:	beq	1344c <ftello64@plt+0x20fc>
   13428:	mov	ip, r0
   1342c:	ldr	r0, [r4]
   13430:	b	133c0 <ftello64@plt+0x2070>
   13434:	mov	r0, #1024	; 0x400
   13438:	str	r0, [r3]
   1343c:	bl	111ac <malloc@plt>
   13440:	cmp	r0, #0
   13444:	str	r0, [r7]
   13448:	bne	13428 <ftello64@plt+0x20d8>
   1344c:	mov	r0, #4
   13450:	movw	r1, #8752	; 0x2230
   13454:	movt	r1, #2
   13458:	bl	12f88 <ftello64@plt+0x1c38>
   1345c:	ldr	ip, [r7]
   13460:	ldr	r0, [r4]
   13464:	b	133c0 <ftello64@plt+0x2070>
   13468:	movw	r2, #21500	; 0x53fc
   1346c:	movt	r2, #3
   13470:	push	{lr}		; (str lr, [sp, #-4]!)
   13474:	sub	sp, sp, #20
   13478:	ldr	r1, [r2]
   1347c:	movw	r3, #21440	; 0x53c0
   13480:	ldr	r0, [r0]
   13484:	movt	r3, #3
   13488:	uxtb	r2, r1
   1348c:	str	r1, [sp]
   13490:	ldrb	r1, [sp, #1]
   13494:	cmp	r2, #80	; 0x50
   13498:	str	r0, [sp, #8]
   1349c:	strbeq	r2, [sp]
   134a0:	cmp	r1, #75	; 0x4b
   134a4:	ldrb	r0, [sp, #9]
   134a8:	strbeq	r1, [sp, #1]
   134ac:	ldrb	r1, [sp, #8]
   134b0:	ldr	ip, [r3]
   134b4:	cmp	r1, #80	; 0x50
   134b8:	strbeq	r1, [sp, #8]
   134bc:	cmp	r0, #75	; 0x4b
   134c0:	strbeq	r0, [sp, #9]
   134c4:	cmp	r2, r1
   134c8:	str	ip, [sp, #12]
   134cc:	bne	1351c <ftello64@plt+0x21cc>
   134d0:	ldrb	r1, [sp, #1]
   134d4:	ldrb	r2, [sp, #9]
   134d8:	cmp	r1, r2
   134dc:	bne	1351c <ftello64@plt+0x21cc>
   134e0:	ldrb	r1, [sp, #2]
   134e4:	ldrb	r2, [sp, #10]
   134e8:	cmp	r1, r2
   134ec:	bne	1351c <ftello64@plt+0x21cc>
   134f0:	ldrb	r0, [sp, #3]
   134f4:	ldrb	r2, [sp, #11]
   134f8:	subs	r2, r0, r2
   134fc:	rsbs	r0, r2, #0
   13500:	adcs	r0, r0, r2
   13504:	ldr	r2, [sp, #12]
   13508:	ldr	r3, [r3]
   1350c:	cmp	r2, r3
   13510:	bne	13524 <ftello64@plt+0x21d4>
   13514:	add	sp, sp, #20
   13518:	pop	{pc}		; (ldr pc, [sp], #4)
   1351c:	mov	r0, #0
   13520:	b	13504 <ftello64@plt+0x21b4>
   13524:	bl	11104 <__stack_chk_fail@plt>
   13528:	ldr	ip, [r0, #64]	; 0x40
   1352c:	mov	r1, r0
   13530:	push	{r4, r5, r6, r7, r8, r9}
   13534:	mov	r0, #0
   13538:	movw	r6, #28024	; 0x6d78
   1353c:	cmp	ip, r0
   13540:	movt	r6, #3
   13544:	ldrh	r4, [r1, #34]	; 0x22
   13548:	str	r0, [r6]
   1354c:	beq	1366c <ftello64@plt+0x231c>
   13550:	sub	r4, r4, #4
   13554:	add	r4, ip, r4
   13558:	cmp	ip, r4
   1355c:	bcc	13574 <ftello64@plt+0x2224>
   13560:	b	13664 <ftello64@plt+0x2314>
   13564:	add	r3, r3, #4
   13568:	add	ip, ip, r3
   1356c:	cmp	r4, ip
   13570:	bls	1366c <ftello64@plt+0x231c>
   13574:	ldrb	r0, [ip, #1]
   13578:	ldrb	r3, [ip]
   1357c:	ldrb	r2, [ip, #3]
   13580:	orr	r0, r3, r0, lsl #8
   13584:	ldrb	r3, [ip, #2]
   13588:	cmp	r0, #1
   1358c:	orr	r3, r3, r2, lsl #8
   13590:	bne	13564 <ftello64@plt+0x2214>
   13594:	ldrd	r2, [r1, #24]
   13598:	mvn	r4, #0
   1359c:	mov	r5, #0
   135a0:	mov	r0, #1
   135a4:	cmp	r3, r5
   135a8:	cmpeq	r2, r4
   135ac:	str	r0, [r6]
   135b0:	addne	r6, ip, #4
   135b4:	bne	13600 <ftello64@plt+0x22b0>
   135b8:	ldrb	r7, [ip, #11]
   135bc:	add	r6, ip, #12
   135c0:	ldrb	r0, [ip, #10]
   135c4:	mov	r2, #0
   135c8:	ldrb	r5, [ip, #9]
   135cc:	ldrb	r4, [ip, #8]
   135d0:	orr	r7, r0, r7, lsl #8
   135d4:	ldrb	r9, [ip, #7]
   135d8:	ldrb	r0, [ip, #5]
   135dc:	orr	r5, r4, r5, lsl #8
   135e0:	ldrb	r8, [ip, #6]
   135e4:	orr	r3, r5, r7, lsl #16
   135e8:	ldrb	r4, [ip, #4]
   135ec:	orr	ip, r8, r9, lsl #8
   135f0:	orr	r0, r4, r0, lsl #8
   135f4:	orr	r0, r0, ip, lsl #16
   135f8:	orr	r2, r2, r0
   135fc:	strd	r2, [r1, #24]
   13600:	ldrd	r2, [r1, #16]
   13604:	mvn	r4, #0
   13608:	mov	r5, #0
   1360c:	cmp	r3, r5
   13610:	cmpeq	r2, r4
   13614:	movne	r0, #1
   13618:	bne	13664 <ftello64@plt+0x2314>
   1361c:	ldrb	r8, [r6, #7]
   13620:	mov	r0, #1
   13624:	ldrb	ip, [r6, #6]
   13628:	mov	r2, #0
   1362c:	ldrb	r7, [r6, #5]
   13630:	ldrb	r5, [r6, #4]
   13634:	orr	r8, ip, r8, lsl #8
   13638:	ldrb	r9, [r6, #3]
   1363c:	ldrb	r4, [r6, #2]
   13640:	orr	r7, r5, r7, lsl #8
   13644:	ldrb	ip, [r6, #1]
   13648:	orr	r3, r7, r8, lsl #16
   1364c:	ldrb	r5, [r6]
   13650:	orr	r4, r4, r9, lsl #8
   13654:	orr	ip, r5, ip, lsl #8
   13658:	orr	ip, ip, r4, lsl #16
   1365c:	orr	r2, r2, ip
   13660:	strd	r2, [r1, #16]
   13664:	pop	{r4, r5, r6, r7, r8, r9}
   13668:	bx	lr
   1366c:	mov	r0, #0
   13670:	pop	{r4, r5, r6, r7, r8, r9}
   13674:	bx	lr
   13678:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1367c:	mov	r5, r0
   13680:	ldr	r4, [r0, #64]	; 0x40
   13684:	sub	sp, sp, #16
   13688:	ldrh	r0, [r0, #34]	; 0x22
   1368c:	cmp	r4, #0
   13690:	beq	13718 <ftello64@plt+0x23c8>
   13694:	sub	r0, r0, #4
   13698:	add	r0, r4, r0
   1369c:	cmp	r4, r0
   136a0:	bcs	13718 <ftello64@plt+0x23c8>
   136a4:	ldrb	r2, [r4, #1]
   136a8:	movw	ip, #28789	; 0x7075
   136ac:	b	136c4 <ftello64@plt+0x2374>
   136b0:	add	r3, r3, #4
   136b4:	add	r4, r4, r3
   136b8:	cmp	r4, r0
   136bc:	bcs	13718 <ftello64@plt+0x23c8>
   136c0:	ldrb	r2, [r4, #1]
   136c4:	ldrb	r3, [r4]
   136c8:	ldrb	r1, [r4, #3]
   136cc:	orr	r2, r3, r2, lsl #8
   136d0:	ldrb	r3, [r4, #2]
   136d4:	sxth	r2, r2
   136d8:	orr	r3, r3, r1, lsl #8
   136dc:	cmp	r2, ip
   136e0:	bne	136b0 <ftello64@plt+0x2360>
   136e4:	mov	r3, #0
   136e8:	str	r3, [r5, #88]	; 0x58
   136ec:	ldrb	r3, [r4, #4]
   136f0:	ldrb	r9, [r4, #2]
   136f4:	cmp	r3, #1
   136f8:	ldrb	sl, [r4, #3]
   136fc:	bls	13728 <ftello64@plt+0x23d8>
   13700:	ldr	r1, [r5, #84]	; 0x54
   13704:	movw	r0, #8772	; 0x2244
   13708:	movt	r0, #2
   1370c:	add	sp, sp, #16
   13710:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   13714:	b	13164 <ftello64@plt+0x1e14>
   13718:	mov	r3, #0
   1371c:	str	r3, [r5, #88]	; 0x58
   13720:	add	sp, sp, #16
   13724:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13728:	ldrb	r8, [r4, #8]
   1372c:	ldrb	r3, [r4, #7]
   13730:	ldrb	r2, [r4, #6]
   13734:	ldr	r7, [r5, #76]	; 0x4c
   13738:	orr	r8, r3, r8, lsl #8
   1373c:	ldrb	r3, [r4, #5]
   13740:	mov	r0, r7
   13744:	orr	r3, r3, r2, lsl #8
   13748:	orr	r8, r3, r8, lsl #16
   1374c:	bl	11218 <strlen@plt>
   13750:	add	r0, r0, #1
   13754:	bl	111ac <malloc@plt>
   13758:	subs	r6, r0, #0
   1375c:	beq	13890 <ftello64@plt+0x2540>
   13760:	mov	r1, r7
   13764:	mov	r0, r6
   13768:	bl	110f8 <stpcpy@plt>
   1376c:	mov	r1, r6
   13770:	rsb	r2, r6, r0
   13774:	mov	r0, #0
   13778:	bl	1ff10 <ftello64@plt+0xebc0>
   1377c:	mov	r7, r0
   13780:	mov	r0, r6
   13784:	bl	110b0 <free@plt>
   13788:	cmp	r8, r7
   1378c:	beq	13830 <ftello64@plt+0x24e0>
   13790:	movw	r3, #21140	; 0x5294
   13794:	movt	r3, #3
   13798:	ldr	r3, [r3]
   1379c:	cmp	r3, #1
   137a0:	beq	138a8 <ftello64@plt+0x2558>
   137a4:	cmp	r3, #0
   137a8:	bne	13720 <ftello64@plt+0x23d0>
   137ac:	ldr	r2, [r5, #84]	; 0x54
   137b0:	movw	r4, #28796	; 0x707c
   137b4:	movt	r4, #3
   137b8:	mov	r1, #1
   137bc:	movw	r3, #8888	; 0x22b8
   137c0:	movt	r3, #2
   137c4:	str	r2, [sp]
   137c8:	mov	r0, r4
   137cc:	movw	r2, #5105	; 0x13f1
   137d0:	bl	11248 <__sprintf_chk@plt>
   137d4:	mov	r0, r4
   137d8:	bl	11218 <strlen@plt>
   137dc:	mov	r2, #72	; 0x48
   137e0:	movw	r1, #8924	; 0x22dc
   137e4:	movt	r1, #2
   137e8:	add	r3, r4, r0
   137ec:	mov	r0, r3
   137f0:	bl	110d4 <memcpy@plt>
   137f4:	mov	r2, #74	; 0x4a
   137f8:	movw	r1, #8996	; 0x2324
   137fc:	movt	r1, #2
   13800:	add	r0, r0, #71	; 0x47
   13804:	bl	110d4 <memcpy@plt>
   13808:	mov	r0, r4
   1380c:	movw	r1, #11572	; 0x2d34
   13810:	movt	r1, #2
   13814:	bl	13164 <ftello64@plt+0x1e14>
   13818:	movw	r1, #9072	; 0x2370
   1381c:	mov	r0, #3
   13820:	movt	r1, #2
   13824:	add	sp, sp, #16
   13828:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1382c:	b	12f88 <ftello64@plt+0x1c38>
   13830:	orr	r6, r9, sl, lsl #8
   13834:	sub	r6, r6, #5
   13838:	uxth	r6, r6
   1383c:	cmp	r6, #0
   13840:	beq	13870 <ftello64@plt+0x2520>
   13844:	add	r0, r6, #1
   13848:	bl	111ac <malloc@plt>
   1384c:	subs	r7, r0, #0
   13850:	beq	13720 <ftello64@plt+0x23d0>
   13854:	add	r1, r4, #9
   13858:	mov	r2, r6
   1385c:	bl	11260 <strncpy@plt>
   13860:	mov	r3, #0
   13864:	strb	r3, [r7, r6]
   13868:	str	r7, [r5, #88]	; 0x58
   1386c:	b	13720 <ftello64@plt+0x23d0>
   13870:	ldrh	r0, [r5, #32]
   13874:	add	r0, r0, #1
   13878:	bl	111ac <malloc@plt>
   1387c:	subs	r7, r0, #0
   13880:	beq	13720 <ftello64@plt+0x23d0>
   13884:	ldr	r1, [r5, #60]	; 0x3c
   13888:	bl	11170 <strcpy@plt>
   1388c:	b	13868 <ftello64@plt+0x2518>
   13890:	movw	r1, #8820	; 0x2274
   13894:	mov	r0, #4
   13898:	movt	r1, #2
   1389c:	bl	12f88 <ftello64@plt+0x1c38>
   138a0:	ldr	r7, [r5, #76]	; 0x4c
   138a4:	b	13760 <ftello64@plt+0x2410>
   138a8:	movw	r0, #8836	; 0x2284
   138ac:	ldr	r1, [r5, #84]	; 0x54
   138b0:	movt	r0, #2
   138b4:	b	1370c <ftello64@plt+0x23bc>
   138b8:	push	{r4, r5, r6, lr}
   138bc:	mov	r6, r0
   138c0:	bl	11218 <strlen@plt>
   138c4:	mov	r4, r0
   138c8:	add	r0, r0, #5
   138cc:	bl	111ac <malloc@plt>
   138d0:	subs	r5, r0, #0
   138d4:	beq	13920 <ftello64@plt+0x25d0>
   138d8:	mov	r1, r6
   138dc:	add	r2, r4, #1
   138e0:	bl	110d4 <memcpy@plt>
   138e4:	movw	r3, #28216	; 0x6e38
   138e8:	movt	r3, #3
   138ec:	ldr	r3, [r3]
   138f0:	cmp	r3, #0
   138f4:	bne	13920 <ftello64@plt+0x25d0>
   138f8:	mov	r1, #47	; 0x2f
   138fc:	mov	r0, r5
   13900:	bl	112c0 <strrchr@plt>
   13904:	mov	r1, #46	; 0x2e
   13908:	cmp	r0, #0
   1390c:	addne	r0, r0, #1
   13910:	moveq	r0, r5
   13914:	bl	112c0 <strrchr@plt>
   13918:	cmp	r0, #0
   1391c:	beq	13928 <ftello64@plt+0x25d8>
   13920:	mov	r0, r5
   13924:	pop	{r4, r5, r6, pc}
   13928:	movw	r3, #9092	; 0x2384
   1392c:	movt	r3, #2
   13930:	add	r2, r5, r4
   13934:	ldr	r0, [r3]
   13938:	ldrb	r3, [r3, #4]
   1393c:	str	r0, [r5, r4]
   13940:	strb	r3, [r2, #4]
   13944:	b	13920 <ftello64@plt+0x25d0>
   13948:	cmp	r1, #0
   1394c:	push	{r4}		; (str r4, [sp, #-4]!)
   13950:	beq	139a4 <ftello64@plt+0x2654>
   13954:	sub	r2, r2, #4
   13958:	add	r2, r1, r2
   1395c:	cmp	r1, r2
   13960:	bcc	13978 <ftello64@plt+0x2628>
   13964:	b	139a4 <ftello64@plt+0x2654>
   13968:	add	r3, r3, #4
   1396c:	add	r1, r1, r3
   13970:	cmp	r1, r2
   13974:	bcs	139a4 <ftello64@plt+0x2654>
   13978:	ldrb	r4, [r1, #1]
   1397c:	ldrb	r3, [r1]
   13980:	ldrb	ip, [r1, #3]
   13984:	orr	r4, r3, r4, lsl #8
   13988:	ldrb	r3, [r1, #2]
   1398c:	cmp	r4, r0
   13990:	orr	r3, r3, ip, lsl #8
   13994:	bne	13968 <ftello64@plt+0x2618>
   13998:	mov	r0, r1
   1399c:	pop	{r4}		; (ldr r4, [sp], #4)
   139a0:	bx	lr
   139a4:	mov	r0, #0
   139a8:	pop	{r4}		; (ldr r4, [sp], #4)
   139ac:	bx	lr
   139b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   139b4:	subs	r5, r0, #0
   139b8:	sub	sp, sp, #12
   139bc:	mov	r4, r1
   139c0:	mov	r6, r2
   139c4:	str	r3, [sp, #4]
   139c8:	beq	13b10 <ftello64@plt+0x27c0>
   139cc:	movw	r0, #65535	; 0xffff
   139d0:	bl	111ac <malloc@plt>
   139d4:	subs	r8, r0, #0
   139d8:	beq	13b74 <ftello64@plt+0x2824>
   139dc:	add	sl, r5, r4
   139e0:	cmp	r5, sl
   139e4:	bcs	13b68 <ftello64@plt+0x2818>
   139e8:	ldr	r3, [sp, #4]
   139ec:	mov	fp, #0
   139f0:	sub	r4, r3, #4
   139f4:	add	r4, r6, r4
   139f8:	ldrb	r0, [r5, #1]
   139fc:	cmp	r6, #0
   13a00:	ldrb	r7, [r5, #3]
   13a04:	ldrb	r1, [r5]
   13a08:	ldrb	r2, [r5, #2]
   13a0c:	orr	r1, r1, r0, lsl #8
   13a10:	orr	r7, r2, r7, lsl #8
   13a14:	beq	13a80 <ftello64@plt+0x2730>
   13a18:	cmp	r6, r4
   13a1c:	bcs	13a80 <ftello64@plt+0x2730>
   13a20:	ldrb	lr, [r6, #1]
   13a24:	sxth	r0, r1
   13a28:	ldrb	r2, [r6]
   13a2c:	ldrb	ip, [r6, #3]
   13a30:	orr	lr, r2, lr, lsl #8
   13a34:	ldrb	r2, [r6, #2]
   13a38:	cmp	lr, r1
   13a3c:	orr	r2, r2, ip, lsl #8
   13a40:	movne	ip, r6
   13a44:	bne	13a70 <ftello64@plt+0x2720>
   13a48:	b	13b08 <ftello64@plt+0x27b8>
   13a4c:	ldrb	r1, [ip, #1]
   13a50:	ldrb	r2, [ip]
   13a54:	ldrb	lr, [ip, #3]
   13a58:	orr	r1, r2, r1, lsl #8
   13a5c:	ldrb	r2, [ip, #2]
   13a60:	sxth	r1, r1
   13a64:	orr	r2, r2, lr, lsl #8
   13a68:	cmp	r0, r1
   13a6c:	beq	13b08 <ftello64@plt+0x27b8>
   13a70:	add	r2, r2, #4
   13a74:	add	ip, ip, r2
   13a78:	cmp	ip, r4
   13a7c:	bcc	13a4c <ftello64@plt+0x26fc>
   13a80:	add	r9, r7, #4
   13a84:	add	r0, r8, fp
   13a88:	mov	r1, r5
   13a8c:	add	fp, fp, #4
   13a90:	mov	r2, r9
   13a94:	bl	110d4 <memcpy@plt>
   13a98:	uxtah	fp, r7, fp
   13a9c:	uxth	fp, fp
   13aa0:	add	r5, r5, r9
   13aa4:	cmp	r5, sl
   13aa8:	bcc	139f8 <ftello64@plt+0x26a8>
   13aac:	mov	r0, fp
   13ab0:	mov	r1, r6
   13ab4:	ldr	r2, [sp, #4]
   13ab8:	add	r0, r8, r0
   13abc:	bl	110d4 <memcpy@plt>
   13ac0:	ldr	r3, [sp, #4]
   13ac4:	add	r4, fp, r3
   13ac8:	uxth	r4, r4
   13acc:	mov	r0, r4
   13ad0:	bl	111ac <malloc@plt>
   13ad4:	subs	r5, r0, #0
   13ad8:	beq	13b88 <ftello64@plt+0x2838>
   13adc:	mov	r1, r8
   13ae0:	mov	r2, r4
   13ae4:	mov	r0, r5
   13ae8:	bl	110d4 <memcpy@plt>
   13aec:	mov	r0, r8
   13af0:	bl	110b0 <free@plt>
   13af4:	ldr	r3, [sp, #48]	; 0x30
   13af8:	mov	r0, r5
   13afc:	str	r4, [r3]
   13b00:	add	sp, sp, #12
   13b04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13b08:	add	r9, r7, #4
   13b0c:	b	13aa0 <ftello64@plt+0x2750>
   13b10:	cmp	r3, #0
   13b14:	cmpne	r2, #0
   13b18:	beq	13b58 <ftello64@plt+0x2808>
   13b1c:	ldr	r0, [sp, #4]
   13b20:	bl	111ac <malloc@plt>
   13b24:	subs	r5, r0, #0
   13b28:	beq	13b9c <ftello64@plt+0x284c>
   13b2c:	mov	r1, r6
   13b30:	mov	r0, r5
   13b34:	ldr	r2, [sp, #4]
   13b38:	bl	110d4 <memcpy@plt>
   13b3c:	ldr	r3, [sp, #4]
   13b40:	mov	r0, r5
   13b44:	uxth	r9, r3
   13b48:	ldr	r3, [sp, #48]	; 0x30
   13b4c:	str	r9, [r3]
   13b50:	add	sp, sp, #12
   13b54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13b58:	ldr	r3, [sp, #48]	; 0x30
   13b5c:	mov	r0, r5
   13b60:	str	r5, [r3]
   13b64:	b	13b00 <ftello64@plt+0x27b0>
   13b68:	mov	r0, #0
   13b6c:	mov	fp, r0
   13b70:	b	13ab0 <ftello64@plt+0x2760>
   13b74:	movw	r1, #9100	; 0x238c
   13b78:	mov	r0, #4
   13b7c:	movt	r1, #2
   13b80:	bl	12f88 <ftello64@plt+0x1c38>
   13b84:	b	139dc <ftello64@plt+0x268c>
   13b88:	movw	r1, #9100	; 0x238c
   13b8c:	mov	r0, #4
   13b90:	movt	r1, #2
   13b94:	bl	12f88 <ftello64@plt+0x1c38>
   13b98:	b	13adc <ftello64@plt+0x278c>
   13b9c:	movw	r1, #9100	; 0x238c
   13ba0:	mov	r0, #4
   13ba4:	movt	r1, #2
   13ba8:	bl	12f88 <ftello64@plt+0x1c38>
   13bac:	b	13b2c <ftello64@plt+0x27dc>
   13bb0:	push	{r4, r5, r6, r7, r8, lr}
   13bb4:	movw	r7, #21440	; 0x53c0
   13bb8:	movt	r7, #3
   13bbc:	sub	sp, sp, #16
   13bc0:	mov	ip, #2
   13bc4:	mov	r2, #0
   13bc8:	ldr	r1, [r7]
   13bcc:	mov	r3, #0
   13bd0:	str	ip, [sp]
   13bd4:	mov	r6, r0
   13bd8:	str	r1, [sp, #12]
   13bdc:	bl	11290 <fseeko64@plt>
   13be0:	subs	r8, r0, #0
   13be4:	bne	13c6c <ftello64@plt+0x291c>
   13be8:	mov	r0, r6
   13bec:	bl	11350 <ftello64@plt>
   13bf0:	mov	r4, r0
   13bf4:	mov	r5, r1
   13bf8:	cmp	r4, #0
   13bfc:	sbcs	r3, r5, #0
   13c00:	blt	13c6c <ftello64@plt+0x291c>
   13c04:	str	r8, [sp]
   13c08:	mov	r0, r6
   13c0c:	mov	r2, r4
   13c10:	mov	r3, r1
   13c14:	bl	11290 <fseeko64@plt>
   13c18:	cmp	r0, #0
   13c1c:	bne	13c6c <ftello64@plt+0x291c>
   13c20:	mov	r1, #1
   13c24:	mov	r3, r6
   13c28:	mov	r2, r1
   13c2c:	add	r0, sp, #8
   13c30:	bl	11188 <fread@plt>
   13c34:	mov	r0, r6
   13c38:	bl	1120c <feof@plt>
   13c3c:	cmp	r0, #0
   13c40:	beq	13c6c <ftello64@plt+0x291c>
   13c44:	mov	r0, r6
   13c48:	bl	11110 <rewind@plt>
   13c4c:	ldr	r2, [sp, #12]
   13c50:	ldr	r3, [r7]
   13c54:	mov	r0, r4
   13c58:	mov	r1, r5
   13c5c:	cmp	r2, r3
   13c60:	bne	13c78 <ftello64@plt+0x2928>
   13c64:	add	sp, sp, #16
   13c68:	pop	{r4, r5, r6, r7, r8, pc}
   13c6c:	mvn	r4, #0
   13c70:	mvn	r5, #0
   13c74:	b	13c44 <ftello64@plt+0x28f4>
   13c78:	bl	11104 <__stack_chk_fail@plt>
   13c7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13c80:	movw	r4, #27960	; 0x6d38
   13c84:	movt	r4, #3
   13c88:	movw	r6, #21440	; 0x53c0
   13c8c:	movt	r6, #3
   13c90:	sub	sp, sp, #60	; 0x3c
   13c94:	ldr	ip, [r4]
   13c98:	mov	r9, r1
   13c9c:	ldr	r1, [r6]
   13ca0:	mov	r7, r0
   13ca4:	ldrd	r2, [r9, #48]	; 0x30
   13ca8:	mov	r5, #0
   13cac:	mov	r0, ip
   13cb0:	str	r5, [sp]
   13cb4:	str	r1, [sp, #52]	; 0x34
   13cb8:	bl	11290 <fseeko64@plt>
   13cbc:	subs	r8, r0, #0
   13cc0:	beq	13d0c <ftello64@plt+0x29bc>
   13cc4:	ldr	r0, [r4]
   13cc8:	mov	r8, #11
   13ccc:	bl	11284 <fclose@plt>
   13cd0:	str	r5, [r4]
   13cd4:	bl	11230 <__errno_location@plt>
   13cd8:	ldr	r0, [r0]
   13cdc:	bl	111c4 <strerror@plt>
   13ce0:	mov	r1, r0
   13ce4:	movw	r0, #9120	; 0x23a0
   13ce8:	movt	r0, #2
   13cec:	bl	13164 <ftello64@plt+0x1e14>
   13cf0:	ldr	r2, [sp, #52]	; 0x34
   13cf4:	mov	r0, r8
   13cf8:	ldr	r3, [r6]
   13cfc:	cmp	r2, r3
   13d00:	bne	14090 <ftello64@plt+0x2d40>
   13d04:	add	sp, sp, #60	; 0x3c
   13d08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13d0c:	mov	ip, #4
   13d10:	ldr	r3, [r4]
   13d14:	mov	r2, ip
   13d18:	mov	r1, #1
   13d1c:	add	r0, sp, #24
   13d20:	strb	ip, [sp, #23]
   13d24:	mov	lr, #75	; 0x4b
   13d28:	mov	ip, #80	; 0x50
   13d2c:	strb	lr, [sp, #21]
   13d30:	strb	ip, [sp, #20]
   13d34:	mov	ip, #3
   13d38:	strb	ip, [sp, #22]
   13d3c:	bl	11188 <fread@plt>
   13d40:	cmp	r0, #4
   13d44:	mov	r5, r0
   13d48:	beq	13d74 <ftello64@plt+0x2a24>
   13d4c:	ldr	r0, [r4]
   13d50:	mov	r8, #3
   13d54:	bl	11284 <fclose@plt>
   13d58:	ldr	r1, [r9, #76]	; 0x4c
   13d5c:	movw	r0, #9312	; 0x2460
   13d60:	movt	r0, #2
   13d64:	mov	r3, #0
   13d68:	str	r3, [r4]
   13d6c:	bl	13164 <ftello64@plt+0x1e14>
   13d70:	b	13cf0 <ftello64@plt+0x29a0>
   13d74:	ldrb	r2, [sp, #20]
   13d78:	ldrb	r3, [sp, #24]
   13d7c:	cmp	r2, r3
   13d80:	bne	13d4c <ftello64@plt+0x29fc>
   13d84:	ldrb	r2, [sp, #21]
   13d88:	ldrb	r3, [sp, #25]
   13d8c:	cmp	r2, r3
   13d90:	bne	13d4c <ftello64@plt+0x29fc>
   13d94:	ldrb	r2, [sp, #22]
   13d98:	ldrb	r3, [sp, #26]
   13d9c:	cmp	r2, r3
   13da0:	bne	13d4c <ftello64@plt+0x29fc>
   13da4:	ldrb	r2, [sp, #23]
   13da8:	ldrb	r3, [sp, #27]
   13dac:	cmp	r2, r3
   13db0:	bne	13d4c <ftello64@plt+0x29fc>
   13db4:	add	r0, sp, #24
   13db8:	mov	r1, #26
   13dbc:	mov	r2, #1
   13dc0:	ldr	r3, [r4]
   13dc4:	bl	11188 <fread@plt>
   13dc8:	cmp	r0, #1
   13dcc:	beq	13e10 <ftello64@plt+0x2ac0>
   13dd0:	ldr	r0, [r4]
   13dd4:	bl	110c8 <ferror@plt>
   13dd8:	mov	r5, r0
   13ddc:	bl	11230 <__errno_location@plt>
   13de0:	ldr	r0, [r0]
   13de4:	bl	111c4 <strerror@plt>
   13de8:	mov	r1, r0
   13dec:	movw	r0, #9144	; 0x23b8
   13df0:	movt	r0, #2
   13df4:	bl	13164 <ftello64@plt+0x1e14>
   13df8:	ldr	r0, [r4]
   13dfc:	bl	11284 <fclose@plt>
   13e00:	cmp	r5, #0
   13e04:	bne	13f4c <ftello64@plt+0x2bfc>
   13e08:	mov	r8, #2
   13e0c:	b	13cf0 <ftello64@plt+0x29a0>
   13e10:	mov	r0, #120	; 0x78
   13e14:	bl	111ac <malloc@plt>
   13e18:	subs	sl, r0, #0
   13e1c:	beq	13f70 <ftello64@plt+0x2c20>
   13e20:	ldrb	r0, [sp, #37]	; 0x25
   13e24:	ldrb	r3, [sp, #36]	; 0x24
   13e28:	ldrb	r1, [sp, #35]	; 0x23
   13e2c:	ldrb	lr, [sp, #31]
   13e30:	orr	r0, r3, r0, lsl #8
   13e34:	ldrb	ip, [sp, #30]
   13e38:	ldrb	r3, [sp, #34]	; 0x22
   13e3c:	ldrb	fp, [sp, #33]	; 0x21
   13e40:	orr	lr, ip, lr, lsl #8
   13e44:	ldrb	r2, [sp, #32]
   13e48:	orr	r3, r3, r1, lsl #8
   13e4c:	ldrb	ip, [sp, #25]
   13e50:	orr	r0, r3, r0, lsl #16
   13e54:	ldrb	r5, [sp, #47]	; 0x2f
   13e58:	orr	fp, r2, fp, lsl #8
   13e5c:	ldrb	r3, [sp, #24]
   13e60:	ldrb	r2, [sp, #46]	; 0x2e
   13e64:	orr	fp, lr, fp, lsl #16
   13e68:	ldrb	r1, [sp, #27]
   13e6c:	orr	ip, r3, ip, lsl #8
   13e70:	ldrb	r3, [sp, #26]
   13e74:	orr	r5, r2, r5, lsl #8
   13e78:	ldrb	r2, [sp, #29]
   13e7c:	orr	r1, r3, r1, lsl #8
   13e80:	ldrb	r3, [sp, #28]
   13e84:	ldrb	lr, [sp, #49]	; 0x31
   13e88:	orr	r2, r3, r2, lsl #8
   13e8c:	ldrb	r3, [sp, #48]	; 0x30
   13e90:	str	fp, [sl, #8]
   13e94:	orr	r3, r3, lr, lsl #8
   13e98:	str	r0, [sl, #12]
   13e9c:	strh	r3, [sl, #34]	; 0x22
   13ea0:	add	r0, r5, #1
   13ea4:	str	r8, [sl, #64]	; 0x40
   13ea8:	str	r8, [sl, #60]	; 0x3c
   13eac:	str	r8, [sl, #80]	; 0x50
   13eb0:	str	r8, [sl, #84]	; 0x54
   13eb4:	str	r8, [sl, #88]	; 0x58
   13eb8:	str	r8, [sl, #92]	; 0x5c
   13ebc:	str	r8, [sl, #96]	; 0x60
   13ec0:	strh	r5, [sl, #32]
   13ec4:	strh	ip, [sl, #2]
   13ec8:	strh	r1, [sl, #46]	; 0x2e
   13ecc:	strh	r2, [sl, #6]
   13ed0:	str	r3, [sp, #12]
   13ed4:	bl	111ac <malloc@plt>
   13ed8:	ldr	r3, [sp, #12]
   13edc:	cmp	r0, #0
   13ee0:	mov	fp, r0
   13ee4:	str	r0, [sl, #76]	; 0x4c
   13ee8:	beq	13f68 <ftello64@plt+0x2c18>
   13eec:	cmp	r3, #0
   13ef0:	bne	13f54 <ftello64@plt+0x2c04>
   13ef4:	ldr	r3, [r4]
   13ef8:	mov	r0, fp
   13efc:	mov	r1, r5
   13f00:	mov	r2, #1
   13f04:	bl	11188 <fread@plt>
   13f08:	movw	r3, #27960	; 0x6d38
   13f0c:	movt	r3, #3
   13f10:	cmp	r0, #1
   13f14:	bne	13f3c <ftello64@plt+0x2bec>
   13f18:	ldrh	r1, [sl, #34]	; 0x22
   13f1c:	cmp	r1, #0
   13f20:	beq	13f94 <ftello64@plt+0x2c44>
   13f24:	mov	r2, r0
   13f28:	ldr	r3, [r3]
   13f2c:	ldr	r0, [sl, #64]	; 0x40
   13f30:	bl	11188 <fread@plt>
   13f34:	cmp	r0, #1
   13f38:	beq	13f94 <ftello64@plt+0x2c44>
   13f3c:	ldr	r0, [r4]
   13f40:	bl	110c8 <ferror@plt>
   13f44:	cmp	r0, #0
   13f48:	beq	13e08 <ftello64@plt+0x2ab8>
   13f4c:	mov	r8, #11
   13f50:	b	13cf0 <ftello64@plt+0x29a0>
   13f54:	mov	r0, r3
   13f58:	bl	111ac <malloc@plt>
   13f5c:	cmp	r0, #0
   13f60:	str	r0, [sl, #64]	; 0x40
   13f64:	bne	13ef4 <ftello64@plt+0x2ba4>
   13f68:	mov	r8, #4
   13f6c:	b	13cf0 <ftello64@plt+0x29a0>
   13f70:	movw	r0, #9168	; 0x23d0
   13f74:	movw	r1, #11572	; 0x2d34
   13f78:	movt	r0, #2
   13f7c:	movt	r1, #2
   13f80:	bl	13164 <ftello64@plt+0x1e14>
   13f84:	ldr	r0, [r4]
   13f88:	mov	r8, r5
   13f8c:	bl	11284 <fclose@plt>
   13f90:	b	13cf0 <ftello64@plt+0x29a0>
   13f94:	ldrh	r2, [r9, #32]
   13f98:	movw	r3, #21140	; 0x5294
   13f9c:	ldr	r1, [sl, #76]	; 0x4c
   13fa0:	movt	r3, #3
   13fa4:	mov	r0, #0
   13fa8:	strb	r0, [r1, r2]
   13fac:	ldr	r3, [r3]
   13fb0:	cmp	r3, #3
   13fb4:	beq	13fc0 <ftello64@plt+0x2c70>
   13fb8:	mov	r0, sl
   13fbc:	bl	13678 <ftello64@plt+0x2328>
   13fc0:	ldrh	r0, [sl, #32]
   13fc4:	add	r0, r0, #1
   13fc8:	bl	111ac <malloc@plt>
   13fcc:	cmp	r0, #0
   13fd0:	str	r0, [sl, #60]	; 0x3c
   13fd4:	beq	13f68 <ftello64@plt+0x2c18>
   13fd8:	ldr	r1, [sl, #76]	; 0x4c
   13fdc:	bl	11170 <strcpy@plt>
   13fe0:	mov	r0, sl
   13fe4:	bl	13528 <ftello64@plt+0x21d8>
   13fe8:	ldrh	r2, [r9, #2]
   13fec:	ldrh	r1, [sl, #2]
   13ff0:	movw	r3, #28024	; 0x6d78
   13ff4:	movt	r3, #3
   13ff8:	cmp	r1, r2
   13ffc:	str	r0, [r3]
   14000:	beq	14038 <ftello64@plt+0x2ce8>
   14004:	str	r1, [sp]
   14008:	movw	r0, #28796	; 0x707c
   1400c:	str	r2, [sp, #4]
   14010:	mov	r1, #1
   14014:	movt	r0, #3
   14018:	movw	r3, #9184	; 0x23e0
   1401c:	movw	r2, #5105	; 0x13f1
   14020:	movt	r3, #2
   14024:	bl	11248 <__sprintf_chk@plt>
   14028:	movw	r0, #28796	; 0x707c
   1402c:	ldr	r1, [r9, #76]	; 0x4c
   14030:	movt	r0, #3
   14034:	bl	13164 <ftello64@plt+0x1e14>
   14038:	ldrh	r2, [sl, #46]	; 0x2e
   1403c:	ldrh	r3, [r9, #4]
   14040:	cmp	r2, r3
   14044:	beq	14058 <ftello64@plt+0x2d08>
   14048:	movw	r0, #9236	; 0x2414
   1404c:	ldr	r1, [r9, #76]	; 0x4c
   14050:	movt	r0, #2
   14054:	bl	13164 <ftello64@plt+0x1e14>
   14058:	ldr	r2, [sl, #12]
   1405c:	ldr	r3, [r9, #12]
   14060:	cmp	r2, r3
   14064:	beq	14078 <ftello64@plt+0x2d28>
   14068:	movw	r0, #9276	; 0x243c
   1406c:	ldr	r1, [r9, #76]	; 0x4c
   14070:	movt	r0, #2
   14074:	bl	13164 <ftello64@plt+0x1e14>
   14078:	ldrd	r4, [r9, #24]
   1407c:	ldrd	r2, [r9, #16]
   14080:	strd	r4, [sl, #24]
   14084:	strd	r2, [sl, #16]
   14088:	str	sl, [r7]
   1408c:	b	13cf0 <ftello64@plt+0x29a0>
   14090:	bl	11104 <__stack_chk_fail@plt>
   14094:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14098:	movw	r4, #33948	; 0x849c
   1409c:	movt	r4, #3
   140a0:	movw	fp, #21440	; 0x53c0
   140a4:	movt	fp, #3
   140a8:	sub	sp, sp, #252	; 0xfc
   140ac:	ldr	r0, [r4]
   140b0:	movw	r5, #28784	; 0x7070
   140b4:	ldr	r3, [fp]
   140b8:	movt	r5, #3
   140bc:	str	r4, [sp, #28]
   140c0:	movw	r7, #27788	; 0x6c8c
   140c4:	movw	r8, #33944	; 0x8498
   140c8:	movt	r7, #3
   140cc:	movt	r8, #3
   140d0:	movw	r9, #33928	; 0x8488
   140d4:	movw	r4, #27784	; 0x6c88
   140d8:	movt	r9, #3
   140dc:	movt	r4, #3
   140e0:	cmp	r0, #0
   140e4:	mov	r1, #0
   140e8:	str	r3, [sp, #244]	; 0xf4
   140ec:	mov	r2, #0
   140f0:	mov	r3, #0
   140f4:	str	r5, [sp, #24]
   140f8:	str	r7, [sp, #32]
   140fc:	str	r8, [sp, #20]
   14100:	strd	r2, [r5]
   14104:	str	r1, [r7]
   14108:	str	r1, [r8]
   1410c:	strh	r1, [r9]
   14110:	str	r1, [r4]
   14114:	beq	14138 <ftello64@plt+0x2de8>
   14118:	ldrb	r3, [r0]
   1411c:	cmp	r3, r1
   14120:	beq	14138 <ftello64@plt+0x2de8>
   14124:	cmp	r3, #45	; 0x2d
   14128:	bne	141b8 <ftello64@plt+0x2e68>
   1412c:	ldrb	r3, [r0, #1]
   14130:	cmp	r3, r1
   14134:	bne	141b8 <ftello64@plt+0x2e68>
   14138:	movw	r3, #28044	; 0x6d8c
   1413c:	movt	r3, #3
   14140:	ldr	r0, [r3]
   14144:	cmp	r0, #0
   14148:	bne	1419c <ftello64@plt+0x2e4c>
   1414c:	movw	r3, #28224	; 0x6e40
   14150:	movt	r3, #3
   14154:	ldr	r4, [r3]
   14158:	cmp	r4, #2
   1415c:	beq	141a0 <ftello64@plt+0x2e50>
   14160:	movw	r2, #27956	; 0x6d34
   14164:	movw	r3, #27948	; 0x6d2c
   14168:	movt	r2, #3
   1416c:	movt	r3, #3
   14170:	ldr	r0, [r2]
   14174:	ldr	r1, [r3]
   14178:	bl	11080 <strcmp@plt>
   1417c:	cmp	r0, #0
   14180:	beq	141a0 <ftello64@plt+0x2e50>
   14184:	cmp	r4, #1
   14188:	beq	14738 <ftello64@plt+0x33e8>
   1418c:	ldr	r9, [sp, #28]
   14190:	mov	r0, #18
   14194:	ldr	r1, [r9]
   14198:	bl	12f88 <ftello64@plt+0x1c38>
   1419c:	mov	r0, #0
   141a0:	ldr	r2, [sp, #244]	; 0xf4
   141a4:	ldr	r3, [fp]
   141a8:	cmp	r2, r3
   141ac:	bne	14838 <ftello64@plt+0x34e8>
   141b0:	add	sp, sp, #252	; 0xfc
   141b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   141b8:	movw	r1, #3936	; 0xf60
   141bc:	movt	r1, #2
   141c0:	bl	112e4 <fopen64@plt>
   141c4:	cmp	r0, #0
   141c8:	beq	14138 <ftello64@plt+0x2de8>
   141cc:	mov	r3, #1
   141d0:	movw	ip, #27956	; 0x6d34
   141d4:	str	r3, [r4]
   141d8:	movt	ip, #3
   141dc:	str	ip, [sp, #36]	; 0x24
   141e0:	bl	11284 <fclose@plt>
   141e4:	ldr	r4, [sp, #36]	; 0x24
   141e8:	movw	r1, #3936	; 0xf60
   141ec:	movt	r1, #2
   141f0:	movw	sl, #27960	; 0x6d38
   141f4:	movt	sl, #3
   141f8:	ldr	r0, [r4]
   141fc:	bl	112e4 <fopen64@plt>
   14200:	cmp	r0, #0
   14204:	str	r0, [sl]
   14208:	beq	1444c <ftello64@plt+0x30fc>
   1420c:	mov	r1, #2
   14210:	mov	r2, #0
   14214:	mvn	r3, #0
   14218:	movt	r2, #65534	; 0xfffe
   1421c:	str	r1, [sp]
   14220:	bl	11290 <fseeko64@plt>
   14224:	cmp	r0, #0
   14228:	beq	143b8 <ftello64@plt+0x3068>
   1422c:	mov	r5, #0
   14230:	ldr	r0, [sl]
   14234:	mov	r2, #0
   14238:	mov	r3, #0
   1423c:	str	r5, [sp]
   14240:	movw	r6, #27960	; 0x6d38
   14244:	bl	11290 <fseeko64@plt>
   14248:	movt	r6, #3
   1424c:	cmp	r0, r5
   14250:	bne	14470 <ftello64@plt+0x3120>
   14254:	ldr	r4, [sl]
   14258:	movw	r5, #21500	; 0x53fc
   1425c:	movt	r5, #3
   14260:	mov	r0, r4
   14264:	bl	1120c <feof@plt>
   14268:	cmp	r0, #0
   1426c:	bne	143e0 <ftello64@plt+0x3090>
   14270:	mov	r0, r4
   14274:	bl	13294 <ftello64@plt+0x1f44>
   14278:	cmp	r0, #0
   1427c:	beq	143e0 <ftello64@plt+0x3090>
   14280:	ldrb	r3, [r5]
   14284:	movw	r6, #21500	; 0x53fc
   14288:	movt	r6, #3
   1428c:	cmp	r3, #80	; 0x50
   14290:	bne	14260 <ftello64@plt+0x2f10>
   14294:	ldrb	r3, [r6, #1]
   14298:	cmp	r3, #75	; 0x4b
   1429c:	bne	14260 <ftello64@plt+0x2f10>
   142a0:	ldrb	r3, [r6, #2]
   142a4:	cmp	r3, #5
   142a8:	bne	14260 <ftello64@plt+0x2f10>
   142ac:	ldrb	r3, [r6, #3]
   142b0:	cmp	r3, #6
   142b4:	bne	14260 <ftello64@plt+0x2f10>
   142b8:	ldr	r0, [sl]
   142bc:	mov	r7, r6
   142c0:	bl	11350 <ftello64@plt>
   142c4:	mov	r4, r0
   142c8:	mov	r5, r1
   142cc:	b	14320 <ftello64@plt+0x2fd0>
   142d0:	mov	r0, r8
   142d4:	bl	13294 <ftello64@plt+0x1f44>
   142d8:	cmp	r0, #0
   142dc:	beq	14334 <ftello64@plt+0x2fe4>
   142e0:	ldrb	r3, [r6]
   142e4:	cmp	r3, #80	; 0x50
   142e8:	bne	14324 <ftello64@plt+0x2fd4>
   142ec:	ldrb	r3, [r7, #1]
   142f0:	cmp	r3, #75	; 0x4b
   142f4:	bne	14324 <ftello64@plt+0x2fd4>
   142f8:	ldrb	r3, [r7, #2]
   142fc:	cmp	r3, #5
   14300:	bne	14324 <ftello64@plt+0x2fd4>
   14304:	ldrb	r3, [r7, #3]
   14308:	cmp	r3, #6
   1430c:	bne	14324 <ftello64@plt+0x2fd4>
   14310:	ldr	r0, [sl]
   14314:	bl	11350 <ftello64@plt>
   14318:	mov	r4, r0
   1431c:	mov	r5, r1
   14320:	ldr	r8, [sl]
   14324:	mov	r0, r8
   14328:	bl	1120c <feof@plt>
   1432c:	cmp	r0, #0
   14330:	beq	142d0 <ftello64@plt+0x2f80>
   14334:	ldr	r0, [sl]
   14338:	mov	r8, #0
   1433c:	mov	r2, r4
   14340:	mov	r3, r5
   14344:	str	r8, [sp]
   14348:	movw	r7, #27960	; 0x6d38
   1434c:	bl	11290 <fseeko64@plt>
   14350:	movt	r7, #3
   14354:	subs	ip, r0, #0
   14358:	beq	144a4 <ftello64@plt+0x3154>
   1435c:	ldr	r0, [r7]
   14360:	mov	r4, #11
   14364:	bl	11284 <fclose@plt>
   14368:	ldr	r9, [sp, #36]	; 0x24
   1436c:	movw	r0, #9464	; 0x24f8
   14370:	movt	r0, #2
   14374:	str	r8, [r7]
   14378:	ldr	r1, [r9]
   1437c:	bl	13164 <ftello64@plt+0x1e14>
   14380:	movw	r3, #28224	; 0x6e40
   14384:	movt	r3, #3
   14388:	ldr	r3, [r3]
   1438c:	cmp	r3, #2
   14390:	beq	143d8 <ftello64@plt+0x3088>
   14394:	ldr	r7, [sp, #20]
   14398:	ldr	r5, [r7]
   1439c:	cmp	r5, #0
   143a0:	beq	143d8 <ftello64@plt+0x3088>
   143a4:	lsl	r6, r5, #2
   143a8:	cmp	r5, r6, lsr #2
   143ac:	beq	14678 <ftello64@plt+0x3328>
   143b0:	mov	r0, #4
   143b4:	b	141a0 <ftello64@plt+0x2e50>
   143b8:	ldr	r0, [sl]
   143bc:	bl	11350 <ftello64@plt>
   143c0:	mvn	r2, #0
   143c4:	mvn	r3, #0
   143c8:	cmp	r1, r3
   143cc:	cmpeq	r0, r2
   143d0:	bne	14254 <ftello64@plt+0x2f04>
   143d4:	b	1422c <ftello64@plt+0x2edc>
   143d8:	mov	r0, r4
   143dc:	b	141a0 <ftello64@plt+0x2e50>
   143e0:	movw	r5, #28224	; 0x6e40
   143e4:	movt	r5, #3
   143e8:	ldr	r0, [sl]
   143ec:	bl	11284 <fclose@plt>
   143f0:	ldr	r3, [r5]
   143f4:	mov	r2, #0
   143f8:	str	r2, [sl]
   143fc:	cmp	r3, #1
   14400:	beq	1461c <ftello64@plt+0x32cc>
   14404:	movw	r0, #9664	; 0x25c0
   14408:	movw	r1, #11572	; 0x2d34
   1440c:	movt	r0, #2
   14410:	movt	r1, #2
   14414:	bl	13164 <ftello64@plt+0x1e14>
   14418:	movw	r0, #9720	; 0x25f8
   1441c:	movw	r1, #11572	; 0x2d34
   14420:	movt	r0, #2
   14424:	movt	r1, #2
   14428:	mov	r4, #3
   1442c:	bl	13164 <ftello64@plt+0x1e14>
   14430:	movw	r0, #9776	; 0x2630
   14434:	movw	r1, #11572	; 0x2d34
   14438:	movt	r0, #2
   1443c:	movt	r1, #2
   14440:	bl	13164 <ftello64@plt+0x1e14>
   14444:	ldr	r3, [r5]
   14448:	b	1438c <ftello64@plt+0x303c>
   1444c:	ldr	r1, [r4]
   14450:	movw	r0, #9432	; 0x24d8
   14454:	movt	r0, #2
   14458:	mov	r4, #18
   1445c:	bl	13164 <ftello64@plt+0x1e14>
   14460:	movw	r3, #28224	; 0x6e40
   14464:	movt	r3, #3
   14468:	ldr	r3, [r3]
   1446c:	b	1438c <ftello64@plt+0x303c>
   14470:	ldr	r0, [r6]
   14474:	mov	r4, #11
   14478:	bl	11284 <fclose@plt>
   1447c:	ldr	r7, [sp, #36]	; 0x24
   14480:	movw	r0, #9464	; 0x24f8
   14484:	movt	r0, #2
   14488:	str	r5, [r6]
   1448c:	ldr	r1, [r7]
   14490:	bl	13164 <ftello64@plt+0x1e14>
   14494:	movw	r3, #28224	; 0x6e40
   14498:	movt	r3, #3
   1449c:	ldr	r3, [r3]
   144a0:	b	1438c <ftello64@plt+0x303c>
   144a4:	ldr	r3, [r7]
   144a8:	mov	r1, #1
   144ac:	mov	r2, #18
   144b0:	add	r0, sp, #192	; 0xc0
   144b4:	str	ip, [sp, #12]
   144b8:	bl	11188 <fread@plt>
   144bc:	ldrb	r2, [sp, #193]	; 0xc1
   144c0:	movw	r8, #27940	; 0x6d24
   144c4:	ldrb	r3, [sp, #192]	; 0xc0
   144c8:	movt	r8, #3
   144cc:	str	r8, [sp, #80]	; 0x50
   144d0:	movw	r8, #27936	; 0x6d20
   144d4:	movt	r8, #3
   144d8:	orr	r3, r3, r2, lsl #8
   144dc:	str	r8, [sp, #68]	; 0x44
   144e0:	add	r2, r3, #1
   144e4:	str	r3, [r8]
   144e8:	ldrb	r8, [sp, #194]	; 0xc2
   144ec:	ldrb	r0, [sp, #209]	; 0xd1
   144f0:	ldrb	r1, [sp, #208]	; 0xd0
   144f4:	str	r8, [sp, #88]	; 0x58
   144f8:	ldrb	r8, [sp, #195]	; 0xc3
   144fc:	orr	r1, r1, r0, lsl #8
   14500:	strh	r1, [r9]
   14504:	cmp	r1, #0
   14508:	ldr	r9, [sp, #80]	; 0x50
   1450c:	str	r8, [sp, #92]	; 0x5c
   14510:	ldrb	r8, [sp, #204]	; 0xcc
   14514:	str	r2, [r9]
   14518:	movw	r9, #33928	; 0x8488
   1451c:	movt	r9, #3
   14520:	str	r8, [sp, #40]	; 0x28
   14524:	ldrb	r8, [sp, #205]	; 0xcd
   14528:	str	r8, [sp, #56]	; 0x38
   1452c:	ldrb	r8, [sp, #206]	; 0xce
   14530:	str	r8, [sp, #48]	; 0x30
   14534:	ldrb	r8, [sp, #207]	; 0xcf
   14538:	str	r8, [sp, #96]	; 0x60
   1453c:	ldrb	r8, [sp, #198]	; 0xc6
   14540:	str	r8, [sp, #64]	; 0x40
   14544:	ldrb	r8, [sp, #199]	; 0xc7
   14548:	str	r8, [sp, #72]	; 0x48
   1454c:	ldrb	r8, [sp, #200]	; 0xc8
   14550:	str	r8, [sp, #100]	; 0x64
   14554:	ldrb	r8, [sp, #201]	; 0xc9
   14558:	str	r8, [sp, #136]	; 0x88
   1455c:	ldrb	r8, [sp, #202]	; 0xca
   14560:	str	r8, [sp, #104]	; 0x68
   14564:	ldrb	r8, [sp, #203]	; 0xcb
   14568:	str	r8, [sp, #140]	; 0x8c
   1456c:	bne	14750 <ftello64@plt+0x3400>
   14570:	ldr	ip, [sp, #72]	; 0x48
   14574:	ldr	r9, [sp, #64]	; 0x40
   14578:	orr	r3, r9, ip, lsl #8
   1457c:	mov	r9, #0
   14580:	uxth	r8, r3
   14584:	strd	r8, [sp, #72]	; 0x48
   14588:	orrs	r9, r8, r9
   1458c:	beq	147f0 <ftello64@plt+0x34a0>
   14590:	ldr	ip, [sp, #80]	; 0x50
   14594:	ldr	r7, [ip]
   14598:	cmp	r7, #1
   1459c:	beq	152f4 <ftello64@plt+0x3fa4>
   145a0:	ldr	r8, [sp, #36]	; 0x24
   145a4:	ldr	r0, [r8]
   145a8:	bl	11218 <strlen@plt>
   145ac:	movw	r3, #28216	; 0x6e38
   145b0:	movt	r3, #3
   145b4:	ldr	r3, [r3]
   145b8:	cmp	r3, #0
   145bc:	bne	147c8 <ftello64@plt+0x3478>
   145c0:	ldr	r9, [sp, #28]
   145c4:	cmp	r0, #3
   145c8:	ldr	r2, [r9]
   145cc:	ble	145e4 <ftello64@plt+0x3294>
   145d0:	sub	r3, r0, #4
   145d4:	add	r8, r2, r3
   145d8:	ldrb	r3, [r2, r3]
   145dc:	cmp	r3, #46	; 0x2e
   145e0:	beq	1483c <ftello64@plt+0x34ec>
   145e4:	movw	r0, #9876	; 0x2694
   145e8:	movw	r1, #11572	; 0x2d34
   145ec:	movt	r0, #2
   145f0:	movt	r1, #2
   145f4:	bl	13164 <ftello64@plt+0x1e14>
   145f8:	ldr	r0, [sl]
   145fc:	bl	11284 <fclose@plt>
   14600:	movw	r3, #28224	; 0x6e40
   14604:	movt	r3, #3
   14608:	mov	r2, #0
   1460c:	mov	r4, #16
   14610:	str	r2, [sl]
   14614:	ldr	r3, [r3]
   14618:	b	1438c <ftello64@plt+0x303c>
   1461c:	movw	r0, #9496	; 0x2518
   14620:	movw	r1, #11572	; 0x2d34
   14624:	movt	r0, #2
   14628:	movt	r1, #2
   1462c:	bl	13164 <ftello64@plt+0x1e14>
   14630:	movw	r0, #9532	; 0x253c
   14634:	movw	r1, #11572	; 0x2d34
   14638:	movt	r0, #2
   1463c:	movt	r1, #2
   14640:	mov	r4, #3
   14644:	bl	13164 <ftello64@plt+0x1e14>
   14648:	movw	r0, #9584	; 0x2570
   1464c:	movw	r1, #11572	; 0x2d34
   14650:	movt	r0, #2
   14654:	movt	r1, #2
   14658:	bl	13164 <ftello64@plt+0x1e14>
   1465c:	movw	r0, #9632	; 0x25a0
   14660:	movw	r1, #11572	; 0x2d34
   14664:	movt	r0, #2
   14668:	movt	r1, #2
   1466c:	bl	13164 <ftello64@plt+0x1e14>
   14670:	ldr	r3, [r5]
   14674:	b	1438c <ftello64@plt+0x303c>
   14678:	mov	r0, r6
   1467c:	bl	111ac <malloc@plt>
   14680:	movw	r3, #33908	; 0x8474
   14684:	movt	r3, #3
   14688:	cmp	r0, #0
   1468c:	str	r0, [r3]
   14690:	beq	143b0 <ftello64@plt+0x3060>
   14694:	ldr	r8, [sp, #32]
   14698:	ldr	r3, [r8]
   1469c:	cmp	r3, #0
   146a0:	movne	r2, r0
   146a4:	beq	146b8 <ftello64@plt+0x3368>
   146a8:	str	r3, [r2], #4
   146ac:	ldr	r3, [r3, #116]	; 0x74
   146b0:	cmp	r3, #0
   146b4:	bne	146a8 <ftello64@plt+0x3358>
   146b8:	movw	r3, #12928	; 0x3280
   146bc:	mov	r1, r5
   146c0:	movt	r3, #1
   146c4:	mov	r2, #4
   146c8:	bl	112f0 <qsort@plt>
   146cc:	ldr	r9, [sp, #20]
   146d0:	ldr	r3, [r9]
   146d4:	cmp	r5, r3
   146d8:	bne	143b0 <ftello64@plt+0x3060>
   146dc:	mov	r0, r6
   146e0:	bl	111ac <malloc@plt>
   146e4:	movw	r3, #33912	; 0x8478
   146e8:	movt	r3, #3
   146ec:	cmp	r0, #0
   146f0:	str	r0, [r3]
   146f4:	beq	143b0 <ftello64@plt+0x3060>
   146f8:	ldr	ip, [sp, #32]
   146fc:	ldr	r3, [ip]
   14700:	cmp	r3, #0
   14704:	movne	r2, r0
   14708:	beq	1471c <ftello64@plt+0x33cc>
   1470c:	str	r3, [r2], #4
   14710:	ldr	r3, [r3, #116]	; 0x74
   14714:	cmp	r3, #0
   14718:	bne	1470c <ftello64@plt+0x33bc>
   1471c:	mov	r1, r5
   14720:	movw	r3, #12884	; 0x3254
   14724:	mov	r2, #4
   14728:	movt	r3, #1
   1472c:	bl	112f0 <qsort@plt>
   14730:	mov	r0, r4
   14734:	b	141a0 <ftello64@plt+0x2e50>
   14738:	movw	r0, #9336	; 0x2478
   1473c:	movw	r1, #9364	; 0x2494
   14740:	movt	r0, #2
   14744:	movt	r1, #2
   14748:	bl	13164 <ftello64@plt+0x1e14>
   1474c:	b	1418c <ftello64@plt+0x2e3c>
   14750:	add	r0, r1, #1
   14754:	str	r1, [sp, #16]
   14758:	bl	111ac <malloc@plt>
   1475c:	movw	r8, #27780	; 0x6c84
   14760:	movt	r8, #3
   14764:	ldr	r1, [sp, #16]
   14768:	ldr	ip, [sp, #12]
   1476c:	cmp	r0, #0
   14770:	str	r0, [r8]
   14774:	beq	14824 <ftello64@plt+0x34d4>
   14778:	ldr	r3, [r7]
   1477c:	mov	r2, #1
   14780:	str	ip, [sp, #12]
   14784:	bl	11188 <fread@plt>
   14788:	ldr	ip, [sp, #12]
   1478c:	cmp	r0, #1
   14790:	beq	14814 <ftello64@plt+0x34c4>
   14794:	ldr	r0, [r8]
   14798:	bl	110b0 <free@plt>
   1479c:	ldr	ip, [sp, #12]
   147a0:	ldr	r0, [r7]
   147a4:	str	ip, [r8]
   147a8:	bl	110c8 <ferror@plt>
   147ac:	movw	r3, #28224	; 0x6e40
   147b0:	movt	r3, #3
   147b4:	ldr	r3, [r3]
   147b8:	cmp	r0, #0
   147bc:	movne	r4, #11
   147c0:	moveq	r4, #2
   147c4:	b	1438c <ftello64@plt+0x303c>
   147c8:	movw	r0, #9832	; 0x2668
   147cc:	movw	r1, #11572	; 0x2d34
   147d0:	movt	r0, #2
   147d4:	movt	r1, #2
   147d8:	bl	13164 <ftello64@plt+0x1e14>
   147dc:	movw	r3, #28224	; 0x6e40
   147e0:	movt	r3, #3
   147e4:	mov	r4, #3
   147e8:	ldr	r3, [r3]
   147ec:	b	1438c <ftello64@plt+0x303c>
   147f0:	ldr	r0, [sl]
   147f4:	bl	11284 <fclose@plt>
   147f8:	movw	r3, #28224	; 0x6e40
   147fc:	movt	r3, #3
   14800:	mov	r2, #0
   14804:	mov	r4, r2
   14808:	str	r2, [sl]
   1480c:	ldr	r3, [r3]
   14810:	b	1438c <ftello64@plt+0x303c>
   14814:	ldrh	r3, [r9]
   14818:	ldr	r2, [r8]
   1481c:	strb	ip, [r2, r3]
   14820:	b	14570 <ftello64@plt+0x3220>
   14824:	movw	r3, #28224	; 0x6e40
   14828:	movt	r3, #3
   1482c:	mov	r4, #4
   14830:	ldr	r3, [r3]
   14834:	b	1438c <ftello64@plt+0x303c>
   14838:	bl	11104 <__stack_chk_fail@plt>
   1483c:	bl	111d0 <__ctype_toupper_loc@plt>
   14840:	ldrb	r2, [r8, #1]
   14844:	ldr	r3, [r0]
   14848:	ldr	r2, [r3, r2, lsl #2]
   1484c:	cmp	r2, #90	; 0x5a
   14850:	bne	145e4 <ftello64@plt+0x3294>
   14854:	ldrb	r2, [r8, #2]
   14858:	ldr	r2, [r3, r2, lsl #2]
   1485c:	cmp	r2, #73	; 0x49
   14860:	bne	145e4 <ftello64@plt+0x3294>
   14864:	ldrb	r2, [r8, #3]
   14868:	ldr	r3, [r3, r2, lsl #2]
   1486c:	cmp	r3, #80	; 0x50
   14870:	bne	145e4 <ftello64@plt+0x3294>
   14874:	movw	r3, #28028	; 0x6d7c
   14878:	movt	r3, #3
   1487c:	ldr	r3, [r3]
   14880:	cmp	r3, #0
   14884:	bne	148a8 <ftello64@plt+0x3558>
   14888:	ldr	ip, [sp, #36]	; 0x24
   1488c:	movw	r3, #27948	; 0x6d2c
   14890:	movt	r3, #3
   14894:	ldr	r0, [ip]
   14898:	ldr	r1, [r3]
   1489c:	bl	11080 <strcmp@plt>
   148a0:	subs	r8, r0, #0
   148a4:	beq	1530c <ftello64@plt+0x3fbc>
   148a8:	ldr	ip, [sp, #96]	; 0x60
   148ac:	movw	r8, #28224	; 0x6e40
   148b0:	ldr	r9, [sp, #48]	; 0x30
   148b4:	movt	r8, #3
   148b8:	str	r8, [sp, #64]	; 0x40
   148bc:	orr	r1, r9, ip, lsl #8
   148c0:	ldr	ip, [sp, #64]	; 0x40
   148c4:	ldr	r9, [sp, #56]	; 0x38
   148c8:	ldr	r8, [sp, #40]	; 0x28
   148cc:	ldr	r2, [ip]
   148d0:	orr	r3, r8, r9, lsl #8
   148d4:	mov	r9, #0
   148d8:	orr	r3, r3, r1, lsl #16
   148dc:	cmp	r2, #1
   148e0:	mov	r8, r3
   148e4:	strd	r8, [sp, #48]	; 0x30
   148e8:	beq	14a58 <ftello64@plt+0x3708>
   148ec:	movw	r3, #28216	; 0x6e38
   148f0:	movt	r3, #3
   148f4:	ldr	r3, [r3]
   148f8:	cmp	r3, #0
   148fc:	beq	149d0 <ftello64@plt+0x3680>
   14900:	ldr	r8, [sp, #140]	; 0x8c
   14904:	mvn	r0, #0
   14908:	ldr	ip, [sp, #136]	; 0x88
   1490c:	mov	r1, #0
   14910:	ldr	r7, [sp, #104]	; 0x68
   14914:	ldr	r9, [sp, #100]	; 0x64
   14918:	orr	r2, r7, r8, lsl #8
   1491c:	orr	r3, r9, ip, lsl #8
   14920:	ldrd	r8, [sp, #48]	; 0x30
   14924:	orr	r2, r3, r2, lsl #16
   14928:	mov	r3, #0
   1492c:	cmp	r3, r1
   14930:	cmpeq	r2, r0
   14934:	moveq	ip, #0
   14938:	movne	ip, #1
   1493c:	cmp	r9, r1
   14940:	cmpeq	r8, r0
   14944:	ldr	r0, [sl]
   14948:	moveq	r9, #0
   1494c:	andne	r9, ip, #1
   14950:	cmp	r9, #0
   14954:	beq	15430 <ftello64@plt+0x40e0>
   14958:	subs	r2, r4, r2
   1495c:	sbc	r3, r5, r3
   14960:	mov	r7, #0
   14964:	subs	r2, r2, #80	; 0x50
   14968:	str	r7, [sp]
   1496c:	sbc	r3, r3, #0
   14970:	movw	r8, #27960	; 0x6d38
   14974:	bl	11290 <fseeko64@plt>
   14978:	movt	r8, #3
   1497c:	cmp	r0, r7
   14980:	beq	15340 <ftello64@plt+0x3ff0>
   14984:	ldr	r0, [r8]
   14988:	movw	r5, #28224	; 0x6e40
   1498c:	bl	11284 <fclose@plt>
   14990:	ldr	r9, [sp, #64]	; 0x40
   14994:	str	r7, [r8]
   14998:	movt	r5, #3
   1499c:	ldr	r3, [r9]
   149a0:	cmp	r3, #1
   149a4:	beq	14a84 <ftello64@plt+0x3734>
   149a8:	bl	11230 <__errno_location@plt>
   149ac:	mov	r4, #3
   149b0:	ldr	r0, [r0]
   149b4:	bl	111c4 <strerror@plt>
   149b8:	mov	r1, r0
   149bc:	movw	r0, #9120	; 0x23a0
   149c0:	movt	r0, #2
   149c4:	bl	13164 <ftello64@plt+0x1e14>
   149c8:	ldr	r3, [r5]
   149cc:	b	1438c <ftello64@plt+0x303c>
   149d0:	subs	r8, r4, #24
   149d4:	mov	r4, #0
   149d8:	sbc	r9, r5, #0
   149dc:	mov	r5, #0
   149e0:	strd	r8, [sp, #40]	; 0x28
   149e4:	strd	r4, [sp, #56]	; 0x38
   149e8:	ldr	r0, [sl]
   149ec:	mov	r4, #0
   149f0:	ldrd	r2, [sp, #40]	; 0x28
   149f4:	movw	r5, #27960	; 0x6d38
   149f8:	str	r4, [sp]
   149fc:	movt	r5, #3
   14a00:	bl	11290 <fseeko64@plt>
   14a04:	subs	r7, r0, #0
   14a08:	beq	14b2c <ftello64@plt+0x37dc>
   14a0c:	ldr	r0, [r5]
   14a10:	movw	r6, #28224	; 0x6e40
   14a14:	bl	11284 <fclose@plt>
   14a18:	ldr	r7, [sp, #64]	; 0x40
   14a1c:	str	r4, [r5]
   14a20:	movt	r6, #3
   14a24:	ldr	r3, [r7]
   14a28:	cmp	r3, #1
   14a2c:	beq	14af0 <ftello64@plt+0x37a0>
   14a30:	bl	11230 <__errno_location@plt>
   14a34:	mov	r4, #3
   14a38:	ldr	r0, [r0]
   14a3c:	bl	111c4 <strerror@plt>
   14a40:	mov	r1, r0
   14a44:	movw	r0, #9120	; 0x23a0
   14a48:	movt	r0, #2
   14a4c:	bl	13164 <ftello64@plt+0x1e14>
   14a50:	ldr	r3, [r6]
   14a54:	b	1438c <ftello64@plt+0x303c>
   14a58:	ldr	r9, [sp, #36]	; 0x24
   14a5c:	movw	r3, #27948	; 0x6d2c
   14a60:	movt	r3, #3
   14a64:	ldr	r0, [r9]
   14a68:	ldr	r1, [r3]
   14a6c:	bl	11080 <strcmp@plt>
   14a70:	subs	r8, r0, #0
   14a74:	beq	14ac0 <ftello64@plt+0x3770>
   14a78:	cmp	r7, #1
   14a7c:	bne	148ec <ftello64@plt+0x359c>
   14a80:	b	14900 <ftello64@plt+0x35b0>
   14a84:	bl	11230 <__errno_location@plt>
   14a88:	mov	r4, #3
   14a8c:	ldr	r0, [r0]
   14a90:	bl	111c4 <strerror@plt>
   14a94:	mov	r1, r0
   14a98:	movw	r0, #10012	; 0x271c
   14a9c:	movt	r0, #2
   14aa0:	bl	13164 <ftello64@plt+0x1e14>
   14aa4:	movw	r0, #9652	; 0x25b4
   14aa8:	movw	r1, #11572	; 0x2d34
   14aac:	movt	r0, #2
   14ab0:	movt	r1, #2
   14ab4:	bl	13164 <ftello64@plt+0x1e14>
   14ab8:	ldr	r3, [r5]
   14abc:	b	1438c <ftello64@plt+0x303c>
   14ac0:	ldr	r0, [sl]
   14ac4:	mov	r4, #16
   14ac8:	bl	11284 <fclose@plt>
   14acc:	movw	r0, #9972	; 0x26f4
   14ad0:	movw	r1, #11572	; 0x2d34
   14ad4:	movt	r0, #2
   14ad8:	movt	r1, #2
   14adc:	str	r8, [sl]
   14ae0:	bl	13164 <ftello64@plt+0x1e14>
   14ae4:	ldr	ip, [sp, #64]	; 0x40
   14ae8:	ldr	r3, [ip]
   14aec:	b	1438c <ftello64@plt+0x303c>
   14af0:	bl	11230 <__errno_location@plt>
   14af4:	mov	r4, #3
   14af8:	ldr	r0, [r0]
   14afc:	bl	111c4 <strerror@plt>
   14b00:	mov	r1, r0
   14b04:	movw	r0, #10408	; 0x28a8
   14b08:	movt	r0, #2
   14b0c:	bl	13164 <ftello64@plt+0x1e14>
   14b10:	movw	r0, #9652	; 0x25b4
   14b14:	movw	r1, #11572	; 0x2d34
   14b18:	movt	r0, #2
   14b1c:	movt	r1, #2
   14b20:	bl	13164 <ftello64@plt+0x1e14>
   14b24:	ldr	r3, [r6]
   14b28:	b	1438c <ftello64@plt+0x303c>
   14b2c:	ldr	r3, [r5]
   14b30:	mov	r1, #1
   14b34:	mov	r2, #4
   14b38:	add	r0, sp, #152	; 0x98
   14b3c:	mov	ip, #80	; 0x50
   14b40:	strb	ip, [sp, #148]	; 0x94
   14b44:	mov	ip, #75	; 0x4b
   14b48:	strb	ip, [sp, #149]	; 0x95
   14b4c:	mov	ip, #6
   14b50:	strb	ip, [sp, #150]	; 0x96
   14b54:	mov	ip, #7
   14b58:	strb	ip, [sp, #151]	; 0x97
   14b5c:	bl	11188 <fread@plt>
   14b60:	cmp	r0, #4
   14b64:	beq	14f80 <ftello64@plt+0x3c30>
   14b68:	ldr	r7, [sp, #92]	; 0x5c
   14b6c:	ldr	r5, [sp, #88]	; 0x58
   14b70:	orr	r4, r5, r7, lsl #8
   14b74:	ldr	r5, [sp, #68]	; 0x44
   14b78:	mov	r2, #0
   14b7c:	ldrd	r0, [sp, #48]	; 0x30
   14b80:	ldrd	r8, [sp, #56]	; 0x38
   14b84:	ldr	r3, [r5]
   14b88:	adds	r8, r8, r0
   14b8c:	ldr	r5, [sp, #24]
   14b90:	adc	r9, r9, r1
   14b94:	movw	r1, #33936	; 0x8490
   14b98:	cmp	r3, r4
   14b9c:	movt	r1, #3
   14ba0:	mov	r3, #0
   14ba4:	strd	r8, [sp, #104]	; 0x68
   14ba8:	strd	r8, [r1]
   14bac:	strd	r2, [r5]
   14bb0:	beq	14bc4 <ftello64@plt+0x3874>
   14bb4:	ldr	r0, [sl]
   14bb8:	bl	11284 <fclose@plt>
   14bbc:	mov	r3, #0
   14bc0:	str	r3, [sl]
   14bc4:	ldr	r7, [sp, #80]	; 0x50
   14bc8:	ldr	r8, [sp, #68]	; 0x44
   14bcc:	ldr	r3, [r7]
   14bd0:	str	r4, [r8]
   14bd4:	cmp	r4, r3
   14bd8:	bcs	14d24 <ftello64@plt+0x39d4>
   14bdc:	str	r6, [sp, #96]	; 0x60
   14be0:	mov	r1, r4
   14be4:	ldr	r6, [sp, #64]	; 0x40
   14be8:	mov	r7, #1
   14bec:	mov	r9, #0
   14bf0:	movw	ip, #27956	; 0x6d34
   14bf4:	str	r9, [sp, #100]	; 0x64
   14bf8:	movt	ip, #3
   14bfc:	str	r9, [sp, #88]	; 0x58
   14c00:	str	ip, [sp, #136]	; 0x88
   14c04:	str	fp, [sp, #40]	; 0x28
   14c08:	sub	r3, r3, #1
   14c0c:	cmp	r3, r1
   14c10:	beq	14e3c <ftello64@plt+0x3aec>
   14c14:	ldr	r4, [sp, #36]	; 0x24
   14c18:	ldr	r0, [r4]
   14c1c:	bl	1b0c8 <ftello64@plt+0x9d78>
   14c20:	str	r0, [sp, #48]	; 0x30
   14c24:	ldr	r0, [sl]
   14c28:	cmp	r0, #0
   14c2c:	beq	14dc4 <ftello64@plt+0x3a74>
   14c30:	ldr	r4, [sp, #88]	; 0x58
   14c34:	cmp	r4, #0
   14c38:	beq	14cec <ftello64@plt+0x399c>
   14c3c:	movw	r5, #27928	; 0x6d18
   14c40:	movt	r5, #3
   14c44:	str	r5, [sp, #92]	; 0x5c
   14c48:	bl	13294 <ftello64@plt+0x1f44>
   14c4c:	cmp	r0, #0
   14c50:	beq	14c98 <ftello64@plt+0x3948>
   14c54:	ldr	r0, [sl]
   14c58:	bl	11350 <ftello64@plt>
   14c5c:	ldr	r4, [sp, #96]	; 0x60
   14c60:	ldr	r5, [sp, #92]	; 0x5c
   14c64:	ldrb	r3, [r4]
   14c68:	ldrb	ip, [r4, #1]
   14c6c:	cmp	r3, #80	; 0x50
   14c70:	ldrb	r2, [r4, #3]
   14c74:	ldrb	r3, [r4, #2]
   14c78:	strd	r0, [r5]
   14c7c:	bne	15118 <ftello64@plt+0x3dc8>
   14c80:	cmp	ip, #75	; 0x4b
   14c84:	bne	15118 <ftello64@plt+0x3dc8>
   14c88:	cmp	r3, #5
   14c8c:	bne	15020 <ftello64@plt+0x3cd0>
   14c90:	cmp	r2, #6
   14c94:	bne	15118 <ftello64@plt+0x3dc8>
   14c98:	ldr	r0, [sl]
   14c9c:	mov	r7, #0
   14ca0:	bl	11284 <fclose@plt>
   14ca4:	ldr	r0, [sp, #48]	; 0x30
   14ca8:	str	r7, [sl]
   14cac:	bl	110b0 <free@plt>
   14cb0:	movw	r0, #11568	; 0x2d30
   14cb4:	movt	r0, #2
   14cb8:	bl	13468 <ftello64@plt+0x2118>
   14cbc:	cmp	r0, r7
   14cc0:	beq	14d20 <ftello64@plt+0x39d0>
   14cc4:	ldr	r9, [sp, #68]	; 0x44
   14cc8:	ldr	ip, [sp, #80]	; 0x50
   14ccc:	ldr	r2, [r9]
   14cd0:	ldr	r3, [ip]
   14cd4:	add	r2, r2, #1
   14cd8:	str	r2, [r9]
   14cdc:	cmp	r3, r2
   14ce0:	bls	14d20 <ftello64@plt+0x39d0>
   14ce4:	mov	r1, r2
   14ce8:	b	14c08 <ftello64@plt+0x38b8>
   14cec:	cmp	r7, #0
   14cf0:	beq	14c3c <ftello64@plt+0x38ec>
   14cf4:	ldr	r7, [sp, #88]	; 0x58
   14cf8:	ldrd	r2, [sp, #104]	; 0x68
   14cfc:	str	r7, [sp]
   14d00:	bl	11290 <fseeko64@plt>
   14d04:	cmp	r0, #0
   14d08:	bne	14f4c <ftello64@plt+0x3bfc>
   14d0c:	movw	r8, #27788	; 0x6c8c
   14d10:	ldr	r0, [sl]
   14d14:	movt	r8, #3
   14d18:	str	r8, [sp, #84]	; 0x54
   14d1c:	b	14c3c <ftello64@plt+0x38ec>
   14d20:	ldr	fp, [sp, #40]	; 0x28
   14d24:	ldr	r9, [sp, #20]
   14d28:	mov	r3, #0
   14d2c:	movw	r4, #33944	; 0x8498
   14d30:	movt	r4, #3
   14d34:	ldr	r2, [r9]
   14d38:	ldrd	r8, [sp, #72]	; 0x48
   14d3c:	cmp	r3, r9
   14d40:	cmpeq	r2, r8
   14d44:	beq	14e70 <ftello64@plt+0x3b20>
   14d48:	mov	r1, r9
   14d4c:	mov	r2, #0
   14d50:	mov	r0, r8
   14d54:	movw	r3, #3748	; 0xea4
   14d58:	movt	r3, #2
   14d5c:	bl	1f6ec <ftello64@plt+0xe39c>
   14d60:	mov	r1, #0
   14d64:	mov	r2, r1
   14d68:	movw	r3, #3748	; 0xea4
   14d6c:	movt	r3, #2
   14d70:	mov	r5, r0
   14d74:	ldr	r0, [r4]
   14d78:	bl	1f6ec <ftello64@plt+0xe39c>
   14d7c:	str	r5, [sp]
   14d80:	mov	r1, #1
   14d84:	movw	r2, #5105	; 0x13f1
   14d88:	movw	r3, #11576	; 0x2d38
   14d8c:	movt	r3, #2
   14d90:	mov	r4, #3
   14d94:	str	r0, [sp, #4]
   14d98:	movw	r0, #28796	; 0x707c
   14d9c:	movt	r0, #3
   14da0:	bl	11248 <__sprintf_chk@plt>
   14da4:	movw	r0, #28796	; 0x707c
   14da8:	movw	r1, #11572	; 0x2d34
   14dac:	movt	r0, #3
   14db0:	movt	r1, #2
   14db4:	bl	13164 <ftello64@plt+0x1e14>
   14db8:	ldr	r5, [sp, #64]	; 0x40
   14dbc:	ldr	r3, [r5]
   14dc0:	b	1438c <ftello64@plt+0x303c>
   14dc4:	ldr	r9, [sp, #48]	; 0x30
   14dc8:	movw	r5, #27936	; 0x6d20
   14dcc:	ldr	fp, [sp, #80]	; 0x50
   14dd0:	movt	r5, #3
   14dd4:	movw	r1, #3936	; 0xf60
   14dd8:	mov	r0, r9
   14ddc:	movt	r1, #2
   14de0:	bl	112e4 <fopen64@plt>
   14de4:	cmp	r0, #0
   14de8:	str	r0, [sl]
   14dec:	bne	14f44 <ftello64@plt+0x3bf4>
   14df0:	ldr	r8, [sp, #68]	; 0x44
   14df4:	ldr	r0, [r8]
   14df8:	movw	r8, #27936	; 0x6d20
   14dfc:	bl	1b1f4 <ftello64@plt+0x9ea4>
   14e00:	movt	r8, #3
   14e04:	cmp	r0, #9
   14e08:	beq	14f1c <ftello64@plt+0x3bcc>
   14e0c:	cmp	r0, #3
   14e10:	beq	14ed8 <ftello64@plt+0x3b88>
   14e14:	ldr	r3, [fp]
   14e18:	ldr	r1, [r5]
   14e1c:	sub	r3, r3, #1
   14e20:	cmp	r3, r1
   14e24:	beq	14ea4 <ftello64@plt+0x3b54>
   14e28:	ldr	ip, [sp, #28]
   14e2c:	ldr	r0, [ip]
   14e30:	bl	1b0c8 <ftello64@plt+0x9d78>
   14e34:	mov	r9, r0
   14e38:	b	14dd4 <ftello64@plt+0x3a84>
   14e3c:	ldr	r5, [sp, #36]	; 0x24
   14e40:	ldr	r4, [r5]
   14e44:	mov	r0, r4
   14e48:	bl	11218 <strlen@plt>
   14e4c:	add	r0, r0, #1
   14e50:	bl	111ac <malloc@plt>
   14e54:	subs	r8, r0, #0
   14e58:	str	r8, [sp, #48]	; 0x30
   14e5c:	beq	14e80 <ftello64@plt+0x3b30>
   14e60:	ldr	ip, [sp, #136]	; 0x88
   14e64:	ldr	r1, [ip]
   14e68:	bl	11170 <strcpy@plt>
   14e6c:	b	14c24 <ftello64@plt+0x38d4>
   14e70:	ldr	r4, [sp, #64]	; 0x40
   14e74:	ldr	r3, [r4]
   14e78:	mov	r4, #0
   14e7c:	b	1438c <ftello64@plt+0x303c>
   14e80:	mov	r1, r4
   14e84:	movw	r0, #10112	; 0x2780
   14e88:	movt	r0, #2
   14e8c:	ldr	fp, [sp, #40]	; 0x28
   14e90:	bl	13164 <ftello64@plt+0x1e14>
   14e94:	ldr	r9, [sp, #64]	; 0x40
   14e98:	mov	r4, #4
   14e9c:	ldr	r3, [r9]
   14ea0:	b	1438c <ftello64@plt+0x303c>
   14ea4:	ldr	r8, [sp, #36]	; 0x24
   14ea8:	ldr	r4, [r8]
   14eac:	mov	r0, r4
   14eb0:	bl	11218 <strlen@plt>
   14eb4:	add	r8, r0, #1
   14eb8:	mov	r0, r8
   14ebc:	bl	111ac <malloc@plt>
   14ec0:	subs	r9, r0, #0
   14ec4:	beq	14e80 <ftello64@plt+0x3b30>
   14ec8:	mov	r1, r4
   14ecc:	mov	r2, r8
   14ed0:	bl	110d4 <memcpy@plt>
   14ed4:	b	14dd4 <ftello64@plt+0x3a84>
   14ed8:	ldr	r2, [r8]
   14edc:	mov	r1, #1
   14ee0:	movw	r0, #28796	; 0x707c
   14ee4:	movw	r3, #11044	; 0x2b24
   14ee8:	movt	r0, #3
   14eec:	movt	r3, #2
   14ef0:	str	r2, [sp]
   14ef4:	movw	r2, #5105	; 0x13f1
   14ef8:	bl	11248 <__sprintf_chk@plt>
   14efc:	movw	r0, #28796	; 0x707c
   14f00:	movw	r1, #11572	; 0x2d34
   14f04:	movt	r0, #3
   14f08:	movt	r1, #2
   14f0c:	mov	ip, #1
   14f10:	str	ip, [sp, #88]	; 0x58
   14f14:	bl	13164 <ftello64@plt+0x1e14>
   14f18:	b	14cc4 <ftello64@plt+0x3974>
   14f1c:	mov	r1, r9
   14f20:	mov	r4, r0
   14f24:	movw	r0, #11020	; 0x2b0c
   14f28:	movt	r0, #2
   14f2c:	str	r9, [sp, #48]	; 0x30
   14f30:	ldr	fp, [sp, #40]	; 0x28
   14f34:	bl	13164 <ftello64@plt+0x1e14>
   14f38:	ldr	r9, [sp, #64]	; 0x40
   14f3c:	ldr	r3, [r9]
   14f40:	b	1438c <ftello64@plt+0x303c>
   14f44:	str	r9, [sp, #48]	; 0x30
   14f48:	b	14c30 <ftello64@plt+0x38e0>
   14f4c:	ldr	r0, [sl]
   14f50:	mov	r4, #11
   14f54:	ldr	fp, [sp, #40]	; 0x28
   14f58:	bl	11284 <fclose@plt>
   14f5c:	ldr	r9, [sp, #88]	; 0x58
   14f60:	movw	r0, #9464	; 0x24f8
   14f64:	ldr	r1, [sp, #48]	; 0x30
   14f68:	movt	r0, #2
   14f6c:	str	r9, [sl]
   14f70:	bl	13164 <ftello64@plt+0x1e14>
   14f74:	ldr	ip, [sp, #64]	; 0x40
   14f78:	ldr	r3, [ip]
   14f7c:	b	1438c <ftello64@plt+0x303c>
   14f80:	ldrb	r2, [sp, #148]	; 0x94
   14f84:	ldrb	r3, [sp, #152]	; 0x98
   14f88:	cmp	r2, r3
   14f8c:	bne	14b68 <ftello64@plt+0x3818>
   14f90:	ldrb	r2, [sp, #149]	; 0x95
   14f94:	ldrb	r3, [sp, #153]	; 0x99
   14f98:	cmp	r2, r3
   14f9c:	bne	14b68 <ftello64@plt+0x3818>
   14fa0:	ldrb	r2, [sp, #150]	; 0x96
   14fa4:	ldrb	r3, [sp, #154]	; 0x9a
   14fa8:	cmp	r2, r3
   14fac:	bne	14b68 <ftello64@plt+0x3818>
   14fb0:	ldrb	r2, [sp, #151]	; 0x97
   14fb4:	ldrb	r3, [sp, #155]	; 0x9b
   14fb8:	cmp	r2, r3
   14fbc:	bne	14b68 <ftello64@plt+0x3818>
   14fc0:	ldr	r0, [r5]
   14fc4:	bl	11350 <ftello64@plt>
   14fc8:	mov	r2, #1
   14fcc:	ldr	r3, [r5]
   14fd0:	strd	r0, [sp, #40]	; 0x28
   14fd4:	add	r0, sp, #192	; 0xc0
   14fd8:	mov	r1, #16
   14fdc:	bl	11188 <fread@plt>
   14fe0:	cmp	r0, #1
   14fe4:	beq	151c8 <ftello64@plt+0x3e78>
   14fe8:	ldr	r0, [r5]
   14fec:	mov	r4, #11
   14ff0:	bl	11284 <fclose@plt>
   14ff4:	str	r7, [r5]
   14ff8:	bl	11230 <__errno_location@plt>
   14ffc:	ldr	r0, [r0]
   15000:	bl	111c4 <strerror@plt>
   15004:	mov	r1, r0
   15008:	movw	r0, #10112	; 0x2780
   1500c:	movt	r0, #2
   15010:	bl	13164 <ftello64@plt+0x1e14>
   15014:	ldr	r8, [sp, #64]	; 0x40
   15018:	ldr	r3, [r8]
   1501c:	b	1438c <ftello64@plt+0x303c>
   15020:	cmp	r3, #6
   15024:	beq	14c90 <ftello64@plt+0x3940>
   15028:	cmp	r3, #1
   1502c:	bne	15118 <ftello64@plt+0x3dc8>
   15030:	cmp	r2, #2
   15034:	bne	15118 <ftello64@plt+0x3dc8>
   15038:	movw	r3, #28228	; 0x6e44
   1503c:	movt	r3, #3
   15040:	ldr	r3, [r3]
   15044:	cmp	r3, #0
   15048:	beq	150a0 <ftello64@plt+0x3d50>
   1504c:	ldr	r4, [r6]
   15050:	cmp	r4, #1
   15054:	bne	150a0 <ftello64@plt+0x3d50>
   15058:	ldr	r8, [sp, #68]	; 0x44
   1505c:	subs	r0, r0, #4
   15060:	movw	ip, #28792	; 0x7078
   15064:	movt	ip, #3
   15068:	sbc	r1, r1, #0
   1506c:	mov	r2, #0
   15070:	movw	r3, #3748	; 0xea4
   15074:	movt	r3, #2
   15078:	ldr	r5, [ip]
   1507c:	ldr	r7, [r8]
   15080:	bl	1f6ec <ftello64@plt+0xe39c>
   15084:	movw	r2, #11264	; 0x2c00
   15088:	mov	r1, r4
   1508c:	movt	r2, #2
   15090:	mov	r3, r7
   15094:	str	r0, [sp]
   15098:	mov	r0, r5
   1509c:	bl	11278 <__fprintf_chk@plt>
   150a0:	add	r0, sp, #192	; 0xc0
   150a4:	mov	r1, #42	; 0x2a
   150a8:	mov	r2, #1
   150ac:	ldr	r3, [sl]
   150b0:	bl	11188 <fread@plt>
   150b4:	movw	r4, #27960	; 0x6d38
   150b8:	movt	r4, #3
   150bc:	cmp	r0, #1
   150c0:	mov	r9, r0
   150c4:	beq	158b4 <ftello64@plt+0x4564>
   150c8:	bl	11230 <__errno_location@plt>
   150cc:	movw	r5, #28224	; 0x6e40
   150d0:	movt	r5, #3
   150d4:	ldr	r0, [r0]
   150d8:	bl	111c4 <strerror@plt>
   150dc:	mov	r1, r0
   150e0:	movw	r0, #11320	; 0x2c38
   150e4:	movt	r0, #2
   150e8:	bl	13164 <ftello64@plt+0x1e14>
   150ec:	ldr	r3, [r6]
   150f0:	cmp	r3, #1
   150f4:	beq	155c4 <ftello64@plt+0x4274>
   150f8:	ldr	r0, [r4]
   150fc:	ldr	fp, [sp, #40]	; 0x28
   15100:	bl	110c8 <ferror@plt>
   15104:	ldr	r3, [r5]
   15108:	cmp	r0, #0
   1510c:	bne	1579c <ftello64@plt+0x444c>
   15110:	mov	r4, #2
   15114:	b	1438c <ftello64@plt+0x303c>
   15118:	ldr	r3, [r6]
   1511c:	movw	r5, #28224	; 0x6e40
   15120:	movt	r5, #3
   15124:	cmp	r3, #1
   15128:	beq	157a4 <ftello64@plt+0x4454>
   1512c:	ldr	r7, [sp, #68]	; 0x44
   15130:	subs	r0, r0, #4
   15134:	sbc	r1, r1, #0
   15138:	mov	r2, #0
   1513c:	movw	r3, #3748	; 0xea4
   15140:	movt	r3, #2
   15144:	ldr	r4, [r7]
   15148:	ldr	fp, [sp, #40]	; 0x28
   1514c:	bl	1f6ec <ftello64@plt+0xe39c>
   15150:	movw	r2, #5105	; 0x13f1
   15154:	mov	r1, #1
   15158:	str	r4, [sp]
   1515c:	movw	r3, #11160	; 0x2b98
   15160:	movt	r3, #2
   15164:	mov	r4, #3
   15168:	str	r0, [sp, #4]
   1516c:	movw	r0, #28796	; 0x707c
   15170:	movt	r0, #3
   15174:	bl	11248 <__sprintf_chk@plt>
   15178:	movw	r0, #28796	; 0x707c
   1517c:	movw	r1, #11572	; 0x2d34
   15180:	movt	r0, #3
   15184:	movt	r1, #2
   15188:	bl	13164 <ftello64@plt+0x1e14>
   1518c:	ldr	r1, [sp, #48]	; 0x30
   15190:	movw	r0, #11200	; 0x2bc0
   15194:	movt	r0, #2
   15198:	bl	13164 <ftello64@plt+0x1e14>
   1519c:	movw	r0, #11232	; 0x2be0
   151a0:	movw	r1, #11572	; 0x2d34
   151a4:	movt	r0, #2
   151a8:	movt	r1, #2
   151ac:	bl	13164 <ftello64@plt+0x1e14>
   151b0:	ldr	r0, [sl]
   151b4:	bl	11284 <fclose@plt>
   151b8:	mov	r2, #0
   151bc:	ldr	r3, [r5]
   151c0:	str	r2, [sl]
   151c4:	b	1438c <ftello64@plt+0x303c>
   151c8:	movw	r1, #10132	; 0x2794
   151cc:	ldr	r0, [r5]
   151d0:	movt	r1, #2
   151d4:	bl	13198 <ftello64@plt+0x1e48>
   151d8:	subs	r8, r0, #0
   151dc:	beq	15674 <ftello64@plt+0x4324>
   151e0:	ldrb	lr, [sp, #203]	; 0xcb
   151e4:	ldrb	r3, [sp, #202]	; 0xca
   151e8:	ldrb	ip, [sp, #201]	; 0xc9
   151ec:	ldrb	r1, [sp, #199]	; 0xc7
   151f0:	orr	lr, r3, lr, lsl #8
   151f4:	ldrb	r2, [sp, #200]	; 0xc8
   151f8:	ldrb	r3, [sp, #198]	; 0xc6
   151fc:	orr	ip, r2, ip, lsl #8
   15200:	ldrb	r0, [sp, #207]	; 0xcf
   15204:	ldrb	r2, [sp, #197]	; 0xc5
   15208:	orr	r9, ip, lr, lsl #16
   1520c:	orr	r3, r3, r1, lsl #8
   15210:	ldrb	ip, [sp, #196]	; 0xc4
   15214:	ldrb	r1, [sp, #206]	; 0xce
   15218:	orr	r2, ip, r2, lsl #8
   1521c:	ldrb	lr, [sp, #204]	; 0xcc
   15220:	orr	r4, r1, r0, lsl #8
   15224:	ldrb	r0, [sp, #195]	; 0xc3
   15228:	ldrb	r1, [sp, #205]	; 0xcd
   1522c:	orr	ip, r2, r3, lsl #16
   15230:	ldrb	r3, [sp, #194]	; 0xc2
   15234:	orr	r2, r7, ip
   15238:	orr	r3, r3, r0, lsl #8
   1523c:	orr	r1, lr, r1, lsl #8
   15240:	str	r3, [sp, #48]	; 0x30
   15244:	orr	r1, r1, r4, lsl #16
   15248:	ldrb	lr, [sp, #193]	; 0xc1
   1524c:	mov	r3, r9
   15250:	ldr	r4, [sp, #80]	; 0x50
   15254:	ldr	ip, [sp, #48]	; 0x30
   15258:	ldrb	r0, [sp, #192]	; 0xc0
   1525c:	ldrd	r8, [sp, #56]	; 0x38
   15260:	orr	r0, r0, lr, lsl #8
   15264:	str	r1, [r4]
   15268:	adds	r8, r8, r2
   1526c:	sub	r1, r1, #1
   15270:	orr	r4, r0, ip, lsl #16
   15274:	ldr	ip, [sp, #68]	; 0x44
   15278:	adc	r9, r9, r3
   1527c:	cmp	r4, r1
   15280:	str	r1, [ip]
   15284:	beq	15610 <ftello64@plt+0x42c0>
   15288:	ldr	r0, [r5]
   1528c:	bl	11284 <fclose@plt>
   15290:	ldr	ip, [sp, #36]	; 0x24
   15294:	mov	r1, r4
   15298:	str	r7, [r5]
   1529c:	ldr	r0, [ip]
   152a0:	bl	1b0c8 <ftello64@plt+0x9d78>
   152a4:	mov	r5, r0
   152a8:	movw	r1, #3936	; 0xf60
   152ac:	mov	r0, r5
   152b0:	movt	r1, #2
   152b4:	bl	112e4 <fopen64@plt>
   152b8:	cmp	r0, #0
   152bc:	str	r0, [sl]
   152c0:	bne	15604 <ftello64@plt+0x42b4>
   152c4:	mov	r0, r4
   152c8:	bl	1b1f4 <ftello64@plt+0x9ea4>
   152cc:	cmp	r0, #0
   152d0:	bne	155f4 <ftello64@plt+0x42a4>
   152d4:	mov	r0, r5
   152d8:	bl	110b0 <free@plt>
   152dc:	ldr	r5, [sp, #36]	; 0x24
   152e0:	mov	r1, r4
   152e4:	ldr	r0, [r5]
   152e8:	bl	1b0c8 <ftello64@plt+0x9d78>
   152ec:	mov	r5, r0
   152f0:	b	152a8 <ftello64@plt+0x3f58>
   152f4:	movw	r3, #27840	; 0x6cc0
   152f8:	movt	r3, #3
   152fc:	ldr	r3, [r3]
   15300:	cmp	r3, #0
   15304:	beq	148a8 <ftello64@plt+0x3558>
   15308:	b	14874 <ftello64@plt+0x3524>
   1530c:	ldr	r0, [sl]
   15310:	mov	r4, #16
   15314:	bl	11284 <fclose@plt>
   15318:	movw	r0, #9920	; 0x26c0
   1531c:	movw	r1, #11572	; 0x2d34
   15320:	movt	r0, #2
   15324:	movt	r1, #2
   15328:	str	r8, [sl]
   1532c:	bl	13164 <ftello64@plt+0x1e14>
   15330:	movw	r3, #28224	; 0x6e40
   15334:	movt	r3, #3
   15338:	ldr	r3, [r3]
   1533c:	b	1438c <ftello64@plt+0x303c>
   15340:	ldr	r7, [r8]
   15344:	movw	r8, #21500	; 0x53fc
   15348:	movt	r8, #3
   1534c:	mov	r0, r7
   15350:	bl	1120c <feof@plt>
   15354:	cmp	r0, #0
   15358:	bne	154f0 <ftello64@plt+0x41a0>
   1535c:	mov	r0, r7
   15360:	bl	13294 <ftello64@plt+0x1f44>
   15364:	cmp	r0, #0
   15368:	beq	154f0 <ftello64@plt+0x41a0>
   1536c:	ldrb	r3, [r6]
   15370:	cmp	r3, #80	; 0x50
   15374:	bne	1534c <ftello64@plt+0x3ffc>
   15378:	ldrb	r3, [r8, #1]
   1537c:	cmp	r3, #75	; 0x4b
   15380:	bne	1534c <ftello64@plt+0x3ffc>
   15384:	ldrb	r3, [r8, #2]
   15388:	cmp	r3, #1
   1538c:	bne	1534c <ftello64@plt+0x3ffc>
   15390:	ldrb	r3, [r8, #3]
   15394:	cmp	r3, #2
   15398:	bne	1534c <ftello64@plt+0x3ffc>
   1539c:	subs	r8, r4, #24
   153a0:	ldr	r0, [sl]
   153a4:	sbc	r9, r5, #0
   153a8:	strd	r8, [sp, #40]	; 0x28
   153ac:	bl	11350 <ftello64@plt>
   153b0:	ldrd	r4, [sp, #48]	; 0x30
   153b4:	subs	r0, r0, r4
   153b8:	sbc	r1, r1, r5
   153bc:	subs	r8, r0, #4
   153c0:	sbc	r9, r1, #0
   153c4:	strd	r8, [sp, #56]	; 0x38
   153c8:	movw	r3, #21160	; 0x52a8
   153cc:	movt	r3, #3
   153d0:	ldr	r3, [r3]
   153d4:	cmp	r3, #0
   153d8:	beq	149e8 <ftello64@plt+0x3698>
   153dc:	ldrd	r8, [sp, #56]	; 0x38
   153e0:	orrs	r9, r8, r9
   153e4:	beq	15498 <ftello64@plt+0x4148>
   153e8:	mov	r2, #0
   153ec:	ldrd	r0, [sp, #56]	; 0x38
   153f0:	mov	r3, r2
   153f4:	bl	1f6ec <ftello64@plt+0xe39c>
   153f8:	movw	r3, #10308	; 0x2844
   153fc:	mov	r1, #1
   15400:	movt	r3, #2
   15404:	movw	r2, #5105	; 0x13f1
   15408:	str	r0, [sp]
   1540c:	movw	r0, #28796	; 0x707c
   15410:	movt	r0, #3
   15414:	bl	11248 <__sprintf_chk@plt>
   15418:	movw	r0, #28796	; 0x707c
   1541c:	movw	r1, #11572	; 0x2d34
   15420:	movt	r0, #3
   15424:	movt	r1, #2
   15428:	bl	12efc <ftello64@plt+0x1bac>
   1542c:	b	149e8 <ftello64@plt+0x3698>
   15430:	subs	r2, r4, #24
   15434:	str	r9, [sp]
   15438:	sbc	r3, r5, #0
   1543c:	strd	r2, [sp, #40]	; 0x28
   15440:	bl	11290 <fseeko64@plt>
   15444:	movw	r7, #27960	; 0x6d38
   15448:	movt	r7, #3
   1544c:	subs	r8, r0, #0
   15450:	beq	15528 <ftello64@plt+0x41d8>
   15454:	ldr	r0, [r7]
   15458:	movw	r5, #28224	; 0x6e40
   1545c:	bl	11284 <fclose@plt>
   15460:	ldr	r4, [sp, #64]	; 0x40
   15464:	str	r9, [r7]
   15468:	movt	r5, #3
   1546c:	ldr	r3, [r4]
   15470:	cmp	r3, #1
   15474:	bne	149a8 <ftello64@plt+0x3658>
   15478:	bl	11230 <__errno_location@plt>
   1547c:	mov	r4, #3
   15480:	ldr	r0, [r0]
   15484:	bl	111c4 <strerror@plt>
   15488:	mov	r1, r0
   1548c:	movw	r0, #10064	; 0x2750
   15490:	movt	r0, #2
   15494:	b	14aa0 <ftello64@plt+0x3750>
   15498:	movw	lr, #10368	; 0x2880
   1549c:	movt	lr, #2
   154a0:	movw	ip, #28796	; 0x707c
   154a4:	add	r5, lr, #32
   154a8:	movt	ip, #3
   154ac:	mov	r4, lr
   154b0:	add	ip, ip, #16
   154b4:	ldm	r4!, {r0, r1, r2, r3}
   154b8:	add	lr, lr, #16
   154bc:	cmp	r4, r5
   154c0:	str	r0, [ip, #-16]
   154c4:	str	r1, [ip, #-12]
   154c8:	str	r2, [ip, #-8]
   154cc:	str	r3, [ip, #-4]
   154d0:	bne	154ac <ftello64@plt+0x415c>
   154d4:	ldm	lr!, {r0, r1}
   154d8:	mov	r4, #0
   154dc:	mov	r5, #0
   154e0:	strd	r4, [sp, #56]	; 0x38
   154e4:	str	r0, [ip]
   154e8:	str	r1, [ip, #4]
   154ec:	b	15418 <ftello64@plt+0x40c8>
   154f0:	movw	r0, #11612	; 0x2d5c
   154f4:	movw	r1, #11572	; 0x2d34
   154f8:	movt	r0, #2
   154fc:	movt	r1, #2
   15500:	bl	13164 <ftello64@plt+0x1e14>
   15504:	movw	r0, #9652	; 0x25b4
   15508:	movw	r1, #11572	; 0x2d34
   1550c:	movt	r0, #2
   15510:	movt	r1, #2
   15514:	mov	r4, #3
   15518:	bl	13164 <ftello64@plt+0x1e14>
   1551c:	ldr	r9, [sp, #64]	; 0x40
   15520:	ldr	r3, [r9]
   15524:	b	1438c <ftello64@plt+0x303c>
   15528:	movw	r1, #10104	; 0x2778
   1552c:	ldr	r0, [r7]
   15530:	movt	r1, #2
   15534:	bl	13198 <ftello64@plt+0x1e48>
   15538:	cmp	r0, #0
   1553c:	bne	15564 <ftello64@plt+0x4214>
   15540:	movw	r3, #21160	; 0x52a8
   15544:	movt	r3, #3
   15548:	ldr	r3, [r3]
   1554c:	cmp	r3, #0
   15550:	bne	15498 <ftello64@plt+0x4148>
   15554:	mov	r4, #0
   15558:	mov	r5, #0
   1555c:	strd	r4, [sp, #56]	; 0x38
   15560:	b	149e8 <ftello64@plt+0x3698>
   15564:	ldr	r0, [r7]
   15568:	bl	11350 <ftello64@plt>
   1556c:	mov	r2, #1
   15570:	ldr	r3, [r7]
   15574:	strd	r0, [sp, #56]	; 0x38
   15578:	add	r0, sp, #192	; 0xc0
   1557c:	mov	r1, #16
   15580:	bl	11188 <fread@plt>
   15584:	cmp	r0, #1
   15588:	beq	15dd8 <ftello64@plt+0x4a88>
   1558c:	ldr	r0, [r7]
   15590:	mov	r4, #11
   15594:	bl	11284 <fclose@plt>
   15598:	str	r8, [r7]
   1559c:	bl	11230 <__errno_location@plt>
   155a0:	ldr	r0, [r0]
   155a4:	bl	111c4 <strerror@plt>
   155a8:	mov	r1, r0
   155ac:	movw	r0, #10112	; 0x2780
   155b0:	movt	r0, #2
   155b4:	bl	13164 <ftello64@plt+0x1e14>
   155b8:	ldr	r5, [sp, #64]	; 0x40
   155bc:	ldr	r3, [r5]
   155c0:	b	1438c <ftello64@plt+0x303c>
   155c4:	movw	r0, #11348	; 0x2c54
   155c8:	movw	r1, #11572	; 0x2d34
   155cc:	movt	r0, #2
   155d0:	movt	r1, #2
   155d4:	bl	13164 <ftello64@plt+0x1e14>
   155d8:	movw	r0, #11396	; 0x2c84
   155dc:	movw	r1, #11572	; 0x2d34
   155e0:	movt	r0, #2
   155e4:	movt	r1, #2
   155e8:	bl	13164 <ftello64@plt+0x1e14>
   155ec:	ldr	r0, [sl]
   155f0:	b	14c48 <ftello64@plt+0x38f8>
   155f4:	ldr	r4, [sp, #64]	; 0x40
   155f8:	ldr	r3, [r4]
   155fc:	mov	r4, #9
   15600:	b	1438c <ftello64@plt+0x303c>
   15604:	mov	r0, r5
   15608:	bl	110b0 <free@plt>
   1560c:	ldr	ip, [sp, #68]	; 0x44
   15610:	mov	r7, #0
   15614:	ldr	r0, [sl]
   15618:	str	r7, [sp]
   1561c:	mov	r2, r8
   15620:	mov	r3, r9
   15624:	str	r4, [ip]
   15628:	bl	11290 <fseeko64@plt>
   1562c:	movw	r5, #27960	; 0x6d38
   15630:	movt	r5, #3
   15634:	cmp	r0, r7
   15638:	beq	156a4 <ftello64@plt+0x4354>
   1563c:	ldr	r0, [r5]
   15640:	mov	r4, #3
   15644:	bl	11284 <fclose@plt>
   15648:	str	r7, [r5]
   1564c:	bl	11230 <__errno_location@plt>
   15650:	ldr	r0, [r0]
   15654:	bl	111c4 <strerror@plt>
   15658:	mov	r1, r0
   1565c:	movw	r0, #9120	; 0x23a0
   15660:	movt	r0, #2
   15664:	bl	13164 <ftello64@plt+0x1e14>
   15668:	ldr	r5, [sp, #64]	; 0x40
   1566c:	ldr	r3, [r5]
   15670:	b	1438c <ftello64@plt+0x303c>
   15674:	ldr	r0, [r5]
   15678:	mov	r4, #11
   1567c:	bl	11284 <fclose@plt>
   15680:	ldr	r9, [sp, #36]	; 0x24
   15684:	movw	r0, #10140	; 0x279c
   15688:	movt	r0, #2
   1568c:	str	r8, [r5]
   15690:	ldr	r1, [r9]
   15694:	bl	13164 <ftello64@plt+0x1e14>
   15698:	ldr	ip, [sp, #64]	; 0x40
   1569c:	ldr	r3, [ip]
   156a0:	b	1438c <ftello64@plt+0x303c>
   156a4:	movw	r1, #10220	; 0x27ec
   156a8:	ldr	r0, [r5]
   156ac:	movt	r1, #2
   156b0:	bl	13198 <ftello64@plt+0x1e48>
   156b4:	subs	r4, r0, #0
   156b8:	bne	15b68 <ftello64@plt+0x4818>
   156bc:	ldrd	r2, [sp, #40]	; 0x28
   156c0:	ldr	r0, [r5]
   156c4:	subs	r2, r2, #84	; 0x54
   156c8:	str	r4, [sp]
   156cc:	sbc	r3, r3, #0
   156d0:	bl	11290 <fseeko64@plt>
   156d4:	cmp	r0, #0
   156d8:	ldr	r0, [r5]
   156dc:	beq	15abc <ftello64@plt+0x476c>
   156e0:	bl	11284 <fclose@plt>
   156e4:	ldr	r7, [sp, #64]	; 0x40
   156e8:	movw	r6, #28224	; 0x6e40
   156ec:	str	r4, [r5]
   156f0:	movt	r6, #3
   156f4:	ldr	r3, [r7]
   156f8:	cmp	r3, #1
   156fc:	bne	14a30 <ftello64@plt+0x36e0>
   15700:	bl	11230 <__errno_location@plt>
   15704:	mov	r4, #3
   15708:	ldr	r0, [r0]
   1570c:	bl	111c4 <strerror@plt>
   15710:	mov	r1, r0
   15714:	movw	r0, #10460	; 0x28dc
   15718:	movt	r0, #2
   1571c:	b	14b0c <ftello64@plt+0x37bc>
   15720:	add	r0, r4, #1
   15724:	bl	111ac <malloc@plt>
   15728:	cmp	r0, #0
   1572c:	mov	r9, r0
   15730:	str	r0, [r7, #76]	; 0x4c
   15734:	beq	16680 <ftello64@plt+0x5330>
   15738:	cmp	r8, #0
   1573c:	bne	16658 <ftello64@plt+0x5308>
   15740:	cmp	r5, #0
   15744:	bne	1654c <ftello64@plt+0x51fc>
   15748:	mov	r2, #1
   1574c:	ldr	r3, [sl]
   15750:	mov	r0, r9
   15754:	mov	r1, r4
   15758:	bl	11188 <fread@plt>
   1575c:	movw	r3, #27960	; 0x6d38
   15760:	movt	r3, #3
   15764:	cmp	r0, #1
   15768:	mov	r2, r0
   1576c:	beq	15fdc <ftello64@plt+0x4c8c>
   15770:	ldr	r3, [r6]
   15774:	movw	r4, #28224	; 0x6e40
   15778:	movt	r4, #3
   1577c:	cmp	r3, #1
   15780:	beq	15fbc <ftello64@plt+0x4c6c>
   15784:	ldr	r0, [sl]
   15788:	ldr	fp, [sp, #40]	; 0x28
   1578c:	bl	110c8 <ferror@plt>
   15790:	ldr	r3, [r4]
   15794:	cmp	r0, #0
   15798:	beq	15110 <ftello64@plt+0x3dc0>
   1579c:	mov	r4, #11
   157a0:	b	1438c <ftello64@plt+0x303c>
   157a4:	movw	r4, #11068	; 0x2b3c
   157a8:	movw	ip, #28796	; 0x707c
   157ac:	movt	r4, #2
   157b0:	movt	ip, #3
   157b4:	mov	lr, r4
   157b8:	ldr	r7, [pc, #3932]	; 1671c <ftello64@plt+0x53cc>
   157bc:	ldm	lr!, {r0, r1, r2, r3}
   157c0:	add	r4, r4, #16
   157c4:	add	ip, ip, #16
   157c8:	cmp	lr, r7
   157cc:	str	r0, [ip, #-16]
   157d0:	str	r1, [ip, #-12]
   157d4:	str	r2, [ip, #-8]
   157d8:	str	r3, [ip, #-4]
   157dc:	bne	157b4 <ftello64@plt+0x4464>
   157e0:	ldr	r0, [r4]
   157e4:	ldr	r4, [pc, #3892]	; 16720 <ftello64@plt+0x53d0>
   157e8:	str	r0, [ip]
   157ec:	ldrb	ip, [r4, #1]!
   157f0:	mov	r1, #1
   157f4:	mov	r2, #40	; 0x28
   157f8:	movw	r3, #11104	; 0x2b60
   157fc:	add	r0, sp, #152	; 0x98
   15800:	movt	r3, #2
   15804:	str	ip, [sp]
   15808:	ldr	r8, [pc, #3860]	; 16724 <ftello64@plt+0x53d4>
   1580c:	bl	11248 <__sprintf_chk@plt>
   15810:	movw	r0, #28796	; 0x707c
   15814:	add	r1, sp, #152	; 0x98
   15818:	movt	r0, #3
   1581c:	movw	r2, #5105	; 0x13f1
   15820:	bl	1123c <__strcat_chk@plt>
   15824:	cmp	r4, r8
   15828:	bne	157ec <ftello64@plt+0x449c>
   1582c:	ldr	r9, [sp, #92]	; 0x5c
   15830:	mov	r2, #0
   15834:	ldr	ip, [sp, #68]	; 0x44
   15838:	movw	r3, #3748	; 0xea4
   1583c:	movt	r3, #2
   15840:	ldrd	r0, [r9]
   15844:	ldr	r4, [ip]
   15848:	subs	r0, r0, #4
   1584c:	sbc	r1, r1, #0
   15850:	bl	1f6ec <ftello64@plt+0xe39c>
   15854:	mov	r1, #1
   15858:	str	r4, [sp]
   1585c:	mov	r2, #40	; 0x28
   15860:	movw	r3, #11112	; 0x2b68
   15864:	movt	r3, #2
   15868:	str	r0, [sp, #4]
   1586c:	add	r0, sp, #152	; 0x98
   15870:	bl	11248 <__sprintf_chk@plt>
   15874:	add	r1, sp, #152	; 0x98
   15878:	movw	r2, #5105	; 0x13f1
   1587c:	movw	r0, #28796	; 0x707c
   15880:	movt	r0, #3
   15884:	bl	1123c <__strcat_chk@plt>
   15888:	movw	r0, #28796	; 0x707c
   1588c:	movw	r1, #11572	; 0x2d34
   15890:	movt	r0, #3
   15894:	movt	r1, #2
   15898:	bl	13164 <ftello64@plt+0x1e14>
   1589c:	movw	r0, #11132	; 0x2b7c
   158a0:	movw	r1, #11572	; 0x2d34
   158a4:	movt	r0, #2
   158a8:	movt	r1, #2
   158ac:	bl	13164 <ftello64@plt+0x1e14>
   158b0:	b	155ec <ftello64@plt+0x429c>
   158b4:	mov	r0, #120	; 0x78
   158b8:	bl	111ac <malloc@plt>
   158bc:	subs	r7, r0, #0
   158c0:	beq	15f94 <ftello64@plt+0x4c44>
   158c4:	ldrb	lr, [sp, #203]	; 0xcb
   158c8:	mov	r3, #0
   158cc:	ldrb	r2, [sp, #202]	; 0xca
   158d0:	ldrb	r5, [sp, #207]	; 0xcf
   158d4:	ldrb	r1, [sp, #201]	; 0xc9
   158d8:	orr	lr, r2, lr, lsl #8
   158dc:	ldrb	r0, [sp, #206]	; 0xce
   158e0:	ldrb	r4, [sp, #211]	; 0xd3
   158e4:	ldrb	r2, [sp, #200]	; 0xc8
   158e8:	orr	r5, r0, r5, lsl #8
   158ec:	ldrb	r0, [sp, #210]	; 0xd2
   158f0:	ldrb	ip, [sp, #215]	; 0xd7
   158f4:	orr	r2, r2, r1, lsl #8
   158f8:	ldrb	r1, [sp, #205]	; 0xcd
   158fc:	orr	r2, r2, lr, lsl #16
   15900:	orr	r4, r0, r4, lsl #8
   15904:	str	r2, [r7, #8]
   15908:	ldrb	r0, [sp, #214]	; 0xd6
   1590c:	ldrb	r2, [sp, #204]	; 0xcc
   15910:	orr	ip, r0, ip, lsl #8
   15914:	ldrb	lr, [sp, #209]	; 0xd1
   15918:	orr	r2, r2, r1, lsl #8
   1591c:	ldrb	r0, [sp, #213]	; 0xd5
   15920:	ldrb	r1, [sp, #208]	; 0xd0
   15924:	orr	r5, r2, r5, lsl #16
   15928:	ldrb	r2, [sp, #212]	; 0xd4
   1592c:	orr	lr, r1, lr, lsl #8
   15930:	ldrb	r1, [sp, #193]	; 0xc1
   15934:	orr	r0, r2, r0, lsl #8
   15938:	orr	lr, lr, r4, lsl #16
   1593c:	orr	r0, r0, ip, lsl #16
   15940:	ldrb	ip, [sp, #192]	; 0xc0
   15944:	ldrb	r4, [sp, #199]	; 0xc7
   15948:	ldrb	r2, [sp, #195]	; 0xc3
   1594c:	orr	r1, ip, r1, lsl #8
   15950:	str	r5, [r7, #12]
   15954:	tst	r1, #65280	; 0xff00
   15958:	ldrb	r5, [sp, #197]	; 0xc5
   1595c:	str	lr, [r7, #16]
   15960:	str	r0, [r7, #24]
   15964:	ldrb	ip, [sp, #196]	; 0xc4
   15968:	ldrb	r0, [sp, #194]	; 0xc2
   1596c:	ldrb	lr, [sp, #198]	; 0xc6
   15970:	orr	ip, ip, r5, lsl #8
   15974:	orr	r2, r0, r2, lsl #8
   15978:	strh	r1, [r7]
   1597c:	orr	lr, lr, r4, lsl #8
   15980:	strh	r2, [r7, #2]
   15984:	strh	ip, [r7, #4]
   15988:	movne	r1, #0
   1598c:	moveq	r1, #1
   15990:	strh	lr, [r7, #6]
   15994:	str	r3, [r7, #20]
   15998:	str	r3, [r7, #28]
   1599c:	ldrb	r5, [sp, #229]	; 0xe5
   159a0:	ldrb	r2, [sp, #228]	; 0xe4
   159a4:	ldrb	r4, [sp, #217]	; 0xd9
   159a8:	ldrb	r0, [sp, #216]	; 0xd8
   159ac:	orr	r5, r2, r5, lsl #8
   159b0:	ldrb	ip, [sp, #233]	; 0xe9
   159b4:	ldrb	r2, [sp, #232]	; 0xe8
   159b8:	orr	r4, r0, r4, lsl #8
   159bc:	ldrb	r0, [sp, #227]	; 0xe3
   159c0:	cmp	r4, r3
   159c4:	orr	ip, r2, ip, lsl #8
   159c8:	ldrb	r2, [sp, #226]	; 0xe2
   159cc:	ldrb	lr, [sp, #231]	; 0xe7
   159d0:	orr	r0, r2, r0, lsl #8
   159d4:	ldrb	r2, [sp, #230]	; 0xe6
   159d8:	orr	r0, r0, r5, lsl #16
   159dc:	ldrb	r8, [sp, #219]	; 0xdb
   159e0:	ldrb	r5, [sp, #221]	; 0xdd
   159e4:	orr	r2, r2, lr, lsl #8
   159e8:	orr	r2, r2, ip, lsl #16
   159ec:	str	r0, [r7, #56]	; 0x38
   159f0:	str	r2, [r7, #48]	; 0x30
   159f4:	ldrb	r0, [sp, #218]	; 0xda
   159f8:	ldrb	r2, [sp, #220]	; 0xdc
   159fc:	ldrb	ip, [sp, #223]	; 0xdf
   15a00:	orr	r8, r0, r8, lsl #8
   15a04:	str	r1, [r7, #112]	; 0x70
   15a08:	orr	r5, r2, r5, lsl #8
   15a0c:	ldrb	r1, [sp, #225]	; 0xe1
   15a10:	ldrb	r0, [sp, #222]	; 0xde
   15a14:	ldrb	r2, [sp, #224]	; 0xe0
   15a18:	str	r3, [r7, #52]	; 0x34
   15a1c:	orr	r0, r0, ip, lsl #8
   15a20:	str	r3, [r7, #72]	; 0x48
   15a24:	orr	r2, r2, r1, lsl #8
   15a28:	str	r3, [r7, #68]	; 0x44
   15a2c:	str	r3, [r7, #64]	; 0x40
   15a30:	str	r3, [r7, #76]	; 0x4c
   15a34:	str	r3, [r7, #60]	; 0x3c
   15a38:	str	r3, [r7, #80]	; 0x50
   15a3c:	strh	r4, [r7, #32]
   15a40:	strh	r8, [r7, #36]	; 0x24
   15a44:	strh	r5, [r7, #38]	; 0x26
   15a48:	str	r0, [r7, #40]	; 0x28
   15a4c:	strh	r2, [r7, #44]	; 0x2c
   15a50:	str	r3, [r7, #84]	; 0x54
   15a54:	str	r3, [r7, #96]	; 0x60
   15a58:	str	r3, [r7, #92]	; 0x5c
   15a5c:	str	r3, [r7, #88]	; 0x58
   15a60:	bne	15720 <ftello64@plt+0x43d0>
   15a64:	ldr	ip, [sp, #20]
   15a68:	mov	r1, r9
   15a6c:	movw	r0, #28796	; 0x707c
   15a70:	movw	r3, #11420	; 0x2c9c
   15a74:	movt	r0, #3
   15a78:	movt	r3, #2
   15a7c:	ldr	r2, [ip]
   15a80:	add	r2, r2, #1
   15a84:	str	r2, [sp]
   15a88:	movw	r2, #5105	; 0x13f1
   15a8c:	bl	11248 <__sprintf_chk@plt>
   15a90:	movw	r0, #11424	; 0x2ca0
   15a94:	movw	r1, #28796	; 0x707c
   15a98:	movt	r0, #2
   15a9c:	movt	r1, #3
   15aa0:	bl	13164 <ftello64@plt+0x1e14>
   15aa4:	ldr	r3, [r6]
   15aa8:	cmp	r3, #1
   15aac:	beq	155d8 <ftello64@plt+0x4288>
   15ab0:	ldr	fp, [sp, #40]	; 0x28
   15ab4:	mov	r4, #3
   15ab8:	b	1438c <ftello64@plt+0x303c>
   15abc:	bl	13294 <ftello64@plt+0x1f44>
   15ac0:	cmp	r0, #0
   15ac4:	beq	15adc <ftello64@plt+0x478c>
   15ac8:	movw	r0, #10220	; 0x27ec
   15acc:	movt	r0, #2
   15ad0:	bl	13468 <ftello64@plt+0x2118>
   15ad4:	cmp	r0, #0
   15ad8:	bne	15b24 <ftello64@plt+0x47d4>
   15adc:	ldr	r0, [sl]
   15ae0:	movw	r5, #28224	; 0x6e40
   15ae4:	bl	11284 <fclose@plt>
   15ae8:	ldr	r7, [sp, #64]	; 0x40
   15aec:	mov	r3, #0
   15af0:	movt	r5, #3
   15af4:	str	r3, [sl]
   15af8:	ldr	r2, [r7]
   15afc:	cmp	r2, #1
   15b00:	beq	15bd0 <ftello64@plt+0x4880>
   15b04:	ldr	r9, [sp, #36]	; 0x24
   15b08:	movw	r0, #10640	; 0x2990
   15b0c:	movt	r0, #2
   15b10:	mov	r4, #3
   15b14:	ldr	r1, [r9]
   15b18:	bl	13164 <ftello64@plt+0x1e14>
   15b1c:	ldr	r3, [r5]
   15b20:	b	1438c <ftello64@plt+0x303c>
   15b24:	ldr	r0, [r5]
   15b28:	bl	11350 <ftello64@plt>
   15b2c:	subs	r8, r0, r8
   15b30:	sbc	r9, r1, r9
   15b34:	movw	r0, #10512	; 0x2910
   15b38:	subs	r4, r8, #4
   15b3c:	movt	r0, #2
   15b40:	movw	r1, #11572	; 0x2d34
   15b44:	movt	r1, #2
   15b48:	sbc	r5, r9, #0
   15b4c:	strd	r4, [sp, #56]	; 0x38
   15b50:	bl	13164 <ftello64@plt+0x1e14>
   15b54:	movw	r0, #10564	; 0x2944
   15b58:	movw	r1, #11572	; 0x2d34
   15b5c:	movt	r0, #2
   15b60:	movt	r1, #2
   15b64:	bl	13164 <ftello64@plt+0x1e14>
   15b68:	add	r0, sp, #192	; 0xc0
   15b6c:	mov	r1, #1
   15b70:	mov	r2, #52	; 0x34
   15b74:	ldr	r3, [sl]
   15b78:	bl	11188 <fread@plt>
   15b7c:	movw	r5, #27960	; 0x6d38
   15b80:	movt	r5, #3
   15b84:	cmp	r0, #51	; 0x33
   15b88:	bhi	15c14 <ftello64@plt+0x48c4>
   15b8c:	ldr	ip, [sp, #64]	; 0x40
   15b90:	ldr	r3, [ip]
   15b94:	cmp	r3, #1
   15b98:	beq	15be8 <ftello64@plt+0x4898>
   15b9c:	movw	r0, #10736	; 0x29f0
   15ba0:	movw	r1, #11572	; 0x2d34
   15ba4:	movt	r0, #2
   15ba8:	movt	r1, #2
   15bac:	bl	13164 <ftello64@plt+0x1e14>
   15bb0:	ldr	r0, [sl]
   15bb4:	mov	r4, #3
   15bb8:	bl	11284 <fclose@plt>
   15bbc:	ldr	r5, [sp, #64]	; 0x40
   15bc0:	mov	r2, #0
   15bc4:	str	r2, [sl]
   15bc8:	ldr	r3, [r5]
   15bcc:	b	1438c <ftello64@plt+0x303c>
   15bd0:	ldr	r8, [sp, #36]	; 0x24
   15bd4:	movw	r0, #10592	; 0x2960
   15bd8:	mov	r4, #3
   15bdc:	movt	r0, #2
   15be0:	ldr	r1, [r8]
   15be4:	b	14aa0 <ftello64@plt+0x3750>
   15be8:	movw	r0, #10692	; 0x29c4
   15bec:	movw	r1, #11572	; 0x2d34
   15bf0:	movt	r0, #2
   15bf4:	movt	r1, #2
   15bf8:	bl	13164 <ftello64@plt+0x1e14>
   15bfc:	movw	r0, #9652	; 0x25b4
   15c00:	movw	r1, #11572	; 0x2d34
   15c04:	movt	r0, #2
   15c08:	movt	r1, #2
   15c0c:	bl	13164 <ftello64@plt+0x1e14>
   15c10:	b	15bb0 <ftello64@plt+0x4860>
   15c14:	ldrb	ip, [sp, #227]	; 0xe3
   15c18:	mov	r8, #0
   15c1c:	ldrb	r3, [sp, #226]	; 0xe2
   15c20:	ldrb	r0, [sp, #243]	; 0xf3
   15c24:	orr	ip, r3, ip, lsl #8
   15c28:	ldrb	r3, [sp, #242]	; 0xf2
   15c2c:	ldrb	r4, [sp, #225]	; 0xe1
   15c30:	ldrb	r1, [sp, #241]	; 0xf1
   15c34:	orr	r0, r3, r0, lsl #8
   15c38:	ldrb	r2, [sp, #224]	; 0xe0
   15c3c:	ldrb	r3, [sp, #240]	; 0xf0
   15c40:	orr	r2, r2, r4, lsl #8
   15c44:	ldrb	r4, [sp, #239]	; 0xef
   15c48:	orr	r1, r3, r1, lsl #8
   15c4c:	orr	r9, r2, ip, lsl #16
   15c50:	orr	r1, r1, r0, lsl #16
   15c54:	ldrb	r2, [sp, #237]	; 0xed
   15c58:	str	r1, [sp, #44]	; 0x2c
   15c5c:	ldrb	r0, [sp, #203]	; 0xcb
   15c60:	ldrb	r1, [sp, #211]	; 0xd3
   15c64:	ldrb	ip, [sp, #238]	; 0xee
   15c68:	ldrb	r3, [sp, #236]	; 0xec
   15c6c:	str	r8, [sp, #40]	; 0x28
   15c70:	orr	ip, ip, r4, lsl #8
   15c74:	str	r0, [sp, #48]	; 0x30
   15c78:	orr	r3, r3, r2, lsl #8
   15c7c:	str	r1, [sp, #72]	; 0x48
   15c80:	orr	ip, r3, ip, lsl #16
   15c84:	ldrd	r0, [sp, #40]	; 0x28
   15c88:	ldrb	r4, [sp, #223]	; 0xdf
   15c8c:	orr	r0, r0, ip
   15c90:	strd	r0, [sp, #40]	; 0x28
   15c94:	ldrb	r1, [sp, #220]	; 0xdc
   15c98:	ldrb	r2, [sp, #222]	; 0xde
   15c9c:	ldr	r0, [sp, #48]	; 0x30
   15ca0:	str	r1, [sp, #96]	; 0x60
   15ca4:	orr	r4, r2, r4, lsl #8
   15ca8:	ldrb	r1, [sp, #209]	; 0xd1
   15cac:	ldrb	r2, [sp, #210]	; 0xd2
   15cb0:	ldrb	r3, [sp, #202]	; 0xca
   15cb4:	str	r1, [sp, #92]	; 0x5c
   15cb8:	orr	ip, r3, r0, lsl #8
   15cbc:	str	r2, [sp, #88]	; 0x58
   15cc0:	ldrd	r0, [sp, #40]	; 0x28
   15cc4:	ldrd	r2, [sp, #56]	; 0x38
   15cc8:	ldrb	r7, [sp, #221]	; 0xdd
   15ccc:	adds	r2, r2, r0
   15cd0:	adc	r3, r3, r1
   15cd4:	strd	r2, [sp, #48]	; 0x30
   15cd8:	ldr	r2, [sp, #96]	; 0x60
   15cdc:	cmp	ip, #46	; 0x2e
   15ce0:	ldr	r3, [sp, #88]	; 0x58
   15ce4:	orr	r1, r2, r7, lsl #8
   15ce8:	ldr	r7, [sp, #72]	; 0x48
   15cec:	orr	r4, r1, r4, lsl #16
   15cf0:	ldr	r1, [sp, #92]	; 0x5c
   15cf4:	ldrb	r0, [sp, #208]	; 0xd0
   15cf8:	orr	r2, r3, r7, lsl #8
   15cfc:	orr	r3, r0, r1, lsl #8
   15d00:	orr	r0, r8, r4
   15d04:	mov	r1, r9
   15d08:	orr	r4, r3, r2, lsl #16
   15d0c:	strd	r0, [sp, #72]	; 0x48
   15d10:	bls	14b74 <ftello64@plt+0x3824>
   15d14:	movw	lr, #52429	; 0xcccd
   15d18:	movt	lr, #52428	; 0xcccc
   15d1c:	mvn	r7, #9
   15d20:	movw	r2, #5105	; 0x13f1
   15d24:	umull	r1, lr, lr, ip
   15d28:	movw	r0, #28796	; 0x707c
   15d2c:	mov	r1, #1
   15d30:	movt	r0, #3
   15d34:	movw	r3, #10772	; 0x2a14
   15d38:	movt	r3, #2
   15d3c:	lsr	lr, lr, #3
   15d40:	str	lr, [sp]
   15d44:	mla	ip, r7, lr, ip
   15d48:	movw	r7, #28224	; 0x6e40
   15d4c:	movt	r7, #3
   15d50:	str	ip, [sp, #4]
   15d54:	bl	11248 <__sprintf_chk@plt>
   15d58:	movw	r0, #28796	; 0x707c
   15d5c:	movw	r1, #11572	; 0x2d34
   15d60:	movt	r0, #3
   15d64:	movt	r1, #2
   15d68:	bl	13164 <ftello64@plt+0x1e14>
   15d6c:	movw	r0, #10808	; 0x2a38
   15d70:	movw	r1, #11572	; 0x2d34
   15d74:	movt	r0, #2
   15d78:	movt	r1, #2
   15d7c:	bl	13164 <ftello64@plt+0x1e14>
   15d80:	movw	r0, #10864	; 0x2a70
   15d84:	movw	r1, #11572	; 0x2d34
   15d88:	movt	r0, #2
   15d8c:	movt	r1, #2
   15d90:	bl	13164 <ftello64@plt+0x1e14>
   15d94:	ldr	ip, [sp, #64]	; 0x40
   15d98:	ldr	r3, [ip]
   15d9c:	cmp	r3, #1
   15da0:	beq	1658c <ftello64@plt+0x523c>
   15da4:	cmp	r3, #2
   15da8:	beq	16574 <ftello64@plt+0x5224>
   15dac:	movw	r0, #10984	; 0x2ae8
   15db0:	movw	r1, #11572	; 0x2d34
   15db4:	movt	r0, #2
   15db8:	movt	r1, #2
   15dbc:	bl	13164 <ftello64@plt+0x1e14>
   15dc0:	ldr	r0, [r5]
   15dc4:	bl	11284 <fclose@plt>
   15dc8:	mov	r4, #3
   15dcc:	str	r8, [r5]
   15dd0:	ldr	r3, [r7]
   15dd4:	b	1438c <ftello64@plt+0x303c>
   15dd8:	movw	r1, #10132	; 0x2794
   15ddc:	ldr	r0, [r7]
   15de0:	movt	r1, #2
   15de4:	bl	13198 <ftello64@plt+0x1e48>
   15de8:	subs	r5, r0, #0
   15dec:	beq	15ee4 <ftello64@plt+0x4b94>
   15df0:	ldrb	r2, [sp, #203]	; 0xcb
   15df4:	ldrb	r3, [sp, #202]	; 0xca
   15df8:	ldrb	r1, [sp, #201]	; 0xc9
   15dfc:	orr	r2, r3, r2, lsl #8
   15e00:	ldrb	ip, [sp, #207]	; 0xcf
   15e04:	ldrb	r3, [sp, #200]	; 0xc8
   15e08:	ldrb	r0, [sp, #206]	; 0xce
   15e0c:	orr	r3, r3, r1, lsl #8
   15e10:	ldrb	lr, [sp, #205]	; 0xcd
   15e14:	orr	r9, r0, ip, lsl #8
   15e18:	orr	r5, r3, r2, lsl #16
   15e1c:	ldrb	ip, [sp, #199]	; 0xc7
   15e20:	ldrb	r2, [sp, #204]	; 0xcc
   15e24:	ldrb	r3, [sp, #198]	; 0xc6
   15e28:	ldrb	r0, [sp, #197]	; 0xc5
   15e2c:	orr	r2, r2, lr, lsl #8
   15e30:	ldrb	r1, [sp, #196]	; 0xc4
   15e34:	orr	r3, r3, ip, lsl #8
   15e38:	orr	r2, r2, r9, lsl #16
   15e3c:	ldr	ip, [sp, #80]	; 0x50
   15e40:	orr	r1, r1, r0, lsl #8
   15e44:	cmp	r2, #1
   15e48:	orr	r3, r1, r3, lsl #16
   15e4c:	orr	r4, r8, r3
   15e50:	str	r2, [ip]
   15e54:	beq	15e90 <ftello64@plt+0x4b40>
   15e58:	ldr	r4, [sp, #36]	; 0x24
   15e5c:	movw	r0, #10176	; 0x27c0
   15e60:	movt	r0, #2
   15e64:	ldr	r1, [r4]
   15e68:	mov	r4, #3
   15e6c:	bl	13164 <ftello64@plt+0x1e14>
   15e70:	movw	r0, #9652	; 0x25b4
   15e74:	movw	r1, #11572	; 0x2d34
   15e78:	movt	r0, #2
   15e7c:	movt	r1, #2
   15e80:	bl	13164 <ftello64@plt+0x1e14>
   15e84:	ldr	r5, [sp, #64]	; 0x40
   15e88:	ldr	r3, [r5]
   15e8c:	b	1438c <ftello64@plt+0x303c>
   15e90:	ldr	r0, [r7]
   15e94:	mov	r2, r4
   15e98:	mov	r3, r5
   15e9c:	str	r8, [sp]
   15ea0:	bl	11290 <fseeko64@plt>
   15ea4:	cmp	r0, #0
   15ea8:	beq	15f14 <ftello64@plt+0x4bc4>
   15eac:	ldr	r0, [r7]
   15eb0:	mov	r4, #3
   15eb4:	bl	11284 <fclose@plt>
   15eb8:	str	r8, [r7]
   15ebc:	bl	11230 <__errno_location@plt>
   15ec0:	ldr	r0, [r0]
   15ec4:	bl	111c4 <strerror@plt>
   15ec8:	mov	r1, r0
   15ecc:	movw	r0, #9120	; 0x23a0
   15ed0:	movt	r0, #2
   15ed4:	bl	13164 <ftello64@plt+0x1e14>
   15ed8:	ldr	r7, [sp, #64]	; 0x40
   15edc:	ldr	r3, [r7]
   15ee0:	b	1438c <ftello64@plt+0x303c>
   15ee4:	ldr	r0, [r7]
   15ee8:	mov	r4, #11
   15eec:	bl	11284 <fclose@plt>
   15ef0:	ldr	r8, [sp, #36]	; 0x24
   15ef4:	movw	r0, #10140	; 0x279c
   15ef8:	movt	r0, #2
   15efc:	str	r5, [r7]
   15f00:	ldr	r1, [r8]
   15f04:	bl	13164 <ftello64@plt+0x1e14>
   15f08:	ldr	r9, [sp, #64]	; 0x40
   15f0c:	ldr	r3, [r9]
   15f10:	b	1438c <ftello64@plt+0x303c>
   15f14:	movw	r1, #10220	; 0x27ec
   15f18:	ldr	r0, [r7]
   15f1c:	movt	r1, #2
   15f20:	bl	13198 <ftello64@plt+0x1e48>
   15f24:	subs	r8, r0, #0
   15f28:	bne	15540 <ftello64@plt+0x41f0>
   15f2c:	ldrd	r2, [sp, #56]	; 0x38
   15f30:	ldr	r0, [r7]
   15f34:	subs	r2, r2, #84	; 0x54
   15f38:	str	r8, [sp]
   15f3c:	sbc	r3, r3, #0
   15f40:	bl	11290 <fseeko64@plt>
   15f44:	cmp	r0, #0
   15f48:	ldr	r0, [r7]
   15f4c:	beq	165e0 <ftello64@plt+0x5290>
   15f50:	bl	11284 <fclose@plt>
   15f54:	ldr	r9, [sp, #64]	; 0x40
   15f58:	str	r8, [r7]
   15f5c:	ldr	r3, [r9]
   15f60:	cmp	r3, #1
   15f64:	beq	165a4 <ftello64@plt+0x5254>
   15f68:	bl	11230 <__errno_location@plt>
   15f6c:	mov	r4, #3
   15f70:	ldr	r0, [r0]
   15f74:	bl	111c4 <strerror@plt>
   15f78:	mov	r1, r0
   15f7c:	movw	r0, #9120	; 0x23a0
   15f80:	movt	r0, #2
   15f84:	bl	13164 <ftello64@plt+0x1e14>
   15f88:	ldr	ip, [sp, #64]	; 0x40
   15f8c:	ldr	r3, [ip]
   15f90:	b	1438c <ftello64@plt+0x303c>
   15f94:	movw	r0, #11368	; 0x2c68
   15f98:	movw	r1, #11572	; 0x2d34
   15f9c:	movt	r0, #2
   15fa0:	movt	r1, #2
   15fa4:	ldr	fp, [sp, #40]	; 0x28
   15fa8:	bl	13164 <ftello64@plt+0x1e14>
   15fac:	ldr	r9, [sp, #64]	; 0x40
   15fb0:	mov	r4, #4
   15fb4:	ldr	r3, [r9]
   15fb8:	b	1438c <ftello64@plt+0x303c>
   15fbc:	bl	11230 <__errno_location@plt>
   15fc0:	ldr	r0, [r0]
   15fc4:	bl	111c4 <strerror@plt>
   15fc8:	mov	r1, r0
   15fcc:	movw	r0, #11456	; 0x2cc0
   15fd0:	movt	r0, #2
   15fd4:	bl	13164 <ftello64@plt+0x1e14>
   15fd8:	b	155d8 <ftello64@plt+0x4288>
   15fdc:	ldrh	r1, [r7, #36]	; 0x24
   15fe0:	cmp	r1, #0
   15fe4:	bne	16534 <ftello64@plt+0x51e4>
   15fe8:	ldrh	r1, [r7, #38]	; 0x26
   15fec:	cmp	r1, #0
   15ff0:	beq	1600c <ftello64@plt+0x4cbc>
   15ff4:	ldr	r0, [r7, #72]	; 0x48
   15ff8:	mov	r2, #1
   15ffc:	ldr	r3, [sl]
   16000:	bl	11188 <fread@plt>
   16004:	cmp	r0, #1
   16008:	bne	15770 <ftello64@plt+0x4420>
   1600c:	ldrh	r3, [r7, #32]
   16010:	movw	r4, #21140	; 0x5294
   16014:	ldr	r2, [r7, #76]	; 0x4c
   16018:	movt	r4, #3
   1601c:	mov	r1, #0
   16020:	strb	r1, [r2, r3]
   16024:	ldr	r3, [r4]
   16028:	cmp	r3, #3
   1602c:	beq	163e4 <ftello64@plt+0x5094>
   16030:	ldrh	r8, [r7, #4]
   16034:	and	r8, r8, #2048	; 0x800
   16038:	uxth	r8, r8
   1603c:	cmp	r8, #0
   16040:	beq	16394 <ftello64@plt+0x5044>
   16044:	ldr	r5, [r7, #76]	; 0x4c
   16048:	mov	r0, r5
   1604c:	bl	11218 <strlen@plt>
   16050:	add	r0, r0, #1
   16054:	bl	111ac <malloc@plt>
   16058:	cmp	r0, #0
   1605c:	mov	r4, r0
   16060:	str	r0, [r7, #88]	; 0x58
   16064:	beq	1636c <ftello64@plt+0x501c>
   16068:	mov	r1, r5
   1606c:	bl	11170 <strcpy@plt>
   16070:	mov	r0, r4
   16074:	bl	1dcac <ftello64@plt+0xc95c>
   16078:	subs	r4, r0, #0
   1607c:	beq	1634c <ftello64@plt+0x4ffc>
   16080:	ldr	r0, [r7, #76]	; 0x4c
   16084:	mov	r8, r4
   16088:	bl	110b0 <free@plt>
   1608c:	ldr	r9, [r7, #68]	; 0x44
   16090:	ldrh	r5, [r7, #36]	; 0x24
   16094:	str	r4, [r7, #76]	; 0x4c
   16098:	movw	fp, #28024	; 0x6d78
   1609c:	movt	fp, #3
   160a0:	mov	r1, r9
   160a4:	mov	r2, r5
   160a8:	mov	r0, #1
   160ac:	mov	r9, #0
   160b0:	str	r9, [fp]
   160b4:	bl	13948 <ftello64@plt+0x25f8>
   160b8:	cmp	r0, #0
   160bc:	ldreq	r1, [r7, #40]	; 0x28
   160c0:	beq	16238 <ftello64@plt+0x4ee8>
   160c4:	ldrd	r2, [r7, #24]
   160c8:	mvn	r4, #0
   160cc:	mov	r5, #0
   160d0:	mov	r1, #1
   160d4:	cmp	r3, r5
   160d8:	cmpeq	r2, r4
   160dc:	str	r1, [fp]
   160e0:	add	ip, r0, #4
   160e4:	bne	16138 <ftello64@plt+0x4de8>
   160e8:	ldrb	lr, [r0, #11]
   160ec:	add	ip, r0, #12
   160f0:	ldrb	r3, [r0, #10]
   160f4:	ldrb	r1, [r0, #9]
   160f8:	orr	lr, r3, lr, lsl #8
   160fc:	ldrb	r3, [r0, #8]
   16100:	ldrb	r2, [r0, #7]
   16104:	orr	r1, r3, r1, lsl #8
   16108:	ldrb	r3, [r0, #6]
   1610c:	orr	r1, r1, lr, lsl #16
   16110:	str	r1, [sp, #116]	; 0x74
   16114:	ldrb	r1, [r0, #5]
   16118:	orr	r3, r3, r2, lsl #8
   1611c:	ldrb	r0, [r0, #4]
   16120:	str	r9, [sp, #112]	; 0x70
   16124:	orr	r1, r0, r1, lsl #8
   16128:	orr	r1, r1, r3, lsl #16
   1612c:	ldrd	r2, [sp, #112]	; 0x70
   16130:	orr	r2, r2, r1
   16134:	strd	r2, [r7, #24]
   16138:	ldrd	r2, [r7, #16]
   1613c:	mvn	r0, #0
   16140:	mov	r1, #0
   16144:	cmp	r3, r1
   16148:	cmpeq	r2, r0
   1614c:	bne	161a0 <ftello64@plt+0x4e50>
   16150:	ldrb	r1, [ip, #7]
   16154:	mov	r9, #0
   16158:	ldrb	r3, [ip, #6]
   1615c:	ldrb	r2, [ip, #5]
   16160:	orr	r1, r3, r1, lsl #8
   16164:	ldrb	r3, [ip, #4]
   16168:	ldrb	lr, [ip, #3]
   1616c:	ldrb	r0, [ip, #2]
   16170:	orr	r2, r3, r2, lsl #8
   16174:	ldrb	r3, [ip, #1]
   16178:	orr	r2, r2, r1, lsl #16
   1617c:	str	r2, [sp, #124]	; 0x7c
   16180:	orr	r0, r0, lr, lsl #8
   16184:	ldrb	r2, [ip], #8
   16188:	str	r9, [sp, #120]	; 0x78
   1618c:	orr	r3, r2, r3, lsl #8
   16190:	orr	r0, r3, r0, lsl #16
   16194:	ldrd	r2, [sp, #120]	; 0x78
   16198:	orr	r2, r2, r0
   1619c:	strd	r2, [r7, #16]
   161a0:	ldrd	r2, [r7, #48]	; 0x30
   161a4:	mvn	r0, #0
   161a8:	mov	r1, #0
   161ac:	cmp	r3, r1
   161b0:	cmpeq	r2, r0
   161b4:	bne	16208 <ftello64@plt+0x4eb8>
   161b8:	ldrb	r1, [ip, #7]
   161bc:	ldrb	r3, [ip, #6]
   161c0:	ldrb	r2, [ip, #5]
   161c4:	orr	r1, r3, r1, lsl #8
   161c8:	ldrb	r3, [ip, #4]
   161cc:	ldrb	lr, [ip, #3]
   161d0:	ldrb	r0, [ip, #2]
   161d4:	orr	r2, r3, r2, lsl #8
   161d8:	ldrb	r3, [ip, #1]
   161dc:	orr	r2, r2, r1, lsl #16
   161e0:	str	r2, [sp, #132]	; 0x84
   161e4:	orr	r0, r0, lr, lsl #8
   161e8:	ldrb	r2, [ip], #8
   161ec:	mov	lr, #0
   161f0:	str	lr, [sp, #128]	; 0x80
   161f4:	orr	r3, r2, r3, lsl #8
   161f8:	orr	r0, r3, r0, lsl #16
   161fc:	ldrd	r2, [sp, #128]	; 0x80
   16200:	orr	r2, r2, r0
   16204:	strd	r2, [r7, #48]	; 0x30
   16208:	ldr	r1, [r7, #40]	; 0x28
   1620c:	movw	r3, #65535	; 0xffff
   16210:	cmp	r1, r3
   16214:	bne	16238 <ftello64@plt+0x4ee8>
   16218:	ldrb	r1, [ip, #3]
   1621c:	ldrb	r2, [ip, #2]
   16220:	ldrb	r3, [ip, #1]
   16224:	ldrb	r0, [ip]
   16228:	orr	r1, r2, r1, lsl #8
   1622c:	orr	r3, r0, r3, lsl #8
   16230:	orr	r1, r3, r1, lsl #16
   16234:	str	r1, [r7, #40]	; 0x28
   16238:	ldr	r3, [r6]
   1623c:	cmp	r3, #1
   16240:	beq	162f4 <ftello64@plt+0x4fa4>
   16244:	movw	r3, #28216	; 0x6e38
   16248:	movt	r3, #3
   1624c:	ldr	r3, [r3]
   16250:	cmp	r3, #0
   16254:	beq	1626c <ftello64@plt+0x4f1c>
   16258:	ldrd	r2, [r7, #48]	; 0x30
   1625c:	ldrd	r4, [sp, #56]	; 0x38
   16260:	adds	r2, r2, r4
   16264:	adc	r3, r3, r5
   16268:	strd	r2, [r7, #48]	; 0x30
   1626c:	cmp	r1, #0
   16270:	bne	16298 <ftello64@plt+0x4f48>
   16274:	ldr	r5, [sp, #100]	; 0x64
   16278:	cmp	r5, #0
   1627c:	bne	16308 <ftello64@plt+0x4fb8>
   16280:	ldr	r2, [r7, #48]	; 0x30
   16284:	ldr	r3, [r7, #52]	; 0x34
   16288:	ldr	r4, [sp, #24]
   1628c:	mov	ip, #1
   16290:	str	ip, [sp, #100]	; 0x64
   16294:	stm	r4, {r2, r3}
   16298:	ldr	r5, [sp, #20]
   1629c:	mov	r4, #0
   162a0:	str	r8, [r7, #60]	; 0x3c
   162a4:	mov	r0, r8
   162a8:	str	r8, [r7, #80]	; 0x50
   162ac:	ldr	r3, [r5]
   162b0:	str	r4, [r7, #100]	; 0x64
   162b4:	str	r4, [r7, #104]	; 0x68
   162b8:	add	r3, r3, #1
   162bc:	str	r3, [r5]
   162c0:	bl	11218 <strlen@plt>
   162c4:	add	r0, r0, #1
   162c8:	bl	111ac <malloc@plt>
   162cc:	cmp	r0, r4
   162d0:	str	r0, [r7, #84]	; 0x54
   162d4:	beq	16324 <ftello64@plt+0x4fd4>
   162d8:	mov	r1, r8
   162dc:	bl	11170 <strcpy@plt>
   162e0:	ldr	r8, [sp, #84]	; 0x54
   162e4:	str	r7, [r8]
   162e8:	str	r4, [r7, #116]!	; 0x74
   162ec:	str	r7, [sp, #84]	; 0x54
   162f0:	b	155ec <ftello64@plt+0x429c>
   162f4:	ldr	r4, [sp, #80]	; 0x50
   162f8:	ldr	r3, [r4]
   162fc:	cmp	r3, #1
   16300:	bne	16244 <ftello64@plt+0x4ef4>
   16304:	b	16258 <ftello64@plt+0x4f08>
   16308:	ldr	r9, [sp, #24]
   1630c:	ldrd	r2, [r7, #48]	; 0x30
   16310:	ldrd	r4, [r9]
   16314:	cmp	r3, r5
   16318:	cmpeq	r2, r4
   1631c:	bcs	16298 <ftello64@plt+0x4f48>
   16320:	b	16288 <ftello64@plt+0x4f38>
   16324:	movw	r0, #11480	; 0x2cd8
   16328:	movw	r1, #11572	; 0x2d34
   1632c:	movt	r0, #2
   16330:	movt	r1, #2
   16334:	ldr	fp, [sp, #40]	; 0x28
   16338:	bl	13164 <ftello64@plt+0x1e14>
   1633c:	ldr	r7, [sp, #64]	; 0x40
   16340:	mov	r4, #4
   16344:	ldr	r3, [r7]
   16348:	b	1438c <ftello64@plt+0x303c>
   1634c:	movw	r0, #11520	; 0x2d00
   16350:	ldr	r1, [r7, #88]	; 0x58
   16354:	movt	r0, #2
   16358:	bl	13164 <ftello64@plt+0x1e14>
   1635c:	ldr	r8, [r7, #76]	; 0x4c
   16360:	ldr	r9, [r7, #68]	; 0x44
   16364:	ldrh	r5, [r7, #36]	; 0x24
   16368:	b	16098 <ftello64@plt+0x4d48>
   1636c:	movw	r0, #11480	; 0x2cd8
   16370:	movw	r1, #11572	; 0x2d34
   16374:	movt	r0, #2
   16378:	movt	r1, #2
   1637c:	ldr	fp, [sp, #40]	; 0x28
   16380:	bl	13164 <ftello64@plt+0x1e14>
   16384:	ldr	r8, [sp, #64]	; 0x40
   16388:	mov	r4, #4
   1638c:	ldr	r3, [r8]
   16390:	b	1438c <ftello64@plt+0x303c>
   16394:	ldr	r9, [r7, #68]	; 0x44
   16398:	movw	r0, #28789	; 0x7075
   1639c:	ldrh	r5, [r7, #36]	; 0x24
   163a0:	mov	r1, r9
   163a4:	mov	r2, r5
   163a8:	bl	13948 <ftello64@plt+0x25f8>
   163ac:	str	r8, [r7, #88]	; 0x58
   163b0:	cmp	r0, #0
   163b4:	ldreq	r8, [r7, #76]	; 0x4c
   163b8:	beq	16098 <ftello64@plt+0x4d48>
   163bc:	ldrb	r3, [r0, #4]
   163c0:	ldrb	r9, [r0, #3]
   163c4:	cmp	r3, #1
   163c8:	ldrb	r3, [r0, #2]
   163cc:	orr	r9, r3, r9, lsl #8
   163d0:	bls	163f4 <ftello64@plt+0x50a4>
   163d4:	movw	r0, #8772	; 0x2244
   163d8:	ldr	r1, [r7, #84]	; 0x54
   163dc:	movt	r0, #2
   163e0:	bl	13164 <ftello64@plt+0x1e14>
   163e4:	ldr	r8, [r7, #76]	; 0x4c
   163e8:	ldr	r9, [r7, #68]	; 0x44
   163ec:	ldrh	r5, [r7, #36]	; 0x24
   163f0:	b	16098 <ftello64@plt+0x4d48>
   163f4:	ldrb	fp, [r0, #8]
   163f8:	add	r8, r0, #9
   163fc:	ldrb	r1, [r0, #7]
   16400:	ldrb	r2, [r0, #6]
   16404:	orr	fp, r1, fp, lsl #8
   16408:	ldr	r1, [r7, #76]	; 0x4c
   1640c:	ldrb	r3, [r0, #5]
   16410:	mov	r0, r1
   16414:	orr	r3, r3, r2, lsl #8
   16418:	str	r1, [sp, #16]
   1641c:	orr	fp, r3, fp, lsl #16
   16420:	bl	11218 <strlen@plt>
   16424:	add	r0, r0, #1
   16428:	bl	111ac <malloc@plt>
   1642c:	ldr	r1, [sp, #16]
   16430:	subs	r5, r0, #0
   16434:	bne	1644c <ftello64@plt+0x50fc>
   16438:	movw	r1, #8820	; 0x2274
   1643c:	mov	r0, #4
   16440:	movt	r1, #2
   16444:	bl	12f88 <ftello64@plt+0x1c38>
   16448:	ldr	r1, [r7, #76]	; 0x4c
   1644c:	mov	r0, r5
   16450:	bl	110f8 <stpcpy@plt>
   16454:	mov	r1, r5
   16458:	rsb	r2, r5, r0
   1645c:	mov	r0, #0
   16460:	bl	1ff10 <ftello64@plt+0xebc0>
   16464:	mov	r3, r0
   16468:	mov	r0, r5
   1646c:	str	r3, [sp, #16]
   16470:	bl	110b0 <free@plt>
   16474:	ldr	r3, [sp, #16]
   16478:	cmp	fp, r3
   1647c:	beq	166b4 <ftello64@plt+0x5364>
   16480:	movw	r1, #11544	; 0x2d18
   16484:	mov	r0, #1
   16488:	movt	r1, #2
   1648c:	ldr	r2, [r4]
   16490:	bl	1126c <__printf_chk@plt>
   16494:	ldr	r3, [r4]
   16498:	cmp	r3, #1
   1649c:	beq	16694 <ftello64@plt+0x5344>
   164a0:	cmp	r3, #0
   164a4:	bne	163e4 <ftello64@plt+0x5094>
   164a8:	ldr	r2, [r7, #84]	; 0x54
   164ac:	movw	r4, #28796	; 0x707c
   164b0:	movt	r4, #3
   164b4:	mov	r1, #1
   164b8:	movw	r3, #8888	; 0x22b8
   164bc:	movt	r3, #2
   164c0:	str	r2, [sp]
   164c4:	mov	r0, r4
   164c8:	movw	r2, #5105	; 0x13f1
   164cc:	bl	11248 <__sprintf_chk@plt>
   164d0:	mov	r0, r4
   164d4:	bl	11218 <strlen@plt>
   164d8:	mov	r2, #72	; 0x48
   164dc:	movw	r1, #8924	; 0x22dc
   164e0:	movt	r1, #2
   164e4:	add	r3, r4, r0
   164e8:	mov	r0, r3
   164ec:	bl	110d4 <memcpy@plt>
   164f0:	mov	r2, #74	; 0x4a
   164f4:	movw	r1, #8996	; 0x2324
   164f8:	movt	r1, #2
   164fc:	add	r0, r0, #71	; 0x47
   16500:	bl	110d4 <memcpy@plt>
   16504:	mov	r0, r4
   16508:	movw	r1, #11572	; 0x2d34
   1650c:	movt	r1, #2
   16510:	bl	13164 <ftello64@plt+0x1e14>
   16514:	movw	r1, #9072	; 0x2370
   16518:	mov	r0, #3
   1651c:	movt	r1, #2
   16520:	bl	12f88 <ftello64@plt+0x1c38>
   16524:	ldr	r8, [r7, #76]	; 0x4c
   16528:	ldr	r9, [r7, #68]	; 0x44
   1652c:	ldrh	r5, [r7, #36]	; 0x24
   16530:	b	16098 <ftello64@plt+0x4d48>
   16534:	ldr	r3, [r3]
   16538:	ldr	r0, [r7, #68]	; 0x44
   1653c:	bl	11188 <fread@plt>
   16540:	cmp	r0, #1
   16544:	bne	15770 <ftello64@plt+0x4420>
   16548:	b	15fe8 <ftello64@plt+0x4c98>
   1654c:	mov	r0, r5
   16550:	bl	111ac <malloc@plt>
   16554:	cmp	r0, #0
   16558:	str	r0, [r7, #72]	; 0x48
   1655c:	bne	15748 <ftello64@plt+0x43f8>
   16560:	ldr	r7, [sp, #64]	; 0x40
   16564:	mov	r4, #4
   16568:	ldr	fp, [sp, #40]	; 0x28
   1656c:	ldr	r3, [r7]
   16570:	b	1438c <ftello64@plt+0x303c>
   16574:	movw	r0, #10952	; 0x2ac8
   16578:	movw	r1, #11572	; 0x2d34
   1657c:	movt	r0, #2
   16580:	movt	r1, #2
   16584:	bl	13164 <ftello64@plt+0x1e14>
   16588:	b	14b74 <ftello64@plt+0x3824>
   1658c:	movw	r0, #10904	; 0x2a98
   16590:	movw	r1, #11572	; 0x2d34
   16594:	movt	r0, #2
   16598:	movt	r1, #2
   1659c:	bl	13164 <ftello64@plt+0x1e14>
   165a0:	b	14b74 <ftello64@plt+0x3824>
   165a4:	bl	11230 <__errno_location@plt>
   165a8:	mov	r4, #3
   165ac:	ldr	r0, [r0]
   165b0:	bl	111c4 <strerror@plt>
   165b4:	mov	r1, r0
   165b8:	movw	r0, #10228	; 0x27f4
   165bc:	movt	r0, #2
   165c0:	bl	13164 <ftello64@plt+0x1e14>
   165c4:	movw	r0, #9652	; 0x25b4
   165c8:	movw	r1, #11572	; 0x2d34
   165cc:	movt	r0, #2
   165d0:	movt	r1, #2
   165d4:	bl	13164 <ftello64@plt+0x1e14>
   165d8:	ldr	r3, [r9]
   165dc:	b	1438c <ftello64@plt+0x303c>
   165e0:	bl	13294 <ftello64@plt+0x1f44>
   165e4:	cmp	r0, #0
   165e8:	beq	16600 <ftello64@plt+0x52b0>
   165ec:	movw	r0, #10220	; 0x27ec
   165f0:	movt	r0, #2
   165f4:	bl	13468 <ftello64@plt+0x2118>
   165f8:	cmp	r0, #0
   165fc:	bne	16638 <ftello64@plt+0x52e8>
   16600:	movw	r0, #10268	; 0x281c
   16604:	movw	r1, #11572	; 0x2d34
   16608:	movt	r0, #2
   1660c:	movt	r1, #2
   16610:	bl	13164 <ftello64@plt+0x1e14>
   16614:	movw	r0, #9652	; 0x25b4
   16618:	movw	r1, #11572	; 0x2d34
   1661c:	movt	r0, #2
   16620:	movt	r1, #2
   16624:	mov	r4, #3
   16628:	bl	13164 <ftello64@plt+0x1e14>
   1662c:	ldr	r5, [sp, #64]	; 0x40
   16630:	ldr	r3, [r5]
   16634:	b	1438c <ftello64@plt+0x303c>
   16638:	ldr	r0, [sl]
   1663c:	bl	11350 <ftello64@plt>
   16640:	subs	r0, r0, r4
   16644:	sbc	r1, r1, r5
   16648:	subs	r4, r0, #4
   1664c:	sbc	r5, r1, #0
   16650:	strd	r4, [sp, #56]	; 0x38
   16654:	b	153c8 <ftello64@plt+0x4078>
   16658:	mov	r0, r8
   1665c:	bl	111ac <malloc@plt>
   16660:	cmp	r0, #0
   16664:	str	r0, [r7, #68]	; 0x44
   16668:	bne	15740 <ftello64@plt+0x43f0>
   1666c:	ldr	r5, [sp, #64]	; 0x40
   16670:	mov	r4, #4
   16674:	ldr	fp, [sp, #40]	; 0x28
   16678:	ldr	r3, [r5]
   1667c:	b	1438c <ftello64@plt+0x303c>
   16680:	ldr	r4, [sp, #64]	; 0x40
   16684:	ldr	fp, [sp, #40]	; 0x28
   16688:	ldr	r3, [r4]
   1668c:	mov	r4, #4
   16690:	b	1438c <ftello64@plt+0x303c>
   16694:	movw	r0, #8836	; 0x2284
   16698:	ldr	r1, [r7, #84]	; 0x54
   1669c:	movt	r0, #2
   166a0:	bl	13164 <ftello64@plt+0x1e14>
   166a4:	ldr	r8, [r7, #76]	; 0x4c
   166a8:	ldr	r9, [r7, #68]	; 0x44
   166ac:	ldrh	r5, [r7, #36]	; 0x24
   166b0:	b	16098 <ftello64@plt+0x4d48>
   166b4:	sub	r5, r9, #5
   166b8:	uxth	r5, r5
   166bc:	cmp	r5, #0
   166c0:	bne	166f4 <ftello64@plt+0x53a4>
   166c4:	ldrh	r0, [r7, #32]
   166c8:	add	r0, r0, #1
   166cc:	bl	111ac <malloc@plt>
   166d0:	subs	r4, r0, #0
   166d4:	beq	163e4 <ftello64@plt+0x5094>
   166d8:	ldr	r1, [r7, #60]	; 0x3c
   166dc:	bl	11170 <strcpy@plt>
   166e0:	ldr	r8, [r7, #76]	; 0x4c
   166e4:	ldr	r9, [r7, #68]	; 0x44
   166e8:	ldrh	r5, [r7, #36]	; 0x24
   166ec:	str	r4, [r7, #88]	; 0x58
   166f0:	b	16098 <ftello64@plt+0x4d48>
   166f4:	add	r0, r5, #1
   166f8:	bl	111ac <malloc@plt>
   166fc:	subs	r4, r0, #0
   16700:	beq	163e4 <ftello64@plt+0x5094>
   16704:	mov	r1, r8
   16708:	mov	r2, r5
   1670c:	bl	11260 <strncpy@plt>
   16710:	mov	r3, #0
   16714:	strb	r3, [r4, r5]
   16718:	b	166e0 <ftello64@plt+0x5390>
   1671c:	andeq	r2, r2, ip, asr fp
   16720:	strdeq	r5, [r3], -fp
   16724:	strdeq	r5, [r3], -pc	; <UNPREDICTABLE>
   16728:	ldr	r3, [r0, #60]	; 0x3c
   1672c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16730:	mov	r9, r1
   16734:	ldrb	r1, [r3]
   16738:	sub	sp, sp, #20
   1673c:	mov	r6, r0
   16740:	ldrh	r7, [r0, #32]
   16744:	subs	r1, r1, #45	; 0x2d
   16748:	ldrbeq	r1, [r3, #1]
   1674c:	rsbs	r1, r1, #1
   16750:	movcc	r1, #0
   16754:	cmp	r9, #0
   16758:	bne	16890 <ftello64@plt+0x5540>
   1675c:	ldrd	r2, [r0, #16]
   16760:	mvn	r4, #0
   16764:	mov	r5, #0
   16768:	movw	r8, #28024	; 0x6d78
   1676c:	cmp	r3, r5
   16770:	cmpeq	r2, r4
   16774:	movt	r8, #3
   16778:	str	r9, [r8]
   1677c:	bls	16c0c <ftello64@plt+0x58bc>
   16780:	movw	r3, #21148	; 0x529c
   16784:	movt	r3, #3
   16788:	ldr	r3, [r3]
   1678c:	cmp	r3, #0
   16790:	bne	167b4 <ftello64@plt+0x5464>
   16794:	ldr	r1, [r6, #84]	; 0x54
   16798:	movw	r0, #11672	; 0x2d98
   1679c:	movt	r0, #2
   167a0:	bl	13164 <ftello64@plt+0x1e14>
   167a4:	movw	r1, #11688	; 0x2da8
   167a8:	mov	r0, #6
   167ac:	movt	r1, #2
   167b0:	bl	12f88 <ftello64@plt+0x1c38>
   167b4:	ldrh	r3, [r6, #2]
   167b8:	mov	r2, #1
   167bc:	str	r2, [r8]
   167c0:	cmp	r3, #44	; 0x2c
   167c4:	movls	r3, #45	; 0x2d
   167c8:	strhls	r3, [r6, #2]
   167cc:	ldrh	r0, [r6, #34]	; 0x22
   167d0:	cmp	r0, #0
   167d4:	beq	171e0 <ftello64@plt+0x5e90>
   167d8:	ldr	fp, [r6, #64]	; 0x40
   167dc:	cmp	fp, #0
   167e0:	beq	171e0 <ftello64@plt+0x5e90>
   167e4:	sub	r2, r0, #4
   167e8:	mov	sl, r0
   167ec:	add	r2, fp, r2
   167f0:	cmp	fp, r2
   167f4:	bcs	16850 <ftello64@plt+0x5500>
   167f8:	ldrb	r1, [fp, #1]
   167fc:	mov	r4, fp
   16800:	ldrb	r3, [fp]
   16804:	ldrb	r5, [fp, #3]
   16808:	orr	r1, r3, r1, lsl #8
   1680c:	ldrb	r3, [fp, #2]
   16810:	cmp	r1, #1
   16814:	orr	r5, r3, r5, lsl #8
   16818:	bne	16840 <ftello64@plt+0x54f0>
   1681c:	b	17400 <ftello64@plt+0x60b0>
   16820:	ldrb	r1, [r4, #1]
   16824:	ldrb	r3, [r4]
   16828:	ldrb	r5, [r4, #3]
   1682c:	orr	r1, r3, r1, lsl #8
   16830:	ldrb	r3, [r4, #2]
   16834:	cmp	r1, #1
   16838:	orr	r5, r3, r5, lsl #8
   1683c:	beq	17400 <ftello64@plt+0x60b0>
   16840:	add	r5, r5, #4
   16844:	add	r4, r4, r5
   16848:	cmp	r4, r2
   1684c:	bcc	16820 <ftello64@plt+0x54d0>
   16850:	add	r0, r0, #20
   16854:	bl	111ac <malloc@plt>
   16858:	subs	r4, r0, #0
   1685c:	beq	175bc <ftello64@plt+0x626c>
   16860:	mov	r1, fp
   16864:	mov	r2, sl
   16868:	mov	r0, r4
   1686c:	bl	110a4 <memmove@plt>
   16870:	ldr	r0, [r6, #64]	; 0x40
   16874:	bl	110b0 <free@plt>
   16878:	ldrh	r3, [r6, #34]	; 0x22
   1687c:	str	r4, [r6, #64]	; 0x40
   16880:	add	r4, r4, r3
   16884:	add	r3, r3, #20
   16888:	strh	r3, [r6, #34]	; 0x22
   1688c:	b	17200 <ftello64@plt+0x5eb0>
   16890:	ldrd	r4, [r0, #16]
   16894:	mvn	r2, #0
   16898:	mov	r3, #0
   1689c:	movw	r8, #28024	; 0x6d78
   168a0:	cmp	r5, r3
   168a4:	cmpeq	r4, r2
   168a8:	movt	r8, #3
   168ac:	mov	r0, #0
   168b0:	ldr	sl, [r8]
   168b4:	str	r0, [r8]
   168b8:	bls	16c44 <ftello64@plt+0x58f4>
   168bc:	movw	r4, #21148	; 0x529c
   168c0:	movt	r4, #3
   168c4:	movw	r5, #28024	; 0x6d78
   168c8:	mov	r2, #1
   168cc:	ldr	r3, [r4]
   168d0:	movt	r5, #3
   168d4:	str	r2, [r8]
   168d8:	cmp	r3, #0
   168dc:	bne	16c84 <ftello64@plt+0x5934>
   168e0:	ldr	r1, [r6, #84]	; 0x54
   168e4:	movw	r0, #11672	; 0x2d98
   168e8:	movt	r0, #2
   168ec:	bl	13164 <ftello64@plt+0x1e14>
   168f0:	movw	r1, #12012	; 0x2eec
   168f4:	mov	r0, #6
   168f8:	movt	r1, #2
   168fc:	bl	12f88 <ftello64@plt+0x1c38>
   16900:	cmp	sl, #0
   16904:	ldr	r1, [r5]
   16908:	beq	16ccc <ftello64@plt+0x597c>
   1690c:	cmp	r1, #0
   16910:	beq	16934 <ftello64@plt+0x55e4>
   16914:	ldrh	r0, [r6, #2]
   16918:	movw	r3, #28020	; 0x6d74
   1691c:	movt	r3, #3
   16920:	mov	r2, #1
   16924:	cmp	r0, #44	; 0x2c
   16928:	str	r2, [r3]
   1692c:	movls	r3, #45	; 0x2d
   16930:	strhls	r3, [r6, #2]
   16934:	cmp	sl, #0
   16938:	beq	16950 <ftello64@plt+0x5600>
   1693c:	cmp	r1, #1
   16940:	orreq	r1, sl, #1
   16944:	orrne	r1, r1, sl
   16948:	movne	r3, #20
   1694c:	strhne	r3, [r6, #2]
   16950:	cmp	r1, #0
   16954:	bne	167cc <ftello64@plt+0x547c>
   16958:	ldr	r0, [r6, #88]	; 0x58
   1695c:	cmp	r0, #0
   16960:	beq	172a8 <ftello64@plt+0x5f58>
   16964:	movw	r3, #28008	; 0x6d68
   16968:	movt	r3, #3
   1696c:	ldr	r3, [r3]
   16970:	cmp	r3, #0
   16974:	bne	16cd8 <ftello64@plt+0x5988>
   16978:	movw	r3, #28196	; 0x6e24
   1697c:	movt	r3, #3
   16980:	ldr	r3, [r3]
   16984:	cmp	r3, #0
   16988:	bne	16cd8 <ftello64@plt+0x5988>
   1698c:	ldrh	r3, [r6, #4]
   16990:	tst	r3, #2048	; 0x800
   16994:	beq	16cf8 <ftello64@plt+0x59a8>
   16998:	bl	11218 <strlen@plt>
   1699c:	mov	r4, #1
   169a0:	uxth	r7, r0
   169a4:	mov	r0, #1024	; 0x400
   169a8:	bl	111ac <malloc@plt>
   169ac:	subs	sl, r0, #0
   169b0:	beq	175a8 <ftello64@plt+0x6258>
   169b4:	mov	r2, #80	; 0x50
   169b8:	mov	r3, #75	; 0x4b
   169bc:	strb	r2, [sl]
   169c0:	mov	r2, #3
   169c4:	strb	r3, [sl, #1]
   169c8:	mov	r3, #4
   169cc:	strb	r2, [sl, #2]
   169d0:	strb	r3, [sl, #3]
   169d4:	ldrh	r3, [r6, #2]
   169d8:	ldr	r2, [r8]
   169dc:	strb	r3, [sl, #4]
   169e0:	lsr	r3, r3, #8
   169e4:	strb	r3, [sl, #5]
   169e8:	cmp	r2, #0
   169ec:	ldrh	r3, [r6, #46]	; 0x2e
   169f0:	strb	r3, [sl, #6]
   169f4:	lsr	r3, r3, #8
   169f8:	strb	r3, [sl, #7]
   169fc:	ldrh	r3, [r6, #6]
   16a00:	strb	r3, [sl, #8]
   16a04:	lsr	r3, r3, #8
   16a08:	strb	r3, [sl, #9]
   16a0c:	ldr	r3, [r6, #8]
   16a10:	ubfx	r2, r3, #8, #8
   16a14:	strb	r2, [sl, #11]
   16a18:	lsr	r2, r3, #16
   16a1c:	strb	r3, [sl, #10]
   16a20:	strb	r2, [sl, #12]
   16a24:	lsr	r2, r2, #8
   16a28:	strb	r2, [sl, #13]
   16a2c:	ldr	r3, [r6, #12]
   16a30:	ubfx	r2, r3, #8, #8
   16a34:	strb	r2, [sl, #15]
   16a38:	lsr	r2, r3, #16
   16a3c:	strb	r3, [sl, #14]
   16a40:	strb	r2, [sl, #16]
   16a44:	lsr	r2, r2, #8
   16a48:	strb	r2, [sl, #17]
   16a4c:	beq	17014 <ftello64@plt+0x5cc4>
   16a50:	mvn	r3, #0
   16a54:	strb	r3, [sl, #18]
   16a58:	strb	r3, [sl, #19]
   16a5c:	strb	r3, [sl, #20]
   16a60:	strb	r3, [sl, #21]
   16a64:	strb	r3, [sl, #22]
   16a68:	strb	r3, [sl, #23]
   16a6c:	strb	r3, [sl, #24]
   16a70:	strb	r3, [sl, #25]
   16a74:	lsr	r3, r7, #8
   16a78:	strb	r7, [sl, #26]
   16a7c:	strb	r3, [sl, #27]
   16a80:	cmp	r4, #0
   16a84:	ldrh	r3, [r6, #34]	; 0x22
   16a88:	strb	r3, [sl, #28]
   16a8c:	lsr	r3, r3, #8
   16a90:	strb	r3, [sl, #29]
   16a94:	beq	16e0c <ftello64@plt+0x5abc>
   16a98:	ldr	r3, [r6, #88]	; 0x58
   16a9c:	cmp	r3, #0
   16aa0:	beq	173bc <ftello64@plt+0x606c>
   16aa4:	add	r8, r7, #30
   16aa8:	cmp	r8, #1024	; 0x400
   16aac:	bcs	17334 <ftello64@plt+0x5fe4>
   16ab0:	cmp	r7, #0
   16ab4:	mov	fp, #1024	; 0x400
   16ab8:	beq	16bac <ftello64@plt+0x585c>
   16abc:	add	r1, sl, #30
   16ac0:	add	r2, r3, #8
   16ac4:	add	ip, sl, #38	; 0x26
   16ac8:	orr	r0, r1, r3
   16acc:	cmp	r1, r2
   16ad0:	cmpcc	r3, ip
   16ad4:	movcc	r2, #0
   16ad8:	movcs	r2, #1
   16adc:	cmp	r7, #10
   16ae0:	movls	r2, #0
   16ae4:	andhi	r2, r2, #1
   16ae8:	tst	r0, #7
   16aec:	movne	r2, #0
   16af0:	andeq	r2, r2, #1
   16af4:	cmp	r2, #0
   16af8:	beq	173e4 <ftello64@plt+0x6094>
   16afc:	lsr	ip, r7, #3
   16b00:	sub	lr, r3, #8
   16b04:	mov	r0, #0
   16b08:	lsl	r2, ip, #3
   16b0c:	add	r0, r0, #1
   16b10:	ldrd	r4, [lr, #8]!
   16b14:	cmp	ip, r0
   16b18:	strd	r4, [r1], #8
   16b1c:	bhi	16b0c <ftello64@plt+0x57bc>
   16b20:	cmp	r7, r2
   16b24:	beq	16bac <ftello64@plt+0x585c>
   16b28:	ldrb	ip, [r3, ip, lsl #3]
   16b2c:	add	r0, r2, #1
   16b30:	add	r1, sl, r2
   16b34:	cmp	r0, r7
   16b38:	strb	ip, [r1, #30]
   16b3c:	bcs	16bac <ftello64@plt+0x585c>
   16b40:	ldrb	ip, [r3, r0]
   16b44:	add	r0, r2, #2
   16b48:	cmp	r7, r0
   16b4c:	strb	ip, [r1, #31]
   16b50:	bls	16bac <ftello64@plt+0x585c>
   16b54:	ldrb	ip, [r3, r0]
   16b58:	add	r0, r2, #3
   16b5c:	cmp	r0, r7
   16b60:	strb	ip, [r1, #32]
   16b64:	bcs	16bac <ftello64@plt+0x585c>
   16b68:	ldrb	ip, [r3, r0]
   16b6c:	add	r0, r2, #4
   16b70:	cmp	r7, r0
   16b74:	strb	ip, [r1, #33]	; 0x21
   16b78:	bls	16bac <ftello64@plt+0x585c>
   16b7c:	ldrb	ip, [r3, r0]
   16b80:	add	r0, r2, #5
   16b84:	cmp	r7, r0
   16b88:	strb	ip, [r1, #34]	; 0x22
   16b8c:	bls	16bac <ftello64@plt+0x585c>
   16b90:	add	r2, r2, #6
   16b94:	ldrb	ip, [r3, r0]
   16b98:	cmp	r2, r7
   16b9c:	strb	ip, [r1, #35]	; 0x23
   16ba0:	ldrbcc	r3, [r3, r2]
   16ba4:	addcc	r0, sl, r0
   16ba8:	strbcc	r3, [r0, #31]
   16bac:	ldrh	r4, [r6, #34]	; 0x22
   16bb0:	cmp	r4, #0
   16bb4:	bne	16f34 <ftello64@plt+0x5be4>
   16bb8:	cmp	r9, #1
   16bbc:	bne	16ddc <ftello64@plt+0x5a8c>
   16bc0:	movw	r3, #27840	; 0x6cc0
   16bc4:	movt	r3, #3
   16bc8:	ldr	r3, [r3]
   16bcc:	cmp	r3, #1
   16bd0:	beq	172c8 <ftello64@plt+0x5f78>
   16bd4:	movw	r3, #27964	; 0x6d3c
   16bd8:	movt	r3, #3
   16bdc:	mov	r1, r9
   16be0:	mov	r0, sl
   16be4:	ldr	r3, [r3]
   16be8:	mov	r2, r8
   16bec:	bl	1114c <fwrite@plt>
   16bf0:	cmp	r0, r8
   16bf4:	beq	16df8 <ftello64@plt+0x5aa8>
   16bf8:	mov	r0, sl
   16bfc:	bl	110b0 <free@plt>
   16c00:	mov	r0, #10
   16c04:	add	sp, sp, #20
   16c08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16c0c:	ldrd	r2, [r0, #24]
   16c10:	cmp	r3, r5
   16c14:	cmpeq	r2, r4
   16c18:	bhi	16780 <ftello64@plt+0x5430>
   16c1c:	movw	r3, #21148	; 0x529c
   16c20:	movt	r3, #3
   16c24:	ldr	r3, [r3]
   16c28:	cmp	r3, #1
   16c2c:	beq	167b4 <ftello64@plt+0x5464>
   16c30:	cmp	r3, #0
   16c34:	beq	16958 <ftello64@plt+0x5608>
   16c38:	cmp	r1, #0
   16c3c:	bne	167b4 <ftello64@plt+0x5464>
   16c40:	b	16958 <ftello64@plt+0x5608>
   16c44:	ldrd	r4, [r6, #24]
   16c48:	cmp	r5, r3
   16c4c:	cmpeq	r4, r2
   16c50:	bhi	168bc <ftello64@plt+0x556c>
   16c54:	movw	r4, #21148	; 0x529c
   16c58:	movt	r4, #3
   16c5c:	ldr	r3, [r4]
   16c60:	cmp	r3, #1
   16c64:	beq	16c7c <ftello64@plt+0x592c>
   16c68:	cmp	r3, #0
   16c6c:	moveq	r1, r3
   16c70:	beq	16934 <ftello64@plt+0x55e4>
   16c74:	cmp	r1, #0
   16c78:	beq	16934 <ftello64@plt+0x55e4>
   16c7c:	mov	r3, #1
   16c80:	str	r3, [r8]
   16c84:	cmp	sl, #0
   16c88:	movne	r1, #1
   16c8c:	bne	16914 <ftello64@plt+0x55c4>
   16c90:	ldr	r1, [r6, #84]	; 0x54
   16c94:	movw	r0, #11672	; 0x2d98
   16c98:	movt	r0, #2
   16c9c:	bl	13164 <ftello64@plt+0x1e14>
   16ca0:	ldr	r3, [r4]
   16ca4:	cmp	r3, #0
   16ca8:	movweq	r1, #11740	; 0x2ddc
   16cac:	movwne	r1, #11804	; 0x2e1c
   16cb0:	moveq	r0, #6
   16cb4:	movne	r0, #6
   16cb8:	movteq	r1, #2
   16cbc:	movtne	r1, #2
   16cc0:	bl	12f88 <ftello64@plt+0x1c38>
   16cc4:	ldr	r1, [r8]
   16cc8:	b	1690c <ftello64@plt+0x55bc>
   16ccc:	cmp	r1, #1
   16cd0:	bne	1690c <ftello64@plt+0x55bc>
   16cd4:	b	16c90 <ftello64@plt+0x5940>
   16cd8:	ldrh	r3, [r6, #4]
   16cdc:	ldrh	r2, [r6, #46]	; 0x2e
   16ce0:	orr	r3, r3, #2048	; 0x800
   16ce4:	strh	r3, [r6, #4]
   16ce8:	tst	r3, #2048	; 0x800
   16cec:	orr	r2, r2, #2048	; 0x800
   16cf0:	strh	r2, [r6, #46]	; 0x2e
   16cf4:	bne	16998 <ftello64@plt+0x5648>
   16cf8:	bl	11218 <strlen@plt>
   16cfc:	ldrh	lr, [r6, #34]	; 0x22
   16d00:	cmp	lr, #0
   16d04:	uxth	r0, r0
   16d08:	str	r0, [sp, #8]
   16d0c:	add	sl, r0, #9
   16d10:	uxth	sl, sl
   16d14:	beq	17070 <ftello64@plt+0x5d20>
   16d18:	ldr	r1, [r6, #64]	; 0x40
   16d1c:	cmp	r1, #0
   16d20:	beq	17070 <ftello64@plt+0x5d20>
   16d24:	sub	fp, lr, #4
   16d28:	str	lr, [sp, #12]
   16d2c:	add	ip, r1, fp
   16d30:	cmp	ip, r1
   16d34:	bls	16d9c <ftello64@plt+0x5a4c>
   16d38:	ldrb	r2, [r1, #1]
   16d3c:	movw	r0, #28789	; 0x7075
   16d40:	ldrb	r3, [r1]
   16d44:	mov	r4, r1
   16d48:	ldrb	r5, [r1, #3]
   16d4c:	orr	r3, r3, r2, lsl #8
   16d50:	ldrb	r2, [r1, #2]
   16d54:	sxth	r3, r3
   16d58:	orr	r5, r2, r5, lsl #8
   16d5c:	cmp	r3, r0
   16d60:	bne	16d8c <ftello64@plt+0x5a3c>
   16d64:	b	17488 <ftello64@plt+0x6138>
   16d68:	ldrb	r2, [r4, #1]
   16d6c:	ldrb	r3, [r4]
   16d70:	ldrb	r5, [r4, #3]
   16d74:	orr	r3, r3, r2, lsl #8
   16d78:	ldrb	r2, [r4, #2]
   16d7c:	sxth	r3, r3
   16d80:	orr	r5, r2, r5, lsl #8
   16d84:	cmp	r3, r0
   16d88:	beq	17488 <ftello64@plt+0x6138>
   16d8c:	add	r5, r5, #4
   16d90:	add	r4, r4, r5
   16d94:	cmp	ip, r4
   16d98:	bhi	16d68 <ftello64@plt+0x5a18>
   16d9c:	add	r0, sl, lr
   16da0:	str	r1, [sp, #4]
   16da4:	bl	111ac <malloc@plt>
   16da8:	ldr	r1, [sp, #4]
   16dac:	subs	r4, r0, #0
   16db0:	beq	175d8 <ftello64@plt+0x6288>
   16db4:	ldr	r2, [sp, #12]
   16db8:	mov	r0, r4
   16dbc:	bl	110a4 <memmove@plt>
   16dc0:	ldr	r0, [r6, #64]	; 0x40
   16dc4:	bl	110b0 <free@plt>
   16dc8:	ldrh	r3, [r6, #34]	; 0x22
   16dcc:	str	r4, [r6, #64]	; 0x40
   16dd0:	add	sl, sl, r3
   16dd4:	add	r4, r4, r3
   16dd8:	b	17088 <ftello64@plt+0x5d38>
   16ddc:	mov	r1, #1
   16de0:	mov	r0, sl
   16de4:	mov	r3, r1
   16de8:	mov	r2, r8
   16dec:	bl	1bd98 <ftello64@plt+0xaa48>
   16df0:	cmp	r0, r8
   16df4:	bne	16bf8 <ftello64@plt+0x58a8>
   16df8:	mov	r0, sl
   16dfc:	bl	110b0 <free@plt>
   16e00:	mov	r0, #0
   16e04:	add	sp, sp, #20
   16e08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16e0c:	ldr	r7, [r6, #76]	; 0x4c
   16e10:	ldrh	r3, [r6, #32]
   16e14:	cmp	r7, #0
   16e18:	beq	173bc <ftello64@plt+0x606c>
   16e1c:	add	r8, r3, #30
   16e20:	cmp	r8, #1024	; 0x400
   16e24:	bcs	17378 <ftello64@plt+0x6028>
   16e28:	cmp	r3, #0
   16e2c:	mov	fp, #1024	; 0x400
   16e30:	beq	16bac <ftello64@plt+0x585c>
   16e34:	add	r1, sl, #30
   16e38:	add	r2, r7, #8
   16e3c:	add	ip, sl, #38	; 0x26
   16e40:	orr	r0, r1, r7
   16e44:	cmp	r1, r2
   16e48:	cmpcc	r7, ip
   16e4c:	movcc	r2, #0
   16e50:	movcs	r2, #1
   16e54:	cmp	r3, #10
   16e58:	movls	r2, #0
   16e5c:	andhi	r2, r2, #1
   16e60:	tst	r0, #7
   16e64:	movne	r2, #0
   16e68:	andeq	r2, r2, #1
   16e6c:	cmp	r2, #0
   16e70:	beq	173c8 <ftello64@plt+0x6078>
   16e74:	lsr	ip, r3, #3
   16e78:	sub	lr, r7, #8
   16e7c:	mov	r0, #0
   16e80:	lsl	r2, ip, #3
   16e84:	add	r0, r0, #1
   16e88:	ldrd	r4, [lr, #8]!
   16e8c:	cmp	ip, r0
   16e90:	strd	r4, [r1], #8
   16e94:	bhi	16e84 <ftello64@plt+0x5b34>
   16e98:	cmp	r2, r3
   16e9c:	beq	16bac <ftello64@plt+0x585c>
   16ea0:	ldrb	ip, [r7, ip, lsl #3]
   16ea4:	add	r0, r2, #1
   16ea8:	add	r1, sl, r2
   16eac:	cmp	r3, r0
   16eb0:	strb	ip, [r1, #30]
   16eb4:	bls	16bac <ftello64@plt+0x585c>
   16eb8:	ldrb	ip, [r7, r0]
   16ebc:	add	r0, r2, #2
   16ec0:	cmp	r3, r0
   16ec4:	strb	ip, [r1, #31]
   16ec8:	bls	16bac <ftello64@plt+0x585c>
   16ecc:	ldrb	ip, [r7, r0]
   16ed0:	add	r0, r2, #3
   16ed4:	cmp	r0, r3
   16ed8:	strb	ip, [r1, #32]
   16edc:	bcs	16bac <ftello64@plt+0x585c>
   16ee0:	ldrb	ip, [r7, r0]
   16ee4:	add	r0, r2, #4
   16ee8:	cmp	r0, r3
   16eec:	strb	ip, [r1, #33]	; 0x21
   16ef0:	bcs	16bac <ftello64@plt+0x585c>
   16ef4:	ldrb	ip, [r7, r0]
   16ef8:	add	r0, r2, #5
   16efc:	cmp	r0, r3
   16f00:	strb	ip, [r1, #34]	; 0x22
   16f04:	bcs	16bac <ftello64@plt+0x585c>
   16f08:	add	r2, r2, #6
   16f0c:	ldrb	ip, [r7, r0]
   16f10:	cmp	r3, r2
   16f14:	strb	ip, [r1, #35]	; 0x23
   16f18:	bls	16bac <ftello64@plt+0x585c>
   16f1c:	ldrb	r3, [r7, r2]
   16f20:	add	r0, sl, r0
   16f24:	strb	r3, [r0, #31]
   16f28:	ldrh	r4, [r6, #34]	; 0x22
   16f2c:	cmp	r4, #0
   16f30:	beq	16bb8 <ftello64@plt+0x5868>
   16f34:	ldr	r5, [r6, #64]	; 0x40
   16f38:	cmp	r5, #0
   16f3c:	beq	16bb8 <ftello64@plt+0x5868>
   16f40:	cmp	r4, #1024	; 0x400
   16f44:	movcs	r1, r4
   16f48:	movcc	r1, #1024	; 0x400
   16f4c:	cmp	sl, #0
   16f50:	beq	17530 <ftello64@plt+0x61e0>
   16f54:	add	r6, r8, r4
   16f58:	sub	r3, fp, #1
   16f5c:	cmp	r6, r3
   16f60:	bhi	171b8 <ftello64@plt+0x5e68>
   16f64:	add	r3, r5, #4
   16f68:	add	r2, sl, r8
   16f6c:	cmp	r3, r2
   16f70:	add	r1, r2, #4
   16f74:	movhi	r3, #0
   16f78:	movls	r3, #1
   16f7c:	cmp	r5, r1
   16f80:	orrcs	r3, r3, #1
   16f84:	orr	r1, r5, r2
   16f88:	cmp	r4, #9
   16f8c:	movls	r3, #0
   16f90:	andhi	r3, r3, #1
   16f94:	tst	r1, #3
   16f98:	movne	r3, #0
   16f9c:	andeq	r3, r3, #1
   16fa0:	cmp	r3, #0
   16fa4:	beq	17058 <ftello64@plt+0x5d08>
   16fa8:	lsr	r0, r4, #2
   16fac:	mov	r3, #0
   16fb0:	mov	r1, r3
   16fb4:	lsl	ip, r0, #2
   16fb8:	ldr	lr, [r5, r3]
   16fbc:	add	r1, r1, #1
   16fc0:	cmp	r0, r1
   16fc4:	str	lr, [r2, r3]
   16fc8:	add	r3, r3, #4
   16fcc:	bhi	16fb8 <ftello64@plt+0x5c68>
   16fd0:	cmp	ip, r4
   16fd4:	beq	1700c <ftello64@plt+0x5cbc>
   16fd8:	ldrb	r0, [r5, r0, lsl #2]
   16fdc:	add	r3, ip, #1
   16fe0:	add	r1, sl, ip
   16fe4:	cmp	r4, r3
   16fe8:	strb	r0, [r1, r8]
   16fec:	bls	1700c <ftello64@plt+0x5cbc>
   16ff0:	add	ip, ip, #2
   16ff4:	ldrb	r1, [r5, r3]
   16ff8:	cmp	ip, r4
   16ffc:	strb	r1, [r2, r3]
   17000:	ldrbcc	r3, [r5, ip]
   17004:	addcc	ip, sl, ip
   17008:	strbcc	r3, [ip, r8]
   1700c:	mov	r8, r6
   17010:	b	16bb8 <ftello64@plt+0x5868>
   17014:	ldr	r3, [r6, #16]
   17018:	ubfx	r2, r3, #8, #8
   1701c:	strb	r2, [sl, #19]
   17020:	lsr	r2, r3, #16
   17024:	strb	r3, [sl, #18]
   17028:	strb	r2, [sl, #20]
   1702c:	lsr	r2, r2, #8
   17030:	strb	r2, [sl, #21]
   17034:	ldr	r3, [r6, #24]
   17038:	ubfx	r2, r3, #8, #8
   1703c:	strb	r2, [sl, #23]
   17040:	lsr	r2, r3, #16
   17044:	strb	r3, [sl, #22]
   17048:	strb	r2, [sl, #24]
   1704c:	lsr	r2, r2, #8
   17050:	strb	r2, [sl, #25]
   17054:	b	16a74 <ftello64@plt+0x5724>
   17058:	ldrb	r1, [r5, r3]
   1705c:	strb	r1, [r2, r3]
   17060:	add	r3, r3, #1
   17064:	cmp	r3, r4
   17068:	bcc	17058 <ftello64@plt+0x5d08>
   1706c:	b	1700c <ftello64@plt+0x5cbc>
   17070:	mov	r0, sl
   17074:	bl	111ac <malloc@plt>
   17078:	cmp	r0, #0
   1707c:	mov	r4, r0
   17080:	str	r0, [r6, #64]	; 0x40
   17084:	beq	1755c <ftello64@plt+0x620c>
   17088:	strh	sl, [r6, #34]	; 0x22
   1708c:	ldr	r5, [r6, #76]	; 0x4c
   17090:	add	sl, r4, #9
   17094:	mov	r0, r5
   17098:	bl	11218 <strlen@plt>
   1709c:	mov	r1, r5
   170a0:	mov	r2, r0
   170a4:	mov	r0, #0
   170a8:	bl	1ff10 <ftello64@plt+0xebc0>
   170ac:	ldr	r2, [sp, #8]
   170b0:	add	r3, r2, #5
   170b4:	uxth	r3, r3
   170b8:	strb	r3, [r4, #2]
   170bc:	lsr	r3, r3, #8
   170c0:	strb	r3, [r4, #3]
   170c4:	mov	r3, #117	; 0x75
   170c8:	strb	r3, [r4]
   170cc:	mov	r3, #1
   170d0:	strb	r3, [r4, #4]
   170d4:	lsr	r2, r0, #16
   170d8:	strb	r0, [r4, #5]
   170dc:	strb	r2, [r4, #7]
   170e0:	ubfx	r0, r0, #8, #8
   170e4:	lsr	r2, r2, #8
   170e8:	strb	r0, [r4, #6]
   170ec:	strb	r2, [r4, #8]
   170f0:	mov	r2, #112	; 0x70
   170f4:	strb	r2, [r4, #1]
   170f8:	ldr	r5, [r6, #88]	; 0x58
   170fc:	cmp	r5, #0
   17100:	beq	171b0 <ftello64@plt+0x5e60>
   17104:	mov	r0, r5
   17108:	bl	11218 <strlen@plt>
   1710c:	cmp	r0, #0
   17110:	ble	171b0 <ftello64@plt+0x5e60>
   17114:	orr	r3, sl, r5
   17118:	add	r1, r4, #13
   1711c:	tst	r3, #3
   17120:	add	r3, r5, #4
   17124:	movne	r2, #0
   17128:	moveq	r2, #1
   1712c:	cmp	sl, r3
   17130:	cmpcc	r5, r1
   17134:	movcc	r3, #0
   17138:	movcs	r3, #1
   1713c:	and	r3, r2, r3
   17140:	cmp	r0, #9
   17144:	movls	r3, #0
   17148:	andhi	r3, r3, #1
   1714c:	cmp	r3, #0
   17150:	beq	17510 <ftello64@plt+0x61c0>
   17154:	lsr	r2, r0, #2
   17158:	sub	ip, r5, #4
   1715c:	mov	r1, sl
   17160:	mov	r3, #0
   17164:	lsl	lr, r2, #2
   17168:	add	r3, r3, #1
   1716c:	ldr	r4, [ip, #4]!
   17170:	cmp	r2, r3
   17174:	str	r4, [r1], #4
   17178:	bhi	17168 <ftello64@plt+0x5e18>
   1717c:	cmp	lr, r0
   17180:	beq	171b0 <ftello64@plt+0x5e60>
   17184:	ldrb	r1, [r5, r2, lsl #2]
   17188:	add	r3, lr, #1
   1718c:	cmp	r0, r3
   17190:	strb	r1, [sl, r2, lsl #2]
   17194:	ble	171b0 <ftello64@plt+0x5e60>
   17198:	add	lr, lr, #2
   1719c:	ldrb	r2, [r5, r3]
   171a0:	cmp	r0, lr
   171a4:	strb	r2, [sl, r3]
   171a8:	ldrbgt	r3, [r5, lr]
   171ac:	strbgt	r3, [sl, lr]
   171b0:	mov	r4, #0
   171b4:	b	169a4 <ftello64@plt+0x5654>
   171b8:	mov	r0, sl
   171bc:	add	r1, fp, r1
   171c0:	bl	11128 <realloc@plt>
   171c4:	subs	sl, r0, #0
   171c8:	bne	16f64 <ftello64@plt+0x5c14>
   171cc:	movw	r1, #11988	; 0x2ed4
   171d0:	mov	r0, #4
   171d4:	movt	r1, #2
   171d8:	bl	12f88 <ftello64@plt+0x1c38>
   171dc:	b	16f64 <ftello64@plt+0x5c14>
   171e0:	mov	r0, #20
   171e4:	bl	111ac <malloc@plt>
   171e8:	cmp	r0, #0
   171ec:	mov	r4, r0
   171f0:	str	r0, [r6, #64]	; 0x40
   171f4:	beq	17548 <ftello64@plt+0x61f8>
   171f8:	mov	r3, #20
   171fc:	strh	r3, [r6, #34]	; 0x22
   17200:	mov	r3, #0
   17204:	mov	r2, #1
   17208:	strb	r3, [r4, #1]
   1720c:	strb	r2, [r4]
   17210:	mov	r2, #16
   17214:	strb	r3, [r4, #3]
   17218:	strb	r2, [r4, #2]
   1721c:	ldr	r2, [r6, #24]
   17220:	ldr	r3, [r6, #28]
   17224:	ubfx	r1, r2, #8, #8
   17228:	strb	r1, [r4, #5]
   1722c:	strb	r2, [r4, #4]
   17230:	lsr	r1, r2, #16
   17234:	lsr	r2, r3, #16
   17238:	strb	r1, [r4, #6]
   1723c:	strb	r3, [r4, #8]
   17240:	lsr	r1, r1, #8
   17244:	strb	r2, [r4, #10]
   17248:	ubfx	r3, r3, #8, #8
   1724c:	strb	r1, [r4, #7]
   17250:	lsr	r1, r2, #8
   17254:	strb	r3, [r4, #9]
   17258:	strb	r1, [r4, #11]
   1725c:	ldr	r2, [r6, #16]
   17260:	ldr	r3, [r6, #20]
   17264:	ubfx	r1, r2, #8, #8
   17268:	strb	r1, [r4, #13]
   1726c:	strb	r2, [r4, #12]
   17270:	lsr	r1, r2, #16
   17274:	lsr	r2, r3, #16
   17278:	strb	r1, [r4, #14]
   1727c:	strb	r3, [r4, #16]
   17280:	lsr	r1, r1, #8
   17284:	strb	r2, [r4, #18]
   17288:	ubfx	r3, r3, #8, #8
   1728c:	strb	r1, [r4, #15]
   17290:	lsr	r1, r2, #8
   17294:	strb	r3, [r4, #17]
   17298:	strb	r1, [r4, #19]
   1729c:	ldr	r0, [r6, #88]	; 0x58
   172a0:	cmp	r0, #0
   172a4:	bne	16964 <ftello64@plt+0x5614>
   172a8:	ldrh	r2, [r6, #4]
   172ac:	mov	r4, r0
   172b0:	ldrh	r3, [r6, #46]	; 0x2e
   172b4:	bic	r2, r2, #2048	; 0x800
   172b8:	strh	r2, [r6, #4]
   172bc:	bic	r3, r3, #2048	; 0x800
   172c0:	strh	r3, [r6, #46]	; 0x2e
   172c4:	b	169a4 <ftello64@plt+0x5654>
   172c8:	movw	r4, #27864	; 0x6cd8
   172cc:	movt	r4, #3
   172d0:	mov	r1, r9
   172d4:	mov	r0, sl
   172d8:	ldr	r3, [r4]
   172dc:	mov	r2, r8
   172e0:	bl	1114c <fwrite@plt>
   172e4:	cmp	r0, r8
   172e8:	bne	16bf8 <ftello64@plt+0x58a8>
   172ec:	movw	r2, #27916	; 0x6d0c
   172f0:	movw	r3, #27912	; 0x6d08
   172f4:	movt	r2, #3
   172f8:	movt	r3, #3
   172fc:	ldr	r0, [r2]
   17300:	ldr	r3, [r3]
   17304:	cmp	r0, r3
   17308:	beq	16df8 <ftello64@plt+0x5aa8>
   1730c:	movw	r5, #27868	; 0x6cdc
   17310:	movt	r5, #3
   17314:	ldr	r1, [r4]
   17318:	ldr	r2, [r5]
   1731c:	bl	1bc6c <ftello64@plt+0xa91c>
   17320:	ldr	r0, [r5]
   17324:	mov	r3, #0
   17328:	str	r3, [r4]
   1732c:	bl	110b0 <free@plt>
   17330:	b	16df8 <ftello64@plt+0x5aa8>
   17334:	cmp	r7, #1024	; 0x400
   17338:	movcs	fp, r7
   1733c:	movcc	fp, #1024	; 0x400
   17340:	mov	r0, sl
   17344:	add	fp, fp, #1024	; 0x400
   17348:	str	r3, [sp]
   1734c:	mov	r1, fp
   17350:	bl	11128 <realloc@plt>
   17354:	ldr	r3, [sp]
   17358:	subs	sl, r0, #0
   1735c:	bne	16abc <ftello64@plt+0x576c>
   17360:	movw	r1, #11988	; 0x2ed4
   17364:	mov	r0, #4
   17368:	movt	r1, #2
   1736c:	bl	12f88 <ftello64@plt+0x1c38>
   17370:	ldr	r3, [sp]
   17374:	b	16abc <ftello64@plt+0x576c>
   17378:	cmp	r3, #1024	; 0x400
   1737c:	movcs	fp, r3
   17380:	movcc	fp, #1024	; 0x400
   17384:	mov	r0, sl
   17388:	add	fp, fp, #1024	; 0x400
   1738c:	str	r3, [sp]
   17390:	mov	r1, fp
   17394:	bl	11128 <realloc@plt>
   17398:	ldr	r3, [sp]
   1739c:	subs	sl, r0, #0
   173a0:	bne	16e34 <ftello64@plt+0x5ae4>
   173a4:	movw	r1, #11988	; 0x2ed4
   173a8:	mov	r0, #4
   173ac:	movt	r1, #2
   173b0:	bl	12f88 <ftello64@plt+0x1c38>
   173b4:	ldr	r3, [sp]
   173b8:	b	16e34 <ftello64@plt+0x5ae4>
   173bc:	mov	fp, #1024	; 0x400
   173c0:	mov	r8, #30
   173c4:	b	16bac <ftello64@plt+0x585c>
   173c8:	add	r1, sl, #29
   173cc:	ldrb	r0, [r7, r2]
   173d0:	add	r2, r2, #1
   173d4:	cmp	r2, r3
   173d8:	strb	r0, [r1, #1]!
   173dc:	bcc	173cc <ftello64@plt+0x607c>
   173e0:	b	16bac <ftello64@plt+0x585c>
   173e4:	add	r1, sl, #29
   173e8:	ldrb	r0, [r3, r2]
   173ec:	add	r2, r2, #1
   173f0:	cmp	r7, r2
   173f4:	strb	r0, [r1, #1]!
   173f8:	bhi	173e8 <ftello64@plt+0x6098>
   173fc:	b	16bac <ftello64@plt+0x585c>
   17400:	cmp	r5, #16
   17404:	beq	17200 <ftello64@plt+0x5eb0>
   17408:	add	sl, r0, #16
   1740c:	rsb	sl, r5, sl
   17410:	uxth	sl, sl
   17414:	mov	r0, sl
   17418:	bl	111ac <malloc@plt>
   1741c:	subs	r3, r0, #0
   17420:	movne	r1, fp
   17424:	beq	17570 <ftello64@plt+0x6220>
   17428:	rsb	ip, r1, r4
   1742c:	mov	r0, r3
   17430:	str	ip, [sp, #4]
   17434:	uxth	r2, ip
   17438:	add	fp, r3, r2
   1743c:	bl	110d4 <memcpy@plt>
   17440:	ldrh	r2, [r6, #34]	; 0x22
   17444:	add	r1, r5, #4
   17448:	ldr	ip, [sp, #4]
   1744c:	add	r1, r4, r1
   17450:	rsb	r2, ip, r2
   17454:	rsb	r2, r5, r2
   17458:	uxth	r2, r2
   1745c:	add	r4, fp, r2
   17460:	mov	r3, r0
   17464:	mov	r0, fp
   17468:	str	r3, [sp]
   1746c:	bl	110d4 <memcpy@plt>
   17470:	strh	sl, [r6, #34]	; 0x22
   17474:	ldr	r0, [r6, #64]	; 0x40
   17478:	bl	110b0 <free@plt>
   1747c:	ldr	r3, [sp]
   17480:	str	r3, [r6, #64]	; 0x40
   17484:	b	17200 <ftello64@plt+0x5eb0>
   17488:	sub	r3, sl, #4
   1748c:	cmp	r5, r3
   17490:	beq	1708c <ftello64@plt+0x5d3c>
   17494:	add	fp, sl, fp
   17498:	str	r1, [sp, #4]
   1749c:	rsb	fp, r5, fp
   174a0:	uxth	fp, fp
   174a4:	mov	r0, fp
   174a8:	bl	111ac <malloc@plt>
   174ac:	ldr	r1, [sp, #4]
   174b0:	subs	sl, r0, #0
   174b4:	beq	17590 <ftello64@plt+0x6240>
   174b8:	rsb	ip, r1, r4
   174bc:	mov	r0, sl
   174c0:	uxth	r2, ip
   174c4:	add	r3, sl, r2
   174c8:	stm	sp, {r3, ip}
   174cc:	bl	110d4 <memcpy@plt>
   174d0:	ldr	ip, [sp, #4]
   174d4:	ldrh	r2, [r6, #34]	; 0x22
   174d8:	add	r1, r5, #4
   174dc:	ldr	r3, [sp]
   174e0:	add	r1, r4, r1
   174e4:	rsb	r2, ip, r2
   174e8:	rsb	r2, r5, r2
   174ec:	mov	r0, r3
   174f0:	uxth	r2, r2
   174f4:	add	r4, r3, r2
   174f8:	bl	110d4 <memcpy@plt>
   174fc:	strh	fp, [r6, #34]	; 0x22
   17500:	ldr	r0, [r6, #64]	; 0x40
   17504:	bl	110b0 <free@plt>
   17508:	str	sl, [r6, #64]	; 0x40
   1750c:	b	1708c <ftello64@plt+0x5d3c>
   17510:	sub	r5, r5, #1
   17514:	add	r0, r4, r0
   17518:	ldrb	r3, [r5, #1]!
   1751c:	add	r4, r4, #1
   17520:	strb	r3, [r4, #8]
   17524:	cmp	r4, r0
   17528:	bne	17518 <ftello64@plt+0x61c8>
   1752c:	b	171b0 <ftello64@plt+0x5e60>
   17530:	mov	r0, r1
   17534:	bl	111ac <malloc@plt>
   17538:	subs	sl, r0, #0
   1753c:	beq	175f8 <ftello64@plt+0x62a8>
   17540:	add	r6, r8, r4
   17544:	b	16f64 <ftello64@plt+0x5c14>
   17548:	movw	r1, #11868	; 0x2e5c
   1754c:	mov	r0, #4
   17550:	movt	r1, #2
   17554:	bl	12f88 <ftello64@plt+0x1c38>
   17558:	b	171f8 <ftello64@plt+0x5ea8>
   1755c:	movw	r1, #11912	; 0x2e88
   17560:	mov	r0, #4
   17564:	movt	r1, #2
   17568:	bl	12f88 <ftello64@plt+0x1c38>
   1756c:	b	17088 <ftello64@plt+0x5d38>
   17570:	movw	r1, #11892	; 0x2e74
   17574:	mov	r0, #4
   17578:	movt	r1, #2
   1757c:	str	r3, [sp]
   17580:	bl	12f88 <ftello64@plt+0x1c38>
   17584:	ldr	r1, [r6, #64]	; 0x40
   17588:	ldr	r3, [sp]
   1758c:	b	17428 <ftello64@plt+0x60d8>
   17590:	movw	r1, #11944	; 0x2ea8
   17594:	mov	r0, #4
   17598:	movt	r1, #2
   1759c:	bl	12f88 <ftello64@plt+0x1c38>
   175a0:	ldr	r1, [r6, #64]	; 0x40
   175a4:	b	174b8 <ftello64@plt+0x6168>
   175a8:	movw	r1, #11968	; 0x2ec0
   175ac:	mov	r0, #4
   175b0:	movt	r1, #2
   175b4:	bl	12f88 <ftello64@plt+0x1c38>
   175b8:	b	169b4 <ftello64@plt+0x5664>
   175bc:	movw	r1, #11892	; 0x2e74
   175c0:	mov	r0, #4
   175c4:	movt	r1, #2
   175c8:	bl	12f88 <ftello64@plt+0x1c38>
   175cc:	ldr	r1, [r6, #64]	; 0x40
   175d0:	ldrh	sl, [r6, #34]	; 0x22
   175d4:	b	16864 <ftello64@plt+0x5514>
   175d8:	movw	r1, #11944	; 0x2ea8
   175dc:	mov	r0, #4
   175e0:	movt	r1, #2
   175e4:	bl	12f88 <ftello64@plt+0x1c38>
   175e8:	ldrh	r2, [r6, #34]	; 0x22
   175ec:	ldr	r1, [r6, #64]	; 0x40
   175f0:	str	r2, [sp, #12]
   175f4:	b	16db8 <ftello64@plt+0x5a68>
   175f8:	movw	r1, #11988	; 0x2ed4
   175fc:	mov	r0, #4
   17600:	movt	r1, #2
   17604:	bl	12f88 <ftello64@plt+0x1c38>
   17608:	b	17540 <ftello64@plt+0x61f0>
   1760c:	push	{r4, r5, r6, lr}
   17610:	mov	r5, r0
   17614:	mov	r0, #1024	; 0x400
   17618:	bl	111ac <malloc@plt>
   1761c:	subs	r4, r0, #0
   17620:	beq	17768 <ftello64@plt+0x6418>
   17624:	movw	r2, #28024	; 0x6d78
   17628:	movt	r2, #3
   1762c:	movw	r3, #19280	; 0x4b50
   17630:	movt	r3, #2055	; 0x807
   17634:	str	r3, [r4]
   17638:	ldr	r3, [r5, #12]
   1763c:	ldr	r1, [r2]
   17640:	ubfx	r2, r3, #8, #8
   17644:	strb	r2, [r4, #5]
   17648:	cmp	r1, #0
   1764c:	lsr	r2, r3, #16
   17650:	strb	r3, [r4, #4]
   17654:	strb	r2, [r4, #6]
   17658:	lsr	r2, r2, #8
   1765c:	strb	r2, [r4, #7]
   17660:	beq	17714 <ftello64@plt+0x63c4>
   17664:	ldr	r2, [r5, #16]
   17668:	mov	r6, #24
   1766c:	ldr	r3, [r5, #20]
   17670:	ubfx	r1, r2, #8, #8
   17674:	strb	r1, [r4, #9]
   17678:	strb	r2, [r4, #8]
   1767c:	lsr	r1, r2, #16
   17680:	lsr	r2, r3, #16
   17684:	strb	r1, [r4, #10]
   17688:	strb	r3, [r4, #12]
   1768c:	lsr	r1, r1, #8
   17690:	strb	r2, [r4, #14]
   17694:	ubfx	r3, r3, #8, #8
   17698:	strb	r1, [r4, #11]
   1769c:	lsr	r1, r2, #8
   176a0:	strb	r3, [r4, #13]
   176a4:	strb	r1, [r4, #15]
   176a8:	ldr	r2, [r5, #24]
   176ac:	ldr	r3, [r5, #28]
   176b0:	ubfx	r1, r2, #8, #8
   176b4:	strb	r1, [r4, #17]
   176b8:	strb	r2, [r4, #16]
   176bc:	lsr	r1, r2, #16
   176c0:	lsr	r2, r3, #16
   176c4:	strb	r3, [r4, #20]
   176c8:	strb	r1, [r4, #18]
   176cc:	ubfx	r3, r3, #8, #8
   176d0:	lsr	r1, r1, #8
   176d4:	strb	r2, [r4, #22]
   176d8:	strb	r1, [r4, #19]
   176dc:	lsr	r2, r2, #8
   176e0:	strb	r3, [r4, #21]
   176e4:	strb	r2, [r4, #23]
   176e8:	mov	r0, r4
   176ec:	mov	r1, #1
   176f0:	mov	r2, r6
   176f4:	mov	r3, #3
   176f8:	bl	1bd98 <ftello64@plt+0xaa48>
   176fc:	cmp	r0, r6
   17700:	mov	r0, r4
   17704:	beq	1775c <ftello64@plt+0x640c>
   17708:	bl	110b0 <free@plt>
   1770c:	mov	r0, #10
   17710:	pop	{r4, r5, r6, pc}
   17714:	ldr	r3, [r5, #16]
   17718:	mov	r6, #16
   1771c:	ubfx	r2, r3, #8, #8
   17720:	strb	r2, [r4, #9]
   17724:	lsr	r2, r3, r6
   17728:	strb	r3, [r4, #8]
   1772c:	strb	r2, [r4, #10]
   17730:	lsr	r2, r2, #8
   17734:	strb	r2, [r4, #11]
   17738:	ldr	r3, [r5, #24]
   1773c:	ubfx	r2, r3, #8, #8
   17740:	strb	r2, [r4, #13]
   17744:	lsr	r2, r3, r6
   17748:	strb	r3, [r4, #12]
   1774c:	strb	r2, [r4, #14]
   17750:	lsr	r2, r2, #8
   17754:	strb	r2, [r4, #15]
   17758:	b	176e8 <ftello64@plt+0x6398>
   1775c:	bl	110b0 <free@plt>
   17760:	mov	r0, #0
   17764:	pop	{r4, r5, r6, pc}
   17768:	movw	r1, #11968	; 0x2ec0
   1776c:	mov	r0, #4
   17770:	movt	r1, #2
   17774:	bl	12f88 <ftello64@plt+0x1c38>
   17778:	b	17624 <ftello64@plt+0x62d4>
   1777c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17780:	mov	r6, r0
   17784:	ldr	r0, [r0, #88]	; 0x58
   17788:	sub	sp, sp, #28
   1778c:	ldrh	r8, [r6, #32]
   17790:	cmp	r0, #0
   17794:	beq	184c0 <ftello64@plt+0x7170>
   17798:	movw	r3, #28008	; 0x6d68
   1779c:	movt	r3, #3
   177a0:	ldr	r3, [r3]
   177a4:	cmp	r3, #0
   177a8:	ldrh	r3, [r6, #4]
   177ac:	orrne	r3, r3, #2048	; 0x800
   177b0:	strhne	r3, [r6, #4]
   177b4:	tst	r3, #2048	; 0x800
   177b8:	beq	17e38 <ftello64@plt+0x6ae8>
   177bc:	bl	11218 <strlen@plt>
   177c0:	mov	r7, #1
   177c4:	uxth	r8, r0
   177c8:	ldrd	sl, [r6, #16]
   177cc:	mvn	r2, #0
   177d0:	ldrd	r0, [r6, #48]	; 0x30
   177d4:	mov	r3, #0
   177d8:	cmp	fp, r3
   177dc:	cmpeq	sl, r2
   177e0:	ldrd	r4, [r6, #24]
   177e4:	strd	r0, [sp, #8]
   177e8:	bhi	17e28 <ftello64@plt+0x6ad8>
   177ec:	cmp	r5, r3
   177f0:	cmpeq	r4, r2
   177f4:	bls	17d70 <ftello64@plt+0x6a20>
   177f8:	ldr	r4, [r6, #40]	; 0x28
   177fc:	mov	r1, #32
   17800:	mov	lr, #16
   17804:	str	r1, [sp, #20]
   17808:	mov	r0, #24
   1780c:	mov	r9, #28
   17810:	mov	r5, #20
   17814:	mov	r1, #1
   17818:	mov	ip, #12
   1781c:	mvn	r2, #0
   17820:	mov	r3, #0
   17824:	cmp	fp, r3
   17828:	cmpeq	sl, r2
   1782c:	ldrd	sl, [sp, #8]
   17830:	mvn	r2, #0
   17834:	mov	r3, #0
   17838:	movhi	lr, r0
   1783c:	movhi	ip, r5
   17840:	movhi	r1, #1
   17844:	ldrhi	r0, [sp, #20]
   17848:	movhi	r5, r9
   1784c:	cmp	fp, r3
   17850:	cmpeq	sl, r2
   17854:	movls	r0, lr
   17858:	movls	r5, ip
   1785c:	movhi	r1, #1
   17860:	cmp	r4, #65536	; 0x10000
   17864:	bcs	17df0 <ftello64@plt+0x6aa0>
   17868:	cmp	r1, #0
   1786c:	bne	17dec <ftello64@plt+0x6a9c>
   17870:	ldr	fp, [r6, #68]	; 0x44
   17874:	cmp	fp, #0
   17878:	beq	182a8 <ftello64@plt+0x6f58>
   1787c:	ldrh	sl, [r6, #36]	; 0x24
   17880:	sub	r2, sl, #4
   17884:	add	r2, fp, r2
   17888:	cmp	fp, r2
   1788c:	bcs	178e8 <ftello64@plt+0x6598>
   17890:	ldrb	r0, [fp, #1]
   17894:	mov	r4, fp
   17898:	ldrb	r3, [fp]
   1789c:	ldrb	r9, [fp, #3]
   178a0:	orr	r0, r3, r0, lsl #8
   178a4:	ldrb	r3, [fp, #2]
   178a8:	cmp	r0, #1
   178ac:	orr	r9, r3, r9, lsl #8
   178b0:	bne	178d8 <ftello64@plt+0x6588>
   178b4:	b	17dbc <ftello64@plt+0x6a6c>
   178b8:	ldrb	r1, [r4, #1]
   178bc:	ldrb	r3, [r4]
   178c0:	ldrb	r9, [r4, #3]
   178c4:	orr	r1, r3, r1, lsl #8
   178c8:	ldrb	r3, [r4, #2]
   178cc:	cmp	r1, #1
   178d0:	orr	r9, r3, r9, lsl #8
   178d4:	beq	17dbc <ftello64@plt+0x6a6c>
   178d8:	add	r9, r9, #4
   178dc:	add	r4, r4, r9
   178e0:	cmp	r4, r2
   178e4:	bcc	178b8 <ftello64@plt+0x6568>
   178e8:	add	r0, r5, sl
   178ec:	bl	111ac <malloc@plt>
   178f0:	subs	r4, r0, #0
   178f4:	beq	17de0 <ftello64@plt+0x6a90>
   178f8:	mov	r1, fp
   178fc:	mov	r2, sl
   17900:	bl	110a4 <memmove@plt>
   17904:	ldr	r0, [r6, #68]	; 0x44
   17908:	bl	110b0 <free@plt>
   1790c:	ldrh	r3, [r6, #36]	; 0x24
   17910:	str	r4, [r6, #68]	; 0x44
   17914:	add	r4, r4, r3
   17918:	add	r3, r5, r3
   1791c:	strh	r3, [r6, #36]	; 0x24
   17920:	mov	r3, #0
   17924:	mov	r2, #1
   17928:	sub	r5, r5, #4
   1792c:	strb	r2, [r4]
   17930:	strb	r5, [r4, #2]
   17934:	mvn	r0, #0
   17938:	strb	r3, [r4, #1]
   1793c:	mov	r1, #0
   17940:	strb	r3, [r4, #3]
   17944:	ldrd	r2, [r6, #24]
   17948:	cmp	r3, r1
   1794c:	cmpeq	r2, r0
   17950:	bhi	17f40 <ftello64@plt+0x6bf0>
   17954:	movw	r1, #21148	; 0x529c
   17958:	movt	r1, #3
   1795c:	ldr	r1, [r1]
   17960:	cmp	r1, #1
   17964:	movne	r5, #20
   17968:	movne	lr, #12
   1796c:	movne	ip, #4
   17970:	beq	17f40 <ftello64@plt+0x6bf0>
   17974:	ldrd	r2, [r6, #16]
   17978:	mvn	r0, #0
   1797c:	mov	r1, #0
   17980:	cmp	r3, r1
   17984:	cmpeq	r2, r0
   17988:	bls	179d0 <ftello64@plt+0x6680>
   1798c:	add	r1, r4, ip
   17990:	lsr	r9, r2, #16
   17994:	lsr	r0, r3, #16
   17998:	strb	r2, [r4, ip]
   1799c:	mov	ip, lr
   179a0:	mov	lr, r5
   179a4:	ubfx	r2, r2, #8, #8
   179a8:	strb	r3, [r1, #4]
   179ac:	strb	r9, [r1, #2]
   179b0:	lsr	r9, r9, #8
   179b4:	strb	r2, [r1, #1]
   179b8:	ubfx	r2, r3, #8, #8
   179bc:	strb	r9, [r1, #3]
   179c0:	lsr	r3, r0, #8
   179c4:	strb	r2, [r1, #5]
   179c8:	strb	r0, [r1, #6]
   179cc:	strb	r3, [r1, #7]
   179d0:	ldrd	r2, [r6, #48]	; 0x30
   179d4:	mvn	r0, #0
   179d8:	mov	r1, #0
   179dc:	cmp	r3, r1
   179e0:	cmpeq	r2, r0
   179e4:	bls	17a28 <ftello64@plt+0x66d8>
   179e8:	add	r1, r4, ip
   179ec:	lsr	r5, r2, #16
   179f0:	lsr	r0, r3, #16
   179f4:	strb	r2, [r4, ip]
   179f8:	mov	ip, lr
   179fc:	strb	r3, [r1, #4]
   17a00:	ubfx	r2, r2, #8, #8
   17a04:	ubfx	r3, r3, #8, #8
   17a08:	strb	r5, [r1, #2]
   17a0c:	lsr	r5, r5, #8
   17a10:	strb	r3, [r1, #5]
   17a14:	lsr	r3, r0, #8
   17a18:	strb	r2, [r1, #1]
   17a1c:	strb	r5, [r1, #3]
   17a20:	strb	r0, [r1, #6]
   17a24:	strb	r3, [r1, #7]
   17a28:	ldr	r3, [r6, #40]	; 0x28
   17a2c:	cmp	r3, #65536	; 0x10000
   17a30:	bcc	17a54 <ftello64@plt+0x6704>
   17a34:	add	r2, r4, ip
   17a38:	lsr	r1, r3, #16
   17a3c:	strb	r3, [r4, ip]
   17a40:	ubfx	r3, r3, #8, #8
   17a44:	strb	r1, [r2, #2]
   17a48:	lsr	r1, r1, #8
   17a4c:	strb	r3, [r2, #1]
   17a50:	strb	r1, [r2, #3]
   17a54:	mov	r0, #1024	; 0x400
   17a58:	bl	111ac <malloc@plt>
   17a5c:	subs	r4, r0, #0
   17a60:	beq	186fc <ftello64@plt+0x73ac>
   17a64:	mov	r2, #80	; 0x50
   17a68:	mov	r3, #75	; 0x4b
   17a6c:	strb	r2, [r4]
   17a70:	mov	r2, #1
   17a74:	strb	r3, [r4, #1]
   17a78:	mov	r3, #2
   17a7c:	strb	r2, [r4, #2]
   17a80:	mvn	r0, #0
   17a84:	strb	r3, [r4, #3]
   17a88:	mov	r1, #0
   17a8c:	ldrh	r3, [r6]
   17a90:	strb	r3, [r4, #4]
   17a94:	lsr	r3, r3, #8
   17a98:	strb	r3, [r4, #5]
   17a9c:	ldrh	r3, [r6, #2]
   17aa0:	strb	r3, [r4, #6]
   17aa4:	lsr	r3, r3, #8
   17aa8:	strb	r3, [r4, #7]
   17aac:	ldrh	r3, [r6, #4]
   17ab0:	strb	r3, [r4, #8]
   17ab4:	lsr	r3, r3, #8
   17ab8:	strb	r3, [r4, #9]
   17abc:	ldrh	r3, [r6, #6]
   17ac0:	strb	r3, [r4, #10]
   17ac4:	lsr	r3, r3, #8
   17ac8:	strb	r3, [r4, #11]
   17acc:	ldr	r3, [r6, #8]
   17ad0:	ubfx	r2, r3, #8, #8
   17ad4:	strb	r2, [r4, #13]
   17ad8:	lsr	r2, r3, #16
   17adc:	strb	r3, [r4, #12]
   17ae0:	strb	r2, [r4, #14]
   17ae4:	lsr	r2, r2, #8
   17ae8:	strb	r2, [r4, #15]
   17aec:	ldr	r3, [r6, #12]
   17af0:	ubfx	r2, r3, #8, #8
   17af4:	strb	r2, [r4, #17]
   17af8:	lsr	r2, r3, #16
   17afc:	strb	r3, [r4, #16]
   17b00:	strb	r2, [r4, #18]
   17b04:	lsr	r2, r2, #8
   17b08:	strb	r2, [r4, #19]
   17b0c:	ldrd	r2, [r6, #16]
   17b10:	cmp	r3, r1
   17b14:	cmpeq	r2, r0
   17b18:	mvn	r0, #0
   17b1c:	lsrls	r3, r2, #16
   17b20:	strbls	r2, [r4, #20]
   17b24:	mvnhi	r3, #0
   17b28:	strbls	r3, [r4, #22]
   17b2c:	ubfxls	r2, r2, #8, #8
   17b30:	lsrls	r3, r3, #8
   17b34:	strhi	r3, [r4, #20]
   17b38:	mov	r1, #0
   17b3c:	strbls	r2, [r4, #21]
   17b40:	strbls	r3, [r4, #23]
   17b44:	ldrd	r2, [r6, #24]
   17b48:	cmp	r3, r1
   17b4c:	cmpeq	r2, r0
   17b50:	bhi	17f88 <ftello64@plt+0x6c38>
   17b54:	movw	r1, #21148	; 0x529c
   17b58:	movt	r1, #3
   17b5c:	ldr	r1, [r1]
   17b60:	cmp	r1, #1
   17b64:	beq	17f88 <ftello64@plt+0x6c38>
   17b68:	lsr	r3, r2, #16
   17b6c:	strb	r2, [r4, #24]
   17b70:	strb	r3, [r4, #26]
   17b74:	ubfx	r2, r2, #8, #8
   17b78:	lsr	r3, r3, #8
   17b7c:	strb	r2, [r4, #25]
   17b80:	strb	r3, [r4, #27]
   17b84:	strb	r8, [r4, #28]
   17b88:	lsr	r3, r8, #8
   17b8c:	strb	r3, [r4, #29]
   17b90:	mvn	r2, #0
   17b94:	ldrh	r3, [r6, #36]	; 0x24
   17b98:	ldrd	sl, [sp, #8]
   17b9c:	strb	r3, [r4, #30]
   17ba0:	lsr	r3, r3, #8
   17ba4:	strb	r3, [r4, #31]
   17ba8:	ldrh	r3, [r6, #38]	; 0x26
   17bac:	strb	r3, [r4, #32]
   17bb0:	lsr	r3, r3, #8
   17bb4:	strb	r3, [r4, #33]	; 0x21
   17bb8:	ldr	r3, [r6, #40]	; 0x28
   17bbc:	cmp	r3, #65536	; 0x10000
   17bc0:	strbcc	r3, [r4, #34]	; 0x22
   17bc4:	ubfxcc	r3, r3, #8, #8
   17bc8:	mvncs	r3, #0
   17bcc:	strbcs	r3, [r4, #34]	; 0x22
   17bd0:	strb	r3, [r4, #35]	; 0x23
   17bd4:	mov	r3, #0
   17bd8:	ldrh	r1, [r6, #44]	; 0x2c
   17bdc:	cmp	fp, r3
   17be0:	cmpeq	sl, r2
   17be4:	strb	r1, [r4, #36]	; 0x24
   17be8:	lsr	r1, r1, #8
   17bec:	strb	r1, [r4, #37]	; 0x25
   17bf0:	ldr	r3, [r6, #56]	; 0x38
   17bf4:	ubfx	r2, r3, #8, #8
   17bf8:	strb	r2, [r4, #39]	; 0x27
   17bfc:	lsr	r2, r3, #16
   17c00:	strb	r3, [r4, #38]	; 0x26
   17c04:	strb	r2, [r4, #40]	; 0x28
   17c08:	lsr	r2, r2, #8
   17c0c:	strb	r2, [r4, #41]	; 0x29
   17c10:	bls	18280 <ftello64@plt+0x6f30>
   17c14:	mvn	r3, #0
   17c18:	strb	r3, [r4, #42]	; 0x2a
   17c1c:	strb	r3, [r4, #43]	; 0x2b
   17c20:	strb	r3, [r4, #44]	; 0x2c
   17c24:	strb	r3, [r4, #45]	; 0x2d
   17c28:	cmp	r7, #0
   17c2c:	beq	17f94 <ftello64@plt+0x6c44>
   17c30:	ldr	r7, [r6, #88]	; 0x58
   17c34:	cmp	r7, #0
   17c38:	beq	18560 <ftello64@plt+0x7210>
   17c3c:	add	r5, r8, #46	; 0x2e
   17c40:	cmp	r5, #1024	; 0x400
   17c44:	bcs	18528 <ftello64@plt+0x71d8>
   17c48:	cmp	r8, #0
   17c4c:	mov	r9, #1024	; 0x400
   17c50:	beq	17d28 <ftello64@plt+0x69d8>
   17c54:	add	r2, r4, #46	; 0x2e
   17c58:	add	r3, r7, #8
   17c5c:	add	r0, r4, #54	; 0x36
   17c60:	orr	r1, r2, r7
   17c64:	cmp	r2, r3
   17c68:	cmpcc	r7, r0
   17c6c:	movcc	r3, #0
   17c70:	movcs	r3, #1
   17c74:	cmp	r8, #10
   17c78:	movls	r3, #0
   17c7c:	andhi	r3, r3, #1
   17c80:	tst	r1, #7
   17c84:	movne	r3, #0
   17c88:	andeq	r3, r3, #1
   17c8c:	cmp	r3, #0
   17c90:	beq	1860c <ftello64@plt+0x72bc>
   17c94:	lsr	lr, r8, #3
   17c98:	sub	sl, r7, #8
   17c9c:	mov	ip, #0
   17ca0:	lsl	r3, lr, #3
   17ca4:	add	ip, ip, #1
   17ca8:	ldrd	r0, [sl, #8]!
   17cac:	cmp	lr, ip
   17cb0:	strd	r0, [r2], #8
   17cb4:	bhi	17ca4 <ftello64@plt+0x6954>
   17cb8:	cmp	r8, r3
   17cbc:	beq	17d28 <ftello64@plt+0x69d8>
   17cc0:	ldrb	r0, [r7, lr, lsl #3]
   17cc4:	add	r1, r3, #1
   17cc8:	add	r2, r4, r3
   17ccc:	cmp	r8, r1
   17cd0:	strb	r0, [r2, #46]	; 0x2e
   17cd4:	bls	17d28 <ftello64@plt+0x69d8>
   17cd8:	ldrb	r0, [r7, r1]
   17cdc:	add	r1, r3, #2
   17ce0:	cmp	r8, r1
   17ce4:	strb	r0, [r2, #47]	; 0x2f
   17ce8:	bls	17d28 <ftello64@plt+0x69d8>
   17cec:	ldrb	r0, [r7, r1]
   17cf0:	add	r1, r3, #3
   17cf4:	cmp	r1, r8
   17cf8:	strb	r0, [r2, #48]	; 0x30
   17cfc:	bcs	17d28 <ftello64@plt+0x69d8>
   17d00:	ldrb	r0, [r7, r1]
   17d04:	add	r1, r3, #4
   17d08:	cmp	r8, r1
   17d0c:	strb	r0, [r2, #49]	; 0x31
   17d10:	bls	17d28 <ftello64@plt+0x69d8>
   17d14:	ldrb	r0, [r7, r1]
   17d18:	add	r1, r3, #5
   17d1c:	cmp	r1, r8
   17d20:	strb	r0, [r2, #50]	; 0x32
   17d24:	bcc	18090 <ftello64@plt+0x6d40>
   17d28:	ldrh	r7, [r6, #36]	; 0x24
   17d2c:	cmp	r7, #0
   17d30:	bne	180bc <ftello64@plt+0x6d6c>
   17d34:	ldrh	r7, [r6, #38]	; 0x26
   17d38:	cmp	r7, #0
   17d3c:	bne	181a4 <ftello64@plt+0x6e54>
   17d40:	mov	r0, r4
   17d44:	mov	r1, #1
   17d48:	mov	r2, r5
   17d4c:	mov	r3, #2
   17d50:	bl	1bd98 <ftello64@plt+0xaa48>
   17d54:	cmp	r0, r5
   17d58:	mov	r0, r4
   17d5c:	beq	184e0 <ftello64@plt+0x7190>
   17d60:	bl	110b0 <free@plt>
   17d64:	mov	r0, #10
   17d68:	add	sp, sp, #28
   17d6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17d70:	ldrd	r0, [sp, #8]
   17d74:	cmp	r1, r3
   17d78:	cmpeq	r0, r2
   17d7c:	bls	182d0 <ftello64@plt+0x6f80>
   17d80:	movw	r3, #21148	; 0x529c
   17d84:	movt	r3, #3
   17d88:	ldr	r4, [r6, #40]	; 0x28
   17d8c:	ldr	r3, [r3]
   17d90:	cmp	r3, #1
   17d94:	beq	177fc <ftello64@plt+0x64ac>
   17d98:	mov	r2, #24
   17d9c:	mov	lr, #8
   17da0:	mov	r0, #16
   17da4:	str	r2, [sp, #20]
   17da8:	mov	r9, #20
   17dac:	mov	r5, #12
   17db0:	mov	r1, #0
   17db4:	mov	ip, #4
   17db8:	b	1781c <ftello64@plt+0x64cc>
   17dbc:	add	r9, r9, #4
   17dc0:	cmp	sl, r9
   17dc4:	beq	17f18 <ftello64@plt+0x6bc8>
   17dc8:	uxth	r9, r9
   17dcc:	rsb	r0, r9, sl
   17dd0:	add	r0, r0, r5
   17dd4:	bl	111ac <malloc@plt>
   17dd8:	subs	sl, r0, #0
   17ddc:	bne	182f4 <ftello64@plt+0x6fa4>
   17de0:	mov	r0, #4
   17de4:	add	sp, sp, #28
   17de8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17dec:	mov	r0, r5
   17df0:	movw	r3, #21148	; 0x529c
   17df4:	movt	r3, #3
   17df8:	ldr	r3, [r3]
   17dfc:	cmp	r3, #0
   17e00:	movne	r5, r0
   17e04:	bne	17870 <ftello64@plt+0x6520>
   17e08:	movw	r0, #12096	; 0x2f40
   17e0c:	movw	r1, #11572	; 0x2d34
   17e10:	movt	r0, #2
   17e14:	movt	r1, #2
   17e18:	bl	13164 <ftello64@plt+0x1e14>
   17e1c:	mov	r0, #6
   17e20:	add	sp, sp, #28
   17e24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17e28:	cmp	r5, r3
   17e2c:	cmpeq	r4, r2
   17e30:	bls	17d80 <ftello64@plt+0x6a30>
   17e34:	b	177f8 <ftello64@plt+0x64a8>
   17e38:	bl	11218 <strlen@plt>
   17e3c:	ldrh	r2, [r6, #36]	; 0x24
   17e40:	cmp	r2, #0
   17e44:	uxth	r7, r0
   17e48:	add	r9, r7, #9
   17e4c:	uxth	r9, r9
   17e50:	beq	1834c <ftello64@plt+0x6ffc>
   17e54:	ldr	fp, [r6, #68]	; 0x44
   17e58:	cmp	fp, #0
   17e5c:	beq	1834c <ftello64@plt+0x6ffc>
   17e60:	sub	r1, r2, #4
   17e64:	mov	sl, r2
   17e68:	add	ip, fp, r1
   17e6c:	cmp	fp, ip
   17e70:	bcs	17edc <ftello64@plt+0x6b8c>
   17e74:	ldrb	r0, [fp, #1]
   17e78:	movw	lr, #28789	; 0x7075
   17e7c:	ldrb	r3, [fp]
   17e80:	mov	r4, fp
   17e84:	ldrb	r5, [fp, #3]
   17e88:	orr	r3, r3, r0, lsl #8
   17e8c:	ldrb	r0, [fp, #2]
   17e90:	sxth	r3, r3
   17e94:	orr	r5, r0, r5, lsl #8
   17e98:	cmp	r3, lr
   17e9c:	beq	18570 <ftello64@plt+0x7220>
   17ea0:	mov	r3, r5
   17ea4:	b	17ecc <ftello64@plt+0x6b7c>
   17ea8:	ldrb	r0, [r4, #1]
   17eac:	ldrb	r3, [r4]
   17eb0:	ldrb	r5, [r4, #3]
   17eb4:	orr	r0, r3, r0, lsl #8
   17eb8:	ldrb	r3, [r4, #2]
   17ebc:	sxth	r0, r0
   17ec0:	orr	r3, r3, r5, lsl #8
   17ec4:	cmp	r0, lr
   17ec8:	beq	1856c <ftello64@plt+0x721c>
   17ecc:	add	r3, r3, #4
   17ed0:	add	r4, r4, r3
   17ed4:	cmp	r4, ip
   17ed8:	bcc	17ea8 <ftello64@plt+0x6b58>
   17edc:	add	r0, r9, r2
   17ee0:	bl	111ac <malloc@plt>
   17ee4:	subs	r4, r0, #0
   17ee8:	beq	18710 <ftello64@plt+0x73c0>
   17eec:	mov	r1, fp
   17ef0:	mov	r2, sl
   17ef4:	mov	r0, r4
   17ef8:	bl	110a4 <memmove@plt>
   17efc:	ldr	r0, [r6, #68]	; 0x44
   17f00:	bl	110b0 <free@plt>
   17f04:	ldrh	r3, [r6, #36]	; 0x24
   17f08:	str	r4, [r6, #68]	; 0x44
   17f0c:	add	r9, r9, r3
   17f10:	add	r4, r4, r3
   17f14:	b	18364 <ftello64@plt+0x7014>
   17f18:	cmp	r5, sl
   17f1c:	beq	17920 <ftello64@plt+0x65d0>
   17f20:	mov	r0, r5
   17f24:	bl	111ac <malloc@plt>
   17f28:	subs	r4, r0, #0
   17f2c:	beq	17de0 <ftello64@plt+0x6a90>
   17f30:	mov	r0, fp
   17f34:	bl	110b0 <free@plt>
   17f38:	str	r4, [r6, #68]	; 0x44
   17f3c:	b	182c8 <ftello64@plt+0x6f78>
   17f40:	lsr	r0, r2, #16
   17f44:	lsr	r1, r3, #16
   17f48:	strb	r2, [r4, #4]
   17f4c:	mov	r5, #28
   17f50:	lsr	ip, r0, #8
   17f54:	ubfx	r2, r2, #8, #8
   17f58:	strb	r3, [r4, #8]
   17f5c:	mov	lr, #20
   17f60:	strb	r0, [r4, #6]
   17f64:	ubfx	r3, r3, #8, #8
   17f68:	lsr	r0, r1, #8
   17f6c:	strb	ip, [r4, #7]
   17f70:	strb	r1, [r4, #10]
   17f74:	mov	ip, #12
   17f78:	strb	r0, [r4, #11]
   17f7c:	strb	r2, [r4, #5]
   17f80:	strb	r3, [r4, #9]
   17f84:	b	17974 <ftello64@plt+0x6624>
   17f88:	mvn	r3, #0
   17f8c:	str	r3, [r4, #24]
   17f90:	b	17b84 <ftello64@plt+0x6834>
   17f94:	ldr	r7, [r6, #76]	; 0x4c
   17f98:	ldrh	r8, [r6, #32]
   17f9c:	cmp	r7, #0
   17fa0:	beq	18560 <ftello64@plt+0x7210>
   17fa4:	add	r5, r8, #46	; 0x2e
   17fa8:	cmp	r5, #1024	; 0x400
   17fac:	bcs	184f0 <ftello64@plt+0x71a0>
   17fb0:	cmp	r8, #0
   17fb4:	mov	r9, #1024	; 0x400
   17fb8:	beq	17d28 <ftello64@plt+0x69d8>
   17fbc:	add	r2, r4, #46	; 0x2e
   17fc0:	add	r3, r7, #8
   17fc4:	add	r0, r4, #54	; 0x36
   17fc8:	orr	r1, r2, r7
   17fcc:	cmp	r2, r3
   17fd0:	cmpcc	r7, r0
   17fd4:	movcc	r3, #0
   17fd8:	movcs	r3, #1
   17fdc:	cmp	r8, #10
   17fe0:	movls	r3, #0
   17fe4:	andhi	r3, r3, #1
   17fe8:	tst	r1, #7
   17fec:	movne	r3, #0
   17ff0:	andeq	r3, r3, #1
   17ff4:	cmp	r3, #0
   17ff8:	beq	185f0 <ftello64@plt+0x72a0>
   17ffc:	lsr	lr, r8, #3
   18000:	sub	sl, r7, #8
   18004:	mov	ip, #0
   18008:	lsl	r3, lr, #3
   1800c:	add	ip, ip, #1
   18010:	ldrd	r0, [sl, #8]!
   18014:	cmp	lr, ip
   18018:	strd	r0, [r2], #8
   1801c:	bhi	1800c <ftello64@plt+0x6cbc>
   18020:	cmp	r3, r8
   18024:	beq	17d28 <ftello64@plt+0x69d8>
   18028:	ldrb	r0, [r7, lr, lsl #3]
   1802c:	add	r1, r3, #1
   18030:	add	r2, r4, r3
   18034:	cmp	r1, r8
   18038:	strb	r0, [r2, #46]	; 0x2e
   1803c:	bcs	17d28 <ftello64@plt+0x69d8>
   18040:	ldrb	r0, [r7, r1]
   18044:	add	r1, r3, #2
   18048:	cmp	r8, r1
   1804c:	strb	r0, [r2, #47]	; 0x2f
   18050:	bls	17d28 <ftello64@plt+0x69d8>
   18054:	ldrb	r0, [r7, r1]
   18058:	add	r1, r3, #3
   1805c:	cmp	r1, r8
   18060:	strb	r0, [r2, #48]	; 0x30
   18064:	bcs	17d28 <ftello64@plt+0x69d8>
   18068:	ldrb	r0, [r7, r1]
   1806c:	add	r1, r3, #4
   18070:	cmp	r1, r8
   18074:	strb	r0, [r2, #49]	; 0x31
   18078:	bcs	17d28 <ftello64@plt+0x69d8>
   1807c:	ldrb	r0, [r7, r1]
   18080:	add	r1, r3, #5
   18084:	cmp	r8, r1
   18088:	strb	r0, [r2, #50]	; 0x32
   1808c:	bls	17d28 <ftello64@plt+0x69d8>
   18090:	add	r3, r3, #6
   18094:	ldrb	r0, [r7, r1]
   18098:	cmp	r3, r8
   1809c:	strb	r0, [r2, #51]	; 0x33
   180a0:	bcs	17d28 <ftello64@plt+0x69d8>
   180a4:	ldrb	r3, [r7, r3]
   180a8:	add	r1, r4, r1
   180ac:	strb	r3, [r1, #47]	; 0x2f
   180b0:	ldrh	r7, [r6, #36]	; 0x24
   180b4:	cmp	r7, #0
   180b8:	beq	17d34 <ftello64@plt+0x69e4>
   180bc:	ldr	r8, [r6, #68]	; 0x44
   180c0:	cmp	r8, #0
   180c4:	beq	17d34 <ftello64@plt+0x69e4>
   180c8:	cmp	r7, #1024	; 0x400
   180cc:	movcs	fp, r7
   180d0:	movcc	fp, #1024	; 0x400
   180d4:	cmp	r4, #0
   180d8:	beq	186c8 <ftello64@plt+0x7378>
   180dc:	add	sl, r5, r7
   180e0:	sub	r3, r9, #1
   180e4:	cmp	sl, r3
   180e8:	bhi	18628 <ftello64@plt+0x72d8>
   180ec:	add	r2, r4, r5
   180f0:	add	r3, r8, #4
   180f4:	add	r0, r2, #4
   180f8:	orr	r1, r2, r8
   180fc:	cmp	r2, r3
   18100:	cmpcc	r8, r0
   18104:	movcc	r3, #0
   18108:	movcs	r3, #1
   1810c:	cmp	r7, #9
   18110:	movls	r3, #0
   18114:	andhi	r3, r3, #1
   18118:	tst	r1, #3
   1811c:	movne	r3, #0
   18120:	andeq	r3, r3, #1
   18124:	cmp	r3, #0
   18128:	beq	184a8 <ftello64@plt+0x7158>
   1812c:	lsr	r0, r7, #2
   18130:	mov	r3, #0
   18134:	mov	r1, r3
   18138:	lsl	ip, r0, #2
   1813c:	ldr	lr, [r8, r3]
   18140:	add	r1, r1, #1
   18144:	cmp	r0, r1
   18148:	str	lr, [r2, r3]
   1814c:	add	r3, r3, #4
   18150:	bhi	1813c <ftello64@plt+0x6dec>
   18154:	cmp	r7, ip
   18158:	beq	18194 <ftello64@plt+0x6e44>
   1815c:	ldrb	r1, [r8, r0, lsl #2]
   18160:	add	r3, ip, #1
   18164:	add	r2, r4, ip
   18168:	cmp	r3, r7
   1816c:	strb	r1, [r2, r5]
   18170:	bcs	18194 <ftello64@plt+0x6e44>
   18174:	ldrb	r2, [r8, r3]
   18178:	add	ip, ip, #2
   1817c:	add	r3, r4, r3
   18180:	cmp	r7, ip
   18184:	strb	r2, [r3, r5]
   18188:	ldrbhi	r3, [r8, ip]
   1818c:	addhi	ip, r4, ip
   18190:	strbhi	r3, [ip, r5]
   18194:	ldrh	r7, [r6, #38]	; 0x26
   18198:	mov	r5, sl
   1819c:	cmp	r7, #0
   181a0:	beq	17d40 <ftello64@plt+0x69f0>
   181a4:	ldr	r6, [r6, #72]	; 0x48
   181a8:	cmp	r6, #0
   181ac:	beq	17d40 <ftello64@plt+0x69f0>
   181b0:	cmp	r7, #1024	; 0x400
   181b4:	movcs	r1, r7
   181b8:	movcc	r1, #1024	; 0x400
   181bc:	cmp	r4, #0
   181c0:	beq	186b0 <ftello64@plt+0x7360>
   181c4:	add	r8, r5, r7
   181c8:	sub	r3, r9, #1
   181cc:	cmp	r8, r3
   181d0:	bhi	18654 <ftello64@plt+0x7304>
   181d4:	add	r3, r6, #4
   181d8:	add	r2, r4, r5
   181dc:	cmp	r3, r2
   181e0:	add	r1, r2, #4
   181e4:	movhi	r3, #0
   181e8:	movls	r3, #1
   181ec:	cmp	r6, r1
   181f0:	orrcs	r3, r3, #1
   181f4:	orr	r1, r6, r2
   181f8:	cmp	r7, #9
   181fc:	movls	r3, #0
   18200:	andhi	r3, r3, #1
   18204:	tst	r1, #3
   18208:	movne	r3, #0
   1820c:	andeq	r3, r3, #1
   18210:	cmp	r3, #0
   18214:	beq	18490 <ftello64@plt+0x7140>
   18218:	lsr	r0, r7, #2
   1821c:	mov	r3, #0
   18220:	mov	r1, r3
   18224:	lsl	ip, r0, #2
   18228:	ldr	lr, [r6, r3]
   1822c:	add	r1, r1, #1
   18230:	cmp	r0, r1
   18234:	str	lr, [r2, r3]
   18238:	add	r3, r3, #4
   1823c:	bhi	18228 <ftello64@plt+0x6ed8>
   18240:	cmp	ip, r7
   18244:	beq	18278 <ftello64@plt+0x6f28>
   18248:	ldrb	r0, [r6, r0, lsl #2]
   1824c:	add	r3, ip, #1
   18250:	add	r1, r4, ip
   18254:	cmp	r7, r3
   18258:	strb	r0, [r1, r5]
   1825c:	bls	18278 <ftello64@plt+0x6f28>
   18260:	add	ip, ip, #2
   18264:	ldrb	r1, [r6, r3]
   18268:	cmp	r7, ip
   1826c:	strb	r1, [r2, r3]
   18270:	ldrbhi	r3, [r6, ip]
   18274:	strbhi	r3, [r2, ip]
   18278:	mov	r5, r8
   1827c:	b	17d40 <ftello64@plt+0x69f0>
   18280:	ldr	fp, [sp, #8]
   18284:	ldrb	r0, [sp, #8]
   18288:	ubfx	r2, fp, #8, #8
   1828c:	strb	r2, [r4, #43]	; 0x2b
   18290:	lsr	r3, fp, #16
   18294:	strb	r3, [r4, #44]	; 0x2c
   18298:	strb	r0, [r4, #42]	; 0x2a
   1829c:	lsr	r3, r3, #8
   182a0:	strb	r3, [r4, #45]	; 0x2d
   182a4:	b	17c28 <ftello64@plt+0x68d8>
   182a8:	cmp	r5, #4
   182ac:	beq	17a54 <ftello64@plt+0x6704>
   182b0:	mov	r0, r5
   182b4:	bl	111ac <malloc@plt>
   182b8:	cmp	r0, #0
   182bc:	mov	r4, r0
   182c0:	str	r0, [r6, #68]	; 0x44
   182c4:	beq	17de0 <ftello64@plt+0x6a90>
   182c8:	strh	r5, [r6, #36]	; 0x24
   182cc:	b	17920 <ftello64@plt+0x65d0>
   182d0:	ldr	r4, [r6, #40]	; 0x28
   182d4:	movw	r3, #21148	; 0x529c
   182d8:	movt	r3, #3
   182dc:	cmp	r4, #65536	; 0x10000
   182e0:	ldr	r3, [r3]
   182e4:	bcs	17d90 <ftello64@plt+0x6a40>
   182e8:	cmp	r3, #1
   182ec:	bne	17a54 <ftello64@plt+0x6704>
   182f0:	b	177fc <ftello64@plt+0x64ac>
   182f4:	rsb	r3, fp, r4
   182f8:	mov	r1, fp
   182fc:	str	r3, [sp, #4]
   18300:	mov	r2, r3
   18304:	bl	110d4 <memcpy@plt>
   18308:	ldrh	r2, [r6, #36]	; 0x24
   1830c:	ldr	r3, [sp, #4]
   18310:	add	r1, r4, r9
   18314:	rsb	r2, r9, r2
   18318:	rsb	r2, r3, r2
   1831c:	add	r0, sl, r3
   18320:	bl	110d4 <memcpy@plt>
   18324:	ldrh	r4, [r6, #36]	; 0x24
   18328:	ldr	r0, [r6, #68]	; 0x44
   1832c:	rsb	r4, r9, r4
   18330:	uxth	r4, r4
   18334:	add	r3, r4, r5
   18338:	strh	r3, [r6, #36]	; 0x24
   1833c:	bl	110b0 <free@plt>
   18340:	add	r4, sl, r4
   18344:	str	sl, [r6, #68]	; 0x44
   18348:	b	17920 <ftello64@plt+0x65d0>
   1834c:	mov	r0, r9
   18350:	bl	111ac <malloc@plt>
   18354:	cmp	r0, #0
   18358:	mov	r4, r0
   1835c:	str	r0, [r6, #68]	; 0x44
   18360:	beq	1869c <ftello64@plt+0x734c>
   18364:	strh	r9, [r6, #36]	; 0x24
   18368:	ldr	r9, [r6, #76]	; 0x4c
   1836c:	add	r7, r7, #5
   18370:	add	r5, r4, #9
   18374:	uxth	r7, r7
   18378:	mov	r0, r9
   1837c:	bl	11218 <strlen@plt>
   18380:	mov	r1, r9
   18384:	mov	r2, r0
   18388:	mov	r0, #0
   1838c:	bl	1ff10 <ftello64@plt+0xebc0>
   18390:	strb	r7, [r4, #2]
   18394:	mov	r2, #112	; 0x70
   18398:	lsr	r7, r7, #8
   1839c:	strb	r2, [r4, #1]
   183a0:	strb	r7, [r4, #3]
   183a4:	lsr	r3, r0, #16
   183a8:	strb	r0, [r4, #5]
   183ac:	strb	r3, [r4, #7]
   183b0:	ubfx	r0, r0, #8, #8
   183b4:	lsr	r3, r3, #8
   183b8:	strb	r0, [r4, #6]
   183bc:	strb	r3, [r4, #8]
   183c0:	mov	r3, #117	; 0x75
   183c4:	strb	r3, [r4]
   183c8:	mov	r3, #1
   183cc:	strb	r3, [r4, #4]
   183d0:	ldr	r7, [r6, #88]	; 0x58
   183d4:	cmp	r7, #0
   183d8:	beq	177c8 <ftello64@plt+0x6478>
   183dc:	mov	r0, r7
   183e0:	bl	11218 <strlen@plt>
   183e4:	cmp	r0, #0
   183e8:	ble	18488 <ftello64@plt+0x7138>
   183ec:	orr	r3, r5, r7
   183f0:	add	r1, r4, #13
   183f4:	tst	r3, #3
   183f8:	add	r3, r7, #4
   183fc:	movne	r2, #0
   18400:	moveq	r2, #1
   18404:	cmp	r5, r3
   18408:	cmpcc	r7, r1
   1840c:	movcc	r3, #0
   18410:	movcs	r3, #1
   18414:	and	r3, r2, r3
   18418:	cmp	r0, #9
   1841c:	movls	r3, #0
   18420:	andhi	r3, r3, #1
   18424:	cmp	r3, #0
   18428:	beq	1867c <ftello64@plt+0x732c>
   1842c:	lsr	r2, r0, #2
   18430:	sub	ip, r7, #4
   18434:	mov	r1, r5
   18438:	mov	r3, #0
   1843c:	lsl	lr, r2, #2
   18440:	add	r3, r3, #1
   18444:	ldr	r4, [ip, #4]!
   18448:	cmp	r2, r3
   1844c:	str	r4, [r1], #4
   18450:	bhi	18440 <ftello64@plt+0x70f0>
   18454:	cmp	r0, lr
   18458:	beq	18488 <ftello64@plt+0x7138>
   1845c:	ldrb	r1, [r7, r2, lsl #2]
   18460:	add	r3, lr, #1
   18464:	cmp	r0, r3
   18468:	strb	r1, [r5, r2, lsl #2]
   1846c:	ble	18488 <ftello64@plt+0x7138>
   18470:	add	lr, lr, #2
   18474:	ldrb	r2, [r7, r3]
   18478:	cmp	r0, lr
   1847c:	strb	r2, [r5, r3]
   18480:	ldrbgt	r3, [r7, lr]
   18484:	strbgt	r3, [r5, lr]
   18488:	mov	r7, #0
   1848c:	b	177c8 <ftello64@plt+0x6478>
   18490:	ldrb	r1, [r6, r3]
   18494:	strb	r1, [r2, r3]
   18498:	add	r3, r3, #1
   1849c:	cmp	r3, r7
   184a0:	bcc	18490 <ftello64@plt+0x7140>
   184a4:	b	18278 <ftello64@plt+0x6f28>
   184a8:	ldrb	r1, [r8, r3]
   184ac:	strb	r1, [r2, r3]
   184b0:	add	r3, r3, #1
   184b4:	cmp	r7, r3
   184b8:	bhi	184a8 <ftello64@plt+0x7158>
   184bc:	b	18194 <ftello64@plt+0x6e44>
   184c0:	ldrh	r2, [r6, #4]
   184c4:	mov	r7, r0
   184c8:	ldrh	r3, [r6, #46]	; 0x2e
   184cc:	bic	r2, r2, #2048	; 0x800
   184d0:	strh	r2, [r6, #4]
   184d4:	bic	r3, r3, #2048	; 0x800
   184d8:	strh	r3, [r6, #46]	; 0x2e
   184dc:	b	177c8 <ftello64@plt+0x6478>
   184e0:	bl	110b0 <free@plt>
   184e4:	mov	r0, #0
   184e8:	add	sp, sp, #28
   184ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   184f0:	cmp	r8, #1024	; 0x400
   184f4:	movcs	r9, r8
   184f8:	movcc	r9, #1024	; 0x400
   184fc:	mov	r0, r4
   18500:	add	r9, r9, #1024	; 0x400
   18504:	mov	r1, r9
   18508:	bl	11128 <realloc@plt>
   1850c:	subs	r4, r0, #0
   18510:	bne	17fbc <ftello64@plt+0x6c6c>
   18514:	movw	r1, #11988	; 0x2ed4
   18518:	mov	r0, #4
   1851c:	movt	r1, #2
   18520:	bl	12f88 <ftello64@plt+0x1c38>
   18524:	b	17fbc <ftello64@plt+0x6c6c>
   18528:	cmp	r8, #1024	; 0x400
   1852c:	movcs	r9, r8
   18530:	movcc	r9, #1024	; 0x400
   18534:	mov	r0, r4
   18538:	add	r9, r9, #1024	; 0x400
   1853c:	mov	r1, r9
   18540:	bl	11128 <realloc@plt>
   18544:	subs	r4, r0, #0
   18548:	bne	17c54 <ftello64@plt+0x6904>
   1854c:	movw	r1, #11988	; 0x2ed4
   18550:	mov	r0, #4
   18554:	movt	r1, #2
   18558:	bl	12f88 <ftello64@plt+0x1c38>
   1855c:	b	17c54 <ftello64@plt+0x6904>
   18560:	mov	r9, #1024	; 0x400
   18564:	mov	r5, #46	; 0x2e
   18568:	b	17d28 <ftello64@plt+0x69d8>
   1856c:	mov	r5, r3
   18570:	sub	r3, r9, #4
   18574:	cmp	r5, r3
   18578:	beq	18368 <ftello64@plt+0x7018>
   1857c:	add	r1, r9, r1
   18580:	rsb	sl, r5, r1
   18584:	uxth	sl, sl
   18588:	mov	r0, sl
   1858c:	bl	111ac <malloc@plt>
   18590:	subs	r9, r0, #0
   18594:	movne	r1, fp
   18598:	beq	186e4 <ftello64@plt+0x7394>
   1859c:	rsb	r3, r1, r4
   185a0:	mov	r0, r9
   185a4:	str	r3, [sp, #4]
   185a8:	uxth	r2, r3
   185ac:	add	fp, r9, r2
   185b0:	bl	110d4 <memcpy@plt>
   185b4:	ldrh	r2, [r6, #36]	; 0x24
   185b8:	add	r1, r5, #4
   185bc:	ldr	r3, [sp, #4]
   185c0:	add	r1, r4, r1
   185c4:	mov	r0, fp
   185c8:	rsb	r3, r3, r2
   185cc:	rsb	r2, r5, r3
   185d0:	uxth	r2, r2
   185d4:	add	r4, fp, r2
   185d8:	bl	110d4 <memcpy@plt>
   185dc:	strh	sl, [r6, #36]	; 0x24
   185e0:	ldr	r0, [r6, #68]	; 0x44
   185e4:	bl	110b0 <free@plt>
   185e8:	str	r9, [r6, #68]	; 0x44
   185ec:	b	18368 <ftello64@plt+0x7018>
   185f0:	add	r2, r4, #45	; 0x2d
   185f4:	ldrb	r1, [r7, r3]
   185f8:	add	r3, r3, #1
   185fc:	cmp	r3, r8
   18600:	strb	r1, [r2, #1]!
   18604:	bcc	185f4 <ftello64@plt+0x72a4>
   18608:	b	17d28 <ftello64@plt+0x69d8>
   1860c:	add	r2, r4, #45	; 0x2d
   18610:	ldrb	r1, [r7, r3]
   18614:	add	r3, r3, #1
   18618:	cmp	r8, r3
   1861c:	strb	r1, [r2, #1]!
   18620:	bhi	18610 <ftello64@plt+0x72c0>
   18624:	b	17d28 <ftello64@plt+0x69d8>
   18628:	add	r9, r9, fp
   1862c:	mov	r0, r4
   18630:	mov	r1, r9
   18634:	bl	11128 <realloc@plt>
   18638:	subs	r4, r0, #0
   1863c:	bne	180ec <ftello64@plt+0x6d9c>
   18640:	movw	r1, #11988	; 0x2ed4
   18644:	mov	r0, #4
   18648:	movt	r1, #2
   1864c:	bl	12f88 <ftello64@plt+0x1c38>
   18650:	b	180ec <ftello64@plt+0x6d9c>
   18654:	mov	r0, r4
   18658:	add	r1, r9, r1
   1865c:	bl	11128 <realloc@plt>
   18660:	subs	r4, r0, #0
   18664:	bne	181d4 <ftello64@plt+0x6e84>
   18668:	movw	r1, #11988	; 0x2ed4
   1866c:	mov	r0, #4
   18670:	movt	r1, #2
   18674:	bl	12f88 <ftello64@plt+0x1c38>
   18678:	b	181d4 <ftello64@plt+0x6e84>
   1867c:	sub	r7, r7, #1
   18680:	add	r0, r4, r0
   18684:	ldrb	r3, [r7, #1]!
   18688:	add	r4, r4, #1
   1868c:	strb	r3, [r4, #8]
   18690:	cmp	r4, r0
   18694:	bne	18684 <ftello64@plt+0x7334>
   18698:	b	18488 <ftello64@plt+0x7138>
   1869c:	movw	r1, #12068	; 0x2f24
   186a0:	mov	r0, #4
   186a4:	movt	r1, #2
   186a8:	bl	12f88 <ftello64@plt+0x1c38>
   186ac:	b	18364 <ftello64@plt+0x7014>
   186b0:	mov	r0, r1
   186b4:	bl	111ac <malloc@plt>
   186b8:	subs	r4, r0, #0
   186bc:	beq	1872c <ftello64@plt+0x73dc>
   186c0:	add	r8, r5, r7
   186c4:	b	181d4 <ftello64@plt+0x6e84>
   186c8:	mov	r0, fp
   186cc:	bl	111ac <malloc@plt>
   186d0:	subs	r4, r0, #0
   186d4:	beq	18740 <ftello64@plt+0x73f0>
   186d8:	mov	r9, fp
   186dc:	add	sl, r5, r7
   186e0:	b	180ec <ftello64@plt+0x6d9c>
   186e4:	movw	r1, #11944	; 0x2ea8
   186e8:	mov	r0, #4
   186ec:	movt	r1, #2
   186f0:	bl	12f88 <ftello64@plt+0x1c38>
   186f4:	ldr	r1, [r6, #68]	; 0x44
   186f8:	b	1859c <ftello64@plt+0x724c>
   186fc:	movw	r1, #11968	; 0x2ec0
   18700:	mov	r0, #4
   18704:	movt	r1, #2
   18708:	bl	12f88 <ftello64@plt+0x1c38>
   1870c:	b	17a64 <ftello64@plt+0x6714>
   18710:	movw	r1, #11944	; 0x2ea8
   18714:	mov	r0, #4
   18718:	movt	r1, #2
   1871c:	bl	12f88 <ftello64@plt+0x1c38>
   18720:	ldr	r1, [r6, #68]	; 0x44
   18724:	ldrh	sl, [r6, #36]	; 0x24
   18728:	b	17ef0 <ftello64@plt+0x6ba0>
   1872c:	movw	r1, #11988	; 0x2ed4
   18730:	mov	r0, #4
   18734:	movt	r1, #2
   18738:	bl	12f88 <ftello64@plt+0x1c38>
   1873c:	b	186c0 <ftello64@plt+0x7370>
   18740:	movw	r1, #11988	; 0x2ed4
   18744:	mov	r0, #4
   18748:	movt	r1, #2
   1874c:	mov	r9, fp
   18750:	bl	12f88 <ftello64@plt+0x1c38>
   18754:	add	sl, r5, r7
   18758:	b	180ec <ftello64@plt+0x6d9c>
   1875c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18760:	sub	sp, sp, #60	; 0x3c
   18764:	movw	r6, #21440	; 0x53c0
   18768:	movw	lr, #27848	; 0x6cc8
   1876c:	strd	r2, [sp, #16]
   18770:	mvn	r2, #0
   18774:	ldrd	r4, [sp, #16]
   18778:	mov	r3, #0
   1877c:	strd	r0, [sp, #24]
   18780:	movt	r6, #3
   18784:	cmp	r5, r3
   18788:	cmpeq	r4, r2
   1878c:	movt	lr, #3
   18790:	movw	r5, #27912	; 0x6d08
   18794:	movt	r5, #3
   18798:	movls	r8, #0
   1879c:	movhi	r8, #1
   187a0:	str	r8, [sp, #32]
   187a4:	ldrd	r8, [sp, #24]
   187a8:	movw	r0, #65535	; 0xffff
   187ac:	ldr	r4, [sp, #32]
   187b0:	mov	r1, #0
   187b4:	cmp	r9, r1
   187b8:	cmpeq	r8, r0
   187bc:	ldr	ip, [r6]
   187c0:	orrhi	r4, r4, #1
   187c4:	ldr	r7, [r5]
   187c8:	ldrd	r0, [lr]
   187cc:	cmp	r4, #0
   187d0:	ldr	r9, [sp, #108]	; 0x6c
   187d4:	movw	fp, #27880	; 0x6ce8
   187d8:	movw	sl, #27872	; 0x6ce0
   187dc:	movt	fp, #3
   187e0:	movt	sl, #3
   187e4:	str	ip, [sp, #52]	; 0x34
   187e8:	str	r7, [fp]
   187ec:	mov	ip, #0
   187f0:	strd	r0, [sl]
   187f4:	str	ip, [sp, #40]	; 0x28
   187f8:	str	ip, [sp, #44]	; 0x2c
   187fc:	ldr	r4, [sp, #104]	; 0x68
   18800:	str	r9, [sp, #36]	; 0x24
   18804:	bne	18818 <ftello64@plt+0x74c8>
   18808:	ldrd	r0, [sp, #96]	; 0x60
   1880c:	cmp	r1, r3
   18810:	cmpeq	r0, r2
   18814:	bls	18e70 <ftello64@plt+0x7b20>
   18818:	mov	r0, #1024	; 0x400
   1881c:	str	r0, [sp, #48]	; 0x30
   18820:	bl	111ac <malloc@plt>
   18824:	cmp	r0, #0
   18828:	str	r0, [sp, #40]	; 0x28
   1882c:	movne	r2, #0
   18830:	beq	197a4 <ftello64@plt+0x8454>
   18834:	add	r3, r0, r2
   18838:	mov	r1, #80	; 0x50
   1883c:	strb	r1, [r0, r2]
   18840:	mov	r2, #6
   18844:	mov	r1, #75	; 0x4b
   18848:	strb	r2, [r3, #2]
   1884c:	strb	r1, [r3, #1]
   18850:	strb	r2, [r3, #3]
   18854:	ldr	r0, [sp, #40]	; 0x28
   18858:	ldr	r7, [sp, #44]	; 0x2c
   1885c:	cmp	r0, #0
   18860:	add	r7, r7, #4
   18864:	str	r7, [sp, #44]	; 0x2c
   18868:	beq	19414 <ftello64@plt+0x80c4>
   1886c:	ldr	r1, [sp, #48]	; 0x30
   18870:	sub	r3, r1, #9
   18874:	cmp	r7, r3
   18878:	bhi	18ee4 <ftello64@plt+0x7b94>
   1887c:	add	r3, r0, r7
   18880:	mov	r2, #44	; 0x2c
   18884:	strb	r2, [r0, r7]
   18888:	mov	r2, #0
   1888c:	strb	r2, [r3, #1]
   18890:	strb	r2, [r3, #2]
   18894:	strb	r2, [r3, #3]
   18898:	ldr	r0, [sp, #40]	; 0x28
   1889c:	ldr	r7, [sp, #44]	; 0x2c
   188a0:	cmp	r0, r2
   188a4:	strb	r2, [r3, #4]
   188a8:	add	r7, r7, #8
   188ac:	strb	r2, [r3, #5]
   188b0:	strb	r2, [r3, #6]
   188b4:	strb	r2, [r3, #7]
   188b8:	str	r7, [sp, #44]	; 0x2c
   188bc:	beq	194a4 <ftello64@plt+0x8154>
   188c0:	ldr	r1, [sp, #48]	; 0x30
   188c4:	sub	r3, r1, #3
   188c8:	cmp	r7, r3
   188cc:	bhi	18f24 <ftello64@plt+0x7bd4>
   188d0:	add	r3, r0, r7
   188d4:	mov	r2, #30
   188d8:	strb	r2, [r0, r7]
   188dc:	mov	r2, #3
   188e0:	strb	r2, [r3, #1]
   188e4:	ldr	r0, [sp, #40]	; 0x28
   188e8:	ldr	r7, [sp, #44]	; 0x2c
   188ec:	cmp	r0, #0
   188f0:	add	r7, r7, #2
   188f4:	str	r7, [sp, #44]	; 0x2c
   188f8:	beq	194d4 <ftello64@plt+0x8184>
   188fc:	ldr	r1, [sp, #48]	; 0x30
   18900:	sub	r3, r1, #3
   18904:	cmp	r7, r3
   18908:	bhi	18f04 <ftello64@plt+0x7bb4>
   1890c:	add	r3, r0, r7
   18910:	mov	r2, #45	; 0x2d
   18914:	strb	r2, [r0, r7]
   18918:	mov	r2, #0
   1891c:	strb	r2, [r3, #1]
   18920:	ldr	r0, [sp, #40]	; 0x28
   18924:	ldr	r8, [sp, #44]	; 0x2c
   18928:	cmp	r0, r2
   1892c:	ldr	r7, [r5]
   18930:	add	r8, r8, #2
   18934:	str	r8, [sp, #44]	; 0x2c
   18938:	beq	19474 <ftello64@plt+0x8124>
   1893c:	ldr	r1, [sp, #48]	; 0x30
   18940:	sub	r3, r1, #5
   18944:	cmp	r8, r3
   18948:	bhi	18fa4 <ftello64@plt+0x7c54>
   1894c:	add	r3, r0, r8
   18950:	lsr	r2, r7, #16
   18954:	strb	r7, [r0, r8]
   18958:	ubfx	r7, r7, #8, #8
   1895c:	strb	r2, [r3, #2]
   18960:	lsr	r2, r2, #8
   18964:	strb	r7, [r3, #1]
   18968:	movw	r9, #21128	; 0x5288
   1896c:	strb	r2, [r3, #3]
   18970:	movt	r9, #3
   18974:	ldr	r0, [sp, #40]	; 0x28
   18978:	ldr	r8, [sp, #44]	; 0x2c
   1897c:	cmp	r0, #0
   18980:	ldr	r7, [r9]
   18984:	add	r8, r8, #4
   18988:	str	r8, [sp, #44]	; 0x2c
   1898c:	beq	193ac <ftello64@plt+0x805c>
   18990:	ldr	r1, [sp, #48]	; 0x30
   18994:	sub	r3, r1, #5
   18998:	cmp	r8, r3
   1899c:	bhi	18f84 <ftello64@plt+0x7c34>
   189a0:	mov	r1, r8
   189a4:	add	r3, r0, r1
   189a8:	lsr	r2, r7, #16
   189ac:	strb	r7, [r0, r1]
   189b0:	movw	r8, #27896	; 0x6cf8
   189b4:	strb	r2, [r3, #2]
   189b8:	ubfx	r7, r7, #8, #8
   189bc:	lsr	r2, r2, #8
   189c0:	strb	r7, [r3, #1]
   189c4:	strb	r2, [r3, #3]
   189c8:	movt	r8, #3
   189cc:	ldr	ip, [sp, #44]	; 0x2c
   189d0:	add	r7, sp, #48	; 0x30
   189d4:	ldrd	r0, [r8]
   189d8:	add	r2, sp, #40	; 0x28
   189dc:	add	r3, sp, #44	; 0x2c
   189e0:	str	r7, [sp]
   189e4:	add	ip, ip, #4
   189e8:	str	ip, [sp, #44]	; 0x2c
   189ec:	bl	13388 <ftello64@plt+0x2038>
   189f0:	ldrd	r0, [sp, #24]
   189f4:	add	r2, sp, #40	; 0x28
   189f8:	add	r3, sp, #44	; 0x2c
   189fc:	str	r7, [sp]
   18a00:	bl	13388 <ftello64@plt+0x2038>
   18a04:	ldrd	r0, [sp, #16]
   18a08:	add	r2, sp, #40	; 0x28
   18a0c:	add	r3, sp, #44	; 0x2c
   18a10:	str	r7, [sp]
   18a14:	bl	13388 <ftello64@plt+0x2038>
   18a18:	movw	r1, #27904	; 0x6d00
   18a1c:	movt	r1, #3
   18a20:	str	r7, [sp]
   18a24:	add	r2, sp, #40	; 0x28
   18a28:	add	r3, sp, #44	; 0x2c
   18a2c:	ldrd	r0, [r1]
   18a30:	bl	13388 <ftello64@plt+0x2038>
   18a34:	ldr	r0, [sp, #40]	; 0x28
   18a38:	cmp	r0, #0
   18a3c:	beq	19504 <ftello64@plt+0x81b4>
   18a40:	ldr	r1, [sp, #48]	; 0x30
   18a44:	ldr	r2, [sp, #44]	; 0x2c
   18a48:	sub	r3, r1, #5
   18a4c:	cmp	r2, r3
   18a50:	bhi	18f64 <ftello64@plt+0x7c14>
   18a54:	add	r3, r0, r2
   18a58:	mov	r1, #80	; 0x50
   18a5c:	strb	r1, [r0, r2]
   18a60:	mov	r2, #6
   18a64:	mov	r1, #75	; 0x4b
   18a68:	strb	r2, [r3, #2]
   18a6c:	strb	r1, [r3, #1]
   18a70:	mov	r2, #7
   18a74:	strb	r2, [r3, #3]
   18a78:	ldr	r0, [sp, #40]	; 0x28
   18a7c:	ldr	r3, [sp, #44]	; 0x2c
   18a80:	cmp	r0, #0
   18a84:	ldr	fp, [fp]
   18a88:	add	r3, r3, #4
   18a8c:	str	r3, [sp, #44]	; 0x2c
   18a90:	beq	193dc <ftello64@plt+0x808c>
   18a94:	ldr	r1, [sp, #48]	; 0x30
   18a98:	sub	r2, r1, #5
   18a9c:	cmp	r3, r2
   18aa0:	bhi	18f44 <ftello64@plt+0x7bf4>
   18aa4:	mov	r2, r3
   18aa8:	add	r3, r0, r2
   18aac:	lsr	r1, fp, #16
   18ab0:	strb	fp, [r0, r2]
   18ab4:	ubfx	fp, fp, #8, #8
   18ab8:	strb	r1, [r3, #2]
   18abc:	lsr	r1, r1, #8
   18ac0:	strb	fp, [r3, #1]
   18ac4:	add	r2, sp, #40	; 0x28
   18ac8:	strb	r1, [r3, #3]
   18acc:	add	r3, sp, #44	; 0x2c
   18ad0:	ldr	ip, [sp, #44]	; 0x2c
   18ad4:	ldrd	r0, [sl]
   18ad8:	str	r7, [sp]
   18adc:	add	ip, ip, #4
   18ae0:	str	ip, [sp, #44]	; 0x2c
   18ae4:	bl	13388 <ftello64@plt+0x2038>
   18ae8:	ldr	r0, [sp, #40]	; 0x28
   18aec:	ldr	r7, [r5]
   18af0:	cmp	r0, #0
   18af4:	add	r7, r7, #1
   18af8:	beq	19444 <ftello64@plt+0x80f4>
   18afc:	ldr	r3, [sp, #48]	; 0x30
   18b00:	ldr	r1, [sp, #44]	; 0x2c
   18b04:	sub	r2, r3, #5
   18b08:	cmp	r1, r2
   18b0c:	bhi	18ec4 <ftello64@plt+0x7b74>
   18b10:	add	r3, r0, r1
   18b14:	lsr	r2, r7, #16
   18b18:	strb	r7, [r0, r1]
   18b1c:	ubfx	r7, r7, #8, #8
   18b20:	strb	r2, [r3, #2]
   18b24:	lsr	r2, r2, #8
   18b28:	strb	r7, [r3, #1]
   18b2c:	strb	r2, [r3, #3]
   18b30:	ldr	r3, [sp, #44]	; 0x2c
   18b34:	ldr	r0, [sp, #40]	; 0x28
   18b38:	add	r3, r3, #4
   18b3c:	str	r3, [sp, #44]	; 0x2c
   18b40:	cmp	r0, #0
   18b44:	moveq	r7, r3
   18b48:	beq	18e94 <ftello64@plt+0x7b44>
   18b4c:	ldr	r1, [sp, #48]	; 0x30
   18b50:	sub	r2, r1, #5
   18b54:	cmp	r3, r2
   18b58:	movls	r7, r3
   18b5c:	bhi	190f0 <ftello64@plt+0x7da0>
   18b60:	add	r3, r0, r7
   18b64:	mov	r2, #80	; 0x50
   18b68:	mov	r1, #75	; 0x4b
   18b6c:	strb	r2, [r0, r7]
   18b70:	strb	r1, [r3, #1]
   18b74:	mov	r2, #5
   18b78:	strb	r2, [r3, #2]
   18b7c:	mov	r2, #6
   18b80:	strb	r2, [r3, #3]
   18b84:	movw	r3, #65534	; 0xfffe
   18b88:	ldr	r7, [r5]
   18b8c:	ldr	r5, [sp, #44]	; 0x2c
   18b90:	cmp	r7, r3
   18b94:	ldr	r0, [sp, #40]	; 0x28
   18b98:	add	r5, r5, #4
   18b9c:	str	r5, [sp, #44]	; 0x2c
   18ba0:	bhi	18be0 <ftello64@plt+0x7890>
   18ba4:	cmp	r0, #0
   18ba8:	uxth	sl, r7
   18bac:	beq	19564 <ftello64@plt+0x8214>
   18bb0:	ldr	r1, [sp, #48]	; 0x30
   18bb4:	sub	r3, r1, #3
   18bb8:	cmp	r5, r3
   18bbc:	bhi	19250 <ftello64@plt+0x7f00>
   18bc0:	add	r3, r0, r5
   18bc4:	strb	r7, [r0, r5]
   18bc8:	lsr	sl, sl, #8
   18bcc:	strb	sl, [r3, #1]
   18bd0:	ldr	r5, [sp, #44]	; 0x2c
   18bd4:	add	r5, r5, #2
   18bd8:	str	r5, [sp, #44]	; 0x2c
   18bdc:	b	18c14 <ftello64@plt+0x78c4>
   18be0:	cmp	r0, #0
   18be4:	beq	19594 <ftello64@plt+0x8244>
   18be8:	ldr	r1, [sp, #48]	; 0x30
   18bec:	sub	r3, r1, #3
   18bf0:	cmp	r5, r3
   18bf4:	bhi	19350 <ftello64@plt+0x8000>
   18bf8:	add	r2, r0, r5
   18bfc:	mvn	r3, #0
   18c00:	strb	r3, [r0, r5]
   18c04:	strb	r3, [r2, #1]
   18c08:	ldr	r5, [sp, #44]	; 0x2c
   18c0c:	add	r5, r5, #2
   18c10:	str	r5, [sp, #44]	; 0x2c
   18c14:	ldr	r2, [r9]
   18c18:	movw	r3, #21128	; 0x5288
   18c1c:	movt	r3, #3
   18c20:	cmn	r2, #1
   18c24:	moveq	r9, #0
   18c28:	streq	r9, [r3]
   18c2c:	moveq	r7, r9
   18c30:	beq	19098 <ftello64@plt+0x7d48>
   18c34:	movw	r3, #65534	; 0xfffe
   18c38:	cmp	r2, r3
   18c3c:	bls	19090 <ftello64@plt+0x7d40>
   18c40:	ldr	r0, [sp, #40]	; 0x28
   18c44:	cmp	r0, #0
   18c48:	beq	19654 <ftello64@plt+0x8304>
   18c4c:	ldr	r1, [sp, #48]	; 0x30
   18c50:	sub	r3, r1, #3
   18c54:	cmp	r3, r5
   18c58:	bcc	19330 <ftello64@plt+0x7fe0>
   18c5c:	add	r2, r0, r5
   18c60:	mvn	r3, #0
   18c64:	strb	r3, [r0, r5]
   18c68:	strb	r3, [r2, #1]
   18c6c:	ldr	r5, [sp, #44]	; 0x2c
   18c70:	add	r5, r5, #2
   18c74:	str	r5, [sp, #44]	; 0x2c
   18c78:	ldrd	r8, [r8]
   18c7c:	movw	r2, #65534	; 0xfffe
   18c80:	mov	r3, #0
   18c84:	ldr	r0, [sp, #40]	; 0x28
   18c88:	cmp	r9, r3
   18c8c:	cmpeq	r8, r2
   18c90:	bhi	19058 <ftello64@plt+0x7d08>
   18c94:	cmp	r0, #0
   18c98:	uxth	r7, r8
   18c9c:	beq	195c4 <ftello64@plt+0x8274>
   18ca0:	ldr	r1, [sp, #48]	; 0x30
   18ca4:	sub	r3, r1, #3
   18ca8:	cmp	r3, r5
   18cac:	bcc	19310 <ftello64@plt+0x7fc0>
   18cb0:	add	r3, r0, r5
   18cb4:	strb	r8, [r0, r5]
   18cb8:	lsr	r7, r7, #8
   18cbc:	strb	r7, [r3, #1]
   18cc0:	ldr	r5, [sp, #44]	; 0x2c
   18cc4:	add	r5, r5, #2
   18cc8:	str	r5, [sp, #44]	; 0x2c
   18ccc:	movw	r1, #27888	; 0x6cf0
   18cd0:	movt	r1, #3
   18cd4:	movw	r2, #65534	; 0xfffe
   18cd8:	mov	r3, #0
   18cdc:	ldrd	r8, [r1]
   18ce0:	ldr	r0, [sp, #40]	; 0x28
   18ce4:	cmp	r9, r3
   18ce8:	cmpeq	r8, r2
   18cec:	bhi	18fc4 <ftello64@plt+0x7c74>
   18cf0:	cmp	r0, #0
   18cf4:	uxth	r7, r8
   18cf8:	beq	195f4 <ftello64@plt+0x82a4>
   18cfc:	ldr	r1, [sp, #48]	; 0x30
   18d00:	sub	r3, r1, #3
   18d04:	cmp	r3, r5
   18d08:	bcc	192f0 <ftello64@plt+0x7fa0>
   18d0c:	add	r3, r0, r5
   18d10:	strb	r8, [r0, r5]
   18d14:	ldr	r8, [sp, #32]
   18d18:	lsr	r7, r7, #8
   18d1c:	strb	r7, [r3, #1]
   18d20:	ldr	r5, [sp, #44]	; 0x2c
   18d24:	cmp	r8, #0
   18d28:	ldr	r0, [sp, #40]	; 0x28
   18d2c:	add	r5, r5, #2
   18d30:	str	r5, [sp, #44]	; 0x2c
   18d34:	beq	19008 <ftello64@plt+0x7cb8>
   18d38:	cmp	r0, #0
   18d3c:	beq	19714 <ftello64@plt+0x83c4>
   18d40:	ldr	r1, [sp, #48]	; 0x30
   18d44:	sub	r3, r1, #5
   18d48:	cmp	r3, r5
   18d4c:	bcc	192d0 <ftello64@plt+0x7f80>
   18d50:	add	r2, r0, r5
   18d54:	mvn	r3, #0
   18d58:	strb	r3, [r0, r5]
   18d5c:	strb	r3, [r2, #1]
   18d60:	strb	r3, [r2, #2]
   18d64:	strb	r3, [r2, #3]
   18d68:	ldr	r5, [sp, #44]	; 0x2c
   18d6c:	add	r5, r5, #4
   18d70:	str	r5, [sp, #44]	; 0x2c
   18d74:	movw	r3, #21148	; 0x529c
   18d78:	movt	r3, #3
   18d7c:	ldr	r0, [sp, #40]	; 0x28
   18d80:	ldr	r3, [r3]
   18d84:	cmp	r3, #1
   18d88:	beq	18dac <ftello64@plt+0x7a5c>
   18d8c:	movw	r1, #27904	; 0x6d00
   18d90:	movt	r1, #3
   18d94:	mvn	r2, #0
   18d98:	mov	r3, #0
   18d9c:	ldrd	r8, [r1]
   18da0:	cmp	r9, r3
   18da4:	cmpeq	r8, r2
   18da8:	bls	191a8 <ftello64@plt+0x7e58>
   18dac:	cmp	r0, #0
   18db0:	beq	19534 <ftello64@plt+0x81e4>
   18db4:	ldr	r1, [sp, #48]	; 0x30
   18db8:	sub	r3, r1, #5
   18dbc:	cmp	r3, r5
   18dc0:	bcc	19188 <ftello64@plt+0x7e38>
   18dc4:	add	r2, r0, r5
   18dc8:	mvn	r3, #0
   18dcc:	strb	r3, [r0, r5]
   18dd0:	strb	r3, [r2, #1]
   18dd4:	strb	r3, [r2, #2]
   18dd8:	strb	r3, [r2, #3]
   18ddc:	ldr	r5, [sp, #44]	; 0x2c
   18de0:	add	r5, r5, #4
   18de4:	str	r5, [sp, #44]	; 0x2c
   18de8:	ldr	r0, [sp, #40]	; 0x28
   18dec:	uxth	r7, r4
   18df0:	cmp	r0, #0
   18df4:	beq	1937c <ftello64@plt+0x802c>
   18df8:	ldr	r1, [sp, #48]	; 0x30
   18dfc:	sub	r3, r1, #3
   18e00:	cmp	r3, r5
   18e04:	bcc	190d0 <ftello64@plt+0x7d80>
   18e08:	add	r3, r0, r5
   18e0c:	strb	r4, [r0, r5]
   18e10:	lsr	r7, r7, #8
   18e14:	cmp	r4, #0
   18e18:	strb	r7, [r3, #1]
   18e1c:	ldr	r2, [sp, #44]	; 0x2c
   18e20:	add	r5, r2, #2
   18e24:	str	r5, [sp, #44]	; 0x2c
   18e28:	bne	19110 <ftello64@plt+0x7dc0>
   18e2c:	mov	r2, r5
   18e30:	mov	r3, #3
   18e34:	ldr	r0, [sp, #40]	; 0x28
   18e38:	mov	r1, #1
   18e3c:	bl	1bd98 <ftello64@plt+0xaa48>
   18e40:	ldr	r3, [sp, #44]	; 0x2c
   18e44:	cmp	r0, r3
   18e48:	ldr	r0, [sp, #40]	; 0x28
   18e4c:	beq	19370 <ftello64@plt+0x8020>
   18e50:	bl	110b0 <free@plt>
   18e54:	mov	r0, #10
   18e58:	ldr	r2, [sp, #52]	; 0x34
   18e5c:	ldr	r3, [r6]
   18e60:	cmp	r2, r3
   18e64:	bne	197c0 <ftello64@plt+0x8470>
   18e68:	add	sp, sp, #60	; 0x3c
   18e6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18e70:	movw	r3, #28020	; 0x6d74
   18e74:	movt	r3, #3
   18e78:	ldr	r7, [r3]
   18e7c:	cmp	r7, ip
   18e80:	bne	18818 <ftello64@plt+0x74c8>
   18e84:	movw	r9, #21128	; 0x5288
   18e88:	movw	r8, #27896	; 0x6cf8
   18e8c:	movt	r9, #3
   18e90:	movt	r8, #3
   18e94:	mov	r0, #1024	; 0x400
   18e98:	str	r0, [sp, #48]	; 0x30
   18e9c:	bl	111ac <malloc@plt>
   18ea0:	cmp	r0, #0
   18ea4:	str	r0, [sp, #40]	; 0x28
   18ea8:	bne	18b60 <ftello64@plt+0x7810>
   18eac:	mov	r0, #4
   18eb0:	movw	r1, #11968	; 0x2ec0
   18eb4:	movt	r1, #2
   18eb8:	bl	12f88 <ftello64@plt+0x1c38>
   18ebc:	ldr	r0, [sp, #40]	; 0x28
   18ec0:	b	19108 <ftello64@plt+0x7db8>
   18ec4:	add	r1, r3, #1024	; 0x400
   18ec8:	str	r1, [sp, #48]	; 0x30
   18ecc:	bl	11128 <realloc@plt>
   18ed0:	cmp	r0, #0
   18ed4:	str	r0, [sp, #40]	; 0x28
   18ed8:	beq	1945c <ftello64@plt+0x810c>
   18edc:	ldr	r1, [sp, #44]	; 0x2c
   18ee0:	b	18b10 <ftello64@plt+0x77c0>
   18ee4:	add	r1, r1, #1024	; 0x400
   18ee8:	str	r1, [sp, #48]	; 0x30
   18eec:	bl	11128 <realloc@plt>
   18ef0:	cmp	r0, #0
   18ef4:	str	r0, [sp, #40]	; 0x28
   18ef8:	beq	1942c <ftello64@plt+0x80dc>
   18efc:	ldr	r7, [sp, #44]	; 0x2c
   18f00:	b	1887c <ftello64@plt+0x752c>
   18f04:	add	r1, r1, #1024	; 0x400
   18f08:	str	r1, [sp, #48]	; 0x30
   18f0c:	bl	11128 <realloc@plt>
   18f10:	cmp	r0, #0
   18f14:	str	r0, [sp, #40]	; 0x28
   18f18:	beq	194ec <ftello64@plt+0x819c>
   18f1c:	ldr	r7, [sp, #44]	; 0x2c
   18f20:	b	1890c <ftello64@plt+0x75bc>
   18f24:	add	r1, r1, #1024	; 0x400
   18f28:	str	r1, [sp, #48]	; 0x30
   18f2c:	bl	11128 <realloc@plt>
   18f30:	cmp	r0, #0
   18f34:	str	r0, [sp, #40]	; 0x28
   18f38:	beq	194bc <ftello64@plt+0x816c>
   18f3c:	ldr	r7, [sp, #44]	; 0x2c
   18f40:	b	188d0 <ftello64@plt+0x7580>
   18f44:	add	r1, r1, #1024	; 0x400
   18f48:	str	r1, [sp, #48]	; 0x30
   18f4c:	bl	11128 <realloc@plt>
   18f50:	cmp	r0, #0
   18f54:	str	r0, [sp, #40]	; 0x28
   18f58:	beq	193fc <ftello64@plt+0x80ac>
   18f5c:	ldr	r2, [sp, #44]	; 0x2c
   18f60:	b	18aa8 <ftello64@plt+0x7758>
   18f64:	add	r1, r1, #1024	; 0x400
   18f68:	str	r1, [sp, #48]	; 0x30
   18f6c:	bl	11128 <realloc@plt>
   18f70:	cmp	r0, #0
   18f74:	str	r0, [sp, #40]	; 0x28
   18f78:	beq	1951c <ftello64@plt+0x81cc>
   18f7c:	ldr	r2, [sp, #44]	; 0x2c
   18f80:	b	18a54 <ftello64@plt+0x7704>
   18f84:	add	r1, r1, #1024	; 0x400
   18f88:	str	r1, [sp, #48]	; 0x30
   18f8c:	bl	11128 <realloc@plt>
   18f90:	cmp	r0, #0
   18f94:	str	r0, [sp, #40]	; 0x28
   18f98:	beq	193c4 <ftello64@plt+0x8074>
   18f9c:	ldr	r1, [sp, #44]	; 0x2c
   18fa0:	b	189a4 <ftello64@plt+0x7654>
   18fa4:	add	r1, r1, #1024	; 0x400
   18fa8:	str	r1, [sp, #48]	; 0x30
   18fac:	bl	11128 <realloc@plt>
   18fb0:	cmp	r0, #0
   18fb4:	str	r0, [sp, #40]	; 0x28
   18fb8:	beq	1948c <ftello64@plt+0x813c>
   18fbc:	ldr	r8, [sp, #44]	; 0x2c
   18fc0:	b	1894c <ftello64@plt+0x75fc>
   18fc4:	cmp	r0, #0
   18fc8:	beq	196e4 <ftello64@plt+0x8394>
   18fcc:	ldr	r1, [sp, #48]	; 0x30
   18fd0:	sub	r3, r1, #3
   18fd4:	cmp	r3, r5
   18fd8:	bcc	19270 <ftello64@plt+0x7f20>
   18fdc:	add	r2, r0, r5
   18fe0:	ldr	r8, [sp, #32]
   18fe4:	mvn	r3, #0
   18fe8:	strb	r3, [r0, r5]
   18fec:	strb	r3, [r2, #1]
   18ff0:	cmp	r8, #0
   18ff4:	ldr	r5, [sp, #44]	; 0x2c
   18ff8:	ldr	r0, [sp, #40]	; 0x28
   18ffc:	add	r5, r5, #2
   19000:	str	r5, [sp, #44]	; 0x2c
   19004:	bne	18d38 <ftello64@plt+0x79e8>
   19008:	cmp	r0, #0
   1900c:	beq	19624 <ftello64@plt+0x82d4>
   19010:	ldr	r1, [sp, #48]	; 0x30
   19014:	sub	r3, r1, #5
   19018:	cmp	r3, r5
   1901c:	bcc	19230 <ftello64@plt+0x7ee0>
   19020:	ldr	r9, [sp, #16]
   19024:	add	r3, r0, r5
   19028:	ldrb	ip, [sp, #16]
   1902c:	ubfx	r1, r9, #8, #8
   19030:	lsr	r2, r9, #16
   19034:	strb	ip, [r0, r5]
   19038:	strb	r2, [r3, #2]
   1903c:	lsr	r2, r2, #8
   19040:	strb	r1, [r3, #1]
   19044:	strb	r2, [r3, #3]
   19048:	ldr	r5, [sp, #44]	; 0x2c
   1904c:	add	r5, r5, #4
   19050:	str	r5, [sp, #44]	; 0x2c
   19054:	b	18d74 <ftello64@plt+0x7a24>
   19058:	cmp	r0, #0
   1905c:	beq	19684 <ftello64@plt+0x8334>
   19060:	ldr	r1, [sp, #48]	; 0x30
   19064:	sub	r3, r1, #3
   19068:	cmp	r3, r5
   1906c:	bcc	192b0 <ftello64@plt+0x7f60>
   19070:	add	r2, r0, r5
   19074:	mvn	r3, #0
   19078:	strb	r3, [r0, r5]
   1907c:	strb	r3, [r2, #1]
   19080:	ldr	r5, [sp, #44]	; 0x2c
   19084:	add	r5, r5, #2
   19088:	str	r5, [sp, #44]	; 0x2c
   1908c:	b	18ccc <ftello64@plt+0x797c>
   19090:	uxtb	r7, r2
   19094:	ubfx	r9, r2, #8, #8
   19098:	ldr	r0, [sp, #40]	; 0x28
   1909c:	cmp	r0, #0
   190a0:	beq	196b4 <ftello64@plt+0x8364>
   190a4:	ldr	r1, [sp, #48]	; 0x30
   190a8:	sub	r3, r1, #3
   190ac:	cmp	r3, r5
   190b0:	bcc	19290 <ftello64@plt+0x7f40>
   190b4:	add	r3, r0, r5
   190b8:	strb	r7, [r0, r5]
   190bc:	strb	r9, [r3, #1]
   190c0:	ldr	r5, [sp, #44]	; 0x2c
   190c4:	add	r5, r5, #2
   190c8:	str	r5, [sp, #44]	; 0x2c
   190cc:	b	18c78 <ftello64@plt+0x7928>
   190d0:	add	r1, r1, #1024	; 0x400
   190d4:	str	r1, [sp, #48]	; 0x30
   190d8:	bl	11128 <realloc@plt>
   190dc:	cmp	r0, #0
   190e0:	str	r0, [sp, #40]	; 0x28
   190e4:	beq	19394 <ftello64@plt+0x8044>
   190e8:	ldr	r5, [sp, #44]	; 0x2c
   190ec:	b	18e08 <ftello64@plt+0x7ab8>
   190f0:	add	r1, r1, #1024	; 0x400
   190f4:	str	r1, [sp, #48]	; 0x30
   190f8:	bl	11128 <realloc@plt>
   190fc:	cmp	r0, #0
   19100:	str	r0, [sp, #40]	; 0x28
   19104:	beq	18eac <ftello64@plt+0x7b5c>
   19108:	ldr	r7, [sp, #44]	; 0x2c
   1910c:	b	18b60 <ftello64@plt+0x7810>
   19110:	ldr	r8, [sp, #36]	; 0x24
   19114:	cmp	r8, #0
   19118:	beq	18e2c <ftello64@plt+0x7adc>
   1911c:	ldr	r0, [sp, #40]	; 0x28
   19120:	cmp	r4, #1024	; 0x400
   19124:	movcs	r1, r4
   19128:	movcc	r1, #1024	; 0x400
   1912c:	cmp	r0, #0
   19130:	beq	19744 <ftello64@plt+0x83f4>
   19134:	ldr	r3, [sp, #48]	; 0x30
   19138:	add	lr, r4, r5
   1913c:	sub	ip, r3, #1
   19140:	cmp	lr, ip
   19144:	bhi	19210 <ftello64@plt+0x7ec0>
   19148:	mov	r2, r5
   1914c:	mov	r3, #0
   19150:	ldr	ip, [sp, #36]	; 0x24
   19154:	b	19160 <ftello64@plt+0x7e10>
   19158:	ldr	r0, [sp, #40]	; 0x28
   1915c:	ldr	r2, [sp, #44]	; 0x2c
   19160:	add	r0, r0, r3
   19164:	ldrb	r1, [ip, r3]
   19168:	add	r3, r3, #1
   1916c:	cmp	r3, r4
   19170:	strb	r1, [r0, r2]
   19174:	bne	19158 <ftello64@plt+0x7e08>
   19178:	ldr	r2, [sp, #44]	; 0x2c
   1917c:	add	r2, r3, r2
   19180:	str	r2, [sp, #44]	; 0x2c
   19184:	b	18e30 <ftello64@plt+0x7ae0>
   19188:	add	r1, r1, #1024	; 0x400
   1918c:	str	r1, [sp, #48]	; 0x30
   19190:	bl	11128 <realloc@plt>
   19194:	cmp	r0, #0
   19198:	str	r0, [sp, #40]	; 0x28
   1919c:	beq	1954c <ftello64@plt+0x81fc>
   191a0:	ldr	r5, [sp, #44]	; 0x2c
   191a4:	b	18dc4 <ftello64@plt+0x7a74>
   191a8:	cmp	r0, #0
   191ac:	beq	19774 <ftello64@plt+0x8424>
   191b0:	ldr	r1, [sp, #48]	; 0x30
   191b4:	sub	r3, r1, #5
   191b8:	cmp	r3, r5
   191bc:	bcc	191f0 <ftello64@plt+0x7ea0>
   191c0:	add	r3, r0, r5
   191c4:	lsr	r2, r8, #16
   191c8:	strb	r8, [r0, r5]
   191cc:	ubfx	r8, r8, #8, #8
   191d0:	strb	r2, [r3, #2]
   191d4:	lsr	r2, r2, #8
   191d8:	strb	r8, [r3, #1]
   191dc:	strb	r2, [r3, #3]
   191e0:	ldr	r5, [sp, #44]	; 0x2c
   191e4:	add	r5, r5, #4
   191e8:	str	r5, [sp, #44]	; 0x2c
   191ec:	b	18de8 <ftello64@plt+0x7a98>
   191f0:	add	r1, r1, #1024	; 0x400
   191f4:	str	r1, [sp, #48]	; 0x30
   191f8:	bl	11128 <realloc@plt>
   191fc:	cmp	r0, #0
   19200:	str	r0, [sp, #40]	; 0x28
   19204:	beq	1978c <ftello64@plt+0x843c>
   19208:	ldr	r5, [sp, #44]	; 0x2c
   1920c:	b	191c0 <ftello64@plt+0x7e70>
   19210:	add	r1, r1, r3
   19214:	str	r1, [sp, #48]	; 0x30
   19218:	bl	11128 <realloc@plt>
   1921c:	cmp	r0, #0
   19220:	str	r0, [sp, #40]	; 0x28
   19224:	beq	1975c <ftello64@plt+0x840c>
   19228:	ldr	r2, [sp, #44]	; 0x2c
   1922c:	b	1914c <ftello64@plt+0x7dfc>
   19230:	add	r1, r1, #1024	; 0x400
   19234:	str	r1, [sp, #48]	; 0x30
   19238:	bl	11128 <realloc@plt>
   1923c:	cmp	r0, #0
   19240:	str	r0, [sp, #40]	; 0x28
   19244:	beq	1963c <ftello64@plt+0x82ec>
   19248:	ldr	r5, [sp, #44]	; 0x2c
   1924c:	b	19020 <ftello64@plt+0x7cd0>
   19250:	add	r1, r1, #1024	; 0x400
   19254:	str	r1, [sp, #48]	; 0x30
   19258:	bl	11128 <realloc@plt>
   1925c:	cmp	r0, #0
   19260:	str	r0, [sp, #40]	; 0x28
   19264:	beq	1957c <ftello64@plt+0x822c>
   19268:	ldr	r5, [sp, #44]	; 0x2c
   1926c:	b	18bc0 <ftello64@plt+0x7870>
   19270:	add	r1, r1, #1024	; 0x400
   19274:	str	r1, [sp, #48]	; 0x30
   19278:	bl	11128 <realloc@plt>
   1927c:	cmp	r0, #0
   19280:	str	r0, [sp, #40]	; 0x28
   19284:	beq	196fc <ftello64@plt+0x83ac>
   19288:	ldr	r5, [sp, #44]	; 0x2c
   1928c:	b	18fdc <ftello64@plt+0x7c8c>
   19290:	add	r1, r1, #1024	; 0x400
   19294:	str	r1, [sp, #48]	; 0x30
   19298:	bl	11128 <realloc@plt>
   1929c:	cmp	r0, #0
   192a0:	str	r0, [sp, #40]	; 0x28
   192a4:	beq	196cc <ftello64@plt+0x837c>
   192a8:	ldr	r5, [sp, #44]	; 0x2c
   192ac:	b	190b4 <ftello64@plt+0x7d64>
   192b0:	add	r1, r1, #1024	; 0x400
   192b4:	str	r1, [sp, #48]	; 0x30
   192b8:	bl	11128 <realloc@plt>
   192bc:	cmp	r0, #0
   192c0:	str	r0, [sp, #40]	; 0x28
   192c4:	beq	1969c <ftello64@plt+0x834c>
   192c8:	ldr	r5, [sp, #44]	; 0x2c
   192cc:	b	19070 <ftello64@plt+0x7d20>
   192d0:	add	r1, r1, #1024	; 0x400
   192d4:	str	r1, [sp, #48]	; 0x30
   192d8:	bl	11128 <realloc@plt>
   192dc:	cmp	r0, #0
   192e0:	str	r0, [sp, #40]	; 0x28
   192e4:	beq	1972c <ftello64@plt+0x83dc>
   192e8:	ldr	r5, [sp, #44]	; 0x2c
   192ec:	b	18d50 <ftello64@plt+0x7a00>
   192f0:	add	r1, r1, #1024	; 0x400
   192f4:	str	r1, [sp, #48]	; 0x30
   192f8:	bl	11128 <realloc@plt>
   192fc:	cmp	r0, #0
   19300:	str	r0, [sp, #40]	; 0x28
   19304:	beq	1960c <ftello64@plt+0x82bc>
   19308:	ldr	r5, [sp, #44]	; 0x2c
   1930c:	b	18d0c <ftello64@plt+0x79bc>
   19310:	add	r1, r1, #1024	; 0x400
   19314:	str	r1, [sp, #48]	; 0x30
   19318:	bl	11128 <realloc@plt>
   1931c:	cmp	r0, #0
   19320:	str	r0, [sp, #40]	; 0x28
   19324:	beq	195dc <ftello64@plt+0x828c>
   19328:	ldr	r5, [sp, #44]	; 0x2c
   1932c:	b	18cb0 <ftello64@plt+0x7960>
   19330:	add	r1, r1, #1024	; 0x400
   19334:	str	r1, [sp, #48]	; 0x30
   19338:	bl	11128 <realloc@plt>
   1933c:	cmp	r0, #0
   19340:	str	r0, [sp, #40]	; 0x28
   19344:	beq	1966c <ftello64@plt+0x831c>
   19348:	ldr	r5, [sp, #44]	; 0x2c
   1934c:	b	18c5c <ftello64@plt+0x790c>
   19350:	add	r1, r1, #1024	; 0x400
   19354:	str	r1, [sp, #48]	; 0x30
   19358:	bl	11128 <realloc@plt>
   1935c:	cmp	r0, #0
   19360:	str	r0, [sp, #40]	; 0x28
   19364:	beq	195ac <ftello64@plt+0x825c>
   19368:	ldr	r5, [sp, #44]	; 0x2c
   1936c:	b	18bf8 <ftello64@plt+0x78a8>
   19370:	bl	110b0 <free@plt>
   19374:	mov	r0, #0
   19378:	b	18e58 <ftello64@plt+0x7b08>
   1937c:	mov	r0, #1024	; 0x400
   19380:	str	r0, [sp, #48]	; 0x30
   19384:	bl	111ac <malloc@plt>
   19388:	cmp	r0, #0
   1938c:	str	r0, [sp, #40]	; 0x28
   19390:	bne	18e08 <ftello64@plt+0x7ab8>
   19394:	mov	r0, #4
   19398:	movw	r1, #12148	; 0x2f74
   1939c:	movt	r1, #2
   193a0:	bl	12f88 <ftello64@plt+0x1c38>
   193a4:	ldr	r0, [sp, #40]	; 0x28
   193a8:	b	190e8 <ftello64@plt+0x7d98>
   193ac:	mov	r0, #1024	; 0x400
   193b0:	str	r0, [sp, #48]	; 0x30
   193b4:	bl	111ac <malloc@plt>
   193b8:	cmp	r0, #0
   193bc:	str	r0, [sp, #40]	; 0x28
   193c0:	bne	189a0 <ftello64@plt+0x7650>
   193c4:	mov	r0, #4
   193c8:	movw	r1, #11968	; 0x2ec0
   193cc:	movt	r1, #2
   193d0:	bl	12f88 <ftello64@plt+0x1c38>
   193d4:	ldr	r0, [sp, #40]	; 0x28
   193d8:	b	18f9c <ftello64@plt+0x7c4c>
   193dc:	mov	r0, #1024	; 0x400
   193e0:	str	r3, [sp, #12]
   193e4:	str	r0, [sp, #48]	; 0x30
   193e8:	bl	111ac <malloc@plt>
   193ec:	ldr	r3, [sp, #12]
   193f0:	cmp	r0, #0
   193f4:	str	r0, [sp, #40]	; 0x28
   193f8:	bne	18aa4 <ftello64@plt+0x7754>
   193fc:	mov	r0, #4
   19400:	movw	r1, #11968	; 0x2ec0
   19404:	movt	r1, #2
   19408:	bl	12f88 <ftello64@plt+0x1c38>
   1940c:	ldr	r0, [sp, #40]	; 0x28
   19410:	b	18f5c <ftello64@plt+0x7c0c>
   19414:	mov	r0, #1024	; 0x400
   19418:	str	r0, [sp, #48]	; 0x30
   1941c:	bl	111ac <malloc@plt>
   19420:	cmp	r0, #0
   19424:	str	r0, [sp, #40]	; 0x28
   19428:	bne	1887c <ftello64@plt+0x752c>
   1942c:	mov	r0, #4
   19430:	movw	r1, #8752	; 0x2230
   19434:	movt	r1, #2
   19438:	bl	12f88 <ftello64@plt+0x1c38>
   1943c:	ldr	r0, [sp, #40]	; 0x28
   19440:	b	18efc <ftello64@plt+0x7bac>
   19444:	mov	r0, #1024	; 0x400
   19448:	str	r0, [sp, #48]	; 0x30
   1944c:	bl	111ac <malloc@plt>
   19450:	cmp	r0, #0
   19454:	str	r0, [sp, #40]	; 0x28
   19458:	bne	18edc <ftello64@plt+0x7b8c>
   1945c:	mov	r0, #4
   19460:	movw	r1, #11968	; 0x2ec0
   19464:	movt	r1, #2
   19468:	bl	12f88 <ftello64@plt+0x1c38>
   1946c:	ldr	r0, [sp, #40]	; 0x28
   19470:	b	18edc <ftello64@plt+0x7b8c>
   19474:	mov	r0, #1024	; 0x400
   19478:	str	r0, [sp, #48]	; 0x30
   1947c:	bl	111ac <malloc@plt>
   19480:	cmp	r0, #0
   19484:	str	r0, [sp, #40]	; 0x28
   19488:	bne	1894c <ftello64@plt+0x75fc>
   1948c:	mov	r0, #4
   19490:	movw	r1, #11968	; 0x2ec0
   19494:	movt	r1, #2
   19498:	bl	12f88 <ftello64@plt+0x1c38>
   1949c:	ldr	r0, [sp, #40]	; 0x28
   194a0:	b	18fbc <ftello64@plt+0x7c6c>
   194a4:	mov	r0, #1024	; 0x400
   194a8:	str	r0, [sp, #48]	; 0x30
   194ac:	bl	111ac <malloc@plt>
   194b0:	cmp	r0, #0
   194b4:	str	r0, [sp, #40]	; 0x28
   194b8:	bne	188d0 <ftello64@plt+0x7580>
   194bc:	mov	r0, #4
   194c0:	movw	r1, #12148	; 0x2f74
   194c4:	movt	r1, #2
   194c8:	bl	12f88 <ftello64@plt+0x1c38>
   194cc:	ldr	r0, [sp, #40]	; 0x28
   194d0:	b	18f3c <ftello64@plt+0x7bec>
   194d4:	mov	r0, #1024	; 0x400
   194d8:	str	r0, [sp, #48]	; 0x30
   194dc:	bl	111ac <malloc@plt>
   194e0:	cmp	r0, #0
   194e4:	str	r0, [sp, #40]	; 0x28
   194e8:	bne	1890c <ftello64@plt+0x75bc>
   194ec:	mov	r0, #4
   194f0:	movw	r1, #12148	; 0x2f74
   194f4:	movt	r1, #2
   194f8:	bl	12f88 <ftello64@plt+0x1c38>
   194fc:	ldr	r0, [sp, #40]	; 0x28
   19500:	b	18f1c <ftello64@plt+0x7bcc>
   19504:	mov	r0, #1024	; 0x400
   19508:	str	r0, [sp, #48]	; 0x30
   1950c:	bl	111ac <malloc@plt>
   19510:	cmp	r0, #0
   19514:	str	r0, [sp, #40]	; 0x28
   19518:	bne	18f7c <ftello64@plt+0x7c2c>
   1951c:	mov	r0, #4
   19520:	movw	r1, #11968	; 0x2ec0
   19524:	movt	r1, #2
   19528:	bl	12f88 <ftello64@plt+0x1c38>
   1952c:	ldr	r0, [sp, #40]	; 0x28
   19530:	b	18f7c <ftello64@plt+0x7c2c>
   19534:	mov	r0, #1024	; 0x400
   19538:	str	r0, [sp, #48]	; 0x30
   1953c:	bl	111ac <malloc@plt>
   19540:	cmp	r0, #0
   19544:	str	r0, [sp, #40]	; 0x28
   19548:	bne	18dc4 <ftello64@plt+0x7a74>
   1954c:	mov	r0, #4
   19550:	movw	r1, #11968	; 0x2ec0
   19554:	movt	r1, #2
   19558:	bl	12f88 <ftello64@plt+0x1c38>
   1955c:	ldr	r0, [sp, #40]	; 0x28
   19560:	b	191a0 <ftello64@plt+0x7e50>
   19564:	mov	r0, #1024	; 0x400
   19568:	str	r0, [sp, #48]	; 0x30
   1956c:	bl	111ac <malloc@plt>
   19570:	cmp	r0, #0
   19574:	str	r0, [sp, #40]	; 0x28
   19578:	bne	18bc0 <ftello64@plt+0x7870>
   1957c:	mov	r0, #4
   19580:	movw	r1, #12148	; 0x2f74
   19584:	movt	r1, #2
   19588:	bl	12f88 <ftello64@plt+0x1c38>
   1958c:	ldr	r0, [sp, #40]	; 0x28
   19590:	b	19268 <ftello64@plt+0x7f18>
   19594:	mov	r0, #1024	; 0x400
   19598:	str	r0, [sp, #48]	; 0x30
   1959c:	bl	111ac <malloc@plt>
   195a0:	cmp	r0, #0
   195a4:	str	r0, [sp, #40]	; 0x28
   195a8:	bne	18bf8 <ftello64@plt+0x78a8>
   195ac:	mov	r0, #4
   195b0:	movw	r1, #12148	; 0x2f74
   195b4:	movt	r1, #2
   195b8:	bl	12f88 <ftello64@plt+0x1c38>
   195bc:	ldr	r0, [sp, #40]	; 0x28
   195c0:	b	19368 <ftello64@plt+0x8018>
   195c4:	mov	r0, #1024	; 0x400
   195c8:	str	r0, [sp, #48]	; 0x30
   195cc:	bl	111ac <malloc@plt>
   195d0:	cmp	r0, #0
   195d4:	str	r0, [sp, #40]	; 0x28
   195d8:	bne	18cb0 <ftello64@plt+0x7960>
   195dc:	mov	r0, #4
   195e0:	movw	r1, #12148	; 0x2f74
   195e4:	movt	r1, #2
   195e8:	bl	12f88 <ftello64@plt+0x1c38>
   195ec:	ldr	r0, [sp, #40]	; 0x28
   195f0:	b	19328 <ftello64@plt+0x7fd8>
   195f4:	mov	r0, #1024	; 0x400
   195f8:	str	r0, [sp, #48]	; 0x30
   195fc:	bl	111ac <malloc@plt>
   19600:	cmp	r0, #0
   19604:	str	r0, [sp, #40]	; 0x28
   19608:	bne	18d0c <ftello64@plt+0x79bc>
   1960c:	mov	r0, #4
   19610:	movw	r1, #12148	; 0x2f74
   19614:	movt	r1, #2
   19618:	bl	12f88 <ftello64@plt+0x1c38>
   1961c:	ldr	r0, [sp, #40]	; 0x28
   19620:	b	19308 <ftello64@plt+0x7fb8>
   19624:	mov	r0, #1024	; 0x400
   19628:	str	r0, [sp, #48]	; 0x30
   1962c:	bl	111ac <malloc@plt>
   19630:	cmp	r0, #0
   19634:	str	r0, [sp, #40]	; 0x28
   19638:	bne	19020 <ftello64@plt+0x7cd0>
   1963c:	mov	r0, #4
   19640:	movw	r1, #11968	; 0x2ec0
   19644:	movt	r1, #2
   19648:	bl	12f88 <ftello64@plt+0x1c38>
   1964c:	ldr	r0, [sp, #40]	; 0x28
   19650:	b	19248 <ftello64@plt+0x7ef8>
   19654:	mov	r0, #1024	; 0x400
   19658:	str	r0, [sp, #48]	; 0x30
   1965c:	bl	111ac <malloc@plt>
   19660:	cmp	r0, #0
   19664:	str	r0, [sp, #40]	; 0x28
   19668:	bne	18c5c <ftello64@plt+0x790c>
   1966c:	mov	r0, #4
   19670:	movw	r1, #12148	; 0x2f74
   19674:	movt	r1, #2
   19678:	bl	12f88 <ftello64@plt+0x1c38>
   1967c:	ldr	r0, [sp, #40]	; 0x28
   19680:	b	19348 <ftello64@plt+0x7ff8>
   19684:	mov	r0, #1024	; 0x400
   19688:	str	r0, [sp, #48]	; 0x30
   1968c:	bl	111ac <malloc@plt>
   19690:	cmp	r0, #0
   19694:	str	r0, [sp, #40]	; 0x28
   19698:	bne	19070 <ftello64@plt+0x7d20>
   1969c:	mov	r0, #4
   196a0:	movw	r1, #12148	; 0x2f74
   196a4:	movt	r1, #2
   196a8:	bl	12f88 <ftello64@plt+0x1c38>
   196ac:	ldr	r0, [sp, #40]	; 0x28
   196b0:	b	192c8 <ftello64@plt+0x7f78>
   196b4:	mov	r0, #1024	; 0x400
   196b8:	str	r0, [sp, #48]	; 0x30
   196bc:	bl	111ac <malloc@plt>
   196c0:	cmp	r0, #0
   196c4:	str	r0, [sp, #40]	; 0x28
   196c8:	bne	190b4 <ftello64@plt+0x7d64>
   196cc:	mov	r0, #4
   196d0:	movw	r1, #12148	; 0x2f74
   196d4:	movt	r1, #2
   196d8:	bl	12f88 <ftello64@plt+0x1c38>
   196dc:	ldr	r0, [sp, #40]	; 0x28
   196e0:	b	192a8 <ftello64@plt+0x7f58>
   196e4:	mov	r0, #1024	; 0x400
   196e8:	str	r0, [sp, #48]	; 0x30
   196ec:	bl	111ac <malloc@plt>
   196f0:	cmp	r0, #0
   196f4:	str	r0, [sp, #40]	; 0x28
   196f8:	bne	18fdc <ftello64@plt+0x7c8c>
   196fc:	mov	r0, #4
   19700:	movw	r1, #12148	; 0x2f74
   19704:	movt	r1, #2
   19708:	bl	12f88 <ftello64@plt+0x1c38>
   1970c:	ldr	r0, [sp, #40]	; 0x28
   19710:	b	19288 <ftello64@plt+0x7f38>
   19714:	mov	r0, #1024	; 0x400
   19718:	str	r0, [sp, #48]	; 0x30
   1971c:	bl	111ac <malloc@plt>
   19720:	cmp	r0, #0
   19724:	str	r0, [sp, #40]	; 0x28
   19728:	bne	18d50 <ftello64@plt+0x7a00>
   1972c:	mov	r0, #4
   19730:	movw	r1, #11968	; 0x2ec0
   19734:	movt	r1, #2
   19738:	bl	12f88 <ftello64@plt+0x1c38>
   1973c:	ldr	r0, [sp, #40]	; 0x28
   19740:	b	192e8 <ftello64@plt+0x7f98>
   19744:	mov	r0, r1
   19748:	str	r1, [sp, #48]	; 0x30
   1974c:	bl	111ac <malloc@plt>
   19750:	cmp	r0, #0
   19754:	str	r0, [sp, #40]	; 0x28
   19758:	bne	19148 <ftello64@plt+0x7df8>
   1975c:	mov	r0, #4
   19760:	movw	r1, #11988	; 0x2ed4
   19764:	movt	r1, #2
   19768:	bl	12f88 <ftello64@plt+0x1c38>
   1976c:	ldr	r0, [sp, #40]	; 0x28
   19770:	b	19228 <ftello64@plt+0x7ed8>
   19774:	mov	r0, #1024	; 0x400
   19778:	str	r0, [sp, #48]	; 0x30
   1977c:	bl	111ac <malloc@plt>
   19780:	cmp	r0, #0
   19784:	str	r0, [sp, #40]	; 0x28
   19788:	bne	191c0 <ftello64@plt+0x7e70>
   1978c:	mov	r0, #4
   19790:	movw	r1, #11968	; 0x2ec0
   19794:	movt	r1, #2
   19798:	bl	12f88 <ftello64@plt+0x1c38>
   1979c:	ldr	r0, [sp, #40]	; 0x28
   197a0:	b	19208 <ftello64@plt+0x7eb8>
   197a4:	mov	r0, #4
   197a8:	movw	r1, #11968	; 0x2ec0
   197ac:	movt	r1, #2
   197b0:	bl	12f88 <ftello64@plt+0x1c38>
   197b4:	ldr	r0, [sp, #40]	; 0x28
   197b8:	ldr	r2, [sp, #44]	; 0x2c
   197bc:	b	18834 <ftello64@plt+0x74e4>
   197c0:	bl	11104 <__stack_chk_fail@plt>
   197c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   197c8:	movw	r7, #28224	; 0x6e40
   197cc:	movt	r7, #3
   197d0:	movw	r5, #21440	; 0x53c0
   197d4:	movt	r5, #3
   197d8:	sub	sp, sp, #124	; 0x7c
   197dc:	ldr	r3, [r7]
   197e0:	ldr	r2, [r5]
   197e4:	cmp	r3, #2
   197e8:	str	r0, [sp, #72]	; 0x48
   197ec:	addeq	r4, sp, #88	; 0x58
   197f0:	movweq	r8, #27960	; 0x6d38
   197f4:	str	r2, [sp, #116]	; 0x74
   197f8:	movteq	r8, #3
   197fc:	beq	19a04 <ftello64@plt+0x86b4>
   19800:	movw	r6, #27936	; 0x6d20
   19804:	movt	r6, #3
   19808:	ldr	r9, [r0, #40]	; 0x28
   1980c:	movw	r8, #27960	; 0x6d38
   19810:	ldr	r3, [r6]
   19814:	movt	r8, #3
   19818:	ldrd	sl, [r0, #48]	; 0x30
   1981c:	cmp	r9, r3
   19820:	strd	sl, [sp, #64]	; 0x40
   19824:	beq	19840 <ftello64@plt+0x84f0>
   19828:	ldr	r0, [r8]
   1982c:	cmp	r0, #0
   19830:	beq	19840 <ftello64@plt+0x84f0>
   19834:	bl	11284 <fclose@plt>
   19838:	mov	r3, #0
   1983c:	str	r3, [r8]
   19840:	movw	sl, #27956	; 0x6d34
   19844:	movt	sl, #3
   19848:	mov	r1, r9
   1984c:	str	r9, [r6]
   19850:	ldr	r0, [sl]
   19854:	bl	1b0c8 <ftello64@plt+0x9d78>
   19858:	mov	r6, r0
   1985c:	ldr	r0, [r8]
   19860:	cmp	r0, #0
   19864:	movweq	fp, #21160	; 0x52a8
   19868:	movteq	fp, #3
   1986c:	beq	19938 <ftello64@plt+0x85e8>
   19870:	mov	r4, #0
   19874:	ldrd	r2, [sp, #64]	; 0x40
   19878:	str	r4, [sp]
   1987c:	bl	11290 <fseeko64@plt>
   19880:	cmp	r0, r4
   19884:	bne	19994 <ftello64@plt+0x8644>
   19888:	ldr	r3, [r7]
   1988c:	cmp	r3, #2
   19890:	addeq	r4, sp, #88	; 0x58
   19894:	beq	19a04 <ftello64@plt+0x86b4>
   19898:	add	r4, sp, #88	; 0x58
   1989c:	mov	ip, #4
   198a0:	mov	r2, ip
   198a4:	ldr	r3, [r8]
   198a8:	mov	r1, #1
   198ac:	mov	r0, r4
   198b0:	strb	ip, [sp, #87]	; 0x57
   198b4:	mov	lr, #75	; 0x4b
   198b8:	mov	ip, #80	; 0x50
   198bc:	strb	lr, [sp, #85]	; 0x55
   198c0:	strb	ip, [sp, #84]	; 0x54
   198c4:	mov	ip, #3
   198c8:	strb	ip, [sp, #86]	; 0x56
   198cc:	bl	11188 <fread@plt>
   198d0:	cmp	r0, #4
   198d4:	beq	199c4 <ftello64@plt+0x8674>
   198d8:	ldr	r0, [r8]
   198dc:	bl	11284 <fclose@plt>
   198e0:	ldr	ip, [sp, #72]	; 0x48
   198e4:	movw	r0, #9312	; 0x2460
   198e8:	movt	r0, #2
   198ec:	mov	r3, #0
   198f0:	str	r3, [r8]
   198f4:	ldr	r1, [ip, #76]	; 0x4c
   198f8:	bl	13164 <ftello64@plt+0x1e14>
   198fc:	mov	r0, #3
   19900:	ldr	r2, [sp, #116]	; 0x74
   19904:	ldr	r3, [r5]
   19908:	cmp	r2, r3
   1990c:	bne	1a138 <ftello64@plt+0x8de8>
   19910:	add	sp, sp, #124	; 0x7c
   19914:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19918:	cmp	r0, #3
   1991c:	beq	19900 <ftello64@plt+0x85b0>
   19920:	mov	r0, r6
   19924:	bl	110b0 <free@plt>
   19928:	ldr	r0, [sl]
   1992c:	mov	r1, r9
   19930:	bl	1b0c8 <ftello64@plt+0x9d78>
   19934:	mov	r6, r0
   19938:	movw	r1, #3936	; 0xf60
   1993c:	mov	r0, r6
   19940:	movt	r1, #2
   19944:	bl	112e4 <fopen64@plt>
   19948:	cmp	r0, #0
   1994c:	str	r0, [r8]
   19950:	bne	19870 <ftello64@plt+0x8520>
   19954:	ldr	r3, [fp]
   19958:	cmp	r3, #0
   1995c:	beq	19984 <ftello64@plt+0x8634>
   19960:	mov	r0, r9
   19964:	bl	1b1f4 <ftello64@plt+0x9ea4>
   19968:	cmp	r0, #9
   1996c:	beq	19900 <ftello64@plt+0x85b0>
   19970:	ldr	r3, [r7]
   19974:	sub	r3, r3, #1
   19978:	cmp	r3, #1
   1997c:	bhi	19920 <ftello64@plt+0x85d0>
   19980:	b	19918 <ftello64@plt+0x85c8>
   19984:	mov	r0, #18
   19988:	mov	r1, r6
   1998c:	bl	12f88 <ftello64@plt+0x1c38>
   19990:	b	19960 <ftello64@plt+0x8610>
   19994:	ldr	r0, [r8]
   19998:	bl	11284 <fclose@plt>
   1999c:	str	r4, [r8]
   199a0:	bl	11230 <__errno_location@plt>
   199a4:	ldr	r0, [r0]
   199a8:	bl	111c4 <strerror@plt>
   199ac:	mov	r1, r0
   199b0:	movw	r0, #9120	; 0x23a0
   199b4:	movt	r0, #2
   199b8:	bl	13164 <ftello64@plt+0x1e14>
   199bc:	mov	r0, #11
   199c0:	b	19900 <ftello64@plt+0x85b0>
   199c4:	ldrb	r2, [sp, #84]	; 0x54
   199c8:	ldrb	r3, [sp, #88]	; 0x58
   199cc:	cmp	r2, r3
   199d0:	bne	198d8 <ftello64@plt+0x8588>
   199d4:	ldrb	r2, [sp, #85]	; 0x55
   199d8:	ldrb	r3, [sp, #89]	; 0x59
   199dc:	cmp	r2, r3
   199e0:	bne	198d8 <ftello64@plt+0x8588>
   199e4:	ldrb	r2, [sp, #86]	; 0x56
   199e8:	ldrb	r3, [sp, #90]	; 0x5a
   199ec:	cmp	r2, r3
   199f0:	bne	198d8 <ftello64@plt+0x8588>
   199f4:	ldrb	r2, [sp, #87]	; 0x57
   199f8:	ldrb	r3, [sp, #91]	; 0x5b
   199fc:	cmp	r2, r3
   19a00:	bne	198d8 <ftello64@plt+0x8588>
   19a04:	mov	r0, r4
   19a08:	mov	r1, #26
   19a0c:	mov	r2, #1
   19a10:	ldr	r3, [r8]
   19a14:	bl	11188 <fread@plt>
   19a18:	movw	r9, #27960	; 0x6d38
   19a1c:	movt	r9, #3
   19a20:	cmp	r0, #1
   19a24:	mov	r4, r0
   19a28:	beq	19a78 <ftello64@plt+0x8728>
   19a2c:	ldr	r0, [r9]
   19a30:	bl	110c8 <ferror@plt>
   19a34:	mov	r4, r0
   19a38:	bl	11230 <__errno_location@plt>
   19a3c:	ldr	r0, [r0]
   19a40:	bl	111c4 <strerror@plt>
   19a44:	mov	r1, r0
   19a48:	movw	r0, #9144	; 0x23b8
   19a4c:	movt	r0, #2
   19a50:	bl	13164 <ftello64@plt+0x1e14>
   19a54:	ldr	r3, [r7]
   19a58:	cmp	r3, #2
   19a5c:	beq	19a68 <ftello64@plt+0x8718>
   19a60:	ldr	r0, [r9]
   19a64:	bl	11284 <fclose@plt>
   19a68:	cmp	r4, #0
   19a6c:	bne	19bb4 <ftello64@plt+0x8864>
   19a70:	mov	r0, #2
   19a74:	b	19900 <ftello64@plt+0x85b0>
   19a78:	mov	r0, #120	; 0x78
   19a7c:	bl	111ac <malloc@plt>
   19a80:	subs	r6, r0, #0
   19a84:	beq	1a06c <ftello64@plt+0x8d1c>
   19a88:	ldrb	lr, [sp, #97]	; 0x61
   19a8c:	ldrb	r2, [sp, #96]	; 0x60
   19a90:	ldrb	ip, [sp, #101]	; 0x65
   19a94:	ldrb	r3, [sp, #100]	; 0x64
   19a98:	orr	lr, r2, lr, lsl #8
   19a9c:	ldrb	r2, [sp, #99]	; 0x63
   19aa0:	orr	ip, r3, ip, lsl #8
   19aa4:	ldrb	r3, [sp, #98]	; 0x62
   19aa8:	ldrb	r0, [sp, #95]	; 0x5f
   19aac:	orr	r3, r3, r2, lsl #8
   19ab0:	ldrb	r1, [sp, #94]	; 0x5e
   19ab4:	ldrb	sl, [sp, #89]	; 0x59
   19ab8:	orr	ip, r3, ip, lsl #16
   19abc:	ldrb	r3, [sp, #88]	; 0x58
   19ac0:	orr	r1, r1, r0, lsl #8
   19ac4:	ldr	r9, [r7]
   19ac8:	orr	r1, r1, lr, lsl #16
   19acc:	ldrb	r0, [sp, #91]	; 0x5b
   19ad0:	orr	sl, r3, sl, lsl #8
   19ad4:	ldrb	r2, [sp, #93]	; 0x5d
   19ad8:	cmp	r9, #2
   19adc:	str	r1, [r6, #8]
   19ae0:	ldrb	r3, [sp, #92]	; 0x5c
   19ae4:	ldrb	r1, [sp, #90]	; 0x5a
   19ae8:	ldrb	lr, [sp, #111]	; 0x6f
   19aec:	orr	r3, r3, r2, lsl #8
   19af0:	ldrb	r9, [sp, #113]	; 0x71
   19af4:	orr	r1, r1, r0, lsl #8
   19af8:	ldrb	r2, [sp, #112]	; 0x70
   19afc:	ldrb	r0, [sp, #110]	; 0x6e
   19b00:	orr	r9, r2, r9, lsl #8
   19b04:	str	ip, [r6, #12]
   19b08:	orr	fp, r0, lr, lsl #8
   19b0c:	strh	sl, [r6, #2]
   19b10:	strh	r1, [r6, #46]	; 0x2e
   19b14:	strh	r3, [r6, #6]
   19b18:	strh	fp, [r6, #32]
   19b1c:	strh	r9, [r6, #34]	; 0x22
   19b20:	beq	19bd8 <ftello64@plt+0x8888>
   19b24:	mov	r3, #0
   19b28:	add	r0, fp, #1
   19b2c:	str	r3, [r6, #64]	; 0x40
   19b30:	str	r3, [r6, #60]	; 0x3c
   19b34:	str	r3, [r6, #80]	; 0x50
   19b38:	str	r3, [r6, #84]	; 0x54
   19b3c:	str	r3, [r6, #88]	; 0x58
   19b40:	bl	111ac <malloc@plt>
   19b44:	cmp	r0, #0
   19b48:	mov	r4, r0
   19b4c:	str	r0, [r6, #76]	; 0x4c
   19b50:	beq	19bd0 <ftello64@plt+0x8880>
   19b54:	cmp	r9, #0
   19b58:	bne	19bbc <ftello64@plt+0x886c>
   19b5c:	ldr	r3, [r8]
   19b60:	mov	r0, r4
   19b64:	mov	r1, fp
   19b68:	mov	r2, #1
   19b6c:	bl	11188 <fread@plt>
   19b70:	movw	r3, #27960	; 0x6d38
   19b74:	movt	r3, #3
   19b78:	cmp	r0, #1
   19b7c:	bne	19ba4 <ftello64@plt+0x8854>
   19b80:	ldrh	r1, [r6, #34]	; 0x22
   19b84:	cmp	r1, #0
   19b88:	beq	19d48 <ftello64@plt+0x89f8>
   19b8c:	mov	r2, r0
   19b90:	ldr	r3, [r3]
   19b94:	ldr	r0, [r6, #64]	; 0x40
   19b98:	bl	11188 <fread@plt>
   19b9c:	cmp	r0, #1
   19ba0:	beq	19d48 <ftello64@plt+0x89f8>
   19ba4:	ldr	r0, [r8]
   19ba8:	bl	110c8 <ferror@plt>
   19bac:	cmp	r0, #0
   19bb0:	beq	19a70 <ftello64@plt+0x8720>
   19bb4:	mov	r0, #11
   19bb8:	b	19900 <ftello64@plt+0x85b0>
   19bbc:	mov	r0, r9
   19bc0:	bl	111ac <malloc@plt>
   19bc4:	cmp	r0, #0
   19bc8:	str	r0, [r6, #64]	; 0x40
   19bcc:	bne	19b5c <ftello64@plt+0x880c>
   19bd0:	mov	r0, #4
   19bd4:	b	19900 <ftello64@plt+0x85b0>
   19bd8:	ldrb	r0, [sp, #105]	; 0x69
   19bdc:	lsr	r2, sl, #8
   19be0:	ldrb	ip, [sp, #109]	; 0x6d
   19be4:	rsb	sl, r2, sl
   19be8:	ldrb	r1, [sp, #104]	; 0x68
   19bec:	cmp	r2, #40	; 0x28
   19bf0:	ldrb	lr, [sp, #103]	; 0x67
   19bf4:	uxth	sl, sl
   19bf8:	orr	r1, r1, r0, lsl #8
   19bfc:	ldrb	r0, [sp, #102]	; 0x66
   19c00:	str	ip, [sp, #76]	; 0x4c
   19c04:	orr	lr, r0, lr, lsl #8
   19c08:	ldr	r0, [sp, #76]	; 0x4c
   19c0c:	str	r1, [sp, #64]	; 0x40
   19c10:	ldrb	r1, [sp, #108]	; 0x6c
   19c14:	ldrb	ip, [sp, #107]	; 0x6b
   19c18:	orr	r1, r1, r0, lsl #8
   19c1c:	ldr	r0, [sp, #64]	; 0x40
   19c20:	orr	lr, lr, r0, lsl #16
   19c24:	ldrb	r0, [sp, #106]	; 0x6a
   19c28:	str	lr, [r6, #16]
   19c2c:	mov	lr, #0
   19c30:	orr	r0, r0, ip, lsl #8
   19c34:	str	lr, [r6, #20]
   19c38:	orr	r1, r0, r1, lsl #16
   19c3c:	str	lr, [r6, #28]
   19c40:	str	r1, [r6, #24]
   19c44:	bhi	19ca8 <ftello64@plt+0x8958>
   19c48:	cmp	sl, #100	; 0x64
   19c4c:	bhi	19cf8 <ftello64@plt+0x89a8>
   19c50:	cmp	r3, #200	; 0xc8
   19c54:	bls	19b24 <ftello64@plt+0x87d4>
   19c58:	movw	r2, #5105	; 0x13f1
   19c5c:	str	r3, [sp]
   19c60:	mov	r1, r4
   19c64:	movw	r0, #28796	; 0x707c
   19c68:	movw	r3, #12284	; 0x2ffc
   19c6c:	movt	r0, #3
   19c70:	movt	r3, #2
   19c74:	bl	11248 <__sprintf_chk@plt>
   19c78:	movw	r0, #28796	; 0x707c
   19c7c:	movw	r1, #11572	; 0x2d34
   19c80:	movt	r0, #3
   19c84:	movt	r1, #2
   19c88:	bl	13164 <ftello64@plt+0x1e14>
   19c8c:	ldr	fp, [sp, #72]	; 0x48
   19c90:	movw	r0, #12224	; 0x2fc0
   19c94:	movt	r0, #2
   19c98:	ldr	r1, [fp, #76]	; 0x4c
   19c9c:	bl	13164 <ftello64@plt+0x1e14>
   19ca0:	mov	r0, #3
   19ca4:	b	19900 <ftello64@plt+0x85b0>
   19ca8:	str	r2, [sp]
   19cac:	mov	r1, r4
   19cb0:	movw	r2, #5105	; 0x13f1
   19cb4:	movw	r0, #28796	; 0x707c
   19cb8:	movw	r3, #12172	; 0x2f8c
   19cbc:	movt	r0, #3
   19cc0:	movt	r3, #2
   19cc4:	bl	11248 <__sprintf_chk@plt>
   19cc8:	movw	r0, #28796	; 0x707c
   19ccc:	movw	r1, #11572	; 0x2d34
   19cd0:	movt	r0, #3
   19cd4:	movt	r1, #2
   19cd8:	bl	13164 <ftello64@plt+0x1e14>
   19cdc:	ldr	r9, [sp, #72]	; 0x48
   19ce0:	movw	r0, #12224	; 0x2fc0
   19ce4:	movt	r0, #2
   19ce8:	ldr	r1, [r9, #76]	; 0x4c
   19cec:	bl	13164 <ftello64@plt+0x1e14>
   19cf0:	mov	r0, #3
   19cf4:	b	19900 <ftello64@plt+0x85b0>
   19cf8:	movw	r2, #5105	; 0x13f1
   19cfc:	str	sl, [sp]
   19d00:	mov	r1, r4
   19d04:	movw	r0, #28796	; 0x707c
   19d08:	movw	r3, #12236	; 0x2fcc
   19d0c:	movt	r0, #3
   19d10:	movt	r3, #2
   19d14:	bl	11248 <__sprintf_chk@plt>
   19d18:	movw	r0, #28796	; 0x707c
   19d1c:	movw	r1, #11572	; 0x2d34
   19d20:	movt	r0, #3
   19d24:	movt	r1, #2
   19d28:	bl	13164 <ftello64@plt+0x1e14>
   19d2c:	ldr	sl, [sp, #72]	; 0x48
   19d30:	movw	r0, #12224	; 0x2fc0
   19d34:	movt	r0, #2
   19d38:	ldr	r1, [sl, #76]	; 0x4c
   19d3c:	bl	13164 <ftello64@plt+0x1e14>
   19d40:	mov	r0, #3
   19d44:	b	19900 <ftello64@plt+0x85b0>
   19d48:	ldrh	r3, [r6, #32]
   19d4c:	mov	r8, #0
   19d50:	ldr	r2, [r6, #76]	; 0x4c
   19d54:	strb	r8, [r2, r3]
   19d58:	ldrh	r0, [r6, #32]
   19d5c:	add	r0, r0, #1
   19d60:	bl	111ac <malloc@plt>
   19d64:	cmp	r0, r8
   19d68:	str	r0, [r6, #60]	; 0x3c
   19d6c:	beq	19bd0 <ftello64@plt+0x8880>
   19d70:	ldr	r1, [r6, #76]	; 0x4c
   19d74:	movw	r4, #28024	; 0x6d78
   19d78:	bl	11170 <strcpy@plt>
   19d7c:	mov	r0, r6
   19d80:	bl	13528 <ftello64@plt+0x21d8>
   19d84:	ldr	r3, [r7]
   19d88:	movt	r4, #3
   19d8c:	movw	r9, #28224	; 0x6e40
   19d90:	cmp	r3, #2
   19d94:	strh	r8, [r6]
   19d98:	movt	r9, #3
   19d9c:	str	r0, [r4]
   19da0:	beq	1a098 <ftello64@plt+0x8d48>
   19da4:	movw	r3, #21140	; 0x5294
   19da8:	ldr	ip, [sp, #72]	; 0x48
   19dac:	movt	r3, #3
   19db0:	ldr	r3, [r3]
   19db4:	ldrh	r2, [ip]
   19db8:	cmp	r3, #3
   19dbc:	strh	r2, [r6]
   19dc0:	beq	19df4 <ftello64@plt+0x8aa4>
   19dc4:	ldrh	r3, [ip, #4]
   19dc8:	tst	r3, #2048	; 0x800
   19dcc:	beq	1a110 <ftello64@plt+0x8dc0>
   19dd0:	ldr	r0, [r6, #76]	; 0x4c
   19dd4:	str	r0, [r6, #88]	; 0x58
   19dd8:	bl	1dcac <ftello64@plt+0xc95c>
   19ddc:	cmp	r0, #0
   19de0:	strne	r0, [r6, #76]	; 0x4c
   19de4:	ldrne	r3, [r9]
   19de8:	beq	1a52c <ftello64@plt+0x91dc>
   19dec:	cmp	r3, #2
   19df0:	beq	1a098 <ftello64@plt+0x8d48>
   19df4:	ldr	fp, [sp, #72]	; 0x48
   19df8:	ldrh	r2, [r6, #2]
   19dfc:	ldrh	r3, [fp, #2]
   19e00:	cmp	r2, r3
   19e04:	beq	19e18 <ftello64@plt+0x8ac8>
   19e08:	movw	r0, #12340	; 0x3034
   19e0c:	ldr	r1, [fp, #76]	; 0x4c
   19e10:	movt	r0, #2
   19e14:	bl	13164 <ftello64@plt+0x1e14>
   19e18:	ldr	ip, [sp, #72]	; 0x48
   19e1c:	ldrh	r3, [r6, #46]	; 0x2e
   19e20:	ldrh	r2, [ip, #4]
   19e24:	cmp	r3, r2
   19e28:	beq	19e44 <ftello64@plt+0x8af4>
   19e2c:	movw	r0, #9236	; 0x2414
   19e30:	ldr	r1, [ip, #76]	; 0x4c
   19e34:	movt	r0, #2
   19e38:	bl	13164 <ftello64@plt+0x1e14>
   19e3c:	ldr	r9, [sp, #72]	; 0x48
   19e40:	ldrh	r3, [r9, #4]
   19e44:	tst	r3, #8
   19e48:	bne	19e70 <ftello64@plt+0x8b20>
   19e4c:	ldr	sl, [sp, #72]	; 0x48
   19e50:	ldr	r2, [r6, #12]
   19e54:	ldr	r3, [sl, #12]
   19e58:	cmp	r2, r3
   19e5c:	beq	19e70 <ftello64@plt+0x8b20>
   19e60:	movw	r0, #9276	; 0x243c
   19e64:	ldr	r1, [sl, #76]	; 0x4c
   19e68:	movt	r0, #2
   19e6c:	bl	13164 <ftello64@plt+0x1e14>
   19e70:	ldr	sl, [r7]
   19e74:	movw	r8, #28224	; 0x6e40
   19e78:	movt	r8, #3
   19e7c:	cmp	sl, #3
   19e80:	beq	19ea0 <ftello64@plt+0x8b50>
   19e84:	ldr	fp, [sp, #72]	; 0x48
   19e88:	ldr	r0, [r6, #76]	; 0x4c
   19e8c:	ldr	r9, [fp, #76]	; 0x4c
   19e90:	mov	r1, r9
   19e94:	bl	11080 <strcmp@plt>
   19e98:	cmp	r0, #0
   19e9c:	bne	1a120 <ftello64@plt+0x8dd0>
   19ea0:	mov	r1, sl
   19ea4:	ldr	ip, [sp, #72]	; 0x48
   19ea8:	cmp	r1, #3
   19eac:	ldrd	r2, [ip, #24]
   19eb0:	ldrd	r8, [ip, #16]
   19eb4:	strd	r2, [r6, #24]
   19eb8:	strd	r8, [r6, #16]
   19ebc:	beq	1a13c <ftello64@plt+0x8dec>
   19ec0:	movw	r8, #27912	; 0x6d08
   19ec4:	movw	r9, #27848	; 0x6cc8
   19ec8:	movt	r8, #3
   19ecc:	movt	r9, #3
   19ed0:	ldr	fp, [sp, #72]	; 0x48
   19ed4:	cmp	r1, #2
   19ed8:	ldr	r0, [r8]
   19edc:	ldrd	r2, [r9]
   19ee0:	str	r0, [fp, #40]	; 0x28
   19ee4:	strd	r2, [fp, #48]	; 0x30
   19ee8:	beq	1a0e4 <ftello64@plt+0x8d94>
   19eec:	ldrh	r0, [fp, #4]
   19ef0:	tst	r0, #1
   19ef4:	bne	1a0e4 <ftello64@plt+0x8d94>
   19ef8:	ldrh	ip, [r6, #46]	; 0x2e
   19efc:	movw	r3, #65527	; 0xfff7
   19f00:	and	r2, r0, r3
   19f04:	strh	r2, [fp, #4]
   19f08:	and	r3, ip, r3
   19f0c:	strh	r2, [r6, #4]
   19f10:	strh	r3, [r6, #46]	; 0x2e
   19f14:	mov	r2, r3
   19f18:	strh	r3, [fp, #46]	; 0x2e
   19f1c:	tst	r2, #8
   19f20:	beq	1a0f0 <ftello64@plt+0x8da0>
   19f24:	ldr	r3, [r4]
   19f28:	cmp	r3, #0
   19f2c:	beq	1a100 <ftello64@plt+0x8db0>
   19f30:	mov	r2, #24
   19f34:	mov	r3, #0
   19f38:	strd	r2, [sp, #64]	; 0x40
   19f3c:	ldr	r3, [sp, #72]	; 0x48
   19f40:	movw	sl, #33920	; 0x8480
   19f44:	movt	sl, #3
   19f48:	ldrh	ip, [r6, #34]	; 0x22
   19f4c:	str	sl, [sp, #76]	; 0x4c
   19f50:	ldrd	r2, [r3, #16]
   19f54:	ldrd	sl, [sl]
   19f58:	ldrh	r0, [r6, #32]
   19f5c:	adds	sl, sl, r2
   19f60:	add	r0, r0, ip
   19f64:	adc	fp, fp, r3
   19f68:	add	r0, r0, #26
   19f6c:	adds	r2, sl, #4
   19f70:	adc	r3, fp, #0
   19f74:	adds	sl, r2, r0
   19f78:	adc	fp, r3, #0
   19f7c:	ldrd	r2, [sp, #64]	; 0x40
   19f80:	ldr	ip, [sp, #76]	; 0x4c
   19f84:	adds	sl, sl, r2
   19f88:	adc	fp, fp, r3
   19f8c:	cmp	r1, #2
   19f90:	strd	sl, [ip]
   19f94:	beq	1a18c <ftello64@plt+0x8e3c>
   19f98:	ldr	fp, [sp, #72]	; 0x48
   19f9c:	ldr	r3, [fp, #12]
   19fa0:	str	r3, [r6, #12]
   19fa4:	mov	r0, r6
   19fa8:	mov	r1, #0
   19fac:	bl	16728 <ftello64@plt+0x53d8>
   19fb0:	cmp	r0, #0
   19fb4:	movne	r0, #10
   19fb8:	bne	19900 <ftello64@plt+0x85b0>
   19fbc:	ldr	r3, [r7]
   19fc0:	cmp	r3, #2
   19fc4:	bne	19fd4 <ftello64@plt+0x8c84>
   19fc8:	ldrh	r3, [r6, #46]	; 0x2e
   19fcc:	tst	r3, #8
   19fd0:	bne	1a460 <ftello64@plt+0x9110>
   19fd4:	ldrd	r0, [r6, #16]
   19fd8:	bl	1c684 <ftello64@plt+0xb334>
   19fdc:	mov	r4, r0
   19fe0:	cmp	r4, #9
   19fe4:	beq	1a490 <ftello64@plt+0x9140>
   19fe8:	cmp	r4, #2
   19fec:	beq	1a428 <ftello64@plt+0x90d8>
   19ff0:	movw	r3, #28192	; 0x6e20
   19ff4:	movt	r3, #3
   19ff8:	ldr	r3, [r3]
   19ffc:	cmp	r3, #0
   1a000:	beq	1a204 <ftello64@plt+0x8eb4>
   1a004:	ldr	ip, [sp, #72]	; 0x48
   1a008:	cmp	r4, #0
   1a00c:	movw	r0, #12500	; 0x30d4
   1a010:	movt	r0, #2
   1a014:	moveq	r4, #3
   1a018:	ldr	r1, [ip, #84]	; 0x54
   1a01c:	bl	13164 <ftello64@plt+0x1e14>
   1a020:	ldr	r3, [r7]
   1a024:	cmp	r3, #2
   1a028:	beq	1a6d8 <ftello64@plt+0x9388>
   1a02c:	ldrh	r3, [r6, #34]	; 0x22
   1a030:	cmp	r3, #0
   1a034:	beq	1a040 <ftello64@plt+0x8cf0>
   1a038:	ldr	r0, [r6, #64]	; 0x40
   1a03c:	bl	110b0 <free@plt>
   1a040:	ldrh	r3, [r6, #32]
   1a044:	cmp	r3, #0
   1a048:	bne	1a440 <ftello64@plt+0x90f0>
   1a04c:	ldr	r0, [r6, #88]	; 0x58
   1a050:	cmp	r0, #0
   1a054:	beq	1a05c <ftello64@plt+0x8d0c>
   1a058:	bl	110b0 <free@plt>
   1a05c:	mov	r0, r6
   1a060:	bl	110b0 <free@plt>
   1a064:	mov	r0, r4
   1a068:	b	19900 <ftello64@plt+0x85b0>
   1a06c:	movw	r0, #9168	; 0x23d0
   1a070:	movw	r1, #11572	; 0x2d34
   1a074:	movt	r0, #2
   1a078:	movt	r1, #2
   1a07c:	bl	13164 <ftello64@plt+0x1e14>
   1a080:	ldr	r3, [r7]
   1a084:	cmp	r3, #2
   1a088:	beq	19bd0 <ftello64@plt+0x8880>
   1a08c:	ldr	r0, [r9]
   1a090:	bl	11284 <fclose@plt>
   1a094:	b	19bd0 <ftello64@plt+0x8880>
   1a098:	ldrd	r2, [r6, #24]
   1a09c:	movw	r8, #27912	; 0x6d08
   1a0a0:	ldrh	ip, [r6, #46]	; 0x2e
   1a0a4:	movw	r9, #27848	; 0x6cc8
   1a0a8:	ldrd	sl, [r6, #16]
   1a0ac:	movt	r8, #3
   1a0b0:	strd	r2, [sp, #32]
   1a0b4:	movt	r9, #3
   1a0b8:	ldr	r3, [sp, #72]	; 0x48
   1a0bc:	mov	r1, #2
   1a0c0:	ldr	r0, [r8]
   1a0c4:	strh	ip, [r3, #4]
   1a0c8:	ldr	ip, [sp, #72]	; 0x48
   1a0cc:	ldrd	r2, [sp, #32]
   1a0d0:	str	r0, [ip, #40]	; 0x28
   1a0d4:	strd	r2, [ip, #24]
   1a0d8:	ldrd	r2, [r9]
   1a0dc:	strd	sl, [ip, #16]
   1a0e0:	strd	r2, [ip, #48]	; 0x30
   1a0e4:	ldr	ip, [sp, #72]	; 0x48
   1a0e8:	ldrh	r2, [ip, #46]	; 0x2e
   1a0ec:	b	19f1c <ftello64@plt+0x8bcc>
   1a0f0:	mov	sl, #0
   1a0f4:	mov	fp, #0
   1a0f8:	strd	sl, [sp, #64]	; 0x40
   1a0fc:	b	19f3c <ftello64@plt+0x8bec>
   1a100:	mov	r2, #16
   1a104:	mov	r3, #0
   1a108:	strd	r2, [sp, #64]	; 0x40
   1a10c:	b	19f3c <ftello64@plt+0x8bec>
   1a110:	mov	r0, r6
   1a114:	bl	13678 <ftello64@plt+0x2328>
   1a118:	ldr	r3, [r9]
   1a11c:	b	19dec <ftello64@plt+0x8a9c>
   1a120:	mov	r1, r9
   1a124:	movw	r0, #12392	; 0x3068
   1a128:	movt	r0, #2
   1a12c:	bl	13164 <ftello64@plt+0x1e14>
   1a130:	ldr	r1, [r8]
   1a134:	b	19ea4 <ftello64@plt+0x8b54>
   1a138:	bl	11104 <__stack_chk_fail@plt>
   1a13c:	ldr	r0, [ip, #76]	; 0x4c
   1a140:	bl	11218 <strlen@plt>
   1a144:	ldr	r9, [sp, #72]	; 0x48
   1a148:	uxth	r3, r0
   1a14c:	ldr	r0, [r6, #76]	; 0x4c
   1a150:	strh	r3, [r9, #32]
   1a154:	strh	r3, [r6, #32]
   1a158:	bl	110b0 <free@plt>
   1a15c:	ldr	r0, [r9, #76]	; 0x4c
   1a160:	bl	11218 <strlen@plt>
   1a164:	add	r0, r0, #1
   1a168:	bl	111ac <malloc@plt>
   1a16c:	cmp	r0, #0
   1a170:	str	r0, [r6, #76]	; 0x4c
   1a174:	beq	1a474 <ftello64@plt+0x9124>
   1a178:	ldr	sl, [sp, #72]	; 0x48
   1a17c:	ldr	r1, [sl, #76]	; 0x4c
   1a180:	bl	11170 <strcpy@plt>
   1a184:	ldr	r1, [r7]
   1a188:	b	19ec0 <ftello64@plt+0x8b70>
   1a18c:	ldr	r4, [r6, #76]	; 0x4c
   1a190:	mov	r0, r4
   1a194:	bl	11218 <strlen@plt>
   1a198:	add	r0, r0, #1
   1a19c:	bl	111ac <malloc@plt>
   1a1a0:	ldr	sl, [sp, #72]	; 0x48
   1a1a4:	cmp	r0, #0
   1a1a8:	str	r0, [sl, #84]	; 0x54
   1a1ac:	beq	19bd0 <ftello64@plt+0x8880>
   1a1b0:	mov	r1, r4
   1a1b4:	bl	11170 <strcpy@plt>
   1a1b8:	ldr	r2, [sl, #84]	; 0x54
   1a1bc:	mov	r1, #1
   1a1c0:	movw	r0, #28796	; 0x707c
   1a1c4:	movw	r3, #12460	; 0x30ac
   1a1c8:	movt	r0, #3
   1a1cc:	movt	r3, #2
   1a1d0:	str	r2, [sp]
   1a1d4:	movw	r2, #5105	; 0x13f1
   1a1d8:	bl	11248 <__sprintf_chk@plt>
   1a1dc:	movw	r0, #28796	; 0x707c
   1a1e0:	mov	r1, #0
   1a1e4:	movt	r0, #3
   1a1e8:	bl	12e84 <ftello64@plt+0x1b34>
   1a1ec:	ldr	r3, [r7]
   1a1f0:	cmp	r3, #2
   1a1f4:	bne	19f98 <ftello64@plt+0x8c48>
   1a1f8:	ldr	r3, [r6, #12]
   1a1fc:	str	r3, [sl, #12]
   1a200:	b	19fa4 <ftello64@plt+0x8c54>
   1a204:	ldr	r3, [r7]
   1a208:	cmp	r3, #2
   1a20c:	beq	1a3d0 <ftello64@plt+0x9080>
   1a210:	ldr	sl, [sp, #72]	; 0x48
   1a214:	ldrh	ip, [sl, #4]
   1a218:	tst	ip, #8
   1a21c:	beq	1a228 <ftello64@plt+0x8ed8>
   1a220:	mov	r0, r6
   1a224:	bl	1760c <ftello64@plt+0x62bc>
   1a228:	movw	r3, #27840	; 0x6cc0
   1a22c:	movt	r3, #3
   1a230:	ldr	r3, [r3]
   1a234:	cmp	r3, #1
   1a238:	beq	1a388 <ftello64@plt+0x9038>
   1a23c:	ldr	r3, [r7]
   1a240:	cmp	r3, #2
   1a244:	beq	1a28c <ftello64@plt+0x8f3c>
   1a248:	ldrh	r3, [r6, #34]	; 0x22
   1a24c:	cmp	r3, #0
   1a250:	bne	1a520 <ftello64@plt+0x91d0>
   1a254:	ldrh	r3, [r6, #32]
   1a258:	cmp	r3, #0
   1a25c:	bne	1a500 <ftello64@plt+0x91b0>
   1a260:	ldr	r0, [r6, #88]	; 0x58
   1a264:	cmp	r0, #0
   1a268:	beq	1a270 <ftello64@plt+0x8f20>
   1a26c:	bl	110b0 <free@plt>
   1a270:	mov	r0, r6
   1a274:	bl	110b0 <free@plt>
   1a278:	ldr	r3, [r7]
   1a27c:	cmp	r3, #2
   1a280:	beq	1a604 <ftello64@plt+0x92b4>
   1a284:	mov	r0, r4
   1a288:	b	19900 <ftello64@plt+0x85b0>
   1a28c:	ldrd	sl, [r6, #24]
   1a290:	mov	r3, #0
   1a294:	ldr	r2, [r6, #12]
   1a298:	ldrh	r1, [r6, #46]	; 0x2e
   1a29c:	ldrh	ip, [r6, #34]	; 0x22
   1a2a0:	ldrh	r8, [r6, #2]
   1a2a4:	ldr	r9, [sp, #72]	; 0x48
   1a2a8:	strd	sl, [sp, #24]
   1a2ac:	ldr	fp, [sp, #72]	; 0x48
   1a2b0:	ldrh	r0, [r6, #6]
   1a2b4:	str	r2, [sp, #60]	; 0x3c
   1a2b8:	ldr	lr, [r6, #8]
   1a2bc:	ldrh	r2, [r6, #32]
   1a2c0:	strh	r1, [r9, #46]	; 0x2e
   1a2c4:	ldrh	r1, [r6, #46]	; 0x2e
   1a2c8:	strh	r8, [r9, #2]
   1a2cc:	ldrd	r8, [r6, #16]
   1a2d0:	strh	ip, [fp, #34]	; 0x22
   1a2d4:	ldr	ip, [sp, #60]	; 0x3c
   1a2d8:	strh	r0, [fp, #6]
   1a2dc:	ldrh	r0, [r6, #34]	; 0x22
   1a2e0:	str	lr, [fp, #8]
   1a2e4:	ldr	lr, [r6, #64]	; 0x40
   1a2e8:	cmp	r0, r3
   1a2ec:	str	ip, [fp, #12]
   1a2f0:	strh	r1, [fp, #4]
   1a2f4:	ldr	ip, [sp, #72]	; 0x48
   1a2f8:	ldrd	sl, [sp, #24]
   1a2fc:	strd	r8, [ip, #16]
   1a300:	strd	sl, [ip, #24]
   1a304:	strh	r2, [ip, #32]
   1a308:	strh	r0, [ip, #36]	; 0x24
   1a30c:	str	lr, [ip, #64]	; 0x40
   1a310:	str	r3, [ip, #68]	; 0x44
   1a314:	beq	1a338 <ftello64@plt+0x8fe8>
   1a318:	add	r0, r0, #1
   1a31c:	bl	111ac <malloc@plt>
   1a320:	ldr	r9, [sp, #72]	; 0x48
   1a324:	cmp	r0, #0
   1a328:	str	r0, [r9, #68]	; 0x44
   1a32c:	beq	19bd0 <ftello64@plt+0x8880>
   1a330:	ldr	r1, [r6, #64]	; 0x40
   1a334:	bl	11170 <strcpy@plt>
   1a338:	ldr	sl, [sp, #72]	; 0x48
   1a33c:	mov	r3, #0
   1a340:	ldr	r1, [r6, #60]	; 0x3c
   1a344:	ldr	r8, [r6, #76]	; 0x4c
   1a348:	ldr	r2, [r6, #88]	; 0x58
   1a34c:	ldrh	r0, [r6, #32]
   1a350:	str	r1, [sl, #60]	; 0x3c
   1a354:	str	r8, [sl, #76]	; 0x4c
   1a358:	add	r0, r0, #1
   1a35c:	str	r2, [sl, #88]	; 0x58
   1a360:	strh	r3, [sl, #38]	; 0x26
   1a364:	strh	r3, [sl, #44]	; 0x2c
   1a368:	str	r3, [sl, #56]	; 0x38
   1a36c:	bl	111ac <malloc@plt>
   1a370:	cmp	r0, #0
   1a374:	str	r0, [sl, #80]	; 0x50
   1a378:	beq	19bd0 <ftello64@plt+0x8880>
   1a37c:	mov	r1, r8
   1a380:	bl	11170 <strcpy@plt>
   1a384:	b	1a278 <ftello64@plt+0x8f28>
   1a388:	movw	r3, #27916	; 0x6d0c
   1a38c:	movt	r3, #3
   1a390:	ldr	r2, [r8]
   1a394:	ldr	r0, [r3]
   1a398:	cmp	r0, r2
   1a39c:	beq	1a23c <ftello64@plt+0x8eec>
   1a3a0:	movw	r9, #27864	; 0x6cd8
   1a3a4:	movw	r8, #27868	; 0x6cdc
   1a3a8:	movt	r9, #3
   1a3ac:	movt	r8, #3
   1a3b0:	ldr	r1, [r9]
   1a3b4:	ldr	r2, [r8]
   1a3b8:	bl	1bc6c <ftello64@plt+0xa91c>
   1a3bc:	ldr	r0, [r8]
   1a3c0:	mov	r3, #0
   1a3c4:	str	r3, [r9]
   1a3c8:	bl	110b0 <free@plt>
   1a3cc:	b	1a23c <ftello64@plt+0x8eec>
   1a3d0:	ldr	fp, [sp, #72]	; 0x48
   1a3d4:	ldrh	ip, [fp, #4]
   1a3d8:	tst	ip, #8
   1a3dc:	beq	1a228 <ftello64@plt+0x8ed8>
   1a3e0:	movw	r3, #28188	; 0x6e1c
   1a3e4:	movt	r3, #3
   1a3e8:	ldr	r9, [r3]
   1a3ec:	cmp	r9, #0
   1a3f0:	beq	1a55c <ftello64@plt+0x920c>
   1a3f4:	movw	r2, #28184	; 0x6e18
   1a3f8:	movw	r3, #28176	; 0x6e10
   1a3fc:	movt	r2, #3
   1a400:	movt	r3, #3
   1a404:	movw	r1, #28168	; 0x6e08
   1a408:	movt	r1, #3
   1a40c:	ldr	lr, [r2]
   1a410:	ldrd	r0, [r1]
   1a414:	ldrd	r2, [r3]
   1a418:	str	lr, [r6, #12]
   1a41c:	strd	r0, [r6, #24]
   1a420:	strd	r2, [r6, #16]
   1a424:	b	1a218 <ftello64@plt+0x8ec8>
   1a428:	ldr	sl, [sp, #72]	; 0x48
   1a42c:	movw	r0, #12500	; 0x30d4
   1a430:	movt	r0, #2
   1a434:	ldr	r1, [sl, #84]	; 0x54
   1a438:	bl	13164 <ftello64@plt+0x1e14>
   1a43c:	b	1a020 <ftello64@plt+0x8cd0>
   1a440:	ldr	r0, [r6, #76]	; 0x4c
   1a444:	bl	110b0 <free@plt>
   1a448:	ldrh	r3, [r6, #32]
   1a44c:	cmp	r3, #0
   1a450:	beq	1a04c <ftello64@plt+0x8cfc>
   1a454:	ldr	r0, [r6, #60]	; 0x3c
   1a458:	bl	110b0 <free@plt>
   1a45c:	b	1a04c <ftello64@plt+0x8cfc>
   1a460:	mvn	r0, #1
   1a464:	mvn	r1, #0
   1a468:	bl	1c684 <ftello64@plt+0xb334>
   1a46c:	mov	r4, r0
   1a470:	b	19fe0 <ftello64@plt+0x8c90>
   1a474:	movw	r0, #12432	; 0x3090
   1a478:	movw	r1, #11572	; 0x2d34
   1a47c:	movt	r0, #2
   1a480:	movt	r1, #2
   1a484:	bl	13164 <ftello64@plt+0x1e14>
   1a488:	mov	r0, #4
   1a48c:	b	19900 <ftello64@plt+0x85b0>
   1a490:	ldrh	r3, [r6, #34]	; 0x22
   1a494:	cmp	r3, #0
   1a498:	bne	1a4f4 <ftello64@plt+0x91a4>
   1a49c:	ldrh	r3, [r6, #32]
   1a4a0:	cmp	r3, #0
   1a4a4:	bne	1a4d4 <ftello64@plt+0x9184>
   1a4a8:	ldr	r0, [r6, #88]	; 0x58
   1a4ac:	cmp	r0, #0
   1a4b0:	beq	1a4b8 <ftello64@plt+0x9168>
   1a4b4:	bl	110b0 <free@plt>
   1a4b8:	mov	r0, r6
   1a4bc:	bl	110b0 <free@plt>
   1a4c0:	movw	r1, #12476	; 0x30bc
   1a4c4:	mov	r0, #9
   1a4c8:	movt	r1, #2
   1a4cc:	bl	12f88 <ftello64@plt+0x1c38>
   1a4d0:	b	19ff0 <ftello64@plt+0x8ca0>
   1a4d4:	ldr	r0, [r6, #76]	; 0x4c
   1a4d8:	bl	110b0 <free@plt>
   1a4dc:	ldrh	r3, [r6, #32]
   1a4e0:	cmp	r3, #0
   1a4e4:	beq	1a4a8 <ftello64@plt+0x9158>
   1a4e8:	ldr	r0, [r6, #60]	; 0x3c
   1a4ec:	bl	110b0 <free@plt>
   1a4f0:	b	1a4a8 <ftello64@plt+0x9158>
   1a4f4:	ldr	r0, [r6, #64]	; 0x40
   1a4f8:	bl	110b0 <free@plt>
   1a4fc:	b	1a49c <ftello64@plt+0x914c>
   1a500:	ldr	r0, [r6, #76]	; 0x4c
   1a504:	bl	110b0 <free@plt>
   1a508:	ldrh	r3, [r6, #32]
   1a50c:	cmp	r3, #0
   1a510:	beq	1a260 <ftello64@plt+0x8f10>
   1a514:	ldr	r0, [r6, #60]	; 0x3c
   1a518:	bl	110b0 <free@plt>
   1a51c:	b	1a260 <ftello64@plt+0x8f10>
   1a520:	ldr	r0, [r6, #64]	; 0x40
   1a524:	bl	110b0 <free@plt>
   1a528:	b	1a254 <ftello64@plt+0x8f04>
   1a52c:	ldr	r8, [r6, #88]	; 0x58
   1a530:	mov	r0, r8
   1a534:	bl	11218 <strlen@plt>
   1a538:	add	r0, r0, #1
   1a53c:	bl	111ac <malloc@plt>
   1a540:	cmp	r0, #0
   1a544:	str	r0, [r6, #76]	; 0x4c
   1a548:	beq	19bd0 <ftello64@plt+0x8880>
   1a54c:	mov	r1, r8
   1a550:	bl	11170 <strcpy@plt>
   1a554:	ldr	r3, [r9]
   1a558:	b	19dec <ftello64@plt+0x8a9c>
   1a55c:	ldr	ip, [sp, #72]	; 0x48
   1a560:	movw	r0, #12540	; 0x30fc
   1a564:	movt	r0, #2
   1a568:	ldr	r1, [ip, #84]	; 0x54
   1a56c:	bl	13164 <ftello64@plt+0x1e14>
   1a570:	movw	r0, #12572	; 0x311c
   1a574:	movw	r1, #11572	; 0x2d34
   1a578:	movt	r0, #2
   1a57c:	movt	r1, #2
   1a580:	bl	13164 <ftello64@plt+0x1e14>
   1a584:	movw	r2, #27964	; 0x6d3c
   1a588:	movw	r3, #27856	; 0x6cd0
   1a58c:	movt	r2, #3
   1a590:	movt	r3, #3
   1a594:	str	r9, [sp]
   1a598:	ldr	r0, [r2]
   1a59c:	ldrd	r2, [r3]
   1a5a0:	bl	11290 <fseeko64@plt>
   1a5a4:	ldrh	r3, [r6, #34]	; 0x22
   1a5a8:	cmp	r3, #0
   1a5ac:	beq	1a5b8 <ftello64@plt+0x9268>
   1a5b0:	ldr	r0, [r6, #64]	; 0x40
   1a5b4:	bl	110b0 <free@plt>
   1a5b8:	ldrh	r3, [r6, #32]
   1a5bc:	cmp	r3, #0
   1a5c0:	bne	1a5e4 <ftello64@plt+0x9294>
   1a5c4:	ldr	r0, [r6, #88]	; 0x58
   1a5c8:	cmp	r0, #0
   1a5cc:	beq	1a5d4 <ftello64@plt+0x9284>
   1a5d0:	bl	110b0 <free@plt>
   1a5d4:	mov	r0, r6
   1a5d8:	bl	110b0 <free@plt>
   1a5dc:	mov	r0, #3
   1a5e0:	b	19900 <ftello64@plt+0x85b0>
   1a5e4:	ldr	r0, [r6, #76]	; 0x4c
   1a5e8:	bl	110b0 <free@plt>
   1a5ec:	ldrh	r3, [r6, #32]
   1a5f0:	cmp	r3, #0
   1a5f4:	beq	1a5c4 <ftello64@plt+0x9274>
   1a5f8:	ldr	r0, [r6, #60]	; 0x3c
   1a5fc:	bl	110b0 <free@plt>
   1a600:	b	1a5c4 <ftello64@plt+0x9274>
   1a604:	ldr	fp, [sp, #72]	; 0x48
   1a608:	mov	r2, #0
   1a60c:	movw	r3, #3748	; 0xea4
   1a610:	movt	r3, #2
   1a614:	ldrd	r0, [fp, #16]
   1a618:	bl	1f6ec <ftello64@plt+0xe39c>
   1a61c:	mov	r1, #1
   1a620:	movw	r2, #5105	; 0x13f1
   1a624:	movw	r3, #12616	; 0x3148
   1a628:	movt	r3, #2
   1a62c:	str	r0, [sp]
   1a630:	movw	r0, #28796	; 0x707c
   1a634:	movt	r0, #3
   1a638:	bl	11248 <__sprintf_chk@plt>
   1a63c:	movw	r0, #28796	; 0x707c
   1a640:	mov	r1, #1
   1a644:	movt	r0, #3
   1a648:	bl	12e84 <ftello64@plt+0x1b34>
   1a64c:	cmp	r4, #11
   1a650:	bne	1a284 <ftello64@plt+0x8f34>
   1a654:	ldr	r1, [fp, #84]	; 0x54
   1a658:	movw	r0, #12628	; 0x3154
   1a65c:	movt	r0, #2
   1a660:	bl	13164 <ftello64@plt+0x1e14>
   1a664:	ldrd	r0, [r6, #16]
   1a668:	mov	r2, #0
   1a66c:	movw	r3, #3748	; 0xea4
   1a670:	movt	r3, #2
   1a674:	bl	1f6ec <ftello64@plt+0xe39c>
   1a678:	movw	r1, #27808	; 0x6ca0
   1a67c:	movt	r1, #3
   1a680:	mov	r2, #0
   1a684:	movw	r3, #3748	; 0xea4
   1a688:	movt	r3, #2
   1a68c:	mov	r6, r0
   1a690:	ldrd	r0, [r1]
   1a694:	bl	1f6ec <ftello64@plt+0xe39c>
   1a698:	mov	r1, #1
   1a69c:	movw	r2, #5105	; 0x13f1
   1a6a0:	str	r6, [sp]
   1a6a4:	movw	r3, #12648	; 0x3168
   1a6a8:	movt	r3, #2
   1a6ac:	str	r0, [sp, #4]
   1a6b0:	movw	r0, #28796	; 0x707c
   1a6b4:	movt	r0, #3
   1a6b8:	bl	11248 <__sprintf_chk@plt>
   1a6bc:	movw	r0, #28796	; 0x707c
   1a6c0:	movw	r1, #11572	; 0x2d34
   1a6c4:	movt	r0, #3
   1a6c8:	movt	r1, #2
   1a6cc:	bl	13164 <ftello64@plt+0x1e14>
   1a6d0:	mov	r0, r4
   1a6d4:	b	19900 <ftello64@plt+0x85b0>
   1a6d8:	movw	r3, #27964	; 0x6d3c
   1a6dc:	movw	r7, #27856	; 0x6cd0
   1a6e0:	movt	r3, #3
   1a6e4:	movt	r7, #3
   1a6e8:	movw	r1, #28192	; 0x6e20
   1a6ec:	movt	r1, #3
   1a6f0:	ldr	r0, [r3]
   1a6f4:	mov	ip, #0
   1a6f8:	ldrd	r2, [r7]
   1a6fc:	str	ip, [sp]
   1a700:	str	ip, [r1]
   1a704:	bl	11290 <fseeko64@plt>
   1a708:	cmp	r0, #0
   1a70c:	beq	1a720 <ftello64@plt+0x93d0>
   1a710:	movw	r1, #12512	; 0x30e0
   1a714:	mov	r0, #14
   1a718:	movt	r1, #2
   1a71c:	bl	12f88 <ftello64@plt+0x1c38>
   1a720:	ldrd	r2, [r7]
   1a724:	strd	r2, [r9]
   1a728:	ldr	r9, [sp, #76]	; 0x4c
   1a72c:	strd	r2, [r9]
   1a730:	b	1a02c <ftello64@plt+0x8cdc>
   1a734:	b	1111c <unlink@plt>
   1a738:	push	{r4, lr}
   1a73c:	movw	r4, #21440	; 0x53c0
   1a740:	movt	r4, #3
   1a744:	sub	sp, sp, #112	; 0x70
   1a748:	mov	r1, r0
   1a74c:	mov	r0, #3
   1a750:	ldr	r3, [r4]
   1a754:	mov	r2, sp
   1a758:	str	r3, [sp, #108]	; 0x6c
   1a75c:	bl	11314 <__xstat64@plt>
   1a760:	ldr	r2, [sp, #108]	; 0x6c
   1a764:	ldr	r3, [r4]
   1a768:	cmp	r0, #0
   1a76c:	ldreq	r0, [sp, #16]
   1a770:	movne	r0, #0
   1a774:	cmp	r2, r3
   1a778:	bne	1a784 <ftello64@plt+0x9434>
   1a77c:	add	sp, sp, #112	; 0x70
   1a780:	pop	{r4, pc}
   1a784:	bl	11104 <__stack_chk_fail@plt>
   1a788:	b	112fc <chmod@plt>
   1a78c:	movw	r3, #28012	; 0x6d6c
   1a790:	movt	r3, #3
   1a794:	push	{r4, r5, r6, lr}
   1a798:	ldr	r5, [r3]
   1a79c:	cmp	r5, #0
   1a7a0:	beq	1a830 <ftello64@plt+0x94e0>
   1a7a4:	mov	r0, r5
   1a7a8:	bl	11218 <strlen@plt>
   1a7ac:	mov	r6, r0
   1a7b0:	add	r0, r0, #12
   1a7b4:	bl	111ac <malloc@plt>
   1a7b8:	subs	r4, r0, #0
   1a7bc:	beq	1a844 <ftello64@plt+0x94f4>
   1a7c0:	mov	r1, r5
   1a7c4:	add	r2, r6, #1
   1a7c8:	bl	110d4 <memcpy@plt>
   1a7cc:	ldrb	r3, [r4]
   1a7d0:	cmp	r3, #0
   1a7d4:	beq	1a7e8 <ftello64@plt+0x9498>
   1a7d8:	add	r3, r4, r6
   1a7dc:	ldrb	r3, [r3, #-1]
   1a7e0:	cmp	r3, #47	; 0x2f
   1a7e4:	beq	1a7f8 <ftello64@plt+0x94a8>
   1a7e8:	movw	r3, #3884	; 0xf2c
   1a7ec:	movt	r3, #2
   1a7f0:	ldrh	r3, [r3]
   1a7f4:	strh	r3, [r4, r6]
   1a7f8:	mov	r0, r4
   1a7fc:	mov	r5, r4
   1a800:	bl	11218 <strlen@plt>
   1a804:	movw	r3, #12948	; 0x3294
   1a808:	movt	r3, #2
   1a80c:	add	r2, r4, r0
   1a810:	mov	ip, r0
   1a814:	ldm	r3!, {r0, r1}
   1a818:	ldrb	r3, [r3]
   1a81c:	str	r0, [r4, ip]
   1a820:	str	r1, [r2, #4]
   1a824:	strb	r3, [r2, #8]
   1a828:	mov	r0, r5
   1a82c:	pop	{r4, r5, r6, pc}
   1a830:	mov	r0, #12
   1a834:	bl	111ac <malloc@plt>
   1a838:	subs	r4, r0, #0
   1a83c:	strbne	r5, [r4]
   1a840:	bne	1a7f8 <ftello64@plt+0x94a8>
   1a844:	mov	r5, #0
   1a848:	b	1a828 <ftello64@plt+0x94d8>
   1a84c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a850:	sub	sp, sp, #20
   1a854:	mov	r8, r0
   1a858:	mov	r0, #16384	; 0x4000
   1a85c:	str	r1, [sp, #12]
   1a860:	mov	sl, r2
   1a864:	mov	fp, r3
   1a868:	bl	111ac <malloc@plt>
   1a86c:	subs	r6, r0, #0
   1a870:	moveq	r0, #4
   1a874:	beq	1a95c <ftello64@plt+0x960c>
   1a878:	and	r7, sl, fp
   1a87c:	cmn	r7, #1
   1a880:	movne	r7, #0
   1a884:	moveq	r7, #1
   1a888:	orrs	r3, sl, fp
   1a88c:	beq	1a950 <ftello64@plt+0x9600>
   1a890:	mvn	r2, #0
   1a894:	mvn	r3, #0
   1a898:	cmp	fp, r3
   1a89c:	cmpeq	sl, r2
   1a8a0:	mov	r4, #0
   1a8a4:	mov	r5, #0
   1a8a8:	strne	r8, [sp, #8]
   1a8ac:	bne	1a8e0 <ftello64@plt+0x9590>
   1a8b0:	b	1a998 <ftello64@plt+0x9648>
   1a8b4:	bl	1114c <fwrite@plt>
   1a8b8:	cmp	r0, r9
   1a8bc:	bne	1a964 <ftello64@plt+0x9614>
   1a8c0:	adds	r4, r4, r0
   1a8c4:	adc	r5, r5, #0
   1a8c8:	cmp	fp, r5
   1a8cc:	cmpeq	sl, r4
   1a8d0:	movls	r3, r7
   1a8d4:	orrhi	r3, r7, #1
   1a8d8:	cmp	r3, #0
   1a8dc:	beq	1a950 <ftello64@plt+0x9600>
   1a8e0:	mov	r2, sl
   1a8e4:	mov	r3, fp
   1a8e8:	subs	r2, r2, r4
   1a8ec:	sbc	r3, r3, r5
   1a8f0:	mov	r9, #0
   1a8f4:	movw	r8, #16383	; 0x3fff
   1a8f8:	cmp	r3, r9
   1a8fc:	cmpeq	r2, r8
   1a900:	ldr	r9, [sp, #8]
   1a904:	rsb	r0, r4, sl
   1a908:	movhi	r0, #16384	; 0x4000
   1a90c:	mov	r1, #16384	; 0x4000
   1a910:	mov	r3, r0
   1a914:	mov	r2, #1
   1a918:	str	r9, [sp]
   1a91c:	mov	r0, r6
   1a920:	bl	112a8 <__fread_chk@plt>
   1a924:	mov	r1, #1
   1a928:	ldr	r3, [sp, #12]
   1a92c:	subs	r9, r0, #0
   1a930:	mov	r0, r6
   1a934:	mov	r2, r9
   1a938:	bne	1a8b4 <ftello64@plt+0x9564>
   1a93c:	ldr	r8, [sp, #8]
   1a940:	mov	r0, r8
   1a944:	bl	110c8 <ferror@plt>
   1a948:	cmp	r0, #0
   1a94c:	bne	1a9fc <ftello64@plt+0x96ac>
   1a950:	mov	r0, r6
   1a954:	bl	110b0 <free@plt>
   1a958:	mov	r0, #0
   1a95c:	add	sp, sp, #20
   1a960:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a964:	mov	r0, r6
   1a968:	bl	110b0 <free@plt>
   1a96c:	movw	r3, #28792	; 0x7078
   1a970:	movt	r3, #3
   1a974:	mov	r1, #1
   1a978:	mov	r2, #20
   1a97c:	movw	r0, #12960	; 0x32a0
   1a980:	ldr	r3, [r3]
   1a984:	movt	r0, #2
   1a988:	bl	1114c <fwrite@plt>
   1a98c:	mov	r0, #10
   1a990:	add	sp, sp, #20
   1a994:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a998:	ldr	sl, [sp, #12]
   1a99c:	b	1a9c8 <ftello64@plt+0x9678>
   1a9a0:	bl	1114c <fwrite@plt>
   1a9a4:	cmp	r0, r9
   1a9a8:	bne	1a964 <ftello64@plt+0x9614>
   1a9ac:	adds	r4, r4, r0
   1a9b0:	adc	r5, r5, #0
   1a9b4:	and	r3, r4, r5
   1a9b8:	adds	r3, r3, #1
   1a9bc:	movne	r3, #1
   1a9c0:	orrs	r3, r7, r3
   1a9c4:	beq	1a950 <ftello64@plt+0x9600>
   1a9c8:	mov	r1, #16384	; 0x4000
   1a9cc:	mov	r2, #1
   1a9d0:	mov	r3, r1
   1a9d4:	str	r8, [sp]
   1a9d8:	mov	r0, r6
   1a9dc:	bl	112a8 <__fread_chk@plt>
   1a9e0:	mov	r1, #1
   1a9e4:	mov	r3, sl
   1a9e8:	subs	r9, r0, #0
   1a9ec:	mov	r0, r6
   1a9f0:	mov	r2, r9
   1a9f4:	bne	1a9a0 <ftello64@plt+0x9650>
   1a9f8:	b	1a940 <ftello64@plt+0x95f0>
   1a9fc:	mov	r0, r6
   1aa00:	bl	110b0 <free@plt>
   1aa04:	mov	r0, #11
   1aa08:	add	sp, sp, #20
   1aa0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1aa10:	push	{r4, r5, r6, r7, r8, r9, lr}
   1aa14:	movw	r4, #21440	; 0x53c0
   1aa18:	movt	r4, #3
   1aa1c:	sub	sp, sp, #116	; 0x74
   1aa20:	mov	r5, r0
   1aa24:	mov	r7, r1
   1aa28:	ldr	r3, [r4]
   1aa2c:	mov	r1, r0
   1aa30:	mov	r2, sp
   1aa34:	mov	r0, #3
   1aa38:	str	r3, [sp, #108]	; 0x6c
   1aa3c:	bl	11344 <__lxstat64@plt>
   1aa40:	cmp	r0, #0
   1aa44:	bne	1ab0c <ftello64@plt+0x97bc>
   1aa48:	ldr	r3, [sp, #20]
   1aa4c:	cmp	r3, #1
   1aa50:	bls	1aaec <ftello64@plt+0x979c>
   1aa54:	movw	r1, #3936	; 0xf60
   1aa58:	mov	r0, r7
   1aa5c:	movt	r1, #2
   1aa60:	bl	112e4 <fopen64@plt>
   1aa64:	subs	r6, r0, #0
   1aa68:	beq	1ab44 <ftello64@plt+0x97f4>
   1aa6c:	movw	r1, #4000	; 0xfa0
   1aa70:	mov	r0, r5
   1aa74:	movt	r1, #2
   1aa78:	bl	112e4 <fopen64@plt>
   1aa7c:	subs	r8, r0, #0
   1aa80:	mov	r0, r6
   1aa84:	beq	1ab38 <ftello64@plt+0x97e8>
   1aa88:	mov	r1, r8
   1aa8c:	mvn	r2, #0
   1aa90:	mov	r3, #0
   1aa94:	bl	1a84c <ftello64@plt+0x94fc>
   1aa98:	mov	r9, r0
   1aa9c:	mov	r0, r6
   1aaa0:	bl	11284 <fclose@plt>
   1aaa4:	mov	r0, r8
   1aaa8:	bl	11284 <fclose@plt>
   1aaac:	subs	r6, r0, #0
   1aab0:	bne	1ab6c <ftello64@plt+0x981c>
   1aab4:	cmp	r9, #0
   1aab8:	beq	1ab84 <ftello64@plt+0x9834>
   1aabc:	mov	r0, r5
   1aac0:	bl	1111c <unlink@plt>
   1aac4:	cmp	r9, #10
   1aac8:	movne	r6, r9
   1aacc:	moveq	r6, #14
   1aad0:	ldr	r2, [sp, #108]	; 0x6c
   1aad4:	mov	r0, r6
   1aad8:	ldr	r3, [r4]
   1aadc:	cmp	r2, r3
   1aae0:	bne	1ab90 <ftello64@plt+0x9840>
   1aae4:	add	sp, sp, #116	; 0x74
   1aae8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1aaec:	ldr	r3, [sp, #16]
   1aaf0:	and	r3, r3, #61440	; 0xf000
   1aaf4:	cmp	r3, #40960	; 0xa000
   1aaf8:	beq	1aa54 <ftello64@plt+0x9704>
   1aafc:	mov	r0, r5
   1ab00:	bl	1111c <unlink@plt>
   1ab04:	cmp	r0, #0
   1ab08:	bne	1ab30 <ftello64@plt+0x97e0>
   1ab0c:	mov	r0, r7
   1ab10:	mov	r1, r5
   1ab14:	bl	111e8 <rename@plt>
   1ab18:	subs	r6, r0, #0
   1ab1c:	beq	1aad0 <ftello64@plt+0x9780>
   1ab20:	bl	11230 <__errno_location@plt>
   1ab24:	ldr	r3, [r0]
   1ab28:	cmp	r3, #18
   1ab2c:	beq	1aa54 <ftello64@plt+0x9704>
   1ab30:	mov	r6, #15
   1ab34:	b	1aad0 <ftello64@plt+0x9780>
   1ab38:	mov	r6, #15
   1ab3c:	bl	11284 <fclose@plt>
   1ab40:	b	1aad0 <ftello64@plt+0x9780>
   1ab44:	movw	r1, #28792	; 0x7078
   1ab48:	movt	r1, #3
   1ab4c:	mov	r3, r7
   1ab50:	movw	r2, #12984	; 0x32b8
   1ab54:	ldr	r0, [r1]
   1ab58:	movt	r2, #2
   1ab5c:	mov	r1, #1
   1ab60:	mov	r6, #10
   1ab64:	bl	11278 <__fprintf_chk@plt>
   1ab68:	b	1aad0 <ftello64@plt+0x9780>
   1ab6c:	mov	r0, r5
   1ab70:	bl	1111c <unlink@plt>
   1ab74:	cmp	r9, #0
   1ab78:	moveq	r6, #14
   1ab7c:	beq	1aad0 <ftello64@plt+0x9780>
   1ab80:	b	1aac4 <ftello64@plt+0x9774>
   1ab84:	mov	r0, r7
   1ab88:	bl	1111c <unlink@plt>
   1ab8c:	b	1aad0 <ftello64@plt+0x9780>
   1ab90:	bl	11104 <__stack_chk_fail@plt>
   1ab94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ab98:	movw	r6, #27948	; 0x6d2c
   1ab9c:	movt	r6, #3
   1aba0:	movw	r9, #21440	; 0x53c0
   1aba4:	movt	r9, #3
   1aba8:	sub	sp, sp, #1072	; 0x430
   1abac:	ldr	sl, [r6]
   1abb0:	sub	sp, sp, #4
   1abb4:	ldr	r3, [r9]
   1abb8:	add	r8, r0, #1
   1abbc:	mov	r0, sl
   1abc0:	str	r3, [sp, #1068]	; 0x42c
   1abc4:	bl	11218 <strlen@plt>
   1abc8:	add	r0, r0, #40	; 0x28
   1abcc:	bl	111ac <malloc@plt>
   1abd0:	subs	r4, r0, #0
   1abd4:	beq	1b0ac <ftello64@plt+0x9d5c>
   1abd8:	mov	r0, r4
   1abdc:	mov	r1, sl
   1abe0:	bl	110f8 <stpcpy@plt>
   1abe4:	subs	r7, r0, r4
   1abe8:	bmi	1ac2c <ftello64@plt+0x98dc>
   1abec:	ldrb	r3, [r0]
   1abf0:	cmp	r3, #92	; 0x5c
   1abf4:	cmpne	r3, #47	; 0x2f
   1abf8:	beq	1b024 <ftello64@plt+0x9cd4>
   1abfc:	cmp	r3, #58	; 0x3a
   1ac00:	addne	r3, r4, r7
   1ac04:	bne	1ac24 <ftello64@plt+0x98d4>
   1ac08:	b	1b024 <ftello64@plt+0x9cd4>
   1ac0c:	ldrb	r2, [r3, #-1]!
   1ac10:	cmp	r2, #47	; 0x2f
   1ac14:	cmpne	r2, #92	; 0x5c
   1ac18:	beq	1b024 <ftello64@plt+0x9cd4>
   1ac1c:	cmp	r2, #58	; 0x3a
   1ac20:	beq	1b024 <ftello64@plt+0x9cd4>
   1ac24:	subs	r7, r7, #1
   1ac28:	bcs	1ac0c <ftello64@plt+0x98bc>
   1ac2c:	mov	r0, sl
   1ac30:	bl	11218 <strlen@plt>
   1ac34:	add	r0, r0, #1
   1ac38:	bl	111ac <malloc@plt>
   1ac3c:	subs	r5, r0, #0
   1ac40:	beq	1b094 <ftello64@plt+0x9d44>
   1ac44:	mov	r0, sl
   1ac48:	bl	11218 <strlen@plt>
   1ac4c:	mov	fp, r0
   1ac50:	mov	r0, r4
   1ac54:	bl	11218 <strlen@plt>
   1ac58:	cmp	fp, r0
   1ac5c:	moveq	r3, #0
   1ac60:	strbeq	r3, [r5]
   1ac64:	beq	1ac74 <ftello64@plt+0x9924>
   1ac68:	add	r1, sl, r0
   1ac6c:	mov	r0, r5
   1ac70:	bl	11170 <strcpy@plt>
   1ac74:	cmp	r7, #0
   1ac78:	blt	1b05c <ftello64@plt+0x9d0c>
   1ac7c:	movw	r3, #27800	; 0x6c98
   1ac80:	movt	r3, #3
   1ac84:	movw	r7, #28792	; 0x7078
   1ac88:	movt	r7, #3
   1ac8c:	ldr	r3, [r3]
   1ac90:	cmp	r3, #0
   1ac94:	bne	1b04c <ftello64@plt+0x9cfc>
   1ac98:	mov	r3, r8
   1ac9c:	mov	r1, #1
   1aca0:	movw	r2, #13044	; 0x32f4
   1aca4:	ldr	r0, [r7]
   1aca8:	movt	r2, #2
   1acac:	movw	r8, #21448	; 0x53c8
   1acb0:	bl	11278 <__fprintf_chk@plt>
   1acb4:	mov	r1, #1
   1acb8:	mov	r2, #38	; 0x26
   1acbc:	ldr	r3, [r7]
   1acc0:	movw	r0, #13064	; 0x3308
   1acc4:	movt	r0, #2
   1acc8:	bl	1114c <fwrite@plt>
   1accc:	mov	r1, #1
   1acd0:	mov	r3, r4
   1acd4:	movw	r2, #13216	; 0x33a0
   1acd8:	ldr	r0, [r7]
   1acdc:	movt	r2, #2
   1ace0:	bl	11278 <__fprintf_chk@plt>
   1ace4:	movw	r0, #13104	; 0x3330
   1ace8:	mov	r1, #1
   1acec:	movt	r0, #2
   1acf0:	mov	r2, #60	; 0x3c
   1acf4:	ldr	r3, [r7]
   1acf8:	bl	1114c <fwrite@plt>
   1acfc:	movw	sl, #27948	; 0x6d2c
   1ad00:	movt	r8, #3
   1ad04:	movt	sl, #3
   1ad08:	mov	r1, #1
   1ad0c:	mov	r2, #34	; 0x22
   1ad10:	ldr	r3, [r7]
   1ad14:	movw	r0, #13168	; 0x3370
   1ad18:	movt	r0, #2
   1ad1c:	bl	1114c <fwrite@plt>
   1ad20:	ldr	r0, [r7]
   1ad24:	bl	11098 <fflush@plt>
   1ad28:	mov	r1, #1024	; 0x400
   1ad2c:	mov	r0, sp
   1ad30:	ldr	r2, [r8]
   1ad34:	bl	110bc <fgets@plt>
   1ad38:	ldrb	r1, [sp]
   1ad3c:	cmp	r1, #0
   1ad40:	beq	1af90 <ftello64@plt+0x9c40>
   1ad44:	cmp	r1, #10
   1ad48:	movne	r3, #0
   1ad4c:	bne	1ad5c <ftello64@plt+0x9a0c>
   1ad50:	b	1af70 <ftello64@plt+0x9c20>
   1ad54:	cmp	r2, #10
   1ad58:	beq	1af74 <ftello64@plt+0x9c24>
   1ad5c:	add	r3, r3, #1
   1ad60:	ldrb	r2, [sp, r3]
   1ad64:	cmp	r2, #0
   1ad68:	bne	1ad54 <ftello64@plt+0x9a04>
   1ad6c:	cmp	r1, #46	; 0x2e
   1ad70:	beq	1afe4 <ftello64@plt+0x9c94>
   1ad74:	mov	r0, sp
   1ad78:	bl	11218 <strlen@plt>
   1ad7c:	cmp	r0, #0
   1ad80:	blt	1add0 <ftello64@plt+0x9a80>
   1ad84:	add	r2, sp, #1072	; 0x430
   1ad88:	add	r3, r2, r0
   1ad8c:	ldrb	r3, [r3, #-1072]	; 0xfffffbd0
   1ad90:	cmp	r3, #92	; 0x5c
   1ad94:	cmpne	r3, #47	; 0x2f
   1ad98:	beq	1aec8 <ftello64@plt+0x9b78>
   1ad9c:	cmp	r3, #58	; 0x3a
   1ada0:	addne	r2, sp, #0
   1ada4:	addne	r3, r2, r0
   1ada8:	bne	1adc8 <ftello64@plt+0x9a78>
   1adac:	b	1aec8 <ftello64@plt+0x9b78>
   1adb0:	ldrb	r2, [r3, #-1]!
   1adb4:	cmp	r2, #47	; 0x2f
   1adb8:	cmpne	r2, #92	; 0x5c
   1adbc:	beq	1aec8 <ftello64@plt+0x9b78>
   1adc0:	cmp	r2, #58	; 0x3a
   1adc4:	beq	1aec8 <ftello64@plt+0x9b78>
   1adc8:	subs	r0, r0, #1
   1adcc:	bcs	1adb0 <ftello64@plt+0x9a60>
   1add0:	ldr	r0, [r6]
   1add4:	bl	110b0 <free@plt>
   1add8:	movw	ip, #13024	; 0x32e0
   1addc:	movt	ip, #2
   1ade0:	mov	lr, sp
   1ade4:	ldm	ip!, {r0, r1, r2, r3}
   1ade8:	ldr	ip, [ip]
   1adec:	stmia	lr!, {r0, r1, r2, r3}
   1adf0:	mov	r0, r5
   1adf4:	str	ip, [lr]
   1adf8:	bl	11218 <strlen@plt>
   1adfc:	add	r0, r0, #40	; 0x28
   1ae00:	bl	111ac <malloc@plt>
   1ae04:	cmp	r0, #0
   1ae08:	str	r0, [r6]
   1ae0c:	beq	1b07c <ftello64@plt+0x9d2c>
   1ae10:	mov	r1, r5
   1ae14:	bl	11170 <strcpy@plt>
   1ae18:	mov	r1, #1
   1ae1c:	mov	r3, sp
   1ae20:	movw	r2, #13204	; 0x3394
   1ae24:	ldr	r0, [r7]
   1ae28:	movt	r2, #2
   1ae2c:	bl	11278 <__fprintf_chk@plt>
   1ae30:	mov	r0, r5
   1ae34:	bl	110b0 <free@plt>
   1ae38:	mov	r0, r4
   1ae3c:	bl	110b0 <free@plt>
   1ae40:	ldr	fp, [r6]
   1ae44:	mov	r0, fp
   1ae48:	bl	11218 <strlen@plt>
   1ae4c:	add	r0, r0, #40	; 0x28
   1ae50:	bl	111ac <malloc@plt>
   1ae54:	subs	r4, r0, #0
   1ae58:	beq	1aff4 <ftello64@plt+0x9ca4>
   1ae5c:	mov	r0, r4
   1ae60:	mov	r1, fp
   1ae64:	bl	110f8 <stpcpy@plt>
   1ae68:	subs	r3, r0, r4
   1ae6c:	bmi	1ae98 <ftello64@plt+0x9b48>
   1ae70:	ldrb	r2, [r0]
   1ae74:	cmp	r2, #47	; 0x2f
   1ae78:	addne	r2, r4, r3
   1ae7c:	bne	1ae90 <ftello64@plt+0x9b40>
   1ae80:	b	1afc0 <ftello64@plt+0x9c70>
   1ae84:	ldrb	r1, [r2, #-1]!
   1ae88:	cmp	r1, #47	; 0x2f
   1ae8c:	beq	1afc0 <ftello64@plt+0x9c70>
   1ae90:	subs	r3, r3, #1
   1ae94:	bcs	1ae84 <ftello64@plt+0x9b34>
   1ae98:	mov	r0, fp
   1ae9c:	bl	11218 <strlen@plt>
   1aea0:	add	r0, r0, #1
   1aea4:	bl	111ac <malloc@plt>
   1aea8:	subs	r5, r0, #0
   1aeac:	beq	1b00c <ftello64@plt+0x9cbc>
   1aeb0:	mov	r0, r4
   1aeb4:	bl	11218 <strlen@plt>
   1aeb8:	add	r1, fp, r0
   1aebc:	mov	r0, r5
   1aec0:	bl	11170 <strcpy@plt>
   1aec4:	b	1ad08 <ftello64@plt+0x99b8>
   1aec8:	add	r2, sp, #1072	; 0x430
   1aecc:	add	r3, r2, r0
   1aed0:	ldr	r0, [r6]
   1aed4:	mov	r2, #0
   1aed8:	strb	r2, [r3, #-1071]	; 0xfffffbd1
   1aedc:	bl	110b0 <free@plt>
   1aee0:	mov	r0, sp
   1aee4:	bl	11218 <strlen@plt>
   1aee8:	cmp	r0, #0
   1aeec:	blt	1af24 <ftello64@plt+0x9bd4>
   1aef0:	add	r2, sp, #1072	; 0x430
   1aef4:	add	r3, r2, r0
   1aef8:	ldrb	r3, [r3, #-1072]	; 0xfffffbd0
   1aefc:	cmp	r3, #47	; 0x2f
   1af00:	addne	r2, sp, #0
   1af04:	addne	r3, r2, r0
   1af08:	bne	1af1c <ftello64@plt+0x9bcc>
   1af0c:	b	1afd0 <ftello64@plt+0x9c80>
   1af10:	ldrb	r2, [r3, #-1]!
   1af14:	cmp	r2, #47	; 0x2f
   1af18:	beq	1afd0 <ftello64@plt+0x9c80>
   1af1c:	subs	r0, r0, #1
   1af20:	bcs	1af10 <ftello64@plt+0x9bc0>
   1af24:	mov	r3, #0
   1af28:	strb	r3, [sp]
   1af2c:	mov	r0, sp
   1af30:	bl	11218 <strlen@plt>
   1af34:	mov	fp, r0
   1af38:	mov	r0, r5
   1af3c:	bl	11218 <strlen@plt>
   1af40:	add	r0, fp, r0
   1af44:	add	r0, r0, #40	; 0x28
   1af48:	bl	111ac <malloc@plt>
   1af4c:	cmp	r0, #0
   1af50:	str	r0, [r6]
   1af54:	beq	1b034 <ftello64@plt+0x9ce4>
   1af58:	mov	r1, sp
   1af5c:	bl	11170 <strcpy@plt>
   1af60:	ldr	r0, [r6]
   1af64:	mov	r1, r5
   1af68:	bl	11158 <strcat@plt>
   1af6c:	b	1ae18 <ftello64@plt+0x9ac8>
   1af70:	mov	r3, #0
   1af74:	add	r2, sp, #1072	; 0x430
   1af78:	add	r3, r2, r3
   1af7c:	mov	r2, #0
   1af80:	strb	r2, [r3, #-1072]	; 0xfffffbd0
   1af84:	ldrb	r1, [sp]
   1af88:	cmp	r1, r2
   1af8c:	bne	1ad6c <ftello64@plt+0x9a1c>
   1af90:	mov	r0, r4
   1af94:	bl	110b0 <free@plt>
   1af98:	mov	r0, r5
   1af9c:	bl	110b0 <free@plt>
   1afa0:	ldr	r2, [sp, #1068]	; 0x42c
   1afa4:	ldr	r3, [r9]
   1afa8:	mov	r0, #1
   1afac:	cmp	r2, r3
   1afb0:	bne	1b0c4 <ftello64@plt+0x9d74>
   1afb4:	add	sp, sp, #1072	; 0x430
   1afb8:	add	sp, sp, #4
   1afbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1afc0:	add	r3, r4, r3
   1afc4:	mov	r2, #0
   1afc8:	strb	r2, [r3, #1]
   1afcc:	b	1ae98 <ftello64@plt+0x9b48>
   1afd0:	add	r3, sp, #1072	; 0x430
   1afd4:	add	r0, r3, r0
   1afd8:	mov	r3, #0
   1afdc:	strb	r3, [r0, #-1071]	; 0xfffffbd1
   1afe0:	b	1af2c <ftello64@plt+0x9bdc>
   1afe4:	ldrb	r3, [sp, #1]
   1afe8:	cmp	r3, #0
   1afec:	strbeq	r3, [sp]
   1aff0:	b	1ad74 <ftello64@plt+0x9a24>
   1aff4:	movw	r1, #13012	; 0x32d4
   1aff8:	mov	r0, #4
   1affc:	movt	r1, #2
   1b000:	bl	12f88 <ftello64@plt+0x1c38>
   1b004:	ldr	fp, [sl]
   1b008:	b	1ae5c <ftello64@plt+0x9b0c>
   1b00c:	movw	r1, #13012	; 0x32d4
   1b010:	mov	r0, #4
   1b014:	movt	r1, #2
   1b018:	bl	12f88 <ftello64@plt+0x1c38>
   1b01c:	ldr	fp, [r6]
   1b020:	b	1aeb0 <ftello64@plt+0x9b60>
   1b024:	add	r3, r4, r7
   1b028:	mov	r2, #0
   1b02c:	strb	r2, [r3, #1]
   1b030:	b	1ac2c <ftello64@plt+0x98dc>
   1b034:	mov	r0, #4
   1b038:	movw	r1, #13012	; 0x32d4
   1b03c:	movt	r1, #2
   1b040:	bl	12f88 <ftello64@plt+0x1c38>
   1b044:	ldr	r0, [sl]
   1b048:	b	1af58 <ftello64@plt+0x9c08>
   1b04c:	ldr	r1, [r7]
   1b050:	mov	r0, #10
   1b054:	bl	112cc <fputc@plt>
   1b058:	b	1ac98 <ftello64@plt+0x9948>
   1b05c:	movw	ip, #13024	; 0x32e0
   1b060:	movt	ip, #2
   1b064:	mov	lr, r4
   1b068:	ldm	ip!, {r0, r1, r2, r3}
   1b06c:	ldr	ip, [ip]
   1b070:	stmia	lr!, {r0, r1, r2, r3}
   1b074:	str	ip, [lr]
   1b078:	b	1ac7c <ftello64@plt+0x992c>
   1b07c:	mov	r0, #4
   1b080:	movw	r1, #13012	; 0x32d4
   1b084:	movt	r1, #2
   1b088:	bl	12f88 <ftello64@plt+0x1c38>
   1b08c:	ldr	r0, [sl]
   1b090:	b	1ae10 <ftello64@plt+0x9ac0>
   1b094:	movw	r1, #13012	; 0x32d4
   1b098:	mov	r0, #4
   1b09c:	movt	r1, #2
   1b0a0:	bl	12f88 <ftello64@plt+0x1c38>
   1b0a4:	ldr	sl, [r6]
   1b0a8:	b	1ac44 <ftello64@plt+0x98f4>
   1b0ac:	movw	r1, #13012	; 0x32d4
   1b0b0:	mov	r0, #4
   1b0b4:	movt	r1, #2
   1b0b8:	bl	12f88 <ftello64@plt+0x1c38>
   1b0bc:	ldr	sl, [r6]
   1b0c0:	b	1abd8 <ftello64@plt+0x9888>
   1b0c4:	bl	11104 <__stack_chk_fail@plt>
   1b0c8:	movw	r3, #27940	; 0x6d24
   1b0cc:	movt	r3, #3
   1b0d0:	push	{r4, r5, r6, r7, lr}
   1b0d4:	movw	r4, #21440	; 0x53c0
   1b0d8:	movt	r4, #3
   1b0dc:	ldr	r3, [r3]
   1b0e0:	add	r5, r1, #1
   1b0e4:	sub	sp, sp, #28
   1b0e8:	ldr	r2, [r4]
   1b0ec:	cmp	r5, r3
   1b0f0:	mov	r6, r0
   1b0f4:	str	r2, [sp, #20]
   1b0f8:	beq	1b1a0 <ftello64@plt+0x9e50>
   1b0fc:	movw	r3, #34463	; 0x869f
   1b100:	movt	r3, #1
   1b104:	cmp	r5, r3
   1b108:	bhi	1b18c <ftello64@plt+0x9e3c>
   1b10c:	mov	r1, #1
   1b110:	mov	r2, #6
   1b114:	str	r5, [sp]
   1b118:	movw	r3, #13268	; 0x33d4
   1b11c:	add	r0, sp, #12
   1b120:	movt	r3, #2
   1b124:	bl	11248 <__sprintf_chk@plt>
   1b128:	mov	r0, r6
   1b12c:	bl	11218 <strlen@plt>
   1b130:	sub	r7, r0, #3
   1b134:	add	r0, sp, #12
   1b138:	bl	11218 <strlen@plt>
   1b13c:	add	r0, r7, r0
   1b140:	add	r0, r0, #1
   1b144:	bl	111ac <malloc@plt>
   1b148:	subs	r5, r0, #0
   1b14c:	beq	1b1c8 <ftello64@plt+0x9e78>
   1b150:	mov	r1, r6
   1b154:	mov	r0, r5
   1b158:	bl	11170 <strcpy@plt>
   1b15c:	mov	r3, #0
   1b160:	add	r1, sp, #12
   1b164:	mov	r0, r5
   1b168:	strb	r3, [r5, r7]
   1b16c:	bl	11158 <strcat@plt>
   1b170:	mov	r0, r5
   1b174:	ldr	r2, [sp, #20]
   1b178:	ldr	r3, [r4]
   1b17c:	cmp	r2, r3
   1b180:	bne	1b1f0 <ftello64@plt+0x9ea0>
   1b184:	add	sp, sp, #28
   1b188:	pop	{r4, r5, r6, r7, pc}
   1b18c:	movw	r1, #13236	; 0x33b4
   1b190:	mov	r0, #6
   1b194:	movt	r1, #2
   1b198:	bl	12f88 <ftello64@plt+0x1c38>
   1b19c:	b	1b10c <ftello64@plt+0x9dbc>
   1b1a0:	bl	11218 <strlen@plt>
   1b1a4:	add	r0, r0, #1
   1b1a8:	bl	111ac <malloc@plt>
   1b1ac:	subs	r5, r0, #0
   1b1b0:	beq	1b1dc <ftello64@plt+0x9e8c>
   1b1b4:	mov	r1, r6
   1b1b8:	mov	r0, r5
   1b1bc:	bl	11170 <strcpy@plt>
   1b1c0:	mov	r0, r5
   1b1c4:	b	1b174 <ftello64@plt+0x9e24>
   1b1c8:	movw	r1, #13012	; 0x32d4
   1b1cc:	mov	r0, #4
   1b1d0:	movt	r1, #2
   1b1d4:	bl	12f88 <ftello64@plt+0x1c38>
   1b1d8:	b	1b150 <ftello64@plt+0x9e00>
   1b1dc:	movw	r1, #13224	; 0x33a8
   1b1e0:	mov	r0, #4
   1b1e4:	movt	r1, #2
   1b1e8:	bl	12f88 <ftello64@plt+0x1c38>
   1b1ec:	b	1b1b4 <ftello64@plt+0x9e64>
   1b1f0:	bl	11104 <__stack_chk_fail@plt>
   1b1f4:	movw	ip, #21440	; 0x53c0
   1b1f8:	movt	ip, #3
   1b1fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b200:	sub	sp, sp, #5120	; 0x1400
   1b204:	sub	sp, sp, #52	; 0x34
   1b208:	ldr	r3, [ip]
   1b20c:	movw	r6, #27956	; 0x6d34
   1b210:	movt	r6, #3
   1b214:	add	lr, sp, #8192	; 0x2000
   1b218:	mov	r1, r0
   1b21c:	str	r0, [sp, #16]
   1b220:	ldr	r0, [r6]
   1b224:	str	ip, [sp, #12]
   1b228:	str	r3, [lr, #-3028]	; 0xfffff42c
   1b22c:	bl	1b0c8 <ftello64@plt+0x9d78>
   1b230:	ldr	r5, [r6]
   1b234:	mov	r7, r0
   1b238:	mov	r0, r5
   1b23c:	bl	11218 <strlen@plt>
   1b240:	add	r0, r0, #40	; 0x28
   1b244:	bl	111ac <malloc@plt>
   1b248:	subs	r4, r0, #0
   1b24c:	beq	1bb3c <ftello64@plt+0xa7ec>
   1b250:	mov	r0, r4
   1b254:	mov	r1, r5
   1b258:	bl	110f8 <stpcpy@plt>
   1b25c:	mvn	sl, r4
   1b260:	adds	sl, r0, sl
   1b264:	bpl	1b27c <ftello64@plt+0x9f2c>
   1b268:	b	1ba7c <ftello64@plt+0xa72c>
   1b26c:	cmp	r3, #58	; 0x3a
   1b270:	beq	1b28c <ftello64@plt+0x9f3c>
   1b274:	subs	sl, sl, #1
   1b278:	bcc	1ba7c <ftello64@plt+0xa72c>
   1b27c:	ldrb	r3, [r4, sl]
   1b280:	cmp	r3, #47	; 0x2f
   1b284:	cmpne	r3, #92	; 0x5c
   1b288:	bne	1b26c <ftello64@plt+0x9f1c>
   1b28c:	add	r3, r4, sl
   1b290:	mov	r2, #0
   1b294:	strb	r2, [r3, #1]
   1b298:	mov	r0, r5
   1b29c:	bl	11218 <strlen@plt>
   1b2a0:	add	r0, r0, #1
   1b2a4:	bl	111ac <malloc@plt>
   1b2a8:	subs	r9, r0, #0
   1b2ac:	beq	1bb24 <ftello64@plt+0xa7d4>
   1b2b0:	mov	r0, r5
   1b2b4:	bl	11218 <strlen@plt>
   1b2b8:	mov	fp, r0
   1b2bc:	mov	r0, r4
   1b2c0:	bl	11218 <strlen@plt>
   1b2c4:	cmp	fp, r0
   1b2c8:	mov	r8, r0
   1b2cc:	moveq	r3, #0
   1b2d0:	strbeq	r3, [r9]
   1b2d4:	beq	1b2e4 <ftello64@plt+0x9f94>
   1b2d8:	mov	r0, r9
   1b2dc:	add	r1, r5, r8
   1b2e0:	bl	11170 <strcpy@plt>
   1b2e4:	mov	r0, r7
   1b2e8:	bl	11218 <strlen@plt>
   1b2ec:	add	r0, r0, #1
   1b2f0:	bl	111ac <malloc@plt>
   1b2f4:	cmp	r0, #0
   1b2f8:	str	r0, [sp, #20]
   1b2fc:	beq	1bb54 <ftello64@plt+0xa804>
   1b300:	mov	r0, r5
   1b304:	bl	11218 <strlen@plt>
   1b308:	cmp	r8, r0
   1b30c:	beq	1b9e8 <ftello64@plt+0xa698>
   1b310:	add	r1, r7, r8
   1b314:	ldr	r0, [sp, #20]
   1b318:	bl	11170 <strcpy@plt>
   1b31c:	cmp	sl, #0
   1b320:	blt	1b9fc <ftello64@plt+0xa6ac>
   1b324:	movw	r5, #28792	; 0x7078
   1b328:	movt	r5, #3
   1b32c:	mov	r1, #1
   1b330:	mov	r2, #18
   1b334:	ldr	r3, [r5]
   1b338:	movw	r0, #13276	; 0x33dc
   1b33c:	movt	r0, #2
   1b340:	movw	ip, #21448	; 0x53c8
   1b344:	str	ip, [sp, #8]
   1b348:	bl	1114c <fwrite@plt>
   1b34c:	ldr	ip, [sp, #8]
   1b350:	mov	r1, #1
   1b354:	mov	r3, r7
   1b358:	ldr	r0, [r5]
   1b35c:	movw	r2, #13216	; 0x33a0
   1b360:	movt	r2, #2
   1b364:	movt	ip, #3
   1b368:	str	ip, [sp, #8]
   1b36c:	bl	11278 <__fprintf_chk@plt>
   1b370:	movw	r8, #28224	; 0x6e40
   1b374:	bl	111d0 <__ctype_toupper_loc@plt>
   1b378:	movt	r8, #3
   1b37c:	mov	ip, #0
   1b380:	str	ip, [sp, #4]
   1b384:	mov	fp, r0
   1b388:	cmp	ip, #0
   1b38c:	bne	1b678 <ftello64@plt+0xa328>
   1b390:	ldr	sl, [r8]
   1b394:	movw	r0, #13296	; 0x33f0
   1b398:	cmp	sl, #1
   1b39c:	beq	1ba1c <ftello64@plt+0xa6cc>
   1b3a0:	cmp	sl, #2
   1b3a4:	mov	r1, #1
   1b3a8:	movt	r0, #2
   1b3ac:	mov	r2, #53	; 0x35
   1b3b0:	ldr	r3, [r5]
   1b3b4:	beq	1b8ac <ftello64@plt+0xa55c>
   1b3b8:	bl	1114c <fwrite@plt>
   1b3bc:	movw	r0, #13352	; 0x3428
   1b3c0:	movt	r0, #2
   1b3c4:	mov	r1, #1
   1b3c8:	mov	r2, #34	; 0x22
   1b3cc:	ldr	r3, [r5]
   1b3d0:	bl	1114c <fwrite@plt>
   1b3d4:	movw	r0, #13464	; 0x3498
   1b3d8:	mov	r1, #1
   1b3dc:	movt	r0, #2
   1b3e0:	mov	r2, #44	; 0x2c
   1b3e4:	ldr	r3, [r5]
   1b3e8:	bl	1114c <fwrite@plt>
   1b3ec:	ldr	r0, [r5]
   1b3f0:	bl	11098 <fflush@plt>
   1b3f4:	ldr	ip, [sp, #8]
   1b3f8:	add	r0, sp, #24
   1b3fc:	movw	r1, #5034	; 0x13aa
   1b400:	ldr	r2, [ip]
   1b404:	bl	110bc <fgets@plt>
   1b408:	add	r0, sp, #5120	; 0x1400
   1b40c:	movw	r3, #60392	; 0xebe8
   1b410:	add	r0, r0, #48	; 0x30
   1b414:	movt	r3, #65535	; 0xffff
   1b418:	ldrb	r3, [r0, r3]
   1b41c:	uxtb	sl, r3
   1b420:	cmp	sl, #0
   1b424:	beq	1b458 <ftello64@plt+0xa108>
   1b428:	cmp	sl, #10
   1b42c:	movne	r3, #0
   1b430:	bne	1b440 <ftello64@plt+0xa0f0>
   1b434:	b	1b6c4 <ftello64@plt+0xa374>
   1b438:	cmp	r2, #10
   1b43c:	beq	1b6c8 <ftello64@plt+0xa378>
   1b440:	add	r3, r3, #1
   1b444:	add	r1, sp, #24
   1b448:	ldrb	r1, [r1, r3]
   1b44c:	uxtb	r2, r1
   1b450:	cmp	r2, #0
   1b454:	bne	1b438 <ftello64@plt+0xa0e8>
   1b458:	ldr	r3, [fp]
   1b45c:	ldr	r2, [r3, sl, lsl #2]
   1b460:	cmp	r2, #81	; 0x51
   1b464:	beq	1bb1c <ftello64@plt+0xa7cc>
   1b468:	ldr	r3, [r8]
   1b46c:	sub	r1, r3, #1
   1b470:	cmp	r1, #1
   1b474:	bls	1b790 <ftello64@plt+0xa440>
   1b478:	cmp	r2, #67	; 0x43
   1b47c:	beq	1b944 <ftello64@plt+0xa5f4>
   1b480:	cmp	r3, #2
   1b484:	beq	1b7bc <ftello64@plt+0xa46c>
   1b488:	cmp	sl, #0
   1b48c:	beq	1b71c <ftello64@plt+0xa3cc>
   1b490:	cmp	sl, #46	; 0x2e
   1b494:	beq	1b88c <ftello64@plt+0xa53c>
   1b498:	add	r0, sp, #24
   1b49c:	bl	11218 <strlen@plt>
   1b4a0:	cmp	r0, #0
   1b4a4:	blt	1b838 <ftello64@plt+0xa4e8>
   1b4a8:	add	r2, sp, #24
   1b4ac:	add	ip, sp, #24
   1b4b0:	ldrb	r2, [r2, r0]
   1b4b4:	uxtb	r3, r2
   1b4b8:	add	r2, ip, r0
   1b4bc:	cmp	r3, #92	; 0x5c
   1b4c0:	cmpne	r3, #47	; 0x2f
   1b4c4:	bne	1b4e4 <ftello64@plt+0xa194>
   1b4c8:	b	1b4ec <ftello64@plt+0xa19c>
   1b4cc:	subs	r0, r0, #1
   1b4d0:	bcc	1b838 <ftello64@plt+0xa4e8>
   1b4d4:	ldrb	r3, [r2, #-1]!
   1b4d8:	cmp	r3, #47	; 0x2f
   1b4dc:	cmpne	r3, #92	; 0x5c
   1b4e0:	beq	1b4ec <ftello64@plt+0xa19c>
   1b4e4:	cmp	r3, #58	; 0x3a
   1b4e8:	bne	1b4cc <ftello64@plt+0xa17c>
   1b4ec:	add	lr, sp, #5120	; 0x1400
   1b4f0:	mov	r2, #0
   1b4f4:	add	lr, lr, #48	; 0x30
   1b4f8:	add	r3, lr, r0
   1b4fc:	ldr	r0, [r6]
   1b500:	sub	r3, r3, #5120	; 0x1400
   1b504:	strb	r2, [r3, #-23]	; 0xffffffe9
   1b508:	bl	110b0 <free@plt>
   1b50c:	add	r0, sp, #24
   1b510:	bl	11218 <strlen@plt>
   1b514:	cmp	r0, #0
   1b518:	blt	1b550 <ftello64@plt+0xa200>
   1b51c:	add	r1, sp, #24
   1b520:	add	ip, sp, #24
   1b524:	add	r3, ip, r0
   1b528:	ldrb	r1, [r1, r0]
   1b52c:	uxtb	r2, r1
   1b530:	cmp	r2, #47	; 0x2f
   1b534:	bne	1b548 <ftello64@plt+0xa1f8>
   1b538:	b	1b700 <ftello64@plt+0xa3b0>
   1b53c:	ldrb	r2, [r3, #-1]!
   1b540:	cmp	r2, #47	; 0x2f
   1b544:	beq	1b700 <ftello64@plt+0xa3b0>
   1b548:	subs	r0, r0, #1
   1b54c:	bcs	1b53c <ftello64@plt+0xa1ec>
   1b550:	add	lr, sp, #5120	; 0x1400
   1b554:	movw	r3, #60392	; 0xebe8
   1b558:	add	lr, lr, #48	; 0x30
   1b55c:	movt	r3, #65535	; 0xffff
   1b560:	mov	r2, #0
   1b564:	strb	r2, [lr, r3]
   1b568:	add	r0, sp, #24
   1b56c:	movw	sl, #27956	; 0x6d34
   1b570:	bl	11218 <strlen@plt>
   1b574:	movt	sl, #3
   1b578:	mov	r3, r0
   1b57c:	mov	r0, r9
   1b580:	str	r3, [sp]
   1b584:	bl	11218 <strlen@plt>
   1b588:	ldr	r3, [sp]
   1b58c:	add	r0, r3, r0
   1b590:	add	r0, r0, #40	; 0x28
   1b594:	bl	111ac <malloc@plt>
   1b598:	cmp	r0, #0
   1b59c:	str	r0, [r6]
   1b5a0:	beq	1bb04 <ftello64@plt+0xa7b4>
   1b5a4:	add	r1, sp, #24
   1b5a8:	bl	11170 <strcpy@plt>
   1b5ac:	ldr	r0, [r6]
   1b5b0:	mov	r1, r9
   1b5b4:	bl	11158 <strcat@plt>
   1b5b8:	mov	r0, r7
   1b5bc:	movw	sl, #27956	; 0x6d34
   1b5c0:	bl	110b0 <free@plt>
   1b5c4:	ldr	r1, [sp, #16]
   1b5c8:	ldr	r0, [r6]
   1b5cc:	movt	sl, #3
   1b5d0:	bl	1b0c8 <ftello64@plt+0x9d78>
   1b5d4:	mov	r7, r0
   1b5d8:	mov	r0, r4
   1b5dc:	bl	110b0 <free@plt>
   1b5e0:	ldr	r1, [r6]
   1b5e4:	mov	r0, r1
   1b5e8:	str	r1, [sp]
   1b5ec:	bl	11218 <strlen@plt>
   1b5f0:	add	r0, r0, #40	; 0x28
   1b5f4:	bl	111ac <malloc@plt>
   1b5f8:	ldr	r1, [sp]
   1b5fc:	subs	r4, r0, #0
   1b600:	beq	1baec <ftello64@plt+0xa79c>
   1b604:	mov	r0, r4
   1b608:	bl	110f8 <stpcpy@plt>
   1b60c:	subs	r3, r0, r4
   1b610:	bmi	1b63c <ftello64@plt+0xa2ec>
   1b614:	ldrb	r2, [r0]
   1b618:	cmp	r2, #47	; 0x2f
   1b61c:	addne	r2, r4, r3
   1b620:	bne	1b634 <ftello64@plt+0xa2e4>
   1b624:	b	1b6f0 <ftello64@plt+0xa3a0>
   1b628:	ldrb	r1, [r2, #-1]!
   1b62c:	cmp	r1, #47	; 0x2f
   1b630:	beq	1b6f0 <ftello64@plt+0xa3a0>
   1b634:	subs	r3, r3, #1
   1b638:	bcs	1b628 <ftello64@plt+0xa2d8>
   1b63c:	movw	r1, #3936	; 0xf60
   1b640:	mov	r0, r7
   1b644:	movt	r1, #2
   1b648:	bl	112e4 <fopen64@plt>
   1b64c:	cmp	r0, #0
   1b650:	beq	1b90c <ftello64@plt+0xa5bc>
   1b654:	bl	11284 <fclose@plt>
   1b658:	movw	r2, #13712	; 0x3590
   1b65c:	ldr	r0, [r5]
   1b660:	movt	r2, #2
   1b664:	mov	r1, #1
   1b668:	mov	r3, r7
   1b66c:	bl	11278 <__fprintf_chk@plt>
   1b670:	mov	ip, #1
   1b674:	str	ip, [sp, #4]
   1b678:	ldr	r3, [r5]
   1b67c:	mov	r1, #1
   1b680:	mov	r2, #53	; 0x35
   1b684:	movw	r0, #13296	; 0x33f0
   1b688:	movt	r0, #2
   1b68c:	bl	1114c <fwrite@plt>
   1b690:	ldr	r3, [r5]
   1b694:	mov	r1, #1
   1b698:	mov	r2, #34	; 0x22
   1b69c:	movw	r0, #13352	; 0x3428
   1b6a0:	movt	r0, #2
   1b6a4:	bl	1114c <fwrite@plt>
   1b6a8:	movw	r0, #13388	; 0x344c
   1b6ac:	mov	r1, #1
   1b6b0:	mov	r2, #40	; 0x28
   1b6b4:	ldr	r3, [r5]
   1b6b8:	movt	r0, #2
   1b6bc:	bl	1114c <fwrite@plt>
   1b6c0:	b	1b3ec <ftello64@plt+0xa09c>
   1b6c4:	mov	r3, #0
   1b6c8:	add	r0, sp, #5120	; 0x1400
   1b6cc:	movw	r2, #60392	; 0xebe8
   1b6d0:	add	ip, sp, #24
   1b6d4:	movt	r2, #65535	; 0xffff
   1b6d8:	add	r0, r0, #48	; 0x30
   1b6dc:	mov	r1, #0
   1b6e0:	strb	r1, [ip, r3]
   1b6e4:	ldrb	r2, [r0, r2]
   1b6e8:	uxtb	sl, r2
   1b6ec:	b	1b458 <ftello64@plt+0xa108>
   1b6f0:	add	r3, r4, r3
   1b6f4:	mov	r2, #0
   1b6f8:	strb	r2, [r3, #1]
   1b6fc:	b	1b63c <ftello64@plt+0xa2ec>
   1b700:	add	lr, sp, #5120	; 0x1400
   1b704:	mov	r3, #0
   1b708:	add	lr, lr, #48	; 0x30
   1b70c:	add	r0, lr, r0
   1b710:	sub	r0, r0, #5120	; 0x1400
   1b714:	strb	r3, [r0, #-23]	; 0xffffffe9
   1b718:	b	1b568 <ftello64@plt+0xa218>
   1b71c:	movw	r1, #3936	; 0xf60
   1b720:	mov	r0, r7
   1b724:	movt	r1, #2
   1b728:	bl	112e4 <fopen64@plt>
   1b72c:	cmp	r0, #0
   1b730:	beq	1b90c <ftello64@plt+0xa5bc>
   1b734:	bl	11284 <fclose@plt>
   1b738:	mov	r3, r7
   1b73c:	mov	r1, #1
   1b740:	ldr	r0, [r5]
   1b744:	movw	r2, #13724	; 0x359c
   1b748:	movt	r2, #2
   1b74c:	bl	11278 <__fprintf_chk@plt>
   1b750:	mov	r0, r9
   1b754:	bl	110b0 <free@plt>
   1b758:	mov	r0, r4
   1b75c:	bl	110b0 <free@plt>
   1b760:	ldr	r0, [sp, #20]
   1b764:	bl	110b0 <free@plt>
   1b768:	mov	r0, sl
   1b76c:	ldr	ip, [sp, #12]
   1b770:	add	r1, sp, #8192	; 0x2000
   1b774:	ldr	r2, [r1, #-3028]	; 0xfffff42c
   1b778:	ldr	r3, [ip]
   1b77c:	cmp	r2, r3
   1b780:	bne	1bb8c <ftello64@plt+0xa83c>
   1b784:	add	sp, sp, #5120	; 0x1400
   1b788:	add	sp, sp, #52	; 0x34
   1b78c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b790:	cmp	r2, #83	; 0x53
   1b794:	bne	1b478 <ftello64@plt+0xa128>
   1b798:	movw	r2, #27936	; 0x6d20
   1b79c:	movt	r2, #3
   1b7a0:	movw	r3, #28192	; 0x6e20
   1b7a4:	movt	r3, #3
   1b7a8:	ldr	r2, [r2]
   1b7ac:	mov	r0, #3
   1b7b0:	add	r2, r2, #1
   1b7b4:	str	r2, [r3]
   1b7b8:	b	1b76c <ftello64@plt+0xa41c>
   1b7bc:	cmp	r2, #69	; 0x45
   1b7c0:	beq	1bb6c <ftello64@plt+0xa81c>
   1b7c4:	cmp	r2, #90	; 0x5a
   1b7c8:	bne	1b488 <ftello64@plt+0xa138>
   1b7cc:	ldr	ip, [sp, #16]
   1b7d0:	movw	r3, #27940	; 0x6d24
   1b7d4:	movt	r3, #3
   1b7d8:	mov	r0, r7
   1b7dc:	add	r2, ip, #1
   1b7e0:	movw	sl, #60392	; 0xebe8
   1b7e4:	str	r2, [r3]
   1b7e8:	bl	110b0 <free@plt>
   1b7ec:	ldr	r1, [sp, #16]
   1b7f0:	movt	sl, #65535	; 0xffff
   1b7f4:	ldr	r0, [r6]
   1b7f8:	bl	1b0c8 <ftello64@plt+0x9d78>
   1b7fc:	add	lr, sp, #5120	; 0x1400
   1b800:	add	lr, lr, #48	; 0x30
   1b804:	movw	r2, #5034	; 0x13aa
   1b808:	movw	r3, #5134	; 0x140e
   1b80c:	mov	ip, #0
   1b810:	strb	ip, [lr, sl]
   1b814:	mov	r1, r0
   1b818:	mov	r7, r0
   1b81c:	add	r0, sp, #24
   1b820:	bl	11068 <__strncat_chk@plt>
   1b824:	add	r0, sp, #5120	; 0x1400
   1b828:	add	r0, r0, #48	; 0x30
   1b82c:	ldrb	sl, [r0, sl]
   1b830:	uxtb	sl, sl
   1b834:	b	1b488 <ftello64@plt+0xa138>
   1b838:	ldr	r0, [r6]
   1b83c:	movw	sl, #27956	; 0x6d34
   1b840:	bl	110b0 <free@plt>
   1b844:	movw	ip, #13024	; 0x32e0
   1b848:	movt	ip, #2
   1b84c:	add	lr, sp, #24
   1b850:	movt	sl, #3
   1b854:	ldm	ip!, {r0, r1, r2, r3}
   1b858:	ldr	ip, [ip]
   1b85c:	stmia	lr!, {r0, r1, r2, r3}
   1b860:	mov	r0, r9
   1b864:	str	ip, [lr]
   1b868:	bl	11218 <strlen@plt>
   1b86c:	add	r0, r0, #40	; 0x28
   1b870:	bl	111ac <malloc@plt>
   1b874:	cmp	r0, #0
   1b878:	str	r0, [r6]
   1b87c:	beq	1bb74 <ftello64@plt+0xa824>
   1b880:	mov	r1, r9
   1b884:	bl	11170 <strcpy@plt>
   1b888:	b	1b5b8 <ftello64@plt+0xa268>
   1b88c:	ldrb	r2, [sp, #25]
   1b890:	movw	r3, #60392	; 0xebe8
   1b894:	movt	r3, #65535	; 0xffff
   1b898:	cmp	r2, #0
   1b89c:	addeq	r1, sp, #5120	; 0x1400
   1b8a0:	addeq	r1, r1, #48	; 0x30
   1b8a4:	strbeq	r2, [r1, r3]
   1b8a8:	b	1b498 <ftello64@plt+0xa148>
   1b8ac:	bl	1114c <fwrite@plt>
   1b8b0:	mov	r1, #1
   1b8b4:	mov	r2, #29
   1b8b8:	ldr	r3, [r5]
   1b8bc:	movw	r0, #13432	; 0x3478
   1b8c0:	movt	r0, #2
   1b8c4:	bl	1114c <fwrite@plt>
   1b8c8:	mov	r1, #1
   1b8cc:	mov	r2, #34	; 0x22
   1b8d0:	ldr	r3, [r5]
   1b8d4:	movw	r0, #13352	; 0x3428
   1b8d8:	movt	r0, #2
   1b8dc:	bl	1114c <fwrite@plt>
   1b8e0:	mov	r1, #1
   1b8e4:	mov	r2, #47	; 0x2f
   1b8e8:	movw	r0, #13512	; 0x34c8
   1b8ec:	ldr	r3, [r5]
   1b8f0:	movt	r0, #2
   1b8f4:	bl	1114c <fwrite@plt>
   1b8f8:	movw	r0, #13560	; 0x34f8
   1b8fc:	mov	r1, #1
   1b900:	movt	r0, #2
   1b904:	mov	r2, #50	; 0x32
   1b908:	b	1b3cc <ftello64@plt+0xa07c>
   1b90c:	mov	r1, #1
   1b910:	mov	r2, #24
   1b914:	ldr	r3, [r5]
   1b918:	movw	r0, #13684	; 0x3574
   1b91c:	movt	r0, #2
   1b920:	bl	1114c <fwrite@plt>
   1b924:	movw	r2, #13216	; 0x33a0
   1b928:	ldr	r0, [r5]
   1b92c:	movt	r2, #2
   1b930:	mov	r1, #1
   1b934:	mov	r3, r7
   1b938:	bl	11278 <__fprintf_chk@plt>
   1b93c:	ldr	ip, [sp, #4]
   1b940:	b	1b388 <ftello64@plt+0xa038>
   1b944:	mov	r1, #1
   1b948:	ldr	r3, [r5]
   1b94c:	movw	r0, #13612	; 0x352c
   1b950:	movt	r0, #2
   1b954:	bl	1114c <fwrite@plt>
   1b958:	ldr	r3, [r5]
   1b95c:	mov	r1, #1
   1b960:	mov	r2, #3
   1b964:	movw	r0, #13680	; 0x3570
   1b968:	movt	r0, #2
   1b96c:	bl	1114c <fwrite@plt>
   1b970:	ldr	r0, [r5]
   1b974:	bl	11098 <fflush@plt>
   1b978:	ldr	ip, [sp, #8]
   1b97c:	add	r0, sp, #24
   1b980:	movw	r1, #5034	; 0x13aa
   1b984:	ldr	r2, [ip]
   1b988:	bl	110bc <fgets@plt>
   1b98c:	add	lr, sp, #5120	; 0x1400
   1b990:	movw	r3, #60392	; 0xebe8
   1b994:	add	lr, lr, #48	; 0x30
   1b998:	movt	r3, #65535	; 0xffff
   1b99c:	ldrb	r3, [lr, r3]
   1b9a0:	uxtb	sl, r3
   1b9a4:	cmp	sl, #0
   1b9a8:	beq	1bab8 <ftello64@plt+0xa768>
   1b9ac:	cmp	sl, #10
   1b9b0:	movne	r3, #0
   1b9b4:	bne	1b9c4 <ftello64@plt+0xa674>
   1b9b8:	b	1ba88 <ftello64@plt+0xa738>
   1b9bc:	cmp	r2, #10
   1b9c0:	beq	1ba8c <ftello64@plt+0xa73c>
   1b9c4:	add	r3, r3, #1
   1b9c8:	add	ip, sp, #24
   1b9cc:	ldrb	ip, [ip, r3]
   1b9d0:	uxtb	r2, ip
   1b9d4:	cmp	r2, #0
   1b9d8:	bne	1b9bc <ftello64@plt+0xa66c>
   1b9dc:	mov	ip, #0
   1b9e0:	str	ip, [sp, #4]
   1b9e4:	b	1b490 <ftello64@plt+0xa140>
   1b9e8:	ldr	ip, [sp, #20]
   1b9ec:	cmp	sl, #0
   1b9f0:	mov	r3, #0
   1b9f4:	strb	r3, [ip]
   1b9f8:	bge	1b324 <ftello64@plt+0x9fd4>
   1b9fc:	movw	ip, #13024	; 0x32e0
   1ba00:	movt	ip, #2
   1ba04:	mov	lr, r4
   1ba08:	ldm	ip!, {r0, r1, r2, r3}
   1ba0c:	ldr	ip, [ip]
   1ba10:	stmia	lr!, {r0, r1, r2, r3}
   1ba14:	str	ip, [lr]
   1ba18:	b	1b324 <ftello64@plt+0x9fd4>
   1ba1c:	mov	r1, sl
   1ba20:	ldr	r3, [r5]
   1ba24:	mov	r2, #53	; 0x35
   1ba28:	movt	r0, #2
   1ba2c:	bl	1114c <fwrite@plt>
   1ba30:	mov	r1, sl
   1ba34:	ldr	r3, [r5]
   1ba38:	mov	r2, #29
   1ba3c:	movw	r0, #13432	; 0x3478
   1ba40:	movt	r0, #2
   1ba44:	bl	1114c <fwrite@plt>
   1ba48:	mov	r1, sl
   1ba4c:	ldr	r3, [r5]
   1ba50:	mov	r2, #34	; 0x22
   1ba54:	movw	r0, #13352	; 0x3428
   1ba58:	movt	r0, #2
   1ba5c:	bl	1114c <fwrite@plt>
   1ba60:	mov	r1, sl
   1ba64:	movw	r0, #13464	; 0x3498
   1ba68:	mov	r2, #44	; 0x2c
   1ba6c:	ldr	r3, [r5]
   1ba70:	movt	r0, #2
   1ba74:	bl	1114c <fwrite@plt>
   1ba78:	b	1b3ec <ftello64@plt+0xa09c>
   1ba7c:	mov	r3, #0
   1ba80:	strb	r3, [r4]
   1ba84:	b	1b298 <ftello64@plt+0x9f48>
   1ba88:	mov	r3, #0
   1ba8c:	add	r0, sp, #24
   1ba90:	mov	r1, #0
   1ba94:	movw	r2, #60392	; 0xebe8
   1ba98:	movt	r2, #65535	; 0xffff
   1ba9c:	strb	r1, [r0, r3]
   1baa0:	add	r1, sp, #5120	; 0x1400
   1baa4:	add	r1, r1, #48	; 0x30
   1baa8:	ldrb	r2, [r1, r2]
   1baac:	uxtb	sl, r2
   1bab0:	cmp	sl, #0
   1bab4:	bne	1b9dc <ftello64@plt+0xa68c>
   1bab8:	add	r0, sp, #24
   1babc:	mov	r1, r7
   1bac0:	movw	r2, #5134	; 0x140e
   1bac4:	mov	ip, #0
   1bac8:	str	ip, [sp, #4]
   1bacc:	bl	1117c <__strcpy_chk@plt>
   1bad0:	add	lr, sp, #5120	; 0x1400
   1bad4:	movw	r3, #60392	; 0xebe8
   1bad8:	add	lr, lr, #48	; 0x30
   1badc:	movt	r3, #65535	; 0xffff
   1bae0:	ldrb	r3, [lr, r3]
   1bae4:	uxtb	sl, r3
   1bae8:	b	1b488 <ftello64@plt+0xa138>
   1baec:	movw	r1, #13012	; 0x32d4
   1baf0:	mov	r0, #4
   1baf4:	movt	r1, #2
   1baf8:	bl	12f88 <ftello64@plt+0x1c38>
   1bafc:	ldr	r1, [sl]
   1bb00:	b	1b604 <ftello64@plt+0xa2b4>
   1bb04:	mov	r0, #4
   1bb08:	movw	r1, #13012	; 0x32d4
   1bb0c:	movt	r1, #2
   1bb10:	bl	12f88 <ftello64@plt+0x1c38>
   1bb14:	ldr	r0, [sl]
   1bb18:	b	1b5a4 <ftello64@plt+0xa254>
   1bb1c:	mov	r0, #9
   1bb20:	b	1b76c <ftello64@plt+0xa41c>
   1bb24:	movw	r1, #13012	; 0x32d4
   1bb28:	mov	r0, #4
   1bb2c:	movt	r1, #2
   1bb30:	bl	12f88 <ftello64@plt+0x1c38>
   1bb34:	ldr	r5, [r6]
   1bb38:	b	1b2b0 <ftello64@plt+0x9f60>
   1bb3c:	movw	r1, #13012	; 0x32d4
   1bb40:	mov	r0, #4
   1bb44:	movt	r1, #2
   1bb48:	bl	12f88 <ftello64@plt+0x1c38>
   1bb4c:	ldr	r5, [r6]
   1bb50:	b	1b250 <ftello64@plt+0x9f00>
   1bb54:	movw	r1, #13012	; 0x32d4
   1bb58:	mov	r0, #4
   1bb5c:	movt	r1, #2
   1bb60:	bl	12f88 <ftello64@plt+0x1c38>
   1bb64:	ldr	r5, [r6]
   1bb68:	b	1b300 <ftello64@plt+0x9fb0>
   1bb6c:	mov	r0, r3
   1bb70:	b	1b76c <ftello64@plt+0xa41c>
   1bb74:	mov	r0, #4
   1bb78:	movw	r1, #13012	; 0x32d4
   1bb7c:	movt	r1, #2
   1bb80:	bl	12f88 <ftello64@plt+0x1c38>
   1bb84:	ldr	r0, [sl]
   1bb88:	b	1b880 <ftello64@plt+0xa530>
   1bb8c:	bl	11104 <__stack_chk_fail@plt>
   1bb90:	push	{r4, r5, r6, r7, lr}
   1bb94:	movw	r4, #21440	; 0x53c0
   1bb98:	movt	r4, #3
   1bb9c:	add	r5, r1, #1
   1bba0:	movw	r3, #34463	; 0x869f
   1bba4:	movt	r3, #1
   1bba8:	ldr	r2, [r4]
   1bbac:	sub	sp, sp, #28
   1bbb0:	cmp	r5, r3
   1bbb4:	mov	r7, r0
   1bbb8:	str	r2, [sp, #20]
   1bbbc:	bhi	1bc40 <ftello64@plt+0xa8f0>
   1bbc0:	mov	r1, #1
   1bbc4:	mov	r2, #6
   1bbc8:	str	r5, [sp]
   1bbcc:	movw	r3, #13268	; 0x33d4
   1bbd0:	add	r0, sp, #12
   1bbd4:	movt	r3, #2
   1bbd8:	bl	11248 <__sprintf_chk@plt>
   1bbdc:	mov	r0, r7
   1bbe0:	bl	11218 <strlen@plt>
   1bbe4:	sub	r6, r0, #3
   1bbe8:	add	r0, sp, #12
   1bbec:	bl	11218 <strlen@plt>
   1bbf0:	add	r0, r6, r0
   1bbf4:	add	r0, r0, #1
   1bbf8:	bl	111ac <malloc@plt>
   1bbfc:	subs	r5, r0, #0
   1bc00:	beq	1bc54 <ftello64@plt+0xa904>
   1bc04:	mov	r1, r7
   1bc08:	mov	r0, r5
   1bc0c:	bl	11170 <strcpy@plt>
   1bc10:	mov	r3, #0
   1bc14:	add	r1, sp, #12
   1bc18:	strb	r3, [r5, r6]
   1bc1c:	mov	r0, r5
   1bc20:	bl	11158 <strcat@plt>
   1bc24:	ldr	r2, [sp, #20]
   1bc28:	ldr	r3, [r4]
   1bc2c:	mov	r0, r5
   1bc30:	cmp	r2, r3
   1bc34:	bne	1bc68 <ftello64@plt+0xa918>
   1bc38:	add	sp, sp, #28
   1bc3c:	pop	{r4, r5, r6, r7, pc}
   1bc40:	movw	r1, #13236	; 0x33b4
   1bc44:	mov	r0, #6
   1bc48:	movt	r1, #2
   1bc4c:	bl	12f88 <ftello64@plt+0x1c38>
   1bc50:	b	1bbc0 <ftello64@plt+0xa870>
   1bc54:	movw	r1, #13012	; 0x32d4
   1bc58:	mov	r0, #4
   1bc5c:	movt	r1, #2
   1bc60:	bl	12f88 <ftello64@plt+0x1c38>
   1bc64:	b	1bc04 <ftello64@plt+0xa8b4>
   1bc68:	bl	11104 <__stack_chk_fail@plt>
   1bc6c:	push	{r4, r5, r6, r7, r8, r9, lr}
   1bc70:	movw	r5, #21440	; 0x53c0
   1bc74:	movt	r5, #3
   1bc78:	add	r4, r0, #1
   1bc7c:	movw	r3, #34463	; 0x869f
   1bc80:	movt	r3, #1
   1bc84:	ldr	r0, [r5]
   1bc88:	sub	sp, sp, #28
   1bc8c:	cmp	r4, r3
   1bc90:	movw	r3, #27948	; 0x6d2c
   1bc94:	movt	r3, #3
   1bc98:	mov	r9, r1
   1bc9c:	mov	r8, r2
   1bca0:	str	r0, [sp, #20]
   1bca4:	ldr	r7, [r3]
   1bca8:	bhi	1bd6c <ftello64@plt+0xaa1c>
   1bcac:	mov	r1, #1
   1bcb0:	mov	r2, #6
   1bcb4:	str	r4, [sp]
   1bcb8:	movw	r3, #13268	; 0x33d4
   1bcbc:	add	r0, sp, #12
   1bcc0:	movt	r3, #2
   1bcc4:	bl	11248 <__sprintf_chk@plt>
   1bcc8:	mov	r0, r7
   1bccc:	bl	11218 <strlen@plt>
   1bcd0:	sub	r6, r0, #3
   1bcd4:	add	r0, sp, #12
   1bcd8:	bl	11218 <strlen@plt>
   1bcdc:	add	r0, r6, r0
   1bce0:	add	r0, r0, #1
   1bce4:	bl	111ac <malloc@plt>
   1bce8:	subs	r4, r0, #0
   1bcec:	beq	1bd80 <ftello64@plt+0xaa30>
   1bcf0:	mov	r1, r7
   1bcf4:	mov	r0, r4
   1bcf8:	bl	11170 <strcpy@plt>
   1bcfc:	mov	r3, #0
   1bd00:	add	r1, sp, #12
   1bd04:	strb	r3, [r4, r6]
   1bd08:	mov	r0, r4
   1bd0c:	bl	11158 <strcat@plt>
   1bd10:	movw	r3, #27804	; 0x6c9c
   1bd14:	movt	r3, #3
   1bd18:	ldr	r3, [r3]
   1bd1c:	cmp	r3, #0
   1bd20:	beq	1bd34 <ftello64@plt+0xa9e4>
   1bd24:	movw	r0, #13740	; 0x35ac
   1bd28:	mov	r1, r4
   1bd2c:	movt	r0, #2
   1bd30:	bl	12efc <ftello64@plt+0x1bac>
   1bd34:	mov	r0, r9
   1bd38:	bl	11284 <fclose@plt>
   1bd3c:	mov	r1, r4
   1bd40:	mov	r0, r8
   1bd44:	bl	130c8 <ftello64@plt+0x1d78>
   1bd48:	mov	r0, r4
   1bd4c:	bl	12e7c <ftello64@plt+0x1b2c>
   1bd50:	ldr	r2, [sp, #20]
   1bd54:	ldr	r3, [r5]
   1bd58:	mov	r0, #0
   1bd5c:	cmp	r2, r3
   1bd60:	bne	1bd94 <ftello64@plt+0xaa44>
   1bd64:	add	sp, sp, #28
   1bd68:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1bd6c:	movw	r1, #13236	; 0x33b4
   1bd70:	mov	r0, #6
   1bd74:	movt	r1, #2
   1bd78:	bl	12f88 <ftello64@plt+0x1c38>
   1bd7c:	b	1bcac <ftello64@plt+0xa95c>
   1bd80:	movw	r1, #13012	; 0x32d4
   1bd84:	mov	r0, #4
   1bd88:	movt	r1, #2
   1bd8c:	bl	12f88 <ftello64@plt+0x1c38>
   1bd90:	b	1bcf0 <ftello64@plt+0xa9a0>
   1bd94:	bl	11104 <__stack_chk_fail@plt>
   1bd98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bd9c:	cmp	r3, #1
   1bda0:	sub	sp, sp, #52	; 0x34
   1bda4:	mov	r4, r3
   1bda8:	mul	fp, r2, r1
   1bdac:	str	r1, [sp, #12]
   1bdb0:	str	r2, [sp, #16]
   1bdb4:	str	r0, [sp, #24]
   1bdb8:	beq	1c284 <ftello64@plt+0xaf34>
   1bdbc:	movw	r3, #27832	; 0x6cb8
   1bdc0:	movt	r3, #3
   1bdc4:	ldrd	r8, [r3]
   1bdc8:	orrs	r0, r8, r9
   1bdcc:	beq	1bf84 <ftello64@plt+0xac34>
   1bdd0:	movw	r3, #27848	; 0x6cc8
   1bdd4:	movt	r3, #3
   1bdd8:	ldrd	r2, [r3]
   1bddc:	subs	r8, r8, r2
   1bde0:	sbc	r9, r9, r3
   1bde4:	mov	r2, fp
   1bde8:	mov	r3, #0
   1bdec:	cmp	r9, r3
   1bdf0:	cmpeq	r8, r2
   1bdf4:	bcs	1bf84 <ftello64@plt+0xac34>
   1bdf8:	bic	r3, r4, #2
   1bdfc:	cmp	r3, #1
   1be00:	bne	1c274 <ftello64@plt+0xaf24>
   1be04:	cmp	r4, #2
   1be08:	mov	r8, #0
   1be0c:	bne	1bf90 <ftello64@plt+0xac40>
   1be10:	movw	r3, #21128	; 0x5288
   1be14:	movt	r3, #3
   1be18:	ldr	r2, [r3]
   1be1c:	cmn	r2, #1
   1be20:	beq	1c420 <ftello64@plt+0xb0d0>
   1be24:	movw	r2, #27896	; 0x6cf8
   1be28:	movt	r2, #3
   1be2c:	movw	r3, #27888	; 0x6cf0
   1be30:	movt	r3, #3
   1be34:	ldrd	r0, [r2]
   1be38:	ldrd	r6, [r3]
   1be3c:	adds	r0, r0, #1
   1be40:	adc	r1, r1, #0
   1be44:	strd	r0, [r2]
   1be48:	adds	r0, r6, #1
   1be4c:	adc	r1, r7, #0
   1be50:	cmp	r8, #0
   1be54:	strd	r0, [r3]
   1be58:	streq	fp, [sp, #8]
   1be5c:	beq	1bf9c <ftello64@plt+0xac4c>
   1be60:	movw	r6, #27964	; 0x6d3c
   1be64:	movt	r6, #3
   1be68:	mov	r2, r8
   1be6c:	ldr	r1, [sp, #12]
   1be70:	ldr	r3, [r6]
   1be74:	ldr	r0, [sp, #24]
   1be78:	bl	1114c <fwrite@plt>
   1be7c:	movw	ip, #27848	; 0x6cc8
   1be80:	movt	ip, #3
   1be84:	mov	r1, #0
   1be88:	mov	r8, r0
   1be8c:	rsb	r2, r8, fp
   1be90:	str	r2, [sp, #8]
   1be94:	ldrd	r2, [ip]
   1be98:	adds	r2, r2, r0
   1be9c:	adc	r3, r3, r1
   1bea0:	cmp	r4, #0
   1bea4:	strd	r2, [ip]
   1bea8:	bne	1bf9c <ftello64@plt+0xac4c>
   1beac:	movw	ip, #27808	; 0x6ca0
   1beb0:	movt	ip, #3
   1beb4:	ldrd	r2, [ip]
   1beb8:	adds	r2, r2, r0
   1bebc:	adc	r3, r3, r1
   1bec0:	strd	r2, [ip]
   1bec4:	ldr	ip, [sp, #8]
   1bec8:	cmp	ip, #0
   1becc:	bne	1bfa8 <ftello64@plt+0xac58>
   1bed0:	movw	r3, #28140	; 0x6dec
   1bed4:	movt	r3, #3
   1bed8:	ldr	r3, [r3]
   1bedc:	cmp	r3, #0
   1bee0:	beq	1bf78 <ftello64@plt+0xac28>
   1bee4:	movw	r4, #28160	; 0x6e00
   1bee8:	movt	r4, #3
   1beec:	ldrd	r2, [r4]
   1bef0:	cmp	r2, #1
   1bef4:	sbcs	r0, r3, #0
   1bef8:	blt	1bf5c <ftello64@plt+0xac0c>
   1befc:	movw	r9, #28152	; 0x6df8
   1bf00:	movt	r9, #3
   1bf04:	mvn	r0, #0
   1bf08:	mvn	r1, #0
   1bf0c:	ldrd	r6, [r9]
   1bf10:	cmp	r7, r1
   1bf14:	cmpeq	r6, r0
   1bf18:	beq	1c570 <ftello64@plt+0xb220>
   1bf1c:	cmp	fp, #1000	; 0x3e8
   1bf20:	bls	1bf5c <ftello64@plt+0xac0c>
   1bf24:	ldr	ip, [sp, #12]
   1bf28:	adds	r6, r6, #1
   1bf2c:	adc	r7, r7, #0
   1bf30:	umull	r0, r1, r6, ip
   1bf34:	mla	r1, ip, r7, r1
   1bf38:	ldr	ip, [sp, #16]
   1bf3c:	umull	r4, r5, r0, ip
   1bf40:	mla	r5, ip, r1, r5
   1bf44:	cmp	r4, r2
   1bf48:	sbcs	r0, r5, r3
   1bf4c:	strdlt	r6, [r9]
   1bf50:	movge	r0, #0
   1bf54:	movge	r1, #0
   1bf58:	strdge	r0, [r9]
   1bf5c:	orrs	r1, r2, r3
   1bf60:	beq	1bf78 <ftello64@plt+0xac28>
   1bf64:	movw	ip, #28152	; 0x6df8
   1bf68:	movt	ip, #3
   1bf6c:	ldrd	r2, [ip]
   1bf70:	orrs	r0, r2, r3
   1bf74:	beq	1c348 <ftello64@plt+0xaff8>
   1bf78:	mov	r0, r8
   1bf7c:	add	sp, sp, #52	; 0x34
   1bf80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bf84:	cmp	r4, #2
   1bf88:	mov	r8, fp
   1bf8c:	beq	1be10 <ftello64@plt+0xaac0>
   1bf90:	cmp	r8, #0
   1bf94:	streq	fp, [sp, #8]
   1bf98:	bne	1be60 <ftello64@plt+0xab10>
   1bf9c:	ldr	ip, [sp, #8]
   1bfa0:	cmp	ip, #0
   1bfa4:	beq	1bed0 <ftello64@plt+0xab80>
   1bfa8:	movw	sl, #27840	; 0x6cc0
   1bfac:	movt	sl, #3
   1bfb0:	ldr	ip, [sl]
   1bfb4:	cmp	ip, #0
   1bfb8:	beq	1c38c <ftello64@plt+0xb03c>
   1bfbc:	movw	lr, #27816	; 0x6ca8
   1bfc0:	movw	r9, #27848	; 0x6cc8
   1bfc4:	movt	lr, #3
   1bfc8:	movt	r9, #3
   1bfcc:	movw	r6, #27964	; 0x6d3c
   1bfd0:	movt	r6, #3
   1bfd4:	ldrd	r2, [lr]
   1bfd8:	ldrd	r0, [r9]
   1bfdc:	adds	r2, r2, r0
   1bfe0:	adc	r3, r3, r1
   1bfe4:	cmp	ip, #1
   1bfe8:	strd	r2, [lr]
   1bfec:	beq	1c5ac <ftello64@plt+0xb25c>
   1bff0:	cmp	ip, #2
   1bff4:	beq	1c5c4 <ftello64@plt+0xb274>
   1bff8:	cmp	ip, #1
   1bffc:	beq	1c2e4 <ftello64@plt+0xaf94>
   1c000:	movw	ip, #27912	; 0x6d08
   1c004:	movt	ip, #3
   1c008:	str	ip, [sp, #20]
   1c00c:	ldr	r0, [ip]
   1c010:	movw	r7, #27968	; 0x6d40
   1c014:	movt	r7, #3
   1c018:	ldr	r1, [r6]
   1c01c:	mov	r5, #0
   1c020:	ldr	r2, [r7]
   1c024:	bl	1bc6c <ftello64@plt+0xa91c>
   1c028:	ldr	r0, [r7]
   1c02c:	str	r5, [r6]
   1c030:	bl	110b0 <free@plt>
   1c034:	ldr	r0, [sp, #20]
   1c038:	movw	r1, #27896	; 0x6cf8
   1c03c:	ldr	ip, [sl]
   1c040:	movt	r1, #3
   1c044:	mov	r2, #0
   1c048:	str	r5, [r7]
   1c04c:	ldr	r3, [r0]
   1c050:	cmp	ip, #2
   1c054:	movw	r5, #27840	; 0x6cc0
   1c058:	movt	r5, #3
   1c05c:	add	r3, r3, #1
   1c060:	str	r3, [r0]
   1c064:	mov	r3, #0
   1c068:	strd	r2, [r1]
   1c06c:	strd	r2, [r9]
   1c070:	beq	1c3e0 <ftello64@plt+0xb090>
   1c074:	movw	r5, #28012	; 0x6d6c
   1c078:	movt	r5, #3
   1c07c:	str	fp, [sp, #44]	; 0x2c
   1c080:	sub	r4, r4, #1
   1c084:	mov	fp, r5
   1c088:	movw	r1, #33948	; 0x849c
   1c08c:	movw	r2, #27968	; 0x6d40
   1c090:	movt	r1, #3
   1c094:	movt	r2, #3
   1c098:	movw	r3, #3884	; 0xf2c
   1c09c:	str	r4, [sp, #32]
   1c0a0:	movt	r3, #2
   1c0a4:	str	r1, [sp, #40]	; 0x28
   1c0a8:	str	r2, [sp, #36]	; 0x24
   1c0ac:	str	r3, [sp, #28]
   1c0b0:	cmp	ip, #2
   1c0b4:	beq	1c4d8 <ftello64@plt+0xb188>
   1c0b8:	ldr	r4, [fp]
   1c0bc:	cmp	r4, #0
   1c0c0:	beq	1c44c <ftello64@plt+0xb0fc>
   1c0c4:	mov	r0, r4
   1c0c8:	bl	11218 <strlen@plt>
   1c0cc:	add	r0, r0, #12
   1c0d0:	bl	111ac <malloc@plt>
   1c0d4:	cmp	r0, #0
   1c0d8:	str	r0, [r7]
   1c0dc:	movne	r1, r4
   1c0e0:	beq	1c608 <ftello64@plt+0xb2b8>
   1c0e4:	bl	11170 <strcpy@plt>
   1c0e8:	ldr	r4, [r7]
   1c0ec:	ldrb	r3, [r4]
   1c0f0:	mov	r0, r4
   1c0f4:	cmp	r3, #0
   1c0f8:	beq	1c3d4 <ftello64@plt+0xb084>
   1c0fc:	bl	11218 <strlen@plt>
   1c100:	mov	r2, r0
   1c104:	add	r0, r4, r0
   1c108:	ldrb	r3, [r0, #-1]
   1c10c:	cmp	r3, #47	; 0x2f
   1c110:	beq	1c130 <ftello64@plt+0xade0>
   1c114:	ldr	ip, [sp, #28]
   1c118:	ldrh	r3, [ip]
   1c11c:	strh	r3, [r0]
   1c120:	ldr	r4, [r7]
   1c124:	mov	r0, r4
   1c128:	bl	11218 <strlen@plt>
   1c12c:	mov	r2, r0
   1c130:	movw	r3, #12948	; 0x3294
   1c134:	movt	r3, #2
   1c138:	add	ip, r4, r2
   1c13c:	ldm	r3!, {r0, r1}
   1c140:	ldrb	r3, [r3]
   1c144:	str	r0, [r4, r2]
   1c148:	str	r1, [ip, #4]
   1c14c:	strb	r3, [ip, #8]
   1c150:	ldr	r0, [r7]
   1c154:	bl	11194 <mkstemp64@plt>
   1c158:	cmn	r0, #1
   1c15c:	mov	r4, r0
   1c160:	beq	1c500 <ftello64@plt+0xb1b0>
   1c164:	mov	r0, r4
   1c168:	movw	r1, #4000	; 0xfa0
   1c16c:	movt	r1, #2
   1c170:	movw	r4, #27964	; 0x6d3c
   1c174:	bl	11050 <fdopen@plt>
   1c178:	movt	r4, #3
   1c17c:	cmp	r0, #0
   1c180:	str	r0, [r6]
   1c184:	movne	r3, r0
   1c188:	beq	1c5f4 <ftello64@plt+0xb2a4>
   1c18c:	ldr	ip, [sp, #24]
   1c190:	mov	r1, #1
   1c194:	ldr	r2, [sp, #8]
   1c198:	mov	r5, #0
   1c19c:	add	r0, ip, r8
   1c1a0:	bl	1114c <fwrite@plt>
   1c1a4:	ldrd	r2, [r9]
   1c1a8:	ldr	ip, [sp, #32]
   1c1ac:	adds	r2, r2, r0
   1c1b0:	add	r8, r8, r0
   1c1b4:	adc	r3, r3, r5
   1c1b8:	cmp	ip, #2
   1c1bc:	strd	r2, [r9]
   1c1c0:	bls	1c1dc <ftello64@plt+0xae8c>
   1c1c4:	movw	r1, #27808	; 0x6ca0
   1c1c8:	movt	r1, #3
   1c1cc:	ldrd	r2, [r1]
   1c1d0:	adds	r2, r2, r0
   1c1d4:	adc	r3, r3, r5
   1c1d8:	strd	r2, [r1]
   1c1dc:	ldr	ip, [sp, #8]
   1c1e0:	cmp	ip, r0
   1c1e4:	bls	1c630 <ftello64@plt+0xb2e0>
   1c1e8:	ldr	r3, [sl]
   1c1ec:	movw	r4, #27840	; 0x6cc0
   1c1f0:	movt	r4, #3
   1c1f4:	cmp	r3, #2
   1c1f8:	beq	1c3b8 <ftello64@plt+0xb068>
   1c1fc:	movw	r1, #13864	; 0x3628
   1c200:	mov	r0, #14
   1c204:	movt	r1, #2
   1c208:	ldr	fp, [sp, #44]	; 0x2c
   1c20c:	bl	12f88 <ftello64@plt+0x1c38>
   1c210:	ldr	ip, [sp, #32]
   1c214:	cmp	ip, #2
   1c218:	bhi	1bed0 <ftello64@plt+0xab80>
   1c21c:	ldr	r3, [sl]
   1c220:	movw	r9, #27864	; 0x6cd8
   1c224:	movt	r9, #3
   1c228:	cmp	r3, #1
   1c22c:	beq	1c514 <ftello64@plt+0xb1c4>
   1c230:	ldr	ip, [sp, #20]
   1c234:	movw	r5, #27916	; 0x6d0c
   1c238:	movw	r3, #27868	; 0x6cdc
   1c23c:	movt	r5, #3
   1c240:	movt	r3, #3
   1c244:	ldr	r0, [ip]
   1c248:	ldr	r4, [r7]
   1c24c:	movw	r2, #27856	; 0x6cd0
   1c250:	ldr	ip, [r6]
   1c254:	movt	r2, #3
   1c258:	str	r0, [r5]
   1c25c:	mov	r1, #0
   1c260:	mov	r0, #0
   1c264:	str	r4, [r3]
   1c268:	str	ip, [r9]
   1c26c:	strd	r0, [r2]
   1c270:	b	1bed0 <ftello64@plt+0xab80>
   1c274:	cmp	r4, #2
   1c278:	bne	1bf90 <ftello64@plt+0xac40>
   1c27c:	mov	r8, #0
   1c280:	b	1be10 <ftello64@plt+0xaac0>
   1c284:	movw	r6, #27964	; 0x6d3c
   1c288:	movw	r2, #27912	; 0x6d08
   1c28c:	movt	r6, #3
   1c290:	movt	r2, #3
   1c294:	movw	r3, #27848	; 0x6cc8
   1c298:	movt	r3, #3
   1c29c:	ldr	r0, [r6]
   1c2a0:	movw	r9, #27864	; 0x6cd8
   1c2a4:	ldr	r1, [r2]
   1c2a8:	movt	r9, #3
   1c2ac:	ldrd	r2, [r3]
   1c2b0:	movw	r5, #27916	; 0x6d0c
   1c2b4:	movw	r6, #27856	; 0x6cd0
   1c2b8:	movt	r5, #3
   1c2bc:	movt	r6, #3
   1c2c0:	movw	ip, #27808	; 0x6ca0
   1c2c4:	movt	ip, #3
   1c2c8:	str	r0, [r9]
   1c2cc:	str	r1, [r5]
   1c2d0:	mov	r0, #0
   1c2d4:	mov	r1, #0
   1c2d8:	strd	r2, [r6]
   1c2dc:	strd	r0, [ip]
   1c2e0:	b	1bdbc <ftello64@plt+0xaa6c>
   1c2e4:	movw	r5, #27916	; 0x6d0c
   1c2e8:	movw	r0, #27912	; 0x6d08
   1c2ec:	movt	r5, #3
   1c2f0:	movt	r0, #3
   1c2f4:	str	r0, [sp, #20]
   1c2f8:	ldr	r1, [r5]
   1c2fc:	ldr	r0, [r0]
   1c300:	cmp	r1, r0
   1c304:	bne	1c010 <ftello64@plt+0xacc0>
   1c308:	movw	r7, #27968	; 0x6d40
   1c30c:	movt	r7, #3
   1c310:	ldr	r0, [sp, #20]
   1c314:	movw	r3, #27868	; 0x6cdc
   1c318:	ldr	lr, [r7]
   1c31c:	movw	r2, #27896	; 0x6cf8
   1c320:	movt	r3, #3
   1c324:	movt	r2, #3
   1c328:	add	r1, r1, #1
   1c32c:	str	r1, [r0]
   1c330:	str	lr, [r3]
   1c334:	mov	r0, #0
   1c338:	mov	r1, #0
   1c33c:	strd	r0, [r2]
   1c340:	strd	r0, [r9]
   1c344:	b	1c074 <ftello64@plt+0xad24>
   1c348:	movw	r4, #28792	; 0x7078
   1c34c:	movt	r4, #3
   1c350:	mov	r0, #46	; 0x2e
   1c354:	mov	r2, #1
   1c358:	ldr	r1, [r4]
   1c35c:	mov	r3, #0
   1c360:	strd	r2, [ip]
   1c364:	bl	11140 <_IO_putc@plt>
   1c368:	ldr	r0, [r4]
   1c36c:	bl	11098 <fflush@plt>
   1c370:	movw	r3, #27800	; 0x6c98
   1c374:	movt	r3, #3
   1c378:	mov	r2, #1
   1c37c:	mov	r0, r8
   1c380:	str	r2, [r3]
   1c384:	add	sp, sp, #52	; 0x34
   1c388:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c38c:	movw	r3, #27964	; 0x6d3c
   1c390:	movt	r3, #3
   1c394:	ldr	r0, [r3]
   1c398:	bl	110c8 <ferror@plt>
   1c39c:	cmp	r0, #0
   1c3a0:	beq	1bed0 <ftello64@plt+0xab80>
   1c3a4:	movw	r1, #13888	; 0x3640
   1c3a8:	mov	r0, #14
   1c3ac:	movt	r1, #2
   1c3b0:	bl	12f88 <ftello64@plt+0x1c38>
   1c3b4:	b	1bed0 <ftello64@plt+0xab80>
   1c3b8:	movw	r0, #13864	; 0x3628
   1c3bc:	movw	r1, #11572	; 0x2d34
   1c3c0:	movt	r0, #2
   1c3c4:	movt	r1, #2
   1c3c8:	bl	13164 <ftello64@plt+0x1e14>
   1c3cc:	ldr	ip, [r4]
   1c3d0:	b	1c0b0 <ftello64@plt+0xad60>
   1c3d4:	bl	11218 <strlen@plt>
   1c3d8:	add	r0, r4, r0
   1c3dc:	b	1c114 <ftello64@plt+0xadc4>
   1c3e0:	movw	r3, #27824	; 0x6cb0
   1c3e4:	movt	r3, #3
   1c3e8:	ldr	r3, [r3]
   1c3ec:	cmp	r3, #0
   1c3f0:	beq	1c074 <ftello64@plt+0xad24>
   1c3f4:	movw	r3, #28792	; 0x7078
   1c3f8:	movt	r3, #3
   1c3fc:	mov	r0, #7
   1c400:	ldr	r1, [r3]
   1c404:	str	r3, [sp, #4]
   1c408:	bl	11140 <_IO_putc@plt>
   1c40c:	ldr	r3, [sp, #4]
   1c410:	ldr	r0, [r3]
   1c414:	bl	11098 <fflush@plt>
   1c418:	ldr	ip, [r5]
   1c41c:	b	1c074 <ftello64@plt+0xad24>
   1c420:	movw	r0, #27912	; 0x6d08
   1c424:	movw	r1, #27848	; 0x6cc8
   1c428:	movt	r0, #3
   1c42c:	movt	r1, #3
   1c430:	movw	r2, #27904	; 0x6d00
   1c434:	movt	r2, #3
   1c438:	ldr	ip, [r0]
   1c43c:	ldrd	r0, [r1]
   1c440:	str	ip, [r3]
   1c444:	strd	r0, [r2]
   1c448:	b	1be24 <ftello64@plt+0xaad4>
   1c44c:	ldr	ip, [sp, #40]	; 0x28
   1c450:	ldr	r4, [ip]
   1c454:	mov	r0, r4
   1c458:	bl	11218 <strlen@plt>
   1c45c:	add	r0, r0, #12
   1c460:	bl	111ac <malloc@plt>
   1c464:	cmp	r0, #0
   1c468:	str	r0, [r7]
   1c46c:	movne	r1, r4
   1c470:	beq	1c660 <ftello64@plt+0xb310>
   1c474:	bl	11170 <strcpy@plt>
   1c478:	ldr	r4, [r7]
   1c47c:	mov	r0, r4
   1c480:	bl	11218 <strlen@plt>
   1c484:	cmp	r0, #0
   1c488:	ble	1c4bc <ftello64@plt+0xb16c>
   1c48c:	add	r3, r4, r0
   1c490:	ldrb	r2, [r3, #-1]
   1c494:	cmp	r2, #47	; 0x2f
   1c498:	moveq	r0, r0
   1c49c:	bne	1c4b0 <ftello64@plt+0xb160>
   1c4a0:	b	1c4bc <ftello64@plt+0xb16c>
   1c4a4:	ldrb	r2, [r3, #-1]
   1c4a8:	cmp	r2, #47	; 0x2f
   1c4ac:	beq	1c4bc <ftello64@plt+0xb16c>
   1c4b0:	subs	r0, r0, #1
   1c4b4:	sub	r3, r3, #1
   1c4b8:	bne	1c4a4 <ftello64@plt+0xb154>
   1c4bc:	mov	r3, #0
   1c4c0:	strb	r3, [r4, r0]
   1c4c4:	ldr	r4, [r7]
   1c4c8:	mov	r0, r4
   1c4cc:	bl	11218 <strlen@plt>
   1c4d0:	mov	r2, r0
   1c4d4:	b	1c130 <ftello64@plt+0xade0>
   1c4d8:	ldr	ip, [sp, #20]
   1c4dc:	ldr	r0, [ip]
   1c4e0:	bl	1ab94 <ftello64@plt+0x9844>
   1c4e4:	cmp	r0, #0
   1c4e8:	bne	1c0b8 <ftello64@plt+0xad68>
   1c4ec:	movw	r1, #13812	; 0x35f4
   1c4f0:	mov	r0, #9
   1c4f4:	movt	r1, #2
   1c4f8:	bl	12f88 <ftello64@plt+0x1c38>
   1c4fc:	b	1c0b8 <ftello64@plt+0xad68>
   1c500:	ldr	ip, [sp, #36]	; 0x24
   1c504:	mov	r0, #10
   1c508:	ldr	r1, [ip]
   1c50c:	bl	12f88 <ftello64@plt+0x1c38>
   1c510:	b	1c164 <ftello64@plt+0xae14>
   1c514:	ldr	r1, [r9]
   1c518:	cmp	r1, #0
   1c51c:	beq	1c230 <ftello64@plt+0xaee0>
   1c520:	ldr	ip, [sp, #20]
   1c524:	movw	r5, #27916	; 0x6d0c
   1c528:	movt	r5, #3
   1c52c:	movw	r4, #27912	; 0x6d08
   1c530:	movt	r4, #3
   1c534:	ldr	r3, [ip]
   1c538:	ldr	r0, [r5]
   1c53c:	cmp	r0, r3
   1c540:	movw	r3, #27868	; 0x6cdc
   1c544:	movt	r3, #3
   1c548:	beq	1c248 <ftello64@plt+0xaef8>
   1c54c:	ldr	r2, [r3]
   1c550:	str	r3, [sp, #4]
   1c554:	bl	1bc6c <ftello64@plt+0xa91c>
   1c558:	ldr	r3, [sp, #4]
   1c55c:	ldr	r0, [r3]
   1c560:	bl	110b0 <free@plt>
   1c564:	ldr	r0, [r4]
   1c568:	ldr	r3, [sp, #4]
   1c56c:	b	1c248 <ftello64@plt+0xaef8>
   1c570:	movw	r5, #28792	; 0x7078
   1c574:	movt	r5, #3
   1c578:	mov	r0, #32
   1c57c:	ldr	r1, [r5]
   1c580:	bl	11140 <_IO_putc@plt>
   1c584:	ldr	r0, [r5]
   1c588:	bl	11098 <fflush@plt>
   1c58c:	mov	r2, #1
   1c590:	mov	r3, #0
   1c594:	mov	r6, r2
   1c598:	str	r2, [r9]
   1c59c:	mov	r7, r3
   1c5a0:	str	r3, [r9, #4]
   1c5a4:	ldrd	r2, [r4]
   1c5a8:	b	1bf1c <ftello64@plt+0xabcc>
   1c5ac:	ldr	r0, [r6]
   1c5b0:	bl	110c8 <ferror@plt>
   1c5b4:	cmp	r0, #0
   1c5b8:	bne	1c638 <ftello64@plt+0xb2e8>
   1c5bc:	ldr	ip, [sl]
   1c5c0:	b	1bff0 <ftello64@plt+0xaca0>
   1c5c4:	ldr	r0, [r6]
   1c5c8:	bl	110c8 <ferror@plt>
   1c5cc:	cmp	r0, #0
   1c5d0:	beq	1c5ec <ftello64@plt+0xb29c>
   1c5d4:	ldrd	r2, [r9]
   1c5d8:	movw	r0, #65535	; 0xffff
   1c5dc:	mov	r1, #0
   1c5e0:	cmp	r3, r1
   1c5e4:	cmpeq	r2, r0
   1c5e8:	bls	1c64c <ftello64@plt+0xb2fc>
   1c5ec:	ldr	ip, [sl]
   1c5f0:	b	1bff8 <ftello64@plt+0xaca8>
   1c5f4:	mov	r0, #10
   1c5f8:	ldr	r1, [r7]
   1c5fc:	bl	12f88 <ftello64@plt+0x1c38>
   1c600:	ldr	r3, [r4]
   1c604:	b	1c18c <ftello64@plt+0xae3c>
   1c608:	mov	r0, #4
   1c60c:	movw	r1, #13836	; 0x360c
   1c610:	movt	r1, #2
   1c614:	bl	12f88 <ftello64@plt+0x1c38>
   1c618:	ldr	ip, [sp, #36]	; 0x24
   1c61c:	movw	r2, #28012	; 0x6d6c
   1c620:	movt	r2, #3
   1c624:	ldr	r0, [ip]
   1c628:	ldr	r1, [r2]
   1c62c:	b	1c0e4 <ftello64@plt+0xad94>
   1c630:	ldr	fp, [sp, #44]	; 0x2c
   1c634:	b	1c210 <ftello64@plt+0xaec0>
   1c638:	movw	r1, #13756	; 0x35bc
   1c63c:	mov	r0, #14
   1c640:	movt	r1, #2
   1c644:	bl	12f88 <ftello64@plt+0x1c38>
   1c648:	b	1c5bc <ftello64@plt+0xb26c>
   1c64c:	movw	r1, #13780	; 0x35d4
   1c650:	mov	r0, #14
   1c654:	movt	r1, #2
   1c658:	bl	12f88 <ftello64@plt+0x1c38>
   1c65c:	b	1c5ec <ftello64@plt+0xb29c>
   1c660:	mov	r0, #4
   1c664:	movw	r1, #13836	; 0x360c
   1c668:	movt	r1, #2
   1c66c:	bl	12f88 <ftello64@plt+0x1c38>
   1c670:	ldr	ip, [sp, #36]	; 0x24
   1c674:	ldr	r0, [ip]
   1c678:	ldr	ip, [sp, #40]	; 0x28
   1c67c:	ldr	r1, [ip]
   1c680:	b	1c474 <ftello64@plt+0xb124>
   1c684:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c688:	sub	sp, sp, #140	; 0x8c
   1c68c:	strd	r0, [sp, #48]	; 0x30
   1c690:	mov	r0, #16384	; 0x4000
   1c694:	bl	111ac <malloc@plt>
   1c698:	subs	fp, r0, #0
   1c69c:	moveq	r0, #4
   1c6a0:	beq	1cb8c <ftello64@plt+0xb83c>
   1c6a4:	movw	r4, #28036	; 0x6d84
   1c6a8:	movt	r4, #3
   1c6ac:	str	r4, [sp, #56]	; 0x38
   1c6b0:	ldr	r3, [r4]
   1c6b4:	cmp	r3, #0
   1c6b8:	bne	1cdac <ftello64@plt+0xba5c>
   1c6bc:	movw	r5, #28224	; 0x6e40
   1c6c0:	movt	r5, #3
   1c6c4:	str	r5, [sp, #104]	; 0x68
   1c6c8:	ldr	r3, [r5]
   1c6cc:	cmp	r3, #2
   1c6d0:	beq	1ce84 <ftello64@plt+0xbb34>
   1c6d4:	ldr	ip, [sp, #48]	; 0x30
   1c6d8:	mov	r2, #0
   1c6dc:	ldr	lr, [sp, #52]	; 0x34
   1c6e0:	mov	r5, #0
   1c6e4:	str	r2, [sp, #44]	; 0x2c
   1c6e8:	and	r1, ip, lr
   1c6ec:	cmn	r1, #1
   1c6f0:	movne	r4, #0
   1c6f4:	moveq	r4, #1
   1c6f8:	str	r4, [sp, #64]	; 0x40
   1c6fc:	mov	r4, #0
   1c700:	strd	r4, [sp, #96]	; 0x60
   1c704:	mov	r3, #0
   1c708:	adds	r1, r1, #1
   1c70c:	movw	r7, #28188	; 0x6e1c
   1c710:	movt	r7, #3
   1c714:	mov	r6, r3
   1c718:	mov	r9, r3
   1c71c:	mov	r8, r3
   1c720:	movne	r1, #1
   1c724:	movw	ip, #27960	; 0x6d38
   1c728:	orr	r1, r2, r1
   1c72c:	movt	ip, #3
   1c730:	str	r1, [sp, #76]	; 0x4c
   1c734:	movw	r4, #27936	; 0x6d20
   1c738:	str	ip, [sp, #40]	; 0x28
   1c73c:	movt	r4, #3
   1c740:	movw	ip, #27940	; 0x6d24
   1c744:	str	r4, [sp, #60]	; 0x3c
   1c748:	movt	ip, #3
   1c74c:	movw	r4, #28192	; 0x6e20
   1c750:	mov	r0, #0
   1c754:	movt	r4, #3
   1c758:	mov	r1, #0
   1c75c:	str	r3, [r7]
   1c760:	str	ip, [sp, #68]	; 0x44
   1c764:	str	r4, [sp, #72]	; 0x48
   1c768:	strd	r0, [sp, #24]
   1c76c:	ldr	r4, [sp, #64]	; 0x40
   1c770:	cmp	r4, #0
   1c774:	bne	1caf0 <ftello64@plt+0xb7a0>
   1c778:	ldrd	r4, [sp, #24]
   1c77c:	ldrd	r0, [sp, #48]	; 0x30
   1c780:	cmp	r5, r1
   1c784:	cmpeq	r4, r0
   1c788:	bcs	1ce40 <ftello64@plt+0xbaf0>
   1c78c:	subs	r0, r0, r4
   1c790:	sbc	r1, r1, r5
   1c794:	mov	r3, #0
   1c798:	movw	r2, #16383	; 0x3fff
   1c79c:	cmp	r1, r3
   1c7a0:	cmpeq	r0, r2
   1c7a4:	movw	sl, #27960	; 0x6d38
   1c7a8:	movt	sl, #3
   1c7ac:	ldrls	r5, [sp, #48]	; 0x30
   1c7b0:	movhi	r4, #16384	; 0x4000
   1c7b4:	ldrls	ip, [sp, #24]
   1c7b8:	rsbls	r4, ip, r5
   1c7bc:	ldr	r5, [sp, #40]	; 0x28
   1c7c0:	ldr	r0, [r5]
   1c7c4:	bl	11350 <ftello64@plt>
   1c7c8:	ldr	r3, [r5]
   1c7cc:	strd	r0, [sp, #32]
   1c7d0:	str	r3, [sp]
   1c7d4:	mov	r0, fp
   1c7d8:	mov	r1, #16384	; 0x4000
   1c7dc:	mov	r2, #1
   1c7e0:	mov	r3, r4
   1c7e4:	bl	112a8 <__fread_chk@plt>
   1c7e8:	subs	r5, r0, #0
   1c7ec:	beq	1cb58 <ftello64@plt+0xb808>
   1c7f0:	ldr	r4, [sp, #44]	; 0x2c
   1c7f4:	cmp	r4, #0
   1c7f8:	beq	1c8d0 <ftello64@plt+0xb580>
   1c7fc:	ldrb	r3, [fp]
   1c800:	movw	r0, #28184	; 0x6e18
   1c804:	movw	lr, #28176	; 0x6e10
   1c808:	movt	r0, #3
   1c80c:	movt	lr, #3
   1c810:	movw	r1, #28168	; 0x6e08
   1c814:	cmp	r3, #80	; 0x50
   1c818:	movt	r1, #3
   1c81c:	mov	r2, #0
   1c820:	mov	r3, #0
   1c824:	mov	ip, #0
   1c828:	strd	r2, [lr]
   1c82c:	str	ip, [r0]
   1c830:	strd	r2, [r1]
   1c834:	beq	1cb94 <ftello64@plt+0xb844>
   1c838:	mov	r2, r6
   1c83c:	mov	r3, #0
   1c840:	b	1c85c <ftello64@plt+0xb50c>
   1c844:	add	r3, r3, #1
   1c848:	mov	r9, r8
   1c84c:	cmp	r3, r5
   1c850:	beq	1cb14 <ftello64@plt+0xb7c4>
   1c854:	mov	r8, r2
   1c858:	mov	r2, r6
   1c85c:	cmp	r9, #80	; 0x50
   1c860:	ldrb	r6, [fp, r3]
   1c864:	bne	1c844 <ftello64@plt+0xb4f4>
   1c868:	cmp	r8, #75	; 0x4b
   1c86c:	bne	1c844 <ftello64@plt+0xb4f4>
   1c870:	cmp	r2, #7
   1c874:	bne	1c844 <ftello64@plt+0xb4f4>
   1c878:	cmp	r6, #8
   1c87c:	bne	1c844 <ftello64@plt+0xb4f4>
   1c880:	movw	r2, #27848	; 0x6cc8
   1c884:	movt	r2, #3
   1c888:	sub	r5, r3, #3
   1c88c:	mov	r1, #0
   1c890:	ldrd	r2, [r2]
   1c894:	ldr	r0, [sl]
   1c898:	adds	r2, r2, r5
   1c89c:	str	r1, [sp]
   1c8a0:	adc	r3, r3, #0
   1c8a4:	bl	11290 <fseeko64@plt>
   1c8a8:	cmp	r0, #0
   1c8ac:	beq	1c8c0 <ftello64@plt+0xb570>
   1c8b0:	movw	r1, #13912	; 0x3658
   1c8b4:	mov	r0, #11
   1c8b8:	movt	r1, #2
   1c8bc:	bl	12f88 <ftello64@plt+0x1c38>
   1c8c0:	ldr	r0, [sl]
   1c8c4:	mov	r8, #7
   1c8c8:	bl	11350 <ftello64@plt>
   1c8cc:	mov	r9, #75	; 0x4b
   1c8d0:	ldr	r3, [r7]
   1c8d4:	cmp	r3, #0
   1c8d8:	beq	1cb28 <ftello64@plt+0xb7d8>
   1c8dc:	ldr	r4, [sp, #56]	; 0x38
   1c8e0:	ldr	r3, [r4]
   1c8e4:	cmp	r3, #0
   1c8e8:	beq	1c9b4 <ftello64@plt+0xb664>
   1c8ec:	movw	r3, #28140	; 0x6dec
   1c8f0:	movt	r3, #3
   1c8f4:	ldr	r3, [r3]
   1c8f8:	cmp	r3, #0
   1c8fc:	bne	1c9b4 <ftello64@plt+0xb664>
   1c900:	movw	ip, #28160	; 0x6e00
   1c904:	movt	ip, #3
   1c908:	ldrd	r0, [ip]
   1c90c:	strd	r0, [sp, #32]
   1c910:	cmp	r0, #1
   1c914:	sbcs	r1, r1, #0
   1c918:	blt	1c96c <ftello64@plt+0xb61c>
   1c91c:	movw	r2, #21160	; 0x52a8
   1c920:	movt	r2, #3
   1c924:	ldr	r2, [r2]
   1c928:	cmp	r2, #0
   1c92c:	bne	1cd3c <ftello64@plt+0xb9ec>
   1c930:	movw	r2, #28152	; 0x6df8
   1c934:	movt	r2, #3
   1c938:	str	r2, [sp, #88]	; 0x58
   1c93c:	ldrd	r0, [r2]
   1c940:	adds	r0, r0, r5
   1c944:	ldrd	r4, [sp, #32]
   1c948:	adc	r1, r1, #0
   1c94c:	cmp	r0, r4
   1c950:	sbcs	r5, r1, r5
   1c954:	ldrlt	ip, [sp, #88]	; 0x58
   1c958:	movge	r0, #0
   1c95c:	ldrge	r2, [sp, #88]	; 0x58
   1c960:	movge	r1, #0
   1c964:	strdlt	r0, [ip]
   1c968:	strdge	r0, [r2]
   1c96c:	movw	r3, #28228	; 0x6e44
   1c970:	movt	r3, #3
   1c974:	ldr	r3, [r3]
   1c978:	cmp	r3, #0
   1c97c:	bne	1c994 <ftello64@plt+0xb644>
   1c980:	movw	r3, #21160	; 0x52a8
   1c984:	movt	r3, #3
   1c988:	ldr	r3, [r3]
   1c98c:	cmp	r3, #0
   1c990:	beq	1c9b4 <ftello64@plt+0xb664>
   1c994:	ldrd	r4, [sp, #32]
   1c998:	orrs	r5, r4, r5
   1c99c:	beq	1c9b4 <ftello64@plt+0xb664>
   1c9a0:	movw	r3, #28152	; 0x6df8
   1c9a4:	movt	r3, #3
   1c9a8:	ldrd	r2, [r3]
   1c9ac:	orrs	ip, r2, r3
   1c9b0:	beq	1ce54 <ftello64@plt+0xbb04>
   1c9b4:	ldr	r3, [r7]
   1c9b8:	cmp	r3, #0
   1c9bc:	bne	1ce40 <ftello64@plt+0xbaf0>
   1c9c0:	ldr	r4, [sp, #44]	; 0x2c
   1c9c4:	cmp	r4, #0
   1c9c8:	bne	1c76c <ftello64@plt+0xb41c>
   1c9cc:	ldr	r5, [sp, #76]	; 0x4c
   1c9d0:	cmp	r5, #0
   1c9d4:	beq	1c76c <ftello64@plt+0xb41c>
   1c9d8:	ldrd	r4, [sp, #24]
   1c9dc:	ldrd	r0, [sp, #48]	; 0x30
   1c9e0:	cmp	r5, r1
   1c9e4:	cmpeq	r4, r0
   1c9e8:	bcs	1c76c <ftello64@plt+0xb41c>
   1c9ec:	ldr	r0, [sl]
   1c9f0:	bl	1120c <feof@plt>
   1c9f4:	cmp	r0, #0
   1c9f8:	beq	1c76c <ftello64@plt+0xb41c>
   1c9fc:	ldr	r4, [sp, #60]	; 0x3c
   1ca00:	ldr	r5, [sp, #68]	; 0x44
   1ca04:	ldr	r1, [r4]
   1ca08:	ldr	r3, [r5]
   1ca0c:	add	r1, r1, #1
   1ca10:	str	r1, [r4]
   1ca14:	cmp	r1, r3
   1ca18:	bcs	1ce40 <ftello64@plt+0xbaf0>
   1ca1c:	sub	r3, r3, #1
   1ca20:	movw	r5, #27956	; 0x6d34
   1ca24:	cmp	r1, r3
   1ca28:	movt	r5, #3
   1ca2c:	beq	1cf5c <ftello64@plt+0xbc0c>
   1ca30:	ldr	r0, [r5]
   1ca34:	bl	1b0c8 <ftello64@plt+0x9d78>
   1ca38:	mov	r4, r0
   1ca3c:	ldr	r0, [sl]
   1ca40:	movw	ip, #33948	; 0x849c
   1ca44:	str	ip, [sp, #32]
   1ca48:	bl	11284 <fclose@plt>
   1ca4c:	str	r6, [sp, #80]	; 0x50
   1ca50:	ldr	r6, [sp, #104]	; 0x68
   1ca54:	ldr	r3, [sp, #32]
   1ca58:	movt	r3, #3
   1ca5c:	str	r3, [sp, #32]
   1ca60:	movw	r1, #3936	; 0xf60
   1ca64:	mov	r0, r4
   1ca68:	movt	r1, #2
   1ca6c:	bl	112e4 <fopen64@plt>
   1ca70:	cmp	r0, #0
   1ca74:	str	r0, [sl]
   1ca78:	bne	1cf2c <ftello64@plt+0xbbdc>
   1ca7c:	ldr	r3, [r6]
   1ca80:	cmp	r3, #1
   1ca84:	bne	1ca98 <ftello64@plt+0xb748>
   1ca88:	ldr	ip, [sp, #72]	; 0x48
   1ca8c:	ldr	r3, [ip]
   1ca90:	cmp	r3, #0
   1ca94:	bne	1cfa8 <ftello64@plt+0xbc58>
   1ca98:	ldr	ip, [sp, #60]	; 0x3c
   1ca9c:	ldr	r0, [ip]
   1caa0:	bl	1b1f4 <ftello64@plt+0x9ea4>
   1caa4:	cmp	r0, #9
   1caa8:	beq	1cec8 <ftello64@plt+0xbb78>
   1caac:	cmp	r0, #2
   1cab0:	beq	1cf00 <ftello64@plt+0xbbb0>
   1cab4:	ldr	r3, [r6]
   1cab8:	cmp	r3, #2
   1cabc:	beq	1ce0c <ftello64@plt+0xbabc>
   1cac0:	ldr	r4, [sp, #60]	; 0x3c
   1cac4:	ldr	r1, [r4]
   1cac8:	ldr	ip, [sp, #68]	; 0x44
   1cacc:	ldr	r3, [ip]
   1cad0:	sub	r3, r3, #1
   1cad4:	cmp	r3, r1
   1cad8:	beq	1cdd4 <ftello64@plt+0xba84>
   1cadc:	ldr	r3, [sp, #32]
   1cae0:	ldr	r0, [r3]
   1cae4:	bl	1b0c8 <ftello64@plt+0x9d78>
   1cae8:	mov	r4, r0
   1caec:	b	1ca60 <ftello64@plt+0xb710>
   1caf0:	ldr	r4, [sp, #40]	; 0x28
   1caf4:	movw	sl, #27960	; 0x6d38
   1caf8:	movt	sl, #3
   1cafc:	ldr	r0, [r4]
   1cb00:	bl	11350 <ftello64@plt>
   1cb04:	ldr	r3, [r4]
   1cb08:	mov	r4, #16384	; 0x4000
   1cb0c:	strd	r0, [sp, #32]
   1cb10:	b	1c7d0 <ftello64@plt+0xb480>
   1cb14:	ldr	r3, [r7]
   1cb18:	mov	r9, r8
   1cb1c:	mov	r8, r2
   1cb20:	cmp	r3, #0
   1cb24:	bne	1c8dc <ftello64@plt+0xb58c>
   1cb28:	mov	r0, fp
   1cb2c:	mov	r1, #1
   1cb30:	mov	r2, r5
   1cb34:	mov	r3, #0
   1cb38:	bl	1bd98 <ftello64@plt+0xaa48>
   1cb3c:	cmp	r5, r0
   1cb40:	bne	1cfc0 <ftello64@plt+0xbc70>
   1cb44:	ldrd	r0, [sp, #24]
   1cb48:	adds	r0, r0, r5
   1cb4c:	adc	r1, r1, #0
   1cb50:	strd	r0, [sp, #24]
   1cb54:	b	1c8dc <ftello64@plt+0xb58c>
   1cb58:	ldr	ip, [sp, #104]	; 0x68
   1cb5c:	ldr	r3, [ip]
   1cb60:	cmp	r3, #2
   1cb64:	bne	1cb70 <ftello64@plt+0xb820>
   1cb68:	cmp	r4, #0
   1cb6c:	bne	1cb80 <ftello64@plt+0xb830>
   1cb70:	ldr	r0, [sl]
   1cb74:	bl	110c8 <ferror@plt>
   1cb78:	cmp	r0, #0
   1cb7c:	beq	1ce40 <ftello64@plt+0xbaf0>
   1cb80:	mov	r0, fp
   1cb84:	bl	110b0 <free@plt>
   1cb88:	mov	r0, #11
   1cb8c:	add	sp, sp, #140	; 0x8c
   1cb90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cb94:	ldrb	r3, [fp, #1]
   1cb98:	cmp	r3, #75	; 0x4b
   1cb9c:	bne	1c838 <ftello64@plt+0xb4e8>
   1cba0:	ldrb	r3, [fp, #2]
   1cba4:	cmp	r3, #7
   1cba8:	bne	1c838 <ftello64@plt+0xb4e8>
   1cbac:	ldrb	r3, [fp, #3]
   1cbb0:	cmp	r3, #8
   1cbb4:	bne	1c838 <ftello64@plt+0xb4e8>
   1cbb8:	movw	r3, #28024	; 0x6d78
   1cbbc:	movt	r3, #3
   1cbc0:	mov	r2, #0
   1cbc4:	movw	r4, #28188	; 0x6e1c
   1cbc8:	ldr	r3, [r3]
   1cbcc:	movt	r4, #3
   1cbd0:	str	r2, [r7]
   1cbd4:	cmp	r3, r2
   1cbd8:	str	r4, [sp, #80]	; 0x50
   1cbdc:	str	r3, [sp, #88]	; 0x58
   1cbe0:	beq	1cff0 <ftello64@plt+0xbca0>
   1cbe4:	cmp	r5, #23
   1cbe8:	bls	1cb28 <ftello64@plt+0xb7d8>
   1cbec:	ldrb	ip, [fp, #15]
   1cbf0:	ldrb	r3, [fp, #14]
   1cbf4:	ldrb	r5, [fp, #13]
   1cbf8:	orr	r4, r3, ip, lsl #8
   1cbfc:	ldrb	ip, [fp, #12]
   1cc00:	ldrb	r2, [fp, #11]
   1cc04:	ldrb	r3, [fp, #10]
   1cc08:	orr	ip, ip, r5, lsl #8
   1cc0c:	ldrb	r5, [fp, #9]
   1cc10:	orr	ip, ip, r4, lsl #16
   1cc14:	str	ip, [sp, #124]	; 0x7c
   1cc18:	orr	r3, r3, r2, lsl #8
   1cc1c:	ldrb	ip, [fp, #8]
   1cc20:	mov	r4, #0
   1cc24:	ldrb	r2, [fp, #23]
   1cc28:	orr	r5, ip, r5, lsl #8
   1cc2c:	ldrb	ip, [fp, #22]
   1cc30:	orr	r5, r5, r3, lsl #16
   1cc34:	ldrb	r3, [fp, #21]
   1cc38:	str	r4, [sp, #120]	; 0x78
   1cc3c:	orr	ip, ip, r2, lsl #8
   1cc40:	ldrb	r4, [fp, #19]
   1cc44:	str	r3, [sp, #12]
   1cc48:	ldrd	r2, [sp, #120]	; 0x78
   1cc4c:	str	r4, [sp, #112]	; 0x70
   1cc50:	orr	r2, r2, r5
   1cc54:	ldrd	r4, [sp, #96]	; 0x60
   1cc58:	strd	r2, [sp, #88]	; 0x58
   1cc5c:	strd	r2, [lr]
   1cc60:	ldrd	r2, [sp, #32]
   1cc64:	str	ip, [sp, #108]	; 0x6c
   1cc68:	subs	r2, r2, r4
   1cc6c:	sbc	r3, r3, r5
   1cc70:	ldr	r5, [sp, #12]
   1cc74:	ldrb	ip, [fp, #20]
   1cc78:	ldr	lr, [sp, #108]	; 0x6c
   1cc7c:	orr	ip, ip, r5, lsl #8
   1cc80:	ldrd	r4, [sp, #88]	; 0x58
   1cc84:	cmp	r5, r3
   1cc88:	cmpeq	r4, r2
   1cc8c:	ldr	r2, [sp, #112]	; 0x70
   1cc90:	ldrb	r5, [fp, #18]
   1cc94:	orr	ip, ip, lr, lsl #16
   1cc98:	ldrb	lr, [fp, #17]
   1cc9c:	mov	r3, #0
   1cca0:	str	ip, [sp, #132]	; 0x84
   1cca4:	orr	r5, r5, r2, lsl #8
   1cca8:	ldrb	ip, [fp, #7]
   1ccac:	ldrb	r2, [fp, #16]
   1ccb0:	str	r3, [sp, #128]	; 0x80
   1ccb4:	ldrb	r3, [fp, #6]
   1ccb8:	orr	r2, r2, lr, lsl #8
   1ccbc:	ldrb	lr, [fp, #5]
   1ccc0:	orr	r2, r2, r5, lsl #16
   1ccc4:	orr	r3, r3, ip, lsl #8
   1ccc8:	ldrb	ip, [fp, #4]
   1cccc:	ldrd	r4, [sp, #128]	; 0x80
   1ccd0:	orr	ip, ip, lr, lsl #8
   1ccd4:	orr	r4, r4, r2
   1ccd8:	orr	r3, ip, r3, lsl #16
   1ccdc:	strd	r4, [r1]
   1cce0:	str	r3, [r0]
   1cce4:	ldr	r0, [sl]
   1cce8:	beq	1d0e8 <ftello64@plt+0xbd98>
   1ccec:	ldrd	r2, [sp, #32]
   1ccf0:	mov	r5, #0
   1ccf4:	str	r5, [sp]
   1ccf8:	adds	r2, r2, #4
   1ccfc:	adc	r3, r3, #0
   1cd00:	bl	11290 <fseeko64@plt>
   1cd04:	cmp	r0, r5
   1cd08:	bne	1d0c0 <ftello64@plt+0xbd70>
   1cd0c:	mov	r0, fp
   1cd10:	mov	r1, #1
   1cd14:	mov	r2, #4
   1cd18:	mov	r3, #0
   1cd1c:	bl	1bd98 <ftello64@plt+0xaa48>
   1cd20:	cmp	r0, #4
   1cd24:	bne	1cfc0 <ftello64@plt+0xbc70>
   1cd28:	ldrd	r4, [sp, #24]
   1cd2c:	adds	r4, r4, #4
   1cd30:	adc	r5, r5, #0
   1cd34:	strd	r4, [sp, #24]
   1cd38:	b	1c76c <ftello64@plt+0xb41c>
   1cd3c:	movw	r3, #28152	; 0x6df8
   1cd40:	movt	r3, #3
   1cd44:	mvn	r2, #0
   1cd48:	str	r3, [sp, #88]	; 0x58
   1cd4c:	ldrd	r0, [r3]
   1cd50:	mvn	r3, #0
   1cd54:	cmp	r1, r3
   1cd58:	cmpeq	r0, r2
   1cd5c:	strd	r0, [sp, #80]	; 0x50
   1cd60:	bne	1c940 <ftello64@plt+0xb5f0>
   1cd64:	movw	r4, #28792	; 0x7078
   1cd68:	movt	r4, #3
   1cd6c:	mov	r0, #32
   1cd70:	ldr	r1, [r4]
   1cd74:	str	ip, [sp, #20]
   1cd78:	bl	11140 <_IO_putc@plt>
   1cd7c:	ldr	r0, [r4]
   1cd80:	bl	11098 <fflush@plt>
   1cd84:	ldr	r3, [sp, #88]	; 0x58
   1cd88:	ldr	ip, [sp, #20]
   1cd8c:	ldrd	r0, [r3]
   1cd90:	ldrd	r2, [ip]
   1cd94:	adds	r0, r0, #1
   1cd98:	adc	r1, r1, #0
   1cd9c:	strd	r2, [sp, #32]
   1cda0:	ldr	r3, [sp, #88]	; 0x58
   1cda4:	strd	r0, [r3]
   1cda8:	b	1c940 <ftello64@plt+0xb5f0>
   1cdac:	movw	r3, #28140	; 0x6dec
   1cdb0:	movt	r3, #3
   1cdb4:	ldr	r3, [r3]
   1cdb8:	cmp	r3, #0
   1cdbc:	movweq	r1, #28152	; 0x6df8
   1cdc0:	movteq	r1, #3
   1cdc4:	mvneq	r2, #0
   1cdc8:	mvneq	r3, #0
   1cdcc:	strdeq	r2, [r1]
   1cdd0:	b	1c6bc <ftello64@plt+0xb36c>
   1cdd4:	ldr	r1, [r5]
   1cdd8:	mov	r0, r1
   1cddc:	str	r1, [sp, #16]
   1cde0:	bl	11218 <strlen@plt>
   1cde4:	add	r2, r0, #1
   1cde8:	str	r2, [sp, #20]
   1cdec:	mov	r0, r2
   1cdf0:	bl	111ac <malloc@plt>
   1cdf4:	ldr	r1, [sp, #16]
   1cdf8:	ldr	r2, [sp, #20]
   1cdfc:	subs	r4, r0, #0
   1ce00:	beq	1cf94 <ftello64@plt+0xbc44>
   1ce04:	bl	110d4 <memcpy@plt>
   1ce08:	b	1ca60 <ftello64@plt+0xb710>
   1ce0c:	ldr	ip, [sp, #72]	; 0x48
   1ce10:	ldr	r3, [ip]
   1ce14:	cmp	r3, #0
   1ce18:	beq	1cac0 <ftello64@plt+0xb770>
   1ce1c:	mov	r1, r4
   1ce20:	movw	r0, #13984	; 0x36a0
   1ce24:	movt	r0, #2
   1ce28:	bl	13164 <ftello64@plt+0x1e14>
   1ce2c:	ldr	r4, [sp, #60]	; 0x3c
   1ce30:	ldr	r1, [r4]
   1ce34:	add	r1, r1, #1
   1ce38:	str	r1, [r4]
   1ce3c:	b	1cac8 <ftello64@plt+0xb778>
   1ce40:	mov	r0, fp
   1ce44:	bl	110b0 <free@plt>
   1ce48:	mov	r0, #0
   1ce4c:	add	sp, sp, #140	; 0x8c
   1ce50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ce54:	movw	r4, #28792	; 0x7078
   1ce58:	movt	r4, #3
   1ce5c:	mov	r0, #46	; 0x2e
   1ce60:	ldr	r1, [r4]
   1ce64:	bl	11140 <_IO_putc@plt>
   1ce68:	ldr	r0, [r4]
   1ce6c:	bl	11098 <fflush@plt>
   1ce70:	movw	r3, #27800	; 0x6c98
   1ce74:	movt	r3, #3
   1ce78:	mov	r2, #1
   1ce7c:	str	r2, [r3]
   1ce80:	b	1c9b4 <ftello64@plt+0xb664>
   1ce84:	ldrd	r4, [sp, #48]	; 0x30
   1ce88:	mvn	r2, #1
   1ce8c:	mvn	r3, #0
   1ce90:	cmp	r5, r3
   1ce94:	cmpeq	r4, r2
   1ce98:	bne	1c6d4 <ftello64@plt+0xb384>
   1ce9c:	movw	r3, #27960	; 0x6d38
   1cea0:	movt	r3, #3
   1cea4:	mov	r5, #1
   1cea8:	str	r5, [sp, #64]	; 0x40
   1ceac:	ldr	r0, [r3]
   1ceb0:	str	r5, [sp, #44]	; 0x2c
   1ceb4:	bl	11350 <ftello64@plt>
   1ceb8:	ldr	r2, [sp, #64]	; 0x40
   1cebc:	strd	r0, [sp, #96]	; 0x60
   1cec0:	mvn	r1, #1
   1cec4:	b	1c704 <ftello64@plt+0xb3b4>
   1cec8:	mov	r3, r0
   1cecc:	movw	r0, #11020	; 0x2b0c
   1ced0:	movt	r0, #2
   1ced4:	mov	r1, r4
   1ced8:	str	r3, [sp, #20]
   1cedc:	bl	13164 <ftello64@plt+0x1e14>
   1cee0:	mov	r0, r4
   1cee4:	bl	110b0 <free@plt>
   1cee8:	mov	r0, fp
   1ceec:	bl	110b0 <free@plt>
   1cef0:	ldr	r3, [sp, #20]
   1cef4:	mov	r0, r3
   1cef8:	add	sp, sp, #140	; 0x8c
   1cefc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cf00:	mov	r3, r0
   1cf04:	mov	r1, #1
   1cf08:	movw	r0, #11572	; 0x2d34
   1cf0c:	movt	r0, #2
   1cf10:	str	r3, [sp, #20]
   1cf14:	bl	12e84 <ftello64@plt+0x1b34>
   1cf18:	movw	r0, #13944	; 0x3678
   1cf1c:	movw	r1, #11572	; 0x2d34
   1cf20:	movt	r0, #2
   1cf24:	movt	r1, #2
   1cf28:	b	1cedc <ftello64@plt+0xbb8c>
   1cf2c:	ldr	r5, [sp, #104]	; 0x68
   1cf30:	mov	r0, r4
   1cf34:	ldr	r6, [sp, #80]	; 0x50
   1cf38:	ldr	r3, [r5]
   1cf3c:	cmp	r3, #2
   1cf40:	bne	1cf54 <ftello64@plt+0xbc04>
   1cf44:	ldr	ip, [sp, #72]	; 0x48
   1cf48:	ldr	r3, [ip]
   1cf4c:	cmp	r3, #0
   1cf50:	bne	1d0d4 <ftello64@plt+0xbd84>
   1cf54:	bl	110b0 <free@plt>
   1cf58:	b	1c76c <ftello64@plt+0xb41c>
   1cf5c:	ldr	r1, [r5]
   1cf60:	mov	r0, r1
   1cf64:	str	r1, [sp, #16]
   1cf68:	bl	11218 <strlen@plt>
   1cf6c:	add	r2, r0, #1
   1cf70:	str	r2, [sp, #20]
   1cf74:	mov	r0, r2
   1cf78:	bl	111ac <malloc@plt>
   1cf7c:	ldr	r1, [sp, #16]
   1cf80:	ldr	r2, [sp, #20]
   1cf84:	subs	r4, r0, #0
   1cf88:	beq	1cf94 <ftello64@plt+0xbc44>
   1cf8c:	bl	110d4 <memcpy@plt>
   1cf90:	b	1ca3c <ftello64@plt+0xb6ec>
   1cf94:	movw	r0, #10112	; 0x2780
   1cf98:	movt	r0, #2
   1cf9c:	bl	13164 <ftello64@plt+0x1e14>
   1cfa0:	mov	r0, #4
   1cfa4:	b	1cb8c <ftello64@plt+0xb83c>
   1cfa8:	mov	r0, r4
   1cfac:	bl	110b0 <free@plt>
   1cfb0:	mov	r0, fp
   1cfb4:	bl	110b0 <free@plt>
   1cfb8:	mov	r0, #3
   1cfbc:	b	1cb8c <ftello64@plt+0xb83c>
   1cfc0:	mov	r0, fp
   1cfc4:	bl	110b0 <free@plt>
   1cfc8:	movw	r3, #28792	; 0x7078
   1cfcc:	movt	r3, #3
   1cfd0:	movw	r0, #12960	; 0x32a0
   1cfd4:	mov	r1, #1
   1cfd8:	movt	r0, #2
   1cfdc:	ldr	r3, [r3]
   1cfe0:	mov	r2, #20
   1cfe4:	bl	1114c <fwrite@plt>
   1cfe8:	mov	r0, #10
   1cfec:	b	1cb8c <ftello64@plt+0xb83c>
   1cff0:	cmp	r5, #15
   1cff4:	bls	1cb28 <ftello64@plt+0xb7d8>
   1cff8:	ldrb	r4, [fp, #11]
   1cffc:	ldrb	ip, [fp, #10]
   1d000:	ldrb	r2, [fp, #9]
   1d004:	orr	ip, ip, r4, lsl #8
   1d008:	ldrb	r5, [fp, #15]
   1d00c:	ldrb	r4, [fp, #7]
   1d010:	ldrb	r3, [fp, #8]
   1d014:	str	r5, [sp, #12]
   1d018:	orr	r3, r3, r2, lsl #8
   1d01c:	str	r4, [sp, #108]	; 0x6c
   1d020:	orr	ip, r3, ip, lsl #16
   1d024:	ldrd	r4, [sp, #32]
   1d028:	ldrd	r2, [sp, #96]	; 0x60
   1d02c:	subs	r4, r4, r2
   1d030:	sbc	r5, r5, r3
   1d034:	strd	r4, [sp, #112]	; 0x70
   1d038:	ldr	r4, [sp, #88]	; 0x58
   1d03c:	mov	r2, ip
   1d040:	ldr	ip, [sp, #12]
   1d044:	mov	r3, #0
   1d048:	strd	r2, [lr]
   1d04c:	str	r4, [r1, #4]
   1d050:	ldrd	r4, [sp, #112]	; 0x70
   1d054:	ldrb	lr, [fp, #5]
   1d058:	cmp	r3, r5
   1d05c:	cmpeq	r2, r4
   1d060:	ldrb	r3, [fp, #14]
   1d064:	ldrb	r2, [fp, #4]
   1d068:	ldr	r5, [sp, #108]	; 0x6c
   1d06c:	orr	r3, r3, ip, lsl #8
   1d070:	ldrb	r4, [fp, #6]
   1d074:	orr	lr, r2, lr, lsl #8
   1d078:	ldrb	ip, [fp, #13]
   1d07c:	ldrb	r2, [fp, #12]
   1d080:	orr	r4, r4, r5, lsl #8
   1d084:	orr	r2, r2, ip, lsl #8
   1d088:	orr	lr, lr, r4, lsl #16
   1d08c:	orr	r3, r2, r3, lsl #16
   1d090:	str	lr, [r0]
   1d094:	str	r3, [r1]
   1d098:	ldr	r0, [sl]
   1d09c:	beq	1d140 <ftello64@plt+0xbdf0>
   1d0a0:	ldrd	r2, [sp, #32]
   1d0a4:	ldr	r4, [sp, #88]	; 0x58
   1d0a8:	adds	r2, r2, #4
   1d0ac:	adc	r3, r3, #0
   1d0b0:	str	r4, [sp]
   1d0b4:	bl	11290 <fseeko64@plt>
   1d0b8:	cmp	r0, #0
   1d0bc:	beq	1cd0c <ftello64@plt+0xb9bc>
   1d0c0:	movw	r1, #13912	; 0x3658
   1d0c4:	mov	r0, #11
   1d0c8:	movt	r1, #2
   1d0cc:	bl	12f88 <ftello64@plt+0x1c38>
   1d0d0:	b	1cd0c <ftello64@plt+0xb9bc>
   1d0d4:	bl	110b0 <free@plt>
   1d0d8:	mov	r0, fp
   1d0dc:	bl	110b0 <free@plt>
   1d0e0:	mov	r0, #3
   1d0e4:	b	1cb8c <ftello64@plt+0xb83c>
   1d0e8:	ldr	r5, [sp, #80]	; 0x50
   1d0ec:	mov	r3, #1
   1d0f0:	str	r3, [r5]
   1d0f4:	bl	11350 <ftello64@plt>
   1d0f8:	ldrd	r2, [sp, #32]
   1d0fc:	mov	ip, #0
   1d100:	ldr	r0, [sl]
   1d104:	adds	r2, r2, #24
   1d108:	str	ip, [sp]
   1d10c:	adc	r3, r3, #0
   1d110:	bl	11290 <fseeko64@plt>
   1d114:	cmp	r0, #0
   1d118:	beq	1d12c <ftello64@plt+0xbddc>
   1d11c:	movw	r1, #13912	; 0x3658
   1d120:	mov	r0, #11
   1d124:	movt	r1, #2
   1d128:	bl	12f88 <ftello64@plt+0x1c38>
   1d12c:	ldr	r0, [sl]
   1d130:	mov	r5, #24
   1d134:	bl	11350 <ftello64@plt>
   1d138:	strd	r0, [sp, #96]	; 0x60
   1d13c:	b	1c8d0 <ftello64@plt+0xb580>
   1d140:	ldr	r5, [sp, #80]	; 0x50
   1d144:	mov	r3, #1
   1d148:	str	r3, [r5]
   1d14c:	bl	11350 <ftello64@plt>
   1d150:	ldrd	r2, [sp, #32]
   1d154:	ldr	ip, [sp, #88]	; 0x58
   1d158:	adds	r2, r2, #16
   1d15c:	ldr	r0, [sl]
   1d160:	adc	r3, r3, #0
   1d164:	str	ip, [sp]
   1d168:	bl	11290 <fseeko64@plt>
   1d16c:	cmp	r0, #0
   1d170:	beq	1d184 <ftello64@plt+0xbe34>
   1d174:	movw	r1, #13912	; 0x3658
   1d178:	mov	r0, #11
   1d17c:	movt	r1, #2
   1d180:	bl	12f88 <ftello64@plt+0x1c38>
   1d184:	ldr	r0, [sl]
   1d188:	mov	r5, #16
   1d18c:	bl	11350 <ftello64@plt>
   1d190:	strd	r0, [sp, #96]	; 0x60
   1d194:	b	1c8d0 <ftello64@plt+0xb580>
   1d198:	cmp	r0, #0
   1d19c:	bxeq	lr
   1d1a0:	ldrb	r3, [r0]
   1d1a4:	cmp	r3, #0
   1d1a8:	bne	1d1bc <ftello64@plt+0xbe6c>
   1d1ac:	b	1d1cc <ftello64@plt+0xbe7c>
   1d1b0:	ldrb	r3, [r0, #1]!
   1d1b4:	cmp	r3, #0
   1d1b8:	beq	1d1cc <ftello64@plt+0xbe7c>
   1d1bc:	tst	r3, #128	; 0x80
   1d1c0:	beq	1d1b0 <ftello64@plt+0xbe60>
   1d1c4:	mov	r0, #0
   1d1c8:	bx	lr
   1d1cc:	mov	r0, #1
   1d1d0:	bx	lr
   1d1d4:	push	{r4, r5, r6, r7, lr}
   1d1d8:	movw	r7, #21440	; 0x53c0
   1d1dc:	movt	r7, #3
   1d1e0:	sub	sp, sp, #36	; 0x24
   1d1e4:	cmp	r0, #0
   1d1e8:	mov	r2, #0
   1d1ec:	ldr	r3, [r7]
   1d1f0:	str	r2, [sp, #16]
   1d1f4:	str	r3, [sp, #28]
   1d1f8:	beq	1d2bc <ftello64@plt+0xbf6c>
   1d1fc:	lsrs	r2, r0, #8
   1d200:	strb	r0, [sp, #16]
   1d204:	beq	1d2c4 <ftello64@plt+0xbf74>
   1d208:	lsrs	r3, r0, #16
   1d20c:	strb	r2, [sp, #17]
   1d210:	beq	1d2cc <ftello64@plt+0xbf7c>
   1d214:	lsrs	r0, r0, #24
   1d218:	strb	r3, [sp, #18]
   1d21c:	beq	1d2d4 <ftello64@plt+0xbf84>
   1d220:	mov	r4, #4
   1d224:	strb	r0, [sp, #19]
   1d228:	mov	r0, #16
   1d22c:	bl	111ac <malloc@plt>
   1d230:	subs	r5, r0, #0
   1d234:	beq	1d2dc <ftello64@plt+0xbf8c>
   1d238:	cmp	r4, #2
   1d23c:	mov	r3, #35	; 0x23
   1d240:	strh	r3, [r5]
   1d244:	add	r6, sp, #16
   1d248:	movwle	r3, #14036	; 0x36d4
   1d24c:	movwgt	r3, #14040	; 0x36d8
   1d250:	movtle	r3, #2
   1d254:	movtgt	r3, #2
   1d258:	movle	r4, #1
   1d25c:	movgt	r4, #2
   1d260:	ldrh	r3, [r3]
   1d264:	strh	r3, [r5, #1]
   1d268:	ldrb	ip, [r6, r4]
   1d26c:	mov	r1, #1
   1d270:	mov	r2, #7
   1d274:	movw	r3, #14044	; 0x36dc
   1d278:	add	r0, sp, #8
   1d27c:	movt	r3, #2
   1d280:	str	ip, [sp]
   1d284:	bl	11248 <__sprintf_chk@plt>
   1d288:	mov	r0, r5
   1d28c:	add	r1, sp, #8
   1d290:	mov	r2, #16
   1d294:	bl	1123c <__strcat_chk@plt>
   1d298:	subs	r4, r4, #1
   1d29c:	bpl	1d268 <ftello64@plt+0xbf18>
   1d2a0:	ldr	r2, [sp, #28]
   1d2a4:	mov	r0, r5
   1d2a8:	ldr	r3, [r7]
   1d2ac:	cmp	r2, r3
   1d2b0:	bne	1d2f0 <ftello64@plt+0xbfa0>
   1d2b4:	add	sp, sp, #36	; 0x24
   1d2b8:	pop	{r4, r5, r6, r7, pc}
   1d2bc:	mov	r4, r0
   1d2c0:	b	1d228 <ftello64@plt+0xbed8>
   1d2c4:	mov	r4, #1
   1d2c8:	b	1d228 <ftello64@plt+0xbed8>
   1d2cc:	mov	r4, #2
   1d2d0:	b	1d228 <ftello64@plt+0xbed8>
   1d2d4:	mov	r4, #3
   1d2d8:	b	1d228 <ftello64@plt+0xbed8>
   1d2dc:	movw	r1, #14008	; 0x36b8
   1d2e0:	mov	r0, #4
   1d2e4:	movt	r1, #2
   1d2e8:	bl	12f88 <ftello64@plt+0x1c38>
   1d2ec:	b	1d238 <ftello64@plt+0xbee8>
   1d2f0:	bl	11104 <__stack_chk_fail@plt>
   1d2f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d2f8:	movw	sl, #21440	; 0x53c0
   1d2fc:	movt	sl, #3
   1d300:	sub	sp, sp, #28
   1d304:	mov	r6, r0
   1d308:	ldr	r3, [sl]
   1d30c:	str	r3, [sp, #20]
   1d310:	bl	11164 <__ctype_get_mb_cur_max@plt>
   1d314:	ldr	r4, [r6]
   1d318:	cmp	r4, #0
   1d31c:	beq	1d338 <ftello64@plt+0xbfe8>
   1d320:	mov	r3, r6
   1d324:	mov	r4, #0
   1d328:	ldr	r2, [r3, #4]!
   1d32c:	add	r4, r4, #1
   1d330:	cmp	r2, #0
   1d334:	bne	1d328 <ftello64@plt+0xbfd8>
   1d338:	cmp	r0, #8
   1d33c:	movlt	r0, #8
   1d340:	mul	r0, r0, r4
   1d344:	add	r0, r0, #1
   1d348:	bl	111ac <malloc@plt>
   1d34c:	subs	r7, r0, #0
   1d350:	beq	1d4c4 <ftello64@plt+0xc174>
   1d354:	mov	r5, #0
   1d358:	mov	r1, #97	; 0x61
   1d35c:	strb	r5, [r7]
   1d360:	mov	r0, r5
   1d364:	bl	11074 <wctomb@plt>
   1d368:	cmp	r4, r5
   1d36c:	beq	1d420 <ftello64@plt+0xc0d0>
   1d370:	movw	r8, #28004	; 0x6d64
   1d374:	movw	r9, #27792	; 0x6c90
   1d378:	movw	r3, #14076	; 0x36fc
   1d37c:	movt	r8, #3
   1d380:	movt	r3, #2
   1d384:	movt	r9, #3
   1d388:	str	r3, [sp, #4]
   1d38c:	b	1d3d0 <ftello64@plt+0xc080>
   1d390:	cmp	r0, #1
   1d394:	bne	1d3a4 <ftello64@plt+0xc054>
   1d398:	ldrsb	r3, [sp, #8]
   1d39c:	cmp	r3, #0
   1d3a0:	bge	1d468 <ftello64@plt+0xc118>
   1d3a4:	ldr	r0, [r6, #-4]
   1d3a8:	bl	1d1d4 <ftello64@plt+0xbe84>
   1d3ac:	mov	fp, r0
   1d3b0:	mov	r0, r7
   1d3b4:	mov	r1, fp
   1d3b8:	bl	11158 <strcat@plt>
   1d3bc:	mov	r0, fp
   1d3c0:	bl	110b0 <free@plt>
   1d3c4:	add	r5, r5, #1
   1d3c8:	cmp	r5, r4
   1d3cc:	beq	1d420 <ftello64@plt+0xc0d0>
   1d3d0:	add	r0, sp, #8
   1d3d4:	ldr	r1, [r6], #4
   1d3d8:	mov	r2, #9
   1d3dc:	bl	1129c <__wctomb_chk@plt>
   1d3e0:	ldr	r3, [r8]
   1d3e4:	cmp	r3, #0
   1d3e8:	bne	1d390 <ftello64@plt+0xc040>
   1d3ec:	cmp	r0, #0
   1d3f0:	bgt	1d468 <ftello64@plt+0xc118>
   1d3f4:	ldr	r3, [r9]
   1d3f8:	cmp	r3, #0
   1d3fc:	beq	1d47c <ftello64@plt+0xc12c>
   1d400:	mov	r0, r7
   1d404:	add	r5, r5, #1
   1d408:	bl	11218 <strlen@plt>
   1d40c:	ldr	r2, [sp, #4]
   1d410:	cmp	r5, r4
   1d414:	ldrh	r3, [r2]
   1d418:	strh	r3, [r7, r0]
   1d41c:	bne	1d3d0 <ftello64@plt+0xc080>
   1d420:	mov	r0, r7
   1d424:	bl	11218 <strlen@plt>
   1d428:	add	r0, r0, #1
   1d42c:	bl	111ac <malloc@plt>
   1d430:	subs	r4, r0, #0
   1d434:	beq	1d4a8 <ftello64@plt+0xc158>
   1d438:	mov	r1, r7
   1d43c:	mov	r0, r4
   1d440:	bl	11170 <strcpy@plt>
   1d444:	mov	r0, r7
   1d448:	bl	110b0 <free@plt>
   1d44c:	ldr	r2, [sp, #20]
   1d450:	ldr	r3, [sl]
   1d454:	mov	r0, r4
   1d458:	cmp	r2, r3
   1d45c:	bne	1d4d8 <ftello64@plt+0xc188>
   1d460:	add	sp, sp, #28
   1d464:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d468:	mov	r2, r0
   1d46c:	add	r1, sp, #8
   1d470:	mov	r0, r7
   1d474:	bl	11308 <strncat@plt>
   1d478:	b	1d3c4 <ftello64@plt+0xc074>
   1d47c:	ldr	r0, [r6, #-4]
   1d480:	bl	1d1d4 <ftello64@plt+0xbe84>
   1d484:	mov	r3, r0
   1d488:	mov	r0, r7
   1d48c:	mov	r1, r3
   1d490:	str	r3, [sp]
   1d494:	bl	11158 <strcat@plt>
   1d498:	ldr	r3, [sp]
   1d49c:	mov	r0, r3
   1d4a0:	bl	110b0 <free@plt>
   1d4a4:	b	1d3c4 <ftello64@plt+0xc074>
   1d4a8:	mov	r0, r7
   1d4ac:	bl	110b0 <free@plt>
   1d4b0:	movw	r1, #14052	; 0x36e4
   1d4b4:	mov	r0, #4
   1d4b8:	movt	r1, #2
   1d4bc:	bl	12f88 <ftello64@plt+0x1c38>
   1d4c0:	b	1d438 <ftello64@plt+0xc0e8>
   1d4c4:	movw	r1, #14052	; 0x36e4
   1d4c8:	mov	r0, #4
   1d4cc:	movt	r1, #2
   1d4d0:	bl	12f88 <ftello64@plt+0x1c38>
   1d4d4:	b	1d354 <ftello64@plt+0xc004>
   1d4d8:	bl	11104 <__stack_chk_fail@plt>
   1d4dc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d4e0:	movw	r8, #21440	; 0x53c0
   1d4e4:	movt	r8, #3
   1d4e8:	ldr	r5, [r0]
   1d4ec:	sub	sp, sp, #16
   1d4f0:	mov	r7, r0
   1d4f4:	ldr	r3, [r8]
   1d4f8:	cmp	r5, #0
   1d4fc:	str	r3, [sp, #12]
   1d500:	beq	1d618 <ftello64@plt+0xc2c8>
   1d504:	mov	r3, r0
   1d508:	mov	r5, #0
   1d50c:	ldr	r2, [r3, #4]!
   1d510:	add	r5, r5, #1
   1d514:	cmp	r2, #0
   1d518:	bne	1d50c <ftello64@plt+0xc1bc>
   1d51c:	lsl	r0, r5, #3
   1d520:	add	r0, r0, #1
   1d524:	bl	111ac <malloc@plt>
   1d528:	subs	r9, r0, #0
   1d52c:	beq	1d620 <ftello64@plt+0xc2d0>
   1d530:	cmp	r5, #0
   1d534:	mov	r6, #0
   1d538:	subne	r7, r7, #4
   1d53c:	strb	r6, [r9]
   1d540:	movne	sl, r6
   1d544:	bne	1d578 <ftello64@plt+0xc228>
   1d548:	b	1d5bc <ftello64@plt+0xc26c>
   1d54c:	mov	r0, r4
   1d550:	add	r6, r6, #1
   1d554:	bl	1d1d4 <ftello64@plt+0xbe84>
   1d558:	mov	r4, r0
   1d55c:	mov	r0, r9
   1d560:	mov	r1, r4
   1d564:	bl	11158 <strcat@plt>
   1d568:	mov	r0, r4
   1d56c:	bl	110b0 <free@plt>
   1d570:	cmp	r6, r5
   1d574:	beq	1d5bc <ftello64@plt+0xc26c>
   1d578:	ldr	r4, [r7, #4]!
   1d57c:	cmp	r4, #127	; 0x7f
   1d580:	bhi	1d54c <ftello64@plt+0xc1fc>
   1d584:	bl	111f4 <__ctype_b_loc@plt>
   1d588:	lsl	r3, r4, #1
   1d58c:	ldr	r2, [r0]
   1d590:	ldrh	r3, [r2, r3]
   1d594:	tst	r3, #16384	; 0x4000
   1d598:	beq	1d54c <ftello64@plt+0xc1fc>
   1d59c:	mov	r0, r9
   1d5a0:	mov	r1, sp
   1d5a4:	add	r6, r6, #1
   1d5a8:	strb	r4, [sp]
   1d5ac:	strb	sl, [sp, #1]
   1d5b0:	bl	11158 <strcat@plt>
   1d5b4:	cmp	r6, r5
   1d5b8:	bne	1d578 <ftello64@plt+0xc228>
   1d5bc:	mov	r0, r9
   1d5c0:	bl	11218 <strlen@plt>
   1d5c4:	add	r0, r0, #1
   1d5c8:	bl	111ac <malloc@plt>
   1d5cc:	subs	r4, r0, #0
   1d5d0:	beq	1d604 <ftello64@plt+0xc2b4>
   1d5d4:	mov	r1, r9
   1d5d8:	mov	r0, r4
   1d5dc:	bl	11170 <strcpy@plt>
   1d5e0:	mov	r0, r9
   1d5e4:	bl	110b0 <free@plt>
   1d5e8:	ldr	r2, [sp, #12]
   1d5ec:	ldr	r3, [r8]
   1d5f0:	mov	r0, r4
   1d5f4:	cmp	r2, r3
   1d5f8:	bne	1d634 <ftello64@plt+0xc2e4>
   1d5fc:	add	sp, sp, #16
   1d600:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d604:	movw	r1, #14080	; 0x3700
   1d608:	mov	r0, #4
   1d60c:	movt	r1, #2
   1d610:	bl	12f88 <ftello64@plt+0x1c38>
   1d614:	b	1d5d4 <ftello64@plt+0xc284>
   1d618:	mov	r0, #1
   1d61c:	b	1d524 <ftello64@plt+0xc1d4>
   1d620:	movw	r1, #14080	; 0x3700
   1d624:	mov	r0, #4
   1d628:	movt	r1, #2
   1d62c:	bl	12f88 <ftello64@plt+0x1c38>
   1d630:	b	1d530 <ftello64@plt+0xc1e0>
   1d634:	bl	11104 <__stack_chk_fail@plt>
   1d638:	push	{r3, r4, r5, lr}
   1d63c:	mov	r4, r0
   1d640:	bl	11218 <strlen@plt>
   1d644:	lsl	r0, r0, #1
   1d648:	add	r0, r0, #1
   1d64c:	bl	111ac <malloc@plt>
   1d650:	subs	r5, r0, #0
   1d654:	beq	1d6e4 <ftello64@plt+0xc394>
   1d658:	mov	ip, r4
   1d65c:	mov	r3, r5
   1d660:	mov	r4, #94	; 0x5e
   1d664:	b	1d688 <ftello64@plt+0xc338>
   1d668:	cmp	r2, #31
   1d66c:	strbls	r4, [lr], #2
   1d670:	strbhi	r2, [r3]
   1d674:	addhi	r3, r3, #1
   1d678:	ldrbls	r2, [ip, #-1]
   1d67c:	addls	r2, r2, #64	; 0x40
   1d680:	strbls	r2, [r3, #1]
   1d684:	movls	r3, lr
   1d688:	ldrb	r2, [ip], #1
   1d68c:	mov	lr, r3
   1d690:	cmp	r2, #0
   1d694:	bne	1d668 <ftello64@plt+0xc318>
   1d698:	strb	r2, [r3]
   1d69c:	mov	r0, r5
   1d6a0:	bl	11218 <strlen@plt>
   1d6a4:	add	r0, r0, #1
   1d6a8:	bl	111ac <malloc@plt>
   1d6ac:	subs	r4, r0, #0
   1d6b0:	beq	1d6d0 <ftello64@plt+0xc380>
   1d6b4:	mov	r1, r5
   1d6b8:	mov	r0, r4
   1d6bc:	bl	11170 <strcpy@plt>
   1d6c0:	mov	r0, r5
   1d6c4:	bl	110b0 <free@plt>
   1d6c8:	mov	r0, r4
   1d6cc:	pop	{r3, r4, r5, pc}
   1d6d0:	movw	r1, #14104	; 0x3718
   1d6d4:	mov	r0, #4
   1d6d8:	movt	r1, #2
   1d6dc:	bl	12f88 <ftello64@plt+0x1c38>
   1d6e0:	b	1d6b4 <ftello64@plt+0xc364>
   1d6e4:	movw	r1, #14104	; 0x3718
   1d6e8:	mov	r0, #4
   1d6ec:	movt	r1, #2
   1d6f0:	bl	12f88 <ftello64@plt+0x1c38>
   1d6f4:	b	1d658 <ftello64@plt+0xc308>
   1d6f8:	push	{r3, r4, r5, lr}
   1d6fc:	mov	r5, r0
   1d700:	bl	11164 <__ctype_get_mb_cur_max@plt>
   1d704:	mov	r1, r5
   1d708:	mov	r2, r0
   1d70c:	mov	r0, #0
   1d710:	bl	112d8 <mbstowcs@plt>
   1d714:	cmn	r0, #1
   1d718:	beq	1d7a8 <ftello64@plt+0xc458>
   1d71c:	add	r0, r0, #1
   1d720:	lsl	r0, r0, #2
   1d724:	bl	111ac <malloc@plt>
   1d728:	subs	r4, r0, #0
   1d72c:	beq	1d7b8 <ftello64@plt+0xc468>
   1d730:	mov	r0, r5
   1d734:	bl	11218 <strlen@plt>
   1d738:	mov	r1, r5
   1d73c:	add	r2, r0, #1
   1d740:	mov	r0, r4
   1d744:	bl	112d8 <mbstowcs@plt>
   1d748:	mov	r2, #0
   1d74c:	add	r3, r0, #1
   1d750:	str	r2, [r4, r0, lsl #2]
   1d754:	lsl	r0, r3, #2
   1d758:	bl	111ac <malloc@plt>
   1d75c:	subs	r5, r0, #0
   1d760:	beq	1d7cc <ftello64@plt+0xc47c>
   1d764:	ldr	r3, [r4]
   1d768:	cmp	r3, #0
   1d76c:	str	r3, [r5]
   1d770:	beq	1d7b0 <ftello64@plt+0xc460>
   1d774:	add	r3, r5, #4
   1d778:	mov	r1, r4
   1d77c:	ldr	r2, [r1, #4]!
   1d780:	mov	ip, r3
   1d784:	cmp	r2, #0
   1d788:	str	r2, [r3], #4
   1d78c:	bne	1d77c <ftello64@plt+0xc42c>
   1d790:	mov	r0, r4
   1d794:	mov	r3, #0
   1d798:	str	r3, [ip]
   1d79c:	bl	110b0 <free@plt>
   1d7a0:	mov	r0, r5
   1d7a4:	pop	{r3, r4, r5, pc}
   1d7a8:	mov	r0, #0
   1d7ac:	pop	{r3, r4, r5, pc}
   1d7b0:	mov	ip, r5
   1d7b4:	b	1d790 <ftello64@plt+0xc440>
   1d7b8:	movw	r1, #14128	; 0x3730
   1d7bc:	mov	r0, #4
   1d7c0:	movt	r1, #2
   1d7c4:	bl	12f88 <ftello64@plt+0x1c38>
   1d7c8:	b	1d730 <ftello64@plt+0xc3e0>
   1d7cc:	movw	r1, #14128	; 0x3730
   1d7d0:	mov	r0, #4
   1d7d4:	movt	r1, #2
   1d7d8:	bl	12f88 <ftello64@plt+0x1c38>
   1d7dc:	b	1d764 <ftello64@plt+0xc414>
   1d7e0:	push	{r3, r4, r5, lr}
   1d7e4:	bl	1d6f8 <ftello64@plt+0xc3a8>
   1d7e8:	mov	r5, r0
   1d7ec:	bl	1d4dc <ftello64@plt+0xc18c>
   1d7f0:	mov	r4, r0
   1d7f4:	mov	r0, r5
   1d7f8:	bl	110b0 <free@plt>
   1d7fc:	mov	r0, r4
   1d800:	pop	{r3, r4, r5, pc}
   1d804:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d808:	movw	r4, #21440	; 0x53c0
   1d80c:	movt	r4, #3
   1d810:	sub	sp, sp, #16
   1d814:	subs	r6, r0, #0
   1d818:	ldr	r3, [r4]
   1d81c:	str	r3, [sp, #12]
   1d820:	beq	1d8c4 <ftello64@plt+0xc574>
   1d824:	ldr	r0, [r6]
   1d828:	cmp	r0, #0
   1d82c:	blt	1d8c4 <ftello64@plt+0xc574>
   1d830:	mov	r7, r6
   1d834:	mov	r8, #0
   1d838:	cmp	r0, #126	; 0x7e
   1d83c:	bls	1d8e0 <ftello64@plt+0xc590>
   1d840:	mov	r2, r0
   1d844:	mov	r3, #63	; 0x3f
   1d848:	mov	ip, #128	; 0x80
   1d84c:	mov	r1, #0
   1d850:	b	1d858 <ftello64@plt+0xc508>
   1d854:	mov	r1, r5
   1d858:	asr	r3, r3, #1
   1d85c:	lsr	r2, r2, #6
   1d860:	bics	r5, r2, r3
   1d864:	asr	ip, ip, #1
   1d868:	orr	ip, ip, #128	; 0x80
   1d86c:	add	r5, r1, #1
   1d870:	bne	1d854 <ftello64@plt+0xc504>
   1d874:	add	r3, r1, r1, lsl #1
   1d878:	add	r2, r5, r5, lsl #1
   1d87c:	add	r1, r1, #2
   1d880:	add	r5, sp, #16
   1d884:	lsl	r3, r3, #1
   1d888:	lsl	r2, r2, #1
   1d88c:	orr	ip, ip, r0, lsr r2
   1d890:	strb	ip, [r5, #-16]!
   1d894:	lsr	r2, r0, r3
   1d898:	sub	r3, r3, #6
   1d89c:	and	r2, r2, #63	; 0x3f
   1d8a0:	cmn	r3, #6
   1d8a4:	mvn	r2, r2, lsl #25
   1d8a8:	mvn	r2, r2, lsr #25
   1d8ac:	strb	r2, [r5, #1]!
   1d8b0:	bne	1d894 <ftello64@plt+0xc544>
   1d8b4:	ldr	r0, [r7, #4]!
   1d8b8:	add	r8, r8, r1
   1d8bc:	cmp	r0, #0
   1d8c0:	bge	1d838 <ftello64@plt+0xc4e8>
   1d8c4:	mov	r0, #0
   1d8c8:	ldr	r2, [sp, #12]
   1d8cc:	ldr	r3, [r4]
   1d8d0:	cmp	r2, r3
   1d8d4:	bne	1da34 <ftello64@plt+0xc6e4>
   1d8d8:	add	sp, sp, #16
   1d8dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d8e0:	uxtb	r0, r0
   1d8e4:	strb	r0, [sp]
   1d8e8:	cmp	r0, #0
   1d8ec:	beq	1d908 <ftello64@plt+0xc5b8>
   1d8f0:	ldr	r0, [r7, #4]!
   1d8f4:	mov	r1, #1
   1d8f8:	add	r8, r8, r1
   1d8fc:	cmp	r0, #0
   1d900:	bge	1d838 <ftello64@plt+0xc4e8>
   1d904:	b	1d8c4 <ftello64@plt+0xc574>
   1d908:	add	r8, r8, #1
   1d90c:	mov	r0, r8
   1d910:	bl	111ac <malloc@plt>
   1d914:	subs	r7, r0, #0
   1d918:	beq	1da20 <ftello64@plt+0xc6d0>
   1d91c:	ldr	r0, [r6]
   1d920:	cmp	r0, #0
   1d924:	blt	1d8c4 <ftello64@plt+0xc574>
   1d928:	adds	r9, r7, #0
   1d92c:	mov	r5, #0
   1d930:	movne	r9, #1
   1d934:	cmp	r0, #126	; 0x7e
   1d938:	strbls	r0, [sp]
   1d93c:	movls	sl, #1
   1d940:	bls	1d9bc <ftello64@plt+0xc66c>
   1d944:	mov	r2, r0
   1d948:	mov	r3, #63	; 0x3f
   1d94c:	mov	ip, #128	; 0x80
   1d950:	mov	r1, #0
   1d954:	b	1d95c <ftello64@plt+0xc60c>
   1d958:	mov	r1, sl
   1d95c:	asr	r3, r3, #1
   1d960:	lsr	r2, r2, #6
   1d964:	bics	sl, r2, r3
   1d968:	asr	ip, ip, #1
   1d96c:	orr	ip, ip, #128	; 0x80
   1d970:	add	sl, r1, #1
   1d974:	bne	1d958 <ftello64@plt+0xc608>
   1d978:	add	r3, r1, r1, lsl #1
   1d97c:	add	r2, sl, sl, lsl #1
   1d980:	add	r1, r1, #2
   1d984:	add	sl, sp, #16
   1d988:	lsl	r3, r3, #1
   1d98c:	lsl	r2, r2, #1
   1d990:	orr	ip, ip, r0, lsr r2
   1d994:	strb	ip, [sl, #-16]!
   1d998:	lsr	r2, r0, r3
   1d99c:	sub	r3, r3, #6
   1d9a0:	and	r2, r2, #63	; 0x3f
   1d9a4:	cmn	r3, #6
   1d9a8:	mvn	r2, r2, lsl #25
   1d9ac:	mvn	r2, r2, lsr #25
   1d9b0:	strb	r2, [sl, #1]!
   1d9b4:	bne	1d998 <ftello64@plt+0xc648>
   1d9b8:	mov	sl, r1
   1d9bc:	cmp	r8, r5
   1d9c0:	movle	r3, #0
   1d9c4:	andgt	r3, r9, #1
   1d9c8:	cmp	r3, #0
   1d9cc:	bne	1d9ec <ftello64@plt+0xc69c>
   1d9d0:	cmp	sl, #1
   1d9d4:	beq	1da0c <ftello64@plt+0xc6bc>
   1d9d8:	ldr	r0, [r6, #4]!
   1d9dc:	add	r5, r5, sl
   1d9e0:	cmp	r0, #0
   1d9e4:	bge	1d934 <ftello64@plt+0xc5e4>
   1d9e8:	b	1d8c4 <ftello64@plt+0xc574>
   1d9ec:	rsb	r2, r5, r8
   1d9f0:	add	r0, r7, r5
   1d9f4:	cmp	r2, sl
   1d9f8:	movge	r2, sl
   1d9fc:	mov	r1, sp
   1da00:	bl	11260 <strncpy@plt>
   1da04:	cmp	sl, #1
   1da08:	bne	1d9d8 <ftello64@plt+0xc688>
   1da0c:	ldrb	r3, [sp]
   1da10:	cmp	r3, #0
   1da14:	bne	1d9d8 <ftello64@plt+0xc688>
   1da18:	mov	r0, r7
   1da1c:	b	1d8c8 <ftello64@plt+0xc578>
   1da20:	movw	r1, #14152	; 0x3748
   1da24:	mov	r0, #4
   1da28:	movt	r1, #2
   1da2c:	bl	12f88 <ftello64@plt+0x1c38>
   1da30:	b	1d91c <ftello64@plt+0xc5cc>
   1da34:	bl	11104 <__stack_chk_fail@plt>
   1da38:	push	{r3, r4, r5, lr}
   1da3c:	bl	1d6f8 <ftello64@plt+0xc3a8>
   1da40:	mov	r5, r0
   1da44:	bl	1d804 <ftello64@plt+0xc4b4>
   1da48:	mov	r4, r0
   1da4c:	mov	r0, r5
   1da50:	bl	110b0 <free@plt>
   1da54:	mov	r0, r4
   1da58:	pop	{r3, r4, r5, pc}
   1da5c:	push	{r3, r4, r5, r6, r7, lr}
   1da60:	subs	r4, r0, #0
   1da64:	beq	1dca4 <ftello64@plt+0xc954>
   1da68:	mov	r2, r4
   1da6c:	mov	r5, #0
   1da70:	mov	r6, #127	; 0x7f
   1da74:	ldrb	ip, [r2]
   1da78:	cmp	ip, #127	; 0x7f
   1da7c:	mov	r1, ip
   1da80:	bls	1dad0 <ftello64@plt+0xc780>
   1da84:	cmp	ip, #191	; 0xbf
   1da88:	bls	1dac8 <ftello64@plt+0xc778>
   1da8c:	cmp	ip, #223	; 0xdf
   1da90:	bls	1daf8 <ftello64@plt+0xc7a8>
   1da94:	cmp	ip, #239	; 0xef
   1da98:	bls	1db58 <ftello64@plt+0xc808>
   1da9c:	cmp	ip, #247	; 0xf7
   1daa0:	bls	1db60 <ftello64@plt+0xc810>
   1daa4:	cmp	ip, #251	; 0xfb
   1daa8:	bls	1db68 <ftello64@plt+0xc818>
   1daac:	cmp	ip, #253	; 0xfd
   1dab0:	bhi	1dac8 <ftello64@plt+0xc778>
   1dab4:	ldrb	r3, [r2, #1]
   1dab8:	mov	r1, #6
   1dabc:	eor	r3, r3, #128	; 0x80
   1dac0:	cmp	r3, #63	; 0x3f
   1dac4:	bls	1db0c <ftello64@plt+0xc7bc>
   1dac8:	mov	r0, #0
   1dacc:	pop	{r3, r4, r5, r6, r7, pc}
   1dad0:	add	r2, r2, #1
   1dad4:	cmn	r1, #1
   1dad8:	beq	1dac8 <ftello64@plt+0xc778>
   1dadc:	cmp	r1, #0
   1dae0:	beq	1db70 <ftello64@plt+0xc820>
   1dae4:	cmp	r2, #0
   1dae8:	add	r5, r5, #1
   1daec:	bne	1da74 <ftello64@plt+0xc724>
   1daf0:	mov	r0, r2
   1daf4:	pop	{r3, r4, r5, r6, r7, pc}
   1daf8:	mov	r1, #2
   1dafc:	ldrb	r3, [r2, #1]
   1db00:	eor	r3, r3, #128	; 0x80
   1db04:	cmp	r3, #63	; 0x3f
   1db08:	bhi	1dac8 <ftello64@plt+0xc778>
   1db0c:	mov	r3, #1
   1db10:	b	1db24 <ftello64@plt+0xc7d4>
   1db14:	ldrb	r0, [r2, r3]
   1db18:	eor	r0, r0, #128	; 0x80
   1db1c:	cmp	r0, #63	; 0x3f
   1db20:	bhi	1dac8 <ftello64@plt+0xc778>
   1db24:	add	r3, r3, #1
   1db28:	cmp	r3, r1
   1db2c:	blt	1db14 <ftello64@plt+0xc7c4>
   1db30:	add	r3, r2, #1
   1db34:	sub	r2, r1, #1
   1db38:	add	r2, r3, r2
   1db3c:	and	r1, ip, r6, asr r1
   1db40:	ldrb	r0, [r3], #1
   1db44:	cmp	r2, r3
   1db48:	and	r0, r0, #63	; 0x3f
   1db4c:	orr	r1, r0, r1, lsl #6
   1db50:	bne	1db40 <ftello64@plt+0xc7f0>
   1db54:	b	1dad4 <ftello64@plt+0xc784>
   1db58:	mov	r1, #3
   1db5c:	b	1dafc <ftello64@plt+0xc7ac>
   1db60:	mov	r1, #4
   1db64:	b	1dafc <ftello64@plt+0xc7ac>
   1db68:	mov	r1, #5
   1db6c:	b	1dafc <ftello64@plt+0xc7ac>
   1db70:	add	r0, r5, #2
   1db74:	lsl	r0, r0, #2
   1db78:	bl	111ac <malloc@plt>
   1db7c:	subs	r6, r0, #0
   1db80:	beq	1dc90 <ftello64@plt+0xc940>
   1db84:	mov	r2, #0
   1db88:	mov	r0, #127	; 0x7f
   1db8c:	ldrb	r7, [r4]
   1db90:	cmp	r7, #127	; 0x7f
   1db94:	mov	r1, r7
   1db98:	bls	1dc68 <ftello64@plt+0xc918>
   1db9c:	cmp	r7, #191	; 0xbf
   1dba0:	bls	1dc60 <ftello64@plt+0xc910>
   1dba4:	cmp	r7, #223	; 0xdf
   1dba8:	bls	1dc70 <ftello64@plt+0xc920>
   1dbac:	cmp	r7, #239	; 0xef
   1dbb0:	bls	1dc78 <ftello64@plt+0xc928>
   1dbb4:	cmp	r7, #247	; 0xf7
   1dbb8:	bls	1dc80 <ftello64@plt+0xc930>
   1dbbc:	cmp	r7, #251	; 0xfb
   1dbc0:	bls	1dc88 <ftello64@plt+0xc938>
   1dbc4:	cmp	r7, #253	; 0xfd
   1dbc8:	bhi	1dc60 <ftello64@plt+0xc910>
   1dbcc:	mov	r1, #6
   1dbd0:	ldrb	r3, [r4, #1]
   1dbd4:	eor	r3, r3, #128	; 0x80
   1dbd8:	cmp	r3, #63	; 0x3f
   1dbdc:	bhi	1dc60 <ftello64@plt+0xc910>
   1dbe0:	mov	r3, #1
   1dbe4:	b	1dbf8 <ftello64@plt+0xc8a8>
   1dbe8:	ldrb	ip, [r4, r3]
   1dbec:	eor	ip, ip, #128	; 0x80
   1dbf0:	cmp	ip, #63	; 0x3f
   1dbf4:	bhi	1dc60 <ftello64@plt+0xc910>
   1dbf8:	add	r3, r3, #1
   1dbfc:	cmp	r3, r1
   1dc00:	blt	1dbe8 <ftello64@plt+0xc898>
   1dc04:	add	r3, r4, #1
   1dc08:	sub	r4, r1, #1
   1dc0c:	add	r4, r3, r4
   1dc10:	and	r1, r7, r0, asr r1
   1dc14:	ldrb	ip, [r3], #1
   1dc18:	cmp	r3, r4
   1dc1c:	and	ip, ip, #63	; 0x3f
   1dc20:	orr	r1, ip, r1, lsl #6
   1dc24:	bne	1dc14 <ftello64@plt+0xc8c4>
   1dc28:	cmn	r1, #1
   1dc2c:	beq	1dc60 <ftello64@plt+0xc910>
   1dc30:	cmp	r2, r5
   1dc34:	movgt	r3, #0
   1dc38:	movle	r3, #1
   1dc3c:	cmp	r6, #0
   1dc40:	moveq	r3, #0
   1dc44:	cmp	r3, #0
   1dc48:	strne	r1, [r6, r2, lsl #2]
   1dc4c:	cmp	r1, #0
   1dc50:	beq	1dc60 <ftello64@plt+0xc910>
   1dc54:	cmp	r4, #0
   1dc58:	add	r2, r2, #1
   1dc5c:	bne	1db8c <ftello64@plt+0xc83c>
   1dc60:	mov	r0, r6
   1dc64:	pop	{r3, r4, r5, r6, r7, pc}
   1dc68:	add	r4, r4, #1
   1dc6c:	b	1dc28 <ftello64@plt+0xc8d8>
   1dc70:	mov	r1, #2
   1dc74:	b	1dbd0 <ftello64@plt+0xc880>
   1dc78:	mov	r1, #3
   1dc7c:	b	1dbd0 <ftello64@plt+0xc880>
   1dc80:	mov	r1, #4
   1dc84:	b	1dbd0 <ftello64@plt+0xc880>
   1dc88:	mov	r1, #5
   1dc8c:	b	1dbd0 <ftello64@plt+0xc880>
   1dc90:	movw	r1, #14172	; 0x375c
   1dc94:	mov	r0, #4
   1dc98:	movt	r1, #2
   1dc9c:	bl	12f88 <ftello64@plt+0x1c38>
   1dca0:	b	1db84 <ftello64@plt+0xc834>
   1dca4:	mov	r0, r4
   1dca8:	pop	{r3, r4, r5, r6, r7, pc}
   1dcac:	push	{r3, r4, r5, lr}
   1dcb0:	bl	1da5c <ftello64@plt+0xc70c>
   1dcb4:	mov	r4, r0
   1dcb8:	bl	1d2f4 <ftello64@plt+0xbfa4>
   1dcbc:	cmp	r4, #0
   1dcc0:	mov	r5, r0
   1dcc4:	beq	1dcd0 <ftello64@plt+0xc980>
   1dcc8:	mov	r0, r4
   1dccc:	bl	110b0 <free@plt>
   1dcd0:	mov	r0, r5
   1dcd4:	pop	{r3, r4, r5, pc}
   1dcd8:	push	{r3, r4, r5, lr}
   1dcdc:	bl	1da5c <ftello64@plt+0xc70c>
   1dce0:	mov	r5, r0
   1dce4:	bl	1d4dc <ftello64@plt+0xc18c>
   1dce8:	mov	r4, r0
   1dcec:	mov	r0, r5
   1dcf0:	bl	110b0 <free@plt>
   1dcf4:	mov	r0, r4
   1dcf8:	pop	{r3, r4, r5, pc}
   1dcfc:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dd00:	subs	r9, r0, #0
   1dd04:	mov	r8, r1
   1dd08:	beq	1de64 <ftello64@plt+0xcb14>
   1dd0c:	ldr	r5, [r9]
   1dd10:	cmp	r5, #0
   1dd14:	beq	1de44 <ftello64@plt+0xcaf4>
   1dd18:	cmp	r1, #0
   1dd1c:	movne	r0, #0
   1dd20:	moveq	r0, #1
   1dd24:	blt	1de44 <ftello64@plt+0xcaf4>
   1dd28:	mov	r2, r9
   1dd2c:	mov	r3, #0
   1dd30:	b	1dd48 <ftello64@plt+0xc9f8>
   1dd34:	cmp	r8, r3
   1dd38:	movle	r1, r0
   1dd3c:	orrgt	r1, r0, #1
   1dd40:	cmp	r1, #0
   1dd44:	beq	1dd58 <ftello64@plt+0xca08>
   1dd48:	ldr	r1, [r2, #4]!
   1dd4c:	add	r3, r3, #1
   1dd50:	cmp	r1, #0
   1dd54:	bne	1dd34 <ftello64@plt+0xc9e4>
   1dd58:	add	r3, r3, #1
   1dd5c:	lsl	r0, r3, #2
   1dd60:	bl	111ac <malloc@plt>
   1dd64:	subs	r7, r0, #0
   1dd68:	beq	1de4c <ftello64@plt+0xcafc>
   1dd6c:	cmp	r5, #0
   1dd70:	beq	1de30 <ftello64@plt+0xcae0>
   1dd74:	cmp	r8, #0
   1dd78:	mov	fp, #0
   1dd7c:	movne	sl, #0
   1dd80:	moveq	sl, #1
   1dd84:	blt	1de34 <ftello64@plt+0xcae4>
   1dd88:	add	r6, r9, #4
   1dd8c:	mov	r4, fp
   1dd90:	b	1ddc8 <ftello64@plt+0xca78>
   1dd94:	ldr	r1, [r9]
   1dd98:	mov	r9, r6
   1dd9c:	bl	11170 <strcpy@plt>
   1dda0:	ldr	r5, [r6], #4
   1dda4:	add	r4, r4, #1
   1dda8:	cmp	r5, #0
   1ddac:	lsl	fp, r4, #2
   1ddb0:	beq	1de34 <ftello64@plt+0xcae4>
   1ddb4:	cmp	r8, r4
   1ddb8:	movle	r3, sl
   1ddbc:	orrgt	r3, sl, #1
   1ddc0:	cmp	r3, #0
   1ddc4:	beq	1de34 <ftello64@plt+0xcae4>
   1ddc8:	mov	r0, r5
   1ddcc:	add	r5, r7, fp
   1ddd0:	bl	11218 <strlen@plt>
   1ddd4:	add	r0, r0, #1
   1ddd8:	bl	111ac <malloc@plt>
   1dddc:	cmp	r0, #0
   1dde0:	str	r0, [r7, fp]
   1dde4:	bne	1dd94 <ftello64@plt+0xca44>
   1dde8:	cmp	r7, #0
   1ddec:	beq	1de18 <ftello64@plt+0xcac8>
   1ddf0:	ldr	r0, [r7]
   1ddf4:	cmp	r0, #0
   1ddf8:	movne	fp, r7
   1ddfc:	beq	1de10 <ftello64@plt+0xcac0>
   1de00:	bl	110b0 <free@plt>
   1de04:	ldr	r0, [fp, #4]!
   1de08:	cmp	r0, #0
   1de0c:	bne	1de00 <ftello64@plt+0xcab0>
   1de10:	mov	r0, r7
   1de14:	bl	110b0 <free@plt>
   1de18:	mov	r0, #4
   1de1c:	movw	r1, #14192	; 0x3770
   1de20:	movt	r1, #2
   1de24:	bl	12f88 <ftello64@plt+0x1c38>
   1de28:	ldr	r0, [r5]
   1de2c:	b	1dd94 <ftello64@plt+0xca44>
   1de30:	mov	fp, r5
   1de34:	mov	r3, #0
   1de38:	mov	r0, r7
   1de3c:	str	r3, [r7, fp]
   1de40:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1de44:	mov	r0, #4
   1de48:	b	1dd60 <ftello64@plt+0xca10>
   1de4c:	movw	r1, #14192	; 0x3770
   1de50:	mov	r0, #4
   1de54:	movt	r1, #2
   1de58:	bl	12f88 <ftello64@plt+0x1c38>
   1de5c:	ldr	r5, [r9]
   1de60:	b	1dd6c <ftello64@plt+0xca1c>
   1de64:	mov	r0, r9
   1de68:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1de6c:	push	{r4, r5, r6, lr}
   1de70:	subs	r6, r0, #0
   1de74:	beq	1deb0 <ftello64@plt+0xcb60>
   1de78:	ldr	r0, [r6]
   1de7c:	cmp	r0, #0
   1de80:	beq	1deb8 <ftello64@plt+0xcb68>
   1de84:	mov	r5, r6
   1de88:	mov	r4, #0
   1de8c:	bl	110b0 <free@plt>
   1de90:	ldr	r0, [r5, #4]!
   1de94:	add	r4, r4, #1
   1de98:	cmp	r0, #0
   1de9c:	bne	1de8c <ftello64@plt+0xcb3c>
   1dea0:	mov	r0, r6
   1dea4:	bl	110b0 <free@plt>
   1dea8:	mov	r0, r4
   1deac:	pop	{r4, r5, r6, pc}
   1deb0:	mov	r0, r6
   1deb4:	pop	{r4, r5, r6, pc}
   1deb8:	mov	r4, r0
   1debc:	b	1dea0 <ftello64@plt+0xcb50>
   1dec0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dec4:	subs	r6, r0, #0
   1dec8:	sub	sp, sp, #20
   1decc:	mov	r9, r1
   1ded0:	mov	sl, r2
   1ded4:	str	r3, [sp, #8]
   1ded8:	beq	1e034 <ftello64@plt+0xcce4>
   1dedc:	ldr	r8, [r6]
   1dee0:	cmp	r8, #0
   1dee4:	moveq	ip, r8
   1dee8:	beq	1df10 <ftello64@plt+0xcbc0>
   1deec:	ldr	ip, [r8]
   1def0:	cmp	ip, #0
   1def4:	beq	1df10 <ftello64@plt+0xcbc0>
   1def8:	mov	r4, r8
   1defc:	mov	ip, #0
   1df00:	ldr	r5, [r4, #4]!
   1df04:	add	ip, ip, #1
   1df08:	cmp	r5, #0
   1df0c:	bne	1df00 <ftello64@plt+0xcbb0>
   1df10:	cmp	r9, #0
   1df14:	moveq	r0, ip
   1df18:	beq	1e008 <ftello64@plt+0xccb8>
   1df1c:	add	r0, ip, #2
   1df20:	lsl	r0, r0, #2
   1df24:	bl	111ac <malloc@plt>
   1df28:	subs	r5, r0, #0
   1df2c:	beq	1e040 <ftello64@plt+0xccf0>
   1df30:	cmp	r8, #0
   1df34:	beq	1e01c <ftello64@plt+0xcccc>
   1df38:	ldr	ip, [r8]
   1df3c:	cmp	ip, #0
   1df40:	beq	1e070 <ftello64@plt+0xcd20>
   1df44:	cmp	sl, #0
   1df48:	ble	1e088 <ftello64@plt+0xcd38>
   1df4c:	sub	r1, r5, #4
   1df50:	mov	r2, r8
   1df54:	mov	r4, #0
   1df58:	b	1df64 <ftello64@plt+0xcc14>
   1df5c:	cmp	r4, sl
   1df60:	beq	1df7c <ftello64@plt+0xcc2c>
   1df64:	str	ip, [r1, #4]!
   1df68:	add	r4, r4, #1
   1df6c:	ldr	ip, [r2, #4]!
   1df70:	lsl	r7, r4, #2
   1df74:	cmp	ip, #0
   1df78:	bne	1df5c <ftello64@plt+0xcc0c>
   1df7c:	add	sl, r7, #4
   1df80:	add	fp, r4, #1
   1df84:	str	r7, [sp, #12]
   1df88:	mov	r0, r9
   1df8c:	bl	11218 <strlen@plt>
   1df90:	add	r0, r0, #1
   1df94:	bl	111ac <malloc@plt>
   1df98:	subs	r2, r0, #0
   1df9c:	beq	1e054 <ftello64@plt+0xcd04>
   1dfa0:	mov	r1, r9
   1dfa4:	mov	r0, r2
   1dfa8:	bl	11170 <strcpy@plt>
   1dfac:	ldr	r3, [sp, #12]
   1dfb0:	cmp	r8, #0
   1dfb4:	str	r0, [r5, r3]
   1dfb8:	beq	1dfec <ftello64@plt+0xcc9c>
   1dfbc:	ldr	r2, [r8, r7]
   1dfc0:	cmp	r2, #0
   1dfc4:	beq	1dfec <ftello64@plt+0xcc9c>
   1dfc8:	sub	r3, fp, #-1073741823	; 0xc0000001
   1dfcc:	add	r4, r8, r4, lsl #2
   1dfd0:	add	r3, r5, r3, lsl #2
   1dfd4:	str	r2, [r3, #4]!
   1dfd8:	add	fp, fp, #1
   1dfdc:	ldr	r2, [r4, #4]!
   1dfe0:	cmp	r2, #0
   1dfe4:	bne	1dfd4 <ftello64@plt+0xcc84>
   1dfe8:	lsl	sl, fp, #2
   1dfec:	ldr	r3, [sp, #8]
   1dff0:	cmp	r3, #0
   1dff4:	mov	r3, #0
   1dff8:	str	r3, [r5, sl]
   1dffc:	bne	1e010 <ftello64@plt+0xccc0>
   1e000:	mov	r0, fp
   1e004:	str	r5, [r6]
   1e008:	add	sp, sp, #20
   1e00c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e010:	mov	r0, r8
   1e014:	bl	110b0 <free@plt>
   1e018:	b	1e000 <ftello64@plt+0xccb0>
   1e01c:	mov	r7, r8
   1e020:	mov	sl, #4
   1e024:	str	r8, [sp, #12]
   1e028:	mov	fp, #1
   1e02c:	mov	r4, r8
   1e030:	b	1df88 <ftello64@plt+0xcc38>
   1e034:	mov	r0, r6
   1e038:	add	sp, sp, #20
   1e03c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e040:	movw	r1, #14196	; 0x3774
   1e044:	mov	r0, #4
   1e048:	movt	r1, #2
   1e04c:	bl	12f88 <ftello64@plt+0x1c38>
   1e050:	b	1df30 <ftello64@plt+0xcbe0>
   1e054:	movw	r1, #14196	; 0x3774
   1e058:	mov	r0, #4
   1e05c:	movt	r1, #2
   1e060:	str	r2, [sp, #4]
   1e064:	bl	12f88 <ftello64@plt+0x1c38>
   1e068:	ldr	r2, [sp, #4]
   1e06c:	b	1dfa0 <ftello64@plt+0xcc50>
   1e070:	mov	r7, ip
   1e074:	mov	sl, #4
   1e078:	str	ip, [sp, #12]
   1e07c:	mov	r4, ip
   1e080:	mov	fp, #1
   1e084:	b	1df88 <ftello64@plt+0xcc38>
   1e088:	mov	r7, #0
   1e08c:	mov	sl, #4
   1e090:	str	r7, [sp, #12]
   1e094:	mov	r4, r7
   1e098:	mov	fp, #1
   1e09c:	b	1df88 <ftello64@plt+0xcc38>
   1e0a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e0a4:	movw	r7, #21440	; 0x53c0
   1e0a8:	sub	sp, sp, #140	; 0x8c
   1e0ac:	movt	r7, #3
   1e0b0:	cmp	r0, #0
   1e0b4:	ldr	ip, [sp, #176]	; 0xb0
   1e0b8:	str	r7, [sp, #28]
   1e0bc:	str	r0, [sp, #44]	; 0x2c
   1e0c0:	ldr	r0, [r7]
   1e0c4:	ldr	r7, [sp, #180]	; 0xb4
   1e0c8:	str	ip, [sp, #24]
   1e0cc:	str	r3, [sp, #60]	; 0x3c
   1e0d0:	mov	r3, #0
   1e0d4:	str	r7, [sp, #52]	; 0x34
   1e0d8:	str	r3, [ip]
   1e0dc:	ldr	r7, [sp, #188]	; 0xbc
   1e0e0:	ldr	ip, [sp, #184]	; 0xb8
   1e0e4:	str	r1, [sp, #48]	; 0x30
   1e0e8:	str	r2, [sp, #56]	; 0x38
   1e0ec:	str	r0, [sp, #132]	; 0x84
   1e0f0:	str	ip, [sp, #64]	; 0x40
   1e0f4:	str	r7, [sp, #40]	; 0x28
   1e0f8:	beq	1e5e0 <ftello64@plt+0xd290>
   1e0fc:	ldr	r7, [sp, #44]	; 0x2c
   1e100:	ldr	r4, [r7]
   1e104:	cmp	r4, #0
   1e108:	str	r4, [sp, #76]	; 0x4c
   1e10c:	beq	1e5e0 <ftello64@plt+0xd290>
   1e110:	ldr	r2, [r4]
   1e114:	cmp	r2, #0
   1e118:	beq	1e2dc <ftello64@plt+0xcf8c>
   1e11c:	mov	fp, r3
   1e120:	mov	r3, r4
   1e124:	ldr	r2, [r3, #4]!
   1e128:	add	fp, fp, #1
   1e12c:	cmp	r2, #0
   1e130:	bne	1e124 <ftello64@plt+0xcdd4>
   1e134:	ldr	ip, [sp, #192]	; 0xc0
   1e138:	cmp	fp, #1
   1e13c:	cmple	ip, #0
   1e140:	movne	r2, #0
   1e144:	moveq	r2, #1
   1e148:	beq	1e2d8 <ftello64@plt+0xcf88>
   1e14c:	ldr	ip, [sp, #52]	; 0x34
   1e150:	ldr	r7, [sp, #56]	; 0x38
   1e154:	str	r2, [ip]
   1e158:	ldr	r5, [r7]
   1e15c:	ldr	ip, [sp, #64]	; 0x40
   1e160:	ldr	r7, [sp, #60]	; 0x3c
   1e164:	cmn	r5, #1
   1e168:	ldr	r6, [ip]
   1e16c:	ldr	r3, [r7]
   1e170:	beq	1e180 <ftello64@plt+0xce30>
   1e174:	ldr	ip, [sp, #192]	; 0xc0
   1e178:	orrs	ip, ip, r5
   1e17c:	bne	1e66c <ftello64@plt+0xd31c>
   1e180:	ldr	ip, [sp, #40]	; 0x28
   1e184:	mvn	r7, #1
   1e188:	mvn	r6, #0
   1e18c:	str	r6, [ip]
   1e190:	mov	ip, #0
   1e194:	str	ip, [sp, #20]
   1e198:	cmn	r3, #7
   1e19c:	beq	1e498 <ftello64@plt+0xd148>
   1e1a0:	movw	ip, #21084	; 0x525c
   1e1a4:	movt	ip, #3
   1e1a8:	str	ip, [sp, #16]
   1e1ac:	movw	ip, #21008	; 0x5210
   1e1b0:	movt	ip, #3
   1e1b4:	str	ip, [sp, #32]
   1e1b8:	ldr	ip, [sp, #16]
   1e1bc:	ldr	r3, [ip]
   1e1c0:	b	1e240 <ftello64@plt+0xcef0>
   1e1c4:	add	r3, r7, #4
   1e1c8:	cmp	r3, #3
   1e1cc:	bls	1e304 <ftello64@plt+0xcfb4>
   1e1d0:	cmn	r7, #6
   1e1d4:	beq	1e304 <ftello64@plt+0xcfb4>
   1e1d8:	cmn	r7, #1
   1e1dc:	addeq	r5, r5, #2
   1e1e0:	moveq	r7, #0
   1e1e4:	bne	1e408 <ftello64@plt+0xd0b8>
   1e1e8:	cmp	r5, fp
   1e1ec:	bgt	1e2a8 <ftello64@plt+0xcf58>
   1e1f0:	ldr	r8, [r4, r5, lsl #2]
   1e1f4:	add	sl, r4, r5, lsl #2
   1e1f8:	cmp	r8, #0
   1e1fc:	movne	r9, r5
   1e200:	beq	1e414 <ftello64@plt+0xd0c4>
   1e204:	cmp	r6, #0
   1e208:	blt	1e218 <ftello64@plt+0xcec8>
   1e20c:	ldr	r3, [r4, r6, lsl #2]
   1e210:	cmp	r3, #0
   1e214:	beq	1e7e0 <ftello64@plt+0xd490>
   1e218:	ldrb	r3, [r8]
   1e21c:	cmp	r3, #45	; 0x2d
   1e220:	beq	1e3a8 <ftello64@plt+0xd058>
   1e224:	ldr	ip, [sp, #16]
   1e228:	ldr	r3, [ip]
   1e22c:	cmp	r3, #0
   1e230:	beq	1e804 <ftello64@plt+0xd4b4>
   1e234:	cmp	r6, #0
   1e238:	movlt	r6, r5
   1e23c:	add	r5, r5, #1
   1e240:	cmp	r3, #0
   1e244:	bne	1e1c4 <ftello64@plt+0xce74>
   1e248:	cmn	r7, #5
   1e24c:	beq	1e298 <ftello64@plt+0xcf48>
   1e250:	cmn	r7, #6
   1e254:	beq	1e298 <ftello64@plt+0xcf48>
   1e258:	add	r3, r7, #4
   1e25c:	cmp	r3, #1
   1e260:	bhi	1e1d8 <ftello64@plt+0xce88>
   1e264:	cmn	r7, #3
   1e268:	addeq	r5, r5, #1
   1e26c:	add	r8, r5, #1
   1e270:	ldr	r0, [r4, r8, lsl #2]
   1e274:	lsl	r7, r8, #2
   1e278:	cmp	r0, #0
   1e27c:	beq	1e5f8 <ftello64@plt+0xd2a8>
   1e280:	ldrb	r3, [r0]
   1e284:	cmp	r3, #64	; 0x40
   1e288:	beq	1e5a0 <ftello64@plt+0xd250>
   1e28c:	cmp	r3, #45	; 0x2d
   1e290:	bne	1e5ac <ftello64@plt+0xd25c>
   1e294:	sub	r5, r8, #1
   1e298:	add	r5, r5, #1
   1e29c:	mov	r7, #0
   1e2a0:	cmp	r5, fp
   1e2a4:	ble	1e1f0 <ftello64@plt+0xcea0>
   1e2a8:	ldr	ip, [sp, #44]	; 0x2c
   1e2ac:	ldr	r0, [sp, #20]
   1e2b0:	str	r4, [ip]
   1e2b4:	ldr	ip, [sp, #48]	; 0x30
   1e2b8:	str	fp, [ip]
   1e2bc:	ldr	ip, [sp, #64]	; 0x40
   1e2c0:	str	r6, [ip]
   1e2c4:	ldr	ip, [sp, #56]	; 0x38
   1e2c8:	str	r5, [ip]
   1e2cc:	ldr	ip, [sp, #60]	; 0x3c
   1e2d0:	str	r7, [ip]
   1e2d4:	b	1e2e8 <ftello64@plt+0xcf98>
   1e2d8:	mov	r2, #1
   1e2dc:	ldr	r7, [sp, #48]	; 0x30
   1e2e0:	mov	r0, #0
   1e2e4:	str	r2, [r7]
   1e2e8:	ldr	r7, [sp, #28]
   1e2ec:	ldr	r2, [sp, #132]	; 0x84
   1e2f0:	ldr	r3, [r7]
   1e2f4:	cmp	r2, r3
   1e2f8:	bne	1f0a8 <ftello64@plt+0xdd58>
   1e2fc:	add	sp, sp, #140	; 0x8c
   1e300:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e304:	cmp	r6, #0
   1e308:	blt	1e250 <ftello64@plt+0xcf00>
   1e30c:	ldr	r8, [r4, r6, lsl #2]
   1e310:	lsl	r9, r6, #2
   1e314:	cmp	r8, #0
   1e318:	beq	1e250 <ftello64@plt+0xcf00>
   1e31c:	bic	r3, r7, #2
   1e320:	cmn	r3, #3
   1e324:	movne	r3, #0
   1e328:	moveq	r3, #1
   1e32c:	cmp	r6, r5
   1e330:	str	r3, [sp, #36]	; 0x24
   1e334:	bge	1e3f8 <ftello64@plt+0xd0a8>
   1e338:	add	ip, r3, r5
   1e33c:	mov	r2, r6
   1e340:	lsl	sl, ip, #2
   1e344:	cmp	r6, ip
   1e348:	addge	r4, r4, r9
   1e34c:	bge	1e38c <ftello64@plt+0xd03c>
   1e350:	mov	r1, r9
   1e354:	mov	r3, r6
   1e358:	str	r2, [sp, #12]
   1e35c:	b	1e368 <ftello64@plt+0xd018>
   1e360:	ldr	r4, [sp, #76]	; 0x4c
   1e364:	mov	r1, r0
   1e368:	add	r0, r1, #4
   1e36c:	add	r3, r3, #1
   1e370:	cmp	r3, ip
   1e374:	ldr	r2, [r4, r0]
   1e378:	str	r2, [r4, r1]
   1e37c:	bne	1e360 <ftello64@plt+0xd010>
   1e380:	ldr	r4, [sp, #76]	; 0x4c
   1e384:	ldr	r2, [sp, #12]
   1e388:	add	r4, r4, sl
   1e38c:	add	r2, r2, #1
   1e390:	str	r8, [r4]
   1e394:	cmp	r2, r5
   1e398:	ldr	r4, [sp, #76]	; 0x4c
   1e39c:	beq	1e3f8 <ftello64@plt+0xd0a8>
   1e3a0:	ldr	r8, [r4, r9]
   1e3a4:	b	1e344 <ftello64@plt+0xcff4>
   1e3a8:	ldrb	r3, [r8, #1]
   1e3ac:	cmp	r3, #0
   1e3b0:	bne	1e45c <ftello64@plt+0xd10c>
   1e3b4:	ldr	ip, [sp, #40]	; 0x28
   1e3b8:	mvn	r3, #0
   1e3bc:	str	r3, [ip]
   1e3c0:	ldr	ip, [sp, #16]
   1e3c4:	ldr	r3, [ip]
   1e3c8:	cmp	r3, #0
   1e3cc:	bne	1e234 <ftello64@plt+0xcee4>
   1e3d0:	mov	r0, r8
   1e3d4:	bl	11218 <strlen@plt>
   1e3d8:	add	r0, r0, #1
   1e3dc:	bl	111ac <malloc@plt>
   1e3e0:	ldr	r7, [sp, #24]
   1e3e4:	cmp	r0, #0
   1e3e8:	str	r0, [r7]
   1e3ec:	beq	1f408 <ftello64@plt+0xe0b8>
   1e3f0:	mov	r1, r8
   1e3f4:	b	1e9f0 <ftello64@plt+0xd6a0>
   1e3f8:	ldr	ip, [sp, #36]	; 0x24
   1e3fc:	add	r3, ip, #1
   1e400:	add	r6, r6, r3
   1e404:	b	1e250 <ftello64@plt+0xcf00>
   1e408:	cmn	r7, #2
   1e40c:	bne	1e1e8 <ftello64@plt+0xce98>
   1e410:	b	1e298 <ftello64@plt+0xcf48>
   1e414:	cmp	r6, #0
   1e418:	blt	1e5f0 <ftello64@plt+0xd2a0>
   1e41c:	ldr	r3, [r4, r6, lsl #2]
   1e420:	cmp	r3, #0
   1e424:	beq	1e7fc <ftello64@plt+0xd4ac>
   1e428:	cmn	r7, #5
   1e42c:	addeq	r6, r6, #1
   1e430:	cmp	r6, fp
   1e434:	bgt	1edc4 <ftello64@plt+0xda74>
   1e438:	ldr	r8, [r4, r6, lsl #2]
   1e43c:	mov	r3, r6
   1e440:	add	sl, r4, r6, lsl #2
   1e444:	cmp	r8, #0
   1e448:	beq	1ee28 <ftello64@plt+0xdad8>
   1e44c:	mov	r9, r6
   1e450:	mov	r6, r5
   1e454:	mov	r5, r3
   1e458:	b	1e204 <ftello64@plt+0xceb4>
   1e45c:	cmp	r3, #45	; 0x2d
   1e460:	bne	1e4f4 <ftello64@plt+0xd1a4>
   1e464:	ldrb	r3, [r8, #2]
   1e468:	cmp	r3, #0
   1e46c:	bne	1ec00 <ftello64@plt+0xd8b0>
   1e470:	ldr	ip, [sp, #16]
   1e474:	movw	r3, #21084	; 0x525c
   1e478:	movt	r3, #3
   1e47c:	ldr	r2, [ip, #4]
   1e480:	cmp	r2, #0
   1e484:	beq	1e650 <ftello64@plt+0xd300>
   1e488:	cmp	r6, #0
   1e48c:	mvn	r7, #6
   1e490:	suble	r5, r5, #1
   1e494:	subgt	r5, r6, #1
   1e498:	add	r5, r5, #1
   1e49c:	cmp	r5, fp
   1e4a0:	bgt	1e7f0 <ftello64@plt+0xd4a0>
   1e4a4:	ldr	r8, [r4, r5, lsl #2]
   1e4a8:	cmp	r8, #0
   1e4ac:	beq	1e5f0 <ftello64@plt+0xd2a0>
   1e4b0:	mov	r0, r8
   1e4b4:	bl	11218 <strlen@plt>
   1e4b8:	add	r0, r0, #1
   1e4bc:	bl	111ac <malloc@plt>
   1e4c0:	ldr	ip, [sp, #24]
   1e4c4:	cmp	r0, #0
   1e4c8:	str	r0, [ip]
   1e4cc:	beq	1f4cc <ftello64@plt+0xe17c>
   1e4d0:	mov	r1, r8
   1e4d4:	bl	11170 <strcpy@plt>
   1e4d8:	movw	ip, #65535	; 0xffff
   1e4dc:	str	ip, [sp, #20]
   1e4e0:	mvn	r3, #0
   1e4e4:	ldr	ip, [sp, #40]	; 0x28
   1e4e8:	ldr	r4, [sp, #76]	; 0x4c
   1e4ec:	str	r3, [ip]
   1e4f0:	b	1e2a8 <ftello64@plt+0xcf58>
   1e4f4:	ldr	ip, [sp, #24]
   1e4f8:	add	sl, r7, #1
   1e4fc:	mov	r1, #0
   1e500:	add	r0, r8, sl
   1e504:	str	r0, [sp, #20]
   1e508:	str	r1, [ip]
   1e50c:	ldrb	ip, [r8, sl]
   1e510:	cmp	ip, r1
   1e514:	beq	1e7c4 <ftello64@plt+0xd474>
   1e518:	ldr	r2, [sp, #32]
   1e51c:	ldr	r3, [r2, #16]
   1e520:	cmp	r3, r1
   1e524:	beq	1ea98 <ftello64@plt+0xd748>
   1e528:	movw	r3, #21008	; 0x5210
   1e52c:	mvn	r0, #0
   1e530:	movt	r3, #3
   1e534:	str	r0, [sp, #12]
   1e538:	str	r7, [sp, #36]	; 0x24
   1e53c:	b	1e554 <ftello64@plt+0xd204>
   1e540:	add	r3, r3, #24
   1e544:	ldr	r2, [r3, #16]
   1e548:	add	r1, r1, #1
   1e54c:	cmp	r2, #0
   1e550:	beq	1e6a8 <ftello64@plt+0xd358>
   1e554:	ldr	r2, [r3]
   1e558:	cmp	r2, #0
   1e55c:	beq	1e540 <ftello64@plt+0xd1f0>
   1e560:	ldrb	r0, [r2]
   1e564:	cmp	r0, ip
   1e568:	bne	1e540 <ftello64@plt+0xd1f0>
   1e56c:	ldrb	r2, [r2, #1]
   1e570:	cmp	r2, #0
   1e574:	beq	1e6a0 <ftello64@plt+0xd350>
   1e578:	ldr	r7, [sp, #20]
   1e57c:	ldrb	r0, [r7, #1]
   1e580:	cmp	r0, r2
   1e584:	bne	1e540 <ftello64@plt+0xd1f0>
   1e588:	ldr	r7, [sp, #36]	; 0x24
   1e58c:	str	r1, [sp, #12]
   1e590:	add	sl, r7, #2
   1e594:	add	ip, r8, sl
   1e598:	str	ip, [sp, #20]
   1e59c:	b	1e6b4 <ftello64@plt+0xd364>
   1e5a0:	ldrb	r3, [r0, #1]
   1e5a4:	cmp	r3, #0
   1e5a8:	beq	1e63c <ftello64@plt+0xd2ec>
   1e5ac:	bl	11218 <strlen@plt>
   1e5b0:	add	r0, r0, #1
   1e5b4:	bl	111ac <malloc@plt>
   1e5b8:	ldr	ip, [sp, #24]
   1e5bc:	cmp	r0, #0
   1e5c0:	str	r0, [ip]
   1e5c4:	beq	1f390 <ftello64@plt+0xe040>
   1e5c8:	ldr	r1, [r4, r7]
   1e5cc:	mov	r5, r8
   1e5d0:	bl	11170 <strcpy@plt>
   1e5d4:	mvn	r7, #3
   1e5d8:	ldr	r4, [sp, #76]	; 0x4c
   1e5dc:	b	1e2a8 <ftello64@plt+0xcf58>
   1e5e0:	ldr	ip, [sp, #48]	; 0x30
   1e5e4:	mov	r0, #0
   1e5e8:	str	r0, [ip]
   1e5ec:	b	1e2e8 <ftello64@plt+0xcf98>
   1e5f0:	str	r8, [sp, #20]
   1e5f4:	b	1e2a8 <ftello64@plt+0xcf58>
   1e5f8:	cmp	r6, #0
   1e5fc:	blt	1e294 <ftello64@plt+0xcf44>
   1e600:	mov	r2, r6
   1e604:	movw	r1, #14204	; 0x377c
   1e608:	add	r0, sp, #76	; 0x4c
   1e60c:	movt	r1, #2
   1e610:	mov	r3, #1
   1e614:	add	r7, r7, #4
   1e618:	bl	1dec0 <ftello64@plt+0xcb70>
   1e61c:	ldr	r4, [sp, #76]	; 0x4c
   1e620:	add	r8, r5, #2
   1e624:	add	r6, r6, #1
   1e628:	mov	fp, r0
   1e62c:	ldr	r0, [r4, r7]
   1e630:	cmp	r0, #0
   1e634:	beq	1e294 <ftello64@plt+0xcf44>
   1e638:	b	1e280 <ftello64@plt+0xcf30>
   1e63c:	ldr	r7, [sp, #16]
   1e640:	mov	r5, r8
   1e644:	ldr	r3, [r7]
   1e648:	mvn	r7, #5
   1e64c:	b	1e240 <ftello64@plt+0xcef0>
   1e650:	ldr	ip, [sp, #40]	; 0x28
   1e654:	mvn	r2, #0
   1e658:	str	r2, [ip]
   1e65c:	ldr	r3, [r3]
   1e660:	cmp	r3, #0
   1e664:	bne	1e234 <ftello64@plt+0xcee4>
   1e668:	b	1e3d0 <ftello64@plt+0xd080>
   1e66c:	ldr	r7, [sp, #40]	; 0x28
   1e670:	ldr	r1, [r7]
   1e674:	cmn	r1, #1
   1e678:	streq	r2, [sp, #20]
   1e67c:	addne	r1, r1, r1, lsl #1
   1e680:	movwne	r2, #21008	; 0x5210
   1e684:	movtne	r2, #3
   1e688:	addne	r2, r2, r1, lsl #3
   1e68c:	movne	r7, r3
   1e690:	moveq	r7, r3
   1e694:	ldrne	r2, [r2, #16]
   1e698:	strne	r2, [sp, #20]
   1e69c:	b	1e198 <ftello64@plt+0xce48>
   1e6a0:	str	r1, [sp, #12]
   1e6a4:	b	1e540 <ftello64@plt+0xd1f0>
   1e6a8:	ldr	r7, [sp, #12]
   1e6ac:	cmn	r7, #1
   1e6b0:	beq	1ea98 <ftello64@plt+0xd748>
   1e6b4:	ldr	ip, [sp, #20]
   1e6b8:	mov	r1, #1
   1e6bc:	ldrb	r3, [ip, #1]
   1e6c0:	cmp	r3, #45	; 0x2d
   1e6c4:	beq	1e8f4 <ftello64@plt+0xd5a4>
   1e6c8:	ldr	r7, [sp, #12]
   1e6cc:	ldr	ip, [sp, #12]
   1e6d0:	lsl	r7, r7, r1
   1e6d4:	str	r7, [sp, #20]
   1e6d8:	add	r3, r7, ip
   1e6dc:	ldr	r7, [sp, #32]
   1e6e0:	add	r3, r7, r3, lsl #3
   1e6e4:	ldr	r7, [r3, #8]
   1e6e8:	cmp	r7, #4
   1e6ec:	beq	1e84c <ftello64@plt+0xd4fc>
   1e6f0:	cmp	r7, #5
   1e6f4:	beq	1ead8 <ftello64@plt+0xd788>
   1e6f8:	cmp	r7, #2
   1e6fc:	beq	1eb64 <ftello64@plt+0xd814>
   1e700:	bic	r1, r7, #2
   1e704:	cmp	r1, #1
   1e708:	bne	1e778 <ftello64@plt+0xd428>
   1e70c:	add	r3, r8, sl
   1e710:	ldrb	r3, [r3, #1]
   1e714:	cmp	r3, #0
   1e718:	bne	1ea08 <ftello64@plt+0xd6b8>
   1e71c:	add	r9, r9, #1
   1e720:	ldr	r0, [r4, r9, lsl #2]
   1e724:	add	r4, r4, r9, lsl #2
   1e728:	cmp	r0, #0
   1e72c:	beq	1f420 <ftello64@plt+0xe0d0>
   1e730:	bl	11218 <strlen@plt>
   1e734:	add	r0, r0, #1
   1e738:	bl	111ac <malloc@plt>
   1e73c:	ldr	ip, [sp, #24]
   1e740:	cmp	r0, #0
   1e744:	str	r0, [ip]
   1e748:	beq	1f4e8 <ftello64@plt+0xe198>
   1e74c:	ldr	r1, [r4]
   1e750:	bl	11170 <strcpy@plt>
   1e754:	ldr	ip, [sp, #20]
   1e758:	ldr	r7, [sp, #12]
   1e75c:	add	r3, ip, r7
   1e760:	ldr	ip, [sp, #32]
   1e764:	add	r3, ip, r3, lsl #3
   1e768:	ldr	r3, [r3, #8]
   1e76c:	cmp	r3, #3
   1e770:	mvnne	sl, #0
   1e774:	mvneq	sl, #2
   1e778:	ldr	ip, [sp, #20]
   1e77c:	movw	r3, #65534	; 0xfffe
   1e780:	ldr	r7, [sp, #12]
   1e784:	add	r2, ip, r7
   1e788:	ldr	ip, [sp, #40]	; 0x28
   1e78c:	str	r7, [ip]
   1e790:	ldr	r7, [sp, #32]
   1e794:	add	r2, r7, r2, lsl #3
   1e798:	ldr	r2, [r2, #16]
   1e79c:	cmp	r2, r3
   1e7a0:	str	r2, [sp, #20]
   1e7a4:	beq	1f4ac <ftello64@plt+0xe15c>
   1e7a8:	ldr	r4, [sp, #76]	; 0x4c
   1e7ac:	cmp	sl, #0
   1e7b0:	bne	1ebf8 <ftello64@plt+0xd8a8>
   1e7b4:	ldr	r7, [sp, #16]
   1e7b8:	ldr	r3, [r7]
   1e7bc:	mvn	r7, #1
   1e7c0:	b	1e240 <ftello64@plt+0xcef0>
   1e7c4:	ldr	r7, [sp, #40]	; 0x28
   1e7c8:	mov	sl, ip
   1e7cc:	mvn	r3, #0
   1e7d0:	str	r3, [r7]
   1e7d4:	mov	ip, #0
   1e7d8:	str	ip, [sp, #20]
   1e7dc:	b	1e7ac <ftello64@plt+0xd45c>
   1e7e0:	cmn	r7, #5
   1e7e4:	addeq	r5, r5, #1
   1e7e8:	cmp	r5, fp
   1e7ec:	ble	1e9b8 <ftello64@plt+0xd668>
   1e7f0:	mov	ip, #0
   1e7f4:	str	ip, [sp, #20]
   1e7f8:	b	1e2a8 <ftello64@plt+0xcf58>
   1e7fc:	str	r3, [sp, #20]
   1e800:	b	1e2a8 <ftello64@plt+0xcf58>
   1e804:	mov	r0, r8
   1e808:	bl	11218 <strlen@plt>
   1e80c:	add	r0, r0, #1
   1e810:	bl	111ac <malloc@plt>
   1e814:	ldr	r7, [sp, #24]
   1e818:	cmp	r0, #0
   1e81c:	str	r0, [r7]
   1e820:	beq	1f4b4 <ftello64@plt+0xe164>
   1e824:	mov	r1, r8
   1e828:	mvn	r7, #4
   1e82c:	bl	11170 <strcpy@plt>
   1e830:	ldr	ip, [sp, #40]	; 0x28
   1e834:	mvn	r3, #0
   1e838:	ldr	r4, [sp, #76]	; 0x4c
   1e83c:	str	r3, [ip]
   1e840:	movw	ip, #65535	; 0xffff
   1e844:	str	ip, [sp, #20]
   1e848:	b	1e2a8 <ftello64@plt+0xcf58>
   1e84c:	add	r4, sl, #1
   1e850:	ldrb	r3, [r8, r4]
   1e854:	cmp	r3, #0
   1e858:	bne	1ea60 <ftello64@plt+0xd710>
   1e85c:	ldr	r7, [sp, #20]
   1e860:	ldr	ip, [sp, #12]
   1e864:	add	r2, r7, ip
   1e868:	ldr	r7, [sp, #32]
   1e86c:	add	r3, r7, r2, lsl #3
   1e870:	ldr	r3, [r3, #20]
   1e874:	cmp	r3, #0
   1e878:	beq	1ebc0 <ftello64@plt+0xd870>
   1e87c:	ldrb	r1, [r3]
   1e880:	cmp	r1, #0
   1e884:	beq	1ebc0 <ftello64@plt+0xd870>
   1e888:	ldr	r2, [r7, r2, lsl #3]
   1e88c:	add	r7, sp, #80	; 0x50
   1e890:	str	r3, [sp, #4]
   1e894:	mov	r1, #1
   1e898:	movw	r3, #14212	; 0x3784
   1e89c:	mov	r0, r7
   1e8a0:	str	r2, [sp]
   1e8a4:	movt	r3, #2
   1e8a8:	mov	r2, #50	; 0x32
   1e8ac:	bl	11248 <__sprintf_chk@plt>
   1e8b0:	str	r7, [sp]
   1e8b4:	movw	r0, #21504	; 0x5400
   1e8b8:	mov	r1, #1
   1e8bc:	movt	r0, #3
   1e8c0:	movw	r2, #6049	; 0x17a1
   1e8c4:	ldr	r3, [pc, #3412]	; 1f620 <ftello64@plt+0xe2d0>
   1e8c8:	bl	11248 <__sprintf_chk@plt>
   1e8cc:	ldr	r7, [sp, #192]	; 0xc0
   1e8d0:	cmp	r7, #0
   1e8d4:	ble	1f498 <ftello64@plt+0xe148>
   1e8d8:	movw	r0, #21504	; 0x5400
   1e8dc:	movw	r1, #11572	; 0x2d34
   1e8e0:	movt	r0, #3
   1e8e4:	movt	r1, #2
   1e8e8:	bl	13164 <ftello64@plt+0x1e14>
   1e8ec:	movw	r0, #65534	; 0xfffe
   1e8f0:	b	1e2e8 <ftello64@plt+0xcf98>
   1e8f4:	ldr	ip, [sp, #12]
   1e8f8:	ldr	r7, [sp, #12]
   1e8fc:	lsl	ip, ip, #1
   1e900:	str	ip, [sp, #20]
   1e904:	add	r2, ip, r7
   1e908:	ldr	ip, [sp, #32]
   1e90c:	add	r3, ip, r2, lsl #3
   1e910:	ldr	r0, [r3, #12]
   1e914:	cmp	r0, #0
   1e918:	bne	1ea4c <ftello64@plt+0xd6fc>
   1e91c:	ldr	r7, [r3, #8]
   1e920:	cmp	r7, #0
   1e924:	bne	1e6e8 <ftello64@plt+0xd398>
   1e928:	ldr	r3, [r3, #20]
   1e92c:	cmp	r3, #0
   1e930:	beq	1f3d0 <ftello64@plt+0xe080>
   1e934:	ldrb	r0, [r3]
   1e938:	cmp	r0, #0
   1e93c:	beq	1f3d0 <ftello64@plt+0xe080>
   1e940:	ldr	r2, [ip, r2, lsl #3]
   1e944:	add	r7, sp, #80	; 0x50
   1e948:	str	r3, [sp, #4]
   1e94c:	movw	r3, #14212	; 0x3784
   1e950:	mov	r0, r7
   1e954:	movt	r3, #2
   1e958:	str	r2, [sp]
   1e95c:	mov	r2, #50	; 0x32
   1e960:	bl	11248 <__sprintf_chk@plt>
   1e964:	str	r7, [sp]
   1e968:	movw	r0, #21504	; 0x5400
   1e96c:	mov	r1, #1
   1e970:	movt	r0, #3
   1e974:	movw	r2, #6049	; 0x17a1
   1e978:	ldr	r3, [pc, #3236]	; 1f624 <ftello64@plt+0xe2d4>
   1e97c:	bl	11248 <__sprintf_chk@plt>
   1e980:	ldr	r7, [sp, #192]	; 0xc0
   1e984:	cmp	r7, #0
   1e988:	bgt	1e8d8 <ftello64@plt+0xd588>
   1e98c:	movw	r1, #21504	; 0x5400
   1e990:	mov	r0, #16
   1e994:	movt	r1, #3
   1e998:	bl	12f88 <ftello64@plt+0x1c38>
   1e99c:	ldr	ip, [sp, #20]
   1e9a0:	ldr	r7, [sp, #12]
   1e9a4:	add	r3, ip, r7
   1e9a8:	ldr	ip, [sp, #32]
   1e9ac:	add	r3, ip, r3, lsl #3
   1e9b0:	ldr	r7, [r3, #8]
   1e9b4:	b	1e6e8 <ftello64@plt+0xd398>
   1e9b8:	ldr	r0, [r4, r5, lsl #2]
   1e9bc:	lsl	r8, r5, #2
   1e9c0:	add	r9, r4, r8
   1e9c4:	cmp	r0, #0
   1e9c8:	streq	r0, [sp, #20]
   1e9cc:	beq	1e2a8 <ftello64@plt+0xcf58>
   1e9d0:	bl	11218 <strlen@plt>
   1e9d4:	add	r0, r0, #1
   1e9d8:	bl	111ac <malloc@plt>
   1e9dc:	ldr	r7, [sp, #24]
   1e9e0:	cmp	r0, #0
   1e9e4:	str	r0, [r7]
   1e9e8:	beq	1f3b0 <ftello64@plt+0xe060>
   1e9ec:	ldr	r1, [r9]
   1e9f0:	bl	11170 <strcpy@plt>
   1e9f4:	mvn	r7, #4
   1e9f8:	movw	ip, #65535	; 0xffff
   1e9fc:	ldr	r4, [sp, #76]	; 0x4c
   1ea00:	str	ip, [sp, #20]
   1ea04:	b	1e2a8 <ftello64@plt+0xcf58>
   1ea08:	cmp	r3, #61	; 0x3d
   1ea0c:	moveq	r3, #2
   1ea10:	movne	r3, #1
   1ea14:	add	r3, r3, sl
   1ea18:	add	r8, r8, r3
   1ea1c:	mov	r0, r8
   1ea20:	bl	11218 <strlen@plt>
   1ea24:	add	r0, r0, #1
   1ea28:	bl	111ac <malloc@plt>
   1ea2c:	ldr	ip, [sp, #24]
   1ea30:	cmp	r0, #0
   1ea34:	str	r0, [ip]
   1ea38:	beq	1f354 <ftello64@plt+0xe004>
   1ea3c:	mov	r1, r8
   1ea40:	mvn	sl, #1
   1ea44:	bl	11170 <strcpy@plt>
   1ea48:	b	1e778 <ftello64@plt+0xd428>
   1ea4c:	ldr	r7, [sp, #52]	; 0x34
   1ea50:	add	sl, sl, #1
   1ea54:	str	r1, [r7]
   1ea58:	ldr	r7, [r3, #8]
   1ea5c:	b	1e6e8 <ftello64@plt+0xd398>
   1ea60:	mov	r0, #2
   1ea64:	bl	111ac <malloc@plt>
   1ea68:	ldr	ip, [sp, #24]
   1ea6c:	cmp	r0, #0
   1ea70:	str	r0, [ip]
   1ea74:	beq	1f370 <ftello64@plt+0xe020>
   1ea78:	add	r8, r8, sl
   1ea7c:	mov	r2, #0
   1ea80:	mov	sl, r4
   1ea84:	ldrb	r3, [r8, #1]
   1ea88:	strb	r3, [r0]
   1ea8c:	ldr	r3, [ip]
   1ea90:	strb	r2, [r3, #1]
   1ea94:	b	1e778 <ftello64@plt+0xd428>
   1ea98:	str	ip, [sp]
   1ea9c:	movw	r0, #21504	; 0x5400
   1eaa0:	mov	r1, #1
   1eaa4:	movt	r0, #3
   1eaa8:	movw	r2, #6049	; 0x17a1
   1eaac:	ldr	r3, [pc, #2932]	; 1f628 <ftello64@plt+0xe2d8>
   1eab0:	bl	11248 <__sprintf_chk@plt>
   1eab4:	ldr	ip, [sp, #192]	; 0xc0
   1eab8:	cmp	ip, #0
   1eabc:	bgt	1e8d8 <ftello64@plt+0xd588>
   1eac0:	movw	r1, #21504	; 0x5400
   1eac4:	mov	r0, #16
   1eac8:	movt	r1, #3
   1eacc:	bl	12f88 <ftello64@plt+0x1c38>
   1ead0:	ldr	r4, [sp, #76]	; 0x4c
   1ead4:	b	1e7d4 <ftello64@plt+0xd484>
   1ead8:	add	r3, sl, #1
   1eadc:	add	r4, r8, r3
   1eae0:	ldrb	r3, [r8, r3]
   1eae4:	cmp	r3, #43	; 0x2b
   1eae8:	cmpne	r3, #45	; 0x2d
   1eaec:	addeq	r7, r4, #1
   1eaf0:	movne	r7, r4
   1eaf4:	bl	111f4 <__ctype_b_loc@plt>
   1eaf8:	mov	r3, r7
   1eafc:	ldr	r1, [r0]
   1eb00:	mov	r8, r3
   1eb04:	add	r3, r3, #1
   1eb08:	ldrb	r2, [r8]
   1eb0c:	lsl	r2, r2, #1
   1eb10:	ldrh	r2, [r1, r2]
   1eb14:	tst	r2, #2048	; 0x800
   1eb18:	bne	1eb00 <ftello64@plt+0xd7b0>
   1eb1c:	cmp	r8, r7
   1eb20:	beq	1f520 <ftello64@plt+0xe1d0>
   1eb24:	rsb	r8, r4, r8
   1eb28:	add	r0, r8, #1
   1eb2c:	bl	111ac <malloc@plt>
   1eb30:	ldr	ip, [sp, #24]
   1eb34:	cmp	r0, #0
   1eb38:	str	r0, [ip]
   1eb3c:	beq	1f504 <ftello64@plt+0xe1b4>
   1eb40:	mov	r2, r8
   1eb44:	mov	r1, r4
   1eb48:	bl	11260 <strncpy@plt>
   1eb4c:	ldr	ip, [sp, #24]
   1eb50:	mov	r2, #0
   1eb54:	add	sl, sl, r8
   1eb58:	ldr	r3, [ip]
   1eb5c:	strb	r2, [r3, r8]
   1eb60:	b	1e778 <ftello64@plt+0xd428>
   1eb64:	add	r3, r8, sl
   1eb68:	ldrb	r2, [r3, #1]
   1eb6c:	cmp	r2, #0
   1eb70:	beq	1eddc <ftello64@plt+0xda8c>
   1eb74:	cmp	r2, #61	; 0x3d
   1eb78:	movne	r7, #1
   1eb7c:	beq	1f340 <ftello64@plt+0xdff0>
   1eb80:	add	r7, r7, sl
   1eb84:	add	r8, r8, r7
   1eb88:	mov	r0, r8
   1eb8c:	bl	11218 <strlen@plt>
   1eb90:	add	r0, r0, #1
   1eb94:	bl	111ac <malloc@plt>
   1eb98:	ldr	r7, [sp, #24]
   1eb9c:	cmp	r0, #0
   1eba0:	str	r0, [r7]
   1eba4:	bne	1ea3c <ftello64@plt+0xd6ec>
   1eba8:	mov	r0, #4
   1ebac:	movw	r1, #14232	; 0x3798
   1ebb0:	movt	r1, #2
   1ebb4:	bl	12f88 <ftello64@plt+0x1c38>
   1ebb8:	ldr	r0, [r7]
   1ebbc:	b	1ea3c <ftello64@plt+0xd6ec>
   1ebc0:	ldr	ip, [sp, #20]
   1ebc4:	movw	r3, #14224	; 0x3790
   1ebc8:	ldr	r7, [sp, #12]
   1ebcc:	mov	r1, #1
   1ebd0:	ldr	r0, [sp, #32]
   1ebd4:	movt	r3, #2
   1ebd8:	add	r2, ip, r7
   1ebdc:	add	r7, sp, #80	; 0x50
   1ebe0:	ldr	ip, [r0, r2, lsl #3]
   1ebe4:	mov	r0, r7
   1ebe8:	mov	r2, #50	; 0x32
   1ebec:	str	ip, [sp]
   1ebf0:	bl	11248 <__sprintf_chk@plt>
   1ebf4:	b	1e8b0 <ftello64@plt+0xd560>
   1ebf8:	mov	r7, sl
   1ebfc:	b	1e2a8 <ftello64@plt+0xcf58>
   1ec00:	ldr	ip, [sp, #24]
   1ec04:	cmp	r4, #0
   1ec08:	mov	r3, #0
   1ec0c:	str	r9, [sp, #36]	; 0x24
   1ec10:	str	r3, [ip]
   1ec14:	beq	1f328 <ftello64@plt+0xdfd8>
   1ec18:	ldr	r8, [sl]
   1ec1c:	cmp	r8, #0
   1ec20:	beq	1f328 <ftello64@plt+0xdfd8>
   1ec24:	mov	r0, r8
   1ec28:	bl	11218 <strlen@plt>
   1ec2c:	add	r0, r0, #1
   1ec30:	bl	111ac <malloc@plt>
   1ec34:	subs	r9, r0, #0
   1ec38:	bne	1ec50 <ftello64@plt+0xd900>
   1ec3c:	movw	r1, #14208	; 0x3780
   1ec40:	mov	r0, #4
   1ec44:	movt	r1, #2
   1ec48:	bl	12f88 <ftello64@plt+0x1c38>
   1ec4c:	ldr	r8, [sl]
   1ec50:	mov	r1, r8
   1ec54:	mov	r0, r9
   1ec58:	bl	11170 <strcpy@plt>
   1ec5c:	ldr	r7, [sp, #24]
   1ec60:	mov	r3, #0
   1ec64:	str	r3, [r7]
   1ec68:	add	r7, r9, #2
   1ec6c:	ldrb	r3, [r9, #2]
   1ec70:	mov	r2, r7
   1ec74:	cmp	r3, #61	; 0x3d
   1ec78:	cmpne	r3, #0
   1ec7c:	bne	1ec88 <ftello64@plt+0xd938>
   1ec80:	b	1f0c8 <ftello64@plt+0xdd78>
   1ec84:	mov	r2, r1
   1ec88:	ldrb	r3, [r2, #1]
   1ec8c:	add	r1, r2, #1
   1ec90:	cmp	r3, #61	; 0x3d
   1ec94:	cmpne	r3, #0
   1ec98:	bne	1ec84 <ftello64@plt+0xd934>
   1ec9c:	cmp	r3, #0
   1eca0:	streq	r3, [sp, #12]
   1eca4:	movne	r3, #0
   1eca8:	strbne	r3, [r1], #1
   1ecac:	ldrb	r3, [r2]
   1ecb0:	strne	r1, [sp, #12]
   1ecb4:	cmp	r3, #45	; 0x2d
   1ecb8:	beq	1f090 <ftello64@plt+0xdd40>
   1ecbc:	ldr	ip, [sp, #52]	; 0x34
   1ecc0:	mov	r3, #0
   1ecc4:	str	r3, [ip]
   1ecc8:	movw	sl, #21008	; 0x5210
   1eccc:	movt	sl, #3
   1ecd0:	ldr	r3, [sl, #16]
   1ecd4:	cmp	r3, #0
   1ecd8:	beq	1f044 <ftello64@plt+0xdcf4>
   1ecdc:	ldr	ip, [sp, #192]	; 0xc0
   1ece0:	cmp	ip, #0
   1ece4:	bgt	1ee38 <ftello64@plt+0xdae8>
   1ece8:	add	r0, sl, #4
   1ecec:	mvn	r8, #0
   1ecf0:	mov	ip, #0
   1ecf4:	str	r6, [sp, #16]
   1ecf8:	str	r5, [sp, #20]
   1ecfc:	mov	r6, r8
   1ed00:	str	r4, [sp, #32]
   1ed04:	mov	r5, ip
   1ed08:	str	r0, [sp, #68]	; 0x44
   1ed0c:	mov	r4, r0
   1ed10:	b	1ed8c <ftello64@plt+0xda3c>
   1ed14:	mov	r0, r7
   1ed18:	bl	11218 <strlen@plt>
   1ed1c:	mov	r1, r7
   1ed20:	mov	r2, r0
   1ed24:	mov	r0, r8
   1ed28:	bl	1132c <strncmp@plt>
   1ed2c:	cmp	r0, #0
   1ed30:	bne	1ed78 <ftello64@plt+0xda28>
   1ed34:	cmn	r6, #1
   1ed38:	moveq	r6, r5
   1ed3c:	beq	1ed78 <ftello64@plt+0xda28>
   1ed40:	mov	r1, #1
   1ed44:	movw	r2, #6049	; 0x17a1
   1ed48:	ldr	r3, [pc, #2268]	; 1f62c <ftello64@plt+0xe2dc>
   1ed4c:	movw	r0, #21504	; 0x5400
   1ed50:	str	r7, [sp]
   1ed54:	movt	r0, #3
   1ed58:	bl	11248 <__sprintf_chk@plt>
   1ed5c:	mov	r0, r9
   1ed60:	bl	110b0 <free@plt>
   1ed64:	movw	r1, #21504	; 0x5400
   1ed68:	mov	r0, #16
   1ed6c:	movt	r1, #3
   1ed70:	bl	12f88 <ftello64@plt+0x1c38>
   1ed74:	mov	r6, r5
   1ed78:	add	r4, r4, #24
   1ed7c:	ldr	r2, [r4, #12]
   1ed80:	add	r5, r5, #1
   1ed84:	cmp	r2, #0
   1ed88:	beq	1eee4 <ftello64@plt+0xdb94>
   1ed8c:	ldr	r8, [r4]
   1ed90:	cmp	r8, #0
   1ed94:	beq	1ed78 <ftello64@plt+0xda28>
   1ed98:	mov	r0, r8
   1ed9c:	mov	r1, r7
   1eda0:	bl	11080 <strcmp@plt>
   1eda4:	cmp	r0, #0
   1eda8:	bne	1ed14 <ftello64@plt+0xd9c4>
   1edac:	mov	ip, r5
   1edb0:	ldr	r6, [sp, #16]
   1edb4:	ldr	r5, [sp, #20]
   1edb8:	mov	r8, ip
   1edbc:	ldr	r4, [sp, #32]
   1edc0:	b	1eefc <ftello64@plt+0xdbac>
   1edc4:	mov	r3, r6
   1edc8:	mov	ip, #0
   1edcc:	mov	r6, r5
   1edd0:	str	ip, [sp, #20]
   1edd4:	mov	r5, r3
   1edd8:	b	1e2a8 <ftello64@plt+0xcf58>
   1eddc:	add	r9, r9, #1
   1ede0:	ldr	r0, [r4, r9, lsl #2]
   1ede4:	add	r4, r4, r9, lsl #2
   1ede8:	cmp	r0, #0
   1edec:	beq	1e778 <ftello64@plt+0xd428>
   1edf0:	ldrb	r3, [r0]
   1edf4:	cmp	r3, #45	; 0x2d
   1edf8:	beq	1e778 <ftello64@plt+0xd428>
   1edfc:	bl	11218 <strlen@plt>
   1ee00:	add	r0, r0, #1
   1ee04:	bl	111ac <malloc@plt>
   1ee08:	ldr	ip, [sp, #24]
   1ee0c:	cmp	r0, #0
   1ee10:	str	r0, [ip]
   1ee14:	beq	1f0ac <ftello64@plt+0xdd5c>
   1ee18:	ldr	r1, [r4]
   1ee1c:	mvn	sl, #0
   1ee20:	bl	11170 <strcpy@plt>
   1ee24:	b	1e778 <ftello64@plt+0xd428>
   1ee28:	mov	r6, r5
   1ee2c:	str	r8, [sp, #20]
   1ee30:	mov	r5, r3
   1ee34:	b	1e2a8 <ftello64@plt+0xcf58>
   1ee38:	add	r3, sl, #4
   1ee3c:	mvn	r8, #0
   1ee40:	mov	ip, #0
   1ee44:	str	r6, [sp, #16]
   1ee48:	str	r5, [sp, #20]
   1ee4c:	mov	r6, r8
   1ee50:	str	r4, [sp, #32]
   1ee54:	mov	r5, ip
   1ee58:	mov	r4, r3
   1ee5c:	ldr	r8, [r4]
   1ee60:	cmp	r8, #0
   1ee64:	beq	1eed0 <ftello64@plt+0xdb80>
   1ee68:	mov	r0, r8
   1ee6c:	mov	r1, r7
   1ee70:	bl	11080 <strcmp@plt>
   1ee74:	cmp	r0, #0
   1ee78:	beq	1edac <ftello64@plt+0xda5c>
   1ee7c:	mov	r0, r7
   1ee80:	bl	11218 <strlen@plt>
   1ee84:	mov	r1, r7
   1ee88:	mov	r2, r0
   1ee8c:	mov	r0, r8
   1ee90:	bl	1132c <strncmp@plt>
   1ee94:	cmp	r0, #0
   1ee98:	bne	1eed0 <ftello64@plt+0xdb80>
   1ee9c:	cmn	r6, #1
   1eea0:	beq	1eecc <ftello64@plt+0xdb7c>
   1eea4:	str	r7, [sp]
   1eea8:	mov	r1, #1
   1eeac:	movw	r2, #6049	; 0x17a1
   1eeb0:	ldr	r3, [pc, #1908]	; 1f62c <ftello64@plt+0xe2dc>
   1eeb4:	movw	r0, #21504	; 0x5400
   1eeb8:	movt	r0, #3
   1eebc:	bl	11248 <__sprintf_chk@plt>
   1eec0:	mov	r0, r9
   1eec4:	bl	110b0 <free@plt>
   1eec8:	b	1e8d8 <ftello64@plt+0xd588>
   1eecc:	mov	r6, r5
   1eed0:	add	r4, r4, #24
   1eed4:	ldr	r2, [r4, #12]
   1eed8:	add	r5, r5, #1
   1eedc:	cmp	r2, #0
   1eee0:	bne	1ee5c <ftello64@plt+0xdb0c>
   1eee4:	mov	r8, r6
   1eee8:	cmn	r8, #1
   1eeec:	ldr	r6, [sp, #16]
   1eef0:	ldr	r5, [sp, #20]
   1eef4:	ldr	r4, [sp, #32]
   1eef8:	beq	1f044 <ftello64@plt+0xdcf4>
   1eefc:	ldr	r7, [sp, #52]	; 0x34
   1ef00:	ldr	r3, [r7]
   1ef04:	cmp	r3, #0
   1ef08:	bne	1f21c <ftello64@plt+0xdecc>
   1ef0c:	lsl	ip, r8, #1
   1ef10:	str	ip, [sp, #16]
   1ef14:	mov	r7, ip
   1ef18:	add	r2, r7, r8
   1ef1c:	add	r2, sl, r2, lsl #3
   1ef20:	ldr	r3, [r2, #8]
   1ef24:	cmp	r3, #2
   1ef28:	beq	1f0d0 <ftello64@plt+0xdd80>
   1ef2c:	cmp	r3, #1
   1ef30:	beq	1f0e4 <ftello64@plt+0xdd94>
   1ef34:	sub	r1, r3, #3
   1ef38:	cmp	r1, #2
   1ef3c:	bls	1f0e4 <ftello64@plt+0xdd94>
   1ef40:	cmp	r3, #0
   1ef44:	bne	1f0dc <ftello64@plt+0xdd8c>
   1ef48:	ldr	r7, [sp, #12]
   1ef4c:	cmp	r7, #0
   1ef50:	beq	1f0dc <ftello64@plt+0xdd8c>
   1ef54:	ldr	r3, [r2, #20]
   1ef58:	cmp	r3, #0
   1ef5c:	beq	1f010 <ftello64@plt+0xdcc0>
   1ef60:	ldrb	r1, [r3]
   1ef64:	cmp	r1, #0
   1ef68:	beq	1f010 <ftello64@plt+0xdcc0>
   1ef6c:	ldr	r2, [r2, #4]
   1ef70:	add	r7, sp, #80	; 0x50
   1ef74:	str	r3, [sp, #4]
   1ef78:	mov	r1, #1
   1ef7c:	movw	r3, #14212	; 0x3784
   1ef80:	mov	r0, r7
   1ef84:	str	r2, [sp]
   1ef88:	movt	r3, #2
   1ef8c:	mov	r2, #50	; 0x32
   1ef90:	bl	11248 <__sprintf_chk@plt>
   1ef94:	ldr	r3, [pc, #1684]	; 1f630 <ftello64@plt+0xe2e0>
   1ef98:	movw	r0, #21504	; 0x5400
   1ef9c:	movt	r0, #3
   1efa0:	mov	r1, #1
   1efa4:	movw	r2, #6049	; 0x17a1
   1efa8:	str	r7, [sp]
   1efac:	bl	11248 <__sprintf_chk@plt>
   1efb0:	mov	r0, r9
   1efb4:	bl	110b0 <free@plt>
   1efb8:	ldr	ip, [sp, #192]	; 0xc0
   1efbc:	cmp	ip, #0
   1efc0:	bgt	1e8d8 <ftello64@plt+0xd588>
   1efc4:	movw	r1, #21504	; 0x5400
   1efc8:	mov	r0, #16
   1efcc:	movt	r1, #3
   1efd0:	mvn	r7, #1
   1efd4:	bl	12f88 <ftello64@plt+0x1c38>
   1efd8:	mov	r0, r9
   1efdc:	bl	110b0 <free@plt>
   1efe0:	ldr	ip, [sp, #16]
   1efe4:	movw	r3, #65534	; 0xfffe
   1efe8:	add	r2, ip, r8
   1efec:	ldr	ip, [sp, #40]	; 0x28
   1eff0:	add	sl, sl, r2, lsl #3
   1eff4:	str	r8, [ip]
   1eff8:	ldr	sl, [sl, #16]
   1effc:	cmp	sl, r3
   1f000:	str	sl, [sp, #20]
   1f004:	beq	1f4ac <ftello64@plt+0xe15c>
   1f008:	ldr	r4, [sp, #76]	; 0x4c
   1f00c:	b	1e2a8 <ftello64@plt+0xcf58>
   1f010:	ldr	r7, [sp, #16]
   1f014:	movw	r3, #14224	; 0x3790
   1f018:	mov	r1, #1
   1f01c:	movt	r3, #2
   1f020:	add	ip, r7, r8
   1f024:	add	r7, sp, #80	; 0x50
   1f028:	mov	r2, #50	; 0x32
   1f02c:	add	ip, sl, ip, lsl #3
   1f030:	mov	r0, r7
   1f034:	ldr	ip, [ip, #4]
   1f038:	str	ip, [sp]
   1f03c:	bl	11248 <__sprintf_chk@plt>
   1f040:	b	1ef94 <ftello64@plt+0xdc44>
   1f044:	str	r7, [sp]
   1f048:	mov	r1, #1
   1f04c:	movw	r2, #6049	; 0x17a1
   1f050:	movw	r0, #21504	; 0x5400
   1f054:	movw	r3, #12696	; 0x3198
   1f058:	movt	r0, #3
   1f05c:	movt	r3, #2
   1f060:	bl	11248 <__sprintf_chk@plt>
   1f064:	mov	r0, r9
   1f068:	bl	110b0 <free@plt>
   1f06c:	ldr	r7, [sp, #192]	; 0xc0
   1f070:	cmp	r7, #0
   1f074:	bgt	1e8d8 <ftello64@plt+0xd588>
   1f078:	movw	r1, #21504	; 0x5400
   1f07c:	mov	r0, #16
   1f080:	movt	r1, #3
   1f084:	mvn	r8, #0
   1f088:	bl	12f88 <ftello64@plt+0x1c38>
   1f08c:	b	1eefc <ftello64@plt+0xdbac>
   1f090:	ldr	ip, [sp, #52]	; 0x34
   1f094:	mov	r3, #1
   1f098:	str	r3, [ip]
   1f09c:	mov	r3, #0
   1f0a0:	strb	r3, [r2]
   1f0a4:	b	1ecc8 <ftello64@plt+0xd978>
   1f0a8:	bl	11104 <__stack_chk_fail@plt>
   1f0ac:	mov	r0, #4
   1f0b0:	movw	r1, #14232	; 0x3798
   1f0b4:	movt	r1, #2
   1f0b8:	bl	12f88 <ftello64@plt+0x1c38>
   1f0bc:	ldr	r7, [sp, #24]
   1f0c0:	ldr	r0, [r7]
   1f0c4:	b	1ee18 <ftello64@plt+0xdac8>
   1f0c8:	mov	r1, r7
   1f0cc:	b	1ec9c <ftello64@plt+0xd94c>
   1f0d0:	ldr	ip, [sp, #12]
   1f0d4:	cmp	ip, #0
   1f0d8:	bne	1f0f0 <ftello64@plt+0xdda0>
   1f0dc:	mvn	r7, #1
   1f0e0:	b	1efd8 <ftello64@plt+0xdc88>
   1f0e4:	ldr	ip, [sp, #12]
   1f0e8:	cmp	ip, #0
   1f0ec:	beq	1f13c <ftello64@plt+0xddec>
   1f0f0:	mov	r0, ip
   1f0f4:	bl	11218 <strlen@plt>
   1f0f8:	add	r0, r0, #1
   1f0fc:	bl	111ac <malloc@plt>
   1f100:	ldr	r7, [sp, #24]
   1f104:	cmp	r0, #0
   1f108:	str	r0, [r7]
   1f10c:	bne	1f12c <ftello64@plt+0xdddc>
   1f110:	mov	r0, r9
   1f114:	bl	110b0 <free@plt>
   1f118:	mov	r0, #4
   1f11c:	movw	r1, #14208	; 0x3780
   1f120:	movt	r1, #2
   1f124:	bl	12f88 <ftello64@plt+0x1c38>
   1f128:	ldr	r0, [r7]
   1f12c:	ldr	r1, [sp, #12]
   1f130:	mvn	r7, #1
   1f134:	bl	11170 <strcpy@plt>
   1f138:	b	1efd8 <ftello64@plt+0xdc88>
   1f13c:	ldr	ip, [sp, #36]	; 0x24
   1f140:	add	r7, ip, #1
   1f144:	ldr	r0, [r4, r7, lsl #2]
   1f148:	cmp	r0, #0
   1f14c:	beq	1f1b4 <ftello64@plt+0xde64>
   1f150:	bl	11218 <strlen@plt>
   1f154:	add	r0, r0, #1
   1f158:	bl	111ac <malloc@plt>
   1f15c:	ldr	ip, [sp, #24]
   1f160:	cmp	r0, #0
   1f164:	str	r0, [ip]
   1f168:	bne	1f18c <ftello64@plt+0xde3c>
   1f16c:	mov	r0, r9
   1f170:	bl	110b0 <free@plt>
   1f174:	mov	r0, #4
   1f178:	movw	r1, #14208	; 0x3780
   1f17c:	movt	r1, #2
   1f180:	bl	12f88 <ftello64@plt+0x1c38>
   1f184:	ldr	ip, [sp, #24]
   1f188:	ldr	r0, [ip]
   1f18c:	ldr	r1, [r4, r7, lsl #2]
   1f190:	bl	11170 <strcpy@plt>
   1f194:	ldr	r7, [sp, #16]
   1f198:	add	r3, r7, r8
   1f19c:	add	r3, sl, r3, lsl #3
   1f1a0:	ldr	r3, [r3, #8]
   1f1a4:	cmp	r3, #3
   1f1a8:	mvnne	r7, #0
   1f1ac:	mvneq	r7, #2
   1f1b0:	b	1efd8 <ftello64@plt+0xdc88>
   1f1b4:	ldr	ip, [sp, #16]
   1f1b8:	add	r2, ip, r8
   1f1bc:	add	r2, sl, r2, lsl #3
   1f1c0:	ldr	r3, [r2, #20]
   1f1c4:	cmp	r3, #0
   1f1c8:	beq	1f2c0 <ftello64@plt+0xdf70>
   1f1cc:	ldrb	r1, [r3]
   1f1d0:	cmp	r1, #0
   1f1d4:	beq	1f2c0 <ftello64@plt+0xdf70>
   1f1d8:	ldr	r2, [r2, #4]
   1f1dc:	add	r7, sp, #80	; 0x50
   1f1e0:	str	r3, [sp, #4]
   1f1e4:	mov	r1, #1
   1f1e8:	movw	r3, #14212	; 0x3784
   1f1ec:	mov	r0, r7
   1f1f0:	str	r2, [sp]
   1f1f4:	movt	r3, #2
   1f1f8:	mov	r2, #50	; 0x32
   1f1fc:	bl	11248 <__sprintf_chk@plt>
   1f200:	movw	r0, #21504	; 0x5400
   1f204:	str	r7, [sp]
   1f208:	mov	r1, #1
   1f20c:	movt	r0, #3
   1f210:	movw	r2, #6049	; 0x17a1
   1f214:	ldr	r3, [pc, #1048]	; 1f634 <ftello64@plt+0xe2e4>
   1f218:	b	1efac <ftello64@plt+0xdc5c>
   1f21c:	lsl	r7, r8, #1
   1f220:	str	r7, [sp, #16]
   1f224:	add	r2, r7, r8
   1f228:	add	r2, sl, r2, lsl #3
   1f22c:	ldr	r3, [r2, #12]
   1f230:	cmp	r3, #0
   1f234:	bne	1ef18 <ftello64@plt+0xdbc8>
   1f238:	ldr	r3, [r2, #20]
   1f23c:	cmp	r3, #0
   1f240:	beq	1f2f4 <ftello64@plt+0xdfa4>
   1f244:	ldrb	r1, [r3]
   1f248:	cmp	r1, #0
   1f24c:	beq	1f2f4 <ftello64@plt+0xdfa4>
   1f250:	ldr	r2, [r2, #4]
   1f254:	add	r7, sp, #80	; 0x50
   1f258:	str	r3, [sp, #4]
   1f25c:	mov	r1, #1
   1f260:	movw	r3, #14212	; 0x3784
   1f264:	mov	r0, r7
   1f268:	str	r2, [sp]
   1f26c:	movt	r3, #2
   1f270:	mov	r2, #50	; 0x32
   1f274:	bl	11248 <__sprintf_chk@plt>
   1f278:	mov	r1, #1
   1f27c:	movw	r2, #6049	; 0x17a1
   1f280:	ldr	r3, [pc, #924]	; 1f624 <ftello64@plt+0xe2d4>
   1f284:	movw	r0, #21504	; 0x5400
   1f288:	str	r7, [sp]
   1f28c:	movt	r0, #3
   1f290:	bl	11248 <__sprintf_chk@plt>
   1f294:	mov	r0, r9
   1f298:	bl	110b0 <free@plt>
   1f29c:	ldr	ip, [sp, #192]	; 0xc0
   1f2a0:	cmp	ip, #0
   1f2a4:	bgt	1e8d8 <ftello64@plt+0xd588>
   1f2a8:	movw	r1, #21504	; 0x5400
   1f2ac:	mov	r0, #16
   1f2b0:	movt	r1, #3
   1f2b4:	bl	12f88 <ftello64@plt+0x1c38>
   1f2b8:	ldr	r7, [sp, #16]
   1f2bc:	b	1ef18 <ftello64@plt+0xdbc8>
   1f2c0:	ldr	r7, [sp, #16]
   1f2c4:	movw	r3, #14224	; 0x3790
   1f2c8:	mov	r1, #1
   1f2cc:	movt	r3, #2
   1f2d0:	add	ip, r7, r8
   1f2d4:	add	r7, sp, #80	; 0x50
   1f2d8:	mov	r2, #50	; 0x32
   1f2dc:	add	ip, sl, ip, lsl #3
   1f2e0:	mov	r0, r7
   1f2e4:	ldr	ip, [ip, #4]
   1f2e8:	str	ip, [sp]
   1f2ec:	bl	11248 <__sprintf_chk@plt>
   1f2f0:	b	1f200 <ftello64@plt+0xdeb0>
   1f2f4:	ldr	r7, [sp, #16]
   1f2f8:	movw	r3, #14224	; 0x3790
   1f2fc:	mov	r1, #1
   1f300:	movt	r3, #2
   1f304:	add	ip, r7, r8
   1f308:	add	r7, sp, #80	; 0x50
   1f30c:	mov	r2, #50	; 0x32
   1f310:	add	ip, sl, ip, lsl #3
   1f314:	mov	r0, r7
   1f318:	ldr	ip, [ip, #4]
   1f31c:	str	ip, [sp]
   1f320:	bl	11248 <__sprintf_chk@plt>
   1f324:	b	1f278 <ftello64@plt+0xdf28>
   1f328:	ldr	ip, [sp, #40]	; 0x28
   1f32c:	mvn	r3, #0
   1f330:	str	r3, [ip]
   1f334:	mov	ip, #0
   1f338:	str	ip, [sp, #20]
   1f33c:	b	1e2a8 <ftello64@plt+0xcf58>
   1f340:	ldrb	r3, [r3, #2]
   1f344:	cmp	r3, #0
   1f348:	mvneq	sl, #1
   1f34c:	beq	1e778 <ftello64@plt+0xd428>
   1f350:	b	1eb80 <ftello64@plt+0xd830>
   1f354:	mov	r0, #4
   1f358:	movw	r1, #14232	; 0x3798
   1f35c:	movt	r1, #2
   1f360:	bl	12f88 <ftello64@plt+0x1c38>
   1f364:	ldr	r7, [sp, #24]
   1f368:	ldr	r0, [r7]
   1f36c:	b	1ea3c <ftello64@plt+0xd6ec>
   1f370:	mov	r0, r7
   1f374:	movw	r1, #14232	; 0x3798
   1f378:	movt	r1, #2
   1f37c:	bl	12f88 <ftello64@plt+0x1c38>
   1f380:	ldr	r7, [sp, #24]
   1f384:	ldr	r0, [r7]
   1f388:	mov	ip, r7
   1f38c:	b	1ea78 <ftello64@plt+0xd728>
   1f390:	mov	r0, #4
   1f394:	movw	r1, #14200	; 0x3778
   1f398:	movt	r1, #2
   1f39c:	bl	12f88 <ftello64@plt+0x1c38>
   1f3a0:	ldr	ip, [sp, #24]
   1f3a4:	ldr	r4, [sp, #76]	; 0x4c
   1f3a8:	ldr	r0, [ip]
   1f3ac:	b	1e5c8 <ftello64@plt+0xd278>
   1f3b0:	mov	r0, #4
   1f3b4:	movw	r1, #14200	; 0x3778
   1f3b8:	movt	r1, #2
   1f3bc:	bl	12f88 <ftello64@plt+0x1c38>
   1f3c0:	ldr	r9, [sp, #76]	; 0x4c
   1f3c4:	ldr	r0, [r7]
   1f3c8:	add	r9, r9, r8
   1f3cc:	b	1e9ec <ftello64@plt+0xd69c>
   1f3d0:	ldr	r7, [sp, #20]
   1f3d4:	movw	r3, #14224	; 0x3790
   1f3d8:	ldr	ip, [sp, #12]
   1f3dc:	mov	r1, #1
   1f3e0:	ldr	r0, [sp, #32]
   1f3e4:	movt	r3, #2
   1f3e8:	add	r2, r7, ip
   1f3ec:	add	r7, sp, #80	; 0x50
   1f3f0:	ldr	ip, [r0, r2, lsl #3]
   1f3f4:	mov	r0, r7
   1f3f8:	mov	r2, #50	; 0x32
   1f3fc:	str	ip, [sp]
   1f400:	bl	11248 <__sprintf_chk@plt>
   1f404:	b	1e964 <ftello64@plt+0xd614>
   1f408:	mov	r0, #4
   1f40c:	movw	r1, #14200	; 0x3778
   1f410:	movt	r1, #2
   1f414:	bl	12f88 <ftello64@plt+0x1c38>
   1f418:	ldr	r0, [r7]
   1f41c:	b	1e3f0 <ftello64@plt+0xd0a0>
   1f420:	ldr	r7, [sp, #20]
   1f424:	ldr	ip, [sp, #12]
   1f428:	add	r2, r7, ip
   1f42c:	ldr	r7, [sp, #32]
   1f430:	add	r3, r7, r2, lsl #3
   1f434:	ldr	r3, [r3, #20]
   1f438:	cmp	r3, #0
   1f43c:	beq	1f5b0 <ftello64@plt+0xe260>
   1f440:	ldrb	r0, [r3]
   1f444:	cmp	r0, #0
   1f448:	beq	1f5b0 <ftello64@plt+0xe260>
   1f44c:	ldr	r2, [r7, r2, lsl #3]
   1f450:	add	r7, sp, #80	; 0x50
   1f454:	str	r3, [sp, #4]
   1f458:	movw	r3, #14212	; 0x3784
   1f45c:	mov	r0, r7
   1f460:	movt	r3, #2
   1f464:	str	r2, [sp]
   1f468:	mov	r2, #50	; 0x32
   1f46c:	bl	11248 <__sprintf_chk@plt>
   1f470:	str	r7, [sp]
   1f474:	movw	r0, #21504	; 0x5400
   1f478:	mov	r1, #1
   1f47c:	movt	r0, #3
   1f480:	movw	r2, #6049	; 0x17a1
   1f484:	ldr	r3, [pc, #424]	; 1f634 <ftello64@plt+0xe2e4>
   1f488:	bl	11248 <__sprintf_chk@plt>
   1f48c:	ldr	r7, [sp, #192]	; 0xc0
   1f490:	cmp	r7, #0
   1f494:	bgt	1e8d8 <ftello64@plt+0xd588>
   1f498:	movw	r1, #21504	; 0x5400
   1f49c:	mov	r0, #16
   1f4a0:	movt	r1, #3
   1f4a4:	bl	12f88 <ftello64@plt+0x1c38>
   1f4a8:	b	1e778 <ftello64@plt+0xd428>
   1f4ac:	movw	r0, #65534	; 0xfffe
   1f4b0:	b	1e2e8 <ftello64@plt+0xcf98>
   1f4b4:	mov	r0, #4
   1f4b8:	movw	r1, #14200	; 0x3778
   1f4bc:	movt	r1, #2
   1f4c0:	bl	12f88 <ftello64@plt+0x1c38>
   1f4c4:	ldr	r0, [r7]
   1f4c8:	b	1e824 <ftello64@plt+0xd4d4>
   1f4cc:	mov	r0, #4
   1f4d0:	movw	r1, #14200	; 0x3778
   1f4d4:	movt	r1, #2
   1f4d8:	bl	12f88 <ftello64@plt+0x1c38>
   1f4dc:	ldr	ip, [sp, #24]
   1f4e0:	ldr	r0, [ip]
   1f4e4:	b	1e4d0 <ftello64@plt+0xd180>
   1f4e8:	mov	r0, #4
   1f4ec:	movw	r1, #14232	; 0x3798
   1f4f0:	movt	r1, #2
   1f4f4:	bl	12f88 <ftello64@plt+0x1c38>
   1f4f8:	ldr	r7, [sp, #24]
   1f4fc:	ldr	r0, [r7]
   1f500:	b	1e74c <ftello64@plt+0xd3fc>
   1f504:	mov	r0, #4
   1f508:	movw	r1, #14232	; 0x3798
   1f50c:	movt	r1, #2
   1f510:	bl	12f88 <ftello64@plt+0x1c38>
   1f514:	ldr	r7, [sp, #24]
   1f518:	ldr	r0, [r7]
   1f51c:	b	1eb40 <ftello64@plt+0xd7f0>
   1f520:	ldr	ip, [sp, #20]
   1f524:	ldr	r7, [sp, #12]
   1f528:	add	r2, ip, r7
   1f52c:	ldr	ip, [sp, #32]
   1f530:	add	r3, ip, r2, lsl #3
   1f534:	ldr	r3, [r3, #20]
   1f538:	cmp	r3, #0
   1f53c:	beq	1f5e8 <ftello64@plt+0xe298>
   1f540:	ldrb	r1, [r3]
   1f544:	cmp	r1, #0
   1f548:	beq	1f5e8 <ftello64@plt+0xe298>
   1f54c:	ldr	r2, [ip, r2, lsl #3]
   1f550:	add	r7, sp, #80	; 0x50
   1f554:	str	r3, [sp, #4]
   1f558:	mov	r1, #1
   1f55c:	movw	r3, #14212	; 0x3784
   1f560:	mov	r0, r7
   1f564:	str	r2, [sp]
   1f568:	movt	r3, #2
   1f56c:	mov	r2, #50	; 0x32
   1f570:	bl	11248 <__sprintf_chk@plt>
   1f574:	str	r7, [sp]
   1f578:	movw	r0, #21504	; 0x5400
   1f57c:	mov	r1, #1
   1f580:	movt	r0, #3
   1f584:	movw	r2, #6049	; 0x17a1
   1f588:	ldr	r3, [pc, #168]	; 1f638 <ftello64@plt+0xe2e8>
   1f58c:	bl	11248 <__sprintf_chk@plt>
   1f590:	ldr	r7, [sp, #192]	; 0xc0
   1f594:	cmp	r7, #0
   1f598:	bgt	1e8d8 <ftello64@plt+0xd588>
   1f59c:	movw	r1, #21504	; 0x5400
   1f5a0:	mov	r0, #16
   1f5a4:	movt	r1, #3
   1f5a8:	bl	12f88 <ftello64@plt+0x1c38>
   1f5ac:	b	1eb24 <ftello64@plt+0xd7d4>
   1f5b0:	ldr	ip, [sp, #20]
   1f5b4:	movw	r3, #14224	; 0x3790
   1f5b8:	ldr	r7, [sp, #12]
   1f5bc:	mov	r1, #1
   1f5c0:	ldr	r0, [sp, #32]
   1f5c4:	movt	r3, #2
   1f5c8:	add	r2, ip, r7
   1f5cc:	add	r7, sp, #80	; 0x50
   1f5d0:	ldr	ip, [r0, r2, lsl #3]
   1f5d4:	mov	r0, r7
   1f5d8:	mov	r2, #50	; 0x32
   1f5dc:	str	ip, [sp]
   1f5e0:	bl	11248 <__sprintf_chk@plt>
   1f5e4:	b	1f470 <ftello64@plt+0xe120>
   1f5e8:	ldr	r7, [sp, #20]
   1f5ec:	movw	r3, #14224	; 0x3790
   1f5f0:	ldr	ip, [sp, #12]
   1f5f4:	mov	r1, #1
   1f5f8:	ldr	r0, [sp, #32]
   1f5fc:	movt	r3, #2
   1f600:	add	r2, r7, ip
   1f604:	add	r7, sp, #80	; 0x50
   1f608:	ldr	ip, [r0, r2, lsl #3]
   1f60c:	mov	r0, r7
   1f610:	mov	r2, #50	; 0x32
   1f614:	str	ip, [sp]
   1f618:	bl	11248 <__sprintf_chk@plt>
   1f61c:	b	1f574 <ftello64@plt+0xe224>
   1f620:	andeq	r3, r2, ip, lsr #4
   1f624:	ldrdeq	r3, [r2], -r4
   1f628:	andeq	r3, r2, r4, ror r2
   1f62c:			; <UNDEFINED> instruction: 0x000231b8
   1f630:	andeq	r3, r2, r8, lsl #4
   1f634:	andeq	r3, r2, ip, ror #3
   1f638:	andeq	r3, r2, r4, asr r2
   1f63c:	movw	r1, #28528	; 0x6f70
   1f640:	movw	r0, #28272	; 0x6e70
   1f644:	movt	r1, #3
   1f648:	movt	r0, #3
   1f64c:	mov	r3, #0
   1f650:	uxtb	r2, r3
   1f654:	strb	r2, [r1, r3]
   1f658:	strb	r2, [r0, r3]
   1f65c:	add	r3, r3, #1
   1f660:	cmp	r3, #256	; 0x100
   1f664:	bne	1f650 <ftello64@plt+0xe300>
   1f668:	mov	r3, #97	; 0x61
   1f66c:	sub	r2, r3, #32
   1f670:	strb	r2, [r0, r3]
   1f674:	add	r3, r3, #1
   1f678:	cmp	r3, #123	; 0x7b
   1f67c:	bne	1f66c <ftello64@plt+0xe31c>
   1f680:	mov	r3, #65	; 0x41
   1f684:	add	r2, r3, #32
   1f688:	strb	r2, [r1, r3]
   1f68c:	add	r3, r3, #1
   1f690:	cmp	r3, #91	; 0x5b
   1f694:	bne	1f684 <ftello64@plt+0xe334>
   1f698:	bx	lr
   1f69c:	ldrb	r3, [r0]
   1f6a0:	mov	ip, r0
   1f6a4:	ldrb	r2, [r1]
   1f6a8:	subs	r0, r3, r2
   1f6ac:	bxne	lr
   1f6b0:	cmp	r3, #0
   1f6b4:	bxeq	lr
   1f6b8:	cmp	r2, #0
   1f6bc:	bne	1f6d4 <ftello64@plt+0xe384>
   1f6c0:	b	1f6e8 <ftello64@plt+0xe398>
   1f6c4:	cmp	r3, #0
   1f6c8:	bxeq	lr
   1f6cc:	cmp	r2, #0
   1f6d0:	bxeq	lr
   1f6d4:	ldrb	r3, [ip, #1]!
   1f6d8:	ldrb	r2, [r1, #1]!
   1f6dc:	subs	r0, r3, r2
   1f6e0:	beq	1f6c4 <ftello64@plt+0xe374>
   1f6e4:	bx	lr
   1f6e8:	bx	lr
   1f6ec:	push	{r4, r5, r6, r7, lr}
   1f6f0:	cmn	r2, #1
   1f6f4:	movw	r6, #21092	; 0x5264
   1f6f8:	movt	r6, #3
   1f6fc:	mov	r7, r3
   1f700:	sub	sp, sp, #12
   1f704:	mov	r3, #0
   1f708:	mov	r4, r0
   1f70c:	mov	r5, r1
   1f710:	strb	r3, [r6, #1]
   1f714:	beq	1f7ec <ftello64@plt+0xe49c>
   1f718:	cmn	r2, #2
   1f71c:	beq	1f804 <ftello64@plt+0xe4b4>
   1f720:	cmp	r2, #0
   1f724:	beq	1f738 <ftello64@plt+0xe3e8>
   1f728:	mov	r1, r2
   1f72c:	mov	r0, r6
   1f730:	mov	r2, #16
   1f734:	bl	1123c <__strcat_chk@plt>
   1f738:	movw	r0, #21092	; 0x5264
   1f73c:	movt	r0, #3
   1f740:	bl	11218 <strlen@plt>
   1f744:	movw	r2, #14240	; 0x37a0
   1f748:	movt	r2, #2
   1f74c:	cmp	r7, #0
   1f750:	ldrh	ip, [r2]
   1f754:	ldrb	r1, [r2, #2]
   1f758:	add	r3, r6, r0
   1f75c:	strh	ip, [r6, r0]
   1f760:	mov	r2, r3
   1f764:	strb	r1, [r2, #2]!
   1f768:	movweq	r2, #13264	; 0x33d0
   1f76c:	movteq	r2, #2
   1f770:	ldrheq	r2, [r2]
   1f774:	strheq	r2, [r3, #2]
   1f778:	beq	1f78c <ftello64@plt+0xe43c>
   1f77c:	mov	r0, r2
   1f780:	mov	r1, r7
   1f784:	mov	r2, #16
   1f788:	bl	1117c <__strcpy_chk@plt>
   1f78c:	movw	r6, #27556	; 0x6ba4
   1f790:	movt	r6, #3
   1f794:	strd	r4, [sp]
   1f798:	mov	r1, #1
   1f79c:	ldr	lr, [r6]
   1f7a0:	mov	r4, r6
   1f7a4:	mvn	r2, #0
   1f7a8:	movw	r3, #21092	; 0x5264
   1f7ac:	add	lr, lr, r1
   1f7b0:	movt	r3, #3
   1f7b4:	asr	ip, lr, #31
   1f7b8:	lsr	ip, ip, #30
   1f7bc:	add	r0, lr, ip
   1f7c0:	and	r0, r0, #3
   1f7c4:	rsb	r0, ip, r0
   1f7c8:	str	r0, [r4], #4
   1f7cc:	add	r0, r0, r0, lsl #1
   1f7d0:	add	r0, r4, r0, lsl #3
   1f7d4:	bl	11248 <__sprintf_chk@plt>
   1f7d8:	ldr	r0, [r6]
   1f7dc:	add	r0, r0, r0, lsl #1
   1f7e0:	add	r0, r4, r0, lsl #3
   1f7e4:	add	sp, sp, #12
   1f7e8:	pop	{r4, r5, r6, r7, pc}
   1f7ec:	movw	r1, #14236	; 0x379c
   1f7f0:	mov	r0, r6
   1f7f4:	movt	r1, #2
   1f7f8:	mov	r2, #16
   1f7fc:	bl	1123c <__strcat_chk@plt>
   1f800:	b	1f738 <ftello64@plt+0xe3e8>
   1f804:	mov	r0, r6
   1f808:	bl	11218 <strlen@plt>
   1f80c:	movw	r2, #7764	; 0x1e54
   1f810:	movw	r3, #14236	; 0x379c
   1f814:	movt	r2, #2
   1f818:	movt	r3, #2
   1f81c:	ldrh	ip, [r2]
   1f820:	ldrh	r2, [r3]
   1f824:	ldrb	r3, [r3, #2]
   1f828:	add	r1, r6, r0
   1f82c:	strh	ip, [r6, r0]
   1f830:	strh	r2, [r1, #1]
   1f834:	strb	r3, [r1, #3]
   1f838:	b	1f738 <ftello64@plt+0xe3e8>
   1f83c:	movw	ip, #21092	; 0x5264
   1f840:	cmn	r2, #1
   1f844:	movt	ip, #3
   1f848:	push	{r4, r5, r6, r7, lr}
   1f84c:	mov	r7, r3
   1f850:	sub	sp, sp, #12
   1f854:	mov	r3, #0
   1f858:	mov	r4, r0
   1f85c:	mov	r5, r1
   1f860:	strb	r3, [ip, #17]
   1f864:	add	r6, ip, #16
   1f868:	beq	1f938 <ftello64@plt+0xe5e8>
   1f86c:	cmn	r2, #2
   1f870:	beq	1f950 <ftello64@plt+0xe600>
   1f874:	cmp	r2, #0
   1f878:	beq	1f88c <ftello64@plt+0xe53c>
   1f87c:	mov	r1, r2
   1f880:	mov	r0, r6
   1f884:	mov	r2, #16
   1f888:	bl	1123c <__strcat_chk@plt>
   1f88c:	ldr	r0, [pc, #244]	; 1f988 <ftello64@plt+0xe638>
   1f890:	bl	11218 <strlen@plt>
   1f894:	movw	r2, #14240	; 0x37a0
   1f898:	movt	r2, #2
   1f89c:	cmp	r7, #0
   1f8a0:	ldrh	ip, [r2]
   1f8a4:	ldrb	r1, [r2, #2]
   1f8a8:	add	r3, r6, r0
   1f8ac:	strh	ip, [r6, r0]
   1f8b0:	mov	r2, r3
   1f8b4:	strb	r1, [r2, #2]!
   1f8b8:	movweq	r2, #3748	; 0xea4
   1f8bc:	movteq	r2, #2
   1f8c0:	ldrheq	r2, [r2]
   1f8c4:	strheq	r2, [r3, #2]
   1f8c8:	beq	1f8dc <ftello64@plt+0xe58c>
   1f8cc:	mov	r0, r2
   1f8d0:	mov	r1, r7
   1f8d4:	mov	r2, #16
   1f8d8:	bl	1117c <__strcpy_chk@plt>
   1f8dc:	movw	r6, #27556	; 0x6ba4
   1f8e0:	movt	r6, #3
   1f8e4:	strd	r4, [sp]
   1f8e8:	mov	r1, #1
   1f8ec:	ldr	lr, [r6, #100]	; 0x64
   1f8f0:	add	r7, r6, #104	; 0x68
   1f8f4:	mvn	r2, #0
   1f8f8:	ldr	r3, [pc, #136]	; 1f988 <ftello64@plt+0xe638>
   1f8fc:	add	lr, lr, r1
   1f900:	asr	r0, lr, #31
   1f904:	lsr	r0, r0, #30
   1f908:	add	ip, lr, r0
   1f90c:	and	ip, ip, #3
   1f910:	rsb	ip, r0, ip
   1f914:	str	ip, [r6, #100]	; 0x64
   1f918:	add	r0, ip, ip, lsl #1
   1f91c:	add	r0, r7, r0, lsl #3
   1f920:	bl	11248 <__sprintf_chk@plt>
   1f924:	ldr	r0, [r6, #100]	; 0x64
   1f928:	add	r0, r0, r0, lsl #1
   1f92c:	add	r0, r7, r0, lsl #3
   1f930:	add	sp, sp, #12
   1f934:	pop	{r4, r5, r6, r7, pc}
   1f938:	movw	r1, #14236	; 0x379c
   1f93c:	mov	r2, #16
   1f940:	movt	r1, #2
   1f944:	mov	r0, r6
   1f948:	bl	1123c <__strcat_chk@plt>
   1f94c:	b	1f88c <ftello64@plt+0xe53c>
   1f950:	mov	r0, r6
   1f954:	bl	11218 <strlen@plt>
   1f958:	movw	r2, #7764	; 0x1e54
   1f95c:	movw	r3, #14236	; 0x379c
   1f960:	movt	r2, #2
   1f964:	movt	r3, #2
   1f968:	ldrh	ip, [r2]
   1f96c:	ldrh	r2, [r3]
   1f970:	ldrb	r3, [r3, #2]
   1f974:	add	r1, r6, r0
   1f978:	strh	ip, [r6, r0]
   1f97c:	strh	r2, [r1, #1]
   1f980:	strb	r3, [r1, #3]
   1f984:	b	1f88c <ftello64@plt+0xe53c>
   1f988:	andeq	r5, r3, r4, ror r2
   1f98c:	push	{r4, r5, r6, lr}
   1f990:	subs	r6, r0, #0
   1f994:	beq	1fa64 <ftello64@plt+0xe714>
   1f998:	ldrb	r3, [r6]
   1f99c:	sub	r3, r3, #48	; 0x30
   1f9a0:	cmp	r3, #9
   1f9a4:	bhi	1f9d0 <ftello64@plt+0xe680>
   1f9a8:	bl	11218 <strlen@plt>
   1f9ac:	cmp	r0, #8
   1f9b0:	bls	1f9ec <ftello64@plt+0xe69c>
   1f9b4:	mov	r1, r6
   1f9b8:	movw	r0, #14340	; 0x3804
   1f9bc:	movt	r0, #2
   1f9c0:	bl	13164 <ftello64@plt+0x1e14>
   1f9c4:	mvn	r0, #0
   1f9c8:	mvn	r1, #0
   1f9cc:	pop	{r4, r5, r6, pc}
   1f9d0:	mov	r1, r6
   1f9d4:	movw	r0, #14292	; 0x37d4
   1f9d8:	movt	r0, #2
   1f9dc:	bl	13164 <ftello64@plt+0x1e14>
   1f9e0:	mvn	r0, #0
   1f9e4:	mvn	r1, #0
   1f9e8:	pop	{r4, r5, r6, pc}
   1f9ec:	mov	r0, r6
   1f9f0:	mov	r1, #0
   1f9f4:	mov	r2, #10
   1f9f8:	bl	1108c <strtol@plt>
   1f9fc:	ldrb	r4, [r6]
   1fa00:	cmp	r4, #0
   1fa04:	mov	r5, r0
   1fa08:	beq	1fa84 <ftello64@plt+0xe734>
   1fa0c:	bl	111f4 <__ctype_b_loc@plt>
   1fa10:	mov	r1, #0
   1fa14:	mov	r3, r1
   1fa18:	mov	ip, r6
   1fa1c:	ldr	r0, [r0]
   1fa20:	b	1fa34 <ftello64@plt+0xe6e4>
   1fa24:	ldrb	r4, [ip, #1]!
   1fa28:	mov	r1, r3
   1fa2c:	cmp	r4, #0
   1fa30:	beq	1fa84 <ftello64@plt+0xe734>
   1fa34:	lsl	r2, r4, #1
   1fa38:	add	r3, r3, #1
   1fa3c:	ldrh	r2, [r0, r2]
   1fa40:	tst	r2, #2048	; 0x800
   1fa44:	bne	1fa24 <ftello64@plt+0xe6d4>
   1fa48:	add	r1, r6, r1
   1fa4c:	ldrb	r6, [r1, #1]
   1fa50:	cmp	r6, #0
   1fa54:	beq	1fa90 <ftello64@plt+0xe740>
   1fa58:	mvn	r0, #0
   1fa5c:	mvn	r1, #0
   1fa60:	pop	{r4, r5, r6, pc}
   1fa64:	movw	r0, #14244	; 0x37a4
   1fa68:	movw	r1, #11572	; 0x2d34
   1fa6c:	movt	r0, #2
   1fa70:	movt	r1, #2
   1fa74:	bl	13164 <ftello64@plt+0x1e14>
   1fa78:	mvn	r0, #0
   1fa7c:	mvn	r1, #0
   1fa80:	pop	{r4, r5, r6, pc}
   1fa84:	mov	r0, r5
   1fa88:	asr	r1, r5, #31
   1fa8c:	pop	{r4, r5, r6, pc}
   1fa90:	bl	111d0 <__ctype_toupper_loc@plt>
   1fa94:	ldr	r3, [r0]
   1fa98:	ldrb	r3, [r3, r4, lsl #2]
   1fa9c:	cmp	r3, #75	; 0x4b
   1faa0:	beq	1fadc <ftello64@plt+0xe78c>
   1faa4:	cmp	r3, #77	; 0x4d
   1faa8:	beq	1fae4 <ftello64@plt+0xe794>
   1faac:	cmp	r3, #71	; 0x47
   1fab0:	beq	1faec <ftello64@plt+0xe79c>
   1fab4:	cmp	r3, #84	; 0x54
   1fab8:	moveq	ip, r6
   1fabc:	moveq	r6, #256	; 0x100
   1fac0:	bne	1fa58 <ftello64@plt+0xe708>
   1fac4:	asr	r3, r5, #31
   1fac8:	umull	r0, r1, ip, r5
   1facc:	mul	ip, ip, r3
   1fad0:	mla	r5, r5, r6, ip
   1fad4:	add	r1, r5, r1
   1fad8:	pop	{r4, r5, r6, pc}
   1fadc:	mov	ip, #1024	; 0x400
   1fae0:	b	1fac4 <ftello64@plt+0xe774>
   1fae4:	mov	ip, #1048576	; 0x100000
   1fae8:	b	1fac4 <ftello64@plt+0xe774>
   1faec:	mov	ip, #1073741824	; 0x40000000
   1faf0:	b	1fac4 <ftello64@plt+0xe774>
   1faf4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1faf8:	movw	sl, #21440	; 0x53c0
   1fafc:	movt	sl, #3
   1fb00:	mov	r4, r0
   1fb04:	mov	r5, r1
   1fb08:	sub	sp, sp, #8
   1fb0c:	ldr	r3, [sl]
   1fb10:	movw	r0, #10239	; 0x27ff
   1fb14:	mov	r1, #0
   1fb18:	cmp	r5, r1
   1fb1c:	cmpeq	r4, r0
   1fb20:	mov	r8, #0
   1fb24:	mov	r9, r2
   1fb28:	strb	r8, [r2]
   1fb2c:	str	r3, [sp, #4]
   1fb30:	bls	1fb60 <ftello64@plt+0xe810>
   1fb34:	mov	r2, r0
   1fb38:	mov	r3, r1
   1fb3c:	lsr	r1, r4, #10
   1fb40:	lsr	r0, r5, #10
   1fb44:	orr	r1, r1, r5, lsl #22
   1fb48:	add	r8, r8, #1
   1fb4c:	mov	r5, r0
   1fb50:	mov	r4, r1
   1fb54:	cmp	r5, r3
   1fb58:	cmpeq	r4, r2
   1fb5c:	bhi	1fb3c <ftello64@plt+0xe7ec>
   1fb60:	movw	r2, #999	; 0x3e7
   1fb64:	mov	r3, #0
   1fb68:	cmp	r5, r3
   1fb6c:	cmpeq	r4, r2
   1fb70:	movw	r1, #8240	; 0x2030
   1fb74:	movt	r1, #8224	; 0x2020
   1fb78:	str	r1, [sp]
   1fb7c:	bhi	1fcbc <ftello64@plt+0xe96c>
   1fb80:	orrs	r0, r4, r5
   1fb84:	beq	1fc34 <ftello64@plt+0xe8e4>
   1fb88:	mov	r2, #10
   1fb8c:	mov	r3, #0
   1fb90:	mov	r0, r4
   1fb94:	mov	r1, r5
   1fb98:	bl	20058 <ftello64@plt+0xed08>
   1fb9c:	mov	r2, #10
   1fba0:	mov	r3, #0
   1fba4:	mov	r6, r0
   1fba8:	mov	r7, r1
   1fbac:	mov	r0, r4
   1fbb0:	mov	r1, r5
   1fbb4:	bl	20058 <ftello64@plt+0xed08>
   1fbb8:	orrs	r3, r6, r7
   1fbbc:	moveq	r3, #1
   1fbc0:	add	r2, r2, #48	; 0x30
   1fbc4:	strb	r2, [sp]
   1fbc8:	beq	1fd1c <ftello64@plt+0xe9cc>
   1fbcc:	mov	r2, #10
   1fbd0:	mov	r3, #0
   1fbd4:	mov	r0, r6
   1fbd8:	mov	r1, r7
   1fbdc:	bl	20058 <ftello64@plt+0xed08>
   1fbe0:	mov	r2, #10
   1fbe4:	mov	r3, #0
   1fbe8:	mov	r4, r0
   1fbec:	mov	r5, r1
   1fbf0:	mov	r0, r6
   1fbf4:	mov	r1, r7
   1fbf8:	bl	20058 <ftello64@plt+0xed08>
   1fbfc:	orrs	r0, r4, r5
   1fc00:	moveq	r3, #2
   1fc04:	add	r2, r2, #48	; 0x30
   1fc08:	strb	r2, [sp, #1]
   1fc0c:	beq	1fd1c <ftello64@plt+0xe9cc>
   1fc10:	mov	r0, r4
   1fc14:	mov	r1, r5
   1fc18:	mov	r2, #10
   1fc1c:	mov	r3, #0
   1fc20:	bl	20058 <ftello64@plt+0xed08>
   1fc24:	mov	r3, #3
   1fc28:	add	r2, r2, #48	; 0x30
   1fc2c:	strb	r2, [sp, #2]
   1fc30:	b	1fd1c <ftello64@plt+0xe9cc>
   1fc34:	ldrb	r2, [sp]
   1fc38:	mov	r3, #1
   1fc3c:	strb	r2, [r9]
   1fc40:	cmp	r3, #1
   1fc44:	movge	r0, r3
   1fc48:	movlt	r0, #1
   1fc4c:	cmp	r8, #0
   1fc50:	add	r9, r9, r0
   1fc54:	beq	1fc9c <ftello64@plt+0xe94c>
   1fc58:	cmp	r8, #1
   1fc5c:	add	r0, r0, #1
   1fc60:	moveq	r3, #75	; 0x4b
   1fc64:	strbeq	r3, [r9], #1
   1fc68:	beq	1fc9c <ftello64@plt+0xe94c>
   1fc6c:	cmp	r8, #2
   1fc70:	moveq	r3, #77	; 0x4d
   1fc74:	strbeq	r3, [r9], #1
   1fc78:	beq	1fc9c <ftello64@plt+0xe94c>
   1fc7c:	cmp	r8, #3
   1fc80:	moveq	r3, #71	; 0x47
   1fc84:	strbeq	r3, [r9], #1
   1fc88:	beq	1fc9c <ftello64@plt+0xe94c>
   1fc8c:	cmp	r8, #4
   1fc90:	moveq	r3, #84	; 0x54
   1fc94:	movne	r3, #63	; 0x3f
   1fc98:	strb	r3, [r9], #1
   1fc9c:	mov	r3, #0
   1fca0:	ldr	r2, [sp, #4]
   1fca4:	strb	r3, [r9]
   1fca8:	ldr	r3, [sl]
   1fcac:	cmp	r2, r3
   1fcb0:	bne	1fd5c <ftello64@plt+0xea0c>
   1fcb4:	add	sp, sp, #8
   1fcb8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fcbc:	mov	r1, #10
   1fcc0:	mov	r2, #10
   1fcc4:	umull	r6, r7, r4, r1
   1fcc8:	mov	r3, #0
   1fccc:	add	r8, r8, #1
   1fcd0:	mla	r7, r1, r5, r7
   1fcd4:	lsr	r4, r6, r1
   1fcd8:	lsr	r5, r7, r1
   1fcdc:	orr	r4, r4, r7, lsl #22
   1fce0:	mov	r1, r5
   1fce4:	mov	r0, r4
   1fce8:	bl	20058 <ftello64@plt+0xed08>
   1fcec:	mov	r3, #46	; 0x2e
   1fcf0:	mov	r0, r4
   1fcf4:	strb	r3, [sp, #1]
   1fcf8:	mov	r1, r5
   1fcfc:	mov	r3, #0
   1fd00:	add	ip, r2, #48	; 0x30
   1fd04:	mov	r2, #10
   1fd08:	strb	ip, [sp]
   1fd0c:	bl	20058 <ftello64@plt+0xed08>
   1fd10:	mov	r3, #3
   1fd14:	add	r0, r0, #48	; 0x30
   1fd18:	strb	r0, [sp, #2]
   1fd1c:	sub	r2, r3, #1
   1fd20:	add	r0, sp, #8
   1fd24:	add	r1, r0, r2
   1fd28:	cmp	r2, #0
   1fd2c:	ldrb	r2, [r1, #-8]
   1fd30:	strb	r2, [r9]
   1fd34:	beq	1fc40 <ftello64@plt+0xe8f0>
   1fd38:	sub	r2, r3, #2
   1fd3c:	add	r0, sp, #8
   1fd40:	add	r1, r0, r2
   1fd44:	cmp	r2, #1
   1fd48:	ldrb	r2, [r1, #-8]
   1fd4c:	strb	r2, [r9, #1]
   1fd50:	ldrbeq	r2, [sp]
   1fd54:	strbeq	r2, [r9, #2]
   1fd58:	b	1fc40 <ftello64@plt+0xe8f0>
   1fd5c:	bl	11104 <__stack_chk_fail@plt>
   1fd60:	push	{r4, r5, lr}
   1fd64:	movw	r4, #21440	; 0x53c0
   1fd68:	movt	r4, #3
   1fd6c:	sub	sp, sp, #108	; 0x6c
   1fd70:	mov	r1, r3
   1fd74:	mov	r5, r0
   1fd78:	ldr	ip, [r4]
   1fd7c:	mov	r0, r2
   1fd80:	mov	r2, sp
   1fd84:	str	ip, [sp, #100]	; 0x64
   1fd88:	bl	1faf4 <ftello64@plt+0xe7a4>
   1fd8c:	ldrb	r3, [sp]
   1fd90:	cmp	r3, #32
   1fd94:	bne	1fdd8 <ftello64@plt+0xea88>
   1fd98:	ldrb	r3, [sp, #1]
   1fd9c:	cmp	r3, #32
   1fda0:	bne	1fde0 <ftello64@plt+0xea90>
   1fda4:	ldrb	r3, [sp, #2]
   1fda8:	cmp	r3, #32
   1fdac:	addne	r0, sp, #2
   1fdb0:	addeq	r0, sp, #3
   1fdb4:	mov	r1, r5
   1fdb8:	bl	11320 <fputs@plt>
   1fdbc:	ldr	r2, [sp, #100]	; 0x64
   1fdc0:	ldr	r3, [r4]
   1fdc4:	mov	r0, #0
   1fdc8:	cmp	r2, r3
   1fdcc:	bne	1fde8 <ftello64@plt+0xea98>
   1fdd0:	add	sp, sp, #108	; 0x6c
   1fdd4:	pop	{r4, r5, pc}
   1fdd8:	mov	r0, sp
   1fddc:	b	1fdb4 <ftello64@plt+0xea64>
   1fde0:	add	r0, sp, #1
   1fde4:	b	1fdb4 <ftello64@plt+0xea64>
   1fde8:	bl	11104 <__stack_chk_fail@plt>
   1fdec:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1fdf0:	mov	r9, r2
   1fdf4:	ldrb	r4, [r0]
   1fdf8:	mov	r8, r3
   1fdfc:	cmp	r4, #0
   1fe00:	beq	1fec0 <ftello64@plt+0xeb70>
   1fe04:	ldrb	r5, [r1]
   1fe08:	cmp	r5, #0
   1fe0c:	beq	1fea4 <ftello64@plt+0xeb54>
   1fe10:	cmp	r2, #0
   1fe14:	bne	1fe68 <ftello64@plt+0xeb18>
   1fe18:	add	r6, r1, #1
   1fe1c:	mov	r7, r0
   1fe20:	bl	111d0 <__ctype_toupper_loc@plt>
   1fe24:	mov	r2, r9
   1fe28:	ldr	ip, [r0]
   1fe2c:	b	1fe48 <ftello64@plt+0xeaf8>
   1fe30:	ldrb	r4, [r7, #1]!
   1fe34:	cmp	r4, #0
   1fe38:	beq	1fea8 <ftello64@plt+0xeb58>
   1fe3c:	ldrb	r5, [r6], #1
   1fe40:	cmp	r5, #0
   1fe44:	beq	1fea8 <ftello64@plt+0xeb58>
   1fe48:	ldr	r4, [ip, r4, lsl #2]
   1fe4c:	add	r2, r2, #1
   1fe50:	ldr	r0, [ip, r5, lsl #2]
   1fe54:	mov	r1, r6
   1fe58:	cmp	r4, r0
   1fe5c:	beq	1fe30 <ftello64@plt+0xeae0>
   1fe60:	mov	r0, #0
   1fe64:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1fe68:	add	ip, r1, #1
   1fe6c:	mov	r7, r0
   1fe70:	mov	r2, #0
   1fe74:	b	1fe90 <ftello64@plt+0xeb40>
   1fe78:	ldrb	r4, [r7, #1]!
   1fe7c:	cmp	r4, #0
   1fe80:	beq	1fea8 <ftello64@plt+0xeb58>
   1fe84:	ldrb	r5, [ip], #1
   1fe88:	cmp	r5, #0
   1fe8c:	beq	1fea8 <ftello64@plt+0xeb58>
   1fe90:	cmp	r4, r5
   1fe94:	add	r2, r2, #1
   1fe98:	mov	r1, ip
   1fe9c:	beq	1fe78 <ftello64@plt+0xeb28>
   1fea0:	b	1fe60 <ftello64@plt+0xeb10>
   1fea4:	mov	r2, r5
   1fea8:	cmp	r8, r2
   1feac:	bgt	1fe60 <ftello64@plt+0xeb10>
   1feb0:	ldrb	r0, [r1]
   1feb4:	rsbs	r0, r0, #1
   1feb8:	movcc	r0, #0
   1febc:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1fec0:	mov	r2, r4
   1fec4:	b	1fea8 <ftello64@plt+0xeb58>
   1fec8:	push	{lr}		; (str lr, [sp, #-4]!)
   1fecc:	sub	sp, sp, #12
   1fed0:	movw	r3, #15180	; 0x3b4c
   1fed4:	movw	r1, #15092	; 0x3af4
   1fed8:	movt	r3, #2
   1fedc:	movt	r1, #2
   1fee0:	str	r3, [sp]
   1fee4:	movw	r2, #15128	; 0x3b18
   1fee8:	movw	r3, #15168	; 0x3b40
   1feec:	movt	r2, #2
   1fef0:	movt	r3, #2
   1fef4:	mov	r0, #1
   1fef8:	bl	1126c <__printf_chk@plt>
   1fefc:	add	sp, sp, #12
   1ff00:	pop	{pc}		; (ldr pc, [sp], #4)
   1ff04:	movw	r0, #15196	; 0x3b5c
   1ff08:	movt	r0, #2
   1ff0c:	bx	lr
   1ff10:	cmp	r1, #0
   1ff14:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   1ff18:	sub	sp, sp, #8
   1ff1c:	beq	20048 <ftello64@plt+0xecf8>
   1ff20:	cmp	r2, #7
   1ff24:	mvn	r4, r0
   1ff28:	bls	20008 <ftello64@plt+0xecb8>
   1ff2c:	sub	r0, r2, #8
   1ff30:	movw	ip, #15196	; 0x3b5c
   1ff34:	movt	ip, #2
   1ff38:	mov	r3, r1
   1ff3c:	lsr	r0, r0, #3
   1ff40:	str	r0, [sp, #4]
   1ff44:	add	fp, r1, r0, lsl #3
   1ff48:	add	fp, fp, #8
   1ff4c:	ldrb	r0, [r3]
   1ff50:	add	r3, r3, #8
   1ff54:	ldrb	sl, [r3, #-7]
   1ff58:	eor	r0, r0, r4
   1ff5c:	ldrb	r9, [r3, #-6]
   1ff60:	ldrb	r8, [r3, #-5]
   1ff64:	uxtb	r0, r0
   1ff68:	ldrb	r7, [r3, #-4]
   1ff6c:	ldrb	r6, [r3, #-3]
   1ff70:	ldr	r0, [ip, r0, lsl #2]
   1ff74:	ldrb	r5, [r3, #-2]
   1ff78:	eor	r4, r0, r4, lsr #8
   1ff7c:	ldrb	r0, [r3, #-1]
   1ff80:	eor	sl, r4, sl
   1ff84:	cmp	r3, fp
   1ff88:	uxtb	sl, sl
   1ff8c:	ldr	sl, [ip, sl, lsl #2]
   1ff90:	eor	r4, sl, r4, lsr #8
   1ff94:	eor	r9, r4, r9
   1ff98:	uxtb	r9, r9
   1ff9c:	ldr	r9, [ip, r9, lsl #2]
   1ffa0:	eor	r4, r9, r4, lsr #8
   1ffa4:	eor	r8, r4, r8
   1ffa8:	uxtb	r8, r8
   1ffac:	ldr	r8, [ip, r8, lsl #2]
   1ffb0:	eor	r4, r8, r4, lsr #8
   1ffb4:	eor	r7, r4, r7
   1ffb8:	uxtb	r7, r7
   1ffbc:	ldr	r7, [ip, r7, lsl #2]
   1ffc0:	eor	r4, r7, r4, lsr #8
   1ffc4:	eor	r6, r4, r6
   1ffc8:	uxtb	r6, r6
   1ffcc:	ldr	r6, [ip, r6, lsl #2]
   1ffd0:	eor	r4, r6, r4, lsr #8
   1ffd4:	eor	r5, r4, r5
   1ffd8:	uxtb	r5, r5
   1ffdc:	ldr	r5, [ip, r5, lsl #2]
   1ffe0:	eor	r4, r5, r4, lsr #8
   1ffe4:	eor	r0, r4, r0
   1ffe8:	uxtb	r0, r0
   1ffec:	ldr	r0, [ip, r0, lsl #2]
   1fff0:	eor	r4, r0, r4, lsr #8
   1fff4:	bne	1ff4c <ftello64@plt+0xebfc>
   1fff8:	ldr	r0, [sp, #4]
   1fffc:	and	r2, r2, #7
   20000:	add	r3, r0, #1
   20004:	add	r1, r1, r3, lsl #3
   20008:	cmp	r2, #0
   2000c:	beq	20038 <ftello64@plt+0xece8>
   20010:	movw	ip, #15196	; 0x3b5c
   20014:	add	r2, r1, r2
   20018:	movt	ip, #2
   2001c:	ldrb	r3, [r1], #1
   20020:	eor	r3, r4, r3
   20024:	cmp	r1, r2
   20028:	uxtb	r3, r3
   2002c:	ldr	r3, [ip, r3, lsl #2]
   20030:	eor	r4, r3, r4, lsr #8
   20034:	bne	2001c <ftello64@plt+0xeccc>
   20038:	mvn	r0, r4
   2003c:	add	sp, sp, #8
   20040:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   20044:	bx	lr
   20048:	mov	r0, r1
   2004c:	add	sp, sp, #8
   20050:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   20054:	bx	lr
   20058:	cmp	r3, #0
   2005c:	cmpeq	r2, #0
   20060:	bne	20078 <ftello64@plt+0xed28>
   20064:	cmp	r1, #0
   20068:	cmpeq	r0, #0
   2006c:	mvnne	r1, #0
   20070:	mvnne	r0, #0
   20074:	b	20094 <ftello64@plt+0xed44>
   20078:	sub	sp, sp, #8
   2007c:	push	{sp, lr}
   20080:	bl	200e0 <ftello64@plt+0xed90>
   20084:	ldr	lr, [sp, #4]
   20088:	add	sp, sp, #8
   2008c:	pop	{r2, r3}
   20090:	bx	lr
   20094:	push	{r1, lr}
   20098:	mov	r0, #8
   2009c:	bl	1105c <raise@plt>
   200a0:	pop	{r1, pc}
   200a4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   200a8:	mov	r8, r2
   200ac:	mov	r6, r0
   200b0:	mov	r7, r1
   200b4:	mov	sl, r3
   200b8:	ldr	r9, [sp, #32]
   200bc:	bl	2011c <ftello64@plt+0xedcc>
   200c0:	umull	r4, r5, r8, r0
   200c4:	mul	r8, r8, r1
   200c8:	mla	r2, r0, sl, r8
   200cc:	add	r5, r2, r5
   200d0:	subs	r4, r6, r4
   200d4:	sbc	r5, r7, r5
   200d8:	strd	r4, [r9]
   200dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   200e0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   200e4:	mov	r8, r2
   200e8:	mov	r6, r0
   200ec:	mov	r7, r1
   200f0:	mov	r5, r3
   200f4:	ldr	r9, [sp, #32]
   200f8:	bl	205a8 <ftello64@plt+0xf258>
   200fc:	mul	r3, r0, r5
   20100:	umull	r4, r5, r0, r8
   20104:	mla	r8, r8, r1, r3
   20108:	add	r5, r8, r5
   2010c:	subs	r4, r6, r4
   20110:	sbc	r5, r7, r5
   20114:	strd	r4, [r9]
   20118:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   2011c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20120:	rsbs	r4, r0, #0
   20124:	rsc	r5, r1, #0
   20128:	cmp	r1, #0
   2012c:	mvn	r6, #0
   20130:	sub	sp, sp, #12
   20134:	movge	r4, r0
   20138:	movge	r5, r1
   2013c:	movge	r6, #0
   20140:	cmp	r3, #0
   20144:	blt	2037c <ftello64@plt+0xf02c>
   20148:	cmp	r3, #0
   2014c:	mov	sl, r4
   20150:	mov	ip, r5
   20154:	mov	r0, r2
   20158:	mov	r1, r3
   2015c:	mov	r8, r2
   20160:	mov	r7, r4
   20164:	mov	r9, r5
   20168:	bne	20260 <ftello64@plt+0xef10>
   2016c:	cmp	r2, r5
   20170:	bls	2029c <ftello64@plt+0xef4c>
   20174:	clz	r3, r2
   20178:	cmp	r3, #0
   2017c:	rsbne	r2, r3, #32
   20180:	lslne	r8, r0, r3
   20184:	lsrne	r2, r4, r2
   20188:	lslne	r7, r4, r3
   2018c:	orrne	r9, r2, r5, lsl r3
   20190:	lsr	r4, r8, #16
   20194:	uxth	sl, r8
   20198:	mov	r1, r4
   2019c:	mov	r0, r9
   201a0:	bl	209d8 <ftello64@plt+0xf688>
   201a4:	mov	r1, r4
   201a8:	mov	fp, r0
   201ac:	mov	r0, r9
   201b0:	bl	20bc4 <ftello64@plt+0xf874>
   201b4:	mul	r0, sl, fp
   201b8:	lsr	r2, r7, #16
   201bc:	orr	r1, r2, r1, lsl #16
   201c0:	cmp	r0, r1
   201c4:	bls	201e8 <ftello64@plt+0xee98>
   201c8:	adds	r1, r1, r8
   201cc:	sub	r3, fp, #1
   201d0:	bcs	201e4 <ftello64@plt+0xee94>
   201d4:	cmp	r0, r1
   201d8:	subhi	fp, fp, #2
   201dc:	addhi	r1, r1, r8
   201e0:	bhi	201e8 <ftello64@plt+0xee98>
   201e4:	mov	fp, r3
   201e8:	rsb	r9, r0, r1
   201ec:	mov	r1, r4
   201f0:	uxth	r7, r7
   201f4:	mov	r0, r9
   201f8:	bl	209d8 <ftello64@plt+0xf688>
   201fc:	mov	r1, r4
   20200:	mov	r5, r0
   20204:	mov	r0, r9
   20208:	bl	20bc4 <ftello64@plt+0xf874>
   2020c:	mul	sl, sl, r5
   20210:	orr	r1, r7, r1, lsl #16
   20214:	cmp	sl, r1
   20218:	bls	20238 <ftello64@plt+0xeee8>
   2021c:	adds	r8, r1, r8
   20220:	sub	r3, r5, #1
   20224:	bcs	20234 <ftello64@plt+0xeee4>
   20228:	cmp	sl, r8
   2022c:	subhi	r5, r5, #2
   20230:	bhi	20238 <ftello64@plt+0xeee8>
   20234:	mov	r5, r3
   20238:	orr	r3, r5, fp, lsl #16
   2023c:	mov	r4, #0
   20240:	cmp	r6, #0
   20244:	mov	r0, r3
   20248:	mov	r1, r4
   2024c:	beq	20258 <ftello64@plt+0xef08>
   20250:	rsbs	r0, r0, #0
   20254:	rsc	r1, r1, #0
   20258:	add	sp, sp, #12
   2025c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20260:	cmp	r3, r5
   20264:	movhi	r4, #0
   20268:	movhi	r3, r4
   2026c:	bhi	20240 <ftello64@plt+0xeef0>
   20270:	clz	r5, r1
   20274:	cmp	r5, #0
   20278:	bne	20468 <ftello64@plt+0xf118>
   2027c:	cmp	r1, ip
   20280:	cmpcs	r2, sl
   20284:	movhi	r4, #0
   20288:	movls	r4, #1
   2028c:	movls	r3, #1
   20290:	movls	r4, r5
   20294:	movhi	r3, r4
   20298:	b	20240 <ftello64@plt+0xeef0>
   2029c:	cmp	r2, #0
   202a0:	bne	202b4 <ftello64@plt+0xef64>
   202a4:	mov	r1, r2
   202a8:	mov	r0, #1
   202ac:	bl	209d8 <ftello64@plt+0xf688>
   202b0:	mov	r8, r0
   202b4:	clz	r3, r8
   202b8:	cmp	r3, #0
   202bc:	bne	2038c <ftello64@plt+0xf03c>
   202c0:	rsb	r9, r8, r9
   202c4:	lsr	r5, r8, #16
   202c8:	uxth	sl, r8
   202cc:	mov	r4, #1
   202d0:	mov	r1, r5
   202d4:	mov	r0, r9
   202d8:	bl	209d8 <ftello64@plt+0xf688>
   202dc:	mov	r1, r5
   202e0:	mov	fp, r0
   202e4:	mov	r0, r9
   202e8:	bl	20bc4 <ftello64@plt+0xf874>
   202ec:	mul	r0, sl, fp
   202f0:	lsr	r2, r7, #16
   202f4:	orr	r1, r2, r1, lsl #16
   202f8:	cmp	r0, r1
   202fc:	bls	2031c <ftello64@plt+0xefcc>
   20300:	adds	r1, r1, r8
   20304:	sub	r3, fp, #1
   20308:	bcs	20588 <ftello64@plt+0xf238>
   2030c:	cmp	r0, r1
   20310:	subhi	fp, fp, #2
   20314:	addhi	r1, r1, r8
   20318:	bls	20588 <ftello64@plt+0xf238>
   2031c:	rsb	r2, r0, r1
   20320:	mov	r1, r5
   20324:	str	r2, [sp]
   20328:	uxth	r7, r7
   2032c:	mov	r0, r2
   20330:	bl	209d8 <ftello64@plt+0xf688>
   20334:	ldr	r2, [sp]
   20338:	mov	r1, r5
   2033c:	mov	r9, r0
   20340:	mov	r0, r2
   20344:	bl	20bc4 <ftello64@plt+0xf874>
   20348:	mul	sl, sl, r9
   2034c:	orr	r1, r7, r1, lsl #16
   20350:	cmp	sl, r1
   20354:	bls	20374 <ftello64@plt+0xf024>
   20358:	adds	r8, r1, r8
   2035c:	sub	r3, r9, #1
   20360:	bcs	20370 <ftello64@plt+0xf020>
   20364:	cmp	sl, r8
   20368:	subhi	r9, r9, #2
   2036c:	bhi	20374 <ftello64@plt+0xf024>
   20370:	mov	r9, r3
   20374:	orr	r3, r9, fp, lsl #16
   20378:	b	20240 <ftello64@plt+0xeef0>
   2037c:	mvn	r6, r6
   20380:	rsbs	r2, r2, #0
   20384:	rsc	r3, r3, #0
   20388:	b	20148 <ftello64@plt+0xedf8>
   2038c:	lsl	r8, r8, r3
   20390:	rsb	fp, r3, #32
   20394:	lsr	r4, r9, fp
   20398:	lsr	fp, r7, fp
   2039c:	lsr	r5, r8, #16
   203a0:	orr	fp, fp, r9, lsl r3
   203a4:	mov	r0, r4
   203a8:	lsl	r7, r7, r3
   203ac:	mov	r1, r5
   203b0:	uxth	sl, r8
   203b4:	bl	209d8 <ftello64@plt+0xf688>
   203b8:	mov	r1, r5
   203bc:	mov	r3, r0
   203c0:	mov	r0, r4
   203c4:	str	r3, [sp]
   203c8:	bl	20bc4 <ftello64@plt+0xf874>
   203cc:	ldr	r3, [sp]
   203d0:	lsr	r2, fp, #16
   203d4:	mul	r0, sl, r3
   203d8:	orr	r1, r2, r1, lsl #16
   203dc:	cmp	r0, r1
   203e0:	bls	20400 <ftello64@plt+0xf0b0>
   203e4:	adds	r1, r1, r8
   203e8:	sub	r2, r3, #1
   203ec:	bcs	205a0 <ftello64@plt+0xf250>
   203f0:	cmp	r0, r1
   203f4:	subhi	r3, r3, #2
   203f8:	addhi	r1, r1, r8
   203fc:	bls	205a0 <ftello64@plt+0xf250>
   20400:	rsb	r9, r0, r1
   20404:	mov	r1, r5
   20408:	str	r3, [sp]
   2040c:	uxth	fp, fp
   20410:	mov	r0, r9
   20414:	bl	209d8 <ftello64@plt+0xf688>
   20418:	mov	r1, r5
   2041c:	mov	r4, r0
   20420:	mov	r0, r9
   20424:	bl	20bc4 <ftello64@plt+0xf874>
   20428:	mul	r9, sl, r4
   2042c:	ldr	r3, [sp]
   20430:	orr	r1, fp, r1, lsl #16
   20434:	cmp	r9, r1
   20438:	bls	2045c <ftello64@plt+0xf10c>
   2043c:	adds	r1, r1, r8
   20440:	sub	r2, r4, #1
   20444:	bcs	20458 <ftello64@plt+0xf108>
   20448:	cmp	r9, r1
   2044c:	subhi	r4, r4, #2
   20450:	addhi	r1, r1, r8
   20454:	bhi	2045c <ftello64@plt+0xf10c>
   20458:	mov	r4, r2
   2045c:	rsb	r9, r9, r1
   20460:	orr	r4, r4, r3, lsl #16
   20464:	b	202d0 <ftello64@plt+0xef80>
   20468:	rsb	sl, r5, #32
   2046c:	lsl	r3, r2, r5
   20470:	lsr	r0, r2, sl
   20474:	lsr	r2, ip, sl
   20478:	orr	r4, r0, r1, lsl r5
   2047c:	lsr	sl, r7, sl
   20480:	mov	r0, r2
   20484:	orr	sl, sl, ip, lsl r5
   20488:	lsr	r9, r4, #16
   2048c:	str	r3, [sp, #4]
   20490:	str	r2, [sp]
   20494:	uxth	fp, r4
   20498:	mov	r1, r9
   2049c:	bl	209d8 <ftello64@plt+0xf688>
   204a0:	ldr	r2, [sp]
   204a4:	mov	r1, r9
   204a8:	mov	r8, r0
   204ac:	mov	r0, r2
   204b0:	bl	20bc4 <ftello64@plt+0xf874>
   204b4:	mul	r0, fp, r8
   204b8:	lsr	r2, sl, #16
   204bc:	orr	r1, r2, r1, lsl #16
   204c0:	cmp	r0, r1
   204c4:	bls	204e4 <ftello64@plt+0xf194>
   204c8:	adds	r1, r1, r4
   204cc:	sub	r2, r8, #1
   204d0:	bcs	20598 <ftello64@plt+0xf248>
   204d4:	cmp	r0, r1
   204d8:	subhi	r8, r8, #2
   204dc:	addhi	r1, r1, r4
   204e0:	bls	20598 <ftello64@plt+0xf248>
   204e4:	rsb	ip, r0, r1
   204e8:	mov	r1, r9
   204ec:	str	ip, [sp]
   204f0:	mov	r0, ip
   204f4:	bl	209d8 <ftello64@plt+0xf688>
   204f8:	ldr	ip, [sp]
   204fc:	mov	r1, r9
   20500:	mov	r2, r0
   20504:	mov	r0, ip
   20508:	str	r2, [sp]
   2050c:	bl	20bc4 <ftello64@plt+0xf874>
   20510:	ldr	r2, [sp]
   20514:	uxth	ip, sl
   20518:	mul	fp, fp, r2
   2051c:	orr	ip, ip, r1, lsl #16
   20520:	cmp	fp, ip
   20524:	bls	20544 <ftello64@plt+0xf1f4>
   20528:	adds	ip, ip, r4
   2052c:	sub	r1, r2, #1
   20530:	bcs	20590 <ftello64@plt+0xf240>
   20534:	cmp	fp, ip
   20538:	subhi	r2, r2, #2
   2053c:	addhi	ip, ip, r4
   20540:	bls	20590 <ftello64@plt+0xf240>
   20544:	ldr	r0, [sp, #4]
   20548:	orr	r1, r2, r8, lsl #16
   2054c:	rsb	fp, fp, ip
   20550:	umull	r2, r3, r1, r0
   20554:	cmp	fp, r3
   20558:	bcc	2057c <ftello64@plt+0xf22c>
   2055c:	movne	r4, #0
   20560:	moveq	r4, #1
   20564:	cmp	r2, r7, lsl r5
   20568:	movls	r4, #0
   2056c:	andhi	r4, r4, #1
   20570:	cmp	r4, #0
   20574:	moveq	r3, r1
   20578:	beq	20240 <ftello64@plt+0xeef0>
   2057c:	sub	r3, r1, #1
   20580:	mov	r4, #0
   20584:	b	20240 <ftello64@plt+0xeef0>
   20588:	mov	fp, r3
   2058c:	b	2031c <ftello64@plt+0xefcc>
   20590:	mov	r2, r1
   20594:	b	20544 <ftello64@plt+0xf1f4>
   20598:	mov	r8, r2
   2059c:	b	204e4 <ftello64@plt+0xf194>
   205a0:	mov	r3, r2
   205a4:	b	20400 <ftello64@plt+0xf0b0>
   205a8:	cmp	r3, #0
   205ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   205b0:	mov	r6, r0
   205b4:	sub	sp, sp, #12
   205b8:	mov	r5, r1
   205bc:	mov	r7, r0
   205c0:	mov	r4, r2
   205c4:	mov	r8, r1
   205c8:	bne	206a8 <ftello64@plt+0xf358>
   205cc:	cmp	r2, r1
   205d0:	bls	206e4 <ftello64@plt+0xf394>
   205d4:	clz	r3, r2
   205d8:	cmp	r3, #0
   205dc:	rsbne	r8, r3, #32
   205e0:	lslne	r4, r2, r3
   205e4:	lsrne	r8, r0, r8
   205e8:	lslne	r7, r0, r3
   205ec:	orrne	r8, r8, r1, lsl r3
   205f0:	lsr	r5, r4, #16
   205f4:	uxth	sl, r4
   205f8:	mov	r1, r5
   205fc:	mov	r0, r8
   20600:	bl	209d8 <ftello64@plt+0xf688>
   20604:	mov	r1, r5
   20608:	mov	r9, r0
   2060c:	mov	r0, r8
   20610:	bl	20bc4 <ftello64@plt+0xf874>
   20614:	mul	r0, sl, r9
   20618:	lsr	r3, r7, #16
   2061c:	orr	r1, r3, r1, lsl #16
   20620:	cmp	r0, r1
   20624:	bls	20648 <ftello64@plt+0xf2f8>
   20628:	adds	r1, r1, r4
   2062c:	sub	r2, r9, #1
   20630:	bcs	20644 <ftello64@plt+0xf2f4>
   20634:	cmp	r0, r1
   20638:	subhi	r9, r9, #2
   2063c:	addhi	r1, r1, r4
   20640:	bhi	20648 <ftello64@plt+0xf2f8>
   20644:	mov	r9, r2
   20648:	rsb	r8, r0, r1
   2064c:	mov	r1, r5
   20650:	uxth	r7, r7
   20654:	mov	r0, r8
   20658:	bl	209d8 <ftello64@plt+0xf688>
   2065c:	mov	r1, r5
   20660:	mov	r6, r0
   20664:	mov	r0, r8
   20668:	bl	20bc4 <ftello64@plt+0xf874>
   2066c:	mul	sl, sl, r6
   20670:	orr	r1, r7, r1, lsl #16
   20674:	cmp	sl, r1
   20678:	bls	20694 <ftello64@plt+0xf344>
   2067c:	adds	r4, r1, r4
   20680:	sub	r3, r6, #1
   20684:	bcs	20990 <ftello64@plt+0xf640>
   20688:	cmp	sl, r4
   2068c:	subhi	r6, r6, #2
   20690:	bls	20990 <ftello64@plt+0xf640>
   20694:	orr	r0, r6, r9, lsl #16
   20698:	mov	r6, #0
   2069c:	mov	r1, r6
   206a0:	add	sp, sp, #12
   206a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   206a8:	cmp	r3, r1
   206ac:	movhi	r6, #0
   206b0:	movhi	r0, r6
   206b4:	bhi	2069c <ftello64@plt+0xf34c>
   206b8:	clz	r7, r3
   206bc:	cmp	r7, #0
   206c0:	bne	207c0 <ftello64@plt+0xf470>
   206c4:	cmp	r3, r1
   206c8:	cmpcs	r2, r6
   206cc:	movhi	r6, #0
   206d0:	movls	r6, #1
   206d4:	movls	r0, #1
   206d8:	movls	r6, r7
   206dc:	movhi	r0, r6
   206e0:	b	2069c <ftello64@plt+0xf34c>
   206e4:	cmp	r2, #0
   206e8:	bne	206fc <ftello64@plt+0xf3ac>
   206ec:	mov	r1, r2
   206f0:	mov	r0, #1
   206f4:	bl	209d8 <ftello64@plt+0xf688>
   206f8:	mov	r4, r0
   206fc:	clz	r3, r4
   20700:	cmp	r3, #0
   20704:	bne	208bc <ftello64@plt+0xf56c>
   20708:	rsb	r5, r4, r5
   2070c:	lsr	r8, r4, #16
   20710:	uxth	sl, r4
   20714:	mov	r6, #1
   20718:	mov	r1, r8
   2071c:	mov	r0, r5
   20720:	bl	209d8 <ftello64@plt+0xf688>
   20724:	mov	r1, r8
   20728:	mov	r9, r0
   2072c:	mov	r0, r5
   20730:	bl	20bc4 <ftello64@plt+0xf874>
   20734:	mul	r0, sl, r9
   20738:	lsr	r3, r7, #16
   2073c:	orr	r1, r3, r1, lsl #16
   20740:	cmp	r0, r1
   20744:	bls	20764 <ftello64@plt+0xf414>
   20748:	adds	r1, r1, r4
   2074c:	sub	r2, r9, #1
   20750:	bcs	20998 <ftello64@plt+0xf648>
   20754:	cmp	r0, r1
   20758:	subhi	r9, r9, #2
   2075c:	addhi	r1, r1, r4
   20760:	bls	20998 <ftello64@plt+0xf648>
   20764:	rsb	fp, r0, r1
   20768:	mov	r1, r8
   2076c:	uxth	r7, r7
   20770:	mov	r0, fp
   20774:	bl	209d8 <ftello64@plt+0xf688>
   20778:	mov	r1, r8
   2077c:	mov	r5, r0
   20780:	mov	r0, fp
   20784:	bl	20bc4 <ftello64@plt+0xf874>
   20788:	mul	sl, sl, r5
   2078c:	orr	r1, r7, r1, lsl #16
   20790:	cmp	sl, r1
   20794:	bls	207b0 <ftello64@plt+0xf460>
   20798:	adds	r4, r1, r4
   2079c:	sub	r3, r5, #1
   207a0:	bcs	209a0 <ftello64@plt+0xf650>
   207a4:	cmp	sl, r4
   207a8:	subhi	r5, r5, #2
   207ac:	bls	209a0 <ftello64@plt+0xf650>
   207b0:	orr	r0, r5, r9, lsl #16
   207b4:	mov	r1, r6
   207b8:	add	sp, sp, #12
   207bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   207c0:	rsb	r1, r7, #32
   207c4:	lsl	r0, r2, r7
   207c8:	lsr	r2, r2, r1
   207cc:	lsr	fp, r5, r1
   207d0:	orr	r8, r2, r3, lsl r7
   207d4:	lsr	r1, r6, r1
   207d8:	str	r0, [sp, #4]
   207dc:	orr	r5, r1, r5, lsl r7
   207e0:	lsr	r9, r8, #16
   207e4:	mov	r0, fp
   207e8:	uxth	sl, r8
   207ec:	mov	r1, r9
   207f0:	bl	209d8 <ftello64@plt+0xf688>
   207f4:	mov	r1, r9
   207f8:	mov	r4, r0
   207fc:	mov	r0, fp
   20800:	bl	20bc4 <ftello64@plt+0xf874>
   20804:	mul	r0, sl, r4
   20808:	lsr	ip, r5, #16
   2080c:	orr	r1, ip, r1, lsl #16
   20810:	cmp	r0, r1
   20814:	bls	20828 <ftello64@plt+0xf4d8>
   20818:	adds	r1, r1, r8
   2081c:	sub	r2, r4, #1
   20820:	bcc	209bc <ftello64@plt+0xf66c>
   20824:	mov	r4, r2
   20828:	rsb	ip, r0, r1
   2082c:	mov	r1, r9
   20830:	str	ip, [sp]
   20834:	uxth	r5, r5
   20838:	mov	r0, ip
   2083c:	bl	209d8 <ftello64@plt+0xf688>
   20840:	ldr	ip, [sp]
   20844:	mov	r1, r9
   20848:	mov	fp, r0
   2084c:	mov	r0, ip
   20850:	bl	20bc4 <ftello64@plt+0xf874>
   20854:	mul	sl, sl, fp
   20858:	orr	r1, r5, r1, lsl #16
   2085c:	cmp	sl, r1
   20860:	bls	20874 <ftello64@plt+0xf524>
   20864:	adds	r1, r1, r8
   20868:	sub	r2, fp, #1
   2086c:	bcc	209a8 <ftello64@plt+0xf658>
   20870:	mov	fp, r2
   20874:	ldr	r3, [sp, #4]
   20878:	orr	r0, fp, r4, lsl #16
   2087c:	rsb	sl, sl, r1
   20880:	umull	r4, r5, r0, r3
   20884:	cmp	sl, r5
   20888:	bcc	208a8 <ftello64@plt+0xf558>
   2088c:	movne	r3, #0
   20890:	moveq	r3, #1
   20894:	cmp	r4, r6, lsl r7
   20898:	movls	r6, #0
   2089c:	andhi	r6, r3, #1
   208a0:	cmp	r6, #0
   208a4:	beq	2069c <ftello64@plt+0xf34c>
   208a8:	mov	r6, #0
   208ac:	sub	r0, r0, #1
   208b0:	mov	r1, r6
   208b4:	add	sp, sp, #12
   208b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   208bc:	lsl	r4, r4, r3
   208c0:	rsb	r9, r3, #32
   208c4:	lsr	r2, r5, r9
   208c8:	lsr	r9, r6, r9
   208cc:	lsr	r8, r4, #16
   208d0:	orr	r9, r9, r5, lsl r3
   208d4:	mov	r0, r2
   208d8:	lsl	r7, r6, r3
   208dc:	mov	r1, r8
   208e0:	str	r2, [sp]
   208e4:	bl	209d8 <ftello64@plt+0xf688>
   208e8:	ldr	r2, [sp]
   208ec:	mov	r1, r8
   208f0:	uxth	sl, r4
   208f4:	mov	fp, r0
   208f8:	mov	r0, r2
   208fc:	bl	20bc4 <ftello64@plt+0xf874>
   20900:	mul	r0, sl, fp
   20904:	lsr	r3, r9, #16
   20908:	orr	r1, r3, r1, lsl #16
   2090c:	cmp	r0, r1
   20910:	bls	20930 <ftello64@plt+0xf5e0>
   20914:	adds	r1, r1, r4
   20918:	sub	r3, fp, #1
   2091c:	bcs	209d0 <ftello64@plt+0xf680>
   20920:	cmp	r0, r1
   20924:	subhi	fp, fp, #2
   20928:	addhi	r1, r1, r4
   2092c:	bls	209d0 <ftello64@plt+0xf680>
   20930:	rsb	r5, r0, r1
   20934:	mov	r1, r8
   20938:	uxth	r9, r9
   2093c:	mov	r0, r5
   20940:	bl	209d8 <ftello64@plt+0xf688>
   20944:	mov	r1, r8
   20948:	mov	r6, r0
   2094c:	mov	r0, r5
   20950:	bl	20bc4 <ftello64@plt+0xf874>
   20954:	mul	r5, sl, r6
   20958:	orr	r1, r9, r1, lsl #16
   2095c:	cmp	r5, r1
   20960:	bls	20984 <ftello64@plt+0xf634>
   20964:	adds	r1, r1, r4
   20968:	sub	r3, r6, #1
   2096c:	bcs	20980 <ftello64@plt+0xf630>
   20970:	cmp	r5, r1
   20974:	subhi	r6, r6, #2
   20978:	addhi	r1, r1, r4
   2097c:	bhi	20984 <ftello64@plt+0xf634>
   20980:	mov	r6, r3
   20984:	rsb	r5, r5, r1
   20988:	orr	r6, r6, fp, lsl #16
   2098c:	b	20718 <ftello64@plt+0xf3c8>
   20990:	mov	r6, r3
   20994:	b	20694 <ftello64@plt+0xf344>
   20998:	mov	r9, r2
   2099c:	b	20764 <ftello64@plt+0xf414>
   209a0:	mov	r5, r3
   209a4:	b	207b0 <ftello64@plt+0xf460>
   209a8:	cmp	sl, r1
   209ac:	subhi	fp, fp, #2
   209b0:	addhi	r1, r1, r8
   209b4:	bhi	20874 <ftello64@plt+0xf524>
   209b8:	b	20870 <ftello64@plt+0xf520>
   209bc:	cmp	r0, r1
   209c0:	subhi	r4, r4, #2
   209c4:	addhi	r1, r1, r8
   209c8:	bhi	20828 <ftello64@plt+0xf4d8>
   209cc:	b	20824 <ftello64@plt+0xf4d4>
   209d0:	mov	fp, r3
   209d4:	b	20930 <ftello64@plt+0xf5e0>
   209d8:	subs	r2, r1, #1
   209dc:	bxeq	lr
   209e0:	bcc	20bb8 <ftello64@plt+0xf868>
   209e4:	cmp	r0, r1
   209e8:	bls	20b9c <ftello64@plt+0xf84c>
   209ec:	tst	r1, r2
   209f0:	beq	20ba8 <ftello64@plt+0xf858>
   209f4:	clz	r3, r0
   209f8:	clz	r2, r1
   209fc:	sub	r3, r2, r3
   20a00:	rsbs	r3, r3, #31
   20a04:	addne	r3, r3, r3, lsl #1
   20a08:	mov	r2, #0
   20a0c:	addne	pc, pc, r3, lsl #2
   20a10:	nop	{0}
   20a14:	cmp	r0, r1, lsl #31
   20a18:	adc	r2, r2, r2
   20a1c:	subcs	r0, r0, r1, lsl #31
   20a20:	cmp	r0, r1, lsl #30
   20a24:	adc	r2, r2, r2
   20a28:	subcs	r0, r0, r1, lsl #30
   20a2c:	cmp	r0, r1, lsl #29
   20a30:	adc	r2, r2, r2
   20a34:	subcs	r0, r0, r1, lsl #29
   20a38:	cmp	r0, r1, lsl #28
   20a3c:	adc	r2, r2, r2
   20a40:	subcs	r0, r0, r1, lsl #28
   20a44:	cmp	r0, r1, lsl #27
   20a48:	adc	r2, r2, r2
   20a4c:	subcs	r0, r0, r1, lsl #27
   20a50:	cmp	r0, r1, lsl #26
   20a54:	adc	r2, r2, r2
   20a58:	subcs	r0, r0, r1, lsl #26
   20a5c:	cmp	r0, r1, lsl #25
   20a60:	adc	r2, r2, r2
   20a64:	subcs	r0, r0, r1, lsl #25
   20a68:	cmp	r0, r1, lsl #24
   20a6c:	adc	r2, r2, r2
   20a70:	subcs	r0, r0, r1, lsl #24
   20a74:	cmp	r0, r1, lsl #23
   20a78:	adc	r2, r2, r2
   20a7c:	subcs	r0, r0, r1, lsl #23
   20a80:	cmp	r0, r1, lsl #22
   20a84:	adc	r2, r2, r2
   20a88:	subcs	r0, r0, r1, lsl #22
   20a8c:	cmp	r0, r1, lsl #21
   20a90:	adc	r2, r2, r2
   20a94:	subcs	r0, r0, r1, lsl #21
   20a98:	cmp	r0, r1, lsl #20
   20a9c:	adc	r2, r2, r2
   20aa0:	subcs	r0, r0, r1, lsl #20
   20aa4:	cmp	r0, r1, lsl #19
   20aa8:	adc	r2, r2, r2
   20aac:	subcs	r0, r0, r1, lsl #19
   20ab0:	cmp	r0, r1, lsl #18
   20ab4:	adc	r2, r2, r2
   20ab8:	subcs	r0, r0, r1, lsl #18
   20abc:	cmp	r0, r1, lsl #17
   20ac0:	adc	r2, r2, r2
   20ac4:	subcs	r0, r0, r1, lsl #17
   20ac8:	cmp	r0, r1, lsl #16
   20acc:	adc	r2, r2, r2
   20ad0:	subcs	r0, r0, r1, lsl #16
   20ad4:	cmp	r0, r1, lsl #15
   20ad8:	adc	r2, r2, r2
   20adc:	subcs	r0, r0, r1, lsl #15
   20ae0:	cmp	r0, r1, lsl #14
   20ae4:	adc	r2, r2, r2
   20ae8:	subcs	r0, r0, r1, lsl #14
   20aec:	cmp	r0, r1, lsl #13
   20af0:	adc	r2, r2, r2
   20af4:	subcs	r0, r0, r1, lsl #13
   20af8:	cmp	r0, r1, lsl #12
   20afc:	adc	r2, r2, r2
   20b00:	subcs	r0, r0, r1, lsl #12
   20b04:	cmp	r0, r1, lsl #11
   20b08:	adc	r2, r2, r2
   20b0c:	subcs	r0, r0, r1, lsl #11
   20b10:	cmp	r0, r1, lsl #10
   20b14:	adc	r2, r2, r2
   20b18:	subcs	r0, r0, r1, lsl #10
   20b1c:	cmp	r0, r1, lsl #9
   20b20:	adc	r2, r2, r2
   20b24:	subcs	r0, r0, r1, lsl #9
   20b28:	cmp	r0, r1, lsl #8
   20b2c:	adc	r2, r2, r2
   20b30:	subcs	r0, r0, r1, lsl #8
   20b34:	cmp	r0, r1, lsl #7
   20b38:	adc	r2, r2, r2
   20b3c:	subcs	r0, r0, r1, lsl #7
   20b40:	cmp	r0, r1, lsl #6
   20b44:	adc	r2, r2, r2
   20b48:	subcs	r0, r0, r1, lsl #6
   20b4c:	cmp	r0, r1, lsl #5
   20b50:	adc	r2, r2, r2
   20b54:	subcs	r0, r0, r1, lsl #5
   20b58:	cmp	r0, r1, lsl #4
   20b5c:	adc	r2, r2, r2
   20b60:	subcs	r0, r0, r1, lsl #4
   20b64:	cmp	r0, r1, lsl #3
   20b68:	adc	r2, r2, r2
   20b6c:	subcs	r0, r0, r1, lsl #3
   20b70:	cmp	r0, r1, lsl #2
   20b74:	adc	r2, r2, r2
   20b78:	subcs	r0, r0, r1, lsl #2
   20b7c:	cmp	r0, r1, lsl #1
   20b80:	adc	r2, r2, r2
   20b84:	subcs	r0, r0, r1, lsl #1
   20b88:	cmp	r0, r1
   20b8c:	adc	r2, r2, r2
   20b90:	subcs	r0, r0, r1
   20b94:	mov	r0, r2
   20b98:	bx	lr
   20b9c:	moveq	r0, #1
   20ba0:	movne	r0, #0
   20ba4:	bx	lr
   20ba8:	clz	r2, r1
   20bac:	rsb	r2, r2, #31
   20bb0:	lsr	r0, r0, r2
   20bb4:	bx	lr
   20bb8:	cmp	r0, #0
   20bbc:	mvnne	r0, #0
   20bc0:	b	20094 <ftello64@plt+0xed44>
   20bc4:	cmp	r1, #0
   20bc8:	beq	20bb8 <ftello64@plt+0xf868>
   20bcc:	push	{r0, r1, lr}
   20bd0:	bl	209d8 <ftello64@plt+0xf688>
   20bd4:	pop	{r1, r2, lr}
   20bd8:	mul	r3, r2, r0
   20bdc:	sub	r1, r1, r3
   20be0:	bx	lr
   20be4:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   20be8:	mov	r7, r0
   20bec:	ldr	r6, [pc, #76]	; 20c40 <ftello64@plt+0xf8f0>
   20bf0:	mov	r8, r1
   20bf4:	ldr	r5, [pc, #72]	; 20c44 <ftello64@plt+0xf8f4>
   20bf8:	mov	r9, r2
   20bfc:	add	r6, pc, r6
   20c00:	bl	11030 <_init@@Base>
   20c04:	add	r5, pc, r5
   20c08:	rsb	r6, r5, r6
   20c0c:	asrs	r6, r6, #2
   20c10:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   20c14:	sub	r5, r5, #4
   20c18:	mov	r4, #0
   20c1c:	add	r4, r4, #1
   20c20:	ldr	r3, [r5, #4]!
   20c24:	mov	r0, r7
   20c28:	mov	r1, r8
   20c2c:	mov	r2, r9
   20c30:	blx	r3
   20c34:	cmp	r4, r6
   20c38:	bne	20c1c <ftello64@plt+0xf8cc>
   20c3c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   20c40:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   20c44:	andeq	r4, r1, r8, ror #5
   20c48:	bx	lr

Disassembly of section .fini:

00020c4c <_fini@@Base>:
   20c4c:	push	{r3, lr}
   20c50:	pop	{r3, pc}
