library ieee;
	use ieee.std_logic_1164.all;
	
entity c_disp_ctrl is 
port (
	clk 					:in std_logic; 
	current_dc 			:in std_logic_vector(7 downto 0);
	current_dc_update :in std_logic;
	hex1 					:out std_logic_vector (6 downto 0);
	hex2 					:out std_logic_vector (6 downto 0);
	hex3 					:out std_logic_vector (6 downto 0);
	transmit_data		:out std_logic_vector (7 downto 0);
	transmit_valid		:out std_logic
);

architecture rtl of c_disp_ctrl is 
	
begin 
	p_main : process(clk)
	begin 
		if rising_edge(clk) then 
			if current_dc_update = '1' then 
					
			end if;
		end if;
	end process p_main;
end architecture rtl;