

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s'
================================================================
* Date:           Sun Mar  3 21:31:18 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.275 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.666 ns|  6.666 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.99>
ST_1 : Operation 4 [1/1] (1.21ns)   --->   "%p_read1123 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 4 'read' 'p_read1123' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.21ns)   --->   "%p_read1022 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'read' 'p_read1022' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.21ns)   --->   "%p_read921 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read921' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.21ns)   --->   "%p_read820 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'read' 'p_read820' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (1.21ns)   --->   "%p_read719 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'read' 'p_read719' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.21ns)   --->   "%p_read618 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 9 'read' 'p_read618' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (1.21ns)   --->   "%p_read517 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'read' 'p_read517' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (1.21ns)   --->   "%p_read416 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 11 'read' 'p_read416' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.21ns)   --->   "%p_read315 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 12 'read' 'p_read315' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (1.21ns)   --->   "%p_read214 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 13 'read' 'p_read214' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (1.21ns)   --->   "%p_read113 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 14 'read' 'p_read113' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (1.21ns)   --->   "%p_read12 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 15 'read' 'p_read12' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %p_read113, i5 0"   --->   Operation 16 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1273_10 = zext i15 %shl_ln1273_s"   --->   Operation 17 'zext' 'zext_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.77ns)   --->   "%r_V_34 = sub i16 0, i16 %zext_ln1273_10"   --->   Operation 18 'sub' 'r_V_34' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_34, i32 5, i32 15"   --->   Operation 19 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln1273_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %p_read214, i5 0"   --->   Operation 20 'bitconcatenate' 'shl_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1273_11 = zext i15 %shl_ln1273_1"   --->   Operation 21 'zext' 'zext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.77ns)   --->   "%r_V_35 = sub i16 0, i16 %zext_ln1273_11"   --->   Operation 22 'sub' 'r_V_35' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln818_31 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_35, i32 5, i32 15"   --->   Operation 23 'partselect' 'trunc_ln818_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln1273_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %p_read315, i5 0"   --->   Operation 24 'bitconcatenate' 'shl_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1273_12 = zext i15 %shl_ln1273_2"   --->   Operation 25 'zext' 'zext_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.77ns)   --->   "%r_V_36 = sub i16 0, i16 %zext_ln1273_12"   --->   Operation 26 'sub' 'r_V_36' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln818_32 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_36, i32 5, i32 15"   --->   Operation 27 'partselect' 'trunc_ln818_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln1273_5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %p_read618, i5 0"   --->   Operation 28 'bitconcatenate' 'shl_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1273_15 = zext i15 %shl_ln1273_5"   --->   Operation 29 'zext' 'zext_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.77ns)   --->   "%r_V_39 = sub i16 0, i16 %zext_ln1273_15"   --->   Operation 30 'sub' 'r_V_39' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln818_35 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_39, i32 5, i32 15"   --->   Operation 31 'partselect' 'trunc_ln818_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln1273_6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %p_read719, i5 0"   --->   Operation 32 'bitconcatenate' 'shl_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1273_16 = zext i15 %shl_ln1273_6"   --->   Operation 33 'zext' 'zext_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.77ns)   --->   "%r_V_40 = sub i16 0, i16 %zext_ln1273_16"   --->   Operation 34 'sub' 'r_V_40' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln818_36 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_40, i32 5, i32 15"   --->   Operation 35 'partselect' 'trunc_ln818_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln1273_7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %p_read820, i5 0"   --->   Operation 36 'bitconcatenate' 'shl_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1273_17 = zext i15 %shl_ln1273_7"   --->   Operation 37 'zext' 'zext_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.77ns)   --->   "%r_V_41 = sub i16 0, i16 %zext_ln1273_17"   --->   Operation 38 'sub' 'r_V_41' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln818_37 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_41, i32 5, i32 15"   --->   Operation 39 'partselect' 'trunc_ln818_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln1273_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %p_read1022, i5 0"   --->   Operation 40 'bitconcatenate' 'shl_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1273_19 = zext i15 %shl_ln1273_9"   --->   Operation 41 'zext' 'zext_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.77ns)   --->   "%r_V_43 = sub i16 0, i16 %zext_ln1273_19"   --->   Operation 42 'sub' 'r_V_43' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln818_39 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_43, i32 5, i32 15"   --->   Operation 43 'partselect' 'trunc_ln818_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln1273_10 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %p_read1123, i5 0"   --->   Operation 44 'bitconcatenate' 'shl_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1273_20 = zext i15 %shl_ln1273_10"   --->   Operation 45 'zext' 'zext_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.77ns)   --->   "%r_V_44 = sub i16 0, i16 %zext_ln1273_20"   --->   Operation 46 'sub' 'r_V_44' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln818_40 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_44, i32 5, i32 15"   --->   Operation 47 'partselect' 'trunc_ln818_40' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.27>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %p_read12, i5 0"   --->   Operation 48 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i15 %shl_ln"   --->   Operation 49 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.77ns)   --->   "%r_V = sub i16 0, i16 %zext_ln1273"   --->   Operation 50 'sub' 'r_V' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V, i32 5, i32 15"   --->   Operation 51 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i11 %trunc_ln" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 52 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln70_6 = sext i11 %trunc_ln818_s" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 53 'sext' 'sext_ln70_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln70_7 = sext i11 %trunc_ln818_31" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 54 'sext' 'sext_ln70_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln70_8 = sext i11 %trunc_ln818_32" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 55 'sext' 'sext_ln70_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln1273_3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %p_read416, i5 0"   --->   Operation 56 'bitconcatenate' 'shl_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1273_13 = zext i15 %shl_ln1273_3"   --->   Operation 57 'zext' 'zext_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.77ns)   --->   "%r_V_37 = sub i16 0, i16 %zext_ln1273_13"   --->   Operation 58 'sub' 'r_V_37' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln818_33 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_37, i32 5, i32 15"   --->   Operation 59 'partselect' 'trunc_ln818_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln70_9 = sext i11 %trunc_ln818_33" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 60 'sext' 'sext_ln70_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln1273_4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %p_read517, i5 0"   --->   Operation 61 'bitconcatenate' 'shl_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1273_14 = zext i15 %shl_ln1273_4"   --->   Operation 62 'zext' 'zext_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.77ns)   --->   "%r_V_38 = sub i16 0, i16 %zext_ln1273_14"   --->   Operation 63 'sub' 'r_V_38' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln818_34 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_38, i32 5, i32 15"   --->   Operation 64 'partselect' 'trunc_ln818_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln70_10 = sext i11 %trunc_ln818_34" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 65 'sext' 'sext_ln70_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln70_11 = sext i11 %trunc_ln818_35" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 66 'sext' 'sext_ln70_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln70_12 = sext i11 %trunc_ln818_36" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 67 'sext' 'sext_ln70_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln70_13 = sext i11 %trunc_ln818_37" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 68 'sext' 'sext_ln70_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln1273_8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %p_read921, i5 0"   --->   Operation 69 'bitconcatenate' 'shl_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1273_18 = zext i15 %shl_ln1273_8"   --->   Operation 70 'zext' 'zext_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.77ns)   --->   "%r_V_42 = sub i16 0, i16 %zext_ln1273_18"   --->   Operation 71 'sub' 'r_V_42' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln818_38 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_42, i32 5, i32 15"   --->   Operation 72 'partselect' 'trunc_ln818_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln70_14 = sext i11 %trunc_ln818_38" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 73 'sext' 'sext_ln70_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln70_15 = sext i11 %trunc_ln818_39" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 74 'sext' 'sext_ln70_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i11 %trunc_ln818_40"   --->   Operation 75 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.73ns)   --->   "%add_ln813 = add i12 %sext_ln70_15, i12 %sext_ln70_13"   --->   Operation 76 'add' 'add_ln813' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln813_8 = sext i12 %add_ln813"   --->   Operation 77 'sext' 'sext_ln813_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.74ns)   --->   "%add_ln813_23 = add i13 %sext_ln813_8, i13 %sext_ln70_14"   --->   Operation 78 'add' 'add_ln813_23' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln813_9 = sext i13 %add_ln813_23"   --->   Operation 79 'sext' 'sext_ln813_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.73ns)   --->   "%add_ln813_24 = add i12 %sext_ln70_12, i12 %sext_ln70_11"   --->   Operation 80 'add' 'add_ln813_24' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln813_10 = sext i12 %add_ln813_24"   --->   Operation 81 'sext' 'sext_ln813_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.74ns)   --->   "%add_ln813_25 = add i13 %sext_ln813_10, i13 %sext_ln70_10"   --->   Operation 82 'add' 'add_ln813_25' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln813_11 = sext i13 %add_ln813_25"   --->   Operation 83 'sext' 'sext_ln813_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.75ns)   --->   "%add_ln813_26 = add i14 %sext_ln813_11, i14 %sext_ln813_9"   --->   Operation 84 'add' 'add_ln813_26' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.73ns)   --->   "%add_ln813_27 = add i12 %sext_ln70_6, i12 %sext_ln70_7"   --->   Operation 85 'add' 'add_ln813_27' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln813_13 = sext i12 %add_ln813_27"   --->   Operation 86 'sext' 'sext_ln813_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.74ns)   --->   "%add_ln813_28 = add i13 %sext_ln813_13, i13 %sext_ln70"   --->   Operation 87 'add' 'add_ln813_28' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln813_14 = sext i13 %add_ln813_28"   --->   Operation 88 'sext' 'sext_ln813_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.73ns)   --->   "%add_ln813_29 = add i12 %sext_ln70_8, i12 %sext_ln813"   --->   Operation 89 'add' 'add_ln813_29' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln813_15 = sext i12 %add_ln813_29"   --->   Operation 90 'sext' 'sext_ln813_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.74ns)   --->   "%add_ln813_30 = add i13 %sext_ln813_15, i13 %sext_ln70_9"   --->   Operation 91 'add' 'add_ln813_30' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln813_16 = sext i13 %add_ln813_30"   --->   Operation 92 'sext' 'sext_ln813_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.75ns)   --->   "%add_ln813_31 = add i14 %sext_ln813_16, i14 %sext_ln813_14"   --->   Operation 93 'add' 'add_ln813_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.76>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 94 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 120, void @empty_5, void @empty_3, void @empty_3, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 95 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln813_12 = sext i14 %add_ln813_26"   --->   Operation 96 'sext' 'sext_ln813_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln813_17 = sext i14 %add_ln813_31"   --->   Operation 97 'sext' 'sext_ln813_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.76ns)   --->   "%add_ln813_32 = add i15 %sext_ln813_17, i15 %sext_ln813_12"   --->   Operation 98 'add' 'add_ln813_32' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i15 %add_ln813_32" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 99 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%mrv = insertvalue i160 <undef>, i16 %sext_ln68" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 100 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i160 %mrv, i16 %sext_ln68" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 101 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i160 %mrv_1, i16 %sext_ln68" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 102 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i160 %mrv_2, i16 %sext_ln68" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 103 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i160 %mrv_3, i16 %sext_ln68" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 104 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i160 %mrv_4, i16 %sext_ln68" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 105 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i160 %mrv_5, i16 %sext_ln68" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 106 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i160 %mrv_6, i16 %sext_ln68" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 107 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i160 %mrv_7, i16 %sext_ln68" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 108 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i160 %mrv_8, i16 %sext_ln68" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 109 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i160 %mrv_9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 110 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.99ns
The critical path consists of the following:
	wire read operation ('p_read113', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70) on port 'p_read1' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70) [25]  (1.22 ns)
	'sub' operation ('r.V') [34]  (0.775 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'sub' operation ('r.V') [54]  (0.775 ns)
	'add' operation ('add_ln813_25') [93]  (0.745 ns)
	'add' operation ('add_ln813_26') [95]  (0.755 ns)

 <State 3>: 0.765ns
The critical path consists of the following:
	'add' operation ('add_ln813_32') [107]  (0.765 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
