Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar 30 15:42:08 2024
| Host         : DESKTOP-AJ2V9VE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_ram_TFT_control_sets_placed.rpt
| Design       : uart_ram_TFT
| Device       : xc7z015
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      5 |            1 |
|      8 |            3 |
|     11 |            1 |
|     12 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |              65 |           19 |
| No           | Yes                   | No                     |              16 |            7 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |             108 |           45 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+------------------------------+----------------------------------+------------------+----------------+
|            Clock Signal           |         Enable Signal        |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------------------------+------------------------------+----------------------------------+------------------+----------------+
|  ram_to_display/PLL/inst/clk_out1 |                              |                                  |                4 |              5 |
|  clk_IBUF_BUFG                    | uart_receive/data[7]_i_1_n_0 | uart_to_ram/clear                |                7 |              8 |
|  clk_IBUF_BUFG                    | uart_receive/bit16_cnt_0     | uart_to_ram/clear                |                4 |              8 |
|  ram_to_display/PLL/inst/clk_out1 | disp_driver/read_ram_request |                                  |                3 |              8 |
|  ram_to_display/PLL/inst/clk_out1 | disp_driver/sel              | uart_to_ram/clear                |                3 |             11 |
|  ram_to_display/PLL/inst/clk_out1 |                              | uart_to_ram/clear                |                3 |             12 |
|  clk_IBUF_BUFG                    | uart_to_ram/change_sig       | uart_to_ram/clear                |                9 |             16 |
|  clk_IBUF_BUFG                    | uart_receive/E[0]            | uart_to_ram/clear                |                4 |             16 |
|  ram_to_display/PLL/inst/clk_out1 |                              | disp_driver/Disp_Blue[4]_i_1_n_0 |                7 |             16 |
|  ram_to_display/PLL/inst/clk_out1 | disp_driver/read_ram_request | uart_to_ram/clear                |                4 |             16 |
|  clk_IBUF_BUFG                    | uart_receive/rx_done         | uart_to_ram/clear                |               14 |             33 |
|  clk_IBUF_BUFG                    |                              | uart_to_ram/clear                |               16 |             53 |
+-----------------------------------+------------------------------+----------------------------------+------------------+----------------+


