#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Sep  8 18:41:45 2022
# Process ID: 66692
# Current directory: D:/verilog/project/Single_cycle_CPU/mips_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent63372 D:\verilog\project\Single_cycle_CPU\mips_cpu\mips_cpu.xpr
# Log file: D:/verilog/project/Single_cycle_CPU/mips_cpu/vivado.log
# Journal file: D:/verilog/project/Single_cycle_CPU/mips_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/verilog/project/Single_cycle_CPU/mips_cpu/mips_cpu.xpr
INFO: [Project 1-313] Project file moved from 'D:/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/mips_cpu' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/../../../../QQ/QQmsg/2849458605/FileRecv/display.v', nor could it be found using path 'D:/QQ/QQmsg/2849458605/FileRecv/display.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/../../../../QQ/QQmsg/2849458605/FileRecv/divider.v', nor could it be found using path 'D:/QQ/QQmsg/2849458605/FileRecv/divider.v'.
ERROR: [Project 1-208] No val for DA Elab Attr
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirIES has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirIES has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name IPDefaultOutputPath
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DcpsUptoDate
WARNING: [Project 1-231] Project 'mips_cpu.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/verilog/Vivado/2018.2/data/ip'.
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
save_project_as single_cycle_cpu D:/verilog/project/Single_cycle_CPU -force
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Sep  8 18:43:59 2022] Launched synth_1...
Run output will be captured here: D:/verilog/project/Single_cycle_CPU/single_cycle_cpu.runs/synth_1/runme.log
[Thu Sep  8 18:43:59 2022] Launched impl_1...
Run output will be captured here: D:/verilog/project/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/runme.log
add_files -norecurse {D:/verilog/project/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v D:/verilog/project/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Sep  8 18:46:40 2022] Launched synth_1...
Run output will be captured here: D:/verilog/project/Single_cycle_CPU/single_cycle_cpu.runs/synth_1/runme.log
[Thu Sep  8 18:46:40 2022] Launched impl_1...
Run output will be captured here: D:/verilog/project/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Sep  8 18:47:55 2022] Launched synth_1...
Run output will be captured here: D:/verilog/project/Single_cycle_CPU/single_cycle_cpu.runs/synth_1/runme.log
[Thu Sep  8 18:47:55 2022] Launched impl_1...
Run output will be captured here: D:/verilog/project/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/runme.log
open_hw
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep  8 19:14:01 2022...
