
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis

#### START OF AREA REPORT #####[

Part:			M2S010TQ144STD (Microsemi)

------------------------------------------------------------------------------------
########   Utilization report for  Top level view:   Complex_Mult_test_sd   ########
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 100 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block Complex_Mult_test_sd:	16 (30.19 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  100 %                
=================================================
Total COMBINATIONAL LOGIC in the block Complex_Mult_test_sd:	1 (1.89 % Utilization)


DSP
Name     Total elements     Utilization     Notes
-------------------------------------------------
MACC     2                  100 %                
=================================================
Total DSP in the block Complex_Mult_test_sd:	2 (3.77 % Utilization)


GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  100 %                
===================================================
Total GLOBAL BUFFERS in the block Complex_Mult_test_sd:	2 (3.77 % Utilization)


IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       20                 100 %                
=================================================
Total IO PADS in the block Complex_Mult_test_sd:	20 (37.74 % Utilization)

-------------------------------------------------------------------------
########   Utilization report for  cell:   HARD_MULT_ADDSUB_C0   ########
Instance path:   Complex_Mult_test_sd.HARD_MULT_ADDSUB_C0                
=========================================================================

DSP
Name     Total elements     Utilization     Notes
-------------------------------------------------
MACC     1                  50 %                 
=================================================
Total DSP in the block Complex_Mult_test_sd.HARD_MULT_ADDSUB_C0:	1 (1.89 % Utilization)

----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB   ########
Instance path:   HARD_MULT_ADDSUB_C0.HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB                 
================================================================================================================

DSP
Name     Total elements     Utilization     Notes
-------------------------------------------------
MACC     1                  50 %                 
=================================================
Total DSP in the block HARD_MULT_ADDSUB_C0.HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB:	1 (1.89 % Utilization)

------------------------------------------------------------------
########   Utilization report for  cell:   HARD_MULT_C0   ########
Instance path:   Complex_Mult_test_sd.HARD_MULT_C0                
==================================================================

DSP
Name     Total elements     Utilization     Notes
-------------------------------------------------
MACC     1                  50 %                 
=================================================
Total DSP in the block Complex_Mult_test_sd.HARD_MULT_C0:	1 (1.89 % Utilization)

-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   HARD_MULT_C0_HARD_MULT_C0_0_HARD_MULT   ########
Instance path:   HARD_MULT_C0.HARD_MULT_C0_HARD_MULT_C0_0_HARD_MULT                        
===========================================================================================

DSP
Name     Total elements     Utilization     Notes
-------------------------------------------------
MACC     1                  50 %                 
=================================================
Total DSP in the block HARD_MULT_C0.HARD_MULT_C0_HARD_MULT_C0_0_HARD_MULT:	1 (1.89 % Utilization)

------------------------------------------------------------------
########   Utilization report for  cell:   LFSR_Fib_Gen   ########
Instance path:   Complex_Mult_test_sd.LFSR_Fib_Gen                
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 100 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block Complex_Mult_test_sd.LFSR_Fib_Gen:	16 (30.19 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  100 %                
=================================================
Total COMBINATIONAL LOGIC in the block Complex_Mult_test_sd.LFSR_Fib_Gen:	1 (1.89 % Utilization)


##### END OF AREA REPORT #####]

