<snippet>
    <content><![CDATA[
case (${1}) 
    ${2}:
        begin
            ${3:;}
        end
    ${4}:
        begin
            ${5:;}
        end
    default:
        begin
            ${6:;}
        end
endcase
]]></content>
    <tabTrigger>case switch</tabTrigger>
    <scope>source.verilog</scope>
</snippet>
