// Seed: 2396234576
module module_0 (
    input wire id_0,
    input wire id_1
);
  always_latch begin : LABEL_0
    id_3 <= id_3;
    $display(1'b0, 'd0, id_3, 1);
    id_3 <= 'd0;
    id_3 = id_3;
  end
  tri0 id_4;
  int  id_5;
  assign id_4 = 1;
  wire id_6;
  wire id_7, id_8, id_9;
  wire id_10;
endmodule
module automatic module_1 (
    input supply0 id_0,
    input wand id_1,
    output tri0 id_2,
    inout wor id_3,
    output wire id_4,
    input supply0 id_5,
    input tri1 id_6,
    input uwire id_7
);
  id_9(
      1 && 1 == 1'h0, 1
  );
  assign id_3 = id_0;
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
