 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SIPISOALU_N32
Version: Z-2007.03-SP1
Date   : Wed May  2 14:41:20 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: PIPO_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: PISO_reg[31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SIPISOALU_N32      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  PIPO_reg[0]/CK (DFFR_X1)                                0.00       0.00 r
  PIPO_reg[0]/Q (DFFR_X1)                                 0.09       0.09 f
  add_87/A[0] (SIPISOALU_N32_DW01_add_0)                  0.00       0.09 f
  add_87/U1/ZN (AND2_X1)                                  0.04       0.13 f
  add_87/U1_1/CO (FA_X1)                                  0.09       0.22 f
  add_87/U1_2/CO (FA_X1)                                  0.09       0.31 f
  add_87/U1_3/CO (FA_X1)                                  0.09       0.40 f
  add_87/U1_4/CO (FA_X1)                                  0.09       0.49 f
  add_87/U1_5/CO (FA_X1)                                  0.09       0.58 f
  add_87/U1_6/CO (FA_X1)                                  0.09       0.68 f
  add_87/U1_7/CO (FA_X1)                                  0.09       0.77 f
  add_87/U1_8/CO (FA_X1)                                  0.09       0.86 f
  add_87/U1_9/CO (FA_X1)                                  0.09       0.95 f
  add_87/U1_10/CO (FA_X1)                                 0.09       1.04 f
  add_87/U1_11/CO (FA_X1)                                 0.09       1.13 f
  add_87/U1_12/CO (FA_X1)                                 0.09       1.22 f
  add_87/U1_13/CO (FA_X1)                                 0.09       1.32 f
  add_87/U1_14/CO (FA_X1)                                 0.09       1.41 f
  add_87/U1_15/CO (FA_X1)                                 0.09       1.50 f
  add_87/U1_16/CO (FA_X1)                                 0.09       1.59 f
  add_87/U1_17/CO (FA_X1)                                 0.09       1.68 f
  add_87/U1_18/CO (FA_X1)                                 0.09       1.77 f
  add_87/U1_19/CO (FA_X1)                                 0.09       1.87 f
  add_87/U1_20/CO (FA_X1)                                 0.09       1.96 f
  add_87/U1_21/CO (FA_X1)                                 0.09       2.05 f
  add_87/U1_22/CO (FA_X1)                                 0.09       2.14 f
  add_87/U1_23/CO (FA_X1)                                 0.09       2.23 f
  add_87/U1_24/CO (FA_X1)                                 0.09       2.32 f
  add_87/U1_25/CO (FA_X1)                                 0.09       2.42 f
  add_87/U1_26/CO (FA_X1)                                 0.09       2.51 f
  add_87/U1_27/CO (FA_X1)                                 0.09       2.60 f
  add_87/U1_28/CO (FA_X1)                                 0.09       2.69 f
  add_87/U1_29/CO (FA_X1)                                 0.09       2.78 f
  add_87/U1_30/CO (FA_X1)                                 0.09       2.87 f
  add_87/U1_31/S (FA_X1)                                  0.13       3.01 r
  add_87/SUM[31] (SIPISOALU_N32_DW01_add_0)               0.00       3.01 r
  U698/ZN (NAND2_X1)                                      0.03       3.03 f
  U697/ZN (OAI21_X1)                                      0.04       3.07 r
  PISO_reg[31]/D (DFFR_X1)                                0.01       3.08 r
  data arrival time                                                  3.08

  clock CLK (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  PISO_reg[31]/CK (DFFR_X1)                               0.00      10.00 r
  library setup time                                     -0.04       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                 -3.08
  --------------------------------------------------------------------------
  slack (MET)                                                        6.88


1
