<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src/hotspot/cpu/aarch64/aarch64_ad.m4</title>
    <link rel="stylesheet" href="../../../../style.css" />
    <script type="text/javascript" src="../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre>  1 dnl Copyright (c) 2014, 2020, Red Hat Inc. All rights reserved.
  2 dnl DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  3 dnl
  4 dnl This code is free software; you can redistribute it and/or modify it
  5 dnl under the terms of the GNU General Public License version 2 only, as
  6 dnl published by the Free Software Foundation.
  7 dnl
  8 dnl This code is distributed in the hope that it will be useful, but WITHOUT
  9 dnl ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 10 dnl FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 11 dnl version 2 for more details (a copy is included in the LICENSE file that
 12 dnl accompanied this code).
 13 dnl
 14 dnl You should have received a copy of the GNU General Public License version
 15 dnl 2 along with this work; if not, write to the Free Software Foundation,
 16 dnl Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 17 dnl
 18 dnl Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 19 dnl or visit www.oracle.com if you need additional information or have any
 20 dnl questions.
 21 dnl
 22 dnl 
 23 dnl Process this file with m4 aarch64_ad.m4 to generate the arithmetic
 24 dnl and shift patterns patterns used in aarch64.ad.
 25 dnl
 26 dnl
 27 define(`ORL2I&#39;, `ifelse($1,I,orL2I)&#39;)
 28 dnl
 29 define(`BASE_SHIFT_INSN&#39;,
 30 `// This pattern is automatically generated from aarch64_ad.m4
 31 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
 32 instruct $2$1_reg_$4_reg(iReg$1NoSp dst,
 33                          iReg$1`&#39;ORL2I($1) src1, iReg$1`&#39;ORL2I($1) src2,
 34                          immI src3, rFlagsReg cr) %{
 35   match(Set dst ($2$1 src1 ($4$1 src2 src3)));
 36 
 37   ins_cost(1.9 * INSN_COST);
 38   format %{ &quot;$3  $dst, $src1, $src2, $5 $src3&quot; %}
 39 
 40   ins_encode %{
 41     __ $3(as_Register($dst$$reg),
 42               as_Register($src1$$reg),
 43               as_Register($src2$$reg),
 44               Assembler::$5,
 45               $src3$$constant &amp; ifelse($1,I,0x1f,0x3f));
 46   %}
 47 
 48   ins_pipe(ialu_reg_reg_shift);
 49 %}
 50 &#39;)dnl
 51 define(`BASE_INVERTED_INSN&#39;,
 52 `// This pattern is automatically generated from aarch64_ad.m4
 53 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
 54 instruct $2$1_reg_not_reg(iReg$1NoSp dst,
 55                          iReg$1`&#39;ORL2I($1) src1, iReg$1`&#39;ORL2I($1) src2, imm$1_M1 m1,
 56                          rFlagsReg cr) %{
 57 dnl This ifelse is because hotspot reassociates (xor (xor ..)..)
 58 dnl into this canonical form.
 59   ifelse($2,Xor,
 60     match(Set dst (Xor$1 m1 (Xor$1 src2 src1)));,
 61     match(Set dst ($2$1 src1 (Xor$1 src2 m1)));)
 62   ins_cost(INSN_COST);
 63   format %{ &quot;$3  $dst, $src1, $src2&quot; %}
 64 
 65   ins_encode %{
 66     __ $3(as_Register($dst$$reg),
 67               as_Register($src1$$reg),
 68               as_Register($src2$$reg),
 69               Assembler::LSL, 0);
 70   %}
 71 
 72   ins_pipe(ialu_reg_reg);
 73 %}
 74 &#39;)dnl
 75 define(`INVERTED_SHIFT_INSN&#39;,
 76 `// This pattern is automatically generated from aarch64_ad.m4
 77 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
 78 instruct $2$1_reg_$4_not_reg(iReg$1NoSp dst,
 79                          iReg$1`&#39;ORL2I($1) src1, iReg$1`&#39;ORL2I($1) src2,
 80                          immI src3, imm$1_M1 src4, rFlagsReg cr) %{
 81 dnl This ifelse is because hotspot reassociates (xor (xor ..)..)
 82 dnl into this canonical form.
 83   ifelse($2,Xor,
 84     match(Set dst ($2$1 src4 (Xor$1($4$1 src2 src3) src1)));,
 85     match(Set dst ($2$1 src1 (Xor$1($4$1 src2 src3) src4)));)
 86   ins_cost(1.9 * INSN_COST);
 87   format %{ &quot;$3  $dst, $src1, $src2, $5 $src3&quot; %}
 88 
 89   ins_encode %{
 90     __ $3(as_Register($dst$$reg),
 91               as_Register($src1$$reg),
 92               as_Register($src2$$reg),
 93               Assembler::$5,
 94               $src3$$constant &amp; ifelse($1,I,0x1f,0x3f));
 95   %}
 96 
 97   ins_pipe(ialu_reg_reg_shift);
 98 %}
 99 &#39;)dnl
100 define(`NOT_INSN&#39;,
101 `// This pattern is automatically generated from aarch64_ad.m4
102 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
103 instruct reg$1_not_reg(iReg$1NoSp dst,
104                          iReg$1`&#39;ORL2I($1) src1, imm$1_M1 m1,
105                          rFlagsReg cr) %{
106   match(Set dst (Xor$1 src1 m1));
107   ins_cost(INSN_COST);
108   format %{ &quot;$2  $dst, $src1, zr&quot; %}
109 
110   ins_encode %{
111     __ $2(as_Register($dst$$reg),
112               as_Register($src1$$reg),
113               zr,
114               Assembler::LSL, 0);
115   %}
116 
117   ins_pipe(ialu_reg);
118 %}
119 &#39;)dnl
120 dnl
121 define(`BOTH_SHIFT_INSNS&#39;,
122 `BASE_SHIFT_INSN(I, $1, ifelse($2,andr,andw,$2w), $3, $4)
123 BASE_SHIFT_INSN(L, $1, $2, $3, $4)&#39;)dnl
124 dnl
125 define(`BOTH_INVERTED_INSNS&#39;,
126 `BASE_INVERTED_INSN(I, $1, $2w, $3, $4)
127 BASE_INVERTED_INSN(L, $1, $2, $3, $4)&#39;)dnl
128 dnl
129 define(`BOTH_INVERTED_SHIFT_INSNS&#39;,
130 `INVERTED_SHIFT_INSN(I, $1, $2w, $3, $4, ~0, int)
131 INVERTED_SHIFT_INSN(L, $1, $2, $3, $4, ~0l, jlong)&#39;)dnl
132 dnl
133 define(`ALL_SHIFT_KINDS&#39;,
134 `BOTH_SHIFT_INSNS($1, $2, URShift, LSR)
135 BOTH_SHIFT_INSNS($1, $2, RShift, ASR)
136 BOTH_SHIFT_INSNS($1, $2, LShift, LSL)&#39;)dnl
137 dnl
138 define(`ALL_INVERTED_SHIFT_KINDS&#39;,
139 `BOTH_INVERTED_SHIFT_INSNS($1, $2, URShift, LSR)
140 BOTH_INVERTED_SHIFT_INSNS($1, $2, RShift, ASR)
141 BOTH_INVERTED_SHIFT_INSNS($1, $2, LShift, LSL)&#39;)dnl
142 dnl
143 NOT_INSN(L, eon)
144 NOT_INSN(I, eonw)
145 BOTH_INVERTED_INSNS(And, bic)
146 BOTH_INVERTED_INSNS(Or, orn)
147 BOTH_INVERTED_INSNS(Xor, eon)
148 ALL_INVERTED_SHIFT_KINDS(And, bic)
149 ALL_INVERTED_SHIFT_KINDS(Xor, eon)
150 ALL_INVERTED_SHIFT_KINDS(Or, orn)
151 ALL_SHIFT_KINDS(And, andr)
152 ALL_SHIFT_KINDS(Xor, eor)
153 ALL_SHIFT_KINDS(Or, orr)
154 ALL_SHIFT_KINDS(Add, add)
155 ALL_SHIFT_KINDS(Sub, sub)
156 dnl
157 dnl EXTEND mode, rshift_op, src, lshift_count, rshift_count
158 define(`EXTEND&#39;, `($2$1 (LShift$1 $3 $4) $5)&#39;) dnl
159 define(`BFM_INSN&#39;,`// This pattern is automatically generated from aarch64_ad.m4
160 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
161 
162 // Shift Left followed by Shift Right.
163 // This idiom is used by the compiler for the i2b bytecode etc.
164 instruct $4$1(iReg$1NoSp dst, iReg$1`&#39;ORL2I($1) src, immI lshift_count, immI rshift_count)
165 %{
166   match(Set dst EXTEND($1, $3, src, lshift_count, rshift_count));
167   ins_cost(INSN_COST * 2);
168   format %{ &quot;$4  $dst, $src, $rshift_count - $lshift_count, #$2 - $lshift_count&quot; %}
169   ins_encode %{
170     int lshift = $lshift_count$$constant &amp; $2;
171     int rshift = $rshift_count$$constant &amp; $2;
172     int s = $2 - lshift;
173     int r = (rshift - lshift) &amp; $2;
174     __ $4(as_Register($dst$$reg),
175             as_Register($src$$reg),
176             r, s);
177   %}
178 
179   ins_pipe(ialu_reg_shift);
180 %}
181 &#39;)
182 BFM_INSN(L, 63, RShift, sbfm)
183 BFM_INSN(I, 31, RShift, sbfmw)
184 BFM_INSN(L, 63, URShift, ubfm)
185 BFM_INSN(I, 31, URShift, ubfmw)
186 dnl
187 // Bitfield extract with shift &amp; mask
188 define(`BFX_INSN&#39;,
189 `// This pattern is automatically generated from aarch64_ad.m4
190 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
191 instruct $3$1(iReg$1NoSp dst, iReg$1`&#39;ORL2I($1) src, immI rshift, imm$1_bitmask mask)
192 %{
193   match(Set dst (And$1 ($2$1 src rshift) mask));
194   // Make sure we are not going to exceed what $3 can do.
195   predicate((exact_log2$6(n-&gt;in(2)-&gt;get_$5() + 1) + (n-&gt;in(1)-&gt;in(2)-&gt;get_int() &amp; $4)) &lt;= ($4 + 1));
196 
197   ins_cost(INSN_COST);
198   format %{ &quot;$3 $dst, $src, $rshift, $mask&quot; %}
199   ins_encode %{
200     int rshift = $rshift$$constant &amp; $4;
201     intptr_t mask = $mask$$constant;
202     int width = exact_log2$6(mask+1);
203     __ $3(as_Register($dst$$reg),
204             as_Register($src$$reg), rshift, width);
205   %}
206   ins_pipe(ialu_reg_shift);
207 %}
208 &#39;)
209 BFX_INSN(I, URShift, ubfxw, 31, int)
210 BFX_INSN(L, URShift, ubfx,  63, long, _long)
211 
212 // This pattern is automatically generated from aarch64_ad.m4
213 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
214 
215 // We can use ubfx when extending an And with a mask when we know mask
216 // is positive.  We know that because immI_bitmask guarantees it.
217 instruct ubfxIConvI2L(iRegLNoSp dst, iRegIorL2I src, immI rshift, immI_bitmask mask)
218 %{
219   match(Set dst (ConvI2L (AndI (URShiftI src rshift) mask)));
220   // Make sure we are not going to exceed what ubfxw can do.
221   predicate((exact_log2(n-&gt;in(1)-&gt;in(2)-&gt;get_int() + 1) + (n-&gt;in(1)-&gt;in(1)-&gt;in(2)-&gt;get_int() &amp; 31)) &lt;= (31 + 1));
222 
223   ins_cost(INSN_COST * 2);
224   format %{ &quot;ubfx $dst, $src, $rshift, $mask&quot; %}
225   ins_encode %{
226     int rshift = $rshift$$constant &amp; 31;
227     intptr_t mask = $mask$$constant;
228     int width = exact_log2(mask+1);
229     __ ubfx(as_Register($dst$$reg),
230             as_Register($src$$reg), rshift, width);
231   %}
232   ins_pipe(ialu_reg_shift);
233 %}
234 
235 define(`UBFIZ_INSN&#39;, `// This pattern is automatically generated from aarch64_ad.m4
236 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
237 
238 // We can use ubfiz when masking by a positive number and then left shifting the result.
239 // We know that the mask is positive because imm$1_bitmask guarantees it.
<a name="1" id="anc1"></a><span class="line-modified">240 instruct $2$1(iReg$1NoSp dst, iReg$1`&#39;ORL2I($1) src, immI lshift, imm$1_bitmask mask)</span>
241 %{
<a name="2" id="anc2"></a><span class="line-modified">242   match(Set dst (LShift$1 (And$1 src mask) lshift));</span>
<span class="line-modified">243   predicate((exact_log2$5(n-&gt;in(1)-&gt;in(2)-&gt;get_$4() + 1) + (n-&gt;in(2)-&gt;get_int() &amp; $3)) &lt;= ($3 + 1));</span>




244 
245   ins_cost(INSN_COST);
<a name="3" id="anc3"></a><span class="line-modified">246   format %{ &quot;$2 $dst, $src, $lshift, $mask&quot; %}</span>
247   ins_encode %{
<a name="4" id="anc4"></a><span class="line-modified">248     int lshift = $lshift$$constant &amp; $3;</span>
249     intptr_t mask = $mask$$constant;
<a name="5" id="anc5"></a><span class="line-modified">250     int width = exact_log2$5(mask+1);</span>
<span class="line-modified">251     __ $2(as_Register($dst$$reg),</span>
252           as_Register($src$$reg), lshift, width);
253   %}
254   ins_pipe(ialu_reg_shift);
255 %}
256 &#39;)
<a name="6" id="anc6"></a><span class="line-modified">257 UBFIZ_INSN(I, ubfizw, 31, int)</span>
<span class="line-modified">258 UBFIZ_INSN(L, ubfiz,  63, long, _long)</span>


259 
<a name="7" id="anc7"></a><span class="line-modified">260 // This pattern is automatically generated from aarch64_ad.m4</span>
261 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
262 
<a name="8" id="anc8"></a><span class="line-modified">263 // If there is a convert I to L block between and AndI and a LShiftL, we can also match ubfiz</span>
<span class="line-modified">264 instruct ubfizIConvI2L(iRegLNoSp dst, iRegIorL2I src, immI lshift, immI_bitmask mask)</span>
265 %{
<a name="9" id="anc9"></a><span class="line-modified">266   match(Set dst (LShiftL (ConvI2L (AndI src mask)) lshift));</span>
<span class="line-modified">267   predicate((exact_log2(n-&gt;in(1)-&gt;in(1)-&gt;in(2)-&gt;get_int() + 1) + (n-&gt;in(2)-&gt;get_int() &amp; 63)) &lt;= (63 + 1));</span>
268 
269   ins_cost(INSN_COST);
270   format %{ &quot;ubfiz $dst, $src, $lshift, $mask&quot; %}
271   ins_encode %{
<a name="10" id="anc10"></a><span class="line-modified">272     int lshift = $lshift$$constant &amp; 63;</span>
273     intptr_t mask = $mask$$constant;
274     int width = exact_log2(mask+1);
275     __ ubfiz(as_Register($dst$$reg),
276              as_Register($src$$reg), lshift, width);
277   %}
278   ins_pipe(ialu_reg_shift);
279 %}
<a name="11" id="anc11"></a>
















280 
281 
282 // Rotations dnl
283 define(`EXTRACT_INSN&#39;,`
284 // This pattern is automatically generated from aarch64_ad.m4
285 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
286 instruct extr$3$1(iReg$1NoSp dst, iReg$1`&#39;ORL2I($1) src1, iReg$1`&#39;ORL2I($1) src2, immI lshift, immI rshift, rFlagsReg cr)
287 %{
288   match(Set dst ($3$1 (LShift$1 src1 lshift) (URShift$1 src2 rshift)));
289   predicate(0 == (((n-&gt;in(1)-&gt;in(2)-&gt;get_int() &amp; $2) + (n-&gt;in(2)-&gt;in(2)-&gt;get_int() &amp; $2)) &amp; $2));
290 
291   ins_cost(INSN_COST);
292   format %{ &quot;extr $dst, $src1, $src2, #$rshift&quot; %}
293 
294   ins_encode %{
295     __ $4(as_Register($dst$$reg), as_Register($src1$$reg), as_Register($src2$$reg),
296             $rshift$$constant &amp; $2);
297   %}
298   ins_pipe(ialu_reg_reg_extr);
299 %}
300 &#39;)dnl
301 EXTRACT_INSN(L, 63, Or, extr)
302 EXTRACT_INSN(I, 31, Or, extrw)
303 EXTRACT_INSN(L, 63, Add, extr)
304 EXTRACT_INSN(I, 31, Add, extrw)
305 define(`ROL_EXPAND&#39;, `// This pattern is automatically generated from aarch64_ad.m4
306 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
307 
308 // $2 expander
309 instruct $2$1_rReg(iReg$1NoSp dst, iReg$1 src, iRegI shift, rFlagsReg cr)
310 %{
311   effect(DEF dst, USE src, USE shift);
312 
313   format %{ &quot;$2    $dst, $src, $shift&quot; %}
314   ins_cost(INSN_COST * 3);
315   ins_encode %{
316     __ subw(rscratch1, zr, as_Register($shift$$reg));
317     __ $3(as_Register($dst$$reg), as_Register($src$$reg),
318             rscratch1);
319     %}
320   ins_pipe(ialu_reg_reg_vshift);
321 %}
322 &#39;)
323 define(`ROR_EXPAND&#39;, `// This pattern is automatically generated from aarch64_ad.m4
324 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
325 
326 // $2 expander
327 instruct $2$1_rReg(iReg$1NoSp dst, iReg$1 src, iRegI shift, rFlagsReg cr)
328 %{
329   effect(DEF dst, USE src, USE shift);
330 
331   format %{ &quot;$2    $dst, $src, $shift&quot; %}
332   ins_cost(INSN_COST);
333   ins_encode %{
334     __ $3(as_Register($dst$$reg), as_Register($src$$reg),
335             as_Register($shift$$reg));
336     %}
337   ins_pipe(ialu_reg_reg_vshift);
338 %}
339 &#39;)dnl
340 define(ROL_INSN, `// This pattern is automatically generated from aarch64_ad.m4
341 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
342 instruct $3$1_rReg_Var_C$2(iReg$1NoSp dst, iReg$1 src, iRegI shift, immI$2 c$2, rFlagsReg cr)
343 %{
344   match(Set dst (Or$1 (LShift$1 src shift) (URShift$1 src (SubI c$2 shift))));
345 
346   expand %{
347     $3$1_rReg(dst, src, shift, cr);
348   %}
349 %}
350 &#39;)dnl
351 define(ROR_INSN, `// This pattern is automatically generated from aarch64_ad.m4
352 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
353 instruct $3$1_rReg_Var_C$2(iReg$1NoSp dst, iReg$1 src, iRegI shift, immI$2 c$2, rFlagsReg cr)
354 %{
355   match(Set dst (Or$1 (URShift$1 src shift) (LShift$1 src (SubI c$2 shift))));
356 
357   expand %{
358     $3$1_rReg(dst, src, shift, cr);
359   %}
360 %}
361 &#39;)dnl
362 ROL_EXPAND(L, rol, rorv)
363 ROL_EXPAND(I, rol, rorvw)
364 ROL_INSN(L, _64, rol)
365 ROL_INSN(L, 0, rol)
366 ROL_INSN(I, _32, rol)
367 ROL_INSN(I, 0, rol)
368 ROR_EXPAND(L, ror, rorv)
369 ROR_EXPAND(I, ror, rorvw)
370 ROR_INSN(L, _64, ror)
371 ROR_INSN(L, 0, ror)
372 ROR_INSN(I, _32, ror)
373 ROR_INSN(I, 0, ror)
374 
375 // Add/subtract (extended)
376 dnl ADD_SUB_EXTENDED(mode, size, add node, shift node, insn, shift type, wordsize
377 define(`ADD_SUB_CONV&#39;, `
378 // This pattern is automatically generated from aarch64_ad.m4
379 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
380 instruct $3Ext$1(iReg$2NoSp dst, iReg$2`&#39;ORL2I($2) src1, iReg$1`&#39;ORL2I($1) src2, rFlagsReg cr)
381 %{
382   match(Set dst ($3$2 src1 (ConvI2L src2)));
383   ins_cost(INSN_COST);
384   format %{ &quot;$4  $dst, $src1, $src2, $5&quot; %}
385 
386    ins_encode %{
387      __ $4(as_Register($dst$$reg), as_Register($src1$$reg),
388             as_Register($src2$$reg), ext::$5);
389    %}
390   ins_pipe(ialu_reg_reg);
391 %}&#39;)dnl
392 ADD_SUB_CONV(I,L,Add,add,sxtw)
393 ADD_SUB_CONV(I,L,Sub,sub,sxtw)
394 dnl
395 define(`ADD_SUB_EXTENDED&#39;, `
396 // This pattern is automatically generated from aarch64_ad.m4
397 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
398 instruct $3Ext$1_$6(iReg$1NoSp dst, iReg$1`&#39;ORL2I($1) src1, iReg$1`&#39;ORL2I($1) src2, immI_`&#39;eval($7-$2) lshift, immI_`&#39;eval($7-$2) rshift, rFlagsReg cr)
399 %{
400   match(Set dst ($3$1 src1 EXTEND($1, $4, src2, lshift, rshift)));
401   ins_cost(INSN_COST);
402   format %{ &quot;$5  $dst, $src1, $src2, $6&quot; %}
403 
404    ins_encode %{
405      __ $5(as_Register($dst$$reg), as_Register($src1$$reg),
406             as_Register($src2$$reg), ext::$6);
407    %}
408   ins_pipe(ialu_reg_reg);
409 %}&#39;)dnl
410 ADD_SUB_EXTENDED(I,16,Add,RShift,add,sxth,32)
411 ADD_SUB_EXTENDED(I,8,Add,RShift,add,sxtb,32)
412 ADD_SUB_EXTENDED(I,8,Add,URShift,add,uxtb,32)
413 ADD_SUB_EXTENDED(L,16,Add,RShift,add,sxth,64)
414 ADD_SUB_EXTENDED(L,32,Add,RShift,add,sxtw,64)
415 ADD_SUB_EXTENDED(L,8,Add,RShift,add,sxtb,64)
416 ADD_SUB_EXTENDED(L,8,Add,URShift,add,uxtb,64)
417 dnl
418 dnl ADD_SUB_ZERO_EXTEND(mode, size, add node, insn, shift type)
419 define(`ADD_SUB_ZERO_EXTEND&#39;, `// This pattern is automatically generated from aarch64_ad.m4
420 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
421 instruct $3Ext$1_$5_and(iReg$1NoSp dst, iReg$1`&#39;ORL2I($1) src1, iReg$1`&#39;ORL2I($1) src2, imm$1_$2 mask, rFlagsReg cr)
422 %{
423   match(Set dst ($3$1 src1 (And$1 src2 mask)));
424   ins_cost(INSN_COST);
425   format %{ &quot;$4  $dst, $src1, $src2, $5&quot; %}
426 
427    ins_encode %{
428      __ $4(as_Register($dst$$reg), as_Register($src1$$reg),
429             as_Register($src2$$reg), ext::$5);
430    %}
431   ins_pipe(ialu_reg_reg);
432 %}
433 &#39;)
434 dnl
435 ADD_SUB_ZERO_EXTEND(I,255,Add,addw,uxtb)
436 ADD_SUB_ZERO_EXTEND(I,65535,Add,addw,uxth)
437 ADD_SUB_ZERO_EXTEND(L,255,Add,add,uxtb)
438 ADD_SUB_ZERO_EXTEND(L,65535,Add,add,uxth)
439 ADD_SUB_ZERO_EXTEND(L,4294967295,Add,add,uxtw)
440 dnl
441 ADD_SUB_ZERO_EXTEND(I,255,Sub,subw,uxtb)
442 ADD_SUB_ZERO_EXTEND(I,65535,Sub,subw,uxth)
443 ADD_SUB_ZERO_EXTEND(L,255,Sub,sub,uxtb)
444 ADD_SUB_ZERO_EXTEND(L,65535,Sub,sub,uxth)
445 ADD_SUB_ZERO_EXTEND(L,4294967295,Sub,sub,uxtw)
446 dnl
447 dnl ADD_SUB_ZERO_EXTEND_SHIFT(mode, size, add node, insn, ext type)
448 define(`ADD_SUB_EXTENDED_SHIFT&#39;, `// This pattern is automatically generated from aarch64_ad.m4
449 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
450 instruct $3Ext$1_$6_shift(iReg$1NoSp dst, iReg$1`&#39;ORL2I($1) src1, iReg$1`&#39;ORL2I($1) src2, immIExt lshift2, immI_`&#39;eval($7-$2) lshift1, immI_`&#39;eval($7-$2) rshift1, rFlagsReg cr)
451 %{
452   match(Set dst ($3$1 src1 (LShift$1 EXTEND($1, $4, src2, lshift1, rshift1) lshift2)));
453   ins_cost(1.9 * INSN_COST);
454   format %{ &quot;$5  $dst, $src1, $src2, $6 #lshift2&quot; %}
455 
456    ins_encode %{
457      __ $5(as_Register($dst$$reg), as_Register($src1$$reg),
458             as_Register($src2$$reg), ext::$6, ($lshift2$$constant));
459    %}
460   ins_pipe(ialu_reg_reg_shift);
461 %}
462 &#39;)
463 dnl                   $1 $2 $3   $4   $5   $6  $7
464 ADD_SUB_EXTENDED_SHIFT(L,8,Add,RShift,add,sxtb,64)
465 ADD_SUB_EXTENDED_SHIFT(L,16,Add,RShift,add,sxth,64)
466 ADD_SUB_EXTENDED_SHIFT(L,32,Add,RShift,add,sxtw,64)
467 dnl
468 ADD_SUB_EXTENDED_SHIFT(L,8,Sub,RShift,sub,sxtb,64)
469 ADD_SUB_EXTENDED_SHIFT(L,16,Sub,RShift,sub,sxth,64)
470 ADD_SUB_EXTENDED_SHIFT(L,32,Sub,RShift,sub,sxtw,64)
471 dnl
472 ADD_SUB_EXTENDED_SHIFT(I,8,Add,RShift,addw,sxtb,32)
473 ADD_SUB_EXTENDED_SHIFT(I,16,Add,RShift,addw,sxth,32)
474 dnl
475 ADD_SUB_EXTENDED_SHIFT(I,8,Sub,RShift,subw,sxtb,32)
476 ADD_SUB_EXTENDED_SHIFT(I,16,Sub,RShift,subw,sxth,32)
477 dnl
478 dnl ADD_SUB_CONV_SHIFT(mode, add node, insn, ext type)
479 define(`ADD_SUB_CONV_SHIFT&#39;, `// This pattern is automatically generated from aarch64_ad.m4
480 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
481 instruct $2ExtI_shift(iReg$1NoSp dst, iReg$1`&#39;ORL2I($1) src1, iRegIorL2I src2, immIExt lshift, rFlagsReg cr)
482 %{
483   match(Set dst ($2$1 src1 (LShiftL (ConvI2L src2) lshift)));
484   ins_cost(1.9 * INSN_COST);
485   format %{ &quot;$3  $dst, $src1, $src2, $4 #lshift&quot; %}
486 
487    ins_encode %{
488      __ $3(as_Register($dst$$reg), as_Register($src1$$reg),
489             as_Register($src2$$reg), ext::$4, ($lshift$$constant));
490    %}
491   ins_pipe(ialu_reg_reg_shift);
492 %}
493 &#39;)dnl
494 ADD_SUB_CONV_SHIFT(L,Add,add,sxtw)
495 ADD_SUB_CONV_SHIFT(L,Sub,sub,sxtw)
496 dnl
497 dnl ADD_SUB_ZERO_EXTEND(mode, size, add node, insn, ext type)
498 define(`ADD_SUB_ZERO_EXTEND_SHIFT&#39;, `// This pattern is automatically generated from aarch64_ad.m4
499 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
500 instruct $3Ext$1_$5_and_shift(iReg$1NoSp dst, iReg$1`&#39;ORL2I($1) src1, iReg$1`&#39;ORL2I($1) src2, imm$1_$2 mask, immIExt lshift, rFlagsReg cr)
501 %{
502   match(Set dst ($3$1 src1 (LShift$1 (And$1 src2 mask) lshift)));
503   ins_cost(1.9 * INSN_COST);
504   format %{ &quot;$4  $dst, $src1, $src2, $5 #lshift&quot; %}
505 
506    ins_encode %{
507      __ $4(as_Register($dst$$reg), as_Register($src1$$reg),
508             as_Register($src2$$reg), ext::$5, ($lshift$$constant));
509    %}
510   ins_pipe(ialu_reg_reg_shift);
511 %}
512 &#39;)dnl
513 dnl                       $1 $2  $3  $4  $5
514 ADD_SUB_ZERO_EXTEND_SHIFT(L,255,Add,add,uxtb)
515 ADD_SUB_ZERO_EXTEND_SHIFT(L,65535,Add,add,uxth)
516 ADD_SUB_ZERO_EXTEND_SHIFT(L,4294967295,Add,add,uxtw)
517 dnl
518 ADD_SUB_ZERO_EXTEND_SHIFT(L,255,Sub,sub,uxtb)
519 ADD_SUB_ZERO_EXTEND_SHIFT(L,65535,Sub,sub,uxth)
520 ADD_SUB_ZERO_EXTEND_SHIFT(L,4294967295,Sub,sub,uxtw)
521 dnl
522 ADD_SUB_ZERO_EXTEND_SHIFT(I,255,Add,addw,uxtb)
523 ADD_SUB_ZERO_EXTEND_SHIFT(I,65535,Add,addw,uxth)
524 dnl
525 ADD_SUB_ZERO_EXTEND_SHIFT(I,255,Sub,subw,uxtb)
526 ADD_SUB_ZERO_EXTEND_SHIFT(I,65535,Sub,subw,uxth)
527 dnl
528 
<a name="12" id="anc12"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="12" type="hidden" />
</body>
</html>