#Verilyzer
Term project for [4541.664A](http://kwangkeunyi.snu.ac.kr/~kwang/4541.664A/22/) at Seoul National University. A proposal for a simple static analyzer for Verilog. Hopefully will be implemented by building upon the efforts of the likes of [svls](https://github.com/dalance/svls).
