<html><body>
<h1>EEL4720 Semester Project</h1>
<p>We have proposed to instatiate a High pass spatial filter onto a Zync-7000 board to demonstrate the superiority of image processing on FPGAs</p>

<h2>Team members</h2>
<ul style="list-style-type:square">
	<li>Jason Lewis (<a href="https://github.com/Jason-LewisG">Jason-LewisG</a>)</li>
	<li>Jonathan Ganyer (<a href="https://github.com/necrostar">necrostar</a>)</li>
</ul>
<h2>Languages</h2>
<p>VHDL, and C</p>
<h2>Tech Stack</h2>
<p>Xilinx tools (PlanAhead, ISE Design Suite, ISIM), Zync-7000 ZED board</p>
</body></html>
