vhdl xil_defaultlib  \
"../../../../axiLite_vivado.gen/sources_1/bd/design_1/ipshared/e38a/hdl/vhdl/axil_macc_BUS1_s_axi.vhd" \
"../../../../axiLite_vivado.gen/sources_1/bd/design_1/ipshared/e38a/hdl/vhdl/axil_macc_mul_32s_32s_32_1_1.vhd" \
"../../../../axiLite_vivado.gen/sources_1/bd/design_1/ipshared/e38a/hdl/vhdl/axil_macc.vhd" \
"../../../bd/design_1/ip/design_1_axil_macc_0_0/sim/design_1_axil_macc_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps8_0_100M_0/sim/design_1_rst_ps8_0_100M_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

# Do not sort compile order
nosort
