# Reading C:/altera/11.1/modelsim_ase/tcl/vsim/pref.tcl 
# do color_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+F:/Dropbox/DB\ Documents/Heriot-Watt/Year\ 3/Semester\ 1/Systems\ Project/Digital\ and\ Software/Systems-project/Color\ sorter {F:/Dropbox/DB Documents/Heriot-Watt/Year 3/Semester 1/Systems Project/Digital and Software/Systems-project/Color sorter/color.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module color
# 
# Top level modules:
# 	color
# 
#  
vsim -voptargs=+acc work.color
# vsim -voptargs=+acc work.color 
# Loading work.color
add wave -position end  sim:/color/clk
add wave -position end  sim:/color/pwm
add wave -position end  sim:/color/posRed
add wave -position end  sim:/color/goRed
add wave -position end  sim:/color/positioning
add wave -position end  sim:/color/active
add wave -position end  sim:/color/counter
wave create -driver freeze -pattern clock -initialvalue HiZ -period 20ns -dutycycle 50 -starttime 0ms -endtime 40ms sim:/color/clk
add wave -position 1 -format Logic -height 17 -editable 2 Edit:/color/clk
add wave -position 0 -format Logic -height 17 -editable 2 Edit:/color/clk
wave create -driver freeze -pattern constant -value 1 -starttime 0ms -endtime 100ms sim:/color/posRed
wave modify -driver freeze -pattern constant -value 0 -starttime 10ms -endtime 100ms Edit:/color/posRed
run
