cs 154 lab 7 synthesis 
lab 7 
datapath
synthesis
gate
level
simulation
lab
7
please
read
instructions
carefully
properly
submitted
assignments
will
graded
make
sure
create
zip
file
named
student
id
submit
required
files
download
file
start
contains
2
directores
syn
synthesis
sim
simulation
synthesis
lab
will
synthesis
whole
datapath
quartusii
design
tool
goal
vhdl
language
describe
hardware
now
inside
simulator
synthesis
process
will
transform
happens
simulator
real
hardware
translates
high
level
vhdl
code
statements
case
statements
etc
gate
level
description
specific
device
want
program
using
information
will
able
simulate
gate
level
realistic
information
delays
etc
may
also
program
actual
device
first
create
new
project
quartus
ii
please
use
new
project
wizard
start
program
window
will
pop
click
create
new
project
next
screen
put
project
directory
project
name
top
level
entity
name
top
level
entity
name
datapath
unless
change
next
screen
add
files
can
button
besides
file
name
box
browse
use
syn
directory
zip
file
next
scree
selecte
device
want
target
design
will
choose
family
cyclone
iv
select
auto
device
selected
fitter
design
tool
will
find
device
design
can
fit
next
scree
select
tool
change
like
click
finish
done
now
project
set
quartus
ii
now
edit
program
changes
make
make
project
synthesisable
memory
model
changed
added
clock
signal
memory
now
memory
operation
synchronized
falling
edge
clock
falling
edge
added
output
port
datapath
help
debug
synthesis
tool
will
re
organize
design
signals
will
disappear
order
see
happens
synthesis
specificly
asign
signal
port
shou
contents
aluout
rega
regb
depending
needs
debug
done
editing
can
start
synthesis
process
clicking
button
simulation
synthesis
tool
will
generate
gate
level
vhdl
code
well
delay
information
simulate
gate
level
vhdl
code
delay
information
controller
modelsim
first
create
new
project
files
sim
derectory
second
add
datapath
vho
file
generated
synthesis
tool
project
located
syn
simulation
modelsim
next
start
simulation
start
simulation
window
click
sdf
tab
add
delay
information
file
like
remember
use
instance
names
correctly
identify
datapath
apply
region
box
add
signals
waveform
simulate
submission
synthesis
report
including
device
nametotal
logic
elements
usedtotal
registers
usedtotal
pins
usedtotal
memory
bits
usedmaximum
frequency
screen
shots
capturing
modelsim
simulation
choose
3
instructions
show
delays
signal
change
make
zip
file
containing
files
submit
electronically
via
eee
due
friday
jun
8
