// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module SyncDataModuleTemplate__64entry_3(
  input        clock,
  input        reset,
  input  [5:0] io_raddr_0,
  input  [5:0] io_raddr_1,
  input  [5:0] io_raddr_2,
  input  [5:0] io_raddr_3,
  input  [5:0] io_raddr_4,
  input  [5:0] io_raddr_5,
  input  [5:0] io_raddr_6,
  input  [5:0] io_raddr_7,
  output       io_rdata_0_vtype_illegal,
  output       io_rdata_0_vtype_vma,
  output       io_rdata_0_vtype_vta,
  output [1:0] io_rdata_0_vtype_vsew,
  output [2:0] io_rdata_0_vtype_vlmul,
  output       io_rdata_0_isVsetvl,
  output       io_rdata_1_vtype_illegal,
  output       io_rdata_1_vtype_vma,
  output       io_rdata_1_vtype_vta,
  output [1:0] io_rdata_1_vtype_vsew,
  output [2:0] io_rdata_1_vtype_vlmul,
  output       io_rdata_1_isVsetvl,
  output       io_rdata_2_vtype_illegal,
  output       io_rdata_2_vtype_vma,
  output       io_rdata_2_vtype_vta,
  output [1:0] io_rdata_2_vtype_vsew,
  output [2:0] io_rdata_2_vtype_vlmul,
  output       io_rdata_2_isVsetvl,
  output       io_rdata_3_vtype_illegal,
  output       io_rdata_3_vtype_vma,
  output       io_rdata_3_vtype_vta,
  output [1:0] io_rdata_3_vtype_vsew,
  output [2:0] io_rdata_3_vtype_vlmul,
  output       io_rdata_3_isVsetvl,
  output       io_rdata_4_vtype_illegal,
  output       io_rdata_4_vtype_vma,
  output       io_rdata_4_vtype_vta,
  output [1:0] io_rdata_4_vtype_vsew,
  output [2:0] io_rdata_4_vtype_vlmul,
  output       io_rdata_4_isVsetvl,
  output       io_rdata_5_vtype_illegal,
  output       io_rdata_5_vtype_vma,
  output       io_rdata_5_vtype_vta,
  output [1:0] io_rdata_5_vtype_vsew,
  output [2:0] io_rdata_5_vtype_vlmul,
  output       io_rdata_5_isVsetvl,
  output       io_rdata_6_vtype_illegal,
  output       io_rdata_6_vtype_vma,
  output       io_rdata_6_vtype_vta,
  output [1:0] io_rdata_6_vtype_vsew,
  output [2:0] io_rdata_6_vtype_vlmul,
  output       io_rdata_6_isVsetvl,
  output       io_rdata_7_vtype_illegal,
  output       io_rdata_7_vtype_vma,
  output       io_rdata_7_vtype_vta,
  output [1:0] io_rdata_7_vtype_vsew,
  output [2:0] io_rdata_7_vtype_vlmul,
  output       io_rdata_7_isVsetvl,
  input        io_wen_0,
  input        io_wen_1,
  input        io_wen_2,
  input        io_wen_3,
  input        io_wen_4,
  input        io_wen_5,
  input  [5:0] io_waddr_0,
  input  [5:0] io_waddr_1,
  input  [5:0] io_waddr_2,
  input  [5:0] io_waddr_3,
  input  [5:0] io_waddr_4,
  input  [5:0] io_waddr_5,
  input        io_wdata_0_vtype_illegal,
  input        io_wdata_0_vtype_vma,
  input        io_wdata_0_vtype_vta,
  input  [1:0] io_wdata_0_vtype_vsew,
  input  [2:0] io_wdata_0_vtype_vlmul,
  input        io_wdata_0_isVsetvl,
  input        io_wdata_1_vtype_illegal,
  input        io_wdata_1_vtype_vma,
  input        io_wdata_1_vtype_vta,
  input  [1:0] io_wdata_1_vtype_vsew,
  input  [2:0] io_wdata_1_vtype_vlmul,
  input        io_wdata_1_isVsetvl,
  input        io_wdata_2_vtype_illegal,
  input        io_wdata_2_vtype_vma,
  input        io_wdata_2_vtype_vta,
  input  [1:0] io_wdata_2_vtype_vsew,
  input  [2:0] io_wdata_2_vtype_vlmul,
  input        io_wdata_2_isVsetvl,
  input        io_wdata_3_vtype_illegal,
  input        io_wdata_3_vtype_vma,
  input        io_wdata_3_vtype_vta,
  input  [1:0] io_wdata_3_vtype_vsew,
  input  [2:0] io_wdata_3_vtype_vlmul,
  input        io_wdata_3_isVsetvl,
  input        io_wdata_4_vtype_illegal,
  input        io_wdata_4_vtype_vma,
  input        io_wdata_4_vtype_vta,
  input  [1:0] io_wdata_4_vtype_vsew,
  input  [2:0] io_wdata_4_vtype_vlmul,
  input        io_wdata_4_isVsetvl,
  input        io_wdata_5_vtype_illegal,
  input        io_wdata_5_vtype_vma,
  input        io_wdata_5_vtype_vta,
  input  [1:0] io_wdata_5_vtype_vsew,
  input  [2:0] io_wdata_5_vtype_vlmul,
  input        io_wdata_5_isVsetvl
);

  wire       _dataBanks_3_io_rdata_0_vtype_illegal;
  wire       _dataBanks_3_io_rdata_0_vtype_vma;
  wire       _dataBanks_3_io_rdata_0_vtype_vta;
  wire [1:0] _dataBanks_3_io_rdata_0_vtype_vsew;
  wire [2:0] _dataBanks_3_io_rdata_0_vtype_vlmul;
  wire       _dataBanks_3_io_rdata_0_isVsetvl;
  wire       _dataBanks_3_io_rdata_1_vtype_illegal;
  wire       _dataBanks_3_io_rdata_1_vtype_vma;
  wire       _dataBanks_3_io_rdata_1_vtype_vta;
  wire [1:0] _dataBanks_3_io_rdata_1_vtype_vsew;
  wire [2:0] _dataBanks_3_io_rdata_1_vtype_vlmul;
  wire       _dataBanks_3_io_rdata_1_isVsetvl;
  wire       _dataBanks_3_io_rdata_2_vtype_illegal;
  wire       _dataBanks_3_io_rdata_2_vtype_vma;
  wire       _dataBanks_3_io_rdata_2_vtype_vta;
  wire [1:0] _dataBanks_3_io_rdata_2_vtype_vsew;
  wire [2:0] _dataBanks_3_io_rdata_2_vtype_vlmul;
  wire       _dataBanks_3_io_rdata_2_isVsetvl;
  wire       _dataBanks_3_io_rdata_3_vtype_illegal;
  wire       _dataBanks_3_io_rdata_3_vtype_vma;
  wire       _dataBanks_3_io_rdata_3_vtype_vta;
  wire [1:0] _dataBanks_3_io_rdata_3_vtype_vsew;
  wire [2:0] _dataBanks_3_io_rdata_3_vtype_vlmul;
  wire       _dataBanks_3_io_rdata_3_isVsetvl;
  wire       _dataBanks_3_io_rdata_4_vtype_illegal;
  wire       _dataBanks_3_io_rdata_4_vtype_vma;
  wire       _dataBanks_3_io_rdata_4_vtype_vta;
  wire [1:0] _dataBanks_3_io_rdata_4_vtype_vsew;
  wire [2:0] _dataBanks_3_io_rdata_4_vtype_vlmul;
  wire       _dataBanks_3_io_rdata_4_isVsetvl;
  wire       _dataBanks_3_io_rdata_5_vtype_illegal;
  wire       _dataBanks_3_io_rdata_5_vtype_vma;
  wire       _dataBanks_3_io_rdata_5_vtype_vta;
  wire [1:0] _dataBanks_3_io_rdata_5_vtype_vsew;
  wire [2:0] _dataBanks_3_io_rdata_5_vtype_vlmul;
  wire       _dataBanks_3_io_rdata_5_isVsetvl;
  wire       _dataBanks_3_io_rdata_6_vtype_illegal;
  wire       _dataBanks_3_io_rdata_6_vtype_vma;
  wire       _dataBanks_3_io_rdata_6_vtype_vta;
  wire [1:0] _dataBanks_3_io_rdata_6_vtype_vsew;
  wire [2:0] _dataBanks_3_io_rdata_6_vtype_vlmul;
  wire       _dataBanks_3_io_rdata_6_isVsetvl;
  wire       _dataBanks_3_io_rdata_7_vtype_illegal;
  wire       _dataBanks_3_io_rdata_7_vtype_vma;
  wire       _dataBanks_3_io_rdata_7_vtype_vta;
  wire [1:0] _dataBanks_3_io_rdata_7_vtype_vsew;
  wire [2:0] _dataBanks_3_io_rdata_7_vtype_vlmul;
  wire       _dataBanks_3_io_rdata_7_isVsetvl;
  wire       _dataBanks_2_io_rdata_0_vtype_illegal;
  wire       _dataBanks_2_io_rdata_0_vtype_vma;
  wire       _dataBanks_2_io_rdata_0_vtype_vta;
  wire [1:0] _dataBanks_2_io_rdata_0_vtype_vsew;
  wire [2:0] _dataBanks_2_io_rdata_0_vtype_vlmul;
  wire       _dataBanks_2_io_rdata_0_isVsetvl;
  wire       _dataBanks_2_io_rdata_1_vtype_illegal;
  wire       _dataBanks_2_io_rdata_1_vtype_vma;
  wire       _dataBanks_2_io_rdata_1_vtype_vta;
  wire [1:0] _dataBanks_2_io_rdata_1_vtype_vsew;
  wire [2:0] _dataBanks_2_io_rdata_1_vtype_vlmul;
  wire       _dataBanks_2_io_rdata_1_isVsetvl;
  wire       _dataBanks_2_io_rdata_2_vtype_illegal;
  wire       _dataBanks_2_io_rdata_2_vtype_vma;
  wire       _dataBanks_2_io_rdata_2_vtype_vta;
  wire [1:0] _dataBanks_2_io_rdata_2_vtype_vsew;
  wire [2:0] _dataBanks_2_io_rdata_2_vtype_vlmul;
  wire       _dataBanks_2_io_rdata_2_isVsetvl;
  wire       _dataBanks_2_io_rdata_3_vtype_illegal;
  wire       _dataBanks_2_io_rdata_3_vtype_vma;
  wire       _dataBanks_2_io_rdata_3_vtype_vta;
  wire [1:0] _dataBanks_2_io_rdata_3_vtype_vsew;
  wire [2:0] _dataBanks_2_io_rdata_3_vtype_vlmul;
  wire       _dataBanks_2_io_rdata_3_isVsetvl;
  wire       _dataBanks_2_io_rdata_4_vtype_illegal;
  wire       _dataBanks_2_io_rdata_4_vtype_vma;
  wire       _dataBanks_2_io_rdata_4_vtype_vta;
  wire [1:0] _dataBanks_2_io_rdata_4_vtype_vsew;
  wire [2:0] _dataBanks_2_io_rdata_4_vtype_vlmul;
  wire       _dataBanks_2_io_rdata_4_isVsetvl;
  wire       _dataBanks_2_io_rdata_5_vtype_illegal;
  wire       _dataBanks_2_io_rdata_5_vtype_vma;
  wire       _dataBanks_2_io_rdata_5_vtype_vta;
  wire [1:0] _dataBanks_2_io_rdata_5_vtype_vsew;
  wire [2:0] _dataBanks_2_io_rdata_5_vtype_vlmul;
  wire       _dataBanks_2_io_rdata_5_isVsetvl;
  wire       _dataBanks_2_io_rdata_6_vtype_illegal;
  wire       _dataBanks_2_io_rdata_6_vtype_vma;
  wire       _dataBanks_2_io_rdata_6_vtype_vta;
  wire [1:0] _dataBanks_2_io_rdata_6_vtype_vsew;
  wire [2:0] _dataBanks_2_io_rdata_6_vtype_vlmul;
  wire       _dataBanks_2_io_rdata_6_isVsetvl;
  wire       _dataBanks_2_io_rdata_7_vtype_illegal;
  wire       _dataBanks_2_io_rdata_7_vtype_vma;
  wire       _dataBanks_2_io_rdata_7_vtype_vta;
  wire [1:0] _dataBanks_2_io_rdata_7_vtype_vsew;
  wire [2:0] _dataBanks_2_io_rdata_7_vtype_vlmul;
  wire       _dataBanks_2_io_rdata_7_isVsetvl;
  wire       _dataBanks_1_io_rdata_0_vtype_illegal;
  wire       _dataBanks_1_io_rdata_0_vtype_vma;
  wire       _dataBanks_1_io_rdata_0_vtype_vta;
  wire [1:0] _dataBanks_1_io_rdata_0_vtype_vsew;
  wire [2:0] _dataBanks_1_io_rdata_0_vtype_vlmul;
  wire       _dataBanks_1_io_rdata_0_isVsetvl;
  wire       _dataBanks_1_io_rdata_1_vtype_illegal;
  wire       _dataBanks_1_io_rdata_1_vtype_vma;
  wire       _dataBanks_1_io_rdata_1_vtype_vta;
  wire [1:0] _dataBanks_1_io_rdata_1_vtype_vsew;
  wire [2:0] _dataBanks_1_io_rdata_1_vtype_vlmul;
  wire       _dataBanks_1_io_rdata_1_isVsetvl;
  wire       _dataBanks_1_io_rdata_2_vtype_illegal;
  wire       _dataBanks_1_io_rdata_2_vtype_vma;
  wire       _dataBanks_1_io_rdata_2_vtype_vta;
  wire [1:0] _dataBanks_1_io_rdata_2_vtype_vsew;
  wire [2:0] _dataBanks_1_io_rdata_2_vtype_vlmul;
  wire       _dataBanks_1_io_rdata_2_isVsetvl;
  wire       _dataBanks_1_io_rdata_3_vtype_illegal;
  wire       _dataBanks_1_io_rdata_3_vtype_vma;
  wire       _dataBanks_1_io_rdata_3_vtype_vta;
  wire [1:0] _dataBanks_1_io_rdata_3_vtype_vsew;
  wire [2:0] _dataBanks_1_io_rdata_3_vtype_vlmul;
  wire       _dataBanks_1_io_rdata_3_isVsetvl;
  wire       _dataBanks_1_io_rdata_4_vtype_illegal;
  wire       _dataBanks_1_io_rdata_4_vtype_vma;
  wire       _dataBanks_1_io_rdata_4_vtype_vta;
  wire [1:0] _dataBanks_1_io_rdata_4_vtype_vsew;
  wire [2:0] _dataBanks_1_io_rdata_4_vtype_vlmul;
  wire       _dataBanks_1_io_rdata_4_isVsetvl;
  wire       _dataBanks_1_io_rdata_5_vtype_illegal;
  wire       _dataBanks_1_io_rdata_5_vtype_vma;
  wire       _dataBanks_1_io_rdata_5_vtype_vta;
  wire [1:0] _dataBanks_1_io_rdata_5_vtype_vsew;
  wire [2:0] _dataBanks_1_io_rdata_5_vtype_vlmul;
  wire       _dataBanks_1_io_rdata_5_isVsetvl;
  wire       _dataBanks_1_io_rdata_6_vtype_illegal;
  wire       _dataBanks_1_io_rdata_6_vtype_vma;
  wire       _dataBanks_1_io_rdata_6_vtype_vta;
  wire [1:0] _dataBanks_1_io_rdata_6_vtype_vsew;
  wire [2:0] _dataBanks_1_io_rdata_6_vtype_vlmul;
  wire       _dataBanks_1_io_rdata_6_isVsetvl;
  wire       _dataBanks_1_io_rdata_7_vtype_illegal;
  wire       _dataBanks_1_io_rdata_7_vtype_vma;
  wire       _dataBanks_1_io_rdata_7_vtype_vta;
  wire [1:0] _dataBanks_1_io_rdata_7_vtype_vsew;
  wire [2:0] _dataBanks_1_io_rdata_7_vtype_vlmul;
  wire       _dataBanks_1_io_rdata_7_isVsetvl;
  wire       _dataBanks_0_io_rdata_0_vtype_illegal;
  wire       _dataBanks_0_io_rdata_0_vtype_vma;
  wire       _dataBanks_0_io_rdata_0_vtype_vta;
  wire [1:0] _dataBanks_0_io_rdata_0_vtype_vsew;
  wire [2:0] _dataBanks_0_io_rdata_0_vtype_vlmul;
  wire       _dataBanks_0_io_rdata_0_isVsetvl;
  wire       _dataBanks_0_io_rdata_1_vtype_illegal;
  wire       _dataBanks_0_io_rdata_1_vtype_vma;
  wire       _dataBanks_0_io_rdata_1_vtype_vta;
  wire [1:0] _dataBanks_0_io_rdata_1_vtype_vsew;
  wire [2:0] _dataBanks_0_io_rdata_1_vtype_vlmul;
  wire       _dataBanks_0_io_rdata_1_isVsetvl;
  wire       _dataBanks_0_io_rdata_2_vtype_illegal;
  wire       _dataBanks_0_io_rdata_2_vtype_vma;
  wire       _dataBanks_0_io_rdata_2_vtype_vta;
  wire [1:0] _dataBanks_0_io_rdata_2_vtype_vsew;
  wire [2:0] _dataBanks_0_io_rdata_2_vtype_vlmul;
  wire       _dataBanks_0_io_rdata_2_isVsetvl;
  wire       _dataBanks_0_io_rdata_3_vtype_illegal;
  wire       _dataBanks_0_io_rdata_3_vtype_vma;
  wire       _dataBanks_0_io_rdata_3_vtype_vta;
  wire [1:0] _dataBanks_0_io_rdata_3_vtype_vsew;
  wire [2:0] _dataBanks_0_io_rdata_3_vtype_vlmul;
  wire       _dataBanks_0_io_rdata_3_isVsetvl;
  wire       _dataBanks_0_io_rdata_4_vtype_illegal;
  wire       _dataBanks_0_io_rdata_4_vtype_vma;
  wire       _dataBanks_0_io_rdata_4_vtype_vta;
  wire [1:0] _dataBanks_0_io_rdata_4_vtype_vsew;
  wire [2:0] _dataBanks_0_io_rdata_4_vtype_vlmul;
  wire       _dataBanks_0_io_rdata_4_isVsetvl;
  wire       _dataBanks_0_io_rdata_5_vtype_illegal;
  wire       _dataBanks_0_io_rdata_5_vtype_vma;
  wire       _dataBanks_0_io_rdata_5_vtype_vta;
  wire [1:0] _dataBanks_0_io_rdata_5_vtype_vsew;
  wire [2:0] _dataBanks_0_io_rdata_5_vtype_vlmul;
  wire       _dataBanks_0_io_rdata_5_isVsetvl;
  wire       _dataBanks_0_io_rdata_6_vtype_illegal;
  wire       _dataBanks_0_io_rdata_6_vtype_vma;
  wire       _dataBanks_0_io_rdata_6_vtype_vta;
  wire [1:0] _dataBanks_0_io_rdata_6_vtype_vsew;
  wire [2:0] _dataBanks_0_io_rdata_6_vtype_vlmul;
  wire       _dataBanks_0_io_rdata_6_isVsetvl;
  wire       _dataBanks_0_io_rdata_7_vtype_illegal;
  wire       _dataBanks_0_io_rdata_7_vtype_vma;
  wire       _dataBanks_0_io_rdata_7_vtype_vta;
  wire [1:0] _dataBanks_0_io_rdata_7_vtype_vsew;
  wire [2:0] _dataBanks_0_io_rdata_7_vtype_vlmul;
  wire       _dataBanks_0_io_rdata_7_isVsetvl;
  reg  [5:0] raddr_dup_0;
  reg  [5:0] raddr_dup_1;
  reg  [5:0] raddr_dup_2;
  reg  [5:0] raddr_dup_3;
  reg  [5:0] raddr_dup_4;
  reg  [5:0] raddr_dup_5;
  reg  [5:0] raddr_dup_6;
  reg  [5:0] raddr_dup_7;
  reg        wen_dup_last_REG;
  reg        wen_dup_last_REG_1;
  reg        wen_dup_last_REG_2;
  reg        wen_dup_last_REG_3;
  reg        wen_dup_last_REG_4;
  reg        wen_dup_last_REG_5;
  reg  [5:0] waddr_dup_0;
  reg  [5:0] waddr_dup_1;
  reg  [5:0] waddr_dup_2;
  reg  [5:0] waddr_dup_3;
  reg  [5:0] waddr_dup_4;
  reg  [5:0] waddr_dup_5;
  reg        r_vtype_illegal;
  reg        r_vtype_vma;
  reg        r_vtype_vta;
  reg  [1:0] r_vtype_vsew;
  reg  [2:0] r_vtype_vlmul;
  reg        r_isVsetvl;
  reg        r_1_vtype_illegal;
  reg        r_1_vtype_vma;
  reg        r_1_vtype_vta;
  reg  [1:0] r_1_vtype_vsew;
  reg  [2:0] r_1_vtype_vlmul;
  reg        r_1_isVsetvl;
  reg        r_2_vtype_illegal;
  reg        r_2_vtype_vma;
  reg        r_2_vtype_vta;
  reg  [1:0] r_2_vtype_vsew;
  reg  [2:0] r_2_vtype_vlmul;
  reg        r_2_isVsetvl;
  reg        r_3_vtype_illegal;
  reg        r_3_vtype_vma;
  reg        r_3_vtype_vta;
  reg  [1:0] r_3_vtype_vsew;
  reg  [2:0] r_3_vtype_vlmul;
  reg        r_3_isVsetvl;
  reg        r_4_vtype_illegal;
  reg        r_4_vtype_vma;
  reg        r_4_vtype_vta;
  reg  [1:0] r_4_vtype_vsew;
  reg  [2:0] r_4_vtype_vlmul;
  reg        r_4_isVsetvl;
  reg        r_5_vtype_illegal;
  reg        r_5_vtype_vma;
  reg        r_5_vtype_vta;
  reg  [1:0] r_5_vtype_vsew;
  reg  [2:0] r_5_vtype_vlmul;
  reg        r_5_isVsetvl;
  reg  [5:0] raddr_dup_1_0;
  reg  [5:0] raddr_dup_1_1;
  reg  [5:0] raddr_dup_1_2;
  reg  [5:0] raddr_dup_1_3;
  reg  [5:0] raddr_dup_1_4;
  reg  [5:0] raddr_dup_1_5;
  reg  [5:0] raddr_dup_1_6;
  reg  [5:0] raddr_dup_1_7;
  reg        wen_dup_last_REG_6;
  reg        wen_dup_last_REG_7;
  reg        wen_dup_last_REG_8;
  reg        wen_dup_last_REG_9;
  reg        wen_dup_last_REG_10;
  reg        wen_dup_last_REG_11;
  reg  [5:0] waddr_dup_0_1;
  reg  [5:0] waddr_dup_1_1;
  reg  [5:0] waddr_dup_2_1;
  reg  [5:0] waddr_dup_3_1;
  reg  [5:0] waddr_dup_4_1;
  reg  [5:0] waddr_dup_5_1;
  reg        r_6_vtype_illegal;
  reg        r_6_vtype_vma;
  reg        r_6_vtype_vta;
  reg  [1:0] r_6_vtype_vsew;
  reg  [2:0] r_6_vtype_vlmul;
  reg        r_6_isVsetvl;
  reg        r_7_vtype_illegal;
  reg        r_7_vtype_vma;
  reg        r_7_vtype_vta;
  reg  [1:0] r_7_vtype_vsew;
  reg  [2:0] r_7_vtype_vlmul;
  reg        r_7_isVsetvl;
  reg        r_8_vtype_illegal;
  reg        r_8_vtype_vma;
  reg        r_8_vtype_vta;
  reg  [1:0] r_8_vtype_vsew;
  reg  [2:0] r_8_vtype_vlmul;
  reg        r_8_isVsetvl;
  reg        r_9_vtype_illegal;
  reg        r_9_vtype_vma;
  reg        r_9_vtype_vta;
  reg  [1:0] r_9_vtype_vsew;
  reg  [2:0] r_9_vtype_vlmul;
  reg        r_9_isVsetvl;
  reg        r_10_vtype_illegal;
  reg        r_10_vtype_vma;
  reg        r_10_vtype_vta;
  reg  [1:0] r_10_vtype_vsew;
  reg  [2:0] r_10_vtype_vlmul;
  reg        r_10_isVsetvl;
  reg        r_11_vtype_illegal;
  reg        r_11_vtype_vma;
  reg        r_11_vtype_vta;
  reg  [1:0] r_11_vtype_vsew;
  reg  [2:0] r_11_vtype_vlmul;
  reg        r_11_isVsetvl;
  reg  [5:0] raddr_dup_2_0;
  reg  [5:0] raddr_dup_2_1;
  reg  [5:0] raddr_dup_2_2;
  reg  [5:0] raddr_dup_2_3;
  reg  [5:0] raddr_dup_2_4;
  reg  [5:0] raddr_dup_2_5;
  reg  [5:0] raddr_dup_2_6;
  reg  [5:0] raddr_dup_2_7;
  reg        wen_dup_last_REG_12;
  reg        wen_dup_last_REG_13;
  reg        wen_dup_last_REG_14;
  reg        wen_dup_last_REG_15;
  reg        wen_dup_last_REG_16;
  reg        wen_dup_last_REG_17;
  reg  [5:0] waddr_dup_0_2;
  reg  [5:0] waddr_dup_1_2;
  reg  [5:0] waddr_dup_2_2;
  reg  [5:0] waddr_dup_3_2;
  reg  [5:0] waddr_dup_4_2;
  reg  [5:0] waddr_dup_5_2;
  reg        r_12_vtype_illegal;
  reg        r_12_vtype_vma;
  reg        r_12_vtype_vta;
  reg  [1:0] r_12_vtype_vsew;
  reg  [2:0] r_12_vtype_vlmul;
  reg        r_12_isVsetvl;
  reg        r_13_vtype_illegal;
  reg        r_13_vtype_vma;
  reg        r_13_vtype_vta;
  reg  [1:0] r_13_vtype_vsew;
  reg  [2:0] r_13_vtype_vlmul;
  reg        r_13_isVsetvl;
  reg        r_14_vtype_illegal;
  reg        r_14_vtype_vma;
  reg        r_14_vtype_vta;
  reg  [1:0] r_14_vtype_vsew;
  reg  [2:0] r_14_vtype_vlmul;
  reg        r_14_isVsetvl;
  reg        r_15_vtype_illegal;
  reg        r_15_vtype_vma;
  reg        r_15_vtype_vta;
  reg  [1:0] r_15_vtype_vsew;
  reg  [2:0] r_15_vtype_vlmul;
  reg        r_15_isVsetvl;
  reg        r_16_vtype_illegal;
  reg        r_16_vtype_vma;
  reg        r_16_vtype_vta;
  reg  [1:0] r_16_vtype_vsew;
  reg  [2:0] r_16_vtype_vlmul;
  reg        r_16_isVsetvl;
  reg        r_17_vtype_illegal;
  reg        r_17_vtype_vma;
  reg        r_17_vtype_vta;
  reg  [1:0] r_17_vtype_vsew;
  reg  [2:0] r_17_vtype_vlmul;
  reg        r_17_isVsetvl;
  reg  [5:0] raddr_dup_3_0;
  reg  [5:0] raddr_dup_3_1;
  reg  [5:0] raddr_dup_3_2;
  reg  [5:0] raddr_dup_3_3;
  reg  [5:0] raddr_dup_3_4;
  reg  [5:0] raddr_dup_3_5;
  reg  [5:0] raddr_dup_3_6;
  reg  [5:0] raddr_dup_3_7;
  reg        wen_dup_last_REG_18;
  reg        wen_dup_last_REG_19;
  reg        wen_dup_last_REG_20;
  reg        wen_dup_last_REG_21;
  reg        wen_dup_last_REG_22;
  reg        wen_dup_last_REG_23;
  reg  [5:0] waddr_dup_0_3;
  reg  [5:0] waddr_dup_1_3;
  reg  [5:0] waddr_dup_2_3;
  reg  [5:0] waddr_dup_3_3;
  reg  [5:0] waddr_dup_4_3;
  reg  [5:0] waddr_dup_5_3;
  reg        r_18_vtype_illegal;
  reg        r_18_vtype_vma;
  reg        r_18_vtype_vta;
  reg  [1:0] r_18_vtype_vsew;
  reg  [2:0] r_18_vtype_vlmul;
  reg        r_18_isVsetvl;
  reg        r_19_vtype_illegal;
  reg        r_19_vtype_vma;
  reg        r_19_vtype_vta;
  reg  [1:0] r_19_vtype_vsew;
  reg  [2:0] r_19_vtype_vlmul;
  reg        r_19_isVsetvl;
  reg        r_20_vtype_illegal;
  reg        r_20_vtype_vma;
  reg        r_20_vtype_vta;
  reg  [1:0] r_20_vtype_vsew;
  reg  [2:0] r_20_vtype_vlmul;
  reg        r_20_isVsetvl;
  reg        r_21_vtype_illegal;
  reg        r_21_vtype_vma;
  reg        r_21_vtype_vta;
  reg  [1:0] r_21_vtype_vsew;
  reg  [2:0] r_21_vtype_vlmul;
  reg        r_21_isVsetvl;
  reg        r_22_vtype_illegal;
  reg        r_22_vtype_vma;
  reg        r_22_vtype_vta;
  reg  [1:0] r_22_vtype_vsew;
  reg  [2:0] r_22_vtype_vlmul;
  reg        r_22_isVsetvl;
  reg        r_23_vtype_illegal;
  reg        r_23_vtype_vma;
  reg        r_23_vtype_vta;
  reg  [1:0] r_23_vtype_vsew;
  reg  [2:0] r_23_vtype_vlmul;
  reg        r_23_isVsetvl;
  reg  [5:0] raddr_dup_4_0;
  wire       _io_rdata_0_T = raddr_dup_4_0[5:4] == 2'h0;
  wire       _io_rdata_0_T_1 = raddr_dup_4_0[5:4] == 2'h1;
  wire       _io_rdata_0_T_2 = raddr_dup_4_0[5:4] == 2'h2;
  reg  [5:0] raddr_dup_5_0;
  wire       _io_rdata_1_T = raddr_dup_5_0[5:4] == 2'h0;
  wire       _io_rdata_1_T_1 = raddr_dup_5_0[5:4] == 2'h1;
  wire       _io_rdata_1_T_2 = raddr_dup_5_0[5:4] == 2'h2;
  reg  [5:0] raddr_dup_6_0;
  wire       _io_rdata_2_T = raddr_dup_6_0[5:4] == 2'h0;
  wire       _io_rdata_2_T_1 = raddr_dup_6_0[5:4] == 2'h1;
  wire       _io_rdata_2_T_2 = raddr_dup_6_0[5:4] == 2'h2;
  reg  [5:0] raddr_dup_7_0;
  wire       _io_rdata_3_T = raddr_dup_7_0[5:4] == 2'h0;
  wire       _io_rdata_3_T_1 = raddr_dup_7_0[5:4] == 2'h1;
  wire       _io_rdata_3_T_2 = raddr_dup_7_0[5:4] == 2'h2;
  reg  [5:0] raddr_dup_8;
  wire       _io_rdata_4_T = raddr_dup_8[5:4] == 2'h0;
  wire       _io_rdata_4_T_1 = raddr_dup_8[5:4] == 2'h1;
  wire       _io_rdata_4_T_2 = raddr_dup_8[5:4] == 2'h2;
  reg  [5:0] raddr_dup_9;
  wire       _io_rdata_5_T = raddr_dup_9[5:4] == 2'h0;
  wire       _io_rdata_5_T_1 = raddr_dup_9[5:4] == 2'h1;
  wire       _io_rdata_5_T_2 = raddr_dup_9[5:4] == 2'h2;
  reg  [5:0] raddr_dup_10;
  wire       _io_rdata_6_T = raddr_dup_10[5:4] == 2'h0;
  wire       _io_rdata_6_T_1 = raddr_dup_10[5:4] == 2'h1;
  wire       _io_rdata_6_T_2 = raddr_dup_10[5:4] == 2'h2;
  reg  [5:0] raddr_dup_11;
  wire       _io_rdata_7_T = raddr_dup_11[5:4] == 2'h0;
  wire       _io_rdata_7_T_1 = raddr_dup_11[5:4] == 2'h1;
  wire       _io_rdata_7_T_2 = raddr_dup_11[5:4] == 2'h2;
  always @(posedge clock) begin
    raddr_dup_0 <= io_raddr_0;
    raddr_dup_1 <= io_raddr_1;
    raddr_dup_2 <= io_raddr_2;
    raddr_dup_3 <= io_raddr_3;
    raddr_dup_4 <= io_raddr_4;
    raddr_dup_5 <= io_raddr_5;
    raddr_dup_6 <= io_raddr_6;
    raddr_dup_7 <= io_raddr_7;
    if (io_wen_0) begin
      waddr_dup_0 <= io_waddr_0;
      r_vtype_illegal <= io_wdata_0_vtype_illegal;
      r_vtype_vma <= io_wdata_0_vtype_vma;
      r_vtype_vta <= io_wdata_0_vtype_vta;
      r_vtype_vsew <= io_wdata_0_vtype_vsew;
      r_vtype_vlmul <= io_wdata_0_vtype_vlmul;
      r_isVsetvl <= io_wdata_0_isVsetvl;
      waddr_dup_0_1 <= io_waddr_0;
      r_6_vtype_illegal <= io_wdata_0_vtype_illegal;
      r_6_vtype_vma <= io_wdata_0_vtype_vma;
      r_6_vtype_vta <= io_wdata_0_vtype_vta;
      r_6_vtype_vsew <= io_wdata_0_vtype_vsew;
      r_6_vtype_vlmul <= io_wdata_0_vtype_vlmul;
      r_6_isVsetvl <= io_wdata_0_isVsetvl;
      waddr_dup_0_2 <= io_waddr_0;
      r_12_vtype_illegal <= io_wdata_0_vtype_illegal;
      r_12_vtype_vma <= io_wdata_0_vtype_vma;
      r_12_vtype_vta <= io_wdata_0_vtype_vta;
      r_12_vtype_vsew <= io_wdata_0_vtype_vsew;
      r_12_vtype_vlmul <= io_wdata_0_vtype_vlmul;
      r_12_isVsetvl <= io_wdata_0_isVsetvl;
      waddr_dup_0_3 <= io_waddr_0;
      r_18_vtype_illegal <= io_wdata_0_vtype_illegal;
      r_18_vtype_vma <= io_wdata_0_vtype_vma;
      r_18_vtype_vta <= io_wdata_0_vtype_vta;
      r_18_vtype_vsew <= io_wdata_0_vtype_vsew;
      r_18_vtype_vlmul <= io_wdata_0_vtype_vlmul;
      r_18_isVsetvl <= io_wdata_0_isVsetvl;
    end
    if (io_wen_1) begin
      waddr_dup_1 <= io_waddr_1;
      r_1_vtype_illegal <= io_wdata_1_vtype_illegal;
      r_1_vtype_vma <= io_wdata_1_vtype_vma;
      r_1_vtype_vta <= io_wdata_1_vtype_vta;
      r_1_vtype_vsew <= io_wdata_1_vtype_vsew;
      r_1_vtype_vlmul <= io_wdata_1_vtype_vlmul;
      r_1_isVsetvl <= io_wdata_1_isVsetvl;
      waddr_dup_1_1 <= io_waddr_1;
      r_7_vtype_illegal <= io_wdata_1_vtype_illegal;
      r_7_vtype_vma <= io_wdata_1_vtype_vma;
      r_7_vtype_vta <= io_wdata_1_vtype_vta;
      r_7_vtype_vsew <= io_wdata_1_vtype_vsew;
      r_7_vtype_vlmul <= io_wdata_1_vtype_vlmul;
      r_7_isVsetvl <= io_wdata_1_isVsetvl;
      waddr_dup_1_2 <= io_waddr_1;
      r_13_vtype_illegal <= io_wdata_1_vtype_illegal;
      r_13_vtype_vma <= io_wdata_1_vtype_vma;
      r_13_vtype_vta <= io_wdata_1_vtype_vta;
      r_13_vtype_vsew <= io_wdata_1_vtype_vsew;
      r_13_vtype_vlmul <= io_wdata_1_vtype_vlmul;
      r_13_isVsetvl <= io_wdata_1_isVsetvl;
      waddr_dup_1_3 <= io_waddr_1;
      r_19_vtype_illegal <= io_wdata_1_vtype_illegal;
      r_19_vtype_vma <= io_wdata_1_vtype_vma;
      r_19_vtype_vta <= io_wdata_1_vtype_vta;
      r_19_vtype_vsew <= io_wdata_1_vtype_vsew;
      r_19_vtype_vlmul <= io_wdata_1_vtype_vlmul;
      r_19_isVsetvl <= io_wdata_1_isVsetvl;
    end
    if (io_wen_2) begin
      waddr_dup_2 <= io_waddr_2;
      r_2_vtype_illegal <= io_wdata_2_vtype_illegal;
      r_2_vtype_vma <= io_wdata_2_vtype_vma;
      r_2_vtype_vta <= io_wdata_2_vtype_vta;
      r_2_vtype_vsew <= io_wdata_2_vtype_vsew;
      r_2_vtype_vlmul <= io_wdata_2_vtype_vlmul;
      r_2_isVsetvl <= io_wdata_2_isVsetvl;
      waddr_dup_2_1 <= io_waddr_2;
      r_8_vtype_illegal <= io_wdata_2_vtype_illegal;
      r_8_vtype_vma <= io_wdata_2_vtype_vma;
      r_8_vtype_vta <= io_wdata_2_vtype_vta;
      r_8_vtype_vsew <= io_wdata_2_vtype_vsew;
      r_8_vtype_vlmul <= io_wdata_2_vtype_vlmul;
      r_8_isVsetvl <= io_wdata_2_isVsetvl;
      waddr_dup_2_2 <= io_waddr_2;
      r_14_vtype_illegal <= io_wdata_2_vtype_illegal;
      r_14_vtype_vma <= io_wdata_2_vtype_vma;
      r_14_vtype_vta <= io_wdata_2_vtype_vta;
      r_14_vtype_vsew <= io_wdata_2_vtype_vsew;
      r_14_vtype_vlmul <= io_wdata_2_vtype_vlmul;
      r_14_isVsetvl <= io_wdata_2_isVsetvl;
      waddr_dup_2_3 <= io_waddr_2;
      r_20_vtype_illegal <= io_wdata_2_vtype_illegal;
      r_20_vtype_vma <= io_wdata_2_vtype_vma;
      r_20_vtype_vta <= io_wdata_2_vtype_vta;
      r_20_vtype_vsew <= io_wdata_2_vtype_vsew;
      r_20_vtype_vlmul <= io_wdata_2_vtype_vlmul;
      r_20_isVsetvl <= io_wdata_2_isVsetvl;
    end
    if (io_wen_3) begin
      waddr_dup_3 <= io_waddr_3;
      r_3_vtype_illegal <= io_wdata_3_vtype_illegal;
      r_3_vtype_vma <= io_wdata_3_vtype_vma;
      r_3_vtype_vta <= io_wdata_3_vtype_vta;
      r_3_vtype_vsew <= io_wdata_3_vtype_vsew;
      r_3_vtype_vlmul <= io_wdata_3_vtype_vlmul;
      r_3_isVsetvl <= io_wdata_3_isVsetvl;
      waddr_dup_3_1 <= io_waddr_3;
      r_9_vtype_illegal <= io_wdata_3_vtype_illegal;
      r_9_vtype_vma <= io_wdata_3_vtype_vma;
      r_9_vtype_vta <= io_wdata_3_vtype_vta;
      r_9_vtype_vsew <= io_wdata_3_vtype_vsew;
      r_9_vtype_vlmul <= io_wdata_3_vtype_vlmul;
      r_9_isVsetvl <= io_wdata_3_isVsetvl;
      waddr_dup_3_2 <= io_waddr_3;
      r_15_vtype_illegal <= io_wdata_3_vtype_illegal;
      r_15_vtype_vma <= io_wdata_3_vtype_vma;
      r_15_vtype_vta <= io_wdata_3_vtype_vta;
      r_15_vtype_vsew <= io_wdata_3_vtype_vsew;
      r_15_vtype_vlmul <= io_wdata_3_vtype_vlmul;
      r_15_isVsetvl <= io_wdata_3_isVsetvl;
      waddr_dup_3_3 <= io_waddr_3;
      r_21_vtype_illegal <= io_wdata_3_vtype_illegal;
      r_21_vtype_vma <= io_wdata_3_vtype_vma;
      r_21_vtype_vta <= io_wdata_3_vtype_vta;
      r_21_vtype_vsew <= io_wdata_3_vtype_vsew;
      r_21_vtype_vlmul <= io_wdata_3_vtype_vlmul;
      r_21_isVsetvl <= io_wdata_3_isVsetvl;
    end
    if (io_wen_4) begin
      waddr_dup_4 <= io_waddr_4;
      r_4_vtype_illegal <= io_wdata_4_vtype_illegal;
      r_4_vtype_vma <= io_wdata_4_vtype_vma;
      r_4_vtype_vta <= io_wdata_4_vtype_vta;
      r_4_vtype_vsew <= io_wdata_4_vtype_vsew;
      r_4_vtype_vlmul <= io_wdata_4_vtype_vlmul;
      r_4_isVsetvl <= io_wdata_4_isVsetvl;
      waddr_dup_4_1 <= io_waddr_4;
      r_10_vtype_illegal <= io_wdata_4_vtype_illegal;
      r_10_vtype_vma <= io_wdata_4_vtype_vma;
      r_10_vtype_vta <= io_wdata_4_vtype_vta;
      r_10_vtype_vsew <= io_wdata_4_vtype_vsew;
      r_10_vtype_vlmul <= io_wdata_4_vtype_vlmul;
      r_10_isVsetvl <= io_wdata_4_isVsetvl;
      waddr_dup_4_2 <= io_waddr_4;
      r_16_vtype_illegal <= io_wdata_4_vtype_illegal;
      r_16_vtype_vma <= io_wdata_4_vtype_vma;
      r_16_vtype_vta <= io_wdata_4_vtype_vta;
      r_16_vtype_vsew <= io_wdata_4_vtype_vsew;
      r_16_vtype_vlmul <= io_wdata_4_vtype_vlmul;
      r_16_isVsetvl <= io_wdata_4_isVsetvl;
      waddr_dup_4_3 <= io_waddr_4;
      r_22_vtype_illegal <= io_wdata_4_vtype_illegal;
      r_22_vtype_vma <= io_wdata_4_vtype_vma;
      r_22_vtype_vta <= io_wdata_4_vtype_vta;
      r_22_vtype_vsew <= io_wdata_4_vtype_vsew;
      r_22_vtype_vlmul <= io_wdata_4_vtype_vlmul;
      r_22_isVsetvl <= io_wdata_4_isVsetvl;
    end
    if (io_wen_5) begin
      waddr_dup_5 <= io_waddr_5;
      r_5_vtype_illegal <= io_wdata_5_vtype_illegal;
      r_5_vtype_vma <= io_wdata_5_vtype_vma;
      r_5_vtype_vta <= io_wdata_5_vtype_vta;
      r_5_vtype_vsew <= io_wdata_5_vtype_vsew;
      r_5_vtype_vlmul <= io_wdata_5_vtype_vlmul;
      r_5_isVsetvl <= io_wdata_5_isVsetvl;
      waddr_dup_5_1 <= io_waddr_5;
      r_11_vtype_illegal <= io_wdata_5_vtype_illegal;
      r_11_vtype_vma <= io_wdata_5_vtype_vma;
      r_11_vtype_vta <= io_wdata_5_vtype_vta;
      r_11_vtype_vsew <= io_wdata_5_vtype_vsew;
      r_11_vtype_vlmul <= io_wdata_5_vtype_vlmul;
      r_11_isVsetvl <= io_wdata_5_isVsetvl;
      waddr_dup_5_2 <= io_waddr_5;
      r_17_vtype_illegal <= io_wdata_5_vtype_illegal;
      r_17_vtype_vma <= io_wdata_5_vtype_vma;
      r_17_vtype_vta <= io_wdata_5_vtype_vta;
      r_17_vtype_vsew <= io_wdata_5_vtype_vsew;
      r_17_vtype_vlmul <= io_wdata_5_vtype_vlmul;
      r_17_isVsetvl <= io_wdata_5_isVsetvl;
      waddr_dup_5_3 <= io_waddr_5;
      r_23_vtype_illegal <= io_wdata_5_vtype_illegal;
      r_23_vtype_vma <= io_wdata_5_vtype_vma;
      r_23_vtype_vta <= io_wdata_5_vtype_vta;
      r_23_vtype_vsew <= io_wdata_5_vtype_vsew;
      r_23_vtype_vlmul <= io_wdata_5_vtype_vlmul;
      r_23_isVsetvl <= io_wdata_5_isVsetvl;
    end
    raddr_dup_1_0 <= io_raddr_0;
    raddr_dup_1_1 <= io_raddr_1;
    raddr_dup_1_2 <= io_raddr_2;
    raddr_dup_1_3 <= io_raddr_3;
    raddr_dup_1_4 <= io_raddr_4;
    raddr_dup_1_5 <= io_raddr_5;
    raddr_dup_1_6 <= io_raddr_6;
    raddr_dup_1_7 <= io_raddr_7;
    raddr_dup_2_0 <= io_raddr_0;
    raddr_dup_2_1 <= io_raddr_1;
    raddr_dup_2_2 <= io_raddr_2;
    raddr_dup_2_3 <= io_raddr_3;
    raddr_dup_2_4 <= io_raddr_4;
    raddr_dup_2_5 <= io_raddr_5;
    raddr_dup_2_6 <= io_raddr_6;
    raddr_dup_2_7 <= io_raddr_7;
    raddr_dup_3_0 <= io_raddr_0;
    raddr_dup_3_1 <= io_raddr_1;
    raddr_dup_3_2 <= io_raddr_2;
    raddr_dup_3_3 <= io_raddr_3;
    raddr_dup_3_4 <= io_raddr_4;
    raddr_dup_3_5 <= io_raddr_5;
    raddr_dup_3_6 <= io_raddr_6;
    raddr_dup_3_7 <= io_raddr_7;
    raddr_dup_4_0 <= io_raddr_0;
    raddr_dup_5_0 <= io_raddr_1;
    raddr_dup_6_0 <= io_raddr_2;
    raddr_dup_7_0 <= io_raddr_3;
    raddr_dup_8 <= io_raddr_4;
    raddr_dup_9 <= io_raddr_5;
    raddr_dup_10 <= io_raddr_6;
    raddr_dup_11 <= io_raddr_7;
  end // always @(posedge)
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      wen_dup_last_REG <= 1'h0;
      wen_dup_last_REG_1 <= 1'h0;
      wen_dup_last_REG_2 <= 1'h0;
      wen_dup_last_REG_3 <= 1'h0;
      wen_dup_last_REG_4 <= 1'h0;
      wen_dup_last_REG_5 <= 1'h0;
      wen_dup_last_REG_6 <= 1'h0;
      wen_dup_last_REG_7 <= 1'h0;
      wen_dup_last_REG_8 <= 1'h0;
      wen_dup_last_REG_9 <= 1'h0;
      wen_dup_last_REG_10 <= 1'h0;
      wen_dup_last_REG_11 <= 1'h0;
      wen_dup_last_REG_12 <= 1'h0;
      wen_dup_last_REG_13 <= 1'h0;
      wen_dup_last_REG_14 <= 1'h0;
      wen_dup_last_REG_15 <= 1'h0;
      wen_dup_last_REG_16 <= 1'h0;
      wen_dup_last_REG_17 <= 1'h0;
      wen_dup_last_REG_18 <= 1'h0;
      wen_dup_last_REG_19 <= 1'h0;
      wen_dup_last_REG_20 <= 1'h0;
      wen_dup_last_REG_21 <= 1'h0;
      wen_dup_last_REG_22 <= 1'h0;
      wen_dup_last_REG_23 <= 1'h0;
    end
    else begin
      wen_dup_last_REG <= io_wen_0;
      wen_dup_last_REG_1 <= io_wen_1;
      wen_dup_last_REG_2 <= io_wen_2;
      wen_dup_last_REG_3 <= io_wen_3;
      wen_dup_last_REG_4 <= io_wen_4;
      wen_dup_last_REG_5 <= io_wen_5;
      wen_dup_last_REG_6 <= io_wen_0;
      wen_dup_last_REG_7 <= io_wen_1;
      wen_dup_last_REG_8 <= io_wen_2;
      wen_dup_last_REG_9 <= io_wen_3;
      wen_dup_last_REG_10 <= io_wen_4;
      wen_dup_last_REG_11 <= io_wen_5;
      wen_dup_last_REG_12 <= io_wen_0;
      wen_dup_last_REG_13 <= io_wen_1;
      wen_dup_last_REG_14 <= io_wen_2;
      wen_dup_last_REG_15 <= io_wen_3;
      wen_dup_last_REG_16 <= io_wen_4;
      wen_dup_last_REG_17 <= io_wen_5;
      wen_dup_last_REG_18 <= io_wen_0;
      wen_dup_last_REG_19 <= io_wen_1;
      wen_dup_last_REG_20 <= io_wen_2;
      wen_dup_last_REG_21 <= io_wen_3;
      wen_dup_last_REG_22 <= io_wen_4;
      wen_dup_last_REG_23 <= io_wen_5;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:19];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h14; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        raddr_dup_0 = _RANDOM[5'h0][5:0];
        raddr_dup_1 = _RANDOM[5'h0][11:6];
        raddr_dup_2 = _RANDOM[5'h0][17:12];
        raddr_dup_3 = _RANDOM[5'h0][23:18];
        raddr_dup_4 = _RANDOM[5'h0][29:24];
        raddr_dup_5 = {_RANDOM[5'h0][31:30], _RANDOM[5'h1][3:0]};
        raddr_dup_6 = _RANDOM[5'h1][9:4];
        raddr_dup_7 = _RANDOM[5'h1][15:10];
        wen_dup_last_REG = _RANDOM[5'h1][16];
        wen_dup_last_REG_1 = _RANDOM[5'h1][17];
        wen_dup_last_REG_2 = _RANDOM[5'h1][18];
        wen_dup_last_REG_3 = _RANDOM[5'h1][19];
        wen_dup_last_REG_4 = _RANDOM[5'h1][20];
        wen_dup_last_REG_5 = _RANDOM[5'h1][21];
        waddr_dup_0 = _RANDOM[5'h1][27:22];
        waddr_dup_1 = {_RANDOM[5'h1][31:28], _RANDOM[5'h2][1:0]};
        waddr_dup_2 = _RANDOM[5'h2][7:2];
        waddr_dup_3 = _RANDOM[5'h2][13:8];
        waddr_dup_4 = _RANDOM[5'h2][19:14];
        waddr_dup_5 = _RANDOM[5'h2][25:20];
        r_vtype_illegal = _RANDOM[5'h2][26];
        r_vtype_vma = _RANDOM[5'h2][27];
        r_vtype_vta = _RANDOM[5'h2][28];
        r_vtype_vsew = _RANDOM[5'h2][30:29];
        r_vtype_vlmul = {_RANDOM[5'h2][31], _RANDOM[5'h3][1:0]};
        r_isVsetvl = _RANDOM[5'h3][2];
        r_1_vtype_illegal = _RANDOM[5'h3][3];
        r_1_vtype_vma = _RANDOM[5'h3][4];
        r_1_vtype_vta = _RANDOM[5'h3][5];
        r_1_vtype_vsew = _RANDOM[5'h3][7:6];
        r_1_vtype_vlmul = _RANDOM[5'h3][10:8];
        r_1_isVsetvl = _RANDOM[5'h3][11];
        r_2_vtype_illegal = _RANDOM[5'h3][12];
        r_2_vtype_vma = _RANDOM[5'h3][13];
        r_2_vtype_vta = _RANDOM[5'h3][14];
        r_2_vtype_vsew = _RANDOM[5'h3][16:15];
        r_2_vtype_vlmul = _RANDOM[5'h3][19:17];
        r_2_isVsetvl = _RANDOM[5'h3][20];
        r_3_vtype_illegal = _RANDOM[5'h3][21];
        r_3_vtype_vma = _RANDOM[5'h3][22];
        r_3_vtype_vta = _RANDOM[5'h3][23];
        r_3_vtype_vsew = _RANDOM[5'h3][25:24];
        r_3_vtype_vlmul = _RANDOM[5'h3][28:26];
        r_3_isVsetvl = _RANDOM[5'h3][29];
        r_4_vtype_illegal = _RANDOM[5'h3][30];
        r_4_vtype_vma = _RANDOM[5'h3][31];
        r_4_vtype_vta = _RANDOM[5'h4][0];
        r_4_vtype_vsew = _RANDOM[5'h4][2:1];
        r_4_vtype_vlmul = _RANDOM[5'h4][5:3];
        r_4_isVsetvl = _RANDOM[5'h4][6];
        r_5_vtype_illegal = _RANDOM[5'h4][7];
        r_5_vtype_vma = _RANDOM[5'h4][8];
        r_5_vtype_vta = _RANDOM[5'h4][9];
        r_5_vtype_vsew = _RANDOM[5'h4][11:10];
        r_5_vtype_vlmul = _RANDOM[5'h4][14:12];
        r_5_isVsetvl = _RANDOM[5'h4][15];
        raddr_dup_1_0 = _RANDOM[5'h4][21:16];
        raddr_dup_1_1 = _RANDOM[5'h4][27:22];
        raddr_dup_1_2 = {_RANDOM[5'h4][31:28], _RANDOM[5'h5][1:0]};
        raddr_dup_1_3 = _RANDOM[5'h5][7:2];
        raddr_dup_1_4 = _RANDOM[5'h5][13:8];
        raddr_dup_1_5 = _RANDOM[5'h5][19:14];
        raddr_dup_1_6 = _RANDOM[5'h5][25:20];
        raddr_dup_1_7 = _RANDOM[5'h5][31:26];
        wen_dup_last_REG_6 = _RANDOM[5'h6][0];
        wen_dup_last_REG_7 = _RANDOM[5'h6][1];
        wen_dup_last_REG_8 = _RANDOM[5'h6][2];
        wen_dup_last_REG_9 = _RANDOM[5'h6][3];
        wen_dup_last_REG_10 = _RANDOM[5'h6][4];
        wen_dup_last_REG_11 = _RANDOM[5'h6][5];
        waddr_dup_0_1 = _RANDOM[5'h6][11:6];
        waddr_dup_1_1 = _RANDOM[5'h6][17:12];
        waddr_dup_2_1 = _RANDOM[5'h6][23:18];
        waddr_dup_3_1 = _RANDOM[5'h6][29:24];
        waddr_dup_4_1 = {_RANDOM[5'h6][31:30], _RANDOM[5'h7][3:0]};
        waddr_dup_5_1 = _RANDOM[5'h7][9:4];
        r_6_vtype_illegal = _RANDOM[5'h7][10];
        r_6_vtype_vma = _RANDOM[5'h7][11];
        r_6_vtype_vta = _RANDOM[5'h7][12];
        r_6_vtype_vsew = _RANDOM[5'h7][14:13];
        r_6_vtype_vlmul = _RANDOM[5'h7][17:15];
        r_6_isVsetvl = _RANDOM[5'h7][18];
        r_7_vtype_illegal = _RANDOM[5'h7][19];
        r_7_vtype_vma = _RANDOM[5'h7][20];
        r_7_vtype_vta = _RANDOM[5'h7][21];
        r_7_vtype_vsew = _RANDOM[5'h7][23:22];
        r_7_vtype_vlmul = _RANDOM[5'h7][26:24];
        r_7_isVsetvl = _RANDOM[5'h7][27];
        r_8_vtype_illegal = _RANDOM[5'h7][28];
        r_8_vtype_vma = _RANDOM[5'h7][29];
        r_8_vtype_vta = _RANDOM[5'h7][30];
        r_8_vtype_vsew = {_RANDOM[5'h7][31], _RANDOM[5'h8][0]};
        r_8_vtype_vlmul = _RANDOM[5'h8][3:1];
        r_8_isVsetvl = _RANDOM[5'h8][4];
        r_9_vtype_illegal = _RANDOM[5'h8][5];
        r_9_vtype_vma = _RANDOM[5'h8][6];
        r_9_vtype_vta = _RANDOM[5'h8][7];
        r_9_vtype_vsew = _RANDOM[5'h8][9:8];
        r_9_vtype_vlmul = _RANDOM[5'h8][12:10];
        r_9_isVsetvl = _RANDOM[5'h8][13];
        r_10_vtype_illegal = _RANDOM[5'h8][14];
        r_10_vtype_vma = _RANDOM[5'h8][15];
        r_10_vtype_vta = _RANDOM[5'h8][16];
        r_10_vtype_vsew = _RANDOM[5'h8][18:17];
        r_10_vtype_vlmul = _RANDOM[5'h8][21:19];
        r_10_isVsetvl = _RANDOM[5'h8][22];
        r_11_vtype_illegal = _RANDOM[5'h8][23];
        r_11_vtype_vma = _RANDOM[5'h8][24];
        r_11_vtype_vta = _RANDOM[5'h8][25];
        r_11_vtype_vsew = _RANDOM[5'h8][27:26];
        r_11_vtype_vlmul = _RANDOM[5'h8][30:28];
        r_11_isVsetvl = _RANDOM[5'h8][31];
        raddr_dup_2_0 = _RANDOM[5'h9][5:0];
        raddr_dup_2_1 = _RANDOM[5'h9][11:6];
        raddr_dup_2_2 = _RANDOM[5'h9][17:12];
        raddr_dup_2_3 = _RANDOM[5'h9][23:18];
        raddr_dup_2_4 = _RANDOM[5'h9][29:24];
        raddr_dup_2_5 = {_RANDOM[5'h9][31:30], _RANDOM[5'hA][3:0]};
        raddr_dup_2_6 = _RANDOM[5'hA][9:4];
        raddr_dup_2_7 = _RANDOM[5'hA][15:10];
        wen_dup_last_REG_12 = _RANDOM[5'hA][16];
        wen_dup_last_REG_13 = _RANDOM[5'hA][17];
        wen_dup_last_REG_14 = _RANDOM[5'hA][18];
        wen_dup_last_REG_15 = _RANDOM[5'hA][19];
        wen_dup_last_REG_16 = _RANDOM[5'hA][20];
        wen_dup_last_REG_17 = _RANDOM[5'hA][21];
        waddr_dup_0_2 = _RANDOM[5'hA][27:22];
        waddr_dup_1_2 = {_RANDOM[5'hA][31:28], _RANDOM[5'hB][1:0]};
        waddr_dup_2_2 = _RANDOM[5'hB][7:2];
        waddr_dup_3_2 = _RANDOM[5'hB][13:8];
        waddr_dup_4_2 = _RANDOM[5'hB][19:14];
        waddr_dup_5_2 = _RANDOM[5'hB][25:20];
        r_12_vtype_illegal = _RANDOM[5'hB][26];
        r_12_vtype_vma = _RANDOM[5'hB][27];
        r_12_vtype_vta = _RANDOM[5'hB][28];
        r_12_vtype_vsew = _RANDOM[5'hB][30:29];
        r_12_vtype_vlmul = {_RANDOM[5'hB][31], _RANDOM[5'hC][1:0]};
        r_12_isVsetvl = _RANDOM[5'hC][2];
        r_13_vtype_illegal = _RANDOM[5'hC][3];
        r_13_vtype_vma = _RANDOM[5'hC][4];
        r_13_vtype_vta = _RANDOM[5'hC][5];
        r_13_vtype_vsew = _RANDOM[5'hC][7:6];
        r_13_vtype_vlmul = _RANDOM[5'hC][10:8];
        r_13_isVsetvl = _RANDOM[5'hC][11];
        r_14_vtype_illegal = _RANDOM[5'hC][12];
        r_14_vtype_vma = _RANDOM[5'hC][13];
        r_14_vtype_vta = _RANDOM[5'hC][14];
        r_14_vtype_vsew = _RANDOM[5'hC][16:15];
        r_14_vtype_vlmul = _RANDOM[5'hC][19:17];
        r_14_isVsetvl = _RANDOM[5'hC][20];
        r_15_vtype_illegal = _RANDOM[5'hC][21];
        r_15_vtype_vma = _RANDOM[5'hC][22];
        r_15_vtype_vta = _RANDOM[5'hC][23];
        r_15_vtype_vsew = _RANDOM[5'hC][25:24];
        r_15_vtype_vlmul = _RANDOM[5'hC][28:26];
        r_15_isVsetvl = _RANDOM[5'hC][29];
        r_16_vtype_illegal = _RANDOM[5'hC][30];
        r_16_vtype_vma = _RANDOM[5'hC][31];
        r_16_vtype_vta = _RANDOM[5'hD][0];
        r_16_vtype_vsew = _RANDOM[5'hD][2:1];
        r_16_vtype_vlmul = _RANDOM[5'hD][5:3];
        r_16_isVsetvl = _RANDOM[5'hD][6];
        r_17_vtype_illegal = _RANDOM[5'hD][7];
        r_17_vtype_vma = _RANDOM[5'hD][8];
        r_17_vtype_vta = _RANDOM[5'hD][9];
        r_17_vtype_vsew = _RANDOM[5'hD][11:10];
        r_17_vtype_vlmul = _RANDOM[5'hD][14:12];
        r_17_isVsetvl = _RANDOM[5'hD][15];
        raddr_dup_3_0 = _RANDOM[5'hD][21:16];
        raddr_dup_3_1 = _RANDOM[5'hD][27:22];
        raddr_dup_3_2 = {_RANDOM[5'hD][31:28], _RANDOM[5'hE][1:0]};
        raddr_dup_3_3 = _RANDOM[5'hE][7:2];
        raddr_dup_3_4 = _RANDOM[5'hE][13:8];
        raddr_dup_3_5 = _RANDOM[5'hE][19:14];
        raddr_dup_3_6 = _RANDOM[5'hE][25:20];
        raddr_dup_3_7 = _RANDOM[5'hE][31:26];
        wen_dup_last_REG_18 = _RANDOM[5'hF][0];
        wen_dup_last_REG_19 = _RANDOM[5'hF][1];
        wen_dup_last_REG_20 = _RANDOM[5'hF][2];
        wen_dup_last_REG_21 = _RANDOM[5'hF][3];
        wen_dup_last_REG_22 = _RANDOM[5'hF][4];
        wen_dup_last_REG_23 = _RANDOM[5'hF][5];
        waddr_dup_0_3 = _RANDOM[5'hF][11:6];
        waddr_dup_1_3 = _RANDOM[5'hF][17:12];
        waddr_dup_2_3 = _RANDOM[5'hF][23:18];
        waddr_dup_3_3 = _RANDOM[5'hF][29:24];
        waddr_dup_4_3 = {_RANDOM[5'hF][31:30], _RANDOM[5'h10][3:0]};
        waddr_dup_5_3 = _RANDOM[5'h10][9:4];
        r_18_vtype_illegal = _RANDOM[5'h10][10];
        r_18_vtype_vma = _RANDOM[5'h10][11];
        r_18_vtype_vta = _RANDOM[5'h10][12];
        r_18_vtype_vsew = _RANDOM[5'h10][14:13];
        r_18_vtype_vlmul = _RANDOM[5'h10][17:15];
        r_18_isVsetvl = _RANDOM[5'h10][18];
        r_19_vtype_illegal = _RANDOM[5'h10][19];
        r_19_vtype_vma = _RANDOM[5'h10][20];
        r_19_vtype_vta = _RANDOM[5'h10][21];
        r_19_vtype_vsew = _RANDOM[5'h10][23:22];
        r_19_vtype_vlmul = _RANDOM[5'h10][26:24];
        r_19_isVsetvl = _RANDOM[5'h10][27];
        r_20_vtype_illegal = _RANDOM[5'h10][28];
        r_20_vtype_vma = _RANDOM[5'h10][29];
        r_20_vtype_vta = _RANDOM[5'h10][30];
        r_20_vtype_vsew = {_RANDOM[5'h10][31], _RANDOM[5'h11][0]};
        r_20_vtype_vlmul = _RANDOM[5'h11][3:1];
        r_20_isVsetvl = _RANDOM[5'h11][4];
        r_21_vtype_illegal = _RANDOM[5'h11][5];
        r_21_vtype_vma = _RANDOM[5'h11][6];
        r_21_vtype_vta = _RANDOM[5'h11][7];
        r_21_vtype_vsew = _RANDOM[5'h11][9:8];
        r_21_vtype_vlmul = _RANDOM[5'h11][12:10];
        r_21_isVsetvl = _RANDOM[5'h11][13];
        r_22_vtype_illegal = _RANDOM[5'h11][14];
        r_22_vtype_vma = _RANDOM[5'h11][15];
        r_22_vtype_vta = _RANDOM[5'h11][16];
        r_22_vtype_vsew = _RANDOM[5'h11][18:17];
        r_22_vtype_vlmul = _RANDOM[5'h11][21:19];
        r_22_isVsetvl = _RANDOM[5'h11][22];
        r_23_vtype_illegal = _RANDOM[5'h11][23];
        r_23_vtype_vma = _RANDOM[5'h11][24];
        r_23_vtype_vta = _RANDOM[5'h11][25];
        r_23_vtype_vsew = _RANDOM[5'h11][27:26];
        r_23_vtype_vlmul = _RANDOM[5'h11][30:28];
        r_23_isVsetvl = _RANDOM[5'h11][31];
        raddr_dup_4_0 = _RANDOM[5'h12][5:0];
        raddr_dup_5_0 = _RANDOM[5'h12][11:6];
        raddr_dup_6_0 = _RANDOM[5'h12][17:12];
        raddr_dup_7_0 = _RANDOM[5'h12][23:18];
        raddr_dup_8 = _RANDOM[5'h12][29:24];
        raddr_dup_9 = {_RANDOM[5'h12][31:30], _RANDOM[5'h13][3:0]};
        raddr_dup_10 = _RANDOM[5'h13][9:4];
        raddr_dup_11 = _RANDOM[5'h13][15:10];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        wen_dup_last_REG = 1'h0;
        wen_dup_last_REG_1 = 1'h0;
        wen_dup_last_REG_2 = 1'h0;
        wen_dup_last_REG_3 = 1'h0;
        wen_dup_last_REG_4 = 1'h0;
        wen_dup_last_REG_5 = 1'h0;
        wen_dup_last_REG_6 = 1'h0;
        wen_dup_last_REG_7 = 1'h0;
        wen_dup_last_REG_8 = 1'h0;
        wen_dup_last_REG_9 = 1'h0;
        wen_dup_last_REG_10 = 1'h0;
        wen_dup_last_REG_11 = 1'h0;
        wen_dup_last_REG_12 = 1'h0;
        wen_dup_last_REG_13 = 1'h0;
        wen_dup_last_REG_14 = 1'h0;
        wen_dup_last_REG_15 = 1'h0;
        wen_dup_last_REG_16 = 1'h0;
        wen_dup_last_REG_17 = 1'h0;
        wen_dup_last_REG_18 = 1'h0;
        wen_dup_last_REG_19 = 1'h0;
        wen_dup_last_REG_20 = 1'h0;
        wen_dup_last_REG_21 = 1'h0;
        wen_dup_last_REG_22 = 1'h0;
        wen_dup_last_REG_23 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  DataModule__16entry_12 dataBanks_0 (
    .clock                    (clock),
    .io_raddr_0               (raddr_dup_0[3:0]),
    .io_raddr_1               (raddr_dup_1[3:0]),
    .io_raddr_2               (raddr_dup_2[3:0]),
    .io_raddr_3               (raddr_dup_3[3:0]),
    .io_raddr_4               (raddr_dup_4[3:0]),
    .io_raddr_5               (raddr_dup_5[3:0]),
    .io_raddr_6               (raddr_dup_6[3:0]),
    .io_raddr_7               (raddr_dup_7[3:0]),
    .io_rdata_0_vtype_illegal (_dataBanks_0_io_rdata_0_vtype_illegal),
    .io_rdata_0_vtype_vma     (_dataBanks_0_io_rdata_0_vtype_vma),
    .io_rdata_0_vtype_vta     (_dataBanks_0_io_rdata_0_vtype_vta),
    .io_rdata_0_vtype_vsew    (_dataBanks_0_io_rdata_0_vtype_vsew),
    .io_rdata_0_vtype_vlmul   (_dataBanks_0_io_rdata_0_vtype_vlmul),
    .io_rdata_0_isVsetvl      (_dataBanks_0_io_rdata_0_isVsetvl),
    .io_rdata_1_vtype_illegal (_dataBanks_0_io_rdata_1_vtype_illegal),
    .io_rdata_1_vtype_vma     (_dataBanks_0_io_rdata_1_vtype_vma),
    .io_rdata_1_vtype_vta     (_dataBanks_0_io_rdata_1_vtype_vta),
    .io_rdata_1_vtype_vsew    (_dataBanks_0_io_rdata_1_vtype_vsew),
    .io_rdata_1_vtype_vlmul   (_dataBanks_0_io_rdata_1_vtype_vlmul),
    .io_rdata_1_isVsetvl      (_dataBanks_0_io_rdata_1_isVsetvl),
    .io_rdata_2_vtype_illegal (_dataBanks_0_io_rdata_2_vtype_illegal),
    .io_rdata_2_vtype_vma     (_dataBanks_0_io_rdata_2_vtype_vma),
    .io_rdata_2_vtype_vta     (_dataBanks_0_io_rdata_2_vtype_vta),
    .io_rdata_2_vtype_vsew    (_dataBanks_0_io_rdata_2_vtype_vsew),
    .io_rdata_2_vtype_vlmul   (_dataBanks_0_io_rdata_2_vtype_vlmul),
    .io_rdata_2_isVsetvl      (_dataBanks_0_io_rdata_2_isVsetvl),
    .io_rdata_3_vtype_illegal (_dataBanks_0_io_rdata_3_vtype_illegal),
    .io_rdata_3_vtype_vma     (_dataBanks_0_io_rdata_3_vtype_vma),
    .io_rdata_3_vtype_vta     (_dataBanks_0_io_rdata_3_vtype_vta),
    .io_rdata_3_vtype_vsew    (_dataBanks_0_io_rdata_3_vtype_vsew),
    .io_rdata_3_vtype_vlmul   (_dataBanks_0_io_rdata_3_vtype_vlmul),
    .io_rdata_3_isVsetvl      (_dataBanks_0_io_rdata_3_isVsetvl),
    .io_rdata_4_vtype_illegal (_dataBanks_0_io_rdata_4_vtype_illegal),
    .io_rdata_4_vtype_vma     (_dataBanks_0_io_rdata_4_vtype_vma),
    .io_rdata_4_vtype_vta     (_dataBanks_0_io_rdata_4_vtype_vta),
    .io_rdata_4_vtype_vsew    (_dataBanks_0_io_rdata_4_vtype_vsew),
    .io_rdata_4_vtype_vlmul   (_dataBanks_0_io_rdata_4_vtype_vlmul),
    .io_rdata_4_isVsetvl      (_dataBanks_0_io_rdata_4_isVsetvl),
    .io_rdata_5_vtype_illegal (_dataBanks_0_io_rdata_5_vtype_illegal),
    .io_rdata_5_vtype_vma     (_dataBanks_0_io_rdata_5_vtype_vma),
    .io_rdata_5_vtype_vta     (_dataBanks_0_io_rdata_5_vtype_vta),
    .io_rdata_5_vtype_vsew    (_dataBanks_0_io_rdata_5_vtype_vsew),
    .io_rdata_5_vtype_vlmul   (_dataBanks_0_io_rdata_5_vtype_vlmul),
    .io_rdata_5_isVsetvl      (_dataBanks_0_io_rdata_5_isVsetvl),
    .io_rdata_6_vtype_illegal (_dataBanks_0_io_rdata_6_vtype_illegal),
    .io_rdata_6_vtype_vma     (_dataBanks_0_io_rdata_6_vtype_vma),
    .io_rdata_6_vtype_vta     (_dataBanks_0_io_rdata_6_vtype_vta),
    .io_rdata_6_vtype_vsew    (_dataBanks_0_io_rdata_6_vtype_vsew),
    .io_rdata_6_vtype_vlmul   (_dataBanks_0_io_rdata_6_vtype_vlmul),
    .io_rdata_6_isVsetvl      (_dataBanks_0_io_rdata_6_isVsetvl),
    .io_rdata_7_vtype_illegal (_dataBanks_0_io_rdata_7_vtype_illegal),
    .io_rdata_7_vtype_vma     (_dataBanks_0_io_rdata_7_vtype_vma),
    .io_rdata_7_vtype_vta     (_dataBanks_0_io_rdata_7_vtype_vta),
    .io_rdata_7_vtype_vsew    (_dataBanks_0_io_rdata_7_vtype_vsew),
    .io_rdata_7_vtype_vlmul   (_dataBanks_0_io_rdata_7_vtype_vlmul),
    .io_rdata_7_isVsetvl      (_dataBanks_0_io_rdata_7_isVsetvl),
    .io_wen_0                 (wen_dup_last_REG & waddr_dup_0[5:4] == 2'h0),
    .io_wen_1                 (wen_dup_last_REG_1 & waddr_dup_1[5:4] == 2'h0),
    .io_wen_2                 (wen_dup_last_REG_2 & waddr_dup_2[5:4] == 2'h0),
    .io_wen_3                 (wen_dup_last_REG_3 & waddr_dup_3[5:4] == 2'h0),
    .io_wen_4                 (wen_dup_last_REG_4 & waddr_dup_4[5:4] == 2'h0),
    .io_wen_5                 (wen_dup_last_REG_5 & waddr_dup_5[5:4] == 2'h0),
    .io_waddr_0               (waddr_dup_0[3:0]),
    .io_waddr_1               (waddr_dup_1[3:0]),
    .io_waddr_2               (waddr_dup_2[3:0]),
    .io_waddr_3               (waddr_dup_3[3:0]),
    .io_waddr_4               (waddr_dup_4[3:0]),
    .io_waddr_5               (waddr_dup_5[3:0]),
    .io_wdata_0_vtype_illegal (r_vtype_illegal),
    .io_wdata_0_vtype_vma     (r_vtype_vma),
    .io_wdata_0_vtype_vta     (r_vtype_vta),
    .io_wdata_0_vtype_vsew    (r_vtype_vsew),
    .io_wdata_0_vtype_vlmul   (r_vtype_vlmul),
    .io_wdata_0_isVsetvl      (r_isVsetvl),
    .io_wdata_1_vtype_illegal (r_1_vtype_illegal),
    .io_wdata_1_vtype_vma     (r_1_vtype_vma),
    .io_wdata_1_vtype_vta     (r_1_vtype_vta),
    .io_wdata_1_vtype_vsew    (r_1_vtype_vsew),
    .io_wdata_1_vtype_vlmul   (r_1_vtype_vlmul),
    .io_wdata_1_isVsetvl      (r_1_isVsetvl),
    .io_wdata_2_vtype_illegal (r_2_vtype_illegal),
    .io_wdata_2_vtype_vma     (r_2_vtype_vma),
    .io_wdata_2_vtype_vta     (r_2_vtype_vta),
    .io_wdata_2_vtype_vsew    (r_2_vtype_vsew),
    .io_wdata_2_vtype_vlmul   (r_2_vtype_vlmul),
    .io_wdata_2_isVsetvl      (r_2_isVsetvl),
    .io_wdata_3_vtype_illegal (r_3_vtype_illegal),
    .io_wdata_3_vtype_vma     (r_3_vtype_vma),
    .io_wdata_3_vtype_vta     (r_3_vtype_vta),
    .io_wdata_3_vtype_vsew    (r_3_vtype_vsew),
    .io_wdata_3_vtype_vlmul   (r_3_vtype_vlmul),
    .io_wdata_3_isVsetvl      (r_3_isVsetvl),
    .io_wdata_4_vtype_illegal (r_4_vtype_illegal),
    .io_wdata_4_vtype_vma     (r_4_vtype_vma),
    .io_wdata_4_vtype_vta     (r_4_vtype_vta),
    .io_wdata_4_vtype_vsew    (r_4_vtype_vsew),
    .io_wdata_4_vtype_vlmul   (r_4_vtype_vlmul),
    .io_wdata_4_isVsetvl      (r_4_isVsetvl),
    .io_wdata_5_vtype_illegal (r_5_vtype_illegal),
    .io_wdata_5_vtype_vma     (r_5_vtype_vma),
    .io_wdata_5_vtype_vta     (r_5_vtype_vta),
    .io_wdata_5_vtype_vsew    (r_5_vtype_vsew),
    .io_wdata_5_vtype_vlmul   (r_5_vtype_vlmul),
    .io_wdata_5_isVsetvl      (r_5_isVsetvl)
  );
  DataModule__16entry_12 dataBanks_1 (
    .clock                    (clock),
    .io_raddr_0               (raddr_dup_1_0[3:0]),
    .io_raddr_1               (raddr_dup_1_1[3:0]),
    .io_raddr_2               (raddr_dup_1_2[3:0]),
    .io_raddr_3               (raddr_dup_1_3[3:0]),
    .io_raddr_4               (raddr_dup_1_4[3:0]),
    .io_raddr_5               (raddr_dup_1_5[3:0]),
    .io_raddr_6               (raddr_dup_1_6[3:0]),
    .io_raddr_7               (raddr_dup_1_7[3:0]),
    .io_rdata_0_vtype_illegal (_dataBanks_1_io_rdata_0_vtype_illegal),
    .io_rdata_0_vtype_vma     (_dataBanks_1_io_rdata_0_vtype_vma),
    .io_rdata_0_vtype_vta     (_dataBanks_1_io_rdata_0_vtype_vta),
    .io_rdata_0_vtype_vsew    (_dataBanks_1_io_rdata_0_vtype_vsew),
    .io_rdata_0_vtype_vlmul   (_dataBanks_1_io_rdata_0_vtype_vlmul),
    .io_rdata_0_isVsetvl      (_dataBanks_1_io_rdata_0_isVsetvl),
    .io_rdata_1_vtype_illegal (_dataBanks_1_io_rdata_1_vtype_illegal),
    .io_rdata_1_vtype_vma     (_dataBanks_1_io_rdata_1_vtype_vma),
    .io_rdata_1_vtype_vta     (_dataBanks_1_io_rdata_1_vtype_vta),
    .io_rdata_1_vtype_vsew    (_dataBanks_1_io_rdata_1_vtype_vsew),
    .io_rdata_1_vtype_vlmul   (_dataBanks_1_io_rdata_1_vtype_vlmul),
    .io_rdata_1_isVsetvl      (_dataBanks_1_io_rdata_1_isVsetvl),
    .io_rdata_2_vtype_illegal (_dataBanks_1_io_rdata_2_vtype_illegal),
    .io_rdata_2_vtype_vma     (_dataBanks_1_io_rdata_2_vtype_vma),
    .io_rdata_2_vtype_vta     (_dataBanks_1_io_rdata_2_vtype_vta),
    .io_rdata_2_vtype_vsew    (_dataBanks_1_io_rdata_2_vtype_vsew),
    .io_rdata_2_vtype_vlmul   (_dataBanks_1_io_rdata_2_vtype_vlmul),
    .io_rdata_2_isVsetvl      (_dataBanks_1_io_rdata_2_isVsetvl),
    .io_rdata_3_vtype_illegal (_dataBanks_1_io_rdata_3_vtype_illegal),
    .io_rdata_3_vtype_vma     (_dataBanks_1_io_rdata_3_vtype_vma),
    .io_rdata_3_vtype_vta     (_dataBanks_1_io_rdata_3_vtype_vta),
    .io_rdata_3_vtype_vsew    (_dataBanks_1_io_rdata_3_vtype_vsew),
    .io_rdata_3_vtype_vlmul   (_dataBanks_1_io_rdata_3_vtype_vlmul),
    .io_rdata_3_isVsetvl      (_dataBanks_1_io_rdata_3_isVsetvl),
    .io_rdata_4_vtype_illegal (_dataBanks_1_io_rdata_4_vtype_illegal),
    .io_rdata_4_vtype_vma     (_dataBanks_1_io_rdata_4_vtype_vma),
    .io_rdata_4_vtype_vta     (_dataBanks_1_io_rdata_4_vtype_vta),
    .io_rdata_4_vtype_vsew    (_dataBanks_1_io_rdata_4_vtype_vsew),
    .io_rdata_4_vtype_vlmul   (_dataBanks_1_io_rdata_4_vtype_vlmul),
    .io_rdata_4_isVsetvl      (_dataBanks_1_io_rdata_4_isVsetvl),
    .io_rdata_5_vtype_illegal (_dataBanks_1_io_rdata_5_vtype_illegal),
    .io_rdata_5_vtype_vma     (_dataBanks_1_io_rdata_5_vtype_vma),
    .io_rdata_5_vtype_vta     (_dataBanks_1_io_rdata_5_vtype_vta),
    .io_rdata_5_vtype_vsew    (_dataBanks_1_io_rdata_5_vtype_vsew),
    .io_rdata_5_vtype_vlmul   (_dataBanks_1_io_rdata_5_vtype_vlmul),
    .io_rdata_5_isVsetvl      (_dataBanks_1_io_rdata_5_isVsetvl),
    .io_rdata_6_vtype_illegal (_dataBanks_1_io_rdata_6_vtype_illegal),
    .io_rdata_6_vtype_vma     (_dataBanks_1_io_rdata_6_vtype_vma),
    .io_rdata_6_vtype_vta     (_dataBanks_1_io_rdata_6_vtype_vta),
    .io_rdata_6_vtype_vsew    (_dataBanks_1_io_rdata_6_vtype_vsew),
    .io_rdata_6_vtype_vlmul   (_dataBanks_1_io_rdata_6_vtype_vlmul),
    .io_rdata_6_isVsetvl      (_dataBanks_1_io_rdata_6_isVsetvl),
    .io_rdata_7_vtype_illegal (_dataBanks_1_io_rdata_7_vtype_illegal),
    .io_rdata_7_vtype_vma     (_dataBanks_1_io_rdata_7_vtype_vma),
    .io_rdata_7_vtype_vta     (_dataBanks_1_io_rdata_7_vtype_vta),
    .io_rdata_7_vtype_vsew    (_dataBanks_1_io_rdata_7_vtype_vsew),
    .io_rdata_7_vtype_vlmul   (_dataBanks_1_io_rdata_7_vtype_vlmul),
    .io_rdata_7_isVsetvl      (_dataBanks_1_io_rdata_7_isVsetvl),
    .io_wen_0                 (wen_dup_last_REG_6 & waddr_dup_0_1[5:4] == 2'h1),
    .io_wen_1                 (wen_dup_last_REG_7 & waddr_dup_1_1[5:4] == 2'h1),
    .io_wen_2                 (wen_dup_last_REG_8 & waddr_dup_2_1[5:4] == 2'h1),
    .io_wen_3                 (wen_dup_last_REG_9 & waddr_dup_3_1[5:4] == 2'h1),
    .io_wen_4                 (wen_dup_last_REG_10 & waddr_dup_4_1[5:4] == 2'h1),
    .io_wen_5                 (wen_dup_last_REG_11 & waddr_dup_5_1[5:4] == 2'h1),
    .io_waddr_0               (waddr_dup_0_1[3:0]),
    .io_waddr_1               (waddr_dup_1_1[3:0]),
    .io_waddr_2               (waddr_dup_2_1[3:0]),
    .io_waddr_3               (waddr_dup_3_1[3:0]),
    .io_waddr_4               (waddr_dup_4_1[3:0]),
    .io_waddr_5               (waddr_dup_5_1[3:0]),
    .io_wdata_0_vtype_illegal (r_6_vtype_illegal),
    .io_wdata_0_vtype_vma     (r_6_vtype_vma),
    .io_wdata_0_vtype_vta     (r_6_vtype_vta),
    .io_wdata_0_vtype_vsew    (r_6_vtype_vsew),
    .io_wdata_0_vtype_vlmul   (r_6_vtype_vlmul),
    .io_wdata_0_isVsetvl      (r_6_isVsetvl),
    .io_wdata_1_vtype_illegal (r_7_vtype_illegal),
    .io_wdata_1_vtype_vma     (r_7_vtype_vma),
    .io_wdata_1_vtype_vta     (r_7_vtype_vta),
    .io_wdata_1_vtype_vsew    (r_7_vtype_vsew),
    .io_wdata_1_vtype_vlmul   (r_7_vtype_vlmul),
    .io_wdata_1_isVsetvl      (r_7_isVsetvl),
    .io_wdata_2_vtype_illegal (r_8_vtype_illegal),
    .io_wdata_2_vtype_vma     (r_8_vtype_vma),
    .io_wdata_2_vtype_vta     (r_8_vtype_vta),
    .io_wdata_2_vtype_vsew    (r_8_vtype_vsew),
    .io_wdata_2_vtype_vlmul   (r_8_vtype_vlmul),
    .io_wdata_2_isVsetvl      (r_8_isVsetvl),
    .io_wdata_3_vtype_illegal (r_9_vtype_illegal),
    .io_wdata_3_vtype_vma     (r_9_vtype_vma),
    .io_wdata_3_vtype_vta     (r_9_vtype_vta),
    .io_wdata_3_vtype_vsew    (r_9_vtype_vsew),
    .io_wdata_3_vtype_vlmul   (r_9_vtype_vlmul),
    .io_wdata_3_isVsetvl      (r_9_isVsetvl),
    .io_wdata_4_vtype_illegal (r_10_vtype_illegal),
    .io_wdata_4_vtype_vma     (r_10_vtype_vma),
    .io_wdata_4_vtype_vta     (r_10_vtype_vta),
    .io_wdata_4_vtype_vsew    (r_10_vtype_vsew),
    .io_wdata_4_vtype_vlmul   (r_10_vtype_vlmul),
    .io_wdata_4_isVsetvl      (r_10_isVsetvl),
    .io_wdata_5_vtype_illegal (r_11_vtype_illegal),
    .io_wdata_5_vtype_vma     (r_11_vtype_vma),
    .io_wdata_5_vtype_vta     (r_11_vtype_vta),
    .io_wdata_5_vtype_vsew    (r_11_vtype_vsew),
    .io_wdata_5_vtype_vlmul   (r_11_vtype_vlmul),
    .io_wdata_5_isVsetvl      (r_11_isVsetvl)
  );
  DataModule__16entry_12 dataBanks_2 (
    .clock                    (clock),
    .io_raddr_0               (raddr_dup_2_0[3:0]),
    .io_raddr_1               (raddr_dup_2_1[3:0]),
    .io_raddr_2               (raddr_dup_2_2[3:0]),
    .io_raddr_3               (raddr_dup_2_3[3:0]),
    .io_raddr_4               (raddr_dup_2_4[3:0]),
    .io_raddr_5               (raddr_dup_2_5[3:0]),
    .io_raddr_6               (raddr_dup_2_6[3:0]),
    .io_raddr_7               (raddr_dup_2_7[3:0]),
    .io_rdata_0_vtype_illegal (_dataBanks_2_io_rdata_0_vtype_illegal),
    .io_rdata_0_vtype_vma     (_dataBanks_2_io_rdata_0_vtype_vma),
    .io_rdata_0_vtype_vta     (_dataBanks_2_io_rdata_0_vtype_vta),
    .io_rdata_0_vtype_vsew    (_dataBanks_2_io_rdata_0_vtype_vsew),
    .io_rdata_0_vtype_vlmul   (_dataBanks_2_io_rdata_0_vtype_vlmul),
    .io_rdata_0_isVsetvl      (_dataBanks_2_io_rdata_0_isVsetvl),
    .io_rdata_1_vtype_illegal (_dataBanks_2_io_rdata_1_vtype_illegal),
    .io_rdata_1_vtype_vma     (_dataBanks_2_io_rdata_1_vtype_vma),
    .io_rdata_1_vtype_vta     (_dataBanks_2_io_rdata_1_vtype_vta),
    .io_rdata_1_vtype_vsew    (_dataBanks_2_io_rdata_1_vtype_vsew),
    .io_rdata_1_vtype_vlmul   (_dataBanks_2_io_rdata_1_vtype_vlmul),
    .io_rdata_1_isVsetvl      (_dataBanks_2_io_rdata_1_isVsetvl),
    .io_rdata_2_vtype_illegal (_dataBanks_2_io_rdata_2_vtype_illegal),
    .io_rdata_2_vtype_vma     (_dataBanks_2_io_rdata_2_vtype_vma),
    .io_rdata_2_vtype_vta     (_dataBanks_2_io_rdata_2_vtype_vta),
    .io_rdata_2_vtype_vsew    (_dataBanks_2_io_rdata_2_vtype_vsew),
    .io_rdata_2_vtype_vlmul   (_dataBanks_2_io_rdata_2_vtype_vlmul),
    .io_rdata_2_isVsetvl      (_dataBanks_2_io_rdata_2_isVsetvl),
    .io_rdata_3_vtype_illegal (_dataBanks_2_io_rdata_3_vtype_illegal),
    .io_rdata_3_vtype_vma     (_dataBanks_2_io_rdata_3_vtype_vma),
    .io_rdata_3_vtype_vta     (_dataBanks_2_io_rdata_3_vtype_vta),
    .io_rdata_3_vtype_vsew    (_dataBanks_2_io_rdata_3_vtype_vsew),
    .io_rdata_3_vtype_vlmul   (_dataBanks_2_io_rdata_3_vtype_vlmul),
    .io_rdata_3_isVsetvl      (_dataBanks_2_io_rdata_3_isVsetvl),
    .io_rdata_4_vtype_illegal (_dataBanks_2_io_rdata_4_vtype_illegal),
    .io_rdata_4_vtype_vma     (_dataBanks_2_io_rdata_4_vtype_vma),
    .io_rdata_4_vtype_vta     (_dataBanks_2_io_rdata_4_vtype_vta),
    .io_rdata_4_vtype_vsew    (_dataBanks_2_io_rdata_4_vtype_vsew),
    .io_rdata_4_vtype_vlmul   (_dataBanks_2_io_rdata_4_vtype_vlmul),
    .io_rdata_4_isVsetvl      (_dataBanks_2_io_rdata_4_isVsetvl),
    .io_rdata_5_vtype_illegal (_dataBanks_2_io_rdata_5_vtype_illegal),
    .io_rdata_5_vtype_vma     (_dataBanks_2_io_rdata_5_vtype_vma),
    .io_rdata_5_vtype_vta     (_dataBanks_2_io_rdata_5_vtype_vta),
    .io_rdata_5_vtype_vsew    (_dataBanks_2_io_rdata_5_vtype_vsew),
    .io_rdata_5_vtype_vlmul   (_dataBanks_2_io_rdata_5_vtype_vlmul),
    .io_rdata_5_isVsetvl      (_dataBanks_2_io_rdata_5_isVsetvl),
    .io_rdata_6_vtype_illegal (_dataBanks_2_io_rdata_6_vtype_illegal),
    .io_rdata_6_vtype_vma     (_dataBanks_2_io_rdata_6_vtype_vma),
    .io_rdata_6_vtype_vta     (_dataBanks_2_io_rdata_6_vtype_vta),
    .io_rdata_6_vtype_vsew    (_dataBanks_2_io_rdata_6_vtype_vsew),
    .io_rdata_6_vtype_vlmul   (_dataBanks_2_io_rdata_6_vtype_vlmul),
    .io_rdata_6_isVsetvl      (_dataBanks_2_io_rdata_6_isVsetvl),
    .io_rdata_7_vtype_illegal (_dataBanks_2_io_rdata_7_vtype_illegal),
    .io_rdata_7_vtype_vma     (_dataBanks_2_io_rdata_7_vtype_vma),
    .io_rdata_7_vtype_vta     (_dataBanks_2_io_rdata_7_vtype_vta),
    .io_rdata_7_vtype_vsew    (_dataBanks_2_io_rdata_7_vtype_vsew),
    .io_rdata_7_vtype_vlmul   (_dataBanks_2_io_rdata_7_vtype_vlmul),
    .io_rdata_7_isVsetvl      (_dataBanks_2_io_rdata_7_isVsetvl),
    .io_wen_0                 (wen_dup_last_REG_12 & waddr_dup_0_2[5:4] == 2'h2),
    .io_wen_1                 (wen_dup_last_REG_13 & waddr_dup_1_2[5:4] == 2'h2),
    .io_wen_2                 (wen_dup_last_REG_14 & waddr_dup_2_2[5:4] == 2'h2),
    .io_wen_3                 (wen_dup_last_REG_15 & waddr_dup_3_2[5:4] == 2'h2),
    .io_wen_4                 (wen_dup_last_REG_16 & waddr_dup_4_2[5:4] == 2'h2),
    .io_wen_5                 (wen_dup_last_REG_17 & waddr_dup_5_2[5:4] == 2'h2),
    .io_waddr_0               (waddr_dup_0_2[3:0]),
    .io_waddr_1               (waddr_dup_1_2[3:0]),
    .io_waddr_2               (waddr_dup_2_2[3:0]),
    .io_waddr_3               (waddr_dup_3_2[3:0]),
    .io_waddr_4               (waddr_dup_4_2[3:0]),
    .io_waddr_5               (waddr_dup_5_2[3:0]),
    .io_wdata_0_vtype_illegal (r_12_vtype_illegal),
    .io_wdata_0_vtype_vma     (r_12_vtype_vma),
    .io_wdata_0_vtype_vta     (r_12_vtype_vta),
    .io_wdata_0_vtype_vsew    (r_12_vtype_vsew),
    .io_wdata_0_vtype_vlmul   (r_12_vtype_vlmul),
    .io_wdata_0_isVsetvl      (r_12_isVsetvl),
    .io_wdata_1_vtype_illegal (r_13_vtype_illegal),
    .io_wdata_1_vtype_vma     (r_13_vtype_vma),
    .io_wdata_1_vtype_vta     (r_13_vtype_vta),
    .io_wdata_1_vtype_vsew    (r_13_vtype_vsew),
    .io_wdata_1_vtype_vlmul   (r_13_vtype_vlmul),
    .io_wdata_1_isVsetvl      (r_13_isVsetvl),
    .io_wdata_2_vtype_illegal (r_14_vtype_illegal),
    .io_wdata_2_vtype_vma     (r_14_vtype_vma),
    .io_wdata_2_vtype_vta     (r_14_vtype_vta),
    .io_wdata_2_vtype_vsew    (r_14_vtype_vsew),
    .io_wdata_2_vtype_vlmul   (r_14_vtype_vlmul),
    .io_wdata_2_isVsetvl      (r_14_isVsetvl),
    .io_wdata_3_vtype_illegal (r_15_vtype_illegal),
    .io_wdata_3_vtype_vma     (r_15_vtype_vma),
    .io_wdata_3_vtype_vta     (r_15_vtype_vta),
    .io_wdata_3_vtype_vsew    (r_15_vtype_vsew),
    .io_wdata_3_vtype_vlmul   (r_15_vtype_vlmul),
    .io_wdata_3_isVsetvl      (r_15_isVsetvl),
    .io_wdata_4_vtype_illegal (r_16_vtype_illegal),
    .io_wdata_4_vtype_vma     (r_16_vtype_vma),
    .io_wdata_4_vtype_vta     (r_16_vtype_vta),
    .io_wdata_4_vtype_vsew    (r_16_vtype_vsew),
    .io_wdata_4_vtype_vlmul   (r_16_vtype_vlmul),
    .io_wdata_4_isVsetvl      (r_16_isVsetvl),
    .io_wdata_5_vtype_illegal (r_17_vtype_illegal),
    .io_wdata_5_vtype_vma     (r_17_vtype_vma),
    .io_wdata_5_vtype_vta     (r_17_vtype_vta),
    .io_wdata_5_vtype_vsew    (r_17_vtype_vsew),
    .io_wdata_5_vtype_vlmul   (r_17_vtype_vlmul),
    .io_wdata_5_isVsetvl      (r_17_isVsetvl)
  );
  DataModule__16entry_12 dataBanks_3 (
    .clock                    (clock),
    .io_raddr_0               (raddr_dup_3_0[3:0]),
    .io_raddr_1               (raddr_dup_3_1[3:0]),
    .io_raddr_2               (raddr_dup_3_2[3:0]),
    .io_raddr_3               (raddr_dup_3_3[3:0]),
    .io_raddr_4               (raddr_dup_3_4[3:0]),
    .io_raddr_5               (raddr_dup_3_5[3:0]),
    .io_raddr_6               (raddr_dup_3_6[3:0]),
    .io_raddr_7               (raddr_dup_3_7[3:0]),
    .io_rdata_0_vtype_illegal (_dataBanks_3_io_rdata_0_vtype_illegal),
    .io_rdata_0_vtype_vma     (_dataBanks_3_io_rdata_0_vtype_vma),
    .io_rdata_0_vtype_vta     (_dataBanks_3_io_rdata_0_vtype_vta),
    .io_rdata_0_vtype_vsew    (_dataBanks_3_io_rdata_0_vtype_vsew),
    .io_rdata_0_vtype_vlmul   (_dataBanks_3_io_rdata_0_vtype_vlmul),
    .io_rdata_0_isVsetvl      (_dataBanks_3_io_rdata_0_isVsetvl),
    .io_rdata_1_vtype_illegal (_dataBanks_3_io_rdata_1_vtype_illegal),
    .io_rdata_1_vtype_vma     (_dataBanks_3_io_rdata_1_vtype_vma),
    .io_rdata_1_vtype_vta     (_dataBanks_3_io_rdata_1_vtype_vta),
    .io_rdata_1_vtype_vsew    (_dataBanks_3_io_rdata_1_vtype_vsew),
    .io_rdata_1_vtype_vlmul   (_dataBanks_3_io_rdata_1_vtype_vlmul),
    .io_rdata_1_isVsetvl      (_dataBanks_3_io_rdata_1_isVsetvl),
    .io_rdata_2_vtype_illegal (_dataBanks_3_io_rdata_2_vtype_illegal),
    .io_rdata_2_vtype_vma     (_dataBanks_3_io_rdata_2_vtype_vma),
    .io_rdata_2_vtype_vta     (_dataBanks_3_io_rdata_2_vtype_vta),
    .io_rdata_2_vtype_vsew    (_dataBanks_3_io_rdata_2_vtype_vsew),
    .io_rdata_2_vtype_vlmul   (_dataBanks_3_io_rdata_2_vtype_vlmul),
    .io_rdata_2_isVsetvl      (_dataBanks_3_io_rdata_2_isVsetvl),
    .io_rdata_3_vtype_illegal (_dataBanks_3_io_rdata_3_vtype_illegal),
    .io_rdata_3_vtype_vma     (_dataBanks_3_io_rdata_3_vtype_vma),
    .io_rdata_3_vtype_vta     (_dataBanks_3_io_rdata_3_vtype_vta),
    .io_rdata_3_vtype_vsew    (_dataBanks_3_io_rdata_3_vtype_vsew),
    .io_rdata_3_vtype_vlmul   (_dataBanks_3_io_rdata_3_vtype_vlmul),
    .io_rdata_3_isVsetvl      (_dataBanks_3_io_rdata_3_isVsetvl),
    .io_rdata_4_vtype_illegal (_dataBanks_3_io_rdata_4_vtype_illegal),
    .io_rdata_4_vtype_vma     (_dataBanks_3_io_rdata_4_vtype_vma),
    .io_rdata_4_vtype_vta     (_dataBanks_3_io_rdata_4_vtype_vta),
    .io_rdata_4_vtype_vsew    (_dataBanks_3_io_rdata_4_vtype_vsew),
    .io_rdata_4_vtype_vlmul   (_dataBanks_3_io_rdata_4_vtype_vlmul),
    .io_rdata_4_isVsetvl      (_dataBanks_3_io_rdata_4_isVsetvl),
    .io_rdata_5_vtype_illegal (_dataBanks_3_io_rdata_5_vtype_illegal),
    .io_rdata_5_vtype_vma     (_dataBanks_3_io_rdata_5_vtype_vma),
    .io_rdata_5_vtype_vta     (_dataBanks_3_io_rdata_5_vtype_vta),
    .io_rdata_5_vtype_vsew    (_dataBanks_3_io_rdata_5_vtype_vsew),
    .io_rdata_5_vtype_vlmul   (_dataBanks_3_io_rdata_5_vtype_vlmul),
    .io_rdata_5_isVsetvl      (_dataBanks_3_io_rdata_5_isVsetvl),
    .io_rdata_6_vtype_illegal (_dataBanks_3_io_rdata_6_vtype_illegal),
    .io_rdata_6_vtype_vma     (_dataBanks_3_io_rdata_6_vtype_vma),
    .io_rdata_6_vtype_vta     (_dataBanks_3_io_rdata_6_vtype_vta),
    .io_rdata_6_vtype_vsew    (_dataBanks_3_io_rdata_6_vtype_vsew),
    .io_rdata_6_vtype_vlmul   (_dataBanks_3_io_rdata_6_vtype_vlmul),
    .io_rdata_6_isVsetvl      (_dataBanks_3_io_rdata_6_isVsetvl),
    .io_rdata_7_vtype_illegal (_dataBanks_3_io_rdata_7_vtype_illegal),
    .io_rdata_7_vtype_vma     (_dataBanks_3_io_rdata_7_vtype_vma),
    .io_rdata_7_vtype_vta     (_dataBanks_3_io_rdata_7_vtype_vta),
    .io_rdata_7_vtype_vsew    (_dataBanks_3_io_rdata_7_vtype_vsew),
    .io_rdata_7_vtype_vlmul   (_dataBanks_3_io_rdata_7_vtype_vlmul),
    .io_rdata_7_isVsetvl      (_dataBanks_3_io_rdata_7_isVsetvl),
    .io_wen_0                 (wen_dup_last_REG_18 & (&(waddr_dup_0_3[5:4]))),
    .io_wen_1                 (wen_dup_last_REG_19 & (&(waddr_dup_1_3[5:4]))),
    .io_wen_2                 (wen_dup_last_REG_20 & (&(waddr_dup_2_3[5:4]))),
    .io_wen_3                 (wen_dup_last_REG_21 & (&(waddr_dup_3_3[5:4]))),
    .io_wen_4                 (wen_dup_last_REG_22 & (&(waddr_dup_4_3[5:4]))),
    .io_wen_5                 (wen_dup_last_REG_23 & (&(waddr_dup_5_3[5:4]))),
    .io_waddr_0               (waddr_dup_0_3[3:0]),
    .io_waddr_1               (waddr_dup_1_3[3:0]),
    .io_waddr_2               (waddr_dup_2_3[3:0]),
    .io_waddr_3               (waddr_dup_3_3[3:0]),
    .io_waddr_4               (waddr_dup_4_3[3:0]),
    .io_waddr_5               (waddr_dup_5_3[3:0]),
    .io_wdata_0_vtype_illegal (r_18_vtype_illegal),
    .io_wdata_0_vtype_vma     (r_18_vtype_vma),
    .io_wdata_0_vtype_vta     (r_18_vtype_vta),
    .io_wdata_0_vtype_vsew    (r_18_vtype_vsew),
    .io_wdata_0_vtype_vlmul   (r_18_vtype_vlmul),
    .io_wdata_0_isVsetvl      (r_18_isVsetvl),
    .io_wdata_1_vtype_illegal (r_19_vtype_illegal),
    .io_wdata_1_vtype_vma     (r_19_vtype_vma),
    .io_wdata_1_vtype_vta     (r_19_vtype_vta),
    .io_wdata_1_vtype_vsew    (r_19_vtype_vsew),
    .io_wdata_1_vtype_vlmul   (r_19_vtype_vlmul),
    .io_wdata_1_isVsetvl      (r_19_isVsetvl),
    .io_wdata_2_vtype_illegal (r_20_vtype_illegal),
    .io_wdata_2_vtype_vma     (r_20_vtype_vma),
    .io_wdata_2_vtype_vta     (r_20_vtype_vta),
    .io_wdata_2_vtype_vsew    (r_20_vtype_vsew),
    .io_wdata_2_vtype_vlmul   (r_20_vtype_vlmul),
    .io_wdata_2_isVsetvl      (r_20_isVsetvl),
    .io_wdata_3_vtype_illegal (r_21_vtype_illegal),
    .io_wdata_3_vtype_vma     (r_21_vtype_vma),
    .io_wdata_3_vtype_vta     (r_21_vtype_vta),
    .io_wdata_3_vtype_vsew    (r_21_vtype_vsew),
    .io_wdata_3_vtype_vlmul   (r_21_vtype_vlmul),
    .io_wdata_3_isVsetvl      (r_21_isVsetvl),
    .io_wdata_4_vtype_illegal (r_22_vtype_illegal),
    .io_wdata_4_vtype_vma     (r_22_vtype_vma),
    .io_wdata_4_vtype_vta     (r_22_vtype_vta),
    .io_wdata_4_vtype_vsew    (r_22_vtype_vsew),
    .io_wdata_4_vtype_vlmul   (r_22_vtype_vlmul),
    .io_wdata_4_isVsetvl      (r_22_isVsetvl),
    .io_wdata_5_vtype_illegal (r_23_vtype_illegal),
    .io_wdata_5_vtype_vma     (r_23_vtype_vma),
    .io_wdata_5_vtype_vta     (r_23_vtype_vta),
    .io_wdata_5_vtype_vsew    (r_23_vtype_vsew),
    .io_wdata_5_vtype_vlmul   (r_23_vtype_vlmul),
    .io_wdata_5_isVsetvl      (r_23_isVsetvl)
  );
  assign io_rdata_0_vtype_illegal =
    _io_rdata_0_T & _dataBanks_0_io_rdata_0_vtype_illegal | _io_rdata_0_T_1
    & _dataBanks_1_io_rdata_0_vtype_illegal | _io_rdata_0_T_2
    & _dataBanks_2_io_rdata_0_vtype_illegal | (&(raddr_dup_4_0[5:4]))
    & _dataBanks_3_io_rdata_0_vtype_illegal;
  assign io_rdata_0_vtype_vma =
    _io_rdata_0_T & _dataBanks_0_io_rdata_0_vtype_vma | _io_rdata_0_T_1
    & _dataBanks_1_io_rdata_0_vtype_vma | _io_rdata_0_T_2
    & _dataBanks_2_io_rdata_0_vtype_vma | (&(raddr_dup_4_0[5:4]))
    & _dataBanks_3_io_rdata_0_vtype_vma;
  assign io_rdata_0_vtype_vta =
    _io_rdata_0_T & _dataBanks_0_io_rdata_0_vtype_vta | _io_rdata_0_T_1
    & _dataBanks_1_io_rdata_0_vtype_vta | _io_rdata_0_T_2
    & _dataBanks_2_io_rdata_0_vtype_vta | (&(raddr_dup_4_0[5:4]))
    & _dataBanks_3_io_rdata_0_vtype_vta;
  assign io_rdata_0_vtype_vsew =
    (_io_rdata_0_T ? _dataBanks_0_io_rdata_0_vtype_vsew : 2'h0)
    | (_io_rdata_0_T_1 ? _dataBanks_1_io_rdata_0_vtype_vsew : 2'h0)
    | (_io_rdata_0_T_2 ? _dataBanks_2_io_rdata_0_vtype_vsew : 2'h0)
    | ((&(raddr_dup_4_0[5:4])) ? _dataBanks_3_io_rdata_0_vtype_vsew : 2'h0);
  assign io_rdata_0_vtype_vlmul =
    (_io_rdata_0_T ? _dataBanks_0_io_rdata_0_vtype_vlmul : 3'h0)
    | (_io_rdata_0_T_1 ? _dataBanks_1_io_rdata_0_vtype_vlmul : 3'h0)
    | (_io_rdata_0_T_2 ? _dataBanks_2_io_rdata_0_vtype_vlmul : 3'h0)
    | ((&(raddr_dup_4_0[5:4])) ? _dataBanks_3_io_rdata_0_vtype_vlmul : 3'h0);
  assign io_rdata_0_isVsetvl =
    _io_rdata_0_T & _dataBanks_0_io_rdata_0_isVsetvl | _io_rdata_0_T_1
    & _dataBanks_1_io_rdata_0_isVsetvl | _io_rdata_0_T_2
    & _dataBanks_2_io_rdata_0_isVsetvl | (&(raddr_dup_4_0[5:4]))
    & _dataBanks_3_io_rdata_0_isVsetvl;
  assign io_rdata_1_vtype_illegal =
    _io_rdata_1_T & _dataBanks_0_io_rdata_1_vtype_illegal | _io_rdata_1_T_1
    & _dataBanks_1_io_rdata_1_vtype_illegal | _io_rdata_1_T_2
    & _dataBanks_2_io_rdata_1_vtype_illegal | (&(raddr_dup_5_0[5:4]))
    & _dataBanks_3_io_rdata_1_vtype_illegal;
  assign io_rdata_1_vtype_vma =
    _io_rdata_1_T & _dataBanks_0_io_rdata_1_vtype_vma | _io_rdata_1_T_1
    & _dataBanks_1_io_rdata_1_vtype_vma | _io_rdata_1_T_2
    & _dataBanks_2_io_rdata_1_vtype_vma | (&(raddr_dup_5_0[5:4]))
    & _dataBanks_3_io_rdata_1_vtype_vma;
  assign io_rdata_1_vtype_vta =
    _io_rdata_1_T & _dataBanks_0_io_rdata_1_vtype_vta | _io_rdata_1_T_1
    & _dataBanks_1_io_rdata_1_vtype_vta | _io_rdata_1_T_2
    & _dataBanks_2_io_rdata_1_vtype_vta | (&(raddr_dup_5_0[5:4]))
    & _dataBanks_3_io_rdata_1_vtype_vta;
  assign io_rdata_1_vtype_vsew =
    (_io_rdata_1_T ? _dataBanks_0_io_rdata_1_vtype_vsew : 2'h0)
    | (_io_rdata_1_T_1 ? _dataBanks_1_io_rdata_1_vtype_vsew : 2'h0)
    | (_io_rdata_1_T_2 ? _dataBanks_2_io_rdata_1_vtype_vsew : 2'h0)
    | ((&(raddr_dup_5_0[5:4])) ? _dataBanks_3_io_rdata_1_vtype_vsew : 2'h0);
  assign io_rdata_1_vtype_vlmul =
    (_io_rdata_1_T ? _dataBanks_0_io_rdata_1_vtype_vlmul : 3'h0)
    | (_io_rdata_1_T_1 ? _dataBanks_1_io_rdata_1_vtype_vlmul : 3'h0)
    | (_io_rdata_1_T_2 ? _dataBanks_2_io_rdata_1_vtype_vlmul : 3'h0)
    | ((&(raddr_dup_5_0[5:4])) ? _dataBanks_3_io_rdata_1_vtype_vlmul : 3'h0);
  assign io_rdata_1_isVsetvl =
    _io_rdata_1_T & _dataBanks_0_io_rdata_1_isVsetvl | _io_rdata_1_T_1
    & _dataBanks_1_io_rdata_1_isVsetvl | _io_rdata_1_T_2
    & _dataBanks_2_io_rdata_1_isVsetvl | (&(raddr_dup_5_0[5:4]))
    & _dataBanks_3_io_rdata_1_isVsetvl;
  assign io_rdata_2_vtype_illegal =
    _io_rdata_2_T & _dataBanks_0_io_rdata_2_vtype_illegal | _io_rdata_2_T_1
    & _dataBanks_1_io_rdata_2_vtype_illegal | _io_rdata_2_T_2
    & _dataBanks_2_io_rdata_2_vtype_illegal | (&(raddr_dup_6_0[5:4]))
    & _dataBanks_3_io_rdata_2_vtype_illegal;
  assign io_rdata_2_vtype_vma =
    _io_rdata_2_T & _dataBanks_0_io_rdata_2_vtype_vma | _io_rdata_2_T_1
    & _dataBanks_1_io_rdata_2_vtype_vma | _io_rdata_2_T_2
    & _dataBanks_2_io_rdata_2_vtype_vma | (&(raddr_dup_6_0[5:4]))
    & _dataBanks_3_io_rdata_2_vtype_vma;
  assign io_rdata_2_vtype_vta =
    _io_rdata_2_T & _dataBanks_0_io_rdata_2_vtype_vta | _io_rdata_2_T_1
    & _dataBanks_1_io_rdata_2_vtype_vta | _io_rdata_2_T_2
    & _dataBanks_2_io_rdata_2_vtype_vta | (&(raddr_dup_6_0[5:4]))
    & _dataBanks_3_io_rdata_2_vtype_vta;
  assign io_rdata_2_vtype_vsew =
    (_io_rdata_2_T ? _dataBanks_0_io_rdata_2_vtype_vsew : 2'h0)
    | (_io_rdata_2_T_1 ? _dataBanks_1_io_rdata_2_vtype_vsew : 2'h0)
    | (_io_rdata_2_T_2 ? _dataBanks_2_io_rdata_2_vtype_vsew : 2'h0)
    | ((&(raddr_dup_6_0[5:4])) ? _dataBanks_3_io_rdata_2_vtype_vsew : 2'h0);
  assign io_rdata_2_vtype_vlmul =
    (_io_rdata_2_T ? _dataBanks_0_io_rdata_2_vtype_vlmul : 3'h0)
    | (_io_rdata_2_T_1 ? _dataBanks_1_io_rdata_2_vtype_vlmul : 3'h0)
    | (_io_rdata_2_T_2 ? _dataBanks_2_io_rdata_2_vtype_vlmul : 3'h0)
    | ((&(raddr_dup_6_0[5:4])) ? _dataBanks_3_io_rdata_2_vtype_vlmul : 3'h0);
  assign io_rdata_2_isVsetvl =
    _io_rdata_2_T & _dataBanks_0_io_rdata_2_isVsetvl | _io_rdata_2_T_1
    & _dataBanks_1_io_rdata_2_isVsetvl | _io_rdata_2_T_2
    & _dataBanks_2_io_rdata_2_isVsetvl | (&(raddr_dup_6_0[5:4]))
    & _dataBanks_3_io_rdata_2_isVsetvl;
  assign io_rdata_3_vtype_illegal =
    _io_rdata_3_T & _dataBanks_0_io_rdata_3_vtype_illegal | _io_rdata_3_T_1
    & _dataBanks_1_io_rdata_3_vtype_illegal | _io_rdata_3_T_2
    & _dataBanks_2_io_rdata_3_vtype_illegal | (&(raddr_dup_7_0[5:4]))
    & _dataBanks_3_io_rdata_3_vtype_illegal;
  assign io_rdata_3_vtype_vma =
    _io_rdata_3_T & _dataBanks_0_io_rdata_3_vtype_vma | _io_rdata_3_T_1
    & _dataBanks_1_io_rdata_3_vtype_vma | _io_rdata_3_T_2
    & _dataBanks_2_io_rdata_3_vtype_vma | (&(raddr_dup_7_0[5:4]))
    & _dataBanks_3_io_rdata_3_vtype_vma;
  assign io_rdata_3_vtype_vta =
    _io_rdata_3_T & _dataBanks_0_io_rdata_3_vtype_vta | _io_rdata_3_T_1
    & _dataBanks_1_io_rdata_3_vtype_vta | _io_rdata_3_T_2
    & _dataBanks_2_io_rdata_3_vtype_vta | (&(raddr_dup_7_0[5:4]))
    & _dataBanks_3_io_rdata_3_vtype_vta;
  assign io_rdata_3_vtype_vsew =
    (_io_rdata_3_T ? _dataBanks_0_io_rdata_3_vtype_vsew : 2'h0)
    | (_io_rdata_3_T_1 ? _dataBanks_1_io_rdata_3_vtype_vsew : 2'h0)
    | (_io_rdata_3_T_2 ? _dataBanks_2_io_rdata_3_vtype_vsew : 2'h0)
    | ((&(raddr_dup_7_0[5:4])) ? _dataBanks_3_io_rdata_3_vtype_vsew : 2'h0);
  assign io_rdata_3_vtype_vlmul =
    (_io_rdata_3_T ? _dataBanks_0_io_rdata_3_vtype_vlmul : 3'h0)
    | (_io_rdata_3_T_1 ? _dataBanks_1_io_rdata_3_vtype_vlmul : 3'h0)
    | (_io_rdata_3_T_2 ? _dataBanks_2_io_rdata_3_vtype_vlmul : 3'h0)
    | ((&(raddr_dup_7_0[5:4])) ? _dataBanks_3_io_rdata_3_vtype_vlmul : 3'h0);
  assign io_rdata_3_isVsetvl =
    _io_rdata_3_T & _dataBanks_0_io_rdata_3_isVsetvl | _io_rdata_3_T_1
    & _dataBanks_1_io_rdata_3_isVsetvl | _io_rdata_3_T_2
    & _dataBanks_2_io_rdata_3_isVsetvl | (&(raddr_dup_7_0[5:4]))
    & _dataBanks_3_io_rdata_3_isVsetvl;
  assign io_rdata_4_vtype_illegal =
    _io_rdata_4_T & _dataBanks_0_io_rdata_4_vtype_illegal | _io_rdata_4_T_1
    & _dataBanks_1_io_rdata_4_vtype_illegal | _io_rdata_4_T_2
    & _dataBanks_2_io_rdata_4_vtype_illegal | (&(raddr_dup_8[5:4]))
    & _dataBanks_3_io_rdata_4_vtype_illegal;
  assign io_rdata_4_vtype_vma =
    _io_rdata_4_T & _dataBanks_0_io_rdata_4_vtype_vma | _io_rdata_4_T_1
    & _dataBanks_1_io_rdata_4_vtype_vma | _io_rdata_4_T_2
    & _dataBanks_2_io_rdata_4_vtype_vma | (&(raddr_dup_8[5:4]))
    & _dataBanks_3_io_rdata_4_vtype_vma;
  assign io_rdata_4_vtype_vta =
    _io_rdata_4_T & _dataBanks_0_io_rdata_4_vtype_vta | _io_rdata_4_T_1
    & _dataBanks_1_io_rdata_4_vtype_vta | _io_rdata_4_T_2
    & _dataBanks_2_io_rdata_4_vtype_vta | (&(raddr_dup_8[5:4]))
    & _dataBanks_3_io_rdata_4_vtype_vta;
  assign io_rdata_4_vtype_vsew =
    (_io_rdata_4_T ? _dataBanks_0_io_rdata_4_vtype_vsew : 2'h0)
    | (_io_rdata_4_T_1 ? _dataBanks_1_io_rdata_4_vtype_vsew : 2'h0)
    | (_io_rdata_4_T_2 ? _dataBanks_2_io_rdata_4_vtype_vsew : 2'h0)
    | ((&(raddr_dup_8[5:4])) ? _dataBanks_3_io_rdata_4_vtype_vsew : 2'h0);
  assign io_rdata_4_vtype_vlmul =
    (_io_rdata_4_T ? _dataBanks_0_io_rdata_4_vtype_vlmul : 3'h0)
    | (_io_rdata_4_T_1 ? _dataBanks_1_io_rdata_4_vtype_vlmul : 3'h0)
    | (_io_rdata_4_T_2 ? _dataBanks_2_io_rdata_4_vtype_vlmul : 3'h0)
    | ((&(raddr_dup_8[5:4])) ? _dataBanks_3_io_rdata_4_vtype_vlmul : 3'h0);
  assign io_rdata_4_isVsetvl =
    _io_rdata_4_T & _dataBanks_0_io_rdata_4_isVsetvl | _io_rdata_4_T_1
    & _dataBanks_1_io_rdata_4_isVsetvl | _io_rdata_4_T_2
    & _dataBanks_2_io_rdata_4_isVsetvl | (&(raddr_dup_8[5:4]))
    & _dataBanks_3_io_rdata_4_isVsetvl;
  assign io_rdata_5_vtype_illegal =
    _io_rdata_5_T & _dataBanks_0_io_rdata_5_vtype_illegal | _io_rdata_5_T_1
    & _dataBanks_1_io_rdata_5_vtype_illegal | _io_rdata_5_T_2
    & _dataBanks_2_io_rdata_5_vtype_illegal | (&(raddr_dup_9[5:4]))
    & _dataBanks_3_io_rdata_5_vtype_illegal;
  assign io_rdata_5_vtype_vma =
    _io_rdata_5_T & _dataBanks_0_io_rdata_5_vtype_vma | _io_rdata_5_T_1
    & _dataBanks_1_io_rdata_5_vtype_vma | _io_rdata_5_T_2
    & _dataBanks_2_io_rdata_5_vtype_vma | (&(raddr_dup_9[5:4]))
    & _dataBanks_3_io_rdata_5_vtype_vma;
  assign io_rdata_5_vtype_vta =
    _io_rdata_5_T & _dataBanks_0_io_rdata_5_vtype_vta | _io_rdata_5_T_1
    & _dataBanks_1_io_rdata_5_vtype_vta | _io_rdata_5_T_2
    & _dataBanks_2_io_rdata_5_vtype_vta | (&(raddr_dup_9[5:4]))
    & _dataBanks_3_io_rdata_5_vtype_vta;
  assign io_rdata_5_vtype_vsew =
    (_io_rdata_5_T ? _dataBanks_0_io_rdata_5_vtype_vsew : 2'h0)
    | (_io_rdata_5_T_1 ? _dataBanks_1_io_rdata_5_vtype_vsew : 2'h0)
    | (_io_rdata_5_T_2 ? _dataBanks_2_io_rdata_5_vtype_vsew : 2'h0)
    | ((&(raddr_dup_9[5:4])) ? _dataBanks_3_io_rdata_5_vtype_vsew : 2'h0);
  assign io_rdata_5_vtype_vlmul =
    (_io_rdata_5_T ? _dataBanks_0_io_rdata_5_vtype_vlmul : 3'h0)
    | (_io_rdata_5_T_1 ? _dataBanks_1_io_rdata_5_vtype_vlmul : 3'h0)
    | (_io_rdata_5_T_2 ? _dataBanks_2_io_rdata_5_vtype_vlmul : 3'h0)
    | ((&(raddr_dup_9[5:4])) ? _dataBanks_3_io_rdata_5_vtype_vlmul : 3'h0);
  assign io_rdata_5_isVsetvl =
    _io_rdata_5_T & _dataBanks_0_io_rdata_5_isVsetvl | _io_rdata_5_T_1
    & _dataBanks_1_io_rdata_5_isVsetvl | _io_rdata_5_T_2
    & _dataBanks_2_io_rdata_5_isVsetvl | (&(raddr_dup_9[5:4]))
    & _dataBanks_3_io_rdata_5_isVsetvl;
  assign io_rdata_6_vtype_illegal =
    _io_rdata_6_T & _dataBanks_0_io_rdata_6_vtype_illegal | _io_rdata_6_T_1
    & _dataBanks_1_io_rdata_6_vtype_illegal | _io_rdata_6_T_2
    & _dataBanks_2_io_rdata_6_vtype_illegal | (&(raddr_dup_10[5:4]))
    & _dataBanks_3_io_rdata_6_vtype_illegal;
  assign io_rdata_6_vtype_vma =
    _io_rdata_6_T & _dataBanks_0_io_rdata_6_vtype_vma | _io_rdata_6_T_1
    & _dataBanks_1_io_rdata_6_vtype_vma | _io_rdata_6_T_2
    & _dataBanks_2_io_rdata_6_vtype_vma | (&(raddr_dup_10[5:4]))
    & _dataBanks_3_io_rdata_6_vtype_vma;
  assign io_rdata_6_vtype_vta =
    _io_rdata_6_T & _dataBanks_0_io_rdata_6_vtype_vta | _io_rdata_6_T_1
    & _dataBanks_1_io_rdata_6_vtype_vta | _io_rdata_6_T_2
    & _dataBanks_2_io_rdata_6_vtype_vta | (&(raddr_dup_10[5:4]))
    & _dataBanks_3_io_rdata_6_vtype_vta;
  assign io_rdata_6_vtype_vsew =
    (_io_rdata_6_T ? _dataBanks_0_io_rdata_6_vtype_vsew : 2'h0)
    | (_io_rdata_6_T_1 ? _dataBanks_1_io_rdata_6_vtype_vsew : 2'h0)
    | (_io_rdata_6_T_2 ? _dataBanks_2_io_rdata_6_vtype_vsew : 2'h0)
    | ((&(raddr_dup_10[5:4])) ? _dataBanks_3_io_rdata_6_vtype_vsew : 2'h0);
  assign io_rdata_6_vtype_vlmul =
    (_io_rdata_6_T ? _dataBanks_0_io_rdata_6_vtype_vlmul : 3'h0)
    | (_io_rdata_6_T_1 ? _dataBanks_1_io_rdata_6_vtype_vlmul : 3'h0)
    | (_io_rdata_6_T_2 ? _dataBanks_2_io_rdata_6_vtype_vlmul : 3'h0)
    | ((&(raddr_dup_10[5:4])) ? _dataBanks_3_io_rdata_6_vtype_vlmul : 3'h0);
  assign io_rdata_6_isVsetvl =
    _io_rdata_6_T & _dataBanks_0_io_rdata_6_isVsetvl | _io_rdata_6_T_1
    & _dataBanks_1_io_rdata_6_isVsetvl | _io_rdata_6_T_2
    & _dataBanks_2_io_rdata_6_isVsetvl | (&(raddr_dup_10[5:4]))
    & _dataBanks_3_io_rdata_6_isVsetvl;
  assign io_rdata_7_vtype_illegal =
    _io_rdata_7_T & _dataBanks_0_io_rdata_7_vtype_illegal | _io_rdata_7_T_1
    & _dataBanks_1_io_rdata_7_vtype_illegal | _io_rdata_7_T_2
    & _dataBanks_2_io_rdata_7_vtype_illegal | (&(raddr_dup_11[5:4]))
    & _dataBanks_3_io_rdata_7_vtype_illegal;
  assign io_rdata_7_vtype_vma =
    _io_rdata_7_T & _dataBanks_0_io_rdata_7_vtype_vma | _io_rdata_7_T_1
    & _dataBanks_1_io_rdata_7_vtype_vma | _io_rdata_7_T_2
    & _dataBanks_2_io_rdata_7_vtype_vma | (&(raddr_dup_11[5:4]))
    & _dataBanks_3_io_rdata_7_vtype_vma;
  assign io_rdata_7_vtype_vta =
    _io_rdata_7_T & _dataBanks_0_io_rdata_7_vtype_vta | _io_rdata_7_T_1
    & _dataBanks_1_io_rdata_7_vtype_vta | _io_rdata_7_T_2
    & _dataBanks_2_io_rdata_7_vtype_vta | (&(raddr_dup_11[5:4]))
    & _dataBanks_3_io_rdata_7_vtype_vta;
  assign io_rdata_7_vtype_vsew =
    (_io_rdata_7_T ? _dataBanks_0_io_rdata_7_vtype_vsew : 2'h0)
    | (_io_rdata_7_T_1 ? _dataBanks_1_io_rdata_7_vtype_vsew : 2'h0)
    | (_io_rdata_7_T_2 ? _dataBanks_2_io_rdata_7_vtype_vsew : 2'h0)
    | ((&(raddr_dup_11[5:4])) ? _dataBanks_3_io_rdata_7_vtype_vsew : 2'h0);
  assign io_rdata_7_vtype_vlmul =
    (_io_rdata_7_T ? _dataBanks_0_io_rdata_7_vtype_vlmul : 3'h0)
    | (_io_rdata_7_T_1 ? _dataBanks_1_io_rdata_7_vtype_vlmul : 3'h0)
    | (_io_rdata_7_T_2 ? _dataBanks_2_io_rdata_7_vtype_vlmul : 3'h0)
    | ((&(raddr_dup_11[5:4])) ? _dataBanks_3_io_rdata_7_vtype_vlmul : 3'h0);
  assign io_rdata_7_isVsetvl =
    _io_rdata_7_T & _dataBanks_0_io_rdata_7_isVsetvl | _io_rdata_7_T_1
    & _dataBanks_1_io_rdata_7_isVsetvl | _io_rdata_7_T_2
    & _dataBanks_2_io_rdata_7_isVsetvl | (&(raddr_dup_11[5:4]))
    & _dataBanks_3_io_rdata_7_isVsetvl;
endmodule

