Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: LedBrightness.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LedBrightness.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LedBrightness"
Output Format                      : NGC
Target Device                      : xc3s1500-4-fg676

---- Source Options
Top Module Name                    : LedBrightness
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Samir/Desktop/VHDL/Vezbanje/LedBrightness2/Clock_divider.vhd" in Library work.
Architecture behavioral of Entity clock_divider is up to date.
Compiling vhdl file "C:/Users/Samir/Desktop/VHDL/Vezbanje/LedBrightness2/Pwm_Generator.vhd" in Library work.
Entity <pwm_generator> compiled.
Entity <Pwm_Generator> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Samir/Desktop/VHDL/Vezbanje/LedBrightness2/LedBrightness.vhd" in Library work.
Architecture behavioral of Entity ledbrightness is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <LedBrightness> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Clock_Divider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PWM_Generator> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <LedBrightness> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <L> in unit <LedBrightness> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <LedBrightness> analyzed. Unit <LedBrightness> generated.

Analyzing Entity <Clock_Divider> in library <work> (Architecture <behavioral>).
Entity <Clock_Divider> analyzed. Unit <Clock_Divider> generated.

Analyzing Entity <PWM_Generator> in library <work> (Architecture <Behavioral>).
Entity <PWM_Generator> analyzed. Unit <PWM_Generator> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Clock_Divider>.
    Related source file is "C:/Users/Samir/Desktop/VHDL/Vezbanje/LedBrightness2/Clock_divider.vhd".
    Found 32-bit up counter for signal <counter>.
    Found 1-bit register for signal <slow_clk>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Clock_Divider> synthesized.


Synthesizing Unit <PWM_Generator>.
    Related source file is "C:/Users/Samir/Desktop/VHDL/Vezbanje/LedBrightness2/Pwm_Generator.vhd".
    Found 1-bit register for signal <pwm_out>.
    Found 8-bit up counter for signal <counter>.
    Found 8-bit comparator less for signal <pwm_out$cmp_lt0000> created at line 52.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <PWM_Generator> synthesized.


Synthesizing Unit <LedBrightness>.
    Related source file is "C:/Users/Samir/Desktop/VHDL/Vezbanje/LedBrightness2/LedBrightness.vhd".
    Found 4x8-bit ROM for signal <duty_cycle>.
    Found 2-bit register for signal <state>.
    Found 2-bit adder for signal <state$addsub0000> created at line 72.
    Summary:
	inferred   1 ROM(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <LedBrightness> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Counters                                             : 2
 32-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 3
 1-bit register                                        : 2
 2-bit register                                        : 1
# Comparators                                          : 1
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Counters                                             : 2
 32-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Comparators                                          : 1
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <LedBrightness> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LedBrightness, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 44
 Flip-Flops                                            : 44

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : LedBrightness.ngr
Top Level Output File Name         : LedBrightness
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 157
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 38
#      LUT2                        : 2
#      LUT3                        : 9
#      LUT4                        : 8
#      MUXCY                       : 54
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 44
#      FDC                         : 11
#      FDE                         : 1
#      FDR                         : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 2
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1500fg676-4 

 Number of Slices:                       31  out of  13312     0%  
 Number of Slice Flip Flops:             44  out of  26624     0%  
 Number of 4 input LUTs:                 61  out of  26624     0%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    487     2%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
U1/slow_clk                        | NONE(state_0)          | 11    |
clk                                | BUFGP                  | 33    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 11    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.537ns (Maximum Frequency: 152.979MHz)
   Minimum input arrival time before clock: 2.821ns
   Maximum output required time after clock: 8.994ns
   Maximum combinational path delay: 9.345ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/slow_clk'
  Clock period: 6.143ns (frequency: 162.787MHz)
  Total number of paths / destination ports: 71 / 11
-------------------------------------------------------------------------
Delay:               6.143ns (Levels of Logic = 10)
  Source:            state_0 (FF)
  Destination:       U2/pwm_out (FF)
  Source Clock:      U1/slow_clk rising
  Destination Clock: U1/slow_clk rising

  Data Path: state_0 to U2/pwm_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.720   1.329  state_0 (state_0)
     LUT3:I1->O            1   0.551   0.000  U2/Mcompar_pwm_out_cmp_lt0000_lut<0> (U2/Mcompar_pwm_out_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  U2/Mcompar_pwm_out_cmp_lt0000_cy<0> (U2/Mcompar_pwm_out_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  U2/Mcompar_pwm_out_cmp_lt0000_cy<1> (U2/Mcompar_pwm_out_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  U2/Mcompar_pwm_out_cmp_lt0000_cy<2> (U2/Mcompar_pwm_out_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  U2/Mcompar_pwm_out_cmp_lt0000_cy<3> (U2/Mcompar_pwm_out_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  U2/Mcompar_pwm_out_cmp_lt0000_cy<4> (U2/Mcompar_pwm_out_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  U2/Mcompar_pwm_out_cmp_lt0000_cy<5> (U2/Mcompar_pwm_out_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  U2/Mcompar_pwm_out_cmp_lt0000_cy<6> (U2/Mcompar_pwm_out_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.303   0.801  U2/Mcompar_pwm_out_cmp_lt0000_cy<7> (U2/Mcompar_pwm_out_cmp_lt0000_cy<7>)
     INV:I->O              1   0.551   0.801  U2/Mcompar_pwm_out_cmp_lt0000_cy<7>_inv_INV_0 (U2/pwm_out_cmp_lt0000)
     FDC:D                     0.203          U2/pwm_out
    ----------------------------------------
    Total                      6.143ns (3.212ns logic, 2.931ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.537ns (frequency: 152.979MHz)
  Total number of paths / destination ports: 1585 / 66
-------------------------------------------------------------------------
Delay:               6.537ns (Levels of Logic = 9)
  Source:            U1/counter_8 (FF)
  Destination:       U1/counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U1/counter_8 to U1/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   1.216  U1/counter_8 (U1/counter_8)
     LUT4:I0->O            1   0.551   0.000  U1/slow_clk_cmp_eq0000_wg_lut<0> (U1/slow_clk_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  U1/slow_clk_cmp_eq0000_wg_cy<0> (U1/slow_clk_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  U1/slow_clk_cmp_eq0000_wg_cy<1> (U1/slow_clk_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  U1/slow_clk_cmp_eq0000_wg_cy<2> (U1/slow_clk_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  U1/slow_clk_cmp_eq0000_wg_cy<3> (U1/slow_clk_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  U1/slow_clk_cmp_eq0000_wg_cy<4> (U1/slow_clk_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  U1/slow_clk_cmp_eq0000_wg_cy<5> (U1/slow_clk_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  U1/slow_clk_cmp_eq0000_wg_cy<6> (U1/slow_clk_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.281   1.859  U1/slow_clk_cmp_eq0000_wg_cy<7> (U1/slow_clk_cmp_eq0000)
     FDR:R                     1.026          U1/counter_0
    ----------------------------------------
    Total                      6.537ns (3.462ns logic, 3.075ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/slow_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.821ns (Levels of Logic = 2)
  Source:            LOn (PAD)
  Destination:       state_0 (FF)
  Destination Clock: U1/slow_clk rising

  Data Path: LOn to state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   1.246  LOn_IBUF (LOn_IBUF)
     LUT2:I0->O            1   0.551   0.000  state_mux0002<1>1 (state_mux0002<1>)
     FDC:D                     0.203          state_0
    ----------------------------------------
    Total                      2.821ns (1.575ns logic, 1.246ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/slow_clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              8.994ns (Levels of Logic = 2)
  Source:            U2/pwm_out (FF)
  Destination:       LOut<7> (PAD)
  Source Clock:      U1/slow_clk rising

  Data Path: U2/pwm_out to LOut<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.720   0.996  U2/pwm_out (U2/pwm_out)
     LUT2:I1->O            8   0.551   1.083  LOut<1>1 (LOut_1_OBUF)
     OBUF:I->O                 5.644          LOut_7_OBUF (LOut<7>)
    ----------------------------------------
    Total                      8.994ns (6.915ns logic, 2.079ns route)
                                       (76.9% logic, 23.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               9.345ns (Levels of Logic = 3)
  Source:            LOn (PAD)
  Destination:       LOut<7> (PAD)

  Data Path: LOn to LOut<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   1.246  LOn_IBUF (LOn_IBUF)
     LUT2:I0->O            8   0.551   1.083  LOut<1>1 (LOut_1_OBUF)
     OBUF:I->O                 5.644          LOut_7_OBUF (LOut<7>)
    ----------------------------------------
    Total                      9.345ns (7.016ns logic, 2.329ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.65 secs
 
--> 

Total memory usage is 4514964 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

