{
  "Top": "estimate_ISI_encode",
  "RtlTop": "estimate_ISI_encode",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    "Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_interface estimate_ISI_encode ",
      "set_directive_interface estimate_ISI_encode ",
      "set_directive_interface estimate_ISI_encode ",
      "set_directive_interface estimate_ISI_encode ",
      "set_directive_pipeline estimate_ISI_encode\/Pack_output ",
      "set_directive_unroll estimate_ISI_encode\/Pack_output -factor 12",
      "set_directive_pipeline estimate_ISI_encode\/estimate_ISI ",
      "set_directive_unroll estimate_ISI_encode\/estimate_ISI -factor 8",
      "set_directive_array_partition estimate_ISI_encode ",
      "set_directive_array_partition estimate_ISI_encode ",
      "set_directive_array_partition estimate_ISI_encode ",
      "set_directive_array_partition estimate_ISI_encode "
    ],
    "DirectiveInfo": [
      "interface estimate_ISI_encode {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredinputs}} {}",
      "interface estimate_ISI_encode {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredrem}} {}",
      "interface estimate_ISI_encode {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredoutput}} {}",
      "interface estimate_ISI_encode {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredreturn}} {}",
      "pipeline estimate_ISI_encode\/Pack_output {} {}",
      "unroll estimate_ISI_encode\/Pack_output {{factor 12}} {}",
      "pipeline estimate_ISI_encode\/estimate_ISI {} {}",
      "unroll estimate_ISI_encode\/estimate_ISI {{factor 8}} {}",
      "array_partition estimate_ISI_encode {{partition positionBooleanCmd} {variable positionBooleanTextRequiredinputs} {cyclic positionBoolean0type} {factor 8} {dim 1}} {}",
      "array_partition estimate_ISI_encode {{partition positionBooleanCmd} {variable positionBooleanTextRequiredrem} {cyclic positionBoolean0type} {factor 8} {dim 1}} {}",
      "array_partition estimate_ISI_encode {{partition positionBooleanCmd} {variable positionBooleanTextRequiredoutput} {cyclic positionBoolean0type} {factor 8} {dim 1}} {}",
      "array_partition estimate_ISI_encode {{partition positionBooleanCmd} {variable positionBooleanTextRequiredISIquan} {cyclic positionBoolean0type} {factor 8} {dim 1}} {}"
    ]
  },
  "Args": {
    "inputs": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": ["96"]
      }
    },
    "rem": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": ["96"]
      }
    },
    "output": {
      "index": "2",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": ["12"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "34",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "estimate_ISI_encode",
    "Version": "1.0",
    "DisplayName": "Estimate_isi_encode",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/code\/ISI_MUL_En.cpp"],
    "Vhdl": [
      "impl\/vhdl\/estimate_ISI_encode_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/estimate_ISI_encode_ISIquan_0_V.vhd",
      "impl\/vhdl\/estimate_ISI_encode_ISIquan_4_V.vhd",
      "impl\/vhdl\/estimate_ISI_encode.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/estimate_ISI_encode_AXILiteS_s_axi.v",
      "impl\/verilog\/estimate_ISI_encode_ISIquan_0_V.v",
      "impl\/verilog\/estimate_ISI_encode_ISIquan_4_V.v",
      "impl\/verilog\/estimate_ISI_encode.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/estimate_ISI_encode_v1_0\/data\/estimate_ISI_encode.mdd",
      "impl\/misc\/drivers\/estimate_ISI_encode_v1_0\/data\/estimate_ISI_encode.tcl",
      "impl\/misc\/drivers\/estimate_ISI_encode_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/estimate_ISI_encode_v1_0\/src\/xestimate_isi_encode.c",
      "impl\/misc\/drivers\/estimate_ISI_encode_v1_0\/src\/xestimate_isi_encode.h",
      "impl\/misc\/drivers\/estimate_ISI_encode_v1_0\/src\/xestimate_isi_encode_hw.h",
      "impl\/misc\/drivers\/estimate_ISI_encode_v1_0\/src\/xestimate_isi_encode_linux.c",
      "impl\/misc\/drivers\/estimate_ISI_encode_v1_0\/src\/xestimate_isi_encode_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/e2\/Documents\/ISI_MUL_EN\/unroll_8_pipeline\/.autopilot\/db\/estimate_ISI_encode.design.xml",
    "DebugDir": "\/home\/e2\/Documents\/ISI_MUL_EN\/unroll_8_pipeline\/.debug",
    "ProtoInst": ["\/home\/e2\/Documents\/ISI_MUL_EN\/unroll_8_pipeline\/.debug\/estimate_ISI_encode.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_AXILiteS",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "AXILiteS",
      "bundle_role": "interrupt"
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "11",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": {
        "inputs_0": {
          "offset": "64",
          "range": "64"
        },
        "inputs_1": {
          "offset": "128",
          "range": "64"
        },
        "inputs_2": {
          "offset": "192",
          "range": "64"
        },
        "inputs_3": {
          "offset": "256",
          "range": "64"
        },
        "inputs_4": {
          "offset": "320",
          "range": "64"
        },
        "inputs_5": {
          "offset": "384",
          "range": "64"
        },
        "inputs_6": {
          "offset": "448",
          "range": "64"
        },
        "inputs_7": {
          "offset": "512",
          "range": "64"
        },
        "rem_0": {
          "offset": "576",
          "range": "64"
        },
        "rem_1": {
          "offset": "640",
          "range": "64"
        },
        "rem_2": {
          "offset": "704",
          "range": "64"
        },
        "rem_3": {
          "offset": "768",
          "range": "64"
        },
        "rem_4": {
          "offset": "832",
          "range": "64"
        },
        "rem_5": {
          "offset": "896",
          "range": "64"
        },
        "rem_6": {
          "offset": "960",
          "range": "64"
        },
        "rem_7": {
          "offset": "1024",
          "range": "64"
        },
        "output_0": {
          "offset": "1088",
          "range": "8"
        },
        "output_1": {
          "offset": "1096",
          "range": "8"
        },
        "output_2": {
          "offset": "1104",
          "range": "8"
        },
        "output_3": {
          "offset": "1112",
          "range": "8"
        },
        "output_4": {
          "offset": "1120",
          "range": "8"
        },
        "output_5": {
          "offset": "1128",
          "range": "8"
        },
        "output_6": {
          "offset": "1136",
          "range": "8"
        },
        "output_7": {
          "offset": "1144",
          "range": "8"
        }
      },
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "11"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "11"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "11",
        "AWADDR": "11",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "11"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "11"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "estimate_ISI_encode"},
    "Info": {"estimate_ISI_encode": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"estimate_ISI_encode": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "35",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.242"
        },
        "Loops": [{
            "Name": "estimate_ISI",
            "TripCount": "12",
            "Latency": "26",
            "PipelineII": "2",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "52",
          "DSP48E": "0",
          "FF": "2932",
          "LUT": "3969",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "estimate_ISI_encode",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-08-12 12:07:15 BST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
