<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Self Learning Platform - Verilog HDL & VHDL</title>
    <link rel="stylesheet" href="https://stackpath.bootstrapcdn.com/bootstrap/4.5.2/css/bootstrap.min.css">
    <style>
        .subheading {
            cursor: pointer;
            color: blue;
            text-decoration: underline;
        }
    </style>
</head>
<body>
    <div class="container">
        <h1>Fundamentals of Verilog HDL & VHDL</h1>
        <div class="accordion" id="topicsAccordion">
            <div class="card">
                <div class="card-header" id="headingVerilog">
                    <h2 class="mb-0">
                        <button class="btn btn-link" type="button" data-toggle="collapse" data-target="#collapseVerilog" aria-expanded="true" aria-controls="collapseVerilog">
                            Verilog HDL
                        </button>
                    </h2>
                </div>
                <div id="collapseVerilog" class="collapse show" aria-labelledby="headingVerilog" data-parent="#topicsAccordion">
                    <div class="card-body">
                        <div class="accordion" id="verilogTopics">
                            <div class="card">
                                <div class="card-header" id="headingOne">
                                    <h2 class="mb-0">
                                        <button class="btn btn-link" type="button" data-toggle="collapse" data-target="#collapseOne" aria-expanded="false" aria-controls="collapseOne">
                                            1. Introduction to Verilog HDL
                                        </button>
                                    </h2>
                                </div>
                                <div id="collapseOne" class="collapse" aria-labelledby="headingOne" data-parent="#verilogTopics">
                                    <div class="card-body">
                                        <div class="subheading" data-toggle="collapse" data-target="#introHDL" onclick="redirectToContent('introHDL')">1.1 What is HDL?</div>
                                        <div id="introHDL" class="collapse">
                                            <p><strong>What is HDL?</strong></p>
                                            <p>A Hardware Description Language (HDL) is a specialized programming language used to model digital circuits and systems. Unlike traditional programming languages such as C or Python, HDLs describe hardware behavior and structure at various levels of abstraction, including gate, register-transfer, and behavioral levels. HDLs enable designers to:</p>
                                            <ul>
                                                <li>Simulate circuit behavior before actual hardware implementation.</li>
                                                <li>Synthesize and convert the design into physical hardware.</li>
                                                <li>Test and verify designs efficiently using automated tools.</li>
                                            </ul>
                                            <p>Two main HDLs dominate the industry:</p>
                                            <ul>
                                                <li>Verilog HDL</li>
                                                <li>VHDL (Very High-Speed Integrated Circuit Hardware Description Language)</li>
                                            </ul>
                                            <p>Verilog HDL is widely used in designing digital circuits and systems due to its simplicity and similarity to C.</p>
                                        </div>
                                        <div class="subheading" onclick="redirectToContent('history-evolution')">1.2 History and Evolution of Verilog</div>
                                        <div class="subheading" onclick="redirectToContent('verilog-vs-vhdl')">1.3 Verilog vs. VHDL: Key Differences</div>
                                        <div class="subheading" onclick="redirectToContent('applications-verilog')">1.4 Applications of Verilog in FPGA and ASIC Design</div>
                                    </div>
                                </div>
                            </div>
                            <div class="card">
                                 <div class="card-header" id="headingTwo">
                                    <h3 class="mb-0">
                                        <button class="btn btn-link" type="button" data-toggle="collapse" data-target="#collapseTwo" aria-expanded="true" aria-controls="collapseTwo">
                                           2. Verilog Basics: Syntax and Structure
                                        </button>
                                    </h3>
                                </div>
                                <div id="collapseTwo" class="collapse" aria-labelledby="headingTwo" data-parent="#verilogTopics">
                                    <div class="card-body">
                                        <div class="subheading" onclick="redirectToContent('data-types-operators')">2.1 Data Types and Operators</div>
                                        <div class="subheading" onclick="redirectToContent('modules-ports-nets')">2.2 Modules, Ports, and Nets</div>
                                        <div class="subheading" onclick="redirectToContent('procedural-continuous')">2.3 Procedural vs. Continuous Assignments</div>
                                        <div class="subheading" onclick="redirectToContent('always-blocks')">2.4 Always Blocks and Sensitivity Lists</div>
                                        <div class="subheading" onclick="redirectToContent('blocking-nonblocking')">2.5 Blocking vs. Non-blocking Assignments</div>
                                    </div>
                                </div>
                            </div>
                            <div class="card">
                                <div class="card-header" id="headingthree">
                                    <h2 class="mb-0">
                                        <button class="btn btn-link" type="button" data-toggle="collapse" data-target="#collapsethree" aria-expanded="true" aria-controls="collapsethree">
                                            3. Combinational Logic Design in Verilog
                                        </button>
                                    </h2>
                                </div>
                                <div id="collapsethree" class="collapse" aria-labelledby="headingthree" data-parent="#verilogTopics">
                                    <div class="card-body">
                                        <div class="subheading" onclick="redirectToContent('Basic-Gates-Implementation')">3.1 Basic Gates Implementation</div>
                                        <div class="subheading" onclick="redirectToContent('Multiplexers-Decoders-and-Encoders')">3.2 Multiplexers, Decoders, and Encoders</div>
                                        <div class="subheading" onclick="redirectToContent('Arithmetic-Circuits')">3.3 Arithmetic Circuits: Adders, Subtractors, ALU</div>
                                        <div class="subheading" onclick="redirectToContent('Code-Optimization')">3.4 Code Optimization for Synthesis</div>
                                    </div>
                                </div>
                            </div>
                            </div>
                            <div class="card">
                                <div class="card-header" id="headingfour">
                                    <h2 class="mb-0">
                                        <button class="btn btn-link collapsed" type="button" data-toggle="collapse" data-target="#collapsefour" aria-expanded="true" aria-controls="collapsefour">
                                            4. Sequential Logic Design in Verilog
                                        </button>
                                    </h2>
                                </div>
                                <div id="collapsefour" class="collapse" aria-labelledby="headingfour" data-parent="#verilogTopics">
                                    <div class="card-body">
                                        <div class="subheading" onclick="redirectToContent('Flip-Flops-and-Latches')">4.1 Flip-Flops and Latches</div>
                                        <div class="subheading" onclick="redirectToContent('Counters')">4.2 Counters (Synchronous & Asynchronous)</div>
                                        <div class="subheading" onclick="redirectToContent('Shift-Registers-and-Memory-Elements')">4.3 Shift Registers and Memory Elements</div>
                                        <div class="subheading" onclick="redirectToContent('Finite-State-Machines-Design')">4.4 Finite State Machines (FSM) Design</div>
                                    </div>
                                </div>
                            </div>
                            <div class="card">
                                <div class="card-header" id="headingfive">
                                    <h2 class="mb-0">
                                        <button class="btn btn-link collapsed" type="button" data-toggle="collapse" data-target="#collapsefive" aria-expanded="true" aria-controls="collapsefive">
                                            5. Testbenches and Simulation in Verilog
                                        </button>
                                    </h2>
                                </div>
                                <div id="collapsefive" class="collapse" aria-labelledby="headingfive" data-parent="#verilogTopics">
                                    <div class="card-body">
                                        <div class="subheading" onclick="redirectToContent(' Writing-Testbenches-for-Verification')">5.1 Writing Testbenches for Verification</div>
                                        <div class="subheading" onclick="redirectToContent('Testbench')">5.2 Initial and Always Blocks in Testbenches</div>
                                        <div class="subheading" onclick="redirectToContent('Assertions-and-Timing-Constraints')">5.3 Assertions and Timing Constraints</div>
                                        <div class="subheading" onclick="redirectToContent('FWaveform-Analysis')">5.4 Waveform Analysis using GTKWave/Vivado ModelSim</div>
                                    </div>
                                </div>
                            </div>
                            <div class="card">
                                <div class="card-header" id="headingsix">
                                    <h2 class="mb-0">
                                        <button class="btn btn-link collapsed" type="button" data-toggle="collapse" data-target="#collapsesix" aria-expanded="true" aria-controls="collapsesix">
                                            6. Advanced Verilog Topics
                                        </button>
                                    </h2>
                                </div>
                                <div id="collapsesix" class="collapse" aria-labelledby="headingsix" data-parent="#verilogTopics">
                                    <div class="card-body">
                                        <div class="subheading" onclick="redirectToContent('Parameterized-Modules-and-Generate-Statements')">6.1 Parameterized Modules and Generate Statements</div>
                                        <div class="subheading" onclick="redirectToContent('Tasks-Functions-and-File-Handling')">6.2 Tasks, Functions, and File Handling</div>
                                        <div class="subheading" onclick="redirectToContent('Delay-Modeling-Timing-Analysis')">6.3 Delay Modeling and Timing Analysis</div>
                                        <div class="subheading" onclick="redirectToContent('Low-Power-Design-Considerations')">6.4 Low-Power Design Considerations</div>
                                    </div>
                                </div>
                            </div>
                            <div class="card">
                                <div class="card-header" id="headingseven">
                                    <h2 class="mb-0">
                                        <button class="btn btn-link collapsed" type="button" data-toggle="collapse" data-target="#collapseseven" aria-expanded="true" aria-controls="collapseseven">
                                            7. FPGA Design using Verilog
                                        </button>
                                    </h2>
                                </div>
                                <div id="collapseseven" class="collapse" aria-labelledby="headingseven" data-parent="#verilogTopics">
                                    <div class="card-body">
                                        <div class="subheading" onclick="redirectToContent('Introduction to FPGA Design Flow')">7.1 Introduction to FPGA Design Flow</div>
                                        <div class="subheading" onclick="redirectToContent('Constraints Files (.xdc, .sdc)')">7.2 Constraints Files (.xdc, .sdc)</div>
                                        <div class="subheading" onclick="redirectToContent('Synthesis, Placement, and Routing')">7.3 Synthesis, Placement, and Routing</div>
                                        <div class="subheading" onclick="redirectToContent('Implementing a Simple Processor on FPGA')">7.4 Implementing a Simple Processor on FPGA</div>
                                    </div>
                                </div>
                            </div>
                            <div class="card">
                                <div class="card-header" id="headingeight">
                                    <h2 class="mb-0">
                                        <button class="btn btn-link collapsed" type="button" data-toggle="collapse" data-target="#collapseeight" aria-expanded="true" aria-controls="collapseeight">
                                            8. ASIC Design Flow with Verilog
                                        </button>
                                    </h2>
                                </div>
                                <div id="collapseeight" class="collapse" aria-labelledby="headingeight" data-parent="#verilogTopics">
                                    <div class="card-body">
                                        <div class="subheading" onclick="redirectToContent('RTL Design to GDSII Flow')">8.1 RTL Design to GDSII Flow</div>
                                        <div class="subheading" onclick="redirectToContent('Synthesis, STA, and DFT Concepts')">8.2 Synthesis, STA, and DFT Concepts</div>
                                        <div class="subheading" onclick="redirectToContent('Power, Performance, and Area (PPA) Optimization')">8.3 Power, Performance, and Area (PPA) Optimization</div>
                                        <div class="subheading" onclick="redirectToContent('Verilog Coding Guidelines for ASIC Implementation')">8.4 Verilog Coding Guidelines for ASIC Implementation</div>
                                    </div>
                                </div>
                            </div>
                            <div class="card">
                                <div class="card-header" id="headingnine">
                                    <h2 class="mb-0">
                                        <button class="btn btn-link collapsed" type="button" data-toggle="collapse" data-target="#collapsenine" aria-expanded="true" aria-controls="collapsenine">
                                            9. Real-World Verilog Projects
                                        </button>
                                    </h2>
                                </div>
                                <div id="collapsenine" class="collapse" aria-labelledby="headingnine" data-parent="#verilogTopics">
                                    <div class="card-body">
                                        <div class="subheading" onclick="redirectToContent('Implementing a UART Module')">9.1 Implementing a UART Module</div>
                                        <div class="subheading" onclick="redirectToContent('Designing a 4-bit/8-bit CPU')">9.2 Designing a 4-bit/8-bit CPU</div>
                                        <div class="subheading" onclick="redirectToContent('FPGA-based Signal Processing using Verilog')">9.3 FPGA-based Signal Processing using Verilog</div>
                                        <div class="subheading" onclick="redirectToContent('Optimizing Power and Performance in Digital Circuits')">9.4 Optimizing Power and Performance in Digital Circuits</div>
                                    </div>
                                </div>
                            </div>
                            <!-- Additional Topics -->
                        </div>
                    </div>
                </div>
            </div>
        <div class="accordion" id="topicsAccordion">
            <div class="card">
                <div class="card-header" id="headingSystemVerilog">
                    <h3 class="mb-0">
                        <button class="btn btn-link" type="button" data-toggle="collapse" data-target="#collapseSystemVerilog" aria-expanded="true" aria-controls="collapseSystemVerilog">
                            SystemVerilog
                        </button>
                    </h3>
                    <div id="collapseSystemVerilog" class="collapse show" aria-labelledby="headingSystemVerilog" data-parent="#SystemVerilog">
                        <div class="card-body">
                            <div class="accordion1" id="SystemVerilog">
                                <div class="card">
                                    <div class="card-header" id="headingOnev">
                                        <h4 class="mb-0">
                                            <button class="btn btn-link" type="button" data-toggle="collapse" data-target="#collapseOnes" aria-expanded="true" aria-controls="collapseOnes">
                                                1. Introduction to VHDL
                                            </button>
                                        </h4>
                                    </div>
                                    <div id="collapseOnes" class="collapse" aria-labelledby="headingOnes" data-parent="#SystemVerilog">
                                        <div class="card-body">
                                            <div class="subheading" onclick="redirectToContent('introHDL'')">1.1 What is HDL?</div>
                                            <div class="subheading" onclick="redirectToContent('history-evolution')">1.2 History and Evolution of Verilog</div>
                                            <div class="subheading" onclick="redirectToContent('verilog-vs-vhdl')">1.3 Verilog vs. VHDL: Key Differences</div>
                                            <div class="subheading" onclick="redirectToContent('applications-verilog')">1.4 Applications of Verilog in FPGA and ASIC Design</div>
                                        </div>
                                    </div>
                                </div>
                            </div>
                        </div>
                </div>
            </div>
        </div>
        </div>
            <div class="accordion1" id="topicsAccordion1">
                <div class="card">
                    <div class="card-header" id="headingVHDL">
                        <h4 class="mb-0">
                            <button class="btn btn-link" type="button" data-toggle="collapse" data-target="#collapseVHDL" aria-expanded="true" aria-controls="collapseVHDL">
                                VHDL
                            </button>
                        </h4>
                    </div>
                    <div id="collapseVHDL" class="collapse show" aria-labelledby="headingVHDL" data-parent="#VHDL">
                        <div class="card-body">
                            <div class="accordion1" id="VHDL">
                                <div class="card">
                                    <div class="card-header" id="headingOnev">
                                        <h4 class="mb-0">
                                            <button class="btn btn-link" type="button" data-toggle="collapse" data-target="#collapseOnev" aria-expanded="true" aria-controls="collapseOnev">
                                                1. Introduction to VHDL
                                            </button>
                                        </h4>
                                    </div>
                                    <div id="collapseOnev" class="collapse" aria-labelledby="headingOnev" data-parent="#VHDLTopics">
                                        <div class="card-body">
                                            <div class="subheading" onclick="redirectToContent('introHDL'')">1.1 What is HDL?</div>
                                            <div class="subheading" onclick="redirectToContent('history-evolution')">1.2 History and Evolution of Verilog</div>
                                            <div class="subheading" onclick="redirectToContent('verilog-vs-vhdl')">1.3 Verilog vs. VHDL: Key Differences</div>
                                            <div class="subheading" onclick="redirectToContent('applications-verilog')">1.4 Applications of Verilog in FPGA and ASIC Design</div>
                                        </div>
                                    </div>
                                </div>
        </div>
    </div>
                    </div>
                </div>
            </div>
    <script>
        $(document).ready(function() {
            $('.heading').click(function(e) {
                e.preventDefault();
                var target = $(this).data('target');
                $(target).toggle();
            });
        });
    </script>
    
    <script src="https://code.jquery.com/jquery-3.5.1.min.js"></script>
    <script src="https://cdn.jsdelivr.net/npm/@popperjs/core@2.9.2/dist/umd/popper.min.js"></script>
    <script src="https://stackpath.bootstrapcdn.com/bootstrap/4.5.2/js/bootstrap.min.js"></script>
</body>
</html>
