// Seed: 1870985147
module module_0;
  reg id_1;
  always begin
    if (1)
      @(*) begin
        id_1 <= id_1;
      end
  end
  reg id_2, id_3;
  wire id_4;
  wor  id_5 = 1;
  assign id_1 = id_2;
endmodule
module module_1 (
    input  wand  id_0,
    input  wire  id_1,
    input  wand  id_2,
    output logic id_3
);
  always begin
    id_3 <= 1;
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  module_0();
endmodule
