
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.488033                       # Number of seconds simulated
sim_ticks                                488033118000                       # Number of ticks simulated
final_tick                               488033118000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1104651                       # Simulator instruction rate (inst/s)
host_op_rate                                  1802910                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2168029450                       # Simulator tick rate (ticks/s)
host_mem_usage                                 732732                       # Number of bytes of host memory used
host_seconds                                   225.10                       # Real time elapsed on the host
sim_insts                                   248661758                       # Number of instructions simulated
sim_ops                                     405843090                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 488033118000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2014848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2037568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            31482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               31837                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              46554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4128507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4175061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         46554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            46554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             46554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4128507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4175061                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 488033118000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 488033118000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   118034006                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    31915293                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2737                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           497                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 488033118000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 488033118000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   333229914                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    488033118000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        976066236                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   248661758                       # Number of instructions committed
system.cpu.committedOps                     405843090                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             403370626                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1975                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     4727228                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     23353246                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    403370626                       # number of integer instructions
system.cpu.num_fp_insts                          1975                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           905631567                       # number of times the integer registers were read
system.cpu.num_int_register_writes          350834408                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3787                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            149131753                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           139496773                       # number of times the CC registers were written
system.cpu.num_mem_refs                     149949293                       # number of memory refs
system.cpu.num_load_insts                   118034001                       # Number of load instructions
system.cpu.num_store_insts                   31915292                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  976066236                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30316577                       # Number of branches fetched
system.cpu.op_class::No_OpClass                744058      0.18%      0.18% # Class of executed instruction
system.cpu.op_class::IntAlu                 250672933     61.77%     61.95% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.95% # Class of executed instruction
system.cpu.op_class::IntDiv                   4475842      1.10%     63.05% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.05% # Class of executed instruction
system.cpu.op_class::MemRead                118033933     29.08%     92.14% # Class of executed instruction
system.cpu.op_class::MemWrite                31914857      7.86%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                435      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  405843090                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 488033118000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.240241                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           149949299                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            304118                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            493.062887                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.240241                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998281                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998281                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          493                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         300202716                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        300202716                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 488033118000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    117762342                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       117762342                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     31882270                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       31882270                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     149644612                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        149644612                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    149644612                       # number of overall hits
system.cpu.dcache.overall_hits::total       149644612                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       271664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        271664                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        33023                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        33023                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       304687                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         304687                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       304687                       # number of overall misses
system.cpu.dcache.overall_misses::total        304687                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   3564047000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3564047000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1540570000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1540570000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   5104617000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5104617000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   5104617000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5104617000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    118034006                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    118034006                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     31915293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     31915293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    149949299                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    149949299                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    149949299                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    149949299                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002302                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002302                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001035                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002032                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002032                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002032                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002032                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13119.320190                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13119.320190                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 46651.424765                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46651.424765                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 16753.642262                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16753.642262                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 16753.642262                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16753.642262                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       302991                       # number of writebacks
system.cpu.dcache.writebacks::total            302991                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       271664                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       271664                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        33023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        33023                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       304687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       304687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       304687                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       304687                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   3292383000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3292383000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1507547000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1507547000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4799930000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4799930000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4799930000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4799930000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002302                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002302                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001035                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001035                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002032                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002032                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12119.320190                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12119.320190                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 45651.424765                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45651.424765                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15753.642262                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15753.642262                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 15753.642262                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15753.642262                       # average overall mshr miss latency
system.cpu.dcache.replacements                 303094                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 488033118000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 488033118000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 488033118000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.476825                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           333229914                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               355                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          938675.814085                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.476825                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.549759                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.549759                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         666460183                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        666460183                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 488033118000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    333229559                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       333229559                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     333229559                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        333229559                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    333229559                       # number of overall hits
system.cpu.icache.overall_hits::total       333229559                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          355                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           355                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          355                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            355                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          355                       # number of overall misses
system.cpu.icache.overall_misses::total           355                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54335000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54335000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54335000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54335000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54335000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54335000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    333229914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    333229914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    333229914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    333229914                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    333229914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    333229914                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 153056.338028                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 153056.338028                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 153056.338028                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 153056.338028                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 153056.338028                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 153056.338028                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           44                       # number of writebacks
system.cpu.icache.writebacks::total                44                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53980000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53980000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53980000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53980000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53980000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53980000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 152056.338028                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 152056.338028                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 152056.338028                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 152056.338028                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 152056.338028                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 152056.338028                       # average overall mshr miss latency
system.cpu.icache.replacements                     44                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 488033118000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 488033118000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 488033118000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 29470.385277                       # Cycle average of tags in use
system.l2.tags.total_refs                      608180                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     32483                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.723024                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.147267                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        203.780173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      29266.457836                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.006219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.893141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.899365                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         31399                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31331                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.958221                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4897923                       # Number of tag accesses
system.l2.tags.data_accesses                  4897923                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 488033118000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       302991                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           302991                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           44                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               44                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data               569                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  569                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1051                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1051                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         270950                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            270950                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                272001                       # number of demand (read+write) hits
system.l2.demand_hits::total                   272001                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               272001                       # number of overall hits
system.l2.overall_hits::total                  272001                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            31403                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31403                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              355                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          714                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             714                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               32117                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32472                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                355                       # number of overall misses
system.l2.overall_misses::cpu.data              32117                       # number of overall misses
system.l2.overall_misses::total                 32472                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1441002000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1441002000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     53444500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53444500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     39912000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     39912000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      53444500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1480914000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1534358500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     53444500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1480914000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1534358500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       302991                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       302991                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           44                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           44                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data           569                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              569                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          32454                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32454                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       271664                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        271664                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            304118                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               304473                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           304118                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              304473                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.967616                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.967616                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.002628                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002628                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.105607                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.106650                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.105607                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.106650                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 45887.399293                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 45887.399293                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 150547.887324                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 150547.887324                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 55899.159664                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 55899.159664                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 150547.887324                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 46109.972912                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47251.739961                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 150547.887324                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 46109.972912                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47251.739961                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                  896                       # number of writebacks
system.l2.writebacks::total                       896                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        31403                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          31403                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          714                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          714                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          32117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32472                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         32117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            32472                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1126972000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1126972000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     49894500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49894500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     32772000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     32772000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     49894500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1159744000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1209638500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     49894500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1159744000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1209638500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.967616                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.967616                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.002628                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002628                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.105607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.106650                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.105607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.106650                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 35887.399293                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 35887.399293                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 140547.887324                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 140547.887324                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 45899.159664                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 45899.159664                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 140547.887324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 36109.972912                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 37251.739961                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 140547.887324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 36109.972912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 37251.739961                       # average overall mshr miss latency
system.l2.replacements                           1084                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 488033118000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 29838.538946                       # Cycle average of tags in use
system.l3.tags.total_refs                       33435                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     31837                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.050193                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        316.471978                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      29522.066967                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.001207                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.112618                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.113825                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         31837                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        31785                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.121449                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    566797                       # Number of tag accesses
system.l3.tags.data_accesses                   566797                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 488033118000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks          896                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total              896                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 19                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    19                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data            616                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               616                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                   635                       # number of demand (read+write) hits
system.l3.demand_hits::total                      635                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                  635                       # number of overall hits
system.l3.overall_hits::total                     635                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            31384                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               31384                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          355                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data           98                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             453                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               31482                       # number of demand (read+write) misses
system.l3.demand_misses::total                  31837                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                355                       # number of overall misses
system.l3.overall_misses::cpu.data              31482                       # number of overall misses
system.l3.overall_misses::total                 31837                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    781339500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     781339500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     45989500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     18450000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     64439500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      45989500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     799789500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        845779000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     45989500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    799789500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       845779000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks          896                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total          896                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          31403                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             31403                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          355                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data          714                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          1069                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             32117                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                32472                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            32117                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               32472                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999395                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999395                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.137255                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.423761                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.980229                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.980445                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.980229                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.980445                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 24896.109483                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 24896.109483                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 129547.887324                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 188265.306122                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 142250.551876                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 129547.887324                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 25404.659806                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 26565.913874                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 129547.887324                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 25404.659806                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 26565.913874                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu.data        31384                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          31384                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          355                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data           98                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          453                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          31482                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             31837                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         31482                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            31837                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    467499500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    467499500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     42439500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     17470000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     59909500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     42439500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    484969500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    527409000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     42439500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    484969500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    527409000                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999395                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999395                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.137255                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.423761                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.980229                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.980445                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.980229                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.980445                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 14896.109483                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 14896.109483                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 119547.887324                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 178265.306122                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 132250.551876                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 119547.887324                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 15404.659806                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 16565.913874                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 119547.887324                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 15404.659806                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 16565.913874                       # average overall mshr miss latency
system.l3.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         31837                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 488033118000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                453                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31384                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31384                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           453                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        63674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        63674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  63674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      2037568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      2037568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2037568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             31837                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   31837    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               31837                       # Request fanout histogram
system.membus.reqLayer2.occupancy            31841500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          159189500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       608180                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       303707                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            121                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          121                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 488033118000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            272019                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       303887                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           44                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             291                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             569                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            569                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32454                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32454                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           355                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       271664                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       912468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                913222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     38854976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               38880512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1084                       # Total snoops (count)
system.tol2bus.snoopTraffic                     57344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           306126                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000395                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019877                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 306005     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    121      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             306126                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          607125000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            532500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         456461500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 488033118000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp              1069                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty          896                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict              67                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            31403                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           31403                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         1069                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        65907                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2135552                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            33435                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  33435    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              33435                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           17613500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          48708000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
