Warning: /home/labeconomia/mdiianni2/verimap_projects/swipl_z3_clpq_interpreter/src/solvers/solver_clpq.pl:3:
Warning:    Found file logic_utils relative to the current working directory.
Warning:    This behaviour is deprecated but still supported by
Warning:    the Prolog flag source_search_working_directory.
ℹ️ MaxDepth impostato a: 50
✅ INCORRECT/FF FOUND: x_17146:int=x_17146:int,true,(not(x_17162)or x_17162 and x_17168)and not(x_17178)and x_17162=true and x_17194=x_17146


Ho raggiunto la terminazione dell'albero


--- ALL SAT BRANCHES FOUND (MaxDepths = 50) ---
--- SAT MODEL ---

--- CLPQ Constraints ---
--- CLPQ Constraints ---
x_17162=true
x_17194=x_17146
CLPQ result: UNSAT
--- END CLPQ CHECK ---

--- FINAL MODEL (Z3) ---
Z3 Model (pretty):
model{constants:[x_17146=2,x_17162=true,x_17168=true,x_17178=false,x_17194=2],functions:[]}

