#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000020ad1c6d850 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 23;
 .timescale 0 0;
v0000020ad1cedba0_0 .net "PC", 31 0, v0000020ad1ce52e0_0;  1 drivers
v0000020ad1ced2e0_0 .var "clk", 0 0;
v0000020ad1ced4c0_0 .net "clkout", 0 0, L_0000020ad1c7dc00;  1 drivers
v0000020ad1cee1e0_0 .net "cycles_consumed", 31 0, v0000020ad1cedc40_0;  1 drivers
v0000020ad1ceebe0_0 .net "regs0", 31 0, L_0000020ad1d4d120;  1 drivers
v0000020ad1ceec80_0 .net "regs1", 31 0, L_0000020ad1d4d4a0;  1 drivers
v0000020ad1cedce0_0 .net "regs2", 31 0, L_0000020ad1d4d9e0;  1 drivers
v0000020ad1ced060_0 .net "regs3", 31 0, L_0000020ad1d4ddd0;  1 drivers
v0000020ad1ced380_0 .net "regs4", 31 0, L_0000020ad1d4d510;  1 drivers
v0000020ad1ceef00_0 .net "regs5", 31 0, L_0000020ad1d4d350;  1 drivers
v0000020ad1ceefa0_0 .var "rst", 0 0;
S_0000020ad1bd4540 .scope module, "cpu" "processor" 2 36, 3 4 0, S_0000020ad1c6d850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_0000020ad1c6e900 .param/l "RType" 0 4 2, C4<000000>;
P_0000020ad1c6e938 .param/l "add" 0 4 5, C4<100000>;
P_0000020ad1c6e970 .param/l "addi" 0 4 8, C4<001000>;
P_0000020ad1c6e9a8 .param/l "addu" 0 4 5, C4<100001>;
P_0000020ad1c6e9e0 .param/l "and_" 0 4 5, C4<100100>;
P_0000020ad1c6ea18 .param/l "andi" 0 4 8, C4<001100>;
P_0000020ad1c6ea50 .param/l "beq" 0 4 10, C4<000100>;
P_0000020ad1c6ea88 .param/l "bge" 0 4 10, C4<001010>;
P_0000020ad1c6eac0 .param/l "bgt" 0 4 10, C4<001001>;
P_0000020ad1c6eaf8 .param/l "ble" 0 4 10, C4<000111>;
P_0000020ad1c6eb30 .param/l "blt" 0 4 10, C4<000110>;
P_0000020ad1c6eb68 .param/l "bne" 0 4 10, C4<000101>;
P_0000020ad1c6eba0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_0000020ad1c6ebd8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020ad1c6ec10 .param/l "j" 0 4 12, C4<000010>;
P_0000020ad1c6ec48 .param/l "jal" 0 4 12, C4<000011>;
P_0000020ad1c6ec80 .param/l "jr" 0 4 6, C4<001000>;
P_0000020ad1c6ecb8 .param/l "lw" 0 4 8, C4<100011>;
P_0000020ad1c6ecf0 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020ad1c6ed28 .param/l "or_" 0 4 5, C4<100101>;
P_0000020ad1c6ed60 .param/l "ori" 0 4 8, C4<001101>;
P_0000020ad1c6ed98 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020ad1c6edd0 .param/l "sll" 0 4 6, C4<000000>;
P_0000020ad1c6ee08 .param/l "slt" 0 4 5, C4<101010>;
P_0000020ad1c6ee40 .param/l "slti" 0 4 8, C4<101010>;
P_0000020ad1c6ee78 .param/l "srl" 0 4 6, C4<000010>;
P_0000020ad1c6eeb0 .param/l "sub" 0 4 5, C4<100010>;
P_0000020ad1c6eee8 .param/l "subu" 0 4 5, C4<100011>;
P_0000020ad1c6ef20 .param/l "sw" 0 4 8, C4<101011>;
P_0000020ad1c6ef58 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020ad1c6ef90 .param/l "xori" 0 4 8, C4<001110>;
L_0000020ad1c7de30 .functor NOT 1, v0000020ad1ceefa0_0, C4<0>, C4<0>, C4<0>;
L_0000020ad1c7df80 .functor NOT 1, v0000020ad1ceefa0_0, C4<0>, C4<0>, C4<0>;
L_0000020ad1c7db90 .functor NOT 1, v0000020ad1ceefa0_0, C4<0>, C4<0>, C4<0>;
L_0000020ad1c7dff0 .functor NOT 1, v0000020ad1ceefa0_0, C4<0>, C4<0>, C4<0>;
L_0000020ad1c7d8f0 .functor NOT 1, v0000020ad1ceefa0_0, C4<0>, C4<0>, C4<0>;
L_0000020ad1c7ddc0 .functor NOT 1, v0000020ad1ceefa0_0, C4<0>, C4<0>, C4<0>;
L_0000020ad1c7e1b0 .functor NOT 1, v0000020ad1ceefa0_0, C4<0>, C4<0>, C4<0>;
L_0000020ad1c7dea0 .functor NOT 1, v0000020ad1ceefa0_0, C4<0>, C4<0>, C4<0>;
L_0000020ad1c7dc00 .functor OR 1, v0000020ad1ced2e0_0, v0000020ad1cd55b0_0, C4<0>, C4<0>;
L_0000020ad1d4dc80 .functor OR 1, L_0000020ad1d39e30, L_0000020ad1d3a970, C4<0>, C4<0>;
L_0000020ad1d4d7b0 .functor AND 1, L_0000020ad1d3a5b0, L_0000020ad1d3a010, C4<1>, C4<1>;
L_0000020ad1d4dcf0 .functor NOT 1, v0000020ad1ceefa0_0, C4<0>, C4<0>, C4<0>;
L_0000020ad1d4da50 .functor OR 1, L_0000020ad1d3c810, L_0000020ad1d3cf90, C4<0>, C4<0>;
L_0000020ad1d4d3c0 .functor OR 1, L_0000020ad1d4da50, L_0000020ad1d3c8b0, C4<0>, C4<0>;
L_0000020ad1d4deb0 .functor OR 1, L_0000020ad1d3bcd0, L_0000020ad1d3c590, C4<0>, C4<0>;
L_0000020ad1d4df20 .functor AND 1, L_0000020ad1d3cd10, L_0000020ad1d4deb0, C4<1>, C4<1>;
L_0000020ad1d4d970 .functor OR 1, L_0000020ad1d3cc70, L_0000020ad1d53d50, C4<0>, C4<0>;
L_0000020ad1d4dac0 .functor AND 1, L_0000020ad1d3cbd0, L_0000020ad1d4d970, C4<1>, C4<1>;
v0000020ad1ce5a60_0 .net "ALUOp", 3 0, v0000020ad1c61630_0;  1 drivers
v0000020ad1ce6000_0 .net "ALUResult", 31 0, v0000020ad1ce45c0_0;  1 drivers
v0000020ad1ce59c0_0 .net "ALUSrc", 0 0, v0000020ad1c61c70_0;  1 drivers
v0000020ad1ce5380_0 .net "ALUin2", 31 0, L_0000020ad1d3c9f0;  1 drivers
v0000020ad1ce5560_0 .net "MemReadEn", 0 0, v0000020ad1c4ae20_0;  1 drivers
v0000020ad1ce5740_0 .net "MemWriteEn", 0 0, v0000020ad1c49e80_0;  1 drivers
v0000020ad1ce5ce0_0 .net "MemtoReg", 0 0, v0000020ad1cd5510_0;  1 drivers
v0000020ad1ce47a0_0 .net "PC", 31 0, v0000020ad1ce52e0_0;  alias, 1 drivers
v0000020ad1ce4340_0 .net "PCPlus1", 31 0, L_0000020ad1d3b230;  1 drivers
v0000020ad1ce5600_0 .net "PCsrc", 1 0, v0000020ad1ce4840_0;  1 drivers
v0000020ad1ce4c00_0 .net "RegDst", 0 0, v0000020ad1cd5fb0_0;  1 drivers
v0000020ad1ce57e0_0 .net "RegWriteEn", 0 0, v0000020ad1cd6550_0;  1 drivers
v0000020ad1ce4ca0_0 .net "WriteRegister", 4 0, L_0000020ad1d3b910;  1 drivers
v0000020ad1ce4d40_0 .net *"_ivl_0", 0 0, L_0000020ad1c7de30;  1 drivers
L_0000020ad1cf10f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020ad1ce4e80_0 .net/2u *"_ivl_10", 4 0, L_0000020ad1cf10f0;  1 drivers
L_0000020ad1cf1f00 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ad1ce4de0_0 .net *"_ivl_101", 15 0, L_0000020ad1cf1f00;  1 drivers
v0000020ad1ce5920_0 .net *"_ivl_102", 31 0, L_0000020ad1d3a510;  1 drivers
L_0000020ad1cf1f48 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ad1ce5b00_0 .net *"_ivl_105", 25 0, L_0000020ad1cf1f48;  1 drivers
L_0000020ad1cf1f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ad1ce5ba0_0 .net/2u *"_ivl_106", 31 0, L_0000020ad1cf1f90;  1 drivers
v0000020ad1ce5d80_0 .net *"_ivl_108", 0 0, L_0000020ad1d3a5b0;  1 drivers
L_0000020ad1cf1fd8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000020ad1ce5ec0_0 .net/2u *"_ivl_110", 5 0, L_0000020ad1cf1fd8;  1 drivers
v0000020ad1ce5f60_0 .net *"_ivl_112", 0 0, L_0000020ad1d3a010;  1 drivers
v0000020ad1cebb80_0 .net *"_ivl_115", 0 0, L_0000020ad1d4d7b0;  1 drivers
v0000020ad1ceae60_0 .net *"_ivl_116", 47 0, L_0000020ad1d3a0b0;  1 drivers
L_0000020ad1cf2020 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ad1ceb0e0_0 .net *"_ivl_119", 15 0, L_0000020ad1cf2020;  1 drivers
L_0000020ad1cf1138 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020ad1cec760_0 .net/2u *"_ivl_12", 5 0, L_0000020ad1cf1138;  1 drivers
v0000020ad1cead20_0 .net *"_ivl_120", 47 0, L_0000020ad1d3ab50;  1 drivers
L_0000020ad1cf2068 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ad1ceb9a0_0 .net *"_ivl_123", 15 0, L_0000020ad1cf2068;  1 drivers
v0000020ad1cebf40_0 .net *"_ivl_125", 0 0, L_0000020ad1d3b370;  1 drivers
v0000020ad1ceb180_0 .net *"_ivl_126", 31 0, L_0000020ad1d3b410;  1 drivers
v0000020ad1ceb720_0 .net *"_ivl_128", 47 0, L_0000020ad1d3b4b0;  1 drivers
v0000020ad1ceb220_0 .net *"_ivl_130", 47 0, L_0000020ad1d3b730;  1 drivers
v0000020ad1cebd60_0 .net *"_ivl_132", 47 0, L_0000020ad1d3be10;  1 drivers
v0000020ad1cec4e0_0 .net *"_ivl_134", 47 0, L_0000020ad1d3beb0;  1 drivers
L_0000020ad1cf20b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020ad1cebcc0_0 .net/2u *"_ivl_138", 1 0, L_0000020ad1cf20b0;  1 drivers
v0000020ad1cea8c0_0 .net *"_ivl_14", 0 0, L_0000020ad1ced100;  1 drivers
v0000020ad1cec300_0 .net *"_ivl_140", 0 0, L_0000020ad1d3bf50;  1 drivers
L_0000020ad1cf20f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020ad1ceac80_0 .net/2u *"_ivl_142", 1 0, L_0000020ad1cf20f8;  1 drivers
v0000020ad1cec120_0 .net *"_ivl_144", 0 0, L_0000020ad1d3c6d0;  1 drivers
L_0000020ad1cf2140 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000020ad1cebfe0_0 .net/2u *"_ivl_146", 1 0, L_0000020ad1cf2140;  1 drivers
v0000020ad1cec260_0 .net *"_ivl_148", 0 0, L_0000020ad1d3ca90;  1 drivers
L_0000020ad1cf2188 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000020ad1cec620_0 .net/2u *"_ivl_150", 31 0, L_0000020ad1cf2188;  1 drivers
L_0000020ad1cf21d0 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000020ad1ceb7c0_0 .net/2u *"_ivl_152", 31 0, L_0000020ad1cf21d0;  1 drivers
v0000020ad1cec1c0_0 .net *"_ivl_154", 31 0, L_0000020ad1d3cef0;  1 drivers
v0000020ad1ceb5e0_0 .net *"_ivl_156", 31 0, L_0000020ad1d3bd70;  1 drivers
L_0000020ad1cf1180 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000020ad1ceb900_0 .net/2u *"_ivl_16", 4 0, L_0000020ad1cf1180;  1 drivers
v0000020ad1cebea0_0 .net *"_ivl_160", 0 0, L_0000020ad1d4dcf0;  1 drivers
L_0000020ad1cf2260 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ad1ceb360_0 .net/2u *"_ivl_162", 31 0, L_0000020ad1cf2260;  1 drivers
L_0000020ad1cf2338 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000020ad1ceba40_0 .net/2u *"_ivl_166", 5 0, L_0000020ad1cf2338;  1 drivers
v0000020ad1ceadc0_0 .net *"_ivl_168", 0 0, L_0000020ad1d3c810;  1 drivers
L_0000020ad1cf2380 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000020ad1cec6c0_0 .net/2u *"_ivl_170", 5 0, L_0000020ad1cf2380;  1 drivers
v0000020ad1cec080_0 .net *"_ivl_172", 0 0, L_0000020ad1d3cf90;  1 drivers
v0000020ad1ceb680_0 .net *"_ivl_175", 0 0, L_0000020ad1d4da50;  1 drivers
L_0000020ad1cf23c8 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000020ad1ceaf00_0 .net/2u *"_ivl_176", 5 0, L_0000020ad1cf23c8;  1 drivers
v0000020ad1cec3a0_0 .net *"_ivl_178", 0 0, L_0000020ad1d3c8b0;  1 drivers
v0000020ad1ceb860_0 .net *"_ivl_181", 0 0, L_0000020ad1d4d3c0;  1 drivers
L_0000020ad1cf2410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ad1cebae0_0 .net/2u *"_ivl_182", 15 0, L_0000020ad1cf2410;  1 drivers
v0000020ad1cea960_0 .net *"_ivl_184", 31 0, L_0000020ad1d3c130;  1 drivers
v0000020ad1ceb2c0_0 .net *"_ivl_187", 0 0, L_0000020ad1d3c1d0;  1 drivers
v0000020ad1cec440_0 .net *"_ivl_188", 15 0, L_0000020ad1d3c310;  1 drivers
v0000020ad1ceb400_0 .net *"_ivl_19", 4 0, L_0000020ad1ced1a0;  1 drivers
v0000020ad1cec580_0 .net *"_ivl_190", 31 0, L_0000020ad1d3c270;  1 drivers
v0000020ad1ceaa00_0 .net *"_ivl_194", 31 0, L_0000020ad1d3c4f0;  1 drivers
L_0000020ad1cf2458 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ad1cebc20_0 .net *"_ivl_197", 25 0, L_0000020ad1cf2458;  1 drivers
L_0000020ad1cf24a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ad1ceb4a0_0 .net/2u *"_ivl_198", 31 0, L_0000020ad1cf24a0;  1 drivers
L_0000020ad1cf10a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020ad1cebe00_0 .net/2u *"_ivl_2", 5 0, L_0000020ad1cf10a8;  1 drivers
v0000020ad1ceaaa0_0 .net *"_ivl_20", 4 0, L_0000020ad1ced240;  1 drivers
v0000020ad1ceab40_0 .net *"_ivl_200", 0 0, L_0000020ad1d3cd10;  1 drivers
L_0000020ad1cf24e8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020ad1ceabe0_0 .net/2u *"_ivl_202", 5 0, L_0000020ad1cf24e8;  1 drivers
v0000020ad1ceb540_0 .net *"_ivl_204", 0 0, L_0000020ad1d3bcd0;  1 drivers
L_0000020ad1cf2530 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020ad1ceafa0_0 .net/2u *"_ivl_206", 5 0, L_0000020ad1cf2530;  1 drivers
v0000020ad1ceb040_0 .net *"_ivl_208", 0 0, L_0000020ad1d3c590;  1 drivers
v0000020ad1ceffe0_0 .net *"_ivl_211", 0 0, L_0000020ad1d4deb0;  1 drivers
v0000020ad1cef900_0 .net *"_ivl_213", 0 0, L_0000020ad1d4df20;  1 drivers
L_0000020ad1cf2578 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020ad1cef540_0 .net/2u *"_ivl_214", 5 0, L_0000020ad1cf2578;  1 drivers
v0000020ad1cef2c0_0 .net *"_ivl_216", 0 0, L_0000020ad1d3c630;  1 drivers
L_0000020ad1cf25c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020ad1cef860_0 .net/2u *"_ivl_218", 31 0, L_0000020ad1cf25c0;  1 drivers
v0000020ad1cefb80_0 .net *"_ivl_220", 31 0, L_0000020ad1d3c950;  1 drivers
v0000020ad1cef9a0_0 .net *"_ivl_224", 31 0, L_0000020ad1d3cb30;  1 drivers
L_0000020ad1cf2608 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ad1cf0580_0 .net *"_ivl_227", 25 0, L_0000020ad1cf2608;  1 drivers
L_0000020ad1cf2650 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ad1cef400_0 .net/2u *"_ivl_228", 31 0, L_0000020ad1cf2650;  1 drivers
v0000020ad1cefa40_0 .net *"_ivl_230", 0 0, L_0000020ad1d3cbd0;  1 drivers
L_0000020ad1cf2698 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020ad1cef0e0_0 .net/2u *"_ivl_232", 5 0, L_0000020ad1cf2698;  1 drivers
v0000020ad1cef680_0 .net *"_ivl_234", 0 0, L_0000020ad1d3cc70;  1 drivers
L_0000020ad1cf26e0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020ad1cefd60_0 .net/2u *"_ivl_236", 5 0, L_0000020ad1cf26e0;  1 drivers
v0000020ad1cef180_0 .net *"_ivl_238", 0 0, L_0000020ad1d53d50;  1 drivers
v0000020ad1cef4a0_0 .net *"_ivl_24", 0 0, L_0000020ad1c7db90;  1 drivers
v0000020ad1cef5e0_0 .net *"_ivl_241", 0 0, L_0000020ad1d4d970;  1 drivers
v0000020ad1cf0440_0 .net *"_ivl_243", 0 0, L_0000020ad1d4dac0;  1 drivers
L_0000020ad1cf2728 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020ad1cefcc0_0 .net/2u *"_ivl_244", 5 0, L_0000020ad1cf2728;  1 drivers
v0000020ad1cf03a0_0 .net *"_ivl_246", 0 0, L_0000020ad1d53df0;  1 drivers
v0000020ad1cefae0_0 .net *"_ivl_248", 31 0, L_0000020ad1d54430;  1 drivers
L_0000020ad1cf11c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020ad1cef220_0 .net/2u *"_ivl_26", 4 0, L_0000020ad1cf11c8;  1 drivers
v0000020ad1ceff40_0 .net *"_ivl_29", 4 0, L_0000020ad1d39890;  1 drivers
v0000020ad1cef360_0 .net *"_ivl_32", 0 0, L_0000020ad1c7dff0;  1 drivers
L_0000020ad1cf1210 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020ad1cefc20_0 .net/2u *"_ivl_34", 4 0, L_0000020ad1cf1210;  1 drivers
v0000020ad1cf0080_0 .net *"_ivl_37", 4 0, L_0000020ad1d3a1f0;  1 drivers
v0000020ad1cf0260_0 .net *"_ivl_40", 0 0, L_0000020ad1c7d8f0;  1 drivers
L_0000020ad1cf1258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ad1cf04e0_0 .net/2u *"_ivl_42", 15 0, L_0000020ad1cf1258;  1 drivers
v0000020ad1cefe00_0 .net *"_ivl_45", 15 0, L_0000020ad1d3add0;  1 drivers
v0000020ad1cef720_0 .net *"_ivl_48", 0 0, L_0000020ad1c7ddc0;  1 drivers
v0000020ad1cf0120_0 .net *"_ivl_5", 5 0, L_0000020ad1cef040;  1 drivers
L_0000020ad1cf12a0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ad1cf01c0_0 .net/2u *"_ivl_50", 36 0, L_0000020ad1cf12a0;  1 drivers
L_0000020ad1cf12e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ad1cf0620_0 .net/2u *"_ivl_52", 31 0, L_0000020ad1cf12e8;  1 drivers
v0000020ad1cef7c0_0 .net *"_ivl_55", 4 0, L_0000020ad1d3ac90;  1 drivers
v0000020ad1cefea0_0 .net *"_ivl_56", 36 0, L_0000020ad1d3aa10;  1 drivers
v0000020ad1cf0300_0 .net *"_ivl_58", 36 0, L_0000020ad1d39bb0;  1 drivers
v0000020ad1cf06c0_0 .net *"_ivl_62", 0 0, L_0000020ad1c7e1b0;  1 drivers
L_0000020ad1cf1330 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020ad1cf0760_0 .net/2u *"_ivl_64", 5 0, L_0000020ad1cf1330;  1 drivers
v0000020ad1cecac0_0 .net *"_ivl_67", 5 0, L_0000020ad1d396b0;  1 drivers
v0000020ad1cecca0_0 .net *"_ivl_70", 0 0, L_0000020ad1c7dea0;  1 drivers
L_0000020ad1cf1378 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ad1cee6e0_0 .net/2u *"_ivl_72", 57 0, L_0000020ad1cf1378;  1 drivers
L_0000020ad1cf13c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ad1cee000_0 .net/2u *"_ivl_74", 31 0, L_0000020ad1cf13c0;  1 drivers
v0000020ad1cee280_0 .net *"_ivl_77", 25 0, L_0000020ad1d39750;  1 drivers
v0000020ad1cecd40_0 .net *"_ivl_78", 57 0, L_0000020ad1d3b550;  1 drivers
v0000020ad1ced740_0 .net *"_ivl_8", 0 0, L_0000020ad1c7df80;  1 drivers
v0000020ad1cee820_0 .net *"_ivl_80", 57 0, L_0000020ad1d3b870;  1 drivers
L_0000020ad1cf1e28 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020ad1cedec0_0 .net/2u *"_ivl_84", 31 0, L_0000020ad1cf1e28;  1 drivers
L_0000020ad1cf1e70 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020ad1cecde0_0 .net/2u *"_ivl_88", 5 0, L_0000020ad1cf1e70;  1 drivers
v0000020ad1ced9c0_0 .net *"_ivl_90", 0 0, L_0000020ad1d39e30;  1 drivers
L_0000020ad1cf1eb8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020ad1cee8c0_0 .net/2u *"_ivl_92", 5 0, L_0000020ad1cf1eb8;  1 drivers
v0000020ad1cee460_0 .net *"_ivl_94", 0 0, L_0000020ad1d3a970;  1 drivers
v0000020ad1ceeaa0_0 .net *"_ivl_97", 0 0, L_0000020ad1d4dc80;  1 drivers
v0000020ad1ced600_0 .net *"_ivl_98", 47 0, L_0000020ad1d39ed0;  1 drivers
v0000020ad1cee320_0 .net "adderResult", 31 0, L_0000020ad1d3ba50;  1 drivers
v0000020ad1ceda60_0 .net "address", 31 0, L_0000020ad1d3afb0;  1 drivers
v0000020ad1cece80_0 .net "clk", 0 0, L_0000020ad1c7dc00;  alias, 1 drivers
v0000020ad1cedc40_0 .var "cycles_consumed", 31 0;
v0000020ad1ced420_0 .net "excep_flag", 0 0, L_0000020ad1d39d90;  1 drivers
v0000020ad1ced6a0_0 .net "extImm", 31 0, L_0000020ad1d3c3b0;  1 drivers
v0000020ad1cedf60_0 .net "funct", 5 0, L_0000020ad1d3a6f0;  1 drivers
v0000020ad1ceed20_0 .net "hlt", 0 0, v0000020ad1cd55b0_0;  1 drivers
v0000020ad1cee3c0_0 .net "imm", 15 0, L_0000020ad1d3b7d0;  1 drivers
v0000020ad1ced7e0_0 .net "immediate", 31 0, L_0000020ad1d3bb90;  1 drivers
v0000020ad1cec8e0_0 .net "input_clk", 0 0, v0000020ad1ced2e0_0;  1 drivers
v0000020ad1ceedc0_0 .net "instruction", 31 0, L_0000020ad1d3ce50;  1 drivers
v0000020ad1cedd80_0 .net "memoryReadData", 31 0, v0000020ad1ce5060_0;  1 drivers
v0000020ad1cec980_0 .net "nextPC", 31 0, L_0000020ad1d3bff0;  1 drivers
v0000020ad1cee0a0_0 .net "opcode", 5 0, L_0000020ad1cecc00;  1 drivers
v0000020ad1cecfc0_0 .net "rd", 4 0, L_0000020ad1ced560;  1 drivers
v0000020ad1ceee60_0 .net "readData1", 31 0, L_0000020ad1d4d200;  1 drivers
v0000020ad1cee500_0 .net "readData1_w", 31 0, L_0000020ad1d53030;  1 drivers
v0000020ad1ced880_0 .net "readData2", 31 0, L_0000020ad1d4d890;  1 drivers
v0000020ad1cee5a0_0 .net "regs0", 31 0, L_0000020ad1d4d120;  alias, 1 drivers
v0000020ad1cee640_0 .net "regs1", 31 0, L_0000020ad1d4d4a0;  alias, 1 drivers
v0000020ad1cee780_0 .net "regs2", 31 0, L_0000020ad1d4d9e0;  alias, 1 drivers
v0000020ad1cee960_0 .net "regs3", 31 0, L_0000020ad1d4ddd0;  alias, 1 drivers
v0000020ad1cee140_0 .net "regs4", 31 0, L_0000020ad1d4d510;  alias, 1 drivers
v0000020ad1ceea00_0 .net "regs5", 31 0, L_0000020ad1d4d350;  alias, 1 drivers
v0000020ad1ceca20_0 .net "rs", 4 0, L_0000020ad1d39610;  1 drivers
v0000020ad1cecf20_0 .net "rst", 0 0, v0000020ad1ceefa0_0;  1 drivers
v0000020ad1cecb60_0 .net "rt", 4 0, L_0000020ad1d3ae70;  1 drivers
v0000020ad1ceeb40_0 .net "shamt", 31 0, L_0000020ad1d39930;  1 drivers
v0000020ad1ced920_0 .net "wire_instruction", 31 0, L_0000020ad1d4d2e0;  1 drivers
v0000020ad1cedb00_0 .net "writeData", 31 0, L_0000020ad1d537b0;  1 drivers
v0000020ad1cede20_0 .net "zero", 0 0, L_0000020ad1d52db0;  1 drivers
L_0000020ad1cef040 .part L_0000020ad1d3ce50, 26, 6;
L_0000020ad1cecc00 .functor MUXZ 6, L_0000020ad1cef040, L_0000020ad1cf10a8, L_0000020ad1c7de30, C4<>;
L_0000020ad1ced100 .cmp/eq 6, L_0000020ad1cecc00, L_0000020ad1cf1138;
L_0000020ad1ced1a0 .part L_0000020ad1d3ce50, 11, 5;
L_0000020ad1ced240 .functor MUXZ 5, L_0000020ad1ced1a0, L_0000020ad1cf1180, L_0000020ad1ced100, C4<>;
L_0000020ad1ced560 .functor MUXZ 5, L_0000020ad1ced240, L_0000020ad1cf10f0, L_0000020ad1c7df80, C4<>;
L_0000020ad1d39890 .part L_0000020ad1d3ce50, 21, 5;
L_0000020ad1d39610 .functor MUXZ 5, L_0000020ad1d39890, L_0000020ad1cf11c8, L_0000020ad1c7db90, C4<>;
L_0000020ad1d3a1f0 .part L_0000020ad1d3ce50, 16, 5;
L_0000020ad1d3ae70 .functor MUXZ 5, L_0000020ad1d3a1f0, L_0000020ad1cf1210, L_0000020ad1c7dff0, C4<>;
L_0000020ad1d3add0 .part L_0000020ad1d3ce50, 0, 16;
L_0000020ad1d3b7d0 .functor MUXZ 16, L_0000020ad1d3add0, L_0000020ad1cf1258, L_0000020ad1c7d8f0, C4<>;
L_0000020ad1d3ac90 .part L_0000020ad1d3ce50, 6, 5;
L_0000020ad1d3aa10 .concat [ 5 32 0 0], L_0000020ad1d3ac90, L_0000020ad1cf12e8;
L_0000020ad1d39bb0 .functor MUXZ 37, L_0000020ad1d3aa10, L_0000020ad1cf12a0, L_0000020ad1c7ddc0, C4<>;
L_0000020ad1d39930 .part L_0000020ad1d39bb0, 0, 32;
L_0000020ad1d396b0 .part L_0000020ad1d3ce50, 0, 6;
L_0000020ad1d3a6f0 .functor MUXZ 6, L_0000020ad1d396b0, L_0000020ad1cf1330, L_0000020ad1c7e1b0, C4<>;
L_0000020ad1d39750 .part L_0000020ad1d3ce50, 0, 26;
L_0000020ad1d3b550 .concat [ 26 32 0 0], L_0000020ad1d39750, L_0000020ad1cf13c0;
L_0000020ad1d3b870 .functor MUXZ 58, L_0000020ad1d3b550, L_0000020ad1cf1378, L_0000020ad1c7dea0, C4<>;
L_0000020ad1d3afb0 .part L_0000020ad1d3b870, 0, 32;
L_0000020ad1d3b230 .arith/sum 32, v0000020ad1ce52e0_0, L_0000020ad1cf1e28;
L_0000020ad1d39e30 .cmp/eq 6, L_0000020ad1cecc00, L_0000020ad1cf1e70;
L_0000020ad1d3a970 .cmp/eq 6, L_0000020ad1cecc00, L_0000020ad1cf1eb8;
L_0000020ad1d39ed0 .concat [ 32 16 0 0], L_0000020ad1d3afb0, L_0000020ad1cf1f00;
L_0000020ad1d3a510 .concat [ 6 26 0 0], L_0000020ad1cecc00, L_0000020ad1cf1f48;
L_0000020ad1d3a5b0 .cmp/eq 32, L_0000020ad1d3a510, L_0000020ad1cf1f90;
L_0000020ad1d3a010 .cmp/eq 6, L_0000020ad1d3a6f0, L_0000020ad1cf1fd8;
L_0000020ad1d3a0b0 .concat [ 32 16 0 0], L_0000020ad1d4d200, L_0000020ad1cf2020;
L_0000020ad1d3ab50 .concat [ 32 16 0 0], v0000020ad1ce52e0_0, L_0000020ad1cf2068;
L_0000020ad1d3b370 .part L_0000020ad1d3b7d0, 15, 1;
LS_0000020ad1d3b410_0_0 .concat [ 1 1 1 1], L_0000020ad1d3b370, L_0000020ad1d3b370, L_0000020ad1d3b370, L_0000020ad1d3b370;
LS_0000020ad1d3b410_0_4 .concat [ 1 1 1 1], L_0000020ad1d3b370, L_0000020ad1d3b370, L_0000020ad1d3b370, L_0000020ad1d3b370;
LS_0000020ad1d3b410_0_8 .concat [ 1 1 1 1], L_0000020ad1d3b370, L_0000020ad1d3b370, L_0000020ad1d3b370, L_0000020ad1d3b370;
LS_0000020ad1d3b410_0_12 .concat [ 1 1 1 1], L_0000020ad1d3b370, L_0000020ad1d3b370, L_0000020ad1d3b370, L_0000020ad1d3b370;
LS_0000020ad1d3b410_0_16 .concat [ 1 1 1 1], L_0000020ad1d3b370, L_0000020ad1d3b370, L_0000020ad1d3b370, L_0000020ad1d3b370;
LS_0000020ad1d3b410_0_20 .concat [ 1 1 1 1], L_0000020ad1d3b370, L_0000020ad1d3b370, L_0000020ad1d3b370, L_0000020ad1d3b370;
LS_0000020ad1d3b410_0_24 .concat [ 1 1 1 1], L_0000020ad1d3b370, L_0000020ad1d3b370, L_0000020ad1d3b370, L_0000020ad1d3b370;
LS_0000020ad1d3b410_0_28 .concat [ 1 1 1 1], L_0000020ad1d3b370, L_0000020ad1d3b370, L_0000020ad1d3b370, L_0000020ad1d3b370;
LS_0000020ad1d3b410_1_0 .concat [ 4 4 4 4], LS_0000020ad1d3b410_0_0, LS_0000020ad1d3b410_0_4, LS_0000020ad1d3b410_0_8, LS_0000020ad1d3b410_0_12;
LS_0000020ad1d3b410_1_4 .concat [ 4 4 4 4], LS_0000020ad1d3b410_0_16, LS_0000020ad1d3b410_0_20, LS_0000020ad1d3b410_0_24, LS_0000020ad1d3b410_0_28;
L_0000020ad1d3b410 .concat [ 16 16 0 0], LS_0000020ad1d3b410_1_0, LS_0000020ad1d3b410_1_4;
L_0000020ad1d3b4b0 .concat [ 16 32 0 0], L_0000020ad1d3b7d0, L_0000020ad1d3b410;
L_0000020ad1d3b730 .arith/sum 48, L_0000020ad1d3ab50, L_0000020ad1d3b4b0;
L_0000020ad1d3be10 .functor MUXZ 48, L_0000020ad1d3b730, L_0000020ad1d3a0b0, L_0000020ad1d4d7b0, C4<>;
L_0000020ad1d3beb0 .functor MUXZ 48, L_0000020ad1d3be10, L_0000020ad1d39ed0, L_0000020ad1d4dc80, C4<>;
L_0000020ad1d3ba50 .part L_0000020ad1d3beb0, 0, 32;
L_0000020ad1d3bf50 .cmp/eq 2, v0000020ad1ce4840_0, L_0000020ad1cf20b0;
L_0000020ad1d3c6d0 .cmp/eq 2, v0000020ad1ce4840_0, L_0000020ad1cf20f8;
L_0000020ad1d3ca90 .cmp/eq 2, v0000020ad1ce4840_0, L_0000020ad1cf2140;
L_0000020ad1d3cef0 .functor MUXZ 32, L_0000020ad1cf21d0, L_0000020ad1cf2188, L_0000020ad1d3ca90, C4<>;
L_0000020ad1d3bd70 .functor MUXZ 32, L_0000020ad1d3cef0, L_0000020ad1d3ba50, L_0000020ad1d3c6d0, C4<>;
L_0000020ad1d3bff0 .functor MUXZ 32, L_0000020ad1d3bd70, L_0000020ad1d3b230, L_0000020ad1d3bf50, C4<>;
L_0000020ad1d3ce50 .functor MUXZ 32, L_0000020ad1d4d2e0, L_0000020ad1cf2260, L_0000020ad1d4dcf0, C4<>;
L_0000020ad1d3c810 .cmp/eq 6, L_0000020ad1cecc00, L_0000020ad1cf2338;
L_0000020ad1d3cf90 .cmp/eq 6, L_0000020ad1cecc00, L_0000020ad1cf2380;
L_0000020ad1d3c8b0 .cmp/eq 6, L_0000020ad1cecc00, L_0000020ad1cf23c8;
L_0000020ad1d3c130 .concat [ 16 16 0 0], L_0000020ad1d3b7d0, L_0000020ad1cf2410;
L_0000020ad1d3c1d0 .part L_0000020ad1d3b7d0, 15, 1;
LS_0000020ad1d3c310_0_0 .concat [ 1 1 1 1], L_0000020ad1d3c1d0, L_0000020ad1d3c1d0, L_0000020ad1d3c1d0, L_0000020ad1d3c1d0;
LS_0000020ad1d3c310_0_4 .concat [ 1 1 1 1], L_0000020ad1d3c1d0, L_0000020ad1d3c1d0, L_0000020ad1d3c1d0, L_0000020ad1d3c1d0;
LS_0000020ad1d3c310_0_8 .concat [ 1 1 1 1], L_0000020ad1d3c1d0, L_0000020ad1d3c1d0, L_0000020ad1d3c1d0, L_0000020ad1d3c1d0;
LS_0000020ad1d3c310_0_12 .concat [ 1 1 1 1], L_0000020ad1d3c1d0, L_0000020ad1d3c1d0, L_0000020ad1d3c1d0, L_0000020ad1d3c1d0;
L_0000020ad1d3c310 .concat [ 4 4 4 4], LS_0000020ad1d3c310_0_0, LS_0000020ad1d3c310_0_4, LS_0000020ad1d3c310_0_8, LS_0000020ad1d3c310_0_12;
L_0000020ad1d3c270 .concat [ 16 16 0 0], L_0000020ad1d3b7d0, L_0000020ad1d3c310;
L_0000020ad1d3c3b0 .functor MUXZ 32, L_0000020ad1d3c270, L_0000020ad1d3c130, L_0000020ad1d4d3c0, C4<>;
L_0000020ad1d3c4f0 .concat [ 6 26 0 0], L_0000020ad1cecc00, L_0000020ad1cf2458;
L_0000020ad1d3cd10 .cmp/eq 32, L_0000020ad1d3c4f0, L_0000020ad1cf24a0;
L_0000020ad1d3bcd0 .cmp/eq 6, L_0000020ad1d3a6f0, L_0000020ad1cf24e8;
L_0000020ad1d3c590 .cmp/eq 6, L_0000020ad1d3a6f0, L_0000020ad1cf2530;
L_0000020ad1d3c630 .cmp/eq 6, L_0000020ad1cecc00, L_0000020ad1cf2578;
L_0000020ad1d3c950 .functor MUXZ 32, L_0000020ad1d3c3b0, L_0000020ad1cf25c0, L_0000020ad1d3c630, C4<>;
L_0000020ad1d3bb90 .functor MUXZ 32, L_0000020ad1d3c950, L_0000020ad1d39930, L_0000020ad1d4df20, C4<>;
L_0000020ad1d3cb30 .concat [ 6 26 0 0], L_0000020ad1cecc00, L_0000020ad1cf2608;
L_0000020ad1d3cbd0 .cmp/eq 32, L_0000020ad1d3cb30, L_0000020ad1cf2650;
L_0000020ad1d3cc70 .cmp/eq 6, L_0000020ad1d3a6f0, L_0000020ad1cf2698;
L_0000020ad1d53d50 .cmp/eq 6, L_0000020ad1d3a6f0, L_0000020ad1cf26e0;
L_0000020ad1d53df0 .cmp/eq 6, L_0000020ad1cecc00, L_0000020ad1cf2728;
L_0000020ad1d54430 .functor MUXZ 32, L_0000020ad1d4d200, v0000020ad1ce52e0_0, L_0000020ad1d53df0, C4<>;
L_0000020ad1d53030 .functor MUXZ 32, L_0000020ad1d54430, L_0000020ad1d4d890, L_0000020ad1d4dac0, C4<>;
S_0000020ad1bd46d0 .scope module, "ALUMux" "mux2x1" 3 95, 5 1 0, S_0000020ad1bd4540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020ad1c720d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000020ad1d4dd60 .functor NOT 1, v0000020ad1c61c70_0, C4<0>, C4<0>, C4<0>;
v0000020ad1c61270_0 .net *"_ivl_0", 0 0, L_0000020ad1d4dd60;  1 drivers
v0000020ad1c60f50_0 .net "in1", 31 0, L_0000020ad1d4d890;  alias, 1 drivers
v0000020ad1c61770_0 .net "in2", 31 0, L_0000020ad1d3bb90;  alias, 1 drivers
v0000020ad1c61ef0_0 .net "out", 31 0, L_0000020ad1d3c9f0;  alias, 1 drivers
v0000020ad1c61f90_0 .net "s", 0 0, v0000020ad1c61c70_0;  alias, 1 drivers
L_0000020ad1d3c9f0 .functor MUXZ 32, L_0000020ad1d3bb90, L_0000020ad1d4d890, L_0000020ad1d4dd60, C4<>;
S_0000020ad1bf8690 .scope module, "CU" "controlUnit" 3 79, 6 1 0, S_0000020ad1bd4540;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000020ad1cd4420 .param/l "RType" 0 4 2, C4<000000>;
P_0000020ad1cd4458 .param/l "add" 0 4 5, C4<100000>;
P_0000020ad1cd4490 .param/l "addi" 0 4 8, C4<001000>;
P_0000020ad1cd44c8 .param/l "addu" 0 4 5, C4<100001>;
P_0000020ad1cd4500 .param/l "and_" 0 4 5, C4<100100>;
P_0000020ad1cd4538 .param/l "andi" 0 4 8, C4<001100>;
P_0000020ad1cd4570 .param/l "beq" 0 4 10, C4<000100>;
P_0000020ad1cd45a8 .param/l "bge" 0 4 10, C4<001010>;
P_0000020ad1cd45e0 .param/l "bgt" 0 4 10, C4<001001>;
P_0000020ad1cd4618 .param/l "ble" 0 4 10, C4<000111>;
P_0000020ad1cd4650 .param/l "blt" 0 4 10, C4<000110>;
P_0000020ad1cd4688 .param/l "bne" 0 4 10, C4<000101>;
P_0000020ad1cd46c0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020ad1cd46f8 .param/l "j" 0 4 12, C4<000010>;
P_0000020ad1cd4730 .param/l "jal" 0 4 12, C4<000011>;
P_0000020ad1cd4768 .param/l "jr" 0 4 6, C4<001000>;
P_0000020ad1cd47a0 .param/l "lw" 0 4 8, C4<100011>;
P_0000020ad1cd47d8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020ad1cd4810 .param/l "or_" 0 4 5, C4<100101>;
P_0000020ad1cd4848 .param/l "ori" 0 4 8, C4<001101>;
P_0000020ad1cd4880 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020ad1cd48b8 .param/l "sll" 0 4 6, C4<000000>;
P_0000020ad1cd48f0 .param/l "slt" 0 4 5, C4<101010>;
P_0000020ad1cd4928 .param/l "slti" 0 4 8, C4<101010>;
P_0000020ad1cd4960 .param/l "srl" 0 4 6, C4<000010>;
P_0000020ad1cd4998 .param/l "sub" 0 4 5, C4<100010>;
P_0000020ad1cd49d0 .param/l "subu" 0 4 5, C4<100011>;
P_0000020ad1cd4a08 .param/l "sw" 0 4 8, C4<101011>;
P_0000020ad1cd4a40 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020ad1cd4a78 .param/l "xori" 0 4 8, C4<001110>;
v0000020ad1c61630_0 .var "ALUOp", 3 0;
v0000020ad1c61c70_0 .var "ALUSrc", 0 0;
v0000020ad1c4ae20_0 .var "MemReadEn", 0 0;
v0000020ad1c49e80_0 .var "MemWriteEn", 0 0;
v0000020ad1cd5510_0 .var "MemtoReg", 0 0;
v0000020ad1cd5fb0_0 .var "RegDst", 0 0;
v0000020ad1cd6550_0 .var "RegWriteEn", 0 0;
v0000020ad1cd4e30_0 .net "funct", 5 0, L_0000020ad1d3a6f0;  alias, 1 drivers
v0000020ad1cd55b0_0 .var "hlt", 0 0;
v0000020ad1cd6370_0 .net "opcode", 5 0, L_0000020ad1cecc00;  alias, 1 drivers
v0000020ad1cd5bf0_0 .net "rst", 0 0, v0000020ad1ceefa0_0;  alias, 1 drivers
E_0000020ad1c71410 .event anyedge, v0000020ad1cd5bf0_0, v0000020ad1cd6370_0, v0000020ad1cd4e30_0;
S_0000020ad1bf8820 .scope module, "EDU" "exception_detect_unit" 3 56, 7 3 0, S_0000020ad1bd4540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 6 "funct";
    .port_info 3 /OUTPUT 1 "excep_flag";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
P_0000020ad1cd6ad0 .param/l "RType" 0 4 2, C4<000000>;
P_0000020ad1cd6b08 .param/l "add" 0 4 5, C4<100000>;
P_0000020ad1cd6b40 .param/l "addi" 0 4 8, C4<001000>;
P_0000020ad1cd6b78 .param/l "addu" 0 4 5, C4<100001>;
P_0000020ad1cd6bb0 .param/l "and_" 0 4 5, C4<100100>;
P_0000020ad1cd6be8 .param/l "andi" 0 4 8, C4<001100>;
P_0000020ad1cd6c20 .param/l "beq" 0 4 10, C4<000100>;
P_0000020ad1cd6c58 .param/l "bge" 0 4 10, C4<001010>;
P_0000020ad1cd6c90 .param/l "bgt" 0 4 10, C4<001001>;
P_0000020ad1cd6cc8 .param/l "ble" 0 4 10, C4<000111>;
P_0000020ad1cd6d00 .param/l "blt" 0 4 10, C4<000110>;
P_0000020ad1cd6d38 .param/l "bne" 0 4 10, C4<000101>;
P_0000020ad1cd6d70 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020ad1cd6da8 .param/l "j" 0 4 12, C4<000010>;
P_0000020ad1cd6de0 .param/l "jal" 0 4 12, C4<000011>;
P_0000020ad1cd6e18 .param/l "jr" 0 4 6, C4<001000>;
P_0000020ad1cd6e50 .param/l "lw" 0 4 8, C4<100011>;
P_0000020ad1cd6e88 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020ad1cd6ec0 .param/l "or_" 0 4 5, C4<100101>;
P_0000020ad1cd6ef8 .param/l "ori" 0 4 8, C4<001101>;
P_0000020ad1cd6f30 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020ad1cd6f68 .param/l "sll" 0 4 6, C4<000000>;
P_0000020ad1cd6fa0 .param/l "slt" 0 4 5, C4<101010>;
P_0000020ad1cd6fd8 .param/l "slti" 0 4 8, C4<101010>;
P_0000020ad1cd7010 .param/l "srl" 0 4 6, C4<000010>;
P_0000020ad1cd7048 .param/l "sub" 0 4 5, C4<100010>;
P_0000020ad1cd7080 .param/l "subu" 0 4 5, C4<100011>;
P_0000020ad1cd70b8 .param/l "sw" 0 4 8, C4<101011>;
P_0000020ad1cd70f0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020ad1cd7128 .param/l "xori" 0 4 8, C4<001110>;
L_0000020ad1c7d570 .functor NOT 1, v0000020ad1ceefa0_0, C4<0>, C4<0>, C4<0>;
L_0000020ad1c7df10 .functor OR 1, L_0000020ad1d3a790, L_0000020ad1d392f0, C4<0>, C4<0>;
L_0000020ad1c7dc70 .functor OR 1, L_0000020ad1c7df10, L_0000020ad1d3af10, C4<0>, C4<0>;
L_0000020ad1c7d960 .functor OR 1, L_0000020ad1c7dc70, L_0000020ad1d394d0, C4<0>, C4<0>;
L_0000020ad1c7e290 .functor OR 1, L_0000020ad1c7d960, L_0000020ad1d39570, C4<0>, C4<0>;
L_0000020ad1c7d9d0 .functor OR 1, L_0000020ad1c7e290, L_0000020ad1d3aab0, C4<0>, C4<0>;
L_0000020ad1c7e220 .functor OR 1, L_0000020ad1c7d9d0, L_0000020ad1d3b2d0, C4<0>, C4<0>;
L_0000020ad1c7d3b0 .functor OR 1, L_0000020ad1c7e220, L_0000020ad1d397f0, C4<0>, C4<0>;
L_0000020ad1c7d810 .functor OR 1, L_0000020ad1c7d3b0, L_0000020ad1d39430, C4<0>, C4<0>;
L_0000020ad1c7dab0 .functor OR 1, L_0000020ad1c7d810, L_0000020ad1d3b5f0, C4<0>, C4<0>;
L_0000020ad1c7e0d0 .functor OR 1, L_0000020ad1c7dab0, L_0000020ad1d399d0, C4<0>, C4<0>;
L_0000020ad1c7d650 .functor OR 1, L_0000020ad1c7e0d0, L_0000020ad1d3ad30, C4<0>, C4<0>;
L_0000020ad1c7d730 .functor OR 1, L_0000020ad1c7d650, L_0000020ad1d39250, C4<0>, C4<0>;
L_0000020ad1c7db20 .functor OR 1, L_0000020ad1d3b690, L_0000020ad1d3a150, C4<0>, C4<0>;
L_0000020ad1c7d7a0 .functor OR 1, L_0000020ad1c7db20, L_0000020ad1d39f70, C4<0>, C4<0>;
L_0000020ad1c7d6c0 .functor OR 1, L_0000020ad1c7d7a0, L_0000020ad1d39110, C4<0>, C4<0>;
L_0000020ad1c49240 .functor OR 1, L_0000020ad1c7d6c0, L_0000020ad1d3a830, C4<0>, C4<0>;
L_0000020ad1d4dc10 .functor OR 1, L_0000020ad1c49240, L_0000020ad1d3abf0, C4<0>, C4<0>;
L_0000020ad1d4d190 .functor OR 1, L_0000020ad1d4dc10, L_0000020ad1d39a70, C4<0>, C4<0>;
L_0000020ad1d4dba0 .functor OR 1, L_0000020ad1d4d190, L_0000020ad1d3a290, C4<0>, C4<0>;
L_0000020ad1d4d580 .functor OR 1, L_0000020ad1d4dba0, L_0000020ad1d3a470, C4<0>, C4<0>;
L_0000020ad1d4d740 .functor OR 1, L_0000020ad1d4d580, L_0000020ad1d39b10, C4<0>, C4<0>;
L_0000020ad1d4d5f0 .functor OR 1, L_0000020ad1d4d740, L_0000020ad1d3a650, C4<0>, C4<0>;
L_0000020ad1d4d270 .functor OR 1, L_0000020ad1d4d5f0, L_0000020ad1d3a330, C4<0>, C4<0>;
L_0000020ad1d4d6d0 .functor OR 1, L_0000020ad1d4d270, L_0000020ad1d3a3d0, C4<0>, C4<0>;
L_0000020ad1d4d660 .functor OR 1, L_0000020ad1d4d6d0, L_0000020ad1d39c50, C4<0>, C4<0>;
L_0000020ad1d4e000 .functor OR 1, L_0000020ad1d4d660, L_0000020ad1d3b0f0, C4<0>, C4<0>;
L_0000020ad1d4df90 .functor OR 1, L_0000020ad1d4e000, L_0000020ad1d39cf0, C4<0>, C4<0>;
v0000020ad1cd6410_0 .net "PC", 31 0, v0000020ad1ce52e0_0;  alias, 1 drivers
v0000020ad1cd5290_0 .net *"_ivl_0", 0 0, L_0000020ad1c7d570;  1 drivers
v0000020ad1cd5830_0 .net *"_ivl_10", 0 0, L_0000020ad1d391b0;  1 drivers
v0000020ad1cd5150_0 .net *"_ivl_100", 0 0, L_0000020ad1d3a150;  1 drivers
v0000020ad1cd5330_0 .net *"_ivl_103", 0 0, L_0000020ad1c7db20;  1 drivers
L_0000020ad1cf19a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd58d0_0 .net/2u *"_ivl_104", 5 0, L_0000020ad1cf19a8;  1 drivers
v0000020ad1cd4cf0_0 .net *"_ivl_106", 0 0, L_0000020ad1d39f70;  1 drivers
v0000020ad1cd6910_0 .net *"_ivl_109", 0 0, L_0000020ad1c7d7a0;  1 drivers
L_0000020ad1cf19f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd53d0_0 .net/2u *"_ivl_110", 5 0, L_0000020ad1cf19f0;  1 drivers
v0000020ad1cd5c90_0 .net *"_ivl_112", 0 0, L_0000020ad1d39110;  1 drivers
v0000020ad1cd4ed0_0 .net *"_ivl_115", 0 0, L_0000020ad1c7d6c0;  1 drivers
L_0000020ad1cf1a38 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd4c50_0 .net/2u *"_ivl_116", 5 0, L_0000020ad1cf1a38;  1 drivers
v0000020ad1cd5d30_0 .net *"_ivl_118", 0 0, L_0000020ad1d3a830;  1 drivers
L_0000020ad1cf14e0 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd5790_0 .net/2u *"_ivl_12", 5 0, L_0000020ad1cf14e0;  1 drivers
v0000020ad1cd5970_0 .net *"_ivl_121", 0 0, L_0000020ad1c49240;  1 drivers
L_0000020ad1cf1a80 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd5ab0_0 .net/2u *"_ivl_122", 5 0, L_0000020ad1cf1a80;  1 drivers
v0000020ad1cd5010_0 .net *"_ivl_124", 0 0, L_0000020ad1d3abf0;  1 drivers
v0000020ad1cd65f0_0 .net *"_ivl_127", 0 0, L_0000020ad1d4dc10;  1 drivers
L_0000020ad1cf1ac8 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd5b50_0 .net/2u *"_ivl_128", 5 0, L_0000020ad1cf1ac8;  1 drivers
v0000020ad1cd5470_0 .net *"_ivl_130", 0 0, L_0000020ad1d39a70;  1 drivers
v0000020ad1cd5f10_0 .net *"_ivl_133", 0 0, L_0000020ad1d4d190;  1 drivers
L_0000020ad1cf1b10 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd5a10_0 .net/2u *"_ivl_134", 5 0, L_0000020ad1cf1b10;  1 drivers
v0000020ad1cd51f0_0 .net *"_ivl_136", 0 0, L_0000020ad1d3a290;  1 drivers
v0000020ad1cd5650_0 .net *"_ivl_139", 0 0, L_0000020ad1d4dba0;  1 drivers
v0000020ad1cd56f0_0 .net *"_ivl_14", 0 0, L_0000020ad1d3a790;  1 drivers
L_0000020ad1cf1b58 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd5e70_0 .net/2u *"_ivl_140", 5 0, L_0000020ad1cf1b58;  1 drivers
v0000020ad1cd6690_0 .net *"_ivl_142", 0 0, L_0000020ad1d3a470;  1 drivers
v0000020ad1cd4f70_0 .net *"_ivl_145", 0 0, L_0000020ad1d4d580;  1 drivers
L_0000020ad1cf1ba0 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd60f0_0 .net/2u *"_ivl_146", 5 0, L_0000020ad1cf1ba0;  1 drivers
v0000020ad1cd5dd0_0 .net *"_ivl_148", 0 0, L_0000020ad1d39b10;  1 drivers
v0000020ad1cd6050_0 .net *"_ivl_151", 0 0, L_0000020ad1d4d740;  1 drivers
L_0000020ad1cf1be8 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd6870_0 .net/2u *"_ivl_152", 5 0, L_0000020ad1cf1be8;  1 drivers
v0000020ad1cd64b0_0 .net *"_ivl_154", 0 0, L_0000020ad1d3a650;  1 drivers
v0000020ad1cd69b0_0 .net *"_ivl_157", 0 0, L_0000020ad1d4d5f0;  1 drivers
L_0000020ad1cf1c30 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd4b10_0 .net/2u *"_ivl_158", 5 0, L_0000020ad1cf1c30;  1 drivers
L_0000020ad1cf1528 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd6190_0 .net/2u *"_ivl_16", 5 0, L_0000020ad1cf1528;  1 drivers
v0000020ad1cd6230_0 .net *"_ivl_160", 0 0, L_0000020ad1d3a330;  1 drivers
v0000020ad1cd62d0_0 .net *"_ivl_163", 0 0, L_0000020ad1d4d270;  1 drivers
L_0000020ad1cf1c78 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd6730_0 .net/2u *"_ivl_164", 5 0, L_0000020ad1cf1c78;  1 drivers
v0000020ad1cd67d0_0 .net *"_ivl_166", 0 0, L_0000020ad1d3a3d0;  1 drivers
v0000020ad1cd4d90_0 .net *"_ivl_169", 0 0, L_0000020ad1d4d6d0;  1 drivers
L_0000020ad1cf1cc0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd4bb0_0 .net/2u *"_ivl_170", 5 0, L_0000020ad1cf1cc0;  1 drivers
v0000020ad1cd50b0_0 .net *"_ivl_172", 0 0, L_0000020ad1d39c50;  1 drivers
v0000020ad1cd9060_0 .net *"_ivl_175", 0 0, L_0000020ad1d4d660;  1 drivers
L_0000020ad1cf1d08 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd85c0_0 .net/2u *"_ivl_176", 5 0, L_0000020ad1cf1d08;  1 drivers
v0000020ad1cd71c0_0 .net *"_ivl_178", 0 0, L_0000020ad1d3b0f0;  1 drivers
v0000020ad1cd8c00_0 .net *"_ivl_18", 0 0, L_0000020ad1d392f0;  1 drivers
v0000020ad1cd7580_0 .net *"_ivl_181", 0 0, L_0000020ad1d4e000;  1 drivers
L_0000020ad1cf1d50 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd7440_0 .net/2u *"_ivl_182", 5 0, L_0000020ad1cf1d50;  1 drivers
v0000020ad1cd88e0_0 .net *"_ivl_184", 0 0, L_0000020ad1d39cf0;  1 drivers
v0000020ad1cd7da0_0 .net *"_ivl_187", 0 0, L_0000020ad1d4df90;  1 drivers
L_0000020ad1cf1d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd7c60_0 .net/2u *"_ivl_188", 0 0, L_0000020ad1cf1d98;  1 drivers
L_0000020ad1cf1de0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd73a0_0 .net/2u *"_ivl_190", 0 0, L_0000020ad1cf1de0;  1 drivers
v0000020ad1cd7620_0 .net *"_ivl_192", 0 0, L_0000020ad1d3a8d0;  1 drivers
v0000020ad1cd7260_0 .net *"_ivl_194", 0 0, L_0000020ad1d3b190;  1 drivers
L_0000020ad1cf1408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd8ca0_0 .net/2u *"_ivl_2", 0 0, L_0000020ad1cf1408;  1 drivers
v0000020ad1cd76c0_0 .net *"_ivl_21", 0 0, L_0000020ad1c7df10;  1 drivers
L_0000020ad1cf1570 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd7300_0 .net/2u *"_ivl_22", 5 0, L_0000020ad1cf1570;  1 drivers
v0000020ad1cd8b60_0 .net *"_ivl_24", 0 0, L_0000020ad1d3af10;  1 drivers
v0000020ad1cd8520_0 .net *"_ivl_27", 0 0, L_0000020ad1c7dc70;  1 drivers
L_0000020ad1cf15b8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd7760_0 .net/2u *"_ivl_28", 5 0, L_0000020ad1cf15b8;  1 drivers
v0000020ad1cd74e0_0 .net *"_ivl_30", 0 0, L_0000020ad1d394d0;  1 drivers
v0000020ad1cd8ac0_0 .net *"_ivl_33", 0 0, L_0000020ad1c7d960;  1 drivers
L_0000020ad1cf1600 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd8d40_0 .net/2u *"_ivl_34", 5 0, L_0000020ad1cf1600;  1 drivers
v0000020ad1cd7d00_0 .net *"_ivl_36", 0 0, L_0000020ad1d39570;  1 drivers
v0000020ad1cd8de0_0 .net *"_ivl_39", 0 0, L_0000020ad1c7e290;  1 drivers
v0000020ad1cd8e80_0 .net *"_ivl_4", 31 0, L_0000020ad1d3b050;  1 drivers
L_0000020ad1cf1648 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd8980_0 .net/2u *"_ivl_40", 5 0, L_0000020ad1cf1648;  1 drivers
v0000020ad1cd7800_0 .net *"_ivl_42", 0 0, L_0000020ad1d3aab0;  1 drivers
v0000020ad1cd7bc0_0 .net *"_ivl_45", 0 0, L_0000020ad1c7d9d0;  1 drivers
L_0000020ad1cf1690 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd78a0_0 .net/2u *"_ivl_46", 5 0, L_0000020ad1cf1690;  1 drivers
v0000020ad1cd7e40_0 .net *"_ivl_48", 0 0, L_0000020ad1d3b2d0;  1 drivers
v0000020ad1cd8340_0 .net *"_ivl_51", 0 0, L_0000020ad1c7e220;  1 drivers
L_0000020ad1cf16d8 .functor BUFT 1, C4<100111>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd8f20_0 .net/2u *"_ivl_52", 5 0, L_0000020ad1cf16d8;  1 drivers
v0000020ad1cd7940_0 .net *"_ivl_54", 0 0, L_0000020ad1d397f0;  1 drivers
v0000020ad1cd7ee0_0 .net *"_ivl_57", 0 0, L_0000020ad1c7d3b0;  1 drivers
L_0000020ad1cf1720 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd8a20_0 .net/2u *"_ivl_58", 5 0, L_0000020ad1cf1720;  1 drivers
v0000020ad1cd83e0_0 .net *"_ivl_60", 0 0, L_0000020ad1d39430;  1 drivers
v0000020ad1cd8200_0 .net *"_ivl_63", 0 0, L_0000020ad1c7d810;  1 drivers
L_0000020ad1cf1768 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd8fc0_0 .net/2u *"_ivl_64", 5 0, L_0000020ad1cf1768;  1 drivers
v0000020ad1cd7f80_0 .net *"_ivl_66", 0 0, L_0000020ad1d3b5f0;  1 drivers
v0000020ad1cd79e0_0 .net *"_ivl_69", 0 0, L_0000020ad1c7dab0;  1 drivers
L_0000020ad1cf1450 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd87a0_0 .net *"_ivl_7", 25 0, L_0000020ad1cf1450;  1 drivers
L_0000020ad1cf17b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd8020_0 .net/2u *"_ivl_70", 5 0, L_0000020ad1cf17b0;  1 drivers
v0000020ad1cd7a80_0 .net *"_ivl_72", 0 0, L_0000020ad1d399d0;  1 drivers
v0000020ad1cd8660_0 .net *"_ivl_75", 0 0, L_0000020ad1c7e0d0;  1 drivers
L_0000020ad1cf17f8 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd7b20_0 .net/2u *"_ivl_76", 5 0, L_0000020ad1cf17f8;  1 drivers
v0000020ad1cd80c0_0 .net *"_ivl_78", 0 0, L_0000020ad1d3ad30;  1 drivers
L_0000020ad1cf1498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd8480_0 .net/2u *"_ivl_8", 31 0, L_0000020ad1cf1498;  1 drivers
v0000020ad1cd8160_0 .net *"_ivl_81", 0 0, L_0000020ad1c7d650;  1 drivers
L_0000020ad1cf1840 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0000020ad1cd8700_0 .net/2u *"_ivl_82", 5 0, L_0000020ad1cf1840;  1 drivers
v0000020ad1cd82a0_0 .net *"_ivl_84", 0 0, L_0000020ad1d39250;  1 drivers
v0000020ad1cd8840_0 .net *"_ivl_87", 0 0, L_0000020ad1c7d730;  1 drivers
L_0000020ad1cf1888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020ad1cdbe00_0 .net/2u *"_ivl_88", 0 0, L_0000020ad1cf1888;  1 drivers
L_0000020ad1cf18d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020ad1cda640_0 .net/2u *"_ivl_90", 0 0, L_0000020ad1cf18d0;  1 drivers
v0000020ad1cdad20_0 .net *"_ivl_92", 0 0, L_0000020ad1d39390;  1 drivers
L_0000020ad1cf1918 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000020ad1cdb680_0 .net/2u *"_ivl_94", 5 0, L_0000020ad1cf1918;  1 drivers
v0000020ad1cda5a0_0 .net *"_ivl_96", 0 0, L_0000020ad1d3b690;  1 drivers
L_0000020ad1cf1960 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000020ad1cdb720_0 .net/2u *"_ivl_98", 5 0, L_0000020ad1cf1960;  1 drivers
v0000020ad1cdab40_0 .net "clk", 0 0, L_0000020ad1c7dc00;  alias, 1 drivers
v0000020ad1cda6e0_0 .net "excep_flag", 0 0, L_0000020ad1d39d90;  alias, 1 drivers
v0000020ad1cda780_0 .net "funct", 5 0, L_0000020ad1d3a6f0;  alias, 1 drivers
v0000020ad1cdbf40_0 .net "opcode", 5 0, L_0000020ad1cecc00;  alias, 1 drivers
v0000020ad1cdb7c0_0 .net "rst", 0 0, v0000020ad1ceefa0_0;  alias, 1 drivers
L_0000020ad1d3b050 .concat [ 6 26 0 0], L_0000020ad1cecc00, L_0000020ad1cf1450;
L_0000020ad1d391b0 .cmp/eq 32, L_0000020ad1d3b050, L_0000020ad1cf1498;
L_0000020ad1d3a790 .cmp/eq 6, L_0000020ad1d3a6f0, L_0000020ad1cf14e0;
L_0000020ad1d392f0 .cmp/eq 6, L_0000020ad1d3a6f0, L_0000020ad1cf1528;
L_0000020ad1d3af10 .cmp/eq 6, L_0000020ad1d3a6f0, L_0000020ad1cf1570;
L_0000020ad1d394d0 .cmp/eq 6, L_0000020ad1d3a6f0, L_0000020ad1cf15b8;
L_0000020ad1d39570 .cmp/eq 6, L_0000020ad1d3a6f0, L_0000020ad1cf1600;
L_0000020ad1d3aab0 .cmp/eq 6, L_0000020ad1d3a6f0, L_0000020ad1cf1648;
L_0000020ad1d3b2d0 .cmp/eq 6, L_0000020ad1d3a6f0, L_0000020ad1cf1690;
L_0000020ad1d397f0 .cmp/eq 6, L_0000020ad1d3a6f0, L_0000020ad1cf16d8;
L_0000020ad1d39430 .cmp/eq 6, L_0000020ad1d3a6f0, L_0000020ad1cf1720;
L_0000020ad1d3b5f0 .cmp/eq 6, L_0000020ad1d3a6f0, L_0000020ad1cf1768;
L_0000020ad1d399d0 .cmp/eq 6, L_0000020ad1d3a6f0, L_0000020ad1cf17b0;
L_0000020ad1d3ad30 .cmp/eq 6, L_0000020ad1d3a6f0, L_0000020ad1cf17f8;
L_0000020ad1d39250 .cmp/eq 6, L_0000020ad1d3a6f0, L_0000020ad1cf1840;
L_0000020ad1d39390 .functor MUXZ 1, L_0000020ad1cf18d0, L_0000020ad1cf1888, L_0000020ad1c7d730, C4<>;
L_0000020ad1d3b690 .cmp/eq 6, L_0000020ad1cecc00, L_0000020ad1cf1918;
L_0000020ad1d3a150 .cmp/eq 6, L_0000020ad1cecc00, L_0000020ad1cf1960;
L_0000020ad1d39f70 .cmp/eq 6, L_0000020ad1cecc00, L_0000020ad1cf19a8;
L_0000020ad1d39110 .cmp/eq 6, L_0000020ad1cecc00, L_0000020ad1cf19f0;
L_0000020ad1d3a830 .cmp/eq 6, L_0000020ad1cecc00, L_0000020ad1cf1a38;
L_0000020ad1d3abf0 .cmp/eq 6, L_0000020ad1cecc00, L_0000020ad1cf1a80;
L_0000020ad1d39a70 .cmp/eq 6, L_0000020ad1cecc00, L_0000020ad1cf1ac8;
L_0000020ad1d3a290 .cmp/eq 6, L_0000020ad1cecc00, L_0000020ad1cf1b10;
L_0000020ad1d3a470 .cmp/eq 6, L_0000020ad1cecc00, L_0000020ad1cf1b58;
L_0000020ad1d39b10 .cmp/eq 6, L_0000020ad1cecc00, L_0000020ad1cf1ba0;
L_0000020ad1d3a650 .cmp/eq 6, L_0000020ad1cecc00, L_0000020ad1cf1be8;
L_0000020ad1d3a330 .cmp/eq 6, L_0000020ad1cecc00, L_0000020ad1cf1c30;
L_0000020ad1d3a3d0 .cmp/eq 6, L_0000020ad1cecc00, L_0000020ad1cf1c78;
L_0000020ad1d39c50 .cmp/eq 6, L_0000020ad1cecc00, L_0000020ad1cf1cc0;
L_0000020ad1d3b0f0 .cmp/eq 6, L_0000020ad1cecc00, L_0000020ad1cf1d08;
L_0000020ad1d39cf0 .cmp/eq 6, L_0000020ad1cecc00, L_0000020ad1cf1d50;
L_0000020ad1d3a8d0 .functor MUXZ 1, L_0000020ad1cf1de0, L_0000020ad1cf1d98, L_0000020ad1d4df90, C4<>;
L_0000020ad1d3b190 .functor MUXZ 1, L_0000020ad1d3a8d0, L_0000020ad1d39390, L_0000020ad1d391b0, C4<>;
L_0000020ad1d39d90 .functor MUXZ 1, L_0000020ad1d3b190, L_0000020ad1cf1408, L_0000020ad1c7d570, C4<>;
S_0000020ad1bbd8b0 .scope module, "InstMem" "IM" 3 75, 8 2 0, S_0000020ad1bd4540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_0000020ad1d4d2e0 .functor BUFZ 32, L_0000020ad1d3bc30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020ad1cda1e0 .array "InstMem", 0 1023, 31 0;
v0000020ad1cda820_0 .net *"_ivl_0", 31 0, L_0000020ad1d3bc30;  1 drivers
v0000020ad1cdb540_0 .net *"_ivl_3", 9 0, L_0000020ad1d3cdb0;  1 drivers
v0000020ad1cdaa00_0 .net *"_ivl_4", 11 0, L_0000020ad1d3c770;  1 drivers
L_0000020ad1cf2218 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020ad1cdb5e0_0 .net *"_ivl_7", 1 0, L_0000020ad1cf2218;  1 drivers
v0000020ad1cda8c0_0 .net "address", 31 0, v0000020ad1ce52e0_0;  alias, 1 drivers
v0000020ad1cdb860_0 .var/i "i", 31 0;
v0000020ad1cdb900_0 .net "q", 31 0, L_0000020ad1d4d2e0;  alias, 1 drivers
L_0000020ad1d3bc30 .array/port v0000020ad1cda1e0, L_0000020ad1d3c770;
L_0000020ad1d3cdb0 .part v0000020ad1ce52e0_0, 0, 10;
L_0000020ad1d3c770 .concat [ 10 2 0 0], L_0000020ad1d3cdb0, L_0000020ad1cf2218;
S_0000020ad1bbda40 .scope module, "RF" "registerFile" 3 85, 9 1 0, S_0000020ad1bd4540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000020ad1d4d200 .functor BUFZ 32, L_0000020ad1d3b9b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020ad1d4d890 .functor BUFZ 32, L_0000020ad1d3baf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020ad1cdbae0_1 .array/port v0000020ad1cdbae0, 1;
L_0000020ad1d4d120 .functor BUFZ 32, v0000020ad1cdbae0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020ad1cdbae0_2 .array/port v0000020ad1cdbae0, 2;
L_0000020ad1d4d4a0 .functor BUFZ 32, v0000020ad1cdbae0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020ad1cdbae0_3 .array/port v0000020ad1cdbae0, 3;
L_0000020ad1d4d9e0 .functor BUFZ 32, v0000020ad1cdbae0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020ad1cdbae0_4 .array/port v0000020ad1cdbae0, 4;
L_0000020ad1d4ddd0 .functor BUFZ 32, v0000020ad1cdbae0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020ad1cdbae0_5 .array/port v0000020ad1cdbae0, 5;
L_0000020ad1d4d510 .functor BUFZ 32, v0000020ad1cdbae0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020ad1cdbae0_6 .array/port v0000020ad1cdbae0, 6;
L_0000020ad1d4d350 .functor BUFZ 32, v0000020ad1cdbae0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020ad1cdc080_0 .net *"_ivl_0", 31 0, L_0000020ad1d3b9b0;  1 drivers
v0000020ad1cda960_0 .net *"_ivl_10", 6 0, L_0000020ad1d3c450;  1 drivers
L_0000020ad1cf22f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020ad1cdb9a0_0 .net *"_ivl_13", 1 0, L_0000020ad1cf22f0;  1 drivers
v0000020ad1cdbcc0_0 .net *"_ivl_2", 6 0, L_0000020ad1d3c090;  1 drivers
L_0000020ad1cf22a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020ad1cdaaa0_0 .net *"_ivl_5", 1 0, L_0000020ad1cf22a8;  1 drivers
v0000020ad1cdabe0_0 .net *"_ivl_8", 31 0, L_0000020ad1d3baf0;  1 drivers
v0000020ad1cdba40_0 .net "clk", 0 0, L_0000020ad1c7dc00;  alias, 1 drivers
v0000020ad1cdac80_0 .var/i "i", 31 0;
v0000020ad1cdadc0_0 .net "readData1", 31 0, L_0000020ad1d4d200;  alias, 1 drivers
v0000020ad1cda280_0 .net "readData2", 31 0, L_0000020ad1d4d890;  alias, 1 drivers
v0000020ad1cdb180_0 .net "readRegister1", 4 0, L_0000020ad1d39610;  alias, 1 drivers
v0000020ad1cda500_0 .net "readRegister2", 4 0, L_0000020ad1d3ae70;  alias, 1 drivers
v0000020ad1cdbae0 .array "registers", 31 0, 31 0;
v0000020ad1cdbb80_0 .net "regs0", 31 0, L_0000020ad1d4d120;  alias, 1 drivers
v0000020ad1cdae60_0 .net "regs1", 31 0, L_0000020ad1d4d4a0;  alias, 1 drivers
v0000020ad1cdbc20_0 .net "regs2", 31 0, L_0000020ad1d4d9e0;  alias, 1 drivers
v0000020ad1cdbd60_0 .net "regs3", 31 0, L_0000020ad1d4ddd0;  alias, 1 drivers
v0000020ad1cda320_0 .net "regs4", 31 0, L_0000020ad1d4d510;  alias, 1 drivers
v0000020ad1cdaf00_0 .net "regs5", 31 0, L_0000020ad1d4d350;  alias, 1 drivers
v0000020ad1cdbea0_0 .net "rst", 0 0, v0000020ad1ceefa0_0;  alias, 1 drivers
v0000020ad1cdafa0_0 .net "we", 0 0, v0000020ad1cd6550_0;  alias, 1 drivers
v0000020ad1cda3c0_0 .net "writeData", 31 0, L_0000020ad1d537b0;  alias, 1 drivers
v0000020ad1cda460_0 .net "writeRegister", 4 0, L_0000020ad1d3b910;  alias, 1 drivers
E_0000020ad1c71450/0 .event negedge, v0000020ad1cd5bf0_0;
E_0000020ad1c71450/1 .event posedge, v0000020ad1cdab40_0;
E_0000020ad1c71450 .event/or E_0000020ad1c71450/0, E_0000020ad1c71450/1;
L_0000020ad1d3b9b0 .array/port v0000020ad1cdbae0, L_0000020ad1d3c090;
L_0000020ad1d3c090 .concat [ 5 2 0 0], L_0000020ad1d39610, L_0000020ad1cf22a8;
L_0000020ad1d3baf0 .array/port v0000020ad1cdbae0, L_0000020ad1d3c450;
L_0000020ad1d3c450 .concat [ 5 2 0 0], L_0000020ad1d3ae70, L_0000020ad1cf22f0;
S_0000020ad1c14530 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 9 29, 9 29 0, S_0000020ad1bbda40;
 .timescale 0 0;
v0000020ad1cdbfe0_0 .var/i "i", 31 0;
S_0000020ad1c146c0 .scope module, "RFMux" "mux2x1" 3 83, 5 1 0, S_0000020ad1bd4540;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000020ad1c72b10 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000020ad1d4d820 .functor NOT 1, v0000020ad1cd5fb0_0, C4<0>, C4<0>, C4<0>;
v0000020ad1cdb040_0 .net *"_ivl_0", 0 0, L_0000020ad1d4d820;  1 drivers
v0000020ad1cdb0e0_0 .net "in1", 4 0, L_0000020ad1d3ae70;  alias, 1 drivers
v0000020ad1cdb220_0 .net "in2", 4 0, L_0000020ad1ced560;  alias, 1 drivers
v0000020ad1cdb2c0_0 .net "out", 4 0, L_0000020ad1d3b910;  alias, 1 drivers
v0000020ad1cdb360_0 .net "s", 0 0, v0000020ad1cd5fb0_0;  alias, 1 drivers
L_0000020ad1d3b910 .functor MUXZ 5, L_0000020ad1ced560, L_0000020ad1d3ae70, L_0000020ad1d4d820, C4<>;
S_0000020ad1b6bfe0 .scope module, "WBMux" "mux2x1" 3 106, 5 1 0, S_0000020ad1bd4540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020ad1c724d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000020ad1d4d430 .functor NOT 1, v0000020ad1cd5510_0, C4<0>, C4<0>, C4<0>;
v0000020ad1cdb400_0 .net *"_ivl_0", 0 0, L_0000020ad1d4d430;  1 drivers
v0000020ad1cdb4a0_0 .net "in1", 31 0, v0000020ad1ce45c0_0;  alias, 1 drivers
v0000020ad1ce4480_0 .net "in2", 31 0, v0000020ad1ce5060_0;  alias, 1 drivers
v0000020ad1ce43e0_0 .net "out", 31 0, L_0000020ad1d537b0;  alias, 1 drivers
v0000020ad1ce5100_0 .net "s", 0 0, v0000020ad1cd5510_0;  alias, 1 drivers
L_0000020ad1d537b0 .functor MUXZ 32, v0000020ad1ce5060_0, v0000020ad1ce45c0_0, L_0000020ad1d4d430, C4<>;
S_0000020ad1b6c170 .scope module, "alu" "ALU" 3 100, 10 1 0, S_0000020ad1bd4540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000020ad1beaf60 .param/l "ADD" 0 10 12, C4<0000>;
P_0000020ad1beaf98 .param/l "AND" 0 10 12, C4<0010>;
P_0000020ad1beafd0 .param/l "NOR" 0 10 12, C4<0101>;
P_0000020ad1beb008 .param/l "OR" 0 10 12, C4<0011>;
P_0000020ad1beb040 .param/l "SGT" 0 10 12, C4<0111>;
P_0000020ad1beb078 .param/l "SLL" 0 10 12, C4<1000>;
P_0000020ad1beb0b0 .param/l "SLT" 0 10 12, C4<0110>;
P_0000020ad1beb0e8 .param/l "SRL" 0 10 12, C4<1001>;
P_0000020ad1beb120 .param/l "SUB" 0 10 12, C4<0001>;
P_0000020ad1beb158 .param/l "XOR" 0 10 12, C4<0100>;
P_0000020ad1beb190 .param/l "data_width" 0 10 3, +C4<00000000000000000000000000100000>;
P_0000020ad1beb1c8 .param/l "sel_width" 0 10 4, +C4<00000000000000000000000000000100>;
L_0000020ad1cf2770 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ad1ce60a0_0 .net/2u *"_ivl_0", 31 0, L_0000020ad1cf2770;  1 drivers
v0000020ad1ce5240_0 .net "opSel", 3 0, v0000020ad1c61630_0;  alias, 1 drivers
v0000020ad1ce4520_0 .net "operand1", 31 0, L_0000020ad1d53030;  alias, 1 drivers
v0000020ad1ce4f20_0 .net "operand2", 31 0, L_0000020ad1d3c9f0;  alias, 1 drivers
v0000020ad1ce45c0_0 .var "result", 31 0;
v0000020ad1ce5420_0 .net "zero", 0 0, L_0000020ad1d52db0;  alias, 1 drivers
E_0000020ad1c72a50 .event anyedge, v0000020ad1c61630_0, v0000020ad1ce4520_0, v0000020ad1c61ef0_0;
L_0000020ad1d52db0 .cmp/eq 32, v0000020ad1ce45c0_0, L_0000020ad1cf2770;
S_0000020ad1beb210 .scope module, "branchcontroller" "BranchController" 3 54, 11 1 0, S_0000020ad1bd4540;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000020ad1cea1d0 .param/l "RType" 0 4 2, C4<000000>;
P_0000020ad1cea208 .param/l "add" 0 4 5, C4<100000>;
P_0000020ad1cea240 .param/l "addi" 0 4 8, C4<001000>;
P_0000020ad1cea278 .param/l "addu" 0 4 5, C4<100001>;
P_0000020ad1cea2b0 .param/l "and_" 0 4 5, C4<100100>;
P_0000020ad1cea2e8 .param/l "andi" 0 4 8, C4<001100>;
P_0000020ad1cea320 .param/l "beq" 0 4 10, C4<000100>;
P_0000020ad1cea358 .param/l "bge" 0 4 10, C4<001010>;
P_0000020ad1cea390 .param/l "bgt" 0 4 10, C4<001001>;
P_0000020ad1cea3c8 .param/l "ble" 0 4 10, C4<000111>;
P_0000020ad1cea400 .param/l "blt" 0 4 10, C4<000110>;
P_0000020ad1cea438 .param/l "bne" 0 4 10, C4<000101>;
P_0000020ad1cea470 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020ad1cea4a8 .param/l "j" 0 4 12, C4<000010>;
P_0000020ad1cea4e0 .param/l "jal" 0 4 12, C4<000011>;
P_0000020ad1cea518 .param/l "jr" 0 4 6, C4<001000>;
P_0000020ad1cea550 .param/l "lw" 0 4 8, C4<100011>;
P_0000020ad1cea588 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020ad1cea5c0 .param/l "or_" 0 4 5, C4<100101>;
P_0000020ad1cea5f8 .param/l "ori" 0 4 8, C4<001101>;
P_0000020ad1cea630 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020ad1cea668 .param/l "sll" 0 4 6, C4<000000>;
P_0000020ad1cea6a0 .param/l "slt" 0 4 5, C4<101010>;
P_0000020ad1cea6d8 .param/l "slti" 0 4 8, C4<101010>;
P_0000020ad1cea710 .param/l "srl" 0 4 6, C4<000010>;
P_0000020ad1cea748 .param/l "sub" 0 4 5, C4<100010>;
P_0000020ad1cea780 .param/l "subu" 0 4 5, C4<100011>;
P_0000020ad1cea7b8 .param/l "sw" 0 4 8, C4<101011>;
P_0000020ad1cea7f0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020ad1cea828 .param/l "xori" 0 4 8, C4<001110>;
v0000020ad1ce4840_0 .var "PCsrc", 1 0;
v0000020ad1ce4ac0_0 .net "excep_flag", 0 0, L_0000020ad1d39d90;  alias, 1 drivers
v0000020ad1ce54c0_0 .net "funct", 5 0, L_0000020ad1d3a6f0;  alias, 1 drivers
v0000020ad1ce4660_0 .net "opcode", 5 0, L_0000020ad1cecc00;  alias, 1 drivers
v0000020ad1ce4fc0_0 .net "operand1", 31 0, L_0000020ad1d4d200;  alias, 1 drivers
v0000020ad1ce4980_0 .net "operand2", 31 0, L_0000020ad1d3c9f0;  alias, 1 drivers
v0000020ad1ce42a0_0 .net "rst", 0 0, v0000020ad1ceefa0_0;  alias, 1 drivers
E_0000020ad1c72a90/0 .event anyedge, v0000020ad1cd5bf0_0, v0000020ad1cda6e0_0, v0000020ad1cd6370_0, v0000020ad1cdadc0_0;
E_0000020ad1c72a90/1 .event anyedge, v0000020ad1c61ef0_0, v0000020ad1cd4e30_0;
E_0000020ad1c72a90 .event/or E_0000020ad1c72a90/0, E_0000020ad1c72a90/1;
S_0000020ad1be3df0 .scope module, "dataMem" "DM" 3 104, 12 2 0, S_0000020ad1bd4540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000020ad1ce5c40 .array "DataMem", 0 1023, 31 0;
v0000020ad1ce48e0_0 .net "address", 31 0, v0000020ad1ce45c0_0;  alias, 1 drivers
v0000020ad1ce4b60_0 .net "clock", 0 0, L_0000020ad1c7dc00;  alias, 1 drivers
v0000020ad1ce56a0_0 .net "data", 31 0, L_0000020ad1d4d890;  alias, 1 drivers
v0000020ad1ce5e20_0 .var/i "i", 31 0;
v0000020ad1ce5060_0 .var "q", 31 0;
v0000020ad1ce4200_0 .net "rden", 0 0, v0000020ad1c4ae20_0;  alias, 1 drivers
v0000020ad1ce51a0_0 .net "wren", 0 0, v0000020ad1c49e80_0;  alias, 1 drivers
E_0000020ad1c72550 .event negedge, v0000020ad1cdab40_0;
S_0000020ad1be3f80 .scope module, "pc" "programCounter" 3 72, 13 1 0, S_0000020ad1bd4540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000020ad1c72650 .param/l "initialaddr" 0 13 10, +C4<11111111111111111111111111111111>;
v0000020ad1ce4700_0 .net "PCin", 31 0, L_0000020ad1d3bff0;  alias, 1 drivers
v0000020ad1ce52e0_0 .var "PCout", 31 0;
v0000020ad1ce4a20_0 .net "clk", 0 0, L_0000020ad1c7dc00;  alias, 1 drivers
v0000020ad1ce5880_0 .net "rst", 0 0, v0000020ad1ceefa0_0;  alias, 1 drivers
    .scope S_0000020ad1beb210;
T_0 ;
    %wait E_0000020ad1c72a90;
    %load/vec4 v0000020ad1ce42a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020ad1ce4840_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020ad1ce4ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020ad1ce4840_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000020ad1ce4660_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.14, 4;
    %load/vec4 v0000020ad1ce4fc0_0;
    %load/vec4 v0000020ad1ce4980_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/1 T_0.13, 8;
    %load/vec4 v0000020ad1ce4660_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.15, 4;
    %load/vec4 v0000020ad1ce4fc0_0;
    %load/vec4 v0000020ad1ce4980_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.15;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.13;
    %jmp/1 T_0.12, 8;
    %load/vec4 v0000020ad1ce4660_0;
    %cmpi/e 6, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.16, 4;
    %load/vec4 v0000020ad1ce4fc0_0;
    %load/vec4 v0000020ad1ce4980_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.16;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.12;
    %jmp/1 T_0.11, 8;
    %load/vec4 v0000020ad1ce4660_0;
    %cmpi/e 7, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.17, 4;
    %load/vec4 v0000020ad1ce4fc0_0;
    %load/vec4 v0000020ad1ce4980_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.17;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.11;
    %jmp/1 T_0.10, 8;
    %load/vec4 v0000020ad1ce4660_0;
    %cmpi/e 9, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.18, 4;
    %load/vec4 v0000020ad1ce4980_0;
    %load/vec4 v0000020ad1ce4fc0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.18;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.10;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000020ad1ce4660_0;
    %cmpi/e 10, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.19, 4;
    %load/vec4 v0000020ad1ce4980_0;
    %load/vec4 v0000020ad1ce4fc0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.19;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000020ad1ce4660_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000020ad1ce4660_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000020ad1ce4660_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.20, 4;
    %load/vec4 v0000020ad1ce54c0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.20;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020ad1ce4840_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020ad1ce4840_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000020ad1be3f80;
T_1 ;
    %wait E_0000020ad1c71450;
    %load/vec4 v0000020ad1ce5880_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000020ad1ce52e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020ad1ce4700_0;
    %assign/vec4 v0000020ad1ce52e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020ad1bbd8b0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020ad1cdb860_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000020ad1cdb860_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020ad1cdb860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cda1e0, 0, 4;
    %load/vec4 v0000020ad1cdb860_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020ad1cdb860_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cda1e0, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cda1e0, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cda1e0, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cda1e0, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cda1e0, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cda1e0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cda1e0, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cda1e0, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cda1e0, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cda1e0, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cda1e0, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cda1e0, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cda1e0, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cda1e0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cda1e0, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cda1e0, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cda1e0, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cda1e0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cda1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cda1e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cda1e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cda1e0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cda1e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cda1e0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000020ad1bf8690;
T_3 ;
    %wait E_0000020ad1c71410;
    %load/vec4 v0000020ad1cd5bf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000020ad1cd55b0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000020ad1c61630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ad1c61c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ad1cd6550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ad1c49e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ad1cd5510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ad1c4ae20_0, 0;
    %assign/vec4 v0000020ad1cd5fb0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000020ad1cd55b0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000020ad1c61630_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000020ad1c61c70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020ad1cd6550_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020ad1c49e80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020ad1cd5510_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020ad1c4ae20_0, 0, 1;
    %store/vec4 v0000020ad1cd5fb0_0, 0, 1;
    %load/vec4 v0000020ad1cd6370_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.20;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ad1cd55b0_0, 0;
    %jmp T_3.20;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ad1cd5fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ad1cd6550_0, 0;
    %load/vec4 v0000020ad1cd4e30_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %jmp T_3.35;
T_3.21 ;
    %jmp T_3.35;
T_3.22 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020ad1c61630_0, 0;
    %jmp T_3.35;
T_3.23 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020ad1c61630_0, 0;
    %jmp T_3.35;
T_3.24 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020ad1c61630_0, 0;
    %jmp T_3.35;
T_3.25 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020ad1c61630_0, 0;
    %jmp T_3.35;
T_3.26 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020ad1c61630_0, 0;
    %jmp T_3.35;
T_3.27 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020ad1c61630_0, 0;
    %jmp T_3.35;
T_3.28 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020ad1c61630_0, 0;
    %jmp T_3.35;
T_3.29 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000020ad1c61630_0, 0;
    %jmp T_3.35;
T_3.30 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020ad1c61630_0, 0;
    %jmp T_3.35;
T_3.31 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000020ad1c61630_0, 0;
    %jmp T_3.35;
T_3.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ad1c61c70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000020ad1c61630_0, 0;
    %jmp T_3.35;
T_3.33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ad1c61c70_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000020ad1c61630_0, 0;
    %jmp T_3.35;
T_3.34 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020ad1c61630_0, 0;
    %jmp T_3.35;
T_3.35 ;
    %pop/vec4 1;
    %jmp T_3.20;
T_3.4 ;
    %jmp T_3.20;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ad1cd6550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ad1cd5fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ad1c61c70_0, 0;
    %jmp T_3.20;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ad1cd6550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ad1cd5fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ad1c61c70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020ad1c61630_0, 0;
    %jmp T_3.20;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ad1cd6550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ad1c61c70_0, 0;
    %jmp T_3.20;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020ad1c61630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ad1cd6550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ad1c61c70_0, 0;
    %jmp T_3.20;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020ad1c61630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ad1cd6550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ad1c61c70_0, 0;
    %jmp T_3.20;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020ad1c61630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ad1cd6550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ad1c61c70_0, 0;
    %jmp T_3.20;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ad1c4ae20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ad1cd6550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ad1c61c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ad1cd5510_0, 0;
    %jmp T_3.20;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ad1c49e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ad1c61c70_0, 0;
    %jmp T_3.20;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020ad1c61630_0, 0;
    %jmp T_3.20;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020ad1c61630_0, 0;
    %jmp T_3.20;
T_3.15 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020ad1c61630_0, 0;
    %jmp T_3.20;
T_3.16 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020ad1c61630_0, 0;
    %jmp T_3.20;
T_3.17 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020ad1c61630_0, 0;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020ad1c61630_0, 0;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020ad1bbda40;
T_4 ;
    %wait E_0000020ad1c71450;
    %fork t_1, S_0000020ad1c14530;
    %jmp t_0;
    .scope S_0000020ad1c14530;
t_1 ;
    %load/vec4 v0000020ad1cdbea0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020ad1cdbfe0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000020ad1cdbfe0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020ad1cdbfe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cdbae0, 0, 4;
    %load/vec4 v0000020ad1cdbfe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020ad1cdbfe0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020ad1cdafa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000020ad1cda3c0_0;
    %load/vec4 v0000020ad1cda460_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cdbae0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1cdbae0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000020ad1bbda40;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020ad1bbda40;
T_5 ;
    %delay 200004, 0;
    %vpi_call 9 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020ad1cdac80_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000020ad1cdac80_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000020ad1cdac80_0;
    %ix/getv/s 4, v0000020ad1cdac80_0;
    %load/vec4a v0000020ad1cdbae0, 4;
    %ix/getv/s 4, v0000020ad1cdac80_0;
    %load/vec4a v0000020ad1cdbae0, 4;
    %vpi_call 9 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000020ad1cdac80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020ad1cdac80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000020ad1b6c170;
T_6 ;
    %wait E_0000020ad1c72a50;
    %load/vec4 v0000020ad1ce5240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000020ad1ce45c0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000020ad1ce4520_0;
    %load/vec4 v0000020ad1ce4f20_0;
    %add;
    %assign/vec4 v0000020ad1ce45c0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000020ad1ce4520_0;
    %load/vec4 v0000020ad1ce4f20_0;
    %sub;
    %assign/vec4 v0000020ad1ce45c0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000020ad1ce4520_0;
    %load/vec4 v0000020ad1ce4f20_0;
    %and;
    %assign/vec4 v0000020ad1ce45c0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000020ad1ce4520_0;
    %load/vec4 v0000020ad1ce4f20_0;
    %or;
    %assign/vec4 v0000020ad1ce45c0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000020ad1ce4520_0;
    %load/vec4 v0000020ad1ce4f20_0;
    %xor;
    %assign/vec4 v0000020ad1ce45c0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000020ad1ce4520_0;
    %load/vec4 v0000020ad1ce4f20_0;
    %or;
    %inv;
    %assign/vec4 v0000020ad1ce45c0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000020ad1ce4520_0;
    %load/vec4 v0000020ad1ce4f20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000020ad1ce45c0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000020ad1ce4f20_0;
    %load/vec4 v0000020ad1ce4520_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000020ad1ce45c0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000020ad1ce4520_0;
    %ix/getv 4, v0000020ad1ce4f20_0;
    %shiftl 4;
    %assign/vec4 v0000020ad1ce45c0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000020ad1ce4520_0;
    %ix/getv 4, v0000020ad1ce4f20_0;
    %shiftr 4;
    %assign/vec4 v0000020ad1ce45c0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000020ad1be3df0;
T_7 ;
    %wait E_0000020ad1c72550;
    %load/vec4 v0000020ad1ce4200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000020ad1ce48e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000020ad1ce5c40, 4;
    %assign/vec4 v0000020ad1ce5060_0, 0;
T_7.0 ;
    %load/vec4 v0000020ad1ce51a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000020ad1ce56a0_0;
    %ix/getv 3, v0000020ad1ce48e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1ce5c40, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020ad1be3df0;
T_8 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1ce5c40, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1ce5c40, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1ce5c40, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1ce5c40, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1ce5c40, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1ce5c40, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1ce5c40, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1ce5c40, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1ce5c40, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ad1ce5c40, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000020ad1be3df0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 12 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020ad1ce5e20_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000020ad1ce5e20_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000020ad1ce5e20_0;
    %load/vec4a v0000020ad1ce5c40, 4;
    %vpi_call 12 33 "$display", "Mem[%d] = %d", &PV<v0000020ad1ce5e20_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000020ad1ce5e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020ad1ce5e20_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000020ad1bd4540;
T_10 ;
    %wait E_0000020ad1c71450;
    %load/vec4 v0000020ad1cecf20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020ad1cedc40_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000020ad1cedc40_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000020ad1cedc40_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020ad1c6d850;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020ad1ced2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020ad1ceefa0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000020ad1c6d850;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000020ad1ced2e0_0;
    %inv;
    %assign/vec4 v0000020ad1ced2e0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000020ad1c6d850;
T_13 ;
    %vpi_call 2 42 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020ad1ceefa0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020ad1ceefa0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 49 "$display", "Number of cycles consumed: %d", v0000020ad1cee1e0_0 {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//exception_detection_unit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
