#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55a6c30004a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55a6c30ef9c0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x55a6c3115a30_0 .net "bflag", 0 0, v0x55a6c3114830_0;  1 drivers
v0x55a6c3115af0_0 .net "hi", 31 0, v0x55a6c31149d0_0;  1 drivers
v0x55a6c3115b90_0 .var "imm", 15 0;
v0x55a6c3115c30_0 .var "imm_instr", 31 0;
v0x55a6c3115d10_0 .var "instword", 31 0;
v0x55a6c3115dd0_0 .net "lo", 31 0, v0x55a6c3114b90_0;  1 drivers
v0x55a6c3115ea0_0 .var "opA", 31 0;
v0x55a6c3115f40_0 .var "opB", 31 0;
v0x55a6c3116000_0 .var "opcode", 5 0;
v0x55a6c31160e0_0 .net "result", 31 0, v0x55a6c31150d0_0;  1 drivers
v0x55a6c31161d0_0 .var "rs", 4 0;
v0x55a6c3116290_0 .var "rt", 4 0;
S_0x55a6c30dd310 .scope module, "dut" "alu" 3 82, 4 1 0, S_0x55a6c30ef9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55a6c30f5f00_0 .net *"_ivl_10", 15 0, L_0x55a6c3126270;  1 drivers
L_0x7fd357a01018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a6c30f7770_0 .net/2u *"_ivl_14", 15 0, L_0x7fd357a01018;  1 drivers
v0x55a6c30f8d70_0 .net *"_ivl_17", 15 0, L_0x55a6c3136520;  1 drivers
v0x55a6c30fa940_0 .net *"_ivl_5", 0 0, L_0x55a6c3125e80;  1 drivers
v0x55a6c30fd020_0 .net *"_ivl_6", 15 0, L_0x55a6c3125fb0;  1 drivers
v0x55a6c30febc0_0 .net *"_ivl_9", 15 0, L_0x55a6c31261d0;  1 drivers
v0x55a6c3114750_0 .net "addr_rt", 4 0, L_0x55a6c3136850;  1 drivers
v0x55a6c3114830_0 .var "b_flag", 0 0;
v0x55a6c31148f0_0 .net "funct", 5 0, L_0x55a6c3125de0;  1 drivers
v0x55a6c31149d0_0 .var "hi", 31 0;
v0x55a6c3114ab0_0 .net "instructionword", 31 0, v0x55a6c3115d10_0;  1 drivers
v0x55a6c3114b90_0 .var "lo", 31 0;
v0x55a6c3114c70_0 .var "memaddroffset", 31 0;
v0x55a6c3114d50_0 .var "multresult", 63 0;
v0x55a6c3114e30_0 .net "op1", 31 0, v0x55a6c3115ea0_0;  1 drivers
v0x55a6c3114f10_0 .net "op2", 31 0, v0x55a6c3115f40_0;  1 drivers
v0x55a6c3114ff0_0 .net "opcode", 5 0, L_0x55a6c3125cf0;  1 drivers
v0x55a6c31150d0_0 .var "result", 31 0;
v0x55a6c31151b0_0 .net "shamt", 4 0, L_0x55a6c3136750;  1 drivers
v0x55a6c3115290_0 .net/s "sign_op1", 31 0, v0x55a6c3115ea0_0;  alias, 1 drivers
v0x55a6c3115350_0 .net/s "sign_op2", 31 0, v0x55a6c3115f40_0;  alias, 1 drivers
v0x55a6c31153f0_0 .net "simmediatedata", 31 0, L_0x55a6c3126380;  1 drivers
v0x55a6c31154b0_0 .net "simmediatedatas", 31 0, L_0x55a6c3126380;  alias, 1 drivers
v0x55a6c3115570_0 .net "uimmediatedata", 31 0, L_0x55a6c3136610;  1 drivers
v0x55a6c3115630_0 .net "unsign_op1", 31 0, v0x55a6c3115ea0_0;  alias, 1 drivers
v0x55a6c31156f0_0 .net "unsign_op2", 31 0, v0x55a6c3115f40_0;  alias, 1 drivers
v0x55a6c3115800_0 .var "unsigned_result", 31 0;
E_0x55a6c3054010/0 .event anyedge, v0x55a6c3114ff0_0, v0x55a6c31148f0_0, v0x55a6c3114f10_0, v0x55a6c31151b0_0;
E_0x55a6c3054010/1 .event anyedge, v0x55a6c3114e30_0, v0x55a6c3114d50_0, v0x55a6c3114750_0, v0x55a6c31153f0_0;
E_0x55a6c3054010/2 .event anyedge, v0x55a6c3115570_0, v0x55a6c3115800_0;
E_0x55a6c3054010 .event/or E_0x55a6c3054010/0, E_0x55a6c3054010/1, E_0x55a6c3054010/2;
L_0x55a6c3125cf0 .part v0x55a6c3115d10_0, 26, 6;
L_0x55a6c3125de0 .part v0x55a6c3115d10_0, 0, 6;
L_0x55a6c3125e80 .part v0x55a6c3115d10_0, 15, 1;
LS_0x55a6c3125fb0_0_0 .concat [ 1 1 1 1], L_0x55a6c3125e80, L_0x55a6c3125e80, L_0x55a6c3125e80, L_0x55a6c3125e80;
LS_0x55a6c3125fb0_0_4 .concat [ 1 1 1 1], L_0x55a6c3125e80, L_0x55a6c3125e80, L_0x55a6c3125e80, L_0x55a6c3125e80;
LS_0x55a6c3125fb0_0_8 .concat [ 1 1 1 1], L_0x55a6c3125e80, L_0x55a6c3125e80, L_0x55a6c3125e80, L_0x55a6c3125e80;
LS_0x55a6c3125fb0_0_12 .concat [ 1 1 1 1], L_0x55a6c3125e80, L_0x55a6c3125e80, L_0x55a6c3125e80, L_0x55a6c3125e80;
L_0x55a6c3125fb0 .concat [ 4 4 4 4], LS_0x55a6c3125fb0_0_0, LS_0x55a6c3125fb0_0_4, LS_0x55a6c3125fb0_0_8, LS_0x55a6c3125fb0_0_12;
L_0x55a6c31261d0 .part v0x55a6c3115d10_0, 0, 16;
L_0x55a6c3126270 .concat [ 16 0 0 0], L_0x55a6c31261d0;
L_0x55a6c3126380 .concat [ 16 16 0 0], L_0x55a6c3126270, L_0x55a6c3125fb0;
L_0x55a6c3136520 .part v0x55a6c3115d10_0, 0, 16;
L_0x55a6c3136610 .concat [ 16 16 0 0], L_0x55a6c3136520, L_0x7fd357a01018;
L_0x55a6c3136750 .part v0x55a6c3115d10_0, 6, 5;
L_0x55a6c3136850 .part v0x55a6c3115d10_0, 16, 5;
S_0x55a6c30ca1c0 .scope module, "bltz_tb" "bltz_tb" 5 1;
 .timescale 0 0;
v0x55a6c3124ae0_0 .net "active", 0 0, L_0x55a6c3140410;  1 drivers
v0x55a6c3124ba0_0 .var "clk", 0 0;
v0x55a6c3124c40_0 .var "clk_enable", 0 0;
v0x55a6c3124d30_0 .net "data_address", 31 0, L_0x55a6c313dfe0;  1 drivers
v0x55a6c3124dd0_0 .net "data_read", 0 0, L_0x55a6c313bb60;  1 drivers
v0x55a6c3124ec0_0 .var "data_readdata", 31 0;
v0x55a6c3124f90_0 .net "data_write", 0 0, L_0x55a6c313b980;  1 drivers
v0x55a6c3125060_0 .net "data_writedata", 31 0, L_0x55a6c313dcd0;  1 drivers
v0x55a6c3125130_0 .net "instr_address", 31 0, L_0x55a6c313f340;  1 drivers
v0x55a6c3125290_0 .var "instr_readdata", 31 0;
v0x55a6c3125330_0 .net "register_v0", 31 0, L_0x55a6c313dc60;  1 drivers
v0x55a6c3125420_0 .var "reset", 0 0;
S_0x55a6c30ef5f0 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x55a6c30ca1c0;
 .timescale 0 0;
v0x55a6c31163d0_0 .var "b_imm", 17 0;
v0x55a6c31164d0_0 .var "b_offset", 31 0;
v0x55a6c31165b0_0 .var "curr_addr", 31 0;
v0x55a6c31166a0_0 .var "i", 4 0;
v0x55a6c3116780_0 .var "imm", 15 0;
v0x55a6c31168b0_0 .var "imm_instr", 31 0;
v0x55a6c3116990_0 .var "opcode", 5 0;
v0x55a6c3116a70_0 .var "rs", 4 0;
v0x55a6c3116b50_0 .var "rt", 4 0;
v0x55a6c3116cc0_0 .var "test", 31 0;
E_0x55a6c30546c0 .event posedge, v0x55a6c3118ea0_0;
S_0x55a6c3116da0 .scope module, "dut" "mips_cpu_harvard" 5 206, 6 1 0, S_0x55a6c30ca1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55a6c30f5de0 .functor OR 1, L_0x55a6c3137010, L_0x55a6c3137350, C4<0>, C4<0>;
L_0x55a6c30f8c50 .functor BUFZ 1, L_0x55a6c3136b60, C4<0>, C4<0>, C4<0>;
L_0x55a6c30fa820 .functor BUFZ 1, L_0x55a6c3136d00, C4<0>, C4<0>, C4<0>;
L_0x55a6c30fcf00 .functor BUFZ 1, L_0x55a6c3136d00, C4<0>, C4<0>, C4<0>;
L_0x55a6c3137800 .functor AND 1, L_0x55a6c3136b60, L_0x55a6c3137c10, C4<1>, C4<1>;
L_0x55a6c30feaa0 .functor OR 1, L_0x55a6c3137800, L_0x55a6c3137690, C4<0>, C4<0>;
L_0x55a6c3087480 .functor OR 1, L_0x55a6c30feaa0, L_0x55a6c3137a20, C4<0>, C4<0>;
L_0x55a6c3137eb0 .functor OR 1, L_0x55a6c3087480, L_0x55a6c3139510, C4<0>, C4<0>;
L_0x55a6c3137fc0 .functor OR 1, L_0x55a6c3137eb0, L_0x55a6c3138d80, C4<0>, C4<0>;
L_0x55a6c3138080 .functor BUFZ 1, L_0x55a6c3136e40, C4<0>, C4<0>, C4<0>;
L_0x55a6c3138c70 .functor AND 1, L_0x55a6c31385d0, L_0x55a6c3138a40, C4<1>, C4<1>;
L_0x55a6c3138d80 .functor OR 1, L_0x55a6c31382d0, L_0x55a6c3138c70, C4<0>, C4<0>;
L_0x55a6c3139510 .functor AND 1, L_0x55a6c3139040, L_0x55a6c31392f0, C4<1>, C4<1>;
L_0x55a6c3139cc0 .functor OR 1, L_0x55a6c3139760, L_0x55a6c3139a80, C4<0>, C4<0>;
L_0x55a6c3138ee0 .functor OR 1, L_0x55a6c313a230, L_0x55a6c313a530, C4<0>, C4<0>;
L_0x55a6c313a410 .functor AND 1, L_0x55a6c3139f40, L_0x55a6c3138ee0, C4<1>, C4<1>;
L_0x55a6c313ad30 .functor OR 1, L_0x55a6c313a9c0, L_0x55a6c313ac40, C4<0>, C4<0>;
L_0x55a6c313b030 .functor OR 1, L_0x55a6c313ad30, L_0x55a6c313ae40, C4<0>, C4<0>;
L_0x55a6c313b1e0 .functor AND 1, L_0x55a6c3136b60, L_0x55a6c313b030, C4<1>, C4<1>;
L_0x55a6c313b390 .functor AND 1, L_0x55a6c3136b60, L_0x55a6c313b2a0, C4<1>, C4<1>;
L_0x55a6c313b8c0 .functor AND 1, L_0x55a6c3136b60, L_0x55a6c313b140, C4<1>, C4<1>;
L_0x55a6c313bb60 .functor BUFZ 1, L_0x55a6c30fa820, C4<0>, C4<0>, C4<0>;
L_0x55a6c313c7f0 .functor AND 1, L_0x55a6c3140410, L_0x55a6c3137fc0, C4<1>, C4<1>;
L_0x55a6c313c900 .functor OR 1, L_0x55a6c3138d80, L_0x55a6c3139510, C4<0>, C4<0>;
L_0x55a6c313dcd0 .functor BUFZ 32, L_0x55a6c313db50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a6c313dd90 .functor BUFZ 32, L_0x55a6c313cae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a6c313dee0 .functor BUFZ 32, L_0x55a6c313db50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a6c313dfe0 .functor BUFZ 32, v0x55a6c3117ed0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a6c313efe0 .functor AND 1, v0x55a6c3124c40_0, L_0x55a6c313b1e0, C4<1>, C4<1>;
L_0x55a6c313f050 .functor AND 1, L_0x55a6c313efe0, v0x55a6c3121c70_0, C4<1>, C4<1>;
L_0x55a6c313f340 .functor BUFZ 32, v0x55a6c3118f60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a6c3140410 .functor BUFZ 1, v0x55a6c3121c70_0, C4<0>, C4<0>, C4<0>;
L_0x55a6c3140590 .functor AND 1, v0x55a6c3124c40_0, v0x55a6c3121c70_0, C4<1>, C4<1>;
v0x55a6c311bd60_0 .net *"_ivl_100", 31 0, L_0x55a6c3138f50;  1 drivers
L_0x7fd357a014e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a6c311be60_0 .net *"_ivl_103", 25 0, L_0x7fd357a014e0;  1 drivers
L_0x7fd357a01528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a6c311bf40_0 .net/2u *"_ivl_104", 31 0, L_0x7fd357a01528;  1 drivers
v0x55a6c311c000_0 .net *"_ivl_106", 0 0, L_0x55a6c3139040;  1 drivers
v0x55a6c311c0c0_0 .net *"_ivl_109", 5 0, L_0x55a6c3139250;  1 drivers
L_0x7fd357a01570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55a6c311c1a0_0 .net/2u *"_ivl_110", 5 0, L_0x7fd357a01570;  1 drivers
v0x55a6c311c280_0 .net *"_ivl_112", 0 0, L_0x55a6c31392f0;  1 drivers
v0x55a6c311c340_0 .net *"_ivl_116", 31 0, L_0x55a6c3139670;  1 drivers
L_0x7fd357a015b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a6c311c420_0 .net *"_ivl_119", 25 0, L_0x7fd357a015b8;  1 drivers
L_0x7fd357a010f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55a6c311c500_0 .net/2u *"_ivl_12", 5 0, L_0x7fd357a010f0;  1 drivers
L_0x7fd357a01600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55a6c311c5e0_0 .net/2u *"_ivl_120", 31 0, L_0x7fd357a01600;  1 drivers
v0x55a6c311c6c0_0 .net *"_ivl_122", 0 0, L_0x55a6c3139760;  1 drivers
v0x55a6c311c780_0 .net *"_ivl_124", 31 0, L_0x55a6c3139990;  1 drivers
L_0x7fd357a01648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a6c311c860_0 .net *"_ivl_127", 25 0, L_0x7fd357a01648;  1 drivers
L_0x7fd357a01690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55a6c311c940_0 .net/2u *"_ivl_128", 31 0, L_0x7fd357a01690;  1 drivers
v0x55a6c311ca20_0 .net *"_ivl_130", 0 0, L_0x55a6c3139a80;  1 drivers
v0x55a6c311cae0_0 .net *"_ivl_134", 31 0, L_0x55a6c3139e50;  1 drivers
L_0x7fd357a016d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a6c311ccd0_0 .net *"_ivl_137", 25 0, L_0x7fd357a016d8;  1 drivers
L_0x7fd357a01720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a6c311cdb0_0 .net/2u *"_ivl_138", 31 0, L_0x7fd357a01720;  1 drivers
v0x55a6c311ce90_0 .net *"_ivl_140", 0 0, L_0x55a6c3139f40;  1 drivers
v0x55a6c311cf50_0 .net *"_ivl_143", 5 0, L_0x55a6c313a190;  1 drivers
L_0x7fd357a01768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55a6c311d030_0 .net/2u *"_ivl_144", 5 0, L_0x7fd357a01768;  1 drivers
v0x55a6c311d110_0 .net *"_ivl_146", 0 0, L_0x55a6c313a230;  1 drivers
v0x55a6c311d1d0_0 .net *"_ivl_149", 5 0, L_0x55a6c313a490;  1 drivers
L_0x7fd357a017b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55a6c311d2b0_0 .net/2u *"_ivl_150", 5 0, L_0x7fd357a017b0;  1 drivers
v0x55a6c311d390_0 .net *"_ivl_152", 0 0, L_0x55a6c313a530;  1 drivers
v0x55a6c311d450_0 .net *"_ivl_155", 0 0, L_0x55a6c3138ee0;  1 drivers
v0x55a6c311d510_0 .net *"_ivl_159", 1 0, L_0x55a6c313a8d0;  1 drivers
L_0x7fd357a01138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55a6c311d5f0_0 .net/2u *"_ivl_16", 5 0, L_0x7fd357a01138;  1 drivers
L_0x7fd357a017f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55a6c311d6d0_0 .net/2u *"_ivl_160", 1 0, L_0x7fd357a017f8;  1 drivers
v0x55a6c311d7b0_0 .net *"_ivl_162", 0 0, L_0x55a6c313a9c0;  1 drivers
L_0x7fd357a01840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55a6c311d870_0 .net/2u *"_ivl_164", 5 0, L_0x7fd357a01840;  1 drivers
v0x55a6c311d950_0 .net *"_ivl_166", 0 0, L_0x55a6c313ac40;  1 drivers
v0x55a6c311dc20_0 .net *"_ivl_169", 0 0, L_0x55a6c313ad30;  1 drivers
L_0x7fd357a01888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55a6c311dce0_0 .net/2u *"_ivl_170", 5 0, L_0x7fd357a01888;  1 drivers
v0x55a6c311ddc0_0 .net *"_ivl_172", 0 0, L_0x55a6c313ae40;  1 drivers
v0x55a6c311de80_0 .net *"_ivl_175", 0 0, L_0x55a6c313b030;  1 drivers
L_0x7fd357a018d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55a6c311df40_0 .net/2u *"_ivl_178", 5 0, L_0x7fd357a018d0;  1 drivers
v0x55a6c311e020_0 .net *"_ivl_180", 0 0, L_0x55a6c313b2a0;  1 drivers
L_0x7fd357a01918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55a6c311e0e0_0 .net/2u *"_ivl_184", 5 0, L_0x7fd357a01918;  1 drivers
v0x55a6c311e1c0_0 .net *"_ivl_186", 0 0, L_0x55a6c313b140;  1 drivers
L_0x7fd357a01960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a6c311e280_0 .net/2u *"_ivl_190", 0 0, L_0x7fd357a01960;  1 drivers
v0x55a6c311e360_0 .net *"_ivl_20", 31 0, L_0x55a6c3136f20;  1 drivers
L_0x7fd357a019a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55a6c311e440_0 .net/2u *"_ivl_200", 4 0, L_0x7fd357a019a8;  1 drivers
v0x55a6c311e520_0 .net *"_ivl_203", 4 0, L_0x55a6c313c080;  1 drivers
v0x55a6c311e600_0 .net *"_ivl_205", 4 0, L_0x55a6c313c2a0;  1 drivers
v0x55a6c311e6e0_0 .net *"_ivl_206", 4 0, L_0x55a6c313c340;  1 drivers
v0x55a6c311e7c0_0 .net *"_ivl_213", 0 0, L_0x55a6c313c900;  1 drivers
L_0x7fd357a019f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55a6c311e880_0 .net/2u *"_ivl_214", 31 0, L_0x7fd357a019f0;  1 drivers
v0x55a6c311e960_0 .net *"_ivl_216", 31 0, L_0x55a6c313ca40;  1 drivers
v0x55a6c311ea40_0 .net *"_ivl_218", 31 0, L_0x55a6c313ccf0;  1 drivers
v0x55a6c311eb20_0 .net *"_ivl_220", 31 0, L_0x55a6c313ce80;  1 drivers
v0x55a6c311ec00_0 .net *"_ivl_222", 31 0, L_0x55a6c313d1c0;  1 drivers
L_0x7fd357a01180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a6c311ece0_0 .net *"_ivl_23", 25 0, L_0x7fd357a01180;  1 drivers
v0x55a6c311edc0_0 .net *"_ivl_235", 0 0, L_0x55a6c313efe0;  1 drivers
L_0x7fd357a01b10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55a6c311ee80_0 .net/2u *"_ivl_238", 31 0, L_0x7fd357a01b10;  1 drivers
L_0x7fd357a011c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55a6c311ef60_0 .net/2u *"_ivl_24", 31 0, L_0x7fd357a011c8;  1 drivers
v0x55a6c311f040_0 .net *"_ivl_243", 15 0, L_0x55a6c313f4a0;  1 drivers
v0x55a6c311f120_0 .net *"_ivl_244", 17 0, L_0x55a6c313f710;  1 drivers
L_0x7fd357a01b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a6c311f200_0 .net *"_ivl_247", 1 0, L_0x7fd357a01b58;  1 drivers
v0x55a6c311f2e0_0 .net *"_ivl_250", 15 0, L_0x55a6c313f850;  1 drivers
L_0x7fd357a01ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a6c311f3c0_0 .net *"_ivl_252", 1 0, L_0x7fd357a01ba0;  1 drivers
v0x55a6c311f4a0_0 .net *"_ivl_255", 0 0, L_0x55a6c313fc60;  1 drivers
L_0x7fd357a01be8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55a6c311f580_0 .net/2u *"_ivl_256", 13 0, L_0x7fd357a01be8;  1 drivers
L_0x7fd357a01c30 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a6c311f660_0 .net/2u *"_ivl_258", 13 0, L_0x7fd357a01c30;  1 drivers
v0x55a6c311fb50_0 .net *"_ivl_26", 0 0, L_0x55a6c3137010;  1 drivers
v0x55a6c311fc10_0 .net *"_ivl_260", 13 0, L_0x55a6c313ff40;  1 drivers
v0x55a6c311fcf0_0 .net *"_ivl_28", 31 0, L_0x55a6c31371d0;  1 drivers
L_0x7fd357a01210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a6c311fdd0_0 .net *"_ivl_31", 25 0, L_0x7fd357a01210;  1 drivers
L_0x7fd357a01258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55a6c311feb0_0 .net/2u *"_ivl_32", 31 0, L_0x7fd357a01258;  1 drivers
v0x55a6c311ff90_0 .net *"_ivl_34", 0 0, L_0x55a6c3137350;  1 drivers
v0x55a6c3120050_0 .net *"_ivl_4", 31 0, L_0x55a6c3136a30;  1 drivers
v0x55a6c3120130_0 .net *"_ivl_45", 2 0, L_0x55a6c31375f0;  1 drivers
L_0x7fd357a012a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55a6c3120210_0 .net/2u *"_ivl_46", 2 0, L_0x7fd357a012a0;  1 drivers
v0x55a6c31202f0_0 .net *"_ivl_51", 2 0, L_0x55a6c3137870;  1 drivers
L_0x7fd357a012e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55a6c31203d0_0 .net/2u *"_ivl_52", 2 0, L_0x7fd357a012e8;  1 drivers
v0x55a6c31204b0_0 .net *"_ivl_57", 0 0, L_0x55a6c3137c10;  1 drivers
v0x55a6c3120570_0 .net *"_ivl_59", 0 0, L_0x55a6c3137800;  1 drivers
v0x55a6c3120630_0 .net *"_ivl_61", 0 0, L_0x55a6c30feaa0;  1 drivers
v0x55a6c31206f0_0 .net *"_ivl_63", 0 0, L_0x55a6c3087480;  1 drivers
v0x55a6c31207b0_0 .net *"_ivl_65", 0 0, L_0x55a6c3137eb0;  1 drivers
L_0x7fd357a01060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a6c3120870_0 .net *"_ivl_7", 25 0, L_0x7fd357a01060;  1 drivers
v0x55a6c3120950_0 .net *"_ivl_70", 31 0, L_0x55a6c31381a0;  1 drivers
L_0x7fd357a01330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a6c3120a30_0 .net *"_ivl_73", 25 0, L_0x7fd357a01330;  1 drivers
L_0x7fd357a01378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55a6c3120b10_0 .net/2u *"_ivl_74", 31 0, L_0x7fd357a01378;  1 drivers
v0x55a6c3120bf0_0 .net *"_ivl_76", 0 0, L_0x55a6c31382d0;  1 drivers
v0x55a6c3120cb0_0 .net *"_ivl_78", 31 0, L_0x55a6c3138440;  1 drivers
L_0x7fd357a010a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a6c3120d90_0 .net/2u *"_ivl_8", 31 0, L_0x7fd357a010a8;  1 drivers
L_0x7fd357a013c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a6c3120e70_0 .net *"_ivl_81", 25 0, L_0x7fd357a013c0;  1 drivers
L_0x7fd357a01408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55a6c3120f50_0 .net/2u *"_ivl_82", 31 0, L_0x7fd357a01408;  1 drivers
v0x55a6c3121030_0 .net *"_ivl_84", 0 0, L_0x55a6c31385d0;  1 drivers
v0x55a6c31210f0_0 .net *"_ivl_87", 0 0, L_0x55a6c3138740;  1 drivers
v0x55a6c31211d0_0 .net *"_ivl_88", 31 0, L_0x55a6c31384e0;  1 drivers
L_0x7fd357a01450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a6c31212b0_0 .net *"_ivl_91", 30 0, L_0x7fd357a01450;  1 drivers
L_0x7fd357a01498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55a6c3121390_0 .net/2u *"_ivl_92", 31 0, L_0x7fd357a01498;  1 drivers
v0x55a6c3121470_0 .net *"_ivl_94", 0 0, L_0x55a6c3138a40;  1 drivers
v0x55a6c3121530_0 .net *"_ivl_97", 0 0, L_0x55a6c3138c70;  1 drivers
v0x55a6c31215f0_0 .net "active", 0 0, L_0x55a6c3140410;  alias, 1 drivers
v0x55a6c31216b0_0 .net "alu_op1", 31 0, L_0x55a6c313dd90;  1 drivers
v0x55a6c3121770_0 .net "alu_op2", 31 0, L_0x55a6c313dee0;  1 drivers
v0x55a6c3121830_0 .net "alui_instr", 0 0, L_0x55a6c3137690;  1 drivers
v0x55a6c31218f0_0 .net "b_flag", 0 0, v0x55a6c3117a00_0;  1 drivers
v0x55a6c3121990_0 .net "b_imm", 17 0, L_0x55a6c313fb20;  1 drivers
v0x55a6c3121a50_0 .net "b_offset", 31 0, L_0x55a6c31400d0;  1 drivers
v0x55a6c3121b30_0 .net "clk", 0 0, v0x55a6c3124ba0_0;  1 drivers
v0x55a6c3121bd0_0 .net "clk_enable", 0 0, v0x55a6c3124c40_0;  1 drivers
v0x55a6c3121c70_0 .var "cpu_active", 0 0;
v0x55a6c3121d10_0 .net "curr_addr", 31 0, v0x55a6c3118f60_0;  1 drivers
v0x55a6c3121e00_0 .net "curr_addr_p4", 31 0, L_0x55a6c313f2a0;  1 drivers
v0x55a6c3121ec0_0 .net "data_address", 31 0, L_0x55a6c313dfe0;  alias, 1 drivers
v0x55a6c3121fa0_0 .net "data_read", 0 0, L_0x55a6c313bb60;  alias, 1 drivers
v0x55a6c3122060_0 .net "data_readdata", 31 0, v0x55a6c3124ec0_0;  1 drivers
v0x55a6c3122140_0 .net "data_write", 0 0, L_0x55a6c313b980;  alias, 1 drivers
v0x55a6c3122200_0 .net "data_writedata", 31 0, L_0x55a6c313dcd0;  alias, 1 drivers
v0x55a6c31222e0_0 .net "funct_code", 5 0, L_0x55a6c3136990;  1 drivers
v0x55a6c31223c0_0 .net "hi_out", 31 0, v0x55a6c3119650_0;  1 drivers
v0x55a6c31224b0_0 .net "hl_reg_enable", 0 0, L_0x55a6c313f050;  1 drivers
v0x55a6c3122550_0 .net "instr_address", 31 0, L_0x55a6c313f340;  alias, 1 drivers
v0x55a6c3122610_0 .net "instr_opcode", 5 0, L_0x55a6c31368f0;  1 drivers
v0x55a6c31226f0_0 .net "instr_readdata", 31 0, v0x55a6c3125290_0;  1 drivers
v0x55a6c31227b0_0 .net "j_imm", 0 0, L_0x55a6c3139cc0;  1 drivers
v0x55a6c3122850_0 .net "j_reg", 0 0, L_0x55a6c313a410;  1 drivers
v0x55a6c3122910_0 .net "l_type", 0 0, L_0x55a6c3137a20;  1 drivers
v0x55a6c31229d0_0 .net "link_const", 0 0, L_0x55a6c3138d80;  1 drivers
v0x55a6c3122a90_0 .net "link_reg", 0 0, L_0x55a6c3139510;  1 drivers
v0x55a6c3122b50_0 .net "lo_out", 31 0, v0x55a6c3119ea0_0;  1 drivers
v0x55a6c3122c40_0 .net "lw", 0 0, L_0x55a6c3136d00;  1 drivers
v0x55a6c3122ce0_0 .net "mem_read", 0 0, L_0x55a6c30fa820;  1 drivers
v0x55a6c3122da0_0 .net "mem_to_reg", 0 0, L_0x55a6c30fcf00;  1 drivers
v0x55a6c3123670_0 .net "mem_write", 0 0, L_0x55a6c3138080;  1 drivers
v0x55a6c3123730_0 .net "memaddroffset", 31 0, v0x55a6c3117ed0_0;  1 drivers
v0x55a6c3123820_0 .net "mfhi", 0 0, L_0x55a6c313b390;  1 drivers
v0x55a6c31238c0_0 .net "mflo", 0 0, L_0x55a6c313b8c0;  1 drivers
v0x55a6c3123980_0 .net "movefrom", 0 0, L_0x55a6c30f5de0;  1 drivers
v0x55a6c3123a40_0 .net "muldiv", 0 0, L_0x55a6c313b1e0;  1 drivers
v0x55a6c3123b00_0 .var "next_instr_addr", 31 0;
v0x55a6c3123bf0_0 .net "pc_enable", 0 0, L_0x55a6c3140590;  1 drivers
v0x55a6c3123cc0_0 .net "r_format", 0 0, L_0x55a6c3136b60;  1 drivers
v0x55a6c3123d60_0 .net "reg_a_read_data", 31 0, L_0x55a6c313cae0;  1 drivers
v0x55a6c3123e30_0 .net "reg_a_read_index", 4 0, L_0x55a6c313bd30;  1 drivers
v0x55a6c3123f00_0 .net "reg_b_read_data", 31 0, L_0x55a6c313db50;  1 drivers
v0x55a6c3123fd0_0 .net "reg_b_read_index", 4 0, L_0x55a6c313bf90;  1 drivers
v0x55a6c31240a0_0 .net "reg_dst", 0 0, L_0x55a6c30f8c50;  1 drivers
v0x55a6c3124140_0 .net "reg_write", 0 0, L_0x55a6c3137fc0;  1 drivers
v0x55a6c3124200_0 .net "reg_write_data", 31 0, L_0x55a6c313d350;  1 drivers
v0x55a6c31242f0_0 .net "reg_write_enable", 0 0, L_0x55a6c313c7f0;  1 drivers
v0x55a6c31243c0_0 .net "reg_write_index", 4 0, L_0x55a6c313c660;  1 drivers
v0x55a6c3124490_0 .net "register_v0", 31 0, L_0x55a6c313dc60;  alias, 1 drivers
v0x55a6c3124560_0 .net "reset", 0 0, v0x55a6c3125420_0;  1 drivers
v0x55a6c3124690_0 .net "result", 31 0, v0x55a6c3118330_0;  1 drivers
v0x55a6c3124760_0 .net "result_hi", 31 0, v0x55a6c3117c30_0;  1 drivers
v0x55a6c3124800_0 .net "result_lo", 31 0, v0x55a6c3117df0_0;  1 drivers
v0x55a6c31248a0_0 .net "sw", 0 0, L_0x55a6c3136e40;  1 drivers
E_0x55a6c3052f60/0 .event anyedge, v0x55a6c3117a00_0, v0x55a6c3121e00_0, v0x55a6c3121a50_0, v0x55a6c31227b0_0;
E_0x55a6c3052f60/1 .event anyedge, v0x55a6c3117d10_0, v0x55a6c3122850_0, v0x55a6c311ada0_0;
E_0x55a6c3052f60 .event/or E_0x55a6c3052f60/0, E_0x55a6c3052f60/1;
L_0x55a6c31368f0 .part v0x55a6c3125290_0, 26, 6;
L_0x55a6c3136990 .part v0x55a6c3125290_0, 0, 6;
L_0x55a6c3136a30 .concat [ 6 26 0 0], L_0x55a6c31368f0, L_0x7fd357a01060;
L_0x55a6c3136b60 .cmp/eq 32, L_0x55a6c3136a30, L_0x7fd357a010a8;
L_0x55a6c3136d00 .cmp/eq 6, L_0x55a6c31368f0, L_0x7fd357a010f0;
L_0x55a6c3136e40 .cmp/eq 6, L_0x55a6c31368f0, L_0x7fd357a01138;
L_0x55a6c3136f20 .concat [ 6 26 0 0], L_0x55a6c31368f0, L_0x7fd357a01180;
L_0x55a6c3137010 .cmp/eq 32, L_0x55a6c3136f20, L_0x7fd357a011c8;
L_0x55a6c31371d0 .concat [ 6 26 0 0], L_0x55a6c31368f0, L_0x7fd357a01210;
L_0x55a6c3137350 .cmp/eq 32, L_0x55a6c31371d0, L_0x7fd357a01258;
L_0x55a6c31375f0 .part L_0x55a6c31368f0, 3, 3;
L_0x55a6c3137690 .cmp/eq 3, L_0x55a6c31375f0, L_0x7fd357a012a0;
L_0x55a6c3137870 .part L_0x55a6c31368f0, 3, 3;
L_0x55a6c3137a20 .cmp/eq 3, L_0x55a6c3137870, L_0x7fd357a012e8;
L_0x55a6c3137c10 .reduce/nor L_0x55a6c313b1e0;
L_0x55a6c31381a0 .concat [ 6 26 0 0], L_0x55a6c31368f0, L_0x7fd357a01330;
L_0x55a6c31382d0 .cmp/eq 32, L_0x55a6c31381a0, L_0x7fd357a01378;
L_0x55a6c3138440 .concat [ 6 26 0 0], L_0x55a6c31368f0, L_0x7fd357a013c0;
L_0x55a6c31385d0 .cmp/eq 32, L_0x55a6c3138440, L_0x7fd357a01408;
L_0x55a6c3138740 .part v0x55a6c3125290_0, 20, 1;
L_0x55a6c31384e0 .concat [ 1 31 0 0], L_0x55a6c3138740, L_0x7fd357a01450;
L_0x55a6c3138a40 .cmp/eq 32, L_0x55a6c31384e0, L_0x7fd357a01498;
L_0x55a6c3138f50 .concat [ 6 26 0 0], L_0x55a6c31368f0, L_0x7fd357a014e0;
L_0x55a6c3139040 .cmp/eq 32, L_0x55a6c3138f50, L_0x7fd357a01528;
L_0x55a6c3139250 .part v0x55a6c3125290_0, 0, 6;
L_0x55a6c31392f0 .cmp/eq 6, L_0x55a6c3139250, L_0x7fd357a01570;
L_0x55a6c3139670 .concat [ 6 26 0 0], L_0x55a6c31368f0, L_0x7fd357a015b8;
L_0x55a6c3139760 .cmp/eq 32, L_0x55a6c3139670, L_0x7fd357a01600;
L_0x55a6c3139990 .concat [ 6 26 0 0], L_0x55a6c31368f0, L_0x7fd357a01648;
L_0x55a6c3139a80 .cmp/eq 32, L_0x55a6c3139990, L_0x7fd357a01690;
L_0x55a6c3139e50 .concat [ 6 26 0 0], L_0x55a6c31368f0, L_0x7fd357a016d8;
L_0x55a6c3139f40 .cmp/eq 32, L_0x55a6c3139e50, L_0x7fd357a01720;
L_0x55a6c313a190 .part v0x55a6c3125290_0, 0, 6;
L_0x55a6c313a230 .cmp/eq 6, L_0x55a6c313a190, L_0x7fd357a01768;
L_0x55a6c313a490 .part v0x55a6c3125290_0, 0, 6;
L_0x55a6c313a530 .cmp/eq 6, L_0x55a6c313a490, L_0x7fd357a017b0;
L_0x55a6c313a8d0 .part L_0x55a6c3136990, 3, 2;
L_0x55a6c313a9c0 .cmp/eq 2, L_0x55a6c313a8d0, L_0x7fd357a017f8;
L_0x55a6c313ac40 .cmp/eq 6, L_0x55a6c3136990, L_0x7fd357a01840;
L_0x55a6c313ae40 .cmp/eq 6, L_0x55a6c3136990, L_0x7fd357a01888;
L_0x55a6c313b2a0 .cmp/eq 6, L_0x55a6c3136990, L_0x7fd357a018d0;
L_0x55a6c313b140 .cmp/eq 6, L_0x55a6c3136990, L_0x7fd357a01918;
L_0x55a6c313b980 .functor MUXZ 1, L_0x7fd357a01960, L_0x55a6c3138080, L_0x55a6c3140410, C4<>;
L_0x55a6c313bd30 .part v0x55a6c3125290_0, 21, 5;
L_0x55a6c313bf90 .part v0x55a6c3125290_0, 16, 5;
L_0x55a6c313c080 .part v0x55a6c3125290_0, 11, 5;
L_0x55a6c313c2a0 .part v0x55a6c3125290_0, 16, 5;
L_0x55a6c313c340 .functor MUXZ 5, L_0x55a6c313c2a0, L_0x55a6c313c080, L_0x55a6c30f8c50, C4<>;
L_0x55a6c313c660 .functor MUXZ 5, L_0x55a6c313c340, L_0x7fd357a019a8, L_0x55a6c3138d80, C4<>;
L_0x55a6c313ca40 .arith/sum 32, L_0x55a6c313f2a0, L_0x7fd357a019f0;
L_0x55a6c313ccf0 .functor MUXZ 32, v0x55a6c3118330_0, v0x55a6c3124ec0_0, L_0x55a6c30fcf00, C4<>;
L_0x55a6c313ce80 .functor MUXZ 32, L_0x55a6c313ccf0, v0x55a6c3119ea0_0, L_0x55a6c313b8c0, C4<>;
L_0x55a6c313d1c0 .functor MUXZ 32, L_0x55a6c313ce80, v0x55a6c3119650_0, L_0x55a6c313b390, C4<>;
L_0x55a6c313d350 .functor MUXZ 32, L_0x55a6c313d1c0, L_0x55a6c313ca40, L_0x55a6c313c900, C4<>;
L_0x55a6c313f2a0 .arith/sum 32, v0x55a6c3118f60_0, L_0x7fd357a01b10;
L_0x55a6c313f4a0 .part v0x55a6c3125290_0, 0, 16;
L_0x55a6c313f710 .concat [ 16 2 0 0], L_0x55a6c313f4a0, L_0x7fd357a01b58;
L_0x55a6c313f850 .part L_0x55a6c313f710, 0, 16;
L_0x55a6c313fb20 .concat [ 2 16 0 0], L_0x7fd357a01ba0, L_0x55a6c313f850;
L_0x55a6c313fc60 .part L_0x55a6c313fb20, 17, 1;
L_0x55a6c313ff40 .functor MUXZ 14, L_0x7fd357a01c30, L_0x7fd357a01be8, L_0x55a6c313fc60, C4<>;
L_0x55a6c31400d0 .concat [ 18 14 0 0], L_0x55a6c313fb20, L_0x55a6c313ff40;
S_0x55a6c31170c0 .scope module, "cpu_alu" "alu" 6 158, 4 1 0, S_0x55a6c3116da0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55a6c3117390_0 .net *"_ivl_10", 15 0, L_0x55a6c313e9a0;  1 drivers
L_0x7fd357a01ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a6c3117490_0 .net/2u *"_ivl_14", 15 0, L_0x7fd357a01ac8;  1 drivers
v0x55a6c3117570_0 .net *"_ivl_17", 15 0, L_0x55a6c313ec10;  1 drivers
v0x55a6c3117630_0 .net *"_ivl_5", 0 0, L_0x55a6c313e280;  1 drivers
v0x55a6c3117710_0 .net *"_ivl_6", 15 0, L_0x55a6c313e320;  1 drivers
v0x55a6c3117840_0 .net *"_ivl_9", 15 0, L_0x55a6c313e6f0;  1 drivers
v0x55a6c3117920_0 .net "addr_rt", 4 0, L_0x55a6c313ef40;  1 drivers
v0x55a6c3117a00_0 .var "b_flag", 0 0;
v0x55a6c3117ac0_0 .net "funct", 5 0, L_0x55a6c313e1e0;  1 drivers
v0x55a6c3117c30_0 .var "hi", 31 0;
v0x55a6c3117d10_0 .net "instructionword", 31 0, v0x55a6c3125290_0;  alias, 1 drivers
v0x55a6c3117df0_0 .var "lo", 31 0;
v0x55a6c3117ed0_0 .var "memaddroffset", 31 0;
v0x55a6c3117fb0_0 .var "multresult", 63 0;
v0x55a6c3118090_0 .net "op1", 31 0, L_0x55a6c313dd90;  alias, 1 drivers
v0x55a6c3118170_0 .net "op2", 31 0, L_0x55a6c313dee0;  alias, 1 drivers
v0x55a6c3118250_0 .net "opcode", 5 0, L_0x55a6c313e140;  1 drivers
v0x55a6c3118330_0 .var "result", 31 0;
v0x55a6c3118410_0 .net "shamt", 4 0, L_0x55a6c313ee40;  1 drivers
v0x55a6c31184f0_0 .net/s "sign_op1", 31 0, L_0x55a6c313dd90;  alias, 1 drivers
v0x55a6c31185b0_0 .net/s "sign_op2", 31 0, L_0x55a6c313dee0;  alias, 1 drivers
v0x55a6c3118680_0 .net "simmediatedata", 31 0, L_0x55a6c313ea80;  1 drivers
v0x55a6c3118740_0 .net "simmediatedatas", 31 0, L_0x55a6c313ea80;  alias, 1 drivers
v0x55a6c3118830_0 .net "uimmediatedata", 31 0, L_0x55a6c313ed00;  1 drivers
v0x55a6c31188f0_0 .net "unsign_op1", 31 0, L_0x55a6c313dd90;  alias, 1 drivers
v0x55a6c31189b0_0 .net "unsign_op2", 31 0, L_0x55a6c313dee0;  alias, 1 drivers
v0x55a6c3118ac0_0 .var "unsigned_result", 31 0;
E_0x55a6c3022830/0 .event anyedge, v0x55a6c3118250_0, v0x55a6c3117ac0_0, v0x55a6c3118170_0, v0x55a6c3118410_0;
E_0x55a6c3022830/1 .event anyedge, v0x55a6c3118090_0, v0x55a6c3117fb0_0, v0x55a6c3117920_0, v0x55a6c3118680_0;
E_0x55a6c3022830/2 .event anyedge, v0x55a6c3118830_0, v0x55a6c3118ac0_0;
E_0x55a6c3022830 .event/or E_0x55a6c3022830/0, E_0x55a6c3022830/1, E_0x55a6c3022830/2;
L_0x55a6c313e140 .part v0x55a6c3125290_0, 26, 6;
L_0x55a6c313e1e0 .part v0x55a6c3125290_0, 0, 6;
L_0x55a6c313e280 .part v0x55a6c3125290_0, 15, 1;
LS_0x55a6c313e320_0_0 .concat [ 1 1 1 1], L_0x55a6c313e280, L_0x55a6c313e280, L_0x55a6c313e280, L_0x55a6c313e280;
LS_0x55a6c313e320_0_4 .concat [ 1 1 1 1], L_0x55a6c313e280, L_0x55a6c313e280, L_0x55a6c313e280, L_0x55a6c313e280;
LS_0x55a6c313e320_0_8 .concat [ 1 1 1 1], L_0x55a6c313e280, L_0x55a6c313e280, L_0x55a6c313e280, L_0x55a6c313e280;
LS_0x55a6c313e320_0_12 .concat [ 1 1 1 1], L_0x55a6c313e280, L_0x55a6c313e280, L_0x55a6c313e280, L_0x55a6c313e280;
L_0x55a6c313e320 .concat [ 4 4 4 4], LS_0x55a6c313e320_0_0, LS_0x55a6c313e320_0_4, LS_0x55a6c313e320_0_8, LS_0x55a6c313e320_0_12;
L_0x55a6c313e6f0 .part v0x55a6c3125290_0, 0, 16;
L_0x55a6c313e9a0 .concat [ 16 0 0 0], L_0x55a6c313e6f0;
L_0x55a6c313ea80 .concat [ 16 16 0 0], L_0x55a6c313e9a0, L_0x55a6c313e320;
L_0x55a6c313ec10 .part v0x55a6c3125290_0, 0, 16;
L_0x55a6c313ed00 .concat [ 16 16 0 0], L_0x55a6c313ec10, L_0x7fd357a01ac8;
L_0x55a6c313ee40 .part v0x55a6c3125290_0, 6, 5;
L_0x55a6c313ef40 .part v0x55a6c3125290_0, 16, 5;
S_0x55a6c3118cf0 .scope module, "cpu_pc" "pc" 6 235, 7 1 0, S_0x55a6c3116da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55a6c3118ea0_0 .net "clk", 0 0, v0x55a6c3124ba0_0;  alias, 1 drivers
v0x55a6c3118f60_0 .var "curr_addr", 31 0;
v0x55a6c3119040_0 .net "enable", 0 0, L_0x55a6c3140590;  alias, 1 drivers
v0x55a6c31190e0_0 .net "next_addr", 31 0, v0x55a6c3123b00_0;  1 drivers
v0x55a6c31191c0_0 .net "reset", 0 0, v0x55a6c3125420_0;  alias, 1 drivers
S_0x55a6c3119370 .scope module, "hi" "hl_reg" 6 185, 8 1 0, S_0x55a6c3116da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55a6c3119580_0 .net "clk", 0 0, v0x55a6c3124ba0_0;  alias, 1 drivers
v0x55a6c3119650_0 .var "data", 31 0;
v0x55a6c3119710_0 .net "data_in", 31 0, v0x55a6c3117c30_0;  alias, 1 drivers
v0x55a6c3119810_0 .net "data_out", 31 0, v0x55a6c3119650_0;  alias, 1 drivers
v0x55a6c31198d0_0 .net "enable", 0 0, L_0x55a6c313f050;  alias, 1 drivers
v0x55a6c31199e0_0 .net "reset", 0 0, v0x55a6c3125420_0;  alias, 1 drivers
S_0x55a6c3119b30 .scope module, "lo" "hl_reg" 6 177, 8 1 0, S_0x55a6c3116da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55a6c3119d90_0 .net "clk", 0 0, v0x55a6c3124ba0_0;  alias, 1 drivers
v0x55a6c3119ea0_0 .var "data", 31 0;
v0x55a6c3119f80_0 .net "data_in", 31 0, v0x55a6c3117df0_0;  alias, 1 drivers
v0x55a6c311a050_0 .net "data_out", 31 0, v0x55a6c3119ea0_0;  alias, 1 drivers
v0x55a6c311a110_0 .net "enable", 0 0, L_0x55a6c313f050;  alias, 1 drivers
v0x55a6c311a200_0 .net "reset", 0 0, v0x55a6c3125420_0;  alias, 1 drivers
S_0x55a6c311a370 .scope module, "register" "regfile" 6 124, 9 1 0, S_0x55a6c3116da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55a6c313cae0 .functor BUFZ 32, L_0x55a6c313d6f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a6c313db50 .functor BUFZ 32, L_0x55a6c313d970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a6c311b200_2 .array/port v0x55a6c311b200, 2;
L_0x55a6c313dc60 .functor BUFZ 32, v0x55a6c311b200_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a6c311a6b0_0 .net *"_ivl_0", 31 0, L_0x55a6c313d6f0;  1 drivers
v0x55a6c311a7b0_0 .net *"_ivl_10", 6 0, L_0x55a6c313da10;  1 drivers
L_0x7fd357a01a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a6c311a890_0 .net *"_ivl_13", 1 0, L_0x7fd357a01a80;  1 drivers
v0x55a6c311a950_0 .net *"_ivl_2", 6 0, L_0x55a6c313d790;  1 drivers
L_0x7fd357a01a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a6c311aa30_0 .net *"_ivl_5", 1 0, L_0x7fd357a01a38;  1 drivers
v0x55a6c311ab60_0 .net *"_ivl_8", 31 0, L_0x55a6c313d970;  1 drivers
v0x55a6c311ac40_0 .net "r_clk", 0 0, v0x55a6c3124ba0_0;  alias, 1 drivers
v0x55a6c311ace0_0 .net "r_clk_enable", 0 0, v0x55a6c3124c40_0;  alias, 1 drivers
v0x55a6c311ada0_0 .net "read_data1", 31 0, L_0x55a6c313cae0;  alias, 1 drivers
v0x55a6c311ae80_0 .net "read_data2", 31 0, L_0x55a6c313db50;  alias, 1 drivers
v0x55a6c311af60_0 .net "read_reg1", 4 0, L_0x55a6c313bd30;  alias, 1 drivers
v0x55a6c311b040_0 .net "read_reg2", 4 0, L_0x55a6c313bf90;  alias, 1 drivers
v0x55a6c311b120_0 .net "register_v0", 31 0, L_0x55a6c313dc60;  alias, 1 drivers
v0x55a6c311b200 .array "registers", 0 31, 31 0;
v0x55a6c311b7d0_0 .net "reset", 0 0, v0x55a6c3125420_0;  alias, 1 drivers
v0x55a6c311b870_0 .net "write_control", 0 0, L_0x55a6c313c7f0;  alias, 1 drivers
v0x55a6c311b930_0 .net "write_data", 31 0, L_0x55a6c313d350;  alias, 1 drivers
v0x55a6c311bb20_0 .net "write_reg", 4 0, L_0x55a6c313c660;  alias, 1 drivers
L_0x55a6c313d6f0 .array/port v0x55a6c311b200, L_0x55a6c313d790;
L_0x55a6c313d790 .concat [ 5 2 0 0], L_0x55a6c313bd30, L_0x7fd357a01a38;
L_0x55a6c313d970 .array/port v0x55a6c311b200, L_0x55a6c313da10;
L_0x55a6c313da10 .concat [ 5 2 0 0], L_0x55a6c313bf90, L_0x7fd357a01a80;
S_0x55a6c30dcb10 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fd357a4d7f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a6c31254c0_0 .net "clk", 0 0, o0x7fd357a4d7f8;  0 drivers
o0x7fd357a4d828 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a6c3125560_0 .net "data_address", 31 0, o0x7fd357a4d828;  0 drivers
o0x7fd357a4d858 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a6c3125640_0 .net "data_read", 0 0, o0x7fd357a4d858;  0 drivers
v0x55a6c31256e0_0 .var "data_readdata", 31 0;
o0x7fd357a4d8b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a6c31257c0_0 .net "data_write", 0 0, o0x7fd357a4d8b8;  0 drivers
o0x7fd357a4d8e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a6c31258d0_0 .net "data_writedata", 31 0, o0x7fd357a4d8e8;  0 drivers
S_0x55a6c30dcee0 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fd357a4da38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a6c3125ab0_0 .net "instr_address", 31 0, o0x7fd357a4da38;  0 drivers
v0x55a6c3125bb0_0 .var "instr_readdata", 31 0;
    .scope S_0x55a6c30dd310;
T_0 ;
    %wait E_0x55a6c3054010;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6c3114830_0, 0, 1;
    %load/vec4 v0x55a6c3114ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x55a6c31148f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x55a6c3115350_0;
    %ix/getv 4, v0x55a6c31151b0_0;
    %shiftl 4;
    %store/vec4 v0x55a6c3115800_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x55a6c3115350_0;
    %ix/getv 4, v0x55a6c31151b0_0;
    %shiftr 4;
    %store/vec4 v0x55a6c3115800_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x55a6c3115350_0;
    %ix/getv 4, v0x55a6c31151b0_0;
    %shiftr/s 4;
    %store/vec4 v0x55a6c3115800_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x55a6c3115350_0;
    %load/vec4 v0x55a6c3115630_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55a6c3115800_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x55a6c3115350_0;
    %load/vec4 v0x55a6c3115630_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55a6c3115800_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x55a6c3115350_0;
    %load/vec4 v0x55a6c3115630_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55a6c3115800_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x55a6c3115290_0;
    %pad/s 64;
    %load/vec4 v0x55a6c3115350_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55a6c3114d50_0, 0, 64;
    %load/vec4 v0x55a6c3114d50_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55a6c31149d0_0, 0, 32;
    %load/vec4 v0x55a6c3114d50_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55a6c3114b90_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x55a6c3115630_0;
    %pad/u 64;
    %load/vec4 v0x55a6c31156f0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55a6c3114d50_0, 0, 64;
    %load/vec4 v0x55a6c3114d50_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55a6c31149d0_0, 0, 32;
    %load/vec4 v0x55a6c3114d50_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55a6c3114b90_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x55a6c3115290_0;
    %load/vec4 v0x55a6c3115350_0;
    %mod/s;
    %store/vec4 v0x55a6c31149d0_0, 0, 32;
    %load/vec4 v0x55a6c3115290_0;
    %load/vec4 v0x55a6c3115350_0;
    %div/s;
    %store/vec4 v0x55a6c3114b90_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x55a6c3115630_0;
    %load/vec4 v0x55a6c31156f0_0;
    %mod;
    %store/vec4 v0x55a6c31149d0_0, 0, 32;
    %load/vec4 v0x55a6c3115630_0;
    %load/vec4 v0x55a6c31156f0_0;
    %div;
    %store/vec4 v0x55a6c3114b90_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x55a6c3114e30_0;
    %store/vec4 v0x55a6c31149d0_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x55a6c3114e30_0;
    %store/vec4 v0x55a6c3114b90_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x55a6c3115290_0;
    %load/vec4 v0x55a6c3115350_0;
    %add;
    %store/vec4 v0x55a6c3115800_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x55a6c3115630_0;
    %load/vec4 v0x55a6c31156f0_0;
    %add;
    %store/vec4 v0x55a6c3115800_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x55a6c3115630_0;
    %load/vec4 v0x55a6c31156f0_0;
    %sub;
    %store/vec4 v0x55a6c3115800_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x55a6c3115630_0;
    %load/vec4 v0x55a6c31156f0_0;
    %and;
    %store/vec4 v0x55a6c3115800_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x55a6c3115630_0;
    %load/vec4 v0x55a6c31156f0_0;
    %or;
    %store/vec4 v0x55a6c3115800_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x55a6c3115630_0;
    %load/vec4 v0x55a6c31156f0_0;
    %xor;
    %store/vec4 v0x55a6c3115800_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x55a6c3115630_0;
    %load/vec4 v0x55a6c31156f0_0;
    %or;
    %inv;
    %store/vec4 v0x55a6c3115800_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x55a6c3115290_0;
    %load/vec4 v0x55a6c3115350_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x55a6c3115800_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x55a6c3115630_0;
    %load/vec4 v0x55a6c31156f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x55a6c3115800_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x55a6c3114750_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x55a6c3115290_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6c3114830_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6c3114830_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x55a6c3115290_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6c3114830_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6c3114830_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x55a6c3115290_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6c3114830_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6c3114830_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x55a6c3115290_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6c3114830_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6c3114830_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x55a6c3115290_0;
    %load/vec4 v0x55a6c3115350_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6c3114830_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6c3114830_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x55a6c3115290_0;
    %load/vec4 v0x55a6c3114f10_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6c3114830_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6c3114830_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x55a6c3115290_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6c3114830_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6c3114830_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x55a6c3115290_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6c3114830_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6c3114830_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x55a6c3115290_0;
    %load/vec4 v0x55a6c31153f0_0;
    %add;
    %store/vec4 v0x55a6c3115800_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x55a6c3115630_0;
    %load/vec4 v0x55a6c31153f0_0;
    %add;
    %store/vec4 v0x55a6c3115800_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x55a6c3115290_0;
    %load/vec4 v0x55a6c31153f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x55a6c3115800_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x55a6c3115630_0;
    %load/vec4 v0x55a6c31154b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x55a6c3115800_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x55a6c3115630_0;
    %load/vec4 v0x55a6c3115570_0;
    %and;
    %store/vec4 v0x55a6c3115800_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x55a6c3115630_0;
    %load/vec4 v0x55a6c3115570_0;
    %or;
    %store/vec4 v0x55a6c3115800_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x55a6c3115630_0;
    %load/vec4 v0x55a6c3115570_0;
    %xor;
    %store/vec4 v0x55a6c3115800_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x55a6c3115570_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55a6c3115800_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x55a6c3115290_0;
    %load/vec4 v0x55a6c31153f0_0;
    %add;
    %store/vec4 v0x55a6c3114c70_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x55a6c3115290_0;
    %load/vec4 v0x55a6c31153f0_0;
    %add;
    %store/vec4 v0x55a6c3114c70_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x55a6c3115290_0;
    %load/vec4 v0x55a6c31153f0_0;
    %add;
    %store/vec4 v0x55a6c3114c70_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x55a6c3115290_0;
    %load/vec4 v0x55a6c31153f0_0;
    %add;
    %store/vec4 v0x55a6c3114c70_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x55a6c3115290_0;
    %load/vec4 v0x55a6c31153f0_0;
    %add;
    %store/vec4 v0x55a6c3114c70_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x55a6c3115290_0;
    %load/vec4 v0x55a6c31153f0_0;
    %add;
    %store/vec4 v0x55a6c3114c70_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x55a6c3115290_0;
    %load/vec4 v0x55a6c31153f0_0;
    %add;
    %store/vec4 v0x55a6c3114c70_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x55a6c3115290_0;
    %load/vec4 v0x55a6c31153f0_0;
    %add;
    %store/vec4 v0x55a6c3114c70_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55a6c3115800_0;
    %store/vec4 v0x55a6c31150d0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55a6c30ef9c0;
T_1 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x55a6c3116000_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a6c31161d0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55a6c3116290_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a6c3115b90_0, 0, 16;
    %load/vec4 v0x55a6c3116000_0;
    %load/vec4 v0x55a6c31161d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a6c3116290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a6c3115b90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a6c3115c30_0, 0, 32;
    %load/vec4 v0x55a6c3115c30_0;
    %store/vec4 v0x55a6c3115d10_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55a6c3115ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a6c3115f40_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "bflag is %h", v0x55a6c3115a30_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55a6c311a370;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a6c311b200, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x55a6c311a370;
T_3 ;
    %wait E_0x55a6c30546c0;
    %load/vec4 v0x55a6c311b7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55a6c311ace0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55a6c311b870_0;
    %load/vec4 v0x55a6c311bb20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55a6c311b930_0;
    %load/vec4 v0x55a6c311bb20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6c311b200, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55a6c31170c0;
T_4 ;
    %wait E_0x55a6c3022830;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6c3117a00_0, 0, 1;
    %load/vec4 v0x55a6c3118250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x55a6c3117ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x55a6c31185b0_0;
    %ix/getv 4, v0x55a6c3118410_0;
    %shiftl 4;
    %store/vec4 v0x55a6c3118ac0_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x55a6c31185b0_0;
    %ix/getv 4, v0x55a6c3118410_0;
    %shiftr 4;
    %store/vec4 v0x55a6c3118ac0_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x55a6c31185b0_0;
    %ix/getv 4, v0x55a6c3118410_0;
    %shiftr/s 4;
    %store/vec4 v0x55a6c3118ac0_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x55a6c31185b0_0;
    %load/vec4 v0x55a6c31188f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55a6c3118ac0_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x55a6c31185b0_0;
    %load/vec4 v0x55a6c31188f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55a6c3118ac0_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x55a6c31185b0_0;
    %load/vec4 v0x55a6c31188f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55a6c3118ac0_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x55a6c31184f0_0;
    %pad/s 64;
    %load/vec4 v0x55a6c31185b0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55a6c3117fb0_0, 0, 64;
    %load/vec4 v0x55a6c3117fb0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55a6c3117c30_0, 0, 32;
    %load/vec4 v0x55a6c3117fb0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55a6c3117df0_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x55a6c31188f0_0;
    %pad/u 64;
    %load/vec4 v0x55a6c31189b0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55a6c3117fb0_0, 0, 64;
    %load/vec4 v0x55a6c3117fb0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55a6c3117c30_0, 0, 32;
    %load/vec4 v0x55a6c3117fb0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55a6c3117df0_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x55a6c31184f0_0;
    %load/vec4 v0x55a6c31185b0_0;
    %mod/s;
    %store/vec4 v0x55a6c3117c30_0, 0, 32;
    %load/vec4 v0x55a6c31184f0_0;
    %load/vec4 v0x55a6c31185b0_0;
    %div/s;
    %store/vec4 v0x55a6c3117df0_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x55a6c31188f0_0;
    %load/vec4 v0x55a6c31189b0_0;
    %mod;
    %store/vec4 v0x55a6c3117c30_0, 0, 32;
    %load/vec4 v0x55a6c31188f0_0;
    %load/vec4 v0x55a6c31189b0_0;
    %div;
    %store/vec4 v0x55a6c3117df0_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x55a6c3118090_0;
    %store/vec4 v0x55a6c3117c30_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x55a6c3118090_0;
    %store/vec4 v0x55a6c3117df0_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x55a6c31184f0_0;
    %load/vec4 v0x55a6c31185b0_0;
    %add;
    %store/vec4 v0x55a6c3118ac0_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x55a6c31188f0_0;
    %load/vec4 v0x55a6c31189b0_0;
    %add;
    %store/vec4 v0x55a6c3118ac0_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x55a6c31188f0_0;
    %load/vec4 v0x55a6c31189b0_0;
    %sub;
    %store/vec4 v0x55a6c3118ac0_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x55a6c31188f0_0;
    %load/vec4 v0x55a6c31189b0_0;
    %and;
    %store/vec4 v0x55a6c3118ac0_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x55a6c31188f0_0;
    %load/vec4 v0x55a6c31189b0_0;
    %or;
    %store/vec4 v0x55a6c3118ac0_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x55a6c31188f0_0;
    %load/vec4 v0x55a6c31189b0_0;
    %xor;
    %store/vec4 v0x55a6c3118ac0_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x55a6c31188f0_0;
    %load/vec4 v0x55a6c31189b0_0;
    %or;
    %inv;
    %store/vec4 v0x55a6c3118ac0_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x55a6c31184f0_0;
    %load/vec4 v0x55a6c31185b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x55a6c3118ac0_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x55a6c31188f0_0;
    %load/vec4 v0x55a6c31189b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x55a6c3118ac0_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x55a6c3117920_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x55a6c31184f0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6c3117a00_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6c3117a00_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x55a6c31184f0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6c3117a00_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6c3117a00_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x55a6c31184f0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6c3117a00_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6c3117a00_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x55a6c31184f0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6c3117a00_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6c3117a00_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x55a6c31184f0_0;
    %load/vec4 v0x55a6c31185b0_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6c3117a00_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6c3117a00_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x55a6c31184f0_0;
    %load/vec4 v0x55a6c3118170_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6c3117a00_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6c3117a00_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x55a6c31184f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6c3117a00_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6c3117a00_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x55a6c31184f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6c3117a00_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6c3117a00_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x55a6c31184f0_0;
    %load/vec4 v0x55a6c3118680_0;
    %add;
    %store/vec4 v0x55a6c3118ac0_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x55a6c31188f0_0;
    %load/vec4 v0x55a6c3118680_0;
    %add;
    %store/vec4 v0x55a6c3118ac0_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x55a6c31184f0_0;
    %load/vec4 v0x55a6c3118680_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x55a6c3118ac0_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x55a6c31188f0_0;
    %load/vec4 v0x55a6c3118740_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x55a6c3118ac0_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x55a6c31188f0_0;
    %load/vec4 v0x55a6c3118830_0;
    %and;
    %store/vec4 v0x55a6c3118ac0_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x55a6c31188f0_0;
    %load/vec4 v0x55a6c3118830_0;
    %or;
    %store/vec4 v0x55a6c3118ac0_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x55a6c31188f0_0;
    %load/vec4 v0x55a6c3118830_0;
    %xor;
    %store/vec4 v0x55a6c3118ac0_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x55a6c3118830_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55a6c3118ac0_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x55a6c31184f0_0;
    %load/vec4 v0x55a6c3118680_0;
    %add;
    %store/vec4 v0x55a6c3117ed0_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x55a6c31184f0_0;
    %load/vec4 v0x55a6c3118680_0;
    %add;
    %store/vec4 v0x55a6c3117ed0_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x55a6c31184f0_0;
    %load/vec4 v0x55a6c3118680_0;
    %add;
    %store/vec4 v0x55a6c3117ed0_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x55a6c31184f0_0;
    %load/vec4 v0x55a6c3118680_0;
    %add;
    %store/vec4 v0x55a6c3117ed0_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x55a6c31184f0_0;
    %load/vec4 v0x55a6c3118680_0;
    %add;
    %store/vec4 v0x55a6c3117ed0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x55a6c31184f0_0;
    %load/vec4 v0x55a6c3118680_0;
    %add;
    %store/vec4 v0x55a6c3117ed0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x55a6c31184f0_0;
    %load/vec4 v0x55a6c3118680_0;
    %add;
    %store/vec4 v0x55a6c3117ed0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x55a6c31184f0_0;
    %load/vec4 v0x55a6c3118680_0;
    %add;
    %store/vec4 v0x55a6c3117ed0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55a6c3118ac0_0;
    %store/vec4 v0x55a6c3118330_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55a6c3119b30;
T_5 ;
    %wait E_0x55a6c30546c0;
    %load/vec4 v0x55a6c311a200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a6c3119ea0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55a6c311a110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55a6c3119f80_0;
    %assign/vec4 v0x55a6c3119ea0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55a6c3119370;
T_6 ;
    %wait E_0x55a6c30546c0;
    %load/vec4 v0x55a6c31199e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a6c3119650_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55a6c31198d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55a6c3119710_0;
    %assign/vec4 v0x55a6c3119650_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55a6c3118cf0;
T_7 ;
    %wait E_0x55a6c30546c0;
    %load/vec4 v0x55a6c31191c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55a6c3118f60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55a6c3119040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55a6c31190e0_0;
    %assign/vec4 v0x55a6c3118f60_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55a6c3116da0;
T_8 ;
    %wait E_0x55a6c30546c0;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x55a6c3124560_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55a6c31226f0_0, v0x55a6c31215f0_0, v0x55a6c3124140_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55a6c3123e30_0, v0x55a6c3123fd0_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55a6c3123d60_0, v0x55a6c3123f00_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55a6c3124200_0, v0x55a6c3124690_0, v0x55a6c31243c0_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55a6c3123a40_0, v0x55a6c3124800_0, v0x55a6c3124760_0, v0x55a6c3122b50_0, v0x55a6c31223c0_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h, bflag=%h", v0x55a6c3121d10_0, v0x55a6c31218f0_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x55a6c3116da0;
T_9 ;
    %wait E_0x55a6c3052f60;
    %load/vec4 v0x55a6c31218f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55a6c3121e00_0;
    %load/vec4 v0x55a6c3121a50_0;
    %add;
    %store/vec4 v0x55a6c3123b00_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55a6c31227b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55a6c3121e00_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55a6c31226f0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55a6c3123b00_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55a6c3122850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x55a6c3123d60_0;
    %store/vec4 v0x55a6c3123b00_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55a6c3121e00_0;
    %store/vec4 v0x55a6c3123b00_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55a6c3116da0;
T_10 ;
    %wait E_0x55a6c30546c0;
    %load/vec4 v0x55a6c3124560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6c3121c70_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55a6c3121d10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55a6c3121c70_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55a6c30ca1c0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6c3124ba0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55a6c3124ba0_0;
    %inv;
    %store/vec4 v0x55a6c3124ba0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x55a6c30ca1c0;
T_12 ;
    %fork t_1, S_0x55a6c30ef5f0;
    %jmp t_0;
    .scope S_0x55a6c30ef5f0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6c3125420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6c3124c40_0, 0, 1;
    %wait E_0x55a6c30546c0;
    %delay 2, 0;
    %wait E_0x55a6c30546c0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6c3125420_0, 0, 1;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55a6c3116990_0, 0, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55a6c3116a70_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55a6c3116b50_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a6c3116780_0, 0, 16;
    %load/vec4 v0x55a6c3116990_0;
    %load/vec4 v0x55a6c3116a70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a6c3116b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a6c3116780_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a6c31168b0_0, 0, 32;
    %load/vec4 v0x55a6c31168b0_0;
    %store/vec4 v0x55a6c3125290_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a6c3124ec0_0, 0, 32;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x55a6c31165b0_0, 0, 32;
    %load/vec4 v0x55a6c3125130_0;
    %load/vec4 v0x55a6c31165b0_0;
    %cmp/e;
    %jmp/0xz  T_12.0, 4;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 5 86 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x55a6c31165b0_0, v0x55a6c3125130_0 {0 0 0};
T_12.1 ;
    %wait E_0x55a6c30546c0;
    %delay 2, 0;
    %load/vec4 v0x55a6c31165b0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55a6c31165b0_0, 0, 32;
    %load/vec4 v0x55a6c3125130_0;
    %load/vec4 v0x55a6c31165b0_0;
    %cmp/e;
    %jmp/0xz  T_12.2, 4;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 5 91 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x55a6c31165b0_0, v0x55a6c3125130_0 {0 0 0};
T_12.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55a6c31166a0_0, 0, 5;
    %pushi/vec4 30, 0, 32;
T_12.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.5, 5;
    %jmp/1 T_12.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x55a6c3116990_0, 0, 6;
    %load/vec4 v0x55a6c31166a0_0;
    %store/vec4 v0x55a6c3116a70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a6c3116b50_0, 0, 5;
    %load/vec4 v0x55a6c31166a0_0;
    %pad/u 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x55a6c3116780_0, 0, 16;
    %load/vec4 v0x55a6c3116990_0;
    %load/vec4 v0x55a6c3116a70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a6c3116b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a6c3116780_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a6c31168b0_0, 0, 32;
    %load/vec4 v0x55a6c31168b0_0;
    %store/vec4 v0x55a6c3125290_0, 0, 32;
    %wait E_0x55a6c30546c0;
    %delay 2, 0;
    %load/vec4 v0x55a6c31165b0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55a6c31165b0_0, 0, 32;
    %load/vec4 v0x55a6c3125130_0;
    %load/vec4 v0x55a6c31165b0_0;
    %cmp/e;
    %jmp/0xz  T_12.6, 4;
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 5 110 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x55a6c31165b0_0, v0x55a6c3125130_0 {0 0 0};
T_12.7 ;
    %load/vec4 v0x55a6c31166a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55a6c31166a0_0, 0, 5;
    %jmp T_12.4;
T_12.5 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55a6c31166a0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55a6c3116cc0_0, 0, 32;
    %pushi/vec4 30, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55a6c3116990_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a6c3116a70_0, 0, 5;
    %load/vec4 v0x55a6c31166a0_0;
    %store/vec4 v0x55a6c3116b50_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a6c3116780_0, 0, 16;
    %load/vec4 v0x55a6c3116990_0;
    %load/vec4 v0x55a6c3116a70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a6c3116b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a6c3116780_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a6c31168b0_0, 0, 32;
    %load/vec4 v0x55a6c31168b0_0;
    %store/vec4 v0x55a6c3125290_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55a6c3116cc0_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a6c3124ec0_0, 0, 32;
    %wait E_0x55a6c30546c0;
    %delay 2, 0;
    %load/vec4 v0x55a6c3124f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 5 132 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.11 ;
    %load/vec4 v0x55a6c3124dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 5 133 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.13 ;
    %load/vec4 v0x55a6c31165b0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55a6c31165b0_0, 0, 32;
    %load/vec4 v0x55a6c3125130_0;
    %load/vec4 v0x55a6c31165b0_0;
    %cmp/e;
    %jmp/0xz  T_12.14, 4;
    %jmp T_12.15;
T_12.14 ;
    %vpi_call/w 5 135 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x55a6c31165b0_0, v0x55a6c3125130_0 {0 0 0};
T_12.15 ;
    %load/vec4 v0x55a6c3116cc0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x55a6c3116cc0_0, 0, 32;
    %load/vec4 v0x55a6c31166a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55a6c31166a0_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55a6c31166a0_0, 0, 5;
    %pushi/vec4 30, 0, 32;
T_12.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.17, 5;
    %jmp/1 T_12.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x55a6c3116990_0, 0, 6;
    %load/vec4 v0x55a6c31166a0_0;
    %store/vec4 v0x55a6c3116a70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a6c3116b50_0, 0, 5;
    %load/vec4 v0x55a6c31166a0_0;
    %pad/u 16;
    %muli 15, 0, 16;
    %store/vec4 v0x55a6c3116780_0, 0, 16;
    %load/vec4 v0x55a6c3116990_0;
    %load/vec4 v0x55a6c3116a70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a6c3116b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a6c3116780_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a6c31168b0_0, 0, 32;
    %load/vec4 v0x55a6c31168b0_0;
    %store/vec4 v0x55a6c3125290_0, 0, 32;
    %wait E_0x55a6c30546c0;
    %delay 2, 0;
    %load/vec4 v0x55a6c31165b0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55a6c31165b0_0, 0, 32;
    %load/vec4 v0x55a6c3125130_0;
    %load/vec4 v0x55a6c31165b0_0;
    %cmp/e;
    %jmp/0xz  T_12.18, 4;
    %jmp T_12.19;
T_12.18 ;
    %vpi_call/w 5 155 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x55a6c31165b0_0, v0x55a6c3125130_0 {0 0 0};
T_12.19 ;
    %load/vec4 v0x55a6c31166a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55a6c31166a0_0, 0, 5;
    %jmp T_12.16;
T_12.17 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55a6c31166a0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55a6c3116cc0_0, 0, 32;
    %pushi/vec4 30, 0, 32;
T_12.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.21, 5;
    %jmp/1 T_12.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55a6c3116990_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a6c3116a70_0, 0, 5;
    %load/vec4 v0x55a6c31166a0_0;
    %store/vec4 v0x55a6c3116b50_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a6c3116780_0, 0, 16;
    %load/vec4 v0x55a6c3116990_0;
    %load/vec4 v0x55a6c3116a70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a6c3116b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a6c3116780_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a6c31168b0_0, 0, 32;
    %load/vec4 v0x55a6c31168b0_0;
    %store/vec4 v0x55a6c3125290_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55a6c3116cc0_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a6c3124ec0_0, 0, 32;
    %wait E_0x55a6c30546c0;
    %delay 2, 0;
    %load/vec4 v0x55a6c3124f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.22, 8;
    %jmp T_12.23;
T_12.22 ;
    %vpi_call/w 5 177 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.23 ;
    %load/vec4 v0x55a6c3124dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.24, 8;
    %jmp T_12.25;
T_12.24 ;
    %vpi_call/w 5 178 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.25 ;
    %load/vec4 v0x55a6c31165b0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55a6c31165b0_0, 0, 32;
    %load/vec4 v0x55a6c3125130_0;
    %load/vec4 v0x55a6c31165b0_0;
    %cmp/e;
    %jmp/0xz  T_12.26, 4;
    %jmp T_12.27;
T_12.26 ;
    %vpi_call/w 5 180 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x55a6c31165b0_0, v0x55a6c3125130_0 {0 0 0};
T_12.27 ;
    %load/vec4 v0x55a6c31166a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55a6c31166a0_0, 0, 5;
    %jmp T_12.20;
T_12.21 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55a6c31166a0_0, 0, 5;
    %pushi/vec4 30, 0, 32;
T_12.28 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.29, 5;
    %jmp/1 T_12.29, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x55a6c3116990_0, 0, 6;
    %load/vec4 v0x55a6c31166a0_0;
    %store/vec4 v0x55a6c3116a70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a6c3116b50_0, 0, 5;
    %load/vec4 v0x55a6c31166a0_0;
    %pad/u 16;
    %muli 15, 0, 16;
    %store/vec4 v0x55a6c3116780_0, 0, 16;
    %load/vec4 v0x55a6c3116990_0;
    %load/vec4 v0x55a6c3116a70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a6c3116b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a6c3116780_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a6c31168b0_0, 0, 32;
    %load/vec4 v0x55a6c31168b0_0;
    %store/vec4 v0x55a6c3125290_0, 0, 32;
    %wait E_0x55a6c30546c0;
    %delay 2, 0;
    %load/vec4 v0x55a6c3116780_0;
    %pad/u 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55a6c31163d0_0, 0, 18;
    %load/vec4 v0x55a6c31163d0_0;
    %parti/s 1, 17, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.30, 8;
    %pushi/vec4 16383, 0, 14;
    %jmp/1 T_12.31, 8;
T_12.30 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_12.31, 8;
 ; End of false expr.
    %blend;
T_12.31;
    %load/vec4 v0x55a6c31163d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a6c31164d0_0, 0, 32;
    %load/vec4 v0x55a6c31165b0_0;
    %addi 4, 0, 32;
    %load/vec4 v0x55a6c31164d0_0;
    %add;
    %store/vec4 v0x55a6c31165b0_0, 0, 32;
    %load/vec4 v0x55a6c3125130_0;
    %load/vec4 v0x55a6c31165b0_0;
    %cmp/e;
    %jmp/0xz  T_12.32, 4;
    %jmp T_12.33;
T_12.32 ;
    %vpi_call/w 5 201 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x55a6c31165b0_0, v0x55a6c3125130_0 {0 0 0};
T_12.33 ;
    %load/vec4 v0x55a6c31166a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55a6c31166a0_0, 0, 5;
    %jmp T_12.28;
T_12.29 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55a6c30ca1c0;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "test/tb/bltz_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
