// Seed: 233443718
program module_0;
  supply0 id_1 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    output wire id_2,
    input wand id_3,
    input wor id_4,
    output logic id_5
);
  bit id_7, id_8, id_9, id_10;
  always begin : LABEL_0
    begin : LABEL_0
      id_5 <= id_7;
      id_2 = 1 | -1;
      begin : LABEL_0
        id_1 = -1;
        if (-1'b0) disable id_11;
        else begin : LABEL_0
          id_8 <= -1;
        end
      end
    end
  end
  wire id_12;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
  wire id_13, id_14, id_15;
  genvar id_16;
endmodule
