\doxysubsubsubsection{TIM Break Input Enable}
\hypertarget{group__TIM__Break__Input__enable__disable}{}\label{group__TIM__Break__Input__enable__disable}\index{TIM Break Input Enable@{TIM Break Input Enable}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__TIM__Break__Input__enable__disable_ga3f966247b03532b8d93f9bddc032d863}{TIM\+\_\+\+BREAK\+\_\+\+ENABLE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\+\_\+\+BDTR\+\_\+\+BKE}}
\item 
\#define \mbox{\hyperlink{group__TIM__Break__Input__enable__disable_ga8b34ce60f3f08c4b0d924a6546939994}{TIM\+\_\+\+BREAK\+\_\+\+DISABLE}}~0x00000000U
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__TIM__Break__Input__enable__disable_ga8b34ce60f3f08c4b0d924a6546939994}\label{group__TIM__Break__Input__enable__disable_ga8b34ce60f3f08c4b0d924a6546939994} 
\index{TIM Break Input Enable@{TIM Break Input Enable}!TIM\_BREAK\_DISABLE@{TIM\_BREAK\_DISABLE}}
\index{TIM\_BREAK\_DISABLE@{TIM\_BREAK\_DISABLE}!TIM Break Input Enable@{TIM Break Input Enable}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BREAK\_DISABLE}{TIM\_BREAK\_DISABLE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BREAK\+\_\+\+DISABLE~0x00000000U}

Break input BRK is disabled 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00882}{882}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{group__TIM__Break__Input__enable__disable_ga3f966247b03532b8d93f9bddc032d863}\label{group__TIM__Break__Input__enable__disable_ga3f966247b03532b8d93f9bddc032d863} 
\index{TIM Break Input Enable@{TIM Break Input Enable}!TIM\_BREAK\_ENABLE@{TIM\_BREAK\_ENABLE}}
\index{TIM\_BREAK\_ENABLE@{TIM\_BREAK\_ENABLE}!TIM Break Input Enable@{TIM Break Input Enable}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BREAK\_ENABLE}{TIM\_BREAK\_ENABLE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BREAK\+\_\+\+ENABLE~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\+\_\+\+BDTR\+\_\+\+BKE}}}

Break input BRK is enabled ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00881}{881}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

