[2024-09-25 07:12:17.292049] |==============================================================================|
[2024-09-25 07:12:17.294269] |=========                      OpenRAM v1.2.48                       =========|
[2024-09-25 07:12:17.294464] |=========                                                            =========|
[2024-09-25 07:12:17.294648] |=========               VLSI Design and Automation Lab               =========|
[2024-09-25 07:12:17.294849] |=========        Computer Science and Engineering Department         =========|
[2024-09-25 07:12:17.295005] |=========            University of California Santa Cruz             =========|
[2024-09-25 07:12:17.295072] |=========                                                            =========|
[2024-09-25 07:12:17.295133] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2024-09-25 07:12:17.295195] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2024-09-25 07:12:17.295257] |=========                See LICENSE for license info                =========|
[2024-09-25 07:12:17.295301] |==============================================================================|
[2024-09-25 07:12:17.295373] ** Start: 09/25/2024 07:12:17
[2024-09-25 07:12:17.295445] Output files are: 
[2024-09-25 07:12:17.295506] /home/lroot/labs/ROM/rom_low.sp
[2024-09-25 07:12:17.295550] /home/lroot/labs/ROM/rom_low.v
[2024-09-25 07:12:17.295598] /home/lroot/labs/ROM/rom_low.lef
[2024-09-25 07:12:17.295674] /home/lroot/labs/ROM/rom_low.gds
[2024-09-25 07:12:17.296972] create rom of word size 2 with 256 num of words
[2024-09-25 07:12:23.691359] ** Submodules: 6.4 seconds
[2024-09-25 07:12:23.692220] ** Placement: 0.0 seconds
[2024-09-25 07:12:46.625447] ** Routing: 22.9 seconds
[2024-09-25 07:15:45.047938] ** Verification: 178.4 seconds
[2024-09-25 07:15:45.048482] ** ROM creation: 207.8 seconds
[2024-09-25 07:15:45.048889] SP: Writing to /home/lroot/labs/ROM/rom_low.sp
[2024-09-25 07:15:45.142301] ** Spice writing: 0.1 seconds
[2024-09-25 07:15:45.142432] GDS: Writing to /home/lroot/labs/ROM/rom_low.gds
[2024-09-25 07:15:45.258350] ** GDS: 0.1 seconds
[2024-09-25 07:15:45.258517] LEF: Writing to /home/lroot/labs/ROM/rom_low.lef
[2024-09-25 07:15:45.260520] ** LEF: 0.0 seconds
[2024-09-25 07:15:45.260634] LVS: Writing to /home/lroot/labs/ROM/rom_low.lvs.sp
[2024-09-25 07:15:45.332339] ** LVS writing: 0.1 seconds
[2024-09-25 07:15:45.334861] Config: Writing to /home/lroot/labs/ROM/rom_low.py
[2024-09-25 07:15:45.335083] ** Config: 0.0 seconds
[2024-09-25 07:15:45.335266] Verilog: Writing to /home/lroot/labs/ROM/rom_low.v
[2024-09-25 07:15:45.335967] ** Verilog: 0.0 seconds
[2024-09-25 07:15:45.341849] ** End: 208.0 seconds
