#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x13fe0e720 .scope module, "Computer_Test" "Computer_Test" 2 5;
 .timescale -9 -12;
v0x600001d38090_0 .var "clock", 0 0;
S_0x13fe07d40 .scope module, "alu_system1" "ALU_System" 2 20, 3 11 0, S_0x13fe0e720;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "RF_OutASel";
    .port_info 1 /INPUT 3 "RF_OutBSel";
    .port_info 2 /INPUT 2 "RF_FunSel";
    .port_info 3 /INPUT 4 "RF_RSel";
    .port_info 4 /INPUT 4 "RF_TSel";
    .port_info 5 /INPUT 4 "ALU_FunSel";
    .port_info 6 /INPUT 2 "ARF_OutCSel";
    .port_info 7 /INPUT 2 "ARF_OutDSel";
    .port_info 8 /INPUT 2 "ARF_FunSel";
    .port_info 9 /INPUT 4 "ARF_RegSel";
    .port_info 10 /INPUT 1 "IR_LH";
    .port_info 11 /INPUT 1 "IR_Enable";
    .port_info 12 /INPUT 2 "IR_Funsel";
    .port_info 13 /INPUT 1 "Mem_WR";
    .port_info 14 /INPUT 1 "Mem_CS";
    .port_info 15 /INPUT 2 "MuxASel";
    .port_info 16 /INPUT 2 "MuxBSel";
    .port_info 17 /INPUT 1 "MuxCSel";
    .port_info 18 /INPUT 1 "Clock";
    .port_info 19 /OUTPUT 8 "AOut";
    .port_info 20 /OUTPUT 8 "BOut";
    .port_info 21 /OUTPUT 8 "ALUOut";
    .port_info 22 /OUTPUT 4 "ALUOutFlag";
    .port_info 23 /OUTPUT 8 "ARF_COut";
    .port_info 24 /OUTPUT 8 "ARF_DOut";
    .port_info 25 /OUTPUT 8 "Address";
    .port_info 26 /OUTPUT 8 "MemoryOut";
    .port_info 27 /OUTPUT 16 "IROut";
    .port_info 28 /OUTPUT 8 "MuxAOut";
    .port_info 29 /OUTPUT 8 "MuxBOut";
    .port_info 30 /OUTPUT 8 "MuxCOut";
L_0x60000043d500 .functor BUFZ 8, v0x600001d34000_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60000043d570 .functor BUFZ 8, v0x600001d34090_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60000043d5e0 .functor BUFZ 8, L_0x600001e31680, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60000043d650 .functor BUFZ 4, L_0x600001e32760, C4<0000>, C4<0000>, C4<0000>;
L_0x60000043d6c0 .functor BUFZ 8, v0x600001d32f40_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60000043d730 .functor BUFZ 8, v0x600001d32fd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60000043d7a0 .functor BUFZ 8, v0x600001d33c30_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60000043d810 .functor BUFZ 16, v0x600001d33840_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x60000043d880 .functor BUFZ 8, v0x600001d31c20_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60000043d8f0 .functor BUFZ 8, v0x600001d32010_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60000043d960 .functor BUFZ 8, v0x600001d32250_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600001d34b40_0 .net "ALUOut", 7 0, L_0x60000043d5e0;  1 drivers
v0x600001d34bd0_0 .net "ALUOutFlag", 3 0, L_0x60000043d650;  1 drivers
v0x600001d34c60_0 .net "ALU_FunSel", 3 0, L_0x60000043dc00;  1 drivers
v0x600001d34cf0_0 .net "AOut", 7 0, L_0x60000043d500;  1 drivers
v0x600001d34d80_0 .net "ARF_COut", 7 0, L_0x60000043d6c0;  1 drivers
o0x1300546f0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x600001d34e10_0 .net "ARF_DOut", 7 0, o0x1300546f0;  0 drivers
v0x600001d34ea0_0 .net "ARF_FunSel", 1 0, L_0x60000043dd50;  1 drivers
v0x600001d34f30_0 .net "ARF_OutCSel", 1 0, L_0x60000043dc70;  1 drivers
v0x600001d34fc0_0 .net "ARF_OutDSel", 1 0, L_0x60000043dce0;  1 drivers
v0x600001d35050_0 .net "ARF_RegSel", 3 0, L_0x60000043ddc0;  1 drivers
v0x600001d350e0_0 .net "Address", 7 0, L_0x60000043d730;  1 drivers
v0x600001d35170_0 .net "BOut", 7 0, L_0x60000043d570;  1 drivers
v0x600001d35200_0 .net "Clock", 0 0, v0x600001d38090_0;  1 drivers
v0x600001d35290_0 .net "IROut", 15 0, L_0x60000043d810;  1 drivers
v0x600001d35320_0 .net "IR_Enable", 0 0, L_0x60000043dea0;  1 drivers
v0x600001d353b0_0 .net "IR_Funsel", 1 0, L_0x60000043df10;  1 drivers
v0x600001d35440_0 .net "IR_LH", 0 0, L_0x60000043de30;  1 drivers
v0x600001d354d0_0 .net "Mem_CS", 0 0, L_0x60000043e060;  1 drivers
v0x600001d35560_0 .net "Mem_WR", 0 0, L_0x60000043dff0;  1 drivers
v0x600001d355f0_0 .net "MemoryOut", 7 0, L_0x60000043d7a0;  1 drivers
v0x600001d35680_0 .net "MuxAOut", 7 0, L_0x60000043d880;  1 drivers
v0x600001d35710_0 .net "MuxASel", 1 0, L_0x60000043df80;  1 drivers
v0x600001d357a0_0 .net "MuxBOut", 7 0, L_0x60000043d8f0;  1 drivers
v0x600001d35830_0 .net "MuxBSel", 1 0, L_0x60000043e0d0;  1 drivers
v0x600001d358c0_0 .net "MuxCOut", 7 0, L_0x60000043d960;  1 drivers
v0x600001d35950_0 .net "MuxCSel", 0 0, L_0x60000043e140;  1 drivers
v0x600001d359e0_0 .net "RF_FunSel", 1 0, L_0x60000043dab0;  1 drivers
v0x600001d35a70_0 .net "RF_OutASel", 2 0, L_0x60000043d9d0;  1 drivers
v0x600001d35b00_0 .net "RF_OutBSel", 2 0, L_0x60000043da40;  1 drivers
v0x600001d35b90_0 .net "RF_RSel", 3 0, L_0x60000043db20;  1 drivers
v0x600001d35c20_0 .net "RF_TSel", 3 0, L_0x60000043db90;  1 drivers
S_0x13fe07eb0 .scope module, "MuxA" "MUX_4bit" 3 85, 4 1 0, S_0x13fe07d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 8 "input_1";
    .port_info 2 /INPUT 8 "input_2";
    .port_info 3 /INPUT 8 "input_3";
    .port_info 4 /INPUT 8 "input_4";
    .port_info 5 /OUTPUT 8 "out";
v0x600001d319e0_0 .net "input_1", 7 0, L_0x600001e31680;  1 drivers
v0x600001d31a70_0 .net "input_2", 7 0, v0x600001d33c30_0;  1 drivers
v0x600001d31b00_0 .net "input_3", 7 0, L_0x600001e31720;  1 drivers
v0x600001d31b90_0 .net "input_4", 7 0, v0x600001d32f40_0;  1 drivers
v0x600001d31c20_0 .var "out", 7 0;
v0x600001d31cb0_0 .net "select", 1 0, L_0x60000043df80;  alias, 1 drivers
E_0x600002116790/0 .event edge, v0x600001d31cb0_0, v0x600001d319e0_0, v0x600001d31a70_0, v0x600001d31b00_0;
E_0x600002116790/1 .event edge, v0x600001d31b90_0;
E_0x600002116790 .event/or E_0x600002116790/0, E_0x600002116790/1;
S_0x13fe17e20 .scope module, "MuxB" "MUX_4bit" 3 92, 4 1 0, S_0x13fe07d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 8 "input_1";
    .port_info 2 /INPUT 8 "input_2";
    .port_info 3 /INPUT 8 "input_3";
    .port_info 4 /INPUT 8 "input_4";
    .port_info 5 /OUTPUT 8 "out";
v0x600001d31dd0_0 .net "input_1", 7 0, L_0x600001e31680;  alias, 1 drivers
v0x600001d31e60_0 .net "input_2", 7 0, v0x600001d33c30_0;  alias, 1 drivers
v0x600001d31ef0_0 .net "input_3", 7 0, L_0x600001e317c0;  1 drivers
v0x600001d31f80_0 .net "input_4", 7 0, v0x600001d32f40_0;  alias, 1 drivers
v0x600001d32010_0 .var "out", 7 0;
v0x600001d320a0_0 .net "select", 1 0, L_0x60000043e0d0;  alias, 1 drivers
E_0x600002116820/0 .event edge, v0x600001d320a0_0, v0x600001d319e0_0, v0x600001d31a70_0, v0x600001d31ef0_0;
E_0x600002116820/1 .event edge, v0x600001d31b90_0;
E_0x600002116820 .event/or E_0x600002116820/0, E_0x600002116820/1;
S_0x13fe17f90 .scope module, "MuxC" "MUX_2bit" 3 100, 5 1 0, S_0x13fe07d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 8 "input_1";
    .port_info 2 /INPUT 8 "input_2";
    .port_info 3 /OUTPUT 8 "out";
v0x600001d32130_0 .net "input_1", 7 0, v0x600001d34000_0;  1 drivers
v0x600001d321c0_0 .net "input_2", 7 0, v0x600001d32f40_0;  alias, 1 drivers
v0x600001d32250_0 .var "out", 7 0;
v0x600001d322e0_0 .net "select", 0 0, L_0x60000043e140;  alias, 1 drivers
E_0x6000021154d0 .event edge, v0x600001d322e0_0, v0x600001d32130_0, v0x600001d31b90_0;
S_0x13fe085e0 .scope module, "alu1" "ALU" 3 45, 6 1 0, S_0x13fe07d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 4 "FunSel";
    .port_info 3 /OUTPUT 8 "OutALU";
    .port_info 4 /OUTPUT 4 "OutFlag";
    .port_info 5 /INPUT 1 "RESET";
    .port_info 6 /INPUT 1 "Clock";
v0x600001d32370_0 .net "A", 7 0, v0x600001d32250_0;  1 drivers
v0x600001d32400_0 .net "B", 7 0, v0x600001d34090_0;  1 drivers
v0x600001d32490_0 .var "CARRY", 0 0;
o0x1300505b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600001d32520_0 .net "Clock", 0 0, o0x1300505b0;  0 drivers
v0x600001d325b0_0 .net "FunSel", 3 0, L_0x60000043dc00;  alias, 1 drivers
v0x600001d32640_0 .var "NEGATIVE", 0 0;
v0x600001d326d0_0 .var "OVERFLOW", 0 0;
v0x600001d32760_0 .net "OutALU", 7 0, L_0x600001e31680;  alias, 1 drivers
v0x600001d327f0_0 .net "OutFlag", 3 0, L_0x600001e32760;  1 drivers
o0x1300506a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600001d32880_0 .net "RESET", 0 0, o0x1300506a0;  0 drivers
v0x600001d32910_0 .var "SET_CARRY", 0 0;
v0x600001d329a0_0 .var "SET_NEGATIVE", 0 0;
v0x600001d32a30_0 .var "SET_OVERFLOW", 0 0;
v0x600001d32ac0_0 .var "SET_ZERO", 0 0;
v0x600001d32b50_0 .var "ZERO", 0 0;
v0x600001d32be0_0 .var "result", 8 0;
E_0x600002117de0 .event posedge, v0x600001d32880_0;
E_0x600002117e10 .event posedge, v0x600001d32a30_0;
E_0x600002115530 .event posedge, v0x600001d32910_0;
E_0x6000021155c0 .event posedge, v0x600001d32ac0_0;
E_0x600002117ea0 .event posedge, v0x600001d329a0_0;
E_0x600002115560 .event edge, v0x600001d32520_0, v0x600001d325b0_0, v0x600001d32400_0, v0x600001d32250_0;
E_0x600002115590 .event edge, v0x600001d325b0_0;
L_0x600001e32760 .concat [ 1 1 1 1], v0x600001d326d0_0, v0x600001d32640_0, v0x600001d32490_0, v0x600001d32b50_0;
L_0x600001e31680 .part v0x600001d32be0_0, 0, 8;
S_0x13fe08750 .scope module, "arf1" "ARF" 3 66, 7 1 0, S_0x13fe07d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Input";
    .port_info 1 /INPUT 2 "OASel";
    .port_info 2 /INPUT 2 "OBSel";
    .port_info 3 /INPUT 2 "FunSel";
    .port_info 4 /INPUT 4 "RSel";
    .port_info 5 /INPUT 1 "clock";
    .port_info 6 /OUTPUT 8 "OutA";
    .port_info 7 /OUTPUT 8 "OutB";
v0x600001d32c70_0 .var "AR", 7 0;
v0x600001d32d00_0 .net "FunSel", 1 0, L_0x60000043dd50;  alias, 1 drivers
v0x600001d32d90_0 .net "Input", 7 0, v0x600001d32010_0;  1 drivers
v0x600001d32e20_0 .net "OASel", 1 0, L_0x60000043dc70;  alias, 1 drivers
v0x600001d32eb0_0 .net "OBSel", 1 0, L_0x60000043dce0;  alias, 1 drivers
v0x600001d32f40_0 .var "OutA", 7 0;
v0x600001d32fd0_0 .var "OutB", 7 0;
v0x600001d33060_0 .var "PC", 7 0;
v0x600001d330f0_0 .var "PCpast", 7 0;
v0x600001d33180_0 .net "RSel", 3 0, L_0x60000043ddc0;  alias, 1 drivers
v0x600001d33210_0 .var "SET_AR", 0 0;
v0x600001d332a0_0 .var "SET_PC", 0 0;
v0x600001d33330_0 .var "SET_PCPAST", 0 0;
v0x600001d333c0_0 .var "SET_SP", 0 0;
v0x600001d33450_0 .var "SP", 7 0;
v0x600001d334e0_0 .net "clock", 0 0, v0x600001d38090_0;  alias, 1 drivers
E_0x600002117ed0 .event edge, v0x600001d330f0_0, v0x600001d33450_0, v0x600001d32c70_0, v0x600001d33060_0;
E_0x6000021155f0/0 .event edge, v0x600001d330f0_0, v0x600001d33450_0, v0x600001d32c70_0, v0x600001d33060_0;
E_0x6000021155f0/1 .event edge, v0x600001d32eb0_0;
E_0x6000021155f0 .event/or E_0x6000021155f0/0, E_0x6000021155f0/1;
E_0x600002115680/0 .event edge, v0x600001d330f0_0, v0x600001d33450_0, v0x600001d32c70_0, v0x600001d33060_0;
E_0x600002115680/1 .event edge, v0x600001d32e20_0;
E_0x600002115680 .event/or E_0x600002115680/0, E_0x600002115680/1;
E_0x600002115710 .event posedge, v0x600001d332a0_0;
E_0x600002115740 .event posedge, v0x600001d33330_0;
E_0x6000021157d0 .event posedge, v0x600001d333c0_0;
E_0x600002115830 .event posedge, v0x600001d33210_0;
E_0x6000021157a0 .event edge, v0x600001d32d00_0, v0x600001d32eb0_0, v0x600001d32e20_0, v0x600001d33180_0;
S_0x13fe24480 .scope module, "ir1" "IR" 3 59, 8 1 0, S_0x13fe07d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "E";
    .port_info 1 /INPUT 2 "FunSel";
    .port_info 2 /INPUT 8 "Input";
    .port_info 3 /INPUT 1 "LH";
    .port_info 4 /OUTPUT 16 "IROut";
v0x600001d33570_0 .net "E", 0 0, L_0x60000043dea0;  alias, 1 drivers
v0x600001d33600_0 .net "FunSel", 1 0, L_0x60000043df10;  alias, 1 drivers
v0x600001d33690_0 .net "IROut", 15 0, v0x600001d33840_0;  1 drivers
v0x600001d33720_0 .net "Input", 7 0, v0x600001d33c30_0;  alias, 1 drivers
v0x600001d337b0_0 .net "LH", 0 0, L_0x60000043de30;  alias, 1 drivers
v0x600001d33840_0 .var "complete_IR", 15 0;
E_0x6000021158c0/0 .event edge, v0x600001d33570_0, v0x600001d33600_0, v0x600001d337b0_0, v0x600001d31a70_0;
E_0x6000021158c0/1 .event edge, v0x600001d33840_0;
E_0x6000021158c0 .event/or E_0x6000021158c0/0, E_0x6000021158c0/1;
L_0x600001e31720 .part v0x600001d33840_0, 0, 8;
L_0x600001e317c0 .part v0x600001d33840_0, 0, 8;
S_0x13fe245f0 .scope module, "mem1" "Memory" 3 51, 9 1 0, S_0x13fe07d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /INPUT 1 "clock";
    .port_info 5 /OUTPUT 8 "o";
v0x600001d33960 .array "RAM_DATA", 255 0, 7 0;
v0x600001d339f0_0 .net "address", 7 0, v0x600001d32fd0_0;  1 drivers
v0x600001d33a80_0 .net "clock", 0 0, v0x600001d38090_0;  alias, 1 drivers
v0x600001d33b10_0 .net "cs", 0 0, L_0x60000043e060;  alias, 1 drivers
v0x600001d33ba0_0 .net "data", 7 0, L_0x600001e31680;  alias, 1 drivers
v0x600001d33c30_0 .var "o", 7 0;
v0x600001d33cc0_0 .net "wr", 0 0, L_0x60000043dff0;  alias, 1 drivers
E_0x6000021159e0 .event posedge, v0x600001d334e0_0;
v0x600001d33960_0 .array/port v0x600001d33960, 0;
E_0x600002115a70/0 .event edge, v0x600001d33cc0_0, v0x600001d33b10_0, v0x600001d32fd0_0, v0x600001d33960_0;
v0x600001d33960_1 .array/port v0x600001d33960, 1;
v0x600001d33960_2 .array/port v0x600001d33960, 2;
v0x600001d33960_3 .array/port v0x600001d33960, 3;
v0x600001d33960_4 .array/port v0x600001d33960, 4;
E_0x600002115a70/1 .event edge, v0x600001d33960_1, v0x600001d33960_2, v0x600001d33960_3, v0x600001d33960_4;
v0x600001d33960_5 .array/port v0x600001d33960, 5;
v0x600001d33960_6 .array/port v0x600001d33960, 6;
v0x600001d33960_7 .array/port v0x600001d33960, 7;
v0x600001d33960_8 .array/port v0x600001d33960, 8;
E_0x600002115a70/2 .event edge, v0x600001d33960_5, v0x600001d33960_6, v0x600001d33960_7, v0x600001d33960_8;
v0x600001d33960_9 .array/port v0x600001d33960, 9;
v0x600001d33960_10 .array/port v0x600001d33960, 10;
v0x600001d33960_11 .array/port v0x600001d33960, 11;
v0x600001d33960_12 .array/port v0x600001d33960, 12;
E_0x600002115a70/3 .event edge, v0x600001d33960_9, v0x600001d33960_10, v0x600001d33960_11, v0x600001d33960_12;
v0x600001d33960_13 .array/port v0x600001d33960, 13;
v0x600001d33960_14 .array/port v0x600001d33960, 14;
v0x600001d33960_15 .array/port v0x600001d33960, 15;
v0x600001d33960_16 .array/port v0x600001d33960, 16;
E_0x600002115a70/4 .event edge, v0x600001d33960_13, v0x600001d33960_14, v0x600001d33960_15, v0x600001d33960_16;
v0x600001d33960_17 .array/port v0x600001d33960, 17;
v0x600001d33960_18 .array/port v0x600001d33960, 18;
v0x600001d33960_19 .array/port v0x600001d33960, 19;
v0x600001d33960_20 .array/port v0x600001d33960, 20;
E_0x600002115a70/5 .event edge, v0x600001d33960_17, v0x600001d33960_18, v0x600001d33960_19, v0x600001d33960_20;
v0x600001d33960_21 .array/port v0x600001d33960, 21;
v0x600001d33960_22 .array/port v0x600001d33960, 22;
v0x600001d33960_23 .array/port v0x600001d33960, 23;
v0x600001d33960_24 .array/port v0x600001d33960, 24;
E_0x600002115a70/6 .event edge, v0x600001d33960_21, v0x600001d33960_22, v0x600001d33960_23, v0x600001d33960_24;
v0x600001d33960_25 .array/port v0x600001d33960, 25;
v0x600001d33960_26 .array/port v0x600001d33960, 26;
v0x600001d33960_27 .array/port v0x600001d33960, 27;
v0x600001d33960_28 .array/port v0x600001d33960, 28;
E_0x600002115a70/7 .event edge, v0x600001d33960_25, v0x600001d33960_26, v0x600001d33960_27, v0x600001d33960_28;
v0x600001d33960_29 .array/port v0x600001d33960, 29;
v0x600001d33960_30 .array/port v0x600001d33960, 30;
v0x600001d33960_31 .array/port v0x600001d33960, 31;
v0x600001d33960_32 .array/port v0x600001d33960, 32;
E_0x600002115a70/8 .event edge, v0x600001d33960_29, v0x600001d33960_30, v0x600001d33960_31, v0x600001d33960_32;
v0x600001d33960_33 .array/port v0x600001d33960, 33;
v0x600001d33960_34 .array/port v0x600001d33960, 34;
v0x600001d33960_35 .array/port v0x600001d33960, 35;
v0x600001d33960_36 .array/port v0x600001d33960, 36;
E_0x600002115a70/9 .event edge, v0x600001d33960_33, v0x600001d33960_34, v0x600001d33960_35, v0x600001d33960_36;
v0x600001d33960_37 .array/port v0x600001d33960, 37;
v0x600001d33960_38 .array/port v0x600001d33960, 38;
v0x600001d33960_39 .array/port v0x600001d33960, 39;
v0x600001d33960_40 .array/port v0x600001d33960, 40;
E_0x600002115a70/10 .event edge, v0x600001d33960_37, v0x600001d33960_38, v0x600001d33960_39, v0x600001d33960_40;
v0x600001d33960_41 .array/port v0x600001d33960, 41;
v0x600001d33960_42 .array/port v0x600001d33960, 42;
v0x600001d33960_43 .array/port v0x600001d33960, 43;
v0x600001d33960_44 .array/port v0x600001d33960, 44;
E_0x600002115a70/11 .event edge, v0x600001d33960_41, v0x600001d33960_42, v0x600001d33960_43, v0x600001d33960_44;
v0x600001d33960_45 .array/port v0x600001d33960, 45;
v0x600001d33960_46 .array/port v0x600001d33960, 46;
v0x600001d33960_47 .array/port v0x600001d33960, 47;
v0x600001d33960_48 .array/port v0x600001d33960, 48;
E_0x600002115a70/12 .event edge, v0x600001d33960_45, v0x600001d33960_46, v0x600001d33960_47, v0x600001d33960_48;
v0x600001d33960_49 .array/port v0x600001d33960, 49;
v0x600001d33960_50 .array/port v0x600001d33960, 50;
v0x600001d33960_51 .array/port v0x600001d33960, 51;
v0x600001d33960_52 .array/port v0x600001d33960, 52;
E_0x600002115a70/13 .event edge, v0x600001d33960_49, v0x600001d33960_50, v0x600001d33960_51, v0x600001d33960_52;
v0x600001d33960_53 .array/port v0x600001d33960, 53;
v0x600001d33960_54 .array/port v0x600001d33960, 54;
v0x600001d33960_55 .array/port v0x600001d33960, 55;
v0x600001d33960_56 .array/port v0x600001d33960, 56;
E_0x600002115a70/14 .event edge, v0x600001d33960_53, v0x600001d33960_54, v0x600001d33960_55, v0x600001d33960_56;
v0x600001d33960_57 .array/port v0x600001d33960, 57;
v0x600001d33960_58 .array/port v0x600001d33960, 58;
v0x600001d33960_59 .array/port v0x600001d33960, 59;
v0x600001d33960_60 .array/port v0x600001d33960, 60;
E_0x600002115a70/15 .event edge, v0x600001d33960_57, v0x600001d33960_58, v0x600001d33960_59, v0x600001d33960_60;
v0x600001d33960_61 .array/port v0x600001d33960, 61;
v0x600001d33960_62 .array/port v0x600001d33960, 62;
v0x600001d33960_63 .array/port v0x600001d33960, 63;
v0x600001d33960_64 .array/port v0x600001d33960, 64;
E_0x600002115a70/16 .event edge, v0x600001d33960_61, v0x600001d33960_62, v0x600001d33960_63, v0x600001d33960_64;
v0x600001d33960_65 .array/port v0x600001d33960, 65;
v0x600001d33960_66 .array/port v0x600001d33960, 66;
v0x600001d33960_67 .array/port v0x600001d33960, 67;
v0x600001d33960_68 .array/port v0x600001d33960, 68;
E_0x600002115a70/17 .event edge, v0x600001d33960_65, v0x600001d33960_66, v0x600001d33960_67, v0x600001d33960_68;
v0x600001d33960_69 .array/port v0x600001d33960, 69;
v0x600001d33960_70 .array/port v0x600001d33960, 70;
v0x600001d33960_71 .array/port v0x600001d33960, 71;
v0x600001d33960_72 .array/port v0x600001d33960, 72;
E_0x600002115a70/18 .event edge, v0x600001d33960_69, v0x600001d33960_70, v0x600001d33960_71, v0x600001d33960_72;
v0x600001d33960_73 .array/port v0x600001d33960, 73;
v0x600001d33960_74 .array/port v0x600001d33960, 74;
v0x600001d33960_75 .array/port v0x600001d33960, 75;
v0x600001d33960_76 .array/port v0x600001d33960, 76;
E_0x600002115a70/19 .event edge, v0x600001d33960_73, v0x600001d33960_74, v0x600001d33960_75, v0x600001d33960_76;
v0x600001d33960_77 .array/port v0x600001d33960, 77;
v0x600001d33960_78 .array/port v0x600001d33960, 78;
v0x600001d33960_79 .array/port v0x600001d33960, 79;
v0x600001d33960_80 .array/port v0x600001d33960, 80;
E_0x600002115a70/20 .event edge, v0x600001d33960_77, v0x600001d33960_78, v0x600001d33960_79, v0x600001d33960_80;
v0x600001d33960_81 .array/port v0x600001d33960, 81;
v0x600001d33960_82 .array/port v0x600001d33960, 82;
v0x600001d33960_83 .array/port v0x600001d33960, 83;
v0x600001d33960_84 .array/port v0x600001d33960, 84;
E_0x600002115a70/21 .event edge, v0x600001d33960_81, v0x600001d33960_82, v0x600001d33960_83, v0x600001d33960_84;
v0x600001d33960_85 .array/port v0x600001d33960, 85;
v0x600001d33960_86 .array/port v0x600001d33960, 86;
v0x600001d33960_87 .array/port v0x600001d33960, 87;
v0x600001d33960_88 .array/port v0x600001d33960, 88;
E_0x600002115a70/22 .event edge, v0x600001d33960_85, v0x600001d33960_86, v0x600001d33960_87, v0x600001d33960_88;
v0x600001d33960_89 .array/port v0x600001d33960, 89;
v0x600001d33960_90 .array/port v0x600001d33960, 90;
v0x600001d33960_91 .array/port v0x600001d33960, 91;
v0x600001d33960_92 .array/port v0x600001d33960, 92;
E_0x600002115a70/23 .event edge, v0x600001d33960_89, v0x600001d33960_90, v0x600001d33960_91, v0x600001d33960_92;
v0x600001d33960_93 .array/port v0x600001d33960, 93;
v0x600001d33960_94 .array/port v0x600001d33960, 94;
v0x600001d33960_95 .array/port v0x600001d33960, 95;
v0x600001d33960_96 .array/port v0x600001d33960, 96;
E_0x600002115a70/24 .event edge, v0x600001d33960_93, v0x600001d33960_94, v0x600001d33960_95, v0x600001d33960_96;
v0x600001d33960_97 .array/port v0x600001d33960, 97;
v0x600001d33960_98 .array/port v0x600001d33960, 98;
v0x600001d33960_99 .array/port v0x600001d33960, 99;
v0x600001d33960_100 .array/port v0x600001d33960, 100;
E_0x600002115a70/25 .event edge, v0x600001d33960_97, v0x600001d33960_98, v0x600001d33960_99, v0x600001d33960_100;
v0x600001d33960_101 .array/port v0x600001d33960, 101;
v0x600001d33960_102 .array/port v0x600001d33960, 102;
v0x600001d33960_103 .array/port v0x600001d33960, 103;
v0x600001d33960_104 .array/port v0x600001d33960, 104;
E_0x600002115a70/26 .event edge, v0x600001d33960_101, v0x600001d33960_102, v0x600001d33960_103, v0x600001d33960_104;
v0x600001d33960_105 .array/port v0x600001d33960, 105;
v0x600001d33960_106 .array/port v0x600001d33960, 106;
v0x600001d33960_107 .array/port v0x600001d33960, 107;
v0x600001d33960_108 .array/port v0x600001d33960, 108;
E_0x600002115a70/27 .event edge, v0x600001d33960_105, v0x600001d33960_106, v0x600001d33960_107, v0x600001d33960_108;
v0x600001d33960_109 .array/port v0x600001d33960, 109;
v0x600001d33960_110 .array/port v0x600001d33960, 110;
v0x600001d33960_111 .array/port v0x600001d33960, 111;
v0x600001d33960_112 .array/port v0x600001d33960, 112;
E_0x600002115a70/28 .event edge, v0x600001d33960_109, v0x600001d33960_110, v0x600001d33960_111, v0x600001d33960_112;
v0x600001d33960_113 .array/port v0x600001d33960, 113;
v0x600001d33960_114 .array/port v0x600001d33960, 114;
v0x600001d33960_115 .array/port v0x600001d33960, 115;
v0x600001d33960_116 .array/port v0x600001d33960, 116;
E_0x600002115a70/29 .event edge, v0x600001d33960_113, v0x600001d33960_114, v0x600001d33960_115, v0x600001d33960_116;
v0x600001d33960_117 .array/port v0x600001d33960, 117;
v0x600001d33960_118 .array/port v0x600001d33960, 118;
v0x600001d33960_119 .array/port v0x600001d33960, 119;
v0x600001d33960_120 .array/port v0x600001d33960, 120;
E_0x600002115a70/30 .event edge, v0x600001d33960_117, v0x600001d33960_118, v0x600001d33960_119, v0x600001d33960_120;
v0x600001d33960_121 .array/port v0x600001d33960, 121;
v0x600001d33960_122 .array/port v0x600001d33960, 122;
v0x600001d33960_123 .array/port v0x600001d33960, 123;
v0x600001d33960_124 .array/port v0x600001d33960, 124;
E_0x600002115a70/31 .event edge, v0x600001d33960_121, v0x600001d33960_122, v0x600001d33960_123, v0x600001d33960_124;
v0x600001d33960_125 .array/port v0x600001d33960, 125;
v0x600001d33960_126 .array/port v0x600001d33960, 126;
v0x600001d33960_127 .array/port v0x600001d33960, 127;
v0x600001d33960_128 .array/port v0x600001d33960, 128;
E_0x600002115a70/32 .event edge, v0x600001d33960_125, v0x600001d33960_126, v0x600001d33960_127, v0x600001d33960_128;
v0x600001d33960_129 .array/port v0x600001d33960, 129;
v0x600001d33960_130 .array/port v0x600001d33960, 130;
v0x600001d33960_131 .array/port v0x600001d33960, 131;
v0x600001d33960_132 .array/port v0x600001d33960, 132;
E_0x600002115a70/33 .event edge, v0x600001d33960_129, v0x600001d33960_130, v0x600001d33960_131, v0x600001d33960_132;
v0x600001d33960_133 .array/port v0x600001d33960, 133;
v0x600001d33960_134 .array/port v0x600001d33960, 134;
v0x600001d33960_135 .array/port v0x600001d33960, 135;
v0x600001d33960_136 .array/port v0x600001d33960, 136;
E_0x600002115a70/34 .event edge, v0x600001d33960_133, v0x600001d33960_134, v0x600001d33960_135, v0x600001d33960_136;
v0x600001d33960_137 .array/port v0x600001d33960, 137;
v0x600001d33960_138 .array/port v0x600001d33960, 138;
v0x600001d33960_139 .array/port v0x600001d33960, 139;
v0x600001d33960_140 .array/port v0x600001d33960, 140;
E_0x600002115a70/35 .event edge, v0x600001d33960_137, v0x600001d33960_138, v0x600001d33960_139, v0x600001d33960_140;
v0x600001d33960_141 .array/port v0x600001d33960, 141;
v0x600001d33960_142 .array/port v0x600001d33960, 142;
v0x600001d33960_143 .array/port v0x600001d33960, 143;
v0x600001d33960_144 .array/port v0x600001d33960, 144;
E_0x600002115a70/36 .event edge, v0x600001d33960_141, v0x600001d33960_142, v0x600001d33960_143, v0x600001d33960_144;
v0x600001d33960_145 .array/port v0x600001d33960, 145;
v0x600001d33960_146 .array/port v0x600001d33960, 146;
v0x600001d33960_147 .array/port v0x600001d33960, 147;
v0x600001d33960_148 .array/port v0x600001d33960, 148;
E_0x600002115a70/37 .event edge, v0x600001d33960_145, v0x600001d33960_146, v0x600001d33960_147, v0x600001d33960_148;
v0x600001d33960_149 .array/port v0x600001d33960, 149;
v0x600001d33960_150 .array/port v0x600001d33960, 150;
v0x600001d33960_151 .array/port v0x600001d33960, 151;
v0x600001d33960_152 .array/port v0x600001d33960, 152;
E_0x600002115a70/38 .event edge, v0x600001d33960_149, v0x600001d33960_150, v0x600001d33960_151, v0x600001d33960_152;
v0x600001d33960_153 .array/port v0x600001d33960, 153;
v0x600001d33960_154 .array/port v0x600001d33960, 154;
v0x600001d33960_155 .array/port v0x600001d33960, 155;
v0x600001d33960_156 .array/port v0x600001d33960, 156;
E_0x600002115a70/39 .event edge, v0x600001d33960_153, v0x600001d33960_154, v0x600001d33960_155, v0x600001d33960_156;
v0x600001d33960_157 .array/port v0x600001d33960, 157;
v0x600001d33960_158 .array/port v0x600001d33960, 158;
v0x600001d33960_159 .array/port v0x600001d33960, 159;
v0x600001d33960_160 .array/port v0x600001d33960, 160;
E_0x600002115a70/40 .event edge, v0x600001d33960_157, v0x600001d33960_158, v0x600001d33960_159, v0x600001d33960_160;
v0x600001d33960_161 .array/port v0x600001d33960, 161;
v0x600001d33960_162 .array/port v0x600001d33960, 162;
v0x600001d33960_163 .array/port v0x600001d33960, 163;
v0x600001d33960_164 .array/port v0x600001d33960, 164;
E_0x600002115a70/41 .event edge, v0x600001d33960_161, v0x600001d33960_162, v0x600001d33960_163, v0x600001d33960_164;
v0x600001d33960_165 .array/port v0x600001d33960, 165;
v0x600001d33960_166 .array/port v0x600001d33960, 166;
v0x600001d33960_167 .array/port v0x600001d33960, 167;
v0x600001d33960_168 .array/port v0x600001d33960, 168;
E_0x600002115a70/42 .event edge, v0x600001d33960_165, v0x600001d33960_166, v0x600001d33960_167, v0x600001d33960_168;
v0x600001d33960_169 .array/port v0x600001d33960, 169;
v0x600001d33960_170 .array/port v0x600001d33960, 170;
v0x600001d33960_171 .array/port v0x600001d33960, 171;
v0x600001d33960_172 .array/port v0x600001d33960, 172;
E_0x600002115a70/43 .event edge, v0x600001d33960_169, v0x600001d33960_170, v0x600001d33960_171, v0x600001d33960_172;
v0x600001d33960_173 .array/port v0x600001d33960, 173;
v0x600001d33960_174 .array/port v0x600001d33960, 174;
v0x600001d33960_175 .array/port v0x600001d33960, 175;
v0x600001d33960_176 .array/port v0x600001d33960, 176;
E_0x600002115a70/44 .event edge, v0x600001d33960_173, v0x600001d33960_174, v0x600001d33960_175, v0x600001d33960_176;
v0x600001d33960_177 .array/port v0x600001d33960, 177;
v0x600001d33960_178 .array/port v0x600001d33960, 178;
v0x600001d33960_179 .array/port v0x600001d33960, 179;
v0x600001d33960_180 .array/port v0x600001d33960, 180;
E_0x600002115a70/45 .event edge, v0x600001d33960_177, v0x600001d33960_178, v0x600001d33960_179, v0x600001d33960_180;
v0x600001d33960_181 .array/port v0x600001d33960, 181;
v0x600001d33960_182 .array/port v0x600001d33960, 182;
v0x600001d33960_183 .array/port v0x600001d33960, 183;
v0x600001d33960_184 .array/port v0x600001d33960, 184;
E_0x600002115a70/46 .event edge, v0x600001d33960_181, v0x600001d33960_182, v0x600001d33960_183, v0x600001d33960_184;
v0x600001d33960_185 .array/port v0x600001d33960, 185;
v0x600001d33960_186 .array/port v0x600001d33960, 186;
v0x600001d33960_187 .array/port v0x600001d33960, 187;
v0x600001d33960_188 .array/port v0x600001d33960, 188;
E_0x600002115a70/47 .event edge, v0x600001d33960_185, v0x600001d33960_186, v0x600001d33960_187, v0x600001d33960_188;
v0x600001d33960_189 .array/port v0x600001d33960, 189;
v0x600001d33960_190 .array/port v0x600001d33960, 190;
v0x600001d33960_191 .array/port v0x600001d33960, 191;
v0x600001d33960_192 .array/port v0x600001d33960, 192;
E_0x600002115a70/48 .event edge, v0x600001d33960_189, v0x600001d33960_190, v0x600001d33960_191, v0x600001d33960_192;
v0x600001d33960_193 .array/port v0x600001d33960, 193;
v0x600001d33960_194 .array/port v0x600001d33960, 194;
v0x600001d33960_195 .array/port v0x600001d33960, 195;
v0x600001d33960_196 .array/port v0x600001d33960, 196;
E_0x600002115a70/49 .event edge, v0x600001d33960_193, v0x600001d33960_194, v0x600001d33960_195, v0x600001d33960_196;
v0x600001d33960_197 .array/port v0x600001d33960, 197;
v0x600001d33960_198 .array/port v0x600001d33960, 198;
v0x600001d33960_199 .array/port v0x600001d33960, 199;
v0x600001d33960_200 .array/port v0x600001d33960, 200;
E_0x600002115a70/50 .event edge, v0x600001d33960_197, v0x600001d33960_198, v0x600001d33960_199, v0x600001d33960_200;
v0x600001d33960_201 .array/port v0x600001d33960, 201;
v0x600001d33960_202 .array/port v0x600001d33960, 202;
v0x600001d33960_203 .array/port v0x600001d33960, 203;
v0x600001d33960_204 .array/port v0x600001d33960, 204;
E_0x600002115a70/51 .event edge, v0x600001d33960_201, v0x600001d33960_202, v0x600001d33960_203, v0x600001d33960_204;
v0x600001d33960_205 .array/port v0x600001d33960, 205;
v0x600001d33960_206 .array/port v0x600001d33960, 206;
v0x600001d33960_207 .array/port v0x600001d33960, 207;
v0x600001d33960_208 .array/port v0x600001d33960, 208;
E_0x600002115a70/52 .event edge, v0x600001d33960_205, v0x600001d33960_206, v0x600001d33960_207, v0x600001d33960_208;
v0x600001d33960_209 .array/port v0x600001d33960, 209;
v0x600001d33960_210 .array/port v0x600001d33960, 210;
v0x600001d33960_211 .array/port v0x600001d33960, 211;
v0x600001d33960_212 .array/port v0x600001d33960, 212;
E_0x600002115a70/53 .event edge, v0x600001d33960_209, v0x600001d33960_210, v0x600001d33960_211, v0x600001d33960_212;
v0x600001d33960_213 .array/port v0x600001d33960, 213;
v0x600001d33960_214 .array/port v0x600001d33960, 214;
v0x600001d33960_215 .array/port v0x600001d33960, 215;
v0x600001d33960_216 .array/port v0x600001d33960, 216;
E_0x600002115a70/54 .event edge, v0x600001d33960_213, v0x600001d33960_214, v0x600001d33960_215, v0x600001d33960_216;
v0x600001d33960_217 .array/port v0x600001d33960, 217;
v0x600001d33960_218 .array/port v0x600001d33960, 218;
v0x600001d33960_219 .array/port v0x600001d33960, 219;
v0x600001d33960_220 .array/port v0x600001d33960, 220;
E_0x600002115a70/55 .event edge, v0x600001d33960_217, v0x600001d33960_218, v0x600001d33960_219, v0x600001d33960_220;
v0x600001d33960_221 .array/port v0x600001d33960, 221;
v0x600001d33960_222 .array/port v0x600001d33960, 222;
v0x600001d33960_223 .array/port v0x600001d33960, 223;
v0x600001d33960_224 .array/port v0x600001d33960, 224;
E_0x600002115a70/56 .event edge, v0x600001d33960_221, v0x600001d33960_222, v0x600001d33960_223, v0x600001d33960_224;
v0x600001d33960_225 .array/port v0x600001d33960, 225;
v0x600001d33960_226 .array/port v0x600001d33960, 226;
v0x600001d33960_227 .array/port v0x600001d33960, 227;
v0x600001d33960_228 .array/port v0x600001d33960, 228;
E_0x600002115a70/57 .event edge, v0x600001d33960_225, v0x600001d33960_226, v0x600001d33960_227, v0x600001d33960_228;
v0x600001d33960_229 .array/port v0x600001d33960, 229;
v0x600001d33960_230 .array/port v0x600001d33960, 230;
v0x600001d33960_231 .array/port v0x600001d33960, 231;
v0x600001d33960_232 .array/port v0x600001d33960, 232;
E_0x600002115a70/58 .event edge, v0x600001d33960_229, v0x600001d33960_230, v0x600001d33960_231, v0x600001d33960_232;
v0x600001d33960_233 .array/port v0x600001d33960, 233;
v0x600001d33960_234 .array/port v0x600001d33960, 234;
v0x600001d33960_235 .array/port v0x600001d33960, 235;
v0x600001d33960_236 .array/port v0x600001d33960, 236;
E_0x600002115a70/59 .event edge, v0x600001d33960_233, v0x600001d33960_234, v0x600001d33960_235, v0x600001d33960_236;
v0x600001d33960_237 .array/port v0x600001d33960, 237;
v0x600001d33960_238 .array/port v0x600001d33960, 238;
v0x600001d33960_239 .array/port v0x600001d33960, 239;
v0x600001d33960_240 .array/port v0x600001d33960, 240;
E_0x600002115a70/60 .event edge, v0x600001d33960_237, v0x600001d33960_238, v0x600001d33960_239, v0x600001d33960_240;
v0x600001d33960_241 .array/port v0x600001d33960, 241;
v0x600001d33960_242 .array/port v0x600001d33960, 242;
v0x600001d33960_243 .array/port v0x600001d33960, 243;
v0x600001d33960_244 .array/port v0x600001d33960, 244;
E_0x600002115a70/61 .event edge, v0x600001d33960_241, v0x600001d33960_242, v0x600001d33960_243, v0x600001d33960_244;
v0x600001d33960_245 .array/port v0x600001d33960, 245;
v0x600001d33960_246 .array/port v0x600001d33960, 246;
v0x600001d33960_247 .array/port v0x600001d33960, 247;
v0x600001d33960_248 .array/port v0x600001d33960, 248;
E_0x600002115a70/62 .event edge, v0x600001d33960_245, v0x600001d33960_246, v0x600001d33960_247, v0x600001d33960_248;
v0x600001d33960_249 .array/port v0x600001d33960, 249;
v0x600001d33960_250 .array/port v0x600001d33960, 250;
v0x600001d33960_251 .array/port v0x600001d33960, 251;
v0x600001d33960_252 .array/port v0x600001d33960, 252;
E_0x600002115a70/63 .event edge, v0x600001d33960_249, v0x600001d33960_250, v0x600001d33960_251, v0x600001d33960_252;
v0x600001d33960_253 .array/port v0x600001d33960, 253;
v0x600001d33960_254 .array/port v0x600001d33960, 254;
v0x600001d33960_255 .array/port v0x600001d33960, 255;
E_0x600002115a70/64 .event edge, v0x600001d33960_253, v0x600001d33960_254, v0x600001d33960_255;
E_0x600002115a70 .event/or E_0x600002115a70/0, E_0x600002115a70/1, E_0x600002115a70/2, E_0x600002115a70/3, E_0x600002115a70/4, E_0x600002115a70/5, E_0x600002115a70/6, E_0x600002115a70/7, E_0x600002115a70/8, E_0x600002115a70/9, E_0x600002115a70/10, E_0x600002115a70/11, E_0x600002115a70/12, E_0x600002115a70/13, E_0x600002115a70/14, E_0x600002115a70/15, E_0x600002115a70/16, E_0x600002115a70/17, E_0x600002115a70/18, E_0x600002115a70/19, E_0x600002115a70/20, E_0x600002115a70/21, E_0x600002115a70/22, E_0x600002115a70/23, E_0x600002115a70/24, E_0x600002115a70/25, E_0x600002115a70/26, E_0x600002115a70/27, E_0x600002115a70/28, E_0x600002115a70/29, E_0x600002115a70/30, E_0x600002115a70/31, E_0x600002115a70/32, E_0x600002115a70/33, E_0x600002115a70/34, E_0x600002115a70/35, E_0x600002115a70/36, E_0x600002115a70/37, E_0x600002115a70/38, E_0x600002115a70/39, E_0x600002115a70/40, E_0x600002115a70/41, E_0x600002115a70/42, E_0x600002115a70/43, E_0x600002115a70/44, E_0x600002115a70/45, E_0x600002115a70/46, E_0x600002115a70/47, E_0x600002115a70/48, E_0x600002115a70/49, E_0x600002115a70/50, E_0x600002115a70/51, E_0x600002115a70/52, E_0x600002115a70/53, E_0x600002115a70/54, E_0x600002115a70/55, E_0x600002115a70/56, E_0x600002115a70/57, E_0x600002115a70/58, E_0x600002115a70/59, E_0x600002115a70/60, E_0x600002115a70/61, E_0x600002115a70/62, E_0x600002115a70/63, E_0x600002115a70/64;
S_0x13fe097e0 .scope module, "rf1" "RF" 3 75, 10 1 0, S_0x13fe07d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Input";
    .port_info 1 /INPUT 3 "O1Sel";
    .port_info 2 /INPUT 3 "O2Sel";
    .port_info 3 /INPUT 2 "FunSel";
    .port_info 4 /INPUT 4 "RSel";
    .port_info 5 /INPUT 4 "TSel";
    .port_info 6 /OUTPUT 8 "Output1";
    .port_info 7 /OUTPUT 8 "Output2";
v0x600001d33d50_0 .net "FunSel", 1 0, L_0x60000043dab0;  alias, 1 drivers
v0x600001d33de0_0 .net "Input", 7 0, v0x600001d31c20_0;  1 drivers
v0x600001d33e70_0 .net "O1Sel", 2 0, L_0x60000043d9d0;  alias, 1 drivers
v0x600001d33f00_0 .net "O2Sel", 2 0, L_0x60000043da40;  alias, 1 drivers
v0x600001d34000_0 .var "Output1", 7 0;
v0x600001d34090_0 .var "Output2", 7 0;
v0x600001d34120_0 .var "R1", 7 0;
v0x600001d341b0_0 .var "R2", 7 0;
v0x600001d34240_0 .var "R3", 7 0;
v0x600001d342d0_0 .var "R4", 7 0;
v0x600001d34360_0 .net "RSel", 3 0, L_0x60000043db20;  alias, 1 drivers
v0x600001d343f0_0 .var "SET_R1", 0 0;
v0x600001d34480_0 .var "SET_R2", 0 0;
v0x600001d34510_0 .var "SET_R3", 0 0;
v0x600001d345a0_0 .var "SET_R4", 0 0;
v0x600001d34630_0 .var "SET_T1", 0 0;
v0x600001d346c0_0 .var "SET_T2", 0 0;
v0x600001d34750_0 .var "SET_T3", 0 0;
v0x600001d347e0_0 .var "SET_T4", 0 0;
v0x600001d34870_0 .var "T1", 7 0;
v0x600001d34900_0 .var "T2", 7 0;
v0x600001d34990_0 .var "T3", 7 0;
v0x600001d34a20_0 .var "T4", 7 0;
v0x600001d34ab0_0 .net "TSel", 3 0, L_0x60000043db90;  alias, 1 drivers
E_0x600002115860/0 .event edge, v0x600001d33f00_0, v0x600001d33e70_0, v0x600001d342d0_0, v0x600001d34240_0;
E_0x600002115860/1 .event edge, v0x600001d341b0_0, v0x600001d34120_0;
E_0x600002115860 .event/or E_0x600002115860/0, E_0x600002115860/1;
E_0x600002115b60/0 .event edge, v0x600001d33e70_0, v0x600001d34870_0, v0x600001d34900_0, v0x600001d34990_0;
E_0x600002115b60/1 .event edge, v0x600001d34a20_0, v0x600001d34120_0, v0x600001d341b0_0, v0x600001d34240_0;
E_0x600002115b60/2 .event edge, v0x600001d342d0_0, v0x600001d33f00_0;
E_0x600002115b60 .event/or E_0x600002115b60/0, E_0x600002115b60/1, E_0x600002115b60/2;
E_0x600002117f60 .event posedge, v0x600001d347e0_0;
E_0x600002117f90 .event posedge, v0x600001d34750_0;
E_0x600002115bf0 .event posedge, v0x600001d346c0_0;
E_0x600002115cb0 .event posedge, v0x600001d34630_0;
E_0x600002115ce0 .event negedge, v0x600001d345a0_0;
E_0x600002115c20 .event posedge, v0x600001d345a0_0;
E_0x600002115d70 .event posedge, v0x600001d34510_0;
E_0x600002115da0 .event posedge, v0x600001d34480_0;
E_0x600002115e30 .event posedge, v0x600001d343f0_0;
E_0x600002115e60 .event edge, v0x600001d33d50_0, v0x600001d33f00_0, v0x600001d33e70_0, v0x600001d34360_0;
S_0x13fe09950 .scope module, "control1" "ControlUnit" 2 42, 11 2 0, S_0x13fe0e720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 8 "AOut";
    .port_info 2 /INPUT 8 "BOut";
    .port_info 3 /INPUT 8 "ALUOut";
    .port_info 4 /INPUT 4 "ALUOutFlag";
    .port_info 5 /INPUT 8 "ARF_COut";
    .port_info 6 /INPUT 8 "Address";
    .port_info 7 /INPUT 8 "MemoryOut";
    .port_info 8 /INPUT 16 "IROut";
    .port_info 9 /INPUT 8 "MuxAOut";
    .port_info 10 /INPUT 8 "MuxBOut";
    .port_info 11 /INPUT 8 "MuxCOut";
    .port_info 12 /OUTPUT 3 "RF_OutASel";
    .port_info 13 /OUTPUT 3 "RF_OutBSel";
    .port_info 14 /OUTPUT 2 "RF_FunSel";
    .port_info 15 /OUTPUT 4 "RF_RSel";
    .port_info 16 /OUTPUT 4 "RF_TSel";
    .port_info 17 /OUTPUT 4 "ALU_FunSel";
    .port_info 18 /OUTPUT 2 "ARF_OutCSel";
    .port_info 19 /OUTPUT 2 "ARF_OutDSel";
    .port_info 20 /OUTPUT 2 "ARF_FunSel";
    .port_info 21 /OUTPUT 4 "ARF_RegSel";
    .port_info 22 /OUTPUT 1 "IR_LH";
    .port_info 23 /OUTPUT 1 "IR_Enable";
    .port_info 24 /OUTPUT 2 "IR_Funsel";
    .port_info 25 /OUTPUT 1 "Mem_WR";
    .port_info 26 /OUTPUT 1 "Mem_CS";
    .port_info 27 /OUTPUT 2 "MuxASel";
    .port_info 28 /OUTPUT 2 "MuxBSel";
    .port_info 29 /OUTPUT 1 "MuxCSel";
L_0x60000043d9d0 .functor BUFZ 3, v0x600001d37a80_0, C4<000>, C4<000>, C4<000>;
L_0x60000043da40 .functor BUFZ 3, v0x600001d37b10_0, C4<000>, C4<000>, C4<000>;
L_0x60000043dab0 .functor BUFZ 2, v0x600001d379f0_0, C4<00>, C4<00>, C4<00>;
L_0x60000043db20 .functor BUFZ 4, v0x600001d37ba0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x60000043db90 .functor BUFZ 4, v0x600001d37c30_0, C4<0000>, C4<0000>, C4<0000>;
L_0x60000043dc00 .functor BUFZ 4, v0x600001d372a0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x60000043dc70 .functor BUFZ 2, v0x600001d373c0_0, C4<00>, C4<00>, C4<00>;
L_0x60000043dce0 .functor BUFZ 2, v0x600001d37450_0, C4<00>, C4<00>, C4<00>;
L_0x60000043dd50 .functor BUFZ 2, v0x600001d37330_0, C4<00>, C4<00>, C4<00>;
L_0x60000043ddc0 .functor BUFZ 4, v0x600001d374e0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x60000043de30 .functor BUFZ 1, v0x600001d37690_0, C4<0>, C4<0>, C4<0>;
L_0x60000043dea0 .functor BUFZ 1, v0x600001d37570_0, C4<0>, C4<0>, C4<0>;
L_0x60000043df10 .functor BUFZ 2, v0x600001d37600_0, C4<00>, C4<00>, C4<00>;
L_0x60000043dff0 .functor BUFZ 1, v0x600001d377b0_0, C4<0>, C4<0>, C4<0>;
L_0x60000043e060 .functor BUFZ 1, v0x600001d37720_0, C4<0>, C4<0>, C4<0>;
L_0x60000043df80 .functor BUFZ 2, v0x600001d37840_0, C4<00>, C4<00>, C4<00>;
L_0x60000043e0d0 .functor BUFZ 2, v0x600001d378d0_0, C4<00>, C4<00>, C4<00>;
L_0x60000043e140 .functor BUFZ 1, v0x600001d37960_0, C4<0>, C4<0>, C4<0>;
v0x600001d35cb0_0 .net "ADDRESS", 7 0, L_0x600001e32c60;  1 drivers
v0x600001d35d40_0 .net "ADDRESSING_MODE", 0 0, L_0x600001e32da0;  1 drivers
v0x600001d35dd0_0 .net "ALUOut", 7 0, L_0x60000043d5e0;  alias, 1 drivers
v0x600001d35e60_0 .net "ALUOutFlag", 3 0, L_0x60000043d650;  alias, 1 drivers
v0x600001d35ef0_0 .net "ALU_FunSel", 3 0, L_0x60000043dc00;  alias, 1 drivers
v0x600001d35f80_0 .net "AOut", 7 0, L_0x60000043d500;  alias, 1 drivers
v0x600001d36010_0 .net "ARF_COut", 7 0, L_0x60000043d6c0;  alias, 1 drivers
v0x600001d360a0_0 .net "ARF_FunSel", 1 0, L_0x60000043dd50;  alias, 1 drivers
v0x600001d36130_0 .net "ARF_OutCSel", 1 0, L_0x60000043dc70;  alias, 1 drivers
v0x600001d361c0_0 .net "ARF_OutDSel", 1 0, L_0x60000043dce0;  alias, 1 drivers
v0x600001d36250_0 .net "ARF_RegSel", 3 0, L_0x60000043ddc0;  alias, 1 drivers
v0x600001d362e0_0 .net "Address", 7 0, L_0x60000043d730;  alias, 1 drivers
v0x600001d36370_0 .net "BOut", 7 0, L_0x60000043d570;  alias, 1 drivers
v0x600001d36400_0 .net "DSTREG", 3 0, L_0x600001e31860;  1 drivers
v0x600001d36490_0 .net "IROut", 15 0, L_0x60000043d810;  alias, 1 drivers
v0x600001d36520_0 .net "IR_Enable", 0 0, L_0x60000043dea0;  alias, 1 drivers
v0x600001d365b0_0 .net "IR_Funsel", 1 0, L_0x60000043df10;  alias, 1 drivers
v0x600001d36640_0 .net "IR_LH", 0 0, L_0x60000043de30;  alias, 1 drivers
v0x600001d366d0_0 .net "Mem_CS", 0 0, L_0x60000043e060;  alias, 1 drivers
v0x600001d36760_0 .net "Mem_WR", 0 0, L_0x60000043dff0;  alias, 1 drivers
v0x600001d367f0_0 .net "MemoryOut", 7 0, L_0x60000043d7a0;  alias, 1 drivers
v0x600001d36880_0 .net "MuxAOut", 7 0, L_0x60000043d880;  alias, 1 drivers
v0x600001d36910_0 .net "MuxASel", 1 0, L_0x60000043df80;  alias, 1 drivers
v0x600001d369a0_0 .net "MuxBOut", 7 0, L_0x60000043d8f0;  alias, 1 drivers
v0x600001d36a30_0 .net "MuxBSel", 1 0, L_0x60000043e0d0;  alias, 1 drivers
v0x600001d36ac0_0 .net "MuxCOut", 7 0, L_0x60000043d960;  alias, 1 drivers
v0x600001d36b50_0 .net "MuxCSel", 0 0, L_0x60000043e140;  alias, 1 drivers
v0x600001d36be0_0 .net "OPCODE", 3 0, L_0x600001e32e40;  1 drivers
v0x600001d36c70_0 .net "RF_FunSel", 1 0, L_0x60000043dab0;  alias, 1 drivers
v0x600001d36d00_0 .net "RF_OutASel", 2 0, L_0x60000043d9d0;  alias, 1 drivers
v0x600001d36d90_0 .net "RF_OutBSel", 2 0, L_0x60000043da40;  alias, 1 drivers
v0x600001d36e20_0 .net "RF_RSel", 3 0, L_0x60000043db20;  alias, 1 drivers
v0x600001d36eb0_0 .net "RF_TSel", 3 0, L_0x60000043db90;  alias, 1 drivers
v0x600001d36f40_0 .net "RSEL", 1 0, L_0x600001e32d00;  1 drivers
v0x600001d36fd0_0 .net "SREG1", 3 0, L_0x600001e32b20;  1 drivers
v0x600001d37060_0 .net "SREG2", 3 0, L_0x600001e32bc0;  1 drivers
v0x600001d370f0_0 .var "SREGA", 3 0;
v0x600001d37180_0 .var "SREGB", 3 0;
v0x600001d37210_0 .net "clock", 0 0, v0x600001d38090_0;  alias, 1 drivers
v0x600001d372a0_0 .var "reg_ALU_FunSel", 3 0;
v0x600001d37330_0 .var "reg_ARF_FunSel", 1 0;
v0x600001d373c0_0 .var "reg_ARF_OutCSel", 1 0;
v0x600001d37450_0 .var "reg_ARF_OutDSel", 1 0;
v0x600001d374e0_0 .var "reg_ARF_RegSel", 3 0;
v0x600001d37570_0 .var "reg_IR_Enable", 0 0;
v0x600001d37600_0 .var "reg_IR_Funsel", 1 0;
v0x600001d37690_0 .var "reg_IR_LH", 0 0;
v0x600001d37720_0 .var "reg_Mem_CS", 0 0;
v0x600001d377b0_0 .var "reg_Mem_WR", 0 0;
v0x600001d37840_0 .var "reg_MuxASel", 1 0;
v0x600001d378d0_0 .var "reg_MuxBSel", 1 0;
v0x600001d37960_0 .var "reg_MuxCSel", 0 0;
v0x600001d379f0_0 .var "reg_RF_FunSel", 1 0;
v0x600001d37a80_0 .var "reg_RF_OutASel", 2 0;
v0x600001d37b10_0 .var "reg_RF_OutBSel", 2 0;
v0x600001d37ba0_0 .var "reg_RF_RSel", 3 0;
v0x600001d37c30_0 .var "reg_RF_TSel", 3 0;
v0x600001d37cc0_0 .net "seq", 0 0, L_0x600001e32ee0;  1 drivers
v0x600001d37d50_0 .var "seq_counter", 3 0;
v0x600001d37de0_0 .var "update_DSTREG_flag", 0 0;
v0x600001d37e70_0 .var "update_SREG1_flag", 0 0;
v0x600001d37f00_0 .var "update_SREGA_flag", 0 0;
v0x600001d38000_0 .var "update_SREGB_flag", 0 0;
E_0x600002115ef0 .event posedge, v0x600001d37e70_0;
E_0x600002114900 .event posedge, v0x600001d37de0_0;
E_0x600002117960 .event posedge, v0x600001d38000_0;
E_0x600002117990 .event posedge, v0x600001d37f00_0;
E_0x600002117a20 .event edge, v0x600001d37d50_0;
L_0x600001e31860 .part L_0x60000043d810, 8, 4;
L_0x600001e32b20 .part L_0x60000043d810, 4, 4;
L_0x600001e32bc0 .part L_0x60000043d810, 0, 4;
L_0x600001e32c60 .part L_0x60000043d810, 0, 8;
L_0x600001e32d00 .part L_0x60000043d810, 8, 2;
L_0x600001e32da0 .part L_0x60000043d810, 10, 1;
L_0x600001e32e40 .part L_0x60000043d810, 12, 4;
L_0x600001e32ee0 .part v0x600001d37d50_0, 0, 1;
    .scope S_0x13fe085e0;
T_0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x600001d32be0_0, 0, 9;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600001d32b50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600001d32490_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600001d32640_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600001d326d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x13fe085e0;
T_1 ;
    %wait E_0x600002115590;
    %delay 4000, 0;
    %vpi_call 6 27 "$display", "ALU OPERATION A = %x, B = %x, Result = %x, FunSel = %x", v0x600001d32370_0, v0x600001d32400_0, &PV<v0x600001d32be0_0, 0, 8>, v0x600001d325b0_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x13fe085e0;
T_2 ;
    %wait E_0x600002115560;
    %load/vec4 v0x600001d325b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0x600001d32370_0;
    %pad/u 9;
    %assign/vec4 v0x600001d32be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d32ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d329a0_0, 0;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0x600001d32400_0;
    %pad/u 9;
    %assign/vec4 v0x600001d32be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d32ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d329a0_0, 0;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0x600001d32370_0;
    %pad/u 9;
    %inv;
    %assign/vec4 v0x600001d32be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d32ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d329a0_0, 0;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0x600001d32400_0;
    %pad/u 9;
    %inv;
    %assign/vec4 v0x600001d32be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d32ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d329a0_0, 0;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0x600001d32370_0;
    %pad/u 9;
    %load/vec4 v0x600001d32400_0;
    %pad/u 9;
    %add;
    %assign/vec4 v0x600001d32be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d32ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d329a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d32a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d32910_0, 0;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0x600001d32370_0;
    %pad/u 9;
    %load/vec4 v0x600001d32400_0;
    %pad/u 9;
    %sub;
    %assign/vec4 v0x600001d32be0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d32ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d329a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d32a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d32910_0, 0;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0x600001d32400_0;
    %load/vec4 v0x600001d32370_0;
    %cmp/u;
    %jmp/0xz  T_2.17, 5;
    %load/vec4 v0x600001d32370_0;
    %pad/u 9;
    %assign/vec4 v0x600001d32be0_0, 0;
    %jmp T_2.18;
T_2.17 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600001d32be0_0, 0;
T_2.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d32ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d329a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d32a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d32910_0, 0;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0x600001d32370_0;
    %pad/u 9;
    %load/vec4 v0x600001d32400_0;
    %pad/u 9;
    %and;
    %assign/vec4 v0x600001d32be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d32ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d329a0_0, 0;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0x600001d32370_0;
    %pad/u 9;
    %load/vec4 v0x600001d32400_0;
    %pad/u 9;
    %or;
    %assign/vec4 v0x600001d32be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d32ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d329a0_0, 0;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0x600001d32370_0;
    %pad/u 9;
    %load/vec4 v0x600001d32400_0;
    %pad/u 9;
    %and;
    %inv;
    %assign/vec4 v0x600001d32be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d32ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d329a0_0, 0;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0x600001d32370_0;
    %pad/u 9;
    %load/vec4 v0x600001d32400_0;
    %pad/u 9;
    %xor;
    %assign/vec4 v0x600001d32be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d32ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d329a0_0, 0;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0x600001d32370_0;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x600001d32be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d32ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d329a0_0, 0;
    %load/vec4 v0x600001d32370_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x600001d32490_0, 0;
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x600001d32370_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001d32be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d32ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d329a0_0, 0;
    %load/vec4 v0x600001d32370_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x600001d32490_0, 0;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0x600001d32370_0;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x600001d32be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d32ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d329a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d32a30_0, 0;
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x600001d32370_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001d32370_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001d32be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d32ac0_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x600001d32490_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001d32370_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001d32be0_0, 0;
    %load/vec4 v0x600001d32370_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x600001d32490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d32ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d329a0_0, 0;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x13fe085e0;
T_3 ;
    %wait E_0x600002117ea0;
    %load/vec4 v0x600001d32760_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x600001d32640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d329a0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13fe085e0;
T_4 ;
    %wait E_0x6000021155c0;
    %load/vec4 v0x600001d32760_0;
    %or/r;
    %inv;
    %assign/vec4 v0x600001d32b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d32ac0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13fe085e0;
T_5 ;
    %wait E_0x600002115530;
    %load/vec4 v0x600001d32be0_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0x600001d32490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d32910_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13fe085e0;
T_6 ;
    %wait E_0x600002117e10;
    %load/vec4 v0x600001d32370_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x600001d32400_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600001d32be0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x600001d32370_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d326d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d326d0_0, 0;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d32a30_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13fe085e0;
T_7 ;
    %wait E_0x600002117de0;
    %vpi_call 6 153 "$display", "RESET" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d32b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d32490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d32640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d326d0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600001d32be0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13fe245f0;
T_8 ;
    %vpi_call 9 12 "$readmemh", "RAM.mem", v0x600001d33960 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x13fe245f0;
T_9 ;
    %wait E_0x600002115a70;
    %load/vec4 v0x600001d33cc0_0;
    %inv;
    %load/vec4 v0x600001d33b10_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0x600001d339f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001d33960, 4;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %pushi/vec4 0, 255, 8;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %assign/vec4 v0x600001d33c30_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x13fe245f0;
T_10 ;
    %wait E_0x6000021159e0;
    %load/vec4 v0x600001d33cc0_0;
    %load/vec4 v0x600001d33b10_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x600001d33ba0_0;
    %load/vec4 v0x600001d339f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d33960, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13fe24480;
T_11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001d33840_0, 0, 16;
    %end;
    .thread T_11;
    .scope S_0x13fe24480;
T_12 ;
    %wait E_0x6000021158c0;
    %load/vec4 v0x600001d33570_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x600001d33600_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001d33840_0, 0;
T_12.2 ;
    %load/vec4 v0x600001d33600_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x600001d337b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0x600001d33720_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001d33840_0, 4, 5;
T_12.6 ;
    %load/vec4 v0x600001d337b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.8, 4;
    %load/vec4 v0x600001d33720_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001d33840_0, 4, 5;
T_12.8 ;
T_12.4 ;
    %load/vec4 v0x600001d33600_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_12.10, 4;
    %load/vec4 v0x600001d33840_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x600001d33840_0, 0;
T_12.10 ;
    %load/vec4 v0x600001d33600_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_12.12, 4;
    %load/vec4 v0x600001d33840_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001d33840_0, 0;
T_12.12 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x13fe08750;
T_13 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001d33060_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001d32c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001d33450_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001d330f0_0, 0, 8;
    %end;
    .thread T_13;
    .scope S_0x13fe08750;
T_14 ;
    %wait E_0x6000021157a0;
    %load/vec4 v0x600001d33180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %jmp T_14.16;
T_14.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d33330_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d333c0_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d333c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d33330_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d33210_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d33210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d33330_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d33210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d333c0_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d33210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d333c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d33330_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d332a0_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d332a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d33330_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d332a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d333c0_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d332a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d333c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d33330_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d332a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d33210_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d332a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d33210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d33330_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d332a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d33210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d333c0_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d332a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d33210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d333c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d33330_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x13fe08750;
T_15 ;
    %wait E_0x600002115830;
    %load/vec4 v0x600001d32d00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001d32c70_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600001d32d00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x600001d32d90_0;
    %store/vec4 v0x600001d32c70_0, 0, 8;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x600001d32d00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x600001d32c70_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600001d32c70_0, 0, 8;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x600001d32d00_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0x600001d32c70_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600001d32c70_0, 0, 8;
T_15.6 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d33210_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x13fe08750;
T_16 ;
    %wait E_0x6000021157d0;
    %load/vec4 v0x600001d32d00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001d33450_0, 0, 8;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600001d32d00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x600001d32d90_0;
    %store/vec4 v0x600001d33450_0, 0, 8;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x600001d32d00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0x600001d33450_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600001d33450_0, 0, 8;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x600001d32d00_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_16.6, 4;
    %load/vec4 v0x600001d33450_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600001d33450_0, 0, 8;
T_16.6 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d333c0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x13fe08750;
T_17 ;
    %wait E_0x600002115740;
    %load/vec4 v0x600001d32d00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001d330f0_0, 0, 8;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600001d32d00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0x600001d32d90_0;
    %store/vec4 v0x600001d330f0_0, 0, 8;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x600001d32d00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x600001d330f0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600001d330f0_0, 0, 8;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x600001d32d00_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_17.6, 4;
    %load/vec4 v0x600001d330f0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600001d330f0_0, 0, 8;
T_17.6 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d33330_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x13fe08750;
T_18 ;
    %wait E_0x600002115710;
    %load/vec4 v0x600001d32d00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001d33060_0, 0, 8;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600001d32d00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0x600001d32d90_0;
    %store/vec4 v0x600001d33060_0, 0, 8;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x600001d32d00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_18.4, 4;
    %load/vec4 v0x600001d33060_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600001d33060_0, 0, 8;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x600001d32d00_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_18.6, 4;
    %load/vec4 v0x600001d33060_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600001d33060_0, 0, 8;
T_18.6 ;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d332a0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x13fe08750;
T_19 ;
    %wait E_0x600002115680;
    %load/vec4 v0x600001d32e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v0x600001d32c70_0;
    %store/vec4 v0x600001d32f40_0, 0, 8;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0x600001d33450_0;
    %store/vec4 v0x600001d32f40_0, 0, 8;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x600001d330f0_0;
    %store/vec4 v0x600001d32f40_0, 0, 8;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0x600001d33060_0;
    %store/vec4 v0x600001d32f40_0, 0, 8;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x13fe08750;
T_20 ;
    %wait E_0x6000021155f0;
    %load/vec4 v0x600001d32eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v0x600001d32c70_0;
    %store/vec4 v0x600001d32fd0_0, 0, 8;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v0x600001d33450_0;
    %store/vec4 v0x600001d32fd0_0, 0, 8;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v0x600001d330f0_0;
    %store/vec4 v0x600001d32fd0_0, 0, 8;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v0x600001d33060_0;
    %store/vec4 v0x600001d32fd0_0, 0, 8;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x13fe08750;
T_21 ;
    %wait E_0x600002117ed0;
    %vpi_call 7 169 "$display", "Change in ARF:\012PC = %d, AR = %d, SP = %d, PCpast = %d", v0x600001d33060_0, v0x600001d32c70_0, v0x600001d33450_0, v0x600001d330f0_0 {0 0 0};
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x13fe097e0;
T_22 ;
    %wait E_0x600002115e60;
    %load/vec4 v0x600001d34360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_22.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_22.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_22.15, 6;
    %jmp T_22.16;
T_22.0 ;
    %jmp T_22.16;
T_22.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d345a0_0, 0;
    %jmp T_22.16;
T_22.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34510_0, 0;
    %jmp T_22.16;
T_22.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d345a0_0, 0;
    %jmp T_22.16;
T_22.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34480_0, 0;
    %jmp T_22.16;
T_22.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d345a0_0, 0;
    %jmp T_22.16;
T_22.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34510_0, 0;
    %jmp T_22.16;
T_22.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d345a0_0, 0;
    %jmp T_22.16;
T_22.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d343f0_0, 0;
    %jmp T_22.16;
T_22.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d343f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d345a0_0, 0;
    %jmp T_22.16;
T_22.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d343f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34510_0, 0;
    %jmp T_22.16;
T_22.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d343f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d345a0_0, 0;
    %jmp T_22.16;
T_22.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d343f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34480_0, 0;
    %jmp T_22.16;
T_22.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d343f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d345a0_0, 0;
    %jmp T_22.16;
T_22.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d343f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34510_0, 0;
    %jmp T_22.16;
T_22.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d343f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d345a0_0, 0;
    %jmp T_22.16;
T_22.16 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x13fe097e0;
T_23 ;
    %wait E_0x600002115e60;
    %load/vec4 v0x600001d34ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_23.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_23.15, 6;
    %jmp T_23.16;
T_23.0 ;
    %jmp T_23.16;
T_23.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d347e0_0, 0;
    %jmp T_23.16;
T_23.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34750_0, 0;
    %jmp T_23.16;
T_23.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d347e0_0, 0;
    %jmp T_23.16;
T_23.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d346c0_0, 0;
    %jmp T_23.16;
T_23.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d346c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d347e0_0, 0;
    %jmp T_23.16;
T_23.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d346c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34750_0, 0;
    %jmp T_23.16;
T_23.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d346c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d347e0_0, 0;
    %jmp T_23.16;
T_23.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34630_0, 0;
    %jmp T_23.16;
T_23.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d347e0_0, 0;
    %jmp T_23.16;
T_23.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34750_0, 0;
    %jmp T_23.16;
T_23.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d347e0_0, 0;
    %jmp T_23.16;
T_23.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d346c0_0, 0;
    %jmp T_23.16;
T_23.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d346c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d347e0_0, 0;
    %jmp T_23.16;
T_23.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d346c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34750_0, 0;
    %jmp T_23.16;
T_23.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d346c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d34750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d347e0_0, 0;
    %jmp T_23.16;
T_23.16 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x13fe097e0;
T_24 ;
    %wait E_0x600002115e30;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_24.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001d34120_0, 0, 8;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_24.2, 4;
    %load/vec4 v0x600001d33de0_0;
    %store/vec4 v0x600001d34120_0, 0, 8;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_24.4, 4;
    %load/vec4 v0x600001d34120_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600001d34120_0, 0, 8;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_24.6, 4;
    %load/vec4 v0x600001d34120_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600001d34120_0, 0, 8;
T_24.6 ;
T_24.5 ;
T_24.3 ;
T_24.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d343f0_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0x13fe097e0;
T_25 ;
    %wait E_0x600002115da0;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_25.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001d341b0_0, 0, 8;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_25.2, 4;
    %load/vec4 v0x600001d33de0_0;
    %store/vec4 v0x600001d341b0_0, 0, 8;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_25.4, 4;
    %load/vec4 v0x600001d341b0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600001d341b0_0, 0, 8;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_25.6, 4;
    %load/vec4 v0x600001d341b0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600001d341b0_0, 0, 8;
T_25.6 ;
T_25.5 ;
T_25.3 ;
T_25.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d34480_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0x13fe097e0;
T_26 ;
    %wait E_0x600002115d70;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_26.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001d34240_0, 0, 8;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_26.2, 4;
    %load/vec4 v0x600001d33de0_0;
    %store/vec4 v0x600001d34240_0, 0, 8;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_26.4, 4;
    %load/vec4 v0x600001d34240_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600001d34240_0, 0, 8;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_26.6, 4;
    %load/vec4 v0x600001d34240_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600001d34240_0, 0, 8;
T_26.6 ;
T_26.5 ;
T_26.3 ;
T_26.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d34510_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x13fe097e0;
T_27 ;
    %wait E_0x600002115c20;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_27.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001d342d0_0, 0, 8;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_27.2, 4;
    %load/vec4 v0x600001d33de0_0;
    %store/vec4 v0x600001d342d0_0, 0, 8;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_27.4, 4;
    %load/vec4 v0x600001d342d0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600001d342d0_0, 0, 8;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_27.6, 4;
    %load/vec4 v0x600001d342d0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600001d342d0_0, 0, 8;
T_27.6 ;
T_27.5 ;
T_27.3 ;
T_27.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d345a0_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x13fe097e0;
T_28 ;
    %wait E_0x600002115ce0;
    %vpi_call 10 222 "$display", "R4 = %h", v0x600001d342d0_0 {0 0 0};
    %jmp T_28;
    .thread T_28;
    .scope S_0x13fe097e0;
T_29 ;
    %wait E_0x600002115cb0;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_29.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001d34870_0, 0, 8;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.2, 4;
    %load/vec4 v0x600001d33de0_0;
    %store/vec4 v0x600001d34870_0, 0, 8;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_29.4, 4;
    %load/vec4 v0x600001d34870_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600001d34870_0, 0, 8;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.6, 4;
    %load/vec4 v0x600001d34870_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600001d34870_0, 0, 8;
T_29.6 ;
T_29.5 ;
T_29.3 ;
T_29.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d34630_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x13fe097e0;
T_30 ;
    %wait E_0x600002115bf0;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_30.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001d34900_0, 0, 8;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_30.2, 4;
    %load/vec4 v0x600001d33de0_0;
    %store/vec4 v0x600001d34900_0, 0, 8;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_30.4, 4;
    %load/vec4 v0x600001d34900_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600001d34900_0, 0, 8;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_30.6, 4;
    %load/vec4 v0x600001d34900_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600001d34900_0, 0, 8;
T_30.6 ;
T_30.5 ;
T_30.3 ;
T_30.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d346c0_0, 0;
    %jmp T_30;
    .thread T_30;
    .scope S_0x13fe097e0;
T_31 ;
    %wait E_0x600002117f90;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_31.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001d34990_0, 0, 8;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_31.2, 4;
    %load/vec4 v0x600001d33de0_0;
    %store/vec4 v0x600001d34990_0, 0, 8;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_31.4, 4;
    %load/vec4 v0x600001d34990_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600001d34990_0, 0, 8;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_31.6, 4;
    %load/vec4 v0x600001d34990_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600001d34990_0, 0, 8;
T_31.6 ;
T_31.5 ;
T_31.3 ;
T_31.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d34750_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0x13fe097e0;
T_32 ;
    %wait E_0x600002117f60;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_32.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001d34a20_0, 0, 8;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_32.2, 4;
    %load/vec4 v0x600001d33de0_0;
    %store/vec4 v0x600001d34a20_0, 0, 8;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_32.4, 4;
    %load/vec4 v0x600001d34a20_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600001d34a20_0, 0, 8;
    %jmp T_32.5;
T_32.4 ;
    %load/vec4 v0x600001d33d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_32.6, 4;
    %load/vec4 v0x600001d34a20_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600001d34a20_0, 0, 8;
T_32.6 ;
T_32.5 ;
T_32.3 ;
T_32.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d347e0_0, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_0x13fe097e0;
T_33 ;
    %wait E_0x600002115b60;
    %load/vec4 v0x600001d33e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %jmp T_33.8;
T_33.0 ;
    %load/vec4 v0x600001d34870_0;
    %store/vec4 v0x600001d34000_0, 0, 8;
    %jmp T_33.8;
T_33.1 ;
    %load/vec4 v0x600001d34900_0;
    %store/vec4 v0x600001d34000_0, 0, 8;
    %jmp T_33.8;
T_33.2 ;
    %load/vec4 v0x600001d34990_0;
    %store/vec4 v0x600001d34000_0, 0, 8;
    %jmp T_33.8;
T_33.3 ;
    %load/vec4 v0x600001d34a20_0;
    %store/vec4 v0x600001d34000_0, 0, 8;
    %jmp T_33.8;
T_33.4 ;
    %load/vec4 v0x600001d34120_0;
    %store/vec4 v0x600001d34000_0, 0, 8;
    %jmp T_33.8;
T_33.5 ;
    %load/vec4 v0x600001d341b0_0;
    %store/vec4 v0x600001d34000_0, 0, 8;
    %jmp T_33.8;
T_33.6 ;
    %load/vec4 v0x600001d34240_0;
    %store/vec4 v0x600001d34000_0, 0, 8;
    %jmp T_33.8;
T_33.7 ;
    %load/vec4 v0x600001d342d0_0;
    %store/vec4 v0x600001d34000_0, 0, 8;
    %jmp T_33.8;
T_33.8 ;
    %pop/vec4 1;
    %load/vec4 v0x600001d33f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.16, 6;
    %jmp T_33.17;
T_33.9 ;
    %load/vec4 v0x600001d34870_0;
    %store/vec4 v0x600001d34090_0, 0, 8;
    %jmp T_33.17;
T_33.10 ;
    %load/vec4 v0x600001d34900_0;
    %store/vec4 v0x600001d34090_0, 0, 8;
    %jmp T_33.17;
T_33.11 ;
    %load/vec4 v0x600001d34990_0;
    %store/vec4 v0x600001d34090_0, 0, 8;
    %jmp T_33.17;
T_33.12 ;
    %load/vec4 v0x600001d34a20_0;
    %store/vec4 v0x600001d34090_0, 0, 8;
    %jmp T_33.17;
T_33.13 ;
    %load/vec4 v0x600001d34120_0;
    %store/vec4 v0x600001d34090_0, 0, 8;
    %jmp T_33.17;
T_33.14 ;
    %load/vec4 v0x600001d341b0_0;
    %store/vec4 v0x600001d34090_0, 0, 8;
    %jmp T_33.17;
T_33.15 ;
    %load/vec4 v0x600001d34240_0;
    %store/vec4 v0x600001d34090_0, 0, 8;
    %jmp T_33.17;
T_33.16 ;
    %load/vec4 v0x600001d342d0_0;
    %store/vec4 v0x600001d34090_0, 0, 8;
    %jmp T_33.17;
T_33.17 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x13fe097e0;
T_34 ;
    %wait E_0x600002115860;
    %vpi_call 10 319 "$display", "Change in RF: R1 = %h R2 = %h R3 = %h R4 = %h Output1 = %h Output2 = %h", v0x600001d34120_0, v0x600001d341b0_0, v0x600001d34240_0, v0x600001d342d0_0, v0x600001d34000_0, v0x600001d34090_0 {0 0 0};
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x13fe07eb0;
T_35 ;
    %wait E_0x600002116790;
    %load/vec4 v0x600001d31cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0x600001d319e0_0;
    %assign/vec4 v0x600001d31c20_0, 0;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0x600001d31a70_0;
    %assign/vec4 v0x600001d31c20_0, 0;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0x600001d31b00_0;
    %assign/vec4 v0x600001d31c20_0, 0;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0x600001d31b90_0;
    %assign/vec4 v0x600001d31c20_0, 0;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x13fe17e20;
T_36 ;
    %wait E_0x600002116820;
    %load/vec4 v0x600001d320a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0x600001d31dd0_0;
    %assign/vec4 v0x600001d32010_0, 0;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0x600001d31e60_0;
    %assign/vec4 v0x600001d32010_0, 0;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0x600001d31ef0_0;
    %assign/vec4 v0x600001d32010_0, 0;
    %jmp T_36.4;
T_36.3 ;
    %load/vec4 v0x600001d31f80_0;
    %assign/vec4 v0x600001d32010_0, 0;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x13fe17f90;
T_37 ;
    %wait E_0x6000021154d0;
    %load/vec4 v0x600001d322e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %jmp T_37.2;
T_37.0 ;
    %load/vec4 v0x600001d32130_0;
    %assign/vec4 v0x600001d32250_0, 0;
    %jmp T_37.2;
T_37.1 ;
    %load/vec4 v0x600001d321c0_0;
    %assign/vec4 v0x600001d32250_0, 0;
    %jmp T_37.2;
T_37.2 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x13fe09950;
T_38 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001d37d50_0, 0, 4;
    %end;
    .thread T_38;
    .scope S_0x13fe09950;
T_39 ;
    %wait E_0x6000021159e0;
    %load/vec4 v0x600001d37d50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600001d37d50_0, 0;
    %vpi_call 11 101 "$display", "*******************" {0 0 0};
    %vpi_call 11 102 "$display", "SEQ = %d", v0x600001d37d50_0 {0 0 0};
    %vpi_call 11 103 "$display", "Address = %h", v0x600001d362e0_0 {0 0 0};
    %vpi_call 11 104 "$display", "IRFunsel = %h", v0x600001d365b0_0 {0 0 0};
    %vpi_call 11 105 "$display", "IR_LH = %h", v0x600001d36640_0 {0 0 0};
    %vpi_call 11 106 "$display", "IR_Enable = %h", v0x600001d36520_0 {0 0 0};
    %vpi_call 11 107 "$display", "MemoryOut = %h", v0x600001d367f0_0 {0 0 0};
    %vpi_call 11 108 "$display", "IROut = %h", v0x600001d36490_0 {0 0 0};
    %vpi_call 11 109 "$display", "ALUOut = %h", v0x600001d35dd0_0 {0 0 0};
    %vpi_call 11 110 "$display", "ALUOutFlag = %b", v0x600001d35e60_0 {0 0 0};
    %vpi_call 11 111 "$display", "MuxAOut = %h", v0x600001d36880_0 {0 0 0};
    %vpi_call 11 112 "$display", "MuxASel = %h", v0x600001d36910_0 {0 0 0};
    %vpi_call 11 113 "$display", "MuxBOut = %h", v0x600001d369a0_0 {0 0 0};
    %vpi_call 11 114 "$display", "MuxBSel = %h", v0x600001d36a30_0 {0 0 0};
    %vpi_call 11 115 "$display", "MuxCOut = %h", v0x600001d36ac0_0 {0 0 0};
    %vpi_call 11 116 "$display", "MuxCSel = %h", v0x600001d36b50_0 {0 0 0};
    %vpi_call 11 117 "$display", "ARF_FunSel = %h", v0x600001d360a0_0 {0 0 0};
    %vpi_call 11 118 "$display", "ARF_RegSel = %h", v0x600001d36250_0 {0 0 0};
    %vpi_call 11 119 "$display", "ARF_OutCSel = %h", v0x600001d36130_0 {0 0 0};
    %vpi_call 11 120 "$display", "ARF_OutDSel = %h", v0x600001d361c0_0 {0 0 0};
    %vpi_call 11 121 "$display", "RF_FunSel = %h", v0x600001d36c70_0 {0 0 0};
    %vpi_call 11 122 "$display", "RF_RSel = %h", v0x600001d36e20_0 {0 0 0};
    %vpi_call 11 123 "$display", "RF_OutASel = %h", v0x600001d36d00_0 {0 0 0};
    %vpi_call 11 124 "$display", "RF_OutBSel = %h", v0x600001d36d90_0 {0 0 0};
    %vpi_call 11 125 "$display", "*******************" {0 0 0};
    %jmp T_39;
    .thread T_39;
    .scope S_0x13fe09950;
T_40 ;
    %wait E_0x600002117a20;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x600001d37330_0, 0, 2;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x600001d374e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001d37570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001d377b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001d37720_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x600001d379f0_0, 0, 2;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x600001d37ba0_0, 0, 4;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x600001d37600_0, 0, 2;
    %load/vec4 v0x600001d37060_0;
    %load/vec4 v0x600001d36fd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_40.0, 8;
    %load/vec4 v0x600001d36fd0_0;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %load/vec4 v0x600001d37060_0;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %store/vec4 v0x600001d370f0_0, 0, 4;
    %load/vec4 v0x600001d37060_0;
    %load/vec4 v0x600001d36fd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_40.2, 8;
    %load/vec4 v0x600001d37060_0;
    %jmp/1 T_40.3, 8;
T_40.2 ; End of true expr.
    %load/vec4 v0x600001d36fd0_0;
    %jmp/0 T_40.3, 8;
 ; End of false expr.
    %blend;
T_40.3;
    %store/vec4 v0x600001d37180_0, 0, 4;
    %load/vec4 v0x600001d37d50_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_40.4, 4;
    %vpi_call 11 143 "$display", "T0 Fetching low" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d37570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001d37690_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600001d37450_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001d37600_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600001d37330_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600001d374e0_0, 0, 4;
    %jmp T_40.5;
T_40.4 ;
    %load/vec4 v0x600001d37d50_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_40.6, 4;
    %vpi_call 11 155 "$display", "T1 Fetching high" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d37570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d37690_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001d37600_0, 0, 2;
    %delay 1000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600001d37330_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600001d374e0_0, 0, 4;
    %jmp T_40.7;
T_40.6 ;
    %load/vec4 v0x600001d36be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_40.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_40.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_40.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_40.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_40.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_40.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_40.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_40.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_40.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_40.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_40.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_40.20, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_40.21, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_40.22, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_40.23, 6;
    %jmp T_40.24;
T_40.8 ;
    %load/vec4 v0x600001d37d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_40.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d37f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d38000_0, 0, 1;
T_40.25 ;
    %load/vec4 v0x600001d37d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_40.27, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x600001d372a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d37de0_0, 0, 1;
T_40.27 ;
    %jmp T_40.24;
T_40.9 ;
    %load/vec4 v0x600001d37d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_40.29, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d37f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d38000_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600001d372a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d37de0_0, 0, 1;
T_40.29 ;
    %jmp T_40.24;
T_40.10 ;
    %load/vec4 v0x600001d37d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_40.31, 4;
    %load/vec4 v0x600001d36fd0_0;
    %store/vec4 v0x600001d370f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d37f00_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001d372a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d37de0_0, 0, 1;
T_40.31 ;
    %jmp T_40.24;
T_40.11 ;
    %load/vec4 v0x600001d37d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_40.33, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d37f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d38000_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600001d372a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d37de0_0, 0, 1;
T_40.33 ;
    %jmp T_40.24;
T_40.12 ;
    %load/vec4 v0x600001d37d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_40.35, 4;
    %load/vec4 v0x600001d36fd0_0;
    %store/vec4 v0x600001d370f0_0, 0, 4;
    %load/vec4 v0x600001d37060_0;
    %store/vec4 v0x600001d37180_0, 0, 4;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d37f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d38000_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x600001d372a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d37de0_0, 0, 1;
T_40.35 ;
    %jmp T_40.24;
T_40.13 ;
    %load/vec4 v0x600001d37d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_40.37, 4;
    %load/vec4 v0x600001d36fd0_0;
    %store/vec4 v0x600001d370f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d37f00_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x600001d372a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d37de0_0, 0, 1;
T_40.37 ;
    %jmp T_40.24;
T_40.14 ;
    %load/vec4 v0x600001d37d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_40.39, 4;
    %load/vec4 v0x600001d36fd0_0;
    %store/vec4 v0x600001d370f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d37f00_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x600001d372a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d37de0_0, 0, 1;
T_40.39 ;
    %jmp T_40.24;
T_40.15 ;
    %load/vec4 v0x600001d37d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_40.41, 4;
    %load/vec4 v0x600001d36fd0_0;
    %store/vec4 v0x600001d370f0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001d372a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d37f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d37de0_0, 0, 1;
T_40.41 ;
    %load/vec4 v0x600001d37d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_40.43, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d37e70_0, 0, 1;
    %load/vec4 v0x600001d36fd0_0;
    %cmpi/u 3, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_40.45, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600001d37330_0, 0, 2;
    %jmp T_40.46;
T_40.45 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600001d379f0_0, 0, 2;
T_40.46 ;
T_40.43 ;
    %delay 2000, 0;
    %jmp T_40.24;
T_40.16 ;
    %load/vec4 v0x600001d37d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_40.47, 4;
    %load/vec4 v0x600001d36fd0_0;
    %store/vec4 v0x600001d370f0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001d372a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d37f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d37de0_0, 0, 1;
T_40.47 ;
    %load/vec4 v0x600001d37d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_40.49, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d37e70_0, 0, 1;
    %load/vec4 v0x600001d36fd0_0;
    %cmpi/u 3, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_40.51, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001d37330_0, 0, 2;
    %jmp T_40.52;
T_40.51 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001d379f0_0, 0, 2;
T_40.52 ;
T_40.49 ;
    %delay 2000, 0;
    %jmp T_40.24;
T_40.17 ;
    %load/vec4 v0x600001d37d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_40.53, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001d378d0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600001d374e0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001d37330_0, 0, 2;
    %delay 5000, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600001d374e0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001d37330_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x600001d37d50_0, 0, 4;
T_40.53 ;
    %jmp T_40.24;
T_40.18 ;
    %load/vec4 v0x600001d37d50_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600001d35e60_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.55, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001d378d0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600001d374e0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001d37330_0, 0, 2;
    %delay 5000, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600001d374e0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001d37330_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x600001d37d50_0, 0, 4;
T_40.55 ;
    %jmp T_40.24;
T_40.19 ;
    %load/vec4 v0x600001d37d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_40.57, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d37f00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001d372a0_0, 0, 4;
    %jmp T_40.58;
T_40.57 ;
    %load/vec4 v0x600001d37d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_40.59, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d37de0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x600001d37d50_0, 0, 4;
T_40.59 ;
T_40.58 ;
    %jmp T_40.24;
T_40.20 ;
    %load/vec4 v0x600001d37d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_40.61, 4;
    %load/vec4 v0x600001d35d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.63, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001d37450_0, 0;
T_40.63 ;
T_40.61 ;
    %load/vec4 v0x600001d37d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_40.65, 4;
    %load/vec4 v0x600001d35d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_40.67, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_40.68, 8;
T_40.67 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_40.68, 8;
 ; End of false expr.
    %blend;
T_40.68;
    %store/vec4 v0x600001d37840_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001d379f0_0, 0, 2;
    %load/vec4 v0x600001d36f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.69, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.70, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.71, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.72, 6;
    %jmp T_40.73;
T_40.69 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600001d37ba0_0, 0, 4;
    %jmp T_40.73;
T_40.70 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600001d37ba0_0, 0, 4;
    %jmp T_40.73;
T_40.71 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001d37ba0_0, 0, 4;
    %jmp T_40.73;
T_40.72 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600001d37ba0_0, 0, 4;
    %jmp T_40.73;
T_40.73 ;
    %pop/vec4 1;
    %delay 5000, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x600001d37d50_0, 0;
T_40.65 ;
    %jmp T_40.24;
T_40.21 ;
    %load/vec4 v0x600001d37d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_40.74, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001d37450_0, 0;
    %delay 5000, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x600001d378d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001d37330_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001d374e0_0, 0;
    %delay 4000, 0;
T_40.74 ;
    %load/vec4 v0x600001d37d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_40.76, 4;
    %load/vec4 v0x600001d36f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.78, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.79, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.80, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.81, 6;
    %jmp T_40.82;
T_40.78 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001d37b10_0, 0, 3;
    %jmp T_40.82;
T_40.79 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600001d37b10_0, 0, 3;
    %jmp T_40.82;
T_40.80 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x600001d37b10_0, 0, 3;
    %jmp T_40.82;
T_40.81 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x600001d37b10_0, 0, 3;
    %jmp T_40.82;
T_40.82 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600001d372a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d377b0_0, 0, 1;
    %delay 5000, 0;
T_40.76 ;
    %jmp T_40.24;
T_40.22 ;
    %load/vec4 v0x600001d37d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_40.83, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001d37450_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001d37840_0, 0, 2;
    %load/vec4 v0x600001d36f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.85, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.86, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.87, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.88, 6;
    %jmp T_40.89;
T_40.85 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600001d37ba0_0, 0, 4;
    %jmp T_40.89;
T_40.86 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600001d37ba0_0, 0, 4;
    %jmp T_40.89;
T_40.87 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001d37ba0_0, 0, 4;
    %jmp T_40.89;
T_40.88 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600001d37ba0_0, 0, 4;
    %jmp T_40.89;
T_40.89 ;
    %pop/vec4 1;
T_40.83 ;
    %load/vec4 v0x600001d37d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_40.90, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001d379f0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001d374e0_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600001d37330_0, 0, 2;
T_40.90 ;
    %jmp T_40.24;
T_40.23 ;
    %load/vec4 v0x600001d37d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_40.92, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001d37450_0, 0;
    %load/vec4 v0x600001d36f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.94, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.95, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.96, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.97, 6;
    %jmp T_40.98;
T_40.94 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001d37b10_0, 0, 3;
    %jmp T_40.98;
T_40.95 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600001d37b10_0, 0, 3;
    %jmp T_40.98;
T_40.96 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x600001d37b10_0, 0, 3;
    %jmp T_40.98;
T_40.97 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x600001d37b10_0, 0, 3;
    %jmp T_40.98;
T_40.98 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600001d372a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001d377b0_0, 0, 1;
T_40.92 ;
    %load/vec4 v0x600001d37d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_40.99, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001d374e0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001d37330_0, 0, 2;
T_40.99 ;
    %jmp T_40.24;
T_40.24 ;
    %pop/vec4 1;
T_40.7 ;
T_40.5 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x13fe09950;
T_41 ;
    %wait E_0x600002117990;
    %load/vec4 v0x600001d370f0_0;
    %cmpi/u 3, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_41.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_41.1, 8;
T_41.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_41.1, 8;
 ; End of false expr.
    %blend;
T_41.1;
    %pad/s 1;
    %store/vec4 v0x600001d37960_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x600001d370f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_41.9, 6;
    %jmp T_41.10;
T_41.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001d37a80_0, 0, 3;
    %jmp T_41.10;
T_41.3 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600001d37a80_0, 0, 3;
    %jmp T_41.10;
T_41.4 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x600001d37a80_0, 0, 3;
    %jmp T_41.10;
T_41.5 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x600001d37a80_0, 0, 3;
    %jmp T_41.10;
T_41.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001d373c0_0, 0, 2;
    %jmp T_41.10;
T_41.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001d373c0_0, 0, 2;
    %jmp T_41.10;
T_41.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600001d373c0_0, 0, 2;
    %jmp T_41.10;
T_41.9 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600001d373c0_0, 0, 2;
    %jmp T_41.10;
T_41.10 ;
    %pop/vec4 1;
    %delay 6000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d37f00_0, 0;
    %jmp T_41;
    .thread T_41;
    .scope S_0x13fe09950;
T_42 ;
    %wait E_0x600002117960;
    %load/vec4 v0x600001d37180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %jmp T_42.4;
T_42.0 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001d37b10_0, 0, 3;
    %jmp T_42.4;
T_42.1 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600001d37b10_0, 0, 3;
    %jmp T_42.4;
T_42.2 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x600001d37b10_0, 0, 3;
    %jmp T_42.4;
T_42.3 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x600001d37b10_0, 0, 3;
    %jmp T_42.4;
T_42.4 ;
    %pop/vec4 1;
    %delay 8000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d38000_0, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_0x13fe09950;
T_43 ;
    %wait E_0x600002114900;
    %load/vec4 v0x600001d36400_0;
    %cmpi/u 4, 0, 4;
    %jmp/0xz  T_43.0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001d37840_0, 0, 2;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001d378d0_0, 0, 2;
T_43.1 ;
    %load/vec4 v0x600001d36400_0;
    %cmpi/u 4, 0, 4;
    %flag_mov 8, 5;
    %jmp/0 T_43.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_43.3, 8;
T_43.2 ; End of true expr.
    %pushi/vec4 3, 3, 2;
    %jmp/0 T_43.3, 8;
 ; End of false expr.
    %blend;
T_43.3;
    %store/vec4 v0x600001d379f0_0, 0, 2;
    %load/vec4 v0x600001d36400_0;
    %cmpi/u 4, 0, 4;
    %flag_mov 8, 5;
    %jmp/0 T_43.4, 8;
    %pushi/vec4 3, 3, 2;
    %jmp/1 T_43.5, 8;
T_43.4 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_43.5, 8;
 ; End of false expr.
    %blend;
T_43.5;
    %store/vec4 v0x600001d37330_0, 0, 2;
    %delay 5000, 0;
    %vpi_call 11 487 "$display", "DSTREG: %d", v0x600001d36400_0 {0 0 0};
    %vpi_call 11 488 "$display", "reg_RF_FunSel: %d", v0x600001d379f0_0 {0 0 0};
    %vpi_call 11 489 "$display", "reg_ARF_FunSel: %d", v0x600001d37330_0 {0 0 0};
    %load/vec4 v0x600001d36400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_43.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_43.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_43.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_43.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_43.13, 6;
    %jmp T_43.14;
T_43.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600001d37ba0_0, 0, 4;
    %jmp T_43.14;
T_43.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600001d37ba0_0, 0, 4;
    %jmp T_43.14;
T_43.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001d37ba0_0, 0, 4;
    %jmp T_43.14;
T_43.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600001d37ba0_0, 0, 4;
    %jmp T_43.14;
T_43.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001d374e0_0, 0, 4;
    %jmp T_43.14;
T_43.11 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600001d374e0_0, 0, 4;
    %jmp T_43.14;
T_43.12 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600001d374e0_0, 0, 4;
    %jmp T_43.14;
T_43.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600001d374e0_0, 0, 4;
    %jmp T_43.14;
T_43.14 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d37de0_0, 0;
    %jmp T_43;
    .thread T_43;
    .scope S_0x13fe09950;
T_44 ;
    %wait E_0x600002115ef0;
    %load/vec4 v0x600001d36fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_44.7, 6;
    %jmp T_44.8;
T_44.0 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600001d37ba0_0, 0, 4;
    %jmp T_44.8;
T_44.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600001d37ba0_0, 0, 4;
    %jmp T_44.8;
T_44.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001d37ba0_0, 0, 4;
    %jmp T_44.8;
T_44.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600001d37ba0_0, 0, 4;
    %jmp T_44.8;
T_44.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001d374e0_0, 0, 4;
    %jmp T_44.8;
T_44.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600001d374e0_0, 0, 4;
    %jmp T_44.8;
T_44.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600001d374e0_0, 0, 4;
    %jmp T_44.8;
T_44.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600001d374e0_0, 0, 4;
    %jmp T_44.8;
T_44.8 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d37e70_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x13fe0e720;
T_45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001d38090_0, 0, 1;
    %pushi/vec4 360, 0, 32;
T_45.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_45.1, 5;
    %jmp/1 T_45.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %load/vec4 v0x600001d38090_0;
    %inv;
    %store/vec4 v0x600001d38090_0, 0, 1;
    %jmp T_45.0;
T_45.1 ;
    %pop/vec4 1;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_45;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "Computer_Test.v";
    "./ALU_System.v";
    "./MUX_4bit.v";
    "./MUX_2bit.v";
    "./ALU.v";
    "./ARF.v";
    "./IR.v";
    "./Memory.v";
    "./RF.v";
    "./ControlUnit.v";
