============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Sat Sep 14 15:10:59 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 12 view nodes, 67 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 1110110101011011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=204) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=204) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011010) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=204)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=204)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011010)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 2763/48 useful/useless nets, 1466/31 useful/useless insts
SYN-1016 : Merged 56 instances.
SYN-1032 : 2264/14 useful/useless nets, 2058/14 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 2248/16 useful/useless nets, 2046/12 useful/useless insts
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 1, 618 better
SYN-1014 : Optimize round 2
SYN-1032 : 1743/75 useful/useless nets, 1541/80 useful/useless insts
SYN-1015 : Optimize round 2, 160 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.694252s wall, 0.812500s user + 0.890625s system = 1.703125s CPU (100.5%)

RUN-1004 : used memory is 116 MB, reserved memory is 86 MB, peak memory is 117 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1771/260 useful/useless nets, 1598/71 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2571 : Optimize after map_dsp, round 1, 357 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 60 instances.
SYN-2501 : Optimize round 1, 122 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 13 instances.
SYN-1032 : 2387/4 useful/useless nets, 2214/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 9325, tnet num: 2387, tinst num: 2213, tnode num: 11693, tedge num: 13878.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2387 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 379 (3.40), #lev = 7 (1.61)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 369 (3.32), #lev = 6 (1.49)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 793 instances into 369 LUTs, name keeping = 74%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 580 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 176 adder to BLE ...
SYN-4008 : Packed 176 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.713044s wall, 1.687500s user + 1.015625s system = 2.703125s CPU (99.6%)

RUN-1004 : used memory is 125 MB, reserved memory is 94 MB, peak memory is 143 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
SYN-5055 WARNING: The kept net U2_control/error[1] will be merged to another kept net U2_control/crc_data[7]
SYN-5055 WARNING: The kept net U3_CRC/data_in[1] will be merged to another kept net U2_control/crc_data[7]
SYN-5055 WARNING: The kept net U2_control/error[0] will be merged to another kept net U2_control/crc_data[6]
SYN-5055 WARNING: The kept net U3_CRC/data_in[0] will be merged to another kept net U2_control/crc_data[6]
SYN-5055 WARNING: The kept net U2_control/data_crc[5] will be merged to another kept net U2_control/crc_data[5]
SYN-5055 WARNING: The kept net U2_control/data_crc[4] will be merged to another kept net U2_control/crc_data[4]
SYN-5055 WARNING: The kept net U2_control/data_crc[3] will be merged to another kept net U2_control/crc_data[3]
SYN-5055 WARNING: The kept net U2_control/data_crc[2] will be merged to another kept net U2_control/crc_data[2]
SYN-5055 WARNING: The kept net U2_control/data_crc[1] will be merged to another kept net U2_control/crc_data[1]
SYN-5055 WARNING: The kept net U2_control/data_crc[0] will be merged to another kept net U2_control/crc_data[0]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net U2_control/clk driven by BUFG (244 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (422 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4024 : Net "U2_control/clk_out_reg1" drives clk pins.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2_control/clk_out_reg1 to drive 35 clock pins.
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 1527 instances
RUN-0007 : 589 luts, 725 seqs, 107 mslices, 58 lslices, 11 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1706 nets
RUN-1001 : 817 nets have 2 pins
RUN-1001 : 750 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     305     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     418     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1525 instances, 589 luts, 725 seqs, 165 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7828, tnet num: 1704, tinst num: 1525, tnode num: 10616, tedge num: 12917.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1704 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.165653s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 463399
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1525.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 362023, overlap = 67.5
PHY-3002 : Step(2): len = 306302, overlap = 67.5
PHY-3002 : Step(3): len = 272046, overlap = 67.5
PHY-3002 : Step(4): len = 248515, overlap = 67.5
PHY-3002 : Step(5): len = 229577, overlap = 67.5
PHY-3002 : Step(6): len = 207698, overlap = 67.5
PHY-3002 : Step(7): len = 186455, overlap = 67.5
PHY-3002 : Step(8): len = 169408, overlap = 67.5
PHY-3002 : Step(9): len = 153447, overlap = 67.5
PHY-3002 : Step(10): len = 141418, overlap = 67.5
PHY-3002 : Step(11): len = 131633, overlap = 67.5
PHY-3002 : Step(12): len = 117829, overlap = 67.5
PHY-3002 : Step(13): len = 111053, overlap = 67.5
PHY-3002 : Step(14): len = 106401, overlap = 67.5
PHY-3002 : Step(15): len = 94436.7, overlap = 67.5
PHY-3002 : Step(16): len = 90804.4, overlap = 67.6875
PHY-3002 : Step(17): len = 86953.7, overlap = 68.1875
PHY-3002 : Step(18): len = 80914.2, overlap = 69.375
PHY-3002 : Step(19): len = 75702.2, overlap = 69.6562
PHY-3002 : Step(20): len = 72590.1, overlap = 68.4375
PHY-3002 : Step(21): len = 68162, overlap = 68.1875
PHY-3002 : Step(22): len = 65608.6, overlap = 68.5
PHY-3002 : Step(23): len = 62488.9, overlap = 68.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.30547e-06
PHY-3002 : Step(24): len = 62486.4, overlap = 68.5
PHY-3002 : Step(25): len = 63404.3, overlap = 66
PHY-3002 : Step(26): len = 61950.9, overlap = 66.25
PHY-3002 : Step(27): len = 61442.4, overlap = 61.9688
PHY-3002 : Step(28): len = 61348.7, overlap = 57.8438
PHY-3002 : Step(29): len = 60275.3, overlap = 57.8438
PHY-3002 : Step(30): len = 59814.8, overlap = 55.4062
PHY-3002 : Step(31): len = 58666.6, overlap = 60.375
PHY-3002 : Step(32): len = 57874.6, overlap = 60.0625
PHY-3002 : Step(33): len = 56977.9, overlap = 59.5
PHY-3002 : Step(34): len = 55353.7, overlap = 58.5
PHY-3002 : Step(35): len = 53922.7, overlap = 58.5
PHY-3002 : Step(36): len = 52171.8, overlap = 60.75
PHY-3002 : Step(37): len = 50076.9, overlap = 60.75
PHY-3002 : Step(38): len = 46043.7, overlap = 63
PHY-3002 : Step(39): len = 44187.5, overlap = 60.75
PHY-3002 : Step(40): len = 43074.6, overlap = 60.75
PHY-3002 : Step(41): len = 42128.4, overlap = 60.75
PHY-3002 : Step(42): len = 41235.9, overlap = 60.75
PHY-3002 : Step(43): len = 39879.9, overlap = 60.75
PHY-3002 : Step(44): len = 38435.4, overlap = 61.5
PHY-3002 : Step(45): len = 37354.9, overlap = 61.8125
PHY-3002 : Step(46): len = 36550.3, overlap = 62.0625
PHY-3002 : Step(47): len = 35927, overlap = 62.125
PHY-3002 : Step(48): len = 35273.7, overlap = 62.875
PHY-3002 : Step(49): len = 34775.9, overlap = 62.6875
PHY-3002 : Step(50): len = 34266, overlap = 65.75
PHY-3002 : Step(51): len = 33783.6, overlap = 66
PHY-3002 : Step(52): len = 33619.8, overlap = 65.875
PHY-3002 : Step(53): len = 33215.8, overlap = 65.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.61094e-06
PHY-3002 : Step(54): len = 33425.6, overlap = 65.625
PHY-3002 : Step(55): len = 33572.7, overlap = 63.5
PHY-3002 : Step(56): len = 33774.3, overlap = 61.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.72219e-05
PHY-3002 : Step(57): len = 34121, overlap = 61.4375
PHY-3002 : Step(58): len = 34288.9, overlap = 61.4375
PHY-3002 : Step(59): len = 34637.9, overlap = 57.0625
PHY-3002 : Step(60): len = 34631.5, overlap = 56.9375
PHY-3002 : Step(61): len = 34618.5, overlap = 54.6875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009052s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1704 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.040349s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (116.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.67192e-05
PHY-3002 : Step(62): len = 42145.3, overlap = 20.4375
PHY-3002 : Step(63): len = 42202.4, overlap = 18.9375
PHY-3002 : Step(64): len = 42009.4, overlap = 18.7188
PHY-3002 : Step(65): len = 42064.6, overlap = 18.4688
PHY-3002 : Step(66): len = 42223.1, overlap = 17.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.34384e-05
PHY-3002 : Step(67): len = 41876.5, overlap = 17.6875
PHY-3002 : Step(68): len = 41877.8, overlap = 17.375
PHY-3002 : Step(69): len = 41805.2, overlap = 17.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.68769e-05
PHY-3002 : Step(70): len = 41683.5, overlap = 17.4688
PHY-3002 : Step(71): len = 41744.1, overlap = 17.4062
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1704 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.041131s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (76.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.1282e-05
PHY-3002 : Step(72): len = 41828.4, overlap = 77.8438
PHY-3002 : Step(73): len = 41992, overlap = 76.0938
PHY-3002 : Step(74): len = 43306.9, overlap = 68.4688
PHY-3002 : Step(75): len = 43771.5, overlap = 66.1875
PHY-3002 : Step(76): len = 44304.7, overlap = 63.4062
PHY-3002 : Step(77): len = 44207.1, overlap = 61.3125
PHY-3002 : Step(78): len = 44024.1, overlap = 60.7188
PHY-3002 : Step(79): len = 43879.5, overlap = 63.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.2564e-05
PHY-3002 : Step(80): len = 43565.2, overlap = 62.5625
PHY-3002 : Step(81): len = 43640.1, overlap = 60.4688
PHY-3002 : Step(82): len = 43640.1, overlap = 60.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000125128
PHY-3002 : Step(83): len = 43968.1, overlap = 59.2188
PHY-3002 : Step(84): len = 44176.5, overlap = 57.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000250256
PHY-3002 : Step(85): len = 44925.5, overlap = 52.9062
PHY-3002 : Step(86): len = 45695.7, overlap = 51.1875
PHY-3002 : Step(87): len = 46798.1, overlap = 36.9062
PHY-3002 : Step(88): len = 46582.3, overlap = 34.9062
PHY-3002 : Step(89): len = 46475.2, overlap = 36.875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7828, tnet num: 1704, tinst num: 1525, tnode num: 10616, tedge num: 12917.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 89.72 peak overflow 3.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1706.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 59992, over cnt = 254(0%), over = 975, worst = 16
PHY-1001 : End global iterations;  0.131403s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (118.9%)

PHY-1001 : Congestion index: top1 = 41.62, top5 = 25.00, top10 = 17.03, top15 = 12.22.
PHY-1001 : End incremental global routing;  0.183162s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (119.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1704 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039395s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (119.0%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1508 has valid locations, 30 needs to be replaced
PHY-3001 : design contains 1554 instances, 589 luts, 754 seqs, 165 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 46783.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7944, tnet num: 1733, tinst num: 1554, tnode num: 10819, tedge num: 13091.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1733 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.161894s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (106.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(90): len = 47271.8, overlap = 4.1875
PHY-3002 : Step(91): len = 47816, overlap = 4.25
PHY-3002 : Step(92): len = 48138.4, overlap = 4.25
PHY-3002 : Step(93): len = 48152.7, overlap = 4.1875
PHY-3002 : Step(94): len = 48152.7, overlap = 4.1875
PHY-3002 : Step(95): len = 48060.7, overlap = 4.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1733 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.042286s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (110.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000126537
PHY-3002 : Step(96): len = 48039.3, overlap = 37.25
PHY-3002 : Step(97): len = 48039.3, overlap = 37.25
PHY-3001 : Final: Len = 48039.3, Over = 37.25
PHY-3001 : End incremental placement;  0.375453s wall, 0.359375s user + 0.359375s system = 0.718750s CPU (191.4%)

OPT-1001 : Total overflow 89.91 peak overflow 3.56
OPT-1001 : End high-fanout net optimization;  0.636915s wall, 0.656250s user + 0.359375s system = 1.015625s CPU (159.5%)

OPT-1001 : Current memory(MB): used = 187, reserve = 157, peak = 188.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1154/1735.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 61840, over cnt = 247(0%), over = 960, worst = 16
PHY-1002 : len = 69392, over cnt = 159(0%), over = 325, worst = 10
PHY-1002 : len = 71344, over cnt = 58(0%), over = 130, worst = 7
PHY-1002 : len = 72416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.176700s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.3%)

PHY-1001 : Congestion index: top1 = 37.26, top5 = 25.09, top10 = 18.54, top15 = 13.84.
OPT-1001 : End congestion update;  0.225406s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (97.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1733 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.038374s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (122.2%)

OPT-0007 : Start: WNS 98 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 98 TNS 0 NUM_FEPS 0 with 2 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 98 TNS 0 NUM_FEPS 0 with 1 cells processed and 0 slack improved
OPT-0007 : Iter 3: improved WNS 98 TNS 0 NUM_FEPS 0 with 1 cells processed and 0 slack improved
OPT-0007 : Iter 4: improved WNS 98 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.265695s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.0%)

OPT-1001 : Current memory(MB): used = 185, reserve = 154, peak = 188.
OPT-1001 : End physical optimization;  1.075199s wall, 1.093750s user + 0.359375s system = 1.453125s CPU (135.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 589 LUT to BLE ...
SYN-4008 : Packed 589 LUT and 186 SEQ to BLE.
SYN-4003 : Packing 568 remaining SEQ's ...
SYN-4005 : Packed 315 SEQ with LUT/SLICE
SYN-4006 : 111 single LUT's are left
SYN-4006 : 253 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 842/1135 primitive instances ...
PHY-3001 : End packing;  0.065019s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (96.1%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 667 instances
RUN-1001 : 309 mslices, 310 lslices, 11 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1555 nets
RUN-1001 : 611 nets have 2 pins
RUN-1001 : 803 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 665 instances, 619 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : After packing: Len = 48556.4, Over = 48.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6795, tnet num: 1553, tinst num: 665, tnode num: 8835, tedge num: 11495.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1553 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.195210s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (104.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.72121e-05
PHY-3002 : Step(98): len = 48115.1, overlap = 48
PHY-3002 : Step(99): len = 48234.9, overlap = 50.5
PHY-3002 : Step(100): len = 48265.2, overlap = 49
PHY-3002 : Step(101): len = 48107, overlap = 48.75
PHY-3002 : Step(102): len = 48333.8, overlap = 47.5
PHY-3002 : Step(103): len = 48164.2, overlap = 48.5
PHY-3002 : Step(104): len = 48272.2, overlap = 49.5
PHY-3002 : Step(105): len = 48138.4, overlap = 50.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.44242e-05
PHY-3002 : Step(106): len = 48290.8, overlap = 49.5
PHY-3002 : Step(107): len = 48564.8, overlap = 48.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000148848
PHY-3002 : Step(108): len = 49353.2, overlap = 47.75
PHY-3002 : Step(109): len = 50353.2, overlap = 44.5
PHY-3002 : Step(110): len = 50985.7, overlap = 41.5
PHY-3002 : Step(111): len = 51306.8, overlap = 40.75
PHY-3002 : Step(112): len = 51552.2, overlap = 39.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.142514s wall, 0.109375s user + 0.296875s system = 0.406250s CPU (285.1%)

PHY-3001 : Trial Legalized: Len = 64419.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1553 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.036625s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000993999
PHY-3002 : Step(113): len = 60598.2, overlap = 4
PHY-3002 : Step(114): len = 58719.6, overlap = 6.5
PHY-3002 : Step(115): len = 56855.3, overlap = 9.5
PHY-3002 : Step(116): len = 55736, overlap = 14.25
PHY-3002 : Step(117): len = 55177.4, overlap = 18
PHY-3002 : Step(118): len = 54820.9, overlap = 18.25
PHY-3002 : Step(119): len = 54549.4, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.001988
PHY-3002 : Step(120): len = 54771.5, overlap = 17.25
PHY-3002 : Step(121): len = 54828.3, overlap = 18
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.003976
PHY-3002 : Step(122): len = 54874, overlap = 18.25
PHY-3002 : Step(123): len = 54874, overlap = 18.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007303s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (214.0%)

PHY-3001 : Legalized: Len = 60379.7, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005842s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 19 instances has been re-located, deltaX = 0, deltaY = 19, maxDist = 1.
PHY-3001 : Final: Len = 60799.7, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6795, tnet num: 1553, tinst num: 665, tnode num: 8835, tedge num: 11495.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 49/1555.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 77400, over cnt = 236(0%), over = 334, worst = 6
PHY-1002 : len = 77992, over cnt = 155(0%), over = 218, worst = 4
PHY-1002 : len = 80144, over cnt = 31(0%), over = 39, worst = 3
PHY-1002 : len = 80368, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 80432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.218648s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (114.3%)

PHY-1001 : Congestion index: top1 = 33.71, top5 = 25.34, top10 = 20.10, top15 = 15.78.
PHY-1001 : End incremental global routing;  0.278041s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (106.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1553 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.048380s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (129.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.359758s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (108.6%)

OPT-1001 : Current memory(MB): used = 185, reserve = 155, peak = 188.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1368/1555.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 80432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006343s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 33.71, top5 = 25.34, top10 = 20.10, top15 = 15.78.
OPT-1001 : End congestion update;  0.055637s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (84.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1553 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.029950s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.3%)

OPT-0007 : Start: WNS 74 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 649 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 665 instances, 619 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 60832.4, Over = 0
PHY-3001 : End spreading;  0.003346s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 60832.4, Over = 0
PHY-3001 : End incremental legalization;  0.031752s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.4%)

OPT-0007 : Iter 1: improved WNS 174 TNS 0 NUM_FEPS 0 with 3 cells processed and 129 slack improved
OPT-0007 : Iter 2: improved WNS 174 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.127581s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (110.2%)

OPT-1001 : Current memory(MB): used = 190, reserve = 160, peak = 190.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1553 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.035432s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1355/1555.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 80456, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 80448, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 80496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026361s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (118.5%)

PHY-1001 : Congestion index: top1 = 33.60, top5 = 25.34, top10 = 20.12, top15 = 15.79.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1553 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037073s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 174 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 33.103448
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 174ps with logic level 6 
RUN-1001 :       #2 path slack 208ps with logic level 6 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 649 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 665 instances, 619 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 60832.4, Over = 0
PHY-3001 : End spreading;  0.004864s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (321.2%)

PHY-3001 : Final: Len = 60832.4, Over = 0
PHY-3001 : End incremental legalization;  0.036760s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (127.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1553 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036507s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.6%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1368/1555.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 80496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006500s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 33.60, top5 = 25.34, top10 = 20.12, top15 = 15.79.
OPT-1001 : End congestion update;  0.056348s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (83.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1553 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036510s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (128.4%)

OPT-0007 : Start: WNS 174 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 649 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 665 instances, 619 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 60806.4, Over = 0
PHY-3001 : End spreading;  0.004964s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 60806.4, Over = 0
PHY-3001 : End incremental legalization;  0.036735s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (425.3%)

OPT-0007 : Iter 1: improved WNS 208 TNS 0 NUM_FEPS 0 with 2 cells processed and 98 slack improved
OPT-0007 : Iter 2: improved WNS 208 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.140546s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (222.3%)

OPT-1001 : Current memory(MB): used = 191, reserve = 160, peak = 191.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1361/1555.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 80440, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 80440, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 80472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026430s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.1%)

PHY-1001 : Congestion index: top1 = 33.60, top5 = 25.32, top10 = 20.11, top15 = 15.78.
OPT-1001 : End congestion update;  0.075656s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (103.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1553 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022296s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.1%)

OPT-0007 : Start: WNS 208 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 208 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 208 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.102674s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (91.3%)

OPT-1001 : Current memory(MB): used = 191, reserve = 160, peak = 191.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1553 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022754s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (137.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 191, reserve = 160, peak = 191.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1553 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.035568s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (87.9%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1367/1555.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 80472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006925s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 33.60, top5 = 25.32, top10 = 20.11, top15 = 15.78.
RUN-1001 : End congestion update;  0.050509s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.8%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.086297s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (90.5%)

OPT-1001 : Current memory(MB): used = 191, reserve = 160, peak = 191.
OPT-1001 : End physical optimization;  1.253309s wall, 1.515625s user + 0.015625s system = 1.531250s CPU (122.2%)

RUN-1003 : finish command "place" in  6.086499s wall, 8.640625s user + 6.031250s system = 14.671875s CPU (241.1%)

RUN-1004 : used memory is 170 MB, reserved memory is 138 MB, peak memory is 191 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 667 instances
RUN-1001 : 309 mslices, 310 lslices, 11 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1555 nets
RUN-1001 : 611 nets have 2 pins
RUN-1001 : 803 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6795, tnet num: 1553, tinst num: 665, tnode num: 8835, tedge num: 11495.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 309 mslices, 310 lslices, 11 pads, 30 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1553 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 75888, over cnt = 244(0%), over = 343, worst = 4
PHY-1002 : len = 77384, over cnt = 94(0%), over = 117, worst = 3
PHY-1002 : len = 78728, over cnt = 18(0%), over = 23, worst = 3
PHY-1002 : len = 78952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.216567s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (144.3%)

PHY-1001 : Congestion index: top1 = 32.69, top5 = 25.06, top10 = 19.73, top15 = 15.48.
PHY-1001 : End global routing;  0.262453s wall, 0.312500s user + 0.046875s system = 0.359375s CPU (136.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 209, reserve = 178, peak = 221.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2_control/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : net U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net U2_control/clk_out_reg1_syn_6 will be merged with clock U2_control/clk_out_reg1
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 474, reserve = 447, peak = 474.
PHY-1001 : End build detailed router design. 3.472969s wall, 3.375000s user + 0.093750s system = 3.468750s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 40712, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.289057s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 506, reserve = 480, peak = 506.
PHY-1001 : End phase 1; 1.294925s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (100.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 309808, over cnt = 48(0%), over = 48, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 507, reserve = 481, peak = 507.
PHY-1001 : End initial routed; 3.090319s wall, 3.562500s user + 0.312500s system = 3.875000s CPU (125.4%)

PHY-1001 : Update timing.....
PHY-1001 : 143/1402(10%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.818   |  -3.794   |   5   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.252808s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (98.9%)

PHY-1001 : Current memory(MB): used = 508, reserve = 482, peak = 508.
PHY-1001 : End phase 2; 3.343205s wall, 3.796875s user + 0.328125s system = 4.125000s CPU (123.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 5 pins with SWNS -1.803ns STNS -3.779ns FEP 5.
PHY-1001 : End OPT Iter 1; 0.020668s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.6%)

PHY-1022 : len = 309808, over cnt = 49(0%), over = 49, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.034951s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 309384, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.043911s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (71.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 309408, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.023601s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 309336, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.023320s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.0%)

PHY-1001 : Update timing.....
PHY-1001 : 143/1402(10%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.953   |  -3.929   |   5   
RUN-1001 :   Hold   |   0.089   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.240900s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (103.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 8 feed throughs used by 8 nets
PHY-1001 : End commit to database; 0.251295s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 523, reserve = 497, peak = 523.
PHY-1001 : End phase 3; 0.748654s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (100.2%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 20 pins with SWNS -1.530ns STNS -3.506ns FEP 5.
PHY-1001 : End OPT Iter 1; 0.029649s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.4%)

PHY-1022 : len = 309336, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.038479s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.2%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.530ns, -3.506ns, 5}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 309320, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.022295s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (140.2%)

PHY-1001 : Update timing.....
PHY-1001 : 143/1402(10%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -2.053   |  -4.029   |   5   
RUN-1001 :   Hold   |   0.089   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.260653s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (101.9%)

PHY-1001 : Current memory(MB): used = 524, reserve = 498, peak = 524.
PHY-1001 : End phase 4; 0.339442s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (101.3%)

PHY-1003 : Routed, final wirelength = 309320
PHY-1001 : Current memory(MB): used = 524, reserve = 498, peak = 524.
PHY-1001 : End export database. 0.009842s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  9.368375s wall, 9.718750s user + 0.421875s system = 10.140625s CPU (108.2%)

RUN-1003 : finish command "route" in  9.888036s wall, 10.281250s user + 0.484375s system = 10.765625s CPU (108.9%)

RUN-1004 : used memory is 477 MB, reserved memory is 450 MB, peak memory is 525 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                        11
  #input                    4
  #output                   7
  #inout                    0

Utilization Statistics
#lut                      932   out of  19600    4.76%
#reg                      754   out of  19600    3.85%
#le                      1185
  #lut only               431   out of   1185   36.37%
  #reg only               253   out of   1185   21.35%
  #lut&reg                501   out of   1185   42.28%
#dsp                        0   out of     29    0.00%
#bram                      30   out of     64   46.88%
  #bram9k                  30
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       11   out of    188    5.85%
  #ireg                     2
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                       Fanout
#1        config_inst_syn_9          GCLK               config             config_inst.jtck             230
#2        U1_pll/clk0_buf            GCLK               pll                U1_pll/pll_inst.clkc0        182
#3        sys_clk_dup_1              GCLK               io                 sys_clk_syn_2.di             26
#4        U2_control/clk_out_reg1    GCLK               mslice             U2_control/sel0_syn_64.q0    20
#5        U2_control/clk_5M          GCLK               pll                U1_pll/pll_inst.clkc1        13


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     de         OUTPUT        T14        LVCMOS25           8            NONE       NONE    
   led[3]       OUTPUT         M6        LVCMOS25           8            NONE       OREG    
   led[2]       OUTPUT         P5        LVCMOS25           8            NONE       OREG    
   led[1]       OUTPUT         N5        LVCMOS25           8            NONE       OREG    
   led[0]       OUTPUT         P4        LVCMOS25           8            NONE       OREG    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    
     re         OUTPUT        R15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------+
|Instance                             |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------+
|top                                  |biss_test      |1185   |767     |165     |761     |30      |0       |
|  U1_pll                             |mypll          |0      |0       |0       |0       |0       |0       |
|  U2_control                         |biss_control   |212    |181     |29      |103     |0       |0       |
|  U3_CRC                             |biss_crc6      |14     |14      |0       |9       |0       |0       |
|  U4_led                             |led            |64     |51      |9       |36      |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER |893    |520     |127     |605     |0       |0       |
|    wrapper_cwc_top                  |cwc_top        |893    |520     |127     |605     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int    |398    |180     |0       |398     |0       |0       |
|        reg_inst                     |register       |395    |177     |0       |395     |0       |0       |
|        tap_inst                     |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                   |trigger        |495    |340     |127     |207     |0       |0       |
|        bus_inst                     |bus_top        |219    |149     |70      |82      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[11]$bus_nodes |bus_det        |55     |37      |18      |19      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det        |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det        |21     |13      |8       |8       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det        |18     |12      |6       |4       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det        |83     |55      |28      |26      |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det        |28     |18      |10      |11      |0       |0       |
|        emb_ctrl_inst                |emb_ctrl       |158    |115     |29      |76      |0       |0       |
+----------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       600   
    #2          2       572   
    #3          3       145   
    #4          4        86   
    #5        5-10       89   
    #6        11-50      40   
    #7       51-100      1    
    #8       101-500     4    
  Average     3.09            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6795, tnet num: 1553, tinst num: 665, tnode num: 8835, tedge num: 11495.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 1553 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 5 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		U2_control/clk_out_reg1_syn_6
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
PRG-1000 : <!-- HMAC is: b293f07228ad2ef3ef1a94dc0d4c304f06c16df29a2a52f332b417a6932d25c4 -->
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 665
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1555, pip num: 18076
BIT-1002 : Init feedthrough completely, num: 8
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1485 valid insts, and 45980 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010110101110110101011011
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  2.609908s wall, 23.125000s user + 0.156250s system = 23.281250s CPU (892.0%)

RUN-1004 : used memory is 491 MB, reserved memory is 468 MB, peak memory is 668 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240914_151059.log"
