
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6368 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 356.523 ; gain = 99.652
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:45]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk0' of component 'Slow_Clk' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:162]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/ProgramCounter.vhd:34' bound to instance 'PC' of component 'ProgramCounter' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:168]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/ProgramCounter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (2#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/ProgramCounter.vhd:41]
INFO: [Synth 8-3491] module 'LUT_8_12' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/LUT_8_12.vhd:34' bound to instance 'LUT_8_12_0' of component 'LUT_8_12' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:174]
INFO: [Synth 8-638] synthesizing module 'LUT_8_12' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/LUT_8_12.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_8_12' (3#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/LUT_8_12.vhd:39]
INFO: [Synth 8-3491] module 'TSB3_bit_2_way' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/TSB3_bit_2_way.vhd:35' bound to instance 'CounterTSB' of component 'TSB3_bit_2_way' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:178]
INFO: [Synth 8-638] synthesizing module 'TSB3_bit_2_way' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/TSB3_bit_2_way.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'TSB3_bit_2_way' (4#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/TSB3_bit_2_way.vhd:43]
INFO: [Synth 8-3491] module 'RCA_3' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd:34' bound to instance 'RCA_3A' of component 'RCA_3' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:185]
INFO: [Synth 8-638] synthesizing module 'RCA_3' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd:54]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:57]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'HA' (5#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd:48]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'FA' (6#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd:62]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'RCA_3' (7#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd:42]
INFO: [Synth 8-3491] module 'InsDecoder' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Instructiondecorder/Instructiondecorder.srcs/sources_1/new/InsDecoder.vhd:34' bound to instance 'InsDec' of component 'InsDecoder' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:192]
INFO: [Synth 8-638] synthesizing module 'InsDecoder' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Instructiondecorder/Instructiondecorder.srcs/sources_1/new/InsDecoder.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'InsDecoder' (8#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Instructiondecorder/Instructiondecorder.srcs/sources_1/new/InsDecoder.vhd:49]
INFO: [Synth 8-3491] module 'TSB4_bit_2_way' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/TSB4_bit_2_way.vhd:34' bound to instance 'ValToWrite' of component 'TSB4_bit_2_way' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:204]
INFO: [Synth 8-638] synthesizing module 'TSB4_bit_2_way' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/TSB4_bit_2_way.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'TSB4_bit_2_way' (9#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/TSB4_bit_2_way.vhd:42]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_A' of component 'Decoder_3_to_8' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:213]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_2_to_4..vhd:34' bound to instance 'Decoder_2_TO_4_0' of component 'Decoder_2_TO_4' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_2_to_4..vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (10#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_2_to_4..vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_2_to_4..vhd:34' bound to instance 'Decoder_2_TO_4_1' of component 'Decoder_2_TO_4' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (11#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'RegBank' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:34' bound to instance 'RegBankA' of component 'RegBank' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:219]
INFO: [Synth 8-638] synthesizing module 'RegBank' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:51]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R0' of component 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (12#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R1' of component 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:78]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R2' of component 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:84]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R3' of component 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:90]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R4' of component 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:96]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R5' of component 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:102]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R6' of component 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:108]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R7' of component 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'RegBank' (13#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:51]
INFO: [Synth 8-3491] module 'TSB4_bit_8_way' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/TSB4_bit_8_way.vhd:34' bound to instance 'AU_Reg_Sel1' of component 'TSB4_bit_8_way' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:234]
INFO: [Synth 8-638] synthesizing module 'TSB4_bit_8_way' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/TSB4_bit_8_way.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'TSB4_bit_8_way' (14#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/TSB4_bit_8_way.vhd:49]
INFO: [Synth 8-3491] module 'TSB4_bit_8_way' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/TSB4_bit_8_way.vhd:34' bound to instance 'AU_Reg_Sel2' of component 'TSB4_bit_8_way' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:247]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:34' bound to instance 'AU' of component 'RCA_4' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:261]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:45]
INFO: [Synth 8-3491] module 'FA1' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:34' bound to instance 'FA_0' of component 'FA1' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:62]
INFO: [Synth 8-638] synthesizing module 'FA1' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:52]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'FA1' (15#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:42]
INFO: [Synth 8-3491] module 'FA1' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:34' bound to instance 'FA_1' of component 'FA1' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:69]
INFO: [Synth 8-3491] module 'FA1' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:34' bound to instance 'FA_2' of component 'FA1' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:76]
INFO: [Synth 8-3491] module 'FA1' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:34' bound to instance 'FA_3' of component 'FA1' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (16#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:45]
INFO: [Synth 8-3491] module 'AU_7_seg' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/AU_7_seg.vhd:34' bound to instance 'SegDis' of component 'AU_7_seg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:269]
INFO: [Synth 8-638] synthesizing module 'AU_7_seg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/AU_7_seg.vhd:41]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/LUT_16_7.vhd:34' bound to instance 'LUT_16_70' of component 'LUT_16_7' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/AU_7_seg.vhd:51]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (17#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'AU_7_seg' (18#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/AU_7_seg.vhd:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CFlag with 1st driver pin 'CPU:/AU/C_out' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CFlag with 2nd driver pin 'GND' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:34]
CRITICAL WARNING: [Synth 8-5559] multi-driven net CFlag is connected to constant driver, other driver is ignored [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'CPU' (19#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:45]
WARNING: [Synth 8-3917] design CPU has port CFlag driven by constant 0
WARNING: [Synth 8-3331] design RCA_4 has unconnected port C_in
WARNING: [Synth 8-3331] design RegBank has unconnected port RegSel[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 412.406 ; gain = 155.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 412.406 ; gain = 155.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 412.406 ; gain = 155.535
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
WARNING: [Vivado 12-584] No ports matched 'CFlag[15]'. [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CFlag[15]'. [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 737.785 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 737.785 ; gain = 480.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 737.785 ; gain = 480.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 737.785 ; gain = 480.914
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Instruction_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Operation" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Loadsel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Isjump" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'RomSel_reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/ProgramCounter.vhd:44]
WARNING: [Synth 8-327] inferring latch for variable 'AnsTemp_reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/TSB4_bit_8_way.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 737.785 ; gain = 480.914
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'Decoder_3_to_8_A/Decoder_2_TO_4_0' (Decoder_2_to_4) to 'Decoder_3_to_8_A/Decoder_2_TO_4_1'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module LUT_8_12 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module TSB3_bit_2_way 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module InsDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module TSB4_bit_2_way 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module TSB4_bit_8_way 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RCA_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "AU_Reg_Sel1/Isjump" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Slow_Clk0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clk0/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design CPU has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design CPU has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design CPU has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design CPU has port an[0] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port CFlag driven by constant 0
INFO: [Synth 8-3886] merging instance 'RegBankA/R0/Q_reg[2]' (FDRE) to 'RegBankA/R0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'RegBankA/R0/Q_reg[1]' (FDRE) to 'RegBankA/R0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'RegBankA/R0/Q_reg[0]' (FDRE) to 'RegBankA/R0/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegBankA/R0/Q_reg[3] )
WARNING: [Synth 8-3332] Sequential element (AU_Reg_Sel1/AnsTemp_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AU_Reg_Sel1/AnsTemp_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AU_Reg_Sel1/AnsTemp_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AU_Reg_Sel1/AnsTemp_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AU_Reg_Sel2/AnsTemp_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AU_Reg_Sel2/AnsTemp_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AU_Reg_Sel2/AnsTemp_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AU_Reg_Sel2/AnsTemp_reg[0]) is unused and will be removed from module CPU.
CRITICAL WARNING: [Synth 8-3352] multi-driven net CFlag with 1st driver pin 'AU/FA_3/C_out_inferred/C_out' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:67]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CFlag with 2nd driver pin 'GND' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:67]
CRITICAL WARNING: [Synth 8-5559] multi-driven net CFlag is connected to constant driver, other driver is ignored [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:67]
WARNING: [Synth 8-3332] Sequential element (RegBankA/R0/Q_reg[3]) is unused and will be removed from module CPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 737.785 ; gain = 480.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 737.785 ; gain = 480.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 757.875 ; gain = 501.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'RegBankA/R5/Q_reg[3]' (FDRE) to 'RegBankA/R3/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'RegBankA/R4/Q_reg[3]' (FDRE) to 'RegBankA/R3/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'RegBankA/R3/Q_reg[3]' (FDRE) to 'RegBankA/R6/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegBankA/R6/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'RegBankA/R5/Q_reg[1]' (FDRE) to 'RegBankA/R3/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'RegBankA/R4/Q_reg[1]' (FDRE) to 'RegBankA/R3/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'RegBankA/R3/Q_reg[1]' (FDRE) to 'RegBankA/R6/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegBankA/R6/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'RegBankA/R5/Q_reg[0]' (FDRE) to 'RegBankA/R3/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'RegBankA/R4/Q_reg[0]' (FDRE) to 'RegBankA/R3/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'RegBankA/R3/Q_reg[0]' (FDRE) to 'RegBankA/R6/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegBankA/R6/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'RegBankA/R5/Q_reg[2]' (FDRE) to 'RegBankA/R3/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'RegBankA/R4/Q_reg[2]' (FDRE) to 'RegBankA/R3/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'RegBankA/R3/Q_reg[2]' (FDRE) to 'RegBankA/R6/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegBankA/R6/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (RegBankA/R6/Q_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (RegBankA/R6/Q_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (RegBankA/R6/Q_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (RegBankA/R6/Q_reg[2]) is unused and will be removed from module CPU.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 758.645 ; gain = 501.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 758.645 ; gain = 501.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 758.645 ; gain = 501.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 758.645 ; gain = 501.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 758.645 ; gain = 501.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 758.645 ; gain = 501.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 758.645 ; gain = 501.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT2   |     5|
|4     |LUT3   |    14|
|5     |LUT4   |    11|
|6     |LUT5   |     6|
|7     |LUT6   |     6|
|8     |FDRE   |    46|
|9     |LDC    |     3|
|10    |IBUF   |     2|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------------+------+
|      |Instance    |Module         |Cells |
+------+------------+---------------+------+
|1     |top         |               |   118|
|2     |  PC        |ProgramCounter |    19|
|3     |  RegBankA  |RegBank        |    24|
|4     |    R1      |Reg            |     4|
|5     |    R2      |Reg_0          |     5|
|6     |    R7      |Reg_1          |    15|
|7     |  Slow_Clk0 |Slow_Clk       |    56|
+------+------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 758.645 ; gain = 501.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 758.645 ; gain = 176.395
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 758.645 ; gain = 501.773
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LDC => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 25 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 758.645 ; gain = 514.648
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 758.645 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 30 16:13:51 2018...
