$date
	Thu Sep 22 10:20:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q4_tb $end
$var wire 3 ! s [2:0] $end
$var wire 1 " cout $end
$var reg 2 # a [1:0] $end
$var reg 2 $ b [1:0] $end
$scope module q1 $end
$var wire 2 % a [1:0] $end
$var wire 2 & b [1:0] $end
$var wire 4 ' w [3:0] $end
$var wire 3 ( s [2:0] $end
$var wire 1 " cout $end
$var wire 1 ) c1 $end
$scope module stage1 $end
$var wire 1 ) cout $end
$var wire 1 * s $end
$var wire 1 + x $end
$var wire 1 , y $end
$upscope $end
$scope module stage2 $end
$var wire 1 " cout $end
$var wire 1 - s $end
$var wire 1 ) x $end
$var wire 1 . y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1.
1-
1,
0+
1*
0)
b110 (
b1100 '
b11 &
b10 %
b11 $
b10 #
0"
b110 !
$end
#20
0-
1"
0*
1)
b1 !
b1 (
1+
b1111 '
b11 #
b11 %
#40
