$date
	Sat Oct 22 22:56:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#244583
b11 !
1"
#244586
b11 &
b11 %
1$
#244587
0"
#244590
b1010 &
b1010 %
#244594
b101 &
b101 %
#244598
b10000 &
b10000 %
#244602
b1000 &
b1000 %
#244606
b100 &
b100 %
#244610
b10 &
b10 %
#244614
b1 &
1#
b1 %
#244618
b0 &
b0 %
0#
0$
#1241520
b1011 !
1"
#1241522
b1011 &
b1011 %
1$
#1241523
0"
#1241526
b100010 &
b100010 %
#1241530
b10001 &
b10001 %
#1241534
b110100 &
b110100 %
#1241538
b11010 &
b11010 %
#1241542
b1101 &
b1101 %
#1241546
b101000 &
b101000 %
#1241550
b10100 &
b10100 %
#1241554
b1010 &
b1010 %
#1241558
b101 &
b101 %
#1241562
b10000 &
b10000 %
#1241566
b1000 &
b1000 %
#1241570
b100 &
b100 %
#1241574
b10 &
b10 %
#1241578
b1 &
b1 %
1#
#1241582
b0 &
0#
b0 %
0$
#2268982
b10110 &
b10110 %
1$
b10110 !
1"
#2268983
0"
#2268986
b1011 &
b1011 %
#2268990
b100010 &
b100010 %
#2268994
b10001 &
b10001 %
#2268998
b110100 &
b110100 %
#2269002
b11010 &
b11010 %
#2269006
b1101 &
b1101 %
#2269010
b101000 &
b101000 %
#2269014
b10100 &
b10100 %
#2269018
b1010 &
b1010 %
#2269022
b101 &
b101 %
#2269026
b10000 &
b10000 %
#2269030
b1000 &
b1000 %
#2269034
b100 &
b100 %
#2269038
b10 &
b10 %
#2269042
b1 &
b1 %
1#
#2269046
b0 &
0#
b0 %
0$
#4500012
