// Seed: 253216185
module module_0 ();
  wire id_2;
  assign module_3.id_3 = 0;
  wire id_3;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    input  wor   id_2,
    output wor   id_3
);
  supply0 id_5 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input supply0 id_1,
    output tri0 id_2,
    input uwire id_3
);
  module_0 modCall_1 ();
  wire id_5 = id_5;
endmodule
module module_3 (
    input  tri1 id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    output tri1 id_3
);
  module_0 modCall_1 ();
endmodule
