// Seed: 3013650838
module module_0 (
    input logic id_0,
    output id_1
);
  assign id_1 = id_0;
  wor id_2;
  assign id_2 = id_2[1'b0];
  assign {1, id_0, 1'h0} = 1;
  logic id_3;
endmodule
