

================================================================
== Vivado HLS Report for 'pad_16_8_s'
================================================================
* Date:           Sun Oct 29 21:11:02 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bnn_reshape.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.658 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2337|     2337| 23.370 us | 23.370 us |  2337|  2337|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_PAD_M     |     2336|     2336|       146|          -|          -|    16|    no    |
        | + LOOP_PAD_X    |      144|      144|        18|          -|          -|     8|    no    |
        |  ++ LOOP_PAD_Y  |       16|       16|         2|          -|          -|     8|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    109|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        -|      -|      51|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      51|    184|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln27_2_fu_201_p2  |     +    |      0|  0|  10|           8|           8|
    |add_ln27_3_fu_207_p2  |     +    |      0|  0|  10|           8|           8|
    |add_ln27_fu_167_p2    |     +    |      0|  0|  15|           8|           8|
    |m_fu_113_p2           |     +    |      0|  0|  15|           5|           1|
    |x_fu_129_p2           |     +    |      0|  0|  13|           4|           1|
    |y_fu_149_p2           |     +    |      0|  0|  13|           4|           1|
    |icmp_ln22_fu_107_p2   |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln24_fu_123_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln26_fu_143_p2   |   icmp   |      0|  0|  11|           4|           5|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 109|          50|          43|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  33|          6|    1|          6|
    |m_0_reg_74         |   9|          2|    5|         10|
    |output_r_address0  |  15|          3|    7|         21|
    |x_0_reg_85         |   9|          2|    4|          8|
    |y_0_reg_96         |   9|          2|    4|          8|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  75|         15|   21|         53|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |ap_CS_fsm            |  5|   0|    5|          0|
    |m_0_reg_74           |  5|   0|    5|          0|
    |m_reg_237            |  5|   0|    5|          0|
    |output_addr_reg_279  |  7|   0|    7|          0|
    |x_0_reg_85           |  4|   0|    4|          0|
    |x_reg_251            |  4|   0|    4|          0|
    |y_0_reg_96           |  4|   0|    4|          0|
    |y_reg_269            |  4|   0|    4|          0|
    |zext_ln26_reg_261    |  4|   0|    8|          4|
    |zext_ln27_1_reg_256  |  4|   0|    8|          4|
    |zext_ln27_reg_242    |  5|   0|    6|          1|
    +---------------------+---+----+-----+-----------+
    |Total                | 51|   0|   60|          9|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  pad<16, 8>  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  pad<16, 8>  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  pad<16, 8>  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  pad<16, 8>  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  pad<16, 8>  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  pad<16, 8>  | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    7|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q0        |  in |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:22]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%m_0 = phi i5 [ 0, %0 ], [ %m, %LOOP_PAD_M_end ]"   --->   Operation 7 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.36ns)   --->   "%icmp_ln22 = icmp eq i5 %m_0, -16" [./layer.h:22]   --->   Operation 8 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.78ns)   --->   "%m = add i5 %m_0, 1" [./layer.h:22]   --->   Operation 10 'add' 'm' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %5, label %LOOP_PAD_M_begin" [./layer.h:22]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str20) nounwind" [./layer.h:22]   --->   Operation 12 'specloopname' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str20)" [./layer.h:22]   --->   Operation 13 'specregionbegin' 'tmp' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %m_0 to i6" [./layer.h:27]   --->   Operation 14 'zext' 'zext_ln27' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:24]   --->   Operation 15 'br' <Predicate = (!icmp_ln22)> <Delay = 1.76>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "ret void" [./layer.h:31]   --->   Operation 16 'ret' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%x_0 = phi i4 [ 0, %LOOP_PAD_M_begin ], [ %x, %LOOP_PAD_X_end ]"   --->   Operation 17 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.30ns)   --->   "%icmp_ln24 = icmp eq i4 %x_0, -8" [./layer.h:24]   --->   Operation 18 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 19 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.73ns)   --->   "%x = add i4 %x_0, 1" [./layer.h:27]   --->   Operation 20 'add' 'x' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %LOOP_PAD_M_end, label %LOOP_PAD_X_begin" [./layer.h:24]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str21) nounwind" [./layer.h:24]   --->   Operation 22 'specloopname' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str21)" [./layer.h:24]   --->   Operation 23 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i4 %x_0 to i8" [./layer.h:27]   --->   Operation 24 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i4 %x to i8" [./layer.h:26]   --->   Operation 25 'zext' 'zext_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.76ns)   --->   "br label %3" [./layer.h:26]   --->   Operation 26 'br' <Predicate = (!icmp_ln24)> <Delay = 1.76>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str20, i32 %tmp)" [./layer.h:30]   --->   Operation 27 'specregionend' 'empty_11' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:22]   --->   Operation 28 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.65>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%y_0 = phi i4 [ 0, %LOOP_PAD_X_begin ], [ %y, %4 ]"   --->   Operation 29 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.30ns)   --->   "%icmp_ln26 = icmp eq i4 %y_0, -8" [./layer.h:26]   --->   Operation 30 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 31 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.73ns)   --->   "%y = add i4 %y_0, 1" [./layer.h:27]   --->   Operation 32 'add' 'y' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %LOOP_PAD_X_end, label %4" [./layer.h:26]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %y_0, i3 0)" [./layer.h:27]   --->   Operation 34 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i7 %tmp_4 to i8" [./layer.h:27]   --->   Operation 35 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.87ns)   --->   "%add_ln27 = add i8 %zext_ln27_2, %zext_ln27_1" [./layer.h:27]   --->   Operation 36 'add' 'add_ln27' <Predicate = (!icmp_ln26)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i8 %add_ln27 to i64" [./layer.h:27]   --->   Operation 37 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [64 x i16]* %input_r, i64 0, i64 %zext_ln27_3" [./layer.h:27]   --->   Operation 38 'getelementptr' 'input_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [./layer.h:27]   --->   Operation 39 'load' 'input_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_5 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %y, i3 0)" [./layer.h:27]   --->   Operation 40 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i7 %tmp_5 to i8" [./layer.h:27]   --->   Operation 41 'zext' 'zext_ln27_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_6 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %y, i1 false)" [./layer.h:27]   --->   Operation 42 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln27_5 = zext i5 %tmp_6 to i8" [./layer.h:27]   --->   Operation 43 'zext' 'zext_ln27_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_2 = add i8 %zext_ln27_5, %zext_ln27_4" [./layer.h:27]   --->   Operation 44 'add' 'add_ln27_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln27_3 = add i8 %add_ln27_2, %zext_ln26" [./layer.h:27]   --->   Operation 45 'add' 'add_ln27_3' <Predicate = (!icmp_ln26)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln27_6 = zext i8 %add_ln27_3 to i64" [./layer.h:27]   --->   Operation 46 'zext' 'zext_ln27_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [100 x i16]* %output_r, i64 0, i64 %zext_ln27_6" [./layer.h:27]   --->   Operation 47 'getelementptr' 'output_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (3.25ns)   --->   "%output_load = load i16* %output_addr, align 2" [./layer.h:27]   --->   Operation 48 'load' 'output_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str21, i32 %tmp_1)" [./layer.h:29]   --->   Operation 49 'specregionend' 'empty_10' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:24]   --->   Operation 50 'br' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str22) nounwind" [./layer.h:26]   --->   Operation 51 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [./layer.h:27]   --->   Operation 52 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i6(i16 %input_load, i6 %zext_ln27)" [./layer.h:27]   --->   Operation 53 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/2] (3.25ns)   --->   "%output_load = load i16* %output_addr, align 2" [./layer.h:27]   --->   Operation 54 'load' 'output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_3 = call i16 @_ssdm_op_BitSet.i16.i16.i6.i1(i16 %output_load, i6 %zext_ln27, i1 %tmp_2)" [./layer.h:27]   --->   Operation 55 'bitset' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (3.25ns)   --->   "store i16 %tmp_3, i16* %output_addr, align 2" [./layer.h:27]   --->   Operation 56 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:26]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln22           (br               ) [ 011111]
m_0               (phi              ) [ 001000]
icmp_ln22         (icmp             ) [ 001111]
empty             (speclooptripcount) [ 000000]
m                 (add              ) [ 011111]
br_ln22           (br               ) [ 000000]
specloopname_ln22 (specloopname     ) [ 000000]
tmp               (specregionbegin  ) [ 000111]
zext_ln27         (zext             ) [ 000111]
br_ln24           (br               ) [ 001111]
ret_ln31          (ret              ) [ 000000]
x_0               (phi              ) [ 000100]
icmp_ln24         (icmp             ) [ 001111]
empty_8           (speclooptripcount) [ 000000]
x                 (add              ) [ 001111]
br_ln24           (br               ) [ 000000]
specloopname_ln24 (specloopname     ) [ 000000]
tmp_1             (specregionbegin  ) [ 000011]
zext_ln27_1       (zext             ) [ 000011]
zext_ln26         (zext             ) [ 000011]
br_ln26           (br               ) [ 001111]
empty_11          (specregionend    ) [ 000000]
br_ln22           (br               ) [ 011111]
y_0               (phi              ) [ 000010]
icmp_ln26         (icmp             ) [ 001111]
empty_9           (speclooptripcount) [ 000000]
y                 (add              ) [ 001111]
br_ln26           (br               ) [ 000000]
tmp_4             (bitconcatenate   ) [ 000000]
zext_ln27_2       (zext             ) [ 000000]
add_ln27          (add              ) [ 000000]
zext_ln27_3       (zext             ) [ 000000]
input_addr        (getelementptr    ) [ 000001]
tmp_5             (bitconcatenate   ) [ 000000]
zext_ln27_4       (zext             ) [ 000000]
tmp_6             (bitconcatenate   ) [ 000000]
zext_ln27_5       (zext             ) [ 000000]
add_ln27_2        (add              ) [ 000000]
add_ln27_3        (add              ) [ 000000]
zext_ln27_6       (zext             ) [ 000000]
output_addr       (getelementptr    ) [ 000001]
empty_10          (specregionend    ) [ 000000]
br_ln24           (br               ) [ 001111]
specloopname_ln26 (specloopname     ) [ 000000]
input_load        (load             ) [ 000000]
tmp_2             (bitselect        ) [ 000000]
output_load       (load             ) [ 000000]
tmp_3             (bitset           ) [ 000000]
store_ln27        (store            ) [ 000000]
br_ln26           (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i16.i16.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="input_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="8" slack="0"/>
<pin id="52" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="6" slack="0"/>
<pin id="57" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 "/>
</bind>
</comp>

<comp id="61" class="1004" name="output_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="16" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="8" slack="0"/>
<pin id="65" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/4 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="7" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_load/4 store_ln27/5 "/>
</bind>
</comp>

<comp id="74" class="1005" name="m_0_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="1"/>
<pin id="76" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="m_0 (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="m_0_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="1"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="5" slack="0"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_0/2 "/>
</bind>
</comp>

<comp id="85" class="1005" name="x_0_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="4" slack="1"/>
<pin id="87" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="x_0_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="4" slack="0"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/3 "/>
</bind>
</comp>

<comp id="96" class="1005" name="y_0_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="1"/>
<pin id="98" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="y_0_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="4" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln22_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="0"/>
<pin id="109" dir="0" index="1" bw="5" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="m_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln27_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln24_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="4" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="x_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln27_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="0"/>
<pin id="137" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln26_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln26_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="4" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="y_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_4_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="0" index="1" bw="4" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln27_2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln27_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="0"/>
<pin id="169" dir="0" index="1" bw="4" slack="1"/>
<pin id="170" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln27_3_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_3/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_5_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="0" index="1" bw="4" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln27_4_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_4/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_6_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln27_5_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_5/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln27_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="0" index="1" bw="7" slack="0"/>
<pin id="204" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_2/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln27_3_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="1"/>
<pin id="210" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_3/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln27_6_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_6/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="0"/>
<pin id="220" dir="0" index="2" bw="5" slack="3"/>
<pin id="221" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="0" index="2" bw="5" slack="3"/>
<pin id="228" dir="0" index="3" bw="1" slack="0"/>
<pin id="229" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="237" class="1005" name="m_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="0"/>
<pin id="239" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="242" class="1005" name="zext_ln27_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="3"/>
<pin id="244" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln27 "/>
</bind>
</comp>

<comp id="251" class="1005" name="x_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="256" class="1005" name="zext_ln27_1_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="1"/>
<pin id="258" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln27_1 "/>
</bind>
</comp>

<comp id="261" class="1005" name="zext_ln26_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="1"/>
<pin id="263" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="269" class="1005" name="y_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="274" class="1005" name="input_addr_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="1"/>
<pin id="276" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="279" class="1005" name="output_addr_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="1"/>
<pin id="281" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="36" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="36" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="78" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="78" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="78" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="89" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="89" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="89" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="129" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="100" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="100" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="32" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="100" pin="4"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="166"><net_src comp="155" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="167" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="149" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="188"><net_src comp="177" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="149" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="40" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="185" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="207" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="55" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="230"><net_src comp="46" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="68" pin="3"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="217" pin="3"/><net_sink comp="224" pin=3"/></net>

<net id="233"><net_src comp="224" pin="4"/><net_sink comp="68" pin=1"/></net>

<net id="240"><net_src comp="113" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="245"><net_src comp="119" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="254"><net_src comp="129" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="259"><net_src comp="135" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="264"><net_src comp="139" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="272"><net_src comp="149" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="277"><net_src comp="48" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="282"><net_src comp="61" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="68" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
 - Input state : 
	Port: pad<16, 8> : input_r | {4 5 }
	Port: pad<16, 8> : output_r | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln22 : 1
		m : 1
		br_ln22 : 2
		zext_ln27 : 1
	State 3
		icmp_ln24 : 1
		x : 1
		br_ln24 : 2
		zext_ln27_1 : 1
		zext_ln26 : 2
	State 4
		icmp_ln26 : 1
		y : 1
		br_ln26 : 2
		tmp_4 : 1
		zext_ln27_2 : 2
		add_ln27 : 3
		zext_ln27_3 : 4
		input_addr : 5
		input_load : 6
		tmp_5 : 2
		zext_ln27_4 : 3
		tmp_6 : 2
		zext_ln27_5 : 3
		add_ln27_2 : 4
		add_ln27_3 : 5
		zext_ln27_6 : 6
		output_addr : 7
		output_load : 8
	State 5
		tmp_2 : 1
		tmp_3 : 2
		store_ln27 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |      m_fu_113      |    0    |    15   |
|          |      x_fu_129      |    0    |    13   |
|    add   |      y_fu_149      |    0    |    13   |
|          |   add_ln27_fu_167  |    0    |    15   |
|          |  add_ln27_2_fu_201 |    0    |    10   |
|          |  add_ln27_3_fu_207 |    0    |    10   |
|----------|--------------------|---------|---------|
|          |  icmp_ln22_fu_107  |    0    |    11   |
|   icmp   |  icmp_ln24_fu_123  |    0    |    9    |
|          |  icmp_ln26_fu_143  |    0    |    9    |
|----------|--------------------|---------|---------|
|          |  zext_ln27_fu_119  |    0    |    0    |
|          | zext_ln27_1_fu_135 |    0    |    0    |
|          |  zext_ln26_fu_139  |    0    |    0    |
|   zext   | zext_ln27_2_fu_163 |    0    |    0    |
|          | zext_ln27_3_fu_172 |    0    |    0    |
|          | zext_ln27_4_fu_185 |    0    |    0    |
|          | zext_ln27_5_fu_197 |    0    |    0    |
|          | zext_ln27_6_fu_212 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    tmp_4_fu_155    |    0    |    0    |
|bitconcatenate|    tmp_5_fu_177    |    0    |    0    |
|          |    tmp_6_fu_189    |    0    |    0    |
|----------|--------------------|---------|---------|
| bitselect|    tmp_2_fu_217    |    0    |    0    |
|----------|--------------------|---------|---------|
|  bitset  |    tmp_3_fu_224    |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   105   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| input_addr_reg_274|    6   |
|     m_0_reg_74    |    5   |
|     m_reg_237     |    5   |
|output_addr_reg_279|    7   |
|     x_0_reg_85    |    4   |
|     x_reg_251     |    4   |
|     y_0_reg_96    |    4   |
|     y_reg_269     |    4   |
| zext_ln26_reg_261 |    8   |
|zext_ln27_1_reg_256|    8   |
| zext_ln27_reg_242 |    6   |
+-------------------+--------+
|       Total       |   61   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_68 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   26   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   105  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   61   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   61   |   123  |
+-----------+--------+--------+--------+
