#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Feb 12 03:24:00 2023
# Process ID: 23484
# Current directory: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1
# Command line: vivado -log ember_fpga_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ember_fpga_wrapper.tcl -notrace
# Log file: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper.vdi
# Journal file: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ember_fpga_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2020.2/Vivado/2020.2/data/ip'.
Command: link_design -top ember_fpga_wrapper -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.dcp' for cell 'ember_fpga_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clkmux_0_0/ember_fpga_clkmux_0_0.dcp' for cell 'ember_fpga_i/clkmux_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ember_fpga_ila_0_0.dcp' for cell 'ember_fpga_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_rram_top_wrapper_0_0/ember_fpga_rram_top_wrapper_0_0.dcp' for cell 'ember_fpga_i/rram_top_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_util_vector_logic_0_0/ember_fpga_util_vector_logic_0_0.dcp' for cell 'ember_fpga_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_util_vector_logic_1_0/ember_fpga_util_vector_logic_1_0.dcp' for cell 'ember_fpga_i/util_vector_logic_1'
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2684.914 ; gain = 0.000 ; free physical = 129529 ; free virtual = 230865
INFO: [Netlist 29-17] Analyzing 1386 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ember_fpga_i/ila_0 UUID: 483c3a7b-e65b-50ec-9f96-78c35524fe84 
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0_board.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0_board.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3089.320 ; gain = 404.406 ; free physical = 128979 ; free virtual = 230314
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ember_fpga_i/ila_0/inst'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ember_fpga_i/ila_0/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'ember_fpga_i/ila_0/inst'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'ember_fpga_i/ila_0/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc]
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc]
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/new/Genesys2_EMBER_Impl.xdc]
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/new/Genesys2_EMBER_Impl.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.324 ; gain = 0.000 ; free physical = 128986 ; free virtual = 230322
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 60 instances

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3089.324 ; gain = 404.410 ; free physical = 128986 ; free virtual = 230322
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3161.363 ; gain = 64.043 ; free physical = 128978 ; free virtual = 230313

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10b05be79

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3161.363 ; gain = 0.000 ; free physical = 128969 ; free virtual = 230305

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = fc8a9ce6b0d91fbc.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3314.105 ; gain = 0.000 ; free physical = 128774 ; free virtual = 230113
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1681c4c45

Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 3314.105 ; gain = 43.770 ; free physical = 128774 ; free virtual = 230113

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: b6750048

Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 3314.105 ; gain = 43.770 ; free physical = 128785 ; free virtual = 230124
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 14 cells
INFO: [Opt 31-1021] In phase Retarget, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: b1e87b06

Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 3314.105 ; gain = 43.770 ; free physical = 128785 ; free virtual = 230124
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 12 cells
INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: c8d35109

Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 3314.105 ; gain = 43.770 ; free physical = 128784 ; free virtual = 230123
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 64 cells
INFO: [Opt 31-1021] In phase Sweep, 923 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: c8d35109

Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 3314.105 ; gain = 43.770 ; free physical = 128784 ; free virtual = 230123
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: c8d35109

Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 3314.105 ; gain = 43.770 ; free physical = 128784 ; free virtual = 230123
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1138ec74d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 3314.105 ; gain = 43.770 ; free physical = 128784 ; free virtual = 230123
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              14  |                                             60  |
|  Constant propagation         |               0  |              12  |                                             47  |
|  Sweep                        |               1  |              64  |                                            923  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3314.105 ; gain = 0.000 ; free physical = 128784 ; free virtual = 230123
Ending Logic Optimization Task | Checksum: ab7e987e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 3314.105 ; gain = 43.770 ; free physical = 128784 ; free virtual = 230123

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 184 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 380 newly gated: 0 Total Ports: 368
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 109c3fef8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3827.922 ; gain = 0.000 ; free physical = 128717 ; free virtual = 230056
Ending Power Optimization Task | Checksum: 109c3fef8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3827.922 ; gain = 513.816 ; free physical = 128743 ; free virtual = 230081

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1bf809fca

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3827.922 ; gain = 0.000 ; free physical = 128750 ; free virtual = 230089
Ending Final Cleanup Task | Checksum: 1bf809fca

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3827.922 ; gain = 0.000 ; free physical = 128751 ; free virtual = 230090

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3827.922 ; gain = 0.000 ; free physical = 128751 ; free virtual = 230090
Ending Netlist Obfuscation Task | Checksum: 1bf809fca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3827.922 ; gain = 0.000 ; free physical = 128751 ; free virtual = 230090
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:15 . Memory (MB): peak = 3827.922 ; gain = 738.590 ; free physical = 128751 ; free virtual = 230090
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3827.922 ; gain = 0.000 ; free physical = 128740 ; free virtual = 230081
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ember_fpga_wrapper_drc_opted.rpt -pb ember_fpga_wrapper_drc_opted.pb -rpx ember_fpga_wrapper_drc_opted.rpx
Command: report_drc -file ember_fpga_wrapper_drc_opted.rpt -pb ember_fpga_wrapper_drc_opted.pb -rpx ember_fpga_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128661 ; free virtual = 230004
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ffc89eb6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128661 ; free virtual = 230004
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128661 ; free virtual = 230004

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1202c89b4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128685 ; free virtual = 230029

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1de94c5e5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128672 ; free virtual = 230016

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1de94c5e5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128672 ; free virtual = 230016
Phase 1 Placer Initialization | Checksum: 1de94c5e5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128669 ; free virtual = 230012

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12a7f854b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128652 ; free virtual = 229995

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17b197213

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128653 ; free virtual = 229996

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 5 LUTNM shape to break, 393 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 1, total 5, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 161 nets or cells. Created 5 new cells, deleted 156 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128573 ; free virtual = 229917

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            5  |            156  |                   161  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            5  |            156  |                   161  |           0  |           8  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1052156a7

Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128576 ; free virtual = 229920
Phase 2.3 Global Placement Core | Checksum: 1c1e0e3a1

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128571 ; free virtual = 229914
Phase 2 Global Placement | Checksum: 1c1e0e3a1

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128578 ; free virtual = 229921

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c4b32ae9

Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128580 ; free virtual = 229924

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23628ab84

Time (s): cpu = 00:00:53 ; elapsed = 00:00:20 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128576 ; free virtual = 229919

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 256f171ec

Time (s): cpu = 00:00:53 ; elapsed = 00:00:20 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128576 ; free virtual = 229919

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 269c935d0

Time (s): cpu = 00:00:53 ; elapsed = 00:00:20 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128576 ; free virtual = 229919

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 18b26c0d5

Time (s): cpu = 00:00:57 ; elapsed = 00:00:21 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128576 ; free virtual = 229920

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1b5f3188f

Time (s): cpu = 00:01:02 ; elapsed = 00:00:26 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128567 ; free virtual = 229911

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 24435dd52

Time (s): cpu = 00:01:03 ; elapsed = 00:00:27 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128568 ; free virtual = 229911

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1e2026940

Time (s): cpu = 00:01:03 ; elapsed = 00:00:27 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128568 ; free virtual = 229911
Phase 3 Detail Placement | Checksum: 1e2026940

Time (s): cpu = 00:01:03 ; elapsed = 00:00:27 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128568 ; free virtual = 229911

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 194ad969f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.014 | TNS=-0.014 |
Phase 1 Physical Synthesis Initialization | Checksum: 19630b9f0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128570 ; free virtual = 229913
INFO: [Place 46-33] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2294a8051

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128570 ; free virtual = 229913
Phase 4.1.1.1 BUFG Insertion | Checksum: 194ad969f

Time (s): cpu = 00:01:12 ; elapsed = 00:00:30 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128570 ; free virtual = 229913
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.520. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:19 ; elapsed = 00:00:35 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128569 ; free virtual = 229913
Phase 4.1 Post Commit Optimization | Checksum: 1fe62543f

Time (s): cpu = 00:01:19 ; elapsed = 00:00:35 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128569 ; free virtual = 229913

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fe62543f

Time (s): cpu = 00:01:19 ; elapsed = 00:00:35 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128570 ; free virtual = 229914

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1fe62543f

Time (s): cpu = 00:01:19 ; elapsed = 00:00:36 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128577 ; free virtual = 229920
Phase 4.3 Placer Reporting | Checksum: 1fe62543f

Time (s): cpu = 00:01:19 ; elapsed = 00:00:36 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128577 ; free virtual = 229920

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128577 ; free virtual = 229920

Time (s): cpu = 00:01:19 ; elapsed = 00:00:36 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128577 ; free virtual = 229920
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d90b5a2e

Time (s): cpu = 00:01:19 ; elapsed = 00:00:36 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128577 ; free virtual = 229920
Ending Placer Task | Checksum: 16a38eacc

Time (s): cpu = 00:01:19 ; elapsed = 00:00:36 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128577 ; free virtual = 229920
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:22 ; elapsed = 00:00:38 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128661 ; free virtual = 230005
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128621 ; free virtual = 229987
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ember_fpga_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128631 ; free virtual = 229981
INFO: [runtcl-4] Executing : report_utilization -file ember_fpga_wrapper_utilization_placed.rpt -pb ember_fpga_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ember_fpga_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128651 ; free virtual = 230001
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128582 ; free virtual = 229955
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e4324363 ConstDB: 0 ShapeSum: 8606a769 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 79bb5e03

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128343 ; free virtual = 229699
Post Restoration Checksum: NetGraph: 65539ee3 NumContArr: 1467bf20 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 79bb5e03

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128343 ; free virtual = 229699

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 79bb5e03

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128301 ; free virtual = 229657

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 79bb5e03

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 3861.086 ; gain = 0.000 ; free physical = 128301 ; free virtual = 229657
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: dca66e87

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 3869.547 ; gain = 8.461 ; free physical = 128285 ; free virtual = 229641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.795  | TNS=0.000  | WHS=-1.177 | THS=-1114.686|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 125425cc9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:25 . Memory (MB): peak = 3869.547 ; gain = 8.461 ; free physical = 128267 ; free virtual = 229623
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.795  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: e638ba4f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:25 . Memory (MB): peak = 3869.547 ; gain = 8.461 ; free physical = 128280 ; free virtual = 229637
Phase 2 Router Initialization | Checksum: 1074649fc

Time (s): cpu = 00:00:54 ; elapsed = 00:00:25 . Memory (MB): peak = 3869.547 ; gain = 8.461 ; free physical = 128280 ; free virtual = 229637

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11085
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11085
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1074649fc

Time (s): cpu = 00:00:55 ; elapsed = 00:00:25 . Memory (MB): peak = 3885.852 ; gain = 24.766 ; free physical = 128279 ; free virtual = 229635
Phase 3 Initial Routing | Checksum: 210e43b50

Time (s): cpu = 00:01:45 ; elapsed = 00:00:38 . Memory (MB): peak = 4061.852 ; gain = 200.766 ; free physical = 128224 ; free virtual = 229581
INFO: [Route 35-580] Design has 144 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                             ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state_reg[1]/D|
|                     sclk |clk_out1_ember_fpga_clk_wiz_0 |   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[8]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                               ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][37]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                               ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[1][37]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                               ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][37]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2095
 Number of Nodes with overlaps = 344
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.750  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1deb50e13

Time (s): cpu = 00:02:22 ; elapsed = 00:01:03 . Memory (MB): peak = 4061.852 ; gain = 200.766 ; free physical = 128239 ; free virtual = 229595
Phase 4 Rip-up And Reroute | Checksum: 1deb50e13

Time (s): cpu = 00:02:22 ; elapsed = 00:01:03 . Memory (MB): peak = 4061.852 ; gain = 200.766 ; free physical = 128239 ; free virtual = 229595

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d0e14590

Time (s): cpu = 00:02:25 ; elapsed = 00:01:04 . Memory (MB): peak = 4061.852 ; gain = 200.766 ; free physical = 128239 ; free virtual = 229595
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.750  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 13f7c2629

Time (s): cpu = 00:02:25 ; elapsed = 00:01:04 . Memory (MB): peak = 4061.852 ; gain = 200.766 ; free physical = 128239 ; free virtual = 229595

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13f7c2629

Time (s): cpu = 00:02:25 ; elapsed = 00:01:04 . Memory (MB): peak = 4061.852 ; gain = 200.766 ; free physical = 128239 ; free virtual = 229595
Phase 5 Delay and Skew Optimization | Checksum: 13f7c2629

Time (s): cpu = 00:02:25 ; elapsed = 00:01:04 . Memory (MB): peak = 4061.852 ; gain = 200.766 ; free physical = 128239 ; free virtual = 229595

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1eeae367c

Time (s): cpu = 00:02:29 ; elapsed = 00:01:05 . Memory (MB): peak = 4061.852 ; gain = 200.766 ; free physical = 128239 ; free virtual = 229595
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.750  | TNS=0.000  | WHS=-1.633 | THS=-274.458|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 294d1eaa3

Time (s): cpu = 00:04:38 ; elapsed = 00:02:38 . Memory (MB): peak = 5150.852 ; gain = 1289.766 ; free physical = 128173 ; free virtual = 229530
Phase 6.1 Hold Fix Iter | Checksum: 294d1eaa3

Time (s): cpu = 00:04:38 ; elapsed = 00:02:38 . Memory (MB): peak = 5150.852 ; gain = 1289.766 ; free physical = 128173 ; free virtual = 229530
Phase 6 Post Hold Fix | Checksum: 25a8f4b34

Time (s): cpu = 00:04:38 ; elapsed = 00:02:38 . Memory (MB): peak = 5150.852 ; gain = 1289.766 ; free physical = 128174 ; free virtual = 229530

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 26052f09b

Time (s): cpu = 00:04:42 ; elapsed = 00:02:39 . Memory (MB): peak = 5150.852 ; gain = 1289.766 ; free physical = 128176 ; free virtual = 229532
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.236 | TNS=-12.143| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 26052f09b

Time (s): cpu = 00:04:42 ; elapsed = 00:02:39 . Memory (MB): peak = 5150.852 ; gain = 1289.766 ; free physical = 128176 ; free virtual = 229533

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.84846 %
  Global Horizontal Routing Utilization  = 1.80398 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 87.3874%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X11Y265 -> INT_R_X11Y265
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 26052f09b

Time (s): cpu = 00:04:42 ; elapsed = 00:02:40 . Memory (MB): peak = 5150.852 ; gain = 1289.766 ; free physical = 128175 ; free virtual = 229532

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 26052f09b

Time (s): cpu = 00:04:42 ; elapsed = 00:02:40 . Memory (MB): peak = 5150.852 ; gain = 1289.766 ; free physical = 128175 ; free virtual = 229531

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1e469c554

Time (s): cpu = 00:04:44 ; elapsed = 00:02:41 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128173 ; free virtual = 229529

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5182.863 ; gain = 0.000 ; free physical = 128304 ; free virtual = 229661
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.516. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 10292967a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 5182.863 ; gain = 0.000 ; free physical = 128339 ; free virtual = 229695
Phase 11 Incr Placement Change | Checksum: 1e469c554

Time (s): cpu = 00:04:55 ; elapsed = 00:02:48 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128339 ; free virtual = 229695

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 141357372

Time (s): cpu = 00:04:58 ; elapsed = 00:02:49 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128329 ; free virtual = 229685
Post Restoration Checksum: NetGraph: 1c766f89 NumContArr: b9f947ad Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: d66fb736

Time (s): cpu = 00:04:58 ; elapsed = 00:02:50 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128306 ; free virtual = 229663

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: d66fb736

Time (s): cpu = 00:04:58 ; elapsed = 00:02:50 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128261 ; free virtual = 229618

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: eb2c919b

Time (s): cpu = 00:04:59 ; elapsed = 00:02:50 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128261 ; free virtual = 229618
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 1a8677cc3

Time (s): cpu = 00:05:10 ; elapsed = 00:02:55 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128252 ; free virtual = 229608
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.527  | TNS=0.000  | WHS=-1.177 | THS=-1114.370|


Phase 13.5 Update Timing for Bus Skew

Phase 13.5.1 Update Timing
Phase 13.5.1 Update Timing | Checksum: bfeadd6b

Time (s): cpu = 00:05:19 ; elapsed = 00:02:57 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128248 ; free virtual = 229604
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.527  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 13.5 Update Timing for Bus Skew | Checksum: 15ea58e8b

Time (s): cpu = 00:05:19 ; elapsed = 00:02:57 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128247 ; free virtual = 229603
Phase 13 Router Initialization | Checksum: 139e65f54

Time (s): cpu = 00:05:19 ; elapsed = 00:02:57 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128247 ; free virtual = 229603

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.83365 %
  Global Horizontal Routing Utilization  = 1.79108 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 220
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 54
  Number of Partially Routed Nets     = 166
  Number of Node Overlaps             = 0


Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 139e65f54

Time (s): cpu = 00:05:19 ; elapsed = 00:02:57 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128245 ; free virtual = 229602
Phase 14 Initial Routing | Checksum: 1d4c59b77

Time (s): cpu = 00:06:12 ; elapsed = 00:03:07 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128194 ; free virtual = 229551
INFO: [Route 35-580] Design has 231 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                               ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][10]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                                ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][8]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                               ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[1][10]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                               ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][26]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                               ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][10]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 790
 Number of Nodes with overlaps = 199
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.109 | TNS=-0.109 | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 1edd29e5a

Time (s): cpu = 00:09:33 ; elapsed = 00:05:29 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128186 ; free virtual = 229545

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 129
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.023 | TNS=-0.023 | WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1dae2c0ab

Time (s): cpu = 00:09:52 ; elapsed = 00:05:45 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128184 ; free virtual = 229543

Phase 15.3 Global Iteration 2
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.419  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 15.3 Global Iteration 2 | Checksum: 1683a5a03

Time (s): cpu = 00:10:02 ; elapsed = 00:05:53 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128190 ; free virtual = 229549
Phase 15 Rip-up And Reroute | Checksum: 1683a5a03

Time (s): cpu = 00:10:02 ; elapsed = 00:05:53 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128191 ; free virtual = 229550

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp
Phase 16.1 Delay CleanUp | Checksum: 1683a5a03

Time (s): cpu = 00:10:02 ; elapsed = 00:05:53 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128191 ; free virtual = 229550

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 1683a5a03

Time (s): cpu = 00:10:03 ; elapsed = 00:05:53 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128191 ; free virtual = 229550
Phase 16 Delay and Skew Optimization | Checksum: 1683a5a03

Time (s): cpu = 00:10:03 ; elapsed = 00:05:54 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128191 ; free virtual = 229550

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 12b4f91dc

Time (s): cpu = 00:10:06 ; elapsed = 00:05:55 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128191 ; free virtual = 229550
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.419  | TNS=0.000  | WHS=-1.529 | THS=-105.431|


Phase 17.1.2 Lut RouteThru Assignment for hold
Phase 17.1.2 Lut RouteThru Assignment for hold | Checksum: 2294ccfc0

Time (s): cpu = 00:10:53 ; elapsed = 00:06:23 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128153 ; free virtual = 229512
Phase 17.1 Hold Fix Iter | Checksum: 2294ccfc0

Time (s): cpu = 00:10:53 ; elapsed = 00:06:24 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128153 ; free virtual = 229512

Phase 17.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.238 | TNS=-0.453 | WHS=-1.107 | THS=-3.156 |

Phase 17.2 Additional Hold Fix | Checksum: 18f9a3cbc

Time (s): cpu = 00:10:58 ; elapsed = 00:06:26 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128146 ; free virtual = 229505
WARNING: [Route 35-468] The router encountered 8 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[1][3]_i_2/I1
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[4]_i_11/I4
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[4]_i_16/I5
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[0]_i_1/I0
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[0]_i_2/I0
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[3]_i_9/I4
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[0]_i_6/I5
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state_reg[3]/D

Phase 17 Post Hold Fix | Checksum: 117254d6e

Time (s): cpu = 00:10:58 ; elapsed = 00:06:26 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128145 ; free virtual = 229504

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 1f09e25aa

Time (s): cpu = 00:11:02 ; elapsed = 00:06:28 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128157 ; free virtual = 229516
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.335 | TNS=-0.793 | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 1f09e25aa

Time (s): cpu = 00:11:03 ; elapsed = 00:06:28 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128157 ; free virtual = 229516

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.84994 %
  Global Horizontal Routing Utilization  = 1.81714 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X14Y266 -> INT_L_X14Y266

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 19 Route finalize | Checksum: 1f09e25aa

Time (s): cpu = 00:11:03 ; elapsed = 00:06:28 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128157 ; free virtual = 229516

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 1f09e25aa

Time (s): cpu = 00:11:03 ; elapsed = 00:06:28 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128155 ; free virtual = 229514

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 209809479

Time (s): cpu = 00:11:04 ; elapsed = 00:06:29 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128154 ; free virtual = 229513

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.336 | TNS=-0.793 | WHS=0.051  | THS=0.000  |

Phase 22 Post Router Timing | Checksum: 13663fcb8

Time (s): cpu = 00:11:12 ; elapsed = 00:06:31 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128165 ; free virtual = 229524
WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
INFO: [Route 72-16] Aggressive Explore Summary
+------+--------+---------+--------+-----+--------+--------------+-------------------+
| Pass |  WNS   |   TNS   |  WHS   | THS | Status | Elapsed Time | Solution Selected |
+------+--------+---------+--------+-----+--------+--------------+-------------------+
|  1   | -1.236 | -12.143 | -1.633 |  -  |  Pass  |   00:02:24   |                   |
+------+--------+---------+--------+-----+--------+--------------+-------------------+
|  2   | -0.335 | -0.793  | -1.107 |  -  |  Pass  |   00:03:38   |         x         |
+------+--------+---------+--------+-----+--------+--------------+-------------------+

INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:11:13 ; elapsed = 00:06:32 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128454 ; free virtual = 229813

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
140 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:11:21 ; elapsed = 00:06:35 . Memory (MB): peak = 5182.863 ; gain = 1321.777 ; free physical = 128455 ; free virtual = 229814
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5182.863 ; gain = 0.000 ; free physical = 128416 ; free virtual = 229803
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ember_fpga_wrapper_drc_routed.rpt -pb ember_fpga_wrapper_drc_routed.pb -rpx ember_fpga_wrapper_drc_routed.rpx
Command: report_drc -file ember_fpga_wrapper_drc_routed.rpt -pb ember_fpga_wrapper_drc_routed.pb -rpx ember_fpga_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ember_fpga_wrapper_methodology_drc_routed.rpt -pb ember_fpga_wrapper_methodology_drc_routed.pb -rpx ember_fpga_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ember_fpga_wrapper_methodology_drc_routed.rpt -pb ember_fpga_wrapper_methodology_drc_routed.pb -rpx ember_fpga_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ember_fpga_wrapper_power_routed.rpt -pb ember_fpga_wrapper_power_summary_routed.pb -rpx ember_fpga_wrapper_power_routed.rpx
Command: report_power -file ember_fpga_wrapper_power_routed.rpt -pb ember_fpga_wrapper_power_summary_routed.pb -rpx ember_fpga_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
152 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ember_fpga_wrapper_route_status.rpt -pb ember_fpga_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ember_fpga_wrapper_timing_summary_routed.rpt -pb ember_fpga_wrapper_timing_summary_routed.pb -rpx ember_fpga_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ember_fpga_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ember_fpga_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ember_fpga_wrapper_bus_skew_routed.rpt -pb ember_fpga_wrapper_bus_skew_routed.pb -rpx ember_fpga_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5208.949 ; gain = 0.000 ; free physical = 128432 ; free virtual = 229808

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.336 | TNS=-0.793 | WHS=0.051 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 217169bb3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 5208.949 ; gain = 0.000 ; free physical = 128421 ; free virtual = 229797

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.336 | TNS=-0.793 | WHS=0.051 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0]_20[35].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0][35]_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0][35]_i_3_n_0.
INFO: [Physopt 32-663] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0][47]_i_6_n_0.  Re-placed instance ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0][47]_i_6
INFO: [Physopt 32-952] Improved path group WNS = -0.237. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0][47]_i_6_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/Q[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[0]_i_1_n_0.
INFO: [Physopt 32-710] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[0]_i_1_n_0. Critical path length was reduced through logic transformation on cell ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[0]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.215. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[0]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[3].
INFO: [Physopt 32-663] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[3]_i_1_n_0.  Re-placed instance ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[3]_i_1
INFO: [Physopt 32-952] Improved path group WNS = -0.019. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[3]_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_22[35].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][35]_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[1][35]_i_3_n_0.
INFO: [Physopt 32-663] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[1][47]_i_7_n_0.  Re-placed instance ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[1][47]_i_7
INFO: [Physopt 32-735] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[1][47]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.005 | TNS=0.000 | WHS=0.051 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.005 | TNS=0.000 | WHS=0.051 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 217169bb3

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 5208.949 ; gain = 0.000 ; free physical = 128199 ; free virtual = 229575
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5208.949 ; gain = 0.000 ; free physical = 128199 ; free virtual = 229575
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.005 | TNS=0.000 | WHS=0.051 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.341  |          0.793  |            0  |              0  |                     4  |           0  |           1  |  00:00:34  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5208.949 ; gain = 0.000 ; free physical = 128199 ; free virtual = 229575
Ending Physical Synthesis Task | Checksum: 1ea7f5281

Time (s): cpu = 00:01:08 ; elapsed = 00:00:37 . Memory (MB): peak = 5208.949 ; gain = 0.000 ; free physical = 128199 ; free virtual = 229575
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:38 . Memory (MB): peak = 5208.949 ; gain = 0.000 ; free physical = 128352 ; free virtual = 229728
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5208.949 ; gain = 0.000 ; free physical = 128313 ; free virtual = 229717
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file ember_fpga_wrapper_timing_summary_postroute_physopted.rpt -pb ember_fpga_wrapper_timing_summary_postroute_physopted.pb -rpx ember_fpga_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ember_fpga_wrapper_bus_skew_postroute_physopted.rpt -pb ember_fpga_wrapper_bus_skew_postroute_physopted.pb -rpx ember_fpga_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force ember_fpga_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ember_fpga_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Feb 12 03:35:13 2023. For additional details about this file, please refer to the WebTalk help file at /cad/xilinx/vivado/2020.2/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 5280.984 ; gain = 0.000 ; free physical = 128323 ; free virtual = 229720
INFO: [Common 17-206] Exiting Vivado at Sun Feb 12 03:35:14 2023...
