Model {
Name "sample"
System {
Name "sample"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SIDHighWatermark "1"
SimulinkSubDomain "Simulink"
Block {
BlockType Delay
Name "a"
SID "1"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Rounding
Name "b"
SID "2"
}
Block {
BlockType Reference
Name "c"
SID "3"
Ports [1, 1]
SourceBlock "simulink/Discrete/Transfer Fcn\nLead or Lag"
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
Cov "[1132543925.434679]"
Ts "0.1"
seed "[3612422705.000000]"
VectorParams1D on
}
Block {
BlockType DiscretePulseGenerator
Name "d"
SID "4"
Ports [0, 1]
PulseType "Time based"
Amplitude "[-927158075.794592]"
Period "[92968841.211039]"
PulseWidth "5"
PhaseDelay "[3.000000]"
}
Block {
BlockType Constant
Name "d"
SID "5"
Value "[690989121.672297]"
SampleTime "1"
}
Block {
BlockType SubSystem
Name "e"
SID "6"
Ports [1, 1]
RequestExecContextInheritance off
System {
Name "e"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "7"
}
Block {
BlockType Inport
Name "f"
SID "15"
Port "2"
}
Block {
BlockType Inport
Name "g"
SID "16"
Port "3"
}
Block {
BlockType Inport
Name "h"
SID "17"
Port "4"
}
Block {
BlockType Inport
Name "b"
SID "18"
Port "4"
}
Block {
BlockType Delay
Name "c"
SID "9"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType DiscreteIntegrator
Name "d"
SID "10"
Ports [1, 1]
}
Block {
BlockType Reference
Name "e"
SID "11"
Ports [1, 1]
SourceBlock "simulink/Discrete/Difference"
ICPrevInput 0.0
OutMin []
OutMax []
OutDataType "fixdt(1, 16)"
OutScaling "2^-10"
LockScale off
RndMeth Floor
DoSatur off
}
Block {
BlockType Abs
Name "f"
SID "53"
SaturateOnIntegerOverflow off
}
Block {
BlockType Product
Name "g"
SID "54"
Ports [2, 1]
}
Block {
BlockType Constant
Name "h"
SID "55"
Value "[-999547164.581712]"
SampleTime "1"
}
Block {
BlockType Constant
Name "i"
SID "56"
Value "[989330951.799907]"
SampleTime "1"
}
Block {
BlockType Outport
Name "j"
SID "49"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "e"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "j"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "h"
DstPort 2
}
}
}
Block {
BlockType SubSystem
Name "l"
SID "47"
Ports [1, 2, 0, 0, 0, 0, 0, 1]
TreatAsAtomicUnit on
RequestExecContextInheritance off
System {
Name "l"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "9"
}
Block {
BlockType Inport
Name "i"
SID "16"
Port "2"
}
Block {
BlockType Inport
Name "k"
SID "17"
Port "3"
}
Block {
BlockType Inport
Name "l"
SID "18"
Port "4"
}
Block {
BlockType Inport
Name "d"
SID "20"
Port "4"
}
Block {
BlockType Delay
Name "m"
SID "21"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "f"
SID "10"
Ports [2, 1]
InputPortMap "u0,e6"
ShowEnablePort on
SampleTime "1"
}
Block {
BlockType Sqrt
Name "i"
SID "11"
}
Block {
BlockType Sum
Name "j"
SID "12"
Ports [1, 1]
IconShape "rectangular"
Inputs "+"
}
Block {
BlockType Product
Name "k"
SID "13"
Ports [2, 1]
}
Block {
BlockType Sqrt
Name "c"
SID "14"
Operator "rSqrt"
AlgorithmType "Newton-Raphson"
}
Block {
BlockType Constant
Name "d"
SID "15"
Value "[596619473.351931]"
SampleTime "1"
}
Block {
BlockType Outport
Name "h"
SID "11"
VectorParamsAs1DForOutWhenUnconnected	off
}
Block {
BlockType Outport
Name "k"
SID "16"
Port "2"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "e"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "b"
DstPort 1
}
Line {
SrcBlock "j"
SrcPort 1
DstBlock "h"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "l"
DstPort 1
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "h"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "i"
DstPort 2
}
}
}
Block {
BlockType If
Name "h"
SID "20"
Ports [1, 2]
IfExpression "u1 >= 0"
SampleTime "1"
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "h"
DstPort 2
}
Line {
SrcBlock "i"
SrcPort 1
Branch {
DstBlock "h"
DstPort 1
}
Branch {
DstBlock "i"
DstPort 3
}
}
Line {
SrcBlock "j"
SrcPort 1
DstBlock "k"
DstPort 1
}
Line {
SrcBlock "k"
SrcPort 1
DstBlock "a"
DstPort 1
}
Line {
SrcBlock "b"
SrcPort 1
DstBlock "h"
DstPort 3
}
Line {
SrcBlock "c"
SrcPort 1
DstBlock "i"
DstPort 1
}
}
}