//
// Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
//
// On Sat Jun  3 22:26:21 CST 2017
//
// BVI format method schedule info:
// schedule lookupPort_request_put  CF ( lookupPort_response_get,
// 				      add_entry_put,
// 				      delete_entry_put,
// 				      modify_entry_put );
// schedule lookupPort_request_put  C ( lookupPort_request_put );
//
// schedule lookupPort_response_get  CF ( lookupPort_request_put,
// 				       add_entry_put,
// 				       delete_entry_put,
// 				       modify_entry_put );
// schedule lookupPort_response_get  C ( lookupPort_response_get );
//
// schedule add_entry_put  CF ( lookupPort_request_put,
// 			     lookupPort_response_get,
// 			     delete_entry_put,
// 			     modify_entry_put );
// schedule add_entry_put  C ( add_entry_put );
//
// schedule delete_entry_put  CF ( lookupPort_request_put,
// 				lookupPort_response_get,
// 				add_entry_put,
// 				delete_entry_put,
// 				modify_entry_put );
//
// schedule modify_entry_put  CF ( lookupPort_request_put,
// 				lookupPort_response_get,
// 				add_entry_put,
// 				delete_entry_put,
// 				modify_entry_put );
//
//
// Ports:
// Name                         I/O  size props
// RDY_lookupPort_request_put     O     1 reg
// lookupPort_response_get        O    74 reg
// RDY_lookupPort_response_get    O     1 reg
// RDY_add_entry_put              O     1
// RDY_delete_entry_put           O     1 const
// RDY_modify_entry_put           O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// lookupPort_request_put         I    45 reg
// add_entry_put                  I   118 reg
// delete_entry_put               I     8 unused
// modify_entry_put               I    81 unused
// EN_lookupPort_request_put      I     1
// EN_add_entry_put               I     1
// EN_delete_entry_put            I     1 unused
// EN_modify_entry_put            I     1 unused
// EN_lookupPort_response_get     I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkMatchTable_PipelineRewindRewindTable(CLK,
					      RST_N,

					      lookupPort_request_put,
					      EN_lookupPort_request_put,
					      RDY_lookupPort_request_put,

					      EN_lookupPort_response_get,
					      lookupPort_response_get,
					      RDY_lookupPort_response_get,

					      add_entry_put,
					      EN_add_entry_put,
					      RDY_add_entry_put,

					      delete_entry_put,
					      EN_delete_entry_put,
					      RDY_delete_entry_put,

					      modify_entry_put,
					      EN_modify_entry_put,
					      RDY_modify_entry_put);
  parameter param1 = "";
  input  CLK;
  input  RST_N;

  // action method lookupPort_request_put
  input  [44 : 0] lookupPort_request_put;
  input  EN_lookupPort_request_put;
  output RDY_lookupPort_request_put;

  // actionvalue method lookupPort_response_get
  input  EN_lookupPort_response_get;
  output [73 : 0] lookupPort_response_get;
  output RDY_lookupPort_response_get;

  // action method add_entry_put
  input  [117 : 0] add_entry_put;
  input  EN_add_entry_put;
  output RDY_add_entry_put;

  // action method delete_entry_put
  input  [7 : 0] delete_entry_put;
  input  EN_delete_entry_put;
  output RDY_delete_entry_put;

  // action method modify_entry_put
  input  [80 : 0] modify_entry_put;
  input  EN_modify_entry_put;
  output RDY_modify_entry_put;

  // signals for module outputs
  wire [73 : 0] lookupPort_response_get;
  wire RDY_add_entry_put,
       RDY_delete_entry_put,
       RDY_lookupPort_request_put,
       RDY_lookupPort_response_get,
       RDY_modify_entry_put;

  // inlined wires
  wire ret_ifc_dmhc_is_hit_wire_wget,
       ret_ifc_dmhc_ldvn_start_wire_whas,
       ret_ifc_dmhc_ldvn_state_fired_1_whas,
       ret_ifc_dmhc_mslot_replacement_start_wire_whas,
       ret_ifc_dmhc_mslot_replacement_state_set_pw_whas,
       ret_ifc_dmhc_rec_value_whas;

  // register ret_ifc_dmhc_evictee_gslots_0
  reg [90 : 0] ret_ifc_dmhc_evictee_gslots_0;
  wire [90 : 0] ret_ifc_dmhc_evictee_gslots_0_D_IN;
  wire ret_ifc_dmhc_evictee_gslots_0_EN;

  // register ret_ifc_dmhc_evictee_gslots_1
  reg [90 : 0] ret_ifc_dmhc_evictee_gslots_1;
  wire [90 : 0] ret_ifc_dmhc_evictee_gslots_1_D_IN;
  wire ret_ifc_dmhc_evictee_gslots_1_EN;

  // register ret_ifc_dmhc_evictee_gslots_2
  reg [90 : 0] ret_ifc_dmhc_evictee_gslots_2;
  wire [90 : 0] ret_ifc_dmhc_evictee_gslots_2_D_IN;
  wire ret_ifc_dmhc_evictee_gslots_2_EN;

  // register ret_ifc_dmhc_evictee_gslots_3
  reg [90 : 0] ret_ifc_dmhc_evictee_gslots_3;
  wire [90 : 0] ret_ifc_dmhc_evictee_gslots_3_D_IN;
  wire ret_ifc_dmhc_evictee_gslots_3_EN;

  // register ret_ifc_dmhc_evictee_hvals_0
  reg [8 : 0] ret_ifc_dmhc_evictee_hvals_0;
  wire [8 : 0] ret_ifc_dmhc_evictee_hvals_0_D_IN;
  wire ret_ifc_dmhc_evictee_hvals_0_EN;

  // register ret_ifc_dmhc_evictee_hvals_1
  reg [8 : 0] ret_ifc_dmhc_evictee_hvals_1;
  wire [8 : 0] ret_ifc_dmhc_evictee_hvals_1_D_IN;
  wire ret_ifc_dmhc_evictee_hvals_1_EN;

  // register ret_ifc_dmhc_evictee_hvals_2
  reg [8 : 0] ret_ifc_dmhc_evictee_hvals_2;
  wire [8 : 0] ret_ifc_dmhc_evictee_hvals_2_D_IN;
  wire ret_ifc_dmhc_evictee_hvals_2_EN;

  // register ret_ifc_dmhc_evictee_hvals_3
  reg [8 : 0] ret_ifc_dmhc_evictee_hvals_3;
  wire [8 : 0] ret_ifc_dmhc_evictee_hvals_3_D_IN;
  wire ret_ifc_dmhc_evictee_hvals_3_EN;

  // register ret_ifc_dmhc_evictee_mslot
  reg [118 : 0] ret_ifc_dmhc_evictee_mslot;
  wire [118 : 0] ret_ifc_dmhc_evictee_mslot_D_IN;
  wire ret_ifc_dmhc_evictee_mslot_EN;

  // register ret_ifc_dmhc_hash_units_0_gslot_counter
  reg [8 : 0] ret_ifc_dmhc_hash_units_0_gslot_counter;
  wire [8 : 0] ret_ifc_dmhc_hash_units_0_gslot_counter_D_IN;
  wire ret_ifc_dmhc_hash_units_0_gslot_counter_EN;

  // register ret_ifc_dmhc_hash_units_0_init
  reg ret_ifc_dmhc_hash_units_0_init;
  wire ret_ifc_dmhc_hash_units_0_init_D_IN, ret_ifc_dmhc_hash_units_0_init_EN;

  // register ret_ifc_dmhc_hash_units_0_is_miss
  reg ret_ifc_dmhc_hash_units_0_is_miss;
  wire ret_ifc_dmhc_hash_units_0_is_miss_D_IN,
       ret_ifc_dmhc_hash_units_0_is_miss_EN;

  // register ret_ifc_dmhc_hash_units_1_gslot_counter
  reg [8 : 0] ret_ifc_dmhc_hash_units_1_gslot_counter;
  wire [8 : 0] ret_ifc_dmhc_hash_units_1_gslot_counter_D_IN;
  wire ret_ifc_dmhc_hash_units_1_gslot_counter_EN;

  // register ret_ifc_dmhc_hash_units_1_init
  reg ret_ifc_dmhc_hash_units_1_init;
  wire ret_ifc_dmhc_hash_units_1_init_D_IN, ret_ifc_dmhc_hash_units_1_init_EN;

  // register ret_ifc_dmhc_hash_units_1_is_miss
  reg ret_ifc_dmhc_hash_units_1_is_miss;
  wire ret_ifc_dmhc_hash_units_1_is_miss_D_IN,
       ret_ifc_dmhc_hash_units_1_is_miss_EN;

  // register ret_ifc_dmhc_hash_units_2_gslot_counter
  reg [8 : 0] ret_ifc_dmhc_hash_units_2_gslot_counter;
  wire [8 : 0] ret_ifc_dmhc_hash_units_2_gslot_counter_D_IN;
  wire ret_ifc_dmhc_hash_units_2_gslot_counter_EN;

  // register ret_ifc_dmhc_hash_units_2_init
  reg ret_ifc_dmhc_hash_units_2_init;
  wire ret_ifc_dmhc_hash_units_2_init_D_IN, ret_ifc_dmhc_hash_units_2_init_EN;

  // register ret_ifc_dmhc_hash_units_2_is_miss
  reg ret_ifc_dmhc_hash_units_2_is_miss;
  wire ret_ifc_dmhc_hash_units_2_is_miss_D_IN,
       ret_ifc_dmhc_hash_units_2_is_miss_EN;

  // register ret_ifc_dmhc_hash_units_3_gslot_counter
  reg [8 : 0] ret_ifc_dmhc_hash_units_3_gslot_counter;
  wire [8 : 0] ret_ifc_dmhc_hash_units_3_gslot_counter_D_IN;
  wire ret_ifc_dmhc_hash_units_3_gslot_counter_EN;

  // register ret_ifc_dmhc_hash_units_3_init
  reg ret_ifc_dmhc_hash_units_3_init;
  wire ret_ifc_dmhc_hash_units_3_init_D_IN, ret_ifc_dmhc_hash_units_3_init_EN;

  // register ret_ifc_dmhc_hash_units_3_is_miss
  reg ret_ifc_dmhc_hash_units_3_is_miss;
  wire ret_ifc_dmhc_hash_units_3_is_miss_D_IN,
       ret_ifc_dmhc_hash_units_3_is_miss_EN;

  // register ret_ifc_dmhc_inited
  reg ret_ifc_dmhc_inited;
  wire ret_ifc_dmhc_inited_D_IN, ret_ifc_dmhc_inited_EN;

  // register ret_ifc_dmhc_ldvn_start_reg
  reg ret_ifc_dmhc_ldvn_start_reg;
  wire ret_ifc_dmhc_ldvn_start_reg_D_IN, ret_ifc_dmhc_ldvn_start_reg_EN;

  // register ret_ifc_dmhc_ldvn_start_reg_1
  reg ret_ifc_dmhc_ldvn_start_reg_1;
  wire ret_ifc_dmhc_ldvn_start_reg_1_D_IN, ret_ifc_dmhc_ldvn_start_reg_1_EN;

  // register ret_ifc_dmhc_ldvn_state_can_overlap
  reg ret_ifc_dmhc_ldvn_state_can_overlap;
  wire ret_ifc_dmhc_ldvn_state_can_overlap_D_IN,
       ret_ifc_dmhc_ldvn_state_can_overlap_EN;

  // register ret_ifc_dmhc_ldvn_state_fired
  reg ret_ifc_dmhc_ldvn_state_fired;
  wire ret_ifc_dmhc_ldvn_state_fired_D_IN, ret_ifc_dmhc_ldvn_state_fired_EN;

  // register ret_ifc_dmhc_ldvn_state_mkFSMstate
  reg [3 : 0] ret_ifc_dmhc_ldvn_state_mkFSMstate;
  reg [3 : 0] ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN;
  wire ret_ifc_dmhc_ldvn_state_mkFSMstate_EN;

  // register ret_ifc_dmhc_miss_service
  reg ret_ifc_dmhc_miss_service;
  wire ret_ifc_dmhc_miss_service_D_IN, ret_ifc_dmhc_miss_service_EN;

  // register ret_ifc_dmhc_mslot_counter
  reg [7 : 0] ret_ifc_dmhc_mslot_counter;
  wire [7 : 0] ret_ifc_dmhc_mslot_counter_D_IN;
  wire ret_ifc_dmhc_mslot_counter_EN;

  // register ret_ifc_dmhc_mslot_replacement_start_reg
  reg ret_ifc_dmhc_mslot_replacement_start_reg;
  wire ret_ifc_dmhc_mslot_replacement_start_reg_D_IN,
       ret_ifc_dmhc_mslot_replacement_start_reg_EN;

  // register ret_ifc_dmhc_mslot_replacement_start_reg_1
  reg ret_ifc_dmhc_mslot_replacement_start_reg_1;
  wire ret_ifc_dmhc_mslot_replacement_start_reg_1_D_IN,
       ret_ifc_dmhc_mslot_replacement_start_reg_1_EN;

  // register ret_ifc_dmhc_mslot_replacement_state_can_overlap
  reg ret_ifc_dmhc_mslot_replacement_state_can_overlap;
  wire ret_ifc_dmhc_mslot_replacement_state_can_overlap_D_IN,
       ret_ifc_dmhc_mslot_replacement_state_can_overlap_EN;

  // register ret_ifc_dmhc_mslot_replacement_state_fired
  reg ret_ifc_dmhc_mslot_replacement_state_fired;
  wire ret_ifc_dmhc_mslot_replacement_state_fired_D_IN,
       ret_ifc_dmhc_mslot_replacement_state_fired_EN;

  // register ret_ifc_dmhc_mslot_replacement_state_mkFSMstate
  reg [3 : 0] ret_ifc_dmhc_mslot_replacement_state_mkFSMstate;
  reg [3 : 0] ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN;
  wire ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_EN;

  // register ret_ifc_dmhc_mslot_to_repair
  reg [118 : 0] ret_ifc_dmhc_mslot_to_repair;
  wire [118 : 0] ret_ifc_dmhc_mslot_to_repair_D_IN;
  wire ret_ifc_dmhc_mslot_to_repair_EN;

  // register ret_ifc_dmhc_new_gslots_0
  reg [90 : 0] ret_ifc_dmhc_new_gslots_0;
  wire [90 : 0] ret_ifc_dmhc_new_gslots_0_D_IN;
  wire ret_ifc_dmhc_new_gslots_0_EN;

  // register ret_ifc_dmhc_new_gslots_1
  reg [90 : 0] ret_ifc_dmhc_new_gslots_1;
  wire [90 : 0] ret_ifc_dmhc_new_gslots_1_D_IN;
  wire ret_ifc_dmhc_new_gslots_1_EN;

  // register ret_ifc_dmhc_new_gslots_2
  reg [90 : 0] ret_ifc_dmhc_new_gslots_2;
  wire [90 : 0] ret_ifc_dmhc_new_gslots_2_D_IN;
  wire ret_ifc_dmhc_new_gslots_2_EN;

  // register ret_ifc_dmhc_new_gslots_3
  reg [90 : 0] ret_ifc_dmhc_new_gslots_3;
  wire [90 : 0] ret_ifc_dmhc_new_gslots_3_D_IN;
  wire ret_ifc_dmhc_new_gslots_3_EN;

  // register ret_ifc_dmhc_new_hvals_0
  reg [8 : 0] ret_ifc_dmhc_new_hvals_0;
  wire [8 : 0] ret_ifc_dmhc_new_hvals_0_D_IN;
  wire ret_ifc_dmhc_new_hvals_0_EN;

  // register ret_ifc_dmhc_new_hvals_1
  reg [8 : 0] ret_ifc_dmhc_new_hvals_1;
  wire [8 : 0] ret_ifc_dmhc_new_hvals_1_D_IN;
  wire ret_ifc_dmhc_new_hvals_1_EN;

  // register ret_ifc_dmhc_new_hvals_2
  reg [8 : 0] ret_ifc_dmhc_new_hvals_2;
  wire [8 : 0] ret_ifc_dmhc_new_hvals_2_D_IN;
  wire ret_ifc_dmhc_new_hvals_2_EN;

  // register ret_ifc_dmhc_new_hvals_3
  reg [8 : 0] ret_ifc_dmhc_new_hvals_3;
  wire [8 : 0] ret_ifc_dmhc_new_hvals_3_D_IN;
  wire ret_ifc_dmhc_new_hvals_3_EN;

  // register ret_ifc_dmhc_new_mslot
  reg [118 : 0] ret_ifc_dmhc_new_mslot;
  wire [118 : 0] ret_ifc_dmhc_new_mslot_D_IN;
  wire ret_ifc_dmhc_new_mslot_EN;

  // register ret_ifc_dmhc_repair_g_index
  reg [1 : 0] ret_ifc_dmhc_repair_g_index;
  wire [1 : 0] ret_ifc_dmhc_repair_g_index_D_IN;
  wire ret_ifc_dmhc_repair_g_index_EN;

  // register ret_ifc_dmhc_repair_gslot
  reg [90 : 0] ret_ifc_dmhc_repair_gslot;
  wire [90 : 0] ret_ifc_dmhc_repair_gslot_D_IN;
  wire ret_ifc_dmhc_repair_gslot_EN;

  // register ret_ifc_dmhc_repair_gslots_0
  reg [90 : 0] ret_ifc_dmhc_repair_gslots_0;
  wire [90 : 0] ret_ifc_dmhc_repair_gslots_0_D_IN;
  wire ret_ifc_dmhc_repair_gslots_0_EN;

  // register ret_ifc_dmhc_repair_gslots_1
  reg [90 : 0] ret_ifc_dmhc_repair_gslots_1;
  wire [90 : 0] ret_ifc_dmhc_repair_gslots_1_D_IN;
  wire ret_ifc_dmhc_repair_gslots_1_EN;

  // register ret_ifc_dmhc_repair_gslots_2
  reg [90 : 0] ret_ifc_dmhc_repair_gslots_2;
  wire [90 : 0] ret_ifc_dmhc_repair_gslots_2_D_IN;
  wire ret_ifc_dmhc_repair_gslots_2_EN;

  // register ret_ifc_dmhc_repair_gslots_3
  reg [90 : 0] ret_ifc_dmhc_repair_gslots_3;
  wire [90 : 0] ret_ifc_dmhc_repair_gslots_3_D_IN;
  wire ret_ifc_dmhc_repair_gslots_3_EN;

  // register ret_ifc_dmhc_repair_hvals_0
  reg [8 : 0] ret_ifc_dmhc_repair_hvals_0;
  wire [8 : 0] ret_ifc_dmhc_repair_hvals_0_D_IN;
  wire ret_ifc_dmhc_repair_hvals_0_EN;

  // register ret_ifc_dmhc_repair_hvals_1
  reg [8 : 0] ret_ifc_dmhc_repair_hvals_1;
  wire [8 : 0] ret_ifc_dmhc_repair_hvals_1_D_IN;
  wire ret_ifc_dmhc_repair_hvals_1_EN;

  // register ret_ifc_dmhc_repair_hvals_2
  reg [8 : 0] ret_ifc_dmhc_repair_hvals_2;
  wire [8 : 0] ret_ifc_dmhc_repair_hvals_2_D_IN;
  wire ret_ifc_dmhc_repair_hvals_2_EN;

  // register ret_ifc_dmhc_repair_hvals_3
  reg [8 : 0] ret_ifc_dmhc_repair_hvals_3;
  wire [8 : 0] ret_ifc_dmhc_repair_hvals_3_D_IN;
  wire ret_ifc_dmhc_repair_hvals_3_EN;

  // register ret_ifc_dmhc_repair_mslot
  reg [118 : 0] ret_ifc_dmhc_repair_mslot;
  wire [118 : 0] ret_ifc_dmhc_repair_mslot_D_IN;
  wire ret_ifc_dmhc_repair_mslot_EN;

  // register ret_ifc_dmhc_stage
  reg [1 : 0] ret_ifc_dmhc_stage;
  wire [1 : 0] ret_ifc_dmhc_stage_D_IN;
  wire ret_ifc_dmhc_stage_EN;

  // register ret_ifc_dmhc_victim_g_index
  reg [1 : 0] ret_ifc_dmhc_victim_g_index;
  wire [1 : 0] ret_ifc_dmhc_victim_g_index_D_IN;
  wire ret_ifc_dmhc_victim_g_index_EN;

  // register ret_ifc_dmhc_victim_gslot
  reg [90 : 0] ret_ifc_dmhc_victim_gslot;
  wire [90 : 0] ret_ifc_dmhc_victim_gslot_D_IN;
  wire ret_ifc_dmhc_victim_gslot_EN;

  // register ret_ifc_dmhc_victim_mslot
  reg [118 : 0] ret_ifc_dmhc_victim_mslot;
  wire [118 : 0] ret_ifc_dmhc_victim_mslot_D_IN;
  wire ret_ifc_dmhc_victim_mslot_EN;

  // register ret_ifc_dmhc_victim_mslot_addr
  reg [7 : 0] ret_ifc_dmhc_victim_mslot_addr;
  wire [7 : 0] ret_ifc_dmhc_victim_mslot_addr_D_IN;
  wire ret_ifc_dmhc_victim_mslot_addr_EN;

  // ports of submodule ret_ifc_delay2_ff
  wire [44 : 0] ret_ifc_delay2_ff_D_IN, ret_ifc_delay2_ff_D_OUT;
  wire ret_ifc_delay2_ff_CLR,
       ret_ifc_delay2_ff_DEQ,
       ret_ifc_delay2_ff_EMPTY_N,
       ret_ifc_delay2_ff_ENQ,
       ret_ifc_delay2_ff_FULL_N;

  // ports of submodule ret_ifc_delay_ff
  wire [44 : 0] ret_ifc_delay_ff_D_IN, ret_ifc_delay_ff_D_OUT;
  wire ret_ifc_delay_ff_CLR,
       ret_ifc_delay_ff_DEQ,
       ret_ifc_delay_ff_EMPTY_N,
       ret_ifc_delay_ff_ENQ,
       ret_ifc_delay_ff_FULL_N;

  // ports of submodule ret_ifc_dmhc_hash_units_0_g_table
  reg [90 : 0] ret_ifc_dmhc_hash_units_0_g_table_DIA,
	       ret_ifc_dmhc_hash_units_0_g_table_DIB;
  reg [8 : 0] ret_ifc_dmhc_hash_units_0_g_table_ADDRA,
	      ret_ifc_dmhc_hash_units_0_g_table_ADDRB;
  wire [90 : 0] ret_ifc_dmhc_hash_units_0_g_table_DOA;
  wire ret_ifc_dmhc_hash_units_0_g_table_ENA,
       ret_ifc_dmhc_hash_units_0_g_table_ENB,
       ret_ifc_dmhc_hash_units_0_g_table_WEA,
       ret_ifc_dmhc_hash_units_0_g_table_WEB;

  // ports of submodule ret_ifc_dmhc_hash_units_1_g_table
  reg [90 : 0] ret_ifc_dmhc_hash_units_1_g_table_DIA,
	       ret_ifc_dmhc_hash_units_1_g_table_DIB;
  reg [8 : 0] ret_ifc_dmhc_hash_units_1_g_table_ADDRA,
	      ret_ifc_dmhc_hash_units_1_g_table_ADDRB;
  wire [90 : 0] ret_ifc_dmhc_hash_units_1_g_table_DOA;
  wire ret_ifc_dmhc_hash_units_1_g_table_ENA,
       ret_ifc_dmhc_hash_units_1_g_table_ENB,
       ret_ifc_dmhc_hash_units_1_g_table_WEA,
       ret_ifc_dmhc_hash_units_1_g_table_WEB;

  // ports of submodule ret_ifc_dmhc_hash_units_2_g_table
  reg [90 : 0] ret_ifc_dmhc_hash_units_2_g_table_DIA,
	       ret_ifc_dmhc_hash_units_2_g_table_DIB;
  reg [8 : 0] ret_ifc_dmhc_hash_units_2_g_table_ADDRA,
	      ret_ifc_dmhc_hash_units_2_g_table_ADDRB;
  wire [90 : 0] ret_ifc_dmhc_hash_units_2_g_table_DOA;
  wire ret_ifc_dmhc_hash_units_2_g_table_ENA,
       ret_ifc_dmhc_hash_units_2_g_table_ENB,
       ret_ifc_dmhc_hash_units_2_g_table_WEA,
       ret_ifc_dmhc_hash_units_2_g_table_WEB;

  // ports of submodule ret_ifc_dmhc_hash_units_3_g_table
  reg [90 : 0] ret_ifc_dmhc_hash_units_3_g_table_DIA,
	       ret_ifc_dmhc_hash_units_3_g_table_DIB;
  reg [8 : 0] ret_ifc_dmhc_hash_units_3_g_table_ADDRA,
	      ret_ifc_dmhc_hash_units_3_g_table_ADDRB;
  wire [90 : 0] ret_ifc_dmhc_hash_units_3_g_table_DOA;
  wire ret_ifc_dmhc_hash_units_3_g_table_ENA,
       ret_ifc_dmhc_hash_units_3_g_table_ENB,
       ret_ifc_dmhc_hash_units_3_g_table_WEA,
       ret_ifc_dmhc_hash_units_3_g_table_WEB;

  // ports of submodule ret_ifc_dmhc_m_table
  reg [118 : 0] ret_ifc_dmhc_m_table_DIB;
  wire [118 : 0] ret_ifc_dmhc_m_table_DIA, ret_ifc_dmhc_m_table_DOA;
  wire [7 : 0] ret_ifc_dmhc_m_table_ADDRA, ret_ifc_dmhc_m_table_ADDRB;
  wire ret_ifc_dmhc_m_table_ENA,
       ret_ifc_dmhc_m_table_ENB,
       ret_ifc_dmhc_m_table_WEA,
       ret_ifc_dmhc_m_table_WEB;

  // ports of submodule ret_ifc_dmhc_stage1_ff
  wire [44 : 0] ret_ifc_dmhc_stage1_ff_D_IN, ret_ifc_dmhc_stage1_ff_D_OUT;
  wire ret_ifc_dmhc_stage1_ff_CLR,
       ret_ifc_dmhc_stage1_ff_DEQ,
       ret_ifc_dmhc_stage1_ff_EMPTY_N,
       ret_ifc_dmhc_stage1_ff_ENQ,
       ret_ifc_dmhc_stage1_ff_FULL_N;

  // ports of submodule ret_ifc_dmhc_stage2_ff
  wire [44 : 0] ret_ifc_dmhc_stage2_ff_D_IN, ret_ifc_dmhc_stage2_ff_D_OUT;
  wire ret_ifc_dmhc_stage2_ff_CLR,
       ret_ifc_dmhc_stage2_ff_DEQ,
       ret_ifc_dmhc_stage2_ff_EMPTY_N,
       ret_ifc_dmhc_stage2_ff_ENQ,
       ret_ifc_dmhc_stage2_ff_FULL_N;

  // ports of submodule ret_ifc_readDataFifo
  wire [73 : 0] ret_ifc_readDataFifo_D_IN, ret_ifc_readDataFifo_D_OUT;
  wire ret_ifc_readDataFifo_CLR,
       ret_ifc_readDataFifo_DEQ,
       ret_ifc_readDataFifo_EMPTY_N,
       ret_ifc_readDataFifo_ENQ,
       ret_ifc_readDataFifo_FULL_N;

  // ports of submodule ret_ifc_readReqFifo
  wire [44 : 0] ret_ifc_readReqFifo_D_IN, ret_ifc_readReqFifo_D_OUT;
  wire ret_ifc_readReqFifo_CLR,
       ret_ifc_readReqFifo_DEQ,
       ret_ifc_readReqFifo_EMPTY_N,
       ret_ifc_readReqFifo_ENQ,
       ret_ifc_readReqFifo_FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9,
       WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9,
       WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9,
       WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9,
       WILL_FIRE_RL_ret_ifc_dmhc_ldvn_fsm_start,
       WILL_FIRE_RL_ret_ifc_dmhc_ldvn_idle_l20c1,
       WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables,
       WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_fsm_start,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1,
       WILL_FIRE_RL_ret_ifc_do_delay,
       WILL_FIRE_RL_ret_ifc_do_read,
       WILL_FIRE_RL_ret_ifc_do_resp;

  // inputs to muxes for submodule ports
  reg [90 : 0] MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__VAL_1,
	       MUX_ret_ifc_dmhc_evictee_gslots_1_write_1__VAL_1,
	       MUX_ret_ifc_dmhc_evictee_gslots_2_write_1__VAL_1,
	       MUX_ret_ifc_dmhc_evictee_gslots_3_write_1__VAL_1;
  wire [90 : 0] MUX_ret_ifc_dmhc_new_gslots_0_write_1__VAL_2,
		MUX_ret_ifc_dmhc_new_gslots_1_write_1__VAL_2,
		MUX_ret_ifc_dmhc_new_gslots_2_write_1__VAL_2,
		MUX_ret_ifc_dmhc_new_gslots_3_write_1__VAL_2,
		MUX_ret_ifc_dmhc_repair_gslots_0_write_1__VAL_2,
		MUX_ret_ifc_dmhc_repair_gslots_1_write_1__VAL_2,
		MUX_ret_ifc_dmhc_repair_gslots_2_write_1__VAL_2,
		MUX_ret_ifc_dmhc_repair_gslots_3_write_1__VAL_2;
  wire [8 : 0] MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_1,
	       MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_2,
	       MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_3,
	       MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_4,
	       MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_1,
	       MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_2,
	       MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_3,
	       MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_4,
	       MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_1,
	       MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_2,
	       MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_3,
	       MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_4,
	       MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_1,
	       MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_2,
	       MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_3,
	       MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_4;
  wire [7 : 0] MUX_ret_ifc_dmhc_mslot_counter_write_1__VAL_1;
  wire MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__SEL_1,
       MUX_ret_ifc_dmhc_inited_write_1__SEL_1,
       MUX_ret_ifc_dmhc_ldvn_start_reg_write_1__SEL_1,
       MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_1,
       MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2;

  // remaining internal signals
  reg [63 : 0] v___1__h106624,
	       v___1__h107393,
	       v___1__h93228,
	       v__h106534,
	       v__h106793,
	       v__h106923,
	       v__h107195,
	       v__h91173,
	       v__h91837,
	       v__h92400,
	       v__h92579;
  wire [90 : 0] IF_ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_ETC___d765,
		IF_ret_ifc_dmhc_repair_gslots_2_39_BITS_1_TO_0_ETC___d251;
  wire [72 : 0] IF_ret_ifc_dmhc_rec_value_whas__077_THEN_ret_i_ETC___d1079,
		_theResult_____2_fst_value__h34317,
		_theResult_____2_fst_value__h34321,
		_theResult_____2_fst_value__h34325,
		_theResult_____2_fst_value__h34341,
		_theResult_____2_fst_value__h34345,
		_theResult_____2_fst_value__h34349,
		_theResult_____2_fst_value__h34353,
		_theResult_____2_fst_value__h89170,
		_theResult_____2_fst_value__h89174,
		_theResult_____2_fst_value__h89178,
		_theResult_____2_fst_value__h89194,
		_theResult_____2_fst_value__h89198,
		_theResult_____2_fst_value__h89202,
		_theResult_____2_fst_value__h89206,
		n_value__h34280,
		n_value__h89129,
		re_value__h92112,
		x_wget__h2155;
  wire [8 : 0] IF_ret_ifc_dmhc_evictee_mslot_67_BIT_101_82_TH_ETC___d461,
	       IF_ret_ifc_dmhc_evictee_mslot_67_BIT_108_46_TH_ETC___d513,
	       IF_ret_ifc_dmhc_evictee_mslot_67_BIT_110_84_TH_ETC___d464,
	       IF_ret_ifc_dmhc_evictee_mslot_67_BIT_117_48_TH_ETC___d516,
	       IF_ret_ifc_dmhc_evictee_mslot_67_BIT_74_77_THE_ETC___d453,
	       IF_ret_ifc_dmhc_evictee_mslot_67_BIT_81_41_THE_ETC___d505,
	       IF_ret_ifc_dmhc_evictee_mslot_67_BIT_83_78_THE_ETC___d455,
	       IF_ret_ifc_dmhc_evictee_mslot_67_BIT_90_42_THE_ETC___d507,
	       IF_ret_ifc_dmhc_evictee_mslot_67_BIT_92_80_THE_ETC___d458,
	       IF_ret_ifc_dmhc_evictee_mslot_67_BIT_99_44_THE_ETC___d510,
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_104_THEN_1_E_ETC__q4,
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_113_THEN_1_E_ETC__q5,
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_77_THEN_1_EL_ETC__q1,
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_86_THEN_1_EL_ETC__q2,
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_95_THEN_1_EL_ETC__q3,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_101_9_TH_ETC___d158,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_108_43_T_ETC___d210,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_110_1_TH_ETC___d161,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_117_45_T_ETC___d213,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_74_4_THE_ETC___d150,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_81_38_TH_ETC___d202,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_83_5_THE_ETC___d152,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_90_39_TH_ETC___d204,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_92_7_THE_ETC___d155,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_99_41_TH_ETC___d207,
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_104_THEN_1_ETC__q9,
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_113_THEN_1_ETC__q10,
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_77_THEN_1__ETC__q6,
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_86_THEN_1__ETC__q7,
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_95_THEN_1__ETC__q8,
	       IF_ret_ifc_dmhc_new_mslot_82_BIT_101_97_THEN_1_ETC___d676,
	       IF_ret_ifc_dmhc_new_mslot_82_BIT_108_61_THEN_1_ETC___d728,
	       IF_ret_ifc_dmhc_new_mslot_82_BIT_110_99_THEN_1_ETC___d679,
	       IF_ret_ifc_dmhc_new_mslot_82_BIT_117_63_THEN_1_ETC___d731,
	       IF_ret_ifc_dmhc_new_mslot_82_BIT_74_92_THEN_1__ETC___d668,
	       IF_ret_ifc_dmhc_new_mslot_82_BIT_81_56_THEN_1__ETC___d720,
	       IF_ret_ifc_dmhc_new_mslot_82_BIT_83_93_THEN_1__ETC___d670,
	       IF_ret_ifc_dmhc_new_mslot_82_BIT_90_57_THEN_1__ETC___d722,
	       IF_ret_ifc_dmhc_new_mslot_82_BIT_92_95_THEN_1__ETC___d673,
	       IF_ret_ifc_dmhc_new_mslot_82_BIT_99_59_THEN_1__ETC___d725,
	       IF_ret_ifc_dmhc_new_mslot_BIT_104_THEN_1_ELSE_0__q14,
	       IF_ret_ifc_dmhc_new_mslot_BIT_113_THEN_1_ELSE_0__q15,
	       IF_ret_ifc_dmhc_new_mslot_BIT_77_THEN_1_ELSE_0__q11,
	       IF_ret_ifc_dmhc_new_mslot_BIT_86_THEN_1_ELSE_0__q12,
	       IF_ret_ifc_dmhc_new_mslot_BIT_95_THEN_1_ELSE_0__q13,
	       IF_ret_ifc_readReqFifoD_OUT_BIT_13_THEN_1_ELSE_0__q17,
	       IF_ret_ifc_readReqFifoD_OUT_BIT_22_THEN_1_ELSE_0__q18,
	       IF_ret_ifc_readReqFifoD_OUT_BIT_31_THEN_1_ELSE_0__q19,
	       IF_ret_ifc_readReqFifoD_OUT_BIT_40_THEN_1_ELSE_0__q20,
	       IF_ret_ifc_readReqFifoD_OUT_BIT_4_THEN_1_ELSE_0__q16,
	       IF_ret_ifc_readReqFifo_first__99_BIT_10_10_THE_ETC___d987,
	       IF_ret_ifc_readReqFifo_first__99_BIT_17_74_THE_ETC___d1039,
	       IF_ret_ifc_readReqFifo_first__99_BIT_19_12_THE_ETC___d990,
	       IF_ret_ifc_readReqFifo_first__99_BIT_1_09_THEN_ETC___d985,
	       IF_ret_ifc_readReqFifo_first__99_BIT_26_76_THE_ETC___d1042,
	       IF_ret_ifc_readReqFifo_first__99_BIT_28_14_THE_ETC___d993,
	       IF_ret_ifc_readReqFifo_first__99_BIT_35_78_THE_ETC___d1045,
	       IF_ret_ifc_readReqFifo_first__99_BIT_37_16_THE_ETC___d996,
	       IF_ret_ifc_readReqFifo_first__99_BIT_44_80_THE_ETC___d1048,
	       IF_ret_ifc_readReqFifo_first__99_BIT_8_73_THEN_ETC___d1037;
  wire [7 : 0] _theResult_____2_fst_maddr__h34318,
	       _theResult_____2_fst_maddr__h34322,
	       _theResult_____2_fst_maddr__h34326,
	       _theResult_____2_fst_maddr__h34342,
	       _theResult_____2_fst_maddr__h34346,
	       _theResult_____2_fst_maddr__h34350,
	       _theResult_____2_fst_maddr__h89171,
	       _theResult_____2_fst_maddr__h89175,
	       _theResult_____2_fst_maddr__h89179,
	       _theResult_____2_fst_maddr__h89195,
	       _theResult_____2_fst_maddr__h89199,
	       _theResult_____2_fst_maddr__h89203,
	       _theResult_____3_fst_mslot__h88285,
	       _theResult_____3_fst_mslot__h88306,
	       mslot__h34302,
	       mslot__h34574,
	       mslot__h34699,
	       mslot__h34824,
	       n_maddr__h34281,
	       n_maddr__h89130,
	       re_maddr__h92111,
	       tmp_gslot_maddr__h34314,
	       tmp_gslot_maddr__h89167,
	       x__h90765;
  wire [4 : 0] ret_ifc_dmhc_evictee_mslot_67_BIT_77_04_XOR_re_ETC___d530,
	       ret_ifc_dmhc_evictee_mslot_67_BIT_78_13_XOR_re_ETC___d478,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_77_01_XOR_r_ETC___d227,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_78_10_XOR_r_ETC___d175,
	       ret_ifc_dmhc_new_mslot_82_BIT_77_19_XOR_ret_if_ETC___d745,
	       ret_ifc_dmhc_new_mslot_82_BIT_78_28_XOR_ret_if_ETC___d693,
	       ret_ifc_readReqFifo_first__99_BIT_4_36_XOR_ret_ETC___d1062,
	       ret_ifc_readReqFifo_first__99_BIT_5_45_XOR_ret_ETC___d1010;
  wire [1 : 0] _theResult_____3_fst_degree__h33554,
	       _theResult_____3_fst_degree__h33575,
	       _theResult_____3_fst_degree__h88286,
	       _theResult_____3_fst_degree__h88307,
	       n_degree__h89139,
	       n_degree__h89436,
	       n_degree__h89584,
	       n_degree__h89732,
	       x_degree__h71519,
	       x_degree__h71818,
	       x_degree__h72117,
	       x_degree__h72416;
  wire IF_ret_ifc_dmhc_evictee_mslot_67_BIT_74_77_THE_ETC___d463,
       IF_ret_ifc_dmhc_evictee_mslot_67_BIT_74_77_THE_ETC___d475,
       IF_ret_ifc_dmhc_evictee_mslot_67_BIT_81_41_THE_ETC___d515,
       IF_ret_ifc_dmhc_evictee_mslot_67_BIT_81_41_THE_ETC___d527,
       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_74_4_THE_ETC___d160,
       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_74_4_THE_ETC___d172,
       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_81_38_TH_ETC___d212,
       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_81_38_TH_ETC___d224,
       IF_ret_ifc_dmhc_new_mslot_82_BIT_74_92_THEN_1__ETC___d678,
       IF_ret_ifc_dmhc_new_mslot_82_BIT_74_92_THEN_1__ETC___d690,
       IF_ret_ifc_dmhc_new_mslot_82_BIT_81_56_THEN_1__ETC___d730,
       IF_ret_ifc_dmhc_new_mslot_82_BIT_81_56_THEN_1__ETC___d742,
       IF_ret_ifc_readReqFifo_first__99_BIT_1_09_THEN_ETC___d1007,
       IF_ret_ifc_readReqFifo_first__99_BIT_1_09_THEN_ETC___d995,
       IF_ret_ifc_readReqFifo_first__99_BIT_8_73_THEN_ETC___d1047,
       IF_ret_ifc_readReqFifo_first__99_BIT_8_73_THEN_ETC___d1059,
       ret_ifc_dmhc_evictee_mslot_67_BIT_73_68_XOR_re_ETC___d376,
       ret_ifc_dmhc_evictee_mslot_67_BIT_75_86_XOR_re_ETC___d394,
       ret_ifc_dmhc_evictee_mslot_67_BIT_76_95_XOR_re_ETC___d403,
       ret_ifc_dmhc_evictee_mslot_67_BIT_77_04_XOR_re_ETC___d412,
       ret_ifc_dmhc_evictee_mslot_67_BIT_78_13_XOR_re_ETC___d421,
       ret_ifc_dmhc_evictee_mslot_67_BIT_79_23_XOR_re_ETC___d431,
       ret_ifc_dmhc_evictee_mslot_67_BIT_80_32_XOR_re_ETC___d440,
       ret_ifc_dmhc_evictee_mslot_67_BIT_81_41_XOR_re_ETC___d449,
       ret_ifc_dmhc_hash_units_0_init_AND_ret_ifc_dmh_ETC___d312,
       ret_ifc_dmhc_ldvn_abort_whas__8_AND_ret_ifc_dm_ETC___d326,
       ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d854,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_73_5_XOR_re_ETC___d73,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_75_3_XOR_re_ETC___d91,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_76_2_XOR_re_ETC___d100,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_77_01_XOR_r_ETC___d109,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_78_10_XOR_r_ETC___d118,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_79_20_XOR_r_ETC___d128,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_80_29_XOR_r_ETC___d137,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_81_38_XOR_r_ETC___d146,
       ret_ifc_dmhc_new_gslots_1_55_BITS_1_TO_0_56_UL_ETC___d759,
       ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_UL_ETC___d761,
       ret_ifc_dmhc_new_gslots_3_51_BITS_1_TO_0_52_UL_ETC___d763,
       ret_ifc_dmhc_new_mslot_82_BIT_73_83_XOR_ret_if_ETC___d591,
       ret_ifc_dmhc_new_mslot_82_BIT_75_01_XOR_ret_if_ETC___d609,
       ret_ifc_dmhc_new_mslot_82_BIT_76_10_XOR_ret_if_ETC___d618,
       ret_ifc_dmhc_new_mslot_82_BIT_77_19_XOR_ret_if_ETC___d627,
       ret_ifc_dmhc_new_mslot_82_BIT_78_28_XOR_ret_if_ETC___d636,
       ret_ifc_dmhc_new_mslot_82_BIT_79_38_XOR_ret_if_ETC___d646,
       ret_ifc_dmhc_new_mslot_82_BIT_80_47_XOR_ret_if_ETC___d655,
       ret_ifc_dmhc_new_mslot_82_BIT_81_56_XOR_ret_if_ETC___d664,
       ret_ifc_dmhc_repair_gslots_1_41_BITS_1_TO_0_42_ETC___d245,
       ret_ifc_dmhc_repair_gslots_2_39_BITS_1_TO_0_40_ETC___d247,
       ret_ifc_dmhc_repair_gslots_3_37_BITS_1_TO_0_38_ETC___d249,
       ret_ifc_readReqFifo_first__99_BIT_0_00_XOR_ret_ETC___d908,
       ret_ifc_readReqFifo_first__99_BIT_2_18_XOR_ret_ETC___d926,
       ret_ifc_readReqFifo_first__99_BIT_3_27_XOR_ret_ETC___d935,
       ret_ifc_readReqFifo_first__99_BIT_4_36_XOR_ret_ETC___d944,
       ret_ifc_readReqFifo_first__99_BIT_5_45_XOR_ret_ETC___d953,
       ret_ifc_readReqFifo_first__99_BIT_6_55_XOR_ret_ETC___d963,
       ret_ifc_readReqFifo_first__99_BIT_7_64_XOR_ret_ETC___d972,
       ret_ifc_readReqFifo_first__99_BIT_8_73_XOR_ret_ETC___d981;

  // action method lookupPort_request_put
  assign RDY_lookupPort_request_put = ret_ifc_readReqFifo_FULL_N ;

  // actionvalue method lookupPort_response_get
  assign lookupPort_response_get = ret_ifc_readDataFifo_D_OUT ;
  assign RDY_lookupPort_response_get = ret_ifc_readDataFifo_EMPTY_N ;

  // action method add_entry_put
  assign RDY_add_entry_put =
	     ret_ifc_dmhc_inited &&
	     (ret_ifc_dmhc_miss_service ||
	      ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d854 &&
	      !ret_ifc_dmhc_mslot_replacement_start_reg) ;

  // action method delete_entry_put
  assign RDY_delete_entry_put = 1'd1 ;

  // action method modify_entry_put
  assign RDY_modify_entry_put = 1'd1 ;

  // submodule ret_ifc_delay2_ff
  FIFO2 #(.width(32'd45), .guarded(32'd1)) ret_ifc_delay2_ff(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(ret_ifc_delay2_ff_D_IN),
							     .ENQ(ret_ifc_delay2_ff_ENQ),
							     .DEQ(ret_ifc_delay2_ff_DEQ),
							     .CLR(ret_ifc_delay2_ff_CLR),
							     .D_OUT(ret_ifc_delay2_ff_D_OUT),
							     .FULL_N(ret_ifc_delay2_ff_FULL_N),
							     .EMPTY_N(ret_ifc_delay2_ff_EMPTY_N));

  // submodule ret_ifc_delay_ff
  FIFO2 #(.width(32'd45), .guarded(32'd1)) ret_ifc_delay_ff(.RST(RST_N),
							    .CLK(CLK),
							    .D_IN(ret_ifc_delay_ff_D_IN),
							    .ENQ(ret_ifc_delay_ff_ENQ),
							    .DEQ(ret_ifc_delay_ff_DEQ),
							    .CLR(ret_ifc_delay_ff_CLR),
							    .D_OUT(ret_ifc_delay_ff_D_OUT),
							    .FULL_N(ret_ifc_delay_ff_FULL_N),
							    .EMPTY_N(ret_ifc_delay_ff_EMPTY_N));

  // submodule ret_ifc_dmhc_hash_units_0_g_table
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd9),
	  .DATA_WIDTH(32'd91),
	  .MEMSIZE(10'd512)) ret_ifc_dmhc_hash_units_0_g_table(.CLKA(CLK),
							       .CLKB(CLK),
							       .ADDRA(ret_ifc_dmhc_hash_units_0_g_table_ADDRA),
							       .ADDRB(ret_ifc_dmhc_hash_units_0_g_table_ADDRB),
							       .DIA(ret_ifc_dmhc_hash_units_0_g_table_DIA),
							       .DIB(ret_ifc_dmhc_hash_units_0_g_table_DIB),
							       .WEA(ret_ifc_dmhc_hash_units_0_g_table_WEA),
							       .WEB(ret_ifc_dmhc_hash_units_0_g_table_WEB),
							       .ENA(ret_ifc_dmhc_hash_units_0_g_table_ENA),
							       .ENB(ret_ifc_dmhc_hash_units_0_g_table_ENB),
							       .DOA(ret_ifc_dmhc_hash_units_0_g_table_DOA),
							       .DOB());

  // submodule ret_ifc_dmhc_hash_units_1_g_table
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd9),
	  .DATA_WIDTH(32'd91),
	  .MEMSIZE(10'd512)) ret_ifc_dmhc_hash_units_1_g_table(.CLKA(CLK),
							       .CLKB(CLK),
							       .ADDRA(ret_ifc_dmhc_hash_units_1_g_table_ADDRA),
							       .ADDRB(ret_ifc_dmhc_hash_units_1_g_table_ADDRB),
							       .DIA(ret_ifc_dmhc_hash_units_1_g_table_DIA),
							       .DIB(ret_ifc_dmhc_hash_units_1_g_table_DIB),
							       .WEA(ret_ifc_dmhc_hash_units_1_g_table_WEA),
							       .WEB(ret_ifc_dmhc_hash_units_1_g_table_WEB),
							       .ENA(ret_ifc_dmhc_hash_units_1_g_table_ENA),
							       .ENB(ret_ifc_dmhc_hash_units_1_g_table_ENB),
							       .DOA(ret_ifc_dmhc_hash_units_1_g_table_DOA),
							       .DOB());

  // submodule ret_ifc_dmhc_hash_units_2_g_table
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd9),
	  .DATA_WIDTH(32'd91),
	  .MEMSIZE(10'd512)) ret_ifc_dmhc_hash_units_2_g_table(.CLKA(CLK),
							       .CLKB(CLK),
							       .ADDRA(ret_ifc_dmhc_hash_units_2_g_table_ADDRA),
							       .ADDRB(ret_ifc_dmhc_hash_units_2_g_table_ADDRB),
							       .DIA(ret_ifc_dmhc_hash_units_2_g_table_DIA),
							       .DIB(ret_ifc_dmhc_hash_units_2_g_table_DIB),
							       .WEA(ret_ifc_dmhc_hash_units_2_g_table_WEA),
							       .WEB(ret_ifc_dmhc_hash_units_2_g_table_WEB),
							       .ENA(ret_ifc_dmhc_hash_units_2_g_table_ENA),
							       .ENB(ret_ifc_dmhc_hash_units_2_g_table_ENB),
							       .DOA(ret_ifc_dmhc_hash_units_2_g_table_DOA),
							       .DOB());

  // submodule ret_ifc_dmhc_hash_units_3_g_table
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd9),
	  .DATA_WIDTH(32'd91),
	  .MEMSIZE(10'd512)) ret_ifc_dmhc_hash_units_3_g_table(.CLKA(CLK),
							       .CLKB(CLK),
							       .ADDRA(ret_ifc_dmhc_hash_units_3_g_table_ADDRA),
							       .ADDRB(ret_ifc_dmhc_hash_units_3_g_table_ADDRB),
							       .DIA(ret_ifc_dmhc_hash_units_3_g_table_DIA),
							       .DIB(ret_ifc_dmhc_hash_units_3_g_table_DIB),
							       .WEA(ret_ifc_dmhc_hash_units_3_g_table_WEA),
							       .WEB(ret_ifc_dmhc_hash_units_3_g_table_WEB),
							       .ENA(ret_ifc_dmhc_hash_units_3_g_table_ENA),
							       .ENB(ret_ifc_dmhc_hash_units_3_g_table_ENB),
							       .DOA(ret_ifc_dmhc_hash_units_3_g_table_DOA),
							       .DOB());

  // submodule ret_ifc_dmhc_m_table
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd8),
	  .DATA_WIDTH(32'd119),
	  .MEMSIZE(9'd256)) ret_ifc_dmhc_m_table(.CLKA(CLK),
						 .CLKB(CLK),
						 .ADDRA(ret_ifc_dmhc_m_table_ADDRA),
						 .ADDRB(ret_ifc_dmhc_m_table_ADDRB),
						 .DIA(ret_ifc_dmhc_m_table_DIA),
						 .DIB(ret_ifc_dmhc_m_table_DIB),
						 .WEA(ret_ifc_dmhc_m_table_WEA),
						 .WEB(ret_ifc_dmhc_m_table_WEB),
						 .ENA(ret_ifc_dmhc_m_table_ENA),
						 .ENB(ret_ifc_dmhc_m_table_ENB),
						 .DOA(ret_ifc_dmhc_m_table_DOA),
						 .DOB());

  // submodule ret_ifc_dmhc_stage1_ff
  FIFO2 #(.width(32'd45), .guarded(32'd1)) ret_ifc_dmhc_stage1_ff(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(ret_ifc_dmhc_stage1_ff_D_IN),
								  .ENQ(ret_ifc_dmhc_stage1_ff_ENQ),
								  .DEQ(ret_ifc_dmhc_stage1_ff_DEQ),
								  .CLR(ret_ifc_dmhc_stage1_ff_CLR),
								  .D_OUT(ret_ifc_dmhc_stage1_ff_D_OUT),
								  .FULL_N(ret_ifc_dmhc_stage1_ff_FULL_N),
								  .EMPTY_N(ret_ifc_dmhc_stage1_ff_EMPTY_N));

  // submodule ret_ifc_dmhc_stage2_ff
  FIFO2 #(.width(32'd45), .guarded(32'd1)) ret_ifc_dmhc_stage2_ff(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(ret_ifc_dmhc_stage2_ff_D_IN),
								  .ENQ(ret_ifc_dmhc_stage2_ff_ENQ),
								  .DEQ(ret_ifc_dmhc_stage2_ff_DEQ),
								  .CLR(ret_ifc_dmhc_stage2_ff_CLR),
								  .D_OUT(ret_ifc_dmhc_stage2_ff_D_OUT),
								  .FULL_N(ret_ifc_dmhc_stage2_ff_FULL_N),
								  .EMPTY_N(ret_ifc_dmhc_stage2_ff_EMPTY_N));

  // submodule ret_ifc_readDataFifo
  FIFO2 #(.width(32'd74), .guarded(32'd1)) ret_ifc_readDataFifo(.RST(RST_N),
								.CLK(CLK),
								.D_IN(ret_ifc_readDataFifo_D_IN),
								.ENQ(ret_ifc_readDataFifo_ENQ),
								.DEQ(ret_ifc_readDataFifo_DEQ),
								.CLR(ret_ifc_readDataFifo_CLR),
								.D_OUT(ret_ifc_readDataFifo_D_OUT),
								.FULL_N(ret_ifc_readDataFifo_FULL_N),
								.EMPTY_N(ret_ifc_readDataFifo_EMPTY_N));

  // submodule ret_ifc_readReqFifo
  FIFO2 #(.width(32'd45), .guarded(32'd1)) ret_ifc_readReqFifo(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(ret_ifc_readReqFifo_D_IN),
							       .ENQ(ret_ifc_readReqFifo_ENQ),
							       .DEQ(ret_ifc_readReqFifo_DEQ),
							       .CLR(ret_ifc_readReqFifo_CLR),
							       .D_OUT(ret_ifc_readReqFifo_D_OUT),
							       .FULL_N(ret_ifc_readReqFifo_FULL_N),
							       .EMPTY_N(ret_ifc_readReqFifo_EMPTY_N));

  // rule RL_ret_ifc_do_read
  assign WILL_FIRE_RL_ret_ifc_do_read =
	     ret_ifc_readReqFifo_EMPTY_N && ret_ifc_dmhc_stage1_ff_FULL_N &&
	     ret_ifc_delay_ff_FULL_N &&
	     ret_ifc_dmhc_inited ;

  // rule RL_ret_ifc_dmhc_lookup_gtables
  assign WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables =
	     ret_ifc_dmhc_stage1_ff_EMPTY_N &&
	     ret_ifc_dmhc_stage2_ff_FULL_N &&
	     ret_ifc_dmhc_inited ;

  // rule RL_ret_ifc_dmhc_lookup_mtable
  assign WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable =
	     ret_ifc_dmhc_stage2_ff_EMPTY_N && ret_ifc_dmhc_inited &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables ;

  // rule RL_ret_ifc_do_delay
  assign WILL_FIRE_RL_ret_ifc_do_delay =
	     ret_ifc_delay_ff_EMPTY_N && ret_ifc_delay2_ff_FULL_N ;

  // rule RL_ret_ifc_do_resp
  assign WILL_FIRE_RL_ret_ifc_do_resp =
	     ret_ifc_delay2_ff_EMPTY_N && ret_ifc_readDataFifo_FULL_N ;

  // rule RL_ret_ifc_dmhc_ldvn_action_l30c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd1 &&
	     !WILL_FIRE_RL_ret_ifc_do_read ;

  // rule RL_ret_ifc_dmhc_ldvn_action_l99c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 =
	     ret_ifc_dmhc_hash_units_0_init_AND_ret_ifc_dmh_ETC___d312 &&
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd5 ;

  // rule RL_ret_ifc_dmhc_ldvn_fsm_start
  assign WILL_FIRE_RL_ret_ifc_dmhc_ldvn_fsm_start =
	     ret_ifc_dmhc_ldvn_abort_whas__8_AND_ret_ifc_dm_ETC___d326 &&
	     ret_ifc_dmhc_ldvn_start_reg ;

  // rule RL_ret_ifc_dmhc_ldvn_action_l22c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 =
	     ret_ifc_dmhc_ldvn_start_wire_whas &&
	     (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd0 ||
	      ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd7) ;

  // rule RL_ret_ifc_dmhc_ldvn_idle_l20c1
  assign WILL_FIRE_RL_ret_ifc_dmhc_ldvn_idle_l20c1 =
	     !ret_ifc_dmhc_ldvn_start_wire_whas &&
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd7 ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l128c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd1 &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 &&
	     !WILL_FIRE_RL_ret_ifc_do_read ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l164c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 =
	     ret_ifc_dmhc_hash_units_0_init_AND_ret_ifc_dmh_ETC___d312 &&
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd4 &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l172c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd5 &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 &&
	     !WILL_FIRE_RL_ret_ifc_do_read ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l243c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 =
	     ret_ifc_dmhc_hash_units_0_init_AND_ret_ifc_dmh_ETC___d312 &&
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd9 &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l251c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd10 &&
	     !(!ret_ifc_dmhc_inited) &&
	     !EN_add_entry_put ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l258c9
  assign CAN_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 =
	     (ret_ifc_dmhc_victim_gslot[1:0] == 2'd0 ||
	      ret_ifc_dmhc_ldvn_abort_whas__8_AND_ret_ifc_dm_ETC___d326 &&
	      !ret_ifc_dmhc_ldvn_start_reg) &&
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd11 ;
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 =
	     CAN_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_ldvn_fsm_start &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables &&
	     !(!ret_ifc_dmhc_inited) ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_fsm_start
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_fsm_start =
	     ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d854 &&
	     ret_ifc_dmhc_mslot_replacement_start_reg &&
	     !EN_add_entry_put ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l121c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 =
	     ret_ifc_dmhc_mslot_replacement_start_wire_whas &&
	     (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd0 ||
	      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd12) ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1 =
	     !ret_ifc_dmhc_mslot_replacement_start_wire_whas &&
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd12 ;

  // inputs to muxes for submodule ports
  assign MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__SEL_1 =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 &&
	     ret_ifc_dmhc_evictee_mslot[118] ;
  assign MUX_ret_ifc_dmhc_inited_write_1__SEL_1 =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] == 2'd0 ;
  assign MUX_ret_ifc_dmhc_ldvn_start_reg_write_1__SEL_1 =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] != 2'd0 ;
  assign MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_1 =
	     !ret_ifc_dmhc_inited &&
	     (ret_ifc_dmhc_hash_units_0_init ||
	      ret_ifc_dmhc_mslot_counter != 8'd255) ;
  assign MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2 =
	     EN_add_entry_put && !ret_ifc_dmhc_miss_service ;
  always@(ret_ifc_dmhc_evictee_gslots_0 or x_degree__h71519)
  begin
    case (ret_ifc_dmhc_evictee_gslots_0[1:0])
      2'd0, 2'd1: MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__VAL_1 = 91'd0;
      default: MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__VAL_1 =
		   { ret_ifc_dmhc_evictee_gslots_0[90:2], x_degree__h71519 };
    endcase
  end
  always@(ret_ifc_dmhc_evictee_gslots_1 or x_degree__h71818)
  begin
    case (ret_ifc_dmhc_evictee_gslots_1[1:0])
      2'd0, 2'd1: MUX_ret_ifc_dmhc_evictee_gslots_1_write_1__VAL_1 = 91'd0;
      default: MUX_ret_ifc_dmhc_evictee_gslots_1_write_1__VAL_1 =
		   { ret_ifc_dmhc_evictee_gslots_1[90:2], x_degree__h71818 };
    endcase
  end
  always@(ret_ifc_dmhc_evictee_gslots_2 or x_degree__h72117)
  begin
    case (ret_ifc_dmhc_evictee_gslots_2[1:0])
      2'd0, 2'd1: MUX_ret_ifc_dmhc_evictee_gslots_2_write_1__VAL_1 = 91'd0;
      default: MUX_ret_ifc_dmhc_evictee_gslots_2_write_1__VAL_1 =
		   { ret_ifc_dmhc_evictee_gslots_2[90:2], x_degree__h72117 };
    endcase
  end
  always@(ret_ifc_dmhc_evictee_gslots_3 or x_degree__h72416)
  begin
    case (ret_ifc_dmhc_evictee_gslots_3[1:0])
      2'd0, 2'd1: MUX_ret_ifc_dmhc_evictee_gslots_3_write_1__VAL_1 = 91'd0;
      default: MUX_ret_ifc_dmhc_evictee_gslots_3_write_1__VAL_1 =
		   { ret_ifc_dmhc_evictee_gslots_3[90:2], x_degree__h72416 };
    endcase
  end
  assign MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_1 =
	     { ret_ifc_dmhc_mslot_to_repair_4_BIT_73_5_XOR_re_ETC___d73,
	       ret_ifc_dmhc_mslot_to_repair[74] ^
	       ret_ifc_dmhc_mslot_to_repair[83] ^
	       ret_ifc_dmhc_mslot_to_repair[92] ^
	       ret_ifc_dmhc_mslot_to_repair[101] ^
	       ret_ifc_dmhc_mslot_to_repair[110],
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_75_3_XOR_re_ETC___d91,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_76_2_XOR_re_ETC___d100,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_77_01_XOR_r_ETC___d109,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_78_10_XOR_r_ETC___d118,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_79_20_XOR_r_ETC___d128,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_80_29_XOR_r_ETC___d137,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_81_38_XOR_r_ETC___d146 } ;
  assign MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_2 =
	     { ret_ifc_dmhc_evictee_mslot_67_BIT_73_68_XOR_re_ETC___d376,
	       ret_ifc_dmhc_evictee_mslot[74] ^
	       ret_ifc_dmhc_evictee_mslot[83] ^
	       ret_ifc_dmhc_evictee_mslot[92] ^
	       ret_ifc_dmhc_evictee_mslot[101] ^
	       ret_ifc_dmhc_evictee_mslot[110],
	       ret_ifc_dmhc_evictee_mslot_67_BIT_75_86_XOR_re_ETC___d394,
	       ret_ifc_dmhc_evictee_mslot_67_BIT_76_95_XOR_re_ETC___d403,
	       ret_ifc_dmhc_evictee_mslot_67_BIT_77_04_XOR_re_ETC___d412,
	       ret_ifc_dmhc_evictee_mslot_67_BIT_78_13_XOR_re_ETC___d421,
	       ret_ifc_dmhc_evictee_mslot_67_BIT_79_23_XOR_re_ETC___d431,
	       ret_ifc_dmhc_evictee_mslot_67_BIT_80_32_XOR_re_ETC___d440,
	       ret_ifc_dmhc_evictee_mslot_67_BIT_81_41_XOR_re_ETC___d449 } ;
  assign MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_3 =
	     { ret_ifc_dmhc_new_mslot_82_BIT_73_83_XOR_ret_if_ETC___d591,
	       ret_ifc_dmhc_new_mslot[74] ^ ret_ifc_dmhc_new_mslot[83] ^
	       ret_ifc_dmhc_new_mslot[92] ^
	       ret_ifc_dmhc_new_mslot[101] ^
	       ret_ifc_dmhc_new_mslot[110],
	       ret_ifc_dmhc_new_mslot_82_BIT_75_01_XOR_ret_if_ETC___d609,
	       ret_ifc_dmhc_new_mslot_82_BIT_76_10_XOR_ret_if_ETC___d618,
	       ret_ifc_dmhc_new_mslot_82_BIT_77_19_XOR_ret_if_ETC___d627,
	       ret_ifc_dmhc_new_mslot_82_BIT_78_28_XOR_ret_if_ETC___d636,
	       ret_ifc_dmhc_new_mslot_82_BIT_79_38_XOR_ret_if_ETC___d646,
	       ret_ifc_dmhc_new_mslot_82_BIT_80_47_XOR_ret_if_ETC___d655,
	       ret_ifc_dmhc_new_mslot_82_BIT_81_56_XOR_ret_if_ETC___d664 } ;
  assign MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_4 =
	     { ret_ifc_readReqFifo_first__99_BIT_0_00_XOR_ret_ETC___d908,
	       ret_ifc_readReqFifo_D_OUT[1] ^ ret_ifc_readReqFifo_D_OUT[10] ^
	       ret_ifc_readReqFifo_D_OUT[19] ^
	       ret_ifc_readReqFifo_D_OUT[28] ^
	       ret_ifc_readReqFifo_D_OUT[37],
	       ret_ifc_readReqFifo_first__99_BIT_2_18_XOR_ret_ETC___d926,
	       ret_ifc_readReqFifo_first__99_BIT_3_27_XOR_ret_ETC___d935,
	       ret_ifc_readReqFifo_first__99_BIT_4_36_XOR_ret_ETC___d944,
	       ret_ifc_readReqFifo_first__99_BIT_5_45_XOR_ret_ETC___d953,
	       ret_ifc_readReqFifo_first__99_BIT_6_55_XOR_ret_ETC___d963,
	       ret_ifc_readReqFifo_first__99_BIT_7_64_XOR_ret_ETC___d972,
	       ret_ifc_readReqFifo_first__99_BIT_8_73_XOR_ret_ETC___d981 } ;
  assign MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_1 =
	     { IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_74_4_THE_ETC___d160 ^
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_110_1_TH_ETC___d161[8],
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_79_20_XOR_r_ETC___d128,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_80_29_XOR_r_ETC___d137,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_77_01_XOR_r_ETC___d109,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_78_10_XOR_r_ETC___d175 } ;
  assign MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_2 =
	     { IF_ret_ifc_dmhc_evictee_mslot_67_BIT_74_77_THE_ETC___d463 ^
	       IF_ret_ifc_dmhc_evictee_mslot_67_BIT_110_84_TH_ETC___d464[8],
	       ret_ifc_dmhc_evictee_mslot_67_BIT_79_23_XOR_re_ETC___d431,
	       ret_ifc_dmhc_evictee_mslot_67_BIT_80_32_XOR_re_ETC___d440,
	       ret_ifc_dmhc_evictee_mslot_67_BIT_77_04_XOR_re_ETC___d412,
	       ret_ifc_dmhc_evictee_mslot_67_BIT_78_13_XOR_re_ETC___d478 } ;
  assign MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_3 =
	     { IF_ret_ifc_dmhc_new_mslot_82_BIT_74_92_THEN_1__ETC___d678 ^
	       IF_ret_ifc_dmhc_new_mslot_82_BIT_110_99_THEN_1_ETC___d679[8],
	       ret_ifc_dmhc_new_mslot_82_BIT_79_38_XOR_ret_if_ETC___d646,
	       ret_ifc_dmhc_new_mslot_82_BIT_80_47_XOR_ret_if_ETC___d655,
	       ret_ifc_dmhc_new_mslot_82_BIT_77_19_XOR_ret_if_ETC___d627,
	       ret_ifc_dmhc_new_mslot_82_BIT_78_28_XOR_ret_if_ETC___d693 } ;
  assign MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_4 =
	     { IF_ret_ifc_readReqFifo_first__99_BIT_1_09_THEN_ETC___d995 ^
	       IF_ret_ifc_readReqFifo_first__99_BIT_37_16_THE_ETC___d996[8],
	       ret_ifc_readReqFifo_first__99_BIT_6_55_XOR_ret_ETC___d963,
	       ret_ifc_readReqFifo_first__99_BIT_7_64_XOR_ret_ETC___d972,
	       ret_ifc_readReqFifo_first__99_BIT_4_36_XOR_ret_ETC___d944,
	       ret_ifc_readReqFifo_first__99_BIT_5_45_XOR_ret_ETC___d1010 } ;
  assign MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_1 =
	     { IF_ret_ifc_dmhc_mslot_to_repair_BIT_77_THEN_1__ETC__q6[8:5] ^
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_86_THEN_1__ETC__q7[8:5] ^
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_95_THEN_1__ETC__q8[8:5] ^
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_104_THEN_1_ETC__q9[8:5] ^
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_113_THEN_1_ETC__q10[8:5],
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_81_38_XOR_r_ETC___d146,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_79_20_XOR_r_ETC___d128,
	       ret_ifc_dmhc_mslot_to_repair[78:76] ^
	       ret_ifc_dmhc_mslot_to_repair[87:85] ^
	       ret_ifc_dmhc_mslot_to_repair[96:94] ^
	       ret_ifc_dmhc_mslot_to_repair[105:103] ^
	       ret_ifc_dmhc_mslot_to_repair[114:112] } ;
  assign MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_2 =
	     { IF_ret_ifc_dmhc_evictee_mslot_BIT_77_THEN_1_EL_ETC__q1[8:5] ^
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_86_THEN_1_EL_ETC__q2[8:5] ^
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_95_THEN_1_EL_ETC__q3[8:5] ^
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_104_THEN_1_E_ETC__q4[8:5] ^
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_113_THEN_1_E_ETC__q5[8:5],
	       ret_ifc_dmhc_evictee_mslot_67_BIT_81_41_XOR_re_ETC___d449,
	       ret_ifc_dmhc_evictee_mslot_67_BIT_79_23_XOR_re_ETC___d431,
	       ret_ifc_dmhc_evictee_mslot[78:76] ^
	       ret_ifc_dmhc_evictee_mslot[87:85] ^
	       ret_ifc_dmhc_evictee_mslot[96:94] ^
	       ret_ifc_dmhc_evictee_mslot[105:103] ^
	       ret_ifc_dmhc_evictee_mslot[114:112] } ;
  assign MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_3 =
	     { IF_ret_ifc_dmhc_new_mslot_BIT_77_THEN_1_ELSE_0__q11[8:5] ^
	       IF_ret_ifc_dmhc_new_mslot_BIT_86_THEN_1_ELSE_0__q12[8:5] ^
	       IF_ret_ifc_dmhc_new_mslot_BIT_95_THEN_1_ELSE_0__q13[8:5] ^
	       IF_ret_ifc_dmhc_new_mslot_BIT_104_THEN_1_ELSE_0__q14[8:5] ^
	       IF_ret_ifc_dmhc_new_mslot_BIT_113_THEN_1_ELSE_0__q15[8:5],
	       ret_ifc_dmhc_new_mslot_82_BIT_81_56_XOR_ret_if_ETC___d664,
	       ret_ifc_dmhc_new_mslot_82_BIT_79_38_XOR_ret_if_ETC___d646,
	       ret_ifc_dmhc_new_mslot[78:76] ^ ret_ifc_dmhc_new_mslot[87:85] ^
	       ret_ifc_dmhc_new_mslot[96:94] ^
	       ret_ifc_dmhc_new_mslot[105:103] ^
	       ret_ifc_dmhc_new_mslot[114:112] } ;
  assign MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_4 =
	     { IF_ret_ifc_readReqFifoD_OUT_BIT_4_THEN_1_ELSE_0__q16[8:5] ^
	       IF_ret_ifc_readReqFifoD_OUT_BIT_13_THEN_1_ELSE_0__q17[8:5] ^
	       IF_ret_ifc_readReqFifoD_OUT_BIT_22_THEN_1_ELSE_0__q18[8:5] ^
	       IF_ret_ifc_readReqFifoD_OUT_BIT_31_THEN_1_ELSE_0__q19[8:5] ^
	       IF_ret_ifc_readReqFifoD_OUT_BIT_40_THEN_1_ELSE_0__q20[8:5],
	       ret_ifc_readReqFifo_first__99_BIT_8_73_XOR_ret_ETC___d981,
	       ret_ifc_readReqFifo_first__99_BIT_6_55_XOR_ret_ETC___d963,
	       ret_ifc_readReqFifo_D_OUT[5:3] ^
	       ret_ifc_readReqFifo_D_OUT[14:12] ^
	       ret_ifc_readReqFifo_D_OUT[23:21] ^
	       ret_ifc_readReqFifo_D_OUT[32:30] ^
	       ret_ifc_readReqFifo_D_OUT[41:39] } ;
  assign MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_1 =
	     { IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_81_38_TH_ETC___d212 ^
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_117_45_T_ETC___d213[8],
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_79_20_XOR_r_ETC___d128,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_75_3_XOR_re_ETC___d91,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_77_01_XOR_r_ETC___d109,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_77_01_XOR_r_ETC___d227 } ;
  assign MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_2 =
	     { IF_ret_ifc_dmhc_evictee_mslot_67_BIT_81_41_THE_ETC___d515 ^
	       IF_ret_ifc_dmhc_evictee_mslot_67_BIT_117_48_TH_ETC___d516[8],
	       ret_ifc_dmhc_evictee_mslot_67_BIT_79_23_XOR_re_ETC___d431,
	       ret_ifc_dmhc_evictee_mslot_67_BIT_75_86_XOR_re_ETC___d394,
	       ret_ifc_dmhc_evictee_mslot_67_BIT_77_04_XOR_re_ETC___d412,
	       ret_ifc_dmhc_evictee_mslot_67_BIT_77_04_XOR_re_ETC___d530 } ;
  assign MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_3 =
	     { IF_ret_ifc_dmhc_new_mslot_82_BIT_81_56_THEN_1__ETC___d730 ^
	       IF_ret_ifc_dmhc_new_mslot_82_BIT_117_63_THEN_1_ETC___d731[8],
	       ret_ifc_dmhc_new_mslot_82_BIT_79_38_XOR_ret_if_ETC___d646,
	       ret_ifc_dmhc_new_mslot_82_BIT_75_01_XOR_ret_if_ETC___d609,
	       ret_ifc_dmhc_new_mslot_82_BIT_77_19_XOR_ret_if_ETC___d627,
	       ret_ifc_dmhc_new_mslot_82_BIT_77_19_XOR_ret_if_ETC___d745 } ;
  assign MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_4 =
	     { IF_ret_ifc_readReqFifo_first__99_BIT_8_73_THEN_ETC___d1047 ^
	       IF_ret_ifc_readReqFifo_first__99_BIT_44_80_THE_ETC___d1048[8],
	       ret_ifc_readReqFifo_first__99_BIT_6_55_XOR_ret_ETC___d963,
	       ret_ifc_readReqFifo_first__99_BIT_2_18_XOR_ret_ETC___d926,
	       ret_ifc_readReqFifo_first__99_BIT_4_36_XOR_ret_ETC___d944,
	       ret_ifc_readReqFifo_first__99_BIT_4_36_XOR_ret_ETC___d1062 } ;
  assign MUX_ret_ifc_dmhc_mslot_counter_write_1__VAL_1 =
	     (ret_ifc_dmhc_mslot_counter == 8'd255) ? 8'd0 : x__h90765 ;
  assign MUX_ret_ifc_dmhc_new_gslots_0_write_1__VAL_2 =
	     (ret_ifc_dmhc_victim_g_index == 2'd0) ?
	       { n_value__h89129,
		 n_maddr__h89130,
		 ret_ifc_dmhc_mslot_counter,
		 2'd1 } :
	       { ret_ifc_dmhc_new_gslots_0[90:10],
		 ret_ifc_dmhc_mslot_counter,
		 n_degree__h89139 } ;
  assign MUX_ret_ifc_dmhc_new_gslots_1_write_1__VAL_2 =
	     (ret_ifc_dmhc_victim_g_index == 2'd1) ?
	       { n_value__h89129,
		 n_maddr__h89130,
		 ret_ifc_dmhc_mslot_counter,
		 2'd1 } :
	       { ret_ifc_dmhc_new_gslots_1[90:10],
		 ret_ifc_dmhc_mslot_counter,
		 n_degree__h89436 } ;
  assign MUX_ret_ifc_dmhc_new_gslots_2_write_1__VAL_2 =
	     (ret_ifc_dmhc_victim_g_index == 2'd2) ?
	       { n_value__h89129,
		 n_maddr__h89130,
		 ret_ifc_dmhc_mslot_counter,
		 2'd1 } :
	       { ret_ifc_dmhc_new_gslots_2[90:10],
		 ret_ifc_dmhc_mslot_counter,
		 n_degree__h89584 } ;
  assign MUX_ret_ifc_dmhc_new_gslots_3_write_1__VAL_2 =
	     (ret_ifc_dmhc_victim_g_index == 2'd3) ?
	       { n_value__h89129,
		 n_maddr__h89130,
		 ret_ifc_dmhc_mslot_counter,
		 2'd1 } :
	       { ret_ifc_dmhc_new_gslots_3[90:10],
		 ret_ifc_dmhc_mslot_counter,
		 n_degree__h89732 } ;
  assign MUX_ret_ifc_dmhc_repair_gslots_0_write_1__VAL_2 =
	     (ret_ifc_dmhc_repair_g_index == 2'd0) ?
	       { n_value__h34280, n_maddr__h34281, 10'd1 } :
	       { ret_ifc_dmhc_repair_gslots_0[90:10],
		 mslot__h34302,
		 ret_ifc_dmhc_repair_gslots_0[1:0] } ;
  assign MUX_ret_ifc_dmhc_repair_gslots_1_write_1__VAL_2 =
	     (ret_ifc_dmhc_repair_g_index == 2'd1) ?
	       { n_value__h34280, n_maddr__h34281, 10'd1 } :
	       { ret_ifc_dmhc_repair_gslots_1[90:10],
		 mslot__h34574,
		 ret_ifc_dmhc_repair_gslots_1[1:0] } ;
  assign MUX_ret_ifc_dmhc_repair_gslots_2_write_1__VAL_2 =
	     (ret_ifc_dmhc_repair_g_index == 2'd2) ?
	       { n_value__h34280, n_maddr__h34281, 10'd1 } :
	       { ret_ifc_dmhc_repair_gslots_2[90:10],
		 mslot__h34699,
		 ret_ifc_dmhc_repair_gslots_2[1:0] } ;
  assign MUX_ret_ifc_dmhc_repair_gslots_3_write_1__VAL_2 =
	     (ret_ifc_dmhc_repair_g_index == 2'd3) ?
	       { n_value__h34280, n_maddr__h34281, 10'd1 } :
	       { ret_ifc_dmhc_repair_gslots_3[90:10],
		 mslot__h34824,
		 ret_ifc_dmhc_repair_gslots_3[1:0] } ;

  // inlined wires
  assign ret_ifc_dmhc_is_hit_wire_wget =
	     ret_ifc_dmhc_stage2_ff_D_OUT ==
	     ret_ifc_dmhc_m_table_DOA[117:73] ;
  assign ret_ifc_dmhc_rec_value_whas =
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables ||
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ;
  assign ret_ifc_dmhc_ldvn_start_wire_whas =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_fsm_start ||
	     ret_ifc_dmhc_ldvn_start_reg_1 && !ret_ifc_dmhc_ldvn_state_fired ;
  assign ret_ifc_dmhc_ldvn_state_fired_1_whas =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_idle_l20c1 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 ;
  assign ret_ifc_dmhc_mslot_replacement_start_wire_whas =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_fsm_start ||
	     ret_ifc_dmhc_mslot_replacement_start_reg_1 &&
	     !ret_ifc_dmhc_mslot_replacement_state_fired ;
  assign ret_ifc_dmhc_mslot_replacement_state_set_pw_whas =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 ;

  // register ret_ifc_dmhc_evictee_gslots_0
  assign ret_ifc_dmhc_evictee_gslots_0_D_IN =
	     MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__SEL_1 ?
	       MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__VAL_1 :
	       ret_ifc_dmhc_hash_units_0_g_table_DOA ;
  assign ret_ifc_dmhc_evictee_gslots_0_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 &&
	     ret_ifc_dmhc_evictee_mslot[118] ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ;

  // register ret_ifc_dmhc_evictee_gslots_1
  assign ret_ifc_dmhc_evictee_gslots_1_D_IN =
	     MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__SEL_1 ?
	       MUX_ret_ifc_dmhc_evictee_gslots_1_write_1__VAL_1 :
	       ret_ifc_dmhc_hash_units_1_g_table_DOA ;
  assign ret_ifc_dmhc_evictee_gslots_1_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 &&
	     ret_ifc_dmhc_evictee_mslot[118] ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ;

  // register ret_ifc_dmhc_evictee_gslots_2
  assign ret_ifc_dmhc_evictee_gslots_2_D_IN =
	     MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__SEL_1 ?
	       MUX_ret_ifc_dmhc_evictee_gslots_2_write_1__VAL_1 :
	       ret_ifc_dmhc_hash_units_2_g_table_DOA ;
  assign ret_ifc_dmhc_evictee_gslots_2_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 &&
	     ret_ifc_dmhc_evictee_mslot[118] ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ;

  // register ret_ifc_dmhc_evictee_gslots_3
  assign ret_ifc_dmhc_evictee_gslots_3_D_IN =
	     MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__SEL_1 ?
	       MUX_ret_ifc_dmhc_evictee_gslots_3_write_1__VAL_1 :
	       ret_ifc_dmhc_hash_units_3_g_table_DOA ;
  assign ret_ifc_dmhc_evictee_gslots_3_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 &&
	     ret_ifc_dmhc_evictee_mslot[118] ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ;

  // register ret_ifc_dmhc_evictee_hvals_0
  assign ret_ifc_dmhc_evictee_hvals_0_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_2 ;
  assign ret_ifc_dmhc_evictee_hvals_0_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ;

  // register ret_ifc_dmhc_evictee_hvals_1
  assign ret_ifc_dmhc_evictee_hvals_1_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_2 ;
  assign ret_ifc_dmhc_evictee_hvals_1_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ;

  // register ret_ifc_dmhc_evictee_hvals_2
  assign ret_ifc_dmhc_evictee_hvals_2_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_2 ;
  assign ret_ifc_dmhc_evictee_hvals_2_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ;

  // register ret_ifc_dmhc_evictee_hvals_3
  assign ret_ifc_dmhc_evictee_hvals_3_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_2 ;
  assign ret_ifc_dmhc_evictee_hvals_3_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ;

  // register ret_ifc_dmhc_evictee_mslot
  assign ret_ifc_dmhc_evictee_mslot_D_IN = ret_ifc_dmhc_m_table_DOA ;
  assign ret_ifc_dmhc_evictee_mslot_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 ;

  // register ret_ifc_dmhc_hash_units_0_gslot_counter
  assign ret_ifc_dmhc_hash_units_0_gslot_counter_D_IN =
	     ret_ifc_dmhc_hash_units_0_gslot_counter + 9'd1 ;
  assign ret_ifc_dmhc_hash_units_0_gslot_counter_EN =
	     !ret_ifc_dmhc_hash_units_0_init &&
	     ret_ifc_dmhc_hash_units_0_gslot_counter != 9'd511 ;

  // register ret_ifc_dmhc_hash_units_0_init
  assign ret_ifc_dmhc_hash_units_0_init_D_IN = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_0_init_EN =
	     !ret_ifc_dmhc_hash_units_0_init &&
	     ret_ifc_dmhc_hash_units_0_gslot_counter == 9'd511 ;

  // register ret_ifc_dmhc_hash_units_0_is_miss
  assign ret_ifc_dmhc_hash_units_0_is_miss_D_IN = 1'b0 ;
  assign ret_ifc_dmhc_hash_units_0_is_miss_EN = 1'b0 ;

  // register ret_ifc_dmhc_hash_units_1_gslot_counter
  assign ret_ifc_dmhc_hash_units_1_gslot_counter_D_IN =
	     ret_ifc_dmhc_hash_units_1_gslot_counter + 9'd1 ;
  assign ret_ifc_dmhc_hash_units_1_gslot_counter_EN =
	     !ret_ifc_dmhc_hash_units_1_init &&
	     ret_ifc_dmhc_hash_units_1_gslot_counter != 9'd511 ;

  // register ret_ifc_dmhc_hash_units_1_init
  assign ret_ifc_dmhc_hash_units_1_init_D_IN = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_1_init_EN =
	     !ret_ifc_dmhc_hash_units_1_init &&
	     ret_ifc_dmhc_hash_units_1_gslot_counter == 9'd511 ;

  // register ret_ifc_dmhc_hash_units_1_is_miss
  assign ret_ifc_dmhc_hash_units_1_is_miss_D_IN = 1'b0 ;
  assign ret_ifc_dmhc_hash_units_1_is_miss_EN = 1'b0 ;

  // register ret_ifc_dmhc_hash_units_2_gslot_counter
  assign ret_ifc_dmhc_hash_units_2_gslot_counter_D_IN =
	     ret_ifc_dmhc_hash_units_2_gslot_counter + 9'd1 ;
  assign ret_ifc_dmhc_hash_units_2_gslot_counter_EN =
	     !ret_ifc_dmhc_hash_units_2_init &&
	     ret_ifc_dmhc_hash_units_2_gslot_counter != 9'd511 ;

  // register ret_ifc_dmhc_hash_units_2_init
  assign ret_ifc_dmhc_hash_units_2_init_D_IN = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_2_init_EN =
	     !ret_ifc_dmhc_hash_units_2_init &&
	     ret_ifc_dmhc_hash_units_2_gslot_counter == 9'd511 ;

  // register ret_ifc_dmhc_hash_units_2_is_miss
  assign ret_ifc_dmhc_hash_units_2_is_miss_D_IN = 1'b0 ;
  assign ret_ifc_dmhc_hash_units_2_is_miss_EN = 1'b0 ;

  // register ret_ifc_dmhc_hash_units_3_gslot_counter
  assign ret_ifc_dmhc_hash_units_3_gslot_counter_D_IN =
	     ret_ifc_dmhc_hash_units_3_gslot_counter + 9'd1 ;
  assign ret_ifc_dmhc_hash_units_3_gslot_counter_EN =
	     !ret_ifc_dmhc_hash_units_3_init &&
	     ret_ifc_dmhc_hash_units_3_gslot_counter != 9'd511 ;

  // register ret_ifc_dmhc_hash_units_3_init
  assign ret_ifc_dmhc_hash_units_3_init_D_IN = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_3_init_EN =
	     !ret_ifc_dmhc_hash_units_3_init &&
	     ret_ifc_dmhc_hash_units_3_gslot_counter == 9'd511 ;

  // register ret_ifc_dmhc_hash_units_3_is_miss
  assign ret_ifc_dmhc_hash_units_3_is_miss_D_IN = 1'b0 ;
  assign ret_ifc_dmhc_hash_units_3_is_miss_EN = 1'b0 ;

  // register ret_ifc_dmhc_inited
  assign ret_ifc_dmhc_inited_D_IN = 1'd1 ;
  assign ret_ifc_dmhc_inited_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] == 2'd0 ||
	     !ret_ifc_dmhc_inited && ret_ifc_dmhc_mslot_counter == 8'd255 &&
	     ret_ifc_dmhc_hash_units_0_init ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6 ;

  // register ret_ifc_dmhc_ldvn_start_reg
  assign ret_ifc_dmhc_ldvn_start_reg_D_IN =
	     MUX_ret_ifc_dmhc_ldvn_start_reg_write_1__SEL_1 ;
  assign ret_ifc_dmhc_ldvn_start_reg_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] != 2'd0 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_fsm_start ;

  // register ret_ifc_dmhc_ldvn_start_reg_1
  assign ret_ifc_dmhc_ldvn_start_reg_1_D_IN =
	     ret_ifc_dmhc_ldvn_start_wire_whas ;
  assign ret_ifc_dmhc_ldvn_start_reg_1_EN = 1'd1 ;

  // register ret_ifc_dmhc_ldvn_state_can_overlap
  assign ret_ifc_dmhc_ldvn_state_can_overlap_D_IN =
	     ret_ifc_dmhc_ldvn_state_fired_1_whas ||
	     ret_ifc_dmhc_ldvn_state_can_overlap ;
  assign ret_ifc_dmhc_ldvn_state_can_overlap_EN = 1'd1 ;

  // register ret_ifc_dmhc_ldvn_state_fired
  assign ret_ifc_dmhc_ldvn_state_fired_D_IN =
	     ret_ifc_dmhc_ldvn_state_fired_1_whas ;
  assign ret_ifc_dmhc_ldvn_state_fired_EN = 1'd1 ;

  // register ret_ifc_dmhc_ldvn_state_mkFSMstate
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_idle_l20c1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  ret_ifc_dmhc_ldvn_state_mkFSMstate or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_idle_l20c1:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd0;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd1;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd2;
      ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd3;
      ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd4;
      ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd5;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd6;
      ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd7;
      default: ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN =
		   4'b1010 /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_ldvn_state_mkFSMstate_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_idle_l20c1 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6 ;

  // register ret_ifc_dmhc_miss_service
  assign ret_ifc_dmhc_miss_service_D_IN =
	     !MUX_ret_ifc_dmhc_inited_write_1__SEL_1 &&
	     ret_ifc_dmhc_ldvn_state_mkFSMstate != 4'd6 ;
  assign ret_ifc_dmhc_miss_service_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] == 2'd0 ||
	     EN_add_entry_put && !ret_ifc_dmhc_miss_service ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6 ;

  // register ret_ifc_dmhc_mslot_counter
  assign ret_ifc_dmhc_mslot_counter_D_IN =
	     MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_1 ?
	       MUX_ret_ifc_dmhc_mslot_counter_write_1__VAL_1 :
	       x__h90765 ;
  assign ret_ifc_dmhc_mslot_counter_EN =
	     !ret_ifc_dmhc_inited &&
	     (ret_ifc_dmhc_hash_units_0_init ||
	      ret_ifc_dmhc_mslot_counter != 8'd255) ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ;

  // register ret_ifc_dmhc_mslot_replacement_start_reg
  assign ret_ifc_dmhc_mslot_replacement_start_reg_D_IN =
	     MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2 ;
  assign ret_ifc_dmhc_mslot_replacement_start_reg_EN =
	     EN_add_entry_put && !ret_ifc_dmhc_miss_service ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_fsm_start ;

  // register ret_ifc_dmhc_mslot_replacement_start_reg_1
  assign ret_ifc_dmhc_mslot_replacement_start_reg_1_D_IN =
	     ret_ifc_dmhc_mslot_replacement_start_wire_whas ;
  assign ret_ifc_dmhc_mslot_replacement_start_reg_1_EN = 1'd1 ;

  // register ret_ifc_dmhc_mslot_replacement_state_can_overlap
  assign ret_ifc_dmhc_mslot_replacement_state_can_overlap_D_IN =
	     ret_ifc_dmhc_mslot_replacement_state_set_pw_whas ||
	     ret_ifc_dmhc_mslot_replacement_state_can_overlap ;
  assign ret_ifc_dmhc_mslot_replacement_state_can_overlap_EN = 1'd1 ;

  // register ret_ifc_dmhc_mslot_replacement_state_fired
  assign ret_ifc_dmhc_mslot_replacement_state_fired_D_IN =
	     ret_ifc_dmhc_mslot_replacement_state_set_pw_whas ;
  assign ret_ifc_dmhc_mslot_replacement_state_fired_EN = 1'd1 ;

  // register ret_ifc_dmhc_mslot_replacement_state_mkFSMstate
  always@(WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd0;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd2;
      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd3;
      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd4;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd5;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd6;
      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd7;
      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd8;
      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd9;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd10;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd11;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd12;
      default: ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN =
		   4'b1010 /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 ;

  // register ret_ifc_dmhc_mslot_to_repair
  assign ret_ifc_dmhc_mslot_to_repair_D_IN = ret_ifc_dmhc_m_table_DOA ;
  assign ret_ifc_dmhc_mslot_to_repair_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 ;

  // register ret_ifc_dmhc_new_gslots_0
  assign ret_ifc_dmhc_new_gslots_0_D_IN =
	     (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6) ?
	       ret_ifc_dmhc_hash_units_0_g_table_DOA :
	       MUX_ret_ifc_dmhc_new_gslots_0_write_1__VAL_2 ;
  assign ret_ifc_dmhc_new_gslots_0_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ;

  // register ret_ifc_dmhc_new_gslots_1
  assign ret_ifc_dmhc_new_gslots_1_D_IN =
	     (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6) ?
	       ret_ifc_dmhc_hash_units_1_g_table_DOA :
	       MUX_ret_ifc_dmhc_new_gslots_1_write_1__VAL_2 ;
  assign ret_ifc_dmhc_new_gslots_1_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ;

  // register ret_ifc_dmhc_new_gslots_2
  assign ret_ifc_dmhc_new_gslots_2_D_IN =
	     (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6) ?
	       ret_ifc_dmhc_hash_units_2_g_table_DOA :
	       MUX_ret_ifc_dmhc_new_gslots_2_write_1__VAL_2 ;
  assign ret_ifc_dmhc_new_gslots_2_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ;

  // register ret_ifc_dmhc_new_gslots_3
  assign ret_ifc_dmhc_new_gslots_3_D_IN =
	     (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6) ?
	       ret_ifc_dmhc_hash_units_3_g_table_DOA :
	       MUX_ret_ifc_dmhc_new_gslots_3_write_1__VAL_2 ;
  assign ret_ifc_dmhc_new_gslots_3_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ;

  // register ret_ifc_dmhc_new_hvals_0
  assign ret_ifc_dmhc_new_hvals_0_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_3 ;
  assign ret_ifc_dmhc_new_hvals_0_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ;

  // register ret_ifc_dmhc_new_hvals_1
  assign ret_ifc_dmhc_new_hvals_1_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_3 ;
  assign ret_ifc_dmhc_new_hvals_1_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ;

  // register ret_ifc_dmhc_new_hvals_2
  assign ret_ifc_dmhc_new_hvals_2_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_3 ;
  assign ret_ifc_dmhc_new_hvals_2_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ;

  // register ret_ifc_dmhc_new_hvals_3
  assign ret_ifc_dmhc_new_hvals_3_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_3 ;
  assign ret_ifc_dmhc_new_hvals_3_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ;

  // register ret_ifc_dmhc_new_mslot
  assign ret_ifc_dmhc_new_mslot_D_IN = { 1'd1, add_entry_put } ;
  assign ret_ifc_dmhc_new_mslot_EN = MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2 ;

  // register ret_ifc_dmhc_repair_g_index
  assign ret_ifc_dmhc_repair_g_index_D_IN =
	     ret_ifc_dmhc_repair_gslots_3_37_BITS_1_TO_0_38_ETC___d249 ?
	       2'd3 :
	       (ret_ifc_dmhc_repair_gslots_2_39_BITS_1_TO_0_40_ETC___d247 ?
		  2'd2 :
		  (ret_ifc_dmhc_repair_gslots_1_41_BITS_1_TO_0_42_ETC___d245 ?
		     2'd1 :
		     2'd0)) ;
  assign ret_ifc_dmhc_repair_g_index_EN =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ;

  // register ret_ifc_dmhc_repair_gslot
  assign ret_ifc_dmhc_repair_gslot_D_IN =
	     ret_ifc_dmhc_repair_gslots_3_37_BITS_1_TO_0_38_ETC___d249 ?
	       ret_ifc_dmhc_repair_gslots_3 :
	       IF_ret_ifc_dmhc_repair_gslots_2_39_BITS_1_TO_0_ETC___d251 ;
  assign ret_ifc_dmhc_repair_gslot_EN =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ;

  // register ret_ifc_dmhc_repair_gslots_0
  assign ret_ifc_dmhc_repair_gslots_0_D_IN =
	     (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2) ?
	       ret_ifc_dmhc_hash_units_0_g_table_DOA :
	       MUX_ret_ifc_dmhc_repair_gslots_0_write_1__VAL_2 ;
  assign ret_ifc_dmhc_repair_gslots_0_EN =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ;

  // register ret_ifc_dmhc_repair_gslots_1
  assign ret_ifc_dmhc_repair_gslots_1_D_IN =
	     (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2) ?
	       ret_ifc_dmhc_hash_units_1_g_table_DOA :
	       MUX_ret_ifc_dmhc_repair_gslots_1_write_1__VAL_2 ;
  assign ret_ifc_dmhc_repair_gslots_1_EN =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ;

  // register ret_ifc_dmhc_repair_gslots_2
  assign ret_ifc_dmhc_repair_gslots_2_D_IN =
	     (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2) ?
	       ret_ifc_dmhc_hash_units_2_g_table_DOA :
	       MUX_ret_ifc_dmhc_repair_gslots_2_write_1__VAL_2 ;
  assign ret_ifc_dmhc_repair_gslots_2_EN =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ;

  // register ret_ifc_dmhc_repair_gslots_3
  assign ret_ifc_dmhc_repair_gslots_3_D_IN =
	     (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2) ?
	       ret_ifc_dmhc_hash_units_3_g_table_DOA :
	       MUX_ret_ifc_dmhc_repair_gslots_3_write_1__VAL_2 ;
  assign ret_ifc_dmhc_repair_gslots_3_EN =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ;

  // register ret_ifc_dmhc_repair_hvals_0
  assign ret_ifc_dmhc_repair_hvals_0_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_1 ;
  assign ret_ifc_dmhc_repair_hvals_0_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ;

  // register ret_ifc_dmhc_repair_hvals_1
  assign ret_ifc_dmhc_repair_hvals_1_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_1 ;
  assign ret_ifc_dmhc_repair_hvals_1_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ;

  // register ret_ifc_dmhc_repair_hvals_2
  assign ret_ifc_dmhc_repair_hvals_2_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_1 ;
  assign ret_ifc_dmhc_repair_hvals_2_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ;

  // register ret_ifc_dmhc_repair_hvals_3
  assign ret_ifc_dmhc_repair_hvals_3_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_1 ;
  assign ret_ifc_dmhc_repair_hvals_3_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ;

  // register ret_ifc_dmhc_repair_mslot
  assign ret_ifc_dmhc_repair_mslot_D_IN = 119'h0 ;
  assign ret_ifc_dmhc_repair_mslot_EN = 1'b0 ;

  // register ret_ifc_dmhc_stage
  assign ret_ifc_dmhc_stage_D_IN = 2'd0 ;
  assign ret_ifc_dmhc_stage_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] == 2'd0 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6 ;

  // register ret_ifc_dmhc_victim_g_index
  assign ret_ifc_dmhc_victim_g_index_D_IN =
	     ret_ifc_dmhc_new_gslots_3_51_BITS_1_TO_0_52_UL_ETC___d763 ?
	       2'd3 :
	       (ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_UL_ETC___d761 ?
		  2'd2 :
		  (ret_ifc_dmhc_new_gslots_1_55_BITS_1_TO_0_56_UL_ETC___d759 ?
		     2'd1 :
		     2'd0)) ;
  assign ret_ifc_dmhc_victim_g_index_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ;

  // register ret_ifc_dmhc_victim_gslot
  assign ret_ifc_dmhc_victim_gslot_D_IN =
	     ret_ifc_dmhc_new_gslots_3_51_BITS_1_TO_0_52_UL_ETC___d763 ?
	       ret_ifc_dmhc_new_gslots_3 :
	       IF_ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_ETC___d765 ;
  assign ret_ifc_dmhc_victim_gslot_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ;

  // register ret_ifc_dmhc_victim_mslot
  assign ret_ifc_dmhc_victim_mslot_D_IN = 119'h0 ;
  assign ret_ifc_dmhc_victim_mslot_EN = 1'b0 ;

  // register ret_ifc_dmhc_victim_mslot_addr
  assign ret_ifc_dmhc_victim_mslot_addr_D_IN =
	     ret_ifc_dmhc_new_gslots_3_51_BITS_1_TO_0_52_UL_ETC___d763 ?
	       ret_ifc_dmhc_new_gslots_3[9:2] :
	       _theResult_____3_fst_mslot__h88306 ;
  assign ret_ifc_dmhc_victim_mslot_addr_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ;

  // submodule ret_ifc_delay2_ff
  assign ret_ifc_delay2_ff_D_IN = ret_ifc_delay_ff_D_OUT ;
  assign ret_ifc_delay2_ff_ENQ = WILL_FIRE_RL_ret_ifc_do_delay ;
  assign ret_ifc_delay2_ff_DEQ = WILL_FIRE_RL_ret_ifc_do_resp ;
  assign ret_ifc_delay2_ff_CLR = 1'b0 ;

  // submodule ret_ifc_delay_ff
  assign ret_ifc_delay_ff_D_IN = ret_ifc_readReqFifo_D_OUT ;
  assign ret_ifc_delay_ff_ENQ = WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_delay_ff_DEQ = WILL_FIRE_RL_ret_ifc_do_delay ;
  assign ret_ifc_delay_ff_CLR = 1'b0 ;

  // submodule ret_ifc_dmhc_hash_units_0_g_table
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_3 or
	  WILL_FIRE_RL_ret_ifc_do_read or
	  MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_3;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_4;
      default: ret_ifc_dmhc_hash_units_0_g_table_ADDRA =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_0_init or
	  ret_ifc_dmhc_hash_units_0_gslot_counter or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_hvals_0 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_hvals_0 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_hvals_0)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_0_init:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRB =
	      ret_ifc_dmhc_hash_units_0_gslot_counter;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRB =
	      ret_ifc_dmhc_repair_hvals_0;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRB =
	      ret_ifc_dmhc_evictee_hvals_0;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRB = ret_ifc_dmhc_new_hvals_0;
      default: ret_ifc_dmhc_hash_units_0_g_table_ADDRB =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  WILL_FIRE_RL_ret_ifc_do_read)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_0_g_table_DIA =
	      91'h2AAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_0_g_table_DIA =
	      91'h2AAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_0_g_table_DIA =
	      91'h2AAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_0_g_table_DIA =
	      91'h2AAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      default: ret_ifc_dmhc_hash_units_0_g_table_DIA =
		   91'h2AAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_0_init or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_gslots_0 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_gslots_0 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_gslots_0)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_0_init:
	  ret_ifc_dmhc_hash_units_0_g_table_DIB = 91'd0;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_0_g_table_DIB =
	      ret_ifc_dmhc_repair_gslots_0;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_0_g_table_DIB =
	      ret_ifc_dmhc_evictee_gslots_0;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_0_g_table_DIB = ret_ifc_dmhc_new_gslots_0;
      default: ret_ifc_dmhc_hash_units_0_g_table_DIB =
		   91'h2AAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_hash_units_0_g_table_WEA = 1'd0 ;
  assign ret_ifc_dmhc_hash_units_0_g_table_WEB = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_0_g_table_ENA =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	     WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_dmhc_hash_units_0_g_table_ENB =
	     !ret_ifc_dmhc_hash_units_0_init ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ;

  // submodule ret_ifc_dmhc_hash_units_1_g_table
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_3 or
	  WILL_FIRE_RL_ret_ifc_do_read or
	  MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_3;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_4;
      default: ret_ifc_dmhc_hash_units_1_g_table_ADDRA =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_1_init or
	  ret_ifc_dmhc_hash_units_1_gslot_counter or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_hvals_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_hvals_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_hvals_1)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_1_init:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRB =
	      ret_ifc_dmhc_hash_units_1_gslot_counter;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRB =
	      ret_ifc_dmhc_repair_hvals_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRB =
	      ret_ifc_dmhc_evictee_hvals_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRB = ret_ifc_dmhc_new_hvals_1;
      default: ret_ifc_dmhc_hash_units_1_g_table_ADDRB =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  WILL_FIRE_RL_ret_ifc_do_read)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_1_g_table_DIA =
	      91'h2AAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_1_g_table_DIA =
	      91'h2AAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_1_g_table_DIA =
	      91'h2AAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_1_g_table_DIA =
	      91'h2AAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      default: ret_ifc_dmhc_hash_units_1_g_table_DIA =
		   91'h2AAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_1_init or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_gslots_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_gslots_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_gslots_1)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_1_init:
	  ret_ifc_dmhc_hash_units_1_g_table_DIB = 91'd0;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_1_g_table_DIB =
	      ret_ifc_dmhc_repair_gslots_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_1_g_table_DIB =
	      ret_ifc_dmhc_evictee_gslots_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_1_g_table_DIB = ret_ifc_dmhc_new_gslots_1;
      default: ret_ifc_dmhc_hash_units_1_g_table_DIB =
		   91'h2AAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_hash_units_1_g_table_WEA = 1'd0 ;
  assign ret_ifc_dmhc_hash_units_1_g_table_WEB = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_1_g_table_ENA =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	     WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_dmhc_hash_units_1_g_table_ENB =
	     !ret_ifc_dmhc_hash_units_1_init ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ;

  // submodule ret_ifc_dmhc_hash_units_2_g_table
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_3 or
	  WILL_FIRE_RL_ret_ifc_do_read or
	  MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_3;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_4;
      default: ret_ifc_dmhc_hash_units_2_g_table_ADDRA =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_2_init or
	  ret_ifc_dmhc_hash_units_2_gslot_counter or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_hvals_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_hvals_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_hvals_2)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_2_init:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRB =
	      ret_ifc_dmhc_hash_units_2_gslot_counter;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRB =
	      ret_ifc_dmhc_repair_hvals_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRB =
	      ret_ifc_dmhc_evictee_hvals_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRB = ret_ifc_dmhc_new_hvals_2;
      default: ret_ifc_dmhc_hash_units_2_g_table_ADDRB =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  WILL_FIRE_RL_ret_ifc_do_read)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_2_g_table_DIA =
	      91'h2AAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_2_g_table_DIA =
	      91'h2AAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_2_g_table_DIA =
	      91'h2AAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_2_g_table_DIA =
	      91'h2AAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      default: ret_ifc_dmhc_hash_units_2_g_table_DIA =
		   91'h2AAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_2_init or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_gslots_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_gslots_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_gslots_2)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_2_init:
	  ret_ifc_dmhc_hash_units_2_g_table_DIB = 91'd0;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_2_g_table_DIB =
	      ret_ifc_dmhc_repair_gslots_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_2_g_table_DIB =
	      ret_ifc_dmhc_evictee_gslots_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_2_g_table_DIB = ret_ifc_dmhc_new_gslots_2;
      default: ret_ifc_dmhc_hash_units_2_g_table_DIB =
		   91'h2AAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_hash_units_2_g_table_WEA = 1'd0 ;
  assign ret_ifc_dmhc_hash_units_2_g_table_WEB = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_2_g_table_ENA =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	     WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_dmhc_hash_units_2_g_table_ENB =
	     !ret_ifc_dmhc_hash_units_2_init ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ;

  // submodule ret_ifc_dmhc_hash_units_3_g_table
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_3 or
	  WILL_FIRE_RL_ret_ifc_do_read or
	  MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_3;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_4;
      default: ret_ifc_dmhc_hash_units_3_g_table_ADDRA =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_3_init or
	  ret_ifc_dmhc_hash_units_3_gslot_counter or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_hvals_3 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_hvals_3 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_hvals_3)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_3_init:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRB =
	      ret_ifc_dmhc_hash_units_3_gslot_counter;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRB =
	      ret_ifc_dmhc_repair_hvals_3;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRB =
	      ret_ifc_dmhc_evictee_hvals_3;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRB = ret_ifc_dmhc_new_hvals_3;
      default: ret_ifc_dmhc_hash_units_3_g_table_ADDRB =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  WILL_FIRE_RL_ret_ifc_do_read)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_3_g_table_DIA =
	      91'h2AAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_3_g_table_DIA =
	      91'h2AAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_3_g_table_DIA =
	      91'h2AAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_3_g_table_DIA =
	      91'h2AAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      default: ret_ifc_dmhc_hash_units_3_g_table_DIA =
		   91'h2AAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_3_init or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_gslots_3 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_gslots_3 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_gslots_3)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_3_init:
	  ret_ifc_dmhc_hash_units_3_g_table_DIB = 91'd0;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_3_g_table_DIB =
	      ret_ifc_dmhc_repair_gslots_3;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_3_g_table_DIB =
	      ret_ifc_dmhc_evictee_gslots_3;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_3_g_table_DIB = ret_ifc_dmhc_new_gslots_3;
      default: ret_ifc_dmhc_hash_units_3_g_table_DIB =
		   91'h2AAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_hash_units_3_g_table_WEA = 1'd0 ;
  assign ret_ifc_dmhc_hash_units_3_g_table_WEB = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_3_g_table_ENA =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	     WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_dmhc_hash_units_3_g_table_ENB =
	     !ret_ifc_dmhc_hash_units_3_init ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ;

  // submodule ret_ifc_dmhc_m_table
  assign ret_ifc_dmhc_m_table_ADDRA =
	     MUX_ret_ifc_dmhc_ldvn_start_reg_write_1__SEL_1 ?
	       ret_ifc_dmhc_victim_mslot_addr :
	       re_maddr__h92111 ;
  assign ret_ifc_dmhc_m_table_ADDRB = ret_ifc_dmhc_mslot_counter ;
  assign ret_ifc_dmhc_m_table_DIA =
	     MUX_ret_ifc_dmhc_ldvn_start_reg_write_1__SEL_1 ?
	       119'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */  :
	       119'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */  ;
  always@(MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_1 or
	  MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 or
	  ret_ifc_dmhc_new_mslot)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_1:
	  ret_ifc_dmhc_m_table_DIB = 119'd0;
      MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2:
	  ret_ifc_dmhc_m_table_DIB =
	      119'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9:
	  ret_ifc_dmhc_m_table_DIB = ret_ifc_dmhc_new_mslot;
      default: ret_ifc_dmhc_m_table_DIB =
		   119'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_m_table_WEA = 1'd0 ;
  assign ret_ifc_dmhc_m_table_WEB = !MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2 ;
  assign ret_ifc_dmhc_m_table_ENA =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] != 2'd0 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables ;
  assign ret_ifc_dmhc_m_table_ENB =
	     !ret_ifc_dmhc_inited &&
	     (ret_ifc_dmhc_hash_units_0_init ||
	      ret_ifc_dmhc_mslot_counter != 8'd255) ||
	     EN_add_entry_put && !ret_ifc_dmhc_miss_service ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ;

  // submodule ret_ifc_dmhc_stage1_ff
  assign ret_ifc_dmhc_stage1_ff_D_IN = ret_ifc_readReqFifo_D_OUT ;
  assign ret_ifc_dmhc_stage1_ff_ENQ = WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_dmhc_stage1_ff_DEQ =
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables ;
  assign ret_ifc_dmhc_stage1_ff_CLR = 1'b0 ;

  // submodule ret_ifc_dmhc_stage2_ff
  assign ret_ifc_dmhc_stage2_ff_D_IN = ret_ifc_dmhc_stage1_ff_D_OUT ;
  assign ret_ifc_dmhc_stage2_ff_ENQ =
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables ;
  assign ret_ifc_dmhc_stage2_ff_DEQ =
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ;
  assign ret_ifc_dmhc_stage2_ff_CLR = 1'b0 ;

  // submodule ret_ifc_readDataFifo
  assign ret_ifc_readDataFifo_D_IN =
	     { WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	       ret_ifc_dmhc_is_hit_wire_wget,
	       IF_ret_ifc_dmhc_rec_value_whas__077_THEN_ret_i_ETC___d1079 } ;
  assign ret_ifc_readDataFifo_ENQ = WILL_FIRE_RL_ret_ifc_do_resp ;
  assign ret_ifc_readDataFifo_DEQ = EN_lookupPort_response_get ;
  assign ret_ifc_readDataFifo_CLR = 1'b0 ;

  // submodule ret_ifc_readReqFifo
  assign ret_ifc_readReqFifo_D_IN = lookupPort_request_put ;
  assign ret_ifc_readReqFifo_ENQ = EN_lookupPort_request_put ;
  assign ret_ifc_readReqFifo_DEQ = WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_readReqFifo_CLR = 1'b0 ;

  // remaining internal signals
  assign IF_ret_ifc_dmhc_evictee_mslot_67_BIT_101_82_TH_ETC___d461 =
	     ret_ifc_dmhc_evictee_mslot[101] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_67_BIT_108_46_TH_ETC___d513 =
	     ret_ifc_dmhc_evictee_mslot[108] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_67_BIT_110_84_TH_ETC___d464 =
	     ret_ifc_dmhc_evictee_mslot[110] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_67_BIT_117_48_TH_ETC___d516 =
	     ret_ifc_dmhc_evictee_mslot[117] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_67_BIT_74_77_THE_ETC___d453 =
	     ret_ifc_dmhc_evictee_mslot[74] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_67_BIT_74_77_THE_ETC___d463 =
	     IF_ret_ifc_dmhc_evictee_mslot_67_BIT_74_77_THE_ETC___d453[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_67_BIT_83_78_THE_ETC___d455[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_67_BIT_92_80_THE_ETC___d458[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_67_BIT_101_82_TH_ETC___d461[8] ;
  assign IF_ret_ifc_dmhc_evictee_mslot_67_BIT_74_77_THE_ETC___d475 =
	     IF_ret_ifc_dmhc_evictee_mslot_67_BIT_74_77_THE_ETC___d453[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_67_BIT_83_78_THE_ETC___d455[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_67_BIT_92_80_THE_ETC___d458[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_67_BIT_101_82_TH_ETC___d461[0] ;
  assign IF_ret_ifc_dmhc_evictee_mslot_67_BIT_81_41_THE_ETC___d505 =
	     ret_ifc_dmhc_evictee_mslot[81] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_67_BIT_81_41_THE_ETC___d515 =
	     IF_ret_ifc_dmhc_evictee_mslot_67_BIT_81_41_THE_ETC___d505[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_67_BIT_90_42_THE_ETC___d507[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_67_BIT_99_44_THE_ETC___d510[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_67_BIT_108_46_TH_ETC___d513[8] ;
  assign IF_ret_ifc_dmhc_evictee_mslot_67_BIT_81_41_THE_ETC___d527 =
	     IF_ret_ifc_dmhc_evictee_mslot_67_BIT_81_41_THE_ETC___d505[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_67_BIT_90_42_THE_ETC___d507[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_67_BIT_99_44_THE_ETC___d510[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_67_BIT_108_46_TH_ETC___d513[0] ;
  assign IF_ret_ifc_dmhc_evictee_mslot_67_BIT_83_78_THE_ETC___d455 =
	     ret_ifc_dmhc_evictee_mslot[83] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_67_BIT_90_42_THE_ETC___d507 =
	     ret_ifc_dmhc_evictee_mslot[90] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_67_BIT_92_80_THE_ETC___d458 =
	     ret_ifc_dmhc_evictee_mslot[92] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_67_BIT_99_44_THE_ETC___d510 =
	     ret_ifc_dmhc_evictee_mslot[99] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_BIT_104_THEN_1_E_ETC__q4 =
	     ret_ifc_dmhc_evictee_mslot[104] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_BIT_113_THEN_1_E_ETC__q5 =
	     ret_ifc_dmhc_evictee_mslot[113] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_BIT_77_THEN_1_EL_ETC__q1 =
	     ret_ifc_dmhc_evictee_mslot[77] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_BIT_86_THEN_1_EL_ETC__q2 =
	     ret_ifc_dmhc_evictee_mslot[86] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_BIT_95_THEN_1_EL_ETC__q3 =
	     ret_ifc_dmhc_evictee_mslot[95] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_101_9_TH_ETC___d158 =
	     ret_ifc_dmhc_mslot_to_repair[101] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_108_43_T_ETC___d210 =
	     ret_ifc_dmhc_mslot_to_repair[108] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_110_1_TH_ETC___d161 =
	     ret_ifc_dmhc_mslot_to_repair[110] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_117_45_T_ETC___d213 =
	     ret_ifc_dmhc_mslot_to_repair[117] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_74_4_THE_ETC___d150 =
	     ret_ifc_dmhc_mslot_to_repair[74] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_74_4_THE_ETC___d160 =
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_74_4_THE_ETC___d150[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_83_5_THE_ETC___d152[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_92_7_THE_ETC___d155[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_101_9_TH_ETC___d158[8] ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_74_4_THE_ETC___d172 =
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_74_4_THE_ETC___d150[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_83_5_THE_ETC___d152[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_92_7_THE_ETC___d155[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_101_9_TH_ETC___d158[0] ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_81_38_TH_ETC___d202 =
	     ret_ifc_dmhc_mslot_to_repair[81] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_81_38_TH_ETC___d212 =
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_81_38_TH_ETC___d202[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_90_39_TH_ETC___d204[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_99_41_TH_ETC___d207[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_108_43_T_ETC___d210[8] ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_81_38_TH_ETC___d224 =
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_81_38_TH_ETC___d202[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_90_39_TH_ETC___d204[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_99_41_TH_ETC___d207[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_108_43_T_ETC___d210[0] ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_83_5_THE_ETC___d152 =
	     ret_ifc_dmhc_mslot_to_repair[83] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_90_39_TH_ETC___d204 =
	     ret_ifc_dmhc_mslot_to_repair[90] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_92_7_THE_ETC___d155 =
	     ret_ifc_dmhc_mslot_to_repair[92] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_99_41_TH_ETC___d207 =
	     ret_ifc_dmhc_mslot_to_repair[99] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_BIT_104_THEN_1_ETC__q9 =
	     ret_ifc_dmhc_mslot_to_repair[104] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_BIT_113_THEN_1_ETC__q10 =
	     ret_ifc_dmhc_mslot_to_repair[113] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_BIT_77_THEN_1__ETC__q6 =
	     ret_ifc_dmhc_mslot_to_repair[77] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_BIT_86_THEN_1__ETC__q7 =
	     ret_ifc_dmhc_mslot_to_repair[86] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_BIT_95_THEN_1__ETC__q8 =
	     ret_ifc_dmhc_mslot_to_repair[95] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_ETC___d765 =
	     ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_UL_ETC___d761 ?
	       ret_ifc_dmhc_new_gslots_2 :
	       (ret_ifc_dmhc_new_gslots_1_55_BITS_1_TO_0_56_UL_ETC___d759 ?
		  ret_ifc_dmhc_new_gslots_1 :
		  ret_ifc_dmhc_new_gslots_0) ;
  assign IF_ret_ifc_dmhc_new_mslot_82_BIT_101_97_THEN_1_ETC___d676 =
	     ret_ifc_dmhc_new_mslot[101] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_82_BIT_108_61_THEN_1_ETC___d728 =
	     ret_ifc_dmhc_new_mslot[108] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_82_BIT_110_99_THEN_1_ETC___d679 =
	     ret_ifc_dmhc_new_mslot[110] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_82_BIT_117_63_THEN_1_ETC___d731 =
	     ret_ifc_dmhc_new_mslot[117] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_82_BIT_74_92_THEN_1__ETC___d668 =
	     ret_ifc_dmhc_new_mslot[74] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_82_BIT_74_92_THEN_1__ETC___d678 =
	     IF_ret_ifc_dmhc_new_mslot_82_BIT_74_92_THEN_1__ETC___d668[8] ^
	     IF_ret_ifc_dmhc_new_mslot_82_BIT_83_93_THEN_1__ETC___d670[8] ^
	     IF_ret_ifc_dmhc_new_mslot_82_BIT_92_95_THEN_1__ETC___d673[8] ^
	     IF_ret_ifc_dmhc_new_mslot_82_BIT_101_97_THEN_1_ETC___d676[8] ;
  assign IF_ret_ifc_dmhc_new_mslot_82_BIT_74_92_THEN_1__ETC___d690 =
	     IF_ret_ifc_dmhc_new_mslot_82_BIT_74_92_THEN_1__ETC___d668[0] ^
	     IF_ret_ifc_dmhc_new_mslot_82_BIT_83_93_THEN_1__ETC___d670[0] ^
	     IF_ret_ifc_dmhc_new_mslot_82_BIT_92_95_THEN_1__ETC___d673[0] ^
	     IF_ret_ifc_dmhc_new_mslot_82_BIT_101_97_THEN_1_ETC___d676[0] ;
  assign IF_ret_ifc_dmhc_new_mslot_82_BIT_81_56_THEN_1__ETC___d720 =
	     ret_ifc_dmhc_new_mslot[81] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_82_BIT_81_56_THEN_1__ETC___d730 =
	     IF_ret_ifc_dmhc_new_mslot_82_BIT_81_56_THEN_1__ETC___d720[8] ^
	     IF_ret_ifc_dmhc_new_mslot_82_BIT_90_57_THEN_1__ETC___d722[8] ^
	     IF_ret_ifc_dmhc_new_mslot_82_BIT_99_59_THEN_1__ETC___d725[8] ^
	     IF_ret_ifc_dmhc_new_mslot_82_BIT_108_61_THEN_1_ETC___d728[8] ;
  assign IF_ret_ifc_dmhc_new_mslot_82_BIT_81_56_THEN_1__ETC___d742 =
	     IF_ret_ifc_dmhc_new_mslot_82_BIT_81_56_THEN_1__ETC___d720[0] ^
	     IF_ret_ifc_dmhc_new_mslot_82_BIT_90_57_THEN_1__ETC___d722[0] ^
	     IF_ret_ifc_dmhc_new_mslot_82_BIT_99_59_THEN_1__ETC___d725[0] ^
	     IF_ret_ifc_dmhc_new_mslot_82_BIT_108_61_THEN_1_ETC___d728[0] ;
  assign IF_ret_ifc_dmhc_new_mslot_82_BIT_83_93_THEN_1__ETC___d670 =
	     ret_ifc_dmhc_new_mslot[83] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_82_BIT_90_57_THEN_1__ETC___d722 =
	     ret_ifc_dmhc_new_mslot[90] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_82_BIT_92_95_THEN_1__ETC___d673 =
	     ret_ifc_dmhc_new_mslot[92] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_82_BIT_99_59_THEN_1__ETC___d725 =
	     ret_ifc_dmhc_new_mslot[99] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_BIT_104_THEN_1_ELSE_0__q14 =
	     ret_ifc_dmhc_new_mslot[104] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_BIT_113_THEN_1_ELSE_0__q15 =
	     ret_ifc_dmhc_new_mslot[113] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_BIT_77_THEN_1_ELSE_0__q11 =
	     ret_ifc_dmhc_new_mslot[77] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_BIT_86_THEN_1_ELSE_0__q12 =
	     ret_ifc_dmhc_new_mslot[86] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_BIT_95_THEN_1_ELSE_0__q13 =
	     ret_ifc_dmhc_new_mslot[95] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_rec_value_whas__077_THEN_ret_i_ETC___d1079 =
	     ret_ifc_dmhc_rec_value_whas ? x_wget__h2155 : 73'd0 ;
  assign IF_ret_ifc_dmhc_repair_gslots_2_39_BITS_1_TO_0_ETC___d251 =
	     ret_ifc_dmhc_repair_gslots_2_39_BITS_1_TO_0_40_ETC___d247 ?
	       ret_ifc_dmhc_repair_gslots_2 :
	       (ret_ifc_dmhc_repair_gslots_1_41_BITS_1_TO_0_42_ETC___d245 ?
		  ret_ifc_dmhc_repair_gslots_1 :
		  ret_ifc_dmhc_repair_gslots_0) ;
  assign IF_ret_ifc_readReqFifoD_OUT_BIT_13_THEN_1_ELSE_0__q17 =
	     ret_ifc_readReqFifo_D_OUT[13] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifoD_OUT_BIT_22_THEN_1_ELSE_0__q18 =
	     ret_ifc_readReqFifo_D_OUT[22] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifoD_OUT_BIT_31_THEN_1_ELSE_0__q19 =
	     ret_ifc_readReqFifo_D_OUT[31] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifoD_OUT_BIT_40_THEN_1_ELSE_0__q20 =
	     ret_ifc_readReqFifo_D_OUT[40] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifoD_OUT_BIT_4_THEN_1_ELSE_0__q16 =
	     ret_ifc_readReqFifo_D_OUT[4] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__99_BIT_10_10_THE_ETC___d987 =
	     ret_ifc_readReqFifo_D_OUT[10] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__99_BIT_17_74_THE_ETC___d1039 =
	     ret_ifc_readReqFifo_D_OUT[17] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__99_BIT_19_12_THE_ETC___d990 =
	     ret_ifc_readReqFifo_D_OUT[19] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__99_BIT_1_09_THEN_ETC___d1007 =
	     IF_ret_ifc_readReqFifo_first__99_BIT_1_09_THEN_ETC___d985[0] ^
	     IF_ret_ifc_readReqFifo_first__99_BIT_10_10_THE_ETC___d987[0] ^
	     IF_ret_ifc_readReqFifo_first__99_BIT_19_12_THE_ETC___d990[0] ^
	     IF_ret_ifc_readReqFifo_first__99_BIT_28_14_THE_ETC___d993[0] ;
  assign IF_ret_ifc_readReqFifo_first__99_BIT_1_09_THEN_ETC___d985 =
	     ret_ifc_readReqFifo_D_OUT[1] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__99_BIT_1_09_THEN_ETC___d995 =
	     IF_ret_ifc_readReqFifo_first__99_BIT_1_09_THEN_ETC___d985[8] ^
	     IF_ret_ifc_readReqFifo_first__99_BIT_10_10_THE_ETC___d987[8] ^
	     IF_ret_ifc_readReqFifo_first__99_BIT_19_12_THE_ETC___d990[8] ^
	     IF_ret_ifc_readReqFifo_first__99_BIT_28_14_THE_ETC___d993[8] ;
  assign IF_ret_ifc_readReqFifo_first__99_BIT_26_76_THE_ETC___d1042 =
	     ret_ifc_readReqFifo_D_OUT[26] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__99_BIT_28_14_THE_ETC___d993 =
	     ret_ifc_readReqFifo_D_OUT[28] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__99_BIT_35_78_THE_ETC___d1045 =
	     ret_ifc_readReqFifo_D_OUT[35] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__99_BIT_37_16_THE_ETC___d996 =
	     ret_ifc_readReqFifo_D_OUT[37] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__99_BIT_44_80_THE_ETC___d1048 =
	     ret_ifc_readReqFifo_D_OUT[44] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__99_BIT_8_73_THEN_ETC___d1037 =
	     ret_ifc_readReqFifo_D_OUT[8] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__99_BIT_8_73_THEN_ETC___d1047 =
	     IF_ret_ifc_readReqFifo_first__99_BIT_8_73_THEN_ETC___d1037[8] ^
	     IF_ret_ifc_readReqFifo_first__99_BIT_17_74_THE_ETC___d1039[8] ^
	     IF_ret_ifc_readReqFifo_first__99_BIT_26_76_THE_ETC___d1042[8] ^
	     IF_ret_ifc_readReqFifo_first__99_BIT_35_78_THE_ETC___d1045[8] ;
  assign IF_ret_ifc_readReqFifo_first__99_BIT_8_73_THEN_ETC___d1059 =
	     IF_ret_ifc_readReqFifo_first__99_BIT_8_73_THEN_ETC___d1037[0] ^
	     IF_ret_ifc_readReqFifo_first__99_BIT_17_74_THE_ETC___d1039[0] ^
	     IF_ret_ifc_readReqFifo_first__99_BIT_26_76_THE_ETC___d1042[0] ^
	     IF_ret_ifc_readReqFifo_first__99_BIT_35_78_THE_ETC___d1045[0] ;
  assign _theResult_____2_fst_maddr__h34318 =
	     _theResult_____2_fst_maddr__h34350 ^
	     ret_ifc_dmhc_repair_gslots_3[17:10] ;
  assign _theResult_____2_fst_maddr__h34322 =
	     _theResult_____2_fst_maddr__h34346 ^
	     ret_ifc_dmhc_repair_gslots_2[17:10] ;
  assign _theResult_____2_fst_maddr__h34326 =
	     _theResult_____2_fst_maddr__h34342 ^
	     ret_ifc_dmhc_repair_gslots_1[17:10] ;
  assign _theResult_____2_fst_maddr__h34342 =
	     (ret_ifc_dmhc_repair_g_index == 2'd0) ?
	       8'd0 :
	       ret_ifc_dmhc_repair_gslots_0[17:10] ;
  assign _theResult_____2_fst_maddr__h34346 =
	     (ret_ifc_dmhc_repair_g_index == 2'd1) ?
	       _theResult_____2_fst_maddr__h34342 :
	       _theResult_____2_fst_maddr__h34326 ;
  assign _theResult_____2_fst_maddr__h34350 =
	     (ret_ifc_dmhc_repair_g_index == 2'd2) ?
	       _theResult_____2_fst_maddr__h34346 :
	       _theResult_____2_fst_maddr__h34322 ;
  assign _theResult_____2_fst_maddr__h89171 =
	     _theResult_____2_fst_maddr__h89203 ^
	     ret_ifc_dmhc_new_gslots_3[17:10] ;
  assign _theResult_____2_fst_maddr__h89175 =
	     _theResult_____2_fst_maddr__h89199 ^
	     ret_ifc_dmhc_new_gslots_2[17:10] ;
  assign _theResult_____2_fst_maddr__h89179 =
	     _theResult_____2_fst_maddr__h89195 ^
	     ret_ifc_dmhc_new_gslots_1[17:10] ;
  assign _theResult_____2_fst_maddr__h89195 =
	     (ret_ifc_dmhc_victim_g_index == 2'd0) ?
	       8'd0 :
	       ret_ifc_dmhc_new_gslots_0[17:10] ;
  assign _theResult_____2_fst_maddr__h89199 =
	     (ret_ifc_dmhc_victim_g_index == 2'd1) ?
	       _theResult_____2_fst_maddr__h89195 :
	       _theResult_____2_fst_maddr__h89179 ;
  assign _theResult_____2_fst_maddr__h89203 =
	     (ret_ifc_dmhc_victim_g_index == 2'd2) ?
	       _theResult_____2_fst_maddr__h89199 :
	       _theResult_____2_fst_maddr__h89175 ;
  assign _theResult_____2_fst_value__h34317 =
	     _theResult_____2_fst_value__h34349 ^
	     ret_ifc_dmhc_repair_gslots_3[90:18] ;
  assign _theResult_____2_fst_value__h34321 =
	     _theResult_____2_fst_value__h34345 ^
	     ret_ifc_dmhc_repair_gslots_2[90:18] ;
  assign _theResult_____2_fst_value__h34325 =
	     _theResult_____2_fst_value__h34341 ^
	     ret_ifc_dmhc_repair_gslots_1[90:18] ;
  assign _theResult_____2_fst_value__h34341 =
	     (ret_ifc_dmhc_repair_g_index == 2'd0) ?
	       73'd0 :
	       ret_ifc_dmhc_repair_gslots_0[90:18] ;
  assign _theResult_____2_fst_value__h34345 =
	     (ret_ifc_dmhc_repair_g_index == 2'd1) ?
	       _theResult_____2_fst_value__h34341 :
	       _theResult_____2_fst_value__h34325 ;
  assign _theResult_____2_fst_value__h34349 =
	     (ret_ifc_dmhc_repair_g_index == 2'd2) ?
	       _theResult_____2_fst_value__h34345 :
	       _theResult_____2_fst_value__h34321 ;
  assign _theResult_____2_fst_value__h34353 =
	     (ret_ifc_dmhc_repair_g_index == 2'd3) ?
	       _theResult_____2_fst_value__h34349 :
	       _theResult_____2_fst_value__h34317 ;
  assign _theResult_____2_fst_value__h89170 =
	     _theResult_____2_fst_value__h89202 ^
	     ret_ifc_dmhc_new_gslots_3[90:18] ;
  assign _theResult_____2_fst_value__h89174 =
	     _theResult_____2_fst_value__h89198 ^
	     ret_ifc_dmhc_new_gslots_2[90:18] ;
  assign _theResult_____2_fst_value__h89178 =
	     _theResult_____2_fst_value__h89194 ^
	     ret_ifc_dmhc_new_gslots_1[90:18] ;
  assign _theResult_____2_fst_value__h89194 =
	     (ret_ifc_dmhc_victim_g_index == 2'd0) ?
	       73'd0 :
	       ret_ifc_dmhc_new_gslots_0[90:18] ;
  assign _theResult_____2_fst_value__h89198 =
	     (ret_ifc_dmhc_victim_g_index == 2'd1) ?
	       _theResult_____2_fst_value__h89194 :
	       _theResult_____2_fst_value__h89178 ;
  assign _theResult_____2_fst_value__h89202 =
	     (ret_ifc_dmhc_victim_g_index == 2'd2) ?
	       _theResult_____2_fst_value__h89198 :
	       _theResult_____2_fst_value__h89174 ;
  assign _theResult_____2_fst_value__h89206 =
	     (ret_ifc_dmhc_victim_g_index == 2'd3) ?
	       _theResult_____2_fst_value__h89202 :
	       _theResult_____2_fst_value__h89170 ;
  assign _theResult_____3_fst_degree__h33554 =
	     ret_ifc_dmhc_repair_gslots_1_41_BITS_1_TO_0_42_ETC___d245 ?
	       ret_ifc_dmhc_repair_gslots_1[1:0] :
	       ret_ifc_dmhc_repair_gslots_0[1:0] ;
  assign _theResult_____3_fst_degree__h33575 =
	     ret_ifc_dmhc_repair_gslots_2_39_BITS_1_TO_0_40_ETC___d247 ?
	       ret_ifc_dmhc_repair_gslots_2[1:0] :
	       _theResult_____3_fst_degree__h33554 ;
  assign _theResult_____3_fst_degree__h88286 =
	     ret_ifc_dmhc_new_gslots_1_55_BITS_1_TO_0_56_UL_ETC___d759 ?
	       ret_ifc_dmhc_new_gslots_1[1:0] :
	       ret_ifc_dmhc_new_gslots_0[1:0] ;
  assign _theResult_____3_fst_degree__h88307 =
	     ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_UL_ETC___d761 ?
	       ret_ifc_dmhc_new_gslots_2[1:0] :
	       _theResult_____3_fst_degree__h88286 ;
  assign _theResult_____3_fst_mslot__h88285 =
	     ret_ifc_dmhc_new_gslots_1_55_BITS_1_TO_0_56_UL_ETC___d759 ?
	       ret_ifc_dmhc_new_gslots_1[9:2] :
	       ret_ifc_dmhc_new_gslots_0[9:2] ;
  assign _theResult_____3_fst_mslot__h88306 =
	     ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_UL_ETC___d761 ?
	       ret_ifc_dmhc_new_gslots_2[9:2] :
	       _theResult_____3_fst_mslot__h88285 ;
  assign mslot__h34302 =
	     (ret_ifc_dmhc_repair_g_index == 2'd0) ?
	       ret_ifc_dmhc_repair_gslots_0[9:2] :
	       ret_ifc_dmhc_victim_mslot_addr ;
  assign mslot__h34574 =
	     (ret_ifc_dmhc_repair_g_index == 2'd1) ?
	       ret_ifc_dmhc_repair_gslots_1[9:2] :
	       ret_ifc_dmhc_victim_mslot_addr ;
  assign mslot__h34699 =
	     (ret_ifc_dmhc_repair_g_index == 2'd2) ?
	       ret_ifc_dmhc_repair_gslots_2[9:2] :
	       ret_ifc_dmhc_victim_mslot_addr ;
  assign mslot__h34824 =
	     (ret_ifc_dmhc_repair_g_index == 2'd3) ?
	       ret_ifc_dmhc_repair_gslots_3[9:2] :
	       ret_ifc_dmhc_victim_mslot_addr ;
  assign n_degree__h89139 = ret_ifc_dmhc_new_gslots_0[1:0] + 2'd1 ;
  assign n_degree__h89436 = ret_ifc_dmhc_new_gslots_1[1:0] + 2'd1 ;
  assign n_degree__h89584 = ret_ifc_dmhc_new_gslots_2[1:0] + 2'd1 ;
  assign n_degree__h89732 = ret_ifc_dmhc_new_gslots_3[1:0] + 2'd1 ;
  assign n_maddr__h34281 =
	     tmp_gslot_maddr__h34314 ^ ret_ifc_dmhc_victim_mslot_addr ;
  assign n_maddr__h89130 =
	     tmp_gslot_maddr__h89167 ^ ret_ifc_dmhc_mslot_counter ;
  assign n_value__h34280 =
	     _theResult_____2_fst_value__h34353 ^
	     ret_ifc_dmhc_mslot_to_repair[72:0] ;
  assign n_value__h89129 =
	     _theResult_____2_fst_value__h89206 ^
	     ret_ifc_dmhc_new_mslot[72:0] ;
  assign re_maddr__h92111 =
	     ret_ifc_dmhc_hash_units_0_g_table_DOA[17:10] ^
	     ret_ifc_dmhc_hash_units_1_g_table_DOA[17:10] ^
	     ret_ifc_dmhc_hash_units_2_g_table_DOA[17:10] ^
	     ret_ifc_dmhc_hash_units_3_g_table_DOA[17:10] ;
  assign re_value__h92112 =
	     ret_ifc_dmhc_hash_units_0_g_table_DOA[90:18] ^
	     ret_ifc_dmhc_hash_units_1_g_table_DOA[90:18] ^
	     ret_ifc_dmhc_hash_units_2_g_table_DOA[90:18] ^
	     ret_ifc_dmhc_hash_units_3_g_table_DOA[90:18] ;
  assign ret_ifc_dmhc_evictee_mslot_67_BIT_73_68_XOR_re_ETC___d376 =
	     ret_ifc_dmhc_evictee_mslot[73] ^ ret_ifc_dmhc_evictee_mslot[82] ^
	     ret_ifc_dmhc_evictee_mslot[91] ^
	     ret_ifc_dmhc_evictee_mslot[100] ^
	     ret_ifc_dmhc_evictee_mslot[109] ;
  assign ret_ifc_dmhc_evictee_mslot_67_BIT_75_86_XOR_re_ETC___d394 =
	     ret_ifc_dmhc_evictee_mslot[75] ^ ret_ifc_dmhc_evictee_mslot[84] ^
	     ret_ifc_dmhc_evictee_mslot[93] ^
	     ret_ifc_dmhc_evictee_mslot[102] ^
	     ret_ifc_dmhc_evictee_mslot[111] ;
  assign ret_ifc_dmhc_evictee_mslot_67_BIT_76_95_XOR_re_ETC___d403 =
	     ret_ifc_dmhc_evictee_mslot[76] ^ ret_ifc_dmhc_evictee_mslot[85] ^
	     ret_ifc_dmhc_evictee_mslot[94] ^
	     ret_ifc_dmhc_evictee_mslot[103] ^
	     ret_ifc_dmhc_evictee_mslot[112] ;
  assign ret_ifc_dmhc_evictee_mslot_67_BIT_77_04_XOR_re_ETC___d412 =
	     ret_ifc_dmhc_evictee_mslot[77] ^ ret_ifc_dmhc_evictee_mslot[86] ^
	     ret_ifc_dmhc_evictee_mslot[95] ^
	     ret_ifc_dmhc_evictee_mslot[104] ^
	     ret_ifc_dmhc_evictee_mslot[113] ;
  assign ret_ifc_dmhc_evictee_mslot_67_BIT_77_04_XOR_re_ETC___d530 =
	     { ret_ifc_dmhc_evictee_mslot_67_BIT_77_04_XOR_re_ETC___d412,
	       ret_ifc_dmhc_evictee_mslot_67_BIT_75_86_XOR_re_ETC___d394,
	       ret_ifc_dmhc_evictee_mslot_67_BIT_79_23_XOR_re_ETC___d431,
	       ret_ifc_dmhc_evictee_mslot_67_BIT_73_68_XOR_re_ETC___d376,
	       IF_ret_ifc_dmhc_evictee_mslot_67_BIT_81_41_THE_ETC___d527 ^
	       IF_ret_ifc_dmhc_evictee_mslot_67_BIT_117_48_TH_ETC___d516[0] } ;
  assign ret_ifc_dmhc_evictee_mslot_67_BIT_78_13_XOR_re_ETC___d421 =
	     ret_ifc_dmhc_evictee_mslot[78] ^ ret_ifc_dmhc_evictee_mslot[87] ^
	     ret_ifc_dmhc_evictee_mslot[96] ^
	     ret_ifc_dmhc_evictee_mslot[105] ^
	     ret_ifc_dmhc_evictee_mslot[114] ;
  assign ret_ifc_dmhc_evictee_mslot_67_BIT_78_13_XOR_re_ETC___d478 =
	     { ret_ifc_dmhc_evictee_mslot_67_BIT_78_13_XOR_re_ETC___d421,
	       ret_ifc_dmhc_evictee_mslot_67_BIT_75_86_XOR_re_ETC___d394,
	       ret_ifc_dmhc_evictee_mslot_67_BIT_76_95_XOR_re_ETC___d403,
	       ret_ifc_dmhc_evictee_mslot_67_BIT_73_68_XOR_re_ETC___d376,
	       IF_ret_ifc_dmhc_evictee_mslot_67_BIT_74_77_THE_ETC___d475 ^
	       IF_ret_ifc_dmhc_evictee_mslot_67_BIT_110_84_TH_ETC___d464[0] } ;
  assign ret_ifc_dmhc_evictee_mslot_67_BIT_79_23_XOR_re_ETC___d431 =
	     ret_ifc_dmhc_evictee_mslot[79] ^ ret_ifc_dmhc_evictee_mslot[88] ^
	     ret_ifc_dmhc_evictee_mslot[97] ^
	     ret_ifc_dmhc_evictee_mslot[106] ^
	     ret_ifc_dmhc_evictee_mslot[115] ;
  assign ret_ifc_dmhc_evictee_mslot_67_BIT_80_32_XOR_re_ETC___d440 =
	     ret_ifc_dmhc_evictee_mslot[80] ^ ret_ifc_dmhc_evictee_mslot[89] ^
	     ret_ifc_dmhc_evictee_mslot[98] ^
	     ret_ifc_dmhc_evictee_mslot[107] ^
	     ret_ifc_dmhc_evictee_mslot[116] ;
  assign ret_ifc_dmhc_evictee_mslot_67_BIT_81_41_XOR_re_ETC___d449 =
	     ret_ifc_dmhc_evictee_mslot[81] ^ ret_ifc_dmhc_evictee_mslot[90] ^
	     ret_ifc_dmhc_evictee_mslot[99] ^
	     ret_ifc_dmhc_evictee_mslot[108] ^
	     ret_ifc_dmhc_evictee_mslot[117] ;
  assign ret_ifc_dmhc_hash_units_0_init_AND_ret_ifc_dmh_ETC___d312 =
	     ret_ifc_dmhc_hash_units_0_init &&
	     ret_ifc_dmhc_hash_units_1_init &&
	     ret_ifc_dmhc_hash_units_2_init &&
	     ret_ifc_dmhc_hash_units_3_init ;
  assign ret_ifc_dmhc_ldvn_abort_whas__8_AND_ret_ifc_dm_ETC___d326 =
	     (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd0 ||
	      ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd7) &&
	     (!ret_ifc_dmhc_ldvn_start_reg_1 ||
	      ret_ifc_dmhc_ldvn_state_fired) ;
  assign ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d854 =
	     (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd0 ||
	      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd12) &&
	     (!ret_ifc_dmhc_mslot_replacement_start_reg_1 ||
	      ret_ifc_dmhc_mslot_replacement_state_fired) ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_73_5_XOR_re_ETC___d73 =
	     ret_ifc_dmhc_mslot_to_repair[73] ^
	     ret_ifc_dmhc_mslot_to_repair[82] ^
	     ret_ifc_dmhc_mslot_to_repair[91] ^
	     ret_ifc_dmhc_mslot_to_repair[100] ^
	     ret_ifc_dmhc_mslot_to_repair[109] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_75_3_XOR_re_ETC___d91 =
	     ret_ifc_dmhc_mslot_to_repair[75] ^
	     ret_ifc_dmhc_mslot_to_repair[84] ^
	     ret_ifc_dmhc_mslot_to_repair[93] ^
	     ret_ifc_dmhc_mslot_to_repair[102] ^
	     ret_ifc_dmhc_mslot_to_repair[111] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_76_2_XOR_re_ETC___d100 =
	     ret_ifc_dmhc_mslot_to_repair[76] ^
	     ret_ifc_dmhc_mslot_to_repair[85] ^
	     ret_ifc_dmhc_mslot_to_repair[94] ^
	     ret_ifc_dmhc_mslot_to_repair[103] ^
	     ret_ifc_dmhc_mslot_to_repair[112] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_77_01_XOR_r_ETC___d109 =
	     ret_ifc_dmhc_mslot_to_repair[77] ^
	     ret_ifc_dmhc_mslot_to_repair[86] ^
	     ret_ifc_dmhc_mslot_to_repair[95] ^
	     ret_ifc_dmhc_mslot_to_repair[104] ^
	     ret_ifc_dmhc_mslot_to_repair[113] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_77_01_XOR_r_ETC___d227 =
	     { ret_ifc_dmhc_mslot_to_repair_4_BIT_77_01_XOR_r_ETC___d109,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_75_3_XOR_re_ETC___d91,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_79_20_XOR_r_ETC___d128,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_73_5_XOR_re_ETC___d73,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_81_38_TH_ETC___d224 ^
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_117_45_T_ETC___d213[0] } ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_78_10_XOR_r_ETC___d118 =
	     ret_ifc_dmhc_mslot_to_repair[78] ^
	     ret_ifc_dmhc_mslot_to_repair[87] ^
	     ret_ifc_dmhc_mslot_to_repair[96] ^
	     ret_ifc_dmhc_mslot_to_repair[105] ^
	     ret_ifc_dmhc_mslot_to_repair[114] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_78_10_XOR_r_ETC___d175 =
	     { ret_ifc_dmhc_mslot_to_repair_4_BIT_78_10_XOR_r_ETC___d118,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_75_3_XOR_re_ETC___d91,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_76_2_XOR_re_ETC___d100,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_73_5_XOR_re_ETC___d73,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_74_4_THE_ETC___d172 ^
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_110_1_TH_ETC___d161[0] } ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_79_20_XOR_r_ETC___d128 =
	     ret_ifc_dmhc_mslot_to_repair[79] ^
	     ret_ifc_dmhc_mslot_to_repair[88] ^
	     ret_ifc_dmhc_mslot_to_repair[97] ^
	     ret_ifc_dmhc_mslot_to_repair[106] ^
	     ret_ifc_dmhc_mslot_to_repair[115] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_80_29_XOR_r_ETC___d137 =
	     ret_ifc_dmhc_mslot_to_repair[80] ^
	     ret_ifc_dmhc_mslot_to_repair[89] ^
	     ret_ifc_dmhc_mslot_to_repair[98] ^
	     ret_ifc_dmhc_mslot_to_repair[107] ^
	     ret_ifc_dmhc_mslot_to_repair[116] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_81_38_XOR_r_ETC___d146 =
	     ret_ifc_dmhc_mslot_to_repair[81] ^
	     ret_ifc_dmhc_mslot_to_repair[90] ^
	     ret_ifc_dmhc_mslot_to_repair[99] ^
	     ret_ifc_dmhc_mslot_to_repair[108] ^
	     ret_ifc_dmhc_mslot_to_repair[117] ;
  assign ret_ifc_dmhc_new_gslots_1_55_BITS_1_TO_0_56_UL_ETC___d759 =
	     ret_ifc_dmhc_new_gslots_1[1:0] < ret_ifc_dmhc_new_gslots_0[1:0] ;
  assign ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_UL_ETC___d761 =
	     ret_ifc_dmhc_new_gslots_2[1:0] <
	     _theResult_____3_fst_degree__h88286 ;
  assign ret_ifc_dmhc_new_gslots_3_51_BITS_1_TO_0_52_UL_ETC___d763 =
	     ret_ifc_dmhc_new_gslots_3[1:0] <
	     _theResult_____3_fst_degree__h88307 ;
  assign ret_ifc_dmhc_new_mslot_82_BIT_73_83_XOR_ret_if_ETC___d591 =
	     ret_ifc_dmhc_new_mslot[73] ^ ret_ifc_dmhc_new_mslot[82] ^
	     ret_ifc_dmhc_new_mslot[91] ^
	     ret_ifc_dmhc_new_mslot[100] ^
	     ret_ifc_dmhc_new_mslot[109] ;
  assign ret_ifc_dmhc_new_mslot_82_BIT_75_01_XOR_ret_if_ETC___d609 =
	     ret_ifc_dmhc_new_mslot[75] ^ ret_ifc_dmhc_new_mslot[84] ^
	     ret_ifc_dmhc_new_mslot[93] ^
	     ret_ifc_dmhc_new_mslot[102] ^
	     ret_ifc_dmhc_new_mslot[111] ;
  assign ret_ifc_dmhc_new_mslot_82_BIT_76_10_XOR_ret_if_ETC___d618 =
	     ret_ifc_dmhc_new_mslot[76] ^ ret_ifc_dmhc_new_mslot[85] ^
	     ret_ifc_dmhc_new_mslot[94] ^
	     ret_ifc_dmhc_new_mslot[103] ^
	     ret_ifc_dmhc_new_mslot[112] ;
  assign ret_ifc_dmhc_new_mslot_82_BIT_77_19_XOR_ret_if_ETC___d627 =
	     ret_ifc_dmhc_new_mslot[77] ^ ret_ifc_dmhc_new_mslot[86] ^
	     ret_ifc_dmhc_new_mslot[95] ^
	     ret_ifc_dmhc_new_mslot[104] ^
	     ret_ifc_dmhc_new_mslot[113] ;
  assign ret_ifc_dmhc_new_mslot_82_BIT_77_19_XOR_ret_if_ETC___d745 =
	     { ret_ifc_dmhc_new_mslot_82_BIT_77_19_XOR_ret_if_ETC___d627,
	       ret_ifc_dmhc_new_mslot_82_BIT_75_01_XOR_ret_if_ETC___d609,
	       ret_ifc_dmhc_new_mslot_82_BIT_79_38_XOR_ret_if_ETC___d646,
	       ret_ifc_dmhc_new_mslot_82_BIT_73_83_XOR_ret_if_ETC___d591,
	       IF_ret_ifc_dmhc_new_mslot_82_BIT_81_56_THEN_1__ETC___d742 ^
	       IF_ret_ifc_dmhc_new_mslot_82_BIT_117_63_THEN_1_ETC___d731[0] } ;
  assign ret_ifc_dmhc_new_mslot_82_BIT_78_28_XOR_ret_if_ETC___d636 =
	     ret_ifc_dmhc_new_mslot[78] ^ ret_ifc_dmhc_new_mslot[87] ^
	     ret_ifc_dmhc_new_mslot[96] ^
	     ret_ifc_dmhc_new_mslot[105] ^
	     ret_ifc_dmhc_new_mslot[114] ;
  assign ret_ifc_dmhc_new_mslot_82_BIT_78_28_XOR_ret_if_ETC___d693 =
	     { ret_ifc_dmhc_new_mslot_82_BIT_78_28_XOR_ret_if_ETC___d636,
	       ret_ifc_dmhc_new_mslot_82_BIT_75_01_XOR_ret_if_ETC___d609,
	       ret_ifc_dmhc_new_mslot_82_BIT_76_10_XOR_ret_if_ETC___d618,
	       ret_ifc_dmhc_new_mslot_82_BIT_73_83_XOR_ret_if_ETC___d591,
	       IF_ret_ifc_dmhc_new_mslot_82_BIT_74_92_THEN_1__ETC___d690 ^
	       IF_ret_ifc_dmhc_new_mslot_82_BIT_110_99_THEN_1_ETC___d679[0] } ;
  assign ret_ifc_dmhc_new_mslot_82_BIT_79_38_XOR_ret_if_ETC___d646 =
	     ret_ifc_dmhc_new_mslot[79] ^ ret_ifc_dmhc_new_mslot[88] ^
	     ret_ifc_dmhc_new_mslot[97] ^
	     ret_ifc_dmhc_new_mslot[106] ^
	     ret_ifc_dmhc_new_mslot[115] ;
  assign ret_ifc_dmhc_new_mslot_82_BIT_80_47_XOR_ret_if_ETC___d655 =
	     ret_ifc_dmhc_new_mslot[80] ^ ret_ifc_dmhc_new_mslot[89] ^
	     ret_ifc_dmhc_new_mslot[98] ^
	     ret_ifc_dmhc_new_mslot[107] ^
	     ret_ifc_dmhc_new_mslot[116] ;
  assign ret_ifc_dmhc_new_mslot_82_BIT_81_56_XOR_ret_if_ETC___d664 =
	     ret_ifc_dmhc_new_mslot[81] ^ ret_ifc_dmhc_new_mslot[90] ^
	     ret_ifc_dmhc_new_mslot[99] ^
	     ret_ifc_dmhc_new_mslot[108] ^
	     ret_ifc_dmhc_new_mslot[117] ;
  assign ret_ifc_dmhc_repair_gslots_1_41_BITS_1_TO_0_42_ETC___d245 =
	     ret_ifc_dmhc_repair_gslots_1[1:0] <
	     ret_ifc_dmhc_repair_gslots_0[1:0] ;
  assign ret_ifc_dmhc_repair_gslots_2_39_BITS_1_TO_0_40_ETC___d247 =
	     ret_ifc_dmhc_repair_gslots_2[1:0] <
	     _theResult_____3_fst_degree__h33554 ;
  assign ret_ifc_dmhc_repair_gslots_3_37_BITS_1_TO_0_38_ETC___d249 =
	     ret_ifc_dmhc_repair_gslots_3[1:0] <
	     _theResult_____3_fst_degree__h33575 ;
  assign ret_ifc_readReqFifo_first__99_BIT_0_00_XOR_ret_ETC___d908 =
	     ret_ifc_readReqFifo_D_OUT[0] ^ ret_ifc_readReqFifo_D_OUT[9] ^
	     ret_ifc_readReqFifo_D_OUT[18] ^
	     ret_ifc_readReqFifo_D_OUT[27] ^
	     ret_ifc_readReqFifo_D_OUT[36] ;
  assign ret_ifc_readReqFifo_first__99_BIT_2_18_XOR_ret_ETC___d926 =
	     ret_ifc_readReqFifo_D_OUT[2] ^ ret_ifc_readReqFifo_D_OUT[11] ^
	     ret_ifc_readReqFifo_D_OUT[20] ^
	     ret_ifc_readReqFifo_D_OUT[29] ^
	     ret_ifc_readReqFifo_D_OUT[38] ;
  assign ret_ifc_readReqFifo_first__99_BIT_3_27_XOR_ret_ETC___d935 =
	     ret_ifc_readReqFifo_D_OUT[3] ^ ret_ifc_readReqFifo_D_OUT[12] ^
	     ret_ifc_readReqFifo_D_OUT[21] ^
	     ret_ifc_readReqFifo_D_OUT[30] ^
	     ret_ifc_readReqFifo_D_OUT[39] ;
  assign ret_ifc_readReqFifo_first__99_BIT_4_36_XOR_ret_ETC___d1062 =
	     { ret_ifc_readReqFifo_first__99_BIT_4_36_XOR_ret_ETC___d944,
	       ret_ifc_readReqFifo_first__99_BIT_2_18_XOR_ret_ETC___d926,
	       ret_ifc_readReqFifo_first__99_BIT_6_55_XOR_ret_ETC___d963,
	       ret_ifc_readReqFifo_first__99_BIT_0_00_XOR_ret_ETC___d908,
	       IF_ret_ifc_readReqFifo_first__99_BIT_8_73_THEN_ETC___d1059 ^
	       IF_ret_ifc_readReqFifo_first__99_BIT_44_80_THE_ETC___d1048[0] } ;
  assign ret_ifc_readReqFifo_first__99_BIT_4_36_XOR_ret_ETC___d944 =
	     ret_ifc_readReqFifo_D_OUT[4] ^ ret_ifc_readReqFifo_D_OUT[13] ^
	     ret_ifc_readReqFifo_D_OUT[22] ^
	     ret_ifc_readReqFifo_D_OUT[31] ^
	     ret_ifc_readReqFifo_D_OUT[40] ;
  assign ret_ifc_readReqFifo_first__99_BIT_5_45_XOR_ret_ETC___d1010 =
	     { ret_ifc_readReqFifo_first__99_BIT_5_45_XOR_ret_ETC___d953,
	       ret_ifc_readReqFifo_first__99_BIT_2_18_XOR_ret_ETC___d926,
	       ret_ifc_readReqFifo_first__99_BIT_3_27_XOR_ret_ETC___d935,
	       ret_ifc_readReqFifo_first__99_BIT_0_00_XOR_ret_ETC___d908,
	       IF_ret_ifc_readReqFifo_first__99_BIT_1_09_THEN_ETC___d1007 ^
	       IF_ret_ifc_readReqFifo_first__99_BIT_37_16_THE_ETC___d996[0] } ;
  assign ret_ifc_readReqFifo_first__99_BIT_5_45_XOR_ret_ETC___d953 =
	     ret_ifc_readReqFifo_D_OUT[5] ^ ret_ifc_readReqFifo_D_OUT[14] ^
	     ret_ifc_readReqFifo_D_OUT[23] ^
	     ret_ifc_readReqFifo_D_OUT[32] ^
	     ret_ifc_readReqFifo_D_OUT[41] ;
  assign ret_ifc_readReqFifo_first__99_BIT_6_55_XOR_ret_ETC___d963 =
	     ret_ifc_readReqFifo_D_OUT[6] ^ ret_ifc_readReqFifo_D_OUT[15] ^
	     ret_ifc_readReqFifo_D_OUT[24] ^
	     ret_ifc_readReqFifo_D_OUT[33] ^
	     ret_ifc_readReqFifo_D_OUT[42] ;
  assign ret_ifc_readReqFifo_first__99_BIT_7_64_XOR_ret_ETC___d972 =
	     ret_ifc_readReqFifo_D_OUT[7] ^ ret_ifc_readReqFifo_D_OUT[16] ^
	     ret_ifc_readReqFifo_D_OUT[25] ^
	     ret_ifc_readReqFifo_D_OUT[34] ^
	     ret_ifc_readReqFifo_D_OUT[43] ;
  assign ret_ifc_readReqFifo_first__99_BIT_8_73_XOR_ret_ETC___d981 =
	     ret_ifc_readReqFifo_D_OUT[8] ^ ret_ifc_readReqFifo_D_OUT[17] ^
	     ret_ifc_readReqFifo_D_OUT[26] ^
	     ret_ifc_readReqFifo_D_OUT[35] ^
	     ret_ifc_readReqFifo_D_OUT[44] ;
  assign tmp_gslot_maddr__h34314 =
	     (ret_ifc_dmhc_repair_g_index == 2'd3) ?
	       _theResult_____2_fst_maddr__h34350 :
	       _theResult_____2_fst_maddr__h34318 ;
  assign tmp_gslot_maddr__h89167 =
	     (ret_ifc_dmhc_victim_g_index == 2'd3) ?
	       _theResult_____2_fst_maddr__h89203 :
	       _theResult_____2_fst_maddr__h89171 ;
  assign x__h90765 = ret_ifc_dmhc_mslot_counter + 8'd1 ;
  assign x_degree__h71519 = ret_ifc_dmhc_evictee_gslots_0[1:0] - 2'd1 ;
  assign x_degree__h71818 = ret_ifc_dmhc_evictee_gslots_1[1:0] - 2'd1 ;
  assign x_degree__h72117 = ret_ifc_dmhc_evictee_gslots_2[1:0] - 2'd1 ;
  assign x_degree__h72416 = ret_ifc_dmhc_evictee_gslots_3[1:0] - 2'd1 ;
  assign x_wget__h2155 =
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables ?
	       re_value__h92112 :
	       ret_ifc_dmhc_m_table_DOA[72:0] ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        ret_ifc_dmhc_hash_units_0_gslot_counter <= `BSV_ASSIGNMENT_DELAY 9'd0;
	ret_ifc_dmhc_hash_units_0_init <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_0_is_miss <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_1_gslot_counter <= `BSV_ASSIGNMENT_DELAY 9'd0;
	ret_ifc_dmhc_hash_units_1_init <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_1_is_miss <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_2_gslot_counter <= `BSV_ASSIGNMENT_DELAY 9'd0;
	ret_ifc_dmhc_hash_units_2_init <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_2_is_miss <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_3_gslot_counter <= `BSV_ASSIGNMENT_DELAY 9'd0;
	ret_ifc_dmhc_hash_units_3_init <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_3_is_miss <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_inited <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_ldvn_start_reg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_ldvn_start_reg_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_ldvn_state_can_overlap <= `BSV_ASSIGNMENT_DELAY 1'd1;
	ret_ifc_dmhc_ldvn_state_fired <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_ldvn_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY 4'd0;
	ret_ifc_dmhc_miss_service <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_mslot_counter <= `BSV_ASSIGNMENT_DELAY 8'd0;
	ret_ifc_dmhc_mslot_replacement_start_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	ret_ifc_dmhc_mslot_replacement_start_reg_1 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	ret_ifc_dmhc_mslot_replacement_state_can_overlap <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	ret_ifc_dmhc_mslot_replacement_state_fired <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	ret_ifc_dmhc_mslot_replacement_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	ret_ifc_dmhc_stage <= `BSV_ASSIGNMENT_DELAY 2'd0;
      end
    else
      begin
        if (ret_ifc_dmhc_hash_units_0_gslot_counter_EN)
	  ret_ifc_dmhc_hash_units_0_gslot_counter <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_0_gslot_counter_D_IN;
	if (ret_ifc_dmhc_hash_units_0_init_EN)
	  ret_ifc_dmhc_hash_units_0_init <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_0_init_D_IN;
	if (ret_ifc_dmhc_hash_units_0_is_miss_EN)
	  ret_ifc_dmhc_hash_units_0_is_miss <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_0_is_miss_D_IN;
	if (ret_ifc_dmhc_hash_units_1_gslot_counter_EN)
	  ret_ifc_dmhc_hash_units_1_gslot_counter <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_1_gslot_counter_D_IN;
	if (ret_ifc_dmhc_hash_units_1_init_EN)
	  ret_ifc_dmhc_hash_units_1_init <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_1_init_D_IN;
	if (ret_ifc_dmhc_hash_units_1_is_miss_EN)
	  ret_ifc_dmhc_hash_units_1_is_miss <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_1_is_miss_D_IN;
	if (ret_ifc_dmhc_hash_units_2_gslot_counter_EN)
	  ret_ifc_dmhc_hash_units_2_gslot_counter <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_2_gslot_counter_D_IN;
	if (ret_ifc_dmhc_hash_units_2_init_EN)
	  ret_ifc_dmhc_hash_units_2_init <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_2_init_D_IN;
	if (ret_ifc_dmhc_hash_units_2_is_miss_EN)
	  ret_ifc_dmhc_hash_units_2_is_miss <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_2_is_miss_D_IN;
	if (ret_ifc_dmhc_hash_units_3_gslot_counter_EN)
	  ret_ifc_dmhc_hash_units_3_gslot_counter <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_3_gslot_counter_D_IN;
	if (ret_ifc_dmhc_hash_units_3_init_EN)
	  ret_ifc_dmhc_hash_units_3_init <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_3_init_D_IN;
	if (ret_ifc_dmhc_hash_units_3_is_miss_EN)
	  ret_ifc_dmhc_hash_units_3_is_miss <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_3_is_miss_D_IN;
	if (ret_ifc_dmhc_inited_EN)
	  ret_ifc_dmhc_inited <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_inited_D_IN;
	if (ret_ifc_dmhc_ldvn_start_reg_EN)
	  ret_ifc_dmhc_ldvn_start_reg <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_ldvn_start_reg_D_IN;
	if (ret_ifc_dmhc_ldvn_start_reg_1_EN)
	  ret_ifc_dmhc_ldvn_start_reg_1 <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_ldvn_start_reg_1_D_IN;
	if (ret_ifc_dmhc_ldvn_state_can_overlap_EN)
	  ret_ifc_dmhc_ldvn_state_can_overlap <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_ldvn_state_can_overlap_D_IN;
	if (ret_ifc_dmhc_ldvn_state_fired_EN)
	  ret_ifc_dmhc_ldvn_state_fired <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_ldvn_state_fired_D_IN;
	if (ret_ifc_dmhc_ldvn_state_mkFSMstate_EN)
	  ret_ifc_dmhc_ldvn_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN;
	if (ret_ifc_dmhc_miss_service_EN)
	  ret_ifc_dmhc_miss_service <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_miss_service_D_IN;
	if (ret_ifc_dmhc_mslot_counter_EN)
	  ret_ifc_dmhc_mslot_counter <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_mslot_counter_D_IN;
	if (ret_ifc_dmhc_mslot_replacement_start_reg_EN)
	  ret_ifc_dmhc_mslot_replacement_start_reg <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_mslot_replacement_start_reg_D_IN;
	if (ret_ifc_dmhc_mslot_replacement_start_reg_1_EN)
	  ret_ifc_dmhc_mslot_replacement_start_reg_1 <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_mslot_replacement_start_reg_1_D_IN;
	if (ret_ifc_dmhc_mslot_replacement_state_can_overlap_EN)
	  ret_ifc_dmhc_mslot_replacement_state_can_overlap <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_mslot_replacement_state_can_overlap_D_IN;
	if (ret_ifc_dmhc_mslot_replacement_state_fired_EN)
	  ret_ifc_dmhc_mslot_replacement_state_fired <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_mslot_replacement_state_fired_D_IN;
	if (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_EN)
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN;
	if (ret_ifc_dmhc_stage_EN)
	  ret_ifc_dmhc_stage <= `BSV_ASSIGNMENT_DELAY ret_ifc_dmhc_stage_D_IN;
      end
    if (ret_ifc_dmhc_evictee_gslots_0_EN)
      ret_ifc_dmhc_evictee_gslots_0 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_gslots_0_D_IN;
    if (ret_ifc_dmhc_evictee_gslots_1_EN)
      ret_ifc_dmhc_evictee_gslots_1 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_gslots_1_D_IN;
    if (ret_ifc_dmhc_evictee_gslots_2_EN)
      ret_ifc_dmhc_evictee_gslots_2 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_gslots_2_D_IN;
    if (ret_ifc_dmhc_evictee_gslots_3_EN)
      ret_ifc_dmhc_evictee_gslots_3 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_gslots_3_D_IN;
    if (ret_ifc_dmhc_evictee_hvals_0_EN)
      ret_ifc_dmhc_evictee_hvals_0 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_hvals_0_D_IN;
    if (ret_ifc_dmhc_evictee_hvals_1_EN)
      ret_ifc_dmhc_evictee_hvals_1 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_hvals_1_D_IN;
    if (ret_ifc_dmhc_evictee_hvals_2_EN)
      ret_ifc_dmhc_evictee_hvals_2 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_hvals_2_D_IN;
    if (ret_ifc_dmhc_evictee_hvals_3_EN)
      ret_ifc_dmhc_evictee_hvals_3 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_hvals_3_D_IN;
    if (ret_ifc_dmhc_evictee_mslot_EN)
      ret_ifc_dmhc_evictee_mslot <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_mslot_D_IN;
    if (ret_ifc_dmhc_mslot_to_repair_EN)
      ret_ifc_dmhc_mslot_to_repair <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_mslot_to_repair_D_IN;
    if (ret_ifc_dmhc_new_gslots_0_EN)
      ret_ifc_dmhc_new_gslots_0 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_gslots_0_D_IN;
    if (ret_ifc_dmhc_new_gslots_1_EN)
      ret_ifc_dmhc_new_gslots_1 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_gslots_1_D_IN;
    if (ret_ifc_dmhc_new_gslots_2_EN)
      ret_ifc_dmhc_new_gslots_2 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_gslots_2_D_IN;
    if (ret_ifc_dmhc_new_gslots_3_EN)
      ret_ifc_dmhc_new_gslots_3 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_gslots_3_D_IN;
    if (ret_ifc_dmhc_new_hvals_0_EN)
      ret_ifc_dmhc_new_hvals_0 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_hvals_0_D_IN;
    if (ret_ifc_dmhc_new_hvals_1_EN)
      ret_ifc_dmhc_new_hvals_1 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_hvals_1_D_IN;
    if (ret_ifc_dmhc_new_hvals_2_EN)
      ret_ifc_dmhc_new_hvals_2 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_hvals_2_D_IN;
    if (ret_ifc_dmhc_new_hvals_3_EN)
      ret_ifc_dmhc_new_hvals_3 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_hvals_3_D_IN;
    if (ret_ifc_dmhc_new_mslot_EN)
      ret_ifc_dmhc_new_mslot <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_mslot_D_IN;
    if (ret_ifc_dmhc_repair_g_index_EN)
      ret_ifc_dmhc_repair_g_index <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_g_index_D_IN;
    if (ret_ifc_dmhc_repair_gslot_EN)
      ret_ifc_dmhc_repair_gslot <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_gslot_D_IN;
    if (ret_ifc_dmhc_repair_gslots_0_EN)
      ret_ifc_dmhc_repair_gslots_0 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_gslots_0_D_IN;
    if (ret_ifc_dmhc_repair_gslots_1_EN)
      ret_ifc_dmhc_repair_gslots_1 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_gslots_1_D_IN;
    if (ret_ifc_dmhc_repair_gslots_2_EN)
      ret_ifc_dmhc_repair_gslots_2 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_gslots_2_D_IN;
    if (ret_ifc_dmhc_repair_gslots_3_EN)
      ret_ifc_dmhc_repair_gslots_3 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_gslots_3_D_IN;
    if (ret_ifc_dmhc_repair_hvals_0_EN)
      ret_ifc_dmhc_repair_hvals_0 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_hvals_0_D_IN;
    if (ret_ifc_dmhc_repair_hvals_1_EN)
      ret_ifc_dmhc_repair_hvals_1 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_hvals_1_D_IN;
    if (ret_ifc_dmhc_repair_hvals_2_EN)
      ret_ifc_dmhc_repair_hvals_2 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_hvals_2_D_IN;
    if (ret_ifc_dmhc_repair_hvals_3_EN)
      ret_ifc_dmhc_repair_hvals_3 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_hvals_3_D_IN;
    if (ret_ifc_dmhc_repair_mslot_EN)
      ret_ifc_dmhc_repair_mslot <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_mslot_D_IN;
    if (ret_ifc_dmhc_victim_g_index_EN)
      ret_ifc_dmhc_victim_g_index <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_victim_g_index_D_IN;
    if (ret_ifc_dmhc_victim_gslot_EN)
      ret_ifc_dmhc_victim_gslot <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_victim_gslot_D_IN;
    if (ret_ifc_dmhc_victim_mslot_EN)
      ret_ifc_dmhc_victim_mslot <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_victim_mslot_D_IN;
    if (ret_ifc_dmhc_victim_mslot_addr_EN)
      ret_ifc_dmhc_victim_mslot_addr <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_victim_mslot_addr_D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    ret_ifc_dmhc_evictee_gslots_0 = 91'h2AAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_evictee_gslots_1 = 91'h2AAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_evictee_gslots_2 = 91'h2AAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_evictee_gslots_3 = 91'h2AAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_evictee_hvals_0 = 9'h0AA;
    ret_ifc_dmhc_evictee_hvals_1 = 9'h0AA;
    ret_ifc_dmhc_evictee_hvals_2 = 9'h0AA;
    ret_ifc_dmhc_evictee_hvals_3 = 9'h0AA;
    ret_ifc_dmhc_evictee_mslot = 119'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_hash_units_0_gslot_counter = 9'h0AA;
    ret_ifc_dmhc_hash_units_0_init = 1'h0;
    ret_ifc_dmhc_hash_units_0_is_miss = 1'h0;
    ret_ifc_dmhc_hash_units_1_gslot_counter = 9'h0AA;
    ret_ifc_dmhc_hash_units_1_init = 1'h0;
    ret_ifc_dmhc_hash_units_1_is_miss = 1'h0;
    ret_ifc_dmhc_hash_units_2_gslot_counter = 9'h0AA;
    ret_ifc_dmhc_hash_units_2_init = 1'h0;
    ret_ifc_dmhc_hash_units_2_is_miss = 1'h0;
    ret_ifc_dmhc_hash_units_3_gslot_counter = 9'h0AA;
    ret_ifc_dmhc_hash_units_3_init = 1'h0;
    ret_ifc_dmhc_hash_units_3_is_miss = 1'h0;
    ret_ifc_dmhc_inited = 1'h0;
    ret_ifc_dmhc_ldvn_start_reg = 1'h0;
    ret_ifc_dmhc_ldvn_start_reg_1 = 1'h0;
    ret_ifc_dmhc_ldvn_state_can_overlap = 1'h0;
    ret_ifc_dmhc_ldvn_state_fired = 1'h0;
    ret_ifc_dmhc_ldvn_state_mkFSMstate = 4'hA;
    ret_ifc_dmhc_miss_service = 1'h0;
    ret_ifc_dmhc_mslot_counter = 8'hAA;
    ret_ifc_dmhc_mslot_replacement_start_reg = 1'h0;
    ret_ifc_dmhc_mslot_replacement_start_reg_1 = 1'h0;
    ret_ifc_dmhc_mslot_replacement_state_can_overlap = 1'h0;
    ret_ifc_dmhc_mslot_replacement_state_fired = 1'h0;
    ret_ifc_dmhc_mslot_replacement_state_mkFSMstate = 4'hA;
    ret_ifc_dmhc_mslot_to_repair = 119'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_new_gslots_0 = 91'h2AAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_new_gslots_1 = 91'h2AAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_new_gslots_2 = 91'h2AAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_new_gslots_3 = 91'h2AAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_new_hvals_0 = 9'h0AA;
    ret_ifc_dmhc_new_hvals_1 = 9'h0AA;
    ret_ifc_dmhc_new_hvals_2 = 9'h0AA;
    ret_ifc_dmhc_new_hvals_3 = 9'h0AA;
    ret_ifc_dmhc_new_mslot = 119'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_repair_g_index = 2'h2;
    ret_ifc_dmhc_repair_gslot = 91'h2AAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_repair_gslots_0 = 91'h2AAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_repair_gslots_1 = 91'h2AAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_repair_gslots_2 = 91'h2AAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_repair_gslots_3 = 91'h2AAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_repair_hvals_0 = 9'h0AA;
    ret_ifc_dmhc_repair_hvals_1 = 9'h0AA;
    ret_ifc_dmhc_repair_hvals_2 = 9'h0AA;
    ret_ifc_dmhc_repair_hvals_3 = 9'h0AA;
    ret_ifc_dmhc_repair_mslot = 119'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_stage = 2'h2;
    ret_ifc_dmhc_victim_g_index = 2'h2;
    ret_ifc_dmhc_victim_gslot = 91'h2AAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_victim_mslot = 119'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_victim_mslot_addr = 8'hAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get)
	begin
	  v__h107195 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get)
	$fwrite(32'h80000001, "(%0d) ", v__h107195);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get) $fwrite(32'h80000001, param1);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get) $fwrite(32'h80000001, ".deq = ");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get && ret_ifc_readDataFifo_D_OUT[73])
	$fwrite(32'h80000001,
		"tagged Valid ",
		"'h%h",
		ret_ifc_readDataFifo_D_OUT[72:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get && !ret_ifc_readDataFifo_D_OUT[73])
	$fwrite(32'h80000001, "tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get) $fwrite(32'h80000001, "\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get) $fflush(32'h80000001);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_read)
	begin
	  v___1__h93228 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_read)
	$display("(%0d) MatchTable:do_read %s key: %h",
		 v___1__h93228,
		 param1,
		 ret_ifc_readReqFifo_D_OUT);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables)
	begin
	  v__h92400 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables)
	$display("[%0d]: mslot addr: %d rec_value %h",
		 v__h92400,
		 re_maddr__h92111,
		 re_value__h92112);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable)
	begin
	  v__h92579 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable)
	$display("[%0d]: mslot.key: %d, mslot.value: %d",
		 v__h92579,
		 ret_ifc_dmhc_m_table_DOA[117:73],
		 ret_ifc_dmhc_m_table_DOA[72:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_delay)
	begin
	  v__h106534 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_delay)
	$display("(%0d) dmhc %d",
		 v__h106534,
		 WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
		 ret_ifc_dmhc_is_hit_wire_wget);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp)
	begin
	  v___1__h106624 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp)
	$display("(%0d) MatchTable:do_resp %s key: %h, ishit: %d",
		 v___1__h106624,
		 param1,
		 ret_ifc_delay2_ff_D_OUT,
		 WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
		 ret_ifc_dmhc_is_hit_wire_wget);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	begin
	  v__h106793 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fwrite(32'h80000001, "(%0d) ", v__h106793);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fwrite(32'h80000001, param1, ".enq");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fwrite(32'h80000001, "(");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fwrite(32'h80000001,
		"tagged Valid ",
		"'h%h",
		IF_ret_ifc_dmhc_rec_value_whas__077_THEN_ret_i_ETC___d1079);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fwrite(32'h80000001, ")");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fwrite(32'h80000001, "\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fflush(32'h80000001);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	begin
	  v__h106923 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fwrite(32'h80000001, "(%0d) ", v__h106923);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fwrite(32'h80000001, param1, ".enq");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fwrite(32'h80000001, "(");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fwrite(32'h80000001, "tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fwrite(32'h80000001, ")");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fwrite(32'h80000001, "\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fflush(32'h80000001);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_add_entry_put)
	begin
	  v___1__h107393 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_add_entry_put)
	$display("(%0d) add entry %h %h",
		 v___1__h107393,
		 add_entry_put[117:73],
		 add_entry_put[72:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (!ret_ifc_dmhc_inited && ret_ifc_dmhc_mslot_counter == 8'd255 &&
	  ret_ifc_dmhc_hash_units_0_init)
	begin
	  v__h91837 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (!ret_ifc_dmhc_inited && ret_ifc_dmhc_mslot_counter == 8'd255 &&
	  ret_ifc_dmhc_hash_units_0_init)
	$display("(%0d) match table inited", v__h91837);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 22, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l22c9] and [RL_ret_ifc_dmhc_ldvn_action_l30c9,\n  RL_ret_ifc_dmhc_ldvn_action_l41c9, RL_ret_ifc_dmhc_ldvn_action_l52c9,\n  RL_ret_ifc_dmhc_ldvn_action_l60c9, RL_ret_ifc_dmhc_ldvn_action_l99c9,\n  RL_ret_ifc_dmhc_ldvn_action_l107c9] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 &&
	  (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 30, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l30c9] and [RL_ret_ifc_dmhc_ldvn_action_l41c9,\n  RL_ret_ifc_dmhc_ldvn_action_l52c9, RL_ret_ifc_dmhc_ldvn_action_l60c9,\n  RL_ret_ifc_dmhc_ldvn_action_l99c9, RL_ret_ifc_dmhc_ldvn_action_l107c9] )\n  fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 &&
	  (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 41, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l41c9] and [RL_ret_ifc_dmhc_ldvn_action_l52c9,\n  RL_ret_ifc_dmhc_ldvn_action_l60c9, RL_ret_ifc_dmhc_ldvn_action_l99c9,\n  RL_ret_ifc_dmhc_ldvn_action_l107c9] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 &&
	  (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 52, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l52c9] and [RL_ret_ifc_dmhc_ldvn_action_l60c9,\n  RL_ret_ifc_dmhc_ldvn_action_l99c9, RL_ret_ifc_dmhc_ldvn_action_l107c9] )\n  fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 60, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l60c9] and [RL_ret_ifc_dmhc_ldvn_action_l99c9,\n  RL_ret_ifc_dmhc_ldvn_action_l107c9] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 &&
	  ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6)
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 99, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l99c9] and [RL_ret_ifc_dmhc_ldvn_action_l107c9]\n  ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	  ret_ifc_dmhc_victim_gslot[1:0] == 2'd0)
	begin
	  v__h91173 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	  ret_ifc_dmhc_victim_gslot[1:0] == 2'd0)
	$display("[%d]: new (key,value) inserted at slot %d\n",
		 v__h91173,
		 ret_ifc_dmhc_mslot_counter - 8'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 &&
	  (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 128, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l128c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l138c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l149c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 &&
	  (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 138, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l138c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l149c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 149, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l149c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 164, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l164c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 &&
	  (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 172, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l172c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 &&
	  (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 192, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l192c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 &&
	  (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 182, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l182c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 201, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l201c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 243, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l243c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 &&
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9)
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 251, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l251c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 121, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l121c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l128c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l138c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l149c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
  end
  // synopsys translate_on
endmodule  // mkMatchTable_PipelineRewindRewindTable

