Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,494
design__inferred_latch__count,0
design__instance__count,19325
design__instance__area,131883
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,46
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,761
design__max_cap_violation__count__corner:nom_tt_025C_1v80,23
power__internal__total,0.0020208496134728193
power__switching__total,0.0025236608926206827
power__leakage__total,1.1901827434712686E-7
power__total,0.004544629715383053
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.7016367685448051
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5926327374359109
timing__hold__ws__corner:nom_tt_025C_1v80,0.3241217386226284
timing__setup__ws__corner:nom_tt_025C_1v80,28.010533352266336
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.324122
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,35.277069
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1826
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,761
design__max_cap_violation__count__corner:nom_ss_100C_1v60,27
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.9867060781048581
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.8040188742360417
timing__hold__ws__corner:nom_ss_100C_1v60,0.8742953275485531
timing__setup__ws__corner:nom_ss_100C_1v60,19.60926054814599
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.874295
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,19.609261
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,12
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,761
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,22
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.5563749618499603
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.47854788153342676
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11084811160495066
timing__setup__ws__corner:nom_ff_n40C_1v95,28.53587669152197
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.110848
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,40.882904
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,2722
design__max_fanout_violation__count,761
design__max_cap_violation__count,61
clock__skew__worst_hold,-0.5293778898412259
clock__skew__worst_setup,0.4521786129072978
timing__hold__ws,0.10734480275166564
timing__setup__ws,18.972393970645037
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107345
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,18.972393
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 400.0 400.0
design__core__bbox,5.52 10.88 394.22 388.96
design__io,211
design__die__area,160000
design__core__area,146960
design__instance__count__stdcell,19325
design__instance__area__stdcell,131883
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.897408
design__instance__utilization__stdcell,0.897408
design__instance__count__class:buffer,46
design__instance__count__class:inverter,78
design__instance__count__class:sequential_cell,1327
design__instance__count__class:multi_input_combinational_cell,4627
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,4361
design__instance__count__class:tap_cell,2115
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,209
design__io__hpwl,8507015
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,370383
design__violations,0
design__instance__count__class:clock_buffer,156
design__instance__count__class:timing_repair_buffer,2355
design__instance__count__class:clock_inverter,1143
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1224
antenna__violating__nets,11
antenna__violating__pins,11
route__antenna_violation__count,11
design__instance__count__class:antenna_cell,7478
antenna_diodes_count,27
route__net,9677
route__net__special,2
route__drc_errors__iter:1,12426
route__wirelength__iter:1,514932
route__drc_errors__iter:2,7291
route__wirelength__iter:2,509760
route__drc_errors__iter:3,6931
route__wirelength__iter:3,508284
route__drc_errors__iter:4,1694
route__wirelength__iter:4,507845
route__drc_errors__iter:5,352
route__wirelength__iter:5,507805
route__drc_errors__iter:6,83
route__wirelength__iter:6,507821
route__drc_errors__iter:7,57
route__wirelength__iter:7,507827
route__drc_errors__iter:8,49
route__wirelength__iter:8,507814
route__drc_errors__iter:9,49
route__wirelength__iter:9,507838
route__drc_errors__iter:10,24
route__wirelength__iter:10,507862
route__drc_errors__iter:11,3
route__wirelength__iter:11,507864
route__drc_errors__iter:12,3
route__wirelength__iter:12,507864
route__drc_errors__iter:13,3
route__wirelength__iter:13,507864
route__drc_errors__iter:14,3
route__wirelength__iter:14,507864
route__drc_errors__iter:15,1
route__wirelength__iter:15,507858
route__drc_errors__iter:16,0
route__wirelength__iter:16,507858
route__drc_errors,0
route__wirelength,507858
route__vias,103589
route__vias__singlecut,103589
route__vias__multicut,0
design__disconnected_pin__count,33
design__critical_disconnected_pin__count,0
route__wirelength__max,1436.96
timing__unannotated_net__count__corner:nom_tt_025C_1v80,223
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,223
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,223
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,20
design__max_fanout_violation__count__corner:min_tt_025C_1v80,761
design__max_cap_violation__count__corner:min_tt_025C_1v80,4
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.6628825453950778
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5559272088914656
timing__hold__ws__corner:min_tt_025C_1v80,0.3177441732996018
timing__setup__ws__corner:min_tt_025C_1v80,28.089581233855274
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.317744
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,35.598854
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,223
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,852
design__max_fanout_violation__count__corner:min_ss_100C_1v60,761
design__max_cap_violation__count__corner:min_ss_100C_1v60,6
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.9092393761923102
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.7339491444565619
timing__hold__ws__corner:min_ss_100C_1v60,0.8623653146777372
timing__setup__ws__corner:min_ss_100C_1v60,20.198534971859733
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.862365
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,20.198536
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,223
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,6
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,761
design__max_cap_violation__count__corner:min_ff_n40C_1v95,4
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.5293778898412259
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.4521786129072978
timing__hold__ws__corner:min_ff_n40C_1v95,0.1110184198217448
timing__setup__ws__corner:min_ff_n40C_1v95,28.592602872435705
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.111018
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,41.096443
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,223
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,96
design__max_fanout_violation__count__corner:max_tt_025C_1v80,761
design__max_cap_violation__count__corner:max_tt_025C_1v80,58
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.7348203364886242
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.6335148140948146
timing__hold__ws__corner:max_tt_025C_1v80,0.32233661097084676
timing__setup__ws__corner:max_tt_025C_1v80,27.937851933769867
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.322337
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,34.939766
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,223
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,2722
design__max_fanout_violation__count__corner:max_ss_100C_1v60,761
design__max_cap_violation__count__corner:max_ss_100C_1v60,61
clock__skew__worst_hold__corner:max_ss_100C_1v60,-1.0468792795629362
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.8722391944487959
timing__hold__ws__corner:max_ss_100C_1v60,0.8882759224038461
timing__setup__ws__corner:max_ss_100C_1v60,18.972393970645037
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.888276
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,18.972393
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,223
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,12
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,761
design__max_cap_violation__count__corner:max_ff_n40C_1v95,57
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.5775571295804611
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.507248479799325
timing__hold__ws__corner:max_ff_n40C_1v95,0.10734480275166564
timing__setup__ws__corner:max_ff_n40C_1v95,28.479669206820013
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.107345
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,40.656807
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,223
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,223
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79983
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000168383
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000190266
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.000056643
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000190266
design_powergrid__voltage__worst,0.000190266
design_powergrid__voltage__worst__net:vccd1,1.79983
design_powergrid__drop__worst,0.000190266
design_powergrid__drop__worst__net:vccd1,0.000168383
design_powergrid__voltage__worst__net:vssd1,0.000190266
design_powergrid__drop__worst__net:vssd1,0.000190266
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00005679999999999999827672569896463983241119422018527984619140625
ir__drop__worst,0.00016799999999999999070361689224029078104649670422077178955078125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
