

Implementation tool: Xilinx Vivado v.2019.2
Project:             proj_loop_imperfect
Solution:            solution1
Device target:       xc7k160t-fbg484-1
Report date:         Thu Jul 06 15:34:04 CEST 2023

#=== Post-Implementation Resource usage ===
SLICE:           31
LUT:             85
FF:              69
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    4.000
CP achieved post-synthesis:    2.233
CP achieved post-implementation:    2.575
Timing met
