#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Thu Jul 27 08:09:13 2017
# Process ID: 5316
# Current directory: D:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/impl_1
# Command line: vivado.exe -log mySystem_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source mySystem_wrapper.tcl -notrace
# Log file: D:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/impl_1/mySystem_wrapper.vdi
# Journal file: D:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mySystem_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 199 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/iobufs_i/inst/refclk_bufg_gt_c
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/iobufs_i/inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_phy/inst'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_phy/inst'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/synth/mySystem_jesd204_phy_0_gt.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/synth/mySystem_jesd204_phy_0_gt.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/mySystem_jesd204_rx_0.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_rx/inst'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/mySystem_jesd204_rx_0.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_rx/inst'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0_board.xdc] for cell 'mySystem_i/JesdSubSys/clk_wiz_0/inst'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0_board.xdc] for cell 'mySystem_i/JesdSubSys/clk_wiz_0/inst'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0.xdc] for cell 'mySystem_i/JesdSubSys/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1099.730 ; gain = 348.387
WARNING: [Vivado 12-2489] -input_jitter contains time 0.033330 which will be rounded to 0.033 to ensure it is an integer multiple of 1 picosecond [d:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0.xdc] for cell 'mySystem_i/JesdSubSys/clk_wiz_0/inst'
Parsing XDC File [D:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105.xdc]
Finished Parsing XDC File [D:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105.xdc]
Parsing XDC File [D:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io_TI.xdc]
Finished Parsing XDC File [D:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io_TI.xdc]
Parsing XDC File [D:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io_extra.xdc]
Finished Parsing XDC File [D:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io_extra.xdc]
Parsing XDC File [D:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc]
Finished Parsing XDC File [D:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc]
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_phy/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_phy/inst'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0_late.xdc] for cell 'mySystem_i/JesdSubSys/clk_wiz_0/inst'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0_late.xdc] for cell 'mySystem_i/JesdSubSys/clk_wiz_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/iobufs_i/inst/refclk_bufg_gt_c
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/iobufs_i/inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
WARNING: [Memdata 28-146] Could not find a netlist instance for the specified SCOPED_TO_REF value of: core_name_ddr4_mem_intfc
WARNING: [Memdata 28-146] Could not find a netlist instance for the specified SCOPED_TO_REF value of: core_name_ddr4_mem_intfc
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 199 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 4 instances
  OBUFDS => OBUFDS: 2 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 160 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 32 instances

link_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 1113.293 ; gain = 881.582
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -269 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.901 . Memory (MB): peak = 1113.293 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
INFO: [Mig 66-107] No memory instances. Ignoring

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Soliton_work/Xilinx/UltraScale_Demo_T21/local_IP_TI/repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx1/Vivado/2016.1/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "f98903b227f2be4e".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.1 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.1", from Vivado IP cache entry "15d565388cd83abe".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.461 . Memory (MB): peak = 1320.422 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 172d1406f

Time (s): cpu = 00:00:24 ; elapsed = 00:03:27 . Memory (MB): peak = 1320.422 ; gain = 207.129
Implement Debug Cores | Checksum: b0a72cd8
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 12 inverter(s) to 502 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/iobufs_i/inst/refclk_bufg_gt_c
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/iobufs_i/inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 121029eaf

Time (s): cpu = 00:00:42 ; elapsed = 00:03:43 . Memory (MB): peak = 1369.281 ; gain = 255.988

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 22 inverter(s) to 30 load pin(s).
INFO: [Opt 31-10] Eliminated 2012 cells.
Phase 3 Constant Propagation | Checksum: c01711bc

Time (s): cpu = 00:00:50 ; elapsed = 00:03:51 . Memory (MB): peak = 1369.281 ; gain = 255.988

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 8961 unconnected nets.
INFO: [Opt 31-11] Eliminated 7384 unconnected cells.
Phase 4 Sweep | Checksum: d0beaefc

Time (s): cpu = 00:01:15 ; elapsed = 00:04:15 . Memory (MB): peak = 1369.281 ; gain = 255.988

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1369.281 ; gain = 0.000
Ending Logic Optimization Task | Checksum: d0beaefc

Time (s): cpu = 00:01:15 ; elapsed = 00:04:16 . Memory (MB): peak = 1369.281 ; gain = 255.988

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 40
Ending PowerOpt Patch Enables Task | Checksum: d0beaefc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1621.313 ; gain = 0.000
Ending Power Optimization Task | Checksum: d0beaefc

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1621.313 ; gain = 252.031
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:50 ; elapsed = 00:05:22 . Memory (MB): peak = 1621.313 ; gain = 508.020
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1621.313 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1621.313 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/impl_1/mySystem_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -269 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (REQP-1851) BUFGCTRL_I0_I1_cascade_from_clock_buf - Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCTRL mySystem_i/JesdSubSys/iobufs_i/inst/coreclk_mux_bufg_c I0 pin is driven by another clock buffer mySystem_i/JesdSubSys/iobufs_i/inst/inpclkdiv_mux_bufg_c.
WARNING: [DRC 23-20] Rule violation (REQP-1851) BUFGCTRL_I0_I1_cascade_from_clock_buf - Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCTRL mySystem_i/JesdSubSys/iobufs_i/inst/coreclk_mux_bufg_c I1 pin is driven by another clock buffer mySystem_i/JesdSubSys/iobufs_i/inst/intclk_mux_bufg_c.
WARNING: [DRC 23-20] Rule violation (REQP-1851) BUFGCTRL_I0_I1_cascade_from_clock_buf - Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCTRL mySystem_i/JesdSubSys/iobufs_i/inst/inpclkdiv_mux_bufg_c I0 pin is driven by another clock buffer mySystem_i/JesdSubSys/iobufs_i/inst/inpclksrc_mux_bufg_c.
WARNING: [DRC 23-20] Rule violation (REQP-1851) BUFGCTRL_I0_I1_cascade_from_clock_buf - Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCTRL mySystem_i/JesdSubSys/iobufs_i/inst/inpclksrc_mux_bufg_c I1 pin is driven by another clock buffer mySystem_i/JesdSubSys/iobufs_i/inst/refclk_bufg_gt_c.
WARNING: [DRC 23-20] Rule violation (REQP-1851) BUFGCTRL_I0_I1_cascade_from_clock_buf - Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCTRL mySystem_i/JesdSubSys/iobufs_i/inst/intclk_mux_bufg_c I0 pin is driven by another clock buffer mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt.
WARNING: [DRC 23-20] Rule violation (REQP-1851) BUFGCTRL_I0_I1_cascade_from_clock_buf - Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCTRL mySystem_i/JesdSubSys/iobufs_i/inst/intclk_mux_bufg_c I1 pin is driven by another clock buffer mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1621.313 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1621.313 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 5001c3e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.487 . Memory (MB): peak = 1621.313 ; gain = 0.000
WARNING: [Place 30-568] A LUT 'mySystem_i/JesdSubSys/util_reduced_logic_2/U0/Res_INST_0' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][0] {FDCE}
	mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][10] {FDCE}
	mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][11] {FDCE}
	mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][12] {FDCE}
	mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][13] {FDCE}
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 5001c3e6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1776.051 ; gain = 154.738

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 5001c3e6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1776.051 ; gain = 154.738

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 68e47bba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1776.051 ; gain = 154.738
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bb7b471e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1776.051 ; gain = 154.738

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1bcdd70b7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1810.375 ; gain = 189.063
Phase 1.2.1 Place Init Design | Checksum: 142ecb279

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1877.641 ; gain = 256.328
Phase 1.2 Build Placer Netlist Model | Checksum: 142ecb279

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1877.641 ; gain = 256.328

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 142ecb279

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1877.641 ; gain = 256.328
Phase 1 Placer Initialization | Checksum: 142ecb279

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1877.641 ; gain = 256.328

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 16de04711

Time (s): cpu = 00:01:24 ; elapsed = 00:00:54 . Memory (MB): peak = 1877.641 ; gain = 256.328

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16de04711

Time (s): cpu = 00:01:24 ; elapsed = 00:00:54 . Memory (MB): peak = 1877.641 ; gain = 256.328

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 146141e0d

Time (s): cpu = 00:01:34 ; elapsed = 00:01:01 . Memory (MB): peak = 1877.641 ; gain = 256.328

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 195e780a7

Time (s): cpu = 00:01:35 ; elapsed = 00:01:01 . Memory (MB): peak = 1877.641 ; gain = 256.328

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 195e780a7

Time (s): cpu = 00:01:35 ; elapsed = 00:01:01 . Memory (MB): peak = 1877.641 ; gain = 256.328

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 19d2318da

Time (s): cpu = 00:01:36 ; elapsed = 00:01:02 . Memory (MB): peak = 1877.641 ; gain = 256.328

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 19d2318da

Time (s): cpu = 00:01:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1877.641 ; gain = 256.328

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 19d2318da

Time (s): cpu = 00:01:37 ; elapsed = 00:01:03 . Memory (MB): peak = 1877.641 ; gain = 256.328

Phase 3.8 Small Shape Detail Placement
Phase 3.8 Small Shape Detail Placement | Checksum: 112ebe921

Time (s): cpu = 00:01:52 ; elapsed = 00:01:12 . Memory (MB): peak = 1896.648 ; gain = 275.336

Phase 3.9 Re-assign LUT pins
Phase 3.9 Re-assign LUT pins | Checksum: 1922f3b71

Time (s): cpu = 00:01:53 ; elapsed = 00:01:14 . Memory (MB): peak = 1896.648 ; gain = 275.336

Phase 3.10 Pipeline Register Optimization
Phase 3.10 Pipeline Register Optimization | Checksum: 1922f3b71

Time (s): cpu = 00:01:53 ; elapsed = 00:01:14 . Memory (MB): peak = 1896.648 ; gain = 275.336

Phase 3.11 Fast Optimization
Phase 3.11 Fast Optimization | Checksum: 1922f3b71

Time (s): cpu = 00:02:02 ; elapsed = 00:01:19 . Memory (MB): peak = 1896.648 ; gain = 275.336
Phase 3 Detail Placement | Checksum: 1922f3b71

Time (s): cpu = 00:02:02 ; elapsed = 00:01:19 . Memory (MB): peak = 1896.648 ; gain = 275.336

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: e76988c3

Time (s): cpu = 00:02:23 ; elapsed = 00:01:33 . Memory (MB): peak = 1953.660 ; gain = 332.348

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.571. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: d0be5c1e

Time (s): cpu = 00:02:26 ; elapsed = 00:01:35 . Memory (MB): peak = 1953.660 ; gain = 332.348
Phase 4.1 Post Commit Optimization | Checksum: d0be5c1e

Time (s): cpu = 00:02:26 ; elapsed = 00:01:36 . Memory (MB): peak = 1953.660 ; gain = 332.348

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: d0be5c1e

Time (s): cpu = 00:02:27 ; elapsed = 00:01:36 . Memory (MB): peak = 1953.660 ; gain = 332.348

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: d0be5c1e

Time (s): cpu = 00:02:27 ; elapsed = 00:01:36 . Memory (MB): peak = 1953.660 ; gain = 332.348

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 12579e5d4

Time (s): cpu = 00:02:29 ; elapsed = 00:01:38 . Memory (MB): peak = 1953.770 ; gain = 332.457

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 124470477

Time (s): cpu = 00:02:29 ; elapsed = 00:01:38 . Memory (MB): peak = 1953.770 ; gain = 332.457
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 124470477

Time (s): cpu = 00:02:30 ; elapsed = 00:01:39 . Memory (MB): peak = 1953.770 ; gain = 332.457
Ending Placer Task | Checksum: b21507a8

Time (s): cpu = 00:02:30 ; elapsed = 00:01:39 . Memory (MB): peak = 1953.770 ; gain = 332.457
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:34 ; elapsed = 00:02:22 . Memory (MB): peak = 1953.770 ; gain = 332.457
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1953.770 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1953.770 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 1953.770 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.304 . Memory (MB): peak = 1953.770 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1953.770 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -269 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 1ab73015d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 1953.770 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
Ending Physical Synthesis Task | Checksum: 162f33657

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 1953.770 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:54 . Memory (MB): peak = 1953.770 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 1953.770 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1953.770 ; gain = 0.000
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -269 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 54f28e03 ConstDB: 0 ShapeSum: 7ce6817f RouteDB: 54bb89b6

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1aa0d5eba

Time (s): cpu = 00:01:05 ; elapsed = 00:00:42 . Memory (MB): peak = 2239.023 ; gain = 285.254
Clock net mySystem_i/JesdSubSys/iobufs_i/inst/inpclksrc_muxout does not have complete placer guidance tree.

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 20d2b05ec

Time (s): cpu = 00:01:06 ; elapsed = 00:00:43 . Memory (MB): peak = 2239.023 ; gain = 285.254

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 24407b533

Time (s): cpu = 00:01:16 ; elapsed = 00:00:53 . Memory (MB): peak = 2247.465 ; gain = 293.695

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 24407b533

Time (s): cpu = 00:01:16 ; elapsed = 00:00:53 . Memory (MB): peak = 2247.465 ; gain = 293.695

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1b75f5e6a

Time (s): cpu = 00:01:21 ; elapsed = 00:00:58 . Memory (MB): peak = 2268.789 ; gain = 315.020

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 24d2fe970

Time (s): cpu = 00:01:56 ; elapsed = 00:01:17 . Memory (MB): peak = 2268.789 ; gain = 315.020
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.553  | TNS=0.000  | WHS=-0.598 | THS=-116.774|

Phase 2 Router Initialization | Checksum: 2016fccf1

Time (s): cpu = 00:02:05 ; elapsed = 00:01:23 . Memory (MB): peak = 2268.789 ; gain = 315.020

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13bb69a5f

Time (s): cpu = 00:03:54 ; elapsed = 00:02:20 . Memory (MB): peak = 2354.543 ; gain = 400.773

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4709
 Number of Nodes with overlaps = 291
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-467] Router swapped GT pin mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y12/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y14/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y13/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y15/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_gt_common_1_i/mySystem_jesd204_phy_0_gt_common_i/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTHE3_COMMON_X0Y3/COM0_REFCLKOUT5

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 17f9d359b

Time (s): cpu = 00:07:00 ; elapsed = 00:04:00 . Memory (MB): peak = 2368.570 ; gain = 414.801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.752  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1e91e0b8f

Time (s): cpu = 00:07:00 ; elapsed = 00:04:00 . Memory (MB): peak = 2368.570 ; gain = 414.801
Phase 4 Rip-up And Reroute | Checksum: 1e91e0b8f

Time (s): cpu = 00:07:00 ; elapsed = 00:04:00 . Memory (MB): peak = 2368.570 ; gain = 414.801

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 209c737ca

Time (s): cpu = 00:07:06 ; elapsed = 00:04:04 . Memory (MB): peak = 2368.570 ; gain = 414.801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.752  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 209c737ca

Time (s): cpu = 00:07:06 ; elapsed = 00:04:04 . Memory (MB): peak = 2368.570 ; gain = 414.801

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 209c737ca

Time (s): cpu = 00:07:06 ; elapsed = 00:04:04 . Memory (MB): peak = 2368.570 ; gain = 414.801
Phase 5 Delay and Skew Optimization | Checksum: 209c737ca

Time (s): cpu = 00:07:06 ; elapsed = 00:04:05 . Memory (MB): peak = 2368.570 ; gain = 414.801

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f03b3af9

Time (s): cpu = 00:07:11 ; elapsed = 00:04:08 . Memory (MB): peak = 2368.570 ; gain = 414.801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.752  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 23de3b7a6

Time (s): cpu = 00:07:12 ; elapsed = 00:04:09 . Memory (MB): peak = 2368.570 ; gain = 414.801
Phase 6 Post Hold Fix | Checksum: 1e35d5283

Time (s): cpu = 00:07:12 ; elapsed = 00:04:09 . Memory (MB): peak = 2368.570 ; gain = 414.801

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 2218cc760

Time (s): cpu = 00:07:45 ; elapsed = 00:04:26 . Memory (MB): peak = 2368.570 ; gain = 414.801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.752  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 7 Timing Verification | Checksum: 2218cc760

Time (s): cpu = 00:07:45 ; elapsed = 00:04:26 . Memory (MB): peak = 2368.570 ; gain = 414.801

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.08073 %
  Global Horizontal Routing Utilization  = 1.21919 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: bf937190

Time (s): cpu = 00:07:48 ; elapsed = 00:04:28 . Memory (MB): peak = 2368.570 ; gain = 414.801

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: bf937190

Time (s): cpu = 00:07:48 ; elapsed = 00:04:28 . Memory (MB): peak = 2368.570 ; gain = 414.801

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: bf937190

Time (s): cpu = 00:07:50 ; elapsed = 00:04:30 . Memory (MB): peak = 2368.570 ; gain = 414.801

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.752  | TNS=0.000  | WHS=0.004  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 11e6a41c0

Time (s): cpu = 00:08:07 ; elapsed = 00:04:40 . Memory (MB): peak = 2368.570 ; gain = 414.801
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:08:07 ; elapsed = 00:04:40 . Memory (MB): peak = 2368.570 ; gain = 414.801

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:11 ; elapsed = 00:05:22 . Memory (MB): peak = 2368.570 ; gain = 414.801
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2368.570 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2368.570 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Soliton_work/Xilinx/UltraScale_Demo_T21/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/impl_1/mySystem_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2368.570 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
report_power: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2368.570 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -269 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 2368.570 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2368.570 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2368.570 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jul 27 08:26:11 2017...
