
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -source top.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source top.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7vx690tffg1761-2
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.cache/wt [current_project]
# set_property parent.project_path C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property board_part xilinx.com:vc709:part0:1.0 [current_project]
# add_files -quiet C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/trigger_clock_synth_synth_1/trigger_clock_synth.dcp
# set_property used_in_implementation false [get_files C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/trigger_clock_synth_synth_1/trigger_clock_synth.dcp]
# add_files -quiet C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/aurora_8b10b_0_synth_1/aurora_8b10b_0.dcp
# set_property used_in_implementation false [get_files C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/aurora_8b10b_0_synth_1/aurora_8b10b_0.dcp]
# add_files -quiet C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/aurora_8b10b_1_synth_1/aurora_8b10b_1.dcp
# set_property used_in_implementation false [get_files C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/aurora_8b10b_1_synth_1/aurora_8b10b_1.dcp]
# add_files -quiet C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/link_axis_data_fifo_synth_1/link_axis_data_fifo.dcp
# set_property used_in_implementation false [get_files C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/link_axis_data_fifo_synth_1/link_axis_data_fifo.dcp]
# add_files -quiet C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/gig_ethernet_pcs_pma_0_synth_1/gig_ethernet_pcs_pma_0.dcp
# set_property used_in_implementation false [get_files C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/gig_ethernet_pcs_pma_0_synth_1/gig_ethernet_pcs_pma_0.dcp]
# add_files -quiet C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/TP_raw_stub_fifo_synth_1/TP_raw_stub_fifo.dcp
# set_property used_in_implementation false [get_files C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/TP_raw_stub_fifo_synth_1/TP_raw_stub_fifo.dcp]
# read_verilog -library xil_defaultlib {
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/reg_ce2.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_io_block.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_support_reset_logic.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_standard_cc_module.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_clock_module.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Aurora_Channel_1.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Aurora_Channel_0.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletProjections.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Aurora_test_vc709.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/VMStubs.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/VMRouters.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/VMProj.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TracksPars.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackProj.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackPars.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/StubsByLayer.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/StubPairs.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/ProjRouter.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchEngine.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Match.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/LayerRouter.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/InputLink.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/FullMatches.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/AllStubs.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/AllProj.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/imports/sim5/IPB_IO_interface.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Reset_Synchronizer.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/CLK_Counter.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Link_Interface.v
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Data_FSM.v
# }
# read_vhdl -library xil_defaultlib {
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_trans_decl.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_package.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_txtransactor_if_simple.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_status_buffer.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_shim.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_mux.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rarp_block.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_ipaddr_block.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_tx.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_rx.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_do_rx_reset.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_byte_sum.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_status.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_resend.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_sm.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_if.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_cfg.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/ipbus_addr_decode.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clock_div.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/EthernetCRC.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_trigger_top.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_reg.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ram.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_pkt_ctr.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_peephole_ram.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ctrlreg.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_if_flat.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/trans_arb.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/stretcher.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_fabric.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/emac_hostbus_decl.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_ctrl.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/slaves.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clocks_7s_serdes.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd
#   C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/mac_arbiter_decl.vhd
# }
# read_xdc C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/constrs_1/imports/new/pins.xdc
# set_property used_in_implementation false [get_files C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/constrs_1/imports/new/pins.xdc]
# read_xdc C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/constrs_1/imports/new/timing.xdc
# set_property used_in_implementation false [get_files C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/constrs_1/imports/new/timing.xdc]
# catch { write_hwdef -file top.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top top -part xc7vx690tffg1761-2
Command: synth_design -top top -part xc7vx690tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 244.730 ; gain = 82.227
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd:65]
INFO: [Synth 8-638] synthesizing module 'clocks_7s_serdes' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clocks_7s_serdes.vhd:34]
INFO: [Synth 8-113] binding component instance 'bufgipb' to cell 'BUFG' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clocks_7s_serdes.vhd:46]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm' to cell 'MMCME2_BASE' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clocks_7s_serdes.vhd:60]
INFO: [Synth 8-638] synthesizing module 'clock_div' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clock_div.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (1#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clock_div.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'clocks_7s_serdes' (2#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clocks_7s_serdes.vhd:34]
INFO: [Synth 8-638] synthesizing module 'eth_7s_1000basex' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd:55]
	Parameter AN_enable bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'bufg_fr' to cell 'BUFG' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd:152]
INFO: [Synth 8-113] binding component instance 'bufg_125' to cell 'BUFG' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd:158]
INFO: [Synth 8-3491] module 'soft_emac' declared at 'C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd:40' bound to instance 'mac' of component 'soft_emac' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd:176]
INFO: [Synth 8-638] synthesizing module 'soft_emac' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd:62]
INFO: [Synth 8-3491] module 'EthernetCRC' declared at 'C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/EthernetCRC.vhd:55' bound to instance 'i_tx_CRC32D8' of component 'EthernetCRC' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd:203]
INFO: [Synth 8-638] synthesizing module 'EthernetCRC' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/EthernetCRC.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'EthernetCRC' (3#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/EthernetCRC.vhd:65]
INFO: [Synth 8-3491] module 'EthernetCRC' declared at 'C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/EthernetCRC.vhd:55' bound to instance 'i_rx_CRC32D8' of component 'EthernetCRC' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd:260]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_inst' to cell 'SRL16E' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd:270]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_inst' to cell 'SRL16E' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd:270]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_inst' to cell 'SRL16E' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd:270]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_inst' to cell 'SRL16E' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd:270]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_inst' to cell 'SRL16E' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd:270]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_inst' to cell 'SRL16E' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd:270]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_inst' to cell 'SRL16E' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd:270]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_inst' to cell 'SRL16E' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd:270]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'i_ce_rx_crc_dl' to cell 'SRL16E' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'soft_emac' (4#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd:62]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0' declared at 'C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/.Xil/Vivado-5384-PCPSB375/realtime/gig_ethernet_pcs_pma_0_stub.v:6' bound to instance 'phy' of component 'gig_ethernet_pcs_pma_0' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd:209]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/.Xil/Vivado-5384-PCPSB375/realtime/gig_ethernet_pcs_pma_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0' (5#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/.Xil/Vivado-5384-PCPSB375/realtime/gig_ethernet_pcs_pma_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'eth_7s_1000basex' (6#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrl' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_ctrl.vhd:66]
	Parameter MAC_CFG bound to: 1'b0 
	Parameter IP_CFG bound to: 1'b0 
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
	Parameter N_OOB bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'oob_in' ignored [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_ctrl.vhd:60]
WARNING: [Synth 8-506] null port 'oob_out' ignored [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_ctrl.vhd:61]
INFO: [Synth 8-638] synthesizing module 'UDP_if' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_if_flat.vhd:65]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'udp_ipaddr_block' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_ipaddr_block.vhd:28]
INFO: [Synth 8-4471] merging register 'IP_addr_rx_reg[31:0]' into 'IP_addr_rx_int_reg[31:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_ipaddr_block.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'udp_ipaddr_block' (7#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_ipaddr_block.vhd:28]
INFO: [Synth 8-638] synthesizing module 'udp_rarp_block' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rarp_block.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'udp_rarp_block' (8#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rarp_block.vhd:24]
INFO: [Synth 8-638] synthesizing module 'udp_build_arp' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd:28]
INFO: [Synth 8-4471] merging register 'arp_we_sig_reg' into 'arp_we_i_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd:37]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd:176]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[47:0]' into 'buf_to_load_int_reg[47:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd:181]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd:186]
INFO: [Synth 8-4471] merging register 'address_reg[5:0]' into 'addr_int_reg[5:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'udp_build_arp' (9#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd:28]
INFO: [Synth 8-638] synthesizing module 'udp_build_payload' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:33]
INFO: [Synth 8-4471] merging register 'send_pending_reg' into 'send_pending_i_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:84]
INFO: [Synth 8-4471] merging register 'payload_we_sig_reg' into 'payload_we_i_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:43]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:266]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[15:0]' into 'buf_to_load_int_reg[15:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:271]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:276]
INFO: [Synth 8-4471] merging register 'do_sum_payload_reg' into 'do_sum_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:360]
INFO: [Synth 8-4471] merging register 'clr_sum_payload_reg' into 'clr_sum_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:365]
INFO: [Synth 8-4471] merging register 'int_data_payload_reg[7:0]' into 'int_data_int_reg[7:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:370]
INFO: [Synth 8-4471] merging register 'int_valid_payload_reg' into 'int_valid_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:375]
INFO: [Synth 8-4471] merging register 'cksum_reg' into 'cksum_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:380]
INFO: [Synth 8-4471] merging register 'next_addr_reg[12:0]' into 'next_addr_int_reg[12:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:406]
INFO: [Synth 8-4471] merging register 'address_reg[12:0]' into 'addr_int_reg[12:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:124]
INFO: [Synth 8-4471] merging register 'low_addr_reg' into 'low_addr_i_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:121]
INFO: [Synth 8-4471] merging register 'byteswap_reg' into 'byteswap_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:471]
INFO: [Synth 8-4471] merging register 'ipbus_in_hdr_reg[31:0]' into 'ipbus_hdr_int_reg[31:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:513]
INFO: [Synth 8-256] done synthesizing module 'udp_build_payload' (10#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:33]
INFO: [Synth 8-638] synthesizing module 'udp_build_ping' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd:31]
INFO: [Synth 8-4471] merging register 'ping_end_addr_reg[12:0]' into 'end_addr_i_reg[12:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd:75]
INFO: [Synth 8-4471] merging register 'ping_send_reg' into 'send_i_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd:80]
INFO: [Synth 8-4471] merging register 'send_pending_reg' into 'send_pending_i_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd:85]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd:224]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[15:0]' into 'buf_to_load_int_reg[15:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd:229]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd:234]
INFO: [Synth 8-4471] merging register 'do_sum_ping_reg' into 'do_sum_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd:283]
INFO: [Synth 8-4471] merging register 'address_reg[12:0]' into 'addr_int_reg[12:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd:41]
INFO: [Synth 8-4471] merging register 'low_addr_reg' into 'low_addr_i_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'udp_build_ping' (11#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd:31]
INFO: [Synth 8-638] synthesizing module 'udp_build_resend' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_resend.vhd:23]
INFO: [Synth 8-4471] merging register 'resend_pkt_id_reg[15:0]' into 'resend_pkt_id_int_reg[15:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_resend.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'udp_build_resend' (12#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_resend.vhd:23]
INFO: [Synth 8-638] synthesizing module 'udp_build_status' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_status.vhd:28]
INFO: [Synth 8-4471] merging register 'address_reg[6:0]' into 'addr_int_reg[6:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_status.vhd:36]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_status.vhd:219]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_status.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'udp_build_status' (13#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_status.vhd:28]
INFO: [Synth 8-638] synthesizing module 'udp_status_buffer' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_status_buffer.vhd:49]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-4471] merging register 'next_pkt_id_reg[15:0]' into 'next_pkt_id_int_reg[15:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_status_buffer.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'udp_status_buffer' (14#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_status_buffer.vhd:49]
INFO: [Synth 8-638] synthesizing module 'udp_byte_sum' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_byte_sum.vhd:25]
INFO: [Synth 8-4471] merging register 'carry_bit_reg' into 'carry_bit_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_byte_sum.vhd:88]
INFO: [Synth 8-4471] merging register 'hi_byte_reg[8:0]' into 'hi_byte_int_reg[8:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_byte_sum.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'udp_byte_sum' (15#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_byte_sum.vhd:25]
INFO: [Synth 8-638] synthesizing module 'udp_do_rx_reset' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_do_rx_reset.vhd:19]
INFO: [Synth 8-4471] merging register 'rx_reset_sig_reg' into 'reset_latch_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_do_rx_reset.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'udp_do_rx_reset' (16#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_do_rx_reset.vhd:19]
INFO: [Synth 8-638] synthesizing module 'udp_packet_parser' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd:35]
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'pkt_drop_arp_sig_reg' into 'pkt_drop_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd:45]
INFO: [Synth 8-4471] merging register 'pkt_drop_rarp_sig_reg' into 'pkt_drop_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd:46]
INFO: [Synth 8-4471] merging register 'pkt_drop_ip_sig_reg' into 'pkt_drop_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd:172]
INFO: [Synth 8-4471] merging register 'pkt_drop_ping_sig_reg' into 'pkt_drop_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd:47]
INFO: [Synth 8-4471] merging register 'pkt_drop_ipbus_sig_reg' into 'pkt_drop_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd:48]
INFO: [Synth 8-4471] merging register 'ipbus_status_mask_reg' into 'last_mask_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd:286]
INFO: [Synth 8-4471] merging register 'pkt_drop_reliable_sig_reg' into 'pkt_drop_reliable_i_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd:50]
INFO: [Synth 8-4471] merging register 'pkt_reliable_drop_sig_reg' into 'pkt_drop_reliable_i_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd:50]
INFO: [Synth 8-4471] merging register 'pkt_drop_status_reg' into 'pkt_drop_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd:405]
INFO: [Synth 8-4471] merging register 'pkt_drop_resend_reg' into 'pkt_drop_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd:438]
INFO: [Synth 8-4471] merging register 'pkt_broadcast_reg' into 'broadcast_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd:460]
INFO: [Synth 8-256] done synthesizing module 'udp_packet_parser' (17#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd:35]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_mux' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_mux.vhd:54]
INFO: [Synth 8-4471] merging register 'ram_ready_reg' into 'ram_ready_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_mux.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_mux' (18#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_mux.vhd:54]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram.vhd:22]
	Parameter BUFWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM' (19#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram.vhd:22]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:32]
	Parameter BUFWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'free_reg[1:0]' into 'free_i_reg[1:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:62]
INFO: [Synth 8-4471] merging register 'clean_reg[1:0]' into 'clean_i_reg[1:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:43]
INFO: [Synth 8-4471] merging register 'send_pending_reg[1:0]' into 'send_pending_i_reg[1:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:108]
INFO: [Synth 8-4471] merging register 'busy_sig_reg' into 'busy_i_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:42]
INFO: [Synth 8-4471] merging register 'sending_reg' into 'sending_i_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:145]
INFO: [Synth 8-4471] merging register 'write_sig_reg[0:0]' into 'write_i_reg[0:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:40]
INFO: [Synth 8-4471] merging register 'send_sig_reg[0:0]' into 'send_i_reg[0:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector' (20#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:32]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_shim' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_shim.vhd:30]
	Parameter BUFWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_shim' (21#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_shim.vhd:30]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_rx' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_rx.vhd:22]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_rx.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_rx' (22#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_rx.vhd:22]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector__parameterized0' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:32]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-4471] merging register 'free_reg[15:0]' into 'free_i_reg[15:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:62]
INFO: [Synth 8-4471] merging register 'clean_reg[15:0]' into 'clean_i_reg[15:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:43]
INFO: [Synth 8-4471] merging register 'send_pending_reg[15:0]' into 'send_pending_i_reg[15:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:108]
INFO: [Synth 8-4471] merging register 'busy_sig_reg' into 'busy_i_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:42]
INFO: [Synth 8-4471] merging register 'sending_reg' into 'sending_i_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:145]
INFO: [Synth 8-4471] merging register 'write_sig_reg[3:0]' into 'write_i_reg[3:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:40]
INFO: [Synth 8-4471] merging register 'send_sig_reg[3:0]' into 'send_i_reg[3:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector__parameterized0' (22#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:32]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_tx' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_tx.vhd:22]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_tx.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_tx' (23#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_tx.vhd:22]
INFO: [Synth 8-638] synthesizing module 'udp_rxtransactor_if' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd:23]
INFO: [Synth 8-4471] merging register 'ram_ok_reg' into 'ram_ok_i_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'udp_rxtransactor_if' (24#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd:23]
INFO: [Synth 8-638] synthesizing module 'udp_tx_mux' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:45]
INFO: [Synth 8-4471] merging register 'rxram_busy_sig_reg' into 'rxram_busy_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:64]
INFO: [Synth 8-4471] merging register 'rxram_end_addr_sig_reg[12:0]' into 'rxram_end_addr_int_reg[12:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:98]
INFO: [Synth 8-4471] merging register 'udpram_busy_sig_reg' into 'udpram_busy_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:65]
INFO: [Synth 8-4471] merging register 'udp_short_sig_reg' into 'short_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:71]
INFO: [Synth 8-4471] merging register 'send_special_reg' into 'send_special_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:207]
INFO: [Synth 8-4471] merging register 'special_reg[7:0]' into 'special_int_reg[7:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:212]
INFO: [Synth 8-4471] merging register 'last_udpram_active_reg' into 'last_udpram_active_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:235]
INFO: [Synth 8-4471] merging register 'udp_counting_reg' into 'counting_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:240]
INFO: [Synth 8-4471] merging register 'udp_counter_reg[4:0]' into 'counter_reg[4:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:245]
INFO: [Synth 8-4471] merging register 'cksum_reg' into 'cksum_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:314]
INFO: [Synth 8-4471] merging register 'clr_sum_reg' into 'clr_sum_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:319]
INFO: [Synth 8-4471] merging register 'do_sum_reg' into 'do_sum_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:324]
INFO: [Synth 8-4471] merging register 'int_valid_reg' into 'int_valid_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:329]
INFO: [Synth 8-4471] merging register 'udpram_end_addr_sig_reg[12:0]' into 'udpram_end_addr_int_reg[12:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:404]
INFO: [Synth 8-4471] merging register 'int_data_reg[7:0]' into 'int_data_int_reg[7:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:409]
INFO: [Synth 8-4471] merging register 'ip_len_reg[15:0]' into 'ip_len_int_reg[15:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:167]
INFO: [Synth 8-4471] merging register 'ip_cksum_reg[15:0]' into 'ip_cksum_int_reg[15:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:172]
INFO: [Synth 8-4471] merging register 'udp_len_reg[15:0]' into 'udp_len_int_reg[15:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:197]
INFO: [Synth 8-4471] merging register 'addr_sig_reg[12:0]' into 'addr_int_reg[12:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:135]
INFO: [Synth 8-4471] merging register 'byteswapping_reg' into 'byteswapping_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:461]
INFO: [Synth 8-4471] merging register 'mac_tx_data_sig_reg[7:0]' into 'mac_tx_data_int_reg[7:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:67]
INFO: [Synth 8-4471] merging register 'ipbus_out_hdr_reg[31:0]' into 'ipbus_hdr_int_reg[31:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:547]
INFO: [Synth 8-4471] merging register 'byteswap_sig_reg' into 'byteswap_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:451]
INFO: [Synth 8-4471] merging register 'next_state_reg[2:0]' into 'state_reg[2:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:581]
INFO: [Synth 8-4471] merging register 'rxram_active_reg' into 'rxram_active_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:88]
INFO: [Synth 8-4471] merging register 'udpram_active_reg' into 'udpram_active_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:114]
INFO: [Synth 8-4471] merging register 'counting_reg' into 'counting_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:440]
INFO: [Synth 8-4471] merging register 'prefetch_reg' into 'prefetch_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:494]
INFO: [Synth 8-4471] merging register 'mac_tx_last_sig_reg' into 'mac_tx_last_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:68]
INFO: [Synth 8-4471] merging register 'mac_tx_valid_sig_reg' into 'mac_tx_valid_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:69]
INFO: [Synth 8-4471] merging register 'set_addr_reg' into 'set_addr_int_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:437]
INFO: [Synth 8-4471] merging register 'addr_to_set_reg[12:0]' into 'addr_to_set_int_reg[12:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:438]
INFO: [Synth 8-256] done synthesizing module 'udp_tx_mux' (25#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:45]
INFO: [Synth 8-638] synthesizing module 'udp_txtransactor_if' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_txtransactor_if_simple.vhd:35]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_txtransactor_if' (26#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_txtransactor_if_simple.vhd:35]
INFO: [Synth 8-638] synthesizing module 'udp_clock_crossing_if' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd:43]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd:48]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd:49]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'udp_clock_crossing_if' (27#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'UDP_if' (28#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_if_flat.vhd:65]
INFO: [Synth 8-638] synthesizing module 'transactor' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor.vhd:36]
INFO: [Synth 8-638] synthesizing module 'transactor_if' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_if.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'transactor_if' (29#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_if.vhd:33]
INFO: [Synth 8-638] synthesizing module 'transactor_sm' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_sm.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'transactor_sm' (30#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_sm.vhd:39]
INFO: [Synth 8-638] synthesizing module 'transactor_cfg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_cfg.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'transactor_cfg' (31#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_cfg.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'transactor' (32#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor.vhd:36]
INFO: [Synth 8-638] synthesizing module 'stretcher' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/stretcher.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'stretcher' (33#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/stretcher.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrl' (34#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_ctrl.vhd:66]
INFO: [Synth 8-638] synthesizing module 'slaves' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/slaves.vhd:40]
INFO: [Synth 8-638] synthesizing module 'ipbus_fabric' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_fabric.vhd:27]
	Parameter NSLV bound to: 7 - type: integer 
	Parameter STROBE_GAP bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ipbus_fabric' (35#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_fabric.vhd:27]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrlreg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ctrlreg.vhd:34]
	Parameter ctrl_addr_width bound to: 0 - type: integer 
	Parameter stat_addr_width bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrlreg' (36#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ctrlreg.vhd:34]
INFO: [Synth 8-638] synthesizing module 'ipbus_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_reg.vhd:27]
	Parameter addr_width bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_reg' (37#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_reg.vhd:27]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrlreg__parameterized0' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ctrlreg.vhd:34]
	Parameter ctrl_addr_width bound to: 1 - type: integer 
	Parameter stat_addr_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrlreg__parameterized0' (37#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ctrlreg.vhd:34]
INFO: [Synth 8-638] synthesizing module 'ipbus_pkt_ctr' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_pkt_ctr.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ipbus_pkt_ctr' (38#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_pkt_ctr.vhd:24]
INFO: [Synth 8-638] synthesizing module 'ipbus_ram' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ram.vhd:38]
	Parameter addr_width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_ram' (39#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ram.vhd:38]
INFO: [Synth 8-638] synthesizing module 'ipbus_peephole_ram' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_peephole_ram.vhd:39]
	Parameter addr_width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_peephole_ram' (40#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_peephole_ram.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipbus_trigger_top' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_trigger_top.vhd:35]
INFO: [Synth 8-3491] module 'verilog_trigger_top' declared at 'C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v:23' bound to instance 'trigger_top' of component 'verilog_trigger_top' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_trigger_top.vhd:103]
INFO: [Synth 8-638] synthesizing module 'verilog_trigger_top' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v:23]
INFO: [Synth 8-638] synthesizing module 'trigger_clock_synth' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/.Xil/Vivado-5384-PCPSB375/realtime/trigger_clock_synth_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'trigger_clock_synth' (41#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/.Xil/Vivado-5384-PCPSB375/realtime/trigger_clock_synth_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Tracklet_processing' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v:23]
INFO: [Synth 8-638] synthesizing module 'InputLink' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/InputLink.v:23]
	Parameter LINK bound to: 3'b000 
INFO: [Synth 8-638] synthesizing module 'TP_raw_stub_fifo' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/.Xil/Vivado-5384-PCPSB375/realtime/TP_raw_stub_fifo_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'TP_raw_stub_fifo' (42#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/.Xil/Vivado-5384-PCPSB375/realtime/TP_raw_stub_fifo_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'InputLink' (43#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/InputLink.v:23]
INFO: [Synth 8-638] synthesizing module 'LayerRouter' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/LayerRouter.v:23]
INFO: [Synth 8-256] done synthesizing module 'LayerRouter' (44#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/LayerRouter.v:23]
WARNING: [Synth 8-350] instance 'R1Route1' of module 'LayerRouter' requires 22 connections, but only 19 given [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v:168]
INFO: [Synth 8-638] synthesizing module 'StubsByLayer' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/StubsByLayer.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
	Parameter RAM_WIDTH bound to: 36 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 9 - type: integer 
	Parameter INIT_FILE bound to: c:USER_LOCALcrsCMS_triggerXilinxVC709_triggerjectestviv_1project_2empty.txt - type: string 
INFO: [Synth 8-4472] Detected and applied attribute RAM_STYLE = block [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:35]
INFO: [Synth 8-256] done synthesizing module 'Memory' (45#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'StubsByLayer' (46#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/StubsByLayer.v:23]
INFO: [Synth 8-638] synthesizing module 'VMRouters' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/VMRouters.v:23]
	Parameter INNER bound to: 1'b1 
	Parameter ODD bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'VMRouters' (47#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/VMRouters.v:23]
WARNING: [Synth 8-350] instance 'R1VMRouteL1' of module 'VMRouters' requires 27 connections, but only 20 given [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v:277]
INFO: [Synth 8-638] synthesizing module 'VMRouters__parameterized0' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/VMRouters.v:23]
	Parameter INNER bound to: 1'b1 
	Parameter ODD bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'VMRouters__parameterized0' (47#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/VMRouters.v:23]
WARNING: [Synth 8-350] instance 'R1VMRouteL2' of module 'VMRouters' requires 27 connections, but only 20 given [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v:306]
WARNING: [Synth 8-350] instance 'R1VMRouteL3' of module 'VMRouters' requires 27 connections, but only 20 given [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v:335]
INFO: [Synth 8-638] synthesizing module 'AllStubs' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/AllStubs.v:23]
INFO: [Synth 8-256] done synthesizing module 'AllStubs' (48#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/AllStubs.v:23]
INFO: [Synth 8-638] synthesizing module 'VMStubs' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/VMStubs.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory__parameterized0' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
	Parameter RAM_WIDTH bound to: 18 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 9 - type: integer 
	Parameter INIT_FILE bound to: c:USER_LOCALcrsCMS_triggerXilinxVC709_triggerjectestviv_1project_2empty.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'Memory__parameterized0' (48#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'VMStubs' (49#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/VMStubs.v:23]
INFO: [Synth 8-638] synthesizing module 'TE' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory__parameterized1' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
	Parameter RAM_WIDTH bound to: 1 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 13 - type: integer 
	Parameter INIT_FILE bound to: c:USER_LOCALcrsCMS_triggerXilinxVC709_triggerjectestviv_1project_2z1p1L1L2.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'Memory__parameterized1' (49#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
WARNING: [Synth 8-350] instance 'lookup_phi' of module 'Memory' requires 6 connections, but only 3 given [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:85]
INFO: [Synth 8-638] synthesizing module 'Memory__parameterized2' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
	Parameter RAM_WIDTH bound to: 1 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 12 - type: integer 
	Parameter INIT_FILE bound to: c:USER_LOCALcrsCMS_triggerXilinxVC709_triggerjectestviv_1project_2z1p1L1L2.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'Memory__parameterized2' (49#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
WARNING: [Synth 8-350] instance 'lookup_z' of module 'Memory' requires 6 connections, but only 3 given [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:94]
INFO: [Synth 8-256] done synthesizing module 'TE' (50#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:23]
INFO: [Synth 8-638] synthesizing module 'StubPairs' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/StubPairs.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory__parameterized3' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 9 - type: integer 
	Parameter INIT_FILE bound to: D:/GLIB Firmware/branches/jectest/prj/viv_1/project_2/full.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'Memory__parameterized3' (50#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'StubPairs' (51#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/StubPairs.v:23]
INFO: [Synth 8-638] synthesizing module 'TrackletCombiner' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:23]
	Parameter krA bound to: 12'sb001111010101 
	Parameter krB bound to: 12'sb010111101010 
INFO: [Synth 8-638] synthesizing module 'Memory__parameterized4' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
	Parameter RAM_WIDTH bound to: 18 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 14 - type: integer 
	Parameter INIT_FILE bound to: D:/GLIB Firmware/branches/jectest/prj/viv_1/project_2/dr_inv.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'Memory__parameterized4' (51#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
WARNING: [Synth 8-350] instance 'lookup_dr_inv' of module 'Memory' requires 6 connections, but only 3 given [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:448]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:449]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:451]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:452]
INFO: [Synth 8-638] synthesizing module 'TrackletProjections' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:23]
	Parameter PHI_BITS bound to: 14 - type: integer 
	Parameter Z_BITS bound to: 12 - type: integer 
	Parameter PHID_BITS bound to: 9 - type: integer 
	Parameter ZD_BITS bound to: 9 - type: integer 
	Parameter layer bound to: 1'b1 
	Parameter rproj bound to: 16'b0000100001101010 
INFO: [Synth 8-4472] Detected and applied attribute KEEP = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:212]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:213]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:214]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:218]
WARNING: [Synth 8-3848] Net led_test in module/entity TrackletProjections does not have driver. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:40]
INFO: [Synth 8-256] done synthesizing module 'TrackletProjections' (52#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:23]
WARNING: [Synth 8-689] width (24) of port connection 'io_addr' does not match port width (32) of module 'TrackletProjections' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:471]
WARNING: [Synth 8-350] instance 'projection1' of module 'TrackletProjections' requires 18 connections, but only 17 given [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:463]
WARNING: [Synth 8-3936] Found unconnected internal register 'z_A_13_reg' and it is trimmed from '12' to '10' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:435]
WARNING: [Synth 8-3936] Found unconnected internal register 'z_A_12_reg' and it is trimmed from '12' to '10' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:409]
WARNING: [Synth 8-3936] Found unconnected internal register 'z_A_11_reg' and it is trimmed from '12' to '10' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:380]
WARNING: [Synth 8-3936] Found unconnected internal register 'z_A_10_reg' and it is trimmed from '12' to '10' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:353]
WARNING: [Synth 8-3936] Found unconnected internal register 'z_A_9_reg' and it is trimmed from '12' to '10' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:331]
WARNING: [Synth 8-3936] Found unconnected internal register 'z_A_8_reg' and it is trimmed from '12' to '10' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:306]
WARNING: [Synth 8-3936] Found unconnected internal register 'z_A_7_reg' and it is trimmed from '12' to '10' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:283]
WARNING: [Synth 8-3936] Found unconnected internal register 'z_A_6_reg' and it is trimmed from '12' to '10' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:258]
WARNING: [Synth 8-3936] Found unconnected internal register 'z_A_5_reg' and it is trimmed from '12' to '10' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:235]
WARNING: [Synth 8-3936] Found unconnected internal register 'z_A_4_reg' and it is trimmed from '12' to '10' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:211]
WARNING: [Synth 8-3936] Found unconnected internal register 'z_A_3_reg' and it is trimmed from '12' to '10' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:185]
WARNING: [Synth 8-3936] Found unconnected internal register 'z_A_2_reg' and it is trimmed from '12' to '10' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:159]
WARNING: [Synth 8-3936] Found unconnected internal register 'z_A_1_reg' and it is trimmed from '12' to '10' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:124]
WARNING: [Synth 8-3848] Net proj2 in module/entity TrackletCombiner does not have driver. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:55]
WARNING: [Synth 8-3848] Net proj3 in module/entity TrackletCombiner does not have driver. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:56]
WARNING: [Synth 8-3848] Net proj4 in module/entity TrackletCombiner does not have driver. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:57]
INFO: [Synth 8-256] done synthesizing module 'TrackletCombiner' (53#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v:633]
INFO: [Synth 8-638] synthesizing module 'TrackPars' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackPars.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory__parameterized5' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
	Parameter RAM_WIDTH bound to: 54 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 9 - type: integer 
	Parameter INIT_FILE bound to: c:USER_LOCALcrsCMS_triggerXilinxVC709_triggerjectestviv_1project_2empty.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'Memory__parameterized5' (53#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'TrackPars' (54#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackPars.v:23]
INFO: [Synth 8-638] synthesizing module 'TrackProj' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackProj.v:23]
INFO: [Synth 8-256] done synthesizing module 'TrackProj' (55#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackProj.v:23]
INFO: [Synth 8-638] synthesizing module 'ProjRouter' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/ProjRouter.v:23]
	Parameter ODD bound to: 1'b1 
	Parameter zbit bound to: 29 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'vmprojout_reg' and it is trimmed from '18' to '13' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/ProjRouter.v:98]
INFO: [Synth 8-256] done synthesizing module 'ProjRouter' (56#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/ProjRouter.v:23]
WARNING: [Synth 8-350] instance 'ProjRouteL3_L1L2' of module 'ProjRouter' requires 27 connections, but only 20 given [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v:687]
INFO: [Synth 8-638] synthesizing module 'AllProj' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/AllProj.v:23]
INFO: [Synth 8-256] done synthesizing module 'AllProj' (57#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/AllProj.v:23]
INFO: [Synth 8-638] synthesizing module 'VMProj' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/VMProj.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory__parameterized6' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
	Parameter RAM_WIDTH bound to: 13 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 9 - type: integer 
	Parameter INIT_FILE bound to: c:USER_LOCALcrsCMS_triggerXilinxVC709_triggerjectestviv_1project_2empty.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'Memory__parameterized6' (57#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'VMProj' (58#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/VMProj.v:23]
INFO: [Synth 8-638] synthesizing module 'MatchEngine' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchEngine.v:23]
INFO: [Synth 8-256] done synthesizing module 'MatchEngine' (59#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchEngine.v:23]
INFO: [Synth 8-638] synthesizing module 'Match' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Match.v:23]
INFO: [Synth 8-256] done synthesizing module 'Match' (60#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Match.v:23]
INFO: [Synth 8-638] synthesizing module 'MatchCombiner' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:23]
	Parameter PHI_BITS bound to: 14 - type: integer 
	Parameter Z_BITS bound to: 12 - type: integer 
	Parameter R_BITS bound to: 7 - type: integer 
	Parameter PHID_BITS bound to: 9 - type: integer 
	Parameter ZD_BITS bound to: 9 - type: integer 
	Parameter k1ABC bound to: 5 - type: integer 
	Parameter k2ABC bound to: 2 - type: integer 
	Parameter layer bound to: 1'b1 
INFO: [Synth 8-4472] Detected and applied attribute KEEP = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:200]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:201]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:202]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:203]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:204]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:205]
INFO: [Synth 8-256] done synthesizing module 'MatchCombiner' (61#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:23]
WARNING: [Synth 8-350] instance 'ProjCombL3_L1L2' of module 'MatchCombiner' requires 44 connections, but only 23 given [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v:827]
INFO: [Synth 8-638] synthesizing module 'FullMatches' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/FullMatches.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory__parameterized7' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
	Parameter RAM_WIDTH bound to: 36 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 9 - type: integer 
	Parameter INIT_FILE bound to: c:USER_LOCALcrsCMS_triggerXilinxVC709_triggerjectestviv_1project_2empty.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'Memory__parameterized7' (61#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'FullMatches' (62#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/FullMatches.v:23]
INFO: [Synth 8-638] synthesizing module 'TrackFit' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory__parameterized8' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
	Parameter RAM_WIDTH bound to: 60 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 4 - type: integer 
	Parameter INIT_FILE bound to: D:/GLIB Firmware/branches/jectest/prj/viv_1/project_2/FitDerTable_L1_1_hex.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'Memory__parameterized8' (62#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
WARNING: [Synth 8-350] instance 'lookup_phi_0' of module 'Memory' requires 6 connections, but only 3 given [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
INFO: [Synth 8-638] synthesizing module 'Memory__parameterized9' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
	Parameter RAM_WIDTH bound to: 60 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 4 - type: integer 
	Parameter INIT_FILE bound to: D:/GLIB Firmware/branches/jectest/prj/viv_1/project_2/FitDerTable_L1_2_hex.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'Memory__parameterized9' (62#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
WARNING: [Synth 8-350] instance 'lookup_phi_1' of module 'Memory' requires 6 connections, but only 3 given [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:139]
INFO: [Synth 8-638] synthesizing module 'Memory__parameterized10' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
	Parameter RAM_WIDTH bound to: 60 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 4 - type: integer 
	Parameter INIT_FILE bound to: D:/GLIB Firmware/branches/jectest/prj/viv_1/project_2/FitDerTable_L1_3_hex.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'Memory__parameterized10' (62#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
WARNING: [Synth 8-350] instance 'lookup_phi_2' of module 'Memory' requires 6 connections, but only 3 given [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:147]
INFO: [Synth 8-638] synthesizing module 'Memory__parameterized11' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
	Parameter RAM_WIDTH bound to: 60 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 4 - type: integer 
	Parameter INIT_FILE bound to: D:/GLIB Firmware/branches/jectest/prj/viv_1/project_2/FitDerTable_L1_4_hex.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'Memory__parameterized11' (62#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
WARNING: [Synth 8-350] instance 'lookup_phi_3' of module 'Memory' requires 6 connections, but only 3 given [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:155]
INFO: [Synth 8-638] synthesizing module 'Memory__parameterized12' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
	Parameter RAM_WIDTH bound to: 60 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 4 - type: integer 
	Parameter INIT_FILE bound to: D:/GLIB Firmware/branches/jectest/prj/viv_1/project_2/FitDerTable_L1_5_hex.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'Memory__parameterized12' (62#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
WARNING: [Synth 8-350] instance 'lookup_z_0' of module 'Memory' requires 6 connections, but only 3 given [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:163]
INFO: [Synth 8-638] synthesizing module 'Memory__parameterized13' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
	Parameter RAM_WIDTH bound to: 60 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 4 - type: integer 
	Parameter INIT_FILE bound to: D:/GLIB Firmware/branches/jectest/prj/viv_1/project_2/FitDerTable_L1_6_hex.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'Memory__parameterized13' (62#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
WARNING: [Synth 8-350] instance 'lookup_z_1' of module 'Memory' requires 6 connections, but only 3 given [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:171]
INFO: [Synth 8-638] synthesizing module 'Memory__parameterized14' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
	Parameter RAM_WIDTH bound to: 60 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 4 - type: integer 
	Parameter INIT_FILE bound to: D:/GLIB Firmware/branches/jectest/prj/viv_1/project_2/FitDerTable_L1_7_hex.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'Memory__parameterized14' (62#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
WARNING: [Synth 8-350] instance 'lookup_z_2' of module 'Memory' requires 6 connections, but only 3 given [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:179]
INFO: [Synth 8-638] synthesizing module 'Memory__parameterized15' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
	Parameter RAM_WIDTH bound to: 60 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 4 - type: integer 
	Parameter INIT_FILE bound to: D:/GLIB Firmware/branches/jectest/prj/viv_1/project_2/FitDerTable_L1_8_hex.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'Memory__parameterized15' (62#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Memory.v:23]
WARNING: [Synth 8-350] instance 'lookup_z_3' of module 'Memory' requires 6 connections, but only 3 given [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:187]
INFO: [Synth 8-256] done synthesizing module 'TrackFit' (63#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:23]
INFO: [Synth 8-638] synthesizing module 'TracksPars' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TracksPars.v:23]
INFO: [Synth 8-256] done synthesizing module 'TracksPars' (64#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TracksPars.v:23]
INFO: [Synth 8-638] synthesizing module 'Aurora_test' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Aurora_test_vc709.v:23]
INFO: [Synth 8-638] synthesizing module 'Reset_Synchronizer' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Reset_Synchronizer.v:23]
INFO: [Synth 8-256] done synthesizing module 'Reset_Synchronizer' (65#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Reset_Synchronizer.v:23]
INFO: [Synth 8-638] synthesizing module 'Aurora_Channel_0' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Aurora_Channel_0.v:8]
INFO: [Synth 8-638] synthesizing module 'Link_Interface' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Link_Interface.v:23]
INFO: [Synth 8-638] synthesizing module 'Data_FSM' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Data_FSM.v:21]
	Parameter READY bound to: 3'b000 
	Parameter DATA1 bound to: 3'b001 
	Parameter DATA2 bound to: 3'b010 
	Parameter DATA3 bound to: 3'b011 
	Parameter DONE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Data_FSM.v:57]
INFO: [Synth 8-256] done synthesizing module 'Data_FSM' (66#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Data_FSM.v:21]
INFO: [Synth 8-638] synthesizing module 'link_axis_data_fifo' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/.Xil/Vivado-5384-PCPSB375/realtime/link_axis_data_fifo_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'link_axis_data_fifo' (67#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/.Xil/Vivado-5384-PCPSB375/realtime/link_axis_data_fifo_stub.v:7]
WARNING: [Synth 8-350] instance 'tx_fifo' of module 'link_axis_data_fifo' requires 17 connections, but only 14 given [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Link_Interface.v:122]
WARNING: [Synth 8-350] instance 'rx_fifo' of module 'link_axis_data_fifo' requires 17 connections, but only 14 given [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Link_Interface.v:140]
INFO: [Synth 8-256] done synthesizing module 'Link_Interface' (68#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Link_Interface.v:23]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_0' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/.Xil/Vivado-5384-PCPSB375/realtime/aurora_8b10b_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_0' (69#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/.Xil/Vivado-5384-PCPSB375/realtime/aurora_8b10b_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_CLOCK_MODULE' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_clock_module.v:18]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (70#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_CLOCK_MODULE' (71#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_clock_module.v:18]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_STANDARD_CC_MODULE' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_standard_cc_module.v:65]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_STANDARD_CC_MODULE' (72#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_standard_cc_module.v:65]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_SUPPORT_RESET_LOGIC' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_support_reset_logic.v:17]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_support_reset_logic.v:39]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_cdc_sync_exdes' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v:60]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b000010 
	Parameter c_mtbf_stages bound to: 3'b101 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v:85]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v:86]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v:87]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v:88]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v:89]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v:90]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v:91]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v:94]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v:95]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v:96]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v:97]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v:98]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v:99]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v:106]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v:107]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v:108]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v:109]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v:110]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v:111]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_cdc_sync_exdes' (73#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v:60]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_SUPPORT_RESET_LOGIC' (74#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_support_reset_logic.v:17]
INFO: [Synth 8-638] synthesizing module 'aurora_io_block' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_io_block.v:7]
INFO: [Synth 8-638] synthesizing module 'reg32_ce2' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/reg_ce2.v:6]
INFO: [Synth 8-256] done synthesizing module 'reg32_ce2' (75#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/reg_ce2.v:6]
INFO: [Synth 8-256] done synthesizing module 'aurora_io_block' (76#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_io_block.v:7]
INFO: [Synth 8-256] done synthesizing module 'Aurora_Channel_0' (77#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Aurora_Channel_0.v:8]
INFO: [Synth 8-638] synthesizing module 'Aurora_Channel_1' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Aurora_Channel_1.v:8]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/.Xil/Vivado-5384-PCPSB375/realtime/aurora_8b10b_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1' (78#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/.Xil/Vivado-5384-PCPSB375/realtime/aurora_8b10b_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Aurora_Channel_1' (79#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Aurora_Channel_1.v:8]
INFO: [Synth 8-256] done synthesizing module 'Aurora_test' (80#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Aurora_test_vc709.v:23]
INFO: [Synth 8-256] done synthesizing module 'Tracklet_processing' (81#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v:23]
INFO: [Synth 8-638] synthesizing module 'IPB_IO_interface' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/imports/sim5/IPB_IO_interface.v:4]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter READ_ACK bound to: 1 - type: integer 
	Parameter READ_DLY1 bound to: 2 - type: integer 
	Parameter READ_DLY2 bound to: 3 - type: integer 
	Parameter READ_HOLD1 bound to: 4 - type: integer 
	Parameter READ_HOLD2 bound to: 5 - type: integer 
	Parameter READ_HOLD3 bound to: 6 - type: integer 
	Parameter READ_START bound to: 7 - type: integer 
	Parameter READ_WAIT bound to: 8 - type: integer 
	Parameter WRITE_ACK bound to: 9 - type: integer 
	Parameter WRITE_ENABLE bound to: 10 - type: integer 
	Parameter WRITE_HOLD1 bound to: 11 - type: integer 
	Parameter WRITE_HOLD2 bound to: 12 - type: integer 
	Parameter WRITE_HOLD3 bound to: 13 - type: integer 
	Parameter WRITE_START bound to: 14 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/imports/sim5/IPB_IO_interface.v:44]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/imports/sim5/IPB_IO_interface.v:44]
INFO: [Synth 8-256] done synthesizing module 'IPB_IO_interface' (82#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/imports/sim5/IPB_IO_interface.v:4]
WARNING: [Synth 8-3848] Net ipb_err in module/entity verilog_trigger_top does not have driver. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v:38]
WARNING: [Synth 8-3848] Net led_test1 in module/entity verilog_trigger_top does not have driver. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v:88]
WARNING: [Synth 8-3848] Net led_test2 in module/entity verilog_trigger_top does not have driver. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v:89]
WARNING: [Synth 8-3848] Net led_test3 in module/entity verilog_trigger_top does not have driver. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v:90]
WARNING: [Synth 8-3848] Net led_test4 in module/entity verilog_trigger_top does not have driver. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v:91]
INFO: [Synth 8-256] done synthesizing module 'verilog_trigger_top' (83#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v:23]
INFO: [Synth 8-256] done synthesizing module 'ipbus_trigger_top' (84#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_trigger_top.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'slaves' (85#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/slaves.vhd:40]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFGDS_clk200' to cell 'IBUFGDS' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd:207]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFGDS_prog' to cell 'IBUFGDS' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd:211]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 46.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 6.400000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 11.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mcmm' to cell 'MMCME2_BASE' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd:216]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd:235]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd:239]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst' to cell 'OBUFDS' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'top' (86#1) [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd:65]
WARNING: [Synth 8-3917] design top has port sfp_rs0 driven by constant 0
WARNING: [Synth 8-3917] design top has port sfp_rs1 driven by constant 0
WARNING: [Synth 8-3917] design top has port sfp_tx_disable driven by constant 0
WARNING: [Synth 8-3917] design top has port SFP3_RS0_LS driven by constant 0
WARNING: [Synth 8-3917] design top has port SFP3_RS1_LS driven by constant 0
WARNING: [Synth 8-3917] design top has port SFP3_TX_DISABLE_LS_B driven by constant 0
WARNING: [Synth 8-3917] design top has port SFP4_RS0_LS driven by constant 0
WARNING: [Synth 8-3917] design top has port SFP4_RS1_LS driven by constant 0
WARNING: [Synth 8-3917] design top has port SFP4_TX_DISABLE_LS_B driven by constant 0
WARNING: [Synth 8-3331] design top has unconnected port SFP3_LOS_LS
WARNING: [Synth 8-3331] design top has unconnected port SFP3_MOD_DETECT_LS
WARNING: [Synth 8-3331] design top has unconnected port SFP4_LOS_LS
WARNING: [Synth 8-3331] design top has unconnected port SFP4_MOD_DETECT_LS
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 320.570 ; gain = 158.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin lookup_phi:write_address[12] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:85]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi:write_address[11] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:85]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi:write_address[10] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:85]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi:write_address[9] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:85]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi:write_address[8] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:85]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi:write_address[7] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:85]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi:write_address[6] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:85]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi:write_address[5] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:85]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi:write_address[4] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:85]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi:write_address[3] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:85]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi:write_address[2] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:85]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi:write_address[1] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:85]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi:write_address[0] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:85]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi:write_enable to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:85]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi:input_data[0] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:85]
WARNING: [Synth 8-3295] tying undriven pin lookup_z:write_address[11] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:94]
WARNING: [Synth 8-3295] tying undriven pin lookup_z:write_address[10] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:94]
WARNING: [Synth 8-3295] tying undriven pin lookup_z:write_address[9] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:94]
WARNING: [Synth 8-3295] tying undriven pin lookup_z:write_address[8] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:94]
WARNING: [Synth 8-3295] tying undriven pin lookup_z:write_address[7] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:94]
WARNING: [Synth 8-3295] tying undriven pin lookup_z:write_address[6] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:94]
WARNING: [Synth 8-3295] tying undriven pin lookup_z:write_address[5] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:94]
WARNING: [Synth 8-3295] tying undriven pin lookup_z:write_address[4] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:94]
WARNING: [Synth 8-3295] tying undriven pin lookup_z:write_address[3] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:94]
WARNING: [Synth 8-3295] tying undriven pin lookup_z:write_address[2] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:94]
WARNING: [Synth 8-3295] tying undriven pin lookup_z:write_address[1] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:94]
WARNING: [Synth 8-3295] tying undriven pin lookup_z:write_address[0] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:94]
WARNING: [Synth 8-3295] tying undriven pin lookup_z:write_enable to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:94]
WARNING: [Synth 8-3295] tying undriven pin lookup_z:input_data[0] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TE.v:94]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:write_address[13] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:write_address[12] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:write_address[11] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:write_address[10] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:write_address[9] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:write_address[8] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:write_address[7] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:write_address[6] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:write_address[5] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:write_address[4] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:write_address[3] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:write_address[2] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:write_address[1] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:write_address[0] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:write_enable to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:input_data[17] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:input_data[16] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:input_data[15] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:input_data[14] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:input_data[13] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:input_data[12] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:input_data[11] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:input_data[10] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:input_data[9] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:input_data[8] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:input_data[7] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:input_data[6] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:input_data[5] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:input_data[4] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:input_data[3] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:input_data[2] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:input_data[1] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_dr_inv:input_data[0] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:147]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:write_address[3] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:write_address[2] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:write_address[1] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:write_address[0] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:write_enable to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[59] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[58] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[57] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[56] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[55] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[54] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[53] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[52] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[51] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[50] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[49] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[48] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[47] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[46] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[45] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[44] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[43] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[42] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[41] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[40] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[39] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[38] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[37] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[36] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[35] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[34] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[33] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[32] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[31] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[30] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[29] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[28] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
WARNING: [Synth 8-3295] tying undriven pin lookup_phi_0:input_data[27] to constant 0 [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackFit.v:131]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 320.570 ; gain = 158.066
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from D:/Xilinx/Vivado/2014.4/data\./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/.Xil/Vivado-5384-PCPSB375/dcp/trigger_clock_synth_in_context.xdc] for cell 'slaves/slave6/trigger_top/trigger_clock_synth'
Finished Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/.Xil/Vivado-5384-PCPSB375/dcp/trigger_clock_synth_in_context.xdc] for cell 'slaves/slave6/trigger_top/trigger_clock_synth'
Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/.Xil/Vivado-5384-PCPSB375/dcp_2/aurora_8b10b_0_in_context.xdc] for cell 'slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0'
Finished Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/.Xil/Vivado-5384-PCPSB375/dcp_2/aurora_8b10b_0_in_context.xdc] for cell 'slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0'
Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/.Xil/Vivado-5384-PCPSB375/dcp_3/aurora_8b10b_1_in_context.xdc] for cell 'slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1'
Finished Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/.Xil/Vivado-5384-PCPSB375/dcp_3/aurora_8b10b_1_in_context.xdc] for cell 'slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1'
Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/.Xil/Vivado-5384-PCPSB375/dcp_5/gig_ethernet_pcs_pma_0_in_context.xdc] for cell 'eth/phy'
Finished Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/.Xil/Vivado-5384-PCPSB375/dcp_5/gig_ethernet_pcs_pma_0_in_context.xdc] for cell 'eth/phy'
Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/constrs_1/imports/new/pins.xdc]
Finished Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/constrs_1/imports/new/pins.xdc]
Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/constrs_1/imports/new/timing.xdc]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/constrs_1/imports/new/timing.xdc:26]
Finished Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/constrs_1/imports/new/timing.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IBUFGDS => IBUFDS: 2 instances
  MMCME2_BASE => MMCME2_ADV: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 850.059 ; gain = 0.090
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 850.059 ; gain = 687.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 850.059 ; gain = 687.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for gt_clkp. (constraint file  C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/.Xil/Vivado-5384-PCPSB375/dcp_5/gig_ethernet_pcs_pma_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for gt_clkn. (constraint file  C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/synth_1/.Xil/Vivado-5384-PCPSB375/dcp_5/gig_ethernet_pcs_pma_0_in_context.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 850.059 ; gain = 687.555
---------------------------------------------------------------------------------
ROM "bad_crc" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "invert" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "byte_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "tick_int" won't be mapped to RAM because address size (24) is larger than maximum supported(18) 
ROM "set_addr_int" won't be mapped to RAM because it is too sparse.
ROM "addr_to_set_int" won't be mapped to RAM because it is too sparse.
ROM "send_buf_int" won't be mapped to RAM because it is too sparse.
ROM "load_buf_int" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "set_addr_int" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "load_buf_int" won't be mapped to RAM because it is too sparse.
ROM "load_buf_int" won't be mapped to RAM because it is too sparse.
ROM "payload_len" won't be mapped to RAM because it is too sparse.
ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse.
ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "cksum_int" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "payload_len" won't be mapped to RAM because it is too sparse.
ROM "next_low_int" won't be mapped to RAM because it is too sparse.
ROM "set_addr_int" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "send_buf_int" won't be mapped to RAM because it is too sparse.
ROM "load_buf_int" won't be mapped to RAM because it is too sparse.
ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse.
ROM "cksum_pending" won't be mapped to RAM because it is too sparse.
ROM "do_sum_int" won't be mapped to RAM because it is too sparse.
ROM "clr_sum_int" won't be mapped to RAM because it is too sparse.
ROM "int_data_int" won't be mapped to RAM because it is too sparse.
ROM "int_valid_int" won't be mapped to RAM because it is too sparse.
ROM "next_low" won't be mapped to RAM because it is too sparse.
ROM "set_addr_int" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "send_buf_int" won't be mapped to RAM because it is too sparse.
ROM "next_load" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "short_int" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "flip_cksum" won't be mapped to RAM because it is too sparse.
ROM "counting" won't be mapped to RAM because it is too sparse.
ROM "cksum_int" won't be mapped to RAM because it is too sparse.
ROM "clr_sum_int" won't be mapped to RAM because it is too sparse.
ROM "do_sum_int" won't be mapped to RAM because it is too sparse.
ROM "int_valid_int" won't be mapped to RAM because it is too sparse.
ROM "low_addr_int" won't be mapped to RAM because it is too sparse.
ROM "ipbus_hdr_int" won't be mapped to RAM because it is too sparse.
ROM "byteswap_int" won't be mapped to RAM because it is too sparse.
ROM "byteswap_int" won't be mapped to RAM because it is too sparse.
ROM "ipbus_out_valid_int" won't be mapped to RAM because it is too sparse.
ROM "next_state" won't be mapped to RAM because it is too sparse.
ROM "pkt_id_buf_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pkt_id_buf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
WARNING: [Synth 8-3936] Found unconnected internal register 'pkt_rdy_buf_reg' and it is trimmed from '3' to '2' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd:128]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transactor_if'
ROM "trans_out[pkt_done]" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "wctr" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "state" won't be mapped to RAM because it is too sparse.
ROM "state" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transactor_sm'
ROM "last_wd" won't be mapped to RAM because it is too sparse.
ROM "state" won't be mapped to RAM because it is too sparse.
ROM "tx_hdr" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "rmw_write" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "err_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "reg_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "reg_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
INFO: [Synth 8-41] '+' operator could not be merged with '*' operator due to loss of accuracy [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:389]
INFO: [Synth 8-41] '+' operator could not be merged with '*' operator due to loss of accuracy [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:389]
INFO: [Synth 8-41] '+' operator could not be merged with '*' operator due to loss of accuracy [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:389]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:132]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:128]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:132]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:128]
WARNING: [Synth 8-3936] Found unconnected internal register 'full_iphi_res_3_reg' and it is trimmed from '10' to '8' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:255]
WARNING: [Synth 8-3936] Found unconnected internal register 'iphi_stub_2_reg' and it is trimmed from '14' to '8' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:239]
WARNING: [Synth 8-3936] Found unconnected internal register 'iz_2_reg' and it is trimmed from '12' to '9' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:242]
WARNING: [Synth 8-3936] Found unconnected internal register 'iphi_2_reg' and it is trimmed from '14' to '8' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:241]
WARNING: [Synth 8-3936] Found unconnected internal register 'iz_stub_2_reg' and it is trimmed from '12' to '9' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:240]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:132]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:128]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Data_FSM'
ROM "nextstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "BX" won't be mapped to RAM because it is too sparse.
ROM "first_clk" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_if'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_sm'
WARNING: [Synth 8-3848] Net led_test in module/entity TrackletProjections does not have driver. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:40]
WARNING: [Synth 8-3848] Net proj2 in module/entity TrackletCombiner does not have driver. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:55]
WARNING: [Synth 8-3848] Net proj3 in module/entity TrackletCombiner does not have driver. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:56]
WARNING: [Synth 8-3848] Net proj4 in module/entity TrackletCombiner does not have driver. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:57]
INFO: [Synth 8-3969] The signal RAM_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-3969] The signal RAM_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-3969] The signal RAM_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-3969] The signal RAM_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-3969] The signal RAM_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-3969] The signal RAM_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-3969] The signal RAM_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-3969] The signal RAM_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Data_FSM.v:59]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Data_FSM'
WARNING: [Synth 8-327] inferring latch for variable 'last_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Data_FSM.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'valid_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Data_FSM.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'keep_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Data_FSM.v:62]
WARNING: [Synth 8-3848] Net ipb_err in module/entity verilog_trigger_top does not have driver. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v:38]
WARNING: [Synth 8-3848] Net led_test1 in module/entity verilog_trigger_top does not have driver. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v:88]
WARNING: [Synth 8-3848] Net led_test2 in module/entity verilog_trigger_top does not have driver. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v:89]
WARNING: [Synth 8-3848] Net led_test3 in module/entity verilog_trigger_top does not have driver. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v:90]
WARNING: [Synth 8-3848] Net led_test4 in module/entity verilog_trigger_top does not have driver. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v:91]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 850.059 ; gain = 687.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   3 Input     19 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 25    
	   2 Input     16 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 5     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 5     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 73    
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 38    
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   4 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 56    
	   5 Input      1 Bit         XORs := 10    
	   7 Input      1 Bit         XORs := 10    
	  10 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 10    
	   4 Input      1 Bit         XORs := 18    
	   6 Input      1 Bit         XORs := 10    
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 4     
	   8 Input      1 Bit         XORs := 2     
+---Registers : 
	              336 Bit    Registers := 1     
	              128 Bit    Registers := 8     
	              112 Bit    Registers := 1     
	               60 Bit    Registers := 8     
	               54 Bit    Registers := 16    
	               48 Bit    Registers := 5     
	               45 Bit    Registers := 2     
	               42 Bit    Registers := 3     
	               40 Bit    Registers := 3     
	               39 Bit    Registers := 1     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 27    
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 44    
	               24 Bit    Registers := 3     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 7     
	               18 Bit    Registers := 72    
	               17 Bit    Registers := 18    
	               16 Bit    Registers := 59    
	               15 Bit    Registers := 13    
	               14 Bit    Registers := 8     
	               13 Bit    Registers := 62    
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 25    
	                9 Bit    Registers := 15    
	                8 Bit    Registers := 77    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 87    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 23    
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 296   
+---Multipliers : 
	                 8x41  Multipliers := 1     
	                 9x31  Multipliers := 1     
+---RAMs : 
	             288K Bit         RAMs := 1     
	             256K Bit         RAMs := 1     
	              64K Bit         RAMs := 4     
	              32K Bit         RAMs := 3     
	              27K Bit         RAMs := 3     
	              18K Bit         RAMs := 10    
	               9K Bit         RAMs := 6     
	               8K Bit         RAMs := 1     
	               6K Bit         RAMs := 3     
	               4K Bit         RAMs := 1     
	              960 Bit         RAMs := 8     
+---Muxes : 
	   2 Input    336 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 9     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 7     
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 46    
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 49    
	  11 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 2     
	  13 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 4     
	  18 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	  16 Input     15 Bit        Muxes := 1     
	   8 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 40    
	   4 Input     13 Bit        Muxes := 2     
	   8 Input     13 Bit        Muxes := 2     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 74    
	   4 Input      8 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 11    
	  12 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 29    
	   6 Input      6 Bit        Muxes := 2     
	   8 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 34    
	   4 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 284   
	   6 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 15    
	  11 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 12    
	   9 Input      1 Bit        Muxes := 5     
	  16 Input      1 Bit        Muxes := 12    
	  18 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
Module clock_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module clocks_7s_serdes 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module EthernetCRC 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
	   5 Input      1 Bit         XORs := 5     
	   7 Input      1 Bit         XORs := 5     
	  10 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 9     
	   6 Input      1 Bit         XORs := 5     
	  12 Input      1 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module soft_emac 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module eth_7s_1000basex 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module udp_ipaddr_block 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module udp_rarp_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   4 Input     16 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    336 Bit        Muxes := 2     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module udp_build_arp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 3     
	   6 Input     48 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 10    
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
Module udp_build_payload 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 13    
	  11 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 2     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 30    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 9     
Module udp_build_ping 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 8     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 4     
Module udp_build_resend 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module udp_build_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 3     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
Module udp_status_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 38    
Module udp_byte_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
Module udp_do_rx_reset 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module udp_packet_parser 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	              112 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               45 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 21    
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 61    
Module udp_rxram_mux 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module udp_DualPortRAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module udp_buffer_selector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
Module udp_rxram_shim 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module udp_DualPortRAM_rx 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---RAMs : 
	              64K Bit         RAMs := 4     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
Module udp_buffer_selector__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module udp_DualPortRAM_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module udp_rxtransactor_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module udp_tx_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 6     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	  18 Input     16 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 10    
	   8 Input     13 Bit        Muxes := 2     
	   4 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   9 Input      8 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 29    
	   5 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 5     
	  16 Input      1 Bit        Muxes := 8     
	  18 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module udp_txtransactor_if 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  16 Input      1 Bit        Muxes := 1     
Module udp_clock_crossing_if 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
Module UDP_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module transactor_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	  10 Input      8 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module transactor_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module transactor_cfg 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module transactor 
Detailed RTL Component Info : 
Module stretcher 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module ipbus_ctrl 
Detailed RTL Component Info : 
Module ipbus_fabric 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module ipbus_ctrlreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ipbus_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module ipbus_ctrlreg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_pkt_ctr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ipbus_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipbus_peephole_ram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InputLink 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module LayerRouter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 6     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 6     
Module Memory 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module StubsByLayer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module VMRouters 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               18 Bit    Registers := 9     
	                6 Bit    Registers := 2     
Module VMRouters__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               36 Bit    Registers := 1     
	               18 Bit    Registers := 9     
	                6 Bit    Registers := 2     
Module AllStubs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module VMStubs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                1 Bit    Registers := 1     
Module Memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module Memory__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module TE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Memory__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module StubPairs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module Memory__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---RAMs : 
	             288K Bit         RAMs := 1     
Module TrackletProjections 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               54 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 11    
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 2     
+---Multipliers : 
	                 9x31  Multipliers := 1     
Module TrackletCombiner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               39 Bit    Registers := 1     
	               22 Bit    Registers := 5     
	               18 Bit    Registers := 5     
	               17 Bit    Registers := 14    
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 10    
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 18    
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 14    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 8x41  Multipliers := 1     
Module Memory__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               54 Bit    Registers := 1     
+---RAMs : 
	              27K Bit         RAMs := 1     
Module TrackPars 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               54 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module TrackProj 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               54 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module ProjRouter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               54 Bit    Registers := 1     
	               13 Bit    Registers := 7     
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module AllProj 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               54 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Memory__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module VMProj 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module MatchEngine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Match 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module MatchCombiner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 14    
+---Registers : 
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module Memory__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FullMatches 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               36 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module Memory__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
+---RAMs : 
	              960 Bit         RAMs := 1     
Module Memory__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
+---RAMs : 
	              960 Bit         RAMs := 1     
Module Memory__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
+---RAMs : 
	              960 Bit         RAMs := 1     
Module Memory__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
+---RAMs : 
	              960 Bit         RAMs := 1     
Module Memory__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
+---RAMs : 
	              960 Bit         RAMs := 1     
Module Memory__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
+---RAMs : 
	              960 Bit         RAMs := 1     
Module Memory__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
+---RAMs : 
	              960 Bit         RAMs := 1     
Module Memory__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
+---RAMs : 
	              960 Bit         RAMs := 1     
Module TrackFit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     19 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 24    
	   3 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 8     
+---Registers : 
	               54 Bit    Registers := 8     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 28    
	                8 Bit    Registers := 44    
	                6 Bit    Registers := 5     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module TracksPars 
Detailed RTL Component Info : 
Module Reset_Synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module Data_FSM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
Module Link_Interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	                1 Bit    Registers := 1     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
Module aurora_8b10b_CLOCK_MODULE 
Detailed RTL Component Info : 
Module aurora_8b10b_STANDARD_CC_MODULE 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module aurora_8b10b_cdc_sync_exdes 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module aurora_8b10b_SUPPORT_RESET_LOGIC 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module reg32_ce2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module aurora_io_block 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Aurora_Channel_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Aurora_Channel_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Aurora_test 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
Module Tracklet_processing 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module IPB_IO_interface 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 2     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 3     
Module verilog_trigger_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ipbus_trigger_top 
Detailed RTL Component Info : 
Module slaves 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 850.059 ; gain = 687.555
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "mac/i_rx_CRC32D8/bad_crc" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tick_int" won't be mapped to RAM because address size (24) is larger than maximum supported(18) 
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse.
ROM "buf_to_load_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "payload_len" won't be mapped to RAM because it is too sparse.
ROM "payload_len" won't be mapped to RAM because it is too sparse.
ROM "next_low_int" won't be mapped to RAM because it is too sparse.
ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse.
ROM "cksum_pending" won't be mapped to RAM because it is too sparse.
ROM "next_low" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "send_buf_int" won't be mapped to RAM because it is too sparse.
ROM "next_load" won't be mapped to RAM because it is too sparse.
ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "next_state" won't be mapped to RAM because it is too sparse.
ROM "low_addr_int" won't be mapped to RAM because it is too sparse.
ROM "flip_cksum" won't be mapped to RAM because it is too sparse.
ROM "byteswap_int" won't be mapped to RAM because it is too sparse.
ROM "trans/sm/last_wd" won't be mapped to RAM because it is too sparse.
ROM "trans/sm/state" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'stretch_tx/clkdiv/d25_reg' into 'stretch_rx/clkdiv/d25_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clock_div.vhd:63]
INFO: [Synth 8-4471] merging register 'stretch_tx/d25_d_reg' into 'stretch_rx/d25_d_reg' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/stretcher.vhd:40]
INFO: [Synth 8-4471] merging register 'idelta_phi_1_reg[14:0]' into 'idelta_phi_1_reg[14:0]' [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:126]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'projection1/is6_6_reg' and it is trimmed from '29' to '24' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:224]
WARNING: [Synth 8-3936] Found unconnected internal register 'projection1/iphi_proj_4_reg' and it is trimmed from '18' to '16' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:179]
WARNING: [Synth 8-3936] Found unconnected internal register 'projection1/pre_is4_3_reg' and it is trimmed from '18' to '16' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:161]
WARNING: [Synth 8-3936] Found unconnected internal register 'projection1/is2_2_reg' and it is trimmed from '48' to '14' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:112]
WARNING: [Synth 8-3936] Found unconnected internal register 'projection1/is2_2_reg' and it is trimmed from '48' to '17' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:112]
WARNING: [Synth 8-3936] Found unconnected internal register 'projection1/iphi0_3_reg' and it is trimmed from '17' to '16' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:155]
WARNING: [Synth 8-3936] Found unconnected internal register 'projection1/iphi0_2_5_reg' and it is trimmed from '17' to '16' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:130]
WARNING: [Synth 8-3936] Found unconnected internal register 'projection1/iphi0_2_reg' and it is trimmed from '17' to '16' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:108]
WARNING: [Synth 8-3936] Found unconnected internal register 'projection1/iphi0_1_reg' and it is trimmed from '17' to '16' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'projection1/is5_5_reg' and it is trimmed from '26' to '25' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:202]
WARNING: [Synth 8-3936] Found unconnected internal register 'full_irinv_reg' and it is trimmed from '39' to '20' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:355]
WARNING: [Synth 8-3936] Found unconnected internal register 'full_idelta_reg' and it is trimmed from '36' to '34' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:237]
INFO: [Synth 8-41] '+' operator could not be merged with '*' operator due to loss of accuracy [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:389]
DSP Report: Generating DSP projection1/is5_5_reg, operation Mode is: ((A:0x86a)*B'')'.
DSP Report: register projection1/it_3_reg is absorbed into DSP projection1/is5_5_reg.
DSP Report: register projection1/it_4_reg is absorbed into DSP projection1/is5_5_reg.
DSP Report: register projection1/is5_5_reg is absorbed into DSP projection1/is5_5_reg.
DSP Report: operator projection1/is5_50 is absorbed into DSP projection1/is5_5_reg.
DSP Report: Generating DSP projection1/full_is1_reg, operation Mode is: (A*(B:0x86a))'.
DSP Report: register projection1/full_is1_reg is absorbed into DSP projection1/full_is1_reg.
DSP Report: operator projection1/full_is10 is absorbed into DSP projection1/full_is1_reg.
DSP Report: Generating DSP projection1/is2_20, operation Mode is: A*B.
DSP Report: operator projection1/is2_20 is absorbed into DSP projection1/is2_20.
DSP Report: operator projection1/is2_20 is absorbed into DSP projection1/is2_20.
DSP Report: Generating DSP projection1/is6_6_reg, operation Mode is: (A*B'')'.
DSP Report: register B is absorbed into DSP projection1/is6_6_reg.
DSP Report: register B is absorbed into DSP projection1/is6_6_reg.
DSP Report: register projection1/is6_6_reg is absorbed into DSP projection1/is6_6_reg.
DSP Report: operator projection1/is6_60 is absorbed into DSP projection1/is6_6_reg.
DSP Report: Generating DSP projection1/is4_3_reg, operation Mode is: (A2*B)'.
DSP Report: register A is absorbed into DSP projection1/is4_3_reg.
DSP Report: register projection1/is4_3_reg is absorbed into DSP projection1/is4_3_reg.
DSP Report: operator projection1/is4_30 is absorbed into DSP projection1/is4_3_reg.
DSP Report: Generating DSP full_it2_reg, operation Mode is: (A*B'')'.
DSP Report: register idelta_phi_1_reg is absorbed into DSP full_it2_reg.
DSP Report: register idelta_phi_2_reg is absorbed into DSP full_it2_reg.
DSP Report: register full_it2_reg is absorbed into DSP full_it2_reg.
DSP Report: operator full_it20 is absorbed into DSP full_it2_reg.
DSP Report: Generating DSP full_it3_reg, operation Mode is: (A*B)'.
DSP Report: register full_it3_reg is absorbed into DSP full_it3_reg.
DSP Report: operator full_it30 is absorbed into DSP full_it3_reg.
DSP Report: Generating DSP full_it1_reg, operation Mode is: (A2*B2)'.
DSP Report: register rB_abs_1_reg is absorbed into DSP full_it1_reg.
DSP Report: register rA_abs_1_reg is absorbed into DSP full_it1_reg.
DSP Report: register full_it1_reg is absorbed into DSP full_it1_reg.
DSP Report: operator full_it10 is absorbed into DSP full_it1_reg.
DSP Report: Generating DSP full_idelta_reg, operation Mode is: (A*B'')'.
DSP Report: register it1_3_reg is absorbed into DSP full_idelta_reg.
DSP Report: register it1_4_reg is absorbed into DSP full_idelta_reg.
DSP Report: register full_idelta_reg is absorbed into DSP full_idelta_reg.
DSP Report: operator full_idelta0 is absorbed into DSP full_idelta_reg.
DSP Report: Generating DSP full_it5_reg, operation Mode is: ((((D:0x10000)+A))'*B'')'.
DSP Report: register B is absorbed into DSP full_it5_reg.
DSP Report: register idelta_tmp_7_reg is absorbed into DSP full_it5_reg.
DSP Report: register full_it5_reg is absorbed into DSP full_it5_reg.
DSP Report: register it4_7_reg is absorbed into DSP full_it5_reg.
DSP Report: operator full_it50 is absorbed into DSP full_it5_reg.
DSP Report: operator it4_70 is absorbed into DSP full_it5_reg.
DSP Report: Generating DSP full_iDelta_inv_reg, operation Mode is: (A''*B)'.
DSP Report: register idr_inv_7_reg is absorbed into DSP full_iDelta_inv_reg.
DSP Report: register idr_inv_8_reg is absorbed into DSP full_iDelta_inv_reg.
DSP Report: register full_iDelta_inv_reg is absorbed into DSP full_iDelta_inv_reg.
DSP Report: operator full_iDelta_inv0 is absorbed into DSP full_iDelta_inv_reg.
DSP Report: Generating DSP it_11_reg, operation Mode is: ((A*B'')')'.
DSP Report: register idelta_z_8_reg is absorbed into DSP it_11_reg.
DSP Report: register idelta_z_9_reg is absorbed into DSP it_11_reg.
DSP Report: register it_11_reg is absorbed into DSP it_11_reg.
DSP Report: register it_10_reg is absorbed into DSP it_11_reg.
DSP Report: operator it_100 is absorbed into DSP it_11_reg.
DSP Report: Generating DSP full_irinv_reg, operation Mode is: (((EDGE:1=>C) or (EDGE:0=>0))+A*B)'.
DSP Report: register full_irinv_reg is absorbed into DSP full_irinv_reg.
DSP Report: operator full_irinv0 is absorbed into DSP full_irinv_reg.
DSP Report: operator full_irinv0 is absorbed into DSP full_irinv_reg.
DSP Report: Generating DSP full_it7_reg, operation Mode is: (A*B'')'.
DSP Report: register rA_abs_9_reg is absorbed into DSP full_it7_reg.
DSP Report: register rA_abs_10_reg is absorbed into DSP full_it7_reg.
DSP Report: register full_it7_reg is absorbed into DSP full_it7_reg.
DSP Report: operator full_it70 is absorbed into DSP full_it7_reg.
DSP Report: Generating DSP full_pre_it12_reg, operation Mode is: (A*BCIN2)'.
DSP Report: register rA_abs_11_reg is absorbed into DSP full_pre_it12_reg.
DSP Report: register full_pre_it12_reg is absorbed into DSP full_pre_it12_reg.
DSP Report: operator full_pre_it120 is absorbed into DSP full_pre_it12_reg.
DSP Report: Generating DSP it7_tmp_sqr_11, operation Mode is: A*B.
DSP Report: operator it7_tmp_sqr_11 is absorbed into DSP it7_tmp_sqr_11.
DSP Report: Generating DSP it12_13_reg, operation Mode is: (A*B2)'.
DSP Report: register B is absorbed into DSP it12_13_reg.
DSP Report: register it12_13_reg is absorbed into DSP it12_13_reg.
DSP Report: operator it12_130 is absorbed into DSP it12_13_reg.
DSP Report: Generating DSP it10_13_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP it10_13_reg.
DSP Report: register A is absorbed into DSP it10_13_reg.
DSP Report: register it10_13_reg is absorbed into DSP it10_13_reg.
DSP Report: operator it10_130 is absorbed into DSP it10_13_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'full_iz_corr_1_reg' and it is trimmed from '16' to '11' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:221]
WARNING: [Synth 8-3936] Found unconnected internal register 'full_iphi_res_3_reg' and it is trimmed from '8' to '5' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:255]
WARNING: [Synth 8-3936] Found unconnected internal register 'iphi_2_reg' and it is trimmed from '8' to '5' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:241]
WARNING: [Synth 8-3936] Found unconnected internal register 'full_ir_corr_1_reg' and it is trimmed from '16' to '13' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:220]
WARNING: [Synth 8-3936] Found unconnected internal register 'iphi_stub_2_reg' and it is trimmed from '8' to '5' bits. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:239]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:132]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:128]
DSP Report: Generating DSP iz0_corr_11, operation Mode is: A*B''.
DSP Report: register iz_res_1_init_reg is absorbed into DSP iz0_corr_11.
DSP Report: register iz_res_1_0_reg is absorbed into DSP iz0_corr_11.
DSP Report: operator iz0_corr_11 is absorbed into DSP iz0_corr_11.
DSP Report: Generating DSP iz0_corr_1_reg, operation Mode is: (-C+(A*B)'+1-1)'.
DSP Report: register iz0_corr_1_reg is absorbed into DSP iz0_corr_1_reg.
DSP Report: register iz0_corr_0_reg is absorbed into DSP iz0_corr_1_reg.
DSP Report: operator iz0_corr_10 is absorbed into DSP iz0_corr_1_reg.
DSP Report: operator iz0_corr_00 is absorbed into DSP iz0_corr_1_reg.
DSP Report: Generating DSP iz0_corr_21, operation Mode is: A*B''.
DSP Report: register iphi_res_1_0_reg is absorbed into DSP iz0_corr_21.
DSP Report: register iphi_res_1_1_reg is absorbed into DSP iz0_corr_21.
DSP Report: operator iz0_corr_21 is absorbed into DSP iz0_corr_21.
DSP Report: Generating DSP iz0_corr_2_reg, operation Mode is: (PCIN-A:B)'.
DSP Report: register iz0_corr_2_reg is absorbed into DSP iz0_corr_2_reg.
DSP Report: operator iz0_corr_20 is absorbed into DSP iz0_corr_2_reg.
DSP Report: Generating DSP iz0_corr_31, operation Mode is: A*B''.
DSP Report: register iz_res_1_1_reg is absorbed into DSP iz0_corr_31.
DSP Report: register iz_res_1_2_reg is absorbed into DSP iz0_corr_31.
DSP Report: operator iz0_corr_31 is absorbed into DSP iz0_corr_31.
DSP Report: Generating DSP iz0_corr_3_reg, operation Mode is: (PCIN-A:B)'.
DSP Report: register iz0_corr_3_reg is absorbed into DSP iz0_corr_3_reg.
DSP Report: operator iz0_corr_30 is absorbed into DSP iz0_corr_3_reg.
DSP Report: Generating DSP iz0_corr_41, operation Mode is: A*B''.
DSP Report: register iphi_res_2_2_reg is absorbed into DSP iz0_corr_41.
DSP Report: register iphi_res_2_3_reg is absorbed into DSP iz0_corr_41.
DSP Report: operator iz0_corr_41 is absorbed into DSP iz0_corr_41.
DSP Report: Generating DSP iz0_corr_4_reg, operation Mode is: (PCIN-A:B)'.
DSP Report: register iz0_corr_4_reg is absorbed into DSP iz0_corr_4_reg.
DSP Report: operator iz0_corr_40 is absorbed into DSP iz0_corr_4_reg.
DSP Report: Generating DSP iz0_corr_51, operation Mode is: A*B''.
DSP Report: register iz_res_2_3_reg is absorbed into DSP iz0_corr_51.
DSP Report: register iz_res_2_4_reg is absorbed into DSP iz0_corr_51.
DSP Report: operator iz0_corr_51 is absorbed into DSP iz0_corr_51.
DSP Report: Generating DSP iz0_corr_5_reg, operation Mode is: (PCIN-A:B)'.
DSP Report: register iz0_corr_5_reg is absorbed into DSP iz0_corr_5_reg.
DSP Report: operator iz0_corr_50 is absorbed into DSP iz0_corr_5_reg.
DSP Report: Generating DSP iz0_corr_61, operation Mode is: A*B''.
DSP Report: register iphi_res_3_4_reg is absorbed into DSP iz0_corr_61.
DSP Report: register iphi_res_3_5_reg is absorbed into DSP iz0_corr_61.
DSP Report: operator iz0_corr_61 is absorbed into DSP iz0_corr_61.
DSP Report: Generating DSP iz0_corr_6_reg, operation Mode is: (PCIN-A:B)'.
DSP Report: register iz0_corr_6_reg is absorbed into DSP iz0_corr_6_reg.
DSP Report: operator iz0_corr_60 is absorbed into DSP iz0_corr_6_reg.
DSP Report: Generating DSP iz0_corr_71, operation Mode is: A*B''.
DSP Report: register iz_res_3_5_reg is absorbed into DSP iz0_corr_71.
DSP Report: register iz_res_3_6_reg is absorbed into DSP iz0_corr_71.
DSP Report: operator iz0_corr_71 is absorbed into DSP iz0_corr_71.
DSP Report: Generating DSP iz0_corr_7_reg, operation Mode is: (PCIN-A:B)'.
DSP Report: register iz0_corr_7_reg is absorbed into DSP iz0_corr_7_reg.
DSP Report: operator iz0_corr_70 is absorbed into DSP iz0_corr_7_reg.
DSP Report: Generating DSP it_corr_11, operation Mode is: A*B''.
DSP Report: register iz_res_1_init_reg is absorbed into DSP it_corr_11.
DSP Report: register iz_res_1_0_reg is absorbed into DSP it_corr_11.
DSP Report: operator it_corr_11 is absorbed into DSP it_corr_11.
DSP Report: Generating DSP it_corr_1_reg, operation Mode is: (-C+(A*B)'+1-1)'.
DSP Report: register it_corr_1_reg is absorbed into DSP it_corr_1_reg.
DSP Report: register it_corr_0_reg is absorbed into DSP it_corr_1_reg.
DSP Report: operator it_corr_10 is absorbed into DSP it_corr_1_reg.
DSP Report: operator it_corr_00 is absorbed into DSP it_corr_1_reg.
DSP Report: Generating DSP it_corr_21, operation Mode is: A*B''.
DSP Report: register iphi_res_1_0_reg is absorbed into DSP it_corr_21.
DSP Report: register iphi_res_1_1_reg is absorbed into DSP it_corr_21.
DSP Report: operator it_corr_21 is absorbed into DSP it_corr_21.
DSP Report: Generating DSP it_corr_2_reg, operation Mode is: (PCIN-A:B)'.
DSP Report: register it_corr_2_reg is absorbed into DSP it_corr_2_reg.
DSP Report: operator it_corr_20 is absorbed into DSP it_corr_2_reg.
DSP Report: Generating DSP it_corr_31, operation Mode is: A*B''.
DSP Report: register iz_res_1_1_reg is absorbed into DSP it_corr_31.
DSP Report: register iz_res_1_2_reg is absorbed into DSP it_corr_31.
DSP Report: operator it_corr_31 is absorbed into DSP it_corr_31.
DSP Report: Generating DSP it_corr_3_reg, operation Mode is: (PCIN-A:B)'.
DSP Report: register it_corr_3_reg is absorbed into DSP it_corr_3_reg.
DSP Report: operator it_corr_30 is absorbed into DSP it_corr_3_reg.
DSP Report: Generating DSP it_corr_41, operation Mode is: A*B''.
DSP Report: register iphi_res_2_2_reg is absorbed into DSP it_corr_41.
DSP Report: register iphi_res_2_3_reg is absorbed into DSP it_corr_41.
DSP Report: operator it_corr_41 is absorbed into DSP it_corr_41.
DSP Report: Generating DSP it_corr_4_reg, operation Mode is: (PCIN-A:B)'.
DSP Report: register it_corr_4_reg is absorbed into DSP it_corr_4_reg.
DSP Report: operator it_corr_40 is absorbed into DSP it_corr_4_reg.
DSP Report: Generating DSP it_corr_51, operation Mode is: A*B''.
DSP Report: register iz_res_2_3_reg is absorbed into DSP it_corr_51.
DSP Report: register iz_res_2_4_reg is absorbed into DSP it_corr_51.
DSP Report: operator it_corr_51 is absorbed into DSP it_corr_51.
DSP Report: Generating DSP it_corr_5_reg, operation Mode is: (PCIN-A:B)'.
DSP Report: register it_corr_5_reg is absorbed into DSP it_corr_5_reg.
DSP Report: operator it_corr_50 is absorbed into DSP it_corr_5_reg.
DSP Report: Generating DSP it_corr_61, operation Mode is: A*B''.
DSP Report: register iphi_res_3_4_reg is absorbed into DSP it_corr_61.
DSP Report: register iphi_res_3_5_reg is absorbed into DSP it_corr_61.
DSP Report: operator it_corr_61 is absorbed into DSP it_corr_61.
DSP Report: Generating DSP it_corr_6_reg, operation Mode is: (PCIN-A:B)'.
DSP Report: register it_corr_6_reg is absorbed into DSP it_corr_6_reg.
DSP Report: operator it_corr_60 is absorbed into DSP it_corr_6_reg.
DSP Report: Generating DSP it_corr_71, operation Mode is: A*B''.
DSP Report: register iz_res_3_5_reg is absorbed into DSP it_corr_71.
DSP Report: register iz_res_3_6_reg is absorbed into DSP it_corr_71.
DSP Report: operator it_corr_71 is absorbed into DSP it_corr_71.
DSP Report: Generating DSP it_corr_7_reg, operation Mode is: (PCIN-A:B)'.
DSP Report: register it_corr_7_reg is absorbed into DSP it_corr_7_reg.
DSP Report: operator it_corr_70 is absorbed into DSP it_corr_7_reg.
DSP Report: Generating DSP iphi0_corr_11, operation Mode is: A*B''.
DSP Report: register iz_res_1_init_reg is absorbed into DSP iphi0_corr_11.
DSP Report: register iz_res_1_0_reg is absorbed into DSP iphi0_corr_11.
DSP Report: operator iphi0_corr_11 is absorbed into DSP iphi0_corr_11.
DSP Report: Generating DSP iphi0_corr_1_reg, operation Mode is: (-C+(A*B)'+1-1)'.
DSP Report: register iphi0_corr_1_reg is absorbed into DSP iphi0_corr_1_reg.
DSP Report: register iphi0_corr_0_reg is absorbed into DSP iphi0_corr_1_reg.
DSP Report: operator iphi0_corr_10 is absorbed into DSP iphi0_corr_1_reg.
DSP Report: operator iphi0_corr_00 is absorbed into DSP iphi0_corr_1_reg.
DSP Report: Generating DSP iphi0_corr_21, operation Mode is: A*BCIN2.
DSP Report: register iphi_res_1_1_reg is absorbed into DSP iphi0_corr_21.
DSP Report: operator iphi0_corr_21 is absorbed into DSP iphi0_corr_21.
DSP Report: Generating DSP iphi0_corr_2_reg, operation Mode is: (PCIN-A:B)'.
DSP Report: register iphi0_corr_2_reg is absorbed into DSP iphi0_corr_2_reg.
DSP Report: operator iphi0_corr_20 is absorbed into DSP iphi0_corr_2_reg.
DSP Report: Generating DSP iphi0_corr_31, operation Mode is: A*BCIN2.
DSP Report: register iz_res_1_2_reg is absorbed into DSP iphi0_corr_31.
DSP Report: operator iphi0_corr_31 is absorbed into DSP iphi0_corr_31.
DSP Report: Generating DSP iphi0_corr_3_reg, operation Mode is: (PCIN-A:B)'.
DSP Report: register iphi0_corr_3_reg is absorbed into DSP iphi0_corr_3_reg.
DSP Report: operator iphi0_corr_30 is absorbed into DSP iphi0_corr_3_reg.
DSP Report: Generating DSP iphi0_corr_41, operation Mode is: A*BCIN2.
DSP Report: register iphi_res_2_3_reg is absorbed into DSP iphi0_corr_41.
DSP Report: operator iphi0_corr_41 is absorbed into DSP iphi0_corr_41.
DSP Report: Generating DSP iphi0_corr_4_reg, operation Mode is: (PCIN-A:B)'.
DSP Report: register iphi0_corr_4_reg is absorbed into DSP iphi0_corr_4_reg.
DSP Report: operator iphi0_corr_40 is absorbed into DSP iphi0_corr_4_reg.
DSP Report: Generating DSP iphi0_corr_51, operation Mode is: A*BCIN2.
DSP Report: register iz_res_2_4_reg is absorbed into DSP iphi0_corr_51.
DSP Report: operator iphi0_corr_51 is absorbed into DSP iphi0_corr_51.
DSP Report: Generating DSP iphi0_corr_5_reg, operation Mode is: (PCIN-A:B)'.
DSP Report: register iphi0_corr_5_reg is absorbed into DSP iphi0_corr_5_reg.
DSP Report: operator iphi0_corr_50 is absorbed into DSP iphi0_corr_5_reg.
DSP Report: Generating DSP iphi0_corr_61, operation Mode is: A*BCIN2.
DSP Report: register iphi_res_3_5_reg is absorbed into DSP iphi0_corr_61.
DSP Report: operator iphi0_corr_61 is absorbed into DSP iphi0_corr_61.
DSP Report: Generating DSP iphi0_corr_6_reg, operation Mode is: (PCIN-A:B)'.
DSP Report: register iphi0_corr_6_reg is absorbed into DSP iphi0_corr_6_reg.
DSP Report: operator iphi0_corr_60 is absorbed into DSP iphi0_corr_6_reg.
DSP Report: Generating DSP iphi0_corr_71, operation Mode is: A*BCIN2.
DSP Report: register iz_res_3_6_reg is absorbed into DSP iphi0_corr_71.
DSP Report: operator iphi0_corr_71 is absorbed into DSP iphi0_corr_71.
DSP Report: Generating DSP iphi0_corr_7_reg, operation Mode is: (PCIN-A:B)'.
DSP Report: register iphi0_corr_7_reg is absorbed into DSP iphi0_corr_7_reg.
DSP Report: operator iphi0_corr_70 is absorbed into DSP iphi0_corr_7_reg.
DSP Report: Generating DSP irinv_corr_11, operation Mode is: A*B''.
DSP Report: register iz_res_1_init_reg is absorbed into DSP irinv_corr_11.
DSP Report: register iz_res_1_0_reg is absorbed into DSP irinv_corr_11.
DSP Report: operator irinv_corr_11 is absorbed into DSP irinv_corr_11.
DSP Report: Generating DSP irinv_corr_1_reg, operation Mode is: (-C+(A*B)'+1-1)'.
DSP Report: register irinv_corr_1_reg is absorbed into DSP irinv_corr_1_reg.
DSP Report: register irinv_corr_0_reg is absorbed into DSP irinv_corr_1_reg.
DSP Report: operator irinv_corr_10 is absorbed into DSP irinv_corr_1_reg.
DSP Report: operator irinv_corr_00 is absorbed into DSP irinv_corr_1_reg.
DSP Report: Generating DSP irinv_corr_21, operation Mode is: A*B''.
DSP Report: register iphi_res_1_0_reg is absorbed into DSP irinv_corr_21.
DSP Report: register iphi_res_1_1_reg is absorbed into DSP irinv_corr_21.
DSP Report: operator irinv_corr_21 is absorbed into DSP irinv_corr_21.
DSP Report: Generating DSP irinv_corr_2_reg, operation Mode is: (PCIN-A:B)'.
DSP Report: register irinv_corr_2_reg is absorbed into DSP irinv_corr_2_reg.
DSP Report: operator irinv_corr_20 is absorbed into DSP irinv_corr_2_reg.
DSP Report: Generating DSP irinv_corr_31, operation Mode is: A*B''.
DSP Report: register iz_res_1_1_reg is absorbed into DSP irinv_corr_31.
DSP Report: register iz_res_1_2_reg is absorbed into DSP irinv_corr_31.
DSP Report: operator irinv_corr_31 is absorbed into DSP irinv_corr_31.
DSP Report: Generating DSP irinv_corr_3_reg, operation Mode is: (PCIN-A:B)'.
DSP Report: register irinv_corr_3_reg is absorbed into DSP irinv_corr_3_reg.
DSP Report: operator irinv_corr_30 is absorbed into DSP irinv_corr_3_reg.
DSP Report: Generating DSP irinv_corr_41, operation Mode is: A*B''.
DSP Report: register iphi_res_2_2_reg is absorbed into DSP irinv_corr_41.
DSP Report: register iphi_res_2_3_reg is absorbed into DSP irinv_corr_41.
DSP Report: operator irinv_corr_41 is absorbed into DSP irinv_corr_41.
DSP Report: Generating DSP irinv_corr_4_reg, operation Mode is: (PCIN-A:B)'.
DSP Report: register irinv_corr_4_reg is absorbed into DSP irinv_corr_4_reg.
DSP Report: operator irinv_corr_40 is absorbed into DSP irinv_corr_4_reg.
DSP Report: Generating DSP irinv_corr_51, operation Mode is: A*B''.
DSP Report: register iz_res_2_3_reg is absorbed into DSP irinv_corr_51.
DSP Report: register iz_res_2_4_reg is absorbed into DSP irinv_corr_51.
DSP Report: operator irinv_corr_51 is absorbed into DSP irinv_corr_51.
DSP Report: Generating DSP irinv_corr_5_reg, operation Mode is: (PCIN-A:B)'.
DSP Report: register irinv_corr_5_reg is absorbed into DSP irinv_corr_5_reg.
DSP Report: operator irinv_corr_50 is absorbed into DSP irinv_corr_5_reg.
DSP Report: Generating DSP irinv_corr_61, operation Mode is: A*B''.
DSP Report: register iphi_res_3_4_reg is absorbed into DSP irinv_corr_61.
DSP Report: register iphi_res_3_5_reg is absorbed into DSP irinv_corr_61.
DSP Report: operator irinv_corr_61 is absorbed into DSP irinv_corr_61.
DSP Report: Generating DSP irinv_corr_6_reg, operation Mode is: (PCIN-A:B)'.
DSP Report: register irinv_corr_6_reg is absorbed into DSP irinv_corr_6_reg.
DSP Report: operator irinv_corr_60 is absorbed into DSP irinv_corr_6_reg.
DSP Report: Generating DSP irinv_corr_71, operation Mode is: A*B''.
DSP Report: register iz_res_3_5_reg is absorbed into DSP irinv_corr_71.
DSP Report: register iz_res_3_6_reg is absorbed into DSP irinv_corr_71.
DSP Report: operator irinv_corr_71 is absorbed into DSP irinv_corr_71.
DSP Report: Generating DSP irinv_corr_7_reg, operation Mode is: (PCIN-A:B)'.
DSP Report: register irinv_corr_7_reg is absorbed into DSP irinv_corr_7_reg.
DSP Report: operator irinv_corr_70 is absorbed into DSP irinv_corr_7_reg.
ROM "slave2/reg_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "slave2/reg_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
WARNING: [Synth 8-3917] design top has port sfp_rs0 driven by constant 0
WARNING: [Synth 8-3917] design top has port sfp_rs1 driven by constant 0
WARNING: [Synth 8-3917] design top has port sfp_tx_disable driven by constant 0
WARNING: [Synth 8-3917] design top has port SFP3_RS0_LS driven by constant 0
WARNING: [Synth 8-3917] design top has port SFP3_RS1_LS driven by constant 0
WARNING: [Synth 8-3917] design top has port SFP3_TX_DISABLE_LS_B driven by constant 0
WARNING: [Synth 8-3917] design top has port SFP4_RS0_LS driven by constant 0
WARNING: [Synth 8-3917] design top has port SFP4_RS1_LS driven by constant 0
WARNING: [Synth 8-3917] design top has port SFP4_TX_DISABLE_LS_B driven by constant 0
WARNING: [Synth 8-3331] design top has unconnected port SFP3_LOS_LS
WARNING: [Synth 8-3331] design top has unconnected port SFP3_MOD_DETECT_LS
WARNING: [Synth 8-3331] design top has unconnected port SFP4_LOS_LS
WARNING: [Synth 8-3331] design top has unconnected port SFP4_MOD_DETECT_LS
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 850.059 ; gain = 687.555
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 850.059 ; gain = 687.555

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
 Sort Area is null full_irinv_reg_18 : 0 0 : 2792 2792 : Used 1 time 100
 Sort Area is null full_it7_reg_1a : 0 0 : 1780 3086 : Used 1 time 0
 Sort Area is null full_it7_reg_1a : 0 1 : 1306 3086 : Used 1 time 0
 Sort Area is null iphi0_corr_1_reg_39 : 0 0 : 2141 2993 : Used 1 time 0
 Sort Area is null iphi0_corr_1_reg_39 : 0 1 : 142 2993 : Used 1 time 0
 Sort Area is null iphi0_corr_1_reg_39 : 0 2 : 142 2993 : Used 1 time 0
 Sort Area is null iphi0_corr_1_reg_39 : 0 3 : 142 2993 : Used 1 time 0
 Sort Area is null iphi0_corr_1_reg_39 : 0 4 : 142 2993 : Used 1 time 0
 Sort Area is null iphi0_corr_1_reg_39 : 0 5 : 142 2993 : Used 1 time 0
 Sort Area is null iphi0_corr_1_reg_39 : 0 6 : 142 2993 : Used 1 time 0
 Sort Area is null irinv_corr_1_reg_41 : 0 0 : 2141 2993 : Used 1 time 0
 Sort Area is null irinv_corr_1_reg_41 : 0 1 : 142 2993 : Used 1 time 0
 Sort Area is null irinv_corr_1_reg_41 : 0 2 : 142 2993 : Used 1 time 0
 Sort Area is null irinv_corr_1_reg_41 : 0 3 : 142 2993 : Used 1 time 0
 Sort Area is null irinv_corr_1_reg_41 : 0 4 : 142 2993 : Used 1 time 0
 Sort Area is null irinv_corr_1_reg_41 : 0 5 : 142 2993 : Used 1 time 0
 Sort Area is null irinv_corr_1_reg_41 : 0 6 : 142 2993 : Used 1 time 0
 Sort Area is null it_corr_1_reg_37 : 0 0 : 2141 2993 : Used 1 time 0
 Sort Area is null it_corr_1_reg_37 : 0 1 : 142 2993 : Used 1 time 0
 Sort Area is null it_corr_1_reg_37 : 0 2 : 142 2993 : Used 1 time 0
 Sort Area is null it_corr_1_reg_37 : 0 3 : 142 2993 : Used 1 time 0
 Sort Area is null it_corr_1_reg_37 : 0 4 : 142 2993 : Used 1 time 0
 Sort Area is null it_corr_1_reg_37 : 0 5 : 142 2993 : Used 1 time 0
 Sort Area is null it_corr_1_reg_37 : 0 6 : 142 2993 : Used 1 time 0
 Sort Area is null iz0_corr_1_reg_2d : 0 0 : 2141 2993 : Used 1 time 0
 Sort Area is null iz0_corr_1_reg_2d : 0 1 : 142 2993 : Used 1 time 0
 Sort Area is null iz0_corr_1_reg_2d : 0 2 : 142 2993 : Used 1 time 0
 Sort Area is null iz0_corr_1_reg_2d : 0 3 : 142 2993 : Used 1 time 0
 Sort Area is null iz0_corr_1_reg_2d : 0 4 : 142 2993 : Used 1 time 0
 Sort Area is null iz0_corr_1_reg_2d : 0 5 : 142 2993 : Used 1 time 0
 Sort Area is null iz0_corr_1_reg_2d : 0 6 : 142 2993 : Used 1 time 0
 Sort Area is null projection1/is2_20_2 : 0 0 : 2982 2982 : Used 1 time 0
 Sort Area is null it12_13_reg_1f : 0 0 : 2454 2454 : Used 1 time 0
 Sort Area is null full_it2_reg_c : 0 0 : 2035 2035 : Used 1 time 0
 Sort Area is null it10_13_reg_21 : 0 0 : 2001 2001 : Used 1 time 0
 Sort Area is null full_it3_reg_e : 0 0 : 1969 1969 : Used 1 time 0
 Sort Area is null projection1/is4_3_reg_8 : 0 0 : 1805 1805 : Used 1 time 0
 Sort Area is null it_11_reg_16 : 0 0 : 1792 1792 : Used 1 time 0
 Sort Area is null full_iDelta_inv_reg_14 : 0 0 : 1695 1695 : Used 1 time 0
 Sort Area is null full_idelta_reg_10 : 0 0 : 1657 1657 : Used 1 time 0
 Sort Area is null iz0_corr_21_2a : 0 0 : 788 1568 : Used 1 time 0
 Sort Area is null iz0_corr_21_2a : 0 1 : 780 1568 : Used 1 time 0
 Sort Area is null iz0_corr_31_29 : 0 0 : 788 1568 : Used 1 time 0
 Sort Area is null iz0_corr_31_29 : 0 1 : 780 1568 : Used 1 time 0
 Sort Area is null iz0_corr_41_28 : 0 0 : 788 1568 : Used 1 time 0
 Sort Area is null iz0_corr_41_28 : 0 1 : 780 1568 : Used 1 time 0
 Sort Area is null iz0_corr_51_27 : 0 0 : 788 1568 : Used 1 time 0
 Sort Area is null iz0_corr_51_27 : 0 1 : 780 1568 : Used 1 time 0
 Sort Area is null iz0_corr_61_26 : 0 0 : 788 1568 : Used 1 time 0
 Sort Area is null iz0_corr_61_26 : 0 1 : 780 1568 : Used 1 time 0
 Sort Area is null iz0_corr_71_23 : 0 0 : 788 1568 : Used 1 time 0
 Sort Area is null iz0_corr_71_23 : 0 1 : 780 1568 : Used 1 time 0
 Sort Area is null projection1/is6_6_reg_6 : 0 0 : 1547 1547 : Used 1 time 0
 Sort Area is null full_it1_reg_a : 0 0 : 1317 1317 : Used 1 time 0
 Sort Area is null it7_tmp_sqr_11_1d : 0 0 : 912 912 : Used 1 time 0
 Sort Area is null full_it5_reg_12 : 0 0 : 836 836 : Used 1 time 0
 Sort Area is null iphi0_corr_11_38 : 0 0 : 788 788 : Used 1 time 0
 Sort Area is null irinv_corr_11_40 : 0 0 : 788 788 : Used 1 time 0
 Sort Area is null irinv_corr_21_3f : 0 0 : 788 788 : Used 1 time 0
 Sort Area is null irinv_corr_31_3e : 0 0 : 788 788 : Used 1 time 0
 Sort Area is null irinv_corr_41_3d : 0 0 : 788 788 : Used 1 time 0
 Sort Area is null irinv_corr_51_3c : 0 0 : 788 788 : Used 1 time 0
 Sort Area is null irinv_corr_61_3b : 0 0 : 788 788 : Used 1 time 0
 Sort Area is null irinv_corr_71_3a : 0 0 : 788 788 : Used 1 time 0
 Sort Area is null it_corr_11_36 : 0 0 : 788 788 : Used 1 time 0
 Sort Area is null it_corr_21_35 : 0 0 : 788 788 : Used 1 time 0
 Sort Area is null it_corr_31_34 : 0 0 : 788 788 : Used 1 time 0
 Sort Area is null it_corr_41_33 : 0 0 : 788 788 : Used 1 time 0
 Sort Area is null it_corr_51_32 : 0 0 : 788 788 : Used 1 time 0
 Sort Area is null it_corr_61_31 : 0 0 : 788 788 : Used 1 time 0
 Sort Area is null it_corr_71_30 : 0 0 : 788 788 : Used 1 time 0
 Sort Area is null iz0_corr_11_2b : 0 0 : 788 788 : Used 1 time 0
 Sort Area is null projection1/full_is1_reg_0 : 0 0 : 764 764 : Used 1 time 0
 Sort Area is null projection1/is5_5_reg_4 : 0 0 : 760 760 : Used 1 time 0
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM internal_ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM ipbus_tx_ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM VMStub/RAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM VMStub_ME/RAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM lookup_phi/RAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM lookup_z/RAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM StubPair/RAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 9 RAM instances of RAM lookup_dr_inv/RAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM VMProjection/RAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM Match/RAM_reg to conserve power
INFO: [Synth 8-3969] The signal lookup_phi_0/RAM_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-3969] The signal lookup_phi_1/RAM_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-3969] The signal lookup_phi_2/RAM_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-3969] The signal lookup_phi_3/RAM_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-3969] The signal lookup_z_0/RAM_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-3969] The signal lookup_z_1/RAM_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-3969] The signal lookup_z_2/RAM_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-3969] The signal lookup_z_3/RAM_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+-----------------+-----------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+----------------------------------------------------------+
|Module Name      | RTL Object            | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name                                        | 
+-----------------+-----------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+----------------------------------------------------------+
|UDP_if           | internal_ram/ram_reg  | 4 K X 8(READ_FIRST)    | W |   | 4 K X 8(WRITE_FIRST)   |   | R | Port A and B | 0      | 1      | top/UDP_if/extram__32                                    | 
|UDP_if           | ipbus_rx_ram/ram1_reg | 8 K X 8                | W |   | 8 K X 8(WRITE_FIRST)   |   | R | Port A and B | 0      | 2      | top/UDP_if/extram__34                                    | 
|UDP_if           | ipbus_rx_ram/ram2_reg | 8 K X 8                | W |   | 8 K X 8(WRITE_FIRST)   |   | R | Port A and B | 0      | 2      | top/UDP_if/extram__36                                    | 
|UDP_if           | ipbus_rx_ram/ram3_reg | 8 K X 8                | W |   | 8 K X 8(WRITE_FIRST)   |   | R | Port A and B | 0      | 2      | top/UDP_if/extram__38                                    | 
|UDP_if           | ipbus_rx_ram/ram4_reg | 8 K X 8                | W |   | 8 K X 8(WRITE_FIRST)   |   | R | Port A and B | 0      | 2      | top/UDP_if/extram__40                                    | 
|UDP_if           | ipbus_tx_ram/ram_reg  | 8 K X 32               | W |   | 8 K X 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 8      | top/UDP_if/extram__42                                    | 
|top              | slaves/slave4/reg_reg | 1 K X 32(READ_FIRST)   | W | R |                        |   |   | Port A       | 0      | 1      | top/extram__44                                           | 
|top              | slaves/slave5/reg_reg | 1 K X 32(READ_FIRST)   | W | R |                        |   |   | Port A       | 0      | 1      | top/extram__46                                           | 
|StubsByLayer     | StubsMemory/RAM_reg   | 512 X 36(READ_FIRST)   | W |   | 512 X 36(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | top/Tracklet_processing/Multiple/StubsByLayer/extram__48 | 
|AllStubs         | AllStub/RAM_reg       | 512 X 36(READ_FIRST)   | W |   | 512 X 36(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | top/Tracklet_processing/Multiple/AllStubs/extram__50     | 
|AllStubs         | AllStub_MC/RAM_reg    | 512 X 36(READ_FIRST)   | W |   | 512 X 36(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | top/Tracklet_processing/Multiple/AllStubs/extram__52     | 
|VMStubs          | VMStub/RAM_reg        | 512 X 18(READ_FIRST)   | W |   | 512 X 18(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | top/Tracklet_processing/Multiple/VMStubs/extram__54      | 
|VMStubs          | VMStub_ME/RAM_reg     | 512 X 18(READ_FIRST)   | W |   | 512 X 18(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | top/Tracklet_processing/Multiple/VMStubs/extram__56      | 
|TE               | lookup_phi/RAM_reg    | 8 K X 1(READ_FIRST)    | W |   | 8 K X 1(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | top/Tracklet_processing/TE/extram__58                    | 
|TE               | lookup_z/RAM_reg      | 4 K X 1(READ_FIRST)    | W |   | 4 K X 1(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | top/Tracklet_processing/TE/extram__60                    | 
|StubPairs        | StubPair/RAM_reg      | 512 X 12(READ_FIRST)   | W |   | 512 X 12(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | top/Tracklet_processing/StubPairs/extram__62             | 
|TrackletCombiner | lookup_dr_inv/RAM_reg | 16 K X 18(READ_FIRST)  | W |   | 16 K X 18(WRITE_FIRST) |   | R | Port A and B | 0      | 9      | top/Tracklet_processing/TrackletCombiner/extram__64      | 
|TrackPars        | Tracklet/RAM_reg      | 512 X 54(READ_FIRST)   | W |   | 512 X 54(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | top/Tracklet_processing/TrackPars/extram__66             | 
|TrackProj        | Projection/RAM_reg    | 512 X 54(READ_FIRST)   | W |   | 512 X 54(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | top/Tracklet_processing/TrackProj/extram__68             | 
|AllProj          | AllProjection/RAM_reg | 512 X 54(READ_FIRST)   | W |   | 512 X 54(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | top/Tracklet_processing/AllProj/extram__70               | 
|VMProj           | VMProjection/RAM_reg  | 512 X 13(READ_FIRST)   | W |   | 512 X 13(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | top/Tracklet_processing/VMProj/extram__72                | 
|Match            | Match/RAM_reg         | 512 X 12(READ_FIRST)   | W |   | 512 X 12(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | top/Tracklet_processing/Match/extram__74                 | 
|FullMatches      | FullMatch/RAM_reg     | 512 X 36(READ_FIRST)   | W |   | 512 X 36(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | top/Tracklet_processing/FullMatches/extram__76           | 
|TrackFit         | lookup_phi_0/RAM_reg  | 16 X 60(READ_FIRST)    | W |   | 16 X 60(WRITE_FIRST)   |   | R | Port A and B | 0      | 1      | top/Tracklet_processing/TrackFit/extram__78              | 
|TrackFit         | lookup_phi_1/RAM_reg  | 16 X 60(READ_FIRST)    | W |   | 16 X 60(WRITE_FIRST)   |   | R | Port A and B | 0      | 1      | top/Tracklet_processing/TrackFit/extram__80              | 
|TrackFit         | lookup_phi_2/RAM_reg  | 16 X 60(READ_FIRST)    | W |   | 16 X 60(WRITE_FIRST)   |   | R | Port A and B | 0      | 1      | top/Tracklet_processing/TrackFit/extram__82              | 
|TrackFit         | lookup_phi_3/RAM_reg  | 16 X 60(READ_FIRST)    | W |   | 16 X 60(WRITE_FIRST)   |   | R | Port A and B | 0      | 1      | top/Tracklet_processing/TrackFit/extram__84              | 
|TrackFit         | lookup_z_0/RAM_reg    | 16 X 60(READ_FIRST)    | W |   | 16 X 60(WRITE_FIRST)   |   | R | Port A and B | 0      | 1      | top/Tracklet_processing/TrackFit/extram__86              | 
|TrackFit         | lookup_z_1/RAM_reg    | 16 X 60(READ_FIRST)    | W |   | 16 X 60(WRITE_FIRST)   |   | R | Port A and B | 0      | 1      | top/Tracklet_processing/TrackFit/extram__88              | 
|TrackFit         | lookup_z_2/RAM_reg    | 16 X 60(READ_FIRST)    | W |   | 16 X 60(WRITE_FIRST)   |   | R | Port A and B | 0      | 1      | top/Tracklet_processing/TrackFit/extram__90              | 
|TrackFit         | lookup_z_3/RAM_reg    | 16 X 60(READ_FIRST)    | W |   | 16 X 60(WRITE_FIRST)   |   | R | Port A and B | 0      | 1      | top/Tracklet_processing/TrackFit/extram__92              | 
+-----------------+-----------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+----------------------------------------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
DSP:
+--------------------+-------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping                         | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+-------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|TrackletCombiner    | ((A:0x86a)*B'')'                    | No           | 13     | 13     | 48     | 25     | 26     | 2    | 0    | 1    | 1    | 1     | 1    | 0    | 
|TrackletProjections | (A*(B:0x86a))'                      | No           | 14     | 13     | 48     | 25     | 27     | 0    | 0    | 1    | 1    | 1     | 1    | 0    | 
|TrackletProjections | A*B                                 | No           | 21     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|TrackletProjections | (A*B'')'                            | No           | 16     | 13     | 48     | 25     | 29     | 0    | 2    | 1    | 1    | 1     | 1    | 0    | 
|TrackletProjections | (A2*B)'                             | No           | 22     | 12     | 48     | 25     | 34     | 1    | 0    | 1    | 1    | 1     | 1    | 0    | 
|TrackletCombiner    | (A*B'')'                            | No           | 18     | 15     | 48     | 25     | 33     | 0    | 2    | 1    | 1    | 1     | 1    | 0    | 
|TrackletCombiner    | (A*B)'                              | No           | 16     | 16     | 48     | 25     | 32     | 0    | 0    | 1    | 1    | 1     | 1    | 0    | 
|TrackletCombiner    | (A2*B2)'                            | No           | 13     | 13     | 48     | 25     | 26     | 1    | 1    | 1    | 1    | 1     | 1    | 0    | 
|TrackletCombiner    | (A*B'')'                            | No           | 20     | 12     | 48     | 25     | 32     | 0    | 2    | 1    | 1    | 1     | 1    | 0    | 
|TrackletCombiner    | ((((D:0x10000)+A))'*B'')'           | No           | 7      | 7      | 48     | 17     | 24     | 0    | 2    | 1    | 0    | 1     | 1    | 0    | 
|TrackletCombiner    | (A''*B)'                            | No           | 18     | 13     | 48     | 25     | 31     | 2    | 0    | 1    | 1    | 1     | 1    | 0    | 
|TrackletCombiner    | ((A*B'')')'                         | No           | 19     | 13     | 48     | 25     | 32     | 0    | 2    | 1    | 1    | 1     | 1    | 1    | 
|TrackletCombiner    | (((EDGE:1=>C) or (EDGE:0=>0))+A*B)' | No           | 20     | 18     | 20     | 25     | 20     | 0    | 0    | 0    | 1    | 1     | 0    | 1    | 
|TrackletCombiner    | (A*B'')'                            | No           | 19     | 13     | 48     | 25     | 32     | 0    | 2    | 1    | 1    | 1     | 1    | 0    | 
|TrackletCombiner    | (A*BCIN2)'                          | No           | 13     | 13     | 48     | 25     | 26     | 0    | 1    | 1    | 1    | 1     | 1    | 0    | 
|TrackletCombiner    | A*B                                 | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|TrackletCombiner    | (A*B2)'                             | No           | 21     | 16     | 48     | 25     | 37     | 0    | 1    | 1    | 1    | 1     | 1    | 0    | 
|TrackletCombiner    | (A2*B2)'                            | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 1    | 0    | 
|TrackFit            | A*B''                               | No           | 15     | 8      | 48     | 25     | 23     | 0    | 2    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (-C+(A*B)'+1-1)'                    | No           | 18     | 15     | 18     | 25     | 18     | 0    | 0    | 0    | 1    | 1     | 1    | 1    | 
|TrackFit            | A*B''                               | No           | 15     | 8      | 48     | 25     | 23     | 0    | 2    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (PCIN-A:B)'                         | No           | 30     | 18     | 18     | -1     | -1     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|TrackFit            | A*B''                               | No           | 15     | 8      | 48     | 25     | 23     | 0    | 2    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (PCIN-A:B)'                         | No           | 30     | 18     | 18     | -1     | -1     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|TrackFit            | A*B''                               | No           | 15     | 8      | 48     | 25     | 23     | 0    | 2    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (PCIN-A:B)'                         | No           | 30     | 18     | 18     | -1     | -1     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|TrackFit            | A*B''                               | No           | 15     | 8      | 48     | 25     | 23     | 0    | 2    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (PCIN-A:B)'                         | No           | 30     | 18     | 18     | -1     | -1     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|TrackFit            | A*B''                               | No           | 15     | 8      | 48     | 25     | 23     | 0    | 2    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (PCIN-A:B)'                         | No           | 30     | 18     | 18     | -1     | -1     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|TrackFit            | A*B''                               | No           | 15     | 8      | 48     | 25     | 23     | 0    | 2    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (PCIN-A:B)'                         | No           | 30     | 18     | 18     | -1     | -1     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|TrackFit            | A*B''                               | No           | 15     | 8      | 48     | 25     | 23     | 0    | 2    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (-C+(A*B)'+1-1)'                    | No           | 18     | 15     | 18     | 25     | 18     | 0    | 0    | 0    | 1    | 1     | 1    | 1    | 
|TrackFit            | A*B''                               | No           | 15     | 8      | 48     | 25     | 23     | 0    | 2    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (PCIN-A:B)'                         | No           | 30     | 18     | 18     | -1     | -1     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|TrackFit            | A*B''                               | No           | 15     | 8      | 48     | 25     | 23     | 0    | 2    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (PCIN-A:B)'                         | No           | 30     | 18     | 18     | -1     | -1     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|TrackFit            | A*B''                               | No           | 15     | 8      | 48     | 25     | 23     | 0    | 2    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (PCIN-A:B)'                         | No           | 30     | 18     | 18     | -1     | -1     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|TrackFit            | A*B''                               | No           | 15     | 8      | 48     | 25     | 23     | 0    | 2    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (PCIN-A:B)'                         | No           | 30     | 18     | 18     | -1     | -1     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|TrackFit            | A*B''                               | No           | 15     | 8      | 48     | 25     | 23     | 0    | 2    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (PCIN-A:B)'                         | No           | 30     | 18     | 18     | -1     | -1     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|TrackFit            | A*B''                               | No           | 15     | 8      | 48     | 25     | 23     | 0    | 2    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (PCIN-A:B)'                         | No           | 30     | 18     | 18     | -1     | -1     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|TrackFit            | A*B''                               | No           | 15     | 8      | 48     | 25     | 23     | 0    | 2    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (-C+(A*B)'+1-1)'                    | No           | 18     | 15     | 18     | 25     | 18     | 0    | 0    | 0    | 1    | 1     | 1    | 1    | 
|TrackFit            | A*BCIN2                             | No           | 15     | 8      | 48     | 25     | 23     | 0    | 1    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (PCIN-A:B)'                         | No           | 30     | 18     | 18     | -1     | -1     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|TrackFit            | A*BCIN2                             | No           | 15     | 8      | 48     | 25     | 23     | 0    | 1    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (PCIN-A:B)'                         | No           | 30     | 18     | 18     | -1     | -1     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|TrackFit            | A*BCIN2                             | No           | 15     | 8      | 48     | 25     | 23     | 0    | 1    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (PCIN-A:B)'                         | No           | 30     | 18     | 18     | -1     | -1     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|TrackFit            | A*BCIN2                             | No           | 15     | 8      | 48     | 25     | 23     | 0    | 1    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (PCIN-A:B)'                         | No           | 30     | 18     | 18     | -1     | -1     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|TrackFit            | A*BCIN2                             | No           | 15     | 8      | 48     | 25     | 23     | 0    | 1    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (PCIN-A:B)'                         | No           | 30     | 18     | 18     | -1     | -1     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|TrackFit            | A*BCIN2                             | No           | 15     | 8      | 48     | 25     | 23     | 0    | 1    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (PCIN-A:B)'                         | No           | 30     | 18     | 18     | -1     | -1     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|TrackFit            | A*B''                               | No           | 15     | 8      | 48     | 25     | 23     | 0    | 2    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (-C+(A*B)'+1-1)'                    | No           | 18     | 15     | 18     | 25     | 18     | 0    | 0    | 0    | 1    | 1     | 1    | 1    | 
|TrackFit            | A*B''                               | No           | 15     | 8      | 48     | 25     | 23     | 0    | 2    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (PCIN-A:B)'                         | No           | 30     | 18     | 18     | -1     | -1     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|TrackFit            | A*B''                               | No           | 15     | 8      | 48     | 25     | 23     | 0    | 2    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (PCIN-A:B)'                         | No           | 30     | 18     | 18     | -1     | -1     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|TrackFit            | A*B''                               | No           | 15     | 8      | 48     | 25     | 23     | 0    | 2    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (PCIN-A:B)'                         | No           | 30     | 18     | 18     | -1     | -1     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|TrackFit            | A*B''                               | No           | 15     | 8      | 48     | 25     | 23     | 0    | 2    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (PCIN-A:B)'                         | No           | 30     | 18     | 18     | -1     | -1     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|TrackFit            | A*B''                               | No           | 15     | 8      | 48     | 25     | 23     | 0    | 2    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (PCIN-A:B)'                         | No           | 30     | 18     | 18     | -1     | -1     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|TrackFit            | A*B''                               | No           | 15     | 8      | 48     | 25     | 23     | 0    | 2    | 1    | 1    | 1     | 0    | 0    | 
|TrackFit            | (PCIN-A:B)'                         | No           | 30     | 18     | 18     | -1     | -1     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
+--------------------+-------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows DSPs generated at current stage. Some DSP generation could be reversed due to later optimizations. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\phi_A_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\phi_A_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\phi_A_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_buffer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_buffer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_buffer_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_buffer_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_buffer_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_buffer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_buffer_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_buffer_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\we_buffer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\idelta_phi_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\idelta_phi_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\idelta_phi_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\rA_abs_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\rA_abs_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\rA_abs_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\idelta_r_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\idelta_r_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\idelta_r_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\idelta_r_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\idelta_r_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\projection1/is3_3_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\projection1/is3_3_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\projection1/is3_3_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\projection1/is3_3_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\projection1/is3_3_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\projection1/is3_3_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\projection1/is3_3_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\projection1/projection_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\projection1/projection_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\projection1/projection_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\projection1/projection_reg[50] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\projection1/projection_reg[49] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\projection1/projection_reg[48] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\projection1/projection_reg[47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\projection1/projection_reg[46] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\projection1/projection_reg[45] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TC_L1L2/\projection1/projection_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /R1Link1/en_proc_dly_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\pkt_data_reg[5]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/clk_cnt0_inferred /\slaves/slave6/trigger_top/clk_cnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/clk_cnt0_inferred /\slaves/slave6/trigger_top/clk_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/clk_cnt0_inferred /\slaves/slave6/trigger_top/clk_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/clk_cnt0_inferred /\slaves/slave6/trigger_top/clk_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/clk_cnt0_inferred /\slaves/slave6/trigger_top/clk_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/clk_cnt0_inferred /\slaves/slave6/trigger_top/clk_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /FML3_L1L2/\data_in_dly_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[66] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[67] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[68] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[69] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[70] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[71] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[72] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[73] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TF_L1L2/\trackparsin_0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slaves/slave6/trigger_top/tracklet_processing_phi0 /TF_L1L2/\iz_res_3_init_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[80] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (\req_end_reg[0] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\we_buffer_reg[0] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[238] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[230] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[222] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[214] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[206] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[198] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[190] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[182] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[174] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[166] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[160] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[158] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[152] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[150] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[144] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[142] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[136] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[134] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[128] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[126] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[120] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[118] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[112] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[110] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[104] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[102] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[96] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[94] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[88] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[86] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[80] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[78] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[76] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[72] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[70] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[68] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[67] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[65] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[64] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[62] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[61] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[60] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[59] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[58] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[57] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[56] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[54] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[53] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[52] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[51] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[50] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[49] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[48] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[47] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[46] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[45] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[44] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[43] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[42] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[41] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[40] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[39] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[38] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[37] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[36] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[35] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[34] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[33] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[32] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[31] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[30] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[29] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[28] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[27] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[26] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[25] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[24] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[23] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[22] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[21] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[20] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[19] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[18] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[17] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[16] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[15] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[14] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[13] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[12] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[11] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[10] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[9] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[8] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[7] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[6] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[5] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[4] ) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (\data_buffer_reg[3] ) is unused and will be removed from module udp_rarp_block.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 850.059 ; gain = 687.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 850.059 ; gain = 687.555
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 850.059 ; gain = 687.555

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 850.059 ; gain = 687.555
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
info: Source pin 'slaves/slave6/trigger_top/trigger_clock_synth/clk_in1' of generated clock is hierarchical
info: Moving clock source from hierarchical pin '\slaves/slave6/trigger_top/trigger_clock_synth /clk_in1' to 'IBUFGDS_clk200/O'
info: Source pin 'slaves/slave6/trigger_top/trigger_clock_synth/clk_in1' of generated clock is hierarchical
info: Moving clock source from hierarchical pin '\slaves/slave6/trigger_top/trigger_clock_synth /clk_in1' to 'IBUFGDS_clk200/O'
INFO: Moved 10 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:42 ; elapsed = 00:01:45 . Memory (MB): peak = 939.406 ; gain = 776.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:01:52 . Memory (MB): peak = 970.910 ; gain = 808.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance '\slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/lookup_dr_inv/RAM_reg_1 ' (RAMB36E1_3) to '\slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/lookup_dr_inv/RAM_reg_0 '
INFO: [Synth 8-223] decloning instance '\slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/lookup_dr_inv/RAM_reg_2 ' (RAMB36E1_3) to '\slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/lookup_dr_inv/RAM_reg_0 '
INFO: [Synth 8-223] decloning instance '\slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/lookup_dr_inv/RAM_reg_3 ' (RAMB36E1_3) to '\slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/lookup_dr_inv/RAM_reg_0 '
INFO: [Synth 8-223] decloning instance '\slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/lookup_dr_inv/RAM_reg_4 ' (RAMB36E1_3) to '\slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/lookup_dr_inv/RAM_reg_0 '
INFO: [Synth 8-223] decloning instance '\slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/lookup_dr_inv/RAM_reg_5 ' (RAMB36E1_3) to '\slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/lookup_dr_inv/RAM_reg_0 '
INFO: [Synth 8-223] decloning instance '\slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/lookup_dr_inv/RAM_reg_6 ' (RAMB36E1_3) to '\slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/lookup_dr_inv/RAM_reg_0 '
INFO: [Synth 8-223] decloning instance '\slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/lookup_dr_inv/RAM_reg_7 ' (RAMB36E1_3) to '\slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/lookup_dr_inv/RAM_reg_0 '
INFO: [Synth 8-223] decloning instance '\slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/lookup_dr_inv/RAM_reg_8 ' (RAMB36E1_3) to '\slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/lookup_dr_inv/RAM_reg_0 '
INFO: [Synth 8-4480] The timing for the instance \ipbus/udp_if/internal_ram/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ipbus/udp_if/ipbus_rx_ram/ram1_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ipbus/udp_if/ipbus_rx_ram/ram1_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ipbus/udp_if/ipbus_rx_ram/ram2_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ipbus/udp_if/ipbus_rx_ram/ram2_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ipbus/udp_if/ipbus_rx_ram/ram3_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ipbus/udp_if/ipbus_rx_ram/ram3_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ipbus/udp_if/ipbus_rx_ram/ram4_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ipbus/udp_if/ipbus_rx_ram/ram4_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ipbus/udp_if/ipbus_tx_ram/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ipbus/udp_if/ipbus_tx_ram/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ipbus/udp_if/ipbus_tx_ram/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ipbus/udp_if/ipbus_tx_ram/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ipbus/udp_if/ipbus_tx_ram/ram_reg_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ipbus/udp_if/ipbus_tx_ram/ram_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ipbus/udp_if/ipbus_tx_ram/ram_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ipbus/udp_if/ipbus_tx_ram/ram_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \slaves/slave4/reg_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \slaves/slave5/reg_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L1/StubsMemory/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/AllStub/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/AllStub_MC/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \slaves/slave6/trigger_top/tracklet_processing_phi0/VMStub_R1L1PHI1Z2n1/VMStub/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \slaves/slave6/trigger_top/tracklet_processing_phi0/VMStub_R1L2PHI2Z2n1/VMStub/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \slaves/slave6/trigger_top/tracklet_processing_phi0/TE_L1PHI1Z2_L2PHI2Z2/lookup_phi/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \slaves/slave6/trigger_top/tracklet_processing_phi0/TE_L1PHI1Z2_L2PHI2Z2/lookup_z/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \slaves/slave6/trigger_top/tracklet_processing_phi0/StubPairs_L1PHI1Z2_L2PHI2Z2/StubPair/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/lookup_dr_inv/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \slaves/slave6/trigger_top/tracklet_processing_phi0/Match_L3PHI1Z2/Match/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_0/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_1/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_2/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_1/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_3/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:03 ; elapsed = 00:02:07 . Memory (MB): peak = 1038.258 ; gain = 875.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 1038.258 ; gain = 875.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 1038.258 ; gain = 875.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:06 ; elapsed = 00:02:09 . Memory (MB): peak = 1038.258 ; gain = 875.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/it_2_5_reg[12]                                          | 3      | 13    | NO           | NO                 | YES               | 13     | 0       | 
|top         | slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iz_der_5_reg[12]                                        | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iphi_der_2_5_reg[12]                                    | 3      | 13    | NO           | NO                 | YES               | 13     | 0       | 
|top         | slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iz0_6_reg[9]                                            | 7      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|top         | slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iphi0_3_reg[15]                                         | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|top         | slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idr_inv_6_reg[17]                                                   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top         | slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_7_reg[12]                                                  | 7      | 13    | NO           | YES                | YES               | 13     | 0       | 
|top         | slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_9_reg[14]                                                | 9      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|top         | slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/rA_abs_8_reg[10]                                                    | 8      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|top         | slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/z_A_13_reg[9]                                                       | 13     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|top         | slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/phi_A_13_reg[16]                                                    | 13     | 2     | NO           | YES                | YES               | 2      | 0       | 
|top         | slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/phi_A_13_reg[14]                                                    | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|top         | slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/irinv_13_reg[21]                                                    | 3      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|top         | ipbus/udp_if/IPADDR/pkt_mask_reg[41]                                                                                           | 22     | 1     | YES          | NO                 | NO                | 0      | 1       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_mask_reg[27]                                                                                 | 6      | 2     | YES          | NO                 | NO                | 2      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_mask_reg[17]                                                                                 | 4      | 2     | YES          | NO                 | NO                | 2      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_mask_reg[37]                                                                                 | 23     | 2     | YES          | NO                 | NO                | 0      | 2       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_mask_reg[44]                                                                                 | 37     | 1     | YES          | NO                 | NO                | 0      | 2       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_mask_reg[41]__0                                                                              | 12     | 2     | YES          | NO                 | NO                | 2      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4                                                                              | 10     | 3     | YES          | NO                 | NO                | 3      | 0       | 
|top         | ipbus/udp_if/resend/pkt_mask_reg[44]                                                                                           | 31     | 1     | YES          | NO                 | NO                | 0      | 1       | 
|top         | ipbus/udp_if/IPADDR/pkt_mask_reg[11]                                                                                           | 6      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|top         | ipbus/udp_if/resend/pkt_mask_reg[11]                                                                                           | 10     | 1     | YES          | NO                 | NO                | 1      | 0       | 
|top         | ipbus/udp_if/IPADDR/pkt_mask_reg[19]                                                                                           | 8      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|top         | ipbus/udp_if/rx_reset_block/reset_buf_reg[10]                                                                                  | 11     | 1     | YES          | NO                 | NO                | 1      | 0       | 
|top         | ipbus/udp_if/RARP_block/rarp_data_reg[7]                                                                                       | 6      | 8     | YES          | NO                 | NO                | 8      | 0       | 
|top         | ipbus/udp_if/RARP_block/data_buffer_reg[295]                                                                                   | 4      | 6     | YES          | NO                 | NO                | 6      | 0       | 
|top         | ipbus/udp_if/RARP_block/data_buffer_reg[257]                                                                                   | 8      | 3     | YES          | NO                 | NO                | 3      | 0       | 
|top         | ipbus/udp_if/RARP_block/data_buffer_reg[239]                                                                                   | 13     | 1     | YES          | NO                 | NO                | 1      | 0       | 
|top         | ipbus/udp_if/RARP_block/data_buffer_reg[229]                                                                                   | 10     | 1     | YES          | NO                 | NO                | 1      | 0       | 
|top         | ipbus/udp_if/RARP_block/data_buffer_reg[208]                                                                                   | 5      | 2     | YES          | NO                 | NO                | 2      | 0       | 
|top         | ipbus/udp_if/RARP_block/data_buffer_reg[203]                                                                                   | 6      | 3     | YES          | NO                 | NO                | 3      | 0       | 
|top         | ipbus/udp_if/RARP_block/data_buffer_reg[129]                                                                                   | 7      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_data_reg[127]                                                                                | 4      | 8     | YES          | NO                 | NO                | 8      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_data_reg[101]                                                                                | 9      | 2     | YES          | NO                 | NO                | 2      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_data_reg[89]                                                                                 | 8      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_data_reg[84]                                                                                 | 7      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_data_reg[79]                                                                                 | 6      | 3     | YES          | NO                 | NO                | 3      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_data_reg[67]                                                                                 | 5      | 3     | YES          | NO                 | NO                | 3      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_data_reg[111]__0                                                                             | 10     | 4     | YES          | NO                 | NO                | 4      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_data_reg[119]__0                                                                             | 11     | 1     | YES          | NO                 | NO                | 1      | 0       | 
|top         | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/count_13d_srl_r_reg[11]  | 13     | 1     | YES          | NO                 | NO                | 1      | 0       | 
|top         | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/prepare_count_r_reg[9]   | 10     | 1     | YES          | NO                 | NO                | 1      | 0       | 
|top         | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/standard_cc_module/count_13d_srl_r_reg[11] | 13     | 1     | YES          | NO                 | NO                | 1      | 0       | 
|top         | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/standard_cc_module/prepare_count_r_reg[9]  | 10     | 1     | YES          | NO                 | NO                | 1      | 0       | 
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |gig_ethernet_pcs_pma_0 |         1|
|2     |trigger_clock_synth    |         1|
|3     |TP_raw_stub_fifo       |         1|
|4     |aurora_8b10b_1         |         1|
|5     |link_axis_data_fifo    |         4|
|6     |aurora_8b10b_0         |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |TP_raw_stub_fifo       |     1|
|2     |aurora_8b10b_0         |     1|
|3     |aurora_8b10b_1         |     1|
|4     |gig_ethernet_pcs_pma_0 |     1|
|5     |link_axis_data_fifo    |     1|
|6     |link_axis_data_fifo__1 |     1|
|7     |link_axis_data_fifo__2 |     1|
|8     |link_axis_data_fifo__3 |     1|
|9     |trigger_clock_synth    |     1|
|10    |BUFG                   |     6|
|11    |CARRY4                 |   285|
|12    |DSP48E1                |     2|
|13    |DSP48E1_1              |     2|
|14    |DSP48E1_10             |     1|
|15    |DSP48E1_11             |    16|
|16    |DSP48E1_12             |     4|
|17    |DSP48E1_13             |     6|
|18    |DSP48E1_14             |    24|
|19    |DSP48E1_15             |     6|
|20    |DSP48E1_2              |     2|
|21    |DSP48E1_3              |     4|
|22    |DSP48E1_4              |     1|
|23    |DSP48E1_5              |     2|
|24    |DSP48E1_6              |     1|
|25    |DSP48E1_7              |     1|
|26    |DSP48E1_8              |     1|
|27    |DSP48E1_9              |     1|
|28    |LUT1                   |   415|
|29    |LUT2                   |   785|
|30    |LUT3                   |   584|
|31    |LUT4                   |   469|
|32    |LUT5                   |   814|
|33    |LUT6                   |  1647|
|34    |MMCME2_BASE            |     2|
|35    |MUXF7                  |    64|
|36    |ODDR                   |     1|
|37    |RAMB18E1               |     5|
|38    |RAMB18E1_1             |     4|
|39    |RAMB18E1_2             |     1|
|40    |RAMB18E1_3             |     1|
|41    |RAMB18E1_4             |     2|
|42    |RAMB36E1               |     1|
|43    |RAMB36E1_1             |    16|
|44    |RAMB36E1_2             |     2|
|45    |RAMB36E1_3             |     1|
|46    |RAMB36E1_4             |     9|
|47    |RAMB36E1_5             |     1|
|48    |SRL16E                 |   201|
|49    |SRLC32E                |     6|
|50    |FDCE                   |    64|
|51    |FDPE                   |     8|
|52    |FDRE                   |  5250|
|53    |FDSE                   |   347|
|54    |LD                     |    38|
|55    |IBUF                   |     8|
|56    |IBUFGDS                |     2|
|57    |OBUF                   |    23|
|58    |OBUFDS                 |     1|
+------+-----------------------+------+

Report Instance Areas: 
+------+--------------------------------------+---------------------------------------+------+
|      |Instance                              |Module                                 |Cells |
+------+--------------------------------------+---------------------------------------+------+
|1     |top                                   |                                       | 12258|
|2     |  clocks                              |clocks_7s_serdes                       |    85|
|3     |    clkdiv                            |clock_div_27                           |    68|
|4     |  eth                                 |eth_7s_1000basex                       |   450|
|5     |    mac                               |soft_emac                              |   405|
|6     |      i_rx_CRC32D8                    |EthernetCRC                            |    90|
|7     |      i_tx_CRC32D8                    |EthernetCRC_26                         |    96|
|8     |  ipbus                               |ipbus_ctrl                             |  6296|
|9     |    stretch_rx                        |stretcher                              |    65|
|10    |      clkdiv                          |clock_div                              |    59|
|11    |    stretch_tx                        |stretcher_23                           |     6|
|12    |    trans                             |transactor                             |  1340|
|13    |      cfg                             |transactor_cfg                         |     1|
|14    |      iface                           |transactor_if                          |   395|
|15    |      sm                              |transactor_sm                          |   944|
|16    |    udp_if                            |UDP_if                                 |  4881|
|17    |      ipbus_rx_ram                    |udp_DualPortRAM_rx                     |     8|
|18    |      ARP                             |udp_build_arp                          |   207|
|19    |      IPADDR                          |udp_ipaddr_block                       |   204|
|20    |      RARP_block                      |udp_rarp_block                         |   474|
|21    |      clock_crossing_if               |udp_clock_crossing_if                  |    94|
|22    |      internal_ram                    |udp_DualPortRAM                        |     1|
|23    |      internal_ram_selector           |udp_buffer_selector                    |    19|
|24    |      internal_ram_shim               |udp_rxram_shim                         |    69|
|25    |      ipbus_tx_ram                    |udp_DualPortRAM_tx                     |    18|
|26    |      payload                         |udp_build_payload                      |   393|
|27    |      ping                            |udp_build_ping                         |   216|
|28    |      resend                          |udp_build_resend                       |   158|
|29    |      rx_byte_sum                     |udp_byte_sum                           |    80|
|30    |      rx_packet_parser                |udp_packet_parser                      |   638|
|31    |      rx_ram_mux                      |udp_rxram_mux                          |    41|
|32    |      rx_ram_selector                 |udp_buffer_selector__parameterized0    |   119|
|33    |      rx_reset_block                  |udp_do_rx_reset                        |    28|
|34    |      rx_transactor                   |udp_rxtransactor_if                    |     5|
|35    |      status                          |udp_build_status                       |   353|
|36    |      status_buffer                   |udp_status_buffer                      |   671|
|37    |      tx_byte_sum                     |udp_byte_sum_24                        |    79|
|38    |      tx_main                         |udp_tx_mux                             |   531|
|39    |      tx_ram_selector                 |udp_buffer_selector__parameterized0_25 |   201|
|40    |      tx_transactor                   |udp_txtransactor_if                    |   273|
|41    |  slaves                              |slaves                                 |  5389|
|42    |    slave0                            |ipbus_ctrlreg                          |    65|
|43    |    slave1                            |ipbus_reg                              |    65|
|44    |    slave2                            |ipbus_ctrlreg__parameterized0          |   193|
|45    |    slave3                            |ipbus_pkt_ctr                          |   178|
|46    |    slave4                            |ipbus_ram                              |    24|
|47    |    slave5                            |ipbus_peephole_ram                     |    34|
|48    |    slave6                            |ipbus_trigger_top                      |  4830|
|49    |      trigger_top                     |verilog_trigger_top                    |  4830|
|50    |        IPB_IO_interface              |IPB_IO_interface                       |    42|
|51    |        tracklet_processing_phi0      |Tracklet_processing                    |  4750|
|52    |          AllProj_L3                  |AllProj                                |   142|
|53    |            AllProjection             |Memory__parameterized5_22              |    52|
|54    |          AllStubs_R1L1n1             |AllStubs                               |    91|
|55    |            AllStub                   |Memory_21                              |    27|
|56    |          AllStubs_R1L2n1             |AllStubs_0                             |   116|
|57    |            AllStub                   |Memory_20                              |    52|
|58    |          AllStubs_R1L3n1             |AllStubs_1                             |   124|
|59    |            AllStub_MC                |Memory_19                              |    60|
|60    |          FML3_L1L2                   |FullMatches                            |    50|
|61    |            FullMatch                 |Memory__parameterized7                 |    10|
|62    |          Match_L3PHI1Z2              |Match                                  |     1|
|63    |            Match                     |Memory__parameterized3_18              |     1|
|64    |          ProjCombL3_L1L2             |MatchCombiner                          |   321|
|65    |          ProjRouteL3_L1L2            |ProjRouter                             |     6|
|66    |          Proj_L1L2_L3                |TrackProj                              |    71|
|67    |            Projection                |Memory__parameterized5                 |    14|
|68    |          R1Link1                     |InputLink                              |   244|
|69    |          R1Link1L1                   |StubsByLayer                           |     2|
|70    |            StubsMemory               |Memory_17                              |     2|
|71    |          R1Link1L2                   |StubsByLayer_2                         |    11|
|72    |            StubsMemory               |Memory_16                              |    11|
|73    |          R1Link1L3                   |StubsByLayer_3                         |    10|
|74    |            StubsMemory               |Memory                                 |    10|
|75    |          R1VMRouteL1                 |VMRouters                              |    93|
|76    |          R1VMRouteL2                 |VMRouters__parameterized0              |    46|
|77    |          R1VMRouteL3                 |VMRouters_4                            |    12|
|78    |          StubPairs_L1PHI1Z2_L2PHI2Z2 |StubPairs                              |    31|
|79    |            StubPair                  |Memory__parameterized3                 |     1|
|80    |          TC_L1L2                     |TrackletCombiner                       |  1062|
|81    |            lookup_dr_inv             |Memory__parameterized4                 |     1|
|82    |            projection1               |TrackletProjections                    |   579|
|83    |          TE_L1PHI1Z2_L2PHI2Z2        |TE                                     |    42|
|84    |            lookup_phi                |Memory__parameterized1                 |     2|
|85    |            lookup_z                  |Memory__parameterized2                 |     1|
|86    |          TF_L1L2                     |TrackFit                               |   207|
|87    |            lookup_phi_0              |Memory__parameterized8                 |     1|
|88    |            lookup_phi_1              |Memory__parameterized9                 |     1|
|89    |            lookup_phi_2              |Memory__parameterized10                |     1|
|90    |            lookup_phi_3              |Memory__parameterized11                |     1|
|91    |            lookup_z_0                |Memory__parameterized12                |     1|
|92    |            lookup_z_1                |Memory__parameterized13                |     1|
|93    |            lookup_z_2                |Memory__parameterized14                |     1|
|94    |            lookup_z_3                |Memory__parameterized15                |     1|
|95    |          VMStub_R1L1PHI1Z2n1         |VMStubs                                |    44|
|96    |            VMStub                    |Memory__parameterized0_15              |     5|
|97    |          VMStub_R1L2PHI2Z2n1         |VMStubs_5                              |    43|
|98    |            VMStub                    |Memory__parameterized0                 |     4|
|99    |          aurora_test_top             |Aurora_test                            |  1947|
|100   |            LinkProjPhiMinus          |Aurora_Channel_1                       |   937|
|101   |              clock_module            |aurora_8b10b_CLOCK_MODULE_7            |     1|
|102   |              data_io                 |Link_Interface_8                       |   646|
|103   |                datain_io             |Data_FSM_14                            |    54|
|104   |              io_block                |aurora_io_block_9                      |    84|
|105   |                loopback_reg          |reg32_ce2_13                           |    41|
|106   |              reset_logic             |aurora_8b10b_SUPPORT_RESET_LOGIC_10    |    37|
|107   |                gt_rst_r_cdc_sync     |aurora_8b10b_cdc_sync_exdes_12         |    25|
|108   |              standard_cc_module      |aurora_8b10b_STANDARD_CC_MODULE_11     |    80|
|109   |            LinkProjPhiPlus           |Aurora_Channel_0                       |   966|
|110   |              clock_module            |aurora_8b10b_CLOCK_MODULE              |     1|
|111   |              data_io                 |Link_Interface                         |   646|
|112   |                datain_io             |Data_FSM                               |    54|
|113   |              io_block                |aurora_io_block                        |    84|
|114   |                loopback_reg          |reg32_ce2                              |    41|
|115   |              reset_logic             |aurora_8b10b_SUPPORT_RESET_LOGIC       |    37|
|116   |                gt_rst_r_cdc_sync     |aurora_8b10b_cdc_sync_exdes            |    25|
|117   |              standard_cc_module      |aurora_8b10b_STANDARD_CC_MODULE        |    80|
|118   |            init_clk_reset            |Reset_Synchronizer                     |     2|
|119   |            io_clk_reset              |Reset_Synchronizer_6                   |     4|
+------+--------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:06 ; elapsed = 00:02:10 . Memory (MB): peak = 1038.258 ; gain = 875.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3080 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:01:48 . Memory (MB): peak = 1038.258 ; gain = 308.504
Synthesis Optimization Complete : Time (s): cpu = 00:02:06 ; elapsed = 00:02:10 . Memory (MB): peak = 1038.258 ; gain = 875.754
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ipbus/udp_if/ipbus_rx_ram/ram1_reg_0' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ipbus/udp_if/ipbus_rx_ram/ram1_reg_1' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ipbus/udp_if/ipbus_rx_ram/ram2_reg_0' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ipbus/udp_if/ipbus_rx_ram/ram2_reg_1' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ipbus/udp_if/ipbus_rx_ram/ram3_reg_0' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ipbus/udp_if/ipbus_rx_ram/ram3_reg_1' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ipbus/udp_if/ipbus_rx_ram/ram4_reg_0' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ipbus/udp_if/ipbus_rx_ram/ram4_reg_1' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ipbus/udp_if/internal_ram/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ipbus/udp_if/ipbus_tx_ram/ram_reg_0' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ipbus/udp_if/ipbus_tx_ram/ram_reg_1' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ipbus/udp_if/ipbus_tx_ram/ram_reg_2' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ipbus/udp_if/ipbus_tx_ram/ram_reg_3' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ipbus/udp_if/ipbus_tx_ram/ram_reg_4' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ipbus/udp_if/ipbus_tx_ram/ram_reg_5' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ipbus/udp_if/ipbus_tx_ram/ram_reg_6' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ipbus/udp_if/ipbus_tx_ram/ram_reg_7' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'slaves/slave4/reg_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'slaves/slave5/reg_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/AllStub/RAM_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/AllStub_MC/RAM_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'slaves/slave6/trigger_top/tracklet_processing_phi0/Match_L3PHI1Z2/Match/RAM_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/Projection/RAM_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L1/StubsMemory/RAM_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L2/StubsMemory/RAM_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L3/StubsMemory/RAM_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'slaves/slave6/trigger_top/tracklet_processing_phi0/StubPairs_L1PHI1Z2_L2PHI2Z2/StubPair/RAM_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/lookup_dr_inv/RAM_reg_0' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'slaves/slave6/trigger_top/tracklet_processing_phi0/TE_L1PHI1Z2_L2PHI2Z2/lookup_phi/RAM_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'slaves/slave6/trigger_top/tracklet_processing_phi0/TE_L1PHI1Z2_L2PHI2Z2/lookup_z/RAM_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_0/RAM_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_1/RAM_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_2/RAM_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_1/RAM_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_3/RAM_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'slaves/slave6/trigger_top/tracklet_processing_phi0/VMStub_R1L1PHI1Z2n1/VMStub/RAM_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'slaves/slave6/trigger_top/tracklet_processing_phi0/VMStub_R1L2PHI2Z2n1/VMStub/RAM_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 454 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 43 instances were transformed.
  IBUFGDS => IBUFDS: 2 instances
  LD => LDCE: 38 instances
  MMCME2_BASE => MMCME2_ADV: 2 instances
  SRLC32E => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
596 Infos, 352 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:11 ; elapsed = 00:02:14 . Memory (MB): peak = 1038.258 ; gain = 841.922
# write_checkpoint -noxdef top.dcp
# catch { report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.320 . Memory (MB): peak = 1038.258 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 06 15:15:44 2015...
