

================================================================
== Vitis HLS Report for 'bicg'
================================================================
* Date:           Wed Apr 26 11:19:12 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        bicg
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.349 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      919|      919|  4.595 us|  4.595 us|  920|  920|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_bicg_Pipeline_VITIS_LOOP_16_1_fu_371  |bicg_Pipeline_VITIS_LOOP_16_1  |      902|      902|  4.510 us|  4.510 us|  902|  902|       no|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add17_lcssa_phi_loc = alloca i64 1"   --->   Operation 19 'alloca' 'add17_lcssa_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_addr = getelementptr i32 %p, i64 0, i64 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 20 'getelementptr' 'p_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.42ns)   --->   "%p_load = load i5 %p_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 21 'load' 'p_load' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_addr_1 = getelementptr i32 %p, i64 0, i64 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 22 'getelementptr' 'p_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.42ns)   --->   "%p_load_1 = load i5 %p_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 23 'load' 'p_load_1' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 24 [1/2] (1.42ns)   --->   "%p_load = load i5 %p_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 24 'load' 'p_load' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 25 [1/2] (1.42ns)   --->   "%p_load_1 = load i5 %p_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 25 'load' 'p_load_1' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_addr_2 = getelementptr i32 %p, i64 0, i64 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 26 'getelementptr' 'p_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.42ns)   --->   "%p_load_2 = load i5 %p_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 27 'load' 'p_load_2' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_addr_3 = getelementptr i32 %p, i64 0, i64 3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 28 'getelementptr' 'p_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.42ns)   --->   "%p_load_3 = load i5 %p_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 29 'load' 'p_load_3' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 3 <SV = 2> <Delay = 1.42>
ST_3 : Operation 30 [1/2] (1.42ns)   --->   "%p_load_2 = load i5 %p_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 30 'load' 'p_load_2' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 31 [1/2] (1.42ns)   --->   "%p_load_3 = load i5 %p_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 31 'load' 'p_load_3' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_addr_4 = getelementptr i32 %p, i64 0, i64 4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 32 'getelementptr' 'p_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (1.42ns)   --->   "%p_load_4 = load i5 %p_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 33 'load' 'p_load_4' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_addr_5 = getelementptr i32 %p, i64 0, i64 5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 34 'getelementptr' 'p_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (1.42ns)   --->   "%p_load_5 = load i5 %p_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 35 'load' 'p_load_5' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 4 <SV = 3> <Delay = 1.42>
ST_4 : Operation 36 [1/2] (1.42ns)   --->   "%p_load_4 = load i5 %p_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 36 'load' 'p_load_4' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 37 [1/2] (1.42ns)   --->   "%p_load_5 = load i5 %p_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 37 'load' 'p_load_5' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_addr_6 = getelementptr i32 %p, i64 0, i64 6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 38 'getelementptr' 'p_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (1.42ns)   --->   "%p_load_6 = load i5 %p_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 39 'load' 'p_load_6' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%p_addr_7 = getelementptr i32 %p, i64 0, i64 7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 40 'getelementptr' 'p_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (1.42ns)   --->   "%p_load_7 = load i5 %p_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 41 'load' 'p_load_7' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 5 <SV = 4> <Delay = 1.42>
ST_5 : Operation 42 [1/2] (1.42ns)   --->   "%p_load_6 = load i5 %p_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 42 'load' 'p_load_6' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 43 [1/2] (1.42ns)   --->   "%p_load_7 = load i5 %p_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 43 'load' 'p_load_7' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%p_addr_8 = getelementptr i32 %p, i64 0, i64 8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 44 'getelementptr' 'p_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [2/2] (1.42ns)   --->   "%p_load_8 = load i5 %p_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 45 'load' 'p_load_8' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%p_addr_9 = getelementptr i32 %p, i64 0, i64 9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 46 'getelementptr' 'p_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (1.42ns)   --->   "%p_load_9 = load i5 %p_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 47 'load' 'p_load_9' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 6 <SV = 5> <Delay = 1.42>
ST_6 : Operation 48 [1/2] (1.42ns)   --->   "%p_load_8 = load i5 %p_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 48 'load' 'p_load_8' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_6 : Operation 49 [1/2] (1.42ns)   --->   "%p_load_9 = load i5 %p_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 49 'load' 'p_load_9' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%p_addr_10 = getelementptr i32 %p, i64 0, i64 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 50 'getelementptr' 'p_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [2/2] (1.42ns)   --->   "%p_load_10 = load i5 %p_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 51 'load' 'p_load_10' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%p_addr_11 = getelementptr i32 %p, i64 0, i64 11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 52 'getelementptr' 'p_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [2/2] (1.42ns)   --->   "%p_load_11 = load i5 %p_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 53 'load' 'p_load_11' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 7 <SV = 6> <Delay = 1.42>
ST_7 : Operation 54 [1/2] (1.42ns)   --->   "%p_load_10 = load i5 %p_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 54 'load' 'p_load_10' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_7 : Operation 55 [1/2] (1.42ns)   --->   "%p_load_11 = load i5 %p_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 55 'load' 'p_load_11' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%p_addr_12 = getelementptr i32 %p, i64 0, i64 12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 56 'getelementptr' 'p_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [2/2] (1.42ns)   --->   "%p_load_12 = load i5 %p_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 57 'load' 'p_load_12' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%p_addr_13 = getelementptr i32 %p, i64 0, i64 13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 58 'getelementptr' 'p_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [2/2] (1.42ns)   --->   "%p_load_13 = load i5 %p_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 59 'load' 'p_load_13' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 8 <SV = 7> <Delay = 1.42>
ST_8 : Operation 60 [1/2] (1.42ns)   --->   "%p_load_12 = load i5 %p_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 60 'load' 'p_load_12' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 61 [1/2] (1.42ns)   --->   "%p_load_13 = load i5 %p_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 61 'load' 'p_load_13' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%p_addr_14 = getelementptr i32 %p, i64 0, i64 14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 62 'getelementptr' 'p_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [2/2] (1.42ns)   --->   "%p_load_14 = load i5 %p_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 63 'load' 'p_load_14' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%p_addr_15 = getelementptr i32 %p, i64 0, i64 15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 64 'getelementptr' 'p_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [2/2] (1.42ns)   --->   "%p_load_15 = load i5 %p_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 65 'load' 'p_load_15' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 9 <SV = 8> <Delay = 1.42>
ST_9 : Operation 66 [1/2] (1.42ns)   --->   "%p_load_14 = load i5 %p_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 66 'load' 'p_load_14' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_9 : Operation 67 [1/2] (1.42ns)   --->   "%p_load_15 = load i5 %p_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 67 'load' 'p_load_15' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%p_addr_16 = getelementptr i32 %p, i64 0, i64 16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 68 'getelementptr' 'p_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [2/2] (1.42ns)   --->   "%p_load_16 = load i5 %p_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 69 'load' 'p_load_16' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%p_addr_17 = getelementptr i32 %p, i64 0, i64 17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 70 'getelementptr' 'p_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [2/2] (1.42ns)   --->   "%p_load_17 = load i5 %p_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 71 'load' 'p_load_17' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 10 <SV = 9> <Delay = 1.42>
ST_10 : Operation 72 [1/2] (1.42ns)   --->   "%p_load_16 = load i5 %p_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 72 'load' 'p_load_16' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_10 : Operation 73 [1/2] (1.42ns)   --->   "%p_load_17 = load i5 %p_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 73 'load' 'p_load_17' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%p_addr_18 = getelementptr i32 %p, i64 0, i64 18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 74 'getelementptr' 'p_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [2/2] (1.42ns)   --->   "%p_load_18 = load i5 %p_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 75 'load' 'p_load_18' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%p_addr_19 = getelementptr i32 %p, i64 0, i64 19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 76 'getelementptr' 'p_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [2/2] (1.42ns)   --->   "%p_load_19 = load i5 %p_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 77 'load' 'p_load_19' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 11 <SV = 10> <Delay = 1.42>
ST_11 : Operation 78 [1/2] (1.42ns)   --->   "%p_load_18 = load i5 %p_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 78 'load' 'p_load_18' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_11 : Operation 79 [1/2] (1.42ns)   --->   "%p_load_19 = load i5 %p_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 79 'load' 'p_load_19' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%p_addr_20 = getelementptr i32 %p, i64 0, i64 20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 80 'getelementptr' 'p_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [2/2] (1.42ns)   --->   "%p_load_20 = load i5 %p_addr_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 81 'load' 'p_load_20' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%p_addr_21 = getelementptr i32 %p, i64 0, i64 21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 82 'getelementptr' 'p_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [2/2] (1.42ns)   --->   "%p_load_21 = load i5 %p_addr_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 83 'load' 'p_load_21' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 12 <SV = 11> <Delay = 1.42>
ST_12 : Operation 84 [1/2] (1.42ns)   --->   "%p_load_20 = load i5 %p_addr_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 84 'load' 'p_load_20' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_12 : Operation 85 [1/2] (1.42ns)   --->   "%p_load_21 = load i5 %p_addr_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 85 'load' 'p_load_21' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%p_addr_22 = getelementptr i32 %p, i64 0, i64 22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 86 'getelementptr' 'p_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [2/2] (1.42ns)   --->   "%p_load_22 = load i5 %p_addr_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 87 'load' 'p_load_22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%p_addr_23 = getelementptr i32 %p, i64 0, i64 23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 88 'getelementptr' 'p_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [2/2] (1.42ns)   --->   "%p_load_23 = load i5 %p_addr_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 89 'load' 'p_load_23' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 13 <SV = 12> <Delay = 1.42>
ST_13 : Operation 90 [1/2] (1.42ns)   --->   "%p_load_22 = load i5 %p_addr_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 90 'load' 'p_load_22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_13 : Operation 91 [1/2] (1.42ns)   --->   "%p_load_23 = load i5 %p_addr_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 91 'load' 'p_load_23' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%p_addr_24 = getelementptr i32 %p, i64 0, i64 24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 92 'getelementptr' 'p_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [2/2] (1.42ns)   --->   "%p_load_24 = load i5 %p_addr_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 93 'load' 'p_load_24' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%p_addr_25 = getelementptr i32 %p, i64 0, i64 25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 94 'getelementptr' 'p_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [2/2] (1.42ns)   --->   "%p_load_25 = load i5 %p_addr_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 95 'load' 'p_load_25' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 14 <SV = 13> <Delay = 1.42>
ST_14 : Operation 96 [1/2] (1.42ns)   --->   "%p_load_24 = load i5 %p_addr_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 96 'load' 'p_load_24' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_14 : Operation 97 [1/2] (1.42ns)   --->   "%p_load_25 = load i5 %p_addr_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 97 'load' 'p_load_25' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%p_addr_26 = getelementptr i32 %p, i64 0, i64 26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 98 'getelementptr' 'p_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [2/2] (1.42ns)   --->   "%p_load_26 = load i5 %p_addr_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 99 'load' 'p_load_26' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%p_addr_27 = getelementptr i32 %p, i64 0, i64 27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 100 'getelementptr' 'p_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [2/2] (1.42ns)   --->   "%p_load_27 = load i5 %p_addr_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 101 'load' 'p_load_27' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 15 <SV = 14> <Delay = 1.42>
ST_15 : Operation 102 [1/2] (1.42ns)   --->   "%p_load_26 = load i5 %p_addr_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 102 'load' 'p_load_26' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_15 : Operation 103 [1/2] (1.42ns)   --->   "%p_load_27 = load i5 %p_addr_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 103 'load' 'p_load_27' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%p_addr_28 = getelementptr i32 %p, i64 0, i64 28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 104 'getelementptr' 'p_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 105 [2/2] (1.42ns)   --->   "%p_load_28 = load i5 %p_addr_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 105 'load' 'p_load_28' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%p_addr_29 = getelementptr i32 %p, i64 0, i64 29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 106 'getelementptr' 'p_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [2/2] (1.42ns)   --->   "%p_load_29 = load i5 %p_addr_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 107 'load' 'p_load_29' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 16 <SV = 15> <Delay = 1.42>
ST_16 : Operation 108 [1/2] (1.42ns)   --->   "%p_load_28 = load i5 %p_addr_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 108 'load' 'p_load_28' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_16 : Operation 109 [1/2] (1.42ns)   --->   "%p_load_29 = load i5 %p_addr_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 109 'load' 'p_load_29' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_16 : Operation 110 [2/2] (0.00ns)   --->   "%call_ln23 = call void @bicg_Pipeline_VITIS_LOOP_16_1, i32 %s, i32 %A, i32 %q, i32 %r, i32 %p_load, i32 %p_load_1, i32 %p_load_2, i32 %p_load_3, i32 %p_load_4, i32 %p_load_5, i32 %p_load_6, i32 %p_load_7, i32 %p_load_8, i32 %p_load_9, i32 %p_load_10, i32 %p_load_11, i32 %p_load_12, i32 %p_load_13, i32 %p_load_14, i32 %p_load_15, i32 %p_load_16, i32 %p_load_17, i32 %p_load_18, i32 %p_load_19, i32 %p_load_20, i32 %p_load_21, i32 %p_load_22, i32 %p_load_23, i32 %p_load_24, i32 %p_load_25, i32 %p_load_26, i32 %p_load_27, i32 %p_load_28, i32 %p_load_29, i32 %add17_lcssa_phi_loc" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 110 'call' 'call_ln23' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 2.14>
ST_17 : Operation 111 [1/2] (2.14ns)   --->   "%call_ln23 = call void @bicg_Pipeline_VITIS_LOOP_16_1, i32 %s, i32 %A, i32 %q, i32 %r, i32 %p_load, i32 %p_load_1, i32 %p_load_2, i32 %p_load_3, i32 %p_load_4, i32 %p_load_5, i32 %p_load_6, i32 %p_load_7, i32 %p_load_8, i32 %p_load_9, i32 %p_load_10, i32 %p_load_11, i32 %p_load_12, i32 %p_load_13, i32 %p_load_14, i32 %p_load_15, i32 %p_load_16, i32 %p_load_17, i32 %p_load_18, i32 %p_load_19, i32 %p_load_20, i32 %p_load_21, i32 %p_load_22, i32 %p_load_23, i32 %p_load_24, i32 %p_load_25, i32 %p_load_26, i32 %p_load_27, i32 %p_load_28, i32 %p_load_29, i32 %add17_lcssa_phi_loc" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 111 'call' 'call_ln23' <Predicate = true> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:10]   --->   Operation 113 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %q"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%add17_lcssa_phi_loc_load = load i32 %add17_lcssa_phi_loc"   --->   Operation 124 'load' 'add17_lcssa_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln27 = ret i32 %add17_lcssa_phi_loc_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:27]   --->   Operation 125 'ret' 'ret_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ q]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add17_lcssa_phi_loc      (alloca       ) [ 0011111111111111111]
p_addr                   (getelementptr) [ 0010000000000000000]
p_addr_1                 (getelementptr) [ 0010000000000000000]
p_load                   (load         ) [ 0001111111111111110]
p_load_1                 (load         ) [ 0001111111111111110]
p_addr_2                 (getelementptr) [ 0001000000000000000]
p_addr_3                 (getelementptr) [ 0001000000000000000]
p_load_2                 (load         ) [ 0000111111111111110]
p_load_3                 (load         ) [ 0000111111111111110]
p_addr_4                 (getelementptr) [ 0000100000000000000]
p_addr_5                 (getelementptr) [ 0000100000000000000]
p_load_4                 (load         ) [ 0000011111111111110]
p_load_5                 (load         ) [ 0000011111111111110]
p_addr_6                 (getelementptr) [ 0000010000000000000]
p_addr_7                 (getelementptr) [ 0000010000000000000]
p_load_6                 (load         ) [ 0000001111111111110]
p_load_7                 (load         ) [ 0000001111111111110]
p_addr_8                 (getelementptr) [ 0000001000000000000]
p_addr_9                 (getelementptr) [ 0000001000000000000]
p_load_8                 (load         ) [ 0000000111111111110]
p_load_9                 (load         ) [ 0000000111111111110]
p_addr_10                (getelementptr) [ 0000000100000000000]
p_addr_11                (getelementptr) [ 0000000100000000000]
p_load_10                (load         ) [ 0000000011111111110]
p_load_11                (load         ) [ 0000000011111111110]
p_addr_12                (getelementptr) [ 0000000010000000000]
p_addr_13                (getelementptr) [ 0000000010000000000]
p_load_12                (load         ) [ 0000000001111111110]
p_load_13                (load         ) [ 0000000001111111110]
p_addr_14                (getelementptr) [ 0000000001000000000]
p_addr_15                (getelementptr) [ 0000000001000000000]
p_load_14                (load         ) [ 0000000000111111110]
p_load_15                (load         ) [ 0000000000111111110]
p_addr_16                (getelementptr) [ 0000000000100000000]
p_addr_17                (getelementptr) [ 0000000000100000000]
p_load_16                (load         ) [ 0000000000011111110]
p_load_17                (load         ) [ 0000000000011111110]
p_addr_18                (getelementptr) [ 0000000000010000000]
p_addr_19                (getelementptr) [ 0000000000010000000]
p_load_18                (load         ) [ 0000000000001111110]
p_load_19                (load         ) [ 0000000000001111110]
p_addr_20                (getelementptr) [ 0000000000001000000]
p_addr_21                (getelementptr) [ 0000000000001000000]
p_load_20                (load         ) [ 0000000000000111110]
p_load_21                (load         ) [ 0000000000000111110]
p_addr_22                (getelementptr) [ 0000000000000100000]
p_addr_23                (getelementptr) [ 0000000000000100000]
p_load_22                (load         ) [ 0000000000000011110]
p_load_23                (load         ) [ 0000000000000011110]
p_addr_24                (getelementptr) [ 0000000000000010000]
p_addr_25                (getelementptr) [ 0000000000000010000]
p_load_24                (load         ) [ 0000000000000001110]
p_load_25                (load         ) [ 0000000000000001110]
p_addr_26                (getelementptr) [ 0000000000000001000]
p_addr_27                (getelementptr) [ 0000000000000001000]
p_load_26                (load         ) [ 0000000000000000110]
p_load_27                (load         ) [ 0000000000000000110]
p_addr_28                (getelementptr) [ 0000000000000000100]
p_addr_29                (getelementptr) [ 0000000000000000100]
p_load_28                (load         ) [ 0000000000000000010]
p_load_29                (load         ) [ 0000000000000000010]
call_ln23                (call         ) [ 0000000000000000000]
specbitsmap_ln0          (specbitsmap  ) [ 0000000000000000000]
spectopmodule_ln10       (spectopmodule) [ 0000000000000000000]
specinterface_ln0        (specinterface) [ 0000000000000000000]
specbitsmap_ln0          (specbitsmap  ) [ 0000000000000000000]
specinterface_ln0        (specinterface) [ 0000000000000000000]
specbitsmap_ln0          (specbitsmap  ) [ 0000000000000000000]
specinterface_ln0        (specinterface) [ 0000000000000000000]
specbitsmap_ln0          (specbitsmap  ) [ 0000000000000000000]
specinterface_ln0        (specinterface) [ 0000000000000000000]
specbitsmap_ln0          (specbitsmap  ) [ 0000000000000000000]
specinterface_ln0        (specinterface) [ 0000000000000000000]
specbitsmap_ln0          (specbitsmap  ) [ 0000000000000000000]
add17_lcssa_phi_loc_load (load         ) [ 0000000000000000000]
ret_ln27                 (ret          ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="q">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bicg_Pipeline_VITIS_LOOP_16_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="add17_lcssa_phi_loc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add17_lcssa_phi_loc/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="0"/>
<pin id="105" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="106" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="0"/>
<pin id="108" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 p_load_1/1 p_load_2/2 p_load_3/2 p_load_4/3 p_load_5/3 p_load_6/4 p_load_7/4 p_load_8/5 p_load_9/5 p_load_10/6 p_load_11/6 p_load_12/7 p_load_13/7 p_load_14/8 p_load_15/8 p_load_16/9 p_load_17/9 p_load_18/10 p_load_19/10 p_load_20/11 p_load_21/11 p_load_22/12 p_load_23/12 p_load_24/13 p_load_25/13 p_load_26/14 p_load_27/14 p_load_28/15 p_load_29/15 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_addr_1_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_1/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="p_addr_2_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="3" slack="0"/>
<pin id="123" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_2/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_addr_3_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="3" slack="0"/>
<pin id="132" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_3/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="p_addr_4_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_4/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_addr_5_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_5/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="p_addr_6_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="4" slack="0"/>
<pin id="159" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_6/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_addr_7_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_7/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_addr_8_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_8/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_addr_9_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="5" slack="0"/>
<pin id="186" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_9/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="p_addr_10_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="5" slack="0"/>
<pin id="195" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_10/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_addr_11_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_11/6 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_addr_12_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="5" slack="0"/>
<pin id="213" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_12/7 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_addr_13_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="5" slack="0"/>
<pin id="222" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_13/7 "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_addr_14_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="5" slack="0"/>
<pin id="231" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_14/8 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_addr_15_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_15/8 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_addr_16_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="6" slack="0"/>
<pin id="249" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_16/9 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_addr_17_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="6" slack="0"/>
<pin id="258" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_17/9 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_addr_18_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="6" slack="0"/>
<pin id="267" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_18/10 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_addr_19_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="6" slack="0"/>
<pin id="276" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_19/10 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_addr_20_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="6" slack="0"/>
<pin id="285" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_20/11 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_addr_21_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="6" slack="0"/>
<pin id="294" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_21/11 "/>
</bind>
</comp>

<comp id="299" class="1004" name="p_addr_22_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="6" slack="0"/>
<pin id="303" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_22/12 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_addr_23_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="6" slack="0"/>
<pin id="312" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_23/12 "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_addr_24_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="6" slack="0"/>
<pin id="321" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_24/13 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_addr_25_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="6" slack="0"/>
<pin id="330" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_25/13 "/>
</bind>
</comp>

<comp id="335" class="1004" name="p_addr_26_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="6" slack="0"/>
<pin id="339" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_26/14 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_addr_27_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="6" slack="0"/>
<pin id="348" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_27/14 "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_addr_28_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="6" slack="0"/>
<pin id="357" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_28/15 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_addr_29_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="6" slack="0"/>
<pin id="366" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_29/15 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_bicg_Pipeline_VITIS_LOOP_16_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="0" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="32" slack="0"/>
<pin id="375" dir="0" index="3" bw="32" slack="0"/>
<pin id="376" dir="0" index="4" bw="32" slack="0"/>
<pin id="377" dir="0" index="5" bw="32" slack="14"/>
<pin id="378" dir="0" index="6" bw="32" slack="14"/>
<pin id="379" dir="0" index="7" bw="32" slack="13"/>
<pin id="380" dir="0" index="8" bw="32" slack="13"/>
<pin id="381" dir="0" index="9" bw="32" slack="12"/>
<pin id="382" dir="0" index="10" bw="32" slack="12"/>
<pin id="383" dir="0" index="11" bw="32" slack="11"/>
<pin id="384" dir="0" index="12" bw="32" slack="11"/>
<pin id="385" dir="0" index="13" bw="32" slack="10"/>
<pin id="386" dir="0" index="14" bw="32" slack="10"/>
<pin id="387" dir="0" index="15" bw="32" slack="9"/>
<pin id="388" dir="0" index="16" bw="32" slack="9"/>
<pin id="389" dir="0" index="17" bw="32" slack="8"/>
<pin id="390" dir="0" index="18" bw="32" slack="8"/>
<pin id="391" dir="0" index="19" bw="32" slack="7"/>
<pin id="392" dir="0" index="20" bw="32" slack="7"/>
<pin id="393" dir="0" index="21" bw="32" slack="6"/>
<pin id="394" dir="0" index="22" bw="32" slack="6"/>
<pin id="395" dir="0" index="23" bw="32" slack="5"/>
<pin id="396" dir="0" index="24" bw="32" slack="5"/>
<pin id="397" dir="0" index="25" bw="32" slack="4"/>
<pin id="398" dir="0" index="26" bw="32" slack="4"/>
<pin id="399" dir="0" index="27" bw="32" slack="3"/>
<pin id="400" dir="0" index="28" bw="32" slack="3"/>
<pin id="401" dir="0" index="29" bw="32" slack="2"/>
<pin id="402" dir="0" index="30" bw="32" slack="2"/>
<pin id="403" dir="0" index="31" bw="32" slack="1"/>
<pin id="404" dir="0" index="32" bw="32" slack="1"/>
<pin id="405" dir="0" index="33" bw="32" slack="0"/>
<pin id="406" dir="0" index="34" bw="32" slack="0"/>
<pin id="407" dir="0" index="35" bw="32" slack="15"/>
<pin id="408" dir="1" index="36" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln23/16 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add17_lcssa_phi_loc_load_load_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="17"/>
<pin id="418" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add17_lcssa_phi_loc_load/18 "/>
</bind>
</comp>

<comp id="419" class="1005" name="add17_lcssa_phi_loc_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="15"/>
<pin id="421" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="add17_lcssa_phi_loc "/>
</bind>
</comp>

<comp id="425" class="1005" name="p_addr_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="5" slack="1"/>
<pin id="427" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr "/>
</bind>
</comp>

<comp id="430" class="1005" name="p_addr_1_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="5" slack="1"/>
<pin id="432" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_1 "/>
</bind>
</comp>

<comp id="435" class="1005" name="p_load_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="14"/>
<pin id="437" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

<comp id="440" class="1005" name="p_load_1_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="14"/>
<pin id="442" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="p_load_1 "/>
</bind>
</comp>

<comp id="445" class="1005" name="p_addr_2_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="5" slack="1"/>
<pin id="447" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_2 "/>
</bind>
</comp>

<comp id="450" class="1005" name="p_addr_3_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="1"/>
<pin id="452" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_3 "/>
</bind>
</comp>

<comp id="455" class="1005" name="p_load_2_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="13"/>
<pin id="457" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="p_load_2 "/>
</bind>
</comp>

<comp id="460" class="1005" name="p_load_3_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="13"/>
<pin id="462" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="p_load_3 "/>
</bind>
</comp>

<comp id="465" class="1005" name="p_addr_4_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="5" slack="1"/>
<pin id="467" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_4 "/>
</bind>
</comp>

<comp id="470" class="1005" name="p_addr_5_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="5" slack="1"/>
<pin id="472" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_5 "/>
</bind>
</comp>

<comp id="475" class="1005" name="p_load_4_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="12"/>
<pin id="477" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="p_load_4 "/>
</bind>
</comp>

<comp id="480" class="1005" name="p_load_5_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="12"/>
<pin id="482" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="p_load_5 "/>
</bind>
</comp>

<comp id="485" class="1005" name="p_addr_6_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="5" slack="1"/>
<pin id="487" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_6 "/>
</bind>
</comp>

<comp id="490" class="1005" name="p_addr_7_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="5" slack="1"/>
<pin id="492" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_7 "/>
</bind>
</comp>

<comp id="495" class="1005" name="p_load_6_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="11"/>
<pin id="497" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="p_load_6 "/>
</bind>
</comp>

<comp id="500" class="1005" name="p_load_7_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="11"/>
<pin id="502" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="p_load_7 "/>
</bind>
</comp>

<comp id="505" class="1005" name="p_addr_8_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="1"/>
<pin id="507" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_8 "/>
</bind>
</comp>

<comp id="510" class="1005" name="p_addr_9_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="5" slack="1"/>
<pin id="512" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_9 "/>
</bind>
</comp>

<comp id="515" class="1005" name="p_load_8_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="10"/>
<pin id="517" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="p_load_8 "/>
</bind>
</comp>

<comp id="520" class="1005" name="p_load_9_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="10"/>
<pin id="522" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="p_load_9 "/>
</bind>
</comp>

<comp id="525" class="1005" name="p_addr_10_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="5" slack="1"/>
<pin id="527" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_10 "/>
</bind>
</comp>

<comp id="530" class="1005" name="p_addr_11_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="5" slack="1"/>
<pin id="532" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_11 "/>
</bind>
</comp>

<comp id="535" class="1005" name="p_load_10_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="9"/>
<pin id="537" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="p_load_10 "/>
</bind>
</comp>

<comp id="540" class="1005" name="p_load_11_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="9"/>
<pin id="542" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="p_load_11 "/>
</bind>
</comp>

<comp id="545" class="1005" name="p_addr_12_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="5" slack="1"/>
<pin id="547" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_12 "/>
</bind>
</comp>

<comp id="550" class="1005" name="p_addr_13_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="1"/>
<pin id="552" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_13 "/>
</bind>
</comp>

<comp id="555" class="1005" name="p_load_12_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="8"/>
<pin id="557" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="p_load_12 "/>
</bind>
</comp>

<comp id="560" class="1005" name="p_load_13_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="8"/>
<pin id="562" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="p_load_13 "/>
</bind>
</comp>

<comp id="565" class="1005" name="p_addr_14_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="5" slack="1"/>
<pin id="567" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_14 "/>
</bind>
</comp>

<comp id="570" class="1005" name="p_addr_15_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="1"/>
<pin id="572" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_15 "/>
</bind>
</comp>

<comp id="575" class="1005" name="p_load_14_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="7"/>
<pin id="577" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="p_load_14 "/>
</bind>
</comp>

<comp id="580" class="1005" name="p_load_15_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="7"/>
<pin id="582" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="p_load_15 "/>
</bind>
</comp>

<comp id="585" class="1005" name="p_addr_16_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="5" slack="1"/>
<pin id="587" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_16 "/>
</bind>
</comp>

<comp id="590" class="1005" name="p_addr_17_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="5" slack="1"/>
<pin id="592" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_17 "/>
</bind>
</comp>

<comp id="595" class="1005" name="p_load_16_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="6"/>
<pin id="597" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="p_load_16 "/>
</bind>
</comp>

<comp id="600" class="1005" name="p_load_17_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="6"/>
<pin id="602" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="p_load_17 "/>
</bind>
</comp>

<comp id="605" class="1005" name="p_addr_18_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="5" slack="1"/>
<pin id="607" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_18 "/>
</bind>
</comp>

<comp id="610" class="1005" name="p_addr_19_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="5" slack="1"/>
<pin id="612" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_19 "/>
</bind>
</comp>

<comp id="615" class="1005" name="p_load_18_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="5"/>
<pin id="617" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="p_load_18 "/>
</bind>
</comp>

<comp id="620" class="1005" name="p_load_19_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="5"/>
<pin id="622" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="p_load_19 "/>
</bind>
</comp>

<comp id="625" class="1005" name="p_addr_20_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="5" slack="1"/>
<pin id="627" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_20 "/>
</bind>
</comp>

<comp id="630" class="1005" name="p_addr_21_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="5" slack="1"/>
<pin id="632" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_21 "/>
</bind>
</comp>

<comp id="635" class="1005" name="p_load_20_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="4"/>
<pin id="637" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_load_20 "/>
</bind>
</comp>

<comp id="640" class="1005" name="p_load_21_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="4"/>
<pin id="642" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_load_21 "/>
</bind>
</comp>

<comp id="645" class="1005" name="p_addr_22_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="5" slack="1"/>
<pin id="647" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_22 "/>
</bind>
</comp>

<comp id="650" class="1005" name="p_addr_23_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="5" slack="1"/>
<pin id="652" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_23 "/>
</bind>
</comp>

<comp id="655" class="1005" name="p_load_22_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="3"/>
<pin id="657" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_load_22 "/>
</bind>
</comp>

<comp id="660" class="1005" name="p_load_23_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="3"/>
<pin id="662" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_load_23 "/>
</bind>
</comp>

<comp id="665" class="1005" name="p_addr_24_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="5" slack="1"/>
<pin id="667" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_24 "/>
</bind>
</comp>

<comp id="670" class="1005" name="p_addr_25_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="5" slack="1"/>
<pin id="672" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_25 "/>
</bind>
</comp>

<comp id="675" class="1005" name="p_load_24_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="2"/>
<pin id="677" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_load_24 "/>
</bind>
</comp>

<comp id="680" class="1005" name="p_load_25_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="2"/>
<pin id="682" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_load_25 "/>
</bind>
</comp>

<comp id="685" class="1005" name="p_addr_26_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="5" slack="1"/>
<pin id="687" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_26 "/>
</bind>
</comp>

<comp id="690" class="1005" name="p_addr_27_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="5" slack="1"/>
<pin id="692" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_27 "/>
</bind>
</comp>

<comp id="695" class="1005" name="p_load_26_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="1"/>
<pin id="697" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load_26 "/>
</bind>
</comp>

<comp id="700" class="1005" name="p_load_27_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="1"/>
<pin id="702" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load_27 "/>
</bind>
</comp>

<comp id="705" class="1005" name="p_addr_28_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="5" slack="1"/>
<pin id="707" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_28 "/>
</bind>
</comp>

<comp id="710" class="1005" name="p_addr_29_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="5" slack="1"/>
<pin id="712" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_29 "/>
</bind>
</comp>

<comp id="715" class="1005" name="p_load_28_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="1"/>
<pin id="717" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load_28 "/>
</bind>
</comp>

<comp id="720" class="1005" name="p_load_29_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="1"/>
<pin id="722" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load_29 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="109"><net_src comp="92" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="118"><net_src comp="110" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="127"><net_src comp="119" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="136"><net_src comp="128" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="145"><net_src comp="137" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="154"><net_src comp="146" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="163"><net_src comp="155" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="172"><net_src comp="164" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="181"><net_src comp="173" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="12" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="190"><net_src comp="182" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="196"><net_src comp="6" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="199"><net_src comp="191" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="205"><net_src comp="6" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="208"><net_src comp="200" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="34" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="217"><net_src comp="209" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="223"><net_src comp="6" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="12" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="226"><net_src comp="218" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="232"><net_src comp="6" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="235"><net_src comp="227" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="241"><net_src comp="6" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="12" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="244"><net_src comp="236" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="250"><net_src comp="6" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="12" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="42" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="253"><net_src comp="245" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="259"><net_src comp="6" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="12" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="44" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="262"><net_src comp="254" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="268"><net_src comp="6" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="12" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="46" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="271"><net_src comp="263" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="277"><net_src comp="6" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="12" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="48" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="280"><net_src comp="272" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="286"><net_src comp="6" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="12" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="50" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="289"><net_src comp="281" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="295"><net_src comp="6" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="12" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="52" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="298"><net_src comp="290" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="304"><net_src comp="6" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="12" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="54" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="307"><net_src comp="299" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="313"><net_src comp="6" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="12" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="56" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="316"><net_src comp="308" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="322"><net_src comp="6" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="12" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="58" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="325"><net_src comp="317" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="331"><net_src comp="6" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="12" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="60" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="334"><net_src comp="326" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="340"><net_src comp="6" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="12" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="62" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="343"><net_src comp="335" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="349"><net_src comp="6" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="12" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="64" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="352"><net_src comp="344" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="358"><net_src comp="6" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="12" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="66" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="361"><net_src comp="353" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="367"><net_src comp="6" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="12" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="68" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="370"><net_src comp="362" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="409"><net_src comp="70" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="410"><net_src comp="2" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="411"><net_src comp="0" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="412"><net_src comp="4" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="413"><net_src comp="8" pin="0"/><net_sink comp="371" pin=4"/></net>

<net id="414"><net_src comp="100" pin="7"/><net_sink comp="371" pin=33"/></net>

<net id="415"><net_src comp="100" pin="3"/><net_sink comp="371" pin=34"/></net>

<net id="422"><net_src comp="88" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="371" pin=35"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="428"><net_src comp="92" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="433"><net_src comp="110" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="438"><net_src comp="100" pin="7"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="371" pin=5"/></net>

<net id="443"><net_src comp="100" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="371" pin=6"/></net>

<net id="448"><net_src comp="119" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="453"><net_src comp="128" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="458"><net_src comp="100" pin="7"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="371" pin=7"/></net>

<net id="463"><net_src comp="100" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="371" pin=8"/></net>

<net id="468"><net_src comp="137" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="473"><net_src comp="146" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="478"><net_src comp="100" pin="7"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="371" pin=9"/></net>

<net id="483"><net_src comp="100" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="371" pin=10"/></net>

<net id="488"><net_src comp="155" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="493"><net_src comp="164" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="498"><net_src comp="100" pin="7"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="371" pin=11"/></net>

<net id="503"><net_src comp="100" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="371" pin=12"/></net>

<net id="508"><net_src comp="173" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="513"><net_src comp="182" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="518"><net_src comp="100" pin="7"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="371" pin=13"/></net>

<net id="523"><net_src comp="100" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="371" pin=14"/></net>

<net id="528"><net_src comp="191" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="533"><net_src comp="200" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="538"><net_src comp="100" pin="7"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="371" pin=15"/></net>

<net id="543"><net_src comp="100" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="371" pin=16"/></net>

<net id="548"><net_src comp="209" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="553"><net_src comp="218" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="558"><net_src comp="100" pin="7"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="371" pin=17"/></net>

<net id="563"><net_src comp="100" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="371" pin=18"/></net>

<net id="568"><net_src comp="227" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="573"><net_src comp="236" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="578"><net_src comp="100" pin="7"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="371" pin=19"/></net>

<net id="583"><net_src comp="100" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="371" pin=20"/></net>

<net id="588"><net_src comp="245" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="593"><net_src comp="254" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="598"><net_src comp="100" pin="7"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="371" pin=21"/></net>

<net id="603"><net_src comp="100" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="371" pin=22"/></net>

<net id="608"><net_src comp="263" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="613"><net_src comp="272" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="618"><net_src comp="100" pin="7"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="371" pin=23"/></net>

<net id="623"><net_src comp="100" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="371" pin=24"/></net>

<net id="628"><net_src comp="281" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="633"><net_src comp="290" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="638"><net_src comp="100" pin="7"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="371" pin=25"/></net>

<net id="643"><net_src comp="100" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="371" pin=26"/></net>

<net id="648"><net_src comp="299" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="653"><net_src comp="308" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="658"><net_src comp="100" pin="7"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="371" pin=27"/></net>

<net id="663"><net_src comp="100" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="371" pin=28"/></net>

<net id="668"><net_src comp="317" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="673"><net_src comp="326" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="678"><net_src comp="100" pin="7"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="371" pin=29"/></net>

<net id="683"><net_src comp="100" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="371" pin=30"/></net>

<net id="688"><net_src comp="335" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="693"><net_src comp="344" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="698"><net_src comp="100" pin="7"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="371" pin=31"/></net>

<net id="703"><net_src comp="100" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="371" pin=32"/></net>

<net id="708"><net_src comp="353" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="713"><net_src comp="362" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="718"><net_src comp="100" pin="7"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="371" pin=33"/></net>

<net id="723"><net_src comp="100" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="371" pin=34"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {16 17 }
	Port: q | {16 17 }
 - Input state : 
	Port: bicg : A | {16 17 }
	Port: bicg : s | {16 17 }
	Port: bicg : q | {16 17 }
	Port: bicg : p | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
	Port: bicg : r | {16 17 }
  - Chain level:
	State 1
		p_load : 1
		p_load_1 : 1
	State 2
		p_load_2 : 1
		p_load_3 : 1
	State 3
		p_load_4 : 1
		p_load_5 : 1
	State 4
		p_load_6 : 1
		p_load_7 : 1
	State 5
		p_load_8 : 1
		p_load_9 : 1
	State 6
		p_load_10 : 1
		p_load_11 : 1
	State 7
		p_load_12 : 1
		p_load_13 : 1
	State 8
		p_load_14 : 1
		p_load_15 : 1
	State 9
		p_load_16 : 1
		p_load_17 : 1
	State 10
		p_load_18 : 1
		p_load_19 : 1
	State 11
		p_load_20 : 1
		p_load_21 : 1
	State 12
		p_load_22 : 1
		p_load_23 : 1
	State 13
		p_load_24 : 1
		p_load_25 : 1
	State 14
		p_load_26 : 1
		p_load_27 : 1
	State 15
		p_load_28 : 1
		p_load_29 : 1
	State 16
		call_ln23 : 1
	State 17
	State 18
		ret_ln27 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|
|   call   | grp_bicg_Pipeline_VITIS_LOOP_16_1_fu_371 |   120   | 19.0863 |  14027  |   3388  |
|----------|------------------------------------------|---------|---------|---------|---------|
|   Total  |                                          |   120   | 19.0863 |  14027  |   3388  |
|----------|------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|add17_lcssa_phi_loc_reg_419|   32   |
|     p_addr_10_reg_525     |    5   |
|     p_addr_11_reg_530     |    5   |
|     p_addr_12_reg_545     |    5   |
|     p_addr_13_reg_550     |    5   |
|     p_addr_14_reg_565     |    5   |
|     p_addr_15_reg_570     |    5   |
|     p_addr_16_reg_585     |    5   |
|     p_addr_17_reg_590     |    5   |
|     p_addr_18_reg_605     |    5   |
|     p_addr_19_reg_610     |    5   |
|      p_addr_1_reg_430     |    5   |
|     p_addr_20_reg_625     |    5   |
|     p_addr_21_reg_630     |    5   |
|     p_addr_22_reg_645     |    5   |
|     p_addr_23_reg_650     |    5   |
|     p_addr_24_reg_665     |    5   |
|     p_addr_25_reg_670     |    5   |
|     p_addr_26_reg_685     |    5   |
|     p_addr_27_reg_690     |    5   |
|     p_addr_28_reg_705     |    5   |
|     p_addr_29_reg_710     |    5   |
|      p_addr_2_reg_445     |    5   |
|      p_addr_3_reg_450     |    5   |
|      p_addr_4_reg_465     |    5   |
|      p_addr_5_reg_470     |    5   |
|      p_addr_6_reg_485     |    5   |
|      p_addr_7_reg_490     |    5   |
|      p_addr_8_reg_505     |    5   |
|      p_addr_9_reg_510     |    5   |
|       p_addr_reg_425      |    5   |
|     p_load_10_reg_535     |   32   |
|     p_load_11_reg_540     |   32   |
|     p_load_12_reg_555     |   32   |
|     p_load_13_reg_560     |   32   |
|     p_load_14_reg_575     |   32   |
|     p_load_15_reg_580     |   32   |
|     p_load_16_reg_595     |   32   |
|     p_load_17_reg_600     |   32   |
|     p_load_18_reg_615     |   32   |
|     p_load_19_reg_620     |   32   |
|      p_load_1_reg_440     |   32   |
|     p_load_20_reg_635     |   32   |
|     p_load_21_reg_640     |   32   |
|     p_load_22_reg_655     |   32   |
|     p_load_23_reg_660     |   32   |
|     p_load_24_reg_675     |   32   |
|     p_load_25_reg_680     |   32   |
|     p_load_26_reg_695     |   32   |
|     p_load_27_reg_700     |   32   |
|     p_load_28_reg_715     |   32   |
|     p_load_29_reg_720     |   32   |
|      p_load_2_reg_455     |   32   |
|      p_load_3_reg_460     |   32   |
|      p_load_4_reg_475     |   32   |
|      p_load_5_reg_480     |   32   |
|      p_load_6_reg_495     |   32   |
|      p_load_7_reg_500     |   32   |
|      p_load_8_reg_515     |   32   |
|      p_load_9_reg_520     |   32   |
|       p_load_reg_435      |   32   |
+---------------------------+--------+
|           Total           |  1142  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------|------|------|------|--------||---------||---------|
|             grp_access_fu_100            |  p0  |  30  |   5  |   150  ||   134   |
|             grp_access_fu_100            |  p2  |  30  |   0  |    0   ||   134   |
| grp_bicg_Pipeline_VITIS_LOOP_16_1_fu_371 |  p33 |   2  |  32  |   64   ||    9    |
| grp_bicg_Pipeline_VITIS_LOOP_16_1_fu_371 |  p34 |   2  |  32  |   64   ||    9    |
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                  |      |      |      |   278  ||  5.884  ||   286   |
|------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   120  |   19   |  14027 |  3388  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   286  |
|  Register |    -   |    -   |  1142  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   120  |   24   |  15169 |  3674  |
+-----------+--------+--------+--------+--------+
