{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494118062277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494118062288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 18:47:42 2017 " "Processing started: Sat May 06 18:47:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494118062288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494118062288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c_test -c i2c_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2c_test -c i2c_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494118062288 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1494118062757 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1494118062757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_bridge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_bridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_bridge-logic " "Found design unit 1: i2c_bridge-logic" {  } { { "i2c_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/i2c_bridge.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494118071030 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_bridge " "Found entity 1: i2c_bridge" {  } { { "i2c_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/i2c_bridge.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494118071030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494118071030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_to_i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_to_i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_to_i2c-behavior " "Found design unit 1: spi_to_i2c-behavior" {  } { { "spi_to_i2c.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/spi_to_i2c.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494118071035 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_to_i2c " "Found entity 1: spi_to_i2c" {  } { { "spi_to_i2c.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/spi_to_i2c.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494118071035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494118071035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/i2c_master.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494118071040 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/i2c_master.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494118071040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494118071040 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2c_bridge " "Elaborating entity \"i2c_bridge\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1494118071071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_to_i2c spi_to_i2c:spi_to_i2c_0 " "Elaborating entity \"spi_to_i2c\" for hierarchy \"spi_to_i2c:spi_to_i2c_0\"" {  } { { "i2c_bridge.vhd" "spi_to_i2c_0" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/i2c_bridge.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494118071091 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LED1 spi_to_i2c.vhd(54) " "VHDL Process Statement warning at spi_to_i2c.vhd(54): inferring latch(es) for signal or variable \"LED1\", which holds its previous value in one or more paths through the process" {  } { { "spi_to_i2c.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/spi_to_i2c.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1494118071092 "|i2c_bridge|spi_to_i2c:spi_to_i2c_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LED2 spi_to_i2c.vhd(54) " "VHDL Process Statement warning at spi_to_i2c.vhd(54): inferring latch(es) for signal or variable \"LED2\", which holds its previous value in one or more paths through the process" {  } { { "spi_to_i2c.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/spi_to_i2c.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1494118071092 "|i2c_bridge|spi_to_i2c:spi_to_i2c_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LED5 spi_to_i2c.vhd(54) " "VHDL Process Statement warning at spi_to_i2c.vhd(54): inferring latch(es) for signal or variable \"LED5\", which holds its previous value in one or more paths through the process" {  } { { "spi_to_i2c.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/spi_to_i2c.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1494118071093 "|i2c_bridge|spi_to_i2c:spi_to_i2c_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED5 spi_to_i2c.vhd(54) " "Inferred latch for \"LED5\" at spi_to_i2c.vhd(54)" {  } { { "spi_to_i2c.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/spi_to_i2c.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494118071094 "|i2c_bridge|spi_to_i2c:spi_to_i2c_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED2 spi_to_i2c.vhd(54) " "Inferred latch for \"LED2\" at spi_to_i2c.vhd(54)" {  } { { "spi_to_i2c.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/spi_to_i2c.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494118071094 "|i2c_bridge|spi_to_i2c:spi_to_i2c_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED1 spi_to_i2c.vhd(54) " "Inferred latch for \"LED1\" at spi_to_i2c.vhd(54)" {  } { { "spi_to_i2c.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/spi_to_i2c.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494118071094 "|i2c_bridge|spi_to_i2c:spi_to_i2c_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:i2c_master_0 " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:i2c_master_0\"" {  } { { "i2c_bridge.vhd" "i2c_master_0" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/i2c_bridge.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494118071109 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1494118071522 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LED1 VCC pin " "The pin \"LED1\" is fed by VCC" {  } { { "i2c_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/i2c_bridge.vhd" 35 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1494118071557 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LED2 VCC pin " "The pin \"LED2\" is fed by VCC" {  } { { "i2c_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/i2c_bridge.vhd" 36 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1494118071557 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LED5 VCC pin " "The pin \"LED5\" is fed by VCC" {  } { { "i2c_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/i2c_bridge.vhd" 37 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1494118071557 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1494118071557 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/i2c_master.vhd" 53 -1 0 } } { "i2c_master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/i2c_master.vhd" 103 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1494118071558 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1494118071558 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LED1~synth " "Node \"LED1~synth\"" {  } { { "i2c_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/i2c_bridge.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494118071592 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LED2~synth " "Node \"LED2~synth\"" {  } { { "i2c_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/i2c_bridge.vhd" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494118071592 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LED5~synth " "Node \"LED5~synth\"" {  } { { "i2c_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/i2c_bridge.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494118071592 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494118071592 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1494118071648 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1494118072085 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494118072085 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[0\] " "No output dependent on input pin \"A\[0\]\"" {  } { { "i2c_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/i2c_bridge.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494118072154 "|i2c_bridge|A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "i2c_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/i2c_bridge.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494118072154 "|i2c_bridge|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[0\] " "No output dependent on input pin \"B\[0\]\"" {  } { { "i2c_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/i2c_bridge.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494118072154 "|i2c_bridge|B[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[1\] " "No output dependent on input pin \"B\[1\]\"" {  } { { "i2c_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/i2c_test/i2c_bridge.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494118072154 "|i2c_bridge|B[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1494118072154 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "164 " "Implemented 164 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1494118072155 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1494118072155 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Implemented 5 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1494118072155 ""} { "Info" "ICUT_CUT_TM_LCELLS" "153 " "Implemented 153 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1494118072155 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1494118072155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "683 " "Peak virtual memory: 683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494118072177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 18:47:52 2017 " "Processing ended: Sat May 06 18:47:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494118072177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494118072177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494118072177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494118072177 ""}
