\hypertarget{spi__master_8h}{}\section{/home/rady/caravel/caravel\+\_\+release/caravel-\/dynamic-\/sims/cocotb/caravel\+\_\+cocotb/interfaces/common\+\_\+functions/spi\+\_\+master.h File Reference}
\label{spi__master_8h}\index{/home/rady/caravel/caravel\+\_\+release/caravel-\/dynamic-\/sims/cocotb/caravel\+\_\+cocotb/interfaces/common\+\_\+functions/spi\+\_\+master.\+h@{/home/rady/caravel/caravel\+\_\+release/caravel-\/dynamic-\/sims/cocotb/caravel\+\_\+cocotb/interfaces/common\+\_\+functions/spi\+\_\+master.\+h}}
This graph shows which files directly or indirectly include this file\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=262pt]{spi__master_8h__dep__incl}
\end{center}
\end{figure}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{spi__master_8h_a83bfbffc1add606c915c72d53b74b0b9}{M\+S\+P\+I\+\_\+write} (char c)
\item 
char \hyperlink{spi__master_8h_add88f1c01868dbb6f7a30ca1c1ae6cf4}{M\+S\+P\+I\+\_\+read} ()
\item 
void \hyperlink{spi__master_8h_aaa60b306dd0fc9f21f6d10b7fa08034d}{M\+S\+P\+I\+\_\+enable} (bool is\+\_\+enable)
\item 
void \hyperlink{spi__master_8h_abe298fb2168613cf2e43af17404b3aad}{M\+S\+P\+I\+\_\+enable\+CS} (bool is\+\_\+enable)
\end{DoxyCompactItemize}


\subsection{Function Documentation}
\mbox{\Hypertarget{spi__master_8h_aaa60b306dd0fc9f21f6d10b7fa08034d}\label{spi__master_8h_aaa60b306dd0fc9f21f6d10b7fa08034d}} 
\index{spi\+\_\+master.\+h@{spi\+\_\+master.\+h}!M\+S\+P\+I\+\_\+enable@{M\+S\+P\+I\+\_\+enable}}
\index{M\+S\+P\+I\+\_\+enable@{M\+S\+P\+I\+\_\+enable}!spi\+\_\+master.\+h@{spi\+\_\+master.\+h}}
\subsubsection{\texorpdfstring{M\+S\+P\+I\+\_\+enable()}{MSPI\_enable()}}
{\footnotesize\ttfamily void M\+S\+P\+I\+\_\+enable (\begin{DoxyParamCaption}\item[{bool}]{is\+\_\+enable }\end{DoxyParamCaption})}

Enable or disable the master S\+PI


\begin{DoxyParams}{Parameters}
{\em is\+\_\+enable} & when 1 (true) master S\+PI is active, 0 (false) master S\+PI is disabled \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{spi__master_8h_abe298fb2168613cf2e43af17404b3aad}\label{spi__master_8h_abe298fb2168613cf2e43af17404b3aad}} 
\index{spi\+\_\+master.\+h@{spi\+\_\+master.\+h}!M\+S\+P\+I\+\_\+enable\+CS@{M\+S\+P\+I\+\_\+enable\+CS}}
\index{M\+S\+P\+I\+\_\+enable\+CS@{M\+S\+P\+I\+\_\+enable\+CS}!spi\+\_\+master.\+h@{spi\+\_\+master.\+h}}
\subsubsection{\texorpdfstring{M\+S\+P\+I\+\_\+enable\+C\+S()}{MSPI\_enableCS()}}
{\footnotesize\ttfamily void M\+S\+P\+I\+\_\+enable\+CS (\begin{DoxyParamCaption}\item[{bool}]{is\+\_\+enable }\end{DoxyParamCaption})}

assert or deassert chip select


\begin{DoxyParams}{Parameters}
{\em is\+\_\+enable} & when 1 (true) chip select is asserted, 0 (false) chip select is deasserted \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{spi__master_8h_add88f1c01868dbb6f7a30ca1c1ae6cf4}\label{spi__master_8h_add88f1c01868dbb6f7a30ca1c1ae6cf4}} 
\index{spi\+\_\+master.\+h@{spi\+\_\+master.\+h}!M\+S\+P\+I\+\_\+read@{M\+S\+P\+I\+\_\+read}}
\index{M\+S\+P\+I\+\_\+read@{M\+S\+P\+I\+\_\+read}!spi\+\_\+master.\+h@{spi\+\_\+master.\+h}}
\subsubsection{\texorpdfstring{M\+S\+P\+I\+\_\+read()}{MSPI\_read()}}
{\footnotesize\ttfamily char M\+S\+P\+I\+\_\+read (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

Read byte (8bits) through S\+PI master \mbox{\Hypertarget{spi__master_8h_a83bfbffc1add606c915c72d53b74b0b9}\label{spi__master_8h_a83bfbffc1add606c915c72d53b74b0b9}} 
\index{spi\+\_\+master.\+h@{spi\+\_\+master.\+h}!M\+S\+P\+I\+\_\+write@{M\+S\+P\+I\+\_\+write}}
\index{M\+S\+P\+I\+\_\+write@{M\+S\+P\+I\+\_\+write}!spi\+\_\+master.\+h@{spi\+\_\+master.\+h}}
\subsubsection{\texorpdfstring{M\+S\+P\+I\+\_\+write()}{MSPI\_write()}}
{\footnotesize\ttfamily void M\+S\+P\+I\+\_\+write (\begin{DoxyParamCaption}\item[{char}]{c }\end{DoxyParamCaption})}

Write byte (8bits) through S\+PI master


\begin{DoxyParams}{Parameters}
{\em c} & byte to write range 0x0 to 0x\+FF \\
\hline
\end{DoxyParams}
