# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../lab3.srcs/sources_1/imports/design_source/load_reg.sv" \
"../../../../lab3.srcs/sources_1/new/multiplier_toplevel.sv" \
"../../../../lab3.srcs/sim_1/imports/sim_sources/testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
