## Synthesis
- 
## Source [^1]
- (race) A condition in sequential circuits in which two or more variables change at one time. In practice, i.e. with nonideal circuits, there is a possibility of incorrect operation under such a condition. See also HAZARD.
## References

[^1]: [[(Home Page) A Dictionary of Computer Science 7th Edition by Oxford Reference]]