Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Nov 24 12:30:11 2025
| Host         : DESKTOP-6LGOCJL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_ip_test_timing_summary_routed.rpt -pb uart_ip_test_timing_summary_routed.pb -rpx uart_ip_test_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_ip_test
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  105         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (105)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (215)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (105)
--------------------------
 There are 105 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (215)
--------------------------------------------------
 There are 215 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  217          inf        0.000                      0                  217           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           217 Endpoints
Min Delay           217 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_core/uart_tx/TxD_ser_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.622ns  (logic 3.987ns (60.203%)  route 2.635ns (39.797%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE                         0.000     0.000 r  uart_core/uart_tx/TxD_ser_reg/C
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_core/uart_tx/TxD_ser_reg/Q
                         net (fo=1, routed)           2.635     3.091    TX_OBUF
    W16                  OBUF (Prop_obuf_I_O)         3.531     6.622 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000     6.622    TX
    W16                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.660ns  (logic 3.987ns (70.442%)  route 1.673ns (29.558%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[0]/Q
                         net (fo=1, routed)           1.673     2.129    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531     5.660 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.660    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_tx/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_tx/RxD_buff_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.808ns  (logic 0.704ns (18.486%)  route 3.104ns (81.514%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  uart_core/uart_tx/FSM_onehot_state_reg[6]/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart_core/uart_tx/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           1.271     1.727    uart_core/uart_tx/FSM_onehot_state_reg_n_0_[6]
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     1.851 f  uart_core/uart_tx/FSM_onehot_state[11]_i_3/O
                         net (fo=11, routed)          1.096     2.947    uart_core/uart_tx/FSM_onehot_state[11]_i_3_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I1_O)        0.124     3.071 r  uart_core/uart_tx/RxD_buff[7]_i_1/O
                         net (fo=8, routed)           0.737     3.808    uart_core/uart_tx/RxD_buff[7]_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  uart_core/uart_tx/RxD_buff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_tx/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_tx/RxD_buff_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.808ns  (logic 0.704ns (18.486%)  route 3.104ns (81.514%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  uart_core/uart_tx/FSM_onehot_state_reg[6]/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart_core/uart_tx/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           1.271     1.727    uart_core/uart_tx/FSM_onehot_state_reg_n_0_[6]
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     1.851 f  uart_core/uart_tx/FSM_onehot_state[11]_i_3/O
                         net (fo=11, routed)          1.096     2.947    uart_core/uart_tx/FSM_onehot_state[11]_i_3_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I1_O)        0.124     3.071 r  uart_core/uart_tx/RxD_buff[7]_i_1/O
                         net (fo=8, routed)           0.737     3.808    uart_core/uart_tx/RxD_buff[7]_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  uart_core/uart_tx/RxD_buff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_tx/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_tx/RxD_buff_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.808ns  (logic 0.704ns (18.486%)  route 3.104ns (81.514%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  uart_core/uart_tx/FSM_onehot_state_reg[6]/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart_core/uart_tx/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           1.271     1.727    uart_core/uart_tx/FSM_onehot_state_reg_n_0_[6]
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     1.851 f  uart_core/uart_tx/FSM_onehot_state[11]_i_3/O
                         net (fo=11, routed)          1.096     2.947    uart_core/uart_tx/FSM_onehot_state[11]_i_3_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I1_O)        0.124     3.071 r  uart_core/uart_tx/RxD_buff[7]_i_1/O
                         net (fo=8, routed)           0.737     3.808    uart_core/uart_tx/RxD_buff[7]_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  uart_core/uart_tx/RxD_buff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_tx/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_tx/RxD_buff_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.808ns  (logic 0.704ns (18.486%)  route 3.104ns (81.514%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  uart_core/uart_tx/FSM_onehot_state_reg[6]/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart_core/uart_tx/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           1.271     1.727    uart_core/uart_tx/FSM_onehot_state_reg_n_0_[6]
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     1.851 f  uart_core/uart_tx/FSM_onehot_state[11]_i_3/O
                         net (fo=11, routed)          1.096     2.947    uart_core/uart_tx/FSM_onehot_state[11]_i_3_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I1_O)        0.124     3.071 r  uart_core/uart_tx/RxD_buff[7]_i_1/O
                         net (fo=8, routed)           0.737     3.808    uart_core/uart_tx/RxD_buff[7]_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  uart_core/uart_tx/RxD_buff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_tx/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_tx/RxD_buff_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.619ns  (logic 0.704ns (19.453%)  route 2.915ns (80.547%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  uart_core/uart_tx/FSM_onehot_state_reg[6]/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart_core/uart_tx/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           1.271     1.727    uart_core/uart_tx/FSM_onehot_state_reg_n_0_[6]
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     1.851 f  uart_core/uart_tx/FSM_onehot_state[11]_i_3/O
                         net (fo=11, routed)          1.096     2.947    uart_core/uart_tx/FSM_onehot_state[11]_i_3_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I1_O)        0.124     3.071 r  uart_core/uart_tx/RxD_buff[7]_i_1/O
                         net (fo=8, routed)           0.548     3.619    uart_core/uart_tx/RxD_buff[7]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  uart_core/uart_tx/RxD_buff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_tx/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_tx/FSM_onehot_state_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.488ns  (logic 0.704ns (20.183%)  route 2.784ns (79.817%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  uart_core/uart_tx/FSM_onehot_state_reg[6]/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_core/uart_tx/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           1.271     1.727    uart_core/uart_tx/FSM_onehot_state_reg_n_0_[6]
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     1.851 r  uart_core/uart_tx/FSM_onehot_state[11]_i_3/O
                         net (fo=11, routed)          0.759     2.610    uart_core/uart_tx/FSM_onehot_state[11]_i_3_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.124     2.734 r  uart_core/uart_tx/FSM_onehot_state[11]_i_1/O
                         net (fo=12, routed)          0.754     3.488    uart_core/uart_tx/FSM_onehot_state[11]_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  uart_core/uart_tx/FSM_onehot_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_tx/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_tx/RxD_buff_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.450ns  (logic 0.704ns (20.407%)  route 2.746ns (79.593%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  uart_core/uart_tx/FSM_onehot_state_reg[6]/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart_core/uart_tx/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           1.271     1.727    uart_core/uart_tx/FSM_onehot_state_reg_n_0_[6]
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     1.851 f  uart_core/uart_tx/FSM_onehot_state[11]_i_3/O
                         net (fo=11, routed)          1.096     2.947    uart_core/uart_tx/FSM_onehot_state[11]_i_3_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I1_O)        0.124     3.071 r  uart_core/uart_tx/RxD_buff[7]_i_1/O
                         net (fo=8, routed)           0.379     3.450    uart_core/uart_tx/RxD_buff[7]_i_1_n_0
    SLICE_X39Y47         FDRE                                         r  uart_core/uart_tx/RxD_buff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_tx/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_tx/RxD_buff_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.450ns  (logic 0.704ns (20.407%)  route 2.746ns (79.593%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  uart_core/uart_tx/FSM_onehot_state_reg[6]/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart_core/uart_tx/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           1.271     1.727    uart_core/uart_tx/FSM_onehot_state_reg_n_0_[6]
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     1.851 f  uart_core/uart_tx/FSM_onehot_state[11]_i_3/O
                         net (fo=11, routed)          1.096     2.947    uart_core/uart_tx/FSM_onehot_state[11]_i_3_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I1_O)        0.124     3.071 r  uart_core/uart_tx/RxD_buff[7]_i_1/O
                         net (fo=8, routed)           0.379     3.450    uart_core/uart_tx/RxD_buff[7]_i_1_n_0
    SLICE_X39Y47         FDRE                                         r  uart_core/uart_tx/RxD_buff_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_tx/RxD_buff_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE                         0.000     0.000 r  tx_data_reg[2]/C
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tx_data_reg[2]/Q
                         net (fo=1, routed)           0.050     0.214    uart_core/uart_tx/Q[2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.045     0.259 r  uart_core/uart_tx/RxD_buff[2]_i_1/O
                         net (fo=1, routed)           0.000     0.259    uart_core/uart_tx/RxD_buff[2]_i_1_n_0
    SLICE_X39Y47         FDRE                                         r  uart_core/uart_tx/RxD_buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_rx/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_rx/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.734%)  route 0.126ns (47.266%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE                         0.000     0.000 r  uart_core/uart_rx/FSM_onehot_state_reg[3]/C
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_core/uart_rx/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.126     0.267    uart_core/uart_rx/FSM_onehot_state_reg_n_0_[3]
    SLICE_X39Y46         FDRE                                         r  uart_core/uart_rx/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_tx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_tx/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.796%)  route 0.131ns (48.204%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE                         0.000     0.000 r  uart_core/uart_tx/FSM_onehot_state_reg[0]/C
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_core/uart_tx/FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.131     0.272    uart_core/uart_tx/FSM_onehot_state_reg_n_0_[0]
    SLICE_X37Y46         FDRE                                         r  uart_core/uart_tx/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_rx/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_rx/FSM_onehot_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.440%)  route 0.139ns (49.560%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE                         0.000     0.000 r  uart_core/uart_rx/FSM_onehot_state_reg[8]/C
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_core/uart_rx/FSM_onehot_state_reg[8]/Q
                         net (fo=3, routed)           0.139     0.280    uart_core/uart_rx/FSM_onehot_state_reg_n_0_[8]
    SLICE_X39Y48         FDRE                                         r  uart_core/uart_rx/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_tx/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_tx/FSM_onehot_state_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE                         0.000     0.000 r  uart_core/uart_tx/FSM_onehot_state_reg[10]/C
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_core/uart_tx/FSM_onehot_state_reg[10]/Q
                         net (fo=4, routed)           0.139     0.280    uart_core/uart_tx/FSM_onehot_state_reg_n_0_[10]
    SLICE_X37Y46         FDRE                                         r  uart_core/uart_tx/FSM_onehot_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_rx/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_rx/FSM_onehot_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.205%)  route 0.140ns (49.795%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE                         0.000     0.000 r  uart_core/uart_rx/FSM_onehot_state_reg[6]/C
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_core/uart_rx/FSM_onehot_state_reg[6]/Q
                         net (fo=3, routed)           0.140     0.281    uart_core/uart_rx/FSM_onehot_state_reg_n_0_[6]
    SLICE_X39Y46         FDRE                                         r  uart_core/uart_rx/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_rx/data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.164ns (57.894%)  route 0.119ns (42.106%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE                         0.000     0.000 r  uart_core/uart_rx/data_reg[3]/C
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart_core/uart_rx/data_reg[3]/Q
                         net (fo=2, routed)           0.119     0.283    data[3]
    SLICE_X38Y47         FDRE                                         r  tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_rx/data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE                         0.000     0.000 r  uart_core/uart_rx/data_reg[5]/C
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart_core/uart_rx/data_reg[5]/Q
                         net (fo=2, routed)           0.121     0.285    data[5]
    SLICE_X38Y47         FDRE                                         r  tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_rx/data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE                         0.000     0.000 r  uart_core/uart_rx/data_reg[6]/C
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart_core/uart_rx/data_reg[6]/Q
                         net (fo=2, routed)           0.121     0.285    data[6]
    SLICE_X38Y47         FDRE                                         r  tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_rx/data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE                         0.000     0.000 r  uart_core/uart_rx/data_reg[7]/C
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart_core/uart_rx/data_reg[7]/Q
                         net (fo=2, routed)           0.121     0.285    data[7]
    SLICE_X38Y47         FDRE                                         r  tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------





