<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="fifo_72x512" module="FIFO_DC" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2011 01 17 18:00:17.960" version="5.4" type="Module" synthesis="" source_format="VHDL">
  <Package>
		<File name="fifo_72x512.lpc" type="lpc" modified="2011 01 17 18:00:14.000"/>
		<File name="fifo_72x512.vhd" type="top_level_vhdl" modified="2011 01 17 18:00:14.000"/>
		<File name="fifo_72x512_tmpl.vhd" type="template_vhdl" modified="2011 01 17 18:00:15.000"/>
		<File name="tb_fifo_72x512_tmpl.vhd" type="testbench_vhdl" modified="2011 01 17 18:00:15.000"/>
  </Package>
</DiamondModule>
