 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 5
Design : fir
Version: R-2020.09-SP5
Date   : Sun Apr 27 23:59:27 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: ss_tvalid (input port clocked by axis_clk)
  Endpoint: data_A[9] (output port clocked by axis_clk)
  Path Group: axis_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     1.00       1.50 f
  ss_tvalid (in)                           0.01       1.51 f
  U1412/Y (NAND2X2)                        0.03       1.53 r
  U1377/Y (AND2X6)                         0.10       1.63 r
  U3492/Y (INVX10)                         0.04       1.67 f
  U3026/Y (OAI21X1)                        0.13       1.80 r
  U1743/Y (NAND2X2)                        0.06       1.86 f
  U1362/Y (NAND3XL)                        0.05       1.91 r
  U1402/Y (OAI211XL)                       0.10       2.02 f
  U1409/Y (AOI31X1)                        0.11       2.13 r
  U1559/Y (NAND3BX2)                       0.07       2.20 f
  U1558/Y (INVX2)                          0.05       2.25 r
  U3357/Y (NAND3X4)                        0.05       2.30 f
  U2309/Y (NAND2X4)                        0.05       2.35 r
  U3348/Y (BUFX10)                         0.06       2.41 r
  U1350/Y (BUFX4)                          0.08       2.49 r
  U3147/Y (NAND2X2)                        0.04       2.53 f
  U1337/Y (NAND2X2)                        0.07       2.59 r
  U1322/Y (OAI22X1)                        0.09       2.69 f
  U1694/Y (NOR2X1)                         0.07       2.75 r
  U3706/Y (NAND4X2)                        0.11       2.86 f
  U3712/Y (NOR2X4)                         0.09       2.94 r
  U3716/Y (INVX2)                          0.04       2.98 f
  U1314/Y (CLKNAND2X2)                     0.05       3.03 r
  U3216/Y (NAND2X4)                        0.05       3.08 f
  U3364/Y (AOI21X8)                        0.06       3.14 r
  U1311/Y (BUFX8)                          0.08       3.22 r
  U1469/Y (INVX4)                          0.03       3.25 f
  U1465/Y (NAND2X1)                        0.03       3.27 r
  U1401/Y (NAND2XL)                        0.06       3.33 f
  U1639/Y (NOR2X1)                         0.07       3.40 r
  U1633/Y (NAND3X2)                        0.06       3.46 f
  U1632/Y (NOR2X2)                         0.07       3.53 r
  U3153/Y (AND4X4)                         0.13       3.65 r
  U1297/Y (BUFX6)                          0.07       3.73 r
  U3914/Y (AOI22X4)                        0.04       3.76 f
  U3362/Y (NAND3BX4)                       0.06       3.83 r
  U1388/Y (MXI2X4)                         0.08       3.90 f
  U4954/Y (INVX18)                         0.49       4.40 r
  data_A[9] (out)                          0.00       4.40 r
  data arrival time                                   4.40

  clock axis_clk (rise edge)               5.00       5.00
  clock network delay (ideal)              0.50       5.50
  clock uncertainty                       -0.10       5.40
  output external delay                   -1.00       4.40
  data required time                                  4.40
  -----------------------------------------------------------
  data required time                                  4.40
  data arrival time                                  -4.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: muli_reg[1]
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: sm_tdata[31]
            (output port clocked by axis_clk)
  Path Group: axis_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  muli_reg[1]/CK (DFFRQXL)                 0.00       0.50 r
  muli_reg[1]/Q (DFFRQXL)                  0.29       0.79 f
  U2649/Y (OR2XL)                          0.16       0.95 f
  U2310/Y (AOI21X1)                        0.10       1.05 r
  U3930/Y (OAI21X2)                        0.06       1.11 f
  U2903/Y (AOI21X1)                        0.09       1.20 r
  U2360/Y (OAI21X1)                        0.08       1.28 f
  U2901/Y (AOI21X1)                        0.10       1.38 r
  U1880/Y (OAI21X2)                        0.06       1.44 f
  U1895/Y (AOI21X2)                        0.09       1.53 r
  U1723/Y (OAI21X2)                        0.06       1.59 f
  U2358/Y (AOI21X1)                        0.09       1.68 r
  U2357/Y (OAI21X1)                        0.08       1.76 f
  U2355/Y (AOI21X1)                        0.09       1.85 r
  U2354/Y (OAI21X1)                        0.08       1.93 f
  U2352/Y (AOI21X1)                        0.09       2.03 r
  U2351/Y (OAI21X1)                        0.08       2.11 f
  U2349/Y (AOI21X1)                        0.09       2.20 r
  U2348/Y (OAI21X1)                        0.08       2.28 f
  U2346/Y (AOI21X1)                        0.09       2.38 r
  U2345/Y (OAI21X1)                        0.08       2.46 f
  U2343/Y (AOI21X1)                        0.09       2.55 r
  U2342/Y (OAI21X1)                        0.08       2.63 f
  U1310/Y (AOI21X1)                        0.09       2.73 r
  U2340/Y (OAI21X1)                        0.09       2.82 f
  U1518/Y (AOI21X2)                        0.09       2.90 r
  U2338/Y (OAI21X1)                        0.08       2.99 f
  U1509/Y (AOI21X2)                        0.09       3.08 r
  U2336/Y (OAI21X1)                        0.08       3.16 f
  U2334/Y (AOI21X1)                        0.09       3.25 r
  U3932/Y (OAI21X1)                        0.07       3.32 f
  U4668/CO (ADDFHX2)                       0.13       3.45 f
  U1298/CO (ADDFXL)                        0.16       3.61 f
  U4671/Y (XOR2X1)                         0.07       3.69 r
  U4672/Y (NAND2X2)                        0.06       3.75 f
  U1908/Y (OA21X4)                         0.17       3.91 f
  U4881/Y (INVX18)                         0.49       4.40 r
  sm_tdata[31] (out)                       0.00       4.40 r
  data arrival time                                   4.40

  clock axis_clk (rise edge)               5.00       5.00
  clock network delay (ideal)              0.50       5.50
  clock uncertainty                       -0.10       5.40
  output external delay                   -1.00       4.40
  data required time                                  4.40
  -----------------------------------------------------------
  data required time                                  4.40
  data arrival time                                  -4.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: ss_tvalid (input port clocked by axis_clk)
  Endpoint: data_A[8] (output port clocked by axis_clk)
  Path Group: axis_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     1.00       1.50 f
  ss_tvalid (in)                           0.01       1.51 f
  U1412/Y (NAND2X2)                        0.03       1.53 r
  U1377/Y (AND2X6)                         0.10       1.63 r
  U3492/Y (INVX10)                         0.04       1.67 f
  U3026/Y (OAI21X1)                        0.13       1.80 r
  U1743/Y (NAND2X2)                        0.06       1.86 f
  U1362/Y (NAND3XL)                        0.05       1.91 r
  U1402/Y (OAI211XL)                       0.10       2.02 f
  U1409/Y (AOI31X1)                        0.11       2.13 r
  U1559/Y (NAND3BX2)                       0.07       2.20 f
  U1558/Y (INVX2)                          0.05       2.25 r
  U3357/Y (NAND3X4)                        0.05       2.30 f
  U2309/Y (NAND2X4)                        0.05       2.35 r
  U3348/Y (BUFX10)                         0.06       2.41 r
  U1350/Y (BUFX4)                          0.08       2.49 r
  U3147/Y (NAND2X2)                        0.04       2.53 f
  U1337/Y (NAND2X2)                        0.07       2.59 r
  U1322/Y (OAI22X1)                        0.09       2.69 f
  U1694/Y (NOR2X1)                         0.07       2.75 r
  U3706/Y (NAND4X2)                        0.11       2.86 f
  U3712/Y (NOR2X4)                         0.09       2.94 r
  U3754/Y (BUFX4)                          0.08       3.02 r
  U1309/Y (NAND2BX4)                       0.09       3.11 r
  U1305/Y (NOR2X6)                         0.06       3.17 f
  U3832/Y (AO22X2)                         0.17       3.34 f
  U1474/Y (NOR2X2)                         0.06       3.40 r
  U1462/Y (NAND2X2)                        0.05       3.45 f
  U1300/Y (INVX2)                          0.05       3.50 r
  U2889/Y (NAND2XL)                        0.06       3.56 f
  U2888/Y (XNOR2XL)                        0.06       3.63 r
  U1442/Y (OAI2BB1XL)                      0.11       3.73 r
  U3098/Y (AOI21X1)                        0.04       3.77 f
  U1441/Y (NAND2X2)                        0.06       3.83 r
  U1440/Y (MXI2X4)                         0.08       3.90 f
  U4953/Y (INVX18)                         0.49       4.40 r
  data_A[8] (out)                          0.00       4.40 r
  data arrival time                                   4.40

  clock axis_clk (rise edge)               5.00       5.00
  clock network delay (ideal)              0.50       5.50
  clock uncertainty                       -0.10       5.40
  output external delay                   -1.00       4.40
  data required time                                  4.40
  -----------------------------------------------------------
  data required time                                  4.40
  data arrival time                                  -4.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: ss_tvalid (input port clocked by axis_clk)
  Endpoint: data_A[5] (output port clocked by axis_clk)
  Path Group: axis_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     1.00       1.50 f
  ss_tvalid (in)                           0.01       1.51 f
  U1412/Y (NAND2X2)                        0.03       1.53 r
  U1377/Y (AND2X6)                         0.10       1.63 r
  U3492/Y (INVX10)                         0.04       1.67 f
  U3026/Y (OAI21X1)                        0.13       1.80 r
  U1743/Y (NAND2X2)                        0.06       1.86 f
  U1362/Y (NAND3XL)                        0.05       1.91 r
  U1402/Y (OAI211XL)                       0.10       2.02 f
  U1409/Y (AOI31X1)                        0.11       2.13 r
  U1559/Y (NAND3BX2)                       0.07       2.20 f
  U1558/Y (INVX2)                          0.05       2.25 r
  U3357/Y (NAND3X4)                        0.05       2.30 f
  U2309/Y (NAND2X4)                        0.05       2.35 r
  U3348/Y (BUFX10)                         0.06       2.41 r
  U1350/Y (BUFX4)                          0.08       2.49 r
  U3147/Y (NAND2X2)                        0.04       2.53 f
  U1337/Y (NAND2X2)                        0.07       2.59 r
  U1322/Y (OAI22X1)                        0.09       2.69 f
  U1694/Y (NOR2X1)                         0.07       2.75 r
  U3706/Y (NAND4X2)                        0.11       2.86 f
  U3712/Y (NOR2X4)                         0.09       2.94 r
  U3716/Y (INVX2)                          0.04       2.98 f
  U1314/Y (CLKNAND2X2)                     0.05       3.03 r
  U3216/Y (NAND2X4)                        0.05       3.08 f
  U3364/Y (AOI21X8)                        0.06       3.14 r
  U1311/Y (BUFX8)                          0.08       3.22 r
  U1469/Y (INVX4)                          0.03       3.25 f
  U1465/Y (NAND2X1)                        0.03       3.27 r
  U1401/Y (NAND2XL)                        0.06       3.33 f
  U1639/Y (NOR2X1)                         0.07       3.40 r
  U1633/Y (NAND3X2)                        0.06       3.46 f
  U1632/Y (NOR2X2)                         0.07       3.53 r
  U3153/Y (AND4X4)                         0.13       3.65 r
  U1297/Y (BUFX6)                          0.07       3.73 r
  U3354/Y (NAND2X2)                        0.04       3.76 f
  U1975/Y (OAI211X2)                       0.05       3.81 r
  U2934/Y (AOI21X4)                        0.10       3.91 f
  U4958/Y (INVX18)                         0.49       4.40 r
  data_A[5] (out)                          0.00       4.40 r
  data arrival time                                   4.40

  clock axis_clk (rise edge)               5.00       5.00
  clock network delay (ideal)              0.50       5.50
  clock uncertainty                       -0.10       5.40
  output external delay                   -1.00       4.40
  data required time                                  4.40
  -----------------------------------------------------------
  data required time                                  4.40
  data arrival time                                  -4.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: ss_tvalid (input port clocked by axis_clk)
  Endpoint: data_A[11] (output port clocked by axis_clk)
  Path Group: axis_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     1.00       1.50 f
  ss_tvalid (in)                           0.01       1.51 f
  U1412/Y (NAND2X2)                        0.03       1.53 r
  U1377/Y (AND2X6)                         0.10       1.63 r
  U3492/Y (INVX10)                         0.04       1.67 f
  U3026/Y (OAI21X1)                        0.13       1.80 r
  U1743/Y (NAND2X2)                        0.06       1.86 f
  U1362/Y (NAND3XL)                        0.05       1.91 r
  U1402/Y (OAI211XL)                       0.10       2.02 f
  U1409/Y (AOI31X1)                        0.11       2.13 r
  U1559/Y (NAND3BX2)                       0.07       2.20 f
  U1558/Y (INVX2)                          0.05       2.25 r
  U3357/Y (NAND3X4)                        0.05       2.30 f
  U2309/Y (NAND2X4)                        0.05       2.35 r
  U3348/Y (BUFX10)                         0.06       2.41 r
  U1350/Y (BUFX4)                          0.08       2.49 r
  U3147/Y (NAND2X2)                        0.04       2.53 f
  U1337/Y (NAND2X2)                        0.07       2.59 r
  U1322/Y (OAI22X1)                        0.09       2.69 f
  U1694/Y (NOR2X1)                         0.07       2.75 r
  U3706/Y (NAND4X2)                        0.11       2.86 f
  U3712/Y (NOR2X4)                         0.09       2.94 r
  U3716/Y (INVX2)                          0.04       2.98 f
  U1314/Y (CLKNAND2X2)                     0.05       3.03 r
  U3216/Y (NAND2X4)                        0.05       3.08 f
  U3364/Y (AOI21X8)                        0.06       3.14 r
  U1311/Y (BUFX8)                          0.08       3.22 r
  U1469/Y (INVX4)                          0.03       3.25 f
  U1465/Y (NAND2X1)                        0.03       3.27 r
  U1401/Y (NAND2XL)                        0.06       3.33 f
  U1639/Y (NOR2X1)                         0.07       3.40 r
  U1633/Y (NAND3X2)                        0.06       3.46 f
  U1632/Y (NOR2X2)                         0.07       3.53 r
  U3153/Y (AND4X4)                         0.13       3.65 r
  U3375/Y (NAND2X2)                        0.04       3.69 f
  U3092/Y (OAI2BB1X1)                      0.04       3.73 r
  U3374/Y (AOI21X2)                        0.03       3.76 f
  U3373/Y (OAI2BB1X4)                      0.05       3.81 r
  U4956/Y (AOI2B1X4)                       0.04       3.85 f
  U1291/Y (BUFX8)                          0.08       3.93 f
  U4957/Y (INVX18)                         0.47       4.40 r
  data_A[11] (out)                         0.00       4.40 r
  data arrival time                                   4.40

  clock axis_clk (rise edge)               5.00       5.00
  clock network delay (ideal)              0.50       5.50
  clock uncertainty                       -0.10       5.40
  output external delay                   -1.00       4.40
  data required time                                  4.40
  -----------------------------------------------------------
  data required time                                  4.40
  data arrival time                                  -4.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
