Info: Start Nativelink Simulation process
Info: NativeLink has detected Verilog design -- Verilog simulation models will be used

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  maxv
Quartus root          :  c:/intelfpga_lite/18.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/18.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  
Sim SDF file          :  
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
<<<<<<< HEAD
Warning: File Fase1_run_msim_rtl_verilog.do already exists - backing up current file as Fase1_run_msim_rtl_verilog.do.bak8
=======
Warning: File Fase1_run_msim_rtl_verilog.do already exists - backing up current file as Fase1_run_msim_rtl_verilog.do.bak6
>>>>>>> 29809fb09eebb26cc0862e9f0e52b14ab7498c06
Info: Spawning ModelSim-Altera Simulation software 
Info: NativeLink simulation flow was successful
