Riviera-PRO 2020.04.130.7729(Linux64) 2022-05-03 13:59:40

Elaboration top modules:
Architecture                  adder_32_TB(testbench)


----------------------------------------------------------------------------------------
Entity    | Architecture | Library | Info | Compiler Version      | Compilation Options
----------------------------------------------------------------------------------------
testbench | adder_32_TB  | work    |      | 2020.04.130 (Linux64) |  -2019
adder_32  | equation     | work    |      | 2020.04.130 (Linux64) |  -2019
----------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------
VHDL Package             | Library | Info | Compiler Version      | Compilation Options
----------------------------------------------------------------------------------------
standard                 | std     |      |                       | <unavailable>
TEXTIO                   | std     |      |                       | <unavailable>
std_logic_1164           | ieee    |      |                       | <unavailable>
std_logic_arith          | ieee    |      |                       | <unavailable>
STD_LOGIC_UNSIGNED       | ieee    |      |                       | <unavailable>
STD_LOGIC_SIGNED         | ieee    |      |                       | <unavailable>
----------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------
Library                  | Comment
----------------------------------------------------------------------------------------
ieee                     | Standard IEEE packages library
std                      | Standard VHDL library
work                     | None
----------------------------------------------------------------------------------------


Simulation Options: asim testbench

License to run VHDL performance optimized simulation unavailable.

The performance of simulation is reduced. Version EDU Edition
