	component ddrio is
		port (
			outclock : in  std_logic                     := 'X';             -- export
			din      : in  std_logic_vector(47 downto 0) := (others => 'X'); -- export
			pad_out  : out std_logic_vector(23 downto 0)                     -- export
		);
	end component ddrio;

