Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,9428
design__instance__area,65575.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,34
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,41
design__max_cap_violation__count__corner:nom_tt_025C_1v80,5
power__internal__total,0.00029593505314551294
power__switching__total,0.00028058653697371483
power__leakage__total,7.192635109731782e-08
power__total,0.0005765935638919473
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.084238
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.084238
timing__hold__ws__corner:nom_tt_025C_1v80,0.343552
timing__setup__ws__corner:nom_tt_025C_1v80,61.067085
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.343552
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,inf
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,655
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,41
design__max_cap_violation__count__corner:nom_ss_100C_1v60,11
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.127675
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.127675
timing__hold__ws__corner:nom_ss_100C_1v60,0.939223
timing__setup__ws__corner:nom_ss_100C_1v60,41.037155
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.939223
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,inf
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,10
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,41
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,6
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.063888
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.063888
timing__hold__ws__corner:nom_ff_n40C_1v95,0.125656
timing__setup__ws__corner:nom_ff_n40C_1v95,68.25219
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.125656
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,inf
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,859
design__max_fanout_violation__count,41
design__max_cap_violation__count,19
clock__skew__worst_hold,0.135558
clock__skew__worst_setup,0.060689
timing__hold__ws,0.121076
timing__setup__ws,40.284054
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.121076
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 508.76 225.76
design__core__bbox,2.76 2.72 506.0 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,114858
design__core__area,110874
design__instance__count__stdcell,9428
design__instance__area__stdcell,65575.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.591442
design__instance__utilization__stdcell,0.591442
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,327853
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,24
antenna__violating__nets,58
antenna__violating__pins,85
route__antenna_violation__count,58
route__net,7870
route__net__special,2
route__drc_errors__iter:1,16263
route__wirelength__iter:1,423357
route__drc_errors__iter:2,9859
route__wirelength__iter:2,417806
route__drc_errors__iter:3,8846
route__wirelength__iter:3,416828
route__drc_errors__iter:4,4733
route__wirelength__iter:4,416760
route__drc_errors__iter:5,3135
route__wirelength__iter:5,416919
route__drc_errors__iter:6,2224
route__wirelength__iter:6,416927
route__drc_errors__iter:7,1549
route__wirelength__iter:7,416802
route__drc_errors__iter:8,1160
route__wirelength__iter:8,416807
route__drc_errors__iter:9,989
route__wirelength__iter:9,416726
route__drc_errors__iter:10,777
route__wirelength__iter:10,416681
route__drc_errors__iter:11,369
route__wirelength__iter:11,416775
route__drc_errors__iter:12,263
route__wirelength__iter:12,416816
route__drc_errors__iter:13,201
route__wirelength__iter:13,416853
route__drc_errors__iter:14,198
route__wirelength__iter:14,416855
route__drc_errors__iter:15,181
route__wirelength__iter:15,416851
route__drc_errors__iter:16,174
route__wirelength__iter:16,416855
route__drc_errors__iter:17,153
route__wirelength__iter:17,416853
route__drc_errors__iter:18,476
route__wirelength__iter:18,416824
route__drc_errors__iter:19,190
route__wirelength__iter:19,416888
route__drc_errors__iter:20,36
route__wirelength__iter:20,416912
route__drc_errors__iter:21,36
route__wirelength__iter:21,416912
route__drc_errors__iter:22,23
route__wirelength__iter:22,416884
route__drc_errors__iter:23,14
route__wirelength__iter:23,416890
route__drc_errors__iter:24,12
route__wirelength__iter:24,416892
route__drc_errors__iter:25,12
route__wirelength__iter:25,416892
route__drc_errors__iter:26,12
route__wirelength__iter:26,416892
route__drc_errors__iter:27,11
route__wirelength__iter:27,416952
route__drc_errors__iter:28,11
route__wirelength__iter:28,416952
route__drc_errors__iter:29,11
route__wirelength__iter:29,416945
route__drc_errors__iter:30,11
route__wirelength__iter:30,416945
route__drc_errors__iter:31,11
route__wirelength__iter:31,416945
route__drc_errors__iter:32,11
route__wirelength__iter:32,416945
route__drc_errors__iter:33,11
route__wirelength__iter:33,416945
route__drc_errors__iter:34,11
route__wirelength__iter:34,416945
route__drc_errors__iter:35,8
route__wirelength__iter:35,417329
route__drc_errors__iter:36,8
route__wirelength__iter:36,417329
route__drc_errors__iter:37,8
route__wirelength__iter:37,417329
route__drc_errors__iter:38,8
route__wirelength__iter:38,417329
route__drc_errors__iter:39,8
route__wirelength__iter:39,417329
route__drc_errors__iter:40,0
route__wirelength__iter:40,417583
route__drc_errors,0
route__wirelength,417583
route__vias,79813
route__vias__singlecut,79813
route__vias__multicut,0
design__disconnected_pin__count,3
design__critical_disconnected_pin__count,0
route__wirelength__max,1093.74
timing__unannotated_net__count__corner:nom_tt_025C_1v80,19
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,19
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,19
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,18
design__max_fanout_violation__count__corner:min_tt_025C_1v80,41
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.080187
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.080187
timing__hold__ws__corner:min_tt_025C_1v80,0.336304
timing__setup__ws__corner:min_tt_025C_1v80,61.467369
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.336304
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,inf
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,19
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,427
design__max_fanout_violation__count__corner:min_ss_100C_1v60,41
design__max_cap_violation__count__corner:min_ss_100C_1v60,6
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.121244
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.121244
timing__hold__ws__corner:min_ss_100C_1v60,0.93233
timing__setup__ws__corner:min_ss_100C_1v60,41.810276
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.93233
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,inf
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,19
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,8
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,41
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.060689
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.060689
timing__hold__ws__corner:min_ff_n40C_1v95,0.121076
timing__setup__ws__corner:min_ff_n40C_1v95,68.540718
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.121076
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,inf
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,19
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,53
design__max_fanout_violation__count__corner:max_tt_025C_1v80,41
design__max_cap_violation__count__corner:max_tt_025C_1v80,14
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.08905
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.08905
timing__hold__ws__corner:max_tt_025C_1v80,0.351328
timing__setup__ws__corner:max_tt_025C_1v80,60.658211
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.351328
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,inf
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,19
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,859
design__max_fanout_violation__count__corner:max_ss_100C_1v60,41
design__max_cap_violation__count__corner:max_ss_100C_1v60,19
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.135558
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.135558
timing__hold__ws__corner:max_ss_100C_1v60,0.946575
timing__setup__ws__corner:max_ss_100C_1v60,40.284054
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.946575
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,inf
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,19
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,18
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,41
design__max_cap_violation__count__corner:max_ff_n40C_1v95,13
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.067632
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.067632
timing__hold__ws__corner:max_ff_n40C_1v95,0.130604
timing__setup__ws__corner:max_ff_n40C_1v95,67.926186
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.130604
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,inf
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,19
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,19
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000671199
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000686102
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000101873
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000686102
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000009919999999999999889914448214511821788619272410869598388671875
ir__drop__worst,0.0000671000000000000046927739472124585518031381070613861083984375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
