\doxysubsubsubsection{ADC External Trigger Source Regular }
\hypertarget{group___a_d_c___external__trigger___source___regular}{}\label{group___a_d_c___external__trigger___source___regular}\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
Collaboration diagram for ADC External Trigger Source Regular\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___a_d_c___external__trigger___source___regular}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga7d49b9a93e2452633d650a5bfd2cce23}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gaf40cf21366c12d956241193bca60b1f9}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC2}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga3f562fb50959d72533aecd761175521a}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC3}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga0b64a9b8ac627c2ca770622c8ada41e6}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+CC2}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gabcb1bb78d08450860cd42071ba35a56d}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+CC3}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga44ce0b71a1a4d92f40a8e89f550f63b7}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+CC4}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gaa964f17f527400095888ca28c65507c4}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+TRGO}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga4f84a7fbf7565ad81837cce418ed5ef1}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T3\+\_\+\+CC1}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga41bef7b6bfdb6641a97e89aa4abc405e}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T3\+\_\+\+TRGO}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gae0e57ccf3d178e6819ce32c0124e4f0f}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T4\+\_\+\+CC4}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gad474f8d17ad214675d0a62e339307449}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T5\+\_\+\+CC1}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga2a098ab1825220ce4f59073455484547}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T5\+\_\+\+CC2}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gac48d2bf5290afcd69b8defba22e512a3}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T5\+\_\+\+CC3}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga1ea473c8dbe5c56de8942d7c73e5c015}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T8\+\_\+\+CC1}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga2f028c039bf5b5ec1859698cca758a77}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T8\+\_\+\+TRGO}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga2499394ad2c3b3c65de9458c354cdf42}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+Ext\+\_\+\+IT11}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga349ec6a1c2a362fba718cbfd068e50dc}{ADC\+\_\+\+SOFTWARE\+\_\+\+START}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL}} + 1U)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___a_d_c___external__trigger___source___regular_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___a_d_c___external__trigger___source___regular_ga2499394ad2c3b3c65de9458c354cdf42}\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_Ext\_IT11@{ADC\_EXTERNALTRIGCONV\_Ext\_IT11}}
\index{ADC\_EXTERNALTRIGCONV\_Ext\_IT11@{ADC\_EXTERNALTRIGCONV\_Ext\_IT11}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_Ext\_IT11}{ADC\_EXTERNALTRIGCONV\_Ext\_IT11}}
{\footnotesize\ttfamily \label{group___a_d_c___external__trigger___source___regular_ga2499394ad2c3b3c65de9458c354cdf42} 
\#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+Ext\+\_\+\+IT11~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00345}{345}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\Hypertarget{group___a_d_c___external__trigger___source___regular_ga7d49b9a93e2452633d650a5bfd2cce23}\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T1\_CC1@{ADC\_EXTERNALTRIGCONV\_T1\_CC1}}
\index{ADC\_EXTERNALTRIGCONV\_T1\_CC1@{ADC\_EXTERNALTRIGCONV\_T1\_CC1}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T1\_CC1}{ADC\_EXTERNALTRIGCONV\_T1\_CC1}}
{\footnotesize\ttfamily \label{group___a_d_c___external__trigger___source___regular_ga7d49b9a93e2452633d650a5bfd2cce23} 
\#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC1~0x00000000U}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00330}{330}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\Hypertarget{group___a_d_c___external__trigger___source___regular_gaf40cf21366c12d956241193bca60b1f9}\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T1\_CC2@{ADC\_EXTERNALTRIGCONV\_T1\_CC2}}
\index{ADC\_EXTERNALTRIGCONV\_T1\_CC2@{ADC\_EXTERNALTRIGCONV\_T1\_CC2}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T1\_CC2}{ADC\_EXTERNALTRIGCONV\_T1\_CC2}}
{\footnotesize\ttfamily \label{group___a_d_c___external__trigger___source___regular_gaf40cf21366c12d956241193bca60b1f9} 
\#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC2~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00331}{331}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\Hypertarget{group___a_d_c___external__trigger___source___regular_ga3f562fb50959d72533aecd761175521a}\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T1\_CC3@{ADC\_EXTERNALTRIGCONV\_T1\_CC3}}
\index{ADC\_EXTERNALTRIGCONV\_T1\_CC3@{ADC\_EXTERNALTRIGCONV\_T1\_CC3}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T1\_CC3}{ADC\_EXTERNALTRIGCONV\_T1\_CC3}}
{\footnotesize\ttfamily \label{group___a_d_c___external__trigger___source___regular_ga3f562fb50959d72533aecd761175521a} 
\#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC3~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00332}{332}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\Hypertarget{group___a_d_c___external__trigger___source___regular_ga0b64a9b8ac627c2ca770622c8ada41e6}\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T2\_CC2@{ADC\_EXTERNALTRIGCONV\_T2\_CC2}}
\index{ADC\_EXTERNALTRIGCONV\_T2\_CC2@{ADC\_EXTERNALTRIGCONV\_T2\_CC2}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T2\_CC2}{ADC\_EXTERNALTRIGCONV\_T2\_CC2}}
{\footnotesize\ttfamily \label{group___a_d_c___external__trigger___source___regular_ga0b64a9b8ac627c2ca770622c8ada41e6} 
\#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+CC2~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00333}{333}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\Hypertarget{group___a_d_c___external__trigger___source___regular_gabcb1bb78d08450860cd42071ba35a56d}\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T2\_CC3@{ADC\_EXTERNALTRIGCONV\_T2\_CC3}}
\index{ADC\_EXTERNALTRIGCONV\_T2\_CC3@{ADC\_EXTERNALTRIGCONV\_T2\_CC3}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T2\_CC3}{ADC\_EXTERNALTRIGCONV\_T2\_CC3}}
{\footnotesize\ttfamily \label{group___a_d_c___external__trigger___source___regular_gabcb1bb78d08450860cd42071ba35a56d} 
\#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+CC3~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00334}{334}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\Hypertarget{group___a_d_c___external__trigger___source___regular_ga44ce0b71a1a4d92f40a8e89f550f63b7}\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T2\_CC4@{ADC\_EXTERNALTRIGCONV\_T2\_CC4}}
\index{ADC\_EXTERNALTRIGCONV\_T2\_CC4@{ADC\_EXTERNALTRIGCONV\_T2\_CC4}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T2\_CC4}{ADC\_EXTERNALTRIGCONV\_T2\_CC4}}
{\footnotesize\ttfamily \label{group___a_d_c___external__trigger___source___regular_ga44ce0b71a1a4d92f40a8e89f550f63b7} 
\#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+CC4~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00335}{335}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\Hypertarget{group___a_d_c___external__trigger___source___regular_gaa964f17f527400095888ca28c65507c4}\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T2\_TRGO@{ADC\_EXTERNALTRIGCONV\_T2\_TRGO}}
\index{ADC\_EXTERNALTRIGCONV\_T2\_TRGO@{ADC\_EXTERNALTRIGCONV\_T2\_TRGO}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T2\_TRGO}{ADC\_EXTERNALTRIGCONV\_T2\_TRGO}}
{\footnotesize\ttfamily \label{group___a_d_c___external__trigger___source___regular_gaa964f17f527400095888ca28c65507c4} 
\#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+TRGO~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}))}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00336}{336}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\Hypertarget{group___a_d_c___external__trigger___source___regular_ga4f84a7fbf7565ad81837cce418ed5ef1}\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T3\_CC1@{ADC\_EXTERNALTRIGCONV\_T3\_CC1}}
\index{ADC\_EXTERNALTRIGCONV\_T3\_CC1@{ADC\_EXTERNALTRIGCONV\_T3\_CC1}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T3\_CC1}{ADC\_EXTERNALTRIGCONV\_T3\_CC1}}
{\footnotesize\ttfamily \label{group___a_d_c___external__trigger___source___regular_ga4f84a7fbf7565ad81837cce418ed5ef1} 
\#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T3\+\_\+\+CC1~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00337}{337}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\Hypertarget{group___a_d_c___external__trigger___source___regular_ga41bef7b6bfdb6641a97e89aa4abc405e}\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T3\_TRGO@{ADC\_EXTERNALTRIGCONV\_T3\_TRGO}}
\index{ADC\_EXTERNALTRIGCONV\_T3\_TRGO@{ADC\_EXTERNALTRIGCONV\_T3\_TRGO}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T3\_TRGO}{ADC\_EXTERNALTRIGCONV\_T3\_TRGO}}
{\footnotesize\ttfamily \label{group___a_d_c___external__trigger___source___regular_ga41bef7b6bfdb6641a97e89aa4abc405e} 
\#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T3\+\_\+\+TRGO~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00338}{338}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\Hypertarget{group___a_d_c___external__trigger___source___regular_gae0e57ccf3d178e6819ce32c0124e4f0f}\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T4\_CC4@{ADC\_EXTERNALTRIGCONV\_T4\_CC4}}
\index{ADC\_EXTERNALTRIGCONV\_T4\_CC4@{ADC\_EXTERNALTRIGCONV\_T4\_CC4}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T4\_CC4}{ADC\_EXTERNALTRIGCONV\_T4\_CC4}}
{\footnotesize\ttfamily \label{group___a_d_c___external__trigger___source___regular_gae0e57ccf3d178e6819ce32c0124e4f0f} 
\#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T4\+\_\+\+CC4~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00339}{339}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\Hypertarget{group___a_d_c___external__trigger___source___regular_gad474f8d17ad214675d0a62e339307449}\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T5\_CC1@{ADC\_EXTERNALTRIGCONV\_T5\_CC1}}
\index{ADC\_EXTERNALTRIGCONV\_T5\_CC1@{ADC\_EXTERNALTRIGCONV\_T5\_CC1}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T5\_CC1}{ADC\_EXTERNALTRIGCONV\_T5\_CC1}}
{\footnotesize\ttfamily \label{group___a_d_c___external__trigger___source___regular_gad474f8d17ad214675d0a62e339307449} 
\#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T5\+\_\+\+CC1~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}))}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00340}{340}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\Hypertarget{group___a_d_c___external__trigger___source___regular_ga2a098ab1825220ce4f59073455484547}\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T5\_CC2@{ADC\_EXTERNALTRIGCONV\_T5\_CC2}}
\index{ADC\_EXTERNALTRIGCONV\_T5\_CC2@{ADC\_EXTERNALTRIGCONV\_T5\_CC2}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T5\_CC2}{ADC\_EXTERNALTRIGCONV\_T5\_CC2}}
{\footnotesize\ttfamily \label{group___a_d_c___external__trigger___source___regular_ga2a098ab1825220ce4f59073455484547} 
\#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T5\+\_\+\+CC2~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00341}{341}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\Hypertarget{group___a_d_c___external__trigger___source___regular_gac48d2bf5290afcd69b8defba22e512a3}\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T5\_CC3@{ADC\_EXTERNALTRIGCONV\_T5\_CC3}}
\index{ADC\_EXTERNALTRIGCONV\_T5\_CC3@{ADC\_EXTERNALTRIGCONV\_T5\_CC3}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T5\_CC3}{ADC\_EXTERNALTRIGCONV\_T5\_CC3}}
{\footnotesize\ttfamily \label{group___a_d_c___external__trigger___source___regular_gac48d2bf5290afcd69b8defba22e512a3} 
\#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T5\+\_\+\+CC3~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}}))}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00342}{342}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\Hypertarget{group___a_d_c___external__trigger___source___regular_ga1ea473c8dbe5c56de8942d7c73e5c015}\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T8\_CC1@{ADC\_EXTERNALTRIGCONV\_T8\_CC1}}
\index{ADC\_EXTERNALTRIGCONV\_T8\_CC1@{ADC\_EXTERNALTRIGCONV\_T8\_CC1}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T8\_CC1}{ADC\_EXTERNALTRIGCONV\_T8\_CC1}}
{\footnotesize\ttfamily \label{group___a_d_c___external__trigger___source___regular_ga1ea473c8dbe5c56de8942d7c73e5c015} 
\#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T8\+\_\+\+CC1~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00343}{343}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\Hypertarget{group___a_d_c___external__trigger___source___regular_ga2f028c039bf5b5ec1859698cca758a77}\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T8\_TRGO@{ADC\_EXTERNALTRIGCONV\_T8\_TRGO}}
\index{ADC\_EXTERNALTRIGCONV\_T8\_TRGO@{ADC\_EXTERNALTRIGCONV\_T8\_TRGO}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T8\_TRGO}{ADC\_EXTERNALTRIGCONV\_T8\_TRGO}}
{\footnotesize\ttfamily \label{group___a_d_c___external__trigger___source___regular_ga2f028c039bf5b5ec1859698cca758a77} 
\#define ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T8\+\_\+\+TRGO~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}))}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00344}{344}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\Hypertarget{group___a_d_c___external__trigger___source___regular_ga349ec6a1c2a362fba718cbfd068e50dc}\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_SOFTWARE\_START@{ADC\_SOFTWARE\_START}}
\index{ADC\_SOFTWARE\_START@{ADC\_SOFTWARE\_START}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SOFTWARE\_START}{ADC\_SOFTWARE\_START}}
{\footnotesize\ttfamily \label{group___a_d_c___external__trigger___source___regular_ga349ec6a1c2a362fba718cbfd068e50dc} 
\#define ADC\+\_\+\+SOFTWARE\+\_\+\+START~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL}} + 1U)}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00346}{346}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

