vhdtdtfi -lib work D:/Xillinux/xillinux-eval-zedboard-1.2/vhdl/src/fifo_8x2048.v -lang verilog -prj xillydemo -o fifo_8x2048.spl -module fifo_8x2048 -template E:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family zynq fifo_8x2048.spl D:/Xillinux/xillinux-eval-zedboard-1.2/vhdl/fifo_8x2048.sym 
vhdtdtfi -lang verilog -prj xillydemo -o D:/Xillinux/xillinux-eval-zedboard-1.2/vhdl/fifo_8x2048.vhi -lib work D:/Xillinux/xillinux-eval-zedboard-1.2/vhdl/src//fifo_8x2048.v -module fifo_8x2048 -template E:/Xilinx/14.7/ISE_DS/ISE//data/vhdlinst.tft -deleteonerror 
