vcs -timescale=1ns/1fs -j4                -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f "filelist.f"	 -o "simv"      	 -l "vcs.log"      	 -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks  +define+D8
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Fri Dec 27 21:41:01 2024

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TESTBED.v'
Parsing included file 'PATTERN.v'.
Parsing included file '../00_TESTBED/pseudo_DRAM.v'.
Back to file 'PATTERN.v'.
Back to file 'TESTBED.v'.
Parsing included file 'ISP.v'.
Back to file 'TESTBED.v'.
Top Level Modules:
       TESTBED
TimeScale is 1 ns / 10 ps
Starting vcs inline pass...


Note-[VCS_PARAL] Parallel code-gen enabled
  VCS is running with parallel code generation(-j)...

8 modules and 0 UDP read.
recompiling module pseudo_DRAM
recompiling module PATTERN
Both modules done.
	However, due to incremental compilation, only 2 modules need to be compiled. 
make[1]: Entering directory `/RAID2/COURSE/iclab/iclab018/Final_Project/01_RTL/csrc'
make[1]: Leaving directory `/RAID2/COURSE/iclab/iclab018/Final_Project/01_RTL/csrc'
make[1]: Entering directory `/RAID2/COURSE/iclab/iclab018/Final_Project/01_RTL/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/cad/synopsys/vcs/2022.06/linux64/lib -L/usr/cad/synopsys/vcs/2022.06/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _216379_archive_1.so _216400_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a    -lvcsnew -lsimprofile -luclinative /usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_save_restore_new.o /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/RAID2/COURSE/iclab/iclab018/Final_Project/01_RTL/csrc'
Notice: timing checks disabled with +notimingcheck at compile-time
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Dec 27 21:41 2024
current dram ../00_TESTBED/DRAM/dram8.dat
[1;33m                `oo+oy+`                            [1;35m Congratulation!!! [1;0m                                   
[1;33m               /h/----+y        `+++++:             [1;35m PASS This Lab........Maybe [1;0m                          
[1;33m             .y------:m/+ydoo+:y:---:+o             [1;35m Total Latency : 96020     [1;0m                                
[1;33m              o+------/y--::::::+oso+:/y                                                                                     
[1;0m
$finish called from file "PATTERN.v", line 945.
$finish at simulation time             42432600
           V C S   S i m u l a t i o n   R e p o r t 
Time: 424326000 ps
CPU Time:      1.230 seconds;       Data structure size:   0.2Mb
Fri Dec 27 21:41:06 2024
CPU time: 1.020 seconds to compile + .500 seconds to elab + .468 seconds to link + 1.276 seconds in simulation
