$date
	Tue May  5 08:10:54 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ejercicio_3_c_tb $end
$var wire 16 ! out_9 [15:0] $end
$var wire 16 " out_8 [15:0] $end
$var wire 16 # out_7 [15:0] $end
$var wire 16 $ out_6 [15:0] $end
$var wire 16 % out_5 [15:0] $end
$var wire 16 & out_4 [15:0] $end
$var wire 16 ' out_3 [15:0] $end
$var wire 16 ( out_2 [15:0] $end
$var wire 16 ) out_16 [15:0] $end
$var wire 16 * out_15 [15:0] $end
$var wire 16 + out_14 [15:0] $end
$var wire 16 , out_13 [15:0] $end
$var wire 16 - out_12 [15:0] $end
$var wire 16 . out_11 [15:0] $end
$var wire 16 / out_10 [15:0] $end
$var wire 16 0 out_1 [15:0] $end
$var reg 16 1 in_1 [15:0] $end
$var reg 1 2 sel_1 $end
$var reg 1 3 sel_2 $end
$var reg 1 4 sel_3 $end
$var reg 1 5 sel_4 $end
$scope module e3_b $end
$var wire 16 6 in_1 [15:0] $end
$var wire 1 2 sel_1 $end
$var wire 1 3 sel_2 $end
$var wire 1 4 sel_3 $end
$var wire 1 5 sel_4 $end
$var wire 16 7 wi_2 [15:0] $end
$var wire 16 8 wi_1 [15:0] $end
$var wire 16 9 out_9 [15:0] $end
$var wire 16 : out_8 [15:0] $end
$var wire 16 ; out_7 [15:0] $end
$var wire 16 < out_6 [15:0] $end
$var wire 16 = out_5 [15:0] $end
$var wire 16 > out_4 [15:0] $end
$var wire 16 ? out_3 [15:0] $end
$var wire 16 @ out_2 [15:0] $end
$var wire 16 A out_16 [15:0] $end
$var wire 16 B out_15 [15:0] $end
$var wire 16 C out_14 [15:0] $end
$var wire 16 D out_13 [15:0] $end
$var wire 16 E out_12 [15:0] $end
$var wire 16 F out_11 [15:0] $end
$var wire 16 G out_10 [15:0] $end
$var wire 16 H out_1 [15:0] $end
$scope module a1 $end
$var wire 16 I in_1 [15:0] $end
$var wire 1 5 sel_1 $end
$var wire 16 J out_2 [15:0] $end
$var wire 16 K out_1 [15:0] $end
$upscope $end
$scope module a2_0 $end
$var wire 16 L in_1 [15:0] $end
$var wire 1 2 sel_1 $end
$var wire 1 3 sel_2 $end
$var wire 1 4 sel_3 $end
$var wire 16 M wi_6 [15:0] $end
$var wire 16 N wi_5 [15:0] $end
$var wire 16 O wi_4 [15:0] $end
$var wire 16 P wi_3 [15:0] $end
$var wire 16 Q wi_2 [15:0] $end
$var wire 16 R wi_1 [15:0] $end
$var wire 16 S out_8 [15:0] $end
$var wire 16 T out_7 [15:0] $end
$var wire 16 U out_6 [15:0] $end
$var wire 16 V out_5 [15:0] $end
$var wire 16 W out_4 [15:0] $end
$var wire 16 X out_3 [15:0] $end
$var wire 16 Y out_2 [15:0] $end
$var wire 16 Z out_1 [15:0] $end
$scope module a1 $end
$var wire 16 [ in_1 [15:0] $end
$var wire 1 4 sel_1 $end
$var wire 16 \ out_2 [15:0] $end
$var wire 16 ] out_1 [15:0] $end
$upscope $end
$scope module a2_0 $end
$var wire 16 ^ in_1 [15:0] $end
$var wire 1 3 sel_1 $end
$var wire 16 _ out_2 [15:0] $end
$var wire 16 ` out_1 [15:0] $end
$upscope $end
$scope module a2_1 $end
$var wire 16 a in_1 [15:0] $end
$var wire 1 3 sel_1 $end
$var wire 16 b out_2 [15:0] $end
$var wire 16 c out_1 [15:0] $end
$upscope $end
$scope module a3_0 $end
$var wire 16 d in_1 [15:0] $end
$var wire 1 2 sel_1 $end
$var wire 16 e out_2 [15:0] $end
$var wire 16 f out_1 [15:0] $end
$upscope $end
$scope module a3_1 $end
$var wire 16 g in_1 [15:0] $end
$var wire 1 2 sel_1 $end
$var wire 16 h out_2 [15:0] $end
$var wire 16 i out_1 [15:0] $end
$upscope $end
$scope module a3_2 $end
$var wire 16 j in_1 [15:0] $end
$var wire 1 2 sel_1 $end
$var wire 16 k out_2 [15:0] $end
$var wire 16 l out_1 [15:0] $end
$upscope $end
$scope module a3_3 $end
$var wire 16 m in_1 [15:0] $end
$var wire 1 2 sel_1 $end
$var wire 16 n out_2 [15:0] $end
$var wire 16 o out_1 [15:0] $end
$upscope $end
$upscope $end
$scope module a2_1 $end
$var wire 16 p in_1 [15:0] $end
$var wire 1 2 sel_1 $end
$var wire 1 3 sel_2 $end
$var wire 1 4 sel_3 $end
$var wire 16 q wi_6 [15:0] $end
$var wire 16 r wi_5 [15:0] $end
$var wire 16 s wi_4 [15:0] $end
$var wire 16 t wi_3 [15:0] $end
$var wire 16 u wi_2 [15:0] $end
$var wire 16 v wi_1 [15:0] $end
$var wire 16 w out_8 [15:0] $end
$var wire 16 x out_7 [15:0] $end
$var wire 16 y out_6 [15:0] $end
$var wire 16 z out_5 [15:0] $end
$var wire 16 { out_4 [15:0] $end
$var wire 16 | out_3 [15:0] $end
$var wire 16 } out_2 [15:0] $end
$var wire 16 ~ out_1 [15:0] $end
$scope module a1 $end
$var wire 16 !" in_1 [15:0] $end
$var wire 1 4 sel_1 $end
$var wire 16 "" out_2 [15:0] $end
$var wire 16 #" out_1 [15:0] $end
$upscope $end
$scope module a2_0 $end
$var wire 16 $" in_1 [15:0] $end
$var wire 1 3 sel_1 $end
$var wire 16 %" out_2 [15:0] $end
$var wire 16 &" out_1 [15:0] $end
$upscope $end
$scope module a2_1 $end
$var wire 16 '" in_1 [15:0] $end
$var wire 1 3 sel_1 $end
$var wire 16 (" out_2 [15:0] $end
$var wire 16 )" out_1 [15:0] $end
$upscope $end
$scope module a3_0 $end
$var wire 16 *" in_1 [15:0] $end
$var wire 1 2 sel_1 $end
$var wire 16 +" out_2 [15:0] $end
$var wire 16 ," out_1 [15:0] $end
$upscope $end
$scope module a3_1 $end
$var wire 16 -" in_1 [15:0] $end
$var wire 1 2 sel_1 $end
$var wire 16 ." out_2 [15:0] $end
$var wire 16 /" out_1 [15:0] $end
$upscope $end
$scope module a3_2 $end
$var wire 16 0" in_1 [15:0] $end
$var wire 1 2 sel_1 $end
$var wire 16 1" out_2 [15:0] $end
$var wire 16 2" out_1 [15:0] $end
$upscope $end
$scope module a3_3 $end
$var wire 16 3" in_1 [15:0] $end
$var wire 1 2 sel_1 $end
$var wire 16 4" out_2 [15:0] $end
$var wire 16 5" out_1 [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b1 f
b0 e
b1 d
b0 c
b0 b
b0 a
b1 `
b0 _
b1 ^
b1 ]
b0 \
b1 [
b1 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b1 R
b0 Q
b1 P
b0 O
b0 N
b0 M
b1 L
b1 K
b0 J
b1 I
b1 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b1 8
b0 7
b1 6
05
04
03
02
b1 1
b1 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#1
b0 0
b0 H
b0 Z
b0 f
b0 P
b0 `
b0 d
b1 !
b1 9
b1 ~
b1 ,"
b0 R
b0 ]
b0 ^
b1 t
b1 &"
b1 *"
b0 8
b0 K
b0 L
b0 [
b1 v
b1 #"
b1 $"
b1 7
b1 J
b1 p
b1 !"
15
#2
b1 %
b1 =
b1 V
b1 l
b1 N
b1 c
b1 j
b0 !
b0 9
b0 ~
b0 ,"
b1 Q
b1 \
b1 a
b0 t
b0 &"
b0 *"
b0 ,
b0 D
b0 z
b0 2"
b1 8
b1 K
b1 L
b1 [
b0 v
b0 #"
b0 $"
b0 r
b0 )"
b0 0"
b0 7
b0 J
b0 p
b0 !"
b0 u
b0 ""
b0 '"
05
14
#3
b0 %
b0 =
b0 V
b0 l
b0 N
b0 c
b0 j
b1 ,
b1 D
b1 z
b1 2"
b0 Q
b0 \
b0 a
b1 r
b1 )"
b1 0"
b0 8
b0 K
b0 L
b0 [
b1 u
b1 ""
b1 '"
b1 7
b1 J
b1 p
b1 !"
15
#4
b1 '
b1 ?
b1 X
b1 i
b1 O
b1 _
b1 g
b1 R
b1 ]
b1 ^
b0 ,
b0 D
b0 z
b0 2"
b1 8
b1 K
b1 L
b1 [
b0 r
b0 )"
b0 0"
b0 *
b0 B
b0 x
b0 5"
b0 7
b0 J
b0 p
b0 !"
b0 u
b0 ""
b0 '"
b0 q
b0 ("
b0 3"
05
04
13
#5
b0 '
b0 ?
b0 X
b0 i
b0 O
b0 _
b0 g
b1 .
b1 F
b1 |
b1 /"
b0 R
b0 ]
b0 ^
b1 s
b1 %"
b1 -"
b0 8
b0 K
b0 L
b0 [
b1 v
b1 #"
b1 $"
b1 7
b1 J
b1 p
b1 !"
15
#6
b1 #
b1 ;
b1 T
b1 o
b1 M
b1 b
b1 m
b0 .
b0 F
b0 |
b0 /"
b1 Q
b1 \
b1 a
b0 s
b0 %"
b0 -"
b0 *
b0 B
b0 x
b0 5"
b1 8
b1 K
b1 L
b1 [
b0 v
b0 #"
b0 $"
b0 q
b0 ("
b0 3"
b0 7
b0 J
b0 p
b0 !"
b0 u
b0 ""
b0 '"
05
14
#7
b0 #
b0 ;
b0 T
b0 o
b0 M
b0 b
b0 m
b1 *
b1 B
b1 x
b1 5"
b0 Q
b0 \
b0 a
b1 q
b1 ("
b1 3"
b0 8
b0 K
b0 L
b0 [
b1 u
b1 ""
b1 '"
b1 7
b1 J
b1 p
b1 !"
15
#8
b1 (
b1 @
b1 Y
b1 e
b1 P
b1 `
b1 d
b1 R
b1 ]
b1 ^
b1 8
b1 K
b1 L
b1 [
b0 *
b0 B
b0 x
b0 5"
b0 7
b0 J
b0 p
b0 !"
b0 u
b0 ""
b0 '"
b0 q
b0 ("
b0 3"
b0 )
b0 A
b0 w
b0 4"
05
04
03
12
#9
b0 (
b0 @
b0 Y
b0 e
b0 P
b0 `
b0 d
b1 /
b1 G
b1 }
b1 +"
b0 R
b0 ]
b0 ^
b1 t
b1 &"
b1 *"
b0 8
b0 K
b0 L
b0 [
b1 v
b1 #"
b1 $"
b1 7
b1 J
b1 p
b1 !"
15
#10
b1 $
b1 <
b1 U
b1 k
b1 N
b1 c
b1 j
b0 /
b0 G
b0 }
b0 +"
b1 Q
b1 \
b1 a
b0 t
b0 &"
b0 *"
b0 +
b0 C
b0 y
b0 1"
b1 8
b1 K
b1 L
b1 [
b0 v
b0 #"
b0 $"
b0 r
b0 )"
b0 0"
b0 7
b0 J
b0 p
b0 !"
b0 u
b0 ""
b0 '"
05
14
#11
b0 $
b0 <
b0 U
b0 k
b0 N
b0 c
b0 j
b1 +
b1 C
b1 y
b1 1"
b0 Q
b0 \
b0 a
b1 r
b1 )"
b1 0"
b0 8
b0 K
b0 L
b0 [
b1 u
b1 ""
b1 '"
b1 7
b1 J
b1 p
b1 !"
15
#12
b1 &
b1 >
b1 W
b1 h
b1 O
b1 _
b1 g
b1 R
b1 ]
b1 ^
b0 +
b0 C
b0 y
b0 1"
b1 8
b1 K
b1 L
b1 [
b0 r
b0 )"
b0 0"
b0 )
b0 A
b0 w
b0 4"
b0 7
b0 J
b0 p
b0 !"
b0 u
b0 ""
b0 '"
b0 q
b0 ("
b0 3"
05
04
13
#13
b0 &
b0 >
b0 W
b0 h
b0 O
b0 _
b0 g
b1 -
b1 E
b1 {
b1 ."
b0 R
b0 ]
b0 ^
b1 s
b1 %"
b1 -"
b0 8
b0 K
b0 L
b0 [
b1 v
b1 #"
b1 $"
b1 7
b1 J
b1 p
b1 !"
15
#14
b1 "
b1 :
b1 S
b1 n
b1 M
b1 b
b1 m
b0 -
b0 E
b0 {
b0 ."
b1 Q
b1 \
b1 a
b0 s
b0 %"
b0 -"
b0 )
b0 A
b0 w
b0 4"
b1 8
b1 K
b1 L
b1 [
b0 v
b0 #"
b0 $"
b0 q
b0 ("
b0 3"
b0 7
b0 J
b0 p
b0 !"
b0 u
b0 ""
b0 '"
05
14
#15
b0 "
b0 :
b0 S
b0 n
b0 M
b0 b
b0 m
b1 )
b1 A
b1 w
b1 4"
b0 Q
b0 \
b0 a
b1 q
b1 ("
b1 3"
b0 8
b0 K
b0 L
b0 [
b1 u
b1 ""
b1 '"
b1 7
b1 J
b1 p
b1 !"
15
