{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1680571982324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680571982325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 03 21:33:02 2023 " "Processing started: Mon Apr 03 21:33:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680571982325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1680571982325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system -c system " "Command: quartus_map --read_settings_files=on --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1680571982325 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1680571982708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidirectionalbus.v 1 1 " "Found 1 design units, including 1 entities, in source file bidirectionalbus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bidirectionalBus " "Found entity 1: bidirectionalBus" {  } { { "bidirectionalBus.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/bidirectionalBus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registertb.v 1 1 " "Found 1 design units, including 1 entities, in source file registertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registertb " "Found entity 1: Registertb" {  } { { "Registertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Registertb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982772 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "busMUX busMUX.v " "Entity \"busMUX\" obtained from \"busMUX.v\" instead of from Quartus II megafunction library" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1680571982775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 busMUX " "Found entity 1: busMUX" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file busencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 busEncoder " "Found entity 1: busEncoder" {  } { { "busEncoder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busEncoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busencodertb.v 1 1 " "Found 1 design units, including 1 entities, in source file busencodertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 busEncodertb " "Found entity 1: busEncodertb" {  } { { "busEncodertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busEncodertb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmuxtb.v 1 1 " "Found 1 design units, including 1 entities, in source file busmuxtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 busMUXtb " "Found entity 1: busMUXtb" {  } { { "busMUXtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUXtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 3 3 " "Found 3 design units, including 3 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982789 ""} { "Info" "ISGN_ENTITY_NAME" "2 cla_16 " "Found entity 2: cla_16" {  } { { "adder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982789 ""} { "Info" "ISGN_ENTITY_NAME" "3 cla_4 " "Found entity 3: cla_4" {  } { { "adder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "log_and_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file log_and_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 log_and_32bit " "Found entity 1: log_and_32bit" {  } { { "log_and_32bit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/log_and_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "log_or_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file log_or_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 log_or_32bit " "Found entity 1: log_or_32bit" {  } { { "log_or_32bit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/log_or_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right " "Found entity 1: rotate_right" {  } { { "rotate_right.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/rotate_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left " "Found entity 1: rotate_left" {  } { { "rotate_left.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/rotate_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate.v 1 1 " "Found 1 design units, including 1 entities, in source file negate.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate " "Found entity 1: negate" {  } { { "negate.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/negate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32 " "Found entity 1: not_32" {  } { { "not_32.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/not_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidirectionalbustb.v 1 1 " "Found 1 design units, including 1 entities, in source file bidirectionalbustb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bidirectionalBustb " "Found entity 1: bidirectionalBustb" {  } { { "bidirectionalBustb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/bidirectionalBustb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipliertb.v 1 1 " "Found 1 design units, including 1 entities, in source file multipliertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multipliertb " "Found entity 1: multipliertb" {  } { { "multipliertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multipliertb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.v 1 1 " "Found 1 design units, including 1 entities, in source file division.v" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisiontb.v 1 1 " "Found 1 design units, including 1 entities, in source file divisiontb.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisiontb " "Found entity 1: divisiontb" {  } { { "divisiontb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/divisiontb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982822 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb.v(45) " "Verilog HDL information at datapath_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680571982825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IncPC incpc datapath.v(5) " "Verilog HDL Declaration information at datapath.v(5): object \"IncPC\" differs only in case from object \"incpc\" in the same scope" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680571982829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "sub.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 2 2 " "Found 2 design units, including 2 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982839 ""} { "Info" "ISGN_ENTITY_NAME" "2 mdrmux2to1 " "Found entity 2: mdrmux2to1" {  } { { "MDR.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/MDR.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addertb.v 1 1 " "Found 1 design units, including 1 entities, in source file addertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 addertb " "Found entity 1: addertb" {  } { { "addertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/addertb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdrtb.v 1 1 " "Found 1 design units, including 1 entities, in source file mdrtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDRtb " "Found entity 1: MDRtb" {  } { { "MDRtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/MDRtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUtb " "Found entity 1: ALUtb" {  } { { "ALUtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALUtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982848 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb2.v(45) " "Verilog HDL information at datapath_tb2.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb2.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb2.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680571982851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb2.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb2.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb2 " "Found entity 1: datapath_tb2" {  } { { "datapath_tb2.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982851 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb3.v(45) " "Verilog HDL information at datapath_tb3.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb3.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb3.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680571982854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb3.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb3.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb3 " "Found entity 1: datapath_tb3" {  } { { "datapath_tb3.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982855 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb4.v(45) " "Verilog HDL information at datapath_tb4.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb4.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb4.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680571982857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb4.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb4.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb4 " "Found entity 1: datapath_tb4" {  } { { "datapath_tb4.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982857 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb5.v(45) " "Verilog HDL information at datapath_tb5.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb5.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb5.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680571982859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb5.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb5.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb5 " "Found entity 1: datapath_tb5" {  } { { "datapath_tb5.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982860 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb6.v(45) " "Verilog HDL information at datapath_tb6.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb6.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb6.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680571982863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb6.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb6.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb6 " "Found entity 1: datapath_tb6" {  } { { "datapath_tb6.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb6.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982863 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb7.v(45) " "Verilog HDL information at datapath_tb7.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb7.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb7.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680571982866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb7.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb7.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb7 " "Found entity 1: datapath_tb7" {  } { { "datapath_tb7.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982866 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb8.v(45) " "Verilog HDL information at datapath_tb8.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb8.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb8.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680571982868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb8.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb8.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb8 " "Found entity 1: datapath_tb8" {  } { { "datapath_tb8.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982869 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb9.v(45) " "Verilog HDL information at datapath_tb9.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb9.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb9.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680571982871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb9.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb9.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb9 " "Found entity 1: datapath_tb9" {  } { { "datapath_tb9.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb9.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982872 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb10.v(45) " "Verilog HDL information at datapath_tb10.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb10.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb10.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680571982874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb10.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb10.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb10 " "Found entity 1: datapath_tb10" {  } { { "datapath_tb10.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb10.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982874 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb11.v(45) " "Verilog HDL information at datapath_tb11.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb11.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb11.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680571982876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb11.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb11.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb11 " "Found entity 1: datapath_tb11" {  } { { "datapath_tb11.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb11.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982877 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb12.v(45) " "Verilog HDL information at datapath_tb12.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb12.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb12.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680571982881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb12.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb12.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb12 " "Found entity 1: datapath_tb12" {  } { { "datapath_tb12.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb12.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right_arithmetic.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right_arithmetic.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right_arithmetic " "Found entity 1: shift_right_arithmetic" {  } { { "shift_right_arithmetic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/shift_right_arithmetic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982885 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb13.v(45) " "Verilog HDL information at datapath_tb13.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb13.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb13.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680571982887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb13.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb13.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb13 " "Found entity 1: datapath_tb13" {  } { { "datapath_tb13.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb13.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencode.v 2 2 " "Found 2 design units, including 2 entities, in source file selectandencode.v" { { "Info" "ISGN_ENTITY_NAME" "1 selectAndEncode " "Found entity 1: selectAndEncode" {  } { { "selectAndEncode.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/selectAndEncode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982890 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder4to16 " "Found entity 2: decoder4to16" {  } { { "selectAndEncode.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/selectAndEncode.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff_logic.v 3 3 " "Found 3 design units, including 3 entities, in source file conff_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 conff_logic " "Found entity 1: conff_logic" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982892 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder2to4 " "Found entity 2: decoder2to4" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982892 ""} { "Info" "ISGN_ENTITY_NAME" "3 ff_register " "Found entity 3: ff_register" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.v 1 1 " "Found 1 design units, including 1 entities, in source file mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 mar " "Found entity 1: mar" {  } { { "mar.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/mar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadinstructionstb.v 1 1 " "Found 1 design units, including 1 entities, in source file loadinstructionstb.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadInstructionstb " "Found entity 1: loadInstructionstb" {  } { { "loadInstructionstb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/loadInstructionstb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramtb.v 1 1 " "Found 1 design units, including 1 entities, in source file ramtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramtb " "Found entity 1: ramtb" {  } { { "ramtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ramtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encodetb.v 1 1 " "Found 1 design units, including 1 entities, in source file select_encodetb.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encodetb " "Found entity 1: select_encodetb" {  } { { "select_encodetb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/select_encodetb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadinstruction2tb.v 1 1 " "Found 1 design units, including 1 entities, in source file loadinstruction2tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadInstruction2tb " "Found entity 1: loadInstruction2tb" {  } { { "loadInstruction2tb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/loadInstruction2tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementpc.v 1 1 " "Found 1 design units, including 1 entities, in source file incrementpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 incrementPC " "Found entity 1: incrementPC" {  } { { "incrementPC.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/incrementPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storeinstructionstb.v 1 1 " "Found 1 design units, including 1 entities, in source file storeinstructionstb.v" { { "Info" "ISGN_ENTITY_NAME" "1 storeInstructionstb " "Found entity 1: storeInstructionstb" {  } { { "storeInstructionstb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/storeInstructionstb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediateaddtb.v 1 1 " "Found 1 design units, including 1 entities, in source file immediateaddtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediateAddtb " "Found entity 1: immediateAddtb" {  } { { "immediateAddtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/immediateAddtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediateandtb.v 1 1 " "Found 1 design units, including 1 entities, in source file immediateandtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediateAndtb " "Found entity 1: immediateAndtb" {  } { { "immediateAndtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/immediateAndtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediateortb.v 1 1 " "Found 1 design units, including 1 entities, in source file immediateortb.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediateOrtb " "Found entity 1: immediateOrtb" {  } { { "immediateOrtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/immediateOrtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchzrtb.v 1 1 " "Found 1 design units, including 1 entities, in source file branchzrtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 branchzrtb " "Found entity 1: branchzrtb" {  } { { "branchzrtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/branchzrtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchnztb.v 1 1 " "Found 1 design units, including 1 entities, in source file branchnztb.v" { { "Info" "ISGN_ENTITY_NAME" "1 branchnztb " "Found entity 1: branchnztb" {  } { { "branchnztb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/branchnztb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchpltb.v 1 1 " "Found 1 design units, including 1 entities, in source file branchpltb.v" { { "Info" "ISGN_ENTITY_NAME" "1 branchpltb " "Found entity 1: branchpltb" {  } { { "branchpltb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/branchpltb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchmitb.v 1 1 " "Found 1 design units, including 1 entities, in source file branchmitb.v" { { "Info" "ISGN_ENTITY_NAME" "1 branchmitb " "Found entity 1: branchmitb" {  } { { "branchmitb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/branchmitb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jrtb.v 1 1 " "Found 1 design units, including 1 entities, in source file jrtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jrtb " "Found entity 1: jrtb" {  } { { "jrtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/jrtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jaltb.v 1 1 " "Found 1 design units, including 1 entities, in source file jaltb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jaltb " "Found entity 1: jaltb" {  } { { "jaltb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/jaltb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfhitb.v 1 1 " "Found 1 design units, including 1 entities, in source file mfhitb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mfhitb " "Found entity 1: mfhitb" {  } { { "mfhitb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/mfhitb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mflotb.v 1 1 " "Found 1 design units, including 1 entities, in source file mflotb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mflotb " "Found entity 1: mflotb" {  } { { "mflotb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/mflotb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outporttb.v 1 1 " "Found 1 design units, including 1 entities, in source file outporttb.v" { { "Info" "ISGN_ENTITY_NAME" "1 outporttb " "Found entity 1: outporttb" {  } { { "outporttb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/outporttb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inporttb.v 1 1 " "Found 1 design units, including 1 entities, in source file inporttb.v" { { "Info" "ISGN_ENTITY_NAME" "1 inporttb " "Found entity 1: inporttb" {  } { { "inporttb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/inporttb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unittb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unittb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unittb " "Found entity 1: control_unittb" {  } { { "control_unittb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unittb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_disp " "Found entity 1: seven_seg_disp" {  } { { "seven_seg_disp.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/seven_seg_disp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase4tb.v 1 1 " "Found 1 design units, including 1 entities, in source file phase4tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase4tb " "Found entity 1: phase4tb" {  } { { "phase4tb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IncPC incpc phase4datapath.v(3) " "Verilog HDL Declaration information at phase4datapath.v(3): object \"IncPC\" differs only in case from object \"incpc\" in the same scope" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680571982960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase4datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file phase4datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase4datapath " "Found entity 1: phase4datapath" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571982960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571982960 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IncPC ALUtb.v(9) " "Verilog HDL Implicit Net warning at ALUtb.v(9): created implicit net for \"IncPC\"" {  } { { "ALUtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALUtb.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571982961 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "phase4datapath " "Elaborating entity \"phase4datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1680571983031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:cUnit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:cUnit\"" {  } { { "phase4datapath.v" "cUnit" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983076 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(56) " "Verilog HDL Case Statement warning at control_unit.v(56): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 56 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1680571983079 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(50) " "Verilog HDL Case Statement warning at control_unit.v(50): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1680571983079 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "present_state control_unit.v(47) " "Verilog HDL Always Construct warning at control_unit.v(47): inferring latch(es) for variable \"present_state\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983079 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grc control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"Grc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983079 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rout control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"Rout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983079 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zin control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"Zin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983079 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZLOout control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"ZLOout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983079 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Gra control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"Gra\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983079 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rin control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"Rin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983079 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grb control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"Grb\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983080 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Yin control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"Yin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983080 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRout control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"MDRout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983080 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRin control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"IRin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983080 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCin control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"PCin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983080 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IncPC control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"IncPC\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983080 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Run control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"Run\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983080 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUTPORTin control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"OUTPORTin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983080 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "INPORTout control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"INPORTout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983080 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOout control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"LOout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983080 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIout control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"HIout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983080 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCout control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"PCout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983080 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regIn control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"regIn\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983080 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cout control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"Cout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983080 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CONin control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"CONin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983080 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRin control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"MDRin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983080 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Write control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"Write\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983080 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MARin control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"MARin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983080 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BAout control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"BAout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983080 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Read control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"Read\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983081 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOin control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"LOin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983081 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZHIout control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"ZHIout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983081 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIin control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"HIin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983081 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUTPORTout control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"OUTPORTout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983081 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Yout control_unit.v(192) " "Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable \"Yout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680571983081 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yout control_unit.v(192) " "Inferred latch for \"Yout\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983081 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPORTout control_unit.v(192) " "Inferred latch for \"OUTPORTout\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983081 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIin control_unit.v(192) " "Inferred latch for \"HIin\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983081 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZHIout control_unit.v(192) " "Inferred latch for \"ZHIout\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983081 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOin control_unit.v(192) " "Inferred latch for \"LOin\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983081 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read control_unit.v(192) " "Inferred latch for \"Read\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983081 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BAout control_unit.v(192) " "Inferred latch for \"BAout\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983081 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARin control_unit.v(192) " "Inferred latch for \"MARin\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983081 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write control_unit.v(192) " "Inferred latch for \"Write\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983081 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRin control_unit.v(192) " "Inferred latch for \"MDRin\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983081 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONin control_unit.v(192) " "Inferred latch for \"CONin\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983082 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout control_unit.v(192) " "Inferred latch for \"Cout\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983082 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[0\] control_unit.v(192) " "Inferred latch for \"regIn\[0\]\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983082 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[1\] control_unit.v(192) " "Inferred latch for \"regIn\[1\]\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983082 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[2\] control_unit.v(192) " "Inferred latch for \"regIn\[2\]\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983082 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[3\] control_unit.v(192) " "Inferred latch for \"regIn\[3\]\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983082 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[4\] control_unit.v(192) " "Inferred latch for \"regIn\[4\]\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983082 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[5\] control_unit.v(192) " "Inferred latch for \"regIn\[5\]\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983082 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[6\] control_unit.v(192) " "Inferred latch for \"regIn\[6\]\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983082 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[7\] control_unit.v(192) " "Inferred latch for \"regIn\[7\]\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983082 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[8\] control_unit.v(192) " "Inferred latch for \"regIn\[8\]\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983082 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[9\] control_unit.v(192) " "Inferred latch for \"regIn\[9\]\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983082 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[10\] control_unit.v(192) " "Inferred latch for \"regIn\[10\]\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983082 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[11\] control_unit.v(192) " "Inferred latch for \"regIn\[11\]\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983082 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[12\] control_unit.v(192) " "Inferred latch for \"regIn\[12\]\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983082 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[13\] control_unit.v(192) " "Inferred latch for \"regIn\[13\]\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983082 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[14\] control_unit.v(192) " "Inferred latch for \"regIn\[14\]\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983083 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[15\] control_unit.v(192) " "Inferred latch for \"regIn\[15\]\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983083 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout control_unit.v(192) " "Inferred latch for \"PCout\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983083 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIout control_unit.v(192) " "Inferred latch for \"HIout\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983083 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOout control_unit.v(192) " "Inferred latch for \"LOout\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983083 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INPORTout control_unit.v(192) " "Inferred latch for \"INPORTout\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983083 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPORTin control_unit.v(192) " "Inferred latch for \"OUTPORTin\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983083 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Run control_unit.v(192) " "Inferred latch for \"Run\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983083 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IncPC control_unit.v(192) " "Inferred latch for \"IncPC\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983083 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCin control_unit.v(192) " "Inferred latch for \"PCin\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983083 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin control_unit.v(192) " "Inferred latch for \"IRin\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983083 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRout control_unit.v(192) " "Inferred latch for \"MDRout\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983083 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yin control_unit.v(192) " "Inferred latch for \"Yin\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983083 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grb control_unit.v(192) " "Inferred latch for \"Grb\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983083 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin control_unit.v(192) " "Inferred latch for \"Rin\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983083 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gra control_unit.v(192) " "Inferred latch for \"Gra\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983083 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZLOout control_unit.v(192) " "Inferred latch for \"ZLOout\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983084 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zin control_unit.v(192) " "Inferred latch for \"Zin\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983084 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout control_unit.v(192) " "Inferred latch for \"Rout\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983084 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grc control_unit.v(192) " "Inferred latch for \"Grc\" at control_unit.v(192)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983084 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state\[0\] control_unit.v(50) " "Inferred latch for \"present_state\[0\]\" at control_unit.v(50)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983084 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state\[1\] control_unit.v(50) " "Inferred latch for \"present_state\[1\]\" at control_unit.v(50)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983084 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state\[2\] control_unit.v(50) " "Inferred latch for \"present_state\[2\]\" at control_unit.v(50)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983084 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state\[3\] control_unit.v(50) " "Inferred latch for \"present_state\[3\]\" at control_unit.v(50)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983084 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state\[4\] control_unit.v(50) " "Inferred latch for \"present_state\[4\]\" at control_unit.v(50)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983084 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state\[5\] control_unit.v(50) " "Inferred latch for \"present_state\[5\]\" at control_unit.v(50)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983084 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state\[6\] control_unit.v(50) " "Inferred latch for \"present_state\[6\]\" at control_unit.v(50)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983084 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state\[7\] control_unit.v(50) " "Inferred latch for \"present_state\[7\]\" at control_unit.v(50)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680571983084 "|datapath|control_unit:cUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selectAndEncode selectAndEncode:selogic " "Elaborating entity \"selectAndEncode\" for hierarchy \"selectAndEncode:selogic\"" {  } { { "phase4datapath.v" "selogic" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4to16 selectAndEncode:selogic\|decoder4to16:decoder " "Elaborating entity \"decoder4to16\" for hierarchy \"selectAndEncode:selogic\|decoder4to16:decoder\"" {  } { { "selectAndEncode.v" "decoder" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/selectAndEncode.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:memory " "Elaborating entity \"ram\" for hierarchy \"ram:memory\"" {  } { { "phase4datapath.v" "memory" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busEncoder busEncoder:enc " "Elaborating entity \"busEncoder\" for hierarchy \"busEncoder:enc\"" {  } { { "phase4datapath.v" "enc" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983094 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "busEncoder.v(6) " "Verilog HDL Case Statement warning at busEncoder.v(6): can't check case statement for completeness because the case expression has too many possible states" {  } { { "busEncoder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busEncoder.v" 6 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1680571983095 "|datapath|busEncoder:enc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "busEncoder.v(6) " "Verilog HDL Case Statement information at busEncoder.v(6): all case item expressions in this case statement are onehot" {  } { { "busEncoder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busEncoder.v" 6 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1680571983095 "|datapath|busEncoder:enc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busMUX busMUX:mux " "Elaborating entity \"busMUX\" for hierarchy \"busMUX:mux\"" {  } { { "phase4datapath.v" "mux" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:R0 " "Elaborating entity \"Register\" for hierarchy \"Register:R0\"" {  } { { "phase4datapath.v" "R0" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:mdr_reg " "Elaborating entity \"MDR\" for hierarchy \"MDR:mdr_reg\"" {  } { { "phase4datapath.v" "mdr_reg" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdrmux2to1 MDR:mdr_reg\|mdrmux2to1:MDMux " "Elaborating entity \"mdrmux2to1\" for hierarchy \"MDR:mdr_reg\|mdrmux2to1:MDMux\"" {  } { { "MDR.v" "MDMux" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/MDR.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mar mar:mar_reg " "Elaborating entity \"mar\" for hierarchy \"mar:mar_reg\"" {  } { { "phase4datapath.v" "mar_reg" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementPC incrementPC:incpc " "Elaborating entity \"incrementPC\" for hierarchy \"incrementPC:incpc\"" {  } { { "phase4datapath.v" "incpc" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conff_logic conff_logic:CONFF " "Elaborating entity \"conff_logic\" for hierarchy \"conff_logic:CONFF\"" {  } { { "phase4datapath.v" "CONFF" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983150 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 conff_logic.v(10) " "Verilog HDL assignment warning at conff_logic.v(10): truncated value with size 32 to match size of target (1)" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1680571983151 "|datapath|conff_logic:CONFF"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 conff_logic.v(11) " "Verilog HDL assignment warning at conff_logic.v(11): truncated value with size 32 to match size of target (1)" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1680571983151 "|datapath|conff_logic:CONFF"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 conff_logic.v(12) " "Verilog HDL assignment warning at conff_logic.v(12): truncated value with size 32 to match size of target (1)" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1680571983151 "|datapath|conff_logic:CONFF"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 conff_logic.v(13) " "Verilog HDL assignment warning at conff_logic.v(13): truncated value with size 32 to match size of target (1)" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1680571983151 "|datapath|conff_logic:CONFF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 conff_logic:CONFF\|decoder2to4:decoder " "Elaborating entity \"decoder2to4\" for hierarchy \"conff_logic:CONFF\|decoder2to4:decoder\"" {  } { { "conff_logic.v" "decoder" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_register conff_logic:CONFF\|ff_register:CON " "Elaborating entity \"ff_register\" for hierarchy \"conff_logic:CONFF\|ff_register:CON\"" {  } { { "conff_logic.v" "CON" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983155 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d conff_logic.v(37) " "Verilog HDL Always Construct warning at conff_logic.v(37): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1680571983156 "|datapath|conff_logic:CONFF|ff_register:CON"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_disp seven_seg_disp:d0 " "Elaborating entity \"seven_seg_disp\" for hierarchy \"seven_seg_disp:d0\"" {  } { { "phase4datapath.v" "d0" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:logic_unit " "Elaborating entity \"ALU\" for hierarchy \"ALU:logic_unit\"" {  } { { "phase4datapath.v" "logic_unit" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder ALU:logic_unit\|adder:add_instance " "Elaborating entity \"adder\" for hierarchy \"ALU:logic_unit\|adder:add_instance\"" {  } { { "ALU.v" "add_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_16 ALU:logic_unit\|adder:add_instance\|cla_16:instance1 " "Elaborating entity \"cla_16\" for hierarchy \"ALU:logic_unit\|adder:add_instance\|cla_16:instance1\"" {  } { { "adder.v" "instance1" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_4 ALU:logic_unit\|adder:add_instance\|cla_16:instance1\|cla_4:instance1 " "Elaborating entity \"cla_4\" for hierarchy \"ALU:logic_unit\|adder:add_instance\|cla_16:instance1\|cla_4:instance1\"" {  } { { "adder.v" "instance1" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub ALU:logic_unit\|sub:sub_instance " "Elaborating entity \"sub\" for hierarchy \"ALU:logic_unit\|sub:sub_instance\"" {  } { { "ALU.v" "sub_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate ALU:logic_unit\|sub:sub_instance\|negate:negate_instance " "Elaborating entity \"negate\" for hierarchy \"ALU:logic_unit\|sub:sub_instance\|negate:negate_instance\"" {  } { { "sub.v" "negate_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/sub.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_and_32bit ALU:logic_unit\|log_and_32bit:land_instance " "Elaborating entity \"log_and_32bit\" for hierarchy \"ALU:logic_unit\|log_and_32bit:land_instance\"" {  } { { "ALU.v" "land_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_or_32bit ALU:logic_unit\|log_or_32bit:lor_instance " "Elaborating entity \"log_or_32bit\" for hierarchy \"ALU:logic_unit\|log_or_32bit:lor_instance\"" {  } { { "ALU.v" "lor_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right ALU:logic_unit\|shift_right:shr_instance " "Elaborating entity \"shift_right\" for hierarchy \"ALU:logic_unit\|shift_right:shr_instance\"" {  } { { "ALU.v" "shr_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right_arithmetic ALU:logic_unit\|shift_right_arithmetic:shra_instance " "Elaborating entity \"shift_right_arithmetic\" for hierarchy \"ALU:logic_unit\|shift_right_arithmetic:shra_instance\"" {  } { { "ALU.v" "shra_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left ALU:logic_unit\|shift_left:shl_instance " "Elaborating entity \"shift_left\" for hierarchy \"ALU:logic_unit\|shift_left:shl_instance\"" {  } { { "ALU.v" "shl_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right ALU:logic_unit\|rotate_right:ror_instance " "Elaborating entity \"rotate_right\" for hierarchy \"ALU:logic_unit\|rotate_right:ror_instance\"" {  } { { "ALU.v" "ror_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left ALU:logic_unit\|rotate_left:rol_instance " "Elaborating entity \"rotate_left\" for hierarchy \"ALU:logic_unit\|rotate_left:rol_instance\"" {  } { { "ALU.v" "rol_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier ALU:logic_unit\|multiplier:mul_instance " "Elaborating entity \"multiplier\" for hierarchy \"ALU:logic_unit\|multiplier:mul_instance\"" {  } { { "ALU.v" "mul_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983221 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplier.v(23) " "Verilog HDL Case Statement warning at multiplier.v(23): case item expression never matches the case expression" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 23 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1680571983225 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 multiplier.v(24) " "Verilog HDL assignment warning at multiplier.v(24): truncated value with size 33 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1680571983225 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplier.v(25) " "Verilog HDL Case Statement warning at multiplier.v(25): case item expression never matches the case expression" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1680571983225 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 multiplier.v(26) " "Verilog HDL assignment warning at multiplier.v(26): truncated value with size 34 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1680571983225 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplier.v(27) " "Verilog HDL Case Statement warning at multiplier.v(27): case item expression never matches the case expression" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1680571983225 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 multiplier.v(28) " "Verilog HDL assignment warning at multiplier.v(28): truncated value with size 33 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1680571983225 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 multiplier.v(23) " "Verilog HDL assignment warning at multiplier.v(23): truncated value with size 33 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1680571983225 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 multiplier.v(25) " "Verilog HDL assignment warning at multiplier.v(25): truncated value with size 33 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1680571983225 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 multiplier.v(27) " "Verilog HDL assignment warning at multiplier.v(27): truncated value with size 33 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1680571983225 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 64 multiplier.v(34) " "Verilog HDL assignment warning at multiplier.v(34): truncated value with size 66 to match size of target (64)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1680571983226 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division ALU:logic_unit\|division:div_instance " "Elaborating entity \"division\" for hierarchy \"ALU:logic_unit\|division:div_instance\"" {  } { { "ALU.v" "div_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_32 ALU:logic_unit\|not_32:not_instance " "Elaborating entity \"not_32\" for hierarchy \"ALU:logic_unit\|not_32:not_instance\"" {  } { { "ALU.v" "not_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571983234 ""}
{ "Warning" "WINFER_RAM_SINGLE_PORT_WMIF_POWER_UP" "ram:memory\|ram " "Created node \"ram:memory\|ram\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." {  } { { "ram.v" "ram" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ram.v" 14 -1 0 } }  } 0 276021 "Created node \"%1!s!\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." 0 0 "Quartus II" 0 -1 1680571983961 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:memory\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:memory\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680571984966 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680571984966 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680571984966 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680571984966 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680571984966 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680571984966 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680571984966 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680571984966 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680571984966 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/system.ram0_ram_1d0cf.hdl.mif " "Parameter INIT_FILE set to db/system.ram0_ram_1d0cf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680571984966 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1680571984966 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1680571984966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:memory\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"ram:memory\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:memory\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"ram:memory\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571985028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571985028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571985028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571985028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571985028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571985028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571985028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571985028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571985028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/system.ram0_ram_1d0cf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/system.ram0_ram_1d0cf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571985028 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1680571985028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0le1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0le1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0le1 " "Found entity 1: altsyncram_0le1" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680571985086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680571985086 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a0 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a1 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a2 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a3 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a4 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a5 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a6 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a7 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a8 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a9 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 243 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a10 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a11 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a12 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a13 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a14 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a15 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a16 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a17 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a18 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 450 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a19 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a20 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a21 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a22 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a23 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a24 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a25 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a26 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a27 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 657 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a28 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a29 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 703 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a30 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 726 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a31 " "Synthesized away node \"ram:memory\|altsyncram:ram_rtl_0\|altsyncram_0le1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_0le1.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf" 749 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571985166 "|phase4datapath|ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1680571985166 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1680571985166 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:cUnit\|regIn\[14\] control_unit:cUnit\|regIn\[1\] " "Duplicate LATCH primitive \"control_unit:cUnit\|regIn\[14\]\" merged with LATCH primitive \"control_unit:cUnit\|regIn\[1\]\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571985270 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:cUnit\|regIn\[13\] control_unit:cUnit\|regIn\[1\] " "Duplicate LATCH primitive \"control_unit:cUnit\|regIn\[13\]\" merged with LATCH primitive \"control_unit:cUnit\|regIn\[1\]\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571985270 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:cUnit\|regIn\[12\] control_unit:cUnit\|regIn\[1\] " "Duplicate LATCH primitive \"control_unit:cUnit\|regIn\[12\]\" merged with LATCH primitive \"control_unit:cUnit\|regIn\[1\]\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571985270 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:cUnit\|regIn\[9\] control_unit:cUnit\|regIn\[1\] " "Duplicate LATCH primitive \"control_unit:cUnit\|regIn\[9\]\" merged with LATCH primitive \"control_unit:cUnit\|regIn\[1\]\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571985270 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:cUnit\|regIn\[4\] control_unit:cUnit\|regIn\[1\] " "Duplicate LATCH primitive \"control_unit:cUnit\|regIn\[4\]\" merged with LATCH primitive \"control_unit:cUnit\|regIn\[1\]\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571985270 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:cUnit\|regIn\[3\] control_unit:cUnit\|regIn\[1\] " "Duplicate LATCH primitive \"control_unit:cUnit\|regIn\[3\]\" merged with LATCH primitive \"control_unit:cUnit\|regIn\[1\]\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571985270 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:cUnit\|regIn\[2\] control_unit:cUnit\|regIn\[1\] " "Duplicate LATCH primitive \"control_unit:cUnit\|regIn\[2\]\" merged with LATCH primitive \"control_unit:cUnit\|regIn\[1\]\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571985270 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:cUnit\|regIn\[0\] control_unit:cUnit\|regIn\[1\] " "Duplicate LATCH primitive \"control_unit:cUnit\|regIn\[0\]\" merged with LATCH primitive \"control_unit:cUnit\|regIn\[1\]\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680571985270 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1680571985270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|Write " "Latch control_unit:cUnit\|Write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[6\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[6\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680571985271 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680571985271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|Run " "Latch control_unit:cUnit\|Run has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[6\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[6\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680571985271 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680571985271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|BAout " "Latch control_unit:cUnit\|BAout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[6\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[6\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680571985272 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680571985272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|Cout " "Latch control_unit:cUnit\|Cout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[6\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[6\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680571985272 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680571985272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|PCout " "Latch control_unit:cUnit\|PCout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[3\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[3\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680571985272 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680571985272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|ZLOout " "Latch control_unit:cUnit\|ZLOout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[6\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[6\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680571985272 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680571985272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|Rout " "Latch control_unit:cUnit\|Rout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[6\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[6\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680571985272 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680571985272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state\[0\] " "Latch control_unit:cUnit\|present_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[2\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680571985272 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680571985272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state\[1\] " "Latch control_unit:cUnit\|present_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680571985273 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680571985273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state\[2\] " "Latch control_unit:cUnit\|present_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680571985273 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680571985273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state\[3\] " "Latch control_unit:cUnit\|present_state\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680571985273 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680571985273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state\[4\] " "Latch control_unit:cUnit\|present_state\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680571985273 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680571985273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state\[5\] " "Latch control_unit:cUnit\|present_state\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680571985273 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680571985273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state\[6\] " "Latch control_unit:cUnit\|present_state\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680571985273 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680571985273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|regIn\[1\] " "Latch control_unit:cUnit\|regIn\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[6\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[6\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680571985273 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680571985273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|regIn\[15\] " "Latch control_unit:cUnit\|regIn\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[3\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[3\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680571985273 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680571985273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|PCin " "Latch control_unit:cUnit\|PCin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[3\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[3\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680571985274 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680571985274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|Zin " "Latch control_unit:cUnit\|Zin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[6\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[6\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680571985274 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680571985274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|Yin " "Latch control_unit:cUnit\|Yin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[1\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680571985274 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680571985274 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IncPC GND " "Pin \"IncPC\" is stuck at GND" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680571985518 "|phase4datapath|IncPC"} { "Warning" "WMLS_MLS_STUCK_PIN" "present_state\[7\] GND " "Pin \"present_state\[7\]\" is stuck at GND" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680571985518 "|phase4datapath|present_state[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0out\[0\] GND " "Pin \"seg0out\[0\]\" is stuck at GND" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680571985518 "|phase4datapath|seg0out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0out\[1\] GND " "Pin \"seg0out\[1\]\" is stuck at GND" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680571985518 "|phase4datapath|seg0out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0out\[2\] GND " "Pin \"seg0out\[2\]\" is stuck at GND" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680571985518 "|phase4datapath|seg0out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0out\[3\] GND " "Pin \"seg0out\[3\]\" is stuck at GND" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680571985518 "|phase4datapath|seg0out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0out\[4\] GND " "Pin \"seg0out\[4\]\" is stuck at GND" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680571985518 "|phase4datapath|seg0out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0out\[5\] GND " "Pin \"seg0out\[5\]\" is stuck at GND" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680571985518 "|phase4datapath|seg0out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0out\[6\] VCC " "Pin \"seg0out\[6\]\" is stuck at VCC" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680571985518 "|phase4datapath|seg0out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0out\[7\] VCC " "Pin \"seg0out\[7\]\" is stuck at VCC" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680571985518 "|phase4datapath|seg0out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1out\[0\] GND " "Pin \"seg1out\[0\]\" is stuck at GND" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680571985518 "|phase4datapath|seg1out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1out\[1\] GND " "Pin \"seg1out\[1\]\" is stuck at GND" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680571985518 "|phase4datapath|seg1out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1out\[2\] GND " "Pin \"seg1out\[2\]\" is stuck at GND" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680571985518 "|phase4datapath|seg1out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1out\[3\] GND " "Pin \"seg1out\[3\]\" is stuck at GND" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680571985518 "|phase4datapath|seg1out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1out\[4\] GND " "Pin \"seg1out\[4\]\" is stuck at GND" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680571985518 "|phase4datapath|seg1out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1out\[5\] GND " "Pin \"seg1out\[5\]\" is stuck at GND" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680571985518 "|phase4datapath|seg1out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1out\[6\] VCC " "Pin \"seg1out\[6\]\" is stuck at VCC" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680571985518 "|phase4datapath|seg1out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1out\[7\] VCC " "Pin \"seg1out\[7\]\" is stuck at VCC" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680571985518 "|phase4datapath|seg1out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1680571985518 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1680571985705 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "297 " "297 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1680571985997 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/elec374/system-design/System-Design/output_files/system.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/elec374/system-design/System-Design/output_files/system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1680571986140 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1680571986307 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986307 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[0\] " "No output dependent on input pin \"inportInput\[0\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[1\] " "No output dependent on input pin \"inportInput\[1\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[2\] " "No output dependent on input pin \"inportInput\[2\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[3\] " "No output dependent on input pin \"inportInput\[3\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[4\] " "No output dependent on input pin \"inportInput\[4\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[5\] " "No output dependent on input pin \"inportInput\[5\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[6\] " "No output dependent on input pin \"inportInput\[6\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[7\] " "No output dependent on input pin \"inportInput\[7\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[8\] " "No output dependent on input pin \"inportInput\[8\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[9\] " "No output dependent on input pin \"inportInput\[9\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[10\] " "No output dependent on input pin \"inportInput\[10\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[11\] " "No output dependent on input pin \"inportInput\[11\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[12\] " "No output dependent on input pin \"inportInput\[12\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[13\] " "No output dependent on input pin \"inportInput\[13\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[14\] " "No output dependent on input pin \"inportInput\[14\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[15\] " "No output dependent on input pin \"inportInput\[15\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[16\] " "No output dependent on input pin \"inportInput\[16\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[17\] " "No output dependent on input pin \"inportInput\[17\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[18\] " "No output dependent on input pin \"inportInput\[18\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[19\] " "No output dependent on input pin \"inportInput\[19\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[20\] " "No output dependent on input pin \"inportInput\[20\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[21\] " "No output dependent on input pin \"inportInput\[21\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[22\] " "No output dependent on input pin \"inportInput\[22\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[23\] " "No output dependent on input pin \"inportInput\[23\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[24\] " "No output dependent on input pin \"inportInput\[24\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[25\] " "No output dependent on input pin \"inportInput\[25\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[26\] " "No output dependent on input pin \"inportInput\[26\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[27\] " "No output dependent on input pin \"inportInput\[27\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[28\] " "No output dependent on input pin \"inportInput\[28\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[29\] " "No output dependent on input pin \"inportInput\[29\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[30\] " "No output dependent on input pin \"inportInput\[30\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inportInput\[31\] " "No output dependent on input pin \"inportInput\[31\]\"" {  } { { "phase4datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680571986397 "|phase4datapath|inportInput[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1680571986397 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "810 " "Implemented 810 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1680571986401 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1680571986401 ""} { "Info" "ICUT_CUT_TM_LCELLS" "716 " "Implemented 716 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1680571986401 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1680571986401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 178 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 178 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1680571986442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 03 21:33:06 2023 " "Processing ended: Mon Apr 03 21:33:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1680571986442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1680571986442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1680571986442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1680571986442 ""}
