SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/hebb_gates.sv
TOPLEVEL        = hebb_gates
MODULE          = test_hebb_gates
PYTHONPATH      = /src
HASH            = 17-hebbian_rule_rtl_design_generation_issue
