#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Apr  4 10:00:36 2018
# Process ID: 15220
# Current directory: C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.runs/synth_1
# Command line: vivado.exe -log sine_wave_gen.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sine_wave_gen.tcl
# Log file: C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.runs/synth_1/sine_wave_gen.vds
# Journal file: C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sine_wave_gen.tcl -notrace
Command: synth_design -top sine_wave_gen -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9432 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 344.602 ; gain = 100.910
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sine_wave_gen' [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/sine_wave_gen.vhd:23]
INFO: [Synth 8-3491] module 'dip_sw_8' declared at 'C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/dip_sw_8.vhd:4' bound to instance 'dip_sw_8_component' of component 'dip_sw_8' [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/sine_wave_gen.vhd:71]
INFO: [Synth 8-638] synthesizing module 'dip_sw_8' [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/dip_sw_8.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'dip_sw_8' (1#1) [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/dip_sw_8.vhd:19]
INFO: [Synth 8-3491] module 'frequency_select' declared at 'C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/frequency_select.vhd:5' bound to instance 'frequency_select_component' of component 'frequency_select' [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/sine_wave_gen.vhd:85]
INFO: [Synth 8-638] synthesizing module 'frequency_select' [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/frequency_select.vhd:14]
WARNING: [Synth 8-614] signal 'dip_sw_in' is read in the process but is not in the sensitivity list [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/frequency_select.vhd:17]
INFO: [Synth 8-4471] merging register 'addr_out_reg[4:0]' into 'addr_reg[4:0]' [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/frequency_select.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element addr_out_reg was removed.  [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/frequency_select.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'frequency_select' (2#1) [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/frequency_select.vhd:14]
INFO: [Synth 8-3491] module 'rom_8_32' declared at 'C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/rom_8_32.vhd:5' bound to instance 'rom_8_32_component' of component 'rom_8_32' [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/sine_wave_gen.vhd:92]
INFO: [Synth 8-638] synthesizing module 'rom_8_32' [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/rom_8_32.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'rom_8_32' (3#1) [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/rom_8_32.vhd:12]
INFO: [Synth 8-3491] module 'pwm_8_1' declared at 'C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/pwm_8_1.vhd:4' bound to instance 'pwm_8_1_component' of component 'pwm_8_1' [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/sine_wave_gen.vhd:97]
INFO: [Synth 8-638] synthesizing module 'pwm_8_1' [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/pwm_8_1.vhd:13]
INFO: [Synth 8-3491] module 'comparator_8_1' declared at 'C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/comparator_8_1.vhd:4' bound to instance 'comparator_8_1_component' of component 'comparator_8_1' [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/pwm_8_1.vhd:37]
INFO: [Synth 8-638] synthesizing module 'comparator_8_1' [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/comparator_8_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'comparator_8_1' (4#1) [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/comparator_8_1.vhd:14]
INFO: [Synth 8-3491] module 'counter_8' declared at 'C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/counter_8.vhd:6' bound to instance 'counter_8_component' of component 'counter_8' [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/pwm_8_1.vhd:46]
INFO: [Synth 8-638] synthesizing module 'counter_8' [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/counter_8.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'counter_8' (5#1) [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/counter_8.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'pwm_8_1' (6#1) [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/pwm_8_1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'sine_wave_gen' (7#1) [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/sine_wave_gen.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 397.410 ; gain = 153.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 397.410 ; gain = 153.719
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/constrs_1/new/sg_constraints.xdc]
Finished Parsing XDC File [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/constrs_1/new/sg_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/constrs_1/new/sg_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sine_wave_gen_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sine_wave_gen_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 748.254 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 748.254 ; gain = 504.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 748.254 ; gain = 504.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 748.254 ; gain = 504.563
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/frequency_select.vhd:29]
WARNING: [Synth 8-6014] Unused sequential element timer_count_reg was removed.  [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/frequency_select.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg was removed.  [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/counter_8.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 748.254 ; gain = 504.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module frequency_select 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element frequency_select_component/timer_count_reg was removed.  [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/frequency_select.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element frequency_select_component/addr_reg was removed.  [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/frequency_select.vhd:29]
WARNING: [Synth 8-6014] Unused sequential element pwm_8_1_component/counter_8_component/tmp_reg was removed.  [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/counter_8.vhd:23]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 748.254 ; gain = 504.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|rom_8_32      | p_0_out    | 32x8          | LUT            | 
|sine_wave_gen | p_0_out    | 32x8          | LUT            | 
+--------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 751.129 ; gain = 507.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 751.203 ; gain = 507.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 770.781 ; gain = 527.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 770.781 ; gain = 527.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 770.781 ; gain = 527.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 770.781 ; gain = 527.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 770.781 ; gain = 527.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 770.781 ; gain = 527.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 770.781 ; gain = 527.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     3|
|4     |LUT2   |     3|
|5     |LUT3   |     3|
|6     |LUT4   |    12|
|7     |LUT5   |    12|
|8     |LUT6   |     3|
|9     |FDRE   |    34|
|10    |IBUF   |    10|
|11    |OBUF   |     9|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+-----------------+------+
|      |Instance                     |Module           |Cells |
+------+-----------------------------+-----------------+------+
|1     |top                          |                 |    95|
|2     |  dip_sw_8_component         |dip_sw_8         |    11|
|3     |  frequency_select_component |frequency_select |    45|
|4     |  pwm_8_1_component          |pwm_8_1          |    19|
|5     |    comparator_8_1_component |comparator_8_1   |     2|
|6     |    counter_8_component      |counter_8        |    17|
+------+-----------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 770.781 ; gain = 527.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 770.781 ; gain = 176.246
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 770.781 ; gain = 527.090
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 773.375 ; gain = 542.445
INFO: [Common 17-1381] The checkpoint 'C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.runs/synth_1/sine_wave_gen.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sine_wave_gen_utilization_synth.rpt -pb sine_wave_gen_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.070 . Memory (MB): peak = 773.375 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr  4 10:01:51 2018...
