Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7fda05d6d2754e9ca5b3dc74392b60a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bk_adder_behav xil_defaultlib.bk_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen
Compiling module xil_defaultlib.propg
Compiling module xil_defaultlib.grey_c
Compiling module xil_defaultlib.black_c
Compiling module xil_defaultlib.bk_add
Compiling module xil_defaultlib.bk_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot bk_adder_behav
