

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config11_s'
================================================================
* Date:           Mon Jul 17 14:26:47 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  5.282 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       45|       45|  0.238 us|  0.238 us|   46|   46|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 46, depth = 46


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 1
  Pipeline-0 : II = 46, D = 46, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.28>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read_198 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14"   --->   Operation 47 'read' 'p_read_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read1056 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10"   --->   Operation 48 'read' 'p_read1056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1171_763 = zext i8 %p_read1056"   --->   Operation 49 'zext' 'zext_ln1171_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (5.28ns)   --->   "%mul_ln1171_328 = mul i15 %zext_ln1171_763, i15 69"   --->   Operation 50 'mul' 'mul_ln1171_328' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%lshr_ln717_1539_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_328, i32 3, i32 14"   --->   Operation 51 'partselect' 'lshr_ln717_1539_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1171_783 = zext i8 %p_read_198"   --->   Operation 52 'zext' 'zext_ln1171_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (5.28ns)   --->   "%mul_ln1171_338 = mul i15 %zext_ln1171_783, i15 77"   --->   Operation 53 'mul' 'mul_ln1171_338' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%lshr_ln717_1559_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_338, i32 3, i32 14"   --->   Operation 54 'partselect' 'lshr_ln717_1559_cast' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.28>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_194 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read18"   --->   Operation 55 'read' 'p_read_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_195 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read17"   --->   Operation 56 'read' 'p_read_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%lshr_ln717_1539_cast_cast = zext i12 %lshr_ln717_1539_cast"   --->   Operation 57 'zext' 'lshr_ln717_1539_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%lshr_ln717_1559_cast_cast = zext i12 %lshr_ln717_1559_cast"   --->   Operation 58 'zext' 'lshr_ln717_1559_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1171_797 = zext i8 %p_read_195"   --->   Operation 59 'zext' 'zext_ln1171_797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (5.28ns)   --->   "%mul_ln1171_346 = mul i14 %zext_ln1171_797, i14 38"   --->   Operation 60 'mul' 'mul_ln1171_346' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln1171_19 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_346, i32 3, i32 13"   --->   Operation 61 'partselect' 'trunc_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%lshr_ln717_6 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_195, i32 2, i32 7"   --->   Operation 62 'partselect' 'lshr_ln717_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1171_800 = zext i8 %p_read_194"   --->   Operation 63 'zext' 'zext_ln1171_800' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (5.28ns)   --->   "%mul_ln1171_348 = mul i14 %zext_ln1171_800, i14 51"   --->   Operation 64 'mul' 'mul_ln1171_348' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln1171_20 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_348, i32 3, i32 13"   --->   Operation 65 'partselect' 'trunc_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.54ns)   --->   "%add_ln712_1814 = add i13 %lshr_ln717_1539_cast_cast, i13 %lshr_ln717_1559_cast_cast"   --->   Operation 66 'add' 'add_ln712_1814' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.28>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_read2066 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read20"   --->   Operation 67 'read' 'p_read2066' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_read_193 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read19"   --->   Operation 68 'read' 'p_read_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1171_798 = zext i11 %trunc_ln1171_19"   --->   Operation 69 'zext' 'zext_ln1171_798' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1171_804 = zext i11 %trunc_ln1171_20"   --->   Operation 70 'zext' 'zext_ln1171_804' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1171_805 = zext i8 %p_read_193"   --->   Operation 71 'zext' 'zext_ln1171_805' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (5.28ns)   --->   "%mul_ln1171_352 = mul i15 %zext_ln1171_805, i15 103"   --->   Operation 72 'mul' 'mul_ln1171_352' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1171_21 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_352, i32 3, i32 14"   --->   Operation 73 'partselect' 'trunc_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1171_81 = zext i8 %p_read2066"   --->   Operation 74 'zext' 'zext_ln1171_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (5.28ns)   --->   "%mul_ln717_178 = mul i13 %zext_ln1171_81, i13 25"   --->   Operation 75 'mul' 'mul_ln717_178' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln1171_23 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_178, i32 3, i32 12"   --->   Operation 76 'partselect' 'trunc_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.48ns)   --->   "%add_ln712_1759 = add i12 %zext_ln1171_798, i12 %zext_ln1171_804"   --->   Operation 77 'add' 'add_ln712_1759' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.28>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%p_read_192 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read22"   --->   Operation 78 'read' 'p_read_192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1171_815 = zext i8 %p_read_192"   --->   Operation 79 'zext' 'zext_ln1171_815' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1171_816 = zext i8 %p_read_192"   --->   Operation 80 'zext' 'zext_ln1171_816' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (5.28ns)   --->   "%mul_ln1171_359 = mul i14 %zext_ln1171_816, i14 57"   --->   Operation 81 'mul' 'mul_ln1171_359' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln1171_24 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_359, i32 3, i32 13"   --->   Operation 82 'partselect' 'trunc_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (5.28ns)   --->   "%mul_ln1171_361 = mul i15 %zext_ln1171_815, i15 95"   --->   Operation 83 'mul' 'mul_ln1171_361' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%lshr_ln717_1592_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_361, i32 3, i32 14"   --->   Operation 84 'partselect' 'lshr_ln717_1592_cast' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.28>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%p_read_190 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read24"   --->   Operation 85 'read' 'p_read_190' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1171_811 = zext i10 %trunc_ln1171_23"   --->   Operation 86 'zext' 'zext_ln1171_811' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1171_817 = zext i11 %trunc_ln1171_24"   --->   Operation 87 'zext' 'zext_ln1171_817' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln1171_822 = zext i8 %p_read_190"   --->   Operation 88 'zext' 'zext_ln1171_822' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (5.28ns)   --->   "%mul_ln1171_364 = mul i15 %zext_ln1171_822, i15 89"   --->   Operation 89 'mul' 'mul_ln1171_364' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln1171_26 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_364, i32 3, i32 14"   --->   Operation 90 'partselect' 'trunc_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1171_83 = zext i8 %p_read_190"   --->   Operation 91 'zext' 'zext_ln1171_83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (5.28ns)   --->   "%mul_ln717_179 = mul i13 %zext_ln1171_83, i13 23"   --->   Operation 92 'mul' 'mul_ln717_179' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln1171_27 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_179, i32 3, i32 12"   --->   Operation 93 'partselect' 'trunc_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln1171_217 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_190, i6 0"   --->   Operation 94 'bitconcatenate' 'shl_ln1171_217' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1171_824 = zext i14 %shl_ln1171_217"   --->   Operation 95 'zext' 'zext_ln1171_824' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.52ns)   --->   "%add_ln1171_40 = add i15 %zext_ln1171_824, i15 %zext_ln1171_822"   --->   Operation 96 'add' 'add_ln1171_40' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln1171_28 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171_40, i32 3, i32 14"   --->   Operation 97 'partselect' 'trunc_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (1.48ns)   --->   "%add_ln712_1787 = add i12 %zext_ln1171_811, i12 %zext_ln1171_817"   --->   Operation 98 'add' 'add_ln712_1787' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.28>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%p_read_188 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read26"   --->   Operation 99 'read' 'p_read_188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%p_read_189 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read25"   --->   Operation 100 'read' 'p_read_189' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1171_826 = zext i8 %p_read_189"   --->   Operation 101 'zext' 'zext_ln1171_826' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (5.28ns)   --->   "%mul_ln1171_366 = mul i14 %zext_ln1171_826, i14 45"   --->   Operation 102 'mul' 'mul_ln1171_366' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln1171_30 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_366, i32 3, i32 13"   --->   Operation 103 'partselect' 'trunc_ln1171_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1171_85 = zext i8 %p_read_188"   --->   Operation 104 'zext' 'zext_ln1171_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (5.28ns)   --->   "%mul_ln717_180 = mul i13 %zext_ln1171_85, i13 21"   --->   Operation 105 'mul' 'mul_ln717_180' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln1171_31 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_180, i32 3, i32 12"   --->   Operation 106 'partselect' 'trunc_ln1171_31' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.28>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%p_read_187 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read27"   --->   Operation 107 'read' 'p_read_187' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1171_807 = zext i12 %trunc_ln1171_21"   --->   Operation 108 'zext' 'zext_ln1171_807' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1171_823 = zext i10 %trunc_ln1171_27"   --->   Operation 109 'zext' 'zext_ln1171_823' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln717_385 = zext i8 %p_read_189"   --->   Operation 110 'zext' 'zext_ln717_385' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln717_200 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_189, i4 0"   --->   Operation 111 'bitconcatenate' 'shl_ln717_200' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln717_386 = zext i12 %shl_ln717_200"   --->   Operation 112 'zext' 'zext_ln717_386' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln717_201 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_189, i2 0"   --->   Operation 113 'bitconcatenate' 'shl_ln717_201' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln717_387 = zext i10 %shl_ln717_201"   --->   Operation 114 'zext' 'zext_ln717_387' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln717_388 = zext i10 %shl_ln717_201"   --->   Operation 115 'zext' 'zext_ln717_388' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (1.54ns)   --->   "%sub_ln717_201 = sub i13 %zext_ln717_386, i13 %zext_ln717_387"   --->   Operation 116 'sub' 'sub_ln717_201' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln1171_29 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_201, i32 3, i32 12"   --->   Operation 117 'partselect' 'trunc_ln1171_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1171_828 = zext i11 %trunc_ln1171_30"   --->   Operation 118 'zext' 'zext_ln1171_828' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (1.41ns)   --->   "%add_ln717_140 = add i11 %zext_ln717_388, i11 %zext_ln717_385"   --->   Operation 119 'add' 'add_ln717_140' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%lshr_ln717_9 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_140, i32 3, i32 10"   --->   Operation 120 'partselect' 'lshr_ln717_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1171_834 = zext i8 %p_read_188"   --->   Operation 121 'zext' 'zext_ln1171_834' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln1171_836 = zext i10 %trunc_ln1171_31"   --->   Operation 122 'zext' 'zext_ln1171_836' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (5.28ns)   --->   "%mul_ln1171_369 = mul i15 %zext_ln1171_834, i15 78"   --->   Operation 123 'mul' 'mul_ln1171_369' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%lshr_ln717_1611_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_369, i32 3, i32 14"   --->   Operation 124 'partselect' 'lshr_ln717_1611_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1171_839 = zext i8 %p_read_187"   --->   Operation 125 'zext' 'zext_ln1171_839' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (5.28ns)   --->   "%mul_ln1171_370 = mul i14 %zext_ln1171_839, i14 42"   --->   Operation 126 'mul' 'mul_ln1171_370' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln1171_33 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_370, i32 3, i32 13"   --->   Operation 127 'partselect' 'trunc_ln1171_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (1.54ns)   --->   "%add_ln712_1761 = add i13 %zext_ln1171_807, i13 %zext_ln1171_828"   --->   Operation 128 'add' 'add_ln712_1761' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (1.41ns)   --->   "%add_ln712_1789 = add i11 %zext_ln1171_823, i11 %zext_ln1171_836"   --->   Operation 129 'add' 'add_ln712_1789' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.28>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%p_read_185 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read29"   --->   Operation 130 'read' 'p_read_185' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%p_read46 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 131 'read' 'p_read46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1171_715 = zext i8 %p_read46"   --->   Operation 132 'zext' 'zext_ln1171_715' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (5.28ns)   --->   "%mul_ln1171 = mul i15 %zext_ln1171_715, i15 73"   --->   Operation 133 'mul' 'mul_ln1171' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171, i32 3, i32 14"   --->   Operation 134 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1171_827 = zext i10 %trunc_ln1171_29"   --->   Operation 135 'zext' 'zext_ln1171_827' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%lshr_ln717_1606_cast = zext i8 %lshr_ln717_9"   --->   Operation 136 'zext' 'lshr_ln717_1606_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln1171_843 = zext i8 %p_read_185"   --->   Operation 137 'zext' 'zext_ln1171_843' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (5.28ns)   --->   "%mul_ln1171_375 = mul i15 %zext_ln1171_843, i15 91"   --->   Operation 138 'mul' 'mul_ln1171_375' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln1171_35 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_375, i32 3, i32 14"   --->   Operation 139 'partselect' 'trunc_ln1171_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (1.54ns)   --->   "%add_ln712_1736 = add i12 %trunc_ln1171_26, i12 %zext_ln1171_827"   --->   Operation 140 'add' 'add_ln712_1736' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (1.48ns)   --->   "%add_ln712_1737 = add i11 %trunc_ln1171_33, i11 1408"   --->   Operation 141 'add' 'add_ln712_1737' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (1.54ns)   --->   "%add_ln712_1817 = add i12 %lshr_ln717_1592_cast, i12 %lshr_ln717_1606_cast"   --->   Operation 142 'add' 'add_ln712_1817' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (1.54ns)   --->   "%add_ln712_1818 = add i12 %lshr_ln717_1611_cast, i12 480"   --->   Operation 143 'add' 'add_ln712_1818' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.28>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%p_read147 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 144 'read' 'p_read147' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i8 %p_read46"   --->   Operation 145 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (5.28ns)   --->   "%mul_ln717 = mul i13 %zext_ln1171, i13 29"   --->   Operation 146 'mul' 'mul_ln717' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%lshr_ln717_1494_cast = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717, i32 3, i32 12"   --->   Operation 147 'partselect' 'lshr_ln717_1494_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i8 %p_read147"   --->   Operation 148 'zext' 'zext_ln717' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (5.28ns)   --->   "%mul_ln717_174 = mul i12 %zext_ln717, i12 11"   --->   Operation 149 'mul' 'mul_ln717_174' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%lshr_ln717_s = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_174, i32 3, i32 11"   --->   Operation 150 'partselect' 'lshr_ln717_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1171_846 = zext i12 %trunc_ln1171_35"   --->   Operation 151 'zext' 'zext_ln1171_846' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln712_678 = zext i12 %add_ln712_1736"   --->   Operation 152 'zext' 'zext_ln712_678' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln712_487 = sext i11 %add_ln712_1737"   --->   Operation 153 'sext' 'sext_ln712_487' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (1.54ns)   --->   "%add_ln712_1738 = add i14 %sext_ln712_487, i14 %zext_ln712_678"   --->   Operation 154 'add' 'add_ln712_1738' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (1.54ns)   --->   "%add_ln712_1762 = add i13 %zext_ln1171_846, i13 8160"   --->   Operation 155 'add' 'add_ln712_1762' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln712_703 = zext i12 %add_ln712_1817"   --->   Operation 156 'zext' 'zext_ln712_703' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln712_704 = zext i12 %add_ln712_1818"   --->   Operation 157 'zext' 'zext_ln712_704' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (1.54ns)   --->   "%add_ln712_1819 = add i13 %zext_ln712_704, i13 %zext_ln712_703"   --->   Operation 158 'add' 'add_ln712_1819' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.28>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln1171_722 = zext i8 %p_read147"   --->   Operation 159 'zext' 'zext_ln1171_722' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln1171_723 = zext i8 %p_read147"   --->   Operation 160 'zext' 'zext_ln1171_723' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (5.28ns)   --->   "%mul_ln1171_302 = mul i14 %zext_ln1171_722, i14 49"   --->   Operation 161 'mul' 'mul_ln1171_302' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln1171_1 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_302, i32 3, i32 13"   --->   Operation 162 'partselect' 'trunc_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (5.28ns)   --->   "%mul_ln1171_304 = mul i15 %zext_ln1171_723, i15 81"   --->   Operation 163 'mul' 'mul_ln1171_304' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%lshr_ln717_1499_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_304, i32 3, i32 14"   --->   Operation 164 'partselect' 'lshr_ln717_1499_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln712_687 = zext i13 %add_ln712_1761"   --->   Operation 165 'zext' 'zext_ln712_687' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln712_498 = sext i13 %add_ln712_1762"   --->   Operation 166 'sext' 'sext_ln712_498' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (1.53ns)   --->   "%add_ln712_1763 = add i14 %sext_ln712_498, i14 %zext_ln712_687"   --->   Operation 167 'add' 'add_ln712_1763' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.28>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%p_read248 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 168 'read' 'p_read248' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%lshr_ln717_1494_cast_cast = zext i10 %lshr_ln717_1494_cast"   --->   Operation 169 'zext' 'lshr_ln717_1494_cast_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln1171_724 = zext i11 %trunc_ln1171_1"   --->   Operation 170 'zext' 'zext_ln1171_724' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln1171_725 = zext i8 %p_read248"   --->   Operation 171 'zext' 'zext_ln1171_725' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1171_726 = zext i8 %p_read248"   --->   Operation 172 'zext' 'zext_ln1171_726' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (5.28ns)   --->   "%mul_ln1171_306 = mul i14 %zext_ln1171_726, i14 58"   --->   Operation 173 'mul' 'mul_ln1171_306' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln1171_2 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_306, i32 3, i32 13"   --->   Operation 174 'partselect' 'trunc_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (5.28ns)   --->   "%mul_ln1171_307 = mul i15 %zext_ln1171_725, i15 73"   --->   Operation 175 'mul' 'mul_ln1171_307' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%lshr_ln717_1503_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_307, i32 3, i32 14"   --->   Operation 176 'partselect' 'lshr_ln717_1503_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (1.54ns)   --->   "%add_ln712_1780 = add i12 %trunc_ln9, i12 %zext_ln1171_724"   --->   Operation 177 'add' 'add_ln712_1780' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 178 [1/1] (1.54ns)   --->   "%add_ln712_1808 = add i12 %lshr_ln717_1494_cast_cast, i12 %lshr_ln717_1499_cast"   --->   Operation 178 'add' 'add_ln712_1808' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.28>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%p_read551 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 179 'read' 'p_read551' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%p_read450 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 180 'read' 'p_read450' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln717_366 = zext i9 %lshr_ln717_s"   --->   Operation 181 'zext' 'zext_ln717_366' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln1171_727 = zext i11 %trunc_ln1171_2"   --->   Operation 182 'zext' 'zext_ln1171_727' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%r_V_4 = zext i8 %p_read450"   --->   Operation 183 'zext' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (5.28ns)   --->   "%mul_ln1171_308 = mul i16 %r_V_4, i16 65461"   --->   Operation 184 'mul' 'mul_ln1171_308' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln717_804 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_308, i32 3, i32 15"   --->   Operation 185 'partselect' 'trunc_ln717_804' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln1171_190 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read450, i7 0"   --->   Operation 186 'bitconcatenate' 'shl_ln1171_190' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1171_736 = zext i15 %shl_ln1171_190"   --->   Operation 187 'zext' 'zext_ln1171_736' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (1.53ns)   --->   "%sub_ln1171_464 = sub i16 %zext_ln1171_736, i16 %r_V_4"   --->   Operation 188 'sub' 'sub_ln1171_464' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln1171_3 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_464, i32 3, i32 15"   --->   Operation 189 'partselect' 'trunc_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln1171_739 = zext i8 %p_read551"   --->   Operation 190 'zext' 'zext_ln1171_739' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (5.28ns)   --->   "%mul_ln1171_311 = mul i15 %zext_ln1171_739, i15 97"   --->   Operation 191 'mul' 'mul_ln1171_311' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln1171_4 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_311, i32 3, i32 14"   --->   Operation 192 'partselect' 'trunc_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (1.48ns)   --->   "%add_ln712_1750 = add i12 %zext_ln717_366, i12 %zext_ln1171_727"   --->   Operation 193 'add' 'add_ln712_1750' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.28>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%p_read753 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7"   --->   Operation 194 'read' 'p_read753' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln1171_738 = zext i8 %p_read551"   --->   Operation 195 'zext' 'zext_ln1171_738' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (5.28ns)   --->   "%mul_ln1171_312 = mul i14 %zext_ln1171_738, i14 47"   --->   Operation 196 'mul' 'mul_ln1171_312' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%lshr_ln717_2 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_312, i32 3, i32 13"   --->   Operation 197 'partselect' 'lshr_ln717_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%r_V_7 = zext i8 %p_read753"   --->   Operation 198 'zext' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (5.28ns)   --->   "%mul_ln1171_316 = mul i16 %r_V_7, i16 65441"   --->   Operation 199 'mul' 'mul_ln1171_316' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln717_812 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_316, i32 3, i32 15"   --->   Operation 200 'partselect' 'trunc_ln717_812' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.28>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln1171_749 = zext i8 %p_read753"   --->   Operation 201 'zext' 'zext_ln1171_749' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (5.28ns)   --->   "%mul_ln1171_318 = mul i15 %zext_ln1171_749, i15 73"   --->   Operation 202 'mul' 'mul_ln1171_318' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln1171_6 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_318, i32 3, i32 14"   --->   Operation 203 'partselect' 'trunc_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (5.28ns)   --->   "%mul_ln1171_319 = mul i15 %zext_ln1171_749, i15 77"   --->   Operation 204 'mul' 'mul_ln1171_319' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "%lshr_ln717_1524_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_319, i32 3, i32 14"   --->   Operation 205 'partselect' 'lshr_ln717_1524_cast' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 5.28>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%p_read854 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 206 'read' 'p_read854' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln1171_752 = zext i8 %p_read854"   --->   Operation 207 'zext' 'zext_ln1171_752' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (5.28ns)   --->   "%mul_ln1171_320 = mul i14 %zext_ln1171_752, i14 16361"   --->   Operation 208 'mul' 'mul_ln1171_320' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln717_814 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_320, i32 3, i32 13"   --->   Operation 209 'partselect' 'trunc_ln717_814' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln717_372 = zext i8 %p_read854"   --->   Operation 210 'zext' 'zext_ln717_372' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (5.28ns)   --->   "%mul_ln717_175 = mul i12 %zext_ln717_372, i12 11"   --->   Operation 211 'mul' 'mul_ln717_175' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln1171_7 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_175, i32 3, i32 11"   --->   Operation 212 'partselect' 'trunc_ln1171_7' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 5.28>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "%p_read955 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 213 'read' 'p_read955' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%p_read652 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6"   --->   Operation 214 'read' 'p_read652' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%p_read349 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 215 'read' 'p_read349' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 216 [1/1] (0.00ns)   --->   "%shl_ln1171_186 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read349, i6 0"   --->   Operation 216 'bitconcatenate' 'shl_ln1171_186' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1171_729 = zext i14 %shl_ln1171_186"   --->   Operation 217 'zext' 'zext_ln1171_729' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 218 [1/1] (1.52ns)   --->   "%sub_ln1171_460 = sub i15 0, i15 %zext_ln1171_729"   --->   Operation 218 'sub' 'sub_ln1171_460' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln1171_75 = zext i8 %p_read551"   --->   Operation 219 'zext' 'zext_ln1171_75' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%shl_ln717_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read551, i4 0"   --->   Operation 220 'bitconcatenate' 'shl_ln717_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln717_367 = zext i12 %shl_ln717_s"   --->   Operation 221 'zext' 'zext_ln717_367' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 222 [1/1] (1.54ns)   --->   "%sub_ln717_197 = sub i13 %zext_ln717_367, i13 %zext_ln1171_75"   --->   Operation 222 'sub' 'sub_ln717_197' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln1171_5 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_197, i32 3, i32 12"   --->   Operation 223 'partselect' 'trunc_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%shl_ln1171_191 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read551, i7 0"   --->   Operation 224 'bitconcatenate' 'shl_ln1171_191' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln1171_742 = zext i15 %shl_ln1171_191"   --->   Operation 225 'zext' 'zext_ln1171_742' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 226 [1/1] (1.53ns)   --->   "%sub_ln1171_465 = sub i16 0, i16 %zext_ln1171_742"   --->   Operation 226 'sub' 'sub_ln1171_465' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln717_808 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_465, i32 3, i32 15"   --->   Operation 227 'partselect' 'trunc_ln717_808' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln1171_192 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read652, i5 0"   --->   Operation 228 'bitconcatenate' 'shl_ln1171_192' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln1171_745 = zext i13 %shl_ln1171_192"   --->   Operation 229 'zext' 'zext_ln1171_745' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%shl_ln1171_193 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read652, i2 0"   --->   Operation 230 'bitconcatenate' 'shl_ln1171_193' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln1171_746 = zext i10 %shl_ln1171_193"   --->   Operation 231 'zext' 'zext_ln1171_746' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln1171_747 = zext i10 %shl_ln1171_193"   --->   Operation 232 'zext' 'zext_ln1171_747' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 233 [1/1] (1.53ns)   --->   "%add_ln1171 = add i14 %zext_ln1171_745, i14 %zext_ln1171_747"   --->   Operation 233 'add' 'add_ln1171' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "%lshr_ln717_3 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171, i32 3, i32 13"   --->   Operation 234 'partselect' 'lshr_ln717_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 235 [1/1] (0.00ns)   --->   "%shl_ln1171_194 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read652, i6 0"   --->   Operation 235 'bitconcatenate' 'shl_ln1171_194' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln1171_748 = zext i14 %shl_ln1171_194"   --->   Operation 236 'zext' 'zext_ln1171_748' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 237 [1/1] (1.52ns)   --->   "%add_ln1171_36 = add i15 %zext_ln1171_748, i15 %zext_ln1171_746"   --->   Operation 237 'add' 'add_ln1171_36' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 238 [1/1] (0.00ns)   --->   "%lshr_ln717_1520_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171_36, i32 3, i32 14"   --->   Operation 238 'partselect' 'lshr_ln717_1520_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1171_124 = sext i13 %trunc_ln717_812"   --->   Operation 239 'sext' 'sext_ln1171_124' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln1171_126 = sext i11 %trunc_ln717_814"   --->   Operation 240 'sext' 'sext_ln1171_126' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln1171_753 = zext i9 %trunc_ln1171_7"   --->   Operation 241 'zext' 'zext_ln1171_753' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "%shl_ln1171_195 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read854, i6 0"   --->   Operation 242 'bitconcatenate' 'shl_ln1171_195' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln1171_754 = zext i14 %shl_ln1171_195"   --->   Operation 243 'zext' 'zext_ln1171_754' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 244 [1/1] (0.00ns)   --->   "%shl_ln1171_196 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read854, i1 0"   --->   Operation 244 'bitconcatenate' 'shl_ln1171_196' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln1171_755 = zext i9 %shl_ln1171_196"   --->   Operation 245 'zext' 'zext_ln1171_755' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 246 [1/1] (1.52ns)   --->   "%add_ln1171_37 = add i15 %zext_ln1171_754, i15 %zext_ln1171_755"   --->   Operation 246 'add' 'add_ln1171_37' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln1171_8 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171_37, i32 3, i32 14"   --->   Operation 247 'partselect' 'trunc_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "%shl_ln1171_197 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read854, i2 0"   --->   Operation 248 'bitconcatenate' 'shl_ln1171_197' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln1171_757 = zext i10 %shl_ln1171_197"   --->   Operation 249 'zext' 'zext_ln1171_757' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 250 [1/1] (1.52ns)   --->   "%add_ln1171_38 = add i15 %zext_ln1171_754, i15 %zext_ln1171_757"   --->   Operation 250 'add' 'add_ln1171_38' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 251 [1/1] (0.00ns)   --->   "%lshr_ln717_1529_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171_38, i32 3, i32 14"   --->   Operation 251 'partselect' 'lshr_ln717_1529_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 252 [1/1] (0.00ns)   --->   "%r_V_9 = zext i8 %p_read955"   --->   Operation 252 'zext' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln1171_758 = zext i8 %p_read955"   --->   Operation 253 'zext' 'zext_ln1171_758' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 254 [1/1] (0.00ns)   --->   "%shl_ln1171_198 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read955, i7 0"   --->   Operation 254 'bitconcatenate' 'shl_ln1171_198' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln1171_759 = zext i15 %shl_ln1171_198"   --->   Operation 255 'zext' 'zext_ln1171_759' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 256 [1/1] (0.00ns)   --->   "%shl_ln1171_199 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read955, i1 0"   --->   Operation 256 'bitconcatenate' 'shl_ln1171_199' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln1171_760 = zext i9 %shl_ln1171_199"   --->   Operation 257 'zext' 'zext_ln1171_760' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 258 [1/1] (1.53ns)   --->   "%sub_ln1171_466 = sub i16 %zext_ln1171_759, i16 %zext_ln1171_760"   --->   Operation 258 'sub' 'sub_ln1171_466' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln1171_9 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_466, i32 3, i32 15"   --->   Operation 259 'partselect' 'trunc_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 260 [1/1] (5.28ns)   --->   "%mul_ln1171_324 = mul i15 %zext_ln1171_758, i15 69"   --->   Operation 260 'mul' 'mul_ln1171_324' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln1171_s = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_324, i32 3, i32 14"   --->   Operation 261 'partselect' 'trunc_ln1171_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 262 [1/1] (5.28ns)   --->   "%mul_ln1171_325 = mul i16 %r_V_9, i16 65466"   --->   Operation 262 'mul' 'mul_ln1171_325' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln717_818 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_325, i32 3, i32 15"   --->   Operation 263 'partselect' 'trunc_ln717_818' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln717_373 = zext i8 %p_read1056"   --->   Operation 264 'zext' 'zext_ln717_373' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 265 [1/1] (0.00ns)   --->   "%shl_ln717_195 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read1056, i3 0"   --->   Operation 265 'bitconcatenate' 'shl_ln717_195' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln717_374 = zext i11 %shl_ln717_195"   --->   Operation 266 'zext' 'zext_ln717_374' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 267 [1/1] (1.48ns)   --->   "%add_ln717 = add i12 %zext_ln717_374, i12 %zext_ln717_373"   --->   Operation 267 'add' 'add_ln717' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln1171_10 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717, i32 3, i32 11"   --->   Operation 268 'partselect' 'trunc_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln1171_764 = zext i9 %trunc_ln1171_10"   --->   Operation 269 'zext' 'zext_ln1171_764' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 270 [1/1] (1.53ns)   --->   "%add_ln712_1718 = add i14 %sext_ln1171_124, i14 %sext_ln1171_126"   --->   Operation 270 'add' 'add_ln712_1718' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 271 [1/1] (1.36ns)   --->   "%add_ln712_1754 = add i10 %zext_ln1171_753, i10 %zext_ln1171_764"   --->   Operation 271 'add' 'add_ln712_1754' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.28>
ST_17 : Operation 272 [1/1] (0.00ns)   --->   "%p_read1157 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11"   --->   Operation 272 'read' 'p_read1157' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%lshr_ln717_1503_cast_cast = zext i12 %lshr_ln717_1503_cast"   --->   Operation 273 'zext' 'lshr_ln717_1503_cast_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 274 [1/1] (0.00ns)   --->   "%r_V_3 = zext i8 %p_read349"   --->   Operation 274 'zext' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln1171_116 = sext i15 %sub_ln1171_460"   --->   Operation 275 'sext' 'sext_ln1171_116' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 276 [1/1] (0.00ns)   --->   "%shl_ln1171_187 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read349, i4 0"   --->   Operation 276 'bitconcatenate' 'shl_ln1171_187' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln1171_730 = zext i12 %shl_ln1171_187"   --->   Operation 277 'zext' 'zext_ln1171_730' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln1171_731 = zext i12 %shl_ln1171_187"   --->   Operation 278 'zext' 'zext_ln1171_731' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 279 [1/1] (1.53ns)   --->   "%sub_ln1171_461 = sub i16 %sext_ln1171_116, i16 %zext_ln1171_730"   --->   Operation 279 'sub' 'sub_ln1171_461' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln717_802 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_461, i32 3, i32 15"   --->   Operation 280 'partselect' 'trunc_ln717_802' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 281 [1/1] (0.00ns)   --->   "%shl_ln1171_188 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read349, i2 0"   --->   Operation 281 'bitconcatenate' 'shl_ln1171_188' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln1171_732 = zext i10 %shl_ln1171_188"   --->   Operation 282 'zext' 'zext_ln1171_732' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 283 [1/1] (1.54ns)   --->   "%sub_ln1171_462 = sub i13 %zext_ln1171_732, i13 %zext_ln1171_731"   --->   Operation 283 'sub' 'sub_ln1171_462' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln717_803 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_462, i32 3, i32 12"   --->   Operation 284 'partselect' 'trunc_ln717_803' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 285 [1/1] (0.00ns)   --->   "%shl_ln1171_189 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read349, i7 0"   --->   Operation 285 'bitconcatenate' 'shl_ln1171_189' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln1171_733 = zext i15 %shl_ln1171_189"   --->   Operation 286 'zext' 'zext_ln1171_733' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 287 [1/1] (1.53ns)   --->   "%sub_ln1171_463 = sub i16 %zext_ln1171_733, i16 %r_V_3"   --->   Operation 287 'sub' 'sub_ln1171_463' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 288 [1/1] (0.00ns)   --->   "%lshr_ln717_1506_cast = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_463, i32 3, i32 15"   --->   Operation 288 'partselect' 'lshr_ln717_1506_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln1171_737 = zext i13 %trunc_ln1171_3"   --->   Operation 289 'zext' 'zext_ln1171_737' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln1171_741 = zext i10 %trunc_ln1171_5"   --->   Operation 290 'zext' 'zext_ln1171_741' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln717_368 = zext i11 %lshr_ln717_2"   --->   Operation 291 'zext' 'zext_ln717_368' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln717_920_cast = sext i13 %trunc_ln717_808"   --->   Operation 292 'sext' 'trunc_ln717_920_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln717_371 = zext i11 %lshr_ln717_3"   --->   Operation 293 'zext' 'zext_ln717_371' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 294 [1/1] (0.00ns)   --->   "%lshr_ln717_1520_cast_cast = zext i12 %lshr_ln717_1520_cast"   --->   Operation 294 'zext' 'lshr_ln717_1520_cast_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln1171_751 = zext i12 %trunc_ln1171_6"   --->   Operation 295 'zext' 'zext_ln1171_751' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 296 [1/1] (0.00ns)   --->   "%lshr_ln717_1524_cast_cast = zext i12 %lshr_ln717_1524_cast"   --->   Operation 296 'zext' 'lshr_ln717_1524_cast_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln1171_756 = zext i12 %trunc_ln1171_8"   --->   Operation 297 'zext' 'zext_ln1171_756' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 298 [1/1] (0.00ns)   --->   "%lshr_ln717_1529_cast_cast = zext i12 %lshr_ln717_1529_cast"   --->   Operation 298 'zext' 'lshr_ln717_1529_cast_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln1171_761 = zext i13 %trunc_ln1171_9"   --->   Operation 299 'zext' 'zext_ln1171_761' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln1171_762 = zext i12 %trunc_ln1171_s"   --->   Operation 300 'zext' 'zext_ln1171_762' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln717_937_cast = sext i13 %trunc_ln717_818"   --->   Operation 301 'sext' 'trunc_ln717_937_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 302 [1/1] (5.28ns)   --->   "%mul_ln1171_326 = mul i15 %zext_ln1171_763, i15 32718"   --->   Operation 302 'mul' 'mul_ln1171_326' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln717_819 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_326, i32 3, i32 14"   --->   Operation 303 'partselect' 'trunc_ln717_819' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln1171_768 = zext i8 %p_read1157"   --->   Operation 304 'zext' 'zext_ln1171_768' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 305 [1/1] (5.28ns)   --->   "%mul_ln1171_329 = mul i15 %zext_ln1171_768, i15 81"   --->   Operation 305 'mul' 'mul_ln1171_329' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln1171_11 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_329, i32 3, i32 14"   --->   Operation 306 'partselect' 'trunc_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 307 [1/1] (1.53ns)   --->   "%add_ln712_1702 = add i14 %zext_ln1171_737, i14 %zext_ln717_371"   --->   Operation 307 'add' 'add_ln712_1702' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1704 = add i13 %zext_ln1171_756, i13 %zext_ln1171_762"   --->   Operation 308 'add' 'add_ln712_1704' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 309 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1705 = add i13 %add_ln712_1704, i13 %zext_ln1171_751"   --->   Operation 309 'add' 'add_ln712_1705' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln712_680 = zext i10 %add_ln712_1754"   --->   Operation 310 'zext' 'zext_ln712_680' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 311 [1/1] (1.41ns)   --->   "%add_ln712_1755 = add i11 %zext_ln712_680, i11 %zext_ln1171_741"   --->   Operation 311 'add' 'add_ln712_1755' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 312 [1/1] (1.53ns)   --->   "%add_ln712_1782 = add i14 %zext_ln717_368, i14 %zext_ln1171_761"   --->   Operation 312 'add' 'add_ln712_1782' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 313 [1/1] (1.53ns)   --->   "%add_ln712_1795 = add i14 %trunc_ln717_920_cast, i14 %trunc_ln717_937_cast"   --->   Operation 313 'add' 'add_ln712_1795' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 314 [1/1] (1.54ns)   --->   "%add_ln712_1810 = add i13 %lshr_ln717_1503_cast_cast, i13 %lshr_ln717_1520_cast_cast"   --->   Operation 314 'add' 'add_ln712_1810' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 315 [1/1] (1.54ns)   --->   "%add_ln712_1811 = add i13 %lshr_ln717_1524_cast_cast, i13 %lshr_ln717_1529_cast_cast"   --->   Operation 315 'add' 'add_ln712_1811' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.28>
ST_18 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln1171_117 = sext i13 %trunc_ln717_802"   --->   Operation 316 'sext' 'sext_ln1171_117' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 317 [1/1] (0.00ns)   --->   "%lshr_ln717_1506_cast_cast = zext i13 %lshr_ln717_1506_cast"   --->   Operation 317 'zext' 'lshr_ln717_1506_cast_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln1171_119 = sext i13 %trunc_ln717_804"   --->   Operation 318 'sext' 'sext_ln1171_119' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 319 [1/1] (0.00ns)   --->   "%r_V_128 = zext i8 %p_read1157"   --->   Operation 319 'zext' 'r_V_128' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln1171_767 = zext i8 %p_read1157"   --->   Operation 320 'zext' 'zext_ln1171_767' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 321 [1/1] (5.28ns)   --->   "%mul_ln1171_330 = mul i14 %zext_ln1171_767, i14 46"   --->   Operation 321 'mul' 'mul_ln1171_330' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln1171_12 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_330, i32 3, i32 13"   --->   Operation 322 'partselect' 'trunc_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 323 [1/1] (5.28ns)   --->   "%mul_ln1171_331 = mul i16 %r_V_128, i16 65467"   --->   Operation 323 'mul' 'mul_ln1171_331' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln717_823 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_331, i32 3, i32 15"   --->   Operation 324 'partselect' 'trunc_ln717_823' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i14 %add_ln712_1702"   --->   Operation 325 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1703 = add i15 %zext_ln712, i15 %lshr_ln717_1506_cast_cast"   --->   Operation 326 'add' 'add_ln712_1703' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln712_671 = zext i13 %add_ln712_1705"   --->   Operation 327 'zext' 'zext_ln712_671' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 328 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1706 = add i15 %zext_ln712_671, i15 %add_ln712_1703"   --->   Operation 328 'add' 'add_ln712_1706' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 329 [1/1] (1.53ns)   --->   "%add_ln712_1717 = add i14 %sext_ln1171_117, i14 %sext_ln1171_119"   --->   Operation 329 'add' 'add_ln712_1717' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln712_698 = zext i13 %add_ln712_1810"   --->   Operation 330 'zext' 'zext_ln712_698' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln712_699 = zext i13 %add_ln712_1811"   --->   Operation 331 'zext' 'zext_ln712_699' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 332 [1/1] (1.53ns)   --->   "%add_ln712_1812 = add i14 %zext_ln712_699, i14 %zext_ln712_698"   --->   Operation 332 'add' 'add_ln712_1812' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.28>
ST_19 : Operation 333 [1/1] (0.00ns)   --->   "%p_read_199 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13"   --->   Operation 333 'read' 'p_read_199' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 334 [1/1] (0.00ns)   --->   "%p_read_200 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12"   --->   Operation 334 'read' 'p_read_200' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 335 [1/1] (0.00ns)   --->   "%r_V_13 = zext i8 %p_read_200"   --->   Operation 335 'zext' 'r_V_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 336 [1/1] (5.28ns)   --->   "%mul_ln1171_332 = mul i16 %r_V_13, i16 65426"   --->   Operation 336 'mul' 'mul_ln1171_332' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln717_826 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_332, i32 3, i32 15"   --->   Operation 337 'partselect' 'trunc_ln717_826' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln1171_80 = zext i8 %p_read_199"   --->   Operation 338 'zext' 'zext_ln1171_80' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 339 [1/1] (5.28ns)   --->   "%mul_ln717_176 = mul i13 %zext_ln1171_80, i13 29"   --->   Operation 339 'mul' 'mul_ln717_176' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln1171_16 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_176, i32 3, i32 12"   --->   Operation 340 'partselect' 'trunc_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln712_477 = sext i14 %add_ln712_1717"   --->   Operation 341 'sext' 'sext_ln712_477' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln712_478 = sext i14 %add_ln712_1718"   --->   Operation 342 'sext' 'sext_ln712_478' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 343 [1/1] (1.52ns)   --->   "%add_ln712_1719 = add i15 %sext_ln712_478, i15 %sext_ln712_477"   --->   Operation 343 'add' 'add_ln712_1719' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.28>
ST_20 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln1171_135 = sext i13 %trunc_ln717_823"   --->   Operation 344 'sext' 'sext_ln1171_135' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln1171_136 = sext i13 %trunc_ln717_826"   --->   Operation 345 'sext' 'sext_ln1171_136' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln1171_778 = zext i8 %p_read_199"   --->   Operation 346 'zext' 'zext_ln1171_778' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 347 [1/1] (5.28ns)   --->   "%mul_ln1171_336 = mul i15 %zext_ln1171_778, i15 32711"   --->   Operation 347 'mul' 'mul_ln1171_336' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln717_830 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_336, i32 3, i32 14"   --->   Operation 348 'partselect' 'trunc_ln717_830' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln1171_786 = zext i8 %p_read_198"   --->   Operation 349 'zext' 'zext_ln1171_786' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 350 [1/1] (5.28ns)   --->   "%mul_ln1171_337 = mul i14 %zext_ln1171_786, i14 51"   --->   Operation 350 'mul' 'mul_ln1171_337' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 351 [1/1] (0.00ns)   --->   "%lshr_ln717_4 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_337, i32 3, i32 13"   --->   Operation 351 'partselect' 'lshr_ln717_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 352 [1/1] (1.53ns)   --->   "%add_ln712_1692 = add i14 %sext_ln1171_135, i14 %sext_ln1171_136"   --->   Operation 352 'add' 'add_ln712_1692' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.28>
ST_21 : Operation 353 [1/1] (0.00ns)   --->   "%p_read_197 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15"   --->   Operation 353 'read' 'p_read_197' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 354 [1/1] (0.00ns)   --->   "%shl_ln1171_203 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_200, i6 0"   --->   Operation 354 'bitconcatenate' 'shl_ln1171_203' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln1171_772 = zext i14 %shl_ln1171_203"   --->   Operation 355 'zext' 'zext_ln1171_772' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 356 [1/1] (0.00ns)   --->   "%shl_ln1171_204 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_200, i4 0"   --->   Operation 356 'bitconcatenate' 'shl_ln1171_204' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln1171_773 = zext i12 %shl_ln1171_204"   --->   Operation 357 'zext' 'zext_ln1171_773' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 358 [1/1] (1.52ns)   --->   "%add_ln1171_39 = add i15 %zext_ln1171_772, i15 %zext_ln1171_773"   --->   Operation 358 'add' 'add_ln1171_39' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln1171_13 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171_39, i32 3, i32 14"   --->   Operation 359 'partselect' 'trunc_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln717_375 = zext i12 %shl_ln1171_204"   --->   Operation 360 'zext' 'zext_ln717_375' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 361 [1/1] (0.00ns)   --->   "%shl_ln717_196 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_200, i1 0"   --->   Operation 361 'bitconcatenate' 'shl_ln717_196' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln717_376 = zext i9 %shl_ln717_196"   --->   Operation 362 'zext' 'zext_ln717_376' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 363 [1/1] (1.54ns)   --->   "%add_ln717_139 = add i13 %zext_ln717_375, i13 %zext_ln717_376"   --->   Operation 363 'add' 'add_ln717_139' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln1171_14 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_139, i32 3, i32 12"   --->   Operation 364 'partselect' 'trunc_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln1171_776 = zext i9 %shl_ln717_196"   --->   Operation 365 'zext' 'zext_ln1171_776' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 366 [1/1] (1.52ns)   --->   "%sub_ln1171_471 = sub i15 %zext_ln1171_772, i15 %zext_ln1171_776"   --->   Operation 366 'sub' 'sub_ln1171_471' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln717_825 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_471, i32 3, i32 14"   --->   Operation 367 'partselect' 'trunc_ln717_825' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln717_377 = zext i8 %p_read_199"   --->   Operation 368 'zext' 'zext_ln717_377' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 369 [1/1] (0.00ns)   --->   "%shl_ln717_197 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_199, i3 0"   --->   Operation 369 'bitconcatenate' 'shl_ln717_197' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln717_378 = zext i11 %shl_ln717_197"   --->   Operation 370 'zext' 'zext_ln717_378' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 371 [1/1] (1.48ns)   --->   "%sub_ln717_199 = sub i12 %zext_ln717_378, i12 %zext_ln717_377"   --->   Operation 371 'sub' 'sub_ln717_199' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln717_828 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_199, i32 3, i32 11"   --->   Operation 372 'partselect' 'trunc_ln717_828' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln1171_789 = zext i8 %p_read_197"   --->   Operation 373 'zext' 'zext_ln1171_789' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 374 [1/1] (5.28ns)   --->   "%mul_ln1171_340 = mul i14 %zext_ln1171_789, i14 55"   --->   Operation 374 'mul' 'mul_ln1171_340' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 375 [1/1] (0.00ns)   --->   "%lshr_ln717_5 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_340, i32 3, i32 13"   --->   Operation 375 'partselect' 'lshr_ln717_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 376 [1/1] (5.28ns)   --->   "%mul_ln1171_341 = mul i14 %zext_ln1171_789, i14 16362"   --->   Operation 376 'mul' 'mul_ln1171_341' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln717_835 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_341, i32 3, i32 13"   --->   Operation 377 'partselect' 'trunc_ln717_835' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 5.28>
ST_22 : Operation 378 [1/1] (0.00ns)   --->   "%p_read_196 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read16"   --->   Operation 378 'read' 'p_read_196' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln1171_769 = zext i11 %trunc_ln1171_12"   --->   Operation 379 'zext' 'zext_ln1171_769' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln1171_775 = zext i10 %trunc_ln1171_14"   --->   Operation 380 'zext' 'zext_ln1171_775' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln1171_344 = sext i12 %trunc_ln717_825"   --->   Operation 381 'sext' 'sext_ln1171_344' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln1171_777 = zext i13 %sext_ln1171_344"   --->   Operation 382 'zext' 'zext_ln1171_777' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln1171_345 = sext i9 %trunc_ln717_828"   --->   Operation 383 'sext' 'sext_ln1171_345' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln1171_781 = zext i10 %sext_ln1171_345"   --->   Operation 384 'zext' 'zext_ln1171_781' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln1171_346 = sext i12 %trunc_ln717_830"   --->   Operation 385 'sext' 'sext_ln1171_346' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln717_380 = zext i11 %lshr_ln717_5"   --->   Operation 386 'zext' 'zext_ln717_380' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln1171_349 = sext i11 %trunc_ln717_835"   --->   Operation 387 'sext' 'sext_ln1171_349' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln1171_791 = zext i8 %p_read_196"   --->   Operation 388 'zext' 'zext_ln1171_791' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln1171_792 = zext i8 %p_read_196"   --->   Operation 389 'zext' 'zext_ln1171_792' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 390 [1/1] (5.28ns)   --->   "%mul_ln1171_342 = mul i15 %zext_ln1171_792, i15 32721"   --->   Operation 390 'mul' 'mul_ln1171_342' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln717_836 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_342, i32 3, i32 14"   --->   Operation 391 'partselect' 'trunc_ln717_836' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 392 [1/1] (5.28ns)   --->   "%mul_ln1171_343 = mul i14 %zext_ln1171_791, i14 58"   --->   Operation 392 'mul' 'mul_ln1171_343' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln1171_17 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_343, i32 3, i32 13"   --->   Operation 393 'partselect' 'trunc_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 394 [1/1] (1.41ns)   --->   "%add_ln712_1756 = add i11 %zext_ln1171_775, i11 %zext_ln1171_781"   --->   Operation 394 'add' 'add_ln712_1756' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln712_682 = zext i11 %add_ln712_1756"   --->   Operation 395 'zext' 'zext_ln712_682' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 396 [1/1] (1.48ns)   --->   "%add_ln712_1757 = add i12 %zext_ln712_682, i12 %zext_ln1171_769"   --->   Operation 396 'add' 'add_ln712_1757' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 397 [1/1] (1.53ns)   --->   "%add_ln712_1783 = add i14 %zext_ln1171_777, i14 %zext_ln717_380"   --->   Operation 397 'add' 'add_ln712_1783' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 398 [1/1] (1.54ns)   --->   "%add_ln712_1798 = add i13 %sext_ln1171_346, i13 %sext_ln1171_349"   --->   Operation 398 'add' 'add_ln712_1798' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.28>
ST_23 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i12 %trunc_ln717_819"   --->   Operation 399 'sext' 'sext_ln717' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln1171_350 = sext i12 %trunc_ln717_836"   --->   Operation 400 'sext' 'sext_ln1171_350' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln1171_793 = zext i11 %trunc_ln1171_17"   --->   Operation 401 'zext' 'zext_ln1171_793' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 402 [1/1] (5.28ns)   --->   "%mul_ln1171_344 = mul i15 %zext_ln1171_792, i15 83"   --->   Operation 402 'mul' 'mul_ln1171_344' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln1171_18 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_344, i32 3, i32 14"   --->   Operation 403 'partselect' 'trunc_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 404 [1/1] (5.28ns)   --->   "%mul_ln1171_345 = mul i14 %zext_ln1171_797, i14 16365"   --->   Operation 404 'mul' 'mul_ln1171_345' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln717_838 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_345, i32 3, i32 13"   --->   Operation 405 'partselect' 'trunc_ln717_838' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 406 [1/1] (1.54ns)   --->   "%add_ln712_1721 = add i13 %sext_ln717, i13 %sext_ln1171_350"   --->   Operation 406 'add' 'add_ln712_1721' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln712_681 = zext i11 %add_ln712_1755"   --->   Operation 407 'zext' 'zext_ln712_681' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln712_683 = zext i12 %add_ln712_1757"   --->   Operation 408 'zext' 'zext_ln712_683' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 409 [1/1] (1.54ns)   --->   "%add_ln712_1758 = add i13 %zext_ln712_683, i13 %zext_ln712_681"   --->   Operation 409 'add' 'add_ln712_1758' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln712_685 = zext i12 %add_ln712_1759"   --->   Operation 410 'zext' 'zext_ln712_685' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 411 [1/1] (1.54ns)   --->   "%add_ln712_1760 = add i13 %zext_ln712_685, i13 %zext_ln1171_793"   --->   Operation 411 'add' 'add_ln712_1760' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln712_689 = zext i14 %add_ln712_1782"   --->   Operation 412 'zext' 'zext_ln712_689' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln712_690 = zext i14 %add_ln712_1783"   --->   Operation 413 'zext' 'zext_ln712_690' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 414 [1/1] (1.52ns)   --->   "%add_ln712_1784 = add i15 %zext_ln712_690, i15 %zext_ln712_689"   --->   Operation 414 'add' 'add_ln712_1784' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.28>
ST_24 : Operation 415 [1/1] (0.00ns)   --->   "%p_read2167 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read21"   --->   Operation 415 'read' 'p_read2167' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln717_381 = zext i8 %p_read_195"   --->   Operation 416 'zext' 'zext_ln717_381' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 417 [1/1] (5.28ns)   --->   "%mul_ln717_177 = mul i13 %zext_ln717_381, i13 22"   --->   Operation 417 'mul' 'mul_ln717_177' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 418 [1/1] (0.00ns)   --->   "%lshr_ln717_7 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_177, i32 3, i32 12"   --->   Operation 418 'partselect' 'lshr_ln717_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 419 [1/1] (0.00ns)   --->   "%r_V_20 = zext i8 %p_read_194"   --->   Operation 419 'zext' 'r_V_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 420 [1/1] (5.28ns)   --->   "%mul_ln1171_349 = mul i16 %r_V_20, i16 65426"   --->   Operation 420 'mul' 'mul_ln1171_349' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln717_841 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_349, i32 3, i32 15"   --->   Operation 421 'partselect' 'trunc_ln717_841' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 422 [1/1] (0.00ns)   --->   "%shl_ln1171_211 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_193, i6 0"   --->   Operation 422 'bitconcatenate' 'shl_ln1171_211' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln1171_806 = zext i14 %shl_ln1171_211"   --->   Operation 423 'zext' 'zext_ln1171_806' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 424 [1/1] (1.52ns)   --->   "%sub_ln1171_478 = sub i15 0, i15 %zext_ln1171_806"   --->   Operation 424 'sub' 'sub_ln1171_478' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 425 [1/1] (0.00ns)   --->   "%r_V_23 = zext i8 %p_read2167"   --->   Operation 425 'zext' 'r_V_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 426 [1/1] (0.00ns)   --->   "%shl_ln1171_214 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read2167, i7 0"   --->   Operation 426 'bitconcatenate' 'shl_ln1171_214' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln1171_814 = zext i15 %shl_ln1171_214"   --->   Operation 427 'zext' 'zext_ln1171_814' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 428 [1/1] (1.53ns)   --->   "%sub_ln1171_482 = sub i16 0, i16 %zext_ln1171_814"   --->   Operation 428 'sub' 'sub_ln1171_482' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln717_850 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_482, i32 3, i32 15"   --->   Operation 429 'partselect' 'trunc_ln717_850' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 430 [1/1] (1.53ns)   --->   "%sub_ln1171_483 = sub i16 %zext_ln1171_814, i16 %r_V_23"   --->   Operation 430 'sub' 'sub_ln1171_483' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 431 [1/1] (0.00ns)   --->   "%lshr_ln717_1587_cast = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_483, i32 3, i32 15"   --->   Operation 431 'partselect' 'lshr_ln717_1587_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln712_686 = zext i13 %add_ln712_1760"   --->   Operation 432 'zext' 'zext_ln712_686' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln712_499 = sext i14 %add_ln712_1763"   --->   Operation 433 'sext' 'sext_ln712_499' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 434 [1/1] (1.52ns)   --->   "%add_ln712_1764 = add i15 %sext_ln712_499, i15 %zext_ln712_686"   --->   Operation 434 'add' 'add_ln712_1764' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.28>
ST_25 : Operation 435 [1/1] (0.00ns)   --->   "%lshr_ln717_1571_cast = zext i10 %lshr_ln717_7"   --->   Operation 435 'zext' 'lshr_ln717_1571_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln1171_799 = zext i8 %p_read_194"   --->   Operation 436 'zext' 'zext_ln1171_799' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 437 [1/1] (5.28ns)   --->   "%mul_ln1171_350 = mul i15 %zext_ln1171_799, i15 32714"   --->   Operation 437 'mul' 'mul_ln1171_350' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln717_842 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_350, i32 3, i32 14"   --->   Operation 438 'partselect' 'trunc_ln717_842' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 439 [1/1] (5.28ns)   --->   "%mul_ln1171_351 = mul i15 %zext_ln1171_799, i15 32731"   --->   Operation 439 'mul' 'mul_ln1171_351' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln717_843 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_351, i32 3, i32 14"   --->   Operation 440 'partselect' 'trunc_ln717_843' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 441 [1/1] (0.00ns)   --->   "%r_V_21 = zext i8 %p_read_193"   --->   Operation 441 'zext' 'r_V_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln1171_146 = sext i15 %sub_ln1171_478"   --->   Operation 442 'sext' 'sext_ln1171_146' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 443 [1/1] (1.53ns)   --->   "%sub_ln1171_479 = sub i16 %sext_ln1171_146, i16 %r_V_21"   --->   Operation 443 'sub' 'sub_ln1171_479' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 444 [1/1] (0.00ns)   --->   "%trunc_ln717_844 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_479, i32 3, i32 15"   --->   Operation 444 'partselect' 'trunc_ln717_844' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 445 [1/1] (0.00ns)   --->   "%shl_ln1171_212 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_193, i7 0"   --->   Operation 445 'bitconcatenate' 'shl_ln1171_212' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln1171_809 = zext i15 %shl_ln1171_212"   --->   Operation 446 'zext' 'zext_ln1171_809' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 447 [1/1] (1.53ns)   --->   "%sub_ln1171_480 = sub i16 0, i16 %zext_ln1171_809"   --->   Operation 447 'sub' 'sub_ln1171_480' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln717_845 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_480, i32 3, i32 15"   --->   Operation 448 'partselect' 'trunc_ln717_845' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 449 [1/1] (0.00ns)   --->   "%lshr_ln717_1587_cast_cast = zext i13 %lshr_ln717_1587_cast"   --->   Operation 449 'zext' 'lshr_ln717_1587_cast_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln712_684 = zext i13 %add_ln712_1758"   --->   Operation 450 'zext' 'zext_ln712_684' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln712_500 = sext i15 %add_ln712_1764"   --->   Operation 451 'sext' 'sext_ln712_500' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 452 [1/1] (1.53ns)   --->   "%add_ln712_1765 = add i16 %sext_ln712_500, i16 %zext_ln712_684"   --->   Operation 452 'add' 'add_ln712_1765' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln712_701 = zext i13 %add_ln712_1814"   --->   Operation 453 'zext' 'zext_ln712_701' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 454 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1815 = add i14 %lshr_ln717_1571_cast, i14 %lshr_ln717_1587_cast_cast"   --->   Operation 454 'add' 'add_ln712_1815' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 455 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1816 = add i14 %add_ln712_1815, i14 %zext_ln712_701"   --->   Operation 455 'add' 'add_ln712_1816' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 5.28>
ST_26 : Operation 456 [1/1] (0.00ns)   --->   "%p_read_191 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read23"   --->   Operation 456 'read' 'p_read_191' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 457 [1/1] (0.00ns)   --->   "%shl_ln1171_207 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_196, i7 0"   --->   Operation 457 'bitconcatenate' 'shl_ln1171_207' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln1171_795 = zext i15 %shl_ln1171_207"   --->   Operation 458 'zext' 'zext_ln1171_795' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 459 [1/1] (0.00ns)   --->   "%shl_ln1171_208 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_196, i3 0"   --->   Operation 459 'bitconcatenate' 'shl_ln1171_208' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln1171_796 = zext i11 %shl_ln1171_208"   --->   Operation 460 'zext' 'zext_ln1171_796' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 461 [1/1] (1.53ns)   --->   "%sub_ln1171_476 = sub i16 %zext_ln1171_796, i16 %zext_ln1171_795"   --->   Operation 461 'sub' 'sub_ln1171_476' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln717_837 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_476, i32 3, i32 15"   --->   Operation 462 'partselect' 'trunc_ln717_837' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln1171_143 = sext i11 %trunc_ln717_838"   --->   Operation 463 'sext' 'sext_ln1171_143' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln1171_144 = sext i13 %trunc_ln717_841"   --->   Operation 464 'sext' 'sext_ln1171_144' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln1171_145 = sext i12 %trunc_ln717_842"   --->   Operation 465 'sext' 'sext_ln1171_145' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 466 [1/1] (0.00ns)   --->   "%trunc_ln717_973_cast = sext i12 %trunc_ln717_843"   --->   Operation 466 'sext' 'trunc_ln717_973_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln1171_147 = sext i13 %trunc_ln717_844"   --->   Operation 467 'sext' 'sext_ln1171_147' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 468 [1/1] (5.28ns)   --->   "%mul_ln1171_353 = mul i15 %zext_ln1171_805, i15 71"   --->   Operation 468 'mul' 'mul_ln1171_353' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 469 [1/1] (0.00ns)   --->   "%trunc_ln1171_22 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_353, i32 3, i32 14"   --->   Operation 469 'partselect' 'trunc_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln717_977_cast = sext i13 %trunc_ln717_845"   --->   Operation 470 'sext' 'trunc_ln717_977_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 471 [1/1] (0.00ns)   --->   "%r_V_22 = zext i8 %p_read2066"   --->   Operation 471 'zext' 'r_V_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 472 [1/1] (5.28ns)   --->   "%mul_ln1171_355 = mul i16 %r_V_22, i16 65438"   --->   Operation 472 'mul' 'mul_ln1171_355' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln717_847 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_355, i32 3, i32 15"   --->   Operation 473 'partselect' 'trunc_ln717_847' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln1171_151 = sext i13 %trunc_ln717_850"   --->   Operation 474 'sext' 'sext_ln1171_151' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 475 [1/1] (0.00ns)   --->   "%shl_ln717_198 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_191, i5 0"   --->   Operation 475 'bitconcatenate' 'shl_ln717_198' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 476 [1/1] (0.00ns)   --->   "%shl_ln717_199 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_191, i1 0"   --->   Operation 476 'bitconcatenate' 'shl_ln717_199' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln717_384 = zext i9 %shl_ln717_199"   --->   Operation 477 'zext' 'zext_ln717_384' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 478 [1/1] (1.53ns)   --->   "%sub_ln717_200 = sub i13 %shl_ln717_198, i13 %zext_ln717_384"   --->   Operation 478 'sub' 'sub_ln717_200' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln1171_25 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_200, i32 3, i32 12"   --->   Operation 479 'partselect' 'trunc_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 480 [1/1] (0.00ns)   --->   "%shl_ln1171_215 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_191, i6 0"   --->   Operation 480 'bitconcatenate' 'shl_ln1171_215' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln1171_820 = zext i14 %shl_ln1171_215"   --->   Operation 481 'zext' 'zext_ln1171_820' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 482 [1/1] (0.00ns)   --->   "%shl_ln1171_216 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_191, i3 0"   --->   Operation 482 'bitconcatenate' 'shl_ln1171_216' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln1171_821 = zext i11 %shl_ln1171_216"   --->   Operation 483 'zext' 'zext_ln1171_821' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 484 [1/1] (1.52ns)   --->   "%sub_ln1171_484 = sub i15 %zext_ln1171_821, i15 %zext_ln1171_820"   --->   Operation 484 'sub' 'sub_ln1171_484' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln717_855 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_484, i32 3, i32 14"   --->   Operation 485 'partselect' 'trunc_ln717_855' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 486 [1/1] (0.00ns)   --->   "%shl_ln1171_218 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_190, i7 0"   --->   Operation 486 'bitconcatenate' 'shl_ln1171_218' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln1171_825 = zext i15 %shl_ln1171_218"   --->   Operation 487 'zext' 'zext_ln1171_825' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 488 [1/1] (1.53ns)   --->   "%sub_ln1171_485 = sub i16 0, i16 %zext_ln1171_825"   --->   Operation 488 'sub' 'sub_ln1171_485' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln717_857 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_485, i32 3, i32 15"   --->   Operation 489 'partselect' 'trunc_ln717_857' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 490 [1/1] (0.00ns)   --->   "%shl_ln1171_221 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_189, i5 0"   --->   Operation 490 'bitconcatenate' 'shl_ln1171_221' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln1171_831 = zext i13 %shl_ln1171_221"   --->   Operation 491 'zext' 'zext_ln1171_831' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 492 [1/1] (1.53ns)   --->   "%sub_ln1171_487 = sub i14 0, i14 %zext_ln1171_831"   --->   Operation 492 'sub' 'sub_ln1171_487' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln1171_838 = zext i8 %p_read_187"   --->   Operation 493 'zext' 'zext_ln1171_838' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_187, i6 0"   --->   Operation 494 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln1171_841 = zext i14 %tmp_s"   --->   Operation 495 'zext' 'zext_ln1171_841' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 496 [1/1] (1.52ns)   --->   "%sub_ln1171_512 = sub i15 %zext_ln1171_838, i15 %zext_ln1171_841"   --->   Operation 496 'sub' 'sub_ln1171_512' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln717_863 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_512, i32 3, i32 14"   --->   Operation 497 'partselect' 'trunc_ln717_863' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 498 [1/1] (0.00ns)   --->   "%shl_ln1171_225 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_185, i1 0"   --->   Operation 498 'bitconcatenate' 'shl_ln1171_225' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln1171_847 = zext i9 %shl_ln1171_225"   --->   Operation 499 'zext' 'zext_ln1171_847' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 500 [1/1] (1.36ns)   --->   "%sub_ln1171_492 = sub i10 0, i10 %zext_ln1171_847"   --->   Operation 500 'sub' 'sub_ln1171_492' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln717_867 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_492, i32 3, i32 9"   --->   Operation 501 'partselect' 'trunc_ln717_867' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i7 %trunc_ln717_867"   --->   Operation 502 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 503 [1/1] (1.53ns)   --->   "%add_ln712_1695 = add i14 %sext_ln1171_145, i14 %sext_ln1171_151"   --->   Operation 503 'add' 'add_ln712_1695' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 504 [1/1] (1.53ns)   --->   "%add_ln712_1723 = add i14 %sext_ln1171_143, i14 %sext_ln1171_147"   --->   Operation 504 'add' 'add_ln712_1723' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 505 [1/1] (1.53ns)   --->   "%add_ln712_1775 = add i14 %sext_ln1171_144, i14 %sext_ln1171_151"   --->   Operation 505 'add' 'add_ln712_1775' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 506 [1/1] (1.53ns)   --->   "%add_ln712_1801 = add i14 %trunc_ln717_973_cast, i14 %trunc_ln717_977_cast"   --->   Operation 506 'add' 'add_ln712_1801' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln712_697 = zext i12 %add_ln712_1808"   --->   Operation 507 'zext' 'zext_ln712_697' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 508 [1/1] (1.54ns)   --->   "%add_ln712_1809 = add i14 %zext_ln712_697, i14 %sext_ln712"   --->   Operation 508 'add' 'add_ln712_1809' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln712_702 = zext i14 %add_ln712_1816"   --->   Operation 509 'zext' 'zext_ln712_702' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln712_705 = zext i13 %add_ln712_1819"   --->   Operation 510 'zext' 'zext_ln712_705' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 511 [1/1] (1.52ns)   --->   "%add_ln712_1820 = add i15 %zext_ln712_705, i15 %zext_ln712_702"   --->   Operation 511 'add' 'add_ln712_1820' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.28>
ST_27 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln1171_782 = zext i10 %trunc_ln1171_16"   --->   Operation 512 'zext' 'zext_ln1171_782' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln1171_794 = zext i12 %trunc_ln1171_18"   --->   Operation 513 'zext' 'zext_ln1171_794' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 514 [1/1] (0.00ns)   --->   "%trunc_ln717_965_cast = sext i13 %trunc_ln717_837"   --->   Operation 514 'sext' 'trunc_ln717_965_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln717_382 = zext i6 %lshr_ln717_6"   --->   Operation 515 'zext' 'zext_ln717_382' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln1171_808 = zext i12 %trunc_ln1171_22"   --->   Operation 516 'zext' 'zext_ln1171_808' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln717_979_cast = sext i13 %trunc_ln717_847"   --->   Operation 517 'sext' 'trunc_ln717_979_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 518 [1/1] (0.00ns)   --->   "%r_V_24 = zext i8 %p_read_192"   --->   Operation 518 'zext' 'r_V_24' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 519 [1/1] (5.28ns)   --->   "%mul_ln1171_357 = mul i16 %r_V_24, i16 65458"   --->   Operation 519 'mul' 'mul_ln1171_357' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln717_851 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_357, i32 3, i32 15"   --->   Operation 520 'partselect' 'trunc_ln717_851' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 521 [1/1] (5.28ns)   --->   "%mul_ln1171_360 = mul i16 %r_V_24, i16 65439"   --->   Operation 521 'mul' 'mul_ln1171_360' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln717_853 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_360, i32 3, i32 15"   --->   Operation 522 'partselect' 'trunc_ln717_853' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln1171_819 = zext i10 %trunc_ln1171_25"   --->   Operation 523 'zext' 'zext_ln1171_819' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln717_991_cast = sext i12 %trunc_ln717_855"   --->   Operation 524 'sext' 'trunc_ln717_991_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln717_995_cast = sext i13 %trunc_ln717_857"   --->   Operation 525 'sext' 'trunc_ln717_995_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln1171_158 = sext i14 %sub_ln1171_487"   --->   Operation 526 'sext' 'sext_ln1171_158' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln1171_832 = zext i10 %shl_ln717_201"   --->   Operation 527 'zext' 'zext_ln1171_832' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 528 [1/1] (1.52ns)   --->   "%sub_ln1171_488 = sub i15 %sext_ln1171_158, i15 %zext_ln1171_832"   --->   Operation 528 'sub' 'sub_ln1171_488' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln717_859 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_488, i32 3, i32 14"   --->   Operation 529 'partselect' 'trunc_ln717_859' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln717_1006_cast = sext i12 %trunc_ln717_863"   --->   Operation 530 'sext' 'trunc_ln717_1006_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 531 [1/1] (0.00ns)   --->   "%shl_ln1171_223 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_185, i4 0"   --->   Operation 531 'bitconcatenate' 'shl_ln1171_223' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln1171_844 = zext i12 %shl_ln1171_223"   --->   Operation 532 'zext' 'zext_ln1171_844' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 533 [1/1] (1.54ns)   --->   "%sub_ln1171_490 = sub i13 0, i13 %zext_ln1171_844"   --->   Operation 533 'sub' 'sub_ln1171_490' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 534 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1707 = add i11 %zext_ln717_382, i11 %zext_ln1171_819"   --->   Operation 534 'add' 'add_ln712_1707' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 535 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1708 = add i11 %add_ln712_1707, i11 %zext_ln1171_782"   --->   Operation 535 'add' 'add_ln712_1708' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 536 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1786 = add i13 %zext_ln1171_794, i13 %zext_ln1171_808"   --->   Operation 536 'add' 'add_ln712_1786' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln712_692 = zext i12 %add_ln712_1787"   --->   Operation 537 'zext' 'zext_ln712_692' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 538 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1788 = add i13 %zext_ln712_692, i13 %add_ln712_1786"   --->   Operation 538 'add' 'add_ln712_1788' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln712_517 = sext i14 %add_ln712_1801"   --->   Operation 539 'sext' 'sext_ln712_517' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 540 [1/1] (1.52ns)   --->   "%add_ln712_1802 = add i15 %sext_ln712_517, i15 %trunc_ln717_965_cast"   --->   Operation 540 'add' 'add_ln712_1802' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 541 [1/1] (1.53ns)   --->   "%add_ln712_1803 = add i14 %trunc_ln717_979_cast, i14 %trunc_ln717_991_cast"   --->   Operation 541 'add' 'add_ln712_1803' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 542 [1/1] (1.53ns)   --->   "%add_ln712_1804 = add i14 %trunc_ln717_995_cast, i14 %trunc_ln717_1006_cast"   --->   Operation 542 'add' 'add_ln712_1804' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln712_522 = sext i14 %add_ln712_1809"   --->   Operation 543 'sext' 'sext_ln712_522' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln712_700 = zext i14 %add_ln712_1812"   --->   Operation 544 'zext' 'zext_ln712_700' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1813 = add i16 %zext_ln712_700, i16 %sext_ln712_522"   --->   Operation 545 'add' 'add_ln712_1813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln712_706 = zext i15 %add_ln712_1820"   --->   Operation 546 'zext' 'zext_ln712_706' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 547 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1821 = add i16 %zext_ln712_706, i16 %add_ln712_1813"   --->   Operation 547 'add' 'add_ln712_1821' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 5.28>
ST_28 : Operation 548 [1/1] (0.00ns)   --->   "%shl_ln1171_209 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_194, i6 0"   --->   Operation 548 'bitconcatenate' 'shl_ln1171_209' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln1171_801 = zext i14 %shl_ln1171_209"   --->   Operation 549 'zext' 'zext_ln1171_801' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 550 [1/1] (0.00ns)   --->   "%shl_ln1171_210 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_194, i2 0"   --->   Operation 550 'bitconcatenate' 'shl_ln1171_210' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln1171_802 = zext i10 %shl_ln1171_210"   --->   Operation 551 'zext' 'zext_ln1171_802' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 552 [1/1] (1.52ns)   --->   "%sub_ln1171_477 = sub i15 %zext_ln1171_801, i15 %zext_ln1171_802"   --->   Operation 552 'sub' 'sub_ln1171_477' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln717_840 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_477, i32 3, i32 14"   --->   Operation 553 'partselect' 'trunc_ln717_840' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 554 [1/1] (0.00ns)   --->   "%shl_ln1171_213 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read2167, i1 0"   --->   Operation 554 'bitconcatenate' 'shl_ln1171_213' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln1171_813 = zext i9 %shl_ln1171_213"   --->   Operation 555 'zext' 'zext_ln1171_813' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 556 [1/1] (1.36ns)   --->   "%sub_ln1171_481 = sub i10 0, i10 %zext_ln1171_813"   --->   Operation 556 'sub' 'sub_ln1171_481' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln717_848 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_481, i32 3, i32 9"   --->   Operation 557 'partselect' 'trunc_ln717_848' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln1171_149 = sext i7 %trunc_ln717_848"   --->   Operation 558 'sext' 'sext_ln1171_149' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln1171_152 = sext i13 %trunc_ln717_851"   --->   Operation 559 'sext' 'sext_ln1171_152' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln1171_154 = sext i13 %trunc_ln717_853"   --->   Operation 560 'sext' 'sext_ln1171_154' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln1171_818 = zext i8 %p_read_191"   --->   Operation 561 'zext' 'zext_ln1171_818' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 562 [1/1] (5.28ns)   --->   "%mul_ln1171_362 = mul i14 %zext_ln1171_818, i14 58"   --->   Operation 562 'mul' 'mul_ln1171_362' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 563 [1/1] (0.00ns)   --->   "%lshr_ln717_8 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_362, i32 3, i32 13"   --->   Operation 563 'partselect' 'lshr_ln717_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 564 [1/1] (0.00ns)   --->   "%r_V_26 = zext i8 %p_read_190"   --->   Operation 564 'zext' 'r_V_26' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 565 [1/1] (5.28ns)   --->   "%mul_ln1171_365 = mul i16 %r_V_26, i16 65450"   --->   Operation 565 'mul' 'mul_ln1171_365' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln717_856 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_365, i32 3, i32 15"   --->   Operation 566 'partselect' 'trunc_ln717_856' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln717_111 = sext i12 %trunc_ln717_859"   --->   Operation 567 'sext' 'sext_ln717_111' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln1171_163 = sext i13 %sub_ln1171_490"   --->   Operation 568 'sext' 'sext_ln1171_163' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 569 [1/1] (0.00ns)   --->   "%shl_ln1171_224 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_185, i2 0"   --->   Operation 569 'bitconcatenate' 'shl_ln1171_224' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln1171_845 = zext i10 %shl_ln1171_224"   --->   Operation 570 'zext' 'zext_ln1171_845' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 571 [1/1] (1.53ns)   --->   "%sub_ln1171_491 = sub i14 %sext_ln1171_163, i14 %zext_ln1171_845"   --->   Operation 571 'sub' 'sub_ln1171_491' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln717_865 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_491, i32 3, i32 13"   --->   Operation 572 'partselect' 'trunc_ln717_865' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 573 [1/1] (1.53ns)   --->   "%add_ln712_1697 = add i14 %sext_ln1171_154, i14 %sext_ln717_111"   --->   Operation 573 'add' 'add_ln712_1697' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 574 [1/1] (1.53ns)   --->   "%add_ln712_1724 = add i14 %sext_ln1171_149, i14 %sext_ln1171_152"   --->   Operation 574 'add' 'add_ln712_1724' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln712_519 = sext i14 %add_ln712_1803"   --->   Operation 575 'sext' 'sext_ln712_519' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln712_520 = sext i14 %add_ln712_1804"   --->   Operation 576 'sext' 'sext_ln712_520' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 577 [1/1] (1.52ns)   --->   "%add_ln712_1805 = add i15 %sext_ln712_520, i15 %sext_ln712_519"   --->   Operation 577 'add' 'add_ln712_1805' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.28>
ST_29 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln1171_740 = zext i12 %trunc_ln1171_4"   --->   Operation 578 'zext' 'zext_ln1171_740' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln717_379 = zext i11 %lshr_ln717_4"   --->   Operation 579 'zext' 'zext_ln717_379' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln1171_351 = sext i12 %trunc_ln717_840"   --->   Operation 580 'sext' 'sext_ln1171_351' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln1171_803 = zext i13 %sext_ln1171_351"   --->   Operation 581 'zext' 'zext_ln1171_803' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln717_383 = zext i11 %lshr_ln717_8"   --->   Operation 582 'zext' 'zext_ln717_383' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 583 [1/1] (0.00ns)   --->   "%r_V_28 = zext i8 %p_read_188"   --->   Operation 583 'zext' 'r_V_28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln1171_833 = zext i8 %p_read_188"   --->   Operation 584 'zext' 'zext_ln1171_833' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 585 [1/1] (0.00ns)   --->   "%shl_ln1171_222 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_188, i7 0"   --->   Operation 585 'bitconcatenate' 'shl_ln1171_222' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln1171_835 = zext i15 %shl_ln1171_222"   --->   Operation 586 'zext' 'zext_ln1171_835' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 587 [1/1] (1.53ns)   --->   "%sub_ln1171_489 = sub i16 0, i16 %zext_ln1171_835"   --->   Operation 587 'sub' 'sub_ln1171_489' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 588 [1/1] (0.00ns)   --->   "%trunc_ln717_860 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_489, i32 3, i32 15"   --->   Operation 588 'partselect' 'trunc_ln717_860' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 589 [1/1] (5.28ns)   --->   "%mul_ln1171_367 = mul i16 %r_V_28, i16 65446"   --->   Operation 589 'mul' 'mul_ln1171_367' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 590 [1/1] (0.00ns)   --->   "%trunc_ln717_861 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_367, i32 3, i32 15"   --->   Operation 590 'partselect' 'trunc_ln717_861' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 591 [1/1] (5.28ns)   --->   "%mul_ln1171_368 = mul i14 %zext_ln1171_833, i14 47"   --->   Operation 591 'mul' 'mul_ln1171_368' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln1171_32 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_368, i32 3, i32 13"   --->   Operation 592 'partselect' 'trunc_ln1171_32' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln1171_164 = sext i11 %trunc_ln717_865"   --->   Operation 593 'sext' 'sext_ln1171_164' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln712_482 = sext i14 %add_ln712_1723"   --->   Operation 594 'sext' 'sext_ln712_482' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln712_483 = sext i14 %add_ln712_1724"   --->   Operation 595 'sext' 'sext_ln712_483' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 596 [1/1] (1.52ns)   --->   "%add_ln712_1725 = add i15 %sext_ln712_483, i15 %sext_ln712_482"   --->   Operation 596 'add' 'add_ln712_1725' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 597 [1/1] (1.54ns)   --->   "%add_ln712_1728 = add i14 %sext_ln1171_164, i14 %zext_ln1171_740"   --->   Operation 597 'add' 'add_ln712_1728' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 598 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1734 = add i14 %zext_ln1171_803, i14 %zext_ln717_383"   --->   Operation 598 'add' 'add_ln712_1734' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 599 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1735 = add i14 %add_ln712_1734, i14 %zext_ln717_379"   --->   Operation 599 'add' 'add_ln712_1735' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln712_518 = sext i15 %add_ln712_1802"   --->   Operation 600 'sext' 'sext_ln712_518' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln712_521 = sext i15 %add_ln712_1805"   --->   Operation 601 'sext' 'sext_ln712_521' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 602 [1/1] (1.53ns)   --->   "%add_ln712_1806 = add i16 %sext_ln712_521, i16 %sext_ln712_518"   --->   Operation 602 'add' 'add_ln712_1806' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.28>
ST_30 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln1171_74 = zext i8 %p_read248"   --->   Operation 603 'zext' 'zext_ln1171_74' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 604 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read248, i5 0"   --->   Operation 604 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 605 [1/1] (1.53ns)   --->   "%sub_ln717 = sub i13 %shl_ln3, i13 %zext_ln1171_74"   --->   Operation 605 'sub' 'sub_ln717' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 606 [1/1] (0.00ns)   --->   "%lshr_ln717_1 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717, i32 3, i32 12"   --->   Operation 606 'partselect' 'lshr_ln717_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln1171_156 = sext i13 %trunc_ln717_856"   --->   Operation 607 'sext' 'sext_ln1171_156' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln1171_159 = sext i13 %trunc_ln717_860"   --->   Operation 608 'sext' 'sext_ln1171_159' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln1171_160 = sext i13 %trunc_ln717_861"   --->   Operation 609 'sext' 'sext_ln1171_160' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln1171_837 = zext i11 %trunc_ln1171_32"   --->   Operation 610 'zext' 'zext_ln1171_837' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 611 [1/1] (0.00ns)   --->   "%r_V_29 = zext i8 %p_read_187"   --->   Operation 611 'zext' 'r_V_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 612 [1/1] (5.28ns)   --->   "%mul_ln1171_371 = mul i14 %zext_ln1171_839, i14 46"   --->   Operation 612 'mul' 'mul_ln1171_371' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 613 [1/1] (0.00ns)   --->   "%trunc_ln1171_34 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_371, i32 3, i32 13"   --->   Operation 613 'partselect' 'trunc_ln1171_34' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 614 [1/1] (5.28ns)   --->   "%mul_ln1171_372 = mul i16 %r_V_29, i16 65451"   --->   Operation 614 'mul' 'mul_ln1171_372' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln717_862 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_372, i32 3, i32 15"   --->   Operation 615 'partselect' 'trunc_ln717_862' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 616 [1/1] (1.54ns)   --->   "%add_ln712_1709 = add i12 %trunc_ln1171_28, i12 %zext_ln1171_837"   --->   Operation 616 'add' 'add_ln712_1709' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln712_485 = sext i14 %add_ln712_1728"   --->   Operation 617 'sext' 'sext_ln712_485' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 618 [1/1] (1.52ns)   --->   "%add_ln712_1729 = add i15 %sext_ln712_485, i15 %sext_ln1171_159"   --->   Operation 618 'add' 'add_ln712_1729' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln712_677 = zext i14 %add_ln712_1735"   --->   Operation 619 'zext' 'zext_ln712_677' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln712_488 = sext i14 %add_ln712_1738"   --->   Operation 620 'sext' 'sext_ln712_488' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 621 [1/1] (1.52ns)   --->   "%add_ln712_1739 = add i15 %sext_ln712_488, i15 %zext_ln712_677"   --->   Operation 621 'add' 'add_ln712_1739' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 622 [1/1] (1.53ns)   --->   "%add_ln712_1749 = add i14 %sext_ln1171_156, i14 %sext_ln1171_160"   --->   Operation 622 'add' 'add_ln712_1749' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.28>
ST_31 : Operation 623 [1/1] (0.00ns)   --->   "%p_read_186 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read28"   --->   Operation 623 'read' 'p_read_186' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln1171_728 = zext i10 %lshr_ln717_1"   --->   Operation 624 'zext' 'zext_ln1171_728' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 625 [1/1] (0.00ns)   --->   "%shl_ln1171_206 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_198, i7 0"   --->   Operation 625 'bitconcatenate' 'shl_ln1171_206' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln1171_788 = zext i15 %shl_ln1171_206"   --->   Operation 626 'zext' 'zext_ln1171_788' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 627 [1/1] (1.53ns)   --->   "%sub_ln1171_475 = sub i16 0, i16 %zext_ln1171_788"   --->   Operation 627 'sub' 'sub_ln1171_475' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 628 [1/1] (0.00ns)   --->   "%trunc_ln717_833 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_475, i32 3, i32 15"   --->   Operation 628 'partselect' 'trunc_ln717_833' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 629 [1/1] (0.00ns)   --->   "%shl_ln1171_219 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_189, i6 0"   --->   Operation 629 'bitconcatenate' 'shl_ln1171_219' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln1171_829 = zext i14 %shl_ln1171_219"   --->   Operation 630 'zext' 'zext_ln1171_829' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 631 [1/1] (0.00ns)   --->   "%shl_ln1171_220 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_189, i1 0"   --->   Operation 631 'bitconcatenate' 'shl_ln1171_220' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln1171_830 = zext i9 %shl_ln1171_220"   --->   Operation 632 'zext' 'zext_ln1171_830' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 633 [1/1] (1.52ns)   --->   "%sub_ln1171_486 = sub i15 %zext_ln1171_830, i15 %zext_ln1171_829"   --->   Operation 633 'sub' 'sub_ln1171_486' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 634 [1/1] (0.00ns)   --->   "%trunc_ln717_858 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_486, i32 3, i32 14"   --->   Operation 634 'partselect' 'trunc_ln717_858' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln1171_840 = zext i11 %trunc_ln1171_34"   --->   Operation 635 'zext' 'zext_ln1171_840' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln1171_161 = sext i13 %trunc_ln717_862"   --->   Operation 636 'sext' 'sext_ln1171_161' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln1171_842 = zext i8 %p_read_186"   --->   Operation 637 'zext' 'zext_ln1171_842' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 638 [1/1] (5.28ns)   --->   "%mul_ln1171_373 = mul i15 %zext_ln1171_842, i15 32709"   --->   Operation 638 'mul' 'mul_ln1171_373' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln717_864 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_373, i32 3, i32 14"   --->   Operation 639 'partselect' 'trunc_ln717_864' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 640 [1/1] (5.28ns)   --->   "%mul_ln1171_374 = mul i15 %zext_ln1171_842, i15 73"   --->   Operation 640 'mul' 'mul_ln1171_374' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 641 [1/1] (0.00ns)   --->   "%lshr_ln717_1617_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_374, i32 3, i32 14"   --->   Operation 641 'partselect' 'lshr_ln717_1617_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 642 [1/1] (1.53ns)   --->   "%add_ln712_1698 = add i14 %sext_ln1171_161, i14 %zext_ln1171_728"   --->   Operation 642 'add' 'add_ln712_1698' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln712_496 = sext i14 %add_ln712_1749"   --->   Operation 643 'sext' 'sext_ln712_496' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln712_679 = zext i12 %add_ln712_1750"   --->   Operation 644 'zext' 'zext_ln712_679' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 645 [1/1] (1.52ns)   --->   "%add_ln712_1751 = add i15 %zext_ln712_679, i15 %sext_ln712_496"   --->   Operation 645 'add' 'add_ln712_1751' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln712_694 = zext i11 %add_ln712_1789"   --->   Operation 646 'zext' 'zext_ln712_694' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 647 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1790 = add i12 %zext_ln1171_840, i12 704"   --->   Operation 647 'add' 'add_ln712_1790' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 648 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1791 = add i12 %add_ln712_1790, i12 %zext_ln712_694"   --->   Operation 648 'add' 'add_ln712_1791' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 5.28>
ST_32 : Operation 649 [1/1] (0.00ns)   --->   "%r_V_1 = zext i8 %p_read147"   --->   Operation 649 'zext' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 650 [1/1] (5.28ns)   --->   "%mul_ln1171_301 = mul i15 %zext_ln1171_723, i15 32733"   --->   Operation 650 'mul' 'mul_ln1171_301' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln717_799 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_301, i32 3, i32 14"   --->   Operation 651 'partselect' 'trunc_ln717_799' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 652 [1/1] (5.28ns)   --->   "%mul_ln1171_303 = mul i16 %r_V_1, i16 65429"   --->   Operation 652 'mul' 'mul_ln1171_303' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 653 [1/1] (0.00ns)   --->   "%trunc_ln717_800 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_303, i32 3, i32 15"   --->   Operation 653 'partselect' 'trunc_ln717_800' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln1171_140 = sext i13 %trunc_ln717_833"   --->   Operation 654 'sext' 'sext_ln1171_140' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 655 [1/1] (0.00ns)   --->   "%sext_ln1171_354 = sext i12 %trunc_ln717_858"   --->   Operation 655 'sext' 'sext_ln1171_354' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln1171_355 = sext i12 %trunc_ln717_864"   --->   Operation 656 'sext' 'sext_ln1171_355' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 657 [1/1] (0.00ns)   --->   "%lshr_ln717_1617_cast_cast = zext i12 %lshr_ln717_1617_cast"   --->   Operation 657 'zext' 'lshr_ln717_1617_cast_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln712_468 = sext i14 %add_ln712_1695"   --->   Operation 658 'sext' 'sext_ln712_468' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 659 [1/1] (1.52ns)   --->   "%add_ln712_1696 = add i15 %sext_ln712_468, i15 %sext_ln1171_140"   --->   Operation 659 'add' 'add_ln712_1696' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln712_470 = sext i14 %add_ln712_1697"   --->   Operation 660 'sext' 'sext_ln712_470' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln712_471 = sext i14 %add_ln712_1698"   --->   Operation 661 'sext' 'sext_ln712_471' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 662 [1/1] (1.52ns)   --->   "%add_ln712_1699 = add i15 %sext_ln712_471, i15 %sext_ln712_470"   --->   Operation 662 'add' 'add_ln712_1699' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 663 [1/1] (1.54ns)   --->   "%add_ln712_1710 = add i13 %lshr_ln717_1617_cast_cast, i13 7968"   --->   Operation 663 'add' 'add_ln712_1710' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 664 [1/1] (1.54ns)   --->   "%add_ln712_1776 = add i13 %sext_ln1171_354, i13 %sext_ln1171_355"   --->   Operation 664 'add' 'add_ln712_1776' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln712_693 = zext i13 %add_ln712_1788"   --->   Operation 665 'zext' 'zext_ln712_693' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln712_695 = zext i12 %add_ln712_1791"   --->   Operation 666 'zext' 'zext_ln712_695' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 667 [1/1] (1.53ns)   --->   "%add_ln712_1792 = add i14 %zext_ln712_695, i14 %zext_ln712_693"   --->   Operation 667 'add' 'add_ln712_1792' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.28>
ST_33 : Operation 668 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read46, i3 0"   --->   Operation 668 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln1171_718 = zext i11 %shl_ln"   --->   Operation 669 'zext' 'zext_ln1171_718' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 670 [1/1] (0.00ns)   --->   "%shl_ln1171_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read46, i1 0"   --->   Operation 670 'bitconcatenate' 'shl_ln1171_s' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln1171_719 = zext i9 %shl_ln1171_s"   --->   Operation 671 'zext' 'zext_ln1171_719' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 672 [1/1] (1.48ns)   --->   "%sub_ln1171 = sub i12 %zext_ln1171_719, i12 %zext_ln1171_718"   --->   Operation 672 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171, i32 3, i32 11"   --->   Operation 673 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 674 [1/1] (0.00ns)   --->   "%r_V_2 = zext i8 %p_read248"   --->   Operation 674 'zext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 675 [1/1] (5.28ns)   --->   "%mul_ln1171_305 = mul i16 %r_V_2, i16 65457"   --->   Operation 675 'mul' 'mul_ln1171_305' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 676 [1/1] (0.00ns)   --->   "%trunc_ln717_801 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_305, i32 3, i32 15"   --->   Operation 676 'partselect' 'trunc_ln717_801' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln1171_735 = zext i8 %p_read450"   --->   Operation 677 'zext' 'zext_ln1171_735' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 678 [1/1] (5.28ns)   --->   "%mul_ln1171_309 = mul i14 %zext_ln1171_735, i14 16359"   --->   Operation 678 'mul' 'mul_ln1171_309' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 679 [1/1] (0.00ns)   --->   "%trunc_ln717_805 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_309, i32 3, i32 13"   --->   Operation 679 'partselect' 'trunc_ln717_805' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln712_469 = sext i15 %add_ln712_1696"   --->   Operation 680 'sext' 'sext_ln712_469' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln712_472 = sext i15 %add_ln712_1699"   --->   Operation 681 'sext' 'sext_ln712_472' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 682 [1/1] (1.53ns)   --->   "%add_ln712_1700 = add i16 %sext_ln712_472, i16 %sext_ln712_469"   --->   Operation 682 'add' 'add_ln712_1700' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln712_673 = zext i11 %add_ln712_1708"   --->   Operation 683 'zext' 'zext_ln712_673' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln712_674 = zext i12 %add_ln712_1709"   --->   Operation 684 'zext' 'zext_ln712_674' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln712_473 = sext i13 %add_ln712_1710"   --->   Operation 685 'sext' 'sext_ln712_473' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1711 = add i14 %sext_ln712_473, i14 %zext_ln712_674"   --->   Operation 686 'add' 'add_ln712_1711' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 687 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1712 = add i14 %add_ln712_1711, i14 %zext_ln712_673"   --->   Operation 687 'add' 'add_ln712_1712' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 688 [1/1] (0.00ns)   --->   "%sext_ln712_508 = sext i14 %add_ln712_1775"   --->   Operation 688 'sext' 'sext_ln712_508' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln712_509 = sext i13 %add_ln712_1776"   --->   Operation 689 'sext' 'sext_ln712_509' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 690 [1/1] (1.52ns)   --->   "%add_ln712_1777 = add i15 %sext_ln712_509, i15 %sext_ln712_508"   --->   Operation 690 'add' 'add_ln712_1777' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.28>
ST_34 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln1171_717 = zext i8 %p_read46"   --->   Operation 691 'zext' 'zext_ln1171_717' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i9 %trunc_ln"   --->   Operation 692 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 693 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read46, i2 0"   --->   Operation 693 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln1171_721 = zext i10 %tmp"   --->   Operation 694 'zext' 'zext_ln1171_721' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 695 [1/1] (1.41ns)   --->   "%sub_ln1171_511 = sub i11 %zext_ln1171_717, i11 %zext_ln1171_721"   --->   Operation 695 'sub' 'sub_ln1171_511' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln717_798 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_511, i32 3, i32 10"   --->   Operation 696 'partselect' 'trunc_ln717_798' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 697 [1/1] (0.00ns)   --->   "%sext_ln1171_113 = sext i12 %trunc_ln717_799"   --->   Operation 697 'sext' 'sext_ln1171_113' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln1171_115 = sext i13 %trunc_ln717_801"   --->   Operation 698 'sext' 'sext_ln1171_115' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln1171_734 = zext i8 %p_read450"   --->   Operation 699 'zext' 'zext_ln1171_734' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 700 [1/1] (5.28ns)   --->   "%mul_ln1171_310 = mul i15 %zext_ln1171_734, i15 32721"   --->   Operation 700 'mul' 'mul_ln1171_310' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln717_806 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_310, i32 3, i32 14"   --->   Operation 701 'partselect' 'trunc_ln717_806' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 702 [1/1] (5.28ns)   --->   "%mul_ln1171_313 = mul i15 %zext_ln1171_739, i15 32724"   --->   Operation 702 'mul' 'mul_ln1171_313' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 703 [1/1] (0.00ns)   --->   "%trunc_ln717_807 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_313, i32 3, i32 14"   --->   Operation 703 'partselect' 'trunc_ln717_807' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln712_672 = zext i15 %add_ln712_1706"   --->   Operation 704 'zext' 'zext_ln712_672' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln712_474 = sext i14 %add_ln712_1712"   --->   Operation 705 'sext' 'sext_ln712_474' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 706 [1/1] (1.53ns)   --->   "%add_ln712_1713 = add i16 %sext_ln712_474, i16 %zext_ln712_672"   --->   Operation 706 'add' 'add_ln712_1713' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 707 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1715 = add i14 %sext_ln1171_113, i14 %sext_ln1171_115"   --->   Operation 707 'add' 'add_ln712_1715' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 708 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1716 = add i14 %add_ln712_1715, i14 %sext_ln1171"   --->   Operation 708 'add' 'add_ln712_1716' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 5.28>
ST_35 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln1171_338 = sext i8 %trunc_ln717_798"   --->   Operation 709 'sext' 'sext_ln1171_338' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln1171_114 = sext i13 %trunc_ln717_800"   --->   Operation 710 'sext' 'sext_ln1171_114' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 711 [1/1] (0.00ns)   --->   "%trunc_ln717_916_cast = sext i12 %trunc_ln717_806"   --->   Operation 711 'sext' 'trunc_ln717_916_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln1171_121 = sext i12 %trunc_ln717_807"   --->   Operation 712 'sext' 'sext_ln1171_121' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 713 [1/1] (0.00ns)   --->   "%r_V_6 = zext i8 %p_read652"   --->   Operation 713 'zext' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln1171_743 = zext i8 %p_read652"   --->   Operation 714 'zext' 'zext_ln1171_743' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln717_369 = zext i8 %p_read652"   --->   Operation 715 'zext' 'zext_ln717_369' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 716 [1/1] (0.00ns)   --->   "%shl_ln717_194 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read652, i3 0"   --->   Operation 716 'bitconcatenate' 'shl_ln717_194' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln717_370 = zext i11 %shl_ln717_194"   --->   Operation 717 'zext' 'zext_ln717_370' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 718 [1/1] (1.48ns)   --->   "%sub_ln717_198 = sub i12 %zext_ln717_370, i12 %zext_ln717_369"   --->   Operation 718 'sub' 'sub_ln717_198' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 719 [1/1] (0.00ns)   --->   "%trunc_ln717_809 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_198, i32 3, i32 11"   --->   Operation 719 'partselect' 'trunc_ln717_809' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 720 [1/1] (5.28ns)   --->   "%mul_ln1171_314 = mul i16 %r_V_6, i16 65450"   --->   Operation 720 'mul' 'mul_ln1171_314' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 721 [1/1] (0.00ns)   --->   "%trunc_ln717_810 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_314, i32 3, i32 15"   --->   Operation 721 'partselect' 'trunc_ln717_810' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 722 [1/1] (5.28ns)   --->   "%mul_ln1171_315 = mul i15 %zext_ln1171_743, i15 32725"   --->   Operation 722 'mul' 'mul_ln1171_315' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 723 [1/1] (0.00ns)   --->   "%trunc_ln717_811 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_315, i32 3, i32 14"   --->   Operation 723 'partselect' 'trunc_ln717_811' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 724 [1/1] (0.00ns)   --->   "%shl_ln1171_201 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read1157, i6 0"   --->   Operation 724 'bitconcatenate' 'shl_ln1171_201' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln1171_770 = zext i14 %shl_ln1171_201"   --->   Operation 725 'zext' 'zext_ln1171_770' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 726 [1/1] (1.52ns)   --->   "%sub_ln1171_468 = sub i15 0, i15 %zext_ln1171_770"   --->   Operation 726 'sub' 'sub_ln1171_468' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 727 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712 = add i14 %sext_ln1171_114, i14 %sext_ln1171_121"   --->   Operation 727 'add' 'add_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 728 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1691 = add i14 %add_ln712, i14 %sext_ln1171_338"   --->   Operation 728 'add' 'add_ln712_1691' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln712_476 = sext i14 %add_ln712_1716"   --->   Operation 729 'sext' 'sext_ln712_476' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln712_479 = sext i15 %add_ln712_1719"   --->   Operation 730 'sext' 'sext_ln712_479' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 731 [1/1] (1.53ns)   --->   "%add_ln712_1720 = add i16 %sext_ln712_479, i16 %sext_ln712_476"   --->   Operation 731 'add' 'add_ln712_1720' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln712_512 = sext i14 %add_ln712_1795"   --->   Operation 732 'sext' 'sext_ln712_512' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 733 [1/1] (1.52ns)   --->   "%add_ln712_1796 = add i15 %sext_ln712_512, i15 %trunc_ln717_916_cast"   --->   Operation 733 'add' 'add_ln712_1796' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.28>
ST_36 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln1171_339 = sext i10 %trunc_ln717_803"   --->   Operation 734 'sext' 'sext_ln1171_339' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln1171_340 = sext i11 %trunc_ln717_805"   --->   Operation 735 'sext' 'sext_ln1171_340' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln1171_341 = sext i9 %trunc_ln717_809"   --->   Operation 736 'sext' 'sext_ln1171_341' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln1171_744 = zext i10 %sext_ln1171_341"   --->   Operation 737 'zext' 'zext_ln1171_744' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln1171_342 = sext i12 %trunc_ln717_811"   --->   Operation 738 'sext' 'sext_ln1171_342' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln1171_750 = zext i8 %p_read753"   --->   Operation 739 'zext' 'zext_ln1171_750' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 740 [1/1] (5.28ns)   --->   "%mul_ln1171_317 = mul i14 %zext_ln1171_750, i14 16359"   --->   Operation 740 'mul' 'mul_ln1171_317' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 741 [1/1] (0.00ns)   --->   "%trunc_ln717_813 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_317, i32 3, i32 13"   --->   Operation 741 'partselect' 'trunc_ln717_813' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 742 [1/1] (0.00ns)   --->   "%r_V_8 = zext i8 %p_read854"   --->   Operation 742 'zext' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 743 [1/1] (5.28ns)   --->   "%mul_ln1171_321 = mul i16 %r_V_8, i16 65434"   --->   Operation 743 'mul' 'mul_ln1171_321' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 744 [1/1] (0.00ns)   --->   "%trunc_ln717_815 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_321, i32 3, i32 15"   --->   Operation 744 'partselect' 'trunc_ln717_815' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln1171_766 = zext i8 %p_read1157"   --->   Operation 745 'zext' 'zext_ln1171_766' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln1171_133 = sext i15 %sub_ln1171_468"   --->   Operation 746 'sext' 'sext_ln1171_133' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 747 [1/1] (0.00ns)   --->   "%shl_ln1171_202 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read1157, i3 0"   --->   Operation 747 'bitconcatenate' 'shl_ln1171_202' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln1171_771 = zext i11 %shl_ln1171_202"   --->   Operation 748 'zext' 'zext_ln1171_771' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 749 [1/1] (1.53ns)   --->   "%sub_ln1171_469 = sub i16 %sext_ln1171_133, i16 %zext_ln1171_771"   --->   Operation 749 'sub' 'sub_ln1171_469' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 750 [1/1] (0.00ns)   --->   "%trunc_ln717_822 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_469, i32 3, i32 15"   --->   Operation 750 'partselect' 'trunc_ln717_822' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 751 [1/1] (1.30ns)   --->   "%sub_ln1171_470 = sub i9 0, i9 %zext_ln1171_766"   --->   Operation 751 'sub' 'sub_ln1171_470' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 752 [1/1] (0.00ns)   --->   "%trunc_ln717_824 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_470, i32 3, i32 8"   --->   Operation 752 'partselect' 'trunc_ln717_824' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 753 [1/1] (1.54ns)   --->   "%add_ln712_1730 = add i12 %zext_ln1171_744, i12 %trunc_ln1171_11"   --->   Operation 753 'add' 'add_ln712_1730' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 754 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1767 = add i13 %sext_ln1171_340, i13 %sext_ln1171_342"   --->   Operation 754 'add' 'add_ln712_1767' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 755 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1768 = add i13 %add_ln712_1767, i13 %sext_ln1171_339"   --->   Operation 755 'add' 'add_ln712_1768' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 5.28>
ST_37 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln1171_125 = sext i11 %trunc_ln717_813"   --->   Operation 756 'sext' 'sext_ln1171_125' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln1171_127 = sext i13 %trunc_ln717_815"   --->   Operation 757 'sext' 'sext_ln1171_127' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 758 [1/1] (5.28ns)   --->   "%mul_ln1171_322 = mul i16 %r_V_9, i16 65439"   --->   Operation 758 'mul' 'mul_ln1171_322' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln717_816 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_322, i32 3, i32 15"   --->   Operation 759 'partselect' 'trunc_ln717_816' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 760 [1/1] (5.28ns)   --->   "%mul_ln1171_323 = mul i16 %r_V_9, i16 65433"   --->   Operation 760 'mul' 'mul_ln1171_323' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 761 [1/1] (0.00ns)   --->   "%trunc_ln717_817 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_323, i32 3, i32 15"   --->   Operation 761 'partselect' 'trunc_ln717_817' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 762 [1/1] (0.00ns)   --->   "%shl_ln1171_200 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read1056, i1 0"   --->   Operation 762 'bitconcatenate' 'shl_ln1171_200' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln1171_765 = zext i9 %shl_ln1171_200"   --->   Operation 763 'zext' 'zext_ln1171_765' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 764 [1/1] (1.36ns)   --->   "%sub_ln1171_467 = sub i10 0, i10 %zext_ln1171_765"   --->   Operation 764 'sub' 'sub_ln1171_467' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 765 [1/1] (0.00ns)   --->   "%trunc_ln717_820 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_467, i32 3, i32 9"   --->   Operation 765 'partselect' 'trunc_ln717_820' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln1171_131 = sext i7 %trunc_ln717_820"   --->   Operation 766 'sext' 'sext_ln1171_131' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln1171_134 = sext i13 %trunc_ln717_822"   --->   Operation 767 'sext' 'sext_ln1171_134' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 768 [1/1] (1.53ns)   --->   "%add_ln712_1769 = add i14 %sext_ln1171_125, i14 %sext_ln1171_127"   --->   Operation 768 'add' 'add_ln712_1769' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 769 [1/1] (1.53ns)   --->   "%add_ln712_1770 = add i14 %sext_ln1171_131, i14 %sext_ln1171_134"   --->   Operation 769 'add' 'add_ln712_1770' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.28>
ST_38 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln1171_122 = sext i13 %trunc_ln717_810"   --->   Operation 770 'sext' 'sext_ln1171_122' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln1171_343 = sext i13 %trunc_ln717_816"   --->   Operation 771 'sext' 'sext_ln1171_343' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln1171_129 = sext i13 %trunc_ln717_817"   --->   Operation 772 'sext' 'sext_ln1171_129' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 773 [1/1] (0.00ns)   --->   "%r_V_10 = zext i8 %p_read1056"   --->   Operation 773 'zext' 'r_V_10' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 774 [1/1] (5.28ns)   --->   "%mul_ln1171_327 = mul i16 %r_V_10, i16 65441"   --->   Operation 774 'mul' 'mul_ln1171_327' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 775 [1/1] (0.00ns)   --->   "%trunc_ln717_821 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_327, i32 3, i32 15"   --->   Operation 775 'partselect' 'trunc_ln717_821' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 776 [1/1] (5.28ns)   --->   "%mul_ln1171_333 = mul i16 %r_V_13, i16 65451"   --->   Operation 776 'mul' 'mul_ln1171_333' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 777 [1/1] (0.00ns)   --->   "%trunc_ln717_827 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_333, i32 3, i32 15"   --->   Operation 777 'partselect' 'trunc_ln717_827' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln712_619 = sext i13 %add_ln712_1721"   --->   Operation 778 'sext' 'sext_ln712_619' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 779 [1/1] (1.53ns)   --->   "%add_ln712_1722 = add i14 %sext_ln712_619, i14 %sext_ln1171_343"   --->   Operation 779 'add' 'add_ln712_1722' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 780 [1/1] (1.53ns)   --->   "%add_ln712_1742 = add i14 %sext_ln1171_122, i14 %sext_ln1171_129"   --->   Operation 780 'add' 'add_ln712_1742' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln712_622 = sext i13 %add_ln712_1768"   --->   Operation 781 'sext' 'sext_ln712_622' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln712_503 = sext i14 %add_ln712_1769"   --->   Operation 782 'sext' 'sext_ln712_503' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 783 [1/1] (0.00ns)   --->   "%sext_ln712_504 = sext i14 %add_ln712_1770"   --->   Operation 783 'sext' 'sext_ln712_504' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 784 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1771 = add i15 %sext_ln712_504, i15 %sext_ln712_503"   --->   Operation 784 'add' 'add_ln712_1771' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 785 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1772 = add i15 %add_ln712_1771, i15 %sext_ln712_622"   --->   Operation 785 'add' 'add_ln712_1772' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 38> <Delay = 5.28>
ST_39 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln1171_132 = sext i13 %trunc_ln717_821"   --->   Operation 786 'sext' 'sext_ln1171_132' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 787 [1/1] (0.00ns)   --->   "%trunc_ln717_946_cast = sext i6 %trunc_ln717_824"   --->   Operation 787 'sext' 'trunc_ln717_946_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 788 [1/1] (0.00ns)   --->   "%trunc_ln717_950_cast = sext i13 %trunc_ln717_827"   --->   Operation 788 'sext' 'trunc_ln717_950_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln1171_779 = zext i8 %p_read_199"   --->   Operation 789 'zext' 'zext_ln1171_779' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 790 [1/1] (5.28ns)   --->   "%mul_ln1171_334 = mul i14 %zext_ln1171_779, i14 57"   --->   Operation 790 'mul' 'mul_ln1171_334' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 791 [1/1] (0.00ns)   --->   "%trunc_ln1171_15 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_334, i32 3, i32 13"   --->   Operation 791 'partselect' 'trunc_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 792 [1/1] (5.28ns)   --->   "%mul_ln1171_335 = mul i14 %zext_ln1171_779, i14 16357"   --->   Operation 792 'mul' 'mul_ln1171_335' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 793 [1/1] (0.00ns)   --->   "%trunc_ln717_829 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_335, i32 3, i32 13"   --->   Operation 793 'partselect' 'trunc_ln717_829' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 794 [1/1] (0.00ns)   --->   "%shl_ln1171_205 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_198, i3 0"   --->   Operation 794 'bitconcatenate' 'shl_ln1171_205' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln1171_787 = zext i11 %shl_ln1171_205"   --->   Operation 795 'zext' 'zext_ln1171_787' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 796 [1/1] (1.48ns)   --->   "%sub_ln1171_473 = sub i12 0, i12 %zext_ln1171_787"   --->   Operation 796 'sub' 'sub_ln1171_473' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln712_466 = sext i14 %add_ln712_1692"   --->   Operation 797 'sext' 'sext_ln712_466' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 798 [1/1] (1.52ns)   --->   "%add_ln712_1693 = add i15 %sext_ln712_466, i15 %sext_ln1171_132"   --->   Operation 798 'add' 'add_ln712_1693' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln712_481 = sext i14 %add_ln712_1722"   --->   Operation 799 'sext' 'sext_ln712_481' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln712_484 = sext i15 %add_ln712_1725"   --->   Operation 800 'sext' 'sext_ln712_484' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 801 [1/1] (1.53ns)   --->   "%add_ln712_1726 = add i16 %sext_ln712_484, i16 %sext_ln712_481"   --->   Operation 801 'add' 'add_ln712_1726' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 802 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1797 = add i14 %trunc_ln717_946_cast, i14 %trunc_ln717_950_cast"   --->   Operation 802 'add' 'add_ln712_1797' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln712_624 = sext i13 %add_ln712_1798"   --->   Operation 803 'sext' 'sext_ln712_624' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 804 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1799 = add i14 %sext_ln712_624, i14 %add_ln712_1797"   --->   Operation 804 'add' 'add_ln712_1799' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 39> <Delay = 5.28>
ST_40 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln1171_774 = zext i12 %trunc_ln1171_13"   --->   Operation 805 'zext' 'zext_ln1171_774' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln1171_780 = zext i11 %trunc_ln1171_15"   --->   Operation 806 'zext' 'zext_ln1171_780' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln1171_784 = zext i8 %p_read_198"   --->   Operation 807 'zext' 'zext_ln1171_784' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln1171_785 = zext i8 %p_read_198"   --->   Operation 808 'zext' 'zext_ln1171_785' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 809 [1/1] (1.30ns)   --->   "%sub_ln1171_472 = sub i9 0, i9 %zext_ln1171_785"   --->   Operation 809 'sub' 'sub_ln1171_472' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 810 [1/1] (0.00ns)   --->   "%trunc_ln717_831 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_472, i32 3, i32 8"   --->   Operation 810 'partselect' 'trunc_ln717_831' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln1171_138 = sext i12 %sub_ln1171_473"   --->   Operation 811 'sext' 'sext_ln1171_138' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 812 [1/1] (1.54ns)   --->   "%sub_ln1171_474 = sub i13 %sext_ln1171_138, i13 %zext_ln1171_784"   --->   Operation 812 'sub' 'sub_ln1171_474' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 813 [1/1] (0.00ns)   --->   "%trunc_ln717_832 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_474, i32 3, i32 12"   --->   Operation 813 'partselect' 'trunc_ln717_832' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln1171_790 = zext i8 %p_read_197"   --->   Operation 814 'zext' 'zext_ln1171_790' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 815 [1/1] (5.28ns)   --->   "%mul_ln1171_339 = mul i15 %zext_ln1171_790, i15 32725"   --->   Operation 815 'mul' 'mul_ln1171_339' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 816 [1/1] (0.00ns)   --->   "%trunc_ln717_834 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_339, i32 3, i32 14"   --->   Operation 816 'partselect' 'trunc_ln717_834' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 817 [1/1] (0.00ns)   --->   "%r_V_19 = zext i8 %p_read_195"   --->   Operation 817 'zext' 'r_V_19' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 818 [1/1] (5.28ns)   --->   "%mul_ln1171_347 = mul i16 %r_V_19, i16 65453"   --->   Operation 818 'mul' 'mul_ln1171_347' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 819 [1/1] (0.00ns)   --->   "%trunc_ln717_839 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_347, i32 3, i32 15"   --->   Operation 819 'partselect' 'trunc_ln717_839' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln712_465 = sext i14 %add_ln712_1691"   --->   Operation 820 'sext' 'sext_ln712_465' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 821 [1/1] (0.00ns)   --->   "%sext_ln712_467 = sext i15 %add_ln712_1693"   --->   Operation 821 'sext' 'sext_ln712_467' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 822 [1/1] (1.53ns)   --->   "%add_ln712_1694 = add i16 %sext_ln712_467, i16 %sext_ln712_465"   --->   Operation 822 'add' 'add_ln712_1694' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln712_675 = zext i12 %add_ln712_1730"   --->   Operation 823 'zext' 'zext_ln712_675' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 824 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1731 = add i13 %zext_ln1171_774, i13 %zext_ln1171_780"   --->   Operation 824 'add' 'add_ln712_1731' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 825 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1732 = add i13 %add_ln712_1731, i13 %zext_ln712_675"   --->   Operation 825 'add' 'add_ln712_1732' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln712_513 = sext i15 %add_ln712_1796"   --->   Operation 826 'sext' 'sext_ln712_513' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln712_516 = sext i14 %add_ln712_1799"   --->   Operation 827 'sext' 'sext_ln712_516' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 828 [1/1] (1.53ns)   --->   "%add_ln712_1800 = add i16 %sext_ln712_516, i16 %sext_ln712_513"   --->   Operation 828 'add' 'add_ln712_1800' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.28>
ST_41 : Operation 829 [1/1] (0.00ns)   --->   "%shl_ln1171_185 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read46, i4 0"   --->   Operation 829 'bitconcatenate' 'shl_ln1171_185' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 830 [1/1] (0.00ns)   --->   "%zext_ln1171_720 = zext i12 %shl_ln1171_185"   --->   Operation 830 'zext' 'zext_ln1171_720' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 831 [1/1] (1.54ns)   --->   "%sub_ln1171_458 = sub i13 0, i13 %zext_ln1171_720"   --->   Operation 831 'sub' 'sub_ln1171_458' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln717_253 = sext i11 %trunc_ln717_829"   --->   Operation 832 'sext' 'sext_ln717_253' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln1171_139 = sext i10 %trunc_ln717_832"   --->   Operation 833 'sext' 'sext_ln1171_139' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 834 [1/1] (0.00ns)   --->   "%sext_ln717_109 = sext i13 %trunc_ln717_839"   --->   Operation 834 'sext' 'sext_ln717_109' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln1171_810 = zext i8 %p_read2066"   --->   Operation 835 'zext' 'zext_ln1171_810' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 836 [1/1] (5.28ns)   --->   "%mul_ln1171_354 = mul i14 %zext_ln1171_810, i14 16363"   --->   Operation 836 'mul' 'mul_ln1171_354' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 837 [1/1] (0.00ns)   --->   "%trunc_ln717_846 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_354, i32 3, i32 13"   --->   Operation 837 'partselect' 'trunc_ln717_846' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln1171_812 = zext i8 %p_read2167"   --->   Operation 838 'zext' 'zext_ln1171_812' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 839 [1/1] (5.28ns)   --->   "%mul_ln1171_356 = mul i15 %zext_ln1171_812, i15 32711"   --->   Operation 839 'mul' 'mul_ln1171_356' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 840 [1/1] (0.00ns)   --->   "%trunc_ln717_849 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_356, i32 3, i32 14"   --->   Operation 840 'partselect' 'trunc_ln717_849' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1701 = add i16 %add_ln712_1700, i16 %add_ln712_1694"   --->   Operation 841 'add' 'add_ln712_1701' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 842 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1714 = add i16 %add_ln712_1713, i16 %add_ln712_1701"   --->   Operation 842 'add' 'add_ln712_1714' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln712_486 = sext i15 %add_ln712_1729"   --->   Operation 843 'sext' 'sext_ln712_486' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln712_676 = zext i13 %add_ln712_1732"   --->   Operation 844 'zext' 'zext_ln712_676' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 845 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1733 = add i16 %zext_ln712_676, i16 %sext_ln712_486"   --->   Operation 845 'add' 'add_ln712_1733' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 846 [1/1] (0.00ns)   --->   "%sext_ln712_489 = sext i15 %add_ln712_1739"   --->   Operation 846 'sext' 'sext_ln712_489' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 847 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1740 = add i16 %sext_ln712_489, i16 %add_ln712_1733"   --->   Operation 847 'add' 'add_ln712_1740' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 848 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1773 = add i14 %sext_ln1171_139, i14 %sext_ln717_109"   --->   Operation 848 'add' 'add_ln712_1773' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 849 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1774 = add i14 %add_ln712_1773, i14 %sext_ln717_253"   --->   Operation 849 'add' 'add_ln712_1774' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 850 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1807 = add i16 %add_ln712_1806, i16 %add_ln712_1800"   --->   Operation 850 'add' 'add_ln712_1807' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 851 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1822 = add i16 %add_ln712_1821, i16 %add_ln712_1807"   --->   Operation 851 'add' 'add_ln712_1822' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 41> <Delay = 5.28>
ST_42 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln1171_716 = zext i8 %p_read46"   --->   Operation 852 'zext' 'zext_ln1171_716' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln1171_110 = sext i13 %sub_ln1171_458"   --->   Operation 853 'sext' 'sext_ln1171_110' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 854 [1/1] (1.53ns)   --->   "%sub_ln1171_459 = sub i14 %sext_ln1171_110, i14 %zext_ln1171_716"   --->   Operation 854 'sub' 'sub_ln1171_459' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_459, i32 3, i32 13"   --->   Operation 855 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln1171_347 = sext i6 %trunc_ln717_831"   --->   Operation 856 'sext' 'sext_ln1171_347' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln1171_348 = sext i12 %trunc_ln717_834"   --->   Operation 857 'sext' 'sext_ln1171_348' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln1171_352 = sext i11 %trunc_ln717_846"   --->   Operation 858 'sext' 'sext_ln1171_352' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 859 [1/1] (5.28ns)   --->   "%mul_ln1171_358 = mul i14 %zext_ln1171_816, i14 16359"   --->   Operation 859 'mul' 'mul_ln1171_358' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 860 [1/1] (0.00ns)   --->   "%trunc_ln717_852 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_358, i32 3, i32 13"   --->   Operation 860 'partselect' 'trunc_ln717_852' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 861 [1/1] (0.00ns)   --->   "%r_V_25 = zext i8 %p_read_191"   --->   Operation 861 'zext' 'r_V_25' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 862 [1/1] (5.28ns)   --->   "%mul_ln1171_363 = mul i16 %r_V_25, i16 65444"   --->   Operation 862 'mul' 'mul_ln1171_363' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 863 [1/1] (0.00ns)   --->   "%trunc_ln717_854 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_363, i32 3, i32 15"   --->   Operation 863 'partselect' 'trunc_ln717_854' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 864 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1727 = add i16 %add_ln712_1726, i16 %add_ln712_1720"   --->   Operation 864 'add' 'add_ln712_1727' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 865 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1741 = add i16 %add_ln712_1740, i16 %add_ln712_1727"   --->   Operation 865 'add' 'add_ln712_1741' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 866 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1744 = add i13 %sext_ln1171_348, i13 %sext_ln1171_352"   --->   Operation 866 'add' 'add_ln712_1744' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 867 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1745 = add i13 %add_ln712_1744, i13 %sext_ln1171_347"   --->   Operation 867 'add' 'add_ln712_1745' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln712_507 = sext i14 %add_ln712_1774"   --->   Operation 868 'sext' 'sext_ln712_507' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln712_510 = sext i15 %add_ln712_1777"   --->   Operation 869 'sext' 'sext_ln712_510' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 870 [1/1] (1.53ns)   --->   "%add_ln712_1778 = add i16 %sext_ln712_510, i16 %sext_ln712_507"   --->   Operation 870 'add' 'add_ln712_1778' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.28>
ST_43 : Operation 871 [1/1] (0.00ns)   --->   "%sext_ln1171_111 = sext i11 %trunc_ln717_s"   --->   Operation 871 'sext' 'sext_ln1171_111' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln1171_353 = sext i12 %trunc_ln717_849"   --->   Operation 872 'sext' 'sext_ln1171_353' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln1171_153 = sext i11 %trunc_ln717_852"   --->   Operation 873 'sext' 'sext_ln1171_153' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 874 [1/1] (0.00ns)   --->   "%sext_ln1171_155 = sext i13 %trunc_ln717_854"   --->   Operation 874 'sext' 'sext_ln1171_155' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 875 [1/1] (0.00ns)   --->   "%r_V_31 = zext i8 %p_read_185"   --->   Operation 875 'zext' 'r_V_31' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 876 [1/1] (5.28ns)   --->   "%mul_ln1171_376 = mul i16 %r_V_31, i16 65454"   --->   Operation 876 'mul' 'mul_ln1171_376' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 877 [1/1] (0.00ns)   --->   "%trunc_ln717_866 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_376, i32 3, i32 15"   --->   Operation 877 'partselect' 'trunc_ln717_866' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln712_490 = sext i14 %add_ln712_1742"   --->   Operation 878 'sext' 'sext_ln712_490' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 879 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1743 = add i15 %sext_ln712_490, i15 %sext_ln1171_111"   --->   Operation 879 'add' 'add_ln712_1743' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 880 [1/1] (0.00ns)   --->   "%sext_ln712_620 = sext i13 %add_ln712_1745"   --->   Operation 880 'sext' 'sext_ln712_620' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 881 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1746 = add i15 %sext_ln712_620, i15 %add_ln712_1743"   --->   Operation 881 'add' 'add_ln712_1746' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 882 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1747 = add i14 %sext_ln1171_153, i14 %sext_ln1171_155"   --->   Operation 882 'add' 'add_ln712_1747' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 883 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1748 = add i14 %add_ln712_1747, i14 %sext_ln1171_353"   --->   Operation 883 'add' 'add_ln712_1748' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 1.53>
ST_44 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln1171_165 = sext i13 %trunc_ln717_866"   --->   Operation 884 'sext' 'sext_ln1171_165' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln712_495 = sext i14 %add_ln712_1748"   --->   Operation 885 'sext' 'sext_ln712_495' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln712_497 = sext i15 %add_ln712_1751"   --->   Operation 886 'sext' 'sext_ln712_497' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 887 [1/1] (1.53ns)   --->   "%add_ln712_1752 = add i16 %sext_ln712_497, i16 %sext_ln712_495"   --->   Operation 887 'add' 'add_ln712_1752' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln712_688 = zext i12 %add_ln712_1780"   --->   Operation 888 'zext' 'zext_ln712_688' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 889 [1/1] (1.53ns)   --->   "%add_ln712_1781 = add i14 %zext_ln712_688, i14 %sext_ln1171_165"   --->   Operation 889 'add' 'add_ln712_1781' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.18>
ST_45 : Operation 890 [1/1] (0.00ns)   --->   "%sext_ln712_621 = sext i15 %add_ln712_1746"   --->   Operation 890 'sext' 'sext_ln712_621' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 891 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1753 = add i16 %add_ln712_1752, i16 %sext_ln712_621"   --->   Operation 891 'add' 'add_ln712_1753' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 892 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1766 = add i16 %add_ln712_1765, i16 %add_ln712_1753"   --->   Operation 892 'add' 'add_ln712_1766' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln712_511 = sext i14 %add_ln712_1781"   --->   Operation 893 'sext' 'sext_ln712_511' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln712_691 = zext i15 %add_ln712_1784"   --->   Operation 894 'zext' 'zext_ln712_691' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 895 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1785 = add i16 %zext_ln712_691, i16 %sext_ln712_511"   --->   Operation 895 'add' 'add_ln712_1785' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln712_696 = zext i14 %add_ln712_1792"   --->   Operation 896 'zext' 'zext_ln712_696' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 897 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1793 = add i16 %zext_ln712_696, i16 %add_ln712_1785"   --->   Operation 897 'add' 'add_ln712_1793' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 46 <SV = 45> <Delay = 3.18>
ST_46 : Operation 898 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 100, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 898 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 899 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 2, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 899 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln712_623 = sext i15 %add_ln712_1772"   --->   Operation 900 'sext' 'sext_ln712_623' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 901 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1779 = add i16 %add_ln712_1778, i16 %sext_ln712_623"   --->   Operation 901 'add' 'add_ln712_1779' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 902 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1794 = add i16 %add_ln712_1793, i16 %add_ln712_1779"   --->   Operation 902 'add' 'add_ln712_1794' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 903 [1/1] (0.00ns)   --->   "%mrv = insertvalue i80 <undef>, i16 %add_ln712_1741" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 903 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 904 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i80 %mrv, i16 %add_ln712_1766" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 904 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 905 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i80 %mrv_1, i16 %add_ln712_1794" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 905 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 906 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i80 %mrv_2, i16 %add_ln712_1714" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 906 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 907 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i80 %mrv_3, i16 %add_ln712_1822" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 907 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 908 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i80 %mrv_4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 908 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.416ns.

 <State 1>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read1056') on port 'p_read10' [52]  (0 ns)
	'mul' operation ('mul_ln1171_328') [293]  (5.28 ns)

 <State 2>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read_195') on port 'p_read17' [45]  (0 ns)
	'mul' operation ('mul_ln1171_346') [426]  (5.28 ns)

 <State 3>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read_193') on port 'p_read19' [43]  (0 ns)
	'mul' operation ('mul_ln1171_352') [470]  (5.28 ns)

 <State 4>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read_192') on port 'p_read22' [40]  (0 ns)
	'mul' operation ('mul_ln1171_359') [520]  (5.28 ns)

 <State 5>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read_190') on port 'p_read24' [38]  (0 ns)
	'mul' operation ('mul_ln1171_364') [551]  (5.28 ns)

 <State 6>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read_189') on port 'p_read25' [37]  (0 ns)
	'mul' operation ('mul_ln1171_366') [579]  (5.28 ns)

 <State 7>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_369') [618]  (5.28 ns)

 <State 8>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read46') on port 'p_read' [62]  (0 ns)
	'mul' operation ('mul_ln1171') [80]  (5.28 ns)

 <State 9>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln717') [88]  (5.28 ns)

 <State 10>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_302') [101]  (5.28 ns)

 <State 11>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read248') on port 'p_read2' [60]  (0 ns)
	'mul' operation ('mul_ln1171_306') [115]  (5.28 ns)

 <State 12>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read450') on port 'p_read4' [58]  (0 ns)
	'mul' operation ('mul_ln1171_308') [150]  (5.28 ns)

 <State 13>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_312') [175]  (5.28 ns)

 <State 14>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_318') [223]  (5.28 ns)

 <State 15>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read854') on port 'p_read8' [54]  (0 ns)
	'mul' operation ('mul_ln1171_320') [231]  (5.28 ns)

 <State 16>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read955') on port 'p_read9' [53]  (0 ns)
	'mul' operation ('mul_ln1171_324') [268]  (5.28 ns)

 <State 17>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_326') [276]  (5.28 ns)

 <State 18>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_330') [302]  (5.28 ns)

 <State 19>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read_200') on port 'p_read12' [50]  (0 ns)
	'mul' operation ('mul_ln1171_332') [339]  (5.28 ns)

 <State 20>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_336') [364]  (5.28 ns)

 <State 21>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read_197') on port 'p_read15' [47]  (0 ns)
	'mul' operation ('mul_ln1171_340') [397]  (5.28 ns)

 <State 22>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read_196') on port 'p_read16' [46]  (0 ns)
	'mul' operation ('mul_ln1171_342') [405]  (5.28 ns)

 <State 23>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_344') [411]  (5.28 ns)

 <State 24>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln717_177') [435]  (5.28 ns)

 <State 25>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_350') [455]  (5.28 ns)

 <State 26>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_353') [473]  (5.28 ns)

 <State 27>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_357') [514]  (5.28 ns)

 <State 28>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_362') [530]  (5.28 ns)

 <State 29>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_367') [608]  (5.28 ns)

 <State 30>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_371') [625]  (5.28 ns)

 <State 31>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read_186') on port 'p_read28' [34]  (0 ns)
	'mul' operation ('mul_ln1171_373') [637]  (5.28 ns)

 <State 32>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_301') [94]  (5.28 ns)

 <State 33>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_305') [112]  (5.28 ns)

 <State 34>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_310') [161]  (5.28 ns)

 <State 35>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_314') [195]  (5.28 ns)

 <State 36>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_317') [220]  (5.28 ns)

 <State 37>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_322') [255]  (5.28 ns)

 <State 38>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_327') [290]  (5.28 ns)

 <State 39>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_334') [347]  (5.28 ns)

 <State 40>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_339') [394]  (5.28 ns)

 <State 41>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_354') [483]  (5.28 ns)

 <State 42>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_358') [517]  (5.28 ns)

 <State 43>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_376') [657]  (5.28 ns)

 <State 44>: 1.54ns
The critical path consists of the following:
	'add' operation ('add_ln712_1781') [816]  (1.54 ns)

 <State 45>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_1753') [768]  (0 ns)
	'add' operation ('add_ln712_1766') [792]  (3.19 ns)

 <State 46>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_1779') [813]  (0 ns)
	'add' operation ('add_ln712_1794') [838]  (3.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
