

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_s'
================================================================
* Date:           Wed Jul 19 12:18:48 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.547 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     86|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|      -|    -|
|Register         |        -|   -|      -|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|      0|     86|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  66|  28800|  14400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln415_1_fu_260_p2      |         +|   0|  0|   8|           8|           8|
    |add_ln415_fu_126_p2        |         +|   0|  0|   8|           8|           8|
    |and_ln412_1_fu_250_p2      |       and|   0|  0|   1|           1|           1|
    |and_ln412_fu_116_p2        |       and|   0|  0|   1|           1|           1|
    |icmp_ln1049_1_fu_284_p2    |      icmp|   0|  0|   2|           4|           2|
    |icmp_ln1049_fu_150_p2      |      icmp|   0|  0|   2|           4|           2|
    |icmp_ln1547_1_fu_194_p2    |      icmp|   0|  0|   7|          16|           1|
    |icmp_ln1547_fu_60_p2       |      icmp|   0|  0|   7|          16|           1|
    |icmp_ln727_1_fu_230_p2     |      icmp|   0|  0|   2|           3|           1|
    |icmp_ln727_fu_96_p2        |      icmp|   0|  0|   2|           3|           1|
    |icmp_ln777_1_fu_290_p2     |      icmp|   0|  0|   2|           4|           1|
    |icmp_ln777_fu_156_p2       |      icmp|   0|  0|   2|           4|           1|
    |or_ln412_1_fu_244_p2       |        or|   0|  0|   1|           1|           1|
    |or_ln412_fu_110_p2         |        or|   0|  0|   1|           1|           1|
    |select_ln1547_1_fu_320_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln1547_fu_186_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln394_1_fu_312_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln394_fu_178_p3     |    select|   0|  0|   8|           1|           8|
    |select_ln403_1_fu_304_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln403_fu_170_p3     |    select|   0|  0|   2|           1|           1|
    |select_ln787_1_fu_296_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln787_fu_162_p3     |    select|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  86|          82|          66|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 4, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config7>|  return value|
|ap_return_0  |  out|    8|  ap_ctrl_hs|  relu<ap_fixed<16, 4, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config7>|  return value|
|ap_return_1  |  out|    8|  ap_ctrl_hs|  relu<ap_fixed<16, 4, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config7>|  return value|
|p_read1      |   in|   16|     ap_none|                                                                 p_read1|        scalar|
|p_read2      |   in|   16|     ap_none|                                                                 p_read2|        scalar|
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.54>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%p_read22 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 2 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read11 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 3 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 4 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (2.13ns)   --->   "%icmp_ln1547 = icmp_sgt  i16 %p_read11, i16 0"   --->   Operation 5 'icmp' 'icmp_ln1547' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read11, i32 4, i32 11"   --->   Operation 6 'partselect' 'trunc_ln1' <Predicate = (icmp_ln1547)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read11, i32 4"   --->   Operation 7 'bitselect' 'tmp' <Predicate = (icmp_ln1547)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read11, i32 3"   --->   Operation 8 'bitselect' 'tmp_6' <Predicate = (icmp_ln1547)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i16 %p_read11"   --->   Operation 9 'trunc' 'trunc_ln727' <Predicate = (icmp_ln1547)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.98ns)   --->   "%icmp_ln727 = icmp_ne  i3 %trunc_ln727, i3 0"   --->   Operation 10 'icmp' 'icmp_ln727' <Predicate = (icmp_ln1547)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node select_ln394)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read11, i32 11"   --->   Operation 11 'bitselect' 'tmp_7' <Predicate = (icmp_ln1547)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%or_ln412 = or i1 %tmp, i1 %icmp_ln727"   --->   Operation 12 'or' 'or_ln412' <Predicate = (icmp_ln1547)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%and_ln412 = and i1 %or_ln412, i1 %tmp_6"   --->   Operation 13 'and' 'and_ln412' <Predicate = (icmp_ln1547)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%zext_ln415 = zext i1 %and_ln412"   --->   Operation 14 'zext' 'zext_ln415' <Predicate = (icmp_ln1547)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.30ns) (out node of the LUT)   --->   "%add_ln415 = add i8 %trunc_ln1, i8 %zext_ln415"   --->   Operation 15 'add' 'add_ln415' <Predicate = (icmp_ln1547)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node select_ln394)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln415, i32 7"   --->   Operation 16 'bitselect' 'tmp_8' <Predicate = (icmp_ln1547 & tmp_7)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_29_1 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %p_read11, i32 12, i32 15"   --->   Operation 17 'partselect' 'p_Result_29_1' <Predicate = (icmp_ln1547)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.96ns)   --->   "%icmp_ln1049 = icmp_eq  i4 %p_Result_29_1, i4 15"   --->   Operation 18 'icmp' 'icmp_ln1049' <Predicate = (icmp_ln1547 & !tmp_8 & tmp_7)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.96ns)   --->   "%icmp_ln777 = icmp_eq  i4 %p_Result_29_1, i4 0"   --->   Operation 19 'icmp' 'icmp_ln777' <Predicate = (icmp_ln1547)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln394)   --->   "%select_ln787 = select i1 %tmp_8, i1 %icmp_ln777, i1 %icmp_ln1049"   --->   Operation 20 'select' 'select_ln787' <Predicate = (icmp_ln1547 & tmp_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node select_ln394)   --->   "%select_ln403 = select i1 %tmp_7, i1 %select_ln787, i1 %icmp_ln777"   --->   Operation 21 'select' 'select_ln403' <Predicate = (icmp_ln1547)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln394 = select i1 %select_ln403, i8 %add_ln415, i8 255"   --->   Operation 22 'select' 'select_ln394' <Predicate = (icmp_ln1547)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln1547 = select i1 %icmp_ln1547, i8 %select_ln394, i8 0"   --->   Operation 23 'select' 'select_ln1547' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln1547_1 = icmp_sgt  i16 %p_read22, i16 0"   --->   Operation 24 'icmp' 'icmp_ln1547_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%trunc_ln717_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read22, i32 4, i32 11"   --->   Operation 25 'partselect' 'trunc_ln717_2' <Predicate = (icmp_ln1547_1)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read22, i32 4"   --->   Operation 26 'bitselect' 'tmp_9' <Predicate = (icmp_ln1547_1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read22, i32 3"   --->   Operation 27 'bitselect' 'tmp_10' <Predicate = (icmp_ln1547_1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln727_1 = trunc i16 %p_read22"   --->   Operation 28 'trunc' 'trunc_ln727_1' <Predicate = (icmp_ln1547_1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.98ns)   --->   "%icmp_ln727_1 = icmp_ne  i3 %trunc_ln727_1, i3 0"   --->   Operation 29 'icmp' 'icmp_ln727_1' <Predicate = (icmp_ln1547_1)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_1)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read22, i32 11"   --->   Operation 30 'bitselect' 'tmp_11' <Predicate = (icmp_ln1547_1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%or_ln412_1 = or i1 %tmp_9, i1 %icmp_ln727_1"   --->   Operation 31 'or' 'or_ln412_1' <Predicate = (icmp_ln1547_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%and_ln412_1 = and i1 %or_ln412_1, i1 %tmp_10"   --->   Operation 32 'and' 'and_ln412_1' <Predicate = (icmp_ln1547_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%zext_ln415_1 = zext i1 %and_ln412_1"   --->   Operation 33 'zext' 'zext_ln415_1' <Predicate = (icmp_ln1547_1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.30ns) (out node of the LUT)   --->   "%add_ln415_1 = add i8 %trunc_ln717_2, i8 %zext_ln415_1"   --->   Operation 34 'add' 'add_ln415_1' <Predicate = (icmp_ln1547_1)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_1)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln415_1, i32 7"   --->   Operation 35 'bitselect' 'tmp_12' <Predicate = (icmp_ln1547_1 & tmp_11)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_29_2 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %p_read22, i32 12, i32 15"   --->   Operation 36 'partselect' 'p_Result_29_2' <Predicate = (icmp_ln1547_1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.96ns)   --->   "%icmp_ln1049_1 = icmp_eq  i4 %p_Result_29_2, i4 15"   --->   Operation 37 'icmp' 'icmp_ln1049_1' <Predicate = (icmp_ln1547_1 & !tmp_12 & tmp_11)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.96ns)   --->   "%icmp_ln777_1 = icmp_eq  i4 %p_Result_29_2, i4 0"   --->   Operation 38 'icmp' 'icmp_ln777_1' <Predicate = (icmp_ln1547_1)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_1)   --->   "%select_ln787_1 = select i1 %tmp_12, i1 %icmp_ln777_1, i1 %icmp_ln1049_1"   --->   Operation 39 'select' 'select_ln787_1' <Predicate = (icmp_ln1547_1 & tmp_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_1)   --->   "%select_ln403_1 = select i1 %tmp_11, i1 %select_ln787_1, i1 %icmp_ln777_1"   --->   Operation 40 'select' 'select_ln403_1' <Predicate = (icmp_ln1547_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln394_1 = select i1 %select_ln403_1, i8 %add_ln415_1, i8 255"   --->   Operation 41 'select' 'select_ln394_1' <Predicate = (icmp_ln1547_1)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln1547_1 = select i1 %icmp_ln1547_1, i8 %select_ln394_1, i8 0"   --->   Operation 42 'select' 'select_ln1547_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%newret = insertvalue i16 <undef>, i8 %select_ln1547"   --->   Operation 43 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i16 %newret, i8 %select_ln1547_1"   --->   Operation 44 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln1547 = ret i16 %newret2"   --->   Operation 45 'ret' 'ret_ln1547' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read22          (read        ) [ 00]
p_read11          (read        ) [ 00]
specpipeline_ln39 (specpipeline) [ 00]
icmp_ln1547       (icmp        ) [ 01]
trunc_ln1         (partselect  ) [ 00]
tmp               (bitselect   ) [ 00]
tmp_6             (bitselect   ) [ 00]
trunc_ln727       (trunc       ) [ 00]
icmp_ln727        (icmp        ) [ 00]
tmp_7             (bitselect   ) [ 01]
or_ln412          (or          ) [ 00]
and_ln412         (and         ) [ 00]
zext_ln415        (zext        ) [ 00]
add_ln415         (add         ) [ 00]
tmp_8             (bitselect   ) [ 01]
p_Result_29_1     (partselect  ) [ 00]
icmp_ln1049       (icmp        ) [ 00]
icmp_ln777        (icmp        ) [ 00]
select_ln787      (select      ) [ 00]
select_ln403      (select      ) [ 00]
select_ln394      (select      ) [ 00]
select_ln1547     (select      ) [ 00]
icmp_ln1547_1     (icmp        ) [ 01]
trunc_ln717_2     (partselect  ) [ 00]
tmp_9             (bitselect   ) [ 00]
tmp_10            (bitselect   ) [ 00]
trunc_ln727_1     (trunc       ) [ 00]
icmp_ln727_1      (icmp        ) [ 00]
tmp_11            (bitselect   ) [ 01]
or_ln412_1        (or          ) [ 00]
and_ln412_1       (and         ) [ 00]
zext_ln415_1      (zext        ) [ 00]
add_ln415_1       (add         ) [ 00]
tmp_12            (bitselect   ) [ 01]
p_Result_29_2     (partselect  ) [ 00]
icmp_ln1049_1     (icmp        ) [ 00]
icmp_ln777_1      (icmp        ) [ 00]
select_ln787_1    (select      ) [ 00]
select_ln403_1    (select      ) [ 00]
select_ln394_1    (select      ) [ 00]
select_ln1547_1   (select      ) [ 00]
newret            (insertvalue ) [ 00]
newret2           (insertvalue ) [ 00]
ret_ln1547        (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="p_read22_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read22/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_read11_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read11/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="icmp_ln1547_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1547/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="trunc_ln1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="0" index="2" bw="4" slack="0"/>
<pin id="70" dir="0" index="3" bw="5" slack="0"/>
<pin id="71" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="0" index="2" bw="4" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_6_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="0" index="2" bw="3" slack="0"/>
<pin id="88" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="trunc_ln727_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln727/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln727_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="0" index="1" bw="3" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln727/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_7_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="or_ln412_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="and_ln412_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln415_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln415_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_8_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_Result_29_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="0" index="2" bw="5" slack="0"/>
<pin id="144" dir="0" index="3" bw="5" slack="0"/>
<pin id="145" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_29_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln1049_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="4" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln777_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="0" index="1" bw="4" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln777/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="select_ln787_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln787/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="select_ln403_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln403/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="select_ln394_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="0" index="2" bw="8" slack="0"/>
<pin id="182" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln394/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="select_ln1547_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="0"/>
<pin id="190" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1547/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln1547_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1547_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="trunc_ln717_2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="0" index="2" bw="4" slack="0"/>
<pin id="204" dir="0" index="3" bw="5" slack="0"/>
<pin id="205" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_2/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_9_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="0" index="2" bw="4" slack="0"/>
<pin id="214" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_10_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="0" index="2" bw="3" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln727_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln727_1/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln727_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="0" index="1" bw="3" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln727_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_11_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="or_ln412_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="and_ln412_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412_1/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln415_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_1/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln415_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_12_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="0" index="2" bw="4" slack="0"/>
<pin id="270" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_Result_29_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="0"/>
<pin id="277" dir="0" index="2" bw="5" slack="0"/>
<pin id="278" dir="0" index="3" bw="5" slack="0"/>
<pin id="279" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_29_2/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln1049_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="4" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_1/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln777_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="4" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln777_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="select_ln787_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln787_1/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="select_ln403_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln403_1/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="select_ln394_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="0" index="2" bw="8" slack="0"/>
<pin id="316" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln394_1/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="select_ln1547_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="0" index="2" bw="8" slack="0"/>
<pin id="324" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1547_1/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="newret_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="0"/>
<pin id="331" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="newret2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="0"/>
<pin id="337" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="54" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="54" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="54" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="54" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="95"><net_src comp="54" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="54" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="114"><net_src comp="76" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="96" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="110" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="84" pin="3"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="116" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="66" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="122" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="126" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="54" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="154"><net_src comp="140" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="140" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="40" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="132" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="156" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="150" pin="2"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="102" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="162" pin="3"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="156" pin="2"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="170" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="126" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="60" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="178" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="44" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="48" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="48" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="18" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="215"><net_src comp="22" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="48" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="18" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="48" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="48" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="26" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="22" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="48" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="20" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="210" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="230" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="218" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="200" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="256" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="28" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="260" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="280"><net_src comp="32" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="48" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="34" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="288"><net_src comp="274" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="38" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="274" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="40" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="266" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="290" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="284" pin="2"/><net_sink comp="296" pin=2"/></net>

<net id="309"><net_src comp="236" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="296" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="290" pin="2"/><net_sink comp="304" pin=2"/></net>

<net id="317"><net_src comp="304" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="260" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="42" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="325"><net_src comp="194" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="312" pin="3"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="44" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="332"><net_src comp="46" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="186" pin="3"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="320" pin="3"/><net_sink comp="334" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: relu<ap_fixed<16, 4, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config7> : p_read1 | {1 }
	Port: relu<ap_fixed<16, 4, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config7> : p_read2 | {1 }
  - Chain level:
	State 1
		icmp_ln727 : 1
		or_ln412 : 2
		and_ln412 : 2
		zext_ln415 : 2
		add_ln415 : 3
		tmp_8 : 4
		icmp_ln1049 : 1
		icmp_ln777 : 1
		select_ln787 : 5
		select_ln403 : 6
		select_ln394 : 7
		select_ln1547 : 8
		icmp_ln727_1 : 1
		or_ln412_1 : 2
		and_ln412_1 : 2
		zext_ln415_1 : 2
		add_ln415_1 : 3
		tmp_12 : 4
		icmp_ln1049_1 : 1
		icmp_ln777_1 : 1
		select_ln787_1 : 5
		select_ln403_1 : 6
		select_ln394_1 : 7
		select_ln1547_1 : 8
		newret : 9
		newret2 : 10
		ret_ln1547 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |   select_ln787_fu_162  |    0    |    2    |
|          |   select_ln403_fu_170  |    0    |    2    |
|          |   select_ln394_fu_178  |    0    |    8    |
|  select  |  select_ln1547_fu_186  |    0    |    8    |
|          |  select_ln787_1_fu_296 |    0    |    2    |
|          |  select_ln403_1_fu_304 |    0    |    2    |
|          |  select_ln394_1_fu_312 |    0    |    8    |
|          | select_ln1547_1_fu_320 |    0    |    8    |
|----------|------------------------|---------|---------|
|          |    icmp_ln1547_fu_60   |    0    |    7    |
|          |    icmp_ln727_fu_96    |    0    |    2    |
|          |   icmp_ln1049_fu_150   |    0    |    2    |
|   icmp   |    icmp_ln777_fu_156   |    0    |    2    |
|          |  icmp_ln1547_1_fu_194  |    0    |    7    |
|          |   icmp_ln727_1_fu_230  |    0    |    2    |
|          |  icmp_ln1049_1_fu_284  |    0    |    2    |
|          |   icmp_ln777_1_fu_290  |    0    |    2    |
|----------|------------------------|---------|---------|
|    add   |    add_ln415_fu_126    |    0    |    8    |
|          |   add_ln415_1_fu_260   |    0    |    8    |
|----------|------------------------|---------|---------|
|    or    |     or_ln412_fu_110    |    0    |    1    |
|          |    or_ln412_1_fu_244   |    0    |    1    |
|----------|------------------------|---------|---------|
|    and   |    and_ln412_fu_116    |    0    |    1    |
|          |   and_ln412_1_fu_250   |    0    |    1    |
|----------|------------------------|---------|---------|
|   read   |   p_read22_read_fu_48  |    0    |    0    |
|          |   p_read11_read_fu_54  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |     trunc_ln1_fu_66    |    0    |    0    |
|partselect|  p_Result_29_1_fu_140  |    0    |    0    |
|          |  trunc_ln717_2_fu_200  |    0    |    0    |
|          |  p_Result_29_2_fu_274  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |        tmp_fu_76       |    0    |    0    |
|          |       tmp_6_fu_84      |    0    |    0    |
|          |      tmp_7_fu_102      |    0    |    0    |
| bitselect|      tmp_8_fu_132      |    0    |    0    |
|          |      tmp_9_fu_210      |    0    |    0    |
|          |      tmp_10_fu_218     |    0    |    0    |
|          |      tmp_11_fu_236     |    0    |    0    |
|          |      tmp_12_fu_266     |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln727_fu_92   |    0    |    0    |
|          |  trunc_ln727_1_fu_226  |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln415_fu_122   |    0    |    0    |
|          |   zext_ln415_1_fu_256  |    0    |    0    |
|----------|------------------------|---------|---------|
|insertvalue|      newret_fu_328     |    0    |    0    |
|          |     newret2_fu_334     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    86   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   86   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   86   |
+-----------+--------+--------+
