// Seed: 2798099706
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  wire id_9;
  always @(posedge id_5 or id_1) begin : LABEL_0
    id_2 = 1'b0;
  end
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output tri1 id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  buf primCall (id_2, id_0);
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4,
      id_5
  );
endmodule
