{
  "Top": "FIR_Halfband_v1",
  "RtlTop": "FIR_Halfband_v1",
  "RtlPrefix": "",
  "RtlSubPrefix": "FIR_Halfband_v1_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -display_name=FIR_Halfband_v1",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "FIR_Halfband_v1"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "8",
    "Latency": "7"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "FIR_Halfband_v1",
    "Version": "1.0",
    "DisplayName": "FIR_Halfband_v1",
    "Revision": "2114361466",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_FIR_Halfband_v1_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/FIR_HLS.cpp",
      "..\/..\/FIR_HLS.h",
      "..\/..\/..\/..\/Matlab\/FIR_halfband_HLS.h"
    ],
    "TestBench": [
      "..\/..\/FIR_HLS_TB.cpp",
      "..\/..\/..\/..\/Matlab\/TS_HLS_halfband.res",
      "..\/..\/..\/..\/Matlab\/TS_HLS_halfband.dat"
    ],
    "Vhdl": [
      "impl\/vhdl\/FIR_Halfband_v1_am_addmul_16s_16s_8ns_25_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_am_addmul_16s_16s_9ns_26_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_am_addmul_16s_16s_9ns_27_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_am_addmul_16s_16s_9s_26_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_am_addmul_16s_16s_10ns_27_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_am_addmul_16s_16s_10ns_28_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_am_addmul_16s_16s_10s_27_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_am_addmul_16s_16s_11ns_28_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_am_addmul_16s_16s_11s_28_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_am_addmul_16s_16s_12s_29_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_am_addmul_16s_16s_13s_30_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_am_addmul_17s_17s_9ns_27_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_5ns_25s_25_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_6ns_24s_24_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_25s_25_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_26s_26_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_28s_28_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_8ns_26s_26_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_8ns_27s_27_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_9ns_27s_27_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_9ns_28s_28_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_19s_25_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_28s_28_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_29s_29_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_10ns_32s_32_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_26s_26_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_26s_27_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_27_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_28_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_11ns_23s_28_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_11ns_30s_30_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_11s_27s_27_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_11s_29s_29_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_12ns_27s_29_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_12s_28s_29_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_30s_30_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_32s_32_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_16s_16s_14s_32s_32_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_17s_17s_6ns_25s_25_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_ama_addmuladd_17s_17s_8s_24s_25_4_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_FIR_filter.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_FIR_filter_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_FIR_filter_2.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_H_dec_1_20_V_SHIFTREG_AUTO_0R0W.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_H_dec_2_20_V_SHIFTREG_AUTO_0R0W.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_mul_18s_8ns_25_1_1.vhd",
      "impl\/vhdl\/FIR_Halfband_v1_regslice_both.vhd",
      "impl\/vhdl\/FIR_Halfband_v1.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/FIR_Halfband_v1_am_addmul_16s_16s_8ns_25_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_am_addmul_16s_16s_9ns_26_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_am_addmul_16s_16s_9ns_27_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_am_addmul_16s_16s_9s_26_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_am_addmul_16s_16s_10ns_27_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_am_addmul_16s_16s_10ns_28_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_am_addmul_16s_16s_10s_27_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_am_addmul_16s_16s_11ns_28_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_am_addmul_16s_16s_11s_28_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_am_addmul_16s_16s_12s_29_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_am_addmul_16s_16s_13s_30_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_am_addmul_17s_17s_9ns_27_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_5ns_25s_25_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_6ns_24s_24_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_28s_28_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_19s_25_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_28s_28_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_29s_29_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_10ns_32s_32_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_26s_26_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_26s_27_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_27_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_28_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_11ns_23s_28_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_11ns_30s_30_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_11s_27s_27_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_11s_29s_29_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_12ns_27s_29_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_12s_28s_29_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_30s_30_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_32s_32_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_16s_16s_14s_32s_32_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_17s_17s_6ns_25s_25_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_ama_addmuladd_17s_17s_8s_24s_25_4_1.v",
      "impl\/verilog\/FIR_Halfband_v1_FIR_filter.v",
      "impl\/verilog\/FIR_Halfband_v1_FIR_filter_1.v",
      "impl\/verilog\/FIR_Halfband_v1_FIR_filter_2.v",
      "impl\/verilog\/FIR_Halfband_v1_H_dec_1_20_V_SHIFTREG_AUTO_0R0W.v",
      "impl\/verilog\/FIR_Halfband_v1_H_dec_2_20_V_SHIFTREG_AUTO_0R0W.v",
      "impl\/verilog\/FIR_Halfband_v1_mul_18s_8ns_25_1_1.v",
      "impl\/verilog\/FIR_Halfband_v1_regslice_both.v",
      "impl\/verilog\/FIR_Halfband_v1.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/FIR_Halfband_v1.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "input_r:output_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "input_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "input_r_",
      "ports": [
        "input_r_TDATA",
        "input_r_TREADY",
        "input_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "input"
        }]
    },
    "output_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "output_r_",
      "ports": [
        "output_r_TDATA",
        "output_r_TREADY",
        "output_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "input_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "output_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "FIR_Halfband_v1",
      "BindInstances": "sub_ln29_fu_725_p2 sub_ln29_1_fu_751_p2 select_ln29_fu_757_p3 grp_FIR_filter_1_fu_411_FIR_delays_write sub_ln35_fu_895_p2 sub_ln35_1_fu_921_p2 select_ln35_fu_927_p3 grp_FIR_filter_fu_448_x_n H_dec_1_20_V_U H_dec_2_20_V_U H_int_2_20_V_U H_int_1_20_V_U",
      "Instances": [
        {
          "ModuleName": "FIR_filter_1",
          "InstanceName": "grp_FIR_filter_1_fu_411",
          "BindInstances": "am_addmul_16s_16s_15ns_32_4_1_U90 am_addmul_16s_16s_15ns_32_4_1_U90 am_addmul_16s_16s_15ns_32_4_1_U90 ama_addmuladd_16s_16s_14s_32s_32_4_1_U92 ama_addmuladd_16s_16s_14s_32s_32_4_1_U92 ama_addmuladd_16s_16s_14s_32s_32_4_1_U92 ama_addmuladd_16s_16s_14s_32s_32_4_1_U92 ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 ama_addmuladd_16s_16s_14s_32s_32_4_1_U92"
        },
        {
          "ModuleName": "FIR_filter_1",
          "InstanceName": "grp_FIR_filter_1_fu_421",
          "BindInstances": "am_addmul_16s_16s_15ns_32_4_1_U90 am_addmul_16s_16s_15ns_32_4_1_U90 am_addmul_16s_16s_15ns_32_4_1_U90 ama_addmuladd_16s_16s_14s_32s_32_4_1_U92 ama_addmuladd_16s_16s_14s_32s_32_4_1_U92 ama_addmuladd_16s_16s_14s_32s_32_4_1_U92 ama_addmuladd_16s_16s_14s_32s_32_4_1_U92 ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 ama_addmuladd_16s_16s_14s_32s_32_4_1_U92"
        },
        {
          "ModuleName": "FIR_filter_2",
          "InstanceName": "grp_FIR_filter_2_fu_431",
          "BindInstances": "am_addmul_16s_16s_15ns_32_4_1_U100 am_addmul_16s_16s_15ns_32_4_1_U100 am_addmul_16s_16s_15ns_32_4_1_U100 ama_addmuladd_16s_16s_13s_32s_32_4_1_U101 ama_addmuladd_16s_16s_13s_32s_32_4_1_U101 ama_addmuladd_16s_16s_13s_32s_32_4_1_U101 ama_addmuladd_16s_16s_13s_32s_32_4_1_U101 ama_addmuladd_16s_16s_13s_32s_32_4_1_U101"
        },
        {
          "ModuleName": "FIR_filter_2",
          "InstanceName": "grp_FIR_filter_2_fu_440",
          "BindInstances": "am_addmul_16s_16s_15ns_32_4_1_U100 am_addmul_16s_16s_15ns_32_4_1_U100 am_addmul_16s_16s_15ns_32_4_1_U100 ama_addmuladd_16s_16s_13s_32s_32_4_1_U101 ama_addmuladd_16s_16s_13s_32s_32_4_1_U101 ama_addmuladd_16s_16s_13s_32s_32_4_1_U101 ama_addmuladd_16s_16s_13s_32s_32_4_1_U101 ama_addmuladd_16s_16s_13s_32s_32_4_1_U101"
        },
        {
          "ModuleName": "FIR_filter",
          "InstanceName": "grp_FIR_filter_fu_448",
          "BindInstances": "tmp4_fu_1226_p2 tmp93_fu_1236_p2 am_addmul_17s_17s_9ns_27_4_1_U2 am_addmul_17s_17s_9ns_27_4_1_U2 am_addmul_17s_17s_9ns_27_4_1_U2 tmp5_fu_1246_p2 mul_18s_8ns_25_1_1_U1 tmp125_fu_1268_p2 tmp126_fu_1278_p2 ama_addmuladd_17s_17s_6ns_25s_25_4_1_U3 ama_addmuladd_17s_17s_6ns_25s_25_4_1_U3 ama_addmuladd_17s_17s_6ns_25s_25_4_1_U3 tmp127_fu_1288_p2 tmp128_fu_1298_p2 ama_addmuladd_17s_17s_8s_24s_25_4_1_U4 ama_addmuladd_17s_17s_8s_24s_25_4_1_U4 ama_addmuladd_17s_17s_8s_24s_25_4_1_U4 am_addmul_16s_16s_15ns_32_4_1_U5 am_addmul_16s_16s_15ns_32_4_1_U5 am_addmul_16s_16s_15ns_32_4_1_U5 ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43 ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43 ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43 ama_addmuladd_16s_16s_14s_32s_32_4_1_U27 ama_addmuladd_16s_16s_14s_32s_32_4_1_U27 ama_addmuladd_16s_16s_14s_32s_32_4_1_U27 ama_addmuladd_16s_16s_14s_32s_32_4_1_U27 ama_addmuladd_16s_16s_13s_30s_30_4_1_U6 ama_addmuladd_16s_16s_13s_30s_30_4_1_U6 ama_addmuladd_16s_16s_13s_30s_30_4_1_U6 tmp25_fu_1308_p2 grp_fu_2953_p3 ama_addmuladd_16s_16s_11ns_30s_30_4_1_U28 ama_addmuladd_16s_16s_11ns_30s_30_4_1_U28 ama_addmuladd_16s_16s_11ns_30s_30_4_1_U28 ama_addmuladd_16s_16s_11ns_30s_30_4_1_U28 am_addmul_16s_16s_13s_30_4_1_U7 am_addmul_16s_16s_13s_30_4_1_U7 am_addmul_16s_16s_13s_30_4_1_U7 ama_addmuladd_16s_16s_11s_29s_29_4_1_U29 ama_addmuladd_16s_16s_11s_29s_29_4_1_U29 ama_addmuladd_16s_16s_11s_29s_29_4_1_U29 ama_addmuladd_16s_16s_11s_29s_29_4_1_U29 ama_addmuladd_16s_16s_12ns_27s_29_4_1_U8 ama_addmuladd_16s_16s_12ns_27s_29_4_1_U8 ama_addmuladd_16s_16s_12ns_27s_29_4_1_U8 tmp35_fu_1314_p2 tmp36_fu_2371_p2 am_addmul_16s_16s_12s_29_4_1_U9 am_addmul_16s_16s_12s_29_4_1_U9 am_addmul_16s_16s_12s_29_4_1_U9 ama_addmuladd_16s_16s_9s_29s_29_4_1_U30 ama_addmuladd_16s_16s_9s_29s_29_4_1_U30 ama_addmuladd_16s_16s_9s_29s_29_4_1_U30 ama_addmuladd_16s_16s_9s_29s_29_4_1_U30 ama_addmuladd_16s_16s_11ns_23s_28_4_1_U10 ama_addmuladd_16s_16s_11ns_23s_28_4_1_U10 ama_addmuladd_16s_16s_11ns_23s_28_4_1_U10 tmp43_fu_1320_p2 tmp44_fu_2403_p2 ama_addmuladd_16s_16s_12s_28s_29_4_1_U44 ama_addmuladd_16s_16s_12s_28s_29_4_1_U44 ama_addmuladd_16s_16s_12s_28s_29_4_1_U44 ama_addmuladd_16s_16s_7ns_28s_28_4_1_U31 ama_addmuladd_16s_16s_7ns_28s_28_4_1_U31 ama_addmuladd_16s_16s_7ns_28s_28_4_1_U31 ama_addmuladd_16s_16s_7ns_28s_28_4_1_U31 am_addmul_16s_16s_11ns_28_4_1_U11 am_addmul_16s_16s_11ns_28_4_1_U11 am_addmul_16s_16s_11ns_28_4_1_U11 ama_addmuladd_16s_16s_9s_28s_28_4_1_U32 ama_addmuladd_16s_16s_9s_28s_28_4_1_U32 ama_addmuladd_16s_16s_9s_28s_28_4_1_U32 ama_addmuladd_16s_16s_9s_28s_28_4_1_U32 am_addmul_16s_16s_11s_28_4_1_U12 am_addmul_16s_16s_11s_28_4_1_U12 am_addmul_16s_16s_11s_28_4_1_U12 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U33 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U33 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U33 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U33 am_addmul_16s_16s_10ns_28_4_1_U13 am_addmul_16s_16s_10ns_28_4_1_U13 am_addmul_16s_16s_10ns_28_4_1_U13 am_addmul_16s_16s_10s_27_4_1_U14 am_addmul_16s_16s_10s_27_4_1_U14 am_addmul_16s_16s_10s_27_4_1_U14 ama_addmuladd_16s_16s_11s_27s_27_4_1_U34 ama_addmuladd_16s_16s_11s_27s_27_4_1_U34 ama_addmuladd_16s_16s_11s_27s_27_4_1_U34 am_addmul_16s_16s_10ns_27_4_1_U15 am_addmul_16s_16s_10ns_27_4_1_U15 am_addmul_16s_16s_10ns_27_4_1_U15 ama_addmuladd_16s_16s_10s_27s_27_4_1_U35 ama_addmuladd_16s_16s_10s_27s_27_4_1_U35 ama_addmuladd_16s_16s_10s_27s_27_4_1_U35 am_addmul_16s_16s_10s_27_4_1_U16 am_addmul_16s_16s_10s_27_4_1_U16 am_addmul_16s_16s_10s_27_4_1_U16 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U36 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U36 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U36 am_addmul_16s_16s_9ns_27_4_1_U17 am_addmul_16s_16s_9ns_27_4_1_U17 am_addmul_16s_16s_9ns_27_4_1_U17 ama_addmuladd_16s_16s_10s_27s_27_4_1_U37 ama_addmuladd_16s_16s_10s_27s_27_4_1_U37 ama_addmuladd_16s_16s_10s_27s_27_4_1_U37 ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U38 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U38 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U38 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U38 ama_addmuladd_16s_16s_10s_26s_26_4_1_U18 ama_addmuladd_16s_16s_10s_26s_26_4_1_U18 ama_addmuladd_16s_16s_10s_26s_26_4_1_U18 tmp81_fu_1326_p2 am_addmul_16s_16s_9ns_26_4_1_U19 am_addmul_16s_16s_9ns_26_4_1_U19 am_addmul_16s_16s_9ns_26_4_1_U19 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U39 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U39 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U39 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U39 ama_addmuladd_16s_16s_10s_26s_27_4_1_U40 ama_addmuladd_16s_16s_10s_26s_27_4_1_U40 ama_addmuladd_16s_16s_10s_26s_27_4_1_U40 ama_addmuladd_16s_16s_7s_26s_26_4_1_U20 ama_addmuladd_16s_16s_7s_26s_26_4_1_U20 ama_addmuladd_16s_16s_7s_26s_26_4_1_U20 ama_addmuladd_16s_16s_7s_26s_26_4_1_U20 tmp91_fu_1332_p2 grp_fu_3073_p3 tmp931_fu_1346_p2 ama_addmuladd_16s_16s_9s_19s_25_4_1_U21 ama_addmuladd_16s_16s_9s_19s_25_4_1_U21 ama_addmuladd_16s_16s_9s_19s_25_4_1_U21 ama_addmuladd_16s_16s_5ns_25s_25_4_1_U41 ama_addmuladd_16s_16s_5ns_25s_25_4_1_U41 ama_addmuladd_16s_16s_5ns_25s_25_4_1_U41 ama_addmuladd_16s_16s_5ns_25s_25_4_1_U41 am_addmul_16s_16s_8ns_25_4_1_U22 am_addmul_16s_16s_8ns_25_4_1_U22 am_addmul_16s_16s_8ns_25_4_1_U22 ama_addmuladd_16s_16s_7s_26s_26_4_1_U46 ama_addmuladd_16s_16s_7s_26s_26_4_1_U46 ama_addmuladd_16s_16s_7s_26s_26_4_1_U46 ama_addmuladd_16s_16s_7s_26s_26_4_1_U46 am_addmul_16s_16s_9s_26_4_1_U23 am_addmul_16s_16s_9s_26_4_1_U23 am_addmul_16s_16s_9s_26_4_1_U23 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U42 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U42 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U42 tmp107_fu_1352_p2 tmp108_fu_1382_p2 tmp109_fu_1388_p2 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U24 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U24 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U24 tmp113_fu_1424_p2 tmp115_fu_1430_p2 tmp116_fu_2542_p2 tmp117_fu_1436_p2 grp_fu_3121_p3 ama_addmuladd_16s_16s_6ns_24s_24_4_1_U25 ama_addmuladd_16s_16s_6ns_24s_24_4_1_U25 ama_addmuladd_16s_16s_6ns_24s_24_4_1_U25 tmp121_fu_1442_p2 grp_fu_3132_p3 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U26 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U26 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U26 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U26 ama_addmuladd_16s_16s_14s_32s_32_4_1_U27 ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43 ama_addmuladd_16s_16s_13s_30s_30_4_1_U6 ama_addmuladd_16s_16s_11ns_30s_30_4_1_U28 add_ln71_5_fu_2663_p2 ama_addmuladd_16s_16s_12ns_27s_29_4_1_U8 ama_addmuladd_16s_16s_11s_29s_29_4_1_U29 ama_addmuladd_16s_16s_9s_29s_29_4_1_U30 ama_addmuladd_16s_16s_11ns_23s_28_4_1_U10 add_ln71_11_fu_2675_p2 add_ln71_12_fu_2684_p2 ama_addmuladd_16s_16s_7ns_28s_28_4_1_U31 ama_addmuladd_16s_16s_12s_28s_29_4_1_U44 ama_addmuladd_16s_16s_9s_28s_28_4_1_U32 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U33 add_ln71_18_fu_2699_p2 add_ln71_19_fu_2806_p2 ama_addmuladd_16s_16s_11s_27s_27_4_1_U34 ama_addmuladd_16s_16s_10s_27s_27_4_1_U35 add_ln71_22_fu_2711_p2 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U36 ama_addmuladd_16s_16s_10s_27s_27_4_1_U37 add_ln71_25_fu_2727_p2 add_ln71_26_fu_2737_p2 add_ln71_27_fu_2819_p2 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U38 ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 ama_addmuladd_16s_16s_10s_26s_26_4_1_U18 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U39 add_ln71_33_fu_2752_p2 ama_addmuladd_16s_16s_7s_26s_26_4_1_U20 ama_addmuladd_16s_16s_10s_26s_27_4_1_U40 ama_addmuladd_16s_16s_9s_19s_25_4_1_U21 ama_addmuladd_16s_16s_5ns_25s_25_4_1_U41 add_ln71_39_fu_2767_p2 add_ln71_40_fu_2777_p2 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U42 ama_addmuladd_16s_16s_7s_26s_26_4_1_U46 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U24 add_ln71_46_fu_2617_p2 add_ln71_47_fu_2866_p2 ama_addmuladd_17s_17s_6ns_25s_25_4_1_U3 ama_addmuladd_17s_17s_8s_24s_25_4_1_U4 add_ln71_50_fu_2629_p2 ama_addmuladd_16s_16s_6ns_24s_24_4_1_U25 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U26 add_ln71_53_fu_2642_p2 add_ln71_54_fu_2651_p2 add_ln71_55_fu_2879_p2 add_ln71_56_fu_2889_p2"
        }
      ]
    },
    "Info": {
      "FIR_filter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FIR_filter_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FIR_filter_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FIR_Halfband_v1": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "FIR_filter": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.281"
        },
        "Area": {
          "DSP": "46",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "3",
          "FF": "3594",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "1800",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "FIR_filter_1": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.392"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "512",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "160",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "FIR_filter_2": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "5",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.392"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "320",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "96",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "FIR_Halfband_v1": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "8",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.736"
        },
        "Area": {
          "DSP": "56",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "4",
          "FF": "5876",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "2766",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-23 23:46:27 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
