
DMA_urat_Rx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002900  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  080029b8  080029b8  000039b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a40  08002a40  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002a40  08002a40  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002a40  08002a40  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a40  08002a40  00003a40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002a44  08002a44  00003a44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002a48  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000cc  2000000c  08002a54  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000d8  08002a54  000040d8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000aa8a  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bca  00000000  00000000  0000eabe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000850  00000000  00000000  00010688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000669  00000000  00000000  00010ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013cdf  00000000  00000000  00011541  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b681  00000000  00000000  00025220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007c085  00000000  00000000  000308a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ac926  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c68  00000000  00000000  000ac96c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  000ae5d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	080029a0 	.word	0x080029a0

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	080029a0 	.word	0x080029a0

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f8f0 	bl	80003e8 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__divsi3>:
 8000214:	4603      	mov	r3, r0
 8000216:	430b      	orrs	r3, r1
 8000218:	d47f      	bmi.n	800031a <__divsi3+0x106>
 800021a:	2200      	movs	r2, #0
 800021c:	0843      	lsrs	r3, r0, #1
 800021e:	428b      	cmp	r3, r1
 8000220:	d374      	bcc.n	800030c <__divsi3+0xf8>
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d35f      	bcc.n	80002e8 <__divsi3+0xd4>
 8000228:	0a03      	lsrs	r3, r0, #8
 800022a:	428b      	cmp	r3, r1
 800022c:	d344      	bcc.n	80002b8 <__divsi3+0xa4>
 800022e:	0b03      	lsrs	r3, r0, #12
 8000230:	428b      	cmp	r3, r1
 8000232:	d328      	bcc.n	8000286 <__divsi3+0x72>
 8000234:	0c03      	lsrs	r3, r0, #16
 8000236:	428b      	cmp	r3, r1
 8000238:	d30d      	bcc.n	8000256 <__divsi3+0x42>
 800023a:	22ff      	movs	r2, #255	@ 0xff
 800023c:	0209      	lsls	r1, r1, #8
 800023e:	ba12      	rev	r2, r2
 8000240:	0c03      	lsrs	r3, r0, #16
 8000242:	428b      	cmp	r3, r1
 8000244:	d302      	bcc.n	800024c <__divsi3+0x38>
 8000246:	1212      	asrs	r2, r2, #8
 8000248:	0209      	lsls	r1, r1, #8
 800024a:	d065      	beq.n	8000318 <__divsi3+0x104>
 800024c:	0b03      	lsrs	r3, r0, #12
 800024e:	428b      	cmp	r3, r1
 8000250:	d319      	bcc.n	8000286 <__divsi3+0x72>
 8000252:	e000      	b.n	8000256 <__divsi3+0x42>
 8000254:	0a09      	lsrs	r1, r1, #8
 8000256:	0bc3      	lsrs	r3, r0, #15
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__divsi3+0x4c>
 800025c:	03cb      	lsls	r3, r1, #15
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0b83      	lsrs	r3, r0, #14
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__divsi3+0x58>
 8000268:	038b      	lsls	r3, r1, #14
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0b43      	lsrs	r3, r0, #13
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x64>
 8000274:	034b      	lsls	r3, r1, #13
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x70>
 8000280:	030b      	lsls	r3, r1, #12
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0ac3      	lsrs	r3, r0, #11
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x7c>
 800028c:	02cb      	lsls	r3, r1, #11
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0a83      	lsrs	r3, r0, #10
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x88>
 8000298:	028b      	lsls	r3, r1, #10
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0a43      	lsrs	r3, r0, #9
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x94>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a03      	lsrs	r3, r0, #8
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0xa0>
 80002b0:	020b      	lsls	r3, r1, #8
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	d2cd      	bcs.n	8000254 <__divsi3+0x40>
 80002b8:	09c3      	lsrs	r3, r0, #7
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__divsi3+0xae>
 80002be:	01cb      	lsls	r3, r1, #7
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0983      	lsrs	r3, r0, #6
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__divsi3+0xba>
 80002ca:	018b      	lsls	r3, r1, #6
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	0943      	lsrs	r3, r0, #5
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xc6>
 80002d6:	014b      	lsls	r3, r1, #5
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0903      	lsrs	r3, r0, #4
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xd2>
 80002e2:	010b      	lsls	r3, r1, #4
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	08c3      	lsrs	r3, r0, #3
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xde>
 80002ee:	00cb      	lsls	r3, r1, #3
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0883      	lsrs	r3, r0, #2
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xea>
 80002fa:	008b      	lsls	r3, r1, #2
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0843      	lsrs	r3, r0, #1
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xf6>
 8000306:	004b      	lsls	r3, r1, #1
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	1a41      	subs	r1, r0, r1
 800030e:	d200      	bcs.n	8000312 <__divsi3+0xfe>
 8000310:	4601      	mov	r1, r0
 8000312:	4152      	adcs	r2, r2
 8000314:	4610      	mov	r0, r2
 8000316:	4770      	bx	lr
 8000318:	e05d      	b.n	80003d6 <__divsi3+0x1c2>
 800031a:	0fca      	lsrs	r2, r1, #31
 800031c:	d000      	beq.n	8000320 <__divsi3+0x10c>
 800031e:	4249      	negs	r1, r1
 8000320:	1003      	asrs	r3, r0, #32
 8000322:	d300      	bcc.n	8000326 <__divsi3+0x112>
 8000324:	4240      	negs	r0, r0
 8000326:	4053      	eors	r3, r2
 8000328:	2200      	movs	r2, #0
 800032a:	469c      	mov	ip, r3
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d32d      	bcc.n	800038e <__divsi3+0x17a>
 8000332:	0a03      	lsrs	r3, r0, #8
 8000334:	428b      	cmp	r3, r1
 8000336:	d312      	bcc.n	800035e <__divsi3+0x14a>
 8000338:	22fc      	movs	r2, #252	@ 0xfc
 800033a:	0189      	lsls	r1, r1, #6
 800033c:	ba12      	rev	r2, r2
 800033e:	0a03      	lsrs	r3, r0, #8
 8000340:	428b      	cmp	r3, r1
 8000342:	d30c      	bcc.n	800035e <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d308      	bcc.n	800035e <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d304      	bcc.n	800035e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	d03a      	beq.n	80003ce <__divsi3+0x1ba>
 8000358:	1192      	asrs	r2, r2, #6
 800035a:	e000      	b.n	800035e <__divsi3+0x14a>
 800035c:	0989      	lsrs	r1, r1, #6
 800035e:	09c3      	lsrs	r3, r0, #7
 8000360:	428b      	cmp	r3, r1
 8000362:	d301      	bcc.n	8000368 <__divsi3+0x154>
 8000364:	01cb      	lsls	r3, r1, #7
 8000366:	1ac0      	subs	r0, r0, r3
 8000368:	4152      	adcs	r2, r2
 800036a:	0983      	lsrs	r3, r0, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d301      	bcc.n	8000374 <__divsi3+0x160>
 8000370:	018b      	lsls	r3, r1, #6
 8000372:	1ac0      	subs	r0, r0, r3
 8000374:	4152      	adcs	r2, r2
 8000376:	0943      	lsrs	r3, r0, #5
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x16c>
 800037c:	014b      	lsls	r3, r1, #5
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0903      	lsrs	r3, r0, #4
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x178>
 8000388:	010b      	lsls	r3, r1, #4
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	08c3      	lsrs	r3, r0, #3
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x184>
 8000394:	00cb      	lsls	r3, r1, #3
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0883      	lsrs	r3, r0, #2
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x190>
 80003a0:	008b      	lsls	r3, r1, #2
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	d2d9      	bcs.n	800035c <__divsi3+0x148>
 80003a8:	0843      	lsrs	r3, r0, #1
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d301      	bcc.n	80003b2 <__divsi3+0x19e>
 80003ae:	004b      	lsls	r3, r1, #1
 80003b0:	1ac0      	subs	r0, r0, r3
 80003b2:	4152      	adcs	r2, r2
 80003b4:	1a41      	subs	r1, r0, r1
 80003b6:	d200      	bcs.n	80003ba <__divsi3+0x1a6>
 80003b8:	4601      	mov	r1, r0
 80003ba:	4663      	mov	r3, ip
 80003bc:	4152      	adcs	r2, r2
 80003be:	105b      	asrs	r3, r3, #1
 80003c0:	4610      	mov	r0, r2
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x1b4>
 80003c4:	4240      	negs	r0, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d500      	bpl.n	80003cc <__divsi3+0x1b8>
 80003ca:	4249      	negs	r1, r1
 80003cc:	4770      	bx	lr
 80003ce:	4663      	mov	r3, ip
 80003d0:	105b      	asrs	r3, r3, #1
 80003d2:	d300      	bcc.n	80003d6 <__divsi3+0x1c2>
 80003d4:	4240      	negs	r0, r0
 80003d6:	b501      	push	{r0, lr}
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 f805 	bl	80003e8 <__aeabi_idiv0>
 80003de:	bd02      	pop	{r1, pc}

080003e0 <__aeabi_idivmod>:
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d0f8      	beq.n	80003d6 <__divsi3+0x1c2>
 80003e4:	e716      	b.n	8000214 <__divsi3>
 80003e6:	4770      	bx	lr

080003e8 <__aeabi_idiv0>:
 80003e8:	4770      	bx	lr
 80003ea:	46c0      	nop			@ (mov r8, r8)

080003ec <HAL_UART_RxCpltCallback>:
 void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
 {
	 counthalf++;
 }
 void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 {
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b082      	sub	sp, #8
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	6078      	str	r0, [r7, #4]
	 countfull++;
 80003f4:	4b07      	ldr	r3, [pc, #28]	@ (8000414 <HAL_UART_RxCpltCallback+0x28>)
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	1c5a      	adds	r2, r3, #1
 80003fa:	4b06      	ldr	r3, [pc, #24]	@ (8000414 <HAL_UART_RxCpltCallback+0x28>)
 80003fc:	601a      	str	r2, [r3, #0]
	 HAL_UART_Receive_DMA(&huart1, RxData, 10);
 80003fe:	4906      	ldr	r1, [pc, #24]	@ (8000418 <HAL_UART_RxCpltCallback+0x2c>)
 8000400:	4b06      	ldr	r3, [pc, #24]	@ (800041c <HAL_UART_RxCpltCallback+0x30>)
 8000402:	220a      	movs	r2, #10
 8000404:	0018      	movs	r0, r3
 8000406:	f001 fb93 	bl	8001b30 <HAL_UART_Receive_DMA>

 }
 800040a:	46c0      	nop			@ (mov r8, r8)
 800040c:	46bd      	mov	sp, r7
 800040e:	b002      	add	sp, #8
 8000410:	bd80      	pop	{r7, pc}
 8000412:	46c0      	nop			@ (mov r8, r8)
 8000414:	200000d0 	.word	0x200000d0
 8000418:	200000bc 	.word	0x200000bc
 800041c:	20000028 	.word	0x20000028

08000420 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000424:	f000 f99e 	bl	8000764 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000428:	f000 f810 	bl	800044c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800042c:	f000 f8a4 	bl	8000578 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000430:	f000 f854 	bl	80004dc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
 HAL_UART_Receive_DMA(&huart1, RxData, 10);
 8000434:	4903      	ldr	r1, [pc, #12]	@ (8000444 <main+0x24>)
 8000436:	4b04      	ldr	r3, [pc, #16]	@ (8000448 <main+0x28>)
 8000438:	220a      	movs	r2, #10
 800043a:	0018      	movs	r0, r3
 800043c:	f001 fb78 	bl	8001b30 <HAL_UART_Receive_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000440:	46c0      	nop			@ (mov r8, r8)
 8000442:	e7fd      	b.n	8000440 <main+0x20>
 8000444:	200000bc 	.word	0x200000bc
 8000448:	20000028 	.word	0x20000028

0800044c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800044c:	b590      	push	{r4, r7, lr}
 800044e:	b093      	sub	sp, #76	@ 0x4c
 8000450:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000452:	2414      	movs	r4, #20
 8000454:	193b      	adds	r3, r7, r4
 8000456:	0018      	movs	r0, r3
 8000458:	2334      	movs	r3, #52	@ 0x34
 800045a:	001a      	movs	r2, r3
 800045c:	2100      	movs	r1, #0
 800045e:	f002 fa73 	bl	8002948 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000462:	1d3b      	adds	r3, r7, #4
 8000464:	0018      	movs	r0, r3
 8000466:	2310      	movs	r3, #16
 8000468:	001a      	movs	r2, r3
 800046a:	2100      	movs	r1, #0
 800046c:	f002 fa6c 	bl	8002948 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000470:	2380      	movs	r3, #128	@ 0x80
 8000472:	009b      	lsls	r3, r3, #2
 8000474:	0018      	movs	r0, r3
 8000476:	f000 fcd9 	bl	8000e2c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800047a:	193b      	adds	r3, r7, r4
 800047c:	2202      	movs	r2, #2
 800047e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000480:	193b      	adds	r3, r7, r4
 8000482:	2280      	movs	r2, #128	@ 0x80
 8000484:	0052      	lsls	r2, r2, #1
 8000486:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000488:	193b      	adds	r3, r7, r4
 800048a:	2200      	movs	r2, #0
 800048c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800048e:	193b      	adds	r3, r7, r4
 8000490:	2240      	movs	r2, #64	@ 0x40
 8000492:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000494:	193b      	adds	r3, r7, r4
 8000496:	2200      	movs	r2, #0
 8000498:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800049a:	193b      	adds	r3, r7, r4
 800049c:	0018      	movs	r0, r3
 800049e:	f000 fd11 	bl	8000ec4 <HAL_RCC_OscConfig>
 80004a2:	1e03      	subs	r3, r0, #0
 80004a4:	d001      	beq.n	80004aa <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80004a6:	f000 f889 	bl	80005bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004aa:	1d3b      	adds	r3, r7, #4
 80004ac:	2207      	movs	r2, #7
 80004ae:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80004b0:	1d3b      	adds	r3, r7, #4
 80004b2:	2200      	movs	r2, #0
 80004b4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004b6:	1d3b      	adds	r3, r7, #4
 80004b8:	2200      	movs	r2, #0
 80004ba:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004bc:	1d3b      	adds	r3, r7, #4
 80004be:	2200      	movs	r2, #0
 80004c0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80004c2:	1d3b      	adds	r3, r7, #4
 80004c4:	2100      	movs	r1, #0
 80004c6:	0018      	movs	r0, r3
 80004c8:	f001 f80c 	bl	80014e4 <HAL_RCC_ClockConfig>
 80004cc:	1e03      	subs	r3, r0, #0
 80004ce:	d001      	beq.n	80004d4 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80004d0:	f000 f874 	bl	80005bc <Error_Handler>
  }
}
 80004d4:	46c0      	nop			@ (mov r8, r8)
 80004d6:	46bd      	mov	sp, r7
 80004d8:	b013      	add	sp, #76	@ 0x4c
 80004da:	bd90      	pop	{r4, r7, pc}

080004dc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80004e0:	4b23      	ldr	r3, [pc, #140]	@ (8000570 <MX_USART1_UART_Init+0x94>)
 80004e2:	4a24      	ldr	r2, [pc, #144]	@ (8000574 <MX_USART1_UART_Init+0x98>)
 80004e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80004e6:	4b22      	ldr	r3, [pc, #136]	@ (8000570 <MX_USART1_UART_Init+0x94>)
 80004e8:	22e1      	movs	r2, #225	@ 0xe1
 80004ea:	0252      	lsls	r2, r2, #9
 80004ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80004ee:	4b20      	ldr	r3, [pc, #128]	@ (8000570 <MX_USART1_UART_Init+0x94>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80004f4:	4b1e      	ldr	r3, [pc, #120]	@ (8000570 <MX_USART1_UART_Init+0x94>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80004fa:	4b1d      	ldr	r3, [pc, #116]	@ (8000570 <MX_USART1_UART_Init+0x94>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000500:	4b1b      	ldr	r3, [pc, #108]	@ (8000570 <MX_USART1_UART_Init+0x94>)
 8000502:	220c      	movs	r2, #12
 8000504:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000506:	4b1a      	ldr	r3, [pc, #104]	@ (8000570 <MX_USART1_UART_Init+0x94>)
 8000508:	2200      	movs	r2, #0
 800050a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800050c:	4b18      	ldr	r3, [pc, #96]	@ (8000570 <MX_USART1_UART_Init+0x94>)
 800050e:	2200      	movs	r2, #0
 8000510:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000512:	4b17      	ldr	r3, [pc, #92]	@ (8000570 <MX_USART1_UART_Init+0x94>)
 8000514:	2200      	movs	r2, #0
 8000516:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000518:	4b15      	ldr	r3, [pc, #84]	@ (8000570 <MX_USART1_UART_Init+0x94>)
 800051a:	2200      	movs	r2, #0
 800051c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800051e:	4b14      	ldr	r3, [pc, #80]	@ (8000570 <MX_USART1_UART_Init+0x94>)
 8000520:	2200      	movs	r2, #0
 8000522:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000524:	4b12      	ldr	r3, [pc, #72]	@ (8000570 <MX_USART1_UART_Init+0x94>)
 8000526:	0018      	movs	r0, r3
 8000528:	f001 faac 	bl	8001a84 <HAL_UART_Init>
 800052c:	1e03      	subs	r3, r0, #0
 800052e:	d001      	beq.n	8000534 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000530:	f000 f844 	bl	80005bc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000534:	4b0e      	ldr	r3, [pc, #56]	@ (8000570 <MX_USART1_UART_Init+0x94>)
 8000536:	2100      	movs	r1, #0
 8000538:	0018      	movs	r0, r3
 800053a:	f002 f925 	bl	8002788 <HAL_UARTEx_SetTxFifoThreshold>
 800053e:	1e03      	subs	r3, r0, #0
 8000540:	d001      	beq.n	8000546 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000542:	f000 f83b 	bl	80005bc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000546:	4b0a      	ldr	r3, [pc, #40]	@ (8000570 <MX_USART1_UART_Init+0x94>)
 8000548:	2100      	movs	r1, #0
 800054a:	0018      	movs	r0, r3
 800054c:	f002 f95c 	bl	8002808 <HAL_UARTEx_SetRxFifoThreshold>
 8000550:	1e03      	subs	r3, r0, #0
 8000552:	d001      	beq.n	8000558 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000554:	f000 f832 	bl	80005bc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000558:	4b05      	ldr	r3, [pc, #20]	@ (8000570 <MX_USART1_UART_Init+0x94>)
 800055a:	0018      	movs	r0, r3
 800055c:	f002 f8da 	bl	8002714 <HAL_UARTEx_DisableFifoMode>
 8000560:	1e03      	subs	r3, r0, #0
 8000562:	d001      	beq.n	8000568 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000564:	f000 f82a 	bl	80005bc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000568:	46c0      	nop			@ (mov r8, r8)
 800056a:	46bd      	mov	sp, r7
 800056c:	bd80      	pop	{r7, pc}
 800056e:	46c0      	nop			@ (mov r8, r8)
 8000570:	20000028 	.word	0x20000028
 8000574:	40013800 	.word	0x40013800

08000578 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800057e:	4b0e      	ldr	r3, [pc, #56]	@ (80005b8 <MX_GPIO_Init+0x40>)
 8000580:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000582:	4b0d      	ldr	r3, [pc, #52]	@ (80005b8 <MX_GPIO_Init+0x40>)
 8000584:	2101      	movs	r1, #1
 8000586:	430a      	orrs	r2, r1
 8000588:	635a      	str	r2, [r3, #52]	@ 0x34
 800058a:	4b0b      	ldr	r3, [pc, #44]	@ (80005b8 <MX_GPIO_Init+0x40>)
 800058c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800058e:	2201      	movs	r2, #1
 8000590:	4013      	ands	r3, r2
 8000592:	607b      	str	r3, [r7, #4]
 8000594:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000596:	4b08      	ldr	r3, [pc, #32]	@ (80005b8 <MX_GPIO_Init+0x40>)
 8000598:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800059a:	4b07      	ldr	r3, [pc, #28]	@ (80005b8 <MX_GPIO_Init+0x40>)
 800059c:	2102      	movs	r1, #2
 800059e:	430a      	orrs	r2, r1
 80005a0:	635a      	str	r2, [r3, #52]	@ 0x34
 80005a2:	4b05      	ldr	r3, [pc, #20]	@ (80005b8 <MX_GPIO_Init+0x40>)
 80005a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80005a6:	2202      	movs	r2, #2
 80005a8:	4013      	ands	r3, r2
 80005aa:	603b      	str	r3, [r7, #0]
 80005ac:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80005ae:	46c0      	nop			@ (mov r8, r8)
 80005b0:	46bd      	mov	sp, r7
 80005b2:	b002      	add	sp, #8
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	46c0      	nop			@ (mov r8, r8)
 80005b8:	40021000 	.word	0x40021000

080005bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005c0:	b672      	cpsid	i
}
 80005c2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005c4:	46c0      	nop			@ (mov r8, r8)
 80005c6:	e7fd      	b.n	80005c4 <Error_Handler+0x8>

080005c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b082      	sub	sp, #8
 80005cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005ce:	4b0f      	ldr	r3, [pc, #60]	@ (800060c <HAL_MspInit+0x44>)
 80005d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80005d2:	4b0e      	ldr	r3, [pc, #56]	@ (800060c <HAL_MspInit+0x44>)
 80005d4:	2101      	movs	r1, #1
 80005d6:	430a      	orrs	r2, r1
 80005d8:	641a      	str	r2, [r3, #64]	@ 0x40
 80005da:	4b0c      	ldr	r3, [pc, #48]	@ (800060c <HAL_MspInit+0x44>)
 80005dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005de:	2201      	movs	r2, #1
 80005e0:	4013      	ands	r3, r2
 80005e2:	607b      	str	r3, [r7, #4]
 80005e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005e6:	4b09      	ldr	r3, [pc, #36]	@ (800060c <HAL_MspInit+0x44>)
 80005e8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80005ea:	4b08      	ldr	r3, [pc, #32]	@ (800060c <HAL_MspInit+0x44>)
 80005ec:	2180      	movs	r1, #128	@ 0x80
 80005ee:	0549      	lsls	r1, r1, #21
 80005f0:	430a      	orrs	r2, r1
 80005f2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80005f4:	4b05      	ldr	r3, [pc, #20]	@ (800060c <HAL_MspInit+0x44>)
 80005f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80005f8:	2380      	movs	r3, #128	@ 0x80
 80005fa:	055b      	lsls	r3, r3, #21
 80005fc:	4013      	ands	r3, r2
 80005fe:	603b      	str	r3, [r7, #0]
 8000600:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000602:	46c0      	nop			@ (mov r8, r8)
 8000604:	46bd      	mov	sp, r7
 8000606:	b002      	add	sp, #8
 8000608:	bd80      	pop	{r7, pc}
 800060a:	46c0      	nop			@ (mov r8, r8)
 800060c:	40021000 	.word	0x40021000

08000610 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000610:	b590      	push	{r4, r7, lr}
 8000612:	b091      	sub	sp, #68	@ 0x44
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000618:	232c      	movs	r3, #44	@ 0x2c
 800061a:	18fb      	adds	r3, r7, r3
 800061c:	0018      	movs	r0, r3
 800061e:	2314      	movs	r3, #20
 8000620:	001a      	movs	r2, r3
 8000622:	2100      	movs	r1, #0
 8000624:	f002 f990 	bl	8002948 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000628:	2414      	movs	r4, #20
 800062a:	193b      	adds	r3, r7, r4
 800062c:	0018      	movs	r0, r3
 800062e:	2318      	movs	r3, #24
 8000630:	001a      	movs	r2, r3
 8000632:	2100      	movs	r1, #0
 8000634:	f002 f988 	bl	8002948 <memset>
  if(huart->Instance==USART1)
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	4a22      	ldr	r2, [pc, #136]	@ (80006c8 <HAL_UART_MspInit+0xb8>)
 800063e:	4293      	cmp	r3, r2
 8000640:	d13d      	bne.n	80006be <HAL_UART_MspInit+0xae>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000642:	193b      	adds	r3, r7, r4
 8000644:	2201      	movs	r2, #1
 8000646:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000648:	193b      	adds	r3, r7, r4
 800064a:	2200      	movs	r2, #0
 800064c:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800064e:	193b      	adds	r3, r7, r4
 8000650:	0018      	movs	r0, r3
 8000652:	f001 f8f1 	bl	8001838 <HAL_RCCEx_PeriphCLKConfig>
 8000656:	1e03      	subs	r3, r0, #0
 8000658:	d001      	beq.n	800065e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800065a:	f7ff ffaf 	bl	80005bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800065e:	4b1b      	ldr	r3, [pc, #108]	@ (80006cc <HAL_UART_MspInit+0xbc>)
 8000660:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000662:	4b1a      	ldr	r3, [pc, #104]	@ (80006cc <HAL_UART_MspInit+0xbc>)
 8000664:	2180      	movs	r1, #128	@ 0x80
 8000666:	01c9      	lsls	r1, r1, #7
 8000668:	430a      	orrs	r2, r1
 800066a:	641a      	str	r2, [r3, #64]	@ 0x40
 800066c:	4b17      	ldr	r3, [pc, #92]	@ (80006cc <HAL_UART_MspInit+0xbc>)
 800066e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000670:	2380      	movs	r3, #128	@ 0x80
 8000672:	01db      	lsls	r3, r3, #7
 8000674:	4013      	ands	r3, r2
 8000676:	613b      	str	r3, [r7, #16]
 8000678:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800067a:	4b14      	ldr	r3, [pc, #80]	@ (80006cc <HAL_UART_MspInit+0xbc>)
 800067c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800067e:	4b13      	ldr	r3, [pc, #76]	@ (80006cc <HAL_UART_MspInit+0xbc>)
 8000680:	2102      	movs	r1, #2
 8000682:	430a      	orrs	r2, r1
 8000684:	635a      	str	r2, [r3, #52]	@ 0x34
 8000686:	4b11      	ldr	r3, [pc, #68]	@ (80006cc <HAL_UART_MspInit+0xbc>)
 8000688:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800068a:	2202      	movs	r2, #2
 800068c:	4013      	ands	r3, r2
 800068e:	60fb      	str	r3, [r7, #12]
 8000690:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000692:	212c      	movs	r1, #44	@ 0x2c
 8000694:	187b      	adds	r3, r7, r1
 8000696:	22c0      	movs	r2, #192	@ 0xc0
 8000698:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800069a:	187b      	adds	r3, r7, r1
 800069c:	2202      	movs	r2, #2
 800069e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a0:	187b      	adds	r3, r7, r1
 80006a2:	2200      	movs	r2, #0
 80006a4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006a6:	187b      	adds	r3, r7, r1
 80006a8:	2200      	movs	r2, #0
 80006aa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 80006ac:	187b      	adds	r3, r7, r1
 80006ae:	2200      	movs	r2, #0
 80006b0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006b2:	187b      	adds	r3, r7, r1
 80006b4:	4a06      	ldr	r2, [pc, #24]	@ (80006d0 <HAL_UART_MspInit+0xc0>)
 80006b6:	0019      	movs	r1, r3
 80006b8:	0010      	movs	r0, r2
 80006ba:	f000 fa53 	bl	8000b64 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80006be:	46c0      	nop			@ (mov r8, r8)
 80006c0:	46bd      	mov	sp, r7
 80006c2:	b011      	add	sp, #68	@ 0x44
 80006c4:	bd90      	pop	{r4, r7, pc}
 80006c6:	46c0      	nop			@ (mov r8, r8)
 80006c8:	40013800 	.word	0x40013800
 80006cc:	40021000 	.word	0x40021000
 80006d0:	50000400 	.word	0x50000400

080006d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006d8:	46c0      	nop			@ (mov r8, r8)
 80006da:	e7fd      	b.n	80006d8 <NMI_Handler+0x4>

080006dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006e0:	46c0      	nop			@ (mov r8, r8)
 80006e2:	e7fd      	b.n	80006e0 <HardFault_Handler+0x4>

080006e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80006e8:	46c0      	nop			@ (mov r8, r8)
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}

080006ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006ee:	b580      	push	{r7, lr}
 80006f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006f2:	46c0      	nop			@ (mov r8, r8)
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}

080006f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006fc:	f000 f89c 	bl	8000838 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000700:	46c0      	nop			@ (mov r8, r8)
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}

08000706 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000706:	b580      	push	{r7, lr}
 8000708:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800070a:	46c0      	nop			@ (mov r8, r8)
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}

08000710 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000710:	480d      	ldr	r0, [pc, #52]	@ (8000748 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000712:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000714:	f7ff fff7 	bl	8000706 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000718:	480c      	ldr	r0, [pc, #48]	@ (800074c <LoopForever+0x6>)
  ldr r1, =_edata
 800071a:	490d      	ldr	r1, [pc, #52]	@ (8000750 <LoopForever+0xa>)
  ldr r2, =_sidata
 800071c:	4a0d      	ldr	r2, [pc, #52]	@ (8000754 <LoopForever+0xe>)
  movs r3, #0
 800071e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000720:	e002      	b.n	8000728 <LoopCopyDataInit>

08000722 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000722:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000724:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000726:	3304      	adds	r3, #4

08000728 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000728:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800072a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800072c:	d3f9      	bcc.n	8000722 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800072e:	4a0a      	ldr	r2, [pc, #40]	@ (8000758 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000730:	4c0a      	ldr	r4, [pc, #40]	@ (800075c <LoopForever+0x16>)
  movs r3, #0
 8000732:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000734:	e001      	b.n	800073a <LoopFillZerobss>

08000736 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000736:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000738:	3204      	adds	r2, #4

0800073a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800073a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800073c:	d3fb      	bcc.n	8000736 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800073e:	f002 f90b 	bl	8002958 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000742:	f7ff fe6d 	bl	8000420 <main>

08000746 <LoopForever>:

LoopForever:
  b LoopForever
 8000746:	e7fe      	b.n	8000746 <LoopForever>
  ldr   r0, =_estack
 8000748:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800074c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000750:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000754:	08002a48 	.word	0x08002a48
  ldr r2, =_sbss
 8000758:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800075c:	200000d8 	.word	0x200000d8

08000760 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000760:	e7fe      	b.n	8000760 <ADC1_IRQHandler>
	...

08000764 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800076a:	1dfb      	adds	r3, r7, #7
 800076c:	2200      	movs	r2, #0
 800076e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000770:	4b0b      	ldr	r3, [pc, #44]	@ (80007a0 <HAL_Init+0x3c>)
 8000772:	681a      	ldr	r2, [r3, #0]
 8000774:	4b0a      	ldr	r3, [pc, #40]	@ (80007a0 <HAL_Init+0x3c>)
 8000776:	2180      	movs	r1, #128	@ 0x80
 8000778:	0049      	lsls	r1, r1, #1
 800077a:	430a      	orrs	r2, r1
 800077c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800077e:	2003      	movs	r0, #3
 8000780:	f000 f810 	bl	80007a4 <HAL_InitTick>
 8000784:	1e03      	subs	r3, r0, #0
 8000786:	d003      	beq.n	8000790 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000788:	1dfb      	adds	r3, r7, #7
 800078a:	2201      	movs	r2, #1
 800078c:	701a      	strb	r2, [r3, #0]
 800078e:	e001      	b.n	8000794 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000790:	f7ff ff1a 	bl	80005c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000794:	1dfb      	adds	r3, r7, #7
 8000796:	781b      	ldrb	r3, [r3, #0]
}
 8000798:	0018      	movs	r0, r3
 800079a:	46bd      	mov	sp, r7
 800079c:	b002      	add	sp, #8
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	40022000 	.word	0x40022000

080007a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007a4:	b590      	push	{r4, r7, lr}
 80007a6:	b085      	sub	sp, #20
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80007ac:	230f      	movs	r3, #15
 80007ae:	18fb      	adds	r3, r7, r3
 80007b0:	2200      	movs	r2, #0
 80007b2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80007b4:	4b1d      	ldr	r3, [pc, #116]	@ (800082c <HAL_InitTick+0x88>)
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d02b      	beq.n	8000814 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80007bc:	4b1c      	ldr	r3, [pc, #112]	@ (8000830 <HAL_InitTick+0x8c>)
 80007be:	681c      	ldr	r4, [r3, #0]
 80007c0:	4b1a      	ldr	r3, [pc, #104]	@ (800082c <HAL_InitTick+0x88>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	0019      	movs	r1, r3
 80007c6:	23fa      	movs	r3, #250	@ 0xfa
 80007c8:	0098      	lsls	r0, r3, #2
 80007ca:	f7ff fc99 	bl	8000100 <__udivsi3>
 80007ce:	0003      	movs	r3, r0
 80007d0:	0019      	movs	r1, r3
 80007d2:	0020      	movs	r0, r4
 80007d4:	f7ff fc94 	bl	8000100 <__udivsi3>
 80007d8:	0003      	movs	r3, r0
 80007da:	0018      	movs	r0, r3
 80007dc:	f000 f8ef 	bl	80009be <HAL_SYSTICK_Config>
 80007e0:	1e03      	subs	r3, r0, #0
 80007e2:	d112      	bne.n	800080a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	2b03      	cmp	r3, #3
 80007e8:	d80a      	bhi.n	8000800 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007ea:	6879      	ldr	r1, [r7, #4]
 80007ec:	2301      	movs	r3, #1
 80007ee:	425b      	negs	r3, r3
 80007f0:	2200      	movs	r2, #0
 80007f2:	0018      	movs	r0, r3
 80007f4:	f000 f8ce 	bl	8000994 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80007f8:	4b0e      	ldr	r3, [pc, #56]	@ (8000834 <HAL_InitTick+0x90>)
 80007fa:	687a      	ldr	r2, [r7, #4]
 80007fc:	601a      	str	r2, [r3, #0]
 80007fe:	e00d      	b.n	800081c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000800:	230f      	movs	r3, #15
 8000802:	18fb      	adds	r3, r7, r3
 8000804:	2201      	movs	r2, #1
 8000806:	701a      	strb	r2, [r3, #0]
 8000808:	e008      	b.n	800081c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800080a:	230f      	movs	r3, #15
 800080c:	18fb      	adds	r3, r7, r3
 800080e:	2201      	movs	r2, #1
 8000810:	701a      	strb	r2, [r3, #0]
 8000812:	e003      	b.n	800081c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000814:	230f      	movs	r3, #15
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	2201      	movs	r2, #1
 800081a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800081c:	230f      	movs	r3, #15
 800081e:	18fb      	adds	r3, r7, r3
 8000820:	781b      	ldrb	r3, [r3, #0]
}
 8000822:	0018      	movs	r0, r3
 8000824:	46bd      	mov	sp, r7
 8000826:	b005      	add	sp, #20
 8000828:	bd90      	pop	{r4, r7, pc}
 800082a:	46c0      	nop			@ (mov r8, r8)
 800082c:	20000008 	.word	0x20000008
 8000830:	20000000 	.word	0x20000000
 8000834:	20000004 	.word	0x20000004

08000838 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800083c:	4b05      	ldr	r3, [pc, #20]	@ (8000854 <HAL_IncTick+0x1c>)
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	001a      	movs	r2, r3
 8000842:	4b05      	ldr	r3, [pc, #20]	@ (8000858 <HAL_IncTick+0x20>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	18d2      	adds	r2, r2, r3
 8000848:	4b03      	ldr	r3, [pc, #12]	@ (8000858 <HAL_IncTick+0x20>)
 800084a:	601a      	str	r2, [r3, #0]
}
 800084c:	46c0      	nop			@ (mov r8, r8)
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	46c0      	nop			@ (mov r8, r8)
 8000854:	20000008 	.word	0x20000008
 8000858:	200000d4 	.word	0x200000d4

0800085c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
  return uwTick;
 8000860:	4b02      	ldr	r3, [pc, #8]	@ (800086c <HAL_GetTick+0x10>)
 8000862:	681b      	ldr	r3, [r3, #0]
}
 8000864:	0018      	movs	r0, r3
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	46c0      	nop			@ (mov r8, r8)
 800086c:	200000d4 	.word	0x200000d4

08000870 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000870:	b590      	push	{r4, r7, lr}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
 8000876:	0002      	movs	r2, r0
 8000878:	6039      	str	r1, [r7, #0]
 800087a:	1dfb      	adds	r3, r7, #7
 800087c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800087e:	1dfb      	adds	r3, r7, #7
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	2b7f      	cmp	r3, #127	@ 0x7f
 8000884:	d828      	bhi.n	80008d8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000886:	4a2f      	ldr	r2, [pc, #188]	@ (8000944 <__NVIC_SetPriority+0xd4>)
 8000888:	1dfb      	adds	r3, r7, #7
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	b25b      	sxtb	r3, r3
 800088e:	089b      	lsrs	r3, r3, #2
 8000890:	33c0      	adds	r3, #192	@ 0xc0
 8000892:	009b      	lsls	r3, r3, #2
 8000894:	589b      	ldr	r3, [r3, r2]
 8000896:	1dfa      	adds	r2, r7, #7
 8000898:	7812      	ldrb	r2, [r2, #0]
 800089a:	0011      	movs	r1, r2
 800089c:	2203      	movs	r2, #3
 800089e:	400a      	ands	r2, r1
 80008a0:	00d2      	lsls	r2, r2, #3
 80008a2:	21ff      	movs	r1, #255	@ 0xff
 80008a4:	4091      	lsls	r1, r2
 80008a6:	000a      	movs	r2, r1
 80008a8:	43d2      	mvns	r2, r2
 80008aa:	401a      	ands	r2, r3
 80008ac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	019b      	lsls	r3, r3, #6
 80008b2:	22ff      	movs	r2, #255	@ 0xff
 80008b4:	401a      	ands	r2, r3
 80008b6:	1dfb      	adds	r3, r7, #7
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	0018      	movs	r0, r3
 80008bc:	2303      	movs	r3, #3
 80008be:	4003      	ands	r3, r0
 80008c0:	00db      	lsls	r3, r3, #3
 80008c2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008c4:	481f      	ldr	r0, [pc, #124]	@ (8000944 <__NVIC_SetPriority+0xd4>)
 80008c6:	1dfb      	adds	r3, r7, #7
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	b25b      	sxtb	r3, r3
 80008cc:	089b      	lsrs	r3, r3, #2
 80008ce:	430a      	orrs	r2, r1
 80008d0:	33c0      	adds	r3, #192	@ 0xc0
 80008d2:	009b      	lsls	r3, r3, #2
 80008d4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80008d6:	e031      	b.n	800093c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008d8:	4a1b      	ldr	r2, [pc, #108]	@ (8000948 <__NVIC_SetPriority+0xd8>)
 80008da:	1dfb      	adds	r3, r7, #7
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	0019      	movs	r1, r3
 80008e0:	230f      	movs	r3, #15
 80008e2:	400b      	ands	r3, r1
 80008e4:	3b08      	subs	r3, #8
 80008e6:	089b      	lsrs	r3, r3, #2
 80008e8:	3306      	adds	r3, #6
 80008ea:	009b      	lsls	r3, r3, #2
 80008ec:	18d3      	adds	r3, r2, r3
 80008ee:	3304      	adds	r3, #4
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	1dfa      	adds	r2, r7, #7
 80008f4:	7812      	ldrb	r2, [r2, #0]
 80008f6:	0011      	movs	r1, r2
 80008f8:	2203      	movs	r2, #3
 80008fa:	400a      	ands	r2, r1
 80008fc:	00d2      	lsls	r2, r2, #3
 80008fe:	21ff      	movs	r1, #255	@ 0xff
 8000900:	4091      	lsls	r1, r2
 8000902:	000a      	movs	r2, r1
 8000904:	43d2      	mvns	r2, r2
 8000906:	401a      	ands	r2, r3
 8000908:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	019b      	lsls	r3, r3, #6
 800090e:	22ff      	movs	r2, #255	@ 0xff
 8000910:	401a      	ands	r2, r3
 8000912:	1dfb      	adds	r3, r7, #7
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	0018      	movs	r0, r3
 8000918:	2303      	movs	r3, #3
 800091a:	4003      	ands	r3, r0
 800091c:	00db      	lsls	r3, r3, #3
 800091e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000920:	4809      	ldr	r0, [pc, #36]	@ (8000948 <__NVIC_SetPriority+0xd8>)
 8000922:	1dfb      	adds	r3, r7, #7
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	001c      	movs	r4, r3
 8000928:	230f      	movs	r3, #15
 800092a:	4023      	ands	r3, r4
 800092c:	3b08      	subs	r3, #8
 800092e:	089b      	lsrs	r3, r3, #2
 8000930:	430a      	orrs	r2, r1
 8000932:	3306      	adds	r3, #6
 8000934:	009b      	lsls	r3, r3, #2
 8000936:	18c3      	adds	r3, r0, r3
 8000938:	3304      	adds	r3, #4
 800093a:	601a      	str	r2, [r3, #0]
}
 800093c:	46c0      	nop			@ (mov r8, r8)
 800093e:	46bd      	mov	sp, r7
 8000940:	b003      	add	sp, #12
 8000942:	bd90      	pop	{r4, r7, pc}
 8000944:	e000e100 	.word	0xe000e100
 8000948:	e000ed00 	.word	0xe000ed00

0800094c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	1e5a      	subs	r2, r3, #1
 8000958:	2380      	movs	r3, #128	@ 0x80
 800095a:	045b      	lsls	r3, r3, #17
 800095c:	429a      	cmp	r2, r3
 800095e:	d301      	bcc.n	8000964 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000960:	2301      	movs	r3, #1
 8000962:	e010      	b.n	8000986 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000964:	4b0a      	ldr	r3, [pc, #40]	@ (8000990 <SysTick_Config+0x44>)
 8000966:	687a      	ldr	r2, [r7, #4]
 8000968:	3a01      	subs	r2, #1
 800096a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800096c:	2301      	movs	r3, #1
 800096e:	425b      	negs	r3, r3
 8000970:	2103      	movs	r1, #3
 8000972:	0018      	movs	r0, r3
 8000974:	f7ff ff7c 	bl	8000870 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000978:	4b05      	ldr	r3, [pc, #20]	@ (8000990 <SysTick_Config+0x44>)
 800097a:	2200      	movs	r2, #0
 800097c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800097e:	4b04      	ldr	r3, [pc, #16]	@ (8000990 <SysTick_Config+0x44>)
 8000980:	2207      	movs	r2, #7
 8000982:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000984:	2300      	movs	r3, #0
}
 8000986:	0018      	movs	r0, r3
 8000988:	46bd      	mov	sp, r7
 800098a:	b002      	add	sp, #8
 800098c:	bd80      	pop	{r7, pc}
 800098e:	46c0      	nop			@ (mov r8, r8)
 8000990:	e000e010 	.word	0xe000e010

08000994 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b084      	sub	sp, #16
 8000998:	af00      	add	r7, sp, #0
 800099a:	60b9      	str	r1, [r7, #8]
 800099c:	607a      	str	r2, [r7, #4]
 800099e:	210f      	movs	r1, #15
 80009a0:	187b      	adds	r3, r7, r1
 80009a2:	1c02      	adds	r2, r0, #0
 80009a4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80009a6:	68ba      	ldr	r2, [r7, #8]
 80009a8:	187b      	adds	r3, r7, r1
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	b25b      	sxtb	r3, r3
 80009ae:	0011      	movs	r1, r2
 80009b0:	0018      	movs	r0, r3
 80009b2:	f7ff ff5d 	bl	8000870 <__NVIC_SetPriority>
}
 80009b6:	46c0      	nop			@ (mov r8, r8)
 80009b8:	46bd      	mov	sp, r7
 80009ba:	b004      	add	sp, #16
 80009bc:	bd80      	pop	{r7, pc}

080009be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009be:	b580      	push	{r7, lr}
 80009c0:	b082      	sub	sp, #8
 80009c2:	af00      	add	r7, sp, #0
 80009c4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	0018      	movs	r0, r3
 80009ca:	f7ff ffbf 	bl	800094c <SysTick_Config>
 80009ce:	0003      	movs	r3, r0
}
 80009d0:	0018      	movs	r0, r3
 80009d2:	46bd      	mov	sp, r7
 80009d4:	b002      	add	sp, #8
 80009d6:	bd80      	pop	{r7, pc}

080009d8 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b086      	sub	sp, #24
 80009dc:	af00      	add	r7, sp, #0
 80009de:	60f8      	str	r0, [r7, #12]
 80009e0:	60b9      	str	r1, [r7, #8]
 80009e2:	607a      	str	r2, [r7, #4]
 80009e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80009e6:	2317      	movs	r3, #23
 80009e8:	18fb      	adds	r3, r7, r3
 80009ea:	2200      	movs	r2, #0
 80009ec:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	2224      	movs	r2, #36	@ 0x24
 80009f2:	5c9b      	ldrb	r3, [r3, r2]
 80009f4:	2b01      	cmp	r3, #1
 80009f6:	d101      	bne.n	80009fc <HAL_DMA_Start_IT+0x24>
 80009f8:	2302      	movs	r3, #2
 80009fa:	e06f      	b.n	8000adc <HAL_DMA_Start_IT+0x104>
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	2224      	movs	r2, #36	@ 0x24
 8000a00:	2101      	movs	r1, #1
 8000a02:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	2225      	movs	r2, #37	@ 0x25
 8000a08:	5c9b      	ldrb	r3, [r3, r2]
 8000a0a:	b2db      	uxtb	r3, r3
 8000a0c:	2b01      	cmp	r3, #1
 8000a0e:	d157      	bne.n	8000ac0 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	2225      	movs	r2, #37	@ 0x25
 8000a14:	2102      	movs	r1, #2
 8000a16:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	681a      	ldr	r2, [r3, #0]
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	2101      	movs	r1, #1
 8000a2a:	438a      	bics	r2, r1
 8000a2c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	687a      	ldr	r2, [r7, #4]
 8000a32:	68b9      	ldr	r1, [r7, #8]
 8000a34:	68f8      	ldr	r0, [r7, #12]
 8000a36:	f000 f855 	bl	8000ae4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d008      	beq.n	8000a54 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	681a      	ldr	r2, [r3, #0]
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	210e      	movs	r1, #14
 8000a4e:	430a      	orrs	r2, r1
 8000a50:	601a      	str	r2, [r3, #0]
 8000a52:	e00f      	b.n	8000a74 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	681a      	ldr	r2, [r3, #0]
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	2104      	movs	r1, #4
 8000a60:	438a      	bics	r2, r1
 8000a62:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	681a      	ldr	r2, [r3, #0]
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	210a      	movs	r1, #10
 8000a70:	430a      	orrs	r2, r1
 8000a72:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a78:	681a      	ldr	r2, [r3, #0]
 8000a7a:	2380      	movs	r3, #128	@ 0x80
 8000a7c:	025b      	lsls	r3, r3, #9
 8000a7e:	4013      	ands	r3, r2
 8000a80:	d008      	beq.n	8000a94 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a86:	681a      	ldr	r2, [r3, #0]
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a8c:	2180      	movs	r1, #128	@ 0x80
 8000a8e:	0049      	lsls	r1, r1, #1
 8000a90:	430a      	orrs	r2, r1
 8000a92:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d008      	beq.n	8000aae <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000aa0:	681a      	ldr	r2, [r3, #0]
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000aa6:	2180      	movs	r1, #128	@ 0x80
 8000aa8:	0049      	lsls	r1, r1, #1
 8000aaa:	430a      	orrs	r2, r1
 8000aac:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	681a      	ldr	r2, [r3, #0]
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	2101      	movs	r1, #1
 8000aba:	430a      	orrs	r2, r1
 8000abc:	601a      	str	r2, [r3, #0]
 8000abe:	e00a      	b.n	8000ad6 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	2280      	movs	r2, #128	@ 0x80
 8000ac4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	2224      	movs	r2, #36	@ 0x24
 8000aca:	2100      	movs	r1, #0
 8000acc:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8000ace:	2317      	movs	r3, #23
 8000ad0:	18fb      	adds	r3, r7, r3
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8000ad6:	2317      	movs	r3, #23
 8000ad8:	18fb      	adds	r3, r7, r3
 8000ada:	781b      	ldrb	r3, [r3, #0]
}
 8000adc:	0018      	movs	r0, r3
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	b006      	add	sp, #24
 8000ae2:	bd80      	pop	{r7, pc}

08000ae4 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b084      	sub	sp, #16
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	60f8      	str	r0, [r7, #12]
 8000aec:	60b9      	str	r1, [r7, #8]
 8000aee:	607a      	str	r2, [r7, #4]
 8000af0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000af6:	68fa      	ldr	r2, [r7, #12]
 8000af8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8000afa:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d004      	beq.n	8000b0e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000b08:	68fa      	ldr	r2, [r7, #12]
 8000b0a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8000b0c:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8000b0e:	4b14      	ldr	r3, [pc, #80]	@ (8000b60 <DMA_SetConfig+0x7c>)
 8000b10:	6859      	ldr	r1, [r3, #4]
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b16:	221c      	movs	r2, #28
 8000b18:	4013      	ands	r3, r2
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	409a      	lsls	r2, r3
 8000b1e:	4b10      	ldr	r3, [pc, #64]	@ (8000b60 <DMA_SetConfig+0x7c>)
 8000b20:	430a      	orrs	r2, r1
 8000b22:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	683a      	ldr	r2, [r7, #0]
 8000b2a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000b2c:	68fb      	ldr	r3, [r7, #12]
 8000b2e:	689b      	ldr	r3, [r3, #8]
 8000b30:	2b10      	cmp	r3, #16
 8000b32:	d108      	bne.n	8000b46 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	687a      	ldr	r2, [r7, #4]
 8000b3a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	68ba      	ldr	r2, [r7, #8]
 8000b42:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000b44:	e007      	b.n	8000b56 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	68ba      	ldr	r2, [r7, #8]
 8000b4c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	687a      	ldr	r2, [r7, #4]
 8000b54:	60da      	str	r2, [r3, #12]
}
 8000b56:	46c0      	nop			@ (mov r8, r8)
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	b004      	add	sp, #16
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	46c0      	nop			@ (mov r8, r8)
 8000b60:	40020000 	.word	0x40020000

08000b64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b086      	sub	sp, #24
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
 8000b6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b72:	e147      	b.n	8000e04 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	2101      	movs	r1, #1
 8000b7a:	697a      	ldr	r2, [r7, #20]
 8000b7c:	4091      	lsls	r1, r2
 8000b7e:	000a      	movs	r2, r1
 8000b80:	4013      	ands	r3, r2
 8000b82:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d100      	bne.n	8000b8c <HAL_GPIO_Init+0x28>
 8000b8a:	e138      	b.n	8000dfe <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000b8c:	683b      	ldr	r3, [r7, #0]
 8000b8e:	685b      	ldr	r3, [r3, #4]
 8000b90:	2203      	movs	r2, #3
 8000b92:	4013      	ands	r3, r2
 8000b94:	2b01      	cmp	r3, #1
 8000b96:	d005      	beq.n	8000ba4 <HAL_GPIO_Init+0x40>
 8000b98:	683b      	ldr	r3, [r7, #0]
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	2203      	movs	r2, #3
 8000b9e:	4013      	ands	r3, r2
 8000ba0:	2b02      	cmp	r3, #2
 8000ba2:	d130      	bne.n	8000c06 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	689b      	ldr	r3, [r3, #8]
 8000ba8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000baa:	697b      	ldr	r3, [r7, #20]
 8000bac:	005b      	lsls	r3, r3, #1
 8000bae:	2203      	movs	r2, #3
 8000bb0:	409a      	lsls	r2, r3
 8000bb2:	0013      	movs	r3, r2
 8000bb4:	43da      	mvns	r2, r3
 8000bb6:	693b      	ldr	r3, [r7, #16]
 8000bb8:	4013      	ands	r3, r2
 8000bba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	68da      	ldr	r2, [r3, #12]
 8000bc0:	697b      	ldr	r3, [r7, #20]
 8000bc2:	005b      	lsls	r3, r3, #1
 8000bc4:	409a      	lsls	r2, r3
 8000bc6:	0013      	movs	r3, r2
 8000bc8:	693a      	ldr	r2, [r7, #16]
 8000bca:	4313      	orrs	r3, r2
 8000bcc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	693a      	ldr	r2, [r7, #16]
 8000bd2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	685b      	ldr	r3, [r3, #4]
 8000bd8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000bda:	2201      	movs	r2, #1
 8000bdc:	697b      	ldr	r3, [r7, #20]
 8000bde:	409a      	lsls	r2, r3
 8000be0:	0013      	movs	r3, r2
 8000be2:	43da      	mvns	r2, r3
 8000be4:	693b      	ldr	r3, [r7, #16]
 8000be6:	4013      	ands	r3, r2
 8000be8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	685b      	ldr	r3, [r3, #4]
 8000bee:	091b      	lsrs	r3, r3, #4
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	401a      	ands	r2, r3
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	409a      	lsls	r2, r3
 8000bf8:	0013      	movs	r3, r2
 8000bfa:	693a      	ldr	r2, [r7, #16]
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	693a      	ldr	r2, [r7, #16]
 8000c04:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	685b      	ldr	r3, [r3, #4]
 8000c0a:	2203      	movs	r2, #3
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	2b03      	cmp	r3, #3
 8000c10:	d017      	beq.n	8000c42 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	68db      	ldr	r3, [r3, #12]
 8000c16:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000c18:	697b      	ldr	r3, [r7, #20]
 8000c1a:	005b      	lsls	r3, r3, #1
 8000c1c:	2203      	movs	r2, #3
 8000c1e:	409a      	lsls	r2, r3
 8000c20:	0013      	movs	r3, r2
 8000c22:	43da      	mvns	r2, r3
 8000c24:	693b      	ldr	r3, [r7, #16]
 8000c26:	4013      	ands	r3, r2
 8000c28:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	689a      	ldr	r2, [r3, #8]
 8000c2e:	697b      	ldr	r3, [r7, #20]
 8000c30:	005b      	lsls	r3, r3, #1
 8000c32:	409a      	lsls	r2, r3
 8000c34:	0013      	movs	r3, r2
 8000c36:	693a      	ldr	r2, [r7, #16]
 8000c38:	4313      	orrs	r3, r2
 8000c3a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	693a      	ldr	r2, [r7, #16]
 8000c40:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	2203      	movs	r2, #3
 8000c48:	4013      	ands	r3, r2
 8000c4a:	2b02      	cmp	r3, #2
 8000c4c:	d123      	bne.n	8000c96 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c4e:	697b      	ldr	r3, [r7, #20]
 8000c50:	08da      	lsrs	r2, r3, #3
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	3208      	adds	r2, #8
 8000c56:	0092      	lsls	r2, r2, #2
 8000c58:	58d3      	ldr	r3, [r2, r3]
 8000c5a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	2207      	movs	r2, #7
 8000c60:	4013      	ands	r3, r2
 8000c62:	009b      	lsls	r3, r3, #2
 8000c64:	220f      	movs	r2, #15
 8000c66:	409a      	lsls	r2, r3
 8000c68:	0013      	movs	r3, r2
 8000c6a:	43da      	mvns	r2, r3
 8000c6c:	693b      	ldr	r3, [r7, #16]
 8000c6e:	4013      	ands	r3, r2
 8000c70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	691a      	ldr	r2, [r3, #16]
 8000c76:	697b      	ldr	r3, [r7, #20]
 8000c78:	2107      	movs	r1, #7
 8000c7a:	400b      	ands	r3, r1
 8000c7c:	009b      	lsls	r3, r3, #2
 8000c7e:	409a      	lsls	r2, r3
 8000c80:	0013      	movs	r3, r2
 8000c82:	693a      	ldr	r2, [r7, #16]
 8000c84:	4313      	orrs	r3, r2
 8000c86:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000c88:	697b      	ldr	r3, [r7, #20]
 8000c8a:	08da      	lsrs	r2, r3, #3
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	3208      	adds	r2, #8
 8000c90:	0092      	lsls	r2, r2, #2
 8000c92:	6939      	ldr	r1, [r7, #16]
 8000c94:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	005b      	lsls	r3, r3, #1
 8000ca0:	2203      	movs	r2, #3
 8000ca2:	409a      	lsls	r2, r3
 8000ca4:	0013      	movs	r3, r2
 8000ca6:	43da      	mvns	r2, r3
 8000ca8:	693b      	ldr	r3, [r7, #16]
 8000caa:	4013      	ands	r3, r2
 8000cac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	2203      	movs	r2, #3
 8000cb4:	401a      	ands	r2, r3
 8000cb6:	697b      	ldr	r3, [r7, #20]
 8000cb8:	005b      	lsls	r3, r3, #1
 8000cba:	409a      	lsls	r2, r3
 8000cbc:	0013      	movs	r3, r2
 8000cbe:	693a      	ldr	r2, [r7, #16]
 8000cc0:	4313      	orrs	r3, r2
 8000cc2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	693a      	ldr	r2, [r7, #16]
 8000cc8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	685a      	ldr	r2, [r3, #4]
 8000cce:	23c0      	movs	r3, #192	@ 0xc0
 8000cd0:	029b      	lsls	r3, r3, #10
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	d100      	bne.n	8000cd8 <HAL_GPIO_Init+0x174>
 8000cd6:	e092      	b.n	8000dfe <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000cd8:	4a50      	ldr	r2, [pc, #320]	@ (8000e1c <HAL_GPIO_Init+0x2b8>)
 8000cda:	697b      	ldr	r3, [r7, #20]
 8000cdc:	089b      	lsrs	r3, r3, #2
 8000cde:	3318      	adds	r3, #24
 8000ce0:	009b      	lsls	r3, r3, #2
 8000ce2:	589b      	ldr	r3, [r3, r2]
 8000ce4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	2203      	movs	r2, #3
 8000cea:	4013      	ands	r3, r2
 8000cec:	00db      	lsls	r3, r3, #3
 8000cee:	220f      	movs	r2, #15
 8000cf0:	409a      	lsls	r2, r3
 8000cf2:	0013      	movs	r3, r2
 8000cf4:	43da      	mvns	r2, r3
 8000cf6:	693b      	ldr	r3, [r7, #16]
 8000cf8:	4013      	ands	r3, r2
 8000cfa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000cfc:	687a      	ldr	r2, [r7, #4]
 8000cfe:	23a0      	movs	r3, #160	@ 0xa0
 8000d00:	05db      	lsls	r3, r3, #23
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d013      	beq.n	8000d2e <HAL_GPIO_Init+0x1ca>
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	4a45      	ldr	r2, [pc, #276]	@ (8000e20 <HAL_GPIO_Init+0x2bc>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d00d      	beq.n	8000d2a <HAL_GPIO_Init+0x1c6>
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	4a44      	ldr	r2, [pc, #272]	@ (8000e24 <HAL_GPIO_Init+0x2c0>)
 8000d12:	4293      	cmp	r3, r2
 8000d14:	d007      	beq.n	8000d26 <HAL_GPIO_Init+0x1c2>
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	4a43      	ldr	r2, [pc, #268]	@ (8000e28 <HAL_GPIO_Init+0x2c4>)
 8000d1a:	4293      	cmp	r3, r2
 8000d1c:	d101      	bne.n	8000d22 <HAL_GPIO_Init+0x1be>
 8000d1e:	2303      	movs	r3, #3
 8000d20:	e006      	b.n	8000d30 <HAL_GPIO_Init+0x1cc>
 8000d22:	2305      	movs	r3, #5
 8000d24:	e004      	b.n	8000d30 <HAL_GPIO_Init+0x1cc>
 8000d26:	2302      	movs	r3, #2
 8000d28:	e002      	b.n	8000d30 <HAL_GPIO_Init+0x1cc>
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	e000      	b.n	8000d30 <HAL_GPIO_Init+0x1cc>
 8000d2e:	2300      	movs	r3, #0
 8000d30:	697a      	ldr	r2, [r7, #20]
 8000d32:	2103      	movs	r1, #3
 8000d34:	400a      	ands	r2, r1
 8000d36:	00d2      	lsls	r2, r2, #3
 8000d38:	4093      	lsls	r3, r2
 8000d3a:	693a      	ldr	r2, [r7, #16]
 8000d3c:	4313      	orrs	r3, r2
 8000d3e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000d40:	4936      	ldr	r1, [pc, #216]	@ (8000e1c <HAL_GPIO_Init+0x2b8>)
 8000d42:	697b      	ldr	r3, [r7, #20]
 8000d44:	089b      	lsrs	r3, r3, #2
 8000d46:	3318      	adds	r3, #24
 8000d48:	009b      	lsls	r3, r3, #2
 8000d4a:	693a      	ldr	r2, [r7, #16]
 8000d4c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000d4e:	4b33      	ldr	r3, [pc, #204]	@ (8000e1c <HAL_GPIO_Init+0x2b8>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	43da      	mvns	r2, r3
 8000d58:	693b      	ldr	r3, [r7, #16]
 8000d5a:	4013      	ands	r3, r2
 8000d5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	685a      	ldr	r2, [r3, #4]
 8000d62:	2380      	movs	r3, #128	@ 0x80
 8000d64:	035b      	lsls	r3, r3, #13
 8000d66:	4013      	ands	r3, r2
 8000d68:	d003      	beq.n	8000d72 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000d6a:	693a      	ldr	r2, [r7, #16]
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000d72:	4b2a      	ldr	r3, [pc, #168]	@ (8000e1c <HAL_GPIO_Init+0x2b8>)
 8000d74:	693a      	ldr	r2, [r7, #16]
 8000d76:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000d78:	4b28      	ldr	r3, [pc, #160]	@ (8000e1c <HAL_GPIO_Init+0x2b8>)
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	43da      	mvns	r2, r3
 8000d82:	693b      	ldr	r3, [r7, #16]
 8000d84:	4013      	ands	r3, r2
 8000d86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	685a      	ldr	r2, [r3, #4]
 8000d8c:	2380      	movs	r3, #128	@ 0x80
 8000d8e:	039b      	lsls	r3, r3, #14
 8000d90:	4013      	ands	r3, r2
 8000d92:	d003      	beq.n	8000d9c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8000d94:	693a      	ldr	r2, [r7, #16]
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000d9c:	4b1f      	ldr	r3, [pc, #124]	@ (8000e1c <HAL_GPIO_Init+0x2b8>)
 8000d9e:	693a      	ldr	r2, [r7, #16]
 8000da0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000da2:	4a1e      	ldr	r2, [pc, #120]	@ (8000e1c <HAL_GPIO_Init+0x2b8>)
 8000da4:	2384      	movs	r3, #132	@ 0x84
 8000da6:	58d3      	ldr	r3, [r2, r3]
 8000da8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	43da      	mvns	r2, r3
 8000dae:	693b      	ldr	r3, [r7, #16]
 8000db0:	4013      	ands	r3, r2
 8000db2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	685a      	ldr	r2, [r3, #4]
 8000db8:	2380      	movs	r3, #128	@ 0x80
 8000dba:	029b      	lsls	r3, r3, #10
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	d003      	beq.n	8000dc8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000dc0:	693a      	ldr	r2, [r7, #16]
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	4313      	orrs	r3, r2
 8000dc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000dc8:	4914      	ldr	r1, [pc, #80]	@ (8000e1c <HAL_GPIO_Init+0x2b8>)
 8000dca:	2284      	movs	r2, #132	@ 0x84
 8000dcc:	693b      	ldr	r3, [r7, #16]
 8000dce:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000dd0:	4a12      	ldr	r2, [pc, #72]	@ (8000e1c <HAL_GPIO_Init+0x2b8>)
 8000dd2:	2380      	movs	r3, #128	@ 0x80
 8000dd4:	58d3      	ldr	r3, [r2, r3]
 8000dd6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	43da      	mvns	r2, r3
 8000ddc:	693b      	ldr	r3, [r7, #16]
 8000dde:	4013      	ands	r3, r2
 8000de0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	685a      	ldr	r2, [r3, #4]
 8000de6:	2380      	movs	r3, #128	@ 0x80
 8000de8:	025b      	lsls	r3, r3, #9
 8000dea:	4013      	ands	r3, r2
 8000dec:	d003      	beq.n	8000df6 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8000dee:	693a      	ldr	r2, [r7, #16]
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	4313      	orrs	r3, r2
 8000df4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000df6:	4909      	ldr	r1, [pc, #36]	@ (8000e1c <HAL_GPIO_Init+0x2b8>)
 8000df8:	2280      	movs	r2, #128	@ 0x80
 8000dfa:	693b      	ldr	r3, [r7, #16]
 8000dfc:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000dfe:	697b      	ldr	r3, [r7, #20]
 8000e00:	3301      	adds	r3, #1
 8000e02:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	681a      	ldr	r2, [r3, #0]
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	40da      	lsrs	r2, r3
 8000e0c:	1e13      	subs	r3, r2, #0
 8000e0e:	d000      	beq.n	8000e12 <HAL_GPIO_Init+0x2ae>
 8000e10:	e6b0      	b.n	8000b74 <HAL_GPIO_Init+0x10>
  }
}
 8000e12:	46c0      	nop			@ (mov r8, r8)
 8000e14:	46c0      	nop			@ (mov r8, r8)
 8000e16:	46bd      	mov	sp, r7
 8000e18:	b006      	add	sp, #24
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	40021800 	.word	0x40021800
 8000e20:	50000400 	.word	0x50000400
 8000e24:	50000800 	.word	0x50000800
 8000e28:	50000c00 	.word	0x50000c00

08000e2c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b084      	sub	sp, #16
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000e34:	4b19      	ldr	r3, [pc, #100]	@ (8000e9c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a19      	ldr	r2, [pc, #100]	@ (8000ea0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	0019      	movs	r1, r3
 8000e3e:	4b17      	ldr	r3, [pc, #92]	@ (8000e9c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000e40:	687a      	ldr	r2, [r7, #4]
 8000e42:	430a      	orrs	r2, r1
 8000e44:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000e46:	687a      	ldr	r2, [r7, #4]
 8000e48:	2380      	movs	r3, #128	@ 0x80
 8000e4a:	009b      	lsls	r3, r3, #2
 8000e4c:	429a      	cmp	r2, r3
 8000e4e:	d11f      	bne.n	8000e90 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000e50:	4b14      	ldr	r3, [pc, #80]	@ (8000ea4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000e52:	681a      	ldr	r2, [r3, #0]
 8000e54:	0013      	movs	r3, r2
 8000e56:	005b      	lsls	r3, r3, #1
 8000e58:	189b      	adds	r3, r3, r2
 8000e5a:	005b      	lsls	r3, r3, #1
 8000e5c:	4912      	ldr	r1, [pc, #72]	@ (8000ea8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000e5e:	0018      	movs	r0, r3
 8000e60:	f7ff f94e 	bl	8000100 <__udivsi3>
 8000e64:	0003      	movs	r3, r0
 8000e66:	3301      	adds	r3, #1
 8000e68:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000e6a:	e008      	b.n	8000e7e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d003      	beq.n	8000e7a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	3b01      	subs	r3, #1
 8000e76:	60fb      	str	r3, [r7, #12]
 8000e78:	e001      	b.n	8000e7e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000e7a:	2303      	movs	r3, #3
 8000e7c:	e009      	b.n	8000e92 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000e7e:	4b07      	ldr	r3, [pc, #28]	@ (8000e9c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000e80:	695a      	ldr	r2, [r3, #20]
 8000e82:	2380      	movs	r3, #128	@ 0x80
 8000e84:	00db      	lsls	r3, r3, #3
 8000e86:	401a      	ands	r2, r3
 8000e88:	2380      	movs	r3, #128	@ 0x80
 8000e8a:	00db      	lsls	r3, r3, #3
 8000e8c:	429a      	cmp	r2, r3
 8000e8e:	d0ed      	beq.n	8000e6c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8000e90:	2300      	movs	r3, #0
}
 8000e92:	0018      	movs	r0, r3
 8000e94:	46bd      	mov	sp, r7
 8000e96:	b004      	add	sp, #16
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	46c0      	nop			@ (mov r8, r8)
 8000e9c:	40007000 	.word	0x40007000
 8000ea0:	fffff9ff 	.word	0xfffff9ff
 8000ea4:	20000000 	.word	0x20000000
 8000ea8:	000f4240 	.word	0x000f4240

08000eac <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8000eb0:	4b03      	ldr	r3, [pc, #12]	@ (8000ec0 <LL_RCC_GetAPB1Prescaler+0x14>)
 8000eb2:	689a      	ldr	r2, [r3, #8]
 8000eb4:	23e0      	movs	r3, #224	@ 0xe0
 8000eb6:	01db      	lsls	r3, r3, #7
 8000eb8:	4013      	ands	r3, r2
}
 8000eba:	0018      	movs	r0, r3
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	40021000 	.word	0x40021000

08000ec4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b088      	sub	sp, #32
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d101      	bne.n	8000ed6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	e2f3      	b.n	80014be <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	2201      	movs	r2, #1
 8000edc:	4013      	ands	r3, r2
 8000ede:	d100      	bne.n	8000ee2 <HAL_RCC_OscConfig+0x1e>
 8000ee0:	e07c      	b.n	8000fdc <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000ee2:	4bc3      	ldr	r3, [pc, #780]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8000ee4:	689b      	ldr	r3, [r3, #8]
 8000ee6:	2238      	movs	r2, #56	@ 0x38
 8000ee8:	4013      	ands	r3, r2
 8000eea:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000eec:	4bc0      	ldr	r3, [pc, #768]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8000eee:	68db      	ldr	r3, [r3, #12]
 8000ef0:	2203      	movs	r2, #3
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8000ef6:	69bb      	ldr	r3, [r7, #24]
 8000ef8:	2b10      	cmp	r3, #16
 8000efa:	d102      	bne.n	8000f02 <HAL_RCC_OscConfig+0x3e>
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	2b03      	cmp	r3, #3
 8000f00:	d002      	beq.n	8000f08 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8000f02:	69bb      	ldr	r3, [r7, #24]
 8000f04:	2b08      	cmp	r3, #8
 8000f06:	d10b      	bne.n	8000f20 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f08:	4bb9      	ldr	r3, [pc, #740]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8000f0a:	681a      	ldr	r2, [r3, #0]
 8000f0c:	2380      	movs	r3, #128	@ 0x80
 8000f0e:	029b      	lsls	r3, r3, #10
 8000f10:	4013      	ands	r3, r2
 8000f12:	d062      	beq.n	8000fda <HAL_RCC_OscConfig+0x116>
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d15e      	bne.n	8000fda <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	e2ce      	b.n	80014be <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	685a      	ldr	r2, [r3, #4]
 8000f24:	2380      	movs	r3, #128	@ 0x80
 8000f26:	025b      	lsls	r3, r3, #9
 8000f28:	429a      	cmp	r2, r3
 8000f2a:	d107      	bne.n	8000f3c <HAL_RCC_OscConfig+0x78>
 8000f2c:	4bb0      	ldr	r3, [pc, #704]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	4baf      	ldr	r3, [pc, #700]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8000f32:	2180      	movs	r1, #128	@ 0x80
 8000f34:	0249      	lsls	r1, r1, #9
 8000f36:	430a      	orrs	r2, r1
 8000f38:	601a      	str	r2, [r3, #0]
 8000f3a:	e020      	b.n	8000f7e <HAL_RCC_OscConfig+0xba>
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	685a      	ldr	r2, [r3, #4]
 8000f40:	23a0      	movs	r3, #160	@ 0xa0
 8000f42:	02db      	lsls	r3, r3, #11
 8000f44:	429a      	cmp	r2, r3
 8000f46:	d10e      	bne.n	8000f66 <HAL_RCC_OscConfig+0xa2>
 8000f48:	4ba9      	ldr	r3, [pc, #676]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8000f4a:	681a      	ldr	r2, [r3, #0]
 8000f4c:	4ba8      	ldr	r3, [pc, #672]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8000f4e:	2180      	movs	r1, #128	@ 0x80
 8000f50:	02c9      	lsls	r1, r1, #11
 8000f52:	430a      	orrs	r2, r1
 8000f54:	601a      	str	r2, [r3, #0]
 8000f56:	4ba6      	ldr	r3, [pc, #664]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8000f58:	681a      	ldr	r2, [r3, #0]
 8000f5a:	4ba5      	ldr	r3, [pc, #660]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8000f5c:	2180      	movs	r1, #128	@ 0x80
 8000f5e:	0249      	lsls	r1, r1, #9
 8000f60:	430a      	orrs	r2, r1
 8000f62:	601a      	str	r2, [r3, #0]
 8000f64:	e00b      	b.n	8000f7e <HAL_RCC_OscConfig+0xba>
 8000f66:	4ba2      	ldr	r3, [pc, #648]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	4ba1      	ldr	r3, [pc, #644]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8000f6c:	49a1      	ldr	r1, [pc, #644]	@ (80011f4 <HAL_RCC_OscConfig+0x330>)
 8000f6e:	400a      	ands	r2, r1
 8000f70:	601a      	str	r2, [r3, #0]
 8000f72:	4b9f      	ldr	r3, [pc, #636]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8000f74:	681a      	ldr	r2, [r3, #0]
 8000f76:	4b9e      	ldr	r3, [pc, #632]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8000f78:	499f      	ldr	r1, [pc, #636]	@ (80011f8 <HAL_RCC_OscConfig+0x334>)
 8000f7a:	400a      	ands	r2, r1
 8000f7c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d014      	beq.n	8000fb0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f86:	f7ff fc69 	bl	800085c <HAL_GetTick>
 8000f8a:	0003      	movs	r3, r0
 8000f8c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f8e:	e008      	b.n	8000fa2 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f90:	f7ff fc64 	bl	800085c <HAL_GetTick>
 8000f94:	0002      	movs	r2, r0
 8000f96:	693b      	ldr	r3, [r7, #16]
 8000f98:	1ad3      	subs	r3, r2, r3
 8000f9a:	2b64      	cmp	r3, #100	@ 0x64
 8000f9c:	d901      	bls.n	8000fa2 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8000f9e:	2303      	movs	r3, #3
 8000fa0:	e28d      	b.n	80014be <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000fa2:	4b93      	ldr	r3, [pc, #588]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8000fa4:	681a      	ldr	r2, [r3, #0]
 8000fa6:	2380      	movs	r3, #128	@ 0x80
 8000fa8:	029b      	lsls	r3, r3, #10
 8000faa:	4013      	ands	r3, r2
 8000fac:	d0f0      	beq.n	8000f90 <HAL_RCC_OscConfig+0xcc>
 8000fae:	e015      	b.n	8000fdc <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fb0:	f7ff fc54 	bl	800085c <HAL_GetTick>
 8000fb4:	0003      	movs	r3, r0
 8000fb6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000fb8:	e008      	b.n	8000fcc <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fba:	f7ff fc4f 	bl	800085c <HAL_GetTick>
 8000fbe:	0002      	movs	r2, r0
 8000fc0:	693b      	ldr	r3, [r7, #16]
 8000fc2:	1ad3      	subs	r3, r2, r3
 8000fc4:	2b64      	cmp	r3, #100	@ 0x64
 8000fc6:	d901      	bls.n	8000fcc <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8000fc8:	2303      	movs	r3, #3
 8000fca:	e278      	b.n	80014be <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000fcc:	4b88      	ldr	r3, [pc, #544]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8000fce:	681a      	ldr	r2, [r3, #0]
 8000fd0:	2380      	movs	r3, #128	@ 0x80
 8000fd2:	029b      	lsls	r3, r3, #10
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	d1f0      	bne.n	8000fba <HAL_RCC_OscConfig+0xf6>
 8000fd8:	e000      	b.n	8000fdc <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fda:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	2202      	movs	r2, #2
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	d100      	bne.n	8000fe8 <HAL_RCC_OscConfig+0x124>
 8000fe6:	e099      	b.n	800111c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000fe8:	4b81      	ldr	r3, [pc, #516]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8000fea:	689b      	ldr	r3, [r3, #8]
 8000fec:	2238      	movs	r2, #56	@ 0x38
 8000fee:	4013      	ands	r3, r2
 8000ff0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000ff2:	4b7f      	ldr	r3, [pc, #508]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8000ff4:	68db      	ldr	r3, [r3, #12]
 8000ff6:	2203      	movs	r2, #3
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8000ffc:	69bb      	ldr	r3, [r7, #24]
 8000ffe:	2b10      	cmp	r3, #16
 8001000:	d102      	bne.n	8001008 <HAL_RCC_OscConfig+0x144>
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	2b02      	cmp	r3, #2
 8001006:	d002      	beq.n	800100e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001008:	69bb      	ldr	r3, [r7, #24]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d135      	bne.n	800107a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800100e:	4b78      	ldr	r3, [pc, #480]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8001010:	681a      	ldr	r2, [r3, #0]
 8001012:	2380      	movs	r3, #128	@ 0x80
 8001014:	00db      	lsls	r3, r3, #3
 8001016:	4013      	ands	r3, r2
 8001018:	d005      	beq.n	8001026 <HAL_RCC_OscConfig+0x162>
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	68db      	ldr	r3, [r3, #12]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d101      	bne.n	8001026 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001022:	2301      	movs	r3, #1
 8001024:	e24b      	b.n	80014be <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001026:	4b72      	ldr	r3, [pc, #456]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	4a74      	ldr	r2, [pc, #464]	@ (80011fc <HAL_RCC_OscConfig+0x338>)
 800102c:	4013      	ands	r3, r2
 800102e:	0019      	movs	r1, r3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	695b      	ldr	r3, [r3, #20]
 8001034:	021a      	lsls	r2, r3, #8
 8001036:	4b6e      	ldr	r3, [pc, #440]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8001038:	430a      	orrs	r2, r1
 800103a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800103c:	69bb      	ldr	r3, [r7, #24]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d112      	bne.n	8001068 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001042:	4b6b      	ldr	r3, [pc, #428]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a6e      	ldr	r2, [pc, #440]	@ (8001200 <HAL_RCC_OscConfig+0x33c>)
 8001048:	4013      	ands	r3, r2
 800104a:	0019      	movs	r1, r3
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	691a      	ldr	r2, [r3, #16]
 8001050:	4b67      	ldr	r3, [pc, #412]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8001052:	430a      	orrs	r2, r1
 8001054:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001056:	4b66      	ldr	r3, [pc, #408]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	0adb      	lsrs	r3, r3, #11
 800105c:	2207      	movs	r2, #7
 800105e:	4013      	ands	r3, r2
 8001060:	4a68      	ldr	r2, [pc, #416]	@ (8001204 <HAL_RCC_OscConfig+0x340>)
 8001062:	40da      	lsrs	r2, r3
 8001064:	4b68      	ldr	r3, [pc, #416]	@ (8001208 <HAL_RCC_OscConfig+0x344>)
 8001066:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001068:	4b68      	ldr	r3, [pc, #416]	@ (800120c <HAL_RCC_OscConfig+0x348>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	0018      	movs	r0, r3
 800106e:	f7ff fb99 	bl	80007a4 <HAL_InitTick>
 8001072:	1e03      	subs	r3, r0, #0
 8001074:	d051      	beq.n	800111a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001076:	2301      	movs	r3, #1
 8001078:	e221      	b.n	80014be <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	68db      	ldr	r3, [r3, #12]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d030      	beq.n	80010e4 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001082:	4b5b      	ldr	r3, [pc, #364]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4a5e      	ldr	r2, [pc, #376]	@ (8001200 <HAL_RCC_OscConfig+0x33c>)
 8001088:	4013      	ands	r3, r2
 800108a:	0019      	movs	r1, r3
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	691a      	ldr	r2, [r3, #16]
 8001090:	4b57      	ldr	r3, [pc, #348]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8001092:	430a      	orrs	r2, r1
 8001094:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001096:	4b56      	ldr	r3, [pc, #344]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8001098:	681a      	ldr	r2, [r3, #0]
 800109a:	4b55      	ldr	r3, [pc, #340]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 800109c:	2180      	movs	r1, #128	@ 0x80
 800109e:	0049      	lsls	r1, r1, #1
 80010a0:	430a      	orrs	r2, r1
 80010a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010a4:	f7ff fbda 	bl	800085c <HAL_GetTick>
 80010a8:	0003      	movs	r3, r0
 80010aa:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80010ac:	e008      	b.n	80010c0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010ae:	f7ff fbd5 	bl	800085c <HAL_GetTick>
 80010b2:	0002      	movs	r2, r0
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	1ad3      	subs	r3, r2, r3
 80010b8:	2b02      	cmp	r3, #2
 80010ba:	d901      	bls.n	80010c0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80010bc:	2303      	movs	r3, #3
 80010be:	e1fe      	b.n	80014be <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80010c0:	4b4b      	ldr	r3, [pc, #300]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 80010c2:	681a      	ldr	r2, [r3, #0]
 80010c4:	2380      	movs	r3, #128	@ 0x80
 80010c6:	00db      	lsls	r3, r3, #3
 80010c8:	4013      	ands	r3, r2
 80010ca:	d0f0      	beq.n	80010ae <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010cc:	4b48      	ldr	r3, [pc, #288]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	4a4a      	ldr	r2, [pc, #296]	@ (80011fc <HAL_RCC_OscConfig+0x338>)
 80010d2:	4013      	ands	r3, r2
 80010d4:	0019      	movs	r1, r3
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	695b      	ldr	r3, [r3, #20]
 80010da:	021a      	lsls	r2, r3, #8
 80010dc:	4b44      	ldr	r3, [pc, #272]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 80010de:	430a      	orrs	r2, r1
 80010e0:	605a      	str	r2, [r3, #4]
 80010e2:	e01b      	b.n	800111c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80010e4:	4b42      	ldr	r3, [pc, #264]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	4b41      	ldr	r3, [pc, #260]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 80010ea:	4949      	ldr	r1, [pc, #292]	@ (8001210 <HAL_RCC_OscConfig+0x34c>)
 80010ec:	400a      	ands	r2, r1
 80010ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010f0:	f7ff fbb4 	bl	800085c <HAL_GetTick>
 80010f4:	0003      	movs	r3, r0
 80010f6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80010f8:	e008      	b.n	800110c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010fa:	f7ff fbaf 	bl	800085c <HAL_GetTick>
 80010fe:	0002      	movs	r2, r0
 8001100:	693b      	ldr	r3, [r7, #16]
 8001102:	1ad3      	subs	r3, r2, r3
 8001104:	2b02      	cmp	r3, #2
 8001106:	d901      	bls.n	800110c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001108:	2303      	movs	r3, #3
 800110a:	e1d8      	b.n	80014be <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800110c:	4b38      	ldr	r3, [pc, #224]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 800110e:	681a      	ldr	r2, [r3, #0]
 8001110:	2380      	movs	r3, #128	@ 0x80
 8001112:	00db      	lsls	r3, r3, #3
 8001114:	4013      	ands	r3, r2
 8001116:	d1f0      	bne.n	80010fa <HAL_RCC_OscConfig+0x236>
 8001118:	e000      	b.n	800111c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800111a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	2208      	movs	r2, #8
 8001122:	4013      	ands	r3, r2
 8001124:	d047      	beq.n	80011b6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001126:	4b32      	ldr	r3, [pc, #200]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8001128:	689b      	ldr	r3, [r3, #8]
 800112a:	2238      	movs	r2, #56	@ 0x38
 800112c:	4013      	ands	r3, r2
 800112e:	2b18      	cmp	r3, #24
 8001130:	d10a      	bne.n	8001148 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001132:	4b2f      	ldr	r3, [pc, #188]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8001134:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001136:	2202      	movs	r2, #2
 8001138:	4013      	ands	r3, r2
 800113a:	d03c      	beq.n	80011b6 <HAL_RCC_OscConfig+0x2f2>
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	699b      	ldr	r3, [r3, #24]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d138      	bne.n	80011b6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001144:	2301      	movs	r3, #1
 8001146:	e1ba      	b.n	80014be <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	699b      	ldr	r3, [r3, #24]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d019      	beq.n	8001184 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001150:	4b27      	ldr	r3, [pc, #156]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8001152:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001154:	4b26      	ldr	r3, [pc, #152]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8001156:	2101      	movs	r1, #1
 8001158:	430a      	orrs	r2, r1
 800115a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800115c:	f7ff fb7e 	bl	800085c <HAL_GetTick>
 8001160:	0003      	movs	r3, r0
 8001162:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001164:	e008      	b.n	8001178 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001166:	f7ff fb79 	bl	800085c <HAL_GetTick>
 800116a:	0002      	movs	r2, r0
 800116c:	693b      	ldr	r3, [r7, #16]
 800116e:	1ad3      	subs	r3, r2, r3
 8001170:	2b02      	cmp	r3, #2
 8001172:	d901      	bls.n	8001178 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001174:	2303      	movs	r3, #3
 8001176:	e1a2      	b.n	80014be <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001178:	4b1d      	ldr	r3, [pc, #116]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 800117a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800117c:	2202      	movs	r2, #2
 800117e:	4013      	ands	r3, r2
 8001180:	d0f1      	beq.n	8001166 <HAL_RCC_OscConfig+0x2a2>
 8001182:	e018      	b.n	80011b6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001184:	4b1a      	ldr	r3, [pc, #104]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 8001186:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001188:	4b19      	ldr	r3, [pc, #100]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 800118a:	2101      	movs	r1, #1
 800118c:	438a      	bics	r2, r1
 800118e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001190:	f7ff fb64 	bl	800085c <HAL_GetTick>
 8001194:	0003      	movs	r3, r0
 8001196:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001198:	e008      	b.n	80011ac <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800119a:	f7ff fb5f 	bl	800085c <HAL_GetTick>
 800119e:	0002      	movs	r2, r0
 80011a0:	693b      	ldr	r3, [r7, #16]
 80011a2:	1ad3      	subs	r3, r2, r3
 80011a4:	2b02      	cmp	r3, #2
 80011a6:	d901      	bls.n	80011ac <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80011a8:	2303      	movs	r3, #3
 80011aa:	e188      	b.n	80014be <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80011ac:	4b10      	ldr	r3, [pc, #64]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 80011ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011b0:	2202      	movs	r2, #2
 80011b2:	4013      	ands	r3, r2
 80011b4:	d1f1      	bne.n	800119a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	2204      	movs	r2, #4
 80011bc:	4013      	ands	r3, r2
 80011be:	d100      	bne.n	80011c2 <HAL_RCC_OscConfig+0x2fe>
 80011c0:	e0c6      	b.n	8001350 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80011c2:	231f      	movs	r3, #31
 80011c4:	18fb      	adds	r3, r7, r3
 80011c6:	2200      	movs	r2, #0
 80011c8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80011ca:	4b09      	ldr	r3, [pc, #36]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 80011cc:	689b      	ldr	r3, [r3, #8]
 80011ce:	2238      	movs	r2, #56	@ 0x38
 80011d0:	4013      	ands	r3, r2
 80011d2:	2b20      	cmp	r3, #32
 80011d4:	d11e      	bne.n	8001214 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80011d6:	4b06      	ldr	r3, [pc, #24]	@ (80011f0 <HAL_RCC_OscConfig+0x32c>)
 80011d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80011da:	2202      	movs	r2, #2
 80011dc:	4013      	ands	r3, r2
 80011de:	d100      	bne.n	80011e2 <HAL_RCC_OscConfig+0x31e>
 80011e0:	e0b6      	b.n	8001350 <HAL_RCC_OscConfig+0x48c>
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	689b      	ldr	r3, [r3, #8]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d000      	beq.n	80011ec <HAL_RCC_OscConfig+0x328>
 80011ea:	e0b1      	b.n	8001350 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80011ec:	2301      	movs	r3, #1
 80011ee:	e166      	b.n	80014be <HAL_RCC_OscConfig+0x5fa>
 80011f0:	40021000 	.word	0x40021000
 80011f4:	fffeffff 	.word	0xfffeffff
 80011f8:	fffbffff 	.word	0xfffbffff
 80011fc:	ffff80ff 	.word	0xffff80ff
 8001200:	ffffc7ff 	.word	0xffffc7ff
 8001204:	00f42400 	.word	0x00f42400
 8001208:	20000000 	.word	0x20000000
 800120c:	20000004 	.word	0x20000004
 8001210:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001214:	4bac      	ldr	r3, [pc, #688]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 8001216:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001218:	2380      	movs	r3, #128	@ 0x80
 800121a:	055b      	lsls	r3, r3, #21
 800121c:	4013      	ands	r3, r2
 800121e:	d101      	bne.n	8001224 <HAL_RCC_OscConfig+0x360>
 8001220:	2301      	movs	r3, #1
 8001222:	e000      	b.n	8001226 <HAL_RCC_OscConfig+0x362>
 8001224:	2300      	movs	r3, #0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d011      	beq.n	800124e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800122a:	4ba7      	ldr	r3, [pc, #668]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 800122c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800122e:	4ba6      	ldr	r3, [pc, #664]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 8001230:	2180      	movs	r1, #128	@ 0x80
 8001232:	0549      	lsls	r1, r1, #21
 8001234:	430a      	orrs	r2, r1
 8001236:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001238:	4ba3      	ldr	r3, [pc, #652]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 800123a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800123c:	2380      	movs	r3, #128	@ 0x80
 800123e:	055b      	lsls	r3, r3, #21
 8001240:	4013      	ands	r3, r2
 8001242:	60fb      	str	r3, [r7, #12]
 8001244:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001246:	231f      	movs	r3, #31
 8001248:	18fb      	adds	r3, r7, r3
 800124a:	2201      	movs	r2, #1
 800124c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800124e:	4b9f      	ldr	r3, [pc, #636]	@ (80014cc <HAL_RCC_OscConfig+0x608>)
 8001250:	681a      	ldr	r2, [r3, #0]
 8001252:	2380      	movs	r3, #128	@ 0x80
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	4013      	ands	r3, r2
 8001258:	d11a      	bne.n	8001290 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800125a:	4b9c      	ldr	r3, [pc, #624]	@ (80014cc <HAL_RCC_OscConfig+0x608>)
 800125c:	681a      	ldr	r2, [r3, #0]
 800125e:	4b9b      	ldr	r3, [pc, #620]	@ (80014cc <HAL_RCC_OscConfig+0x608>)
 8001260:	2180      	movs	r1, #128	@ 0x80
 8001262:	0049      	lsls	r1, r1, #1
 8001264:	430a      	orrs	r2, r1
 8001266:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001268:	f7ff faf8 	bl	800085c <HAL_GetTick>
 800126c:	0003      	movs	r3, r0
 800126e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001270:	e008      	b.n	8001284 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001272:	f7ff faf3 	bl	800085c <HAL_GetTick>
 8001276:	0002      	movs	r2, r0
 8001278:	693b      	ldr	r3, [r7, #16]
 800127a:	1ad3      	subs	r3, r2, r3
 800127c:	2b02      	cmp	r3, #2
 800127e:	d901      	bls.n	8001284 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001280:	2303      	movs	r3, #3
 8001282:	e11c      	b.n	80014be <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001284:	4b91      	ldr	r3, [pc, #580]	@ (80014cc <HAL_RCC_OscConfig+0x608>)
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	2380      	movs	r3, #128	@ 0x80
 800128a:	005b      	lsls	r3, r3, #1
 800128c:	4013      	ands	r3, r2
 800128e:	d0f0      	beq.n	8001272 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	689b      	ldr	r3, [r3, #8]
 8001294:	2b01      	cmp	r3, #1
 8001296:	d106      	bne.n	80012a6 <HAL_RCC_OscConfig+0x3e2>
 8001298:	4b8b      	ldr	r3, [pc, #556]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 800129a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800129c:	4b8a      	ldr	r3, [pc, #552]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 800129e:	2101      	movs	r1, #1
 80012a0:	430a      	orrs	r2, r1
 80012a2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80012a4:	e01c      	b.n	80012e0 <HAL_RCC_OscConfig+0x41c>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	2b05      	cmp	r3, #5
 80012ac:	d10c      	bne.n	80012c8 <HAL_RCC_OscConfig+0x404>
 80012ae:	4b86      	ldr	r3, [pc, #536]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 80012b0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80012b2:	4b85      	ldr	r3, [pc, #532]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 80012b4:	2104      	movs	r1, #4
 80012b6:	430a      	orrs	r2, r1
 80012b8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80012ba:	4b83      	ldr	r3, [pc, #524]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 80012bc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80012be:	4b82      	ldr	r3, [pc, #520]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 80012c0:	2101      	movs	r1, #1
 80012c2:	430a      	orrs	r2, r1
 80012c4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80012c6:	e00b      	b.n	80012e0 <HAL_RCC_OscConfig+0x41c>
 80012c8:	4b7f      	ldr	r3, [pc, #508]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 80012ca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80012cc:	4b7e      	ldr	r3, [pc, #504]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 80012ce:	2101      	movs	r1, #1
 80012d0:	438a      	bics	r2, r1
 80012d2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80012d4:	4b7c      	ldr	r3, [pc, #496]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 80012d6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80012d8:	4b7b      	ldr	r3, [pc, #492]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 80012da:	2104      	movs	r1, #4
 80012dc:	438a      	bics	r2, r1
 80012de:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	689b      	ldr	r3, [r3, #8]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d014      	beq.n	8001312 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012e8:	f7ff fab8 	bl	800085c <HAL_GetTick>
 80012ec:	0003      	movs	r3, r0
 80012ee:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80012f0:	e009      	b.n	8001306 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012f2:	f7ff fab3 	bl	800085c <HAL_GetTick>
 80012f6:	0002      	movs	r2, r0
 80012f8:	693b      	ldr	r3, [r7, #16]
 80012fa:	1ad3      	subs	r3, r2, r3
 80012fc:	4a74      	ldr	r2, [pc, #464]	@ (80014d0 <HAL_RCC_OscConfig+0x60c>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d901      	bls.n	8001306 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001302:	2303      	movs	r3, #3
 8001304:	e0db      	b.n	80014be <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001306:	4b70      	ldr	r3, [pc, #448]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 8001308:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800130a:	2202      	movs	r2, #2
 800130c:	4013      	ands	r3, r2
 800130e:	d0f0      	beq.n	80012f2 <HAL_RCC_OscConfig+0x42e>
 8001310:	e013      	b.n	800133a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001312:	f7ff faa3 	bl	800085c <HAL_GetTick>
 8001316:	0003      	movs	r3, r0
 8001318:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800131a:	e009      	b.n	8001330 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800131c:	f7ff fa9e 	bl	800085c <HAL_GetTick>
 8001320:	0002      	movs	r2, r0
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	4a6a      	ldr	r2, [pc, #424]	@ (80014d0 <HAL_RCC_OscConfig+0x60c>)
 8001328:	4293      	cmp	r3, r2
 800132a:	d901      	bls.n	8001330 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 800132c:	2303      	movs	r3, #3
 800132e:	e0c6      	b.n	80014be <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001330:	4b65      	ldr	r3, [pc, #404]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 8001332:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001334:	2202      	movs	r2, #2
 8001336:	4013      	ands	r3, r2
 8001338:	d1f0      	bne.n	800131c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800133a:	231f      	movs	r3, #31
 800133c:	18fb      	adds	r3, r7, r3
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	2b01      	cmp	r3, #1
 8001342:	d105      	bne.n	8001350 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001344:	4b60      	ldr	r3, [pc, #384]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 8001346:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001348:	4b5f      	ldr	r3, [pc, #380]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 800134a:	4962      	ldr	r1, [pc, #392]	@ (80014d4 <HAL_RCC_OscConfig+0x610>)
 800134c:	400a      	ands	r2, r1
 800134e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	69db      	ldr	r3, [r3, #28]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d100      	bne.n	800135a <HAL_RCC_OscConfig+0x496>
 8001358:	e0b0      	b.n	80014bc <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800135a:	4b5b      	ldr	r3, [pc, #364]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 800135c:	689b      	ldr	r3, [r3, #8]
 800135e:	2238      	movs	r2, #56	@ 0x38
 8001360:	4013      	ands	r3, r2
 8001362:	2b10      	cmp	r3, #16
 8001364:	d100      	bne.n	8001368 <HAL_RCC_OscConfig+0x4a4>
 8001366:	e078      	b.n	800145a <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	69db      	ldr	r3, [r3, #28]
 800136c:	2b02      	cmp	r3, #2
 800136e:	d153      	bne.n	8001418 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001370:	4b55      	ldr	r3, [pc, #340]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	4b54      	ldr	r3, [pc, #336]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 8001376:	4958      	ldr	r1, [pc, #352]	@ (80014d8 <HAL_RCC_OscConfig+0x614>)
 8001378:	400a      	ands	r2, r1
 800137a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800137c:	f7ff fa6e 	bl	800085c <HAL_GetTick>
 8001380:	0003      	movs	r3, r0
 8001382:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001384:	e008      	b.n	8001398 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001386:	f7ff fa69 	bl	800085c <HAL_GetTick>
 800138a:	0002      	movs	r2, r0
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	1ad3      	subs	r3, r2, r3
 8001390:	2b02      	cmp	r3, #2
 8001392:	d901      	bls.n	8001398 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001394:	2303      	movs	r3, #3
 8001396:	e092      	b.n	80014be <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001398:	4b4b      	ldr	r3, [pc, #300]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	2380      	movs	r3, #128	@ 0x80
 800139e:	049b      	lsls	r3, r3, #18
 80013a0:	4013      	ands	r3, r2
 80013a2:	d1f0      	bne.n	8001386 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013a4:	4b48      	ldr	r3, [pc, #288]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 80013a6:	68db      	ldr	r3, [r3, #12]
 80013a8:	4a4c      	ldr	r2, [pc, #304]	@ (80014dc <HAL_RCC_OscConfig+0x618>)
 80013aa:	4013      	ands	r3, r2
 80013ac:	0019      	movs	r1, r3
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6a1a      	ldr	r2, [r3, #32]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013b6:	431a      	orrs	r2, r3
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013bc:	021b      	lsls	r3, r3, #8
 80013be:	431a      	orrs	r2, r3
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013c4:	431a      	orrs	r2, r3
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ca:	431a      	orrs	r2, r3
 80013cc:	4b3e      	ldr	r3, [pc, #248]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 80013ce:	430a      	orrs	r2, r1
 80013d0:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013d2:	4b3d      	ldr	r3, [pc, #244]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 80013d4:	681a      	ldr	r2, [r3, #0]
 80013d6:	4b3c      	ldr	r3, [pc, #240]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 80013d8:	2180      	movs	r1, #128	@ 0x80
 80013da:	0449      	lsls	r1, r1, #17
 80013dc:	430a      	orrs	r2, r1
 80013de:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80013e0:	4b39      	ldr	r3, [pc, #228]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 80013e2:	68da      	ldr	r2, [r3, #12]
 80013e4:	4b38      	ldr	r3, [pc, #224]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 80013e6:	2180      	movs	r1, #128	@ 0x80
 80013e8:	0549      	lsls	r1, r1, #21
 80013ea:	430a      	orrs	r2, r1
 80013ec:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013ee:	f7ff fa35 	bl	800085c <HAL_GetTick>
 80013f2:	0003      	movs	r3, r0
 80013f4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013f6:	e008      	b.n	800140a <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013f8:	f7ff fa30 	bl	800085c <HAL_GetTick>
 80013fc:	0002      	movs	r2, r0
 80013fe:	693b      	ldr	r3, [r7, #16]
 8001400:	1ad3      	subs	r3, r2, r3
 8001402:	2b02      	cmp	r3, #2
 8001404:	d901      	bls.n	800140a <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8001406:	2303      	movs	r3, #3
 8001408:	e059      	b.n	80014be <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800140a:	4b2f      	ldr	r3, [pc, #188]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 800140c:	681a      	ldr	r2, [r3, #0]
 800140e:	2380      	movs	r3, #128	@ 0x80
 8001410:	049b      	lsls	r3, r3, #18
 8001412:	4013      	ands	r3, r2
 8001414:	d0f0      	beq.n	80013f8 <HAL_RCC_OscConfig+0x534>
 8001416:	e051      	b.n	80014bc <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001418:	4b2b      	ldr	r3, [pc, #172]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 800141a:	681a      	ldr	r2, [r3, #0]
 800141c:	4b2a      	ldr	r3, [pc, #168]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 800141e:	492e      	ldr	r1, [pc, #184]	@ (80014d8 <HAL_RCC_OscConfig+0x614>)
 8001420:	400a      	ands	r2, r1
 8001422:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001424:	f7ff fa1a 	bl	800085c <HAL_GetTick>
 8001428:	0003      	movs	r3, r0
 800142a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800142c:	e008      	b.n	8001440 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800142e:	f7ff fa15 	bl	800085c <HAL_GetTick>
 8001432:	0002      	movs	r2, r0
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	1ad3      	subs	r3, r2, r3
 8001438:	2b02      	cmp	r3, #2
 800143a:	d901      	bls.n	8001440 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 800143c:	2303      	movs	r3, #3
 800143e:	e03e      	b.n	80014be <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001440:	4b21      	ldr	r3, [pc, #132]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 8001442:	681a      	ldr	r2, [r3, #0]
 8001444:	2380      	movs	r3, #128	@ 0x80
 8001446:	049b      	lsls	r3, r3, #18
 8001448:	4013      	ands	r3, r2
 800144a:	d1f0      	bne.n	800142e <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 800144c:	4b1e      	ldr	r3, [pc, #120]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 800144e:	68da      	ldr	r2, [r3, #12]
 8001450:	4b1d      	ldr	r3, [pc, #116]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 8001452:	4923      	ldr	r1, [pc, #140]	@ (80014e0 <HAL_RCC_OscConfig+0x61c>)
 8001454:	400a      	ands	r2, r1
 8001456:	60da      	str	r2, [r3, #12]
 8001458:	e030      	b.n	80014bc <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	69db      	ldr	r3, [r3, #28]
 800145e:	2b01      	cmp	r3, #1
 8001460:	d101      	bne.n	8001466 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e02b      	b.n	80014be <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001466:	4b18      	ldr	r3, [pc, #96]	@ (80014c8 <HAL_RCC_OscConfig+0x604>)
 8001468:	68db      	ldr	r3, [r3, #12]
 800146a:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	2203      	movs	r2, #3
 8001470:	401a      	ands	r2, r3
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6a1b      	ldr	r3, [r3, #32]
 8001476:	429a      	cmp	r2, r3
 8001478:	d11e      	bne.n	80014b8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800147a:	697b      	ldr	r3, [r7, #20]
 800147c:	2270      	movs	r2, #112	@ 0x70
 800147e:	401a      	ands	r2, r3
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001484:	429a      	cmp	r2, r3
 8001486:	d117      	bne.n	80014b8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001488:	697a      	ldr	r2, [r7, #20]
 800148a:	23fe      	movs	r3, #254	@ 0xfe
 800148c:	01db      	lsls	r3, r3, #7
 800148e:	401a      	ands	r2, r3
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001494:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001496:	429a      	cmp	r2, r3
 8001498:	d10e      	bne.n	80014b8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800149a:	697a      	ldr	r2, [r7, #20]
 800149c:	23f8      	movs	r3, #248	@ 0xf8
 800149e:	039b      	lsls	r3, r3, #14
 80014a0:	401a      	ands	r2, r3
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80014a6:	429a      	cmp	r2, r3
 80014a8:	d106      	bne.n	80014b8 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	0f5b      	lsrs	r3, r3, #29
 80014ae:	075a      	lsls	r2, r3, #29
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80014b4:	429a      	cmp	r2, r3
 80014b6:	d001      	beq.n	80014bc <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 80014b8:	2301      	movs	r3, #1
 80014ba:	e000      	b.n	80014be <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 80014bc:	2300      	movs	r3, #0
}
 80014be:	0018      	movs	r0, r3
 80014c0:	46bd      	mov	sp, r7
 80014c2:	b008      	add	sp, #32
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	46c0      	nop			@ (mov r8, r8)
 80014c8:	40021000 	.word	0x40021000
 80014cc:	40007000 	.word	0x40007000
 80014d0:	00001388 	.word	0x00001388
 80014d4:	efffffff 	.word	0xefffffff
 80014d8:	feffffff 	.word	0xfeffffff
 80014dc:	1fc1808c 	.word	0x1fc1808c
 80014e0:	effefffc 	.word	0xeffefffc

080014e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b084      	sub	sp, #16
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
 80014ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d101      	bne.n	80014f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014f4:	2301      	movs	r3, #1
 80014f6:	e0e9      	b.n	80016cc <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80014f8:	4b76      	ldr	r3, [pc, #472]	@ (80016d4 <HAL_RCC_ClockConfig+0x1f0>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	2207      	movs	r2, #7
 80014fe:	4013      	ands	r3, r2
 8001500:	683a      	ldr	r2, [r7, #0]
 8001502:	429a      	cmp	r2, r3
 8001504:	d91e      	bls.n	8001544 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001506:	4b73      	ldr	r3, [pc, #460]	@ (80016d4 <HAL_RCC_ClockConfig+0x1f0>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	2207      	movs	r2, #7
 800150c:	4393      	bics	r3, r2
 800150e:	0019      	movs	r1, r3
 8001510:	4b70      	ldr	r3, [pc, #448]	@ (80016d4 <HAL_RCC_ClockConfig+0x1f0>)
 8001512:	683a      	ldr	r2, [r7, #0]
 8001514:	430a      	orrs	r2, r1
 8001516:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001518:	f7ff f9a0 	bl	800085c <HAL_GetTick>
 800151c:	0003      	movs	r3, r0
 800151e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001520:	e009      	b.n	8001536 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001522:	f7ff f99b 	bl	800085c <HAL_GetTick>
 8001526:	0002      	movs	r2, r0
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	1ad3      	subs	r3, r2, r3
 800152c:	4a6a      	ldr	r2, [pc, #424]	@ (80016d8 <HAL_RCC_ClockConfig+0x1f4>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d901      	bls.n	8001536 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001532:	2303      	movs	r3, #3
 8001534:	e0ca      	b.n	80016cc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001536:	4b67      	ldr	r3, [pc, #412]	@ (80016d4 <HAL_RCC_ClockConfig+0x1f0>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	2207      	movs	r2, #7
 800153c:	4013      	ands	r3, r2
 800153e:	683a      	ldr	r2, [r7, #0]
 8001540:	429a      	cmp	r2, r3
 8001542:	d1ee      	bne.n	8001522 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	2202      	movs	r2, #2
 800154a:	4013      	ands	r3, r2
 800154c:	d015      	beq.n	800157a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	2204      	movs	r2, #4
 8001554:	4013      	ands	r3, r2
 8001556:	d006      	beq.n	8001566 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001558:	4b60      	ldr	r3, [pc, #384]	@ (80016dc <HAL_RCC_ClockConfig+0x1f8>)
 800155a:	689a      	ldr	r2, [r3, #8]
 800155c:	4b5f      	ldr	r3, [pc, #380]	@ (80016dc <HAL_RCC_ClockConfig+0x1f8>)
 800155e:	21e0      	movs	r1, #224	@ 0xe0
 8001560:	01c9      	lsls	r1, r1, #7
 8001562:	430a      	orrs	r2, r1
 8001564:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001566:	4b5d      	ldr	r3, [pc, #372]	@ (80016dc <HAL_RCC_ClockConfig+0x1f8>)
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	4a5d      	ldr	r2, [pc, #372]	@ (80016e0 <HAL_RCC_ClockConfig+0x1fc>)
 800156c:	4013      	ands	r3, r2
 800156e:	0019      	movs	r1, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	689a      	ldr	r2, [r3, #8]
 8001574:	4b59      	ldr	r3, [pc, #356]	@ (80016dc <HAL_RCC_ClockConfig+0x1f8>)
 8001576:	430a      	orrs	r2, r1
 8001578:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	2201      	movs	r2, #1
 8001580:	4013      	ands	r3, r2
 8001582:	d057      	beq.n	8001634 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	2b01      	cmp	r3, #1
 800158a:	d107      	bne.n	800159c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800158c:	4b53      	ldr	r3, [pc, #332]	@ (80016dc <HAL_RCC_ClockConfig+0x1f8>)
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	2380      	movs	r3, #128	@ 0x80
 8001592:	029b      	lsls	r3, r3, #10
 8001594:	4013      	ands	r3, r2
 8001596:	d12b      	bne.n	80015f0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001598:	2301      	movs	r3, #1
 800159a:	e097      	b.n	80016cc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	2b02      	cmp	r3, #2
 80015a2:	d107      	bne.n	80015b4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015a4:	4b4d      	ldr	r3, [pc, #308]	@ (80016dc <HAL_RCC_ClockConfig+0x1f8>)
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	2380      	movs	r3, #128	@ 0x80
 80015aa:	049b      	lsls	r3, r3, #18
 80015ac:	4013      	ands	r3, r2
 80015ae:	d11f      	bne.n	80015f0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80015b0:	2301      	movs	r3, #1
 80015b2:	e08b      	b.n	80016cc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d107      	bne.n	80015cc <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80015bc:	4b47      	ldr	r3, [pc, #284]	@ (80016dc <HAL_RCC_ClockConfig+0x1f8>)
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	2380      	movs	r3, #128	@ 0x80
 80015c2:	00db      	lsls	r3, r3, #3
 80015c4:	4013      	ands	r3, r2
 80015c6:	d113      	bne.n	80015f0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80015c8:	2301      	movs	r3, #1
 80015ca:	e07f      	b.n	80016cc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	2b03      	cmp	r3, #3
 80015d2:	d106      	bne.n	80015e2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015d4:	4b41      	ldr	r3, [pc, #260]	@ (80016dc <HAL_RCC_ClockConfig+0x1f8>)
 80015d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015d8:	2202      	movs	r2, #2
 80015da:	4013      	ands	r3, r2
 80015dc:	d108      	bne.n	80015f0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e074      	b.n	80016cc <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015e2:	4b3e      	ldr	r3, [pc, #248]	@ (80016dc <HAL_RCC_ClockConfig+0x1f8>)
 80015e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015e6:	2202      	movs	r2, #2
 80015e8:	4013      	ands	r3, r2
 80015ea:	d101      	bne.n	80015f0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80015ec:	2301      	movs	r3, #1
 80015ee:	e06d      	b.n	80016cc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80015f0:	4b3a      	ldr	r3, [pc, #232]	@ (80016dc <HAL_RCC_ClockConfig+0x1f8>)
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	2207      	movs	r2, #7
 80015f6:	4393      	bics	r3, r2
 80015f8:	0019      	movs	r1, r3
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	685a      	ldr	r2, [r3, #4]
 80015fe:	4b37      	ldr	r3, [pc, #220]	@ (80016dc <HAL_RCC_ClockConfig+0x1f8>)
 8001600:	430a      	orrs	r2, r1
 8001602:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001604:	f7ff f92a 	bl	800085c <HAL_GetTick>
 8001608:	0003      	movs	r3, r0
 800160a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800160c:	e009      	b.n	8001622 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800160e:	f7ff f925 	bl	800085c <HAL_GetTick>
 8001612:	0002      	movs	r2, r0
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	1ad3      	subs	r3, r2, r3
 8001618:	4a2f      	ldr	r2, [pc, #188]	@ (80016d8 <HAL_RCC_ClockConfig+0x1f4>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d901      	bls.n	8001622 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800161e:	2303      	movs	r3, #3
 8001620:	e054      	b.n	80016cc <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001622:	4b2e      	ldr	r3, [pc, #184]	@ (80016dc <HAL_RCC_ClockConfig+0x1f8>)
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	2238      	movs	r2, #56	@ 0x38
 8001628:	401a      	ands	r2, r3
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	00db      	lsls	r3, r3, #3
 8001630:	429a      	cmp	r2, r3
 8001632:	d1ec      	bne.n	800160e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001634:	4b27      	ldr	r3, [pc, #156]	@ (80016d4 <HAL_RCC_ClockConfig+0x1f0>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	2207      	movs	r2, #7
 800163a:	4013      	ands	r3, r2
 800163c:	683a      	ldr	r2, [r7, #0]
 800163e:	429a      	cmp	r2, r3
 8001640:	d21e      	bcs.n	8001680 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001642:	4b24      	ldr	r3, [pc, #144]	@ (80016d4 <HAL_RCC_ClockConfig+0x1f0>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	2207      	movs	r2, #7
 8001648:	4393      	bics	r3, r2
 800164a:	0019      	movs	r1, r3
 800164c:	4b21      	ldr	r3, [pc, #132]	@ (80016d4 <HAL_RCC_ClockConfig+0x1f0>)
 800164e:	683a      	ldr	r2, [r7, #0]
 8001650:	430a      	orrs	r2, r1
 8001652:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001654:	f7ff f902 	bl	800085c <HAL_GetTick>
 8001658:	0003      	movs	r3, r0
 800165a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800165c:	e009      	b.n	8001672 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800165e:	f7ff f8fd 	bl	800085c <HAL_GetTick>
 8001662:	0002      	movs	r2, r0
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	1ad3      	subs	r3, r2, r3
 8001668:	4a1b      	ldr	r2, [pc, #108]	@ (80016d8 <HAL_RCC_ClockConfig+0x1f4>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d901      	bls.n	8001672 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800166e:	2303      	movs	r3, #3
 8001670:	e02c      	b.n	80016cc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001672:	4b18      	ldr	r3, [pc, #96]	@ (80016d4 <HAL_RCC_ClockConfig+0x1f0>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	2207      	movs	r2, #7
 8001678:	4013      	ands	r3, r2
 800167a:	683a      	ldr	r2, [r7, #0]
 800167c:	429a      	cmp	r2, r3
 800167e:	d1ee      	bne.n	800165e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	2204      	movs	r2, #4
 8001686:	4013      	ands	r3, r2
 8001688:	d009      	beq.n	800169e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800168a:	4b14      	ldr	r3, [pc, #80]	@ (80016dc <HAL_RCC_ClockConfig+0x1f8>)
 800168c:	689b      	ldr	r3, [r3, #8]
 800168e:	4a15      	ldr	r2, [pc, #84]	@ (80016e4 <HAL_RCC_ClockConfig+0x200>)
 8001690:	4013      	ands	r3, r2
 8001692:	0019      	movs	r1, r3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	68da      	ldr	r2, [r3, #12]
 8001698:	4b10      	ldr	r3, [pc, #64]	@ (80016dc <HAL_RCC_ClockConfig+0x1f8>)
 800169a:	430a      	orrs	r2, r1
 800169c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800169e:	f000 f829 	bl	80016f4 <HAL_RCC_GetSysClockFreq>
 80016a2:	0001      	movs	r1, r0
 80016a4:	4b0d      	ldr	r3, [pc, #52]	@ (80016dc <HAL_RCC_ClockConfig+0x1f8>)
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	0a1b      	lsrs	r3, r3, #8
 80016aa:	220f      	movs	r2, #15
 80016ac:	401a      	ands	r2, r3
 80016ae:	4b0e      	ldr	r3, [pc, #56]	@ (80016e8 <HAL_RCC_ClockConfig+0x204>)
 80016b0:	0092      	lsls	r2, r2, #2
 80016b2:	58d3      	ldr	r3, [r2, r3]
 80016b4:	221f      	movs	r2, #31
 80016b6:	4013      	ands	r3, r2
 80016b8:	000a      	movs	r2, r1
 80016ba:	40da      	lsrs	r2, r3
 80016bc:	4b0b      	ldr	r3, [pc, #44]	@ (80016ec <HAL_RCC_ClockConfig+0x208>)
 80016be:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80016c0:	4b0b      	ldr	r3, [pc, #44]	@ (80016f0 <HAL_RCC_ClockConfig+0x20c>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	0018      	movs	r0, r3
 80016c6:	f7ff f86d 	bl	80007a4 <HAL_InitTick>
 80016ca:	0003      	movs	r3, r0
}
 80016cc:	0018      	movs	r0, r3
 80016ce:	46bd      	mov	sp, r7
 80016d0:	b004      	add	sp, #16
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	40022000 	.word	0x40022000
 80016d8:	00001388 	.word	0x00001388
 80016dc:	40021000 	.word	0x40021000
 80016e0:	fffff0ff 	.word	0xfffff0ff
 80016e4:	ffff8fff 	.word	0xffff8fff
 80016e8:	080029b8 	.word	0x080029b8
 80016ec:	20000000 	.word	0x20000000
 80016f0:	20000004 	.word	0x20000004

080016f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b086      	sub	sp, #24
 80016f8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80016fa:	4b3c      	ldr	r3, [pc, #240]	@ (80017ec <HAL_RCC_GetSysClockFreq+0xf8>)
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	2238      	movs	r2, #56	@ 0x38
 8001700:	4013      	ands	r3, r2
 8001702:	d10f      	bne.n	8001724 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001704:	4b39      	ldr	r3, [pc, #228]	@ (80017ec <HAL_RCC_GetSysClockFreq+0xf8>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	0adb      	lsrs	r3, r3, #11
 800170a:	2207      	movs	r2, #7
 800170c:	4013      	ands	r3, r2
 800170e:	2201      	movs	r2, #1
 8001710:	409a      	lsls	r2, r3
 8001712:	0013      	movs	r3, r2
 8001714:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001716:	6839      	ldr	r1, [r7, #0]
 8001718:	4835      	ldr	r0, [pc, #212]	@ (80017f0 <HAL_RCC_GetSysClockFreq+0xfc>)
 800171a:	f7fe fcf1 	bl	8000100 <__udivsi3>
 800171e:	0003      	movs	r3, r0
 8001720:	613b      	str	r3, [r7, #16]
 8001722:	e05d      	b.n	80017e0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001724:	4b31      	ldr	r3, [pc, #196]	@ (80017ec <HAL_RCC_GetSysClockFreq+0xf8>)
 8001726:	689b      	ldr	r3, [r3, #8]
 8001728:	2238      	movs	r2, #56	@ 0x38
 800172a:	4013      	ands	r3, r2
 800172c:	2b08      	cmp	r3, #8
 800172e:	d102      	bne.n	8001736 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001730:	4b30      	ldr	r3, [pc, #192]	@ (80017f4 <HAL_RCC_GetSysClockFreq+0x100>)
 8001732:	613b      	str	r3, [r7, #16]
 8001734:	e054      	b.n	80017e0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001736:	4b2d      	ldr	r3, [pc, #180]	@ (80017ec <HAL_RCC_GetSysClockFreq+0xf8>)
 8001738:	689b      	ldr	r3, [r3, #8]
 800173a:	2238      	movs	r2, #56	@ 0x38
 800173c:	4013      	ands	r3, r2
 800173e:	2b10      	cmp	r3, #16
 8001740:	d138      	bne.n	80017b4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001742:	4b2a      	ldr	r3, [pc, #168]	@ (80017ec <HAL_RCC_GetSysClockFreq+0xf8>)
 8001744:	68db      	ldr	r3, [r3, #12]
 8001746:	2203      	movs	r2, #3
 8001748:	4013      	ands	r3, r2
 800174a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800174c:	4b27      	ldr	r3, [pc, #156]	@ (80017ec <HAL_RCC_GetSysClockFreq+0xf8>)
 800174e:	68db      	ldr	r3, [r3, #12]
 8001750:	091b      	lsrs	r3, r3, #4
 8001752:	2207      	movs	r2, #7
 8001754:	4013      	ands	r3, r2
 8001756:	3301      	adds	r3, #1
 8001758:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	2b03      	cmp	r3, #3
 800175e:	d10d      	bne.n	800177c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001760:	68b9      	ldr	r1, [r7, #8]
 8001762:	4824      	ldr	r0, [pc, #144]	@ (80017f4 <HAL_RCC_GetSysClockFreq+0x100>)
 8001764:	f7fe fccc 	bl	8000100 <__udivsi3>
 8001768:	0003      	movs	r3, r0
 800176a:	0019      	movs	r1, r3
 800176c:	4b1f      	ldr	r3, [pc, #124]	@ (80017ec <HAL_RCC_GetSysClockFreq+0xf8>)
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	0a1b      	lsrs	r3, r3, #8
 8001772:	227f      	movs	r2, #127	@ 0x7f
 8001774:	4013      	ands	r3, r2
 8001776:	434b      	muls	r3, r1
 8001778:	617b      	str	r3, [r7, #20]
        break;
 800177a:	e00d      	b.n	8001798 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800177c:	68b9      	ldr	r1, [r7, #8]
 800177e:	481c      	ldr	r0, [pc, #112]	@ (80017f0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001780:	f7fe fcbe 	bl	8000100 <__udivsi3>
 8001784:	0003      	movs	r3, r0
 8001786:	0019      	movs	r1, r3
 8001788:	4b18      	ldr	r3, [pc, #96]	@ (80017ec <HAL_RCC_GetSysClockFreq+0xf8>)
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	0a1b      	lsrs	r3, r3, #8
 800178e:	227f      	movs	r2, #127	@ 0x7f
 8001790:	4013      	ands	r3, r2
 8001792:	434b      	muls	r3, r1
 8001794:	617b      	str	r3, [r7, #20]
        break;
 8001796:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001798:	4b14      	ldr	r3, [pc, #80]	@ (80017ec <HAL_RCC_GetSysClockFreq+0xf8>)
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	0f5b      	lsrs	r3, r3, #29
 800179e:	2207      	movs	r2, #7
 80017a0:	4013      	ands	r3, r2
 80017a2:	3301      	adds	r3, #1
 80017a4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80017a6:	6879      	ldr	r1, [r7, #4]
 80017a8:	6978      	ldr	r0, [r7, #20]
 80017aa:	f7fe fca9 	bl	8000100 <__udivsi3>
 80017ae:	0003      	movs	r3, r0
 80017b0:	613b      	str	r3, [r7, #16]
 80017b2:	e015      	b.n	80017e0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80017b4:	4b0d      	ldr	r3, [pc, #52]	@ (80017ec <HAL_RCC_GetSysClockFreq+0xf8>)
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	2238      	movs	r2, #56	@ 0x38
 80017ba:	4013      	ands	r3, r2
 80017bc:	2b20      	cmp	r3, #32
 80017be:	d103      	bne.n	80017c8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80017c0:	2380      	movs	r3, #128	@ 0x80
 80017c2:	021b      	lsls	r3, r3, #8
 80017c4:	613b      	str	r3, [r7, #16]
 80017c6:	e00b      	b.n	80017e0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80017c8:	4b08      	ldr	r3, [pc, #32]	@ (80017ec <HAL_RCC_GetSysClockFreq+0xf8>)
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	2238      	movs	r2, #56	@ 0x38
 80017ce:	4013      	ands	r3, r2
 80017d0:	2b18      	cmp	r3, #24
 80017d2:	d103      	bne.n	80017dc <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80017d4:	23fa      	movs	r3, #250	@ 0xfa
 80017d6:	01db      	lsls	r3, r3, #7
 80017d8:	613b      	str	r3, [r7, #16]
 80017da:	e001      	b.n	80017e0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80017dc:	2300      	movs	r3, #0
 80017de:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80017e0:	693b      	ldr	r3, [r7, #16]
}
 80017e2:	0018      	movs	r0, r3
 80017e4:	46bd      	mov	sp, r7
 80017e6:	b006      	add	sp, #24
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	46c0      	nop			@ (mov r8, r8)
 80017ec:	40021000 	.word	0x40021000
 80017f0:	00f42400 	.word	0x00f42400
 80017f4:	007a1200 	.word	0x007a1200

080017f8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80017fc:	4b02      	ldr	r3, [pc, #8]	@ (8001808 <HAL_RCC_GetHCLKFreq+0x10>)
 80017fe:	681b      	ldr	r3, [r3, #0]
}
 8001800:	0018      	movs	r0, r3
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	46c0      	nop			@ (mov r8, r8)
 8001808:	20000000 	.word	0x20000000

0800180c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800180c:	b5b0      	push	{r4, r5, r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001810:	f7ff fff2 	bl	80017f8 <HAL_RCC_GetHCLKFreq>
 8001814:	0004      	movs	r4, r0
 8001816:	f7ff fb49 	bl	8000eac <LL_RCC_GetAPB1Prescaler>
 800181a:	0003      	movs	r3, r0
 800181c:	0b1a      	lsrs	r2, r3, #12
 800181e:	4b05      	ldr	r3, [pc, #20]	@ (8001834 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001820:	0092      	lsls	r2, r2, #2
 8001822:	58d3      	ldr	r3, [r2, r3]
 8001824:	221f      	movs	r2, #31
 8001826:	4013      	ands	r3, r2
 8001828:	40dc      	lsrs	r4, r3
 800182a:	0023      	movs	r3, r4
}
 800182c:	0018      	movs	r0, r3
 800182e:	46bd      	mov	sp, r7
 8001830:	bdb0      	pop	{r4, r5, r7, pc}
 8001832:	46c0      	nop			@ (mov r8, r8)
 8001834:	080029f8 	.word	0x080029f8

08001838 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b086      	sub	sp, #24
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001840:	2313      	movs	r3, #19
 8001842:	18fb      	adds	r3, r7, r3
 8001844:	2200      	movs	r2, #0
 8001846:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001848:	2312      	movs	r3, #18
 800184a:	18fb      	adds	r3, r7, r3
 800184c:	2200      	movs	r2, #0
 800184e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	2380      	movs	r3, #128	@ 0x80
 8001856:	029b      	lsls	r3, r3, #10
 8001858:	4013      	ands	r3, r2
 800185a:	d100      	bne.n	800185e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800185c:	e0a3      	b.n	80019a6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800185e:	2011      	movs	r0, #17
 8001860:	183b      	adds	r3, r7, r0
 8001862:	2200      	movs	r2, #0
 8001864:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001866:	4b7f      	ldr	r3, [pc, #508]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001868:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800186a:	2380      	movs	r3, #128	@ 0x80
 800186c:	055b      	lsls	r3, r3, #21
 800186e:	4013      	ands	r3, r2
 8001870:	d110      	bne.n	8001894 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001872:	4b7c      	ldr	r3, [pc, #496]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001874:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001876:	4b7b      	ldr	r3, [pc, #492]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001878:	2180      	movs	r1, #128	@ 0x80
 800187a:	0549      	lsls	r1, r1, #21
 800187c:	430a      	orrs	r2, r1
 800187e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001880:	4b78      	ldr	r3, [pc, #480]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001882:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001884:	2380      	movs	r3, #128	@ 0x80
 8001886:	055b      	lsls	r3, r3, #21
 8001888:	4013      	ands	r3, r2
 800188a:	60bb      	str	r3, [r7, #8]
 800188c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800188e:	183b      	adds	r3, r7, r0
 8001890:	2201      	movs	r2, #1
 8001892:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001894:	4b74      	ldr	r3, [pc, #464]	@ (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	4b73      	ldr	r3, [pc, #460]	@ (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800189a:	2180      	movs	r1, #128	@ 0x80
 800189c:	0049      	lsls	r1, r1, #1
 800189e:	430a      	orrs	r2, r1
 80018a0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80018a2:	f7fe ffdb 	bl	800085c <HAL_GetTick>
 80018a6:	0003      	movs	r3, r0
 80018a8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80018aa:	e00b      	b.n	80018c4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018ac:	f7fe ffd6 	bl	800085c <HAL_GetTick>
 80018b0:	0002      	movs	r2, r0
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	2b02      	cmp	r3, #2
 80018b8:	d904      	bls.n	80018c4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80018ba:	2313      	movs	r3, #19
 80018bc:	18fb      	adds	r3, r7, r3
 80018be:	2203      	movs	r2, #3
 80018c0:	701a      	strb	r2, [r3, #0]
        break;
 80018c2:	e005      	b.n	80018d0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80018c4:	4b68      	ldr	r3, [pc, #416]	@ (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	2380      	movs	r3, #128	@ 0x80
 80018ca:	005b      	lsls	r3, r3, #1
 80018cc:	4013      	ands	r3, r2
 80018ce:	d0ed      	beq.n	80018ac <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80018d0:	2313      	movs	r3, #19
 80018d2:	18fb      	adds	r3, r7, r3
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d154      	bne.n	8001984 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80018da:	4b62      	ldr	r3, [pc, #392]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80018dc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80018de:	23c0      	movs	r3, #192	@ 0xc0
 80018e0:	009b      	lsls	r3, r3, #2
 80018e2:	4013      	ands	r3, r2
 80018e4:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d019      	beq.n	8001920 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	695b      	ldr	r3, [r3, #20]
 80018f0:	697a      	ldr	r2, [r7, #20]
 80018f2:	429a      	cmp	r2, r3
 80018f4:	d014      	beq.n	8001920 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80018f6:	4b5b      	ldr	r3, [pc, #364]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80018f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018fa:	4a5c      	ldr	r2, [pc, #368]	@ (8001a6c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80018fc:	4013      	ands	r3, r2
 80018fe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001900:	4b58      	ldr	r3, [pc, #352]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001902:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001904:	4b57      	ldr	r3, [pc, #348]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001906:	2180      	movs	r1, #128	@ 0x80
 8001908:	0249      	lsls	r1, r1, #9
 800190a:	430a      	orrs	r2, r1
 800190c:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800190e:	4b55      	ldr	r3, [pc, #340]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001910:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001912:	4b54      	ldr	r3, [pc, #336]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001914:	4956      	ldr	r1, [pc, #344]	@ (8001a70 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8001916:	400a      	ands	r2, r1
 8001918:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800191a:	4b52      	ldr	r3, [pc, #328]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800191c:	697a      	ldr	r2, [r7, #20]
 800191e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	2201      	movs	r2, #1
 8001924:	4013      	ands	r3, r2
 8001926:	d016      	beq.n	8001956 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001928:	f7fe ff98 	bl	800085c <HAL_GetTick>
 800192c:	0003      	movs	r3, r0
 800192e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001930:	e00c      	b.n	800194c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001932:	f7fe ff93 	bl	800085c <HAL_GetTick>
 8001936:	0002      	movs	r2, r0
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	1ad3      	subs	r3, r2, r3
 800193c:	4a4d      	ldr	r2, [pc, #308]	@ (8001a74 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d904      	bls.n	800194c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001942:	2313      	movs	r3, #19
 8001944:	18fb      	adds	r3, r7, r3
 8001946:	2203      	movs	r2, #3
 8001948:	701a      	strb	r2, [r3, #0]
            break;
 800194a:	e004      	b.n	8001956 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800194c:	4b45      	ldr	r3, [pc, #276]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800194e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001950:	2202      	movs	r2, #2
 8001952:	4013      	ands	r3, r2
 8001954:	d0ed      	beq.n	8001932 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001956:	2313      	movs	r3, #19
 8001958:	18fb      	adds	r3, r7, r3
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d10a      	bne.n	8001976 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001960:	4b40      	ldr	r3, [pc, #256]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001962:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001964:	4a41      	ldr	r2, [pc, #260]	@ (8001a6c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001966:	4013      	ands	r3, r2
 8001968:	0019      	movs	r1, r3
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	695a      	ldr	r2, [r3, #20]
 800196e:	4b3d      	ldr	r3, [pc, #244]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001970:	430a      	orrs	r2, r1
 8001972:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001974:	e00c      	b.n	8001990 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001976:	2312      	movs	r3, #18
 8001978:	18fb      	adds	r3, r7, r3
 800197a:	2213      	movs	r2, #19
 800197c:	18ba      	adds	r2, r7, r2
 800197e:	7812      	ldrb	r2, [r2, #0]
 8001980:	701a      	strb	r2, [r3, #0]
 8001982:	e005      	b.n	8001990 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001984:	2312      	movs	r3, #18
 8001986:	18fb      	adds	r3, r7, r3
 8001988:	2213      	movs	r2, #19
 800198a:	18ba      	adds	r2, r7, r2
 800198c:	7812      	ldrb	r2, [r2, #0]
 800198e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001990:	2311      	movs	r3, #17
 8001992:	18fb      	adds	r3, r7, r3
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	2b01      	cmp	r3, #1
 8001998:	d105      	bne.n	80019a6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800199a:	4b32      	ldr	r3, [pc, #200]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800199c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800199e:	4b31      	ldr	r3, [pc, #196]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80019a0:	4935      	ldr	r1, [pc, #212]	@ (8001a78 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80019a2:	400a      	ands	r2, r1
 80019a4:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	2201      	movs	r2, #1
 80019ac:	4013      	ands	r3, r2
 80019ae:	d009      	beq.n	80019c4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80019b0:	4b2c      	ldr	r3, [pc, #176]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80019b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019b4:	2203      	movs	r2, #3
 80019b6:	4393      	bics	r3, r2
 80019b8:	0019      	movs	r1, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	685a      	ldr	r2, [r3, #4]
 80019be:	4b29      	ldr	r3, [pc, #164]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80019c0:	430a      	orrs	r2, r1
 80019c2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2220      	movs	r2, #32
 80019ca:	4013      	ands	r3, r2
 80019cc:	d009      	beq.n	80019e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80019ce:	4b25      	ldr	r3, [pc, #148]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80019d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019d2:	4a2a      	ldr	r2, [pc, #168]	@ (8001a7c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80019d4:	4013      	ands	r3, r2
 80019d6:	0019      	movs	r1, r3
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	689a      	ldr	r2, [r3, #8]
 80019dc:	4b21      	ldr	r3, [pc, #132]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80019de:	430a      	orrs	r2, r1
 80019e0:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	2380      	movs	r3, #128	@ 0x80
 80019e8:	01db      	lsls	r3, r3, #7
 80019ea:	4013      	ands	r3, r2
 80019ec:	d015      	beq.n	8001a1a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80019ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80019f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	0899      	lsrs	r1, r3, #2
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	691a      	ldr	r2, [r3, #16]
 80019fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80019fc:	430a      	orrs	r2, r1
 80019fe:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	691a      	ldr	r2, [r3, #16]
 8001a04:	2380      	movs	r3, #128	@ 0x80
 8001a06:	05db      	lsls	r3, r3, #23
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d106      	bne.n	8001a1a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001a0c:	4b15      	ldr	r3, [pc, #84]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001a0e:	68da      	ldr	r2, [r3, #12]
 8001a10:	4b14      	ldr	r3, [pc, #80]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001a12:	2180      	movs	r1, #128	@ 0x80
 8001a14:	0249      	lsls	r1, r1, #9
 8001a16:	430a      	orrs	r2, r1
 8001a18:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	2380      	movs	r3, #128	@ 0x80
 8001a20:	011b      	lsls	r3, r3, #4
 8001a22:	4013      	ands	r3, r2
 8001a24:	d016      	beq.n	8001a54 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001a26:	4b0f      	ldr	r3, [pc, #60]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001a28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a2a:	4a15      	ldr	r2, [pc, #84]	@ (8001a80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	0019      	movs	r1, r3
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	68da      	ldr	r2, [r3, #12]
 8001a34:	4b0b      	ldr	r3, [pc, #44]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001a36:	430a      	orrs	r2, r1
 8001a38:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	68da      	ldr	r2, [r3, #12]
 8001a3e:	2380      	movs	r3, #128	@ 0x80
 8001a40:	01db      	lsls	r3, r3, #7
 8001a42:	429a      	cmp	r2, r3
 8001a44:	d106      	bne.n	8001a54 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001a46:	4b07      	ldr	r3, [pc, #28]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001a48:	68da      	ldr	r2, [r3, #12]
 8001a4a:	4b06      	ldr	r3, [pc, #24]	@ (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001a4c:	2180      	movs	r1, #128	@ 0x80
 8001a4e:	0249      	lsls	r1, r1, #9
 8001a50:	430a      	orrs	r2, r1
 8001a52:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8001a54:	2312      	movs	r3, #18
 8001a56:	18fb      	adds	r3, r7, r3
 8001a58:	781b      	ldrb	r3, [r3, #0]
}
 8001a5a:	0018      	movs	r0, r3
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	b006      	add	sp, #24
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	46c0      	nop			@ (mov r8, r8)
 8001a64:	40021000 	.word	0x40021000
 8001a68:	40007000 	.word	0x40007000
 8001a6c:	fffffcff 	.word	0xfffffcff
 8001a70:	fffeffff 	.word	0xfffeffff
 8001a74:	00001388 	.word	0x00001388
 8001a78:	efffffff 	.word	0xefffffff
 8001a7c:	ffffcfff 	.word	0xffffcfff
 8001a80:	ffff3fff 	.word	0xffff3fff

08001a84 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d101      	bne.n	8001a96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e046      	b.n	8001b24 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2288      	movs	r2, #136	@ 0x88
 8001a9a:	589b      	ldr	r3, [r3, r2]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d107      	bne.n	8001ab0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2284      	movs	r2, #132	@ 0x84
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	0018      	movs	r0, r3
 8001aac:	f7fe fdb0 	bl	8000610 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2288      	movs	r2, #136	@ 0x88
 8001ab4:	2124      	movs	r1, #36	@ 0x24
 8001ab6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2101      	movs	r1, #1
 8001ac4:	438a      	bics	r2, r1
 8001ac6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d003      	beq.n	8001ad8 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	0018      	movs	r0, r3
 8001ad4:	f000 fa08 	bl	8001ee8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	0018      	movs	r0, r3
 8001adc:	f000 f89a 	bl	8001c14 <UART_SetConfig>
 8001ae0:	0003      	movs	r3, r0
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d101      	bne.n	8001aea <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e01c      	b.n	8001b24 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	685a      	ldr	r2, [r3, #4]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	490d      	ldr	r1, [pc, #52]	@ (8001b2c <HAL_UART_Init+0xa8>)
 8001af6:	400a      	ands	r2, r1
 8001af8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	689a      	ldr	r2, [r3, #8]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	212a      	movs	r1, #42	@ 0x2a
 8001b06:	438a      	bics	r2, r1
 8001b08:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	2101      	movs	r1, #1
 8001b16:	430a      	orrs	r2, r1
 8001b18:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	0018      	movs	r0, r3
 8001b1e:	f000 fa97 	bl	8002050 <UART_CheckIdleState>
 8001b22:	0003      	movs	r3, r0
}
 8001b24:	0018      	movs	r0, r3
 8001b26:	46bd      	mov	sp, r7
 8001b28:	b002      	add	sp, #8
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	ffffb7ff 	.word	0xffffb7ff

08001b30 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b088      	sub	sp, #32
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	60f8      	str	r0, [r7, #12]
 8001b38:	60b9      	str	r1, [r7, #8]
 8001b3a:	1dbb      	adds	r3, r7, #6
 8001b3c:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	228c      	movs	r2, #140	@ 0x8c
 8001b42:	589b      	ldr	r3, [r3, r2]
 8001b44:	2b20      	cmp	r3, #32
 8001b46:	d145      	bne.n	8001bd4 <HAL_UART_Receive_DMA+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8001b48:	68bb      	ldr	r3, [r7, #8]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d003      	beq.n	8001b56 <HAL_UART_Receive_DMA+0x26>
 8001b4e:	1dbb      	adds	r3, r7, #6
 8001b50:	881b      	ldrh	r3, [r3, #0]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d101      	bne.n	8001b5a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e03d      	b.n	8001bd6 <HAL_UART_Receive_DMA+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	689a      	ldr	r2, [r3, #8]
 8001b5e:	2380      	movs	r3, #128	@ 0x80
 8001b60:	015b      	lsls	r3, r3, #5
 8001b62:	429a      	cmp	r2, r3
 8001b64:	d109      	bne.n	8001b7a <HAL_UART_Receive_DMA+0x4a>
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	691b      	ldr	r3, [r3, #16]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d105      	bne.n	8001b7a <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001b6e:	68bb      	ldr	r3, [r7, #8]
 8001b70:	2201      	movs	r2, #1
 8001b72:	4013      	ands	r3, r2
 8001b74:	d001      	beq.n	8001b7a <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e02d      	b.n	8001bd6 <HAL_UART_Receive_DMA+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	685a      	ldr	r2, [r3, #4]
 8001b86:	2380      	movs	r3, #128	@ 0x80
 8001b88:	041b      	lsls	r3, r3, #16
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	d019      	beq.n	8001bc2 <HAL_UART_Receive_DMA+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001b8e:	f3ef 8310 	mrs	r3, PRIMASK
 8001b92:	613b      	str	r3, [r7, #16]
  return(result);
 8001b94:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8001b96:	61fb      	str	r3, [r7, #28]
 8001b98:	2301      	movs	r3, #1
 8001b9a:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	f383 8810 	msr	PRIMASK, r3
}
 8001ba2:	46c0      	nop			@ (mov r8, r8)
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	2180      	movs	r1, #128	@ 0x80
 8001bb0:	04c9      	lsls	r1, r1, #19
 8001bb2:	430a      	orrs	r2, r1
 8001bb4:	601a      	str	r2, [r3, #0]
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001bba:	69bb      	ldr	r3, [r7, #24]
 8001bbc:	f383 8810 	msr	PRIMASK, r3
}
 8001bc0:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8001bc2:	1dbb      	adds	r3, r7, #6
 8001bc4:	881a      	ldrh	r2, [r3, #0]
 8001bc6:	68b9      	ldr	r1, [r7, #8]
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	0018      	movs	r0, r3
 8001bcc:	f000 fb5a 	bl	8002284 <UART_Start_Receive_DMA>
 8001bd0:	0003      	movs	r3, r0
 8001bd2:	e000      	b.n	8001bd6 <HAL_UART_Receive_DMA+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8001bd4:	2302      	movs	r3, #2
  }
}
 8001bd6:	0018      	movs	r0, r3
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	b008      	add	sp, #32
 8001bdc:	bd80      	pop	{r7, pc}

08001bde <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8001bde:	b580      	push	{r7, lr}
 8001be0:	b082      	sub	sp, #8
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8001be6:	46c0      	nop			@ (mov r8, r8)
 8001be8:	46bd      	mov	sp, r7
 8001bea:	b002      	add	sp, #8
 8001bec:	bd80      	pop	{r7, pc}

08001bee <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b082      	sub	sp, #8
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8001bf6:	46c0      	nop			@ (mov r8, r8)
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	b002      	add	sp, #8
 8001bfc:	bd80      	pop	{r7, pc}

08001bfe <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001bfe:	b580      	push	{r7, lr}
 8001c00:	b082      	sub	sp, #8
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	6078      	str	r0, [r7, #4]
 8001c06:	000a      	movs	r2, r1
 8001c08:	1cbb      	adds	r3, r7, #2
 8001c0a:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8001c0c:	46c0      	nop			@ (mov r8, r8)
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	b002      	add	sp, #8
 8001c12:	bd80      	pop	{r7, pc}

08001c14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b088      	sub	sp, #32
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001c1c:	231a      	movs	r3, #26
 8001c1e:	18fb      	adds	r3, r7, r3
 8001c20:	2200      	movs	r2, #0
 8001c22:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	689a      	ldr	r2, [r3, #8]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	691b      	ldr	r3, [r3, #16]
 8001c2c:	431a      	orrs	r2, r3
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	695b      	ldr	r3, [r3, #20]
 8001c32:	431a      	orrs	r2, r3
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	69db      	ldr	r3, [r3, #28]
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4aa1      	ldr	r2, [pc, #644]	@ (8001ec8 <UART_SetConfig+0x2b4>)
 8001c44:	4013      	ands	r3, r2
 8001c46:	0019      	movs	r1, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	69fa      	ldr	r2, [r7, #28]
 8001c4e:	430a      	orrs	r2, r1
 8001c50:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	4a9c      	ldr	r2, [pc, #624]	@ (8001ecc <UART_SetConfig+0x2b8>)
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	0019      	movs	r1, r3
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	68da      	ldr	r2, [r3, #12]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	430a      	orrs	r2, r1
 8001c68:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	699b      	ldr	r3, [r3, #24]
 8001c6e:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6a1b      	ldr	r3, [r3, #32]
 8001c74:	69fa      	ldr	r2, [r7, #28]
 8001c76:	4313      	orrs	r3, r2
 8001c78:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	4a93      	ldr	r2, [pc, #588]	@ (8001ed0 <UART_SetConfig+0x2bc>)
 8001c82:	4013      	ands	r3, r2
 8001c84:	0019      	movs	r1, r3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	69fa      	ldr	r2, [r7, #28]
 8001c8c:	430a      	orrs	r2, r1
 8001c8e:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c96:	220f      	movs	r2, #15
 8001c98:	4393      	bics	r3, r2
 8001c9a:	0019      	movs	r1, r3
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	430a      	orrs	r2, r1
 8001ca6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a89      	ldr	r2, [pc, #548]	@ (8001ed4 <UART_SetConfig+0x2c0>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d127      	bne.n	8001d02 <UART_SetConfig+0xee>
 8001cb2:	4b89      	ldr	r3, [pc, #548]	@ (8001ed8 <UART_SetConfig+0x2c4>)
 8001cb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cb6:	2203      	movs	r2, #3
 8001cb8:	4013      	ands	r3, r2
 8001cba:	2b03      	cmp	r3, #3
 8001cbc:	d017      	beq.n	8001cee <UART_SetConfig+0xda>
 8001cbe:	d81b      	bhi.n	8001cf8 <UART_SetConfig+0xe4>
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	d00a      	beq.n	8001cda <UART_SetConfig+0xc6>
 8001cc4:	d818      	bhi.n	8001cf8 <UART_SetConfig+0xe4>
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d002      	beq.n	8001cd0 <UART_SetConfig+0xbc>
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d00a      	beq.n	8001ce4 <UART_SetConfig+0xd0>
 8001cce:	e013      	b.n	8001cf8 <UART_SetConfig+0xe4>
 8001cd0:	231b      	movs	r3, #27
 8001cd2:	18fb      	adds	r3, r7, r3
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	701a      	strb	r2, [r3, #0]
 8001cd8:	e021      	b.n	8001d1e <UART_SetConfig+0x10a>
 8001cda:	231b      	movs	r3, #27
 8001cdc:	18fb      	adds	r3, r7, r3
 8001cde:	2202      	movs	r2, #2
 8001ce0:	701a      	strb	r2, [r3, #0]
 8001ce2:	e01c      	b.n	8001d1e <UART_SetConfig+0x10a>
 8001ce4:	231b      	movs	r3, #27
 8001ce6:	18fb      	adds	r3, r7, r3
 8001ce8:	2204      	movs	r2, #4
 8001cea:	701a      	strb	r2, [r3, #0]
 8001cec:	e017      	b.n	8001d1e <UART_SetConfig+0x10a>
 8001cee:	231b      	movs	r3, #27
 8001cf0:	18fb      	adds	r3, r7, r3
 8001cf2:	2208      	movs	r2, #8
 8001cf4:	701a      	strb	r2, [r3, #0]
 8001cf6:	e012      	b.n	8001d1e <UART_SetConfig+0x10a>
 8001cf8:	231b      	movs	r3, #27
 8001cfa:	18fb      	adds	r3, r7, r3
 8001cfc:	2210      	movs	r2, #16
 8001cfe:	701a      	strb	r2, [r3, #0]
 8001d00:	e00d      	b.n	8001d1e <UART_SetConfig+0x10a>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a75      	ldr	r2, [pc, #468]	@ (8001edc <UART_SetConfig+0x2c8>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d104      	bne.n	8001d16 <UART_SetConfig+0x102>
 8001d0c:	231b      	movs	r3, #27
 8001d0e:	18fb      	adds	r3, r7, r3
 8001d10:	2200      	movs	r2, #0
 8001d12:	701a      	strb	r2, [r3, #0]
 8001d14:	e003      	b.n	8001d1e <UART_SetConfig+0x10a>
 8001d16:	231b      	movs	r3, #27
 8001d18:	18fb      	adds	r3, r7, r3
 8001d1a:	2210      	movs	r2, #16
 8001d1c:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	69da      	ldr	r2, [r3, #28]
 8001d22:	2380      	movs	r3, #128	@ 0x80
 8001d24:	021b      	lsls	r3, r3, #8
 8001d26:	429a      	cmp	r2, r3
 8001d28:	d000      	beq.n	8001d2c <UART_SetConfig+0x118>
 8001d2a:	e065      	b.n	8001df8 <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 8001d2c:	231b      	movs	r3, #27
 8001d2e:	18fb      	adds	r3, r7, r3
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	2b08      	cmp	r3, #8
 8001d34:	d015      	beq.n	8001d62 <UART_SetConfig+0x14e>
 8001d36:	dc18      	bgt.n	8001d6a <UART_SetConfig+0x156>
 8001d38:	2b04      	cmp	r3, #4
 8001d3a:	d00d      	beq.n	8001d58 <UART_SetConfig+0x144>
 8001d3c:	dc15      	bgt.n	8001d6a <UART_SetConfig+0x156>
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d002      	beq.n	8001d48 <UART_SetConfig+0x134>
 8001d42:	2b02      	cmp	r3, #2
 8001d44:	d005      	beq.n	8001d52 <UART_SetConfig+0x13e>
 8001d46:	e010      	b.n	8001d6a <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001d48:	f7ff fd60 	bl	800180c <HAL_RCC_GetPCLK1Freq>
 8001d4c:	0003      	movs	r3, r0
 8001d4e:	617b      	str	r3, [r7, #20]
        break;
 8001d50:	e012      	b.n	8001d78 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001d52:	4b63      	ldr	r3, [pc, #396]	@ (8001ee0 <UART_SetConfig+0x2cc>)
 8001d54:	617b      	str	r3, [r7, #20]
        break;
 8001d56:	e00f      	b.n	8001d78 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001d58:	f7ff fccc 	bl	80016f4 <HAL_RCC_GetSysClockFreq>
 8001d5c:	0003      	movs	r3, r0
 8001d5e:	617b      	str	r3, [r7, #20]
        break;
 8001d60:	e00a      	b.n	8001d78 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001d62:	2380      	movs	r3, #128	@ 0x80
 8001d64:	021b      	lsls	r3, r3, #8
 8001d66:	617b      	str	r3, [r7, #20]
        break;
 8001d68:	e006      	b.n	8001d78 <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8001d6e:	231a      	movs	r3, #26
 8001d70:	18fb      	adds	r3, r7, r3
 8001d72:	2201      	movs	r2, #1
 8001d74:	701a      	strb	r2, [r3, #0]
        break;
 8001d76:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d100      	bne.n	8001d80 <UART_SetConfig+0x16c>
 8001d7e:	e08d      	b.n	8001e9c <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001d84:	4b57      	ldr	r3, [pc, #348]	@ (8001ee4 <UART_SetConfig+0x2d0>)
 8001d86:	0052      	lsls	r2, r2, #1
 8001d88:	5ad3      	ldrh	r3, [r2, r3]
 8001d8a:	0019      	movs	r1, r3
 8001d8c:	6978      	ldr	r0, [r7, #20]
 8001d8e:	f7fe f9b7 	bl	8000100 <__udivsi3>
 8001d92:	0003      	movs	r3, r0
 8001d94:	005a      	lsls	r2, r3, #1
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	085b      	lsrs	r3, r3, #1
 8001d9c:	18d2      	adds	r2, r2, r3
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	0019      	movs	r1, r3
 8001da4:	0010      	movs	r0, r2
 8001da6:	f7fe f9ab 	bl	8000100 <__udivsi3>
 8001daa:	0003      	movs	r3, r0
 8001dac:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001dae:	693b      	ldr	r3, [r7, #16]
 8001db0:	2b0f      	cmp	r3, #15
 8001db2:	d91c      	bls.n	8001dee <UART_SetConfig+0x1da>
 8001db4:	693a      	ldr	r2, [r7, #16]
 8001db6:	2380      	movs	r3, #128	@ 0x80
 8001db8:	025b      	lsls	r3, r3, #9
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d217      	bcs.n	8001dee <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	b29a      	uxth	r2, r3
 8001dc2:	200e      	movs	r0, #14
 8001dc4:	183b      	adds	r3, r7, r0
 8001dc6:	210f      	movs	r1, #15
 8001dc8:	438a      	bics	r2, r1
 8001dca:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	085b      	lsrs	r3, r3, #1
 8001dd0:	b29b      	uxth	r3, r3
 8001dd2:	2207      	movs	r2, #7
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	b299      	uxth	r1, r3
 8001dd8:	183b      	adds	r3, r7, r0
 8001dda:	183a      	adds	r2, r7, r0
 8001ddc:	8812      	ldrh	r2, [r2, #0]
 8001dde:	430a      	orrs	r2, r1
 8001de0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	183a      	adds	r2, r7, r0
 8001de8:	8812      	ldrh	r2, [r2, #0]
 8001dea:	60da      	str	r2, [r3, #12]
 8001dec:	e056      	b.n	8001e9c <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8001dee:	231a      	movs	r3, #26
 8001df0:	18fb      	adds	r3, r7, r3
 8001df2:	2201      	movs	r2, #1
 8001df4:	701a      	strb	r2, [r3, #0]
 8001df6:	e051      	b.n	8001e9c <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 8001df8:	231b      	movs	r3, #27
 8001dfa:	18fb      	adds	r3, r7, r3
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	2b08      	cmp	r3, #8
 8001e00:	d015      	beq.n	8001e2e <UART_SetConfig+0x21a>
 8001e02:	dc18      	bgt.n	8001e36 <UART_SetConfig+0x222>
 8001e04:	2b04      	cmp	r3, #4
 8001e06:	d00d      	beq.n	8001e24 <UART_SetConfig+0x210>
 8001e08:	dc15      	bgt.n	8001e36 <UART_SetConfig+0x222>
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d002      	beq.n	8001e14 <UART_SetConfig+0x200>
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d005      	beq.n	8001e1e <UART_SetConfig+0x20a>
 8001e12:	e010      	b.n	8001e36 <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001e14:	f7ff fcfa 	bl	800180c <HAL_RCC_GetPCLK1Freq>
 8001e18:	0003      	movs	r3, r0
 8001e1a:	617b      	str	r3, [r7, #20]
        break;
 8001e1c:	e012      	b.n	8001e44 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001e1e:	4b30      	ldr	r3, [pc, #192]	@ (8001ee0 <UART_SetConfig+0x2cc>)
 8001e20:	617b      	str	r3, [r7, #20]
        break;
 8001e22:	e00f      	b.n	8001e44 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001e24:	f7ff fc66 	bl	80016f4 <HAL_RCC_GetSysClockFreq>
 8001e28:	0003      	movs	r3, r0
 8001e2a:	617b      	str	r3, [r7, #20]
        break;
 8001e2c:	e00a      	b.n	8001e44 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001e2e:	2380      	movs	r3, #128	@ 0x80
 8001e30:	021b      	lsls	r3, r3, #8
 8001e32:	617b      	str	r3, [r7, #20]
        break;
 8001e34:	e006      	b.n	8001e44 <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 8001e36:	2300      	movs	r3, #0
 8001e38:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8001e3a:	231a      	movs	r3, #26
 8001e3c:	18fb      	adds	r3, r7, r3
 8001e3e:	2201      	movs	r2, #1
 8001e40:	701a      	strb	r2, [r3, #0]
        break;
 8001e42:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d028      	beq.n	8001e9c <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001e4e:	4b25      	ldr	r3, [pc, #148]	@ (8001ee4 <UART_SetConfig+0x2d0>)
 8001e50:	0052      	lsls	r2, r2, #1
 8001e52:	5ad3      	ldrh	r3, [r2, r3]
 8001e54:	0019      	movs	r1, r3
 8001e56:	6978      	ldr	r0, [r7, #20]
 8001e58:	f7fe f952 	bl	8000100 <__udivsi3>
 8001e5c:	0003      	movs	r3, r0
 8001e5e:	001a      	movs	r2, r3
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	085b      	lsrs	r3, r3, #1
 8001e66:	18d2      	adds	r2, r2, r3
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	0019      	movs	r1, r3
 8001e6e:	0010      	movs	r0, r2
 8001e70:	f7fe f946 	bl	8000100 <__udivsi3>
 8001e74:	0003      	movs	r3, r0
 8001e76:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001e78:	693b      	ldr	r3, [r7, #16]
 8001e7a:	2b0f      	cmp	r3, #15
 8001e7c:	d90a      	bls.n	8001e94 <UART_SetConfig+0x280>
 8001e7e:	693a      	ldr	r2, [r7, #16]
 8001e80:	2380      	movs	r3, #128	@ 0x80
 8001e82:	025b      	lsls	r3, r3, #9
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d205      	bcs.n	8001e94 <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8001e88:	693b      	ldr	r3, [r7, #16]
 8001e8a:	b29a      	uxth	r2, r3
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	60da      	str	r2, [r3, #12]
 8001e92:	e003      	b.n	8001e9c <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8001e94:	231a      	movs	r3, #26
 8001e96:	18fb      	adds	r3, r7, r3
 8001e98:	2201      	movs	r2, #1
 8001e9a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	226a      	movs	r2, #106	@ 0x6a
 8001ea0:	2101      	movs	r1, #1
 8001ea2:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2268      	movs	r2, #104	@ 0x68
 8001ea8:	2101      	movs	r1, #1
 8001eaa:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8001eb8:	231a      	movs	r3, #26
 8001eba:	18fb      	adds	r3, r7, r3
 8001ebc:	781b      	ldrb	r3, [r3, #0]
}
 8001ebe:	0018      	movs	r0, r3
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	b008      	add	sp, #32
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	46c0      	nop			@ (mov r8, r8)
 8001ec8:	cfff69f3 	.word	0xcfff69f3
 8001ecc:	ffffcfff 	.word	0xffffcfff
 8001ed0:	11fff4ff 	.word	0x11fff4ff
 8001ed4:	40013800 	.word	0x40013800
 8001ed8:	40021000 	.word	0x40021000
 8001edc:	40004400 	.word	0x40004400
 8001ee0:	00f42400 	.word	0x00f42400
 8001ee4:	08002a18 	.word	0x08002a18

08001ee8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ef4:	2208      	movs	r2, #8
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	d00b      	beq.n	8001f12 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	4a4a      	ldr	r2, [pc, #296]	@ (800202c <UART_AdvFeatureConfig+0x144>)
 8001f02:	4013      	ands	r3, r2
 8001f04:	0019      	movs	r1, r3
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	430a      	orrs	r2, r1
 8001f10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f16:	2201      	movs	r2, #1
 8001f18:	4013      	ands	r3, r2
 8001f1a:	d00b      	beq.n	8001f34 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	4a43      	ldr	r2, [pc, #268]	@ (8002030 <UART_AdvFeatureConfig+0x148>)
 8001f24:	4013      	ands	r3, r2
 8001f26:	0019      	movs	r1, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	430a      	orrs	r2, r1
 8001f32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f38:	2202      	movs	r2, #2
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	d00b      	beq.n	8001f56 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	4a3b      	ldr	r2, [pc, #236]	@ (8002034 <UART_AdvFeatureConfig+0x14c>)
 8001f46:	4013      	ands	r3, r2
 8001f48:	0019      	movs	r1, r3
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	430a      	orrs	r2, r1
 8001f54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f5a:	2204      	movs	r2, #4
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	d00b      	beq.n	8001f78 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	4a34      	ldr	r2, [pc, #208]	@ (8002038 <UART_AdvFeatureConfig+0x150>)
 8001f68:	4013      	ands	r3, r2
 8001f6a:	0019      	movs	r1, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	430a      	orrs	r2, r1
 8001f76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f7c:	2210      	movs	r2, #16
 8001f7e:	4013      	ands	r3, r2
 8001f80:	d00b      	beq.n	8001f9a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	4a2c      	ldr	r2, [pc, #176]	@ (800203c <UART_AdvFeatureConfig+0x154>)
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	0019      	movs	r1, r3
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	430a      	orrs	r2, r1
 8001f98:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f9e:	2220      	movs	r2, #32
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	d00b      	beq.n	8001fbc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	4a25      	ldr	r2, [pc, #148]	@ (8002040 <UART_AdvFeatureConfig+0x158>)
 8001fac:	4013      	ands	r3, r2
 8001fae:	0019      	movs	r1, r3
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	430a      	orrs	r2, r1
 8001fba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fc0:	2240      	movs	r2, #64	@ 0x40
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	d01d      	beq.n	8002002 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	4a1d      	ldr	r2, [pc, #116]	@ (8002044 <UART_AdvFeatureConfig+0x15c>)
 8001fce:	4013      	ands	r3, r2
 8001fd0:	0019      	movs	r1, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	430a      	orrs	r2, r1
 8001fdc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001fe2:	2380      	movs	r3, #128	@ 0x80
 8001fe4:	035b      	lsls	r3, r3, #13
 8001fe6:	429a      	cmp	r2, r3
 8001fe8:	d10b      	bne.n	8002002 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	4a15      	ldr	r2, [pc, #84]	@ (8002048 <UART_AdvFeatureConfig+0x160>)
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	0019      	movs	r1, r3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	430a      	orrs	r2, r1
 8002000:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002006:	2280      	movs	r2, #128	@ 0x80
 8002008:	4013      	ands	r3, r2
 800200a:	d00b      	beq.n	8002024 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	4a0e      	ldr	r2, [pc, #56]	@ (800204c <UART_AdvFeatureConfig+0x164>)
 8002014:	4013      	ands	r3, r2
 8002016:	0019      	movs	r1, r3
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	430a      	orrs	r2, r1
 8002022:	605a      	str	r2, [r3, #4]
  }
}
 8002024:	46c0      	nop			@ (mov r8, r8)
 8002026:	46bd      	mov	sp, r7
 8002028:	b002      	add	sp, #8
 800202a:	bd80      	pop	{r7, pc}
 800202c:	ffff7fff 	.word	0xffff7fff
 8002030:	fffdffff 	.word	0xfffdffff
 8002034:	fffeffff 	.word	0xfffeffff
 8002038:	fffbffff 	.word	0xfffbffff
 800203c:	ffffefff 	.word	0xffffefff
 8002040:	ffffdfff 	.word	0xffffdfff
 8002044:	ffefffff 	.word	0xffefffff
 8002048:	ff9fffff 	.word	0xff9fffff
 800204c:	fff7ffff 	.word	0xfff7ffff

08002050 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b092      	sub	sp, #72	@ 0x48
 8002054:	af02      	add	r7, sp, #8
 8002056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2290      	movs	r2, #144	@ 0x90
 800205c:	2100      	movs	r1, #0
 800205e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002060:	f7fe fbfc 	bl	800085c <HAL_GetTick>
 8002064:	0003      	movs	r3, r0
 8002066:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	2208      	movs	r2, #8
 8002070:	4013      	ands	r3, r2
 8002072:	2b08      	cmp	r3, #8
 8002074:	d12d      	bne.n	80020d2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002076:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002078:	2280      	movs	r2, #128	@ 0x80
 800207a:	0391      	lsls	r1, r2, #14
 800207c:	6878      	ldr	r0, [r7, #4]
 800207e:	4a47      	ldr	r2, [pc, #284]	@ (800219c <UART_CheckIdleState+0x14c>)
 8002080:	9200      	str	r2, [sp, #0]
 8002082:	2200      	movs	r2, #0
 8002084:	f000 f88e 	bl	80021a4 <UART_WaitOnFlagUntilTimeout>
 8002088:	1e03      	subs	r3, r0, #0
 800208a:	d022      	beq.n	80020d2 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800208c:	f3ef 8310 	mrs	r3, PRIMASK
 8002090:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8002094:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002096:	2301      	movs	r3, #1
 8002098:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800209a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800209c:	f383 8810 	msr	PRIMASK, r3
}
 80020a0:	46c0      	nop			@ (mov r8, r8)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	2180      	movs	r1, #128	@ 0x80
 80020ae:	438a      	bics	r2, r1
 80020b0:	601a      	str	r2, [r3, #0]
 80020b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020b8:	f383 8810 	msr	PRIMASK, r3
}
 80020bc:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2288      	movs	r2, #136	@ 0x88
 80020c2:	2120      	movs	r1, #32
 80020c4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2284      	movs	r2, #132	@ 0x84
 80020ca:	2100      	movs	r1, #0
 80020cc:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80020ce:	2303      	movs	r3, #3
 80020d0:	e060      	b.n	8002194 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2204      	movs	r2, #4
 80020da:	4013      	ands	r3, r2
 80020dc:	2b04      	cmp	r3, #4
 80020de:	d146      	bne.n	800216e <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80020e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80020e2:	2280      	movs	r2, #128	@ 0x80
 80020e4:	03d1      	lsls	r1, r2, #15
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	4a2c      	ldr	r2, [pc, #176]	@ (800219c <UART_CheckIdleState+0x14c>)
 80020ea:	9200      	str	r2, [sp, #0]
 80020ec:	2200      	movs	r2, #0
 80020ee:	f000 f859 	bl	80021a4 <UART_WaitOnFlagUntilTimeout>
 80020f2:	1e03      	subs	r3, r0, #0
 80020f4:	d03b      	beq.n	800216e <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80020f6:	f3ef 8310 	mrs	r3, PRIMASK
 80020fa:	60fb      	str	r3, [r7, #12]
  return(result);
 80020fc:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80020fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8002100:	2301      	movs	r3, #1
 8002102:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	f383 8810 	msr	PRIMASK, r3
}
 800210a:	46c0      	nop			@ (mov r8, r8)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4922      	ldr	r1, [pc, #136]	@ (80021a0 <UART_CheckIdleState+0x150>)
 8002118:	400a      	ands	r2, r1
 800211a:	601a      	str	r2, [r3, #0]
 800211c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800211e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	f383 8810 	msr	PRIMASK, r3
}
 8002126:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002128:	f3ef 8310 	mrs	r3, PRIMASK
 800212c:	61bb      	str	r3, [r7, #24]
  return(result);
 800212e:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002130:	633b      	str	r3, [r7, #48]	@ 0x30
 8002132:	2301      	movs	r3, #1
 8002134:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002136:	69fb      	ldr	r3, [r7, #28]
 8002138:	f383 8810 	msr	PRIMASK, r3
}
 800213c:	46c0      	nop			@ (mov r8, r8)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	689a      	ldr	r2, [r3, #8]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	2101      	movs	r1, #1
 800214a:	438a      	bics	r2, r1
 800214c:	609a      	str	r2, [r3, #8]
 800214e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002150:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002152:	6a3b      	ldr	r3, [r7, #32]
 8002154:	f383 8810 	msr	PRIMASK, r3
}
 8002158:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	228c      	movs	r2, #140	@ 0x8c
 800215e:	2120      	movs	r1, #32
 8002160:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2284      	movs	r2, #132	@ 0x84
 8002166:	2100      	movs	r1, #0
 8002168:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800216a:	2303      	movs	r3, #3
 800216c:	e012      	b.n	8002194 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2288      	movs	r2, #136	@ 0x88
 8002172:	2120      	movs	r1, #32
 8002174:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	228c      	movs	r2, #140	@ 0x8c
 800217a:	2120      	movs	r1, #32
 800217c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2200      	movs	r2, #0
 8002182:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2200      	movs	r2, #0
 8002188:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2284      	movs	r2, #132	@ 0x84
 800218e:	2100      	movs	r1, #0
 8002190:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002192:	2300      	movs	r3, #0
}
 8002194:	0018      	movs	r0, r3
 8002196:	46bd      	mov	sp, r7
 8002198:	b010      	add	sp, #64	@ 0x40
 800219a:	bd80      	pop	{r7, pc}
 800219c:	01ffffff 	.word	0x01ffffff
 80021a0:	fffffedf 	.word	0xfffffedf

080021a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b084      	sub	sp, #16
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	60f8      	str	r0, [r7, #12]
 80021ac:	60b9      	str	r1, [r7, #8]
 80021ae:	603b      	str	r3, [r7, #0]
 80021b0:	1dfb      	adds	r3, r7, #7
 80021b2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80021b4:	e051      	b.n	800225a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021b6:	69bb      	ldr	r3, [r7, #24]
 80021b8:	3301      	adds	r3, #1
 80021ba:	d04e      	beq.n	800225a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021bc:	f7fe fb4e 	bl	800085c <HAL_GetTick>
 80021c0:	0002      	movs	r2, r0
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	1ad3      	subs	r3, r2, r3
 80021c6:	69ba      	ldr	r2, [r7, #24]
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d302      	bcc.n	80021d2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80021cc:	69bb      	ldr	r3, [r7, #24]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d101      	bne.n	80021d6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80021d2:	2303      	movs	r3, #3
 80021d4:	e051      	b.n	800227a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	2204      	movs	r2, #4
 80021de:	4013      	ands	r3, r2
 80021e0:	d03b      	beq.n	800225a <UART_WaitOnFlagUntilTimeout+0xb6>
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	2b80      	cmp	r3, #128	@ 0x80
 80021e6:	d038      	beq.n	800225a <UART_WaitOnFlagUntilTimeout+0xb6>
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	2b40      	cmp	r3, #64	@ 0x40
 80021ec:	d035      	beq.n	800225a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	69db      	ldr	r3, [r3, #28]
 80021f4:	2208      	movs	r2, #8
 80021f6:	4013      	ands	r3, r2
 80021f8:	2b08      	cmp	r3, #8
 80021fa:	d111      	bne.n	8002220 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2208      	movs	r2, #8
 8002202:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	0018      	movs	r0, r3
 8002208:	f000 f922 	bl	8002450 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	2290      	movs	r2, #144	@ 0x90
 8002210:	2108      	movs	r1, #8
 8002212:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	2284      	movs	r2, #132	@ 0x84
 8002218:	2100      	movs	r1, #0
 800221a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e02c      	b.n	800227a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	69da      	ldr	r2, [r3, #28]
 8002226:	2380      	movs	r3, #128	@ 0x80
 8002228:	011b      	lsls	r3, r3, #4
 800222a:	401a      	ands	r2, r3
 800222c:	2380      	movs	r3, #128	@ 0x80
 800222e:	011b      	lsls	r3, r3, #4
 8002230:	429a      	cmp	r2, r3
 8002232:	d112      	bne.n	800225a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	2280      	movs	r2, #128	@ 0x80
 800223a:	0112      	lsls	r2, r2, #4
 800223c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	0018      	movs	r0, r3
 8002242:	f000 f905 	bl	8002450 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	2290      	movs	r2, #144	@ 0x90
 800224a:	2120      	movs	r1, #32
 800224c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	2284      	movs	r2, #132	@ 0x84
 8002252:	2100      	movs	r1, #0
 8002254:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002256:	2303      	movs	r3, #3
 8002258:	e00f      	b.n	800227a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	69db      	ldr	r3, [r3, #28]
 8002260:	68ba      	ldr	r2, [r7, #8]
 8002262:	4013      	ands	r3, r2
 8002264:	68ba      	ldr	r2, [r7, #8]
 8002266:	1ad3      	subs	r3, r2, r3
 8002268:	425a      	negs	r2, r3
 800226a:	4153      	adcs	r3, r2
 800226c:	b2db      	uxtb	r3, r3
 800226e:	001a      	movs	r2, r3
 8002270:	1dfb      	adds	r3, r7, #7
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	429a      	cmp	r2, r3
 8002276:	d09e      	beq.n	80021b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002278:	2300      	movs	r3, #0
}
 800227a:	0018      	movs	r0, r3
 800227c:	46bd      	mov	sp, r7
 800227e:	b004      	add	sp, #16
 8002280:	bd80      	pop	{r7, pc}
	...

08002284 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b090      	sub	sp, #64	@ 0x40
 8002288:	af00      	add	r7, sp, #0
 800228a:	60f8      	str	r0, [r7, #12]
 800228c:	60b9      	str	r1, [r7, #8]
 800228e:	1dbb      	adds	r3, r7, #6
 8002290:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	68ba      	ldr	r2, [r7, #8]
 8002296:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	1dba      	adds	r2, r7, #6
 800229c:	215c      	movs	r1, #92	@ 0x5c
 800229e:	8812      	ldrh	r2, [r2, #0]
 80022a0:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	2290      	movs	r2, #144	@ 0x90
 80022a6:	2100      	movs	r1, #0
 80022a8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	228c      	movs	r2, #140	@ 0x8c
 80022ae:	2122      	movs	r1, #34	@ 0x22
 80022b0:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	2280      	movs	r2, #128	@ 0x80
 80022b6:	589b      	ldr	r3, [r3, r2]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d02d      	beq.n	8002318 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	2280      	movs	r2, #128	@ 0x80
 80022c0:	589b      	ldr	r3, [r3, r2]
 80022c2:	4a40      	ldr	r2, [pc, #256]	@ (80023c4 <UART_Start_Receive_DMA+0x140>)
 80022c4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2280      	movs	r2, #128	@ 0x80
 80022ca:	589b      	ldr	r3, [r3, r2]
 80022cc:	4a3e      	ldr	r2, [pc, #248]	@ (80023c8 <UART_Start_Receive_DMA+0x144>)
 80022ce:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2280      	movs	r2, #128	@ 0x80
 80022d4:	589b      	ldr	r3, [r3, r2]
 80022d6:	4a3d      	ldr	r2, [pc, #244]	@ (80023cc <UART_Start_Receive_DMA+0x148>)
 80022d8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	2280      	movs	r2, #128	@ 0x80
 80022de:	589b      	ldr	r3, [r3, r2]
 80022e0:	2200      	movs	r2, #0
 80022e2:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2280      	movs	r2, #128	@ 0x80
 80022e8:	5898      	ldr	r0, [r3, r2]
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	3324      	adds	r3, #36	@ 0x24
 80022f0:	0019      	movs	r1, r3
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022f6:	001a      	movs	r2, r3
 80022f8:	1dbb      	adds	r3, r7, #6
 80022fa:	881b      	ldrh	r3, [r3, #0]
 80022fc:	f7fe fb6c 	bl	80009d8 <HAL_DMA_Start_IT>
 8002300:	1e03      	subs	r3, r0, #0
 8002302:	d009      	beq.n	8002318 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	2290      	movs	r2, #144	@ 0x90
 8002308:	2110      	movs	r1, #16
 800230a:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	228c      	movs	r2, #140	@ 0x8c
 8002310:	2120      	movs	r1, #32
 8002312:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	e050      	b.n	80023ba <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	691b      	ldr	r3, [r3, #16]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d019      	beq.n	8002354 <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002320:	f3ef 8310 	mrs	r3, PRIMASK
 8002324:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8002326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002328:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800232a:	2301      	movs	r3, #1
 800232c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800232e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002330:	f383 8810 	msr	PRIMASK, r3
}
 8002334:	46c0      	nop			@ (mov r8, r8)
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2180      	movs	r1, #128	@ 0x80
 8002342:	0049      	lsls	r1, r1, #1
 8002344:	430a      	orrs	r2, r1
 8002346:	601a      	str	r2, [r3, #0]
 8002348:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800234a:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800234c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800234e:	f383 8810 	msr	PRIMASK, r3
}
 8002352:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002354:	f3ef 8310 	mrs	r3, PRIMASK
 8002358:	613b      	str	r3, [r7, #16]
  return(result);
 800235a:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800235c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800235e:	2301      	movs	r3, #1
 8002360:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	f383 8810 	msr	PRIMASK, r3
}
 8002368:	46c0      	nop			@ (mov r8, r8)
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	689a      	ldr	r2, [r3, #8]
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	2101      	movs	r1, #1
 8002376:	430a      	orrs	r2, r1
 8002378:	609a      	str	r2, [r3, #8]
 800237a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800237c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800237e:	69bb      	ldr	r3, [r7, #24]
 8002380:	f383 8810 	msr	PRIMASK, r3
}
 8002384:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002386:	f3ef 8310 	mrs	r3, PRIMASK
 800238a:	61fb      	str	r3, [r7, #28]
  return(result);
 800238c:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800238e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002390:	2301      	movs	r3, #1
 8002392:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002394:	6a3b      	ldr	r3, [r7, #32]
 8002396:	f383 8810 	msr	PRIMASK, r3
}
 800239a:	46c0      	nop			@ (mov r8, r8)
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	689a      	ldr	r2, [r3, #8]
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	2140      	movs	r1, #64	@ 0x40
 80023a8:	430a      	orrs	r2, r1
 80023aa:	609a      	str	r2, [r3, #8]
 80023ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023ae:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b2:	f383 8810 	msr	PRIMASK, r3
}
 80023b6:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 80023b8:	2300      	movs	r3, #0
}
 80023ba:	0018      	movs	r0, r3
 80023bc:	46bd      	mov	sp, r7
 80023be:	b010      	add	sp, #64	@ 0x40
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	46c0      	nop			@ (mov r8, r8)
 80023c4:	0800251d 	.word	0x0800251d
 80023c8:	0800264d 	.word	0x0800264d
 80023cc:	0800268f 	.word	0x0800268f

080023d0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b08a      	sub	sp, #40	@ 0x28
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80023d8:	f3ef 8310 	mrs	r3, PRIMASK
 80023dc:	60bb      	str	r3, [r7, #8]
  return(result);
 80023de:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80023e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80023e2:	2301      	movs	r3, #1
 80023e4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	f383 8810 	msr	PRIMASK, r3
}
 80023ec:	46c0      	nop			@ (mov r8, r8)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	21c0      	movs	r1, #192	@ 0xc0
 80023fa:	438a      	bics	r2, r1
 80023fc:	601a      	str	r2, [r3, #0]
 80023fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002400:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	f383 8810 	msr	PRIMASK, r3
}
 8002408:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800240a:	f3ef 8310 	mrs	r3, PRIMASK
 800240e:	617b      	str	r3, [r7, #20]
  return(result);
 8002410:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8002412:	623b      	str	r3, [r7, #32]
 8002414:	2301      	movs	r3, #1
 8002416:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002418:	69bb      	ldr	r3, [r7, #24]
 800241a:	f383 8810 	msr	PRIMASK, r3
}
 800241e:	46c0      	nop			@ (mov r8, r8)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	689a      	ldr	r2, [r3, #8]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4908      	ldr	r1, [pc, #32]	@ (800244c <UART_EndTxTransfer+0x7c>)
 800242c:	400a      	ands	r2, r1
 800242e:	609a      	str	r2, [r3, #8]
 8002430:	6a3b      	ldr	r3, [r7, #32]
 8002432:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002434:	69fb      	ldr	r3, [r7, #28]
 8002436:	f383 8810 	msr	PRIMASK, r3
}
 800243a:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2288      	movs	r2, #136	@ 0x88
 8002440:	2120      	movs	r1, #32
 8002442:	5099      	str	r1, [r3, r2]
}
 8002444:	46c0      	nop			@ (mov r8, r8)
 8002446:	46bd      	mov	sp, r7
 8002448:	b00a      	add	sp, #40	@ 0x28
 800244a:	bd80      	pop	{r7, pc}
 800244c:	ff7fffff 	.word	0xff7fffff

08002450 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b08e      	sub	sp, #56	@ 0x38
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002458:	f3ef 8310 	mrs	r3, PRIMASK
 800245c:	617b      	str	r3, [r7, #20]
  return(result);
 800245e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002460:	637b      	str	r3, [r7, #52]	@ 0x34
 8002462:	2301      	movs	r3, #1
 8002464:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002466:	69bb      	ldr	r3, [r7, #24]
 8002468:	f383 8810 	msr	PRIMASK, r3
}
 800246c:	46c0      	nop			@ (mov r8, r8)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4926      	ldr	r1, [pc, #152]	@ (8002514 <UART_EndRxTransfer+0xc4>)
 800247a:	400a      	ands	r2, r1
 800247c:	601a      	str	r2, [r3, #0]
 800247e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002480:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	f383 8810 	msr	PRIMASK, r3
}
 8002488:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800248a:	f3ef 8310 	mrs	r3, PRIMASK
 800248e:	623b      	str	r3, [r7, #32]
  return(result);
 8002490:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002492:	633b      	str	r3, [r7, #48]	@ 0x30
 8002494:	2301      	movs	r3, #1
 8002496:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800249a:	f383 8810 	msr	PRIMASK, r3
}
 800249e:	46c0      	nop			@ (mov r8, r8)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	689a      	ldr	r2, [r3, #8]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	491b      	ldr	r1, [pc, #108]	@ (8002518 <UART_EndRxTransfer+0xc8>)
 80024ac:	400a      	ands	r2, r1
 80024ae:	609a      	str	r2, [r3, #8]
 80024b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024b6:	f383 8810 	msr	PRIMASK, r3
}
 80024ba:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d118      	bne.n	80024f6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80024c4:	f3ef 8310 	mrs	r3, PRIMASK
 80024c8:	60bb      	str	r3, [r7, #8]
  return(result);
 80024ca:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80024cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80024ce:	2301      	movs	r3, #1
 80024d0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	f383 8810 	msr	PRIMASK, r3
}
 80024d8:	46c0      	nop			@ (mov r8, r8)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	2110      	movs	r1, #16
 80024e6:	438a      	bics	r2, r1
 80024e8:	601a      	str	r2, [r3, #0]
 80024ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024ec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	f383 8810 	msr	PRIMASK, r3
}
 80024f4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	228c      	movs	r2, #140	@ 0x8c
 80024fa:	2120      	movs	r1, #32
 80024fc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2200      	movs	r2, #0
 8002502:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2200      	movs	r2, #0
 8002508:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800250a:	46c0      	nop			@ (mov r8, r8)
 800250c:	46bd      	mov	sp, r7
 800250e:	b00e      	add	sp, #56	@ 0x38
 8002510:	bd80      	pop	{r7, pc}
 8002512:	46c0      	nop			@ (mov r8, r8)
 8002514:	fffffedf 	.word	0xfffffedf
 8002518:	effffffe 	.word	0xeffffffe

0800251c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b094      	sub	sp, #80	@ 0x50
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002528:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	2220      	movs	r2, #32
 8002532:	4013      	ands	r3, r2
 8002534:	d16f      	bne.n	8002616 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 8002536:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002538:	225e      	movs	r2, #94	@ 0x5e
 800253a:	2100      	movs	r1, #0
 800253c:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800253e:	f3ef 8310 	mrs	r3, PRIMASK
 8002542:	61bb      	str	r3, [r7, #24]
  return(result);
 8002544:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002546:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002548:	2301      	movs	r3, #1
 800254a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800254c:	69fb      	ldr	r3, [r7, #28]
 800254e:	f383 8810 	msr	PRIMASK, r3
}
 8002552:	46c0      	nop			@ (mov r8, r8)
 8002554:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	493a      	ldr	r1, [pc, #232]	@ (8002648 <UART_DMAReceiveCplt+0x12c>)
 8002560:	400a      	ands	r2, r1
 8002562:	601a      	str	r2, [r3, #0]
 8002564:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002566:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002568:	6a3b      	ldr	r3, [r7, #32]
 800256a:	f383 8810 	msr	PRIMASK, r3
}
 800256e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002570:	f3ef 8310 	mrs	r3, PRIMASK
 8002574:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002578:	647b      	str	r3, [r7, #68]	@ 0x44
 800257a:	2301      	movs	r3, #1
 800257c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800257e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002580:	f383 8810 	msr	PRIMASK, r3
}
 8002584:	46c0      	nop			@ (mov r8, r8)
 8002586:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	689a      	ldr	r2, [r3, #8]
 800258c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	2101      	movs	r1, #1
 8002592:	438a      	bics	r2, r1
 8002594:	609a      	str	r2, [r3, #8]
 8002596:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002598:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800259a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800259c:	f383 8810 	msr	PRIMASK, r3
}
 80025a0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025a2:	f3ef 8310 	mrs	r3, PRIMASK
 80025a6:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80025a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80025aa:	643b      	str	r3, [r7, #64]	@ 0x40
 80025ac:	2301      	movs	r3, #1
 80025ae:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025b2:	f383 8810 	msr	PRIMASK, r3
}
 80025b6:	46c0      	nop			@ (mov r8, r8)
 80025b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	689a      	ldr	r2, [r3, #8]
 80025be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	2140      	movs	r1, #64	@ 0x40
 80025c4:	438a      	bics	r2, r1
 80025c6:	609a      	str	r2, [r3, #8]
 80025c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80025ca:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025ce:	f383 8810 	msr	PRIMASK, r3
}
 80025d2:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80025d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80025d6:	228c      	movs	r2, #140	@ 0x8c
 80025d8:	2120      	movs	r1, #32
 80025da:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80025dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80025de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80025e0:	2b01      	cmp	r3, #1
 80025e2:	d118      	bne.n	8002616 <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025e4:	f3ef 8310 	mrs	r3, PRIMASK
 80025e8:	60fb      	str	r3, [r7, #12]
  return(result);
 80025ea:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80025ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80025ee:	2301      	movs	r3, #1
 80025f0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	f383 8810 	msr	PRIMASK, r3
}
 80025f8:	46c0      	nop			@ (mov r8, r8)
 80025fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	2110      	movs	r1, #16
 8002606:	438a      	bics	r2, r1
 8002608:	601a      	str	r2, [r3, #0]
 800260a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800260c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	f383 8810 	msr	PRIMASK, r3
}
 8002614:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002616:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002618:	2200      	movs	r2, #0
 800261a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800261c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800261e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002620:	2b01      	cmp	r3, #1
 8002622:	d108      	bne.n	8002636 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002624:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002626:	225c      	movs	r2, #92	@ 0x5c
 8002628:	5a9a      	ldrh	r2, [r3, r2]
 800262a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800262c:	0011      	movs	r1, r2
 800262e:	0018      	movs	r0, r3
 8002630:	f7ff fae5 	bl	8001bfe <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002634:	e003      	b.n	800263e <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 8002636:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002638:	0018      	movs	r0, r3
 800263a:	f7fd fed7 	bl	80003ec <HAL_UART_RxCpltCallback>
}
 800263e:	46c0      	nop			@ (mov r8, r8)
 8002640:	46bd      	mov	sp, r7
 8002642:	b014      	add	sp, #80	@ 0x50
 8002644:	bd80      	pop	{r7, pc}
 8002646:	46c0      	nop			@ (mov r8, r8)
 8002648:	fffffeff 	.word	0xfffffeff

0800264c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002658:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	2201      	movs	r2, #1
 800265e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002664:	2b01      	cmp	r3, #1
 8002666:	d10a      	bne.n	800267e <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	225c      	movs	r2, #92	@ 0x5c
 800266c:	5a9b      	ldrh	r3, [r3, r2]
 800266e:	085b      	lsrs	r3, r3, #1
 8002670:	b29a      	uxth	r2, r3
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	0011      	movs	r1, r2
 8002676:	0018      	movs	r0, r3
 8002678:	f7ff fac1 	bl	8001bfe <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800267c:	e003      	b.n	8002686 <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	0018      	movs	r0, r3
 8002682:	f7ff faac 	bl	8001bde <HAL_UART_RxHalfCpltCallback>
}
 8002686:	46c0      	nop			@ (mov r8, r8)
 8002688:	46bd      	mov	sp, r7
 800268a:	b004      	add	sp, #16
 800268c:	bd80      	pop	{r7, pc}

0800268e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800268e:	b580      	push	{r7, lr}
 8002690:	b086      	sub	sp, #24
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800269a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	2288      	movs	r2, #136	@ 0x88
 80026a0:	589b      	ldr	r3, [r3, r2]
 80026a2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	228c      	movs	r2, #140	@ 0x8c
 80026a8:	589b      	ldr	r3, [r3, r2]
 80026aa:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	2280      	movs	r2, #128	@ 0x80
 80026b4:	4013      	ands	r3, r2
 80026b6:	2b80      	cmp	r3, #128	@ 0x80
 80026b8:	d10a      	bne.n	80026d0 <UART_DMAError+0x42>
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	2b21      	cmp	r3, #33	@ 0x21
 80026be:	d107      	bne.n	80026d0 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	2256      	movs	r2, #86	@ 0x56
 80026c4:	2100      	movs	r1, #0
 80026c6:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	0018      	movs	r0, r3
 80026cc:	f7ff fe80 	bl	80023d0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	2240      	movs	r2, #64	@ 0x40
 80026d8:	4013      	ands	r3, r2
 80026da:	2b40      	cmp	r3, #64	@ 0x40
 80026dc:	d10a      	bne.n	80026f4 <UART_DMAError+0x66>
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	2b22      	cmp	r3, #34	@ 0x22
 80026e2:	d107      	bne.n	80026f4 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	225e      	movs	r2, #94	@ 0x5e
 80026e8:	2100      	movs	r1, #0
 80026ea:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	0018      	movs	r0, r3
 80026f0:	f7ff feae 	bl	8002450 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	2290      	movs	r2, #144	@ 0x90
 80026f8:	589b      	ldr	r3, [r3, r2]
 80026fa:	2210      	movs	r2, #16
 80026fc:	431a      	orrs	r2, r3
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	2190      	movs	r1, #144	@ 0x90
 8002702:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	0018      	movs	r0, r3
 8002708:	f7ff fa71 	bl	8001bee <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800270c:	46c0      	nop			@ (mov r8, r8)
 800270e:	46bd      	mov	sp, r7
 8002710:	b006      	add	sp, #24
 8002712:	bd80      	pop	{r7, pc}

08002714 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2284      	movs	r2, #132	@ 0x84
 8002720:	5c9b      	ldrb	r3, [r3, r2]
 8002722:	2b01      	cmp	r3, #1
 8002724:	d101      	bne.n	800272a <HAL_UARTEx_DisableFifoMode+0x16>
 8002726:	2302      	movs	r3, #2
 8002728:	e027      	b.n	800277a <HAL_UARTEx_DisableFifoMode+0x66>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2284      	movs	r2, #132	@ 0x84
 800272e:	2101      	movs	r1, #1
 8002730:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2288      	movs	r2, #136	@ 0x88
 8002736:	2124      	movs	r1, #36	@ 0x24
 8002738:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	2101      	movs	r1, #1
 800274e:	438a      	bics	r2, r1
 8002750:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	4a0b      	ldr	r2, [pc, #44]	@ (8002784 <HAL_UARTEx_DisableFifoMode+0x70>)
 8002756:	4013      	ands	r3, r2
 8002758:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2200      	movs	r2, #0
 800275e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	68fa      	ldr	r2, [r7, #12]
 8002766:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2288      	movs	r2, #136	@ 0x88
 800276c:	2120      	movs	r1, #32
 800276e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2284      	movs	r2, #132	@ 0x84
 8002774:	2100      	movs	r1, #0
 8002776:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002778:	2300      	movs	r3, #0
}
 800277a:	0018      	movs	r0, r3
 800277c:	46bd      	mov	sp, r7
 800277e:	b004      	add	sp, #16
 8002780:	bd80      	pop	{r7, pc}
 8002782:	46c0      	nop			@ (mov r8, r8)
 8002784:	dfffffff 	.word	0xdfffffff

08002788 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b084      	sub	sp, #16
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2284      	movs	r2, #132	@ 0x84
 8002796:	5c9b      	ldrb	r3, [r3, r2]
 8002798:	2b01      	cmp	r3, #1
 800279a:	d101      	bne.n	80027a0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800279c:	2302      	movs	r3, #2
 800279e:	e02e      	b.n	80027fe <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2284      	movs	r2, #132	@ 0x84
 80027a4:	2101      	movs	r1, #1
 80027a6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2288      	movs	r2, #136	@ 0x88
 80027ac:	2124      	movs	r1, #36	@ 0x24
 80027ae:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	2101      	movs	r1, #1
 80027c4:	438a      	bics	r2, r1
 80027c6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	00db      	lsls	r3, r3, #3
 80027d0:	08d9      	lsrs	r1, r3, #3
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	683a      	ldr	r2, [r7, #0]
 80027d8:	430a      	orrs	r2, r1
 80027da:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	0018      	movs	r0, r3
 80027e0:	f000 f854 	bl	800288c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	68fa      	ldr	r2, [r7, #12]
 80027ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2288      	movs	r2, #136	@ 0x88
 80027f0:	2120      	movs	r1, #32
 80027f2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2284      	movs	r2, #132	@ 0x84
 80027f8:	2100      	movs	r1, #0
 80027fa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80027fc:	2300      	movs	r3, #0
}
 80027fe:	0018      	movs	r0, r3
 8002800:	46bd      	mov	sp, r7
 8002802:	b004      	add	sp, #16
 8002804:	bd80      	pop	{r7, pc}
	...

08002808 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2284      	movs	r2, #132	@ 0x84
 8002816:	5c9b      	ldrb	r3, [r3, r2]
 8002818:	2b01      	cmp	r3, #1
 800281a:	d101      	bne.n	8002820 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800281c:	2302      	movs	r3, #2
 800281e:	e02f      	b.n	8002880 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2284      	movs	r2, #132	@ 0x84
 8002824:	2101      	movs	r1, #1
 8002826:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2288      	movs	r2, #136	@ 0x88
 800282c:	2124      	movs	r1, #36	@ 0x24
 800282e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	681a      	ldr	r2, [r3, #0]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	2101      	movs	r1, #1
 8002844:	438a      	bics	r2, r1
 8002846:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	4a0e      	ldr	r2, [pc, #56]	@ (8002888 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8002850:	4013      	ands	r3, r2
 8002852:	0019      	movs	r1, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	683a      	ldr	r2, [r7, #0]
 800285a:	430a      	orrs	r2, r1
 800285c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	0018      	movs	r0, r3
 8002862:	f000 f813 	bl	800288c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	68fa      	ldr	r2, [r7, #12]
 800286c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2288      	movs	r2, #136	@ 0x88
 8002872:	2120      	movs	r1, #32
 8002874:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2284      	movs	r2, #132	@ 0x84
 800287a:	2100      	movs	r1, #0
 800287c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800287e:	2300      	movs	r3, #0
}
 8002880:	0018      	movs	r0, r3
 8002882:	46bd      	mov	sp, r7
 8002884:	b004      	add	sp, #16
 8002886:	bd80      	pop	{r7, pc}
 8002888:	f1ffffff 	.word	0xf1ffffff

0800288c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800288c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800288e:	b085      	sub	sp, #20
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002898:	2b00      	cmp	r3, #0
 800289a:	d108      	bne.n	80028ae <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	226a      	movs	r2, #106	@ 0x6a
 80028a0:	2101      	movs	r1, #1
 80028a2:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2268      	movs	r2, #104	@ 0x68
 80028a8:	2101      	movs	r1, #1
 80028aa:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80028ac:	e043      	b.n	8002936 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80028ae:	260f      	movs	r6, #15
 80028b0:	19bb      	adds	r3, r7, r6
 80028b2:	2208      	movs	r2, #8
 80028b4:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80028b6:	200e      	movs	r0, #14
 80028b8:	183b      	adds	r3, r7, r0
 80028ba:	2208      	movs	r2, #8
 80028bc:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	0e5b      	lsrs	r3, r3, #25
 80028c6:	b2da      	uxtb	r2, r3
 80028c8:	240d      	movs	r4, #13
 80028ca:	193b      	adds	r3, r7, r4
 80028cc:	2107      	movs	r1, #7
 80028ce:	400a      	ands	r2, r1
 80028d0:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	0f5b      	lsrs	r3, r3, #29
 80028da:	b2da      	uxtb	r2, r3
 80028dc:	250c      	movs	r5, #12
 80028de:	197b      	adds	r3, r7, r5
 80028e0:	2107      	movs	r1, #7
 80028e2:	400a      	ands	r2, r1
 80028e4:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80028e6:	183b      	adds	r3, r7, r0
 80028e8:	781b      	ldrb	r3, [r3, #0]
 80028ea:	197a      	adds	r2, r7, r5
 80028ec:	7812      	ldrb	r2, [r2, #0]
 80028ee:	4914      	ldr	r1, [pc, #80]	@ (8002940 <UARTEx_SetNbDataToProcess+0xb4>)
 80028f0:	5c8a      	ldrb	r2, [r1, r2]
 80028f2:	435a      	muls	r2, r3
 80028f4:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80028f6:	197b      	adds	r3, r7, r5
 80028f8:	781b      	ldrb	r3, [r3, #0]
 80028fa:	4a12      	ldr	r2, [pc, #72]	@ (8002944 <UARTEx_SetNbDataToProcess+0xb8>)
 80028fc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80028fe:	0019      	movs	r1, r3
 8002900:	f7fd fc88 	bl	8000214 <__divsi3>
 8002904:	0003      	movs	r3, r0
 8002906:	b299      	uxth	r1, r3
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	226a      	movs	r2, #106	@ 0x6a
 800290c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800290e:	19bb      	adds	r3, r7, r6
 8002910:	781b      	ldrb	r3, [r3, #0]
 8002912:	193a      	adds	r2, r7, r4
 8002914:	7812      	ldrb	r2, [r2, #0]
 8002916:	490a      	ldr	r1, [pc, #40]	@ (8002940 <UARTEx_SetNbDataToProcess+0xb4>)
 8002918:	5c8a      	ldrb	r2, [r1, r2]
 800291a:	435a      	muls	r2, r3
 800291c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800291e:	193b      	adds	r3, r7, r4
 8002920:	781b      	ldrb	r3, [r3, #0]
 8002922:	4a08      	ldr	r2, [pc, #32]	@ (8002944 <UARTEx_SetNbDataToProcess+0xb8>)
 8002924:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002926:	0019      	movs	r1, r3
 8002928:	f7fd fc74 	bl	8000214 <__divsi3>
 800292c:	0003      	movs	r3, r0
 800292e:	b299      	uxth	r1, r3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2268      	movs	r2, #104	@ 0x68
 8002934:	5299      	strh	r1, [r3, r2]
}
 8002936:	46c0      	nop			@ (mov r8, r8)
 8002938:	46bd      	mov	sp, r7
 800293a:	b005      	add	sp, #20
 800293c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800293e:	46c0      	nop			@ (mov r8, r8)
 8002940:	08002a30 	.word	0x08002a30
 8002944:	08002a38 	.word	0x08002a38

08002948 <memset>:
 8002948:	0003      	movs	r3, r0
 800294a:	1882      	adds	r2, r0, r2
 800294c:	4293      	cmp	r3, r2
 800294e:	d100      	bne.n	8002952 <memset+0xa>
 8002950:	4770      	bx	lr
 8002952:	7019      	strb	r1, [r3, #0]
 8002954:	3301      	adds	r3, #1
 8002956:	e7f9      	b.n	800294c <memset+0x4>

08002958 <__libc_init_array>:
 8002958:	b570      	push	{r4, r5, r6, lr}
 800295a:	2600      	movs	r6, #0
 800295c:	4c0c      	ldr	r4, [pc, #48]	@ (8002990 <__libc_init_array+0x38>)
 800295e:	4d0d      	ldr	r5, [pc, #52]	@ (8002994 <__libc_init_array+0x3c>)
 8002960:	1b64      	subs	r4, r4, r5
 8002962:	10a4      	asrs	r4, r4, #2
 8002964:	42a6      	cmp	r6, r4
 8002966:	d109      	bne.n	800297c <__libc_init_array+0x24>
 8002968:	2600      	movs	r6, #0
 800296a:	f000 f819 	bl	80029a0 <_init>
 800296e:	4c0a      	ldr	r4, [pc, #40]	@ (8002998 <__libc_init_array+0x40>)
 8002970:	4d0a      	ldr	r5, [pc, #40]	@ (800299c <__libc_init_array+0x44>)
 8002972:	1b64      	subs	r4, r4, r5
 8002974:	10a4      	asrs	r4, r4, #2
 8002976:	42a6      	cmp	r6, r4
 8002978:	d105      	bne.n	8002986 <__libc_init_array+0x2e>
 800297a:	bd70      	pop	{r4, r5, r6, pc}
 800297c:	00b3      	lsls	r3, r6, #2
 800297e:	58eb      	ldr	r3, [r5, r3]
 8002980:	4798      	blx	r3
 8002982:	3601      	adds	r6, #1
 8002984:	e7ee      	b.n	8002964 <__libc_init_array+0xc>
 8002986:	00b3      	lsls	r3, r6, #2
 8002988:	58eb      	ldr	r3, [r5, r3]
 800298a:	4798      	blx	r3
 800298c:	3601      	adds	r6, #1
 800298e:	e7f2      	b.n	8002976 <__libc_init_array+0x1e>
 8002990:	08002a40 	.word	0x08002a40
 8002994:	08002a40 	.word	0x08002a40
 8002998:	08002a44 	.word	0x08002a44
 800299c:	08002a40 	.word	0x08002a40

080029a0 <_init>:
 80029a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029a2:	46c0      	nop			@ (mov r8, r8)
 80029a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029a6:	bc08      	pop	{r3}
 80029a8:	469e      	mov	lr, r3
 80029aa:	4770      	bx	lr

080029ac <_fini>:
 80029ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029ae:	46c0      	nop			@ (mov r8, r8)
 80029b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029b2:	bc08      	pop	{r3}
 80029b4:	469e      	mov	lr, r3
 80029b6:	4770      	bx	lr
