{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1740214226399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1740214226400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 22 16:50:26 2025 " "Processing started: Sat Feb 22 16:50:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1740214226400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1740214226400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2ASK -c 2ASK " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2ASK -c 2ASK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1740214226400 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1740214226531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/communicate/2ask/sim/tb_top_double_ask.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/communicate/2ask/sim/tb_top_double_ask.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top_double_ask " "Found entity 1: tb_top_double_ask" {  } { { "../sim/tb_top_double_ask.v" "" { Text "F:/FPGA/Project/communicate/2ASK/sim/tb_top_double_ask.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740214226553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740214226553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/communicate/2ask/rtl/top_double_ask.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/communicate/2ask/rtl/top_double_ask.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_double_ask " "Found entity 1: top_double_ask" {  } { { "../rtl/top_double_ask.v" "" { Text "F:/FPGA/Project/communicate/2ASK/rtl/top_double_ask.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740214226554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740214226554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/communicate/2ask/rtl/double_ask_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/communicate/2ask/rtl/double_ask_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 double_ask_rx " "Found entity 1: double_ask_rx" {  } { { "../rtl/double_ask_rx.v" "" { Text "F:/FPGA/Project/communicate/2ASK/rtl/double_ask_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740214226556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740214226556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/communicate/2ask/rtl/sine_lut_5mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/communicate/2ask/rtl/sine_lut_5mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_lut_5MHz " "Found entity 1: sine_lut_5MHz" {  } { { "../rtl/sine_lut_5Mhz.v" "" { Text "F:/FPGA/Project/communicate/2ASK/rtl/sine_lut_5Mhz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740214226557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740214226557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/communicate/2ask/rtl/full_wave_rectifier.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/communicate/2ask/rtl/full_wave_rectifier.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_wave_rectifier " "Found entity 1: full_wave_rectifier" {  } { { "../rtl/full_wave_rectifier.v" "" { Text "F:/FPGA/Project/communicate/2ASK/rtl/full_wave_rectifier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740214226557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740214226557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/communicate/2ask/sim/tb_double_ask_tx_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/communicate/2ask/sim/tb_double_ask_tx_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_double_ask_tx_top " "Found entity 1: tb_double_ask_tx_top" {  } { { "../sim/tb_double_ask_tx_top.v" "" { Text "F:/FPGA/Project/communicate/2ASK/sim/tb_double_ask_tx_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740214226558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740214226558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/communicate/2ask/rtl/double_ask_tx_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/communicate/2ask/rtl/double_ask_tx_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 double_ask_tx_top " "Found entity 1: double_ask_tx_top" {  } { { "../rtl/double_ask_tx_top.v" "" { Text "F:/FPGA/Project/communicate/2ASK/rtl/double_ask_tx_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740214226559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740214226559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/communicate/2ask/rtl/double_ask_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/communicate/2ask/rtl/double_ask_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 double_ask_tx " "Found entity 1: double_ask_tx" {  } { { "../rtl/double_ask_tx.v" "" { Text "F:/FPGA/Project/communicate/2ASK/rtl/double_ask_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740214226560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740214226560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/communicate/2ask/sim/tb_sine_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/communicate/2ask/sim/tb_sine_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sine_lut " "Found entity 1: tb_sine_lut" {  } { { "../sim/tb_sine_lut.v" "" { Text "F:/FPGA/Project/communicate/2ASK/sim/tb_sine_lut.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740214226561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740214226561 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting \")\" sine_lut.v(6) " "Verilog HDL syntax error at sine_lut.v(6) near text \"output\";  expecting \")\"" {  } { { "../rtl/sine_lut.v" "" { Text "F:/FPGA/Project/communicate/2ASK/rtl/sine_lut.v" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1740214226562 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sine_lut sine_lut.v(1) " "Ignored design unit \"sine_lut\" at sine_lut.v(1) due to previous errors" {  } { { "../rtl/sine_lut.v" "" { Text "F:/FPGA/Project/communicate/2ASK/rtl/sine_lut.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1740214226562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/communicate/2ask/rtl/sine_lut.v 0 0 " "Found 0 design units, including 0 entities, in source file /fpga/project/communicate/2ask/rtl/sine_lut.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740214226562 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1740214226590 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 22 16:50:26 2025 " "Processing ended: Sat Feb 22 16:50:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1740214226590 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1740214226590 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1740214226590 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1740214226590 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1740214227160 ""}
