// Generated by stratus_hls 23.01-s004  (99406.080430)
// Mon Feb  3 12:55:37 2025
// from streamer_handler.cc

`timescale 1ps / 1ps


module streamer_handler( clk, rst, stream_acc_port_0_valid, stream_acc_port_0_data, stream_acc_port_0_ready, stream_acc_port_1_valid, stream_acc_port_1_data, stream_acc_port_1_ready, stream_acc_port_2_valid, stream_acc_port_2_data, stream_acc_port_2_ready, stream_acc_port_3_valid, stream_acc_port_3_data, stream_acc_port_3_ready, acc_stream_port_valid, acc_stream_port_data, acc_stream_port_ready, conv_kernel_qkv_out_valid, conv_kernel_qkv_out_data_0, conv_kernel_qkv_out_data_1
      , conv_kernel_qkv_out_data_2, conv_kernel_qkv_out_data_3, conv_kernel_qkv_out_data_4, conv_kernel_qkv_out_data_5, conv_kernel_qkv_out_data_6, conv_kernel_qkv_out_data_7, conv_kernel_qkv_out_data_8, conv_kernel_qkv_out_data_9, conv_kernel_qkv_out_data_10, conv_kernel_qkv_out_data_11, conv_kernel_qkv_out_data_12, conv_kernel_qkv_out_data_13, conv_kernel_qkv_out_data_14, conv_kernel_qkv_out_data_15, conv_kernel_qkv_out_ready, conv_kernel_qkt_out_valid, conv_kernel_qkt_out_data_0
      , conv_kernel_qkt_out_data_1, conv_kernel_qkt_out_data_2, conv_kernel_qkt_out_data_3, conv_kernel_qkt_out_data_4, conv_kernel_qkt_out_data_5, conv_kernel_qkt_out_data_6, conv_kernel_qkt_out_data_7, conv_kernel_qkt_out_data_8, conv_kernel_qkt_out_data_9, conv_kernel_qkt_out_data_10, conv_kernel_qkt_out_data_11, conv_kernel_qkt_out_data_12, conv_kernel_qkt_out_data_13, conv_kernel_qkt_out_data_14, conv_kernel_qkt_out_data_15, conv_kernel_qkt_out_ready, fwd_streamer_qkv_master_valid
      , fwd_streamer_qkv_master_data_0, fwd_streamer_qkv_master_data_1, fwd_streamer_qkv_master_data_2, fwd_streamer_qkv_master_data_3, fwd_streamer_qkv_master_data_4, fwd_streamer_qkv_master_data_5, fwd_streamer_qkv_master_data_6, fwd_streamer_qkv_master_data_7, fwd_streamer_qkv_master_data_8, fwd_streamer_qkv_master_data_9, fwd_streamer_qkv_master_data_10, fwd_streamer_qkv_master_data_11, fwd_streamer_qkv_master_data_12, fwd_streamer_qkv_master_data_13, fwd_streamer_qkv_master_data_14
      , fwd_streamer_qkv_master_data_15, fwd_streamer_qkv_master_ready, fwd_streamer_qkt_master_valid, fwd_streamer_qkt_master_data_0, fwd_streamer_qkt_master_data_1, fwd_streamer_qkt_master_data_2, fwd_streamer_qkt_master_data_3, fwd_streamer_qkt_master_data_4, fwd_streamer_qkt_master_data_5, fwd_streamer_qkt_master_data_6, fwd_streamer_qkt_master_data_7, fwd_streamer_qkt_master_data_8, fwd_streamer_qkt_master_data_9, fwd_streamer_qkt_master_data_10, fwd_streamer_qkt_master_data_11
      , fwd_streamer_qkt_master_data_12, fwd_streamer_qkt_master_data_13, fwd_streamer_qkt_master_data_14, fwd_streamer_qkt_master_data_15, fwd_streamer_qkt_master_data_16, fwd_streamer_qkt_master_data_17, fwd_streamer_qkt_master_data_18, fwd_streamer_qkt_master_data_19, fwd_streamer_qkt_master_data_20, fwd_streamer_qkt_master_data_21, fwd_streamer_qkt_master_data_22, fwd_streamer_qkt_master_data_23, fwd_streamer_qkt_master_data_24, fwd_streamer_qkt_master_data_25
      , fwd_streamer_qkt_master_data_26, fwd_streamer_qkt_master_data_27, fwd_streamer_qkt_master_data_28, fwd_streamer_qkt_master_data_29, fwd_streamer_qkt_master_data_30, fwd_streamer_qkt_master_data_31, fwd_streamer_qkt_master_data_32, fwd_streamer_qkt_master_data_33, fwd_streamer_qkt_master_data_34, fwd_streamer_qkt_master_data_35, fwd_streamer_qkt_master_data_36, fwd_streamer_qkt_master_data_37, fwd_streamer_qkt_master_data_38, fwd_streamer_qkt_master_data_39
      , fwd_streamer_qkt_master_data_40, fwd_streamer_qkt_master_data_41, fwd_streamer_qkt_master_data_42, fwd_streamer_qkt_master_data_43, fwd_streamer_qkt_master_data_44, fwd_streamer_qkt_master_data_45, fwd_streamer_qkt_master_data_46, fwd_streamer_qkt_master_data_47, fwd_streamer_qkt_master_data_48, fwd_streamer_qkt_master_data_49, fwd_streamer_qkt_master_data_50, fwd_streamer_qkt_master_data_51, fwd_streamer_qkt_master_data_52, fwd_streamer_qkt_master_data_53
      , fwd_streamer_qkt_master_data_54, fwd_streamer_qkt_master_data_55, fwd_streamer_qkt_master_data_56, fwd_streamer_qkt_master_data_57, fwd_streamer_qkt_master_data_58, fwd_streamer_qkt_master_data_59, fwd_streamer_qkt_master_data_60, fwd_streamer_qkt_master_data_61, fwd_streamer_qkt_master_data_62, fwd_streamer_qkt_master_data_63, fwd_streamer_qkt_master_ready, fwd_qkt_streamer_mha_slave_valid, fwd_qkt_streamer_mha_slave_data_0, fwd_qkt_streamer_mha_slave_data_1
      , fwd_qkt_streamer_mha_slave_data_2, fwd_qkt_streamer_mha_slave_data_3, fwd_qkt_streamer_mha_slave_data_4, fwd_qkt_streamer_mha_slave_data_5, fwd_qkt_streamer_mha_slave_data_6, fwd_qkt_streamer_mha_slave_data_7, fwd_qkt_streamer_mha_slave_data_8, fwd_qkt_streamer_mha_slave_data_9, fwd_qkt_streamer_mha_slave_data_10, fwd_qkt_streamer_mha_slave_data_11, fwd_qkt_streamer_mha_slave_data_12, fwd_qkt_streamer_mha_slave_data_13, fwd_qkt_streamer_mha_slave_data_14
      , fwd_qkt_streamer_mha_slave_data_15, fwd_qkt_streamer_mha_slave_data_16, fwd_qkt_streamer_mha_slave_data_17, fwd_qkt_streamer_mha_slave_data_18, fwd_qkt_streamer_mha_slave_data_19, fwd_qkt_streamer_mha_slave_data_20, fwd_qkt_streamer_mha_slave_data_21, fwd_qkt_streamer_mha_slave_data_22, fwd_qkt_streamer_mha_slave_data_23, fwd_qkt_streamer_mha_slave_data_24, fwd_qkt_streamer_mha_slave_data_25, fwd_qkt_streamer_mha_slave_data_26, fwd_qkt_streamer_mha_slave_data_27
      , fwd_qkt_streamer_mha_slave_data_28, fwd_qkt_streamer_mha_slave_data_29, fwd_qkt_streamer_mha_slave_data_30, fwd_qkt_streamer_mha_slave_data_31, fwd_qkt_streamer_mha_slave_data_32, fwd_qkt_streamer_mha_slave_data_33, fwd_qkt_streamer_mha_slave_data_34, fwd_qkt_streamer_mha_slave_data_35, fwd_qkt_streamer_mha_slave_data_36, fwd_qkt_streamer_mha_slave_data_37, fwd_qkt_streamer_mha_slave_data_38, fwd_qkt_streamer_mha_slave_data_39, fwd_qkt_streamer_mha_slave_data_40
      , fwd_qkt_streamer_mha_slave_data_41, fwd_qkt_streamer_mha_slave_data_42, fwd_qkt_streamer_mha_slave_data_43, fwd_qkt_streamer_mha_slave_data_44, fwd_qkt_streamer_mha_slave_data_45, fwd_qkt_streamer_mha_slave_data_46, fwd_qkt_streamer_mha_slave_data_47, fwd_qkt_streamer_mha_slave_data_48, fwd_qkt_streamer_mha_slave_data_49, fwd_qkt_streamer_mha_slave_data_50, fwd_qkt_streamer_mha_slave_data_51, fwd_qkt_streamer_mha_slave_data_52, fwd_qkt_streamer_mha_slave_data_53
      , fwd_qkt_streamer_mha_slave_data_54, fwd_qkt_streamer_mha_slave_data_55, fwd_qkt_streamer_mha_slave_data_56, fwd_qkt_streamer_mha_slave_data_57, fwd_qkt_streamer_mha_slave_data_58, fwd_qkt_streamer_mha_slave_data_59, fwd_qkt_streamer_mha_slave_data_60, fwd_qkt_streamer_mha_slave_data_61, fwd_qkt_streamer_mha_slave_data_62, fwd_qkt_streamer_mha_slave_data_63, fwd_qkt_streamer_mha_slave_ready, fwd_qkv_streamer_conv_slave_valid, fwd_qkv_streamer_conv_slave_data_0
      , fwd_qkv_streamer_conv_slave_data_1, fwd_qkv_streamer_conv_slave_data_2, fwd_qkv_streamer_conv_slave_data_3, fwd_qkv_streamer_conv_slave_data_4, fwd_qkv_streamer_conv_slave_data_5, fwd_qkv_streamer_conv_slave_data_6, fwd_qkv_streamer_conv_slave_data_7, fwd_qkv_streamer_conv_slave_data_8, fwd_qkv_streamer_conv_slave_data_9, fwd_qkv_streamer_conv_slave_data_10, fwd_qkv_streamer_conv_slave_data_11, fwd_qkv_streamer_conv_slave_data_12, fwd_qkv_streamer_conv_slave_data_13
      , fwd_qkv_streamer_conv_slave_data_14, fwd_qkv_streamer_conv_slave_data_15, fwd_qkv_streamer_conv_slave_data_16, fwd_qkv_streamer_conv_slave_data_17, fwd_qkv_streamer_conv_slave_data_18, fwd_qkv_streamer_conv_slave_data_19, fwd_qkv_streamer_conv_slave_data_20, fwd_qkv_streamer_conv_slave_data_21, fwd_qkv_streamer_conv_slave_data_22, fwd_qkv_streamer_conv_slave_data_23, fwd_qkv_streamer_conv_slave_data_24, fwd_qkv_streamer_conv_slave_data_25, fwd_qkv_streamer_conv_slave_data_26
      , fwd_qkv_streamer_conv_slave_data_27, fwd_qkv_streamer_conv_slave_data_28, fwd_qkv_streamer_conv_slave_data_29, fwd_qkv_streamer_conv_slave_data_30, fwd_qkv_streamer_conv_slave_data_31, fwd_qkv_streamer_conv_slave_ready, fwd_qkt_streamer_conv_slave_valid, fwd_qkt_streamer_conv_slave_data_0, fwd_qkt_streamer_conv_slave_data_1, fwd_qkt_streamer_conv_slave_data_2, fwd_qkt_streamer_conv_slave_data_3, fwd_qkt_streamer_conv_slave_ready, trig_hub_streamer_handler_slave_data_0
      , trig_hub_streamer_handler_slave_data_1, trig_hub_streamer_handler_slave_data_2, trig_hub_streamer_handler_slave_data_3, trig_hub_streamer_handler_slave_busy, trig_hub_streamer_handler_slave_vld, trig_hub_streamer_handler_slave_busy_0, trig_hub_streamer_handler_slave_vld_0 );

    input clk;
    input rst;
    input stream_acc_port_0_valid;
    input [511:0] stream_acc_port_0_data;
    input stream_acc_port_1_valid;
    input [511:0] stream_acc_port_1_data;
    input stream_acc_port_2_valid;
    input [511:0] stream_acc_port_2_data;
    input stream_acc_port_3_valid;
    input [511:0] stream_acc_port_3_data;
    input acc_stream_port_ready;
    input conv_kernel_qkv_out_ready;
    input conv_kernel_qkt_out_ready;
    input fwd_streamer_qkv_master_ready;
    input fwd_streamer_qkt_master_ready;
    input fwd_qkt_streamer_mha_slave_valid;
    input [7:0] fwd_qkt_streamer_mha_slave_data_0;
    input [7:0] fwd_qkt_streamer_mha_slave_data_1;
    input [7:0] fwd_qkt_streamer_mha_slave_data_2;
    input [7:0] fwd_qkt_streamer_mha_slave_data_3;
    input [7:0] fwd_qkt_streamer_mha_slave_data_4;
    input [7:0] fwd_qkt_streamer_mha_slave_data_5;
    input [7:0] fwd_qkt_streamer_mha_slave_data_6;
    input [7:0] fwd_qkt_streamer_mha_slave_data_7;
    input [7:0] fwd_qkt_streamer_mha_slave_data_8;
    input [7:0] fwd_qkt_streamer_mha_slave_data_9;
    input [7:0] fwd_qkt_streamer_mha_slave_data_10;
    input [7:0] fwd_qkt_streamer_mha_slave_data_11;
    input [7:0] fwd_qkt_streamer_mha_slave_data_12;
    input [7:0] fwd_qkt_streamer_mha_slave_data_13;
    input [7:0] fwd_qkt_streamer_mha_slave_data_14;
    input [7:0] fwd_qkt_streamer_mha_slave_data_15;
    input [7:0] fwd_qkt_streamer_mha_slave_data_16;
    input [7:0] fwd_qkt_streamer_mha_slave_data_17;
    input [7:0] fwd_qkt_streamer_mha_slave_data_18;
    input [7:0] fwd_qkt_streamer_mha_slave_data_19;
    input [7:0] fwd_qkt_streamer_mha_slave_data_20;
    input [7:0] fwd_qkt_streamer_mha_slave_data_21;
    input [7:0] fwd_qkt_streamer_mha_slave_data_22;
    input [7:0] fwd_qkt_streamer_mha_slave_data_23;
    input [7:0] fwd_qkt_streamer_mha_slave_data_24;
    input [7:0] fwd_qkt_streamer_mha_slave_data_25;
    input [7:0] fwd_qkt_streamer_mha_slave_data_26;
    input [7:0] fwd_qkt_streamer_mha_slave_data_27;
    input [7:0] fwd_qkt_streamer_mha_slave_data_28;
    input [7:0] fwd_qkt_streamer_mha_slave_data_29;
    input [7:0] fwd_qkt_streamer_mha_slave_data_30;
    input [7:0] fwd_qkt_streamer_mha_slave_data_31;
    input [7:0] fwd_qkt_streamer_mha_slave_data_32;
    input [7:0] fwd_qkt_streamer_mha_slave_data_33;
    input [7:0] fwd_qkt_streamer_mha_slave_data_34;
    input [7:0] fwd_qkt_streamer_mha_slave_data_35;
    input [7:0] fwd_qkt_streamer_mha_slave_data_36;
    input [7:0] fwd_qkt_streamer_mha_slave_data_37;
    input [7:0] fwd_qkt_streamer_mha_slave_data_38;
    input [7:0] fwd_qkt_streamer_mha_slave_data_39;
    input [7:0] fwd_qkt_streamer_mha_slave_data_40;
    input [7:0] fwd_qkt_streamer_mha_slave_data_41;
    input [7:0] fwd_qkt_streamer_mha_slave_data_42;
    input [7:0] fwd_qkt_streamer_mha_slave_data_43;
    input [7:0] fwd_qkt_streamer_mha_slave_data_44;
    input [7:0] fwd_qkt_streamer_mha_slave_data_45;
    input [7:0] fwd_qkt_streamer_mha_slave_data_46;
    input [7:0] fwd_qkt_streamer_mha_slave_data_47;
    input [7:0] fwd_qkt_streamer_mha_slave_data_48;
    input [7:0] fwd_qkt_streamer_mha_slave_data_49;
    input [7:0] fwd_qkt_streamer_mha_slave_data_50;
    input [7:0] fwd_qkt_streamer_mha_slave_data_51;
    input [7:0] fwd_qkt_streamer_mha_slave_data_52;
    input [7:0] fwd_qkt_streamer_mha_slave_data_53;
    input [7:0] fwd_qkt_streamer_mha_slave_data_54;
    input [7:0] fwd_qkt_streamer_mha_slave_data_55;
    input [7:0] fwd_qkt_streamer_mha_slave_data_56;
    input [7:0] fwd_qkt_streamer_mha_slave_data_57;
    input [7:0] fwd_qkt_streamer_mha_slave_data_58;
    input [7:0] fwd_qkt_streamer_mha_slave_data_59;
    input [7:0] fwd_qkt_streamer_mha_slave_data_60;
    input [7:0] fwd_qkt_streamer_mha_slave_data_61;
    input [7:0] fwd_qkt_streamer_mha_slave_data_62;
    input [7:0] fwd_qkt_streamer_mha_slave_data_63;
    input fwd_qkv_streamer_conv_slave_valid;
    input [7:0] fwd_qkv_streamer_conv_slave_data_0;
    input [7:0] fwd_qkv_streamer_conv_slave_data_1;
    input [7:0] fwd_qkv_streamer_conv_slave_data_2;
    input [7:0] fwd_qkv_streamer_conv_slave_data_3;
    input [7:0] fwd_qkv_streamer_conv_slave_data_4;
    input [7:0] fwd_qkv_streamer_conv_slave_data_5;
    input [7:0] fwd_qkv_streamer_conv_slave_data_6;
    input [7:0] fwd_qkv_streamer_conv_slave_data_7;
    input [7:0] fwd_qkv_streamer_conv_slave_data_8;
    input [7:0] fwd_qkv_streamer_conv_slave_data_9;
    input [7:0] fwd_qkv_streamer_conv_slave_data_10;
    input [7:0] fwd_qkv_streamer_conv_slave_data_11;
    input [7:0] fwd_qkv_streamer_conv_slave_data_12;
    input [7:0] fwd_qkv_streamer_conv_slave_data_13;
    input [7:0] fwd_qkv_streamer_conv_slave_data_14;
    input [7:0] fwd_qkv_streamer_conv_slave_data_15;
    input [7:0] fwd_qkv_streamer_conv_slave_data_16;
    input [7:0] fwd_qkv_streamer_conv_slave_data_17;
    input [7:0] fwd_qkv_streamer_conv_slave_data_18;
    input [7:0] fwd_qkv_streamer_conv_slave_data_19;
    input [7:0] fwd_qkv_streamer_conv_slave_data_20;
    input [7:0] fwd_qkv_streamer_conv_slave_data_21;
    input [7:0] fwd_qkv_streamer_conv_slave_data_22;
    input [7:0] fwd_qkv_streamer_conv_slave_data_23;
    input [7:0] fwd_qkv_streamer_conv_slave_data_24;
    input [7:0] fwd_qkv_streamer_conv_slave_data_25;
    input [7:0] fwd_qkv_streamer_conv_slave_data_26;
    input [7:0] fwd_qkv_streamer_conv_slave_data_27;
    input [7:0] fwd_qkv_streamer_conv_slave_data_28;
    input [7:0] fwd_qkv_streamer_conv_slave_data_29;
    input [7:0] fwd_qkv_streamer_conv_slave_data_30;
    input [7:0] fwd_qkv_streamer_conv_slave_data_31;
    input fwd_qkt_streamer_conv_slave_valid;
    input [7:0] fwd_qkt_streamer_conv_slave_data_0;
    input [7:0] fwd_qkt_streamer_conv_slave_data_1;
    input [7:0] fwd_qkt_streamer_conv_slave_data_2;
    input [7:0] fwd_qkt_streamer_conv_slave_data_3;
    input trig_hub_streamer_handler_slave_data_0;
    input trig_hub_streamer_handler_slave_data_1;
    input trig_hub_streamer_handler_slave_data_2;
    input trig_hub_streamer_handler_slave_data_3;
    input trig_hub_streamer_handler_slave_vld;
    input trig_hub_streamer_handler_slave_busy_0;
    output stream_acc_port_0_ready;
    reg stream_acc_port_0_ready;
    output stream_acc_port_1_ready;
    reg stream_acc_port_1_ready;
    output stream_acc_port_2_ready;
    reg stream_acc_port_2_ready;
    output stream_acc_port_3_ready;
    reg stream_acc_port_3_ready;
    output acc_stream_port_valid;
    reg acc_stream_port_valid;
    output [511:0] acc_stream_port_data;
    reg [511:0] acc_stream_port_data;
    output conv_kernel_qkv_out_valid;
    reg conv_kernel_qkv_out_valid;
    output [7:0] conv_kernel_qkv_out_data_0;
    reg [7:0] conv_kernel_qkv_out_data_0;
    output [7:0] conv_kernel_qkv_out_data_1;
    reg [7:0] conv_kernel_qkv_out_data_1;
    output [7:0] conv_kernel_qkv_out_data_2;
    reg [7:0] conv_kernel_qkv_out_data_2;
    output [7:0] conv_kernel_qkv_out_data_3;
    reg [7:0] conv_kernel_qkv_out_data_3;
    output [7:0] conv_kernel_qkv_out_data_4;
    reg [7:0] conv_kernel_qkv_out_data_4;
    output [7:0] conv_kernel_qkv_out_data_5;
    reg [7:0] conv_kernel_qkv_out_data_5;
    output [7:0] conv_kernel_qkv_out_data_6;
    reg [7:0] conv_kernel_qkv_out_data_6;
    output [7:0] conv_kernel_qkv_out_data_7;
    reg [7:0] conv_kernel_qkv_out_data_7;
    output [7:0] conv_kernel_qkv_out_data_8;
    reg [7:0] conv_kernel_qkv_out_data_8;
    output [7:0] conv_kernel_qkv_out_data_9;
    reg [7:0] conv_kernel_qkv_out_data_9;
    output [7:0] conv_kernel_qkv_out_data_10;
    reg [7:0] conv_kernel_qkv_out_data_10;
    output [7:0] conv_kernel_qkv_out_data_11;
    reg [7:0] conv_kernel_qkv_out_data_11;
    output [7:0] conv_kernel_qkv_out_data_12;
    reg [7:0] conv_kernel_qkv_out_data_12;
    output [7:0] conv_kernel_qkv_out_data_13;
    reg [7:0] conv_kernel_qkv_out_data_13;
    output [7:0] conv_kernel_qkv_out_data_14;
    reg [7:0] conv_kernel_qkv_out_data_14;
    output [7:0] conv_kernel_qkv_out_data_15;
    reg [7:0] conv_kernel_qkv_out_data_15;
    output conv_kernel_qkt_out_valid;
    reg conv_kernel_qkt_out_valid;
    output [7:0] conv_kernel_qkt_out_data_0;
    reg [7:0] conv_kernel_qkt_out_data_0;
    output [7:0] conv_kernel_qkt_out_data_1;
    reg [7:0] conv_kernel_qkt_out_data_1;
    output [7:0] conv_kernel_qkt_out_data_2;
    reg [7:0] conv_kernel_qkt_out_data_2;
    output [7:0] conv_kernel_qkt_out_data_3;
    reg [7:0] conv_kernel_qkt_out_data_3;
    output [7:0] conv_kernel_qkt_out_data_4;
    reg [7:0] conv_kernel_qkt_out_data_4;
    output [7:0] conv_kernel_qkt_out_data_5;
    reg [7:0] conv_kernel_qkt_out_data_5;
    output [7:0] conv_kernel_qkt_out_data_6;
    reg [7:0] conv_kernel_qkt_out_data_6;
    output [7:0] conv_kernel_qkt_out_data_7;
    reg [7:0] conv_kernel_qkt_out_data_7;
    output [7:0] conv_kernel_qkt_out_data_8;
    reg [7:0] conv_kernel_qkt_out_data_8;
    output [7:0] conv_kernel_qkt_out_data_9;
    reg [7:0] conv_kernel_qkt_out_data_9;
    output [7:0] conv_kernel_qkt_out_data_10;
    reg [7:0] conv_kernel_qkt_out_data_10;
    output [7:0] conv_kernel_qkt_out_data_11;
    reg [7:0] conv_kernel_qkt_out_data_11;
    output [7:0] conv_kernel_qkt_out_data_12;
    reg [7:0] conv_kernel_qkt_out_data_12;
    output [7:0] conv_kernel_qkt_out_data_13;
    reg [7:0] conv_kernel_qkt_out_data_13;
    output [7:0] conv_kernel_qkt_out_data_14;
    reg [7:0] conv_kernel_qkt_out_data_14;
    output [7:0] conv_kernel_qkt_out_data_15;
    reg [7:0] conv_kernel_qkt_out_data_15;
    output fwd_streamer_qkv_master_valid;
    reg fwd_streamer_qkv_master_valid;
    output [127:0] fwd_streamer_qkv_master_data_0;
    reg [127:0] fwd_streamer_qkv_master_data_0;
    output [127:0] fwd_streamer_qkv_master_data_1;
    reg [127:0] fwd_streamer_qkv_master_data_1;
    output [127:0] fwd_streamer_qkv_master_data_2;
    reg [127:0] fwd_streamer_qkv_master_data_2;
    output [127:0] fwd_streamer_qkv_master_data_3;
    reg [127:0] fwd_streamer_qkv_master_data_3;
    output [127:0] fwd_streamer_qkv_master_data_4;
    reg [127:0] fwd_streamer_qkv_master_data_4;
    output [127:0] fwd_streamer_qkv_master_data_5;
    reg [127:0] fwd_streamer_qkv_master_data_5;
    output [127:0] fwd_streamer_qkv_master_data_6;
    reg [127:0] fwd_streamer_qkv_master_data_6;
    output [127:0] fwd_streamer_qkv_master_data_7;
    reg [127:0] fwd_streamer_qkv_master_data_7;
    output [127:0] fwd_streamer_qkv_master_data_8;
    reg [127:0] fwd_streamer_qkv_master_data_8;
    output [127:0] fwd_streamer_qkv_master_data_9;
    reg [127:0] fwd_streamer_qkv_master_data_9;
    output [127:0] fwd_streamer_qkv_master_data_10;
    reg [127:0] fwd_streamer_qkv_master_data_10;
    output [127:0] fwd_streamer_qkv_master_data_11;
    reg [127:0] fwd_streamer_qkv_master_data_11;
    output [127:0] fwd_streamer_qkv_master_data_12;
    reg [127:0] fwd_streamer_qkv_master_data_12;
    output [127:0] fwd_streamer_qkv_master_data_13;
    reg [127:0] fwd_streamer_qkv_master_data_13;
    output [127:0] fwd_streamer_qkv_master_data_14;
    reg [127:0] fwd_streamer_qkv_master_data_14;
    output [127:0] fwd_streamer_qkv_master_data_15;
    reg [127:0] fwd_streamer_qkv_master_data_15;
    output fwd_streamer_qkt_master_valid;
    reg fwd_streamer_qkt_master_valid;
    output [7:0] fwd_streamer_qkt_master_data_0;
    reg [7:0] fwd_streamer_qkt_master_data_0;
    output [7:0] fwd_streamer_qkt_master_data_1;
    reg [7:0] fwd_streamer_qkt_master_data_1;
    output [7:0] fwd_streamer_qkt_master_data_2;
    reg [7:0] fwd_streamer_qkt_master_data_2;
    output [7:0] fwd_streamer_qkt_master_data_3;
    reg [7:0] fwd_streamer_qkt_master_data_3;
    output [7:0] fwd_streamer_qkt_master_data_4;
    reg [7:0] fwd_streamer_qkt_master_data_4;
    output [7:0] fwd_streamer_qkt_master_data_5;
    reg [7:0] fwd_streamer_qkt_master_data_5;
    output [7:0] fwd_streamer_qkt_master_data_6;
    reg [7:0] fwd_streamer_qkt_master_data_6;
    output [7:0] fwd_streamer_qkt_master_data_7;
    reg [7:0] fwd_streamer_qkt_master_data_7;
    output [7:0] fwd_streamer_qkt_master_data_8;
    reg [7:0] fwd_streamer_qkt_master_data_8;
    output [7:0] fwd_streamer_qkt_master_data_9;
    reg [7:0] fwd_streamer_qkt_master_data_9;
    output [7:0] fwd_streamer_qkt_master_data_10;
    reg [7:0] fwd_streamer_qkt_master_data_10;
    output [7:0] fwd_streamer_qkt_master_data_11;
    reg [7:0] fwd_streamer_qkt_master_data_11;
    output [7:0] fwd_streamer_qkt_master_data_12;
    reg [7:0] fwd_streamer_qkt_master_data_12;
    output [7:0] fwd_streamer_qkt_master_data_13;
    reg [7:0] fwd_streamer_qkt_master_data_13;
    output [7:0] fwd_streamer_qkt_master_data_14;
    reg [7:0] fwd_streamer_qkt_master_data_14;
    output [7:0] fwd_streamer_qkt_master_data_15;
    reg [7:0] fwd_streamer_qkt_master_data_15;
    output [7:0] fwd_streamer_qkt_master_data_16;
    reg [7:0] fwd_streamer_qkt_master_data_16;
    output [7:0] fwd_streamer_qkt_master_data_17;
    reg [7:0] fwd_streamer_qkt_master_data_17;
    output [7:0] fwd_streamer_qkt_master_data_18;
    reg [7:0] fwd_streamer_qkt_master_data_18;
    output [7:0] fwd_streamer_qkt_master_data_19;
    reg [7:0] fwd_streamer_qkt_master_data_19;
    output [7:0] fwd_streamer_qkt_master_data_20;
    reg [7:0] fwd_streamer_qkt_master_data_20;
    output [7:0] fwd_streamer_qkt_master_data_21;
    reg [7:0] fwd_streamer_qkt_master_data_21;
    output [7:0] fwd_streamer_qkt_master_data_22;
    reg [7:0] fwd_streamer_qkt_master_data_22;
    output [7:0] fwd_streamer_qkt_master_data_23;
    reg [7:0] fwd_streamer_qkt_master_data_23;
    output [7:0] fwd_streamer_qkt_master_data_24;
    reg [7:0] fwd_streamer_qkt_master_data_24;
    output [7:0] fwd_streamer_qkt_master_data_25;
    reg [7:0] fwd_streamer_qkt_master_data_25;
    output [7:0] fwd_streamer_qkt_master_data_26;
    reg [7:0] fwd_streamer_qkt_master_data_26;
    output [7:0] fwd_streamer_qkt_master_data_27;
    reg [7:0] fwd_streamer_qkt_master_data_27;
    output [7:0] fwd_streamer_qkt_master_data_28;
    reg [7:0] fwd_streamer_qkt_master_data_28;
    output [7:0] fwd_streamer_qkt_master_data_29;
    reg [7:0] fwd_streamer_qkt_master_data_29;
    output [7:0] fwd_streamer_qkt_master_data_30;
    reg [7:0] fwd_streamer_qkt_master_data_30;
    output [7:0] fwd_streamer_qkt_master_data_31;
    reg [7:0] fwd_streamer_qkt_master_data_31;
    output [7:0] fwd_streamer_qkt_master_data_32;
    reg [7:0] fwd_streamer_qkt_master_data_32;
    output [7:0] fwd_streamer_qkt_master_data_33;
    reg [7:0] fwd_streamer_qkt_master_data_33;
    output [7:0] fwd_streamer_qkt_master_data_34;
    reg [7:0] fwd_streamer_qkt_master_data_34;
    output [7:0] fwd_streamer_qkt_master_data_35;
    reg [7:0] fwd_streamer_qkt_master_data_35;
    output [7:0] fwd_streamer_qkt_master_data_36;
    reg [7:0] fwd_streamer_qkt_master_data_36;
    output [7:0] fwd_streamer_qkt_master_data_37;
    reg [7:0] fwd_streamer_qkt_master_data_37;
    output [7:0] fwd_streamer_qkt_master_data_38;
    reg [7:0] fwd_streamer_qkt_master_data_38;
    output [7:0] fwd_streamer_qkt_master_data_39;
    reg [7:0] fwd_streamer_qkt_master_data_39;
    output [7:0] fwd_streamer_qkt_master_data_40;
    reg [7:0] fwd_streamer_qkt_master_data_40;
    output [7:0] fwd_streamer_qkt_master_data_41;
    reg [7:0] fwd_streamer_qkt_master_data_41;
    output [7:0] fwd_streamer_qkt_master_data_42;
    reg [7:0] fwd_streamer_qkt_master_data_42;
    output [7:0] fwd_streamer_qkt_master_data_43;
    reg [7:0] fwd_streamer_qkt_master_data_43;
    output [7:0] fwd_streamer_qkt_master_data_44;
    reg [7:0] fwd_streamer_qkt_master_data_44;
    output [7:0] fwd_streamer_qkt_master_data_45;
    reg [7:0] fwd_streamer_qkt_master_data_45;
    output [7:0] fwd_streamer_qkt_master_data_46;
    reg [7:0] fwd_streamer_qkt_master_data_46;
    output [7:0] fwd_streamer_qkt_master_data_47;
    reg [7:0] fwd_streamer_qkt_master_data_47;
    output [7:0] fwd_streamer_qkt_master_data_48;
    reg [7:0] fwd_streamer_qkt_master_data_48;
    output [7:0] fwd_streamer_qkt_master_data_49;
    reg [7:0] fwd_streamer_qkt_master_data_49;
    output [7:0] fwd_streamer_qkt_master_data_50;
    reg [7:0] fwd_streamer_qkt_master_data_50;
    output [7:0] fwd_streamer_qkt_master_data_51;
    reg [7:0] fwd_streamer_qkt_master_data_51;
    output [7:0] fwd_streamer_qkt_master_data_52;
    reg [7:0] fwd_streamer_qkt_master_data_52;
    output [7:0] fwd_streamer_qkt_master_data_53;
    reg [7:0] fwd_streamer_qkt_master_data_53;
    output [7:0] fwd_streamer_qkt_master_data_54;
    reg [7:0] fwd_streamer_qkt_master_data_54;
    output [7:0] fwd_streamer_qkt_master_data_55;
    reg [7:0] fwd_streamer_qkt_master_data_55;
    output [7:0] fwd_streamer_qkt_master_data_56;
    reg [7:0] fwd_streamer_qkt_master_data_56;
    output [7:0] fwd_streamer_qkt_master_data_57;
    reg [7:0] fwd_streamer_qkt_master_data_57;
    output [7:0] fwd_streamer_qkt_master_data_58;
    reg [7:0] fwd_streamer_qkt_master_data_58;
    output [7:0] fwd_streamer_qkt_master_data_59;
    reg [7:0] fwd_streamer_qkt_master_data_59;
    output [7:0] fwd_streamer_qkt_master_data_60;
    reg [7:0] fwd_streamer_qkt_master_data_60;
    output [7:0] fwd_streamer_qkt_master_data_61;
    reg [7:0] fwd_streamer_qkt_master_data_61;
    output [7:0] fwd_streamer_qkt_master_data_62;
    reg [7:0] fwd_streamer_qkt_master_data_62;
    output [7:0] fwd_streamer_qkt_master_data_63;
    reg [7:0] fwd_streamer_qkt_master_data_63;
    output fwd_qkt_streamer_mha_slave_ready;
    reg fwd_qkt_streamer_mha_slave_ready;
    output fwd_qkv_streamer_conv_slave_ready;
    reg fwd_qkv_streamer_conv_slave_ready;
    output fwd_qkt_streamer_conv_slave_ready;
    reg fwd_qkt_streamer_conv_slave_ready;
    output trig_hub_streamer_handler_slave_busy;
    output trig_hub_streamer_handler_slave_vld_0;
    reg [6:0] global_state_next;
    reg [127:0] sreg_12;
    reg [127:0] sreg_11;
    reg [127:0] sreg_10;
    reg [127:0] sreg_9;
    reg [127:0] sreg_8;
    reg [127:0] sreg_7;
    reg [127:0] sreg_6;
    reg [127:0] sreg_5;
    reg [127:0] sreg_4;
    reg [127:0] sreg_3;
    reg [127:0] sreg_2;
    reg [127:0] sreg_1;
    /*signed*/wire [2:0] streamer_handler_LessThan_1U_7_1_113_in1;
    /*signed*/wire [7:0] streamer_handler_LessThan_1U_8_4_110_in1;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_106_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_105_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_104_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_103_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_102_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_101_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_100_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_99_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_98_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_97_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_96_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_95_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_94_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_93_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_92_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_91_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_90_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_89_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_88_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_87_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_86_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_85_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_84_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_83_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_82_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_81_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_80_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_79_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_78_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_77_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_76_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_75_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_74_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_73_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_72_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_71_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_70_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_69_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_68_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_67_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_66_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_65_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_64_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_63_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_62_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_61_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_60_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_59_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_58_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_57_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_56_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_55_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_54_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_53_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_52_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_51_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_50_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_49_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_48_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_47_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_46_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_45_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_44_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_43_in5;
    reg [1:0] streamer_handler_Add_3U_10_4_41_in1;
    reg [3:0] streamer_handler_Add_5U_11_4_39_in1;
    reg  gs_ctrl_f_streamer_handler_h400000000000000;
    /*signed*/wire [5:0] streamer_handler_LessThan_1U_9_1_36_in1;
    /*signed*/wire [7:0] streamer_handler_LessThan_1U_8_4_33_in1;
    wire [7:0] conv_kernel_reg_11_0;
    wire [7:0] conv_kernel_reg_10_0;
    wire [7:0] conv_kernel_reg_9_0;
    wire [7:0] conv_kernel_reg_8_0;
    wire [7:0] conv_kernel_reg_7_0;
    wire [7:0] conv_kernel_reg_6_0;
    wire [7:0] conv_kernel_reg_5_0;
    wire [7:0] conv_kernel_reg_4_0;
    wire [7:0] conv_kernel_reg_3_0;
    wire [7:0] conv_kernel_reg_2_0;
    wire [7:0] conv_kernel_reg_1_0;
    wire [7:0] conv_kernel_reg_0_0;
    wire [7:0] conv_kernel_reg_11_1;
    wire [7:0] conv_kernel_reg_10_1;
    wire [7:0] conv_kernel_reg_9_1;
    wire [7:0] conv_kernel_reg_8_1;
    wire [7:0] conv_kernel_reg_7_1;
    wire [7:0] conv_kernel_reg_6_1;
    wire [7:0] conv_kernel_reg_5_1;
    wire [7:0] conv_kernel_reg_4_1;
    wire [7:0] conv_kernel_reg_3_1;
    wire [7:0] conv_kernel_reg_2_1;
    wire [7:0] conv_kernel_reg_1_1;
    wire [7:0] conv_kernel_reg_0_1;
    wire [7:0] conv_kernel_reg_11_2;
    wire [7:0] conv_kernel_reg_10_2;
    wire [7:0] conv_kernel_reg_9_2;
    wire [7:0] conv_kernel_reg_8_2;
    wire [7:0] conv_kernel_reg_7_2;
    wire [7:0] conv_kernel_reg_6_2;
    wire [7:0] conv_kernel_reg_5_2;
    wire [7:0] conv_kernel_reg_4_2;
    wire [7:0] conv_kernel_reg_3_2;
    wire [7:0] conv_kernel_reg_2_2;
    wire [7:0] conv_kernel_reg_1_2;
    wire [7:0] conv_kernel_reg_0_2;
    wire [7:0] conv_kernel_reg_11_3;
    wire [7:0] conv_kernel_reg_10_3;
    wire [7:0] conv_kernel_reg_9_3;
    wire [7:0] conv_kernel_reg_8_3;
    wire [7:0] conv_kernel_reg_7_3;
    wire [7:0] conv_kernel_reg_6_3;
    wire [7:0] conv_kernel_reg_5_3;
    wire [7:0] conv_kernel_reg_4_3;
    wire [7:0] conv_kernel_reg_3_3;
    wire [7:0] conv_kernel_reg_2_3;
    wire [7:0] conv_kernel_reg_1_3;
    wire [7:0] conv_kernel_reg_0_3;
    wire [7:0] conv_kernel_reg_11_4;
    wire [7:0] conv_kernel_reg_10_4;
    wire [7:0] conv_kernel_reg_9_4;
    wire [7:0] conv_kernel_reg_8_4;
    wire [7:0] conv_kernel_reg_7_4;
    wire [7:0] conv_kernel_reg_6_4;
    wire [7:0] conv_kernel_reg_5_4;
    wire [7:0] conv_kernel_reg_4_4;
    wire [7:0] conv_kernel_reg_3_4;
    wire [7:0] conv_kernel_reg_2_4;
    wire [7:0] conv_kernel_reg_1_4;
    wire [7:0] conv_kernel_reg_0_4;
    wire [7:0] conv_kernel_reg_11_5;
    wire [7:0] conv_kernel_reg_10_5;
    wire [7:0] conv_kernel_reg_9_5;
    wire [7:0] conv_kernel_reg_8_5;
    wire [7:0] conv_kernel_reg_7_5;
    wire [7:0] conv_kernel_reg_6_5;
    wire [7:0] conv_kernel_reg_5_5;
    wire [7:0] conv_kernel_reg_4_5;
    wire [7:0] conv_kernel_reg_3_5;
    wire [7:0] conv_kernel_reg_2_5;
    wire [7:0] conv_kernel_reg_1_5;
    wire [7:0] conv_kernel_reg_0_5;
    wire [7:0] conv_kernel_reg_11_6;
    wire [7:0] conv_kernel_reg_10_6;
    wire [7:0] conv_kernel_reg_9_6;
    wire [7:0] conv_kernel_reg_8_6;
    wire [7:0] conv_kernel_reg_7_6;
    wire [7:0] conv_kernel_reg_6_6;
    wire [7:0] conv_kernel_reg_5_6;
    wire [7:0] conv_kernel_reg_4_6;
    wire [7:0] conv_kernel_reg_3_6;
    wire [7:0] conv_kernel_reg_2_6;
    wire [7:0] conv_kernel_reg_1_6;
    wire [7:0] conv_kernel_reg_0_6;
    wire [7:0] conv_kernel_reg_11_7;
    wire [7:0] conv_kernel_reg_10_7;
    wire [7:0] conv_kernel_reg_9_7;
    wire [7:0] conv_kernel_reg_8_7;
    wire [7:0] conv_kernel_reg_7_7;
    wire [7:0] conv_kernel_reg_6_7;
    wire [7:0] conv_kernel_reg_5_7;
    wire [7:0] conv_kernel_reg_4_7;
    wire [7:0] conv_kernel_reg_3_7;
    wire [7:0] conv_kernel_reg_2_7;
    wire [7:0] conv_kernel_reg_1_7;
    wire [7:0] conv_kernel_reg_0_7;
    wire [7:0] conv_kernel_reg_11_8;
    wire [7:0] conv_kernel_reg_10_8;
    wire [7:0] conv_kernel_reg_9_8;
    wire [7:0] conv_kernel_reg_8_8;
    wire [7:0] conv_kernel_reg_7_8;
    wire [7:0] conv_kernel_reg_6_8;
    wire [7:0] conv_kernel_reg_5_8;
    wire [7:0] conv_kernel_reg_4_8;
    wire [7:0] conv_kernel_reg_3_8;
    wire [7:0] conv_kernel_reg_2_8;
    wire [7:0] conv_kernel_reg_1_8;
    wire [7:0] conv_kernel_reg_0_8;
    wire [7:0] conv_kernel_reg_11_9;
    wire [7:0] conv_kernel_reg_10_9;
    wire [7:0] conv_kernel_reg_9_9;
    wire [7:0] conv_kernel_reg_8_9;
    wire [7:0] conv_kernel_reg_7_9;
    wire [7:0] conv_kernel_reg_6_9;
    wire [7:0] conv_kernel_reg_5_9;
    wire [7:0] conv_kernel_reg_4_9;
    wire [7:0] conv_kernel_reg_3_9;
    wire [7:0] conv_kernel_reg_2_9;
    wire [7:0] conv_kernel_reg_1_9;
    wire [7:0] conv_kernel_reg_0_9;
    wire [7:0] conv_kernel_reg_11_10;
    wire [7:0] conv_kernel_reg_10_10;
    wire [7:0] conv_kernel_reg_9_10;
    wire [7:0] conv_kernel_reg_8_10;
    wire [7:0] conv_kernel_reg_7_10;
    wire [7:0] conv_kernel_reg_6_10;
    wire [7:0] conv_kernel_reg_5_10;
    wire [7:0] conv_kernel_reg_4_10;
    wire [7:0] conv_kernel_reg_3_10;
    wire [7:0] conv_kernel_reg_2_10;
    wire [7:0] conv_kernel_reg_1_10;
    wire [7:0] conv_kernel_reg_0_10;
    wire [7:0] conv_kernel_reg_11_11;
    wire [7:0] conv_kernel_reg_10_11;
    wire [7:0] conv_kernel_reg_9_11;
    wire [7:0] conv_kernel_reg_8_11;
    wire [7:0] conv_kernel_reg_7_11;
    wire [7:0] conv_kernel_reg_6_11;
    wire [7:0] conv_kernel_reg_5_11;
    wire [7:0] conv_kernel_reg_4_11;
    wire [7:0] conv_kernel_reg_3_11;
    wire [7:0] conv_kernel_reg_2_11;
    wire [7:0] conv_kernel_reg_1_11;
    wire [7:0] conv_kernel_reg_0_11;
    wire [7:0] conv_kernel_reg_11_12;
    wire [7:0] conv_kernel_reg_10_12;
    wire [7:0] conv_kernel_reg_9_12;
    wire [7:0] conv_kernel_reg_8_12;
    wire [7:0] conv_kernel_reg_7_12;
    wire [7:0] conv_kernel_reg_6_12;
    wire [7:0] conv_kernel_reg_5_12;
    wire [7:0] conv_kernel_reg_4_12;
    wire [7:0] conv_kernel_reg_3_12;
    wire [7:0] conv_kernel_reg_2_12;
    wire [7:0] conv_kernel_reg_1_12;
    wire [7:0] conv_kernel_reg_0_12;
    wire [7:0] conv_kernel_reg_11_13;
    wire [7:0] conv_kernel_reg_10_13;
    wire [7:0] conv_kernel_reg_9_13;
    wire [7:0] conv_kernel_reg_8_13;
    wire [7:0] conv_kernel_reg_7_13;
    wire [7:0] conv_kernel_reg_6_13;
    wire [7:0] conv_kernel_reg_5_13;
    wire [7:0] conv_kernel_reg_4_13;
    wire [7:0] conv_kernel_reg_3_13;
    wire [7:0] conv_kernel_reg_2_13;
    wire [7:0] conv_kernel_reg_1_13;
    wire [7:0] conv_kernel_reg_0_13;
    wire [7:0] conv_kernel_reg_11_14;
    wire [7:0] conv_kernel_reg_10_14;
    wire [7:0] conv_kernel_reg_9_14;
    wire [7:0] conv_kernel_reg_8_14;
    wire [7:0] conv_kernel_reg_7_14;
    wire [7:0] conv_kernel_reg_6_14;
    wire [7:0] conv_kernel_reg_5_14;
    wire [7:0] conv_kernel_reg_4_14;
    wire [7:0] conv_kernel_reg_3_14;
    wire [7:0] conv_kernel_reg_2_14;
    wire [7:0] conv_kernel_reg_1_14;
    wire [7:0] conv_kernel_reg_0_14;
    wire [7:0] conv_kernel_reg_11_15;
    wire [7:0] conv_kernel_reg_10_15;
    wire [7:0] conv_kernel_reg_9_15;
    wire [7:0] conv_kernel_reg_8_15;
    wire [7:0] conv_kernel_reg_7_15;
    wire [7:0] conv_kernel_reg_6_15;
    wire [7:0] conv_kernel_reg_5_15;
    wire [7:0] conv_kernel_reg_4_15;
    wire [7:0] conv_kernel_reg_3_15;
    wire [7:0] conv_kernel_reg_2_15;
    wire [7:0] conv_kernel_reg_1_15;
    wire [7:0] conv_kernel_reg_0_15;
    reg [3:0] streamer_handler_N_Mux_8_16_14_4_10_ctrl1;
    reg  gs_ctrl_f_streamer_handler_h100000000000;
    reg [5:0] streamer_handler_Add_7U_4_4_9_in1;
    reg  gs_ctrl_f_streamer_handler_h20100000080180;
    reg [7:0] s_reg_442;
    reg [7:0] s_reg_441;
    reg [7:0] s_reg_440;
    reg [7:0] s_reg_439;
    reg [7:0] s_reg_438;
    reg [7:0] s_reg_437;
    reg [7:0] s_reg_436;
    reg [7:0] s_reg_435;
    reg [7:0] s_reg_434;
    reg [7:0] s_reg_433;
    reg [7:0] s_reg_432;
    reg [7:0] s_reg_431;
    reg [7:0] s_reg_430;
    reg [7:0] s_reg_429;
    reg [7:0] s_reg_428;
    reg [7:0] s_reg_426;
    reg [7:0] s_reg_425;
    reg [7:0] s_reg_424;
    reg [7:0] s_reg_423;
    reg [7:0] s_reg_422;
    reg [7:0] s_reg_421;
    reg [7:0] s_reg_420;
    reg [7:0] s_reg_419;
    reg [7:0] s_reg_418;
    reg [7:0] s_reg_417;
    reg [7:0] s_reg_416;
    reg [7:0] s_reg_415;
    reg [7:0] s_reg_414;
    reg [7:0] s_reg_413;
    reg [7:0] s_reg_412;
    reg [7:0] s_reg_410;
    reg [7:0] s_reg_409;
    reg [7:0] s_reg_408;
    reg [7:0] s_reg_407;
    reg [7:0] s_reg_406;
    reg [7:0] s_reg_405;
    reg [7:0] s_reg_404;
    reg [7:0] s_reg_403;
    reg [7:0] s_reg_402;
    reg [7:0] s_reg_401;
    reg [7:0] s_reg_400;
    reg [7:0] s_reg_399;
    reg [7:0] s_reg_398;
    reg [7:0] s_reg_397;
    reg [7:0] s_reg_396;
    reg [7:0] s_reg_394;
    reg [7:0] s_reg_393;
    reg [7:0] s_reg_392;
    reg [7:0] s_reg_391;
    reg [7:0] s_reg_390;
    reg [7:0] s_reg_389;
    reg [7:0] s_reg_388;
    reg [7:0] s_reg_387;
    reg [7:0] s_reg_386;
    reg [7:0] s_reg_385;
    reg [7:0] s_reg_384;
    wire  streamer_handler_LessThan_1U_0_1_42_out1;
    wire  streamer_handler_LessThan_1U_7_1_30_out1;
    wire  streamer_handler_LessThan_1U_8_4_33_out1;
    wire  streamer_handler_LessThan_1U_7_1_113_out1;
    wire  streamer_handler_LessThan_1U_7_1_32_out1;
    wire [1:0] streamer_handler_Add_2U_1_4_29_out1;
    wire [1:0] streamer_handler_Add_2U_1_4_112_out1;
    wire [1:0] streamer_handler_Add_2U_1_4_107_out1;
    wire [1:0] streamer_handler_Add_2U_1_4_28_out1;
    wire [2:0] streamer_handler_Add_3U_10_4_41_out1;
    wire [1:0] streamer_handler_Add_2U_1_4_111_out1;
    wire  streamer_handler_LessThan_1U_13_4_35_out1;
    reg [3:0] s_reg_316;
    wire [4:0] streamer_handler_Add_5U_11_4_39_out1;
    wire [4:0] streamer_handler_Add_5U_11_4_117_out1;
    reg [1:0] s_reg_370;
    wire [2:0] streamer_handler_Add_3U_10_4_31_out1;
    wire [4:0] streamer_handler_Add_5U_11_4_26_out1;
    reg [5:0] s_reg_310;
    wire  streamer_handler_LessThan_1U_8_4_34_out1;
    wire  streamer_handler_LessThan_1U_7_1_114_out1;
    wire  streamer_handler_LessThan_1U_8_4_110_out1;
    wire  streamer_handler_LessThan_1U_8_4_38_out1;
    wire [6:0] streamer_handler_Add_7U_4_4_9_out1;
    reg [7:0] s_reg_277;
    reg [7:0] conv_kernel_reg_15_15;
    reg [7:0] conv_kernel_reg_15_14;
    reg [7:0] conv_kernel_reg_15_13;
    reg [7:0] conv_kernel_reg_15_12;
    reg [7:0] conv_kernel_reg_15_11;
    reg [7:0] conv_kernel_reg_15_10;
    reg [7:0] conv_kernel_reg_15_9;
    reg [7:0] conv_kernel_reg_15_8;
    reg [7:0] conv_kernel_reg_15_7;
    reg [7:0] conv_kernel_reg_15_6;
    reg [7:0] conv_kernel_reg_15_5;
    reg [7:0] conv_kernel_reg_15_4;
    reg [7:0] conv_kernel_reg_15_3;
    reg [7:0] conv_kernel_reg_15_2;
    reg [7:0] conv_kernel_reg_15_1;
    reg [7:0] conv_kernel_reg_15_0;
    reg [7:0] conv_kernel_reg_14_15;
    reg [7:0] conv_kernel_reg_14_14;
    reg [7:0] conv_kernel_reg_14_13;
    reg [7:0] conv_kernel_reg_14_12;
    reg [7:0] conv_kernel_reg_14_11;
    reg [7:0] conv_kernel_reg_14_10;
    reg [7:0] conv_kernel_reg_14_9;
    reg [7:0] conv_kernel_reg_14_8;
    reg [7:0] conv_kernel_reg_14_7;
    reg [7:0] conv_kernel_reg_14_6;
    reg [7:0] conv_kernel_reg_14_5;
    reg [7:0] conv_kernel_reg_14_4;
    reg [7:0] conv_kernel_reg_14_3;
    reg [7:0] conv_kernel_reg_14_2;
    reg [7:0] conv_kernel_reg_14_1;
    reg [7:0] conv_kernel_reg_14_0;
    reg [7:0] conv_kernel_reg_13_15;
    reg [7:0] conv_kernel_reg_13_14;
    reg [7:0] conv_kernel_reg_13_13;
    reg [7:0] conv_kernel_reg_13_12;
    reg [7:0] conv_kernel_reg_13_11;
    reg [7:0] conv_kernel_reg_13_10;
    reg [7:0] conv_kernel_reg_13_9;
    reg [7:0] conv_kernel_reg_13_8;
    reg [7:0] conv_kernel_reg_13_7;
    reg [7:0] conv_kernel_reg_13_6;
    reg [7:0] conv_kernel_reg_13_5;
    reg [7:0] conv_kernel_reg_13_4;
    reg [7:0] conv_kernel_reg_13_3;
    reg [7:0] conv_kernel_reg_13_2;
    reg [7:0] conv_kernel_reg_13_1;
    reg [7:0] conv_kernel_reg_13_0;
    reg [7:0] conv_kernel_reg_12_15;
    reg [7:0] conv_kernel_reg_12_14;
    reg [7:0] conv_kernel_reg_12_13;
    reg [7:0] conv_kernel_reg_12_12;
    reg [7:0] conv_kernel_reg_12_11;
    reg [7:0] conv_kernel_reg_12_10;
    reg [7:0] conv_kernel_reg_12_9;
    reg [7:0] conv_kernel_reg_12_8;
    reg [7:0] conv_kernel_reg_12_7;
    reg [7:0] conv_kernel_reg_12_6;
    reg [7:0] conv_kernel_reg_12_5;
    reg [7:0] conv_kernel_reg_12_4;
    reg [7:0] conv_kernel_reg_12_3;
    reg [7:0] conv_kernel_reg_12_2;
    reg [7:0] conv_kernel_reg_12_1;
    reg [7:0] conv_kernel_reg_12_0;
    reg [7:0] streamer_handler_N_Mux_8_16_14_4_10_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_14_4_11_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_14_4_12_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_14_4_13_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_14_4_14_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_14_4_15_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_14_4_16_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_14_4_17_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_14_4_18_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_14_4_19_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_14_4_20_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_14_4_21_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_14_4_22_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_14_4_23_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_14_4_24_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_14_4_25_out1;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_43_out1;
    reg [7:0] s_reg_638;
    reg [7:0] s_reg_573;
    reg [7:0] s_reg_508;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_44_out1;
    reg [7:0] s_reg_637;
    reg [7:0] s_reg_572;
    reg [7:0] s_reg_507;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_45_out1;
    reg [7:0] s_reg_636;
    reg [7:0] s_reg_571;
    reg [7:0] s_reg_506;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_46_out1;
    reg [7:0] s_reg_635;
    reg [7:0] s_reg_570;
    reg [7:0] s_reg_505;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_47_out1;
    reg [7:0] s_reg_634;
    reg [7:0] s_reg_569;
    reg [7:0] s_reg_504;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_48_out1;
    reg [7:0] s_reg_633;
    reg [7:0] s_reg_568;
    reg [7:0] s_reg_503;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_49_out1;
    reg [7:0] s_reg_632;
    reg [7:0] s_reg_567;
    reg [7:0] s_reg_502;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_50_out1;
    reg [7:0] s_reg_631;
    reg [7:0] s_reg_566;
    reg [7:0] s_reg_501;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_51_out1;
    reg [7:0] s_reg_630;
    reg [7:0] s_reg_565;
    reg [7:0] s_reg_500;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_52_out1;
    reg [7:0] s_reg_629;
    reg [7:0] s_reg_564;
    reg [7:0] s_reg_499;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_53_out1;
    reg [7:0] s_reg_628;
    reg [7:0] s_reg_563;
    reg [7:0] s_reg_498;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_54_out1;
    reg [7:0] s_reg_627;
    reg [7:0] s_reg_562;
    reg [7:0] s_reg_497;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_55_out1;
    reg [7:0] s_reg_626;
    reg [7:0] s_reg_561;
    reg [7:0] s_reg_496;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_56_out1;
    reg [7:0] s_reg_625;
    reg [7:0] s_reg_560;
    reg [7:0] s_reg_495;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_57_out1;
    reg [7:0] s_reg_624;
    reg [7:0] s_reg_559;
    reg [7:0] s_reg_494;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_58_out1;
    reg [7:0] s_reg_623;
    reg [127:0] s_reg_558;
    reg [127:0] s_reg_493;
    reg [127:0] s_reg_315;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_59_out1;
    reg [7:0] s_reg_622;
    reg [7:0] s_reg_557;
    reg [7:0] s_reg_492;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_60_out1;
    reg [7:0] s_reg_621;
    reg [7:0] s_reg_556;
    reg [7:0] s_reg_491;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_61_out1;
    reg [7:0] s_reg_620;
    reg [7:0] s_reg_555;
    reg [7:0] s_reg_490;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_62_out1;
    reg [7:0] s_reg_619;
    reg [7:0] s_reg_554;
    reg [7:0] s_reg_489;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_63_out1;
    reg [7:0] s_reg_618;
    reg [7:0] s_reg_553;
    reg [7:0] s_reg_488;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_64_out1;
    reg [7:0] s_reg_617;
    reg [7:0] s_reg_552;
    reg [7:0] s_reg_487;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_65_out1;
    reg [7:0] s_reg_616;
    reg [7:0] s_reg_551;
    reg [7:0] s_reg_486;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_66_out1;
    reg [7:0] s_reg_615;
    reg [7:0] s_reg_550;
    reg [7:0] s_reg_485;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_67_out1;
    reg [7:0] s_reg_614;
    reg [7:0] s_reg_549;
    reg [7:0] s_reg_484;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_68_out1;
    reg [7:0] s_reg_613;
    reg [7:0] s_reg_548;
    reg [7:0] s_reg_483;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_69_out1;
    reg [7:0] s_reg_612;
    reg [7:0] s_reg_547;
    reg [7:0] s_reg_482;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_70_out1;
    reg [7:0] s_reg_611;
    reg [7:0] s_reg_546;
    reg [7:0] s_reg_481;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_71_out1;
    reg [7:0] s_reg_610;
    reg [7:0] s_reg_545;
    reg [7:0] s_reg_480;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_72_out1;
    reg [7:0] s_reg_609;
    reg [7:0] s_reg_544;
    reg [7:0] s_reg_479;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_73_out1;
    reg [7:0] s_reg_608;
    reg [7:0] s_reg_543;
    reg [7:0] s_reg_478;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_74_out1;
    reg [7:0] s_reg_607;
    reg [127:0] s_reg_542;
    reg [127:0] s_reg_477;
    reg [127:0] s_reg_314;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_75_out1;
    reg [7:0] s_reg_606;
    reg [7:0] s_reg_541;
    reg [7:0] s_reg_476;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_76_out1;
    reg [7:0] s_reg_605;
    reg [7:0] s_reg_540;
    reg [7:0] s_reg_475;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_77_out1;
    reg [7:0] s_reg_604;
    reg [7:0] s_reg_539;
    reg [7:0] s_reg_474;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_78_out1;
    reg [7:0] s_reg_603;
    reg [7:0] s_reg_538;
    reg [7:0] s_reg_473;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_79_out1;
    reg [7:0] s_reg_602;
    reg [7:0] s_reg_537;
    reg [7:0] s_reg_472;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_80_out1;
    reg [7:0] s_reg_601;
    reg [7:0] s_reg_536;
    reg [7:0] s_reg_471;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_81_out1;
    reg [7:0] s_reg_600;
    reg [7:0] s_reg_535;
    reg [7:0] s_reg_470;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_82_out1;
    reg [7:0] s_reg_599;
    reg [7:0] s_reg_534;
    reg [7:0] s_reg_469;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_83_out1;
    reg [7:0] s_reg_598;
    reg [7:0] s_reg_533;
    reg [7:0] s_reg_468;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_84_out1;
    reg [7:0] s_reg_597;
    reg [7:0] s_reg_532;
    reg [7:0] s_reg_467;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_85_out1;
    reg [7:0] s_reg_596;
    reg [7:0] s_reg_531;
    reg [7:0] s_reg_466;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_86_out1;
    reg [7:0] s_reg_595;
    reg [7:0] s_reg_530;
    reg [7:0] s_reg_465;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_87_out1;
    reg [7:0] s_reg_594;
    reg [7:0] s_reg_529;
    reg [7:0] s_reg_464;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_88_out1;
    reg [7:0] s_reg_593;
    reg [7:0] s_reg_528;
    reg [7:0] s_reg_463;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_89_out1;
    reg [7:0] s_reg_592;
    reg [7:0] s_reg_527;
    reg [7:0] s_reg_462;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_90_out1;
    reg [7:0] s_reg_591;
    reg [127:0] s_reg_526;
    reg [127:0] s_reg_461;
    reg [127:0] s_reg_313;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_91_out1;
    reg [7:0] s_reg_590;
    reg [7:0] s_reg_525;
    reg [7:0] s_reg_460;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_92_out1;
    reg [7:0] s_reg_589;
    reg [7:0] s_reg_524;
    reg [7:0] s_reg_459;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_93_out1;
    reg [7:0] s_reg_588;
    reg [7:0] s_reg_523;
    reg [7:0] s_reg_458;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_94_out1;
    reg [7:0] s_reg_587;
    reg [7:0] s_reg_522;
    reg [7:0] s_reg_457;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_95_out1;
    reg [7:0] s_reg_586;
    reg [7:0] s_reg_521;
    reg [7:0] s_reg_456;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_96_out1;
    reg [7:0] s_reg_585;
    reg [7:0] s_reg_520;
    reg [7:0] s_reg_455;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_97_out1;
    reg [7:0] s_reg_584;
    reg [7:0] s_reg_519;
    reg [7:0] s_reg_454;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_98_out1;
    reg [7:0] s_reg_583;
    reg [7:0] s_reg_518;
    reg [7:0] s_reg_453;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_99_out1;
    reg [7:0] s_reg_582;
    reg [7:0] s_reg_517;
    reg [7:0] s_reg_452;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_100_out1;
    reg [7:0] s_reg_581;
    reg [7:0] s_reg_516;
    reg [7:0] s_reg_451;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_101_out1;
    reg [7:0] s_reg_580;
    reg [7:0] s_reg_515;
    reg [7:0] s_reg_450;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_102_out1;
    reg [7:0] s_reg_579;
    reg [7:0] s_reg_514;
    reg [7:0] s_reg_449;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_103_out1;
    reg [7:0] s_reg_578;
    reg [7:0] s_reg_513;
    reg [7:0] s_reg_448;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_104_out1;
    reg [7:0] s_reg_577;
    reg [7:0] s_reg_512;
    reg [7:0] s_reg_447;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_105_out1;
    reg [7:0] s_reg_576;
    reg [7:0] s_reg_511;
    reg [7:0] s_reg_446;
    reg [7:0] streamer_handler_N_Mux_8_4_15_4_106_out1;
    reg [7:0] s_reg_575;
    reg [511:0] s_reg_348;
    reg [511:0] s_reg_341;
    reg [511:0] s_reg_312;
    wire  streamer_handler_LessThan_1U_9_1_108_out1;
    wire  streamer_handler_LessThan_1U_9_1_118_out1;
    reg [7:0] s_reg_352;
    reg [7:0] s_reg_351;
    reg [7:0] s_reg_350;
    reg [7:0] s_reg_380;
    wire  streamer_handler_LessThan_1U_9_1_36_out1;
    wire  streamer_handler_LessThan_1U_7_1_109_out1;
    reg  s_reg_373;
    reg [6:0] global_state;
    reg  trig_hub_streamer_handler_slave_m_busy_req;
    reg  streamer_handler_N_Muxb_1_2_3_4_4_out1;
    wire  streamer_handler_Not_1U_1U_4_122_out1;
    wire  streamer_handler_And_1Ux1U_1U_1_120_out1;
    wire  streamer_handler_Not_1U_1U_1_119_out1;
    wire  streamer_handler_Or_1Ux1U_1U_1_121_out1;
    reg  stall0;
    wire  streamer_handler_And_1Ux1U_1U_4_123_out1;
    reg  trig_hub_streamer_handler_slave_m_stall_reg_full;
    wire  streamer_handler_Not_1U_1U_1_3_out1;
    reg  trig_hub_streamer_handler_slave_trig_req_0;
    reg  trig_hub_streamer_handler_slave_prev_trig_req_0;
    wire  streamer_handler_Xor_1Ux1U_1U_4_1_out1;
    wire  streamer_handler_Or_1Ux1U_1U_4_2_out1;
    wire  streamer_handler_And_1Ux1U_1U_4_5_out1;
    reg  trig_hub_streamer_handler_slave_m_unacked_req_0;

    
    // rtl_process:streamer_handler/drive_trig_hub_streamer_handler_slave_m_unacked_req_0
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_trig_hub_streamer_handler_slave_m_unacked_req_0
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:933:33
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:919:9
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:924:9
    
    always @(posedge clk)
      begin : drive_trig_hub_streamer_handler_slave_m_unacked_req_0
        if (rst == 1'b0) 
          begin
            // op:trig_hub_streamer_handler_slave_write_sync_2/OP23
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:919:9
            // Call Stack: 
            // in function write_sync_2 called from trig_done_lib/c_parts/trig_hub_streamer_handler.h:919:9
            trig_hub_streamer_handler_slave_m_unacked_req_0 <= 1'b0;
          end 
        else 
          begin
            // op:trig_hub_streamer_handler_slave_write_sync_2/OP25
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:924:9
            // Call Stack: 
            // in function write_sync_2 called from trig_done_lib/c_parts/trig_hub_streamer_handler.h:924:9
            trig_hub_streamer_handler_slave_m_unacked_req_0 <= streamer_handler_And_1Ux1U_1U_4_5_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_trig_hub_streamer_handler_slave_vld_0
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_trig_hub_streamer_handler_slave_vld_0
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:933:9
    assign trig_hub_streamer_handler_slave_vld_0 = streamer_handler_Or_1Ux1U_1U_4_2_out1;
    
    // rtl_instance:streamer_handler/streamer_handler_Xor_1Ux1U_1U_4_1
    // Resource=streamer_handler_Xor_1Ux1U_1U_4, Function=xor : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:933:75
    assign streamer_handler_Xor_1Ux1U_1U_4_1_out1 = trig_hub_streamer_handler_slave_trig_req_0 ^ trig_hub_streamer_handler_slave_prev_trig_req_0;
    
    // rtl_instance:streamer_handler/streamer_handler_Or_1Ux1U_1U_4_2
    // Resource=streamer_handler_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:933:55
    assign streamer_handler_Or_1Ux1U_1U_4_2_out1 = streamer_handler_Xor_1Ux1U_1U_4_1_out1 | trig_hub_streamer_handler_slave_m_unacked_req_0;
    
    // rtl_instance:streamer_handler/streamer_handler_And_1Ux1U_1U_4_5
    // Resource=streamer_handler_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:941:43
    assign streamer_handler_And_1Ux1U_1U_4_5_out1 = trig_hub_streamer_handler_slave_busy_0 & trig_hub_streamer_handler_slave_vld_0;
    
    // rtl_process:streamer_handler/drive_trig_hub_streamer_handler_slave_prev_trig_req_0
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_trig_hub_streamer_handler_slave_prev_trig_req_0
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:950:9
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:955:9
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:934:17
    
    always @(posedge clk)
      begin : drive_trig_hub_streamer_handler_slave_prev_trig_req_0
        if (rst == 1'b0) 
          begin
            // op:trig_hub_streamer_handler_slave_save_trig_2/OP0
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:950:9
            // Call Stack: 
            // in function save_trig_2 called from trig_done_lib/c_parts/trig_hub_streamer_handler.h:950:9
            trig_hub_streamer_handler_slave_prev_trig_req_0 <= 1'b0;
          end 
        else 
          begin
            // op:trig_hub_streamer_handler_slave_save_trig_2/OP2
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:955:9
            // Call Stack: 
            // in function save_trig_2 called from trig_done_lib/c_parts/trig_hub_streamer_handler.h:955:9
            trig_hub_streamer_handler_slave_prev_trig_req_0 <= trig_hub_streamer_handler_slave_trig_req_0;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Not_1U_1U_1_3
    // Resource=streamer_handler_Not_1U_1U_1, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:962:25
    assign streamer_handler_Not_1U_1U_1_3_out1 = !trig_hub_streamer_handler_slave_trig_req_0;
    
    // rtl_process:streamer_handler/drive_trig_hub_streamer_handler_slave_m_stall_reg_full
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_streamer_handler_slave_m_stall_reg_full
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1024:31
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:984:68
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1014:52
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1000:9
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1005:9
    
    always @(posedge clk)
      begin : drive_trig_hub_streamer_handler_slave_m_stall_reg_full
        if (rst == 1'b0) 
          begin
            // op:trig_hub_streamer_handler_slave_gen_stall_reg_full_2/OP4799
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1000:9
            // Call Stack: 
            // in function gen_stall_reg_full_2 called from trig_done_lib/c_parts/trig_hub_streamer_handler.h:1000:9
            trig_hub_streamer_handler_slave_m_stall_reg_full <= 1'b0;
          end 
        else 
          begin
            // op:trig_hub_streamer_handler_slave_gen_stall_reg_full_2/OP4803
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1005:9
            // Call Stack: 
            // in function gen_stall_reg_full_2 called from trig_done_lib/c_parts/trig_hub_streamer_handler.h:1005:9
            trig_hub_streamer_handler_slave_m_stall_reg_full <= streamer_handler_And_1Ux1U_1U_4_123_out1;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_And_1Ux1U_1U_4_123
    // Resource=streamer_handler_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1005:52
    assign streamer_handler_And_1Ux1U_1U_4_123_out1 = streamer_handler_Or_1Ux1U_1U_1_121_out1 & stall0;
    
    // rtl_instance:streamer_handler/streamer_handler_Not_1U_1U_1_119
    // Resource=streamer_handler_Not_1U_1U_1, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1014:37
    assign streamer_handler_Not_1U_1U_1_119_out1 = !trig_hub_streamer_handler_slave_busy;
    
    // rtl_instance:streamer_handler/streamer_handler_And_1Ux1U_1U_1_120
    // Resource=streamer_handler_And_1Ux1U_1U_1, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1014:34
    assign streamer_handler_And_1Ux1U_1U_1_120_out1 = streamer_handler_Not_1U_1U_1_119_out1 & trig_hub_streamer_handler_slave_vld;
    
    // rtl_instance:streamer_handler/streamer_handler_Or_1Ux1U_1U_1_121
    // Resource=streamer_handler_Or_1Ux1U_1U_1, Function=or : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1014:50
    assign streamer_handler_Or_1Ux1U_1U_1_121_out1 = streamer_handler_And_1Ux1U_1U_1_120_out1 | trig_hub_streamer_handler_slave_m_stall_reg_full;
    
    // rtl_instance:streamer_handler/streamer_handler_Not_1U_1U_4_122
    // Resource=streamer_handler_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1016:29
    assign streamer_handler_Not_1U_1U_4_122_out1 = !streamer_handler_Or_1Ux1U_1U_1_121_out1;
    
    // rtl_process:streamer_handler/drive_trig_hub_streamer_handler_slave_busy
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_trig_hub_streamer_handler_slave_busy
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1026:9
    assign trig_hub_streamer_handler_slave_busy = streamer_handler_N_Muxb_1_2_3_4_4_out1;
    
    // rtl_instance:streamer_handler/streamer_handler_N_Muxb_1_2_3_4_4
    // Resource=streamer_handler_N_Muxb_1_2_3_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1023:7
    always @*
      begin : streamer_handler_N_Muxb_1_2_3_4_4
        if (trig_hub_streamer_handler_slave_m_busy_req) 
          begin
            streamer_handler_N_Muxb_1_2_3_4_4_out1 = 1'b1;
          end 
        else 
          begin
            streamer_handler_N_Muxb_1_2_3_4_4_out1 = trig_hub_streamer_handler_slave_m_stall_reg_full;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_conv_slave_ready
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_fwd_qkt_streamer_conv_slave_ready
    // at: cynw_blocking_get.h:318:16
    // at: cynw_blocking_get.h:287:16
    // at: cynw_blocking_get.h:291:16
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_conv_slave_ready
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP64
            // at: cynw_blocking_get.h:318:16
            // Call Stack: 
            // in function reset_get called from streamer_handler.cc:353:37
            fwd_qkt_streamer_conv_slave_ready <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd040: 
                      begin
                        if (conv_kernel_qkt_out_ready) 
                          begin
                            // op:f_streamer_handler/OP1946
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            fwd_qkt_streamer_conv_slave_ready <= 1'd1;
                          end 
                      end
                    7'd041: 
                      begin
                        if (fwd_qkt_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP1953
                            // at: cynw_blocking_get.h:291:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            fwd_qkt_streamer_conv_slave_ready <= 1'd0;
                          end 
                      end
                    7'd044: 
                      begin
                        if (s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP1946
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            fwd_qkt_streamer_conv_slave_ready <= 1'd1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkv_streamer_conv_slave_ready
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_fwd_qkv_streamer_conv_slave_ready
    // at: cynw_blocking_get.h:318:16
    // at: cynw_blocking_get.h:287:16
    // at: cynw_blocking_get.h:291:16
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkv_streamer_conv_slave_ready
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP63
            // at: cynw_blocking_get.h:318:16
            // Call Stack: 
            // in function reset_get called from streamer_handler.cc:352:37
            fwd_qkv_streamer_conv_slave_ready <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd041: 
                      begin
                        if (fwd_qkt_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP1954
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            fwd_qkv_streamer_conv_slave_ready <= 1'd1;
                          end 
                      end
                    7'd042: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP1989
                            // at: cynw_blocking_get.h:291:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            fwd_qkv_streamer_conv_slave_ready <= 1'd0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_ready
    // Sharing or Control mux
    // Sharing/Controlling 11 operation(s) on drive_fwd_qkt_streamer_mha_slave_ready
    // at: cynw_blocking_get.h:318:16
    // at: cynw_blocking_get.h:287:16
    // at: cynw_blocking_get.h:291:16
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_ready
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP65
            // at: cynw_blocking_get.h:318:16
            // Call Stack: 
            // in function reset_get called from streamer_handler.cc:354:36
            fwd_qkt_streamer_mha_slave_ready <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd012: 
                      begin
                        if (fwd_streamer_qkv_master_ready && !streamer_handler_LessThan_1U_7_1_109_out1) 
                          begin
                            // op:f_streamer_handler/OP697
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            fwd_qkt_streamer_mha_slave_ready <= 1'd1;
                          end 
                      end
                    7'd013, 7'd025, 7'd028, 7'd031, 7'd034: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP764
                            // at: cynw_blocking_get.h:291:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            fwd_qkt_streamer_mha_slave_ready <= 1'd0;
                          end 
                      end
                    7'd024, 7'd027, 7'd030, 7'd033: 
                      begin
                        if (fwd_streamer_qkt_master_ready) 
                          begin
                            // op:f_streamer_handler/OP1126
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            fwd_qkt_streamer_mha_slave_ready <= 1'd1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_valid
    // Sharing or Control mux
    // Sharing/Controlling 11 operation(s) on drive_fwd_streamer_qkt_master_valid
    // at: cynw_blocking_put.h:290:16
    // at: cynw_blocking_put.h:270:16
    // at: cynw_blocking_put.h:273:16
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_valid
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP67
            // at: cynw_blocking_put.h:290:16
            // Call Stack: 
            // in function reset_put called from streamer_handler.cc:357:33
            fwd_streamer_qkt_master_valid <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1122
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_valid <= 1'd1;
                          end 
                      end
                    7'd024, 7'd027, 7'd030, 7'd033: 
                      begin
                        if (fwd_streamer_qkt_master_ready) 
                          begin
                            // op:f_streamer_handler/OP1125
                            // at: cynw_blocking_put.h:273:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_valid <= 1'd0;
                          end 
                      end
                    7'd026, 7'd029, 7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1263
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_valid <= 1'd1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready) 
                          begin
                            if (s_reg_373) 
                              begin
                                // op:f_streamer_handler/OP2479
                                // at: cynw_blocking_put.h:270:16
                                // Call Stack: 
                                // in function put called from streamer_handler.cc:105:37
                                // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                                fwd_streamer_qkt_master_valid <= 1'd1;
                              end 
                            else 
                              begin
                                // op:f_streamer_handler/OP2482
                                // at: cynw_blocking_put.h:273:16
                                // Call Stack: 
                                // in function put called from streamer_handler.cc:105:37
                                // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                                fwd_streamer_qkt_master_valid <= 1'd0;
                              end
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_valid
    // Sharing or Control mux
    // Sharing/Controlling 9 operation(s) on drive_fwd_streamer_qkv_master_valid
    // at: cynw_blocking_put.h:290:16
    // at: cynw_blocking_put.h:270:16
    // at: cynw_blocking_put.h:273:16
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_valid
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP66
            // at: cynw_blocking_put.h:290:16
            // Call Stack: 
            // in function reset_put called from streamer_handler.cc:356:33
            fwd_streamer_qkv_master_valid <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd006, 7'd011, 7'd018, 7'd051: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP637
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:175:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkv_master_valid <= 1'd1;
                          end 
                      end
                    7'd007, 7'd012, 7'd019, 7'd052: 
                      begin
                        if (fwd_streamer_qkv_master_ready) 
                          begin
                            // op:f_streamer_handler/OP640
                            // at: cynw_blocking_put.h:273:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:175:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkv_master_valid <= 1'd0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_valid
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_qkt_out_valid
    // at: cynw_blocking_put.h:290:16
    // at: cynw_blocking_put.h:270:16
    // at: cynw_blocking_put.h:273:16
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_valid
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP68
            // at: cynw_blocking_put.h:290:16
            // Call Stack: 
            // in function reset_put called from streamer_handler.cc:359:29
            conv_kernel_qkt_out_valid <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd039: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP1940
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:117:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkt_out_valid <= 1'd1;
                          end 
                      end
                    7'd040: 
                      begin
                        if (conv_kernel_qkt_out_ready) 
                          begin
                            // op:f_streamer_handler/OP1943
                            // at: cynw_blocking_put.h:273:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:117:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkt_out_valid <= 1'd0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_valid
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_qkv_out_valid
    // at: cynw_blocking_put.h:290:16
    // at: cynw_blocking_put.h:270:16
    // at: cynw_blocking_put.h:273:16
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_valid
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP69
            // at: cynw_blocking_put.h:290:16
            // Call Stack: 
            // in function reset_put called from streamer_handler.cc:360:29
            conv_kernel_qkv_out_valid <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd001: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_0 && (!trig_hub_streamer_handler_slave_data_1 && trig_hub_streamer_handler_slave_data_3)) 
                          begin
                            // op:f_streamer_handler/OP1920
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:116:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_valid <= 1'd1;
                          end 
                      end
                    7'd039: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP1923
                            // at: cynw_blocking_put.h:273:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:116:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_valid <= 1'd0;
                          end 
                      end
                    7'd044: 
                      begin
                        if (!s_reg_373 && streamer_handler_LessThan_1U_9_1_36_out1) 
                          begin
                            // op:f_streamer_handler/OP1920
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:116:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_valid <= 1'd1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data
    // at: cynw_blocking_put.h:269:16
    
    always @(posedge clk or negedge rst)
      begin : drive_acc_stream_port_data
        if (rst == 1'b0) 
          begin
            acc_stream_port_data <= 512'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd013, 7'd025, 7'd028, 7'd031, 7'd034: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP765
                            // at: cynw_blocking_put.h:269:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:218:29
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            acc_stream_port_data <= {fwd_qkt_streamer_mha_slave_data_63, {fwd_qkt_streamer_mha_slave_data_62, {fwd_qkt_streamer_mha_slave_data_61, {fwd_qkt_streamer_mha_slave_data_60, {fwd_qkt_streamer_mha_slave_data_59, {fwd_qkt_streamer_mha_slave_data_58, {fwd_qkt_streamer_mha_slave_data_57, {fwd_qkt_streamer_mha_slave_data_56, {fwd_qkt_streamer_mha_slave_data_55, {fwd_qkt_streamer_mha_slave_data_54, {fwd_qkt_streamer_mha_slave_data_53, {fwd_qkt_streamer_mha_slave_data_52
                                  , {fwd_qkt_streamer_mha_slave_data_51, {fwd_qkt_streamer_mha_slave_data_50, {fwd_qkt_streamer_mha_slave_data_49, {fwd_qkt_streamer_mha_slave_data_48, {fwd_qkt_streamer_mha_slave_data_47, {fwd_qkt_streamer_mha_slave_data_46, {fwd_qkt_streamer_mha_slave_data_45, {fwd_qkt_streamer_mha_slave_data_44, {fwd_qkt_streamer_mha_slave_data_43, {fwd_qkt_streamer_mha_slave_data_42, {fwd_qkt_streamer_mha_slave_data_41, {fwd_qkt_streamer_mha_slave_data_40
                                  , {fwd_qkt_streamer_mha_slave_data_39, {fwd_qkt_streamer_mha_slave_data_38, {fwd_qkt_streamer_mha_slave_data_37, {fwd_qkt_streamer_mha_slave_data_36, {fwd_qkt_streamer_mha_slave_data_35, {fwd_qkt_streamer_mha_slave_data_34, {fwd_qkt_streamer_mha_slave_data_33, {fwd_qkt_streamer_mha_slave_data_32, {fwd_qkt_streamer_mha_slave_data_31, {fwd_qkt_streamer_mha_slave_data_30, {fwd_qkt_streamer_mha_slave_data_29, {fwd_qkt_streamer_mha_slave_data_28
                                  , {fwd_qkt_streamer_mha_slave_data_27, {fwd_qkt_streamer_mha_slave_data_26, {fwd_qkt_streamer_mha_slave_data_25, {fwd_qkt_streamer_mha_slave_data_24, {fwd_qkt_streamer_mha_slave_data_23, {fwd_qkt_streamer_mha_slave_data_22, {fwd_qkt_streamer_mha_slave_data_21, {fwd_qkt_streamer_mha_slave_data_20, {fwd_qkt_streamer_mha_slave_data_19, {fwd_qkt_streamer_mha_slave_data_18, {fwd_qkt_streamer_mha_slave_data_17, {fwd_qkt_streamer_mha_slave_data_16
                                  , {fwd_qkt_streamer_mha_slave_data_15, {fwd_qkt_streamer_mha_slave_data_14, {fwd_qkt_streamer_mha_slave_data_13, {fwd_qkt_streamer_mha_slave_data_12, {fwd_qkt_streamer_mha_slave_data_11, {fwd_qkt_streamer_mha_slave_data_10, {fwd_qkt_streamer_mha_slave_data_9, {fwd_qkt_streamer_mha_slave_data_8, {fwd_qkt_streamer_mha_slave_data_7, {fwd_qkt_streamer_mha_slave_data_6, {fwd_qkt_streamer_mha_slave_data_5, {fwd_qkt_streamer_mha_slave_data_4
                                  , {fwd_qkt_streamer_mha_slave_data_3, {fwd_qkt_streamer_mha_slave_data_2, {fwd_qkt_streamer_mha_slave_data_1, fwd_qkt_streamer_mha_slave_data_0}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}};
                          end 
                      end
                    7'd042: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP1990
                            // at: cynw_blocking_put.h:269:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:146:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            acc_stream_port_data <= {{224'b0, s_reg_352}, {s_reg_351, {s_reg_350, {s_reg_380, {fwd_qkv_streamer_conv_slave_data_31, {fwd_qkv_streamer_conv_slave_data_30, {fwd_qkv_streamer_conv_slave_data_29, {fwd_qkv_streamer_conv_slave_data_28, {fwd_qkv_streamer_conv_slave_data_27, {fwd_qkv_streamer_conv_slave_data_26, {fwd_qkv_streamer_conv_slave_data_25, {fwd_qkv_streamer_conv_slave_data_24, {fwd_qkv_streamer_conv_slave_data_23, {fwd_qkv_streamer_conv_slave_data_22
                                  , {fwd_qkv_streamer_conv_slave_data_21, {fwd_qkv_streamer_conv_slave_data_20, {fwd_qkv_streamer_conv_slave_data_19, {fwd_qkv_streamer_conv_slave_data_18, {fwd_qkv_streamer_conv_slave_data_17, {fwd_qkv_streamer_conv_slave_data_16, {fwd_qkv_streamer_conv_slave_data_15, {fwd_qkv_streamer_conv_slave_data_14, {fwd_qkv_streamer_conv_slave_data_13, {fwd_qkv_streamer_conv_slave_data_12, {fwd_qkv_streamer_conv_slave_data_11, {fwd_qkv_streamer_conv_slave_data_10
                                  , {fwd_qkv_streamer_conv_slave_data_9, {fwd_qkv_streamer_conv_slave_data_8, {fwd_qkv_streamer_conv_slave_data_7, {fwd_qkv_streamer_conv_slave_data_6, {fwd_qkv_streamer_conv_slave_data_5, {fwd_qkv_streamer_conv_slave_data_4, {fwd_qkv_streamer_conv_slave_data_3, {fwd_qkv_streamer_conv_slave_data_2, {fwd_qkv_streamer_conv_slave_data_1, fwd_qkv_streamer_conv_slave_data_0}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}};
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_valid
    // Sharing or Control mux
    // Sharing/Controlling 13 operation(s) on drive_acc_stream_port_valid
    // at: cynw_blocking_put.h:290:16
    // at: cynw_blocking_put.h:270:16
    // at: cynw_blocking_put.h:273:16
    
    always @(posedge clk or negedge rst)
      begin : drive_acc_stream_port_valid
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP62
            // at: cynw_blocking_put.h:290:16
            // Call Stack: 
            // in function reset_put called from streamer_handler.cc:351:25
            acc_stream_port_valid <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd013, 7'd025, 7'd028, 7'd031, 7'd034: 
                      begin
                        if (fwd_qkt_streamer_mha_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP766
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:218:29
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            acc_stream_port_valid <= 1'd1;
                          end 
                      end
                    7'd014, 7'd026, 7'd029, 7'd032, 7'd035, 7'd043: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP769
                            // at: cynw_blocking_put.h:273:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:218:29
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            acc_stream_port_valid <= 1'd0;
                          end 
                      end
                    7'd042: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP1991
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:146:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            acc_stream_port_valid <= 1'd1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_stream_acc_port_3_ready
    // Sharing or Control mux
    // Sharing/Controlling 15 operation(s) on drive_stream_acc_port_3_ready
    // at: cynw_blocking_get.h:318:16
    // at: cynw_blocking_get.h:287:16
    // at: cynw_blocking_get.h:291:16
    
    always @(posedge clk or negedge rst)
      begin : drive_stream_acc_port_3_ready
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP61
            // at: cynw_blocking_get.h:318:16
            // Call Stack: 
            // in function reset_get called from streamer_handler.cc:350:27
            stream_acc_port_3_ready <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd005, 7'd010, 7'd017, 7'd022, 7'd050, 7'd056, 7'd064: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP616
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_3_ready <= 1'd1;
                          end 
                      end
                    7'd006, 7'd011, 7'd018, 7'd023, 7'd051, 7'd057, 7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP620
                            // at: cynw_blocking_get.h:291:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_3_ready <= 1'd0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_stream_acc_port_2_ready
    // Sharing or Control mux
    // Sharing/Controlling 15 operation(s) on drive_stream_acc_port_2_ready
    // at: cynw_blocking_get.h:318:16
    // at: cynw_blocking_get.h:287:16
    // at: cynw_blocking_get.h:291:16
    
    always @(posedge clk or negedge rst)
      begin : drive_stream_acc_port_2_ready
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP60
            // at: cynw_blocking_get.h:318:16
            // Call Stack: 
            // in function reset_get called from streamer_handler.cc:349:27
            stream_acc_port_2_ready <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd004, 7'd009, 7'd016, 7'd021, 7'd049, 7'd055, 7'd063: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP611
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_2_ready <= 1'd1;
                          end 
                      end
                    7'd005, 7'd010, 7'd017, 7'd022, 7'd050, 7'd056, 7'd064: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP615
                            // at: cynw_blocking_get.h:291:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_2_ready <= 1'd0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_stream_acc_port_1_ready
    // Sharing or Control mux
    // Sharing/Controlling 15 operation(s) on drive_stream_acc_port_1_ready
    // at: cynw_blocking_get.h:318:16
    // at: cynw_blocking_get.h:287:16
    // at: cynw_blocking_get.h:291:16
    
    always @(posedge clk or negedge rst)
      begin : drive_stream_acc_port_1_ready
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP59
            // at: cynw_blocking_get.h:318:16
            // Call Stack: 
            // in function reset_get called from streamer_handler.cc:348:27
            stream_acc_port_1_ready <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd003, 7'd008, 7'd015, 7'd020, 7'd048, 7'd054, 7'd062: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP606
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_1_ready <= 1'd1;
                          end 
                      end
                    7'd004, 7'd009, 7'd016, 7'd021, 7'd049, 7'd055, 7'd063: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP610
                            // at: cynw_blocking_get.h:291:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_1_ready <= 1'd0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_stream_acc_port_0_ready
    // Sharing or Control mux
    // Sharing/Controlling 15 operation(s) on drive_stream_acc_port_0_ready
    // at: cynw_blocking_get.h:318:16
    // at: cynw_blocking_get.h:287:16
    // at: cynw_blocking_get.h:291:16
    
    always @(posedge clk or negedge rst)
      begin : drive_stream_acc_port_0_ready
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP58
            // at: cynw_blocking_get.h:318:16
            // Call Stack: 
            // in function reset_get called from streamer_handler.cc:347:27
            stream_acc_port_0_ready <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd001: 
                      begin
                        if (trig_hub_streamer_handler_slave_data_0) 
                          begin
                            // op:f_streamer_handler/OP2493
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_0_ready <= 1'd1;
                          end 
                        else 
                          begin
                            if (trig_hub_streamer_handler_slave_data_1) 
                              begin
                                // op:f_streamer_handler/OP2009
                                // at: cynw_blocking_get.h:287:16
                                // Call Stack: 
                                // in function get called from cynw_blocking_get.h:307:8
                                stream_acc_port_0_ready <= 1'd1;
                              end 
                            else 
                              begin
                                if (!trig_hub_streamer_handler_slave_data_3 && trig_hub_streamer_handler_slave_data_2) 
                                  begin
                                    // op:f_streamer_handler/OP601
                                    // at: cynw_blocking_get.h:287:16
                                    // Call Stack: 
                                    // in function get called from cynw_blocking_get.h:307:8
                                    stream_acc_port_0_ready <= 1'd1;
                                  end 
                              end
                          end
                      end
                    7'd003, 7'd008, 7'd015, 7'd020, 7'd048, 7'd054, 7'd062: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP605
                            // at: cynw_blocking_get.h:291:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_0_ready <= 1'd0;
                          end 
                      end
                    7'd007, 7'd019: 
                      begin
                        if (fwd_streamer_qkv_master_ready) 
                          begin
                            // op:f_streamer_handler/OP654
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_0_ready <= 1'd1;
                          end 
                      end
                    7'd012: 
                      begin
                        if (fwd_streamer_qkv_master_ready && streamer_handler_LessThan_1U_7_1_109_out1) 
                          begin
                            // op:f_streamer_handler/OP654
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_0_ready <= 1'd1;
                          end 
                      end
                    7'd014: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP779
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_0_ready <= 1'd1;
                          end 
                      end
                    7'd035: 
                      begin
                        if (acc_stream_port_ready && streamer_handler_LessThan_1U_9_1_118_out1) 
                          begin
                            // op:f_streamer_handler/OP830
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_0_ready <= 1'd1;
                          end 
                      end
                    7'd053: 
                      begin
                        // op:f_streamer_handler/OP2057
                        // at: cynw_blocking_get.h:287:16
                        // Call Stack: 
                        // in function get called from cynw_blocking_get.h:307:8
                        stream_acc_port_0_ready <= 1'd1;
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && (!s_reg_373 && streamer_handler_LessThan_1U_9_1_108_out1)) 
                          begin
                            // op:f_streamer_handler/OP2057
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_0_ready <= 1'd1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_trig_hub_streamer_handler_slave_trig_req_0
    // Sharing or Control mux
    // Sharing/Controlling 8 operation(s) on drive_trig_hub_streamer_handler_slave_trig_req_0
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:955:27
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:933:57
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:962:26
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1036:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1076:2
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_streamer_handler_slave_trig_req_0
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP55
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1036:2
            // Call Stack: 
            // in function reset called from streamer_handler.cc:344:41
            trig_hub_streamer_handler_slave_trig_req_0 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd036, 7'd045, 7'd059, 7'd066: 
                      begin
                        // op:f_streamer_handler/OP1626
                        // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1076:2
                        // Call Stack: 
                        // in function done called from streamer_handler.cc:444:45
                        trig_hub_streamer_handler_slave_trig_req_0 <= streamer_handler_Not_1U_1U_1_3_out1;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_trig_hub_streamer_handler_slave_m_busy_req
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_streamer_handler_slave_m_busy_req
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1023:13
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1038:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1053:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1058:2
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_streamer_handler_slave_m_busy_req
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP56
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1038:2
            // Call Stack: 
            // in function reset called from streamer_handler.cc:344:41
            trig_hub_streamer_handler_slave_m_busy_req <= 1'b1;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd000, 7'd002, 7'd038, 7'd047, 7'd061, 7'd068: 
                      begin
                        // op:f_streamer_handler/OP582
                        // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1053:2
                        // Call Stack: 
                        // in function wait_trig called from streamer_handler.cc:378:41
                        trig_hub_streamer_handler_slave_m_busy_req <= 1'b0;
                      end
                    7'd001: 
                      begin
                        // op:f_streamer_handler/OP585
                        // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1058:2
                        // Call Stack: 
                        // in function wait_trig called from streamer_handler.cc:378:41
                        trig_hub_streamer_handler_slave_m_busy_req <= 1'b1;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_0
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_0
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_0 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd006, 7'd011, 7'd018, 7'd051: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP636
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:175:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkv_master_data_0 <= s_reg_312[127:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_1
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_1
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_1 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd006, 7'd011, 7'd018, 7'd051: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP635
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:175:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkv_master_data_1 <= s_reg_312[255:128];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_2
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_2
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_2 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd006, 7'd011, 7'd018, 7'd051: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP634
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:175:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkv_master_data_2 <= s_reg_312[383:256];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_3
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_3
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_3 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd006, 7'd011, 7'd018, 7'd051: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP633
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:175:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkv_master_data_3 <= s_reg_312[511:384];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_4
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_4
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_4
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_4 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd006, 7'd011, 7'd018, 7'd051: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP632
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:175:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkv_master_data_4 <= s_reg_341[127:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_5
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_5
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_5
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_5 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd006, 7'd011, 7'd018, 7'd051: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP631
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:175:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkv_master_data_5 <= s_reg_341[255:128];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_6
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_6
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_6
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_6 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd006, 7'd011, 7'd018, 7'd051: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP630
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:175:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkv_master_data_6 <= s_reg_341[383:256];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_7
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_7
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_7
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_7 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd006, 7'd011, 7'd018, 7'd051: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP629
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:175:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkv_master_data_7 <= s_reg_341[511:384];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_8
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_8
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_8
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_8 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd006, 7'd011, 7'd018, 7'd051: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP628
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:175:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkv_master_data_8 <= s_reg_348[127:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_9
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_9
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_9
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_9 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd006, 7'd011, 7'd018, 7'd051: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP627
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:175:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkv_master_data_9 <= s_reg_348[255:128];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_10
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_10
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_10
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_10 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd006, 7'd011, 7'd018, 7'd051: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP626
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:175:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkv_master_data_10 <= s_reg_348[383:256];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_11
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_11
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_11
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_11 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd006, 7'd011, 7'd018, 7'd051: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP625
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:175:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkv_master_data_11 <= s_reg_348[511:384];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_12
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_12
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_12
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_12 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd006, 7'd011, 7'd018, 7'd051: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP624
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:175:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkv_master_data_12 <= stream_acc_port_3_data[127:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_13
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_13
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_13
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_13 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd006, 7'd011, 7'd018, 7'd051: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP623
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:175:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkv_master_data_13 <= stream_acc_port_3_data[255:128];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_14
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_14
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_14
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_14 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd006, 7'd011, 7'd018, 7'd051: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP622
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:175:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkv_master_data_14 <= stream_acc_port_3_data[383:256];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_15
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_15
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_15
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_15 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd006, 7'd011, 7'd018, 7'd051: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP621
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:175:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkv_master_data_15 <= stream_acc_port_3_data[511:384];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_0
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_0
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1121
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_0 <= s_reg_312[7:0];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1262
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_0 <= s_reg_341[7:0];
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1403
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_0 <= s_reg_348[7:0];
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1544
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_0 <= s_reg_575;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2478
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_0 <= streamer_handler_N_Mux_8_4_15_4_106_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2478
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_0 <= streamer_handler_N_Mux_8_4_15_4_106_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_1
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_1
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1120
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_1 <= s_reg_312[15:8];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1261
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_1 <= s_reg_446;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1402
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_1 <= s_reg_511;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1543
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_1 <= s_reg_576;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2476
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_1 <= streamer_handler_N_Mux_8_4_15_4_105_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2476
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_1 <= streamer_handler_N_Mux_8_4_15_4_105_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_2
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_2
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1119
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_2 <= s_reg_312[23:16];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1260
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_2 <= s_reg_447;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1401
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_2 <= s_reg_512;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1542
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_2 <= s_reg_577;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2474
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_2 <= streamer_handler_N_Mux_8_4_15_4_104_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2474
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_2 <= streamer_handler_N_Mux_8_4_15_4_104_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_3
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_3
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1118
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_3 <= s_reg_312[31:24];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1259
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_3 <= s_reg_448;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1400
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_3 <= s_reg_513;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1541
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_3 <= s_reg_578;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2472
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_3 <= streamer_handler_N_Mux_8_4_15_4_103_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2472
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_3 <= streamer_handler_N_Mux_8_4_15_4_103_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_4
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_4
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1117
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_4 <= s_reg_312[39:32];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1258
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_4 <= s_reg_449;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1399
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_4 <= s_reg_514;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1540
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_4 <= s_reg_579;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2470
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_4 <= streamer_handler_N_Mux_8_4_15_4_102_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2470
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_4 <= streamer_handler_N_Mux_8_4_15_4_102_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_5
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_5
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1116
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_5 <= s_reg_312[47:40];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1257
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_5 <= s_reg_450;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1398
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_5 <= s_reg_515;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1539
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_5 <= s_reg_580;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2468
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_5 <= streamer_handler_N_Mux_8_4_15_4_101_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2468
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_5 <= streamer_handler_N_Mux_8_4_15_4_101_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_6
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_6
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1115
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_6 <= s_reg_312[55:48];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1256
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_6 <= s_reg_451;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1397
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_6 <= s_reg_516;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1538
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_6 <= s_reg_581;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2466
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_6 <= streamer_handler_N_Mux_8_4_15_4_100_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2466
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_6 <= streamer_handler_N_Mux_8_4_15_4_100_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_7
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_7
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1114
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_7 <= s_reg_312[63:56];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1255
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_7 <= s_reg_452;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1396
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_7 <= s_reg_517;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1537
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_7 <= s_reg_582;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2464
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_7 <= streamer_handler_N_Mux_8_4_15_4_99_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2464
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_7 <= streamer_handler_N_Mux_8_4_15_4_99_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_8
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_8
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1113
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_8 <= s_reg_312[71:64];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1254
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_8 <= s_reg_453;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1395
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_8 <= s_reg_518;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1536
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_8 <= s_reg_583;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2462
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_8 <= streamer_handler_N_Mux_8_4_15_4_98_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2462
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_8 <= streamer_handler_N_Mux_8_4_15_4_98_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_9
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_9
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1112
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_9 <= s_reg_312[79:72];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1253
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_9 <= s_reg_454;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1394
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_9 <= s_reg_519;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1535
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_9 <= s_reg_584;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2460
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_9 <= streamer_handler_N_Mux_8_4_15_4_97_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2460
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_9 <= streamer_handler_N_Mux_8_4_15_4_97_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_10
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_10
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1111
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_10 <= s_reg_312[87:80];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1252
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_10 <= s_reg_455;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1393
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_10 <= s_reg_520;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1534
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_10 <= s_reg_585;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2458
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_10 <= streamer_handler_N_Mux_8_4_15_4_96_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2458
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_10 <= streamer_handler_N_Mux_8_4_15_4_96_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_11
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_11
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1110
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_11 <= s_reg_312[95:88];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1251
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_11 <= s_reg_456;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1392
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_11 <= s_reg_521;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1533
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_11 <= s_reg_586;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2456
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_11 <= streamer_handler_N_Mux_8_4_15_4_95_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2456
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_11 <= streamer_handler_N_Mux_8_4_15_4_95_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_12
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_12
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1109
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_12 <= s_reg_312[103:96];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1250
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_12 <= s_reg_457;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1391
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_12 <= s_reg_522;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1532
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_12 <= s_reg_587;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2454
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_12 <= streamer_handler_N_Mux_8_4_15_4_94_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2454
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_12 <= streamer_handler_N_Mux_8_4_15_4_94_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_13
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_13
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1108
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_13 <= s_reg_312[111:104];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1249
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_13 <= s_reg_458;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1390
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_13 <= s_reg_523;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1531
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_13 <= s_reg_588;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2452
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_13 <= streamer_handler_N_Mux_8_4_15_4_93_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2452
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_13 <= streamer_handler_N_Mux_8_4_15_4_93_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_14
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_14
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1107
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_14 <= s_reg_312[119:112];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1248
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_14 <= s_reg_459;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1389
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_14 <= s_reg_524;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1530
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_14 <= s_reg_589;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2450
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_14 <= streamer_handler_N_Mux_8_4_15_4_92_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2450
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_14 <= streamer_handler_N_Mux_8_4_15_4_92_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_15
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_15
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1106
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_15 <= s_reg_312[127:120];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1247
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_15 <= s_reg_460;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1388
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_15 <= s_reg_525;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1529
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_15 <= s_reg_590;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2448
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_15 <= streamer_handler_N_Mux_8_4_15_4_91_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2448
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_15 <= streamer_handler_N_Mux_8_4_15_4_91_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_16
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_16
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_16
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_16 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1105
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_16 <= s_reg_313[7:0];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1246
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_16 <= s_reg_461[7:0];
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1387
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_16 <= s_reg_526[7:0];
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1528
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_16 <= s_reg_591;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2446
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_16 <= streamer_handler_N_Mux_8_4_15_4_90_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2446
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_16 <= streamer_handler_N_Mux_8_4_15_4_90_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_17
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_17
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_17
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_17 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1104
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_17 <= s_reg_313[15:8];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1245
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_17 <= s_reg_462;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1386
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_17 <= s_reg_527;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1527
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_17 <= s_reg_592;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2444
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_17 <= streamer_handler_N_Mux_8_4_15_4_89_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2444
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_17 <= streamer_handler_N_Mux_8_4_15_4_89_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_18
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_18
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_18
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_18 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1103
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_18 <= s_reg_313[23:16];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1244
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_18 <= s_reg_463;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1385
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_18 <= s_reg_528;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1526
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_18 <= s_reg_593;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2442
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_18 <= streamer_handler_N_Mux_8_4_15_4_88_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2442
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_18 <= streamer_handler_N_Mux_8_4_15_4_88_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_19
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_19
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_19
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_19 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1102
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_19 <= s_reg_313[31:24];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1243
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_19 <= s_reg_464;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1384
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_19 <= s_reg_529;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1525
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_19 <= s_reg_594;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2440
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_19 <= streamer_handler_N_Mux_8_4_15_4_87_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2440
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_19 <= streamer_handler_N_Mux_8_4_15_4_87_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_20
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_20
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_20
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_20 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1101
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_20 <= s_reg_313[39:32];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1242
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_20 <= s_reg_465;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1383
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_20 <= s_reg_530;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1524
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_20 <= s_reg_595;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2438
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_20 <= streamer_handler_N_Mux_8_4_15_4_86_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2438
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_20 <= streamer_handler_N_Mux_8_4_15_4_86_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_21
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_21
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_21
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_21 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1100
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_21 <= s_reg_313[47:40];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1241
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_21 <= s_reg_466;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1382
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_21 <= s_reg_531;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1523
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_21 <= s_reg_596;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2436
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_21 <= streamer_handler_N_Mux_8_4_15_4_85_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2436
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_21 <= streamer_handler_N_Mux_8_4_15_4_85_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_22
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_22
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_22
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_22 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1099
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_22 <= s_reg_313[55:48];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1240
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_22 <= s_reg_467;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1381
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_22 <= s_reg_532;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1522
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_22 <= s_reg_597;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2434
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_22 <= streamer_handler_N_Mux_8_4_15_4_84_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2434
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_22 <= streamer_handler_N_Mux_8_4_15_4_84_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_23
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_23
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_23
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_23 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1098
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_23 <= s_reg_313[63:56];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1239
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_23 <= s_reg_468;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1380
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_23 <= s_reg_533;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1521
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_23 <= s_reg_598;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2432
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_23 <= streamer_handler_N_Mux_8_4_15_4_83_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2432
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_23 <= streamer_handler_N_Mux_8_4_15_4_83_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_24
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_24
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_24
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_24 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1097
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_24 <= s_reg_313[71:64];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1238
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_24 <= s_reg_469;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1379
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_24 <= s_reg_534;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1520
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_24 <= s_reg_599;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2430
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_24 <= streamer_handler_N_Mux_8_4_15_4_82_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2430
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_24 <= streamer_handler_N_Mux_8_4_15_4_82_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_25
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_25
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_25
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_25 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1096
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_25 <= s_reg_313[79:72];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1237
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_25 <= s_reg_470;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1378
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_25 <= s_reg_535;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1519
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_25 <= s_reg_600;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2428
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_25 <= streamer_handler_N_Mux_8_4_15_4_81_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2428
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_25 <= streamer_handler_N_Mux_8_4_15_4_81_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_26
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_26
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_26
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_26 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1095
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_26 <= s_reg_313[87:80];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1236
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_26 <= s_reg_471;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1377
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_26 <= s_reg_536;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1518
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_26 <= s_reg_601;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2426
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_26 <= streamer_handler_N_Mux_8_4_15_4_80_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2426
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_26 <= streamer_handler_N_Mux_8_4_15_4_80_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_27
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_27
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_27
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_27 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1094
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_27 <= s_reg_313[95:88];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1235
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_27 <= s_reg_472;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1376
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_27 <= s_reg_537;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1517
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_27 <= s_reg_602;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2424
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_27 <= streamer_handler_N_Mux_8_4_15_4_79_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2424
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_27 <= streamer_handler_N_Mux_8_4_15_4_79_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_28
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_28
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_28
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_28 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1093
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_28 <= s_reg_313[103:96];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1234
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_28 <= s_reg_473;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1375
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_28 <= s_reg_538;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1516
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_28 <= s_reg_603;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2422
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_28 <= streamer_handler_N_Mux_8_4_15_4_78_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2422
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_28 <= streamer_handler_N_Mux_8_4_15_4_78_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_29
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_29
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_29
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_29 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1092
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_29 <= s_reg_313[111:104];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1233
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_29 <= s_reg_474;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1374
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_29 <= s_reg_539;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1515
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_29 <= s_reg_604;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2420
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_29 <= streamer_handler_N_Mux_8_4_15_4_77_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2420
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_29 <= streamer_handler_N_Mux_8_4_15_4_77_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_30
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_30
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_30
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_30 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1091
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_30 <= s_reg_313[119:112];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1232
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_30 <= s_reg_475;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1373
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_30 <= s_reg_540;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1514
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_30 <= s_reg_605;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2418
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_30 <= streamer_handler_N_Mux_8_4_15_4_76_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2418
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_30 <= streamer_handler_N_Mux_8_4_15_4_76_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_31
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_31
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_31
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_31 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1090
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_31 <= s_reg_313[127:120];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1231
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_31 <= s_reg_476;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1372
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_31 <= s_reg_541;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1513
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_31 <= s_reg_606;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2416
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_31 <= streamer_handler_N_Mux_8_4_15_4_75_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2416
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_31 <= streamer_handler_N_Mux_8_4_15_4_75_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_32
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_32
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_32
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_32 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1089
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_32 <= s_reg_314[7:0];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1230
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_32 <= s_reg_477[7:0];
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1371
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_32 <= s_reg_542[7:0];
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1512
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_32 <= s_reg_607;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2414
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_32 <= streamer_handler_N_Mux_8_4_15_4_74_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2414
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_32 <= streamer_handler_N_Mux_8_4_15_4_74_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_33
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_33
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_33
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_33 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1088
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_33 <= s_reg_314[15:8];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1229
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_33 <= s_reg_478;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1370
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_33 <= s_reg_543;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1511
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_33 <= s_reg_608;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2412
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_33 <= streamer_handler_N_Mux_8_4_15_4_73_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2412
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_33 <= streamer_handler_N_Mux_8_4_15_4_73_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_34
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_34
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_34
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_34 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1087
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_34 <= s_reg_314[23:16];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1228
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_34 <= s_reg_479;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1369
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_34 <= s_reg_544;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1510
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_34 <= s_reg_609;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2410
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_34 <= streamer_handler_N_Mux_8_4_15_4_72_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2410
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_34 <= streamer_handler_N_Mux_8_4_15_4_72_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_35
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_35
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_35
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_35 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1086
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_35 <= s_reg_314[31:24];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1227
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_35 <= s_reg_480;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1368
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_35 <= s_reg_545;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1509
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_35 <= s_reg_610;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2408
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_35 <= streamer_handler_N_Mux_8_4_15_4_71_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2408
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_35 <= streamer_handler_N_Mux_8_4_15_4_71_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_36
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_36
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_36
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_36 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1085
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_36 <= s_reg_314[39:32];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1226
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_36 <= s_reg_481;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1367
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_36 <= s_reg_546;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1508
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_36 <= s_reg_611;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2406
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_36 <= streamer_handler_N_Mux_8_4_15_4_70_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2406
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_36 <= streamer_handler_N_Mux_8_4_15_4_70_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_37
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_37
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_37
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_37 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1084
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_37 <= s_reg_314[47:40];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1225
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_37 <= s_reg_482;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1366
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_37 <= s_reg_547;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1507
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_37 <= s_reg_612;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2404
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_37 <= streamer_handler_N_Mux_8_4_15_4_69_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2404
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_37 <= streamer_handler_N_Mux_8_4_15_4_69_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_38
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_38
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_38
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_38 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1083
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_38 <= s_reg_314[55:48];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1224
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_38 <= s_reg_483;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1365
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_38 <= s_reg_548;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1506
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_38 <= s_reg_613;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2402
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_38 <= streamer_handler_N_Mux_8_4_15_4_68_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2402
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_38 <= streamer_handler_N_Mux_8_4_15_4_68_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_39
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_39
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_39
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_39 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1082
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_39 <= s_reg_314[63:56];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1223
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_39 <= s_reg_484;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1364
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_39 <= s_reg_549;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1505
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_39 <= s_reg_614;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2400
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_39 <= streamer_handler_N_Mux_8_4_15_4_67_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2400
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_39 <= streamer_handler_N_Mux_8_4_15_4_67_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_40
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_40
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_40
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_40 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1081
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_40 <= s_reg_314[71:64];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1222
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_40 <= s_reg_485;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1363
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_40 <= s_reg_550;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1504
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_40 <= s_reg_615;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2398
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_40 <= streamer_handler_N_Mux_8_4_15_4_66_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2398
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_40 <= streamer_handler_N_Mux_8_4_15_4_66_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_41
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_41
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_41
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_41 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1080
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_41 <= s_reg_314[79:72];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1221
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_41 <= s_reg_486;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1362
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_41 <= s_reg_551;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1503
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_41 <= s_reg_616;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2396
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_41 <= streamer_handler_N_Mux_8_4_15_4_65_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2396
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_41 <= streamer_handler_N_Mux_8_4_15_4_65_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_42
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_42
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_42
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_42 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1079
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_42 <= s_reg_314[87:80];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1220
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_42 <= s_reg_487;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1361
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_42 <= s_reg_552;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1502
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_42 <= s_reg_617;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2394
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_42 <= streamer_handler_N_Mux_8_4_15_4_64_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2394
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_42 <= streamer_handler_N_Mux_8_4_15_4_64_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_43
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_43
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_43
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_43 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1078
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_43 <= s_reg_314[95:88];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1219
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_43 <= s_reg_488;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1360
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_43 <= s_reg_553;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1501
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_43 <= s_reg_618;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2392
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_43 <= streamer_handler_N_Mux_8_4_15_4_63_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2392
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_43 <= streamer_handler_N_Mux_8_4_15_4_63_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_44
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_44
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_44
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_44 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1077
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_44 <= s_reg_314[103:96];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1218
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_44 <= s_reg_489;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1359
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_44 <= s_reg_554;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1500
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_44 <= s_reg_619;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2390
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_44 <= streamer_handler_N_Mux_8_4_15_4_62_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2390
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_44 <= streamer_handler_N_Mux_8_4_15_4_62_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_45
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_45
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_45
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_45 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1076
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_45 <= s_reg_314[111:104];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1217
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_45 <= s_reg_490;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1358
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_45 <= s_reg_555;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1499
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_45 <= s_reg_620;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2388
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_45 <= streamer_handler_N_Mux_8_4_15_4_61_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2388
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_45 <= streamer_handler_N_Mux_8_4_15_4_61_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_46
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_46
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_46
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_46 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1075
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_46 <= s_reg_314[119:112];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1216
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_46 <= s_reg_491;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1357
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_46 <= s_reg_556;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1498
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_46 <= s_reg_621;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2386
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_46 <= streamer_handler_N_Mux_8_4_15_4_60_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2386
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_46 <= streamer_handler_N_Mux_8_4_15_4_60_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_47
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_47
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_47
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_47 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1074
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_47 <= s_reg_314[127:120];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1215
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_47 <= s_reg_492;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1356
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_47 <= s_reg_557;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1497
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_47 <= s_reg_622;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2384
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_47 <= streamer_handler_N_Mux_8_4_15_4_59_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2384
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_47 <= streamer_handler_N_Mux_8_4_15_4_59_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_48
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_48
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_48
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_48 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1073
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_48 <= s_reg_315[7:0];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1214
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_48 <= s_reg_493[7:0];
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1355
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_48 <= s_reg_558[7:0];
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1496
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_48 <= s_reg_623;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2382
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_48 <= streamer_handler_N_Mux_8_4_15_4_58_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2382
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_48 <= streamer_handler_N_Mux_8_4_15_4_58_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_49
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_49
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_49
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_49 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1072
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_49 <= s_reg_315[15:8];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1213
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_49 <= s_reg_494;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1354
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_49 <= s_reg_559;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1495
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_49 <= s_reg_624;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2380
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_49 <= streamer_handler_N_Mux_8_4_15_4_57_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2380
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_49 <= streamer_handler_N_Mux_8_4_15_4_57_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_50
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_50
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_50
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_50 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1071
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_50 <= s_reg_315[23:16];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1212
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_50 <= s_reg_495;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1353
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_50 <= s_reg_560;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1494
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_50 <= s_reg_625;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2378
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_50 <= streamer_handler_N_Mux_8_4_15_4_56_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2378
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_50 <= streamer_handler_N_Mux_8_4_15_4_56_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_51
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_51
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_51
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_51 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1070
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_51 <= s_reg_315[31:24];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1211
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_51 <= s_reg_496;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1352
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_51 <= s_reg_561;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1493
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_51 <= s_reg_626;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2376
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_51 <= streamer_handler_N_Mux_8_4_15_4_55_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2376
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_51 <= streamer_handler_N_Mux_8_4_15_4_55_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_52
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_52
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_52
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_52 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1069
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_52 <= s_reg_315[39:32];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1210
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_52 <= s_reg_497;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1351
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_52 <= s_reg_562;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1492
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_52 <= s_reg_627;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2374
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_52 <= streamer_handler_N_Mux_8_4_15_4_54_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2374
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_52 <= streamer_handler_N_Mux_8_4_15_4_54_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_53
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_53
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_53
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_53 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1068
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_53 <= s_reg_315[47:40];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1209
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_53 <= s_reg_498;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1350
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_53 <= s_reg_563;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1491
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_53 <= s_reg_628;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2372
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_53 <= streamer_handler_N_Mux_8_4_15_4_53_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2372
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_53 <= streamer_handler_N_Mux_8_4_15_4_53_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_54
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_54
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_54
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_54 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1067
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_54 <= s_reg_315[55:48];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1208
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_54 <= s_reg_499;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1349
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_54 <= s_reg_564;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1490
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_54 <= s_reg_629;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2370
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_54 <= streamer_handler_N_Mux_8_4_15_4_52_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2370
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_54 <= streamer_handler_N_Mux_8_4_15_4_52_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_55
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_55
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_55
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_55 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1066
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_55 <= s_reg_315[63:56];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1207
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_55 <= s_reg_500;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1348
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_55 <= s_reg_565;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1489
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_55 <= s_reg_630;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2368
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_55 <= streamer_handler_N_Mux_8_4_15_4_51_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2368
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_55 <= streamer_handler_N_Mux_8_4_15_4_51_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_56
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_56
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_56
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_56 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1065
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_56 <= s_reg_315[71:64];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1206
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_56 <= s_reg_501;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1347
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_56 <= s_reg_566;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1488
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_56 <= s_reg_631;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2366
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_56 <= streamer_handler_N_Mux_8_4_15_4_50_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2366
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_56 <= streamer_handler_N_Mux_8_4_15_4_50_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_57
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_57
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_57
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_57 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1064
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_57 <= s_reg_315[79:72];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1205
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_57 <= s_reg_502;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1346
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_57 <= s_reg_567;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1487
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_57 <= s_reg_632;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2364
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_57 <= streamer_handler_N_Mux_8_4_15_4_49_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2364
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_57 <= streamer_handler_N_Mux_8_4_15_4_49_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_58
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_58
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_58
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_58 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1063
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_58 <= s_reg_315[87:80];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1204
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_58 <= s_reg_503;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1345
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_58 <= s_reg_568;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1486
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_58 <= s_reg_633;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2362
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_58 <= streamer_handler_N_Mux_8_4_15_4_48_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2362
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_58 <= streamer_handler_N_Mux_8_4_15_4_48_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_59
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_59
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_59
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_59 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1062
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_59 <= s_reg_315[95:88];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1203
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_59 <= s_reg_504;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1344
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_59 <= s_reg_569;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1485
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_59 <= s_reg_634;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2360
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_59 <= streamer_handler_N_Mux_8_4_15_4_47_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2360
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_59 <= streamer_handler_N_Mux_8_4_15_4_47_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_60
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_60
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_60
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_60 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1061
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_60 <= s_reg_315[103:96];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1202
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_60 <= s_reg_505;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1343
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_60 <= s_reg_570;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1484
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_60 <= s_reg_635;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2358
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_60 <= streamer_handler_N_Mux_8_4_15_4_46_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2358
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_60 <= streamer_handler_N_Mux_8_4_15_4_46_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_61
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_61
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_61
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_61 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1060
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_61 <= s_reg_315[111:104];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1201
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_61 <= s_reg_506;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1342
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_61 <= s_reg_571;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1483
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_61 <= s_reg_636;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2356
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_61 <= streamer_handler_N_Mux_8_4_15_4_45_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2356
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_61 <= streamer_handler_N_Mux_8_4_15_4_45_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_62
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_62
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_62
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_62 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1059
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_62 <= s_reg_315[119:112];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1200
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_62 <= s_reg_507;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1341
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_62 <= s_reg_572;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1482
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_62 <= s_reg_637;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2354
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_62 <= streamer_handler_N_Mux_8_4_15_4_44_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2354
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_62 <= streamer_handler_N_Mux_8_4_15_4_44_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_63
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_63
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_63
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_63 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1058
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:295:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_63 <= s_reg_315[127:120];
                          end 
                      end
                    7'd026: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1199
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:305:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_63 <= s_reg_508;
                          end 
                      end
                    7'd029: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1340
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:315:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_63 <= s_reg_573;
                          end 
                      end
                    7'd032: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1481
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:325:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            fwd_streamer_qkt_master_data_63 <= s_reg_638;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2352
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_63 <= streamer_handler_N_Mux_8_4_15_4_43_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2352
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:105:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            fwd_streamer_qkt_master_data_63 <= streamer_handler_N_Mux_8_4_15_4_43_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_0
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_0
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_0
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd001: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_0 && (!trig_hub_streamer_handler_slave_data_1 && trig_hub_streamer_handler_slave_data_3)) 
                          begin
                            // op:f_streamer_handler/OP1903
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_0 <= streamer_handler_N_Mux_8_16_14_4_25_out1;
                          end 
                      end
                    7'd044: 
                      begin
                        if (!s_reg_373 && streamer_handler_LessThan_1U_9_1_36_out1) 
                          begin
                            // op:f_streamer_handler/OP1903
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_0 <= streamer_handler_N_Mux_8_16_14_4_25_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_1
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_1
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_1
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd001: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_0 && (!trig_hub_streamer_handler_slave_data_1 && trig_hub_streamer_handler_slave_data_3)) 
                          begin
                            // op:f_streamer_handler/OP1886
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_1 <= streamer_handler_N_Mux_8_16_14_4_24_out1;
                          end 
                      end
                    7'd044: 
                      begin
                        if (!s_reg_373 && streamer_handler_LessThan_1U_9_1_36_out1) 
                          begin
                            // op:f_streamer_handler/OP1886
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_1 <= streamer_handler_N_Mux_8_16_14_4_24_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_2
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_2
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_2
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd001: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_0 && (!trig_hub_streamer_handler_slave_data_1 && trig_hub_streamer_handler_slave_data_3)) 
                          begin
                            // op:f_streamer_handler/OP1869
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_2 <= streamer_handler_N_Mux_8_16_14_4_23_out1;
                          end 
                      end
                    7'd044: 
                      begin
                        if (!s_reg_373 && streamer_handler_LessThan_1U_9_1_36_out1) 
                          begin
                            // op:f_streamer_handler/OP1869
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_2 <= streamer_handler_N_Mux_8_16_14_4_23_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_3
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_3
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_3
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd001: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_0 && (!trig_hub_streamer_handler_slave_data_1 && trig_hub_streamer_handler_slave_data_3)) 
                          begin
                            // op:f_streamer_handler/OP1852
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_3 <= streamer_handler_N_Mux_8_16_14_4_22_out1;
                          end 
                      end
                    7'd044: 
                      begin
                        if (!s_reg_373 && streamer_handler_LessThan_1U_9_1_36_out1) 
                          begin
                            // op:f_streamer_handler/OP1852
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_3 <= streamer_handler_N_Mux_8_16_14_4_22_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_4
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_4
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_4
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd001: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_0 && (!trig_hub_streamer_handler_slave_data_1 && trig_hub_streamer_handler_slave_data_3)) 
                          begin
                            // op:f_streamer_handler/OP1835
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_4 <= streamer_handler_N_Mux_8_16_14_4_21_out1;
                          end 
                      end
                    7'd044: 
                      begin
                        if (!s_reg_373 && streamer_handler_LessThan_1U_9_1_36_out1) 
                          begin
                            // op:f_streamer_handler/OP1835
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_4 <= streamer_handler_N_Mux_8_16_14_4_21_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_5
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_5
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_5
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd001: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_0 && (!trig_hub_streamer_handler_slave_data_1 && trig_hub_streamer_handler_slave_data_3)) 
                          begin
                            // op:f_streamer_handler/OP1818
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_5 <= streamer_handler_N_Mux_8_16_14_4_20_out1;
                          end 
                      end
                    7'd044: 
                      begin
                        if (!s_reg_373 && streamer_handler_LessThan_1U_9_1_36_out1) 
                          begin
                            // op:f_streamer_handler/OP1818
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_5 <= streamer_handler_N_Mux_8_16_14_4_20_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_6
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_6
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_6
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd001: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_0 && (!trig_hub_streamer_handler_slave_data_1 && trig_hub_streamer_handler_slave_data_3)) 
                          begin
                            // op:f_streamer_handler/OP1801
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_6 <= streamer_handler_N_Mux_8_16_14_4_19_out1;
                          end 
                      end
                    7'd044: 
                      begin
                        if (!s_reg_373 && streamer_handler_LessThan_1U_9_1_36_out1) 
                          begin
                            // op:f_streamer_handler/OP1801
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_6 <= streamer_handler_N_Mux_8_16_14_4_19_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_7
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_7
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_7
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd001: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_0 && (!trig_hub_streamer_handler_slave_data_1 && trig_hub_streamer_handler_slave_data_3)) 
                          begin
                            // op:f_streamer_handler/OP1784
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_7 <= streamer_handler_N_Mux_8_16_14_4_18_out1;
                          end 
                      end
                    7'd044: 
                      begin
                        if (!s_reg_373 && streamer_handler_LessThan_1U_9_1_36_out1) 
                          begin
                            // op:f_streamer_handler/OP1784
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_7 <= streamer_handler_N_Mux_8_16_14_4_18_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_8
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_8
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_8
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd001: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_0 && (!trig_hub_streamer_handler_slave_data_1 && trig_hub_streamer_handler_slave_data_3)) 
                          begin
                            // op:f_streamer_handler/OP1767
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_8 <= streamer_handler_N_Mux_8_16_14_4_17_out1;
                          end 
                      end
                    7'd044: 
                      begin
                        if (!s_reg_373 && streamer_handler_LessThan_1U_9_1_36_out1) 
                          begin
                            // op:f_streamer_handler/OP1767
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_8 <= streamer_handler_N_Mux_8_16_14_4_17_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_9
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_9
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_9
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd001: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_0 && (!trig_hub_streamer_handler_slave_data_1 && trig_hub_streamer_handler_slave_data_3)) 
                          begin
                            // op:f_streamer_handler/OP1750
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_9 <= streamer_handler_N_Mux_8_16_14_4_16_out1;
                          end 
                      end
                    7'd044: 
                      begin
                        if (!s_reg_373 && streamer_handler_LessThan_1U_9_1_36_out1) 
                          begin
                            // op:f_streamer_handler/OP1750
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_9 <= streamer_handler_N_Mux_8_16_14_4_16_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_10
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_10
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_10
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd001: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_0 && (!trig_hub_streamer_handler_slave_data_1 && trig_hub_streamer_handler_slave_data_3)) 
                          begin
                            // op:f_streamer_handler/OP1733
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_10 <= streamer_handler_N_Mux_8_16_14_4_15_out1;
                          end 
                      end
                    7'd044: 
                      begin
                        if (!s_reg_373 && streamer_handler_LessThan_1U_9_1_36_out1) 
                          begin
                            // op:f_streamer_handler/OP1733
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_10 <= streamer_handler_N_Mux_8_16_14_4_15_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_11
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_11
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_11
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd001: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_0 && (!trig_hub_streamer_handler_slave_data_1 && trig_hub_streamer_handler_slave_data_3)) 
                          begin
                            // op:f_streamer_handler/OP1716
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_11 <= streamer_handler_N_Mux_8_16_14_4_14_out1;
                          end 
                      end
                    7'd044: 
                      begin
                        if (!s_reg_373 && streamer_handler_LessThan_1U_9_1_36_out1) 
                          begin
                            // op:f_streamer_handler/OP1716
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_11 <= streamer_handler_N_Mux_8_16_14_4_14_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_12
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_12
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_12
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd001: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_0 && (!trig_hub_streamer_handler_slave_data_1 && trig_hub_streamer_handler_slave_data_3)) 
                          begin
                            // op:f_streamer_handler/OP1699
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_12 <= streamer_handler_N_Mux_8_16_14_4_13_out1;
                          end 
                      end
                    7'd044: 
                      begin
                        if (!s_reg_373 && streamer_handler_LessThan_1U_9_1_36_out1) 
                          begin
                            // op:f_streamer_handler/OP1699
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_12 <= streamer_handler_N_Mux_8_16_14_4_13_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_13
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_13
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_13
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd001: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_0 && (!trig_hub_streamer_handler_slave_data_1 && trig_hub_streamer_handler_slave_data_3)) 
                          begin
                            // op:f_streamer_handler/OP1682
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_13 <= streamer_handler_N_Mux_8_16_14_4_12_out1;
                          end 
                      end
                    7'd044: 
                      begin
                        if (!s_reg_373 && streamer_handler_LessThan_1U_9_1_36_out1) 
                          begin
                            // op:f_streamer_handler/OP1682
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_13 <= streamer_handler_N_Mux_8_16_14_4_12_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_14
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_14
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_14
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd001: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_0 && (!trig_hub_streamer_handler_slave_data_1 && trig_hub_streamer_handler_slave_data_3)) 
                          begin
                            // op:f_streamer_handler/OP1665
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_14 <= streamer_handler_N_Mux_8_16_14_4_11_out1;
                          end 
                      end
                    7'd044: 
                      begin
                        if (!s_reg_373 && streamer_handler_LessThan_1U_9_1_36_out1) 
                          begin
                            // op:f_streamer_handler/OP1665
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_14 <= streamer_handler_N_Mux_8_16_14_4_11_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_15
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_15
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_15
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd001: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_0 && (!trig_hub_streamer_handler_slave_data_1 && trig_hub_streamer_handler_slave_data_3)) 
                          begin
                            // op:f_streamer_handler/OP1648
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_15 <= streamer_handler_N_Mux_8_16_14_4_10_out1;
                          end 
                      end
                    7'd044: 
                      begin
                        if (!s_reg_373 && streamer_handler_LessThan_1U_9_1_36_out1) 
                          begin
                            // op:f_streamer_handler/OP1648
                            // at: streamer_handler.cc:115:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:115:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkv_out_data_15 <= streamer_handler_N_Mux_8_16_14_4_10_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_0
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_0
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_0
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd039: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP1939
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:117:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkt_out_data_0 <= conv_kernel_qkv_out_data_0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_1
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_1
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd039: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP1938
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:117:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkt_out_data_1 <= conv_kernel_qkv_out_data_1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_2
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_2
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd039: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP1937
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:117:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkt_out_data_2 <= conv_kernel_qkv_out_data_2;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_3
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_3
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd039: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP1936
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:117:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkt_out_data_3 <= conv_kernel_qkv_out_data_3;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_4
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_4
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd039: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP1935
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:117:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkt_out_data_4 <= conv_kernel_qkv_out_data_4;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_5
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_5
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd039: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP1934
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:117:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkt_out_data_5 <= conv_kernel_qkv_out_data_5;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_6
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_6
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_6
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd039: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP1933
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:117:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkt_out_data_6 <= conv_kernel_qkv_out_data_6;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_7
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_7
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_7
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd039: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP1932
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:117:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkt_out_data_7 <= conv_kernel_qkv_out_data_7;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_8
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_8
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_8
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd039: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP1931
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:117:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkt_out_data_8 <= conv_kernel_qkv_out_data_8;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_9
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_9
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_9
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd039: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP1930
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:117:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkt_out_data_9 <= conv_kernel_qkv_out_data_9;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_10
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_10
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_10
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd039: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP1929
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:117:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkt_out_data_10 <= conv_kernel_qkv_out_data_10;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_11
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_11
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_11
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd039: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP1928
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:117:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkt_out_data_11 <= conv_kernel_qkv_out_data_11;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_12
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_12
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_12
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd039: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP1927
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:117:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkt_out_data_12 <= conv_kernel_qkv_out_data_12;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_13
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_13
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_13
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd039: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP1926
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:117:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkt_out_data_13 <= conv_kernel_qkv_out_data_13;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_14
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_14
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_14
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd039: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP1925
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:117:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkt_out_data_14 <= conv_kernel_qkv_out_data_14;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_15
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_15
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_15
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd039: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP1924
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:117:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            conv_kernel_qkt_out_data_15 <= conv_kernel_qkv_out_data_15;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_stall0
    // Sharing or Control mux
    // Sharing/Controlling 9 operation(s) on drive_stall0
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:984:40
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1039:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1059:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1005:55
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1054:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1077:2
    always @*
      begin : drive_stall0
        case (global_state) 
          7'd001: 
            begin
              // op:f_streamer_handler/OP584
              // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1054:2
              // Call Stack: 
              // in function wait_trig called from streamer_handler.cc:378:41
              stall0 = streamer_handler_Not_1U_1U_4_122_out1;
            end
          7'd037, 7'd046, 7'd060, 7'd067: 
            begin
              // op:f_streamer_handler/OP1628
              // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1077:2
              // Call Stack: 
              // in function done called from streamer_handler.cc:444:45
              stall0 = streamer_handler_And_1Ux1U_1U_4_5_out1;
            end
          default: 
            begin
              stall0 = 1'b0;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_0
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_0
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP277
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_12_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2736
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_12_0 <= stream_acc_port_3_data[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_1
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_1
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP276
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_12_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2735
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_12_1 <= stream_acc_port_3_data[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_2
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_2
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP275
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_12_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2734
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_12_2 <= stream_acc_port_3_data[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_3
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_3
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP274
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_12_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2733
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_12_3 <= stream_acc_port_3_data[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_4
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_4
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_4
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP273
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_12_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2732
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_12_4 <= stream_acc_port_3_data[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_5
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_5
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_5
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP272
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_12_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2731
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_12_5 <= stream_acc_port_3_data[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_6
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_6
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_6
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP271
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_12_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2730
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_12_6 <= stream_acc_port_3_data[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_7
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_7
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_7
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP270
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_12_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2729
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_12_7 <= stream_acc_port_3_data[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_8
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_8
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_8
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP269
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_12_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2728
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_12_8 <= stream_acc_port_3_data[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_9
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_9
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_9
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP268
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_12_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2727
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_12_9 <= stream_acc_port_3_data[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_10
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_10
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_10
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP267
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_12_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2726
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_12_10 <= stream_acc_port_3_data[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_11
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_11
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_11
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP266
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_12_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2725
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_12_11 <= stream_acc_port_3_data[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_12
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_12
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_12
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP265
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_12_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2724
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_12_12 <= stream_acc_port_3_data[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_13
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_13
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_13
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP264
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_12_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2723
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_12_13 <= stream_acc_port_3_data[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_14
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_14
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_14
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP263
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_12_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2722
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_12_14 <= stream_acc_port_3_data[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_15
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_12_15
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_15
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP262
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_12_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2721
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_12_15 <= stream_acc_port_3_data[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_0
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_0
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP293
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_13_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2752
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_13_0 <= stream_acc_port_3_data[135:128];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_1
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_1
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP292
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_13_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2751
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_13_1 <= stream_acc_port_3_data[143:136];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_2
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_2
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP291
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_13_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2750
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_13_2 <= stream_acc_port_3_data[151:144];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_3
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_3
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP290
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_13_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2749
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_13_3 <= stream_acc_port_3_data[159:152];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_4
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_4
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_4
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP289
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_13_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2748
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_13_4 <= stream_acc_port_3_data[167:160];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_5
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_5
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_5
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP288
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_13_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2747
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_13_5 <= stream_acc_port_3_data[175:168];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_6
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_6
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_6
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP287
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_13_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2746
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_13_6 <= stream_acc_port_3_data[183:176];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_7
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_7
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_7
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP286
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_13_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2745
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_13_7 <= stream_acc_port_3_data[191:184];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_8
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_8
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_8
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP285
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_13_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2744
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_13_8 <= stream_acc_port_3_data[199:192];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_9
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_9
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_9
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP284
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_13_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2743
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_13_9 <= stream_acc_port_3_data[207:200];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_10
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_10
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_10
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP283
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_13_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2742
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_13_10 <= stream_acc_port_3_data[215:208];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_11
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_11
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_11
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP282
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_13_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2741
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_13_11 <= stream_acc_port_3_data[223:216];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_12
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_12
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_12
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP281
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_13_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2740
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_13_12 <= stream_acc_port_3_data[231:224];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_13
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_13
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_13
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP280
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_13_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2739
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_13_13 <= stream_acc_port_3_data[239:232];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_14
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_14
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_14
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP279
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_13_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2738
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_13_14 <= stream_acc_port_3_data[247:240];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_15
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_13_15
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_15
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP278
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_13_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2737
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_13_15 <= stream_acc_port_3_data[255:248];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_0
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_0
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP309
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_14_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2768
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_14_0 <= stream_acc_port_3_data[263:256];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_1
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_1
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP308
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_14_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2767
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_14_1 <= stream_acc_port_3_data[271:264];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_2
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_2
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP307
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_14_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2766
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_14_2 <= stream_acc_port_3_data[279:272];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_3
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_3
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP306
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_14_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2765
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_14_3 <= stream_acc_port_3_data[287:280];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_4
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_4
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_4
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP305
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_14_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2764
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_14_4 <= stream_acc_port_3_data[295:288];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_5
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_5
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_5
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP304
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_14_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2763
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_14_5 <= stream_acc_port_3_data[303:296];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_6
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_6
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_6
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP303
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_14_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2762
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_14_6 <= stream_acc_port_3_data[311:304];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_7
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_7
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_7
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP302
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_14_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2761
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_14_7 <= stream_acc_port_3_data[319:312];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_8
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_8
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_8
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP301
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_14_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2760
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_14_8 <= stream_acc_port_3_data[327:320];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_9
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_9
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_9
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP300
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_14_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2759
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_14_9 <= stream_acc_port_3_data[335:328];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_10
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_10
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_10
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP299
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_14_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2758
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_14_10 <= stream_acc_port_3_data[343:336];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_11
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_11
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_11
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP298
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_14_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2757
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_14_11 <= stream_acc_port_3_data[351:344];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_12
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_12
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_12
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP297
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_14_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2756
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_14_12 <= stream_acc_port_3_data[359:352];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_13
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_13
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_13
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP296
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_14_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2755
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_14_13 <= stream_acc_port_3_data[367:360];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_14
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_14
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_14
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP295
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_14_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2754
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_14_14 <= stream_acc_port_3_data[375:368];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_15
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_14_15
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_15
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP294
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_14_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2753
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_14_15 <= stream_acc_port_3_data[383:376];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_0
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_0
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP325
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_15_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2784
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_15_0 <= stream_acc_port_3_data[391:384];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_1
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_1
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP324
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_15_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2783
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_15_1 <= stream_acc_port_3_data[399:392];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_2
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_2
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP323
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_15_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2782
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_15_2 <= stream_acc_port_3_data[407:400];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_3
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_3
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP322
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_15_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2781
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_15_3 <= stream_acc_port_3_data[415:408];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_4
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_4
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_4
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP321
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_15_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2780
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_15_4 <= stream_acc_port_3_data[423:416];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_5
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_5
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_5
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP320
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_15_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2779
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_15_5 <= stream_acc_port_3_data[431:424];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_6
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_6
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_6
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP319
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_15_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2778
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_15_6 <= stream_acc_port_3_data[439:432];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_7
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_7
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_7
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP318
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_15_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2777
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_15_7 <= stream_acc_port_3_data[447:440];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_8
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_8
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_8
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP317
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_15_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2776
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_15_8 <= stream_acc_port_3_data[455:448];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_9
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_9
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_9
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP316
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_15_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2775
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_15_9 <= stream_acc_port_3_data[463:456];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_10
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_10
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_10
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP315
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_15_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2774
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_15_10 <= stream_acc_port_3_data[471:464];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_11
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_11
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_11
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP314
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_15_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2773
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_15_11 <= stream_acc_port_3_data[479:472];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_12
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_12
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_12
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP313
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_15_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2772
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_15_12 <= stream_acc_port_3_data[487:480];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_13
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_13
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_13
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP312
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_15_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2771
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_15_13 <= stream_acc_port_3_data[495:488];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_14
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_14
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_14
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP311
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_15_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2770
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_15_14 <= stream_acc_port_3_data[503:496];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_15
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_conv_kernel_reg_15_15
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_15
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP310
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            conv_kernel_reg_15_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2769
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            conv_kernel_reg_15_15 <= stream_acc_port_3_data[511:504];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_277
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_s_reg_277
    // at: streamer_handler.cc:50:40
    // at: streamer_handler.cc:159:9
    // at: streamer_handler.cc:119:68
    // at: streamer_handler.cc:224:9
    // at: streamer_handler.cc:187:5
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_277
        if (rst == 1'b0) 
          begin
            s_reg_277 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd001: 
                      begin
                        if (trig_hub_streamer_handler_slave_data_0) 
                          begin
                          end 
                        else 
                          begin
                            if (trig_hub_streamer_handler_slave_data_1) 
                              begin
                                // op:f_streamer_handler/OP2052
                                // at: streamer_handler.cc:50:40
                                // Call Stack: 
                                // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                                s_reg_277 <= {1'b0, streamer_handler_Add_7U_4_4_9_out1};
                              end 
                            else 
                              begin
                                if (!trig_hub_streamer_handler_slave_data_3 && trig_hub_streamer_handler_slave_data_2) 
                                  begin
                                    // op:f_streamer_handler/OP598
                                    // at: streamer_handler.cc:159:9
                                    // Call Stack: 
                                    // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                                    s_reg_277 <= 8'd000;
                                  end 
                              end
                          end
                      end
                    7'd007: 
                      begin
                        if (fwd_streamer_qkv_master_ready) 
                          begin
                            if (s_reg_373) 
                              begin
                              end 
                            else 
                              begin
                                if (streamer_handler_LessThan_1U_8_4_38_out1) 
                                  begin
                                    // op:f_streamer_handler/OP598
                                    // at: streamer_handler.cc:159:9
                                    // Call Stack: 
                                    // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                                    s_reg_277 <= {1'b0, streamer_handler_Add_7U_4_4_9_out1};
                                  end 
                                else 
                                  begin
                                    // op:f_streamer_handler/OP651
                                    // at: streamer_handler.cc:187:5
                                    // Call Stack: 
                                    // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                                    s_reg_277 <= 8'd000;
                                  end
                              end
                          end 
                      end
                    7'd014: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            if (streamer_handler_LessThan_1U_8_4_110_out1) 
                              begin
                                // op:f_streamer_handler/OP651
                                // at: streamer_handler.cc:187:5
                                // Call Stack: 
                                // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                                s_reg_277 <= s_reg_380;
                              end 
                            else 
                              begin
                                // op:f_streamer_handler/OP776
                                // at: streamer_handler.cc:224:9
                                // Call Stack: 
                                // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                                s_reg_277 <= 8'd000;
                              end
                          end 
                      end
                    7'd019: 
                      begin
                        if (fwd_streamer_qkv_master_ready) 
                          begin
                            if (s_reg_373) 
                              begin
                              end 
                            else 
                              begin
                                if (streamer_handler_LessThan_1U_8_4_38_out1) 
                                  begin
                                    // op:f_streamer_handler/OP776
                                    // at: streamer_handler.cc:224:9
                                    // Call Stack: 
                                    // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                                    s_reg_277 <= {1'b0, streamer_handler_Add_7U_4_4_9_out1};
                                  end 
                                else 
                                  begin
                                    if (streamer_handler_LessThan_1U_7_1_114_out1) 
                                      begin
                                        // op:f_streamer_handler/OP776
                                        // at: streamer_handler.cc:224:9
                                        // Call Stack: 
                                        // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                                        s_reg_277 <= 8'd000;
                                      end 
                                  end
                              end
                          end 
                      end
                    7'd040: 
                      begin
                        if (conv_kernel_qkt_out_ready) 
                          begin
                            // op:f_streamer_handler/OP1995
                            // at: streamer_handler.cc:119:68
                            // Call Stack: 
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            s_reg_277 <= {1'b0, streamer_handler_Add_7U_4_4_9_out1};
                          end 
                      end
                    7'd044: 
                      begin
                        if (s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP1995
                            // at: streamer_handler.cc:119:68
                            // Call Stack: 
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            s_reg_277 <= {1'b0, streamer_handler_Add_7U_4_4_9_out1};
                          end 
                      end
                    7'd053: 
                      begin
                        if (s_reg_373) 
                          begin
                          end 
                        else 
                          begin
                            if (streamer_handler_LessThan_1U_8_4_34_out1) 
                              begin
                                // op:f_streamer_handler/OP2052
                                // at: streamer_handler.cc:50:40
                                // Call Stack: 
                                // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                                s_reg_277 <= {1'b0, streamer_handler_Add_7U_4_4_9_out1};
                              end 
                          end
                      end
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2093
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_277 <= stream_acc_port_0_data[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_310
    // Sharing or Control mux
    // Sharing/Controlling 9 operation(s) on drive_s_reg_310
    // at: streamer_handler.cc:113:52
    // at: streamer_handler.cc:72:42
    // at: streamer_handler.cc:251:5
    // at: streamer_handler.cc:251:66
    // at: streamer_handler.cc:158:39
    // at: streamer_handler.cc:160:13
    // at: streamer_handler.cc:190:9
    // at: streamer_handler.cc:223:5
    // at: streamer_handler.cc:51:9
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_310
        if (rst == 1'b0) 
          begin
            s_reg_310 <= 6'd00;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd001: 
                      begin
                        if (trig_hub_streamer_handler_slave_data_0) 
                          begin
                          end 
                        else 
                          begin
                            if (trig_hub_streamer_handler_slave_data_1) 
                              begin
                                // op:f_streamer_handler/OP2008
                                // at: streamer_handler.cc:51:9
                                // Call Stack: 
                                // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                                s_reg_310 <= 6'd00;
                              end 
                            else 
                              begin
                                if (trig_hub_streamer_handler_slave_data_3) 
                                  begin
                                    // op:f_streamer_handler/OP1998
                                    // at: streamer_handler.cc:113:52
                                    // Call Stack: 
                                    // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                                    s_reg_310 <= {1'b0, streamer_handler_Add_5U_11_4_26_out1};
                                  end 
                                else 
                                  begin
                                    if (trig_hub_streamer_handler_slave_data_2) 
                                      begin
                                        // op:f_streamer_handler/OP600
                                        // at: streamer_handler.cc:160:13
                                        // Call Stack: 
                                        // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                                        s_reg_310 <= 6'd00;
                                      end 
                                  end
                              end
                          end
                      end
                    7'd003, 7'd008, 7'd015, 7'd048: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP600
                            // at: streamer_handler.cc:160:13
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_310 <= {4'b0000, s_reg_310[1:0]};
                          end
                      end
                    7'd006: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP647
                            // at: streamer_handler.cc:158:39
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_310 <= {{ 3 {streamer_handler_Add_3U_10_4_31_out1[2]}}, streamer_handler_Add_3U_10_4_31_out1};
                          end 
                      end
                    7'd007: 
                      begin
                        if (fwd_streamer_qkv_master_ready) 
                          begin
                            if (s_reg_373) 
                              begin
                                // op:f_streamer_handler/OP600
                                // at: streamer_handler.cc:160:13
                                // Call Stack: 
                                // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                                s_reg_310 <= {4'b0000, s_reg_370};
                              end 
                            else 
                              begin
                                // op:f_streamer_handler/OP653
                                // at: streamer_handler.cc:190:9
                                // Call Stack: 
                                // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                                s_reg_310 <= 6'd00;
                              end
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP647
                            // at: streamer_handler.cc:158:39
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_310 <= {{ 3 {streamer_handler_Add_3U_10_4_31_out1[2]}}, streamer_handler_Add_3U_10_4_31_out1};
                          end
                      end
                    7'd012: 
                      begin
                        if (fwd_streamer_qkv_master_ready && streamer_handler_LessThan_1U_7_1_109_out1) 
                          begin
                            // op:f_streamer_handler/OP653
                            // at: streamer_handler.cc:190:9
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_310 <= {4'b0000, s_reg_370};
                          end 
                      end
                    7'd014: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP774
                            // at: streamer_handler.cc:223:5
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_310 <= 6'd00;
                          end 
                      end
                    7'd019: 
                      begin
                        if (fwd_streamer_qkv_master_ready) 
                          begin
                            if (s_reg_373) 
                              begin
                                // op:f_streamer_handler/OP774
                                // at: streamer_handler.cc:223:5
                                // Call Stack: 
                                // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                                s_reg_310 <= {4'b0000, s_reg_310[1:0]};
                              end 
                            else 
                              begin
                                if (streamer_handler_LessThan_1U_8_4_38_out1) 
                                  begin
                                    // op:f_streamer_handler/OP774
                                    // at: streamer_handler.cc:223:5
                                    // Call Stack: 
                                    // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                                    s_reg_310 <= {4'b0000, s_reg_310[1:0]};
                                  end 
                                else 
                                  begin
                                    if (streamer_handler_LessThan_1U_7_1_114_out1) 
                                      begin
                                        // op:f_streamer_handler/OP774
                                        // at: streamer_handler.cc:223:5
                                        // Call Stack: 
                                        // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                                        s_reg_310 <= {4'b0000, s_reg_370};
                                      end 
                                    else 
                                      begin
                                        // op:f_streamer_handler/OP829
                                        // at: streamer_handler.cc:251:5
                                        // Call Stack: 
                                        // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                                        s_reg_310 <= 6'd00;
                                      end
                                  end
                              end
                          end 
                      end
                    7'd020: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1622
                            // at: streamer_handler.cc:251:66
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_310 <= {1'b0, streamer_handler_Add_5U_11_4_117_out1};
                          end 
                      end
                    7'd044: 
                      begin
                        if (!s_reg_373 && streamer_handler_LessThan_1U_9_1_36_out1) 
                          begin
                            // op:f_streamer_handler/OP1998
                            // at: streamer_handler.cc:113:52
                            // Call Stack: 
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            s_reg_310 <= {1'b0, streamer_handler_Add_5U_11_4_26_out1};
                          end 
                      end
                    7'd053: 
                      begin
                        if (s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2008
                            // at: streamer_handler.cc:51:9
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_310 <= {4'b0000, s_reg_370};
                          end 
                        else 
                          begin
                            if (streamer_handler_LessThan_1U_8_4_34_out1) 
                              begin
                                // op:f_streamer_handler/OP2008
                                // at: streamer_handler.cc:51:9
                                // Call Stack: 
                                // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                                s_reg_310 <= 6'd00;
                              end 
                            else 
                              begin
                                // op:f_streamer_handler/OP2486
                                // at: streamer_handler.cc:72:42
                                // Call Stack: 
                                // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                                s_reg_310 <= {1'b0, streamer_handler_Add_5U_11_4_39_out1};
                              end
                          end
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && (!s_reg_373 && streamer_handler_LessThan_1U_9_1_108_out1)) 
                          begin
                            // op:f_streamer_handler/OP2486
                            // at: streamer_handler.cc:72:42
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_310 <= {1'b0, streamer_handler_Add_5U_11_4_39_out1};
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_312
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_s_reg_312
    // at: cynw_blocking_get.h:290:24
    // at: cynw_blocking_get.h:290:11
    // at: streamer_handler.cc:20:15
    // at: streamer_handler.cc:261:17
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_312
        if (rst == 1'b0) 
          begin
            s_reg_312 <= 512'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd003, 7'd008, 7'd015, 7'd048: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP604
                            // at: cynw_blocking_get.h:290:24
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            s_reg_312 <= stream_acc_port_0_data;
                          end 
                      end
                    7'd020, 7'd062: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP850
                            // at: streamer_handler.cc:261:17
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:261:17
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_312 <= {384'b0, stream_acc_port_0_data[127:0]};
                          end 
                      end
                    7'd021, 7'd063: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP850
                            // at: streamer_handler.cc:261:17
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:261:17
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_312 <= {384'b0, s_reg_312[127:0]};
                          end
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_313
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_s_reg_313
    // at: streamer_handler.cc:20:15
    // at: streamer_handler.cc:261:17
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_313
        if (rst == 1'b0) 
          begin
            s_reg_313 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd020, 7'd062: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP854
                            // at: streamer_handler.cc:261:17
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:261:17
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_313 <= stream_acc_port_0_data[255:128];
                          end 
                      end
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2109
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_313 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, stream_acc_port_0_data[135:128]};
                          end 
                      end
                    7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP2109
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_313 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_313[7:0]};
                          end
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_314
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_s_reg_314
    // at: streamer_handler.cc:20:15
    // at: streamer_handler.cc:261:17
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_314
        if (rst == 1'b0) 
          begin
            s_reg_314 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd020, 7'd062: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP858
                            // at: streamer_handler.cc:261:17
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:261:17
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_314 <= stream_acc_port_0_data[383:256];
                          end 
                      end
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2125
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_314 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, stream_acc_port_0_data[263:256]};
                          end 
                      end
                    7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP2125
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_314 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_314[7:0]};
                          end
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_315
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_s_reg_315
    // at: streamer_handler.cc:20:15
    // at: streamer_handler.cc:261:17
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_315
        if (rst == 1'b0) 
          begin
            s_reg_315 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd020, 7'd062: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP862
                            // at: streamer_handler.cc:261:17
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:261:17
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_315 <= stream_acc_port_0_data[511:384];
                          end 
                      end
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2141
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_315 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, stream_acc_port_0_data[391:384]};
                          end 
                      end
                    7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP2141
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_315 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_315[7:0]};
                          end
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_316
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_s_reg_316
    // at: streamer_handler.cc:158:5
    // at: streamer_handler.cc:97:34
    // at: streamer_handler.cc:225:38
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_316
        if (rst == 1'b0) 
          begin
            s_reg_316 <= 4'd00;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd001: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_0 && (!trig_hub_streamer_handler_slave_data_1 && (!trig_hub_streamer_handler_slave_data_3 && trig_hub_streamer_handler_slave_data_2))) 
                          begin
                            // op:f_streamer_handler/OP596
                            // at: streamer_handler.cc:158:5
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_316 <= 4'd00;
                          end 
                      end
                    7'd003: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP596
                            // at: streamer_handler.cc:158:5
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_316 <= {s_reg_316[2], s_reg_316[2:0]};
                          end
                      end
                    7'd007: 
                      begin
                        if (fwd_streamer_qkv_master_ready) 
                          begin
                            if (s_reg_373) 
                              begin
                                // op:f_streamer_handler/OP596
                                // at: streamer_handler.cc:158:5
                                // Call Stack: 
                                // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                                s_reg_316 <= {s_reg_316[2], s_reg_316[2:0]};
                              end 
                            else 
                              begin
                                if (streamer_handler_LessThan_1U_8_4_38_out1) 
                                  begin
                                    // op:f_streamer_handler/OP596
                                    // at: streamer_handler.cc:158:5
                                    // Call Stack: 
                                    // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                                    s_reg_316 <= {s_reg_316[2], s_reg_316[2:0]};
                                  end 
                                else 
                                  begin
                                    if (streamer_handler_LessThan_1U_13_4_35_out1) 
                                      begin
                                        // op:f_streamer_handler/OP596
                                        // at: streamer_handler.cc:158:5
                                        // Call Stack: 
                                        // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                                        s_reg_316 <= {s_reg_310[2], s_reg_310[2:0]};
                                      end 
                                  end
                              end
                          end 
                      end
                    7'd017: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP819
                            // at: streamer_handler.cc:225:38
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_316 <= {2'b00, streamer_handler_Add_2U_1_4_111_out1};
                          end 
                      end
                    7'd018: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP819
                            // at: streamer_handler.cc:225:38
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_316 <= {2'b00, streamer_handler_Add_2U_1_4_111_out1};
                          end
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2483
                            // at: streamer_handler.cc:97:34
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_316 <= {1'b0, streamer_handler_Add_3U_10_4_41_out1};
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready) 
                          begin
                            if (s_reg_373) 
                              begin
                                // op:f_streamer_handler/OP2483
                                // at: streamer_handler.cc:97:34
                                // Call Stack: 
                                // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                                s_reg_316 <= {1'b0, streamer_handler_Add_3U_10_4_41_out1};
                              end 
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_341
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_s_reg_341
    // at: cynw_blocking_get.h:290:11
    // at: cynw_blocking_get.h:290:24
    // at: streamer_handler.cc:21:15
    // at: streamer_handler.cc:277:19
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_341
        if (rst == 1'b0) 
          begin
            s_reg_341 <= 512'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd004, 7'd009, 7'd016, 7'd049: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP609
                            // at: cynw_blocking_get.h:290:24
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            s_reg_341 <= stream_acc_port_1_data;
                          end 
                      end
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP866
                            // at: streamer_handler.cc:277:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:277:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_341 <= {504'b0, stream_acc_port_1_data[7:0]};
                          end 
                      end
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP866
                            // at: streamer_handler.cc:277:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:277:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_341 <= {504'b0, s_reg_341[7:0]};
                          end
                      end
                    7'd063: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP2514
                            // at: streamer_handler.cc:21:15
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:21:15
                            // in function get_kernel called from streamer_handler.cc:392:13
                            s_reg_341 <= {384'b0, stream_acc_port_1_data[127:0]};
                          end 
                      end
                    7'd064: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP2514
                            // at: streamer_handler.cc:21:15
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:21:15
                            // in function get_kernel called from streamer_handler.cc:392:13
                            s_reg_341 <= {384'b0, s_reg_341[127:0]};
                          end
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_348
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_s_reg_348
    // at: cynw_blocking_get.h:290:11
    // at: cynw_blocking_get.h:290:24
    // at: streamer_handler.cc:22:15
    // at: streamer_handler.cc:282:19
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_348
        if (rst == 1'b0) 
          begin
            s_reg_348 <= 512'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd005, 7'd010, 7'd017, 7'd050: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP614
                            // at: cynw_blocking_get.h:290:24
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            s_reg_348 <= stream_acc_port_2_data;
                          end 
                      end
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP870
                            // at: streamer_handler.cc:282:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:282:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_348 <= {504'b0, stream_acc_port_2_data[7:0]};
                          end 
                      end
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP870
                            // at: streamer_handler.cc:282:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:282:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_348 <= {504'b0, s_reg_348[7:0]};
                          end
                      end
                    7'd064: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP2515
                            // at: streamer_handler.cc:22:15
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:22:15
                            // in function get_kernel called from streamer_handler.cc:392:13
                            s_reg_348 <= {384'b0, stream_acc_port_2_data[127:0]};
                          end 
                      end
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP2515
                            // at: streamer_handler.cc:22:15
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:22:15
                            // in function get_kernel called from streamer_handler.cc:392:13
                            s_reg_348 <= {384'b0, s_reg_348[127:0]};
                          end
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_350
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_350
    // at: array:94:12
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_350
        if (rst == 1'b0) 
          begin
            s_reg_350 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd041: 
                      begin
                        if (fwd_qkt_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP1950
                            // at: array:94:12
                            // Call Stack: 
                            // in function operator= called from cynw_blocking_get.h:290:11
                            // in function get called from cynw_blocking_get.h:307:8
                            s_reg_350 <= fwd_qkt_streamer_conv_slave_data_1;
                          end 
                      end
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2095
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_350 <= stream_acc_port_0_data[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_351
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_351
    // at: array:94:12
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_351
        if (rst == 1'b0) 
          begin
            s_reg_351 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd041: 
                      begin
                        if (fwd_qkt_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP1951
                            // at: array:94:12
                            // Call Stack: 
                            // in function operator= called from cynw_blocking_get.h:290:11
                            // in function get called from cynw_blocking_get.h:307:8
                            s_reg_351 <= fwd_qkt_streamer_conv_slave_data_2;
                          end 
                      end
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2096
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_351 <= stream_acc_port_0_data[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_352
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_352
    // at: array:94:12
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_352
        if (rst == 1'b0) 
          begin
            s_reg_352 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd041: 
                      begin
                        if (fwd_qkt_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP1952
                            // at: array:94:12
                            // Call Stack: 
                            // in function operator= called from cynw_blocking_get.h:290:11
                            // in function get called from cynw_blocking_get.h:307:8
                            s_reg_352 <= fwd_qkt_streamer_conv_slave_data_3;
                          end 
                      end
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2097
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_352 <= stream_acc_port_0_data[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_370
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_s_reg_370
    // at: streamer_handler.cc:160:38
    // at: streamer_handler.cc:51:34
    // at: streamer_handler.cc:190:34
    // at: streamer_handler.cc:223:39
    // at: streamer_handler.cc:225:13
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_370
        if (rst == 1'b0) 
          begin
            s_reg_370 <= 2'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd005: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP641
                            // at: streamer_handler.cc:160:38
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_370 <= streamer_handler_Add_2U_1_4_28_out1;
                          end 
                      end
                    7'd006: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP641
                            // at: streamer_handler.cc:160:38
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_370 <= streamer_handler_Add_2U_1_4_28_out1;
                          end
                      end
                    7'd011: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP694
                            // at: streamer_handler.cc:190:34
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_370 <= streamer_handler_Add_2U_1_4_107_out1;
                          end 
                      end
                    7'd012: 
                      begin
                        if (fwd_streamer_qkv_master_ready) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP694
                            // at: streamer_handler.cc:190:34
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_370 <= streamer_handler_Add_2U_1_4_107_out1;
                          end
                      end
                    7'd014: 
                      begin
                        if (acc_stream_port_ready && !streamer_handler_LessThan_1U_8_4_110_out1) 
                          begin
                            // op:f_streamer_handler/OP778
                            // at: streamer_handler.cc:225:13
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_370 <= 2'd0;
                          end 
                      end
                    7'd018: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP825
                            // at: streamer_handler.cc:223:39
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_370 <= streamer_handler_Add_2U_1_4_112_out1;
                          end 
                      end
                    7'd019: 
                      begin
                        if (fwd_streamer_qkv_master_ready) 
                          begin
                            if (s_reg_373) 
                              begin
                                // op:f_streamer_handler/OP778
                                // at: streamer_handler.cc:225:13
                                // Call Stack: 
                                // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                                s_reg_370 <= s_reg_316[1:0];
                              end 
                            else 
                              begin
                                if (streamer_handler_LessThan_1U_8_4_38_out1) 
                                  begin
                                    // op:f_streamer_handler/OP778
                                    // at: streamer_handler.cc:225:13
                                    // Call Stack: 
                                    // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                                    s_reg_370 <= 2'd0;
                                  end 
                                else 
                                  begin
                                    if (streamer_handler_LessThan_1U_7_1_114_out1) 
                                      begin
                                        // op:f_streamer_handler/OP778
                                        // at: streamer_handler.cc:225:13
                                        // Call Stack: 
                                        // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                                        s_reg_370 <= 2'd0;
                                      end 
                                  end
                              end
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP825
                            // at: streamer_handler.cc:223:39
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_370 <= streamer_handler_Add_2U_1_4_112_out1;
                          end
                      end
                    7'd051: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2049
                            // at: streamer_handler.cc:51:34
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_370 <= streamer_handler_Add_2U_1_4_29_out1;
                          end 
                      end
                    7'd052: 
                      begin
                        if (fwd_streamer_qkv_master_ready) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP2049
                            // at: streamer_handler.cc:51:34
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_370 <= streamer_handler_Add_2U_1_4_29_out1;
                          end
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_373
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_s_reg_373
    // at: streamer_handler.cc:51:28
    // at: streamer_handler.cc:160:32
    // at: streamer_handler.cc:225:32
    // at: streamer_handler.cc:119:44
    // at: streamer_handler.cc:97:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_373
        if (rst == 1'b0) 
          begin
            s_reg_373 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd006: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP642
                            // at: streamer_handler.cc:160:32
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_373 <= streamer_handler_LessThan_1U_7_1_32_out1;
                          end 
                      end
                    7'd007: 
                      begin
                        if (fwd_streamer_qkv_master_ready) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP642
                            // at: streamer_handler.cc:160:32
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_373 <= streamer_handler_LessThan_1U_7_1_32_out1;
                          end
                      end
                    7'd018: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP820
                            // at: streamer_handler.cc:225:32
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_373 <= streamer_handler_LessThan_1U_7_1_113_out1;
                          end 
                      end
                    7'd019: 
                      begin
                        if (fwd_streamer_qkv_master_ready) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP820
                            // at: streamer_handler.cc:225:32
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_373 <= streamer_handler_LessThan_1U_7_1_113_out1;
                          end
                      end
                    7'd043: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1996
                            // at: streamer_handler.cc:119:44
                            // Call Stack: 
                            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
                            s_reg_373 <= streamer_handler_LessThan_1U_8_4_33_out1;
                          end 
                      end
                    7'd052: 
                      begin
                        if (fwd_streamer_qkv_master_ready) 
                          begin
                            // op:f_streamer_handler/OP2050
                            // at: streamer_handler.cc:51:28
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_373 <= streamer_handler_LessThan_1U_7_1_30_out1;
                          end 
                      end
                    7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2484
                            // at: streamer_handler.cc:97:28
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_373 <= streamer_handler_LessThan_1U_0_1_42_out1;
                          end 
                      end
                    7'd058: 
                      begin
                        if (fwd_streamer_qkt_master_ready && s_reg_373) 
                          begin
                            // op:f_streamer_handler/OP2484
                            // at: streamer_handler.cc:97:28
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_373 <= streamer_handler_LessThan_1U_0_1_42_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_380
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_s_reg_380
    // at: array:94:12
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:187:64
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_380
        if (rst == 1'b0) 
          begin
            s_reg_380 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd008: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP770
                            // at: streamer_handler.cc:187:64
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_380 <= {1'b0, streamer_handler_Add_7U_4_4_9_out1};
                          end 
                      end
                    7'd041: 
                      begin
                        if (fwd_qkt_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP1949
                            // at: array:94:12
                            // Call Stack: 
                            // in function operator= called from cynw_blocking_get.h:290:11
                            // in function get called from cynw_blocking_get.h:307:8
                            s_reg_380 <= fwd_qkt_streamer_conv_slave_data_0;
                          end 
                      end
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2094
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_380 <= stream_acc_port_0_data[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_384
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_384
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_384
        if (rst == 1'b0) 
          begin
            s_reg_384 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2098
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_384 <= stream_acc_port_0_data[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_385
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_385
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_385
        if (rst == 1'b0) 
          begin
            s_reg_385 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2099
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_385 <= stream_acc_port_0_data[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_386
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_386
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_386
        if (rst == 1'b0) 
          begin
            s_reg_386 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2100
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_386 <= stream_acc_port_0_data[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_387
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_387
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_387
        if (rst == 1'b0) 
          begin
            s_reg_387 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2101
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_387 <= stream_acc_port_0_data[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_388
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_388
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_388
        if (rst == 1'b0) 
          begin
            s_reg_388 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2102
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_388 <= stream_acc_port_0_data[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_389
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_389
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_389
        if (rst == 1'b0) 
          begin
            s_reg_389 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2103
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_389 <= stream_acc_port_0_data[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_390
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_390
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_390
        if (rst == 1'b0) 
          begin
            s_reg_390 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2104
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_390 <= stream_acc_port_0_data[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_391
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_391
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_391
        if (rst == 1'b0) 
          begin
            s_reg_391 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2105
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_391 <= stream_acc_port_0_data[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_392
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_392
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_392
        if (rst == 1'b0) 
          begin
            s_reg_392 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2106
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_392 <= stream_acc_port_0_data[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_393
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_393
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_393
        if (rst == 1'b0) 
          begin
            s_reg_393 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2107
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_393 <= stream_acc_port_0_data[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_394
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_394
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_394
        if (rst == 1'b0) 
          begin
            s_reg_394 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2108
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_394 <= stream_acc_port_0_data[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_396
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_396
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_396
        if (rst == 1'b0) 
          begin
            s_reg_396 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2110
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_396 <= stream_acc_port_0_data[143:136];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_397
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_397
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_397
        if (rst == 1'b0) 
          begin
            s_reg_397 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2111
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_397 <= stream_acc_port_0_data[151:144];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_398
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_398
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_398
        if (rst == 1'b0) 
          begin
            s_reg_398 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2112
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_398 <= stream_acc_port_0_data[159:152];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_399
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_399
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_399
        if (rst == 1'b0) 
          begin
            s_reg_399 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2113
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_399 <= stream_acc_port_0_data[167:160];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_400
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_400
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_400
        if (rst == 1'b0) 
          begin
            s_reg_400 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2114
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_400 <= stream_acc_port_0_data[175:168];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_401
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_401
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_401
        if (rst == 1'b0) 
          begin
            s_reg_401 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2115
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_401 <= stream_acc_port_0_data[183:176];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_402
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_402
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_402
        if (rst == 1'b0) 
          begin
            s_reg_402 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2116
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_402 <= stream_acc_port_0_data[191:184];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_403
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_403
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_403
        if (rst == 1'b0) 
          begin
            s_reg_403 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2117
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_403 <= stream_acc_port_0_data[199:192];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_404
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_404
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_404
        if (rst == 1'b0) 
          begin
            s_reg_404 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2118
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_404 <= stream_acc_port_0_data[207:200];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_405
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_405
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_405
        if (rst == 1'b0) 
          begin
            s_reg_405 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2119
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_405 <= stream_acc_port_0_data[215:208];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_406
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_406
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_406
        if (rst == 1'b0) 
          begin
            s_reg_406 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2120
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_406 <= stream_acc_port_0_data[223:216];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_407
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_407
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_407
        if (rst == 1'b0) 
          begin
            s_reg_407 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2121
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_407 <= stream_acc_port_0_data[231:224];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_408
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_408
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_408
        if (rst == 1'b0) 
          begin
            s_reg_408 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2122
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_408 <= stream_acc_port_0_data[239:232];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_409
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_409
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_409
        if (rst == 1'b0) 
          begin
            s_reg_409 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2123
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_409 <= stream_acc_port_0_data[247:240];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_410
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_410
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_410
        if (rst == 1'b0) 
          begin
            s_reg_410 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2124
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_410 <= stream_acc_port_0_data[255:248];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_412
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_412
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_412
        if (rst == 1'b0) 
          begin
            s_reg_412 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2126
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_412 <= stream_acc_port_0_data[271:264];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_413
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_413
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_413
        if (rst == 1'b0) 
          begin
            s_reg_413 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2127
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_413 <= stream_acc_port_0_data[279:272];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_414
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_414
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_414
        if (rst == 1'b0) 
          begin
            s_reg_414 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2128
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_414 <= stream_acc_port_0_data[287:280];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_415
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_415
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_415
        if (rst == 1'b0) 
          begin
            s_reg_415 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2129
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_415 <= stream_acc_port_0_data[295:288];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_416
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_416
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_416
        if (rst == 1'b0) 
          begin
            s_reg_416 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2130
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_416 <= stream_acc_port_0_data[303:296];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_417
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_417
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_417
        if (rst == 1'b0) 
          begin
            s_reg_417 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2131
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_417 <= stream_acc_port_0_data[311:304];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_418
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_418
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_418
        if (rst == 1'b0) 
          begin
            s_reg_418 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2132
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_418 <= stream_acc_port_0_data[319:312];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_419
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_419
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_419
        if (rst == 1'b0) 
          begin
            s_reg_419 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2133
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_419 <= stream_acc_port_0_data[327:320];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_420
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_420
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_420
        if (rst == 1'b0) 
          begin
            s_reg_420 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2134
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_420 <= stream_acc_port_0_data[335:328];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_421
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_421
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_421
        if (rst == 1'b0) 
          begin
            s_reg_421 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2135
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_421 <= stream_acc_port_0_data[343:336];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_422
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_422
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_422
        if (rst == 1'b0) 
          begin
            s_reg_422 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2136
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_422 <= stream_acc_port_0_data[351:344];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_423
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_423
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_423
        if (rst == 1'b0) 
          begin
            s_reg_423 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2137
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_423 <= stream_acc_port_0_data[359:352];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_424
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_424
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_424
        if (rst == 1'b0) 
          begin
            s_reg_424 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2138
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_424 <= stream_acc_port_0_data[367:360];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_425
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_425
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_425
        if (rst == 1'b0) 
          begin
            s_reg_425 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2139
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_425 <= stream_acc_port_0_data[375:368];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_426
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_426
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_426
        if (rst == 1'b0) 
          begin
            s_reg_426 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2140
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_426 <= stream_acc_port_0_data[383:376];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_428
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_428
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_428
        if (rst == 1'b0) 
          begin
            s_reg_428 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2142
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_428 <= stream_acc_port_0_data[399:392];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_429
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_429
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_429
        if (rst == 1'b0) 
          begin
            s_reg_429 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2143
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_429 <= stream_acc_port_0_data[407:400];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_430
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_430
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_430
        if (rst == 1'b0) 
          begin
            s_reg_430 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2144
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_430 <= stream_acc_port_0_data[415:408];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_431
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_431
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_431
        if (rst == 1'b0) 
          begin
            s_reg_431 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2145
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_431 <= stream_acc_port_0_data[423:416];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_432
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_432
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_432
        if (rst == 1'b0) 
          begin
            s_reg_432 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2146
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_432 <= stream_acc_port_0_data[431:424];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_433
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_433
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_433
        if (rst == 1'b0) 
          begin
            s_reg_433 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2147
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_433 <= stream_acc_port_0_data[439:432];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_434
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_434
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_434
        if (rst == 1'b0) 
          begin
            s_reg_434 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2148
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_434 <= stream_acc_port_0_data[447:440];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_435
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_435
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_435
        if (rst == 1'b0) 
          begin
            s_reg_435 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2149
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_435 <= stream_acc_port_0_data[455:448];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_436
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_436
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_436
        if (rst == 1'b0) 
          begin
            s_reg_436 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2150
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_436 <= stream_acc_port_0_data[463:456];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_437
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_437
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_437
        if (rst == 1'b0) 
          begin
            s_reg_437 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2151
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_437 <= stream_acc_port_0_data[471:464];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_438
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_438
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_438
        if (rst == 1'b0) 
          begin
            s_reg_438 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2152
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_438 <= stream_acc_port_0_data[479:472];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_439
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_439
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_439
        if (rst == 1'b0) 
          begin
            s_reg_439 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2153
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_439 <= stream_acc_port_0_data[487:480];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_440
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_440
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_440
        if (rst == 1'b0) 
          begin
            s_reg_440 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2154
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_440 <= stream_acc_port_0_data[495:488];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_441
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_441
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_441
        if (rst == 1'b0) 
          begin
            s_reg_441 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2155
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_441 <= stream_acc_port_0_data[503:496];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_442
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_442
    // at: streamer_handler.cc:93:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_442
        if (rst == 1'b0) 
          begin
            s_reg_442 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd054: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP2156
                            // at: streamer_handler.cc:93:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:93:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
                            s_reg_442 <= stream_acc_port_0_data[511:504];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_446
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_446
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:277:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_446
        if (rst == 1'b0) 
          begin
            s_reg_446 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP878
                            // at: streamer_handler.cc:277:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:277:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_446 <= stream_acc_port_1_data[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_447
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_447
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:277:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_447
        if (rst == 1'b0) 
          begin
            s_reg_447 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP890
                            // at: streamer_handler.cc:277:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:277:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_447 <= stream_acc_port_1_data[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_448
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_448
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:277:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_448
        if (rst == 1'b0) 
          begin
            s_reg_448 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP902
                            // at: streamer_handler.cc:277:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:277:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_448 <= stream_acc_port_1_data[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_449
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_449
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:277:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_449
        if (rst == 1'b0) 
          begin
            s_reg_449 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP914
                            // at: streamer_handler.cc:277:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:277:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_449 <= stream_acc_port_1_data[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_450
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_450
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:277:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_450
        if (rst == 1'b0) 
          begin
            s_reg_450 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP926
                            // at: streamer_handler.cc:277:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:277:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_450 <= stream_acc_port_1_data[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_451
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_451
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:277:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_451
        if (rst == 1'b0) 
          begin
            s_reg_451 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP938
                            // at: streamer_handler.cc:277:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:277:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_451 <= stream_acc_port_1_data[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_452
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_452
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:277:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_452
        if (rst == 1'b0) 
          begin
            s_reg_452 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP950
                            // at: streamer_handler.cc:277:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:277:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_452 <= stream_acc_port_1_data[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_453
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_453
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:277:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_453
        if (rst == 1'b0) 
          begin
            s_reg_453 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP962
                            // at: streamer_handler.cc:277:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:277:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_453 <= stream_acc_port_1_data[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_454
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_454
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:277:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_454
        if (rst == 1'b0) 
          begin
            s_reg_454 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP974
                            // at: streamer_handler.cc:277:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:277:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_454 <= stream_acc_port_1_data[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_455
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_455
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:277:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_455
        if (rst == 1'b0) 
          begin
            s_reg_455 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP986
                            // at: streamer_handler.cc:277:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:277:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_455 <= stream_acc_port_1_data[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_456
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_456
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:277:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_456
        if (rst == 1'b0) 
          begin
            s_reg_456 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP998
                            // at: streamer_handler.cc:277:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:277:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_456 <= stream_acc_port_1_data[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_457
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_457
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:277:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_457
        if (rst == 1'b0) 
          begin
            s_reg_457 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1010
                            // at: streamer_handler.cc:277:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:277:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_457 <= stream_acc_port_1_data[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_458
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_458
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:277:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_458
        if (rst == 1'b0) 
          begin
            s_reg_458 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1022
                            // at: streamer_handler.cc:277:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:277:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_458 <= stream_acc_port_1_data[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_459
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_459
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:277:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_459
        if (rst == 1'b0) 
          begin
            s_reg_459 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1034
                            // at: streamer_handler.cc:277:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:277:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_459 <= stream_acc_port_1_data[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_460
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_460
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:277:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_460
        if (rst == 1'b0) 
          begin
            s_reg_460 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1046
                            // at: streamer_handler.cc:277:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:277:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_460 <= stream_acc_port_1_data[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_461
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_s_reg_461
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:278:19
    // at: streamer_handler.cc:21:15
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_461
        if (rst == 1'b0) 
          begin
            s_reg_461 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP867
                            // at: streamer_handler.cc:278:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:278:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_461 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, stream_acc_port_1_data[135:128]};
                          end 
                      end
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP867
                            // at: streamer_handler.cc:278:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:278:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_461 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_461[7:0]};
                          end
                      end
                    7'd063: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP2518
                            // at: streamer_handler.cc:21:15
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:21:15
                            // in function get_kernel called from streamer_handler.cc:392:13
                            s_reg_461 <= stream_acc_port_1_data[255:128];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_462
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_462
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:278:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_462
        if (rst == 1'b0) 
          begin
            s_reg_462 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP879
                            // at: streamer_handler.cc:278:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:278:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_462 <= stream_acc_port_1_data[143:136];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_463
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_463
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:278:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_463
        if (rst == 1'b0) 
          begin
            s_reg_463 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP891
                            // at: streamer_handler.cc:278:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:278:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_463 <= stream_acc_port_1_data[151:144];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_464
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_464
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:278:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_464
        if (rst == 1'b0) 
          begin
            s_reg_464 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP903
                            // at: streamer_handler.cc:278:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:278:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_464 <= stream_acc_port_1_data[159:152];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_465
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_465
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:278:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_465
        if (rst == 1'b0) 
          begin
            s_reg_465 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP915
                            // at: streamer_handler.cc:278:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:278:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_465 <= stream_acc_port_1_data[167:160];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_466
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_466
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:278:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_466
        if (rst == 1'b0) 
          begin
            s_reg_466 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP927
                            // at: streamer_handler.cc:278:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:278:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_466 <= stream_acc_port_1_data[175:168];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_467
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_467
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:278:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_467
        if (rst == 1'b0) 
          begin
            s_reg_467 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP939
                            // at: streamer_handler.cc:278:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:278:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_467 <= stream_acc_port_1_data[183:176];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_468
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_468
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:278:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_468
        if (rst == 1'b0) 
          begin
            s_reg_468 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP951
                            // at: streamer_handler.cc:278:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:278:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_468 <= stream_acc_port_1_data[191:184];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_469
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_469
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:278:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_469
        if (rst == 1'b0) 
          begin
            s_reg_469 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP963
                            // at: streamer_handler.cc:278:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:278:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_469 <= stream_acc_port_1_data[199:192];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_470
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_470
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:278:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_470
        if (rst == 1'b0) 
          begin
            s_reg_470 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP975
                            // at: streamer_handler.cc:278:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:278:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_470 <= stream_acc_port_1_data[207:200];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_471
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_471
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:278:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_471
        if (rst == 1'b0) 
          begin
            s_reg_471 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP987
                            // at: streamer_handler.cc:278:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:278:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_471 <= stream_acc_port_1_data[215:208];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_472
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_472
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:278:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_472
        if (rst == 1'b0) 
          begin
            s_reg_472 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP999
                            // at: streamer_handler.cc:278:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:278:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_472 <= stream_acc_port_1_data[223:216];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_473
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_473
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:278:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_473
        if (rst == 1'b0) 
          begin
            s_reg_473 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1011
                            // at: streamer_handler.cc:278:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:278:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_473 <= stream_acc_port_1_data[231:224];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_474
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_474
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:278:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_474
        if (rst == 1'b0) 
          begin
            s_reg_474 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1023
                            // at: streamer_handler.cc:278:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:278:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_474 <= stream_acc_port_1_data[239:232];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_475
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_475
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:278:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_475
        if (rst == 1'b0) 
          begin
            s_reg_475 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1035
                            // at: streamer_handler.cc:278:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:278:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_475 <= stream_acc_port_1_data[247:240];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_476
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_476
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:278:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_476
        if (rst == 1'b0) 
          begin
            s_reg_476 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1047
                            // at: streamer_handler.cc:278:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:278:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_476 <= stream_acc_port_1_data[255:248];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_477
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_s_reg_477
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:279:19
    // at: streamer_handler.cc:21:15
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_477
        if (rst == 1'b0) 
          begin
            s_reg_477 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP868
                            // at: streamer_handler.cc:279:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:279:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_477 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, stream_acc_port_1_data[263:256]};
                          end 
                      end
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP868
                            // at: streamer_handler.cc:279:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:279:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_477 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_477[7:0]};
                          end
                      end
                    7'd063: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP2522
                            // at: streamer_handler.cc:21:15
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:21:15
                            // in function get_kernel called from streamer_handler.cc:392:13
                            s_reg_477 <= stream_acc_port_1_data[383:256];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_478
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_478
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:279:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_478
        if (rst == 1'b0) 
          begin
            s_reg_478 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP880
                            // at: streamer_handler.cc:279:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:279:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_478 <= stream_acc_port_1_data[271:264];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_479
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_479
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:279:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_479
        if (rst == 1'b0) 
          begin
            s_reg_479 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP892
                            // at: streamer_handler.cc:279:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:279:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_479 <= stream_acc_port_1_data[279:272];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_480
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_480
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:279:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_480
        if (rst == 1'b0) 
          begin
            s_reg_480 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP904
                            // at: streamer_handler.cc:279:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:279:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_480 <= stream_acc_port_1_data[287:280];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_481
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_481
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:279:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_481
        if (rst == 1'b0) 
          begin
            s_reg_481 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP916
                            // at: streamer_handler.cc:279:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:279:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_481 <= stream_acc_port_1_data[295:288];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_482
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_482
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:279:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_482
        if (rst == 1'b0) 
          begin
            s_reg_482 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP928
                            // at: streamer_handler.cc:279:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:279:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_482 <= stream_acc_port_1_data[303:296];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_483
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_483
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:279:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_483
        if (rst == 1'b0) 
          begin
            s_reg_483 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP940
                            // at: streamer_handler.cc:279:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:279:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_483 <= stream_acc_port_1_data[311:304];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_484
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_484
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:279:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_484
        if (rst == 1'b0) 
          begin
            s_reg_484 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP952
                            // at: streamer_handler.cc:279:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:279:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_484 <= stream_acc_port_1_data[319:312];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_485
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_485
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:279:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_485
        if (rst == 1'b0) 
          begin
            s_reg_485 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP964
                            // at: streamer_handler.cc:279:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:279:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_485 <= stream_acc_port_1_data[327:320];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_486
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_486
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:279:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_486
        if (rst == 1'b0) 
          begin
            s_reg_486 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP976
                            // at: streamer_handler.cc:279:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:279:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_486 <= stream_acc_port_1_data[335:328];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_487
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_487
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:279:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_487
        if (rst == 1'b0) 
          begin
            s_reg_487 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP988
                            // at: streamer_handler.cc:279:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:279:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_487 <= stream_acc_port_1_data[343:336];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_488
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_488
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:279:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_488
        if (rst == 1'b0) 
          begin
            s_reg_488 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1000
                            // at: streamer_handler.cc:279:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:279:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_488 <= stream_acc_port_1_data[351:344];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_489
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_489
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:279:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_489
        if (rst == 1'b0) 
          begin
            s_reg_489 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1012
                            // at: streamer_handler.cc:279:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:279:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_489 <= stream_acc_port_1_data[359:352];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_490
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_490
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:279:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_490
        if (rst == 1'b0) 
          begin
            s_reg_490 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1024
                            // at: streamer_handler.cc:279:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:279:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_490 <= stream_acc_port_1_data[367:360];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_491
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_491
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:279:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_491
        if (rst == 1'b0) 
          begin
            s_reg_491 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1036
                            // at: streamer_handler.cc:279:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:279:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_491 <= stream_acc_port_1_data[375:368];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_492
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_492
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:279:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_492
        if (rst == 1'b0) 
          begin
            s_reg_492 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1048
                            // at: streamer_handler.cc:279:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:279:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_492 <= stream_acc_port_1_data[383:376];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_493
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_s_reg_493
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:280:19
    // at: streamer_handler.cc:21:15
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_493
        if (rst == 1'b0) 
          begin
            s_reg_493 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP869
                            // at: streamer_handler.cc:280:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:280:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_493 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, stream_acc_port_1_data[391:384]};
                          end 
                      end
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP869
                            // at: streamer_handler.cc:280:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:280:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_493 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_493[7:0]};
                          end
                      end
                    7'd063: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP2526
                            // at: streamer_handler.cc:21:15
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:21:15
                            // in function get_kernel called from streamer_handler.cc:392:13
                            s_reg_493 <= stream_acc_port_1_data[511:384];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_494
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_494
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:280:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_494
        if (rst == 1'b0) 
          begin
            s_reg_494 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP881
                            // at: streamer_handler.cc:280:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:280:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_494 <= stream_acc_port_1_data[399:392];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_495
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_495
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:280:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_495
        if (rst == 1'b0) 
          begin
            s_reg_495 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP893
                            // at: streamer_handler.cc:280:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:280:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_495 <= stream_acc_port_1_data[407:400];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_496
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_496
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:280:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_496
        if (rst == 1'b0) 
          begin
            s_reg_496 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP905
                            // at: streamer_handler.cc:280:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:280:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_496 <= stream_acc_port_1_data[415:408];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_497
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_497
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:280:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_497
        if (rst == 1'b0) 
          begin
            s_reg_497 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP917
                            // at: streamer_handler.cc:280:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:280:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_497 <= stream_acc_port_1_data[423:416];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_498
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_498
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:280:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_498
        if (rst == 1'b0) 
          begin
            s_reg_498 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP929
                            // at: streamer_handler.cc:280:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:280:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_498 <= stream_acc_port_1_data[431:424];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_499
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_499
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:280:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_499
        if (rst == 1'b0) 
          begin
            s_reg_499 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP941
                            // at: streamer_handler.cc:280:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:280:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_499 <= stream_acc_port_1_data[439:432];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_500
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_500
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:280:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_500
        if (rst == 1'b0) 
          begin
            s_reg_500 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP953
                            // at: streamer_handler.cc:280:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:280:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_500 <= stream_acc_port_1_data[447:440];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_501
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_501
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:280:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_501
        if (rst == 1'b0) 
          begin
            s_reg_501 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP965
                            // at: streamer_handler.cc:280:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:280:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_501 <= stream_acc_port_1_data[455:448];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_502
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_502
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:280:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_502
        if (rst == 1'b0) 
          begin
            s_reg_502 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP977
                            // at: streamer_handler.cc:280:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:280:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_502 <= stream_acc_port_1_data[463:456];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_503
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_503
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:280:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_503
        if (rst == 1'b0) 
          begin
            s_reg_503 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP989
                            // at: streamer_handler.cc:280:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:280:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_503 <= stream_acc_port_1_data[471:464];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_504
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_504
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:280:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_504
        if (rst == 1'b0) 
          begin
            s_reg_504 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1001
                            // at: streamer_handler.cc:280:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:280:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_504 <= stream_acc_port_1_data[479:472];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_505
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_505
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:280:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_505
        if (rst == 1'b0) 
          begin
            s_reg_505 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1013
                            // at: streamer_handler.cc:280:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:280:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_505 <= stream_acc_port_1_data[487:480];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_506
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_506
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:280:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_506
        if (rst == 1'b0) 
          begin
            s_reg_506 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1025
                            // at: streamer_handler.cc:280:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:280:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_506 <= stream_acc_port_1_data[495:488];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_507
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_507
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:280:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_507
        if (rst == 1'b0) 
          begin
            s_reg_507 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1037
                            // at: streamer_handler.cc:280:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:280:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_507 <= stream_acc_port_1_data[503:496];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_508
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_508
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:280:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_508
        if (rst == 1'b0) 
          begin
            s_reg_508 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd021, 7'd055: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1049
                            // at: streamer_handler.cc:280:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:280:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_508 <= stream_acc_port_1_data[511:504];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_511
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_511
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:282:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_511
        if (rst == 1'b0) 
          begin
            s_reg_511 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP882
                            // at: streamer_handler.cc:282:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:282:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_511 <= stream_acc_port_2_data[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_512
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_512
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:282:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_512
        if (rst == 1'b0) 
          begin
            s_reg_512 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP894
                            // at: streamer_handler.cc:282:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:282:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_512 <= stream_acc_port_2_data[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_513
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_513
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:282:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_513
        if (rst == 1'b0) 
          begin
            s_reg_513 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP906
                            // at: streamer_handler.cc:282:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:282:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_513 <= stream_acc_port_2_data[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_514
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_514
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:282:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_514
        if (rst == 1'b0) 
          begin
            s_reg_514 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP918
                            // at: streamer_handler.cc:282:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:282:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_514 <= stream_acc_port_2_data[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_515
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_515
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:282:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_515
        if (rst == 1'b0) 
          begin
            s_reg_515 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP930
                            // at: streamer_handler.cc:282:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:282:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_515 <= stream_acc_port_2_data[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_516
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_516
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:282:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_516
        if (rst == 1'b0) 
          begin
            s_reg_516 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP942
                            // at: streamer_handler.cc:282:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:282:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_516 <= stream_acc_port_2_data[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_517
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_517
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:282:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_517
        if (rst == 1'b0) 
          begin
            s_reg_517 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP954
                            // at: streamer_handler.cc:282:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:282:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_517 <= stream_acc_port_2_data[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_518
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_518
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:282:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_518
        if (rst == 1'b0) 
          begin
            s_reg_518 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP966
                            // at: streamer_handler.cc:282:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:282:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_518 <= stream_acc_port_2_data[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_519
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_519
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:282:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_519
        if (rst == 1'b0) 
          begin
            s_reg_519 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP978
                            // at: streamer_handler.cc:282:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:282:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_519 <= stream_acc_port_2_data[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_520
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_520
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:282:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_520
        if (rst == 1'b0) 
          begin
            s_reg_520 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP990
                            // at: streamer_handler.cc:282:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:282:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_520 <= stream_acc_port_2_data[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_521
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_521
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:282:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_521
        if (rst == 1'b0) 
          begin
            s_reg_521 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1002
                            // at: streamer_handler.cc:282:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:282:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_521 <= stream_acc_port_2_data[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_522
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_522
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:282:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_522
        if (rst == 1'b0) 
          begin
            s_reg_522 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1014
                            // at: streamer_handler.cc:282:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:282:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_522 <= stream_acc_port_2_data[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_523
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_523
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:282:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_523
        if (rst == 1'b0) 
          begin
            s_reg_523 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1026
                            // at: streamer_handler.cc:282:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:282:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_523 <= stream_acc_port_2_data[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_524
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_524
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:282:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_524
        if (rst == 1'b0) 
          begin
            s_reg_524 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1038
                            // at: streamer_handler.cc:282:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:282:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_524 <= stream_acc_port_2_data[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_525
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_525
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:282:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_525
        if (rst == 1'b0) 
          begin
            s_reg_525 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1050
                            // at: streamer_handler.cc:282:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:282:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_525 <= stream_acc_port_2_data[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_526
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_s_reg_526
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:283:19
    // at: streamer_handler.cc:22:15
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_526
        if (rst == 1'b0) 
          begin
            s_reg_526 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP871
                            // at: streamer_handler.cc:283:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:283:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_526 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, stream_acc_port_2_data[135:128]};
                          end 
                      end
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP871
                            // at: streamer_handler.cc:283:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:283:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_526 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_526[7:0]};
                          end
                      end
                    7'd064: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP2519
                            // at: streamer_handler.cc:22:15
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:22:15
                            // in function get_kernel called from streamer_handler.cc:392:13
                            s_reg_526 <= stream_acc_port_2_data[255:128];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_527
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_527
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:283:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_527
        if (rst == 1'b0) 
          begin
            s_reg_527 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP883
                            // at: streamer_handler.cc:283:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:283:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_527 <= stream_acc_port_2_data[143:136];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_528
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_528
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:283:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_528
        if (rst == 1'b0) 
          begin
            s_reg_528 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP895
                            // at: streamer_handler.cc:283:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:283:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_528 <= stream_acc_port_2_data[151:144];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_529
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_529
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:283:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_529
        if (rst == 1'b0) 
          begin
            s_reg_529 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP907
                            // at: streamer_handler.cc:283:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:283:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_529 <= stream_acc_port_2_data[159:152];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_530
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_530
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:283:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_530
        if (rst == 1'b0) 
          begin
            s_reg_530 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP919
                            // at: streamer_handler.cc:283:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:283:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_530 <= stream_acc_port_2_data[167:160];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_531
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_531
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:283:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_531
        if (rst == 1'b0) 
          begin
            s_reg_531 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP931
                            // at: streamer_handler.cc:283:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:283:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_531 <= stream_acc_port_2_data[175:168];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_532
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_532
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:283:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_532
        if (rst == 1'b0) 
          begin
            s_reg_532 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP943
                            // at: streamer_handler.cc:283:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:283:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_532 <= stream_acc_port_2_data[183:176];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_533
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_533
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:283:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_533
        if (rst == 1'b0) 
          begin
            s_reg_533 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP955
                            // at: streamer_handler.cc:283:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:283:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_533 <= stream_acc_port_2_data[191:184];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_534
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_534
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:283:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_534
        if (rst == 1'b0) 
          begin
            s_reg_534 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP967
                            // at: streamer_handler.cc:283:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:283:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_534 <= stream_acc_port_2_data[199:192];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_535
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_535
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:283:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_535
        if (rst == 1'b0) 
          begin
            s_reg_535 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP979
                            // at: streamer_handler.cc:283:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:283:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_535 <= stream_acc_port_2_data[207:200];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_536
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_536
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:283:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_536
        if (rst == 1'b0) 
          begin
            s_reg_536 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP991
                            // at: streamer_handler.cc:283:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:283:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_536 <= stream_acc_port_2_data[215:208];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_537
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_537
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:283:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_537
        if (rst == 1'b0) 
          begin
            s_reg_537 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1003
                            // at: streamer_handler.cc:283:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:283:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_537 <= stream_acc_port_2_data[223:216];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_538
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_538
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:283:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_538
        if (rst == 1'b0) 
          begin
            s_reg_538 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1015
                            // at: streamer_handler.cc:283:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:283:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_538 <= stream_acc_port_2_data[231:224];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_539
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_539
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:283:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_539
        if (rst == 1'b0) 
          begin
            s_reg_539 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1027
                            // at: streamer_handler.cc:283:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:283:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_539 <= stream_acc_port_2_data[239:232];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_540
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_540
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:283:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_540
        if (rst == 1'b0) 
          begin
            s_reg_540 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1039
                            // at: streamer_handler.cc:283:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:283:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_540 <= stream_acc_port_2_data[247:240];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_541
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_541
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:283:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_541
        if (rst == 1'b0) 
          begin
            s_reg_541 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1051
                            // at: streamer_handler.cc:283:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:283:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_541 <= stream_acc_port_2_data[255:248];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_542
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_s_reg_542
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:284:19
    // at: streamer_handler.cc:22:15
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_542
        if (rst == 1'b0) 
          begin
            s_reg_542 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP872
                            // at: streamer_handler.cc:284:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:284:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_542 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, stream_acc_port_2_data[263:256]};
                          end 
                      end
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP872
                            // at: streamer_handler.cc:284:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:284:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_542 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_542[7:0]};
                          end
                      end
                    7'd064: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP2523
                            // at: streamer_handler.cc:22:15
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:22:15
                            // in function get_kernel called from streamer_handler.cc:392:13
                            s_reg_542 <= stream_acc_port_2_data[383:256];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_543
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_543
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:284:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_543
        if (rst == 1'b0) 
          begin
            s_reg_543 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP884
                            // at: streamer_handler.cc:284:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:284:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_543 <= stream_acc_port_2_data[271:264];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_544
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_544
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:284:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_544
        if (rst == 1'b0) 
          begin
            s_reg_544 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP896
                            // at: streamer_handler.cc:284:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:284:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_544 <= stream_acc_port_2_data[279:272];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_545
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_545
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:284:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_545
        if (rst == 1'b0) 
          begin
            s_reg_545 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP908
                            // at: streamer_handler.cc:284:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:284:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_545 <= stream_acc_port_2_data[287:280];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_546
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_546
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:284:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_546
        if (rst == 1'b0) 
          begin
            s_reg_546 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP920
                            // at: streamer_handler.cc:284:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:284:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_546 <= stream_acc_port_2_data[295:288];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_547
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_547
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:284:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_547
        if (rst == 1'b0) 
          begin
            s_reg_547 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP932
                            // at: streamer_handler.cc:284:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:284:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_547 <= stream_acc_port_2_data[303:296];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_548
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_548
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:284:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_548
        if (rst == 1'b0) 
          begin
            s_reg_548 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP944
                            // at: streamer_handler.cc:284:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:284:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_548 <= stream_acc_port_2_data[311:304];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_549
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_549
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:284:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_549
        if (rst == 1'b0) 
          begin
            s_reg_549 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP956
                            // at: streamer_handler.cc:284:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:284:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_549 <= stream_acc_port_2_data[319:312];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_550
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_550
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:284:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_550
        if (rst == 1'b0) 
          begin
            s_reg_550 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP968
                            // at: streamer_handler.cc:284:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:284:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_550 <= stream_acc_port_2_data[327:320];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_551
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_551
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:284:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_551
        if (rst == 1'b0) 
          begin
            s_reg_551 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP980
                            // at: streamer_handler.cc:284:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:284:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_551 <= stream_acc_port_2_data[335:328];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_552
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_552
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:284:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_552
        if (rst == 1'b0) 
          begin
            s_reg_552 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP992
                            // at: streamer_handler.cc:284:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:284:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_552 <= stream_acc_port_2_data[343:336];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_553
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_553
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:284:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_553
        if (rst == 1'b0) 
          begin
            s_reg_553 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1004
                            // at: streamer_handler.cc:284:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:284:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_553 <= stream_acc_port_2_data[351:344];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_554
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_554
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:284:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_554
        if (rst == 1'b0) 
          begin
            s_reg_554 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1016
                            // at: streamer_handler.cc:284:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:284:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_554 <= stream_acc_port_2_data[359:352];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_555
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_555
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:284:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_555
        if (rst == 1'b0) 
          begin
            s_reg_555 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1028
                            // at: streamer_handler.cc:284:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:284:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_555 <= stream_acc_port_2_data[367:360];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_556
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_556
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:284:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_556
        if (rst == 1'b0) 
          begin
            s_reg_556 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1040
                            // at: streamer_handler.cc:284:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:284:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_556 <= stream_acc_port_2_data[375:368];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_557
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_557
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:284:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_557
        if (rst == 1'b0) 
          begin
            s_reg_557 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1052
                            // at: streamer_handler.cc:284:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:284:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_557 <= stream_acc_port_2_data[383:376];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_558
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_s_reg_558
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:285:19
    // at: streamer_handler.cc:22:15
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_558
        if (rst == 1'b0) 
          begin
            s_reg_558 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP873
                            // at: streamer_handler.cc:285:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:285:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_558 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, stream_acc_port_2_data[391:384]};
                          end 
                      end
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP873
                            // at: streamer_handler.cc:285:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:285:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_558 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_558[7:0]};
                          end
                      end
                    7'd064: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP2527
                            // at: streamer_handler.cc:22:15
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:22:15
                            // in function get_kernel called from streamer_handler.cc:392:13
                            s_reg_558 <= stream_acc_port_2_data[511:384];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_559
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_559
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:285:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_559
        if (rst == 1'b0) 
          begin
            s_reg_559 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP885
                            // at: streamer_handler.cc:285:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:285:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_559 <= stream_acc_port_2_data[399:392];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_560
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_560
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:285:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_560
        if (rst == 1'b0) 
          begin
            s_reg_560 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP897
                            // at: streamer_handler.cc:285:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:285:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_560 <= stream_acc_port_2_data[407:400];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_561
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_561
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:285:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_561
        if (rst == 1'b0) 
          begin
            s_reg_561 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP909
                            // at: streamer_handler.cc:285:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:285:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_561 <= stream_acc_port_2_data[415:408];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_562
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_562
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:285:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_562
        if (rst == 1'b0) 
          begin
            s_reg_562 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP921
                            // at: streamer_handler.cc:285:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:285:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_562 <= stream_acc_port_2_data[423:416];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_563
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_563
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:285:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_563
        if (rst == 1'b0) 
          begin
            s_reg_563 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP933
                            // at: streamer_handler.cc:285:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:285:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_563 <= stream_acc_port_2_data[431:424];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_564
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_564
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:285:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_564
        if (rst == 1'b0) 
          begin
            s_reg_564 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP945
                            // at: streamer_handler.cc:285:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:285:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_564 <= stream_acc_port_2_data[439:432];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_565
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_565
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:285:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_565
        if (rst == 1'b0) 
          begin
            s_reg_565 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP957
                            // at: streamer_handler.cc:285:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:285:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_565 <= stream_acc_port_2_data[447:440];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_566
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_566
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:285:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_566
        if (rst == 1'b0) 
          begin
            s_reg_566 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP969
                            // at: streamer_handler.cc:285:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:285:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_566 <= stream_acc_port_2_data[455:448];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_567
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_567
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:285:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_567
        if (rst == 1'b0) 
          begin
            s_reg_567 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP981
                            // at: streamer_handler.cc:285:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:285:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_567 <= stream_acc_port_2_data[463:456];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_568
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_568
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:285:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_568
        if (rst == 1'b0) 
          begin
            s_reg_568 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP993
                            // at: streamer_handler.cc:285:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:285:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_568 <= stream_acc_port_2_data[471:464];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_569
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_569
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:285:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_569
        if (rst == 1'b0) 
          begin
            s_reg_569 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1005
                            // at: streamer_handler.cc:285:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:285:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_569 <= stream_acc_port_2_data[479:472];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_570
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_570
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:285:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_570
        if (rst == 1'b0) 
          begin
            s_reg_570 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1017
                            // at: streamer_handler.cc:285:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:285:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_570 <= stream_acc_port_2_data[487:480];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_571
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_571
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:285:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_571
        if (rst == 1'b0) 
          begin
            s_reg_571 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1029
                            // at: streamer_handler.cc:285:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:285:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_571 <= stream_acc_port_2_data[495:488];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_572
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_572
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:285:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_572
        if (rst == 1'b0) 
          begin
            s_reg_572 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1041
                            // at: streamer_handler.cc:285:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:285:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_572 <= stream_acc_port_2_data[503:496];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_573
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_573
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:285:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_573
        if (rst == 1'b0) 
          begin
            s_reg_573 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd022, 7'd056: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1053
                            // at: streamer_handler.cc:285:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:285:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_573 <= stream_acc_port_2_data[511:504];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_575
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_575
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:287:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_575
        if (rst == 1'b0) 
          begin
            s_reg_575 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP874
                            // at: streamer_handler.cc:287:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:287:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_575 <= stream_acc_port_3_data[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_576
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_576
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:287:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_576
        if (rst == 1'b0) 
          begin
            s_reg_576 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP886
                            // at: streamer_handler.cc:287:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:287:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_576 <= stream_acc_port_3_data[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_577
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_577
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:287:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_577
        if (rst == 1'b0) 
          begin
            s_reg_577 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP898
                            // at: streamer_handler.cc:287:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:287:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_577 <= stream_acc_port_3_data[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_578
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_578
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:287:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_578
        if (rst == 1'b0) 
          begin
            s_reg_578 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP910
                            // at: streamer_handler.cc:287:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:287:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_578 <= stream_acc_port_3_data[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_579
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_579
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:287:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_579
        if (rst == 1'b0) 
          begin
            s_reg_579 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP922
                            // at: streamer_handler.cc:287:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:287:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_579 <= stream_acc_port_3_data[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_580
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_580
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:287:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_580
        if (rst == 1'b0) 
          begin
            s_reg_580 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP934
                            // at: streamer_handler.cc:287:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:287:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_580 <= stream_acc_port_3_data[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_581
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_581
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:287:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_581
        if (rst == 1'b0) 
          begin
            s_reg_581 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP946
                            // at: streamer_handler.cc:287:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:287:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_581 <= stream_acc_port_3_data[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_582
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_582
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:287:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_582
        if (rst == 1'b0) 
          begin
            s_reg_582 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP958
                            // at: streamer_handler.cc:287:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:287:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_582 <= stream_acc_port_3_data[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_583
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_583
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:287:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_583
        if (rst == 1'b0) 
          begin
            s_reg_583 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP970
                            // at: streamer_handler.cc:287:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:287:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_583 <= stream_acc_port_3_data[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_584
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_584
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:287:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_584
        if (rst == 1'b0) 
          begin
            s_reg_584 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP982
                            // at: streamer_handler.cc:287:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:287:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_584 <= stream_acc_port_3_data[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_585
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_585
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:287:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_585
        if (rst == 1'b0) 
          begin
            s_reg_585 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP994
                            // at: streamer_handler.cc:287:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:287:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_585 <= stream_acc_port_3_data[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_586
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_586
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:287:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_586
        if (rst == 1'b0) 
          begin
            s_reg_586 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1006
                            // at: streamer_handler.cc:287:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:287:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_586 <= stream_acc_port_3_data[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_587
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_587
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:287:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_587
        if (rst == 1'b0) 
          begin
            s_reg_587 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1018
                            // at: streamer_handler.cc:287:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:287:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_587 <= stream_acc_port_3_data[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_588
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_588
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:287:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_588
        if (rst == 1'b0) 
          begin
            s_reg_588 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1030
                            // at: streamer_handler.cc:287:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:287:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_588 <= stream_acc_port_3_data[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_589
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_589
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:287:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_589
        if (rst == 1'b0) 
          begin
            s_reg_589 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1042
                            // at: streamer_handler.cc:287:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:287:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_589 <= stream_acc_port_3_data[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_590
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_590
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:287:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_590
        if (rst == 1'b0) 
          begin
            s_reg_590 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1054
                            // at: streamer_handler.cc:287:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:287:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_590 <= stream_acc_port_3_data[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_591
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_591
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:288:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_591
        if (rst == 1'b0) 
          begin
            s_reg_591 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP875
                            // at: streamer_handler.cc:288:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:288:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_591 <= stream_acc_port_3_data[135:128];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_592
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_592
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:288:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_592
        if (rst == 1'b0) 
          begin
            s_reg_592 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP887
                            // at: streamer_handler.cc:288:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:288:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_592 <= stream_acc_port_3_data[143:136];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_593
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_593
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:288:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_593
        if (rst == 1'b0) 
          begin
            s_reg_593 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP899
                            // at: streamer_handler.cc:288:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:288:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_593 <= stream_acc_port_3_data[151:144];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_594
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_594
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:288:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_594
        if (rst == 1'b0) 
          begin
            s_reg_594 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP911
                            // at: streamer_handler.cc:288:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:288:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_594 <= stream_acc_port_3_data[159:152];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_595
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_595
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:288:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_595
        if (rst == 1'b0) 
          begin
            s_reg_595 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP923
                            // at: streamer_handler.cc:288:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:288:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_595 <= stream_acc_port_3_data[167:160];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_596
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_596
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:288:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_596
        if (rst == 1'b0) 
          begin
            s_reg_596 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP935
                            // at: streamer_handler.cc:288:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:288:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_596 <= stream_acc_port_3_data[175:168];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_597
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_597
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:288:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_597
        if (rst == 1'b0) 
          begin
            s_reg_597 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP947
                            // at: streamer_handler.cc:288:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:288:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_597 <= stream_acc_port_3_data[183:176];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_598
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_598
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:288:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_598
        if (rst == 1'b0) 
          begin
            s_reg_598 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP959
                            // at: streamer_handler.cc:288:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:288:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_598 <= stream_acc_port_3_data[191:184];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_599
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_599
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:288:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_599
        if (rst == 1'b0) 
          begin
            s_reg_599 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP971
                            // at: streamer_handler.cc:288:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:288:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_599 <= stream_acc_port_3_data[199:192];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_600
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_600
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:288:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_600
        if (rst == 1'b0) 
          begin
            s_reg_600 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP983
                            // at: streamer_handler.cc:288:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:288:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_600 <= stream_acc_port_3_data[207:200];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_601
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_601
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:288:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_601
        if (rst == 1'b0) 
          begin
            s_reg_601 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP995
                            // at: streamer_handler.cc:288:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:288:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_601 <= stream_acc_port_3_data[215:208];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_602
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_602
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:288:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_602
        if (rst == 1'b0) 
          begin
            s_reg_602 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1007
                            // at: streamer_handler.cc:288:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:288:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_602 <= stream_acc_port_3_data[223:216];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_603
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_603
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:288:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_603
        if (rst == 1'b0) 
          begin
            s_reg_603 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1019
                            // at: streamer_handler.cc:288:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:288:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_603 <= stream_acc_port_3_data[231:224];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_604
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_604
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:288:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_604
        if (rst == 1'b0) 
          begin
            s_reg_604 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1031
                            // at: streamer_handler.cc:288:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:288:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_604 <= stream_acc_port_3_data[239:232];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_605
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_605
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:288:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_605
        if (rst == 1'b0) 
          begin
            s_reg_605 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1043
                            // at: streamer_handler.cc:288:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:288:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_605 <= stream_acc_port_3_data[247:240];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_606
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_606
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:288:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_606
        if (rst == 1'b0) 
          begin
            s_reg_606 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1055
                            // at: streamer_handler.cc:288:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:288:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_606 <= stream_acc_port_3_data[255:248];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_607
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_607
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:289:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_607
        if (rst == 1'b0) 
          begin
            s_reg_607 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP876
                            // at: streamer_handler.cc:289:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:289:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_607 <= stream_acc_port_3_data[263:256];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_608
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_608
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:289:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_608
        if (rst == 1'b0) 
          begin
            s_reg_608 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP888
                            // at: streamer_handler.cc:289:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:289:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_608 <= stream_acc_port_3_data[271:264];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_609
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_609
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:289:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_609
        if (rst == 1'b0) 
          begin
            s_reg_609 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP900
                            // at: streamer_handler.cc:289:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:289:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_609 <= stream_acc_port_3_data[279:272];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_610
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_610
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:289:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_610
        if (rst == 1'b0) 
          begin
            s_reg_610 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP912
                            // at: streamer_handler.cc:289:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:289:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_610 <= stream_acc_port_3_data[287:280];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_611
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_611
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:289:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_611
        if (rst == 1'b0) 
          begin
            s_reg_611 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP924
                            // at: streamer_handler.cc:289:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:289:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_611 <= stream_acc_port_3_data[295:288];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_612
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_612
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:289:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_612
        if (rst == 1'b0) 
          begin
            s_reg_612 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP936
                            // at: streamer_handler.cc:289:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:289:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_612 <= stream_acc_port_3_data[303:296];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_613
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_613
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:289:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_613
        if (rst == 1'b0) 
          begin
            s_reg_613 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP948
                            // at: streamer_handler.cc:289:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:289:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_613 <= stream_acc_port_3_data[311:304];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_614
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_614
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:289:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_614
        if (rst == 1'b0) 
          begin
            s_reg_614 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP960
                            // at: streamer_handler.cc:289:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:289:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_614 <= stream_acc_port_3_data[319:312];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_615
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_615
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:289:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_615
        if (rst == 1'b0) 
          begin
            s_reg_615 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP972
                            // at: streamer_handler.cc:289:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:289:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_615 <= stream_acc_port_3_data[327:320];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_616
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_616
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:289:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_616
        if (rst == 1'b0) 
          begin
            s_reg_616 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP984
                            // at: streamer_handler.cc:289:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:289:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_616 <= stream_acc_port_3_data[335:328];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_617
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_617
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:289:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_617
        if (rst == 1'b0) 
          begin
            s_reg_617 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP996
                            // at: streamer_handler.cc:289:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:289:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_617 <= stream_acc_port_3_data[343:336];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_618
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_618
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:289:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_618
        if (rst == 1'b0) 
          begin
            s_reg_618 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1008
                            // at: streamer_handler.cc:289:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:289:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_618 <= stream_acc_port_3_data[351:344];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_619
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_619
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:289:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_619
        if (rst == 1'b0) 
          begin
            s_reg_619 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1020
                            // at: streamer_handler.cc:289:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:289:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_619 <= stream_acc_port_3_data[359:352];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_620
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_620
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:289:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_620
        if (rst == 1'b0) 
          begin
            s_reg_620 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1032
                            // at: streamer_handler.cc:289:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:289:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_620 <= stream_acc_port_3_data[367:360];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_621
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_621
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:289:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_621
        if (rst == 1'b0) 
          begin
            s_reg_621 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1044
                            // at: streamer_handler.cc:289:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:289:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_621 <= stream_acc_port_3_data[375:368];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_622
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_622
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:289:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_622
        if (rst == 1'b0) 
          begin
            s_reg_622 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1056
                            // at: streamer_handler.cc:289:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:289:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_622 <= stream_acc_port_3_data[383:376];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_623
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_623
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:290:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_623
        if (rst == 1'b0) 
          begin
            s_reg_623 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP877
                            // at: streamer_handler.cc:290:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:290:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_623 <= stream_acc_port_3_data[391:384];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_624
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_624
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:290:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_624
        if (rst == 1'b0) 
          begin
            s_reg_624 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP889
                            // at: streamer_handler.cc:290:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:290:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_624 <= stream_acc_port_3_data[399:392];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_625
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_625
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:290:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_625
        if (rst == 1'b0) 
          begin
            s_reg_625 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP901
                            // at: streamer_handler.cc:290:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:290:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_625 <= stream_acc_port_3_data[407:400];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_626
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_626
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:290:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_626
        if (rst == 1'b0) 
          begin
            s_reg_626 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP913
                            // at: streamer_handler.cc:290:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:290:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_626 <= stream_acc_port_3_data[415:408];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_627
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_627
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:290:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_627
        if (rst == 1'b0) 
          begin
            s_reg_627 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP925
                            // at: streamer_handler.cc:290:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:290:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_627 <= stream_acc_port_3_data[423:416];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_628
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_628
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:290:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_628
        if (rst == 1'b0) 
          begin
            s_reg_628 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP937
                            // at: streamer_handler.cc:290:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:290:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_628 <= stream_acc_port_3_data[431:424];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_629
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_629
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:290:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_629
        if (rst == 1'b0) 
          begin
            s_reg_629 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP949
                            // at: streamer_handler.cc:290:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:290:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_629 <= stream_acc_port_3_data[439:432];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_630
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_630
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:290:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_630
        if (rst == 1'b0) 
          begin
            s_reg_630 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP961
                            // at: streamer_handler.cc:290:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:290:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_630 <= stream_acc_port_3_data[447:440];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_631
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_631
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:290:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_631
        if (rst == 1'b0) 
          begin
            s_reg_631 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP973
                            // at: streamer_handler.cc:290:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:290:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_631 <= stream_acc_port_3_data[455:448];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_632
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_632
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:290:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_632
        if (rst == 1'b0) 
          begin
            s_reg_632 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP985
                            // at: streamer_handler.cc:290:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:290:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_632 <= stream_acc_port_3_data[463:456];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_633
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_633
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:290:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_633
        if (rst == 1'b0) 
          begin
            s_reg_633 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP997
                            // at: streamer_handler.cc:290:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:290:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_633 <= stream_acc_port_3_data[471:464];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_634
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_634
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:290:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_634
        if (rst == 1'b0) 
          begin
            s_reg_634 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1009
                            // at: streamer_handler.cc:290:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:290:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_634 <= stream_acc_port_3_data[479:472];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_635
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_635
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:290:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_635
        if (rst == 1'b0) 
          begin
            s_reg_635 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1021
                            // at: streamer_handler.cc:290:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:290:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_635 <= stream_acc_port_3_data[487:480];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_636
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_636
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:290:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_636
        if (rst == 1'b0) 
          begin
            s_reg_636 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1033
                            // at: streamer_handler.cc:290:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:290:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_636 <= stream_acc_port_3_data[495:488];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_637
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_637
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:290:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_637
        if (rst == 1'b0) 
          begin
            s_reg_637 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1045
                            // at: streamer_handler.cc:290:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:290:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_637 <= stream_acc_port_3_data[503:496];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_638
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_638
    // at: streamer_handler.cc:93:28
    // at: streamer_handler.cc:290:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_638
        if (rst == 1'b0) 
          begin
            s_reg_638 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd023, 7'd057: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1057
                            // at: streamer_handler.cc:290:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:290:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
                            s_reg_638 <= stream_acc_port_3_data[511:504];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_Add_7U_4_4_9_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_Add_7U_4_4_9_in1
    // at: streamer_handler.cc:224:59
    always @*
      begin : drive_streamer_handler_Add_7U_4_4_9_in1
        if (gs_ctrl_f_streamer_handler_h20100000080180) 
          begin
            // op:f_streamer_handler/OP644
            // at: streamer_handler.cc:159:68
            // Call Stack: 
            // in function manage_mha_streamer_trans called from streamer_handler.cc:440:13
            streamer_handler_Add_7U_4_4_9_in1 = s_reg_277[5:0];
          end 
        else 
          begin
            // op:f_streamer_handler/OP2052
            // at: streamer_handler.cc:50:40
            // Call Stack: 
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_Add_7U_4_4_9_in1 = 6'd00;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Add_7U_4_4_9
    // Resource=streamer_handler_Add_7U_4_4, Function=add : Inputs=6 Outputs=7
    // Implements 5 operation(s)
    // at: streamer_handler.cc:159:68
    // at: streamer_handler.cc:187:64
    // at: streamer_handler.cc:224:68
    // at: streamer_handler.cc:119:68
    // at: streamer_handler.cc:50:40
    assign streamer_handler_Add_7U_4_4_9_out1 = {1'b0, streamer_handler_Add_7U_4_4_9_in1} + 7'd001;
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_16_14_4_10_ctrl1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_16_14_4_10_ctrl1
    // at: array:199:36 streamer_handler.cc:113:44
    always @*
      begin : drive_streamer_handler_N_Mux_8_16_14_4_10_ctrl1
        if (gs_ctrl_f_streamer_handler_h100000000000) 
          begin
            // op:f_streamer_handler/OP1648
            // at: streamer_handler.cc:115:39
            // Call Stack: 
            // in function array called from streamer_handler.cc:115:39
            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
            streamer_handler_N_Mux_8_16_14_4_10_ctrl1 = s_reg_310[3:0];
          end 
        else 
          begin
            // op:f_streamer_handler/OP1648
            // at: streamer_handler.cc:115:39
            // Call Stack: 
            // in function array called from streamer_handler.cc:115:39
            // in function manage_conv_dataflow called from streamer_handler.cc:425:13
            streamer_handler_N_Mux_8_16_14_4_10_ctrl1 = 4'd00;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_14_4_10
    // Resource=streamer_handler_N_Mux_8_16_14_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:115:39
    always @*
      begin : streamer_handler_N_Mux_8_16_14_4_10
        case (streamer_handler_N_Mux_8_16_14_4_10_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_14_4_10_out1 = conv_kernel_reg_0_15;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_14_4_10_out1 = conv_kernel_reg_1_15;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_14_4_10_out1 = conv_kernel_reg_2_15;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_14_4_10_out1 = conv_kernel_reg_3_15;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_14_4_10_out1 = conv_kernel_reg_4_15;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_14_4_10_out1 = conv_kernel_reg_5_15;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_14_4_10_out1 = conv_kernel_reg_6_15;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_14_4_10_out1 = conv_kernel_reg_7_15;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_14_4_10_out1 = conv_kernel_reg_8_15;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_14_4_10_out1 = conv_kernel_reg_9_15;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_14_4_10_out1 = conv_kernel_reg_10_15;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_14_4_10_out1 = conv_kernel_reg_11_15;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_14_4_10_out1 = conv_kernel_reg_12_15;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_14_4_10_out1 = conv_kernel_reg_13_15;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_14_4_10_out1 = conv_kernel_reg_14_15;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_14_4_10_out1 = conv_kernel_reg_15_15;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_14_4_11
    // Resource=streamer_handler_N_Mux_8_16_14_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:115:39
    always @*
      begin : streamer_handler_N_Mux_8_16_14_4_11
        case (streamer_handler_N_Mux_8_16_14_4_10_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_14_4_11_out1 = conv_kernel_reg_0_14;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_14_4_11_out1 = conv_kernel_reg_1_14;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_14_4_11_out1 = conv_kernel_reg_2_14;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_14_4_11_out1 = conv_kernel_reg_3_14;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_14_4_11_out1 = conv_kernel_reg_4_14;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_14_4_11_out1 = conv_kernel_reg_5_14;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_14_4_11_out1 = conv_kernel_reg_6_14;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_14_4_11_out1 = conv_kernel_reg_7_14;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_14_4_11_out1 = conv_kernel_reg_8_14;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_14_4_11_out1 = conv_kernel_reg_9_14;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_14_4_11_out1 = conv_kernel_reg_10_14;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_14_4_11_out1 = conv_kernel_reg_11_14;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_14_4_11_out1 = conv_kernel_reg_12_14;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_14_4_11_out1 = conv_kernel_reg_13_14;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_14_4_11_out1 = conv_kernel_reg_14_14;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_14_4_11_out1 = conv_kernel_reg_15_14;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_14_4_12
    // Resource=streamer_handler_N_Mux_8_16_14_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:115:39
    always @*
      begin : streamer_handler_N_Mux_8_16_14_4_12
        case (streamer_handler_N_Mux_8_16_14_4_10_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_14_4_12_out1 = conv_kernel_reg_0_13;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_14_4_12_out1 = conv_kernel_reg_1_13;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_14_4_12_out1 = conv_kernel_reg_2_13;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_14_4_12_out1 = conv_kernel_reg_3_13;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_14_4_12_out1 = conv_kernel_reg_4_13;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_14_4_12_out1 = conv_kernel_reg_5_13;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_14_4_12_out1 = conv_kernel_reg_6_13;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_14_4_12_out1 = conv_kernel_reg_7_13;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_14_4_12_out1 = conv_kernel_reg_8_13;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_14_4_12_out1 = conv_kernel_reg_9_13;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_14_4_12_out1 = conv_kernel_reg_10_13;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_14_4_12_out1 = conv_kernel_reg_11_13;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_14_4_12_out1 = conv_kernel_reg_12_13;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_14_4_12_out1 = conv_kernel_reg_13_13;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_14_4_12_out1 = conv_kernel_reg_14_13;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_14_4_12_out1 = conv_kernel_reg_15_13;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_14_4_13
    // Resource=streamer_handler_N_Mux_8_16_14_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:115:39
    always @*
      begin : streamer_handler_N_Mux_8_16_14_4_13
        case (streamer_handler_N_Mux_8_16_14_4_10_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_14_4_13_out1 = conv_kernel_reg_0_12;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_14_4_13_out1 = conv_kernel_reg_1_12;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_14_4_13_out1 = conv_kernel_reg_2_12;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_14_4_13_out1 = conv_kernel_reg_3_12;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_14_4_13_out1 = conv_kernel_reg_4_12;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_14_4_13_out1 = conv_kernel_reg_5_12;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_14_4_13_out1 = conv_kernel_reg_6_12;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_14_4_13_out1 = conv_kernel_reg_7_12;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_14_4_13_out1 = conv_kernel_reg_8_12;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_14_4_13_out1 = conv_kernel_reg_9_12;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_14_4_13_out1 = conv_kernel_reg_10_12;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_14_4_13_out1 = conv_kernel_reg_11_12;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_14_4_13_out1 = conv_kernel_reg_12_12;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_14_4_13_out1 = conv_kernel_reg_13_12;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_14_4_13_out1 = conv_kernel_reg_14_12;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_14_4_13_out1 = conv_kernel_reg_15_12;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_14_4_14
    // Resource=streamer_handler_N_Mux_8_16_14_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:115:39
    always @*
      begin : streamer_handler_N_Mux_8_16_14_4_14
        case (streamer_handler_N_Mux_8_16_14_4_10_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_14_4_14_out1 = conv_kernel_reg_0_11;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_14_4_14_out1 = conv_kernel_reg_1_11;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_14_4_14_out1 = conv_kernel_reg_2_11;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_14_4_14_out1 = conv_kernel_reg_3_11;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_14_4_14_out1 = conv_kernel_reg_4_11;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_14_4_14_out1 = conv_kernel_reg_5_11;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_14_4_14_out1 = conv_kernel_reg_6_11;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_14_4_14_out1 = conv_kernel_reg_7_11;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_14_4_14_out1 = conv_kernel_reg_8_11;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_14_4_14_out1 = conv_kernel_reg_9_11;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_14_4_14_out1 = conv_kernel_reg_10_11;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_14_4_14_out1 = conv_kernel_reg_11_11;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_14_4_14_out1 = conv_kernel_reg_12_11;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_14_4_14_out1 = conv_kernel_reg_13_11;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_14_4_14_out1 = conv_kernel_reg_14_11;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_14_4_14_out1 = conv_kernel_reg_15_11;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_14_4_15
    // Resource=streamer_handler_N_Mux_8_16_14_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:115:39
    always @*
      begin : streamer_handler_N_Mux_8_16_14_4_15
        case (streamer_handler_N_Mux_8_16_14_4_10_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_14_4_15_out1 = conv_kernel_reg_0_10;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_14_4_15_out1 = conv_kernel_reg_1_10;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_14_4_15_out1 = conv_kernel_reg_2_10;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_14_4_15_out1 = conv_kernel_reg_3_10;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_14_4_15_out1 = conv_kernel_reg_4_10;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_14_4_15_out1 = conv_kernel_reg_5_10;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_14_4_15_out1 = conv_kernel_reg_6_10;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_14_4_15_out1 = conv_kernel_reg_7_10;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_14_4_15_out1 = conv_kernel_reg_8_10;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_14_4_15_out1 = conv_kernel_reg_9_10;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_14_4_15_out1 = conv_kernel_reg_10_10;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_14_4_15_out1 = conv_kernel_reg_11_10;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_14_4_15_out1 = conv_kernel_reg_12_10;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_14_4_15_out1 = conv_kernel_reg_13_10;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_14_4_15_out1 = conv_kernel_reg_14_10;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_14_4_15_out1 = conv_kernel_reg_15_10;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_14_4_16
    // Resource=streamer_handler_N_Mux_8_16_14_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:115:39
    always @*
      begin : streamer_handler_N_Mux_8_16_14_4_16
        case (streamer_handler_N_Mux_8_16_14_4_10_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_14_4_16_out1 = conv_kernel_reg_0_9;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_14_4_16_out1 = conv_kernel_reg_1_9;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_14_4_16_out1 = conv_kernel_reg_2_9;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_14_4_16_out1 = conv_kernel_reg_3_9;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_14_4_16_out1 = conv_kernel_reg_4_9;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_14_4_16_out1 = conv_kernel_reg_5_9;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_14_4_16_out1 = conv_kernel_reg_6_9;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_14_4_16_out1 = conv_kernel_reg_7_9;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_14_4_16_out1 = conv_kernel_reg_8_9;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_14_4_16_out1 = conv_kernel_reg_9_9;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_14_4_16_out1 = conv_kernel_reg_10_9;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_14_4_16_out1 = conv_kernel_reg_11_9;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_14_4_16_out1 = conv_kernel_reg_12_9;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_14_4_16_out1 = conv_kernel_reg_13_9;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_14_4_16_out1 = conv_kernel_reg_14_9;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_14_4_16_out1 = conv_kernel_reg_15_9;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_14_4_17
    // Resource=streamer_handler_N_Mux_8_16_14_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:115:39
    always @*
      begin : streamer_handler_N_Mux_8_16_14_4_17
        case (streamer_handler_N_Mux_8_16_14_4_10_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_14_4_17_out1 = conv_kernel_reg_0_8;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_14_4_17_out1 = conv_kernel_reg_1_8;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_14_4_17_out1 = conv_kernel_reg_2_8;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_14_4_17_out1 = conv_kernel_reg_3_8;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_14_4_17_out1 = conv_kernel_reg_4_8;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_14_4_17_out1 = conv_kernel_reg_5_8;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_14_4_17_out1 = conv_kernel_reg_6_8;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_14_4_17_out1 = conv_kernel_reg_7_8;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_14_4_17_out1 = conv_kernel_reg_8_8;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_14_4_17_out1 = conv_kernel_reg_9_8;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_14_4_17_out1 = conv_kernel_reg_10_8;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_14_4_17_out1 = conv_kernel_reg_11_8;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_14_4_17_out1 = conv_kernel_reg_12_8;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_14_4_17_out1 = conv_kernel_reg_13_8;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_14_4_17_out1 = conv_kernel_reg_14_8;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_14_4_17_out1 = conv_kernel_reg_15_8;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_14_4_18
    // Resource=streamer_handler_N_Mux_8_16_14_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:115:39
    always @*
      begin : streamer_handler_N_Mux_8_16_14_4_18
        case (streamer_handler_N_Mux_8_16_14_4_10_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_14_4_18_out1 = conv_kernel_reg_0_7;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_14_4_18_out1 = conv_kernel_reg_1_7;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_14_4_18_out1 = conv_kernel_reg_2_7;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_14_4_18_out1 = conv_kernel_reg_3_7;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_14_4_18_out1 = conv_kernel_reg_4_7;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_14_4_18_out1 = conv_kernel_reg_5_7;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_14_4_18_out1 = conv_kernel_reg_6_7;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_14_4_18_out1 = conv_kernel_reg_7_7;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_14_4_18_out1 = conv_kernel_reg_8_7;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_14_4_18_out1 = conv_kernel_reg_9_7;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_14_4_18_out1 = conv_kernel_reg_10_7;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_14_4_18_out1 = conv_kernel_reg_11_7;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_14_4_18_out1 = conv_kernel_reg_12_7;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_14_4_18_out1 = conv_kernel_reg_13_7;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_14_4_18_out1 = conv_kernel_reg_14_7;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_14_4_18_out1 = conv_kernel_reg_15_7;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_14_4_19
    // Resource=streamer_handler_N_Mux_8_16_14_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:115:39
    always @*
      begin : streamer_handler_N_Mux_8_16_14_4_19
        case (streamer_handler_N_Mux_8_16_14_4_10_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_14_4_19_out1 = conv_kernel_reg_0_6;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_14_4_19_out1 = conv_kernel_reg_1_6;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_14_4_19_out1 = conv_kernel_reg_2_6;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_14_4_19_out1 = conv_kernel_reg_3_6;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_14_4_19_out1 = conv_kernel_reg_4_6;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_14_4_19_out1 = conv_kernel_reg_5_6;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_14_4_19_out1 = conv_kernel_reg_6_6;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_14_4_19_out1 = conv_kernel_reg_7_6;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_14_4_19_out1 = conv_kernel_reg_8_6;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_14_4_19_out1 = conv_kernel_reg_9_6;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_14_4_19_out1 = conv_kernel_reg_10_6;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_14_4_19_out1 = conv_kernel_reg_11_6;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_14_4_19_out1 = conv_kernel_reg_12_6;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_14_4_19_out1 = conv_kernel_reg_13_6;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_14_4_19_out1 = conv_kernel_reg_14_6;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_14_4_19_out1 = conv_kernel_reg_15_6;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_14_4_20
    // Resource=streamer_handler_N_Mux_8_16_14_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:115:39
    always @*
      begin : streamer_handler_N_Mux_8_16_14_4_20
        case (streamer_handler_N_Mux_8_16_14_4_10_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_14_4_20_out1 = conv_kernel_reg_0_5;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_14_4_20_out1 = conv_kernel_reg_1_5;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_14_4_20_out1 = conv_kernel_reg_2_5;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_14_4_20_out1 = conv_kernel_reg_3_5;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_14_4_20_out1 = conv_kernel_reg_4_5;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_14_4_20_out1 = conv_kernel_reg_5_5;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_14_4_20_out1 = conv_kernel_reg_6_5;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_14_4_20_out1 = conv_kernel_reg_7_5;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_14_4_20_out1 = conv_kernel_reg_8_5;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_14_4_20_out1 = conv_kernel_reg_9_5;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_14_4_20_out1 = conv_kernel_reg_10_5;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_14_4_20_out1 = conv_kernel_reg_11_5;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_14_4_20_out1 = conv_kernel_reg_12_5;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_14_4_20_out1 = conv_kernel_reg_13_5;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_14_4_20_out1 = conv_kernel_reg_14_5;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_14_4_20_out1 = conv_kernel_reg_15_5;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_14_4_21
    // Resource=streamer_handler_N_Mux_8_16_14_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:115:39
    always @*
      begin : streamer_handler_N_Mux_8_16_14_4_21
        case (streamer_handler_N_Mux_8_16_14_4_10_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_14_4_21_out1 = conv_kernel_reg_0_4;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_14_4_21_out1 = conv_kernel_reg_1_4;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_14_4_21_out1 = conv_kernel_reg_2_4;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_14_4_21_out1 = conv_kernel_reg_3_4;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_14_4_21_out1 = conv_kernel_reg_4_4;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_14_4_21_out1 = conv_kernel_reg_5_4;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_14_4_21_out1 = conv_kernel_reg_6_4;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_14_4_21_out1 = conv_kernel_reg_7_4;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_14_4_21_out1 = conv_kernel_reg_8_4;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_14_4_21_out1 = conv_kernel_reg_9_4;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_14_4_21_out1 = conv_kernel_reg_10_4;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_14_4_21_out1 = conv_kernel_reg_11_4;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_14_4_21_out1 = conv_kernel_reg_12_4;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_14_4_21_out1 = conv_kernel_reg_13_4;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_14_4_21_out1 = conv_kernel_reg_14_4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_14_4_21_out1 = conv_kernel_reg_15_4;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_14_4_22
    // Resource=streamer_handler_N_Mux_8_16_14_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:115:39
    always @*
      begin : streamer_handler_N_Mux_8_16_14_4_22
        case (streamer_handler_N_Mux_8_16_14_4_10_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_14_4_22_out1 = conv_kernel_reg_0_3;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_14_4_22_out1 = conv_kernel_reg_1_3;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_14_4_22_out1 = conv_kernel_reg_2_3;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_14_4_22_out1 = conv_kernel_reg_3_3;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_14_4_22_out1 = conv_kernel_reg_4_3;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_14_4_22_out1 = conv_kernel_reg_5_3;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_14_4_22_out1 = conv_kernel_reg_6_3;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_14_4_22_out1 = conv_kernel_reg_7_3;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_14_4_22_out1 = conv_kernel_reg_8_3;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_14_4_22_out1 = conv_kernel_reg_9_3;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_14_4_22_out1 = conv_kernel_reg_10_3;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_14_4_22_out1 = conv_kernel_reg_11_3;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_14_4_22_out1 = conv_kernel_reg_12_3;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_14_4_22_out1 = conv_kernel_reg_13_3;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_14_4_22_out1 = conv_kernel_reg_14_3;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_14_4_22_out1 = conv_kernel_reg_15_3;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_14_4_23
    // Resource=streamer_handler_N_Mux_8_16_14_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:115:39
    always @*
      begin : streamer_handler_N_Mux_8_16_14_4_23
        case (streamer_handler_N_Mux_8_16_14_4_10_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_14_4_23_out1 = conv_kernel_reg_0_2;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_14_4_23_out1 = conv_kernel_reg_1_2;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_14_4_23_out1 = conv_kernel_reg_2_2;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_14_4_23_out1 = conv_kernel_reg_3_2;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_14_4_23_out1 = conv_kernel_reg_4_2;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_14_4_23_out1 = conv_kernel_reg_5_2;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_14_4_23_out1 = conv_kernel_reg_6_2;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_14_4_23_out1 = conv_kernel_reg_7_2;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_14_4_23_out1 = conv_kernel_reg_8_2;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_14_4_23_out1 = conv_kernel_reg_9_2;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_14_4_23_out1 = conv_kernel_reg_10_2;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_14_4_23_out1 = conv_kernel_reg_11_2;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_14_4_23_out1 = conv_kernel_reg_12_2;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_14_4_23_out1 = conv_kernel_reg_13_2;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_14_4_23_out1 = conv_kernel_reg_14_2;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_14_4_23_out1 = conv_kernel_reg_15_2;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_14_4_24
    // Resource=streamer_handler_N_Mux_8_16_14_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:115:39
    always @*
      begin : streamer_handler_N_Mux_8_16_14_4_24
        case (streamer_handler_N_Mux_8_16_14_4_10_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_14_4_24_out1 = conv_kernel_reg_0_1;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_14_4_24_out1 = conv_kernel_reg_1_1;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_14_4_24_out1 = conv_kernel_reg_2_1;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_14_4_24_out1 = conv_kernel_reg_3_1;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_14_4_24_out1 = conv_kernel_reg_4_1;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_14_4_24_out1 = conv_kernel_reg_5_1;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_14_4_24_out1 = conv_kernel_reg_6_1;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_14_4_24_out1 = conv_kernel_reg_7_1;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_14_4_24_out1 = conv_kernel_reg_8_1;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_14_4_24_out1 = conv_kernel_reg_9_1;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_14_4_24_out1 = conv_kernel_reg_10_1;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_14_4_24_out1 = conv_kernel_reg_11_1;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_14_4_24_out1 = conv_kernel_reg_12_1;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_14_4_24_out1 = conv_kernel_reg_13_1;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_14_4_24_out1 = conv_kernel_reg_14_1;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_14_4_24_out1 = conv_kernel_reg_15_1;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_14_4_25
    // Resource=streamer_handler_N_Mux_8_16_14_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:115:39
    always @*
      begin : streamer_handler_N_Mux_8_16_14_4_25
        case (streamer_handler_N_Mux_8_16_14_4_10_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_14_4_25_out1 = conv_kernel_reg_0_0;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_14_4_25_out1 = conv_kernel_reg_1_0;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_14_4_25_out1 = conv_kernel_reg_2_0;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_14_4_25_out1 = conv_kernel_reg_3_0;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_14_4_25_out1 = conv_kernel_reg_4_0;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_14_4_25_out1 = conv_kernel_reg_5_0;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_14_4_25_out1 = conv_kernel_reg_6_0;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_14_4_25_out1 = conv_kernel_reg_7_0;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_14_4_25_out1 = conv_kernel_reg_8_0;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_14_4_25_out1 = conv_kernel_reg_9_0;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_14_4_25_out1 = conv_kernel_reg_10_0;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_14_4_25_out1 = conv_kernel_reg_11_0;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_14_4_25_out1 = conv_kernel_reg_12_0;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_14_4_25_out1 = conv_kernel_reg_13_0;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_14_4_25_out1 = conv_kernel_reg_14_0;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_14_4_25_out1 = conv_kernel_reg_15_0;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Add_5U_11_4_26
    // Resource=streamer_handler_Add_5U_11_4, Function=add : Inputs=4 Outputs=5
    // Implements 1 operation(s)
    // at: streamer_handler.cc:113:52
    assign streamer_handler_Add_5U_11_4_26_out1 = {1'b0, streamer_handler_N_Mux_8_16_14_4_10_ctrl1} + 5'd01;
    
    // rtl_instance:streamer_handler/streamer_handler_Add_2U_1_4_28
    // Resource=streamer_handler_Add_2U_1_4, Function=add : Inputs=1 Outputs=2
    // Implements 1 operation(s)
    // at: streamer_handler.cc:160:38
    assign streamer_handler_Add_2U_1_4_28_out1 = {1'b0, s_reg_310[0]} + 2'd1;
    
    // rtl_instance:streamer_handler/streamer_handler_Add_2U_1_4_29
    // Resource=streamer_handler_Add_2U_1_4, Function=add : Inputs=1 Outputs=2
    // Implements 1 operation(s)
    // at: streamer_handler.cc:51:34
    assign streamer_handler_Add_2U_1_4_29_out1 = {1'b0, s_reg_310[0]} + 2'd1;
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_7_1_30
    // Resource=streamer_handler_LessThan_1U_7_1, Function=lt : Inputs=3S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:51:28
    assign streamer_handler_LessThan_1U_7_1_30_out1 = ({1'b0, s_reg_370} < 3'd2);
    
    // rtl_instance:streamer_handler/streamer_handler_Add_3U_10_4_31
    // Resource=streamer_handler_Add_3U_10_4, Function=add : Inputs=2 Outputs=3
    // Implements 1 operation(s)
    // at: streamer_handler.cc:158:39
    assign streamer_handler_Add_3U_10_4_31_out1 = {1'b0, s_reg_316[1:0]} + 3'd1;
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_7_1_32
    // Resource=streamer_handler_LessThan_1U_7_1, Function=lt : Inputs=3S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:160:32
    assign streamer_handler_LessThan_1U_7_1_32_out1 = ({1'b0, s_reg_370} < 3'd2);
    
    // rtl_process:streamer_handler/drive_streamer_handler_LessThan_1U_8_4_33_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_LessThan_1U_8_4_33_in1
    // at: streamer_handler.cc:119:34 streamer_handler.cc:50:22
    assign streamer_handler_LessThan_1U_8_4_33_in1 = {1'b0, s_reg_277[6:0]};
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_8_4_33
    // Resource=streamer_handler_LessThan_1U_8_4, Function=lt : Inputs=8S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:119:44
    assign streamer_handler_LessThan_1U_8_4_33_out1 = (streamer_handler_LessThan_1U_8_4_33_in1[7] ^ streamer_handler_LessThan_1U_8_4_33_in1 < 8'd064);
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_8_4_34
    // Resource=streamer_handler_LessThan_1U_8_4, Function=lt : Inputs=8S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:50:24
    assign streamer_handler_LessThan_1U_8_4_34_out1 = (streamer_handler_LessThan_1U_8_4_33_in1[7] ^ streamer_handler_LessThan_1U_8_4_33_in1 < 8'd064);
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_13_4_35
    // Resource=streamer_handler_LessThan_1U_13_4, Function=lt : Inputs=3S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:158:30
    assign streamer_handler_LessThan_1U_13_4_35_out1 = (s_reg_310[2] ^ s_reg_310[2:0] < 3'd3);
    
    // rtl_process:streamer_handler/drive_streamer_handler_LessThan_1U_9_1_36_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_LessThan_1U_9_1_36_in1
    // at: streamer_handler.cc:113:29 streamer_handler.cc:72:22 streamer_handler.cc:251:30
    assign streamer_handler_LessThan_1U_9_1_36_in1 = {1'b0, s_reg_310[4:0]};
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_9_1_36
    // Resource=streamer_handler_LessThan_1U_9_1, Function=lt : Inputs=6S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:113:38
    assign streamer_handler_LessThan_1U_9_1_36_out1 = (streamer_handler_LessThan_1U_9_1_36_in1[5] ^ streamer_handler_LessThan_1U_9_1_36_in1 < 6'd16);
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_8_4_38
    // Resource=streamer_handler_LessThan_1U_8_4, Function=lt : Inputs=8S Outputs=1
    // Implements 2 operation(s)
    // at: streamer_handler.cc:159:44
    // at: streamer_handler.cc:224:44
    assign streamer_handler_LessThan_1U_8_4_38_out1 = ({1'b0, streamer_handler_Add_7U_4_4_9_out1} < 8'd064);
    
    // rtl_process:streamer_handler/drive_streamer_handler_Add_5U_11_4_39_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_Add_5U_11_4_39_in1
    // at: streamer_handler.cc:72:41
    always @*
      begin : drive_streamer_handler_Add_5U_11_4_39_in1
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2486
            // at: streamer_handler.cc:72:42
            // Call Stack: 
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_Add_5U_11_4_39_in1 = s_reg_310[3:0];
          end 
        else 
          begin
            // op:f_streamer_handler/OP2486
            // at: streamer_handler.cc:72:42
            // Call Stack: 
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_Add_5U_11_4_39_in1 = 4'd00;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Add_5U_11_4_39
    // Resource=streamer_handler_Add_5U_11_4, Function=add : Inputs=4 Outputs=5
    // Implements 1 operation(s)
    // at: streamer_handler.cc:72:42
    assign streamer_handler_Add_5U_11_4_39_out1 = {1'b0, streamer_handler_Add_5U_11_4_39_in1} + 5'd01;
    
    // rtl_process:streamer_handler/drive_streamer_handler_Add_3U_10_4_41_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_Add_3U_10_4_41_in1
    // at: streamer_handler.cc:97:33 streamer_handler.cc:101:42
    always @*
      begin : drive_streamer_handler_Add_3U_10_4_41_in1
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2483
            // at: streamer_handler.cc:97:34
            // Call Stack: 
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_Add_3U_10_4_41_in1 = s_reg_316[1:0];
          end 
        else 
          begin
            // op:f_streamer_handler/OP2483
            // at: streamer_handler.cc:97:34
            // Call Stack: 
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_Add_3U_10_4_41_in1 = 2'd0;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Add_3U_10_4_41
    // Resource=streamer_handler_Add_3U_10_4, Function=add : Inputs=2 Outputs=3
    // Implements 1 operation(s)
    // at: streamer_handler.cc:97:34
    assign streamer_handler_Add_3U_10_4_41_out1 = {1'b0, streamer_handler_Add_3U_10_4_41_in1} + 3'd1;
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_0_1_42
    // Resource=streamer_handler_LessThan_1U_0_1, Function=lt : Inputs=4S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:97:28
    assign streamer_handler_LessThan_1U_0_1_42_out1 = ({1'b0, streamer_handler_Add_3U_10_4_41_out1} < 4'd04);
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_43_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_43_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_43_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2351
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_43_in5 = s_reg_638;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2351
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_43_in5 = stream_acc_port_3_data[511:504];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_43
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_43
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_43_out1 = s_reg_442;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_43_out1 = s_reg_508;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_43_out1 = s_reg_573;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_43_out1 = streamer_handler_N_Mux_8_4_15_4_43_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_44_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_44_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_44_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2353
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_44_in5 = s_reg_637;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2353
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_44_in5 = stream_acc_port_3_data[503:496];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_44
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_44
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_44_out1 = s_reg_441;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_44_out1 = s_reg_507;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_44_out1 = s_reg_572;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_44_out1 = streamer_handler_N_Mux_8_4_15_4_44_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_45_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_45_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_45_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2355
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_45_in5 = s_reg_636;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2355
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_45_in5 = stream_acc_port_3_data[495:488];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_45
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_45
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_45_out1 = s_reg_440;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_45_out1 = s_reg_506;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_45_out1 = s_reg_571;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_45_out1 = streamer_handler_N_Mux_8_4_15_4_45_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_46_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_46_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_46_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2357
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_46_in5 = s_reg_635;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2357
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_46_in5 = stream_acc_port_3_data[487:480];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_46
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_46
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_46_out1 = s_reg_439;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_46_out1 = s_reg_505;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_46_out1 = s_reg_570;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_46_out1 = streamer_handler_N_Mux_8_4_15_4_46_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_47_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_47_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_47_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2359
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_47_in5 = s_reg_634;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2359
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_47_in5 = stream_acc_port_3_data[479:472];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_47
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_47
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_47_out1 = s_reg_438;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_47_out1 = s_reg_504;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_47_out1 = s_reg_569;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_47_out1 = streamer_handler_N_Mux_8_4_15_4_47_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_48_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_48_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_48_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2361
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_48_in5 = s_reg_633;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2361
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_48_in5 = stream_acc_port_3_data[471:464];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_48
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_48
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_48_out1 = s_reg_437;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_48_out1 = s_reg_503;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_48_out1 = s_reg_568;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_48_out1 = streamer_handler_N_Mux_8_4_15_4_48_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_49_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_49_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_49_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2363
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_49_in5 = s_reg_632;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2363
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_49_in5 = stream_acc_port_3_data[463:456];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_49
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_49
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_49_out1 = s_reg_436;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_49_out1 = s_reg_502;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_49_out1 = s_reg_567;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_49_out1 = streamer_handler_N_Mux_8_4_15_4_49_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_50_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_50_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_50_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2365
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_50_in5 = s_reg_631;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2365
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_50_in5 = stream_acc_port_3_data[455:448];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_50
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_50
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_50_out1 = s_reg_435;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_50_out1 = s_reg_501;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_50_out1 = s_reg_566;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_50_out1 = streamer_handler_N_Mux_8_4_15_4_50_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_51_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_51_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_51_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2367
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_51_in5 = s_reg_630;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2367
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_51_in5 = stream_acc_port_3_data[447:440];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_51
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_51
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_51_out1 = s_reg_434;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_51_out1 = s_reg_500;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_51_out1 = s_reg_565;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_51_out1 = streamer_handler_N_Mux_8_4_15_4_51_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_52_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_52_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_52_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2369
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_52_in5 = s_reg_629;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2369
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_52_in5 = stream_acc_port_3_data[439:432];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_52
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_52
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_52_out1 = s_reg_433;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_52_out1 = s_reg_499;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_52_out1 = s_reg_564;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_52_out1 = streamer_handler_N_Mux_8_4_15_4_52_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_53_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_53_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_53_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2371
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_53_in5 = s_reg_628;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2371
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_53_in5 = stream_acc_port_3_data[431:424];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_53
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_53
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_53_out1 = s_reg_432;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_53_out1 = s_reg_498;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_53_out1 = s_reg_563;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_53_out1 = streamer_handler_N_Mux_8_4_15_4_53_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_54_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_54_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_54_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2373
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_54_in5 = s_reg_627;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2373
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_54_in5 = stream_acc_port_3_data[423:416];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_54
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_54
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_54_out1 = s_reg_431;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_54_out1 = s_reg_497;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_54_out1 = s_reg_562;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_54_out1 = streamer_handler_N_Mux_8_4_15_4_54_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_55_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_55_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_55_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2375
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_55_in5 = s_reg_626;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2375
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_55_in5 = stream_acc_port_3_data[415:408];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_55
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_55
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_55_out1 = s_reg_430;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_55_out1 = s_reg_496;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_55_out1 = s_reg_561;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_55_out1 = streamer_handler_N_Mux_8_4_15_4_55_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_56_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_56_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_56_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2377
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_56_in5 = s_reg_625;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2377
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_56_in5 = stream_acc_port_3_data[407:400];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_56
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_56
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_56_out1 = s_reg_429;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_56_out1 = s_reg_495;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_56_out1 = s_reg_560;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_56_out1 = streamer_handler_N_Mux_8_4_15_4_56_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_57_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_57_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_57_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2379
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_57_in5 = s_reg_624;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2379
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_57_in5 = stream_acc_port_3_data[399:392];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_57
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_57
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_57_out1 = s_reg_428;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_57_out1 = s_reg_494;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_57_out1 = s_reg_559;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_57_out1 = streamer_handler_N_Mux_8_4_15_4_57_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_58_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_58_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_58_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2381
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_58_in5 = s_reg_623;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2381
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_58_in5 = stream_acc_port_3_data[391:384];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_58
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_58
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_58_out1 = s_reg_315[7:0];
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_58_out1 = s_reg_493[7:0];
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_58_out1 = s_reg_558[7:0];
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_58_out1 = streamer_handler_N_Mux_8_4_15_4_58_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_59_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_59_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_59_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2383
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_59_in5 = s_reg_622;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2383
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_59_in5 = stream_acc_port_3_data[383:376];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_59
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_59
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_59_out1 = s_reg_426;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_59_out1 = s_reg_492;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_59_out1 = s_reg_557;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_59_out1 = streamer_handler_N_Mux_8_4_15_4_59_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_60_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_60_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_60_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2385
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_60_in5 = s_reg_621;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2385
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_60_in5 = stream_acc_port_3_data[375:368];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_60
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_60
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_60_out1 = s_reg_425;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_60_out1 = s_reg_491;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_60_out1 = s_reg_556;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_60_out1 = streamer_handler_N_Mux_8_4_15_4_60_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_61_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_61_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_61_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2387
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_61_in5 = s_reg_620;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2387
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_61_in5 = stream_acc_port_3_data[367:360];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_61
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_61
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_61_out1 = s_reg_424;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_61_out1 = s_reg_490;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_61_out1 = s_reg_555;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_61_out1 = streamer_handler_N_Mux_8_4_15_4_61_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_62_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_62_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_62_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2389
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_62_in5 = s_reg_619;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2389
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_62_in5 = stream_acc_port_3_data[359:352];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_62
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_62
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_62_out1 = s_reg_423;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_62_out1 = s_reg_489;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_62_out1 = s_reg_554;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_62_out1 = streamer_handler_N_Mux_8_4_15_4_62_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_63_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_63_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_63_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2391
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_63_in5 = s_reg_618;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2391
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_63_in5 = stream_acc_port_3_data[351:344];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_63
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_63
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_63_out1 = s_reg_422;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_63_out1 = s_reg_488;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_63_out1 = s_reg_553;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_63_out1 = streamer_handler_N_Mux_8_4_15_4_63_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_64_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_64_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_64_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2393
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_64_in5 = s_reg_617;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2393
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_64_in5 = stream_acc_port_3_data[343:336];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_64
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_64
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_64_out1 = s_reg_421;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_64_out1 = s_reg_487;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_64_out1 = s_reg_552;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_64_out1 = streamer_handler_N_Mux_8_4_15_4_64_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_65_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_65_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_65_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2395
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_65_in5 = s_reg_616;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2395
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_65_in5 = stream_acc_port_3_data[335:328];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_65
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_65
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_65_out1 = s_reg_420;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_65_out1 = s_reg_486;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_65_out1 = s_reg_551;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_65_out1 = streamer_handler_N_Mux_8_4_15_4_65_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_66_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_66_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_66_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2397
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_66_in5 = s_reg_615;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2397
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_66_in5 = stream_acc_port_3_data[327:320];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_66
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_66
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_66_out1 = s_reg_419;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_66_out1 = s_reg_485;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_66_out1 = s_reg_550;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_66_out1 = streamer_handler_N_Mux_8_4_15_4_66_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_67_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_67_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_67_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2399
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_67_in5 = s_reg_614;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2399
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_67_in5 = stream_acc_port_3_data[319:312];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_67
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_67
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_67_out1 = s_reg_418;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_67_out1 = s_reg_484;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_67_out1 = s_reg_549;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_67_out1 = streamer_handler_N_Mux_8_4_15_4_67_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_68_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_68_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_68_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2401
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_68_in5 = s_reg_613;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2401
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_68_in5 = stream_acc_port_3_data[311:304];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_68
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_68
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_68_out1 = s_reg_417;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_68_out1 = s_reg_483;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_68_out1 = s_reg_548;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_68_out1 = streamer_handler_N_Mux_8_4_15_4_68_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_69_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_69_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_69_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2403
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_69_in5 = s_reg_612;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2403
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_69_in5 = stream_acc_port_3_data[303:296];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_69
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_69
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_69_out1 = s_reg_416;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_69_out1 = s_reg_482;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_69_out1 = s_reg_547;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_69_out1 = streamer_handler_N_Mux_8_4_15_4_69_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_70_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_70_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_70_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2405
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_70_in5 = s_reg_611;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2405
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_70_in5 = stream_acc_port_3_data[295:288];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_70
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_70
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_70_out1 = s_reg_415;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_70_out1 = s_reg_481;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_70_out1 = s_reg_546;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_70_out1 = streamer_handler_N_Mux_8_4_15_4_70_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_71_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_71_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_71_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2407
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_71_in5 = s_reg_610;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2407
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_71_in5 = stream_acc_port_3_data[287:280];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_71
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_71
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_71_out1 = s_reg_414;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_71_out1 = s_reg_480;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_71_out1 = s_reg_545;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_71_out1 = streamer_handler_N_Mux_8_4_15_4_71_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_72_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_72_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_72_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2409
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_72_in5 = s_reg_609;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2409
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_72_in5 = stream_acc_port_3_data[279:272];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_72
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_72
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_72_out1 = s_reg_413;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_72_out1 = s_reg_479;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_72_out1 = s_reg_544;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_72_out1 = streamer_handler_N_Mux_8_4_15_4_72_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_73_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_73_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_73_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2411
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_73_in5 = s_reg_608;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2411
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_73_in5 = stream_acc_port_3_data[271:264];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_73
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_73
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_73_out1 = s_reg_412;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_73_out1 = s_reg_478;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_73_out1 = s_reg_543;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_73_out1 = streamer_handler_N_Mux_8_4_15_4_73_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_74_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_74_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_74_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2413
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_74_in5 = s_reg_607;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2413
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_74_in5 = stream_acc_port_3_data[263:256];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_74
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_74
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_74_out1 = s_reg_314[7:0];
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_74_out1 = s_reg_477[7:0];
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_74_out1 = s_reg_542[7:0];
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_74_out1 = streamer_handler_N_Mux_8_4_15_4_74_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_75_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_75_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_75_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2415
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_75_in5 = s_reg_606;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2415
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_75_in5 = stream_acc_port_3_data[255:248];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_75
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_75
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_75_out1 = s_reg_410;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_75_out1 = s_reg_476;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_75_out1 = s_reg_541;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_75_out1 = streamer_handler_N_Mux_8_4_15_4_75_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_76_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_76_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_76_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2417
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_76_in5 = s_reg_605;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2417
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_76_in5 = stream_acc_port_3_data[247:240];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_76
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_76
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_76_out1 = s_reg_409;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_76_out1 = s_reg_475;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_76_out1 = s_reg_540;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_76_out1 = streamer_handler_N_Mux_8_4_15_4_76_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_77_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_77_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_77_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2419
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_77_in5 = s_reg_604;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2419
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_77_in5 = stream_acc_port_3_data[239:232];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_77
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_77
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_77_out1 = s_reg_408;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_77_out1 = s_reg_474;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_77_out1 = s_reg_539;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_77_out1 = streamer_handler_N_Mux_8_4_15_4_77_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_78_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_78_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_78_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2421
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_78_in5 = s_reg_603;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2421
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_78_in5 = stream_acc_port_3_data[231:224];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_78
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_78
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_78_out1 = s_reg_407;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_78_out1 = s_reg_473;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_78_out1 = s_reg_538;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_78_out1 = streamer_handler_N_Mux_8_4_15_4_78_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_79_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_79_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_79_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2423
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_79_in5 = s_reg_602;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2423
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_79_in5 = stream_acc_port_3_data[223:216];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_79
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_79
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_79_out1 = s_reg_406;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_79_out1 = s_reg_472;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_79_out1 = s_reg_537;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_79_out1 = streamer_handler_N_Mux_8_4_15_4_79_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_80_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_80_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_80_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2425
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_80_in5 = s_reg_601;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2425
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_80_in5 = stream_acc_port_3_data[215:208];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_80
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_80
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_80_out1 = s_reg_405;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_80_out1 = s_reg_471;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_80_out1 = s_reg_536;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_80_out1 = streamer_handler_N_Mux_8_4_15_4_80_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_81_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_81_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_81_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2427
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_81_in5 = s_reg_600;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2427
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_81_in5 = stream_acc_port_3_data[207:200];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_81
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_81
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_81_out1 = s_reg_404;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_81_out1 = s_reg_470;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_81_out1 = s_reg_535;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_81_out1 = streamer_handler_N_Mux_8_4_15_4_81_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_82_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_82_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_82_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2429
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_82_in5 = s_reg_599;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2429
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_82_in5 = stream_acc_port_3_data[199:192];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_82
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_82
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_82_out1 = s_reg_403;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_82_out1 = s_reg_469;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_82_out1 = s_reg_534;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_82_out1 = streamer_handler_N_Mux_8_4_15_4_82_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_83_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_83_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_83_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2431
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_83_in5 = s_reg_598;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2431
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_83_in5 = stream_acc_port_3_data[191:184];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_83
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_83
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_83_out1 = s_reg_402;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_83_out1 = s_reg_468;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_83_out1 = s_reg_533;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_83_out1 = streamer_handler_N_Mux_8_4_15_4_83_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_84_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_84_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_84_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2433
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_84_in5 = s_reg_597;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2433
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_84_in5 = stream_acc_port_3_data[183:176];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_84
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_84
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_84_out1 = s_reg_401;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_84_out1 = s_reg_467;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_84_out1 = s_reg_532;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_84_out1 = streamer_handler_N_Mux_8_4_15_4_84_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_85_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_85_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_85_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2435
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_85_in5 = s_reg_596;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2435
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_85_in5 = stream_acc_port_3_data[175:168];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_85
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_85
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_85_out1 = s_reg_400;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_85_out1 = s_reg_466;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_85_out1 = s_reg_531;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_85_out1 = streamer_handler_N_Mux_8_4_15_4_85_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_86_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_86_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_86_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2437
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_86_in5 = s_reg_595;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2437
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_86_in5 = stream_acc_port_3_data[167:160];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_86
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_86
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_86_out1 = s_reg_399;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_86_out1 = s_reg_465;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_86_out1 = s_reg_530;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_86_out1 = streamer_handler_N_Mux_8_4_15_4_86_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_87_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_87_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_87_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2439
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_87_in5 = s_reg_594;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2439
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_87_in5 = stream_acc_port_3_data[159:152];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_87
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_87
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_87_out1 = s_reg_398;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_87_out1 = s_reg_464;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_87_out1 = s_reg_529;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_87_out1 = streamer_handler_N_Mux_8_4_15_4_87_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_88_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_88_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_88_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2441
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_88_in5 = s_reg_593;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2441
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_88_in5 = stream_acc_port_3_data[151:144];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_88
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_88
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_88_out1 = s_reg_397;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_88_out1 = s_reg_463;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_88_out1 = s_reg_528;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_88_out1 = streamer_handler_N_Mux_8_4_15_4_88_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_89_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_89_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_89_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2443
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_89_in5 = s_reg_592;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2443
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_89_in5 = stream_acc_port_3_data[143:136];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_89
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_89
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_89_out1 = s_reg_396;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_89_out1 = s_reg_462;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_89_out1 = s_reg_527;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_89_out1 = streamer_handler_N_Mux_8_4_15_4_89_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_90_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_90_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_90_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2445
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_90_in5 = s_reg_591;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2445
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_90_in5 = stream_acc_port_3_data[135:128];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_90
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_90
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_90_out1 = s_reg_313[7:0];
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_90_out1 = s_reg_461[7:0];
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_90_out1 = s_reg_526[7:0];
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_90_out1 = streamer_handler_N_Mux_8_4_15_4_90_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_91_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_91_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_91_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2447
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_91_in5 = s_reg_590;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2447
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_91_in5 = stream_acc_port_3_data[127:120];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_91
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_91
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_91_out1 = s_reg_394;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_91_out1 = s_reg_460;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_91_out1 = s_reg_525;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_91_out1 = streamer_handler_N_Mux_8_4_15_4_91_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_92_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_92_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_92_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2449
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_92_in5 = s_reg_589;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2449
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_92_in5 = stream_acc_port_3_data[119:112];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_92
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_92
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_92_out1 = s_reg_393;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_92_out1 = s_reg_459;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_92_out1 = s_reg_524;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_92_out1 = streamer_handler_N_Mux_8_4_15_4_92_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_93_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_93_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_93_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2451
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_93_in5 = s_reg_588;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2451
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_93_in5 = stream_acc_port_3_data[111:104];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_93
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_93
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_93_out1 = s_reg_392;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_93_out1 = s_reg_458;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_93_out1 = s_reg_523;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_93_out1 = streamer_handler_N_Mux_8_4_15_4_93_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_94_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_94_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_94_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2453
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_94_in5 = s_reg_587;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2453
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_94_in5 = stream_acc_port_3_data[103:96];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_94
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_94
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_94_out1 = s_reg_391;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_94_out1 = s_reg_457;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_94_out1 = s_reg_522;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_94_out1 = streamer_handler_N_Mux_8_4_15_4_94_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_95_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_95_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_95_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2455
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_95_in5 = s_reg_586;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2455
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_95_in5 = stream_acc_port_3_data[95:88];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_95
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_95
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_95_out1 = s_reg_390;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_95_out1 = s_reg_456;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_95_out1 = s_reg_521;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_95_out1 = streamer_handler_N_Mux_8_4_15_4_95_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_96_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_96_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_96_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2457
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_96_in5 = s_reg_585;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2457
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_96_in5 = stream_acc_port_3_data[87:80];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_96
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_96
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_96_out1 = s_reg_389;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_96_out1 = s_reg_455;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_96_out1 = s_reg_520;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_96_out1 = streamer_handler_N_Mux_8_4_15_4_96_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_97_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_97_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_97_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2459
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_97_in5 = s_reg_584;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2459
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_97_in5 = stream_acc_port_3_data[79:72];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_97
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_97
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_97_out1 = s_reg_388;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_97_out1 = s_reg_454;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_97_out1 = s_reg_519;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_97_out1 = streamer_handler_N_Mux_8_4_15_4_97_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_98_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_98_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_98_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2461
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_98_in5 = s_reg_583;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2461
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_98_in5 = stream_acc_port_3_data[71:64];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_98
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_98
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_98_out1 = s_reg_387;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_98_out1 = s_reg_453;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_98_out1 = s_reg_518;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_98_out1 = streamer_handler_N_Mux_8_4_15_4_98_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_99_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_99_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_99_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2463
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_99_in5 = s_reg_582;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2463
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_99_in5 = stream_acc_port_3_data[63:56];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_99
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_99
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_99_out1 = s_reg_386;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_99_out1 = s_reg_452;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_99_out1 = s_reg_517;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_99_out1 = streamer_handler_N_Mux_8_4_15_4_99_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_100_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_100_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_100_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2465
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_100_in5 = s_reg_581;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2465
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_100_in5 = stream_acc_port_3_data[55:48];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_100
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_100
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_100_out1 = s_reg_385;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_100_out1 = s_reg_451;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_100_out1 = s_reg_516;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_100_out1 = streamer_handler_N_Mux_8_4_15_4_100_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_101_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_101_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_101_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2467
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_101_in5 = s_reg_580;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2467
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_101_in5 = stream_acc_port_3_data[47:40];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_101
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_101
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_101_out1 = s_reg_384;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_101_out1 = s_reg_450;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_101_out1 = s_reg_515;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_101_out1 = streamer_handler_N_Mux_8_4_15_4_101_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_102_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_102_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_102_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2469
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_102_in5 = s_reg_579;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2469
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_102_in5 = stream_acc_port_3_data[39:32];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_102
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_102
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_102_out1 = s_reg_352;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_102_out1 = s_reg_449;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_102_out1 = s_reg_514;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_102_out1 = streamer_handler_N_Mux_8_4_15_4_102_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_103_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_103_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_103_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2471
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_103_in5 = s_reg_578;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2471
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_103_in5 = stream_acc_port_3_data[31:24];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_103
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_103
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_103_out1 = s_reg_351;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_103_out1 = s_reg_448;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_103_out1 = s_reg_513;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_103_out1 = streamer_handler_N_Mux_8_4_15_4_103_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_104_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_104_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_104_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2473
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_104_in5 = s_reg_577;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2473
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_104_in5 = stream_acc_port_3_data[23:16];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_104
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_104
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_104_out1 = s_reg_350;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_104_out1 = s_reg_447;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_104_out1 = s_reg_512;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_104_out1 = streamer_handler_N_Mux_8_4_15_4_104_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_105_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_105_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_105_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2475
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_105_in5 = s_reg_576;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2475
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_105_in5 = stream_acc_port_3_data[15:8];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_105
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_105
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_105_out1 = s_reg_380;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_105_out1 = s_reg_446;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_105_out1 = s_reg_511;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_105_out1 = streamer_handler_N_Mux_8_4_15_4_105_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_15_4_106_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_15_4_106_in5
    // at: streamer_handler.cc:101:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_15_4_106_in5
        if (gs_ctrl_f_streamer_handler_h400000000000000) 
          begin
            // op:f_streamer_handler/OP2477
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_106_in5 = s_reg_575;
          end 
        else 
          begin
            // op:f_streamer_handler/OP2477
            // at: streamer_handler.cc:101:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:101:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:409:13
            streamer_handler_N_Mux_8_4_15_4_106_in5 = stream_acc_port_3_data[7:0];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_15_4_106
    // Resource=streamer_handler_N_Mux_8_4_15_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:41
    always @*
      begin : streamer_handler_N_Mux_8_4_15_4_106
        case (streamer_handler_Add_3U_10_4_41_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_15_4_106_out1 = s_reg_277;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_15_4_106_out1 = s_reg_341[7:0];
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_15_4_106_out1 = s_reg_348[7:0];
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_15_4_106_out1 = streamer_handler_N_Mux_8_4_15_4_106_in5;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Add_2U_1_4_107
    // Resource=streamer_handler_Add_2U_1_4, Function=add : Inputs=1 Outputs=2
    // Implements 1 operation(s)
    // at: streamer_handler.cc:190:34
    assign streamer_handler_Add_2U_1_4_107_out1 = {1'b0, s_reg_310[0]} + 2'd1;
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_9_1_108
    // Resource=streamer_handler_LessThan_1U_9_1, Function=lt : Inputs=6S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:72:24
    assign streamer_handler_LessThan_1U_9_1_108_out1 = (streamer_handler_LessThan_1U_9_1_36_in1[5] ^ streamer_handler_LessThan_1U_9_1_36_in1 < 6'd16);
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_7_1_109
    // Resource=streamer_handler_LessThan_1U_7_1, Function=lt : Inputs=3S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:190:28
    assign streamer_handler_LessThan_1U_7_1_109_out1 = ({1'b0, s_reg_370} < 3'd2);
    
    // rtl_process:streamer_handler/drive_streamer_handler_LessThan_1U_8_4_110_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_LessThan_1U_8_4_110_in1
    // at: streamer_handler.cc:187:30
    assign streamer_handler_LessThan_1U_8_4_110_in1 = {1'b0, s_reg_380[6:0]};
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_8_4_110
    // Resource=streamer_handler_LessThan_1U_8_4, Function=lt : Inputs=8S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:187:40
    assign streamer_handler_LessThan_1U_8_4_110_out1 = (streamer_handler_LessThan_1U_8_4_110_in1[7] ^ streamer_handler_LessThan_1U_8_4_110_in1 < 8'd064);
    
    // rtl_instance:streamer_handler/streamer_handler_Add_2U_1_4_111
    // Resource=streamer_handler_Add_2U_1_4, Function=add : Inputs=1 Outputs=2
    // Implements 1 operation(s)
    // at: streamer_handler.cc:225:38
    assign streamer_handler_Add_2U_1_4_111_out1 = {1'b0, s_reg_370[0]} + 2'd1;
    
    // rtl_instance:streamer_handler/streamer_handler_Add_2U_1_4_112
    // Resource=streamer_handler_Add_2U_1_4, Function=add : Inputs=1 Outputs=2
    // Implements 1 operation(s)
    // at: streamer_handler.cc:223:39
    assign streamer_handler_Add_2U_1_4_112_out1 = {1'b0, s_reg_310[0]} + 2'd1;
    
    // rtl_process:streamer_handler/drive_streamer_handler_LessThan_1U_7_1_113_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_LessThan_1U_7_1_113_in1
    // at: streamer_handler.cc:225:30
    assign streamer_handler_LessThan_1U_7_1_113_in1 = {1'b0, s_reg_316[1:0]};
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_7_1_113
    // Resource=streamer_handler_LessThan_1U_7_1, Function=lt : Inputs=3S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:225:32
    assign streamer_handler_LessThan_1U_7_1_113_out1 = (streamer_handler_LessThan_1U_7_1_113_in1[2] ^ streamer_handler_LessThan_1U_7_1_113_in1 < 3'd2);
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_7_1_114
    // Resource=streamer_handler_LessThan_1U_7_1, Function=lt : Inputs=3S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:223:30
    assign streamer_handler_LessThan_1U_7_1_114_out1 = ({1'b0, s_reg_370} < 3'd2);
    
    // rtl_instance:streamer_handler/streamer_handler_Add_5U_11_4_117
    // Resource=streamer_handler_Add_5U_11_4, Function=add : Inputs=4 Outputs=5
    // Implements 1 operation(s)
    // at: streamer_handler.cc:251:66
    assign streamer_handler_Add_5U_11_4_117_out1 = {1'b0, s_reg_310[3:0]} + 5'd01;
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_9_1_118
    // Resource=streamer_handler_LessThan_1U_9_1, Function=lt : Inputs=6S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:251:40
    assign streamer_handler_LessThan_1U_9_1_118_out1 = (streamer_handler_LessThan_1U_9_1_36_in1[5] ^ streamer_handler_LessThan_1U_9_1_36_in1 < 6'd16);
    
    // rtl_process:streamer_handler/drive_sreg_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_sreg_1
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_sreg_1
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP85
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            sreg_1 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2544
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            sreg_1 <= s_reg_312[127:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_sreg_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_sreg_2
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_sreg_2
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP101
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            sreg_2 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2560
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            sreg_2 <= s_reg_313;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_sreg_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_sreg_3
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_sreg_3
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP117
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            sreg_3 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2576
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            sreg_3 <= s_reg_314;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_sreg_4
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_sreg_4
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_sreg_4
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP133
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            sreg_4 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2592
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            sreg_4 <= s_reg_315;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_sreg_5
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_sreg_5
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_sreg_5
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP149
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            sreg_5 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2608
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            sreg_5 <= s_reg_341[127:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_sreg_6
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_sreg_6
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_sreg_6
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP165
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            sreg_6 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2624
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            sreg_6 <= s_reg_461;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_sreg_7
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_sreg_7
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_sreg_7
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP181
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            sreg_7 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2640
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            sreg_7 <= s_reg_477;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_sreg_8
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_sreg_8
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_sreg_8
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP197
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            sreg_8 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2656
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            sreg_8 <= s_reg_493;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_sreg_9
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_sreg_9
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_sreg_9
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP213
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            sreg_9 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2672
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            sreg_9 <= s_reg_348[127:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_sreg_10
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_sreg_10
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_sreg_10
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP229
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            sreg_10 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2688
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            sreg_10 <= s_reg_526;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_sreg_11
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_sreg_11
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_sreg_11
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP245
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            sreg_11 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2704
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            sreg_11 <= s_reg_542;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_sreg_12
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_sreg_12
    // at: streamer_handler.cc:370:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:115:39
    
    always @(posedge clk or negedge rst)
      begin : drive_sreg_12
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP261
            // at: streamer_handler.cc:370:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:370:40
            sreg_12 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    7'd065: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP2720
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:392:13
                            sreg_12 <= s_reg_558;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_global_state
    // FSM Control Mux
    // FSM Control for thread behavior:f_streamer_handler
    // BB2 : PROTO_1
    //   SRCLOC: streamer_handler.cc:372:9
    //    FSM: global_state == 0
    // BB5 : PROTO_2
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1056:3
    //    FSM: global_state == 1
    // BB16 : PROTO_63
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 62
    // BB24 : PROTO_3_1
    //   SRCLOC: streamer_handler.cc:451:13
    //    FSM: global_state == 2
    // BB30 : PROTO_40
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 39
    // BB31 : PROTO_49
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 48
    // BB32 : PROTO_64
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 63
    // BB47 : PROTO_4
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 3
    // BB48 : PROTO_41
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 40
    // BB49 : PROTO_50
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 49
    // BB50 : PROTO_65
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 64
    // BB66 : PROTO_5
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 4
    // BB68 : PROTO_51
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 50
    // BB69 : PROTO_66
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 65
    // BB73 : PROTO_42
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 41
    // BB83 : PROTO_67
    //   SRCLOC: streamer_handler.cc:395:13
    //    FSM: global_state == 66
    // BB85 : PROTO_6
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 5
    // BB87 : PROTO_52
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 51
    // BB92 : PROTO_43
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 42
    // BB95 : PROTO_68
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1079:3
    //    FSM: global_state == 67
    // BB103 : PROTO_7
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 6
    // BB105 : PROTO_53
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 52
    // BB106 : PROTO_69_1
    //   SRCLOC: streamer_handler.cc:397:13
    //    FSM: global_state == 68
    // BB110 : PROTO_44
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 43
    // BB118 : PROTO_54
    //   SRCLOC: streamer_handler.cc:67:13
    //    FSM: global_state == 53
    // BB121 : PROTO_8
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 7
    // BB122 : PROTO_45
    //   SRCLOC: streamer_handler.cc:148:13
    //    FSM: global_state == 44
    // BB144 : PROTO_46
    //   SRCLOC: streamer_handler.cc:428:13
    //    FSM: global_state == 45
    // BB151 : PROTO_55
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 54
    // BB155 : PROTO_47
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1079:3
    //    FSM: global_state == 46
    // BB166 : PROTO_48_1
    //   SRCLOC: streamer_handler.cc:430:13
    //    FSM: global_state == 47
    // BB167 : PROTO_56
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 55
    // BB170 : PROTO_9
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 8
    // BB184 : PROTO_57
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 56
    // BB187 : PROTO_10
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 9
    // BB201 : PROTO_58
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 57
    // BB204 : PROTO_11
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 10
    // BB221 : PROTO_12
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 11
    // BB223 : PROTO_59
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 58
    // BB239 : PROTO_13
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 12
    // BB248 : PROTO_60
    //   SRCLOC: streamer_handler.cc:412:13
    //    FSM: global_state == 59
    // BB259 : PROTO_61
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1079:3
    //    FSM: global_state == 60
    // BB262 : PROTO_14
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 13
    // BB270 : PROTO_62_1
    //   SRCLOC: streamer_handler.cc:414:13
    //    FSM: global_state == 61
    // BB278 : PROTO_15
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 14
    // BB315 : PROTO_16
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 15
    // BB331 : PROTO_17
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 16
    // BB347 : PROTO_18
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 17
    // BB363 : PROTO_19
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 18
    // BB379 : PROTO_20
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 19
    // BB418 : PROTO_21
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 20
    // BB434 : PROTO_22
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 21
    // BB450 : PROTO_23
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 22
    // BB466 : PROTO_24
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 23
    // BB482 : PROTO_25
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 24
    // BB498 : PROTO_26
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 25
    // BB514 : PROTO_27
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 26
    // BB530 : PROTO_28
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 27
    // BB546 : PROTO_29
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 28
    // BB562 : PROTO_30
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 29
    // BB578 : PROTO_31
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 30
    // BB594 : PROTO_32
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 31
    // BB610 : PROTO_33
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 32
    // BB626 : PROTO_34
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 33
    // BB642 : PROTO_35
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 34
    // BB658 : PROTO_36
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 35
    // BB675 : PROTO_37
    //   SRCLOC: streamer_handler.cc:443:13
    //    FSM: global_state == 36
    // BB685 : PROTO_38
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_streamer_handler.h:1079:3
    //    FSM: global_state == 37
    // BB695 : PROTO_39
    //   SRCLOC: streamer_handler.cc:445:13
    //    FSM: global_state == 38
    
    always @(posedge clk or negedge rst)
      begin : drive_global_state
        if (rst == 1'b0) 
          begin
            // basic_block:trig_hub_streamer_handler_slave_gen_stall_reg_full_2/BB6
            global_state <= 7'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  global_state <= global_state_next;
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_global_state_next
    // FSM Control Mux
    // FSM Control for thread behavior:f_streamer_handler
    always @*
      begin : drive_global_state_next
        case (global_state) 
          7'd000, 7'd002, 7'd038, 7'd047, 7'd061, 7'd068: 
            begin
              // basic_block:f_streamer_handler/BB5
              global_state_next = 7'd001;
            end
          7'd001: 
            begin
              if (trig_hub_streamer_handler_slave_data_0) 
                begin
                  // basic_block:f_streamer_handler/BB16
                  global_state_next = 7'd062;
                end 
              else 
                begin
                  if (trig_hub_streamer_handler_slave_data_1) 
                    begin
                      // basic_block:f_streamer_handler/BB31
                      global_state_next = 7'd048;
                    end 
                  else 
                    begin
                      if (trig_hub_streamer_handler_slave_data_3) 
                        begin
                          // basic_block:f_streamer_handler/BB30
                          global_state_next = 7'd039;
                        end 
                      else 
                        begin
                          if (trig_hub_streamer_handler_slave_data_2) 
                            begin
                              // basic_block:f_streamer_handler/BB47
                              global_state_next = 7'd003;
                            end 
                          else 
                            begin
                              global_state_next = global_state + 7'd001;
                            end
                        end
                    end
                end
            end
          7'd003: 
            begin
              if (stream_acc_port_0_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB47
                  global_state_next = 7'd003;
                end
            end
          7'd004: 
            begin
              if (stream_acc_port_1_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB66
                  global_state_next = 7'd004;
                end
            end
          7'd005: 
            begin
              if (stream_acc_port_2_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB85
                  global_state_next = 7'd005;
                end
            end
          7'd006: 
            begin
              if (stream_acc_port_3_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB103
                  global_state_next = 7'd006;
                end
            end
          7'd007: 
            begin
              if (fwd_streamer_qkv_master_ready) 
                begin
                  if (s_reg_373) 
                    begin
                      // basic_block:f_streamer_handler/BB47
                      global_state_next = 7'd003;
                    end 
                  else 
                    begin
                      if (streamer_handler_LessThan_1U_8_4_38_out1) 
                        begin
                          // basic_block:f_streamer_handler/BB47
                          global_state_next = 7'd003;
                        end 
                      else 
                        begin
                          if (streamer_handler_LessThan_1U_13_4_35_out1) 
                            begin
                              // basic_block:f_streamer_handler/BB47
                              global_state_next = 7'd003;
                            end 
                          else 
                            begin
                              global_state_next = global_state + 7'd001;
                            end
                        end
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB121
                  global_state_next = 7'd007;
                end
            end
          7'd008: 
            begin
              if (stream_acc_port_0_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB170
                  global_state_next = 7'd008;
                end
            end
          7'd009: 
            begin
              if (stream_acc_port_1_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB187
                  global_state_next = 7'd009;
                end
            end
          7'd010: 
            begin
              if (stream_acc_port_2_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB204
                  global_state_next = 7'd010;
                end
            end
          7'd011: 
            begin
              if (stream_acc_port_3_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB221
                  global_state_next = 7'd011;
                end
            end
          7'd012: 
            begin
              if (fwd_streamer_qkv_master_ready) 
                begin
                  if (streamer_handler_LessThan_1U_7_1_109_out1) 
                    begin
                      // basic_block:f_streamer_handler/BB170
                      global_state_next = 7'd008;
                    end 
                  else 
                    begin
                      global_state_next = global_state + 7'd001;
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB239
                  global_state_next = 7'd012;
                end
            end
          7'd013: 
            begin
              if (fwd_qkt_streamer_mha_slave_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB262
                  global_state_next = 7'd013;
                end
            end
          7'd014: 
            begin
              if (acc_stream_port_ready) 
                begin
                  if (streamer_handler_LessThan_1U_8_4_110_out1) 
                    begin
                      // basic_block:f_streamer_handler/BB170
                      global_state_next = 7'd008;
                    end 
                  else 
                    begin
                      global_state_next = global_state + 7'd001;
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB278
                  global_state_next = 7'd014;
                end
            end
          7'd015: 
            begin
              if (stream_acc_port_0_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB315
                  global_state_next = 7'd015;
                end
            end
          7'd016: 
            begin
              if (stream_acc_port_1_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB331
                  global_state_next = 7'd016;
                end
            end
          7'd017: 
            begin
              if (stream_acc_port_2_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB347
                  global_state_next = 7'd017;
                end
            end
          7'd018: 
            begin
              if (stream_acc_port_3_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB363
                  global_state_next = 7'd018;
                end
            end
          7'd019: 
            begin
              if (fwd_streamer_qkv_master_ready) 
                begin
                  if (s_reg_373) 
                    begin
                      // basic_block:f_streamer_handler/BB315
                      global_state_next = 7'd015;
                    end 
                  else 
                    begin
                      if (streamer_handler_LessThan_1U_8_4_38_out1) 
                        begin
                          // basic_block:f_streamer_handler/BB315
                          global_state_next = 7'd015;
                        end 
                      else 
                        begin
                          if (streamer_handler_LessThan_1U_7_1_114_out1) 
                            begin
                              // basic_block:f_streamer_handler/BB315
                              global_state_next = 7'd015;
                            end 
                          else 
                            begin
                              global_state_next = global_state + 7'd001;
                            end
                        end
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB379
                  global_state_next = 7'd019;
                end
            end
          7'd020: 
            begin
              if (stream_acc_port_0_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB418
                  global_state_next = 7'd020;
                end
            end
          7'd021: 
            begin
              if (stream_acc_port_1_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB434
                  global_state_next = 7'd021;
                end
            end
          7'd022: 
            begin
              if (stream_acc_port_2_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB450
                  global_state_next = 7'd022;
                end
            end
          7'd023: 
            begin
              if (stream_acc_port_3_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB466
                  global_state_next = 7'd023;
                end
            end
          7'd024: 
            begin
              if (fwd_streamer_qkt_master_ready) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB482
                  global_state_next = 7'd024;
                end
            end
          7'd025: 
            begin
              if (fwd_qkt_streamer_mha_slave_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB498
                  global_state_next = 7'd025;
                end
            end
          7'd026: 
            begin
              if (acc_stream_port_ready) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB514
                  global_state_next = 7'd026;
                end
            end
          7'd027: 
            begin
              if (fwd_streamer_qkt_master_ready) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB530
                  global_state_next = 7'd027;
                end
            end
          7'd028: 
            begin
              if (fwd_qkt_streamer_mha_slave_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB546
                  global_state_next = 7'd028;
                end
            end
          7'd029: 
            begin
              if (acc_stream_port_ready) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB562
                  global_state_next = 7'd029;
                end
            end
          7'd030: 
            begin
              if (fwd_streamer_qkt_master_ready) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB578
                  global_state_next = 7'd030;
                end
            end
          7'd031: 
            begin
              if (fwd_qkt_streamer_mha_slave_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB594
                  global_state_next = 7'd031;
                end
            end
          7'd032: 
            begin
              if (acc_stream_port_ready) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB610
                  global_state_next = 7'd032;
                end
            end
          7'd033: 
            begin
              if (fwd_streamer_qkt_master_ready) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB626
                  global_state_next = 7'd033;
                end
            end
          7'd034: 
            begin
              if (fwd_qkt_streamer_mha_slave_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB642
                  global_state_next = 7'd034;
                end
            end
          7'd035: 
            begin
              if (acc_stream_port_ready) 
                begin
                  if (streamer_handler_LessThan_1U_9_1_118_out1) 
                    begin
                      // basic_block:f_streamer_handler/BB418
                      global_state_next = 7'd020;
                    end 
                  else 
                    begin
                      global_state_next = global_state + 7'd001;
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB658
                  global_state_next = 7'd035;
                end
            end
          7'd039: 
            begin
              if (conv_kernel_qkv_out_ready) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB30
                  global_state_next = 7'd039;
                end
            end
          7'd040: 
            begin
              if (conv_kernel_qkt_out_ready) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB48
                  global_state_next = 7'd040;
                end
            end
          7'd041: 
            begin
              if (fwd_qkt_streamer_conv_slave_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB73
                  global_state_next = 7'd041;
                end
            end
          7'd042: 
            begin
              if (fwd_qkv_streamer_conv_slave_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB92
                  global_state_next = 7'd042;
                end
            end
          7'd043: 
            begin
              if (acc_stream_port_ready) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB110
                  global_state_next = 7'd043;
                end
            end
          7'd044: 
            begin
              if (s_reg_373) 
                begin
                  // basic_block:f_streamer_handler/BB73
                  global_state_next = 7'd041;
                end 
              else 
                begin
                  if (streamer_handler_LessThan_1U_9_1_36_out1) 
                    begin
                      // basic_block:f_streamer_handler/BB30
                      global_state_next = 7'd039;
                    end 
                  else 
                    begin
                      global_state_next = global_state + 7'd001;
                    end
                end
            end
          7'd048: 
            begin
              if (stream_acc_port_0_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB31
                  global_state_next = 7'd048;
                end
            end
          7'd049: 
            begin
              if (stream_acc_port_1_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB49
                  global_state_next = 7'd049;
                end
            end
          7'd050: 
            begin
              if (stream_acc_port_2_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB68
                  global_state_next = 7'd050;
                end
            end
          7'd051: 
            begin
              if (stream_acc_port_3_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB87
                  global_state_next = 7'd051;
                end
            end
          7'd052: 
            begin
              if (fwd_streamer_qkv_master_ready) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB105
                  global_state_next = 7'd052;
                end
            end
          7'd053: 
            begin
              if (s_reg_373) 
                begin
                  // basic_block:f_streamer_handler/BB31
                  global_state_next = 7'd048;
                end 
              else 
                begin
                  if (streamer_handler_LessThan_1U_8_4_34_out1) 
                    begin
                      // basic_block:f_streamer_handler/BB31
                      global_state_next = 7'd048;
                    end 
                  else 
                    begin
                      global_state_next = global_state + 7'd001;
                    end
                end
            end
          7'd054: 
            begin
              if (stream_acc_port_0_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB151
                  global_state_next = 7'd054;
                end
            end
          7'd055: 
            begin
              if (stream_acc_port_1_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB167
                  global_state_next = 7'd055;
                end
            end
          7'd056: 
            begin
              if (stream_acc_port_2_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB184
                  global_state_next = 7'd056;
                end
            end
          7'd057: 
            begin
              if (stream_acc_port_3_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB201
                  global_state_next = 7'd057;
                end
            end
          7'd058: 
            begin
              if (fwd_streamer_qkt_master_ready) 
                begin
                  if (s_reg_373) 
                    begin
                      // basic_block:f_streamer_handler/BB223
                      global_state_next = 7'd058;
                    end 
                  else 
                    begin
                      if (streamer_handler_LessThan_1U_9_1_108_out1) 
                        begin
                          // basic_block:f_streamer_handler/BB151
                          global_state_next = 7'd054;
                        end 
                      else 
                        begin
                          global_state_next = global_state + 7'd001;
                        end
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB223
                  global_state_next = 7'd058;
                end
            end
          7'd062: 
            begin
              if (stream_acc_port_0_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB16
                  global_state_next = 7'd062;
                end
            end
          7'd063: 
            begin
              if (stream_acc_port_1_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB32
                  global_state_next = 7'd063;
                end
            end
          7'd064: 
            begin
              if (stream_acc_port_2_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB50
                  global_state_next = 7'd064;
                end
            end
          7'd065: 
            begin
              if (stream_acc_port_3_valid) 
                begin
                  global_state_next = global_state + 7'd001;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB69
                  global_state_next = 7'd065;
                end
            end
          default: 
            begin
              global_state_next = global_state + 7'd001;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_gs_ctrl_f_streamer_handler_h20100000080180
    // FSM Control Mux
    // FSM Control for thread behavior:f_streamer_handler
    
    always @(posedge clk or negedge rst)
      begin : drive_gs_ctrl_f_streamer_handler_h20100000080180
        if (rst == 1'b0) 
          begin
            gs_ctrl_f_streamer_handler_h20100000080180 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state_next) 
                    7'd007, 7'd008, 7'd019, 7'd044, 7'd053: 
                      begin
                        gs_ctrl_f_streamer_handler_h20100000080180 <= 1'b1;
                      end
                    default: 
                      begin
                        gs_ctrl_f_streamer_handler_h20100000080180 <= 1'b0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_gs_ctrl_f_streamer_handler_h100000000000
    // FSM Control Mux
    // FSM Control for thread behavior:f_streamer_handler
    
    always @(posedge clk or negedge rst)
      begin : drive_gs_ctrl_f_streamer_handler_h100000000000
        if (rst == 1'b0) 
          begin
            gs_ctrl_f_streamer_handler_h100000000000 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state_next) 
                    7'd044: 
                      begin
                        gs_ctrl_f_streamer_handler_h100000000000 <= 1'b1;
                      end
                    default: 
                      begin
                        gs_ctrl_f_streamer_handler_h100000000000 <= 1'b0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_gs_ctrl_f_streamer_handler_h400000000000000
    // FSM Control Mux
    // FSM Control for thread behavior:f_streamer_handler
    
    always @(posedge clk or negedge rst)
      begin : drive_gs_ctrl_f_streamer_handler_h400000000000000
        if (rst == 1'b0) 
          begin
            gs_ctrl_f_streamer_handler_h400000000000000 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state_next) 
                    7'd058: 
                      begin
                        gs_ctrl_f_streamer_handler_h400000000000000 <= 1'b1;
                      end
                    default: 
                      begin
                        gs_ctrl_f_streamer_handler_h400000000000000 <= 1'b0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/thread_1
    assign conv_kernel_reg_0_0 = sreg_1[7:0];
    assign conv_kernel_reg_0_15 = sreg_1[127:120];
    assign conv_kernel_reg_0_14 = sreg_1[119:112];
    assign conv_kernel_reg_0_13 = sreg_1[111:104];
    assign conv_kernel_reg_0_12 = sreg_1[103:96];
    assign conv_kernel_reg_0_11 = sreg_1[95:88];
    assign conv_kernel_reg_0_10 = sreg_1[87:80];
    assign conv_kernel_reg_0_9 = sreg_1[79:72];
    assign conv_kernel_reg_0_8 = sreg_1[71:64];
    assign conv_kernel_reg_0_7 = sreg_1[63:56];
    assign conv_kernel_reg_0_6 = sreg_1[55:48];
    assign conv_kernel_reg_0_5 = sreg_1[47:40];
    assign conv_kernel_reg_0_4 = sreg_1[39:32];
    assign conv_kernel_reg_0_3 = sreg_1[31:24];
    assign conv_kernel_reg_0_2 = sreg_1[23:16];
    assign conv_kernel_reg_0_1 = sreg_1[15:8];
    
    // rtl_process:streamer_handler/thread_2
    assign conv_kernel_reg_1_0 = sreg_2[7:0];
    assign conv_kernel_reg_1_15 = sreg_2[127:120];
    assign conv_kernel_reg_1_14 = sreg_2[119:112];
    assign conv_kernel_reg_1_13 = sreg_2[111:104];
    assign conv_kernel_reg_1_12 = sreg_2[103:96];
    assign conv_kernel_reg_1_11 = sreg_2[95:88];
    assign conv_kernel_reg_1_10 = sreg_2[87:80];
    assign conv_kernel_reg_1_9 = sreg_2[79:72];
    assign conv_kernel_reg_1_8 = sreg_2[71:64];
    assign conv_kernel_reg_1_7 = sreg_2[63:56];
    assign conv_kernel_reg_1_6 = sreg_2[55:48];
    assign conv_kernel_reg_1_5 = sreg_2[47:40];
    assign conv_kernel_reg_1_4 = sreg_2[39:32];
    assign conv_kernel_reg_1_3 = sreg_2[31:24];
    assign conv_kernel_reg_1_2 = sreg_2[23:16];
    assign conv_kernel_reg_1_1 = sreg_2[15:8];
    
    // rtl_process:streamer_handler/thread_3
    assign conv_kernel_reg_2_0 = sreg_3[7:0];
    assign conv_kernel_reg_2_15 = sreg_3[127:120];
    assign conv_kernel_reg_2_14 = sreg_3[119:112];
    assign conv_kernel_reg_2_13 = sreg_3[111:104];
    assign conv_kernel_reg_2_12 = sreg_3[103:96];
    assign conv_kernel_reg_2_11 = sreg_3[95:88];
    assign conv_kernel_reg_2_10 = sreg_3[87:80];
    assign conv_kernel_reg_2_9 = sreg_3[79:72];
    assign conv_kernel_reg_2_8 = sreg_3[71:64];
    assign conv_kernel_reg_2_7 = sreg_3[63:56];
    assign conv_kernel_reg_2_6 = sreg_3[55:48];
    assign conv_kernel_reg_2_5 = sreg_3[47:40];
    assign conv_kernel_reg_2_4 = sreg_3[39:32];
    assign conv_kernel_reg_2_3 = sreg_3[31:24];
    assign conv_kernel_reg_2_2 = sreg_3[23:16];
    assign conv_kernel_reg_2_1 = sreg_3[15:8];
    
    // rtl_process:streamer_handler/thread_4
    assign conv_kernel_reg_3_0 = sreg_4[7:0];
    assign conv_kernel_reg_3_15 = sreg_4[127:120];
    assign conv_kernel_reg_3_14 = sreg_4[119:112];
    assign conv_kernel_reg_3_13 = sreg_4[111:104];
    assign conv_kernel_reg_3_12 = sreg_4[103:96];
    assign conv_kernel_reg_3_11 = sreg_4[95:88];
    assign conv_kernel_reg_3_10 = sreg_4[87:80];
    assign conv_kernel_reg_3_9 = sreg_4[79:72];
    assign conv_kernel_reg_3_8 = sreg_4[71:64];
    assign conv_kernel_reg_3_7 = sreg_4[63:56];
    assign conv_kernel_reg_3_6 = sreg_4[55:48];
    assign conv_kernel_reg_3_5 = sreg_4[47:40];
    assign conv_kernel_reg_3_4 = sreg_4[39:32];
    assign conv_kernel_reg_3_3 = sreg_4[31:24];
    assign conv_kernel_reg_3_2 = sreg_4[23:16];
    assign conv_kernel_reg_3_1 = sreg_4[15:8];
    
    // rtl_process:streamer_handler/thread_5
    assign conv_kernel_reg_4_0 = sreg_5[7:0];
    assign conv_kernel_reg_4_15 = sreg_5[127:120];
    assign conv_kernel_reg_4_14 = sreg_5[119:112];
    assign conv_kernel_reg_4_13 = sreg_5[111:104];
    assign conv_kernel_reg_4_12 = sreg_5[103:96];
    assign conv_kernel_reg_4_11 = sreg_5[95:88];
    assign conv_kernel_reg_4_10 = sreg_5[87:80];
    assign conv_kernel_reg_4_9 = sreg_5[79:72];
    assign conv_kernel_reg_4_8 = sreg_5[71:64];
    assign conv_kernel_reg_4_7 = sreg_5[63:56];
    assign conv_kernel_reg_4_6 = sreg_5[55:48];
    assign conv_kernel_reg_4_5 = sreg_5[47:40];
    assign conv_kernel_reg_4_4 = sreg_5[39:32];
    assign conv_kernel_reg_4_3 = sreg_5[31:24];
    assign conv_kernel_reg_4_2 = sreg_5[23:16];
    assign conv_kernel_reg_4_1 = sreg_5[15:8];
    
    // rtl_process:streamer_handler/thread_6
    assign conv_kernel_reg_5_0 = sreg_6[7:0];
    assign conv_kernel_reg_5_15 = sreg_6[127:120];
    assign conv_kernel_reg_5_14 = sreg_6[119:112];
    assign conv_kernel_reg_5_13 = sreg_6[111:104];
    assign conv_kernel_reg_5_12 = sreg_6[103:96];
    assign conv_kernel_reg_5_11 = sreg_6[95:88];
    assign conv_kernel_reg_5_10 = sreg_6[87:80];
    assign conv_kernel_reg_5_9 = sreg_6[79:72];
    assign conv_kernel_reg_5_8 = sreg_6[71:64];
    assign conv_kernel_reg_5_7 = sreg_6[63:56];
    assign conv_kernel_reg_5_6 = sreg_6[55:48];
    assign conv_kernel_reg_5_5 = sreg_6[47:40];
    assign conv_kernel_reg_5_4 = sreg_6[39:32];
    assign conv_kernel_reg_5_3 = sreg_6[31:24];
    assign conv_kernel_reg_5_2 = sreg_6[23:16];
    assign conv_kernel_reg_5_1 = sreg_6[15:8];
    
    // rtl_process:streamer_handler/thread_7
    assign conv_kernel_reg_6_0 = sreg_7[7:0];
    assign conv_kernel_reg_6_15 = sreg_7[127:120];
    assign conv_kernel_reg_6_14 = sreg_7[119:112];
    assign conv_kernel_reg_6_13 = sreg_7[111:104];
    assign conv_kernel_reg_6_12 = sreg_7[103:96];
    assign conv_kernel_reg_6_11 = sreg_7[95:88];
    assign conv_kernel_reg_6_10 = sreg_7[87:80];
    assign conv_kernel_reg_6_9 = sreg_7[79:72];
    assign conv_kernel_reg_6_8 = sreg_7[71:64];
    assign conv_kernel_reg_6_7 = sreg_7[63:56];
    assign conv_kernel_reg_6_6 = sreg_7[55:48];
    assign conv_kernel_reg_6_5 = sreg_7[47:40];
    assign conv_kernel_reg_6_4 = sreg_7[39:32];
    assign conv_kernel_reg_6_3 = sreg_7[31:24];
    assign conv_kernel_reg_6_2 = sreg_7[23:16];
    assign conv_kernel_reg_6_1 = sreg_7[15:8];
    
    // rtl_process:streamer_handler/thread_8
    assign conv_kernel_reg_7_0 = sreg_8[7:0];
    assign conv_kernel_reg_7_15 = sreg_8[127:120];
    assign conv_kernel_reg_7_14 = sreg_8[119:112];
    assign conv_kernel_reg_7_13 = sreg_8[111:104];
    assign conv_kernel_reg_7_12 = sreg_8[103:96];
    assign conv_kernel_reg_7_11 = sreg_8[95:88];
    assign conv_kernel_reg_7_10 = sreg_8[87:80];
    assign conv_kernel_reg_7_9 = sreg_8[79:72];
    assign conv_kernel_reg_7_8 = sreg_8[71:64];
    assign conv_kernel_reg_7_7 = sreg_8[63:56];
    assign conv_kernel_reg_7_6 = sreg_8[55:48];
    assign conv_kernel_reg_7_5 = sreg_8[47:40];
    assign conv_kernel_reg_7_4 = sreg_8[39:32];
    assign conv_kernel_reg_7_3 = sreg_8[31:24];
    assign conv_kernel_reg_7_2 = sreg_8[23:16];
    assign conv_kernel_reg_7_1 = sreg_8[15:8];
    
    // rtl_process:streamer_handler/thread_9
    assign conv_kernel_reg_8_0 = sreg_9[7:0];
    assign conv_kernel_reg_8_15 = sreg_9[127:120];
    assign conv_kernel_reg_8_14 = sreg_9[119:112];
    assign conv_kernel_reg_8_13 = sreg_9[111:104];
    assign conv_kernel_reg_8_12 = sreg_9[103:96];
    assign conv_kernel_reg_8_11 = sreg_9[95:88];
    assign conv_kernel_reg_8_10 = sreg_9[87:80];
    assign conv_kernel_reg_8_9 = sreg_9[79:72];
    assign conv_kernel_reg_8_8 = sreg_9[71:64];
    assign conv_kernel_reg_8_7 = sreg_9[63:56];
    assign conv_kernel_reg_8_6 = sreg_9[55:48];
    assign conv_kernel_reg_8_5 = sreg_9[47:40];
    assign conv_kernel_reg_8_4 = sreg_9[39:32];
    assign conv_kernel_reg_8_3 = sreg_9[31:24];
    assign conv_kernel_reg_8_2 = sreg_9[23:16];
    assign conv_kernel_reg_8_1 = sreg_9[15:8];
    
    // rtl_process:streamer_handler/thread_10
    assign conv_kernel_reg_9_0 = sreg_10[7:0];
    assign conv_kernel_reg_9_15 = sreg_10[127:120];
    assign conv_kernel_reg_9_14 = sreg_10[119:112];
    assign conv_kernel_reg_9_13 = sreg_10[111:104];
    assign conv_kernel_reg_9_12 = sreg_10[103:96];
    assign conv_kernel_reg_9_11 = sreg_10[95:88];
    assign conv_kernel_reg_9_10 = sreg_10[87:80];
    assign conv_kernel_reg_9_9 = sreg_10[79:72];
    assign conv_kernel_reg_9_8 = sreg_10[71:64];
    assign conv_kernel_reg_9_7 = sreg_10[63:56];
    assign conv_kernel_reg_9_6 = sreg_10[55:48];
    assign conv_kernel_reg_9_5 = sreg_10[47:40];
    assign conv_kernel_reg_9_4 = sreg_10[39:32];
    assign conv_kernel_reg_9_3 = sreg_10[31:24];
    assign conv_kernel_reg_9_2 = sreg_10[23:16];
    assign conv_kernel_reg_9_1 = sreg_10[15:8];
    
    // rtl_process:streamer_handler/thread_11
    assign conv_kernel_reg_10_0 = sreg_11[7:0];
    assign conv_kernel_reg_10_15 = sreg_11[127:120];
    assign conv_kernel_reg_10_14 = sreg_11[119:112];
    assign conv_kernel_reg_10_13 = sreg_11[111:104];
    assign conv_kernel_reg_10_12 = sreg_11[103:96];
    assign conv_kernel_reg_10_11 = sreg_11[95:88];
    assign conv_kernel_reg_10_10 = sreg_11[87:80];
    assign conv_kernel_reg_10_9 = sreg_11[79:72];
    assign conv_kernel_reg_10_8 = sreg_11[71:64];
    assign conv_kernel_reg_10_7 = sreg_11[63:56];
    assign conv_kernel_reg_10_6 = sreg_11[55:48];
    assign conv_kernel_reg_10_5 = sreg_11[47:40];
    assign conv_kernel_reg_10_4 = sreg_11[39:32];
    assign conv_kernel_reg_10_3 = sreg_11[31:24];
    assign conv_kernel_reg_10_2 = sreg_11[23:16];
    assign conv_kernel_reg_10_1 = sreg_11[15:8];
    
    // rtl_process:streamer_handler/thread_12
    assign conv_kernel_reg_11_0 = sreg_12[7:0];
    assign conv_kernel_reg_11_15 = sreg_12[127:120];
    assign conv_kernel_reg_11_14 = sreg_12[119:112];
    assign conv_kernel_reg_11_13 = sreg_12[111:104];
    assign conv_kernel_reg_11_12 = sreg_12[103:96];
    assign conv_kernel_reg_11_11 = sreg_12[95:88];
    assign conv_kernel_reg_11_10 = sreg_12[87:80];
    assign conv_kernel_reg_11_9 = sreg_12[79:72];
    assign conv_kernel_reg_11_8 = sreg_12[71:64];
    assign conv_kernel_reg_11_7 = sreg_12[63:56];
    assign conv_kernel_reg_11_6 = sreg_12[55:48];
    assign conv_kernel_reg_11_5 = sreg_12[47:40];
    assign conv_kernel_reg_11_4 = sreg_12[39:32];
    assign conv_kernel_reg_11_3 = sreg_12[31:24];
    assign conv_kernel_reg_11_2 = sreg_12[23:16];
    assign conv_kernel_reg_11_1 = sreg_12[15:8];

endmodule


