# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VGA_prosjekt.srcs/sources_1/imports/hdl/top.vhd" \

# Do not sort compile order
nosort
