Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\Users\superman\Documents\TylerBondGithub\ecen427\SpaceInvaderTestHW2\pcores\" "C:\EE427\Atlys_BSB_Support_v_3_4\Atlys_AXI_BSB_Support\lib\Digilent\pcores\" "C:\Xilinx\13.4\ISE_DS\edk_user_repository\MyProcessorIPLib\pcores\" "C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6slx45csg324-3
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\superman\Documents\TylerBondGithub\ecen427\SpaceInvaderTestHW2\hdl\system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:89 - "C:\Users\superman\Documents\TylerBondGithub\ecen427\SpaceInvaderTestHW2\hdl\system.vhd" Line 2182: <iobuf> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "C:\Users\superman\Documents\TylerBondGithub\ecen427\SpaceInvaderTestHW2\hdl\system.vhd" Line 2243: Net <axi4_0_S_ARID[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\superman\Documents\TylerBondGithub\ecen427\SpaceInvaderTestHW2\hdl\system.vhd" Line 2245: Net <axi4_0_S_ARLOCK[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\superman\Documents\TylerBondGithub\ecen427\SpaceInvaderTestHW2\hdl\system.vhd" Line 2255: Net <axi4_0_S_AWID[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\superman\Documents\TylerBondGithub\ecen427\SpaceInvaderTestHW2\hdl\system.vhd" Line 2257: Net <axi4_0_S_AWLOCK[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\superman\Documents\TylerBondGithub\ecen427\SpaceInvaderTestHW2\hdl\system.vhd" Line 2305: Net <axi4lite_0_S_ARLOCK[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\superman\Documents\TylerBondGithub\ecen427\SpaceInvaderTestHW2\hdl\system.vhd" Line 2316: Net <axi4lite_0_S_AWLOCK[1]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <proc_sys_reset_0>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_ilmb>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_i_bram_ctrl>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_dlmb>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_d_bram_ctrl>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_bram_block>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0>.
    Set property "BOX_TYPE = user_black_box" for instance <debug_module>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_vdma_0>.
    Set property "BOX_TYPE = user_black_box" for instance <Push_Buttons_5Bits>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_hdmi_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_ac97_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi4lite_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi4_0>.
    Set property "BOX_TYPE = user_black_box" for instance <RS232_Uart_1>.
    Set property "BOX_TYPE = user_black_box" for instance <MCB_DDR2>.
    Set property "BOX_TYPE = user_black_box" for instance <Digilent_QuadSPI_Cntlr>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_intc_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_timer_0>.
    Set property "BOX_TYPE = user_black_box" for instance <fit_timer_0>.
    Set property "BOX_TYPE = user_black_box" for instance <pit_0>.
WARNING:Xst:647 - Input <axi4lite_0_M_AXI_ACLK_pin<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2569: Output port <Peripheral_Reset> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2569: Output port <Peripheral_aresetn> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2569: Output port <RstcPPCresetcore_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2569: Output port <RstcPPCresetchip_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2569: Output port <RstcPPCresetsys_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2569: Output port <RstcPPCresetcore_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2569: Output port <RstcPPCresetchip_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2569: Output port <RstcPPCresetsys_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2624: Output port <SPLB_CTRL_Sl_SSize> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2624: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2624: Output port <SPLB_CTRL_Sl_MBusy> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2624: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2624: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2624: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2624: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2624: Output port <S_AXI_CTRL_BRESP> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2624: Output port <S_AXI_CTRL_RDATA> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2624: Output port <S_AXI_CTRL_RRESP> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2624: Output port <Interrupt> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2624: Output port <SPLB_CTRL_Sl_addrAck> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2624: Output port <SPLB_CTRL_Sl_wait> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2624: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2624: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2624: Output port <SPLB_CTRL_Sl_wrComp> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2624: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2624: Output port <SPLB_CTRL_Sl_rdComp> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2624: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2624: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2624: Output port <S_AXI_CTRL_AWREADY> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2624: Output port <S_AXI_CTRL_WREADY> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2624: Output port <S_AXI_CTRL_BVALID> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2624: Output port <S_AXI_CTRL_ARREADY> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2624: Output port <S_AXI_CTRL_RVALID> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2737: Output port <SPLB_CTRL_Sl_SSize> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2737: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2737: Output port <SPLB_CTRL_Sl_MBusy> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2737: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2737: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2737: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2737: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2737: Output port <S_AXI_CTRL_BRESP> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2737: Output port <S_AXI_CTRL_RDATA> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2737: Output port <S_AXI_CTRL_RRESP> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2737: Output port <Interrupt> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2737: Output port <SPLB_CTRL_Sl_addrAck> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2737: Output port <SPLB_CTRL_Sl_wait> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2737: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2737: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2737: Output port <SPLB_CTRL_Sl_wrComp> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2737: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2737: Output port <SPLB_CTRL_Sl_rdComp> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2737: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2737: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2737: Output port <S_AXI_CTRL_AWREADY> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2737: Output port <S_AXI_CTRL_WREADY> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2737: Output port <S_AXI_CTRL_BVALID> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2737: Output port <S_AXI_CTRL_ARREADY> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2737: Output port <S_AXI_CTRL_RVALID> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <LOCKSTEP_MASTER_OUT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <LOCKSTEP_OUT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <IPLB_M_ABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <IPLB_M_UABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <IPLB_M_BE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <IPLB_M_MSize> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <IPLB_M_priority> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <IPLB_M_size> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <IPLB_M_TAttribute> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <IPLB_M_type> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <IPLB_M_wrDBus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <DPLB_M_ABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <DPLB_M_UABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <DPLB_M_BE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <DPLB_M_MSize> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <DPLB_M_priority> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <DPLB_M_size> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <DPLB_M_TAttribute> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <DPLB_M_type> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <DPLB_M_wrDBus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M_AXI_IP_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M_AXI_IP_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M_AXI_IP_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M_AXI_IP_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M_AXI_IP_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M_AXI_IP_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M_AXI_IP_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M_AXI_IP_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M_AXI_IP_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M_AXI_IP_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M_AXI_IP_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M_AXI_IP_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M_AXI_IP_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M_AXI_IP_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M_AXI_IP_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M_AXI_IP_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M_AXI_IP_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M_AXI_IP_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_Instruction> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_PC> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_Reg_Addr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_MSR_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_PID_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_New_Reg_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_Exception_Kind> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_Data_Address> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_Data_Write_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_Data_Byte_Enable> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL0_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL1_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL2_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL3_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL4_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL5_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL6_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL7_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL8_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL9_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL10_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL11_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL12_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL13_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL14_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL15_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M0_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M1_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M2_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M3_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M4_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M5_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M6_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M7_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M8_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M9_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M10_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M11_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M12_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M13_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M14_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M15_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <ICACHE_FSL_OUT_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <DCACHE_FSL_OUT_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <MB_Error> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <IPLB_M_ABort> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <IPLB_M_busLock> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <IPLB_M_lockErr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <IPLB_M_rdBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <IPLB_M_request> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <IPLB_M_RNW> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <IPLB_M_wrBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <DPLB_M_ABort> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <DPLB_M_busLock> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <DPLB_M_lockErr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <DPLB_M_rdBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <DPLB_M_request> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <DPLB_M_RNW> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <DPLB_M_wrBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M_AXI_IP_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M_AXI_IP_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M_AXI_IP_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M_AXI_IP_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M_AXI_IP_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M_AXI_IP_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M_AXI_IP_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M_AXI_IP_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_Valid_Instr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_Reg_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_Exception_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_Jump_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_Delay_Slot> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_Data_Access> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_Data_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_Data_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_DCache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_DCache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_DCache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_DCache_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_ICache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_ICache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_ICache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_OF_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_EX_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_MEM_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <Trace_Jump_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL0_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL0_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL0_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL0_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL0_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL1_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL1_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL1_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL1_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL1_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL2_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL2_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL2_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL2_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL2_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL3_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL3_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL3_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL3_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL3_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL4_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL4_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL4_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL4_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL4_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL5_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL5_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL5_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL5_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL5_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL6_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL6_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL6_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL6_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL6_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL7_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL7_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL7_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL7_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL7_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL8_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL8_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL8_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL8_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL8_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL9_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL9_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL9_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL9_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL9_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL10_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL10_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL10_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL10_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL10_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL11_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL11_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL11_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL11_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL11_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL12_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL12_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL12_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL12_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL12_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL13_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL13_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL13_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL13_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL13_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL14_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL14_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL14_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL14_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL14_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL15_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL15_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL15_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL15_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <FSL15_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M0_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M0_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <S0_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M1_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M1_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <S1_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M2_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M2_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <S2_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M3_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M3_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <S3_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M4_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M4_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <S4_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M5_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M5_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <S5_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M6_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M6_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <S6_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M7_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M7_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <S7_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M8_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M8_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <S8_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M9_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M9_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <S9_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M10_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M10_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <S10_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M11_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M11_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <S11_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M12_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M12_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <S12_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M13_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M13_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <S13_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M14_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M14_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <S14_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M15_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <M15_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <S15_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <ICACHE_FSL_IN_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <ICACHE_FSL_IN_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <ICACHE_FSL_OUT_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <ICACHE_FSL_OUT_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <ICACHE_FSL_OUT_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <DCACHE_FSL_IN_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <DCACHE_FSL_IN_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <DCACHE_FSL_OUT_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <DCACHE_FSL_OUT_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 2839: Output port <DCACHE_FSL_OUT_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Sl_SSize> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Sl_rdDBus> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Sl_rdWdAddr> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Sl_MBusy> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Sl_MWrErr> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Sl_MRdErr> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Sl_MIRQ> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Reg_En_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Reg_En_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Reg_En_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Reg_En_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Reg_En_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Reg_En_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Reg_En_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Interrupt> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Sl_addrAck> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Sl_wait> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Sl_rearbitrate> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Sl_wrDAck> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Sl_wrComp> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Sl_wrBTerm> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Sl_rdDAck> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Sl_rdComp> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Sl_rdBTerm> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Clk_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_TDI_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Capture_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Shift_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Update_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Rst_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Clk_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_TDI_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Capture_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Shift_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Update_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Rst_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Clk_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_TDI_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Capture_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Shift_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Update_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Rst_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Clk_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_TDI_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Capture_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Shift_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Update_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Rst_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Clk_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_TDI_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Capture_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Shift_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Update_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Rst_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Clk_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_TDI_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Capture_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Shift_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Update_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Rst_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Clk_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_TDI_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Capture_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Shift_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Update_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Dbg_Rst_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <bscan_tdi> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <bscan_reset> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <bscan_shift> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <bscan_update> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <bscan_capture> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <bscan_sel1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <bscan_drck1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Ext_JTAG_DRCK> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Ext_JTAG_RESET> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Ext_JTAG_SEL> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Ext_JTAG_CAPTURE> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Ext_JTAG_SHIFT> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Ext_JTAG_UPDATE> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3438: Output port <Ext_JTAG_TDI> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3587: Output port <CLKOUT3> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3587: Output port <CLKOUT4> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3587: Output port <CLKOUT5> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3587: Output port <CLKOUT6> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3587: Output port <CLKOUT7> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3587: Output port <CLKOUT8> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3587: Output port <CLKOUT9> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3587: Output port <CLKOUT10> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3587: Output port <CLKOUT11> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3587: Output port <CLKOUT12> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3587: Output port <CLKOUT13> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3587: Output port <CLKOUT14> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3587: Output port <CLKOUT15> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3587: Output port <CLKFBOUT> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3587: Output port <PSDONE> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <m_axi_sg_araddr> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <m_axi_sg_arlen> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <m_axi_sg_arsize> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <m_axi_sg_arburst> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <m_axi_sg_arprot> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <m_axi_sg_arcache> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <m_axis_mm2s_tuser> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <m_axi_s2mm_awaddr> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <m_axi_s2mm_awlen> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <m_axi_s2mm_awsize> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <m_axi_s2mm_awburst> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <m_axi_s2mm_awprot> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <m_axi_s2mm_awcache> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <m_axi_s2mm_wdata> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <m_axi_s2mm_wstrb> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <mm2s_frame_ptr_out> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <s2mm_frame_ptr_out> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <axi_vdma_tstvec> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <m_axi_sg_arvalid> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <m_axi_sg_rready> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <mm2s_prmry_reset_out_n> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <m_axi_s2mm_awvalid> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <m_axi_s2mm_wlast> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <m_axi_s2mm_wvalid> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <m_axi_s2mm_bready> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <s2mm_prmry_reset_out_n> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <s_axis_s2mm_tready> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <mm2s_prmtr_update> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <mm2s_buffer_empty> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <s2mm_fsync_out> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <s2mm_buffer_full> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <s2mm_buffer_almost_full> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <s2mm_prmtr_update> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <mm2s_introut> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3616: Output port <s2mm_introut> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3716: Output port <GPIO_IO_O> of the instance <Push_Buttons_5Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3716: Output port <GPIO_IO_T> of the instance <Push_Buttons_5Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3716: Output port <GPIO2_IO_O> of the instance <Push_Buttons_5Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3716: Output port <GPIO2_IO_T> of the instance <Push_Buttons_5Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3746: Output port <M_AXIS_S2MM_TDATA> of the instance <axi_hdmi_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3746: Output port <M_AXIS_S2MM_TKEEP> of the instance <axi_hdmi_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3746: Output port <M_AXIS_S2MM_ACLK> of the instance <axi_hdmi_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3746: Output port <M_AXIS_S2MM_TVALID> of the instance <axi_hdmi_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3746: Output port <M_AXIS_S2MM_TLAST> of the instance <axi_hdmi_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <S_AXI_ARESET_OUT_N> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <S_AXI_BUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <S_AXI_RUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <M_AXI_AWID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <M_AXI_AWLEN> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <M_AXI_AWSIZE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <M_AXI_AWBURST> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <M_AXI_AWLOCK> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <M_AXI_AWCACHE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <M_AXI_AWPROT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <M_AXI_AWREGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <M_AXI_AWQOS> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <M_AXI_AWUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <M_AXI_WID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <M_AXI_WLAST> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <M_AXI_WUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <M_AXI_ARID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <M_AXI_ARLEN> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <M_AXI_ARSIZE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <M_AXI_ARBURST> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <M_AXI_ARLOCK> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <M_AXI_ARCACHE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <M_AXI_ARPROT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <M_AXI_ARREGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <M_AXI_ARQOS> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <M_AXI_ARUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <S_AXI_CTRL_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <S_AXI_CTRL_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <S_AXI_CTRL_RRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_AW_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_AW_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_AR_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_AR_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_R_BEAT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_W_BEAT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_BID_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_RID_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SR_SC_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SR_SC_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SR_SC_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SC_SF_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SC_SF_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SC_SF_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SF_CB_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SF_CB_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SF_CB_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_CB_MF_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_CB_MF_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_CB_MF_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MF_MC_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MF_MC_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MF_MC_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MC_MP_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MC_MP_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MC_MP_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MP_MR_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MP_MR_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MP_MR_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <IRQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <S_AXI_CTRL_AWREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <S_AXI_CTRL_WREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <S_AXI_CTRL_BVALID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <S_AXI_CTRL_ARREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <S_AXI_CTRL_RVALID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_BID_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 3836: Output port <DEBUG_RID_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <S_AXI_ARESET_OUT_N> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <M_AXI_AWREGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <M_AXI_AWUSER> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <M_AXI_WID> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <M_AXI_WUSER> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <M_AXI_ARREGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <M_AXI_ARUSER> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <S_AXI_CTRL_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <S_AXI_CTRL_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <S_AXI_CTRL_RRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_AW_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_AW_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_AR_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_AR_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_R_BEAT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_W_BEAT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_BID_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_RID_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SR_SC_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SR_SC_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SR_SC_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SC_SF_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SC_SF_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SC_SF_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SF_CB_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SF_CB_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SF_CB_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_CB_MF_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_CB_MF_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_CB_MF_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MF_MC_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MF_MC_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MF_MC_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MC_MP_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MC_MP_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MC_MP_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MP_MR_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MP_MR_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MP_MR_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <IRQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <S_AXI_CTRL_AWREADY> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <S_AXI_CTRL_WREADY> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <S_AXI_CTRL_BVALID> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <S_AXI_CTRL_ARREADY> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <S_AXI_CTRL_RVALID> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_BID_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4044: Output port <DEBUG_RID_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4252: Output port <Interrupt> of the instance <RS232_Uart_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s1_axi_bid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s1_axi_bresp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s1_axi_rid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s1_axi_rdata> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s1_axi_rresp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s2_axi_bid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s2_axi_bresp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s2_axi_rid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s2_axi_rdata> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s2_axi_rresp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s3_axi_bid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s3_axi_bresp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s3_axi_rid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s3_axi_rdata> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s3_axi_rresp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s4_axi_bid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s4_axi_bresp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s4_axi_rid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s4_axi_rdata> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s4_axi_rresp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s5_axi_bid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s5_axi_bresp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s5_axi_rid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s5_axi_rdata> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s5_axi_rresp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <pll_lock_bufpll_o> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <sysclk_2x_bufpll_o> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <sysclk_2x_180_bufpll_o> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <pll_ce_0_bufpll_o> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <pll_ce_90_bufpll_o> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <mcbx_dram_ddr3_rst> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <uo_done_cal> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s1_axi_awready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s1_axi_wready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s1_axi_bvalid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s1_axi_arready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s1_axi_rlast> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s1_axi_rvalid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s2_axi_awready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s2_axi_wready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s2_axi_bvalid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s2_axi_arready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s2_axi_rlast> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s2_axi_rvalid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s3_axi_awready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s3_axi_wready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s3_axi_bvalid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s3_axi_arready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s3_axi_rlast> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s3_axi_rvalid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s4_axi_awready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s4_axi_wready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s4_axi_bvalid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s4_axi_arready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s4_axi_rlast> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s4_axi_rvalid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s5_axi_awready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s5_axi_wready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s5_axi_bvalid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s5_axi_arready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s5_axi_rlast> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4278: Output port <s5_axi_rvalid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4601: Output port <GenerateOut0> of the instance <axi_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4601: Output port <GenerateOut1> of the instance <axi_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/documents/tylerbondgithub/ecen427/spaceinvadertesthw2/hdl/system.vhd" line 4601: Output port <PWM0> of the instance <axi_timer_0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <axi4_0_S_ARID<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_ARID<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_ARLOCK<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_ARLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_AWID<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_AWID<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_AWLOCK<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_AWLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4lite_0_S_ARLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4lite_0_S_AWLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/push_buttons_5bits_wrapper.ngc>.
Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/axi_hdmi_0_wrapper.ngc>.
Reading core <../implementation/axi_ac97_0_wrapper.ngc>.
Reading core <../implementation/microblaze_0_ilmb_wrapper.ngc>.
Reading core <../implementation/microblaze_0_dlmb_wrapper.ngc>.
Reading core <../implementation/mcb_ddr2_wrapper.ngc>.
Reading core <../implementation/axi4lite_0_wrapper.ngc>.
Reading core <../implementation/axi4_0_wrapper.ngc>.
Reading core <../implementation/microblaze_0_wrapper.ngc>.
Reading core <../implementation/axi_vdma_0_wrapper.ngc>.
Reading core <../implementation/axi_intc_0_wrapper.ngc>.
Reading core <../implementation/microblaze_0_i_bram_ctrl_wrapper.ngc>.
Reading core <../implementation/microblaze_0_d_bram_ctrl_wrapper.ngc>.
Reading core <../implementation/debug_module_wrapper.ngc>.
Reading core <../implementation/digilent_quadspi_cntlr_wrapper.ngc>.
Reading core <../implementation/axi_timer_0_wrapper.ngc>.
Reading core <../implementation/fit_timer_0_wrapper.ngc>.
Reading core <../implementation/pit_0_wrapper.ngc>.
Reading core <../implementation/microblaze_0_bram_block_wrapper.ngc>.
Loading core <push_buttons_5bits_wrapper> for timing and area information for instance <Push_Buttons_5Bits>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <axi_hdmi_0_wrapper> for timing and area information for instance <axi_hdmi_0>.
Loading core <axi_ac97_0_wrapper> for timing and area information for instance <axi_ac97_0>.
Loading core <microblaze_0_ilmb_wrapper> for timing and area information for instance <microblaze_0_ilmb>.
Loading core <microblaze_0_dlmb_wrapper> for timing and area information for instance <microblaze_0_dlmb>.
Loading core <mcb_ddr2_wrapper> for timing and area information for instance <MCB_DDR2>.
Loading core <axi4lite_0_wrapper> for timing and area information for instance <axi4lite_0>.
Loading core <axi4_0_wrapper> for timing and area information for instance <axi4_0>.
Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <axi_vdma_0_wrapper> for timing and area information for instance <axi_vdma_0>.
Loading core <axi_intc_0_wrapper> for timing and area information for instance <axi_intc_0>.
Loading core <microblaze_0_i_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_i_bram_ctrl>.
Loading core <microblaze_0_d_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_d_bram_ctrl>.
Loading core <debug_module_wrapper> for timing and area information for instance <debug_module>.
Loading core <digilent_quadspi_cntlr_wrapper> for timing and area information for instance <Digilent_QuadSPI_Cntlr>.
Loading core <axi_timer_0_wrapper> for timing and area information for instance <axi_timer_0>.
Loading core <fit_timer_0_wrapper> for timing and area information for instance <fit_timer_0>.
Loading core <pit_0_wrapper> for timing and area information for instance <pit_0>.
Loading core <microblaze_0_bram_block_wrapper> for timing and area information for instance <microblaze_0_bram_block>.
INFO:Xst:1901 - Instance axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/PLL_BASE_inst in unit axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/PLL_BASE_inst of type PLL_BASE has been replaced by PLL_ADV

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 22.
INFO:Xst:2260 - The FF/Latch <RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <RS232_Uart_1> is equivalent to the following FF/Latch : <RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_2> in Unit <axi_ac97_0> is equivalent to the following FF/Latch : <axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_2_1> 
INFO:Xst:2260 - The FF/Latch <axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_3> in Unit <axi_ac97_0> is equivalent to the following FF/Latch : <axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_3_1> 
INFO:Xst:2260 - The FF/Latch <axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <axi_ac97_0> is equivalent to the following FF/Latch : <axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1> in Unit <MCB_DDR2> is equivalent to the following 2 FFs/Latches : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1> <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2> in Unit <MCB_DDR2> is equivalent to the following 2 FFs/Latches : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1> <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi4lite_0> is equivalent to the following 3 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_2> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_3> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following 3 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_3> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> in Unit <axi4lite_0> is equivalent to the following 10 FFs/Latches : <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/interconnect_aresetn_resync_0>
   <axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/interconnect_aresetn_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_1> in Unit <axi4_0> is equivalent to the following 3 FFs/Latches : <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_1_1> <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_1_2> <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_1_3> 
INFO:Xst:2260 - The FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> in Unit <axi4_0> is equivalent to the following 3 FFs/Latches : <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> <axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_aresetn_resync_0> <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0> in Unit <axi4_0> is equivalent to the following FF/Latch : <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_1> 
INFO:Xst:2260 - The FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_1> in Unit <axi4_0> is equivalent to the following FF/Latch : <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_1_1> 
INFO:Xst:2260 - The FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/reset> in Unit <axi4_0> is equivalent to the following FF/Latch : <axi4_0/crossbar_samd/gen_samd.crossbar_samd/reset> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_4> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_4_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_halt_reg> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_halt_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_prmtrs_valid_i> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_prmtrs_valid_i_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/frame_sync_reg> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/frame_sync_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_2> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_5> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_5_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_0> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_0> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_reg_empty> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_reg_empty_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd3> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_3> in Unit <axi_vdma_0> is equivalent to the following 2 FFs/Latches : <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_3_1> <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_6> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_6_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd2> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_intc_0> is equivalent to the following FF/Latch : <axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <Digilent_QuadSPI_Cntlr> is equivalent to the following 2 FFs/Latches : <Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> <Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_2> 
INFO:Xst:2260 - The FF/Latch <Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6> in Unit <Digilent_QuadSPI_Cntlr> is equivalent to the following FF/Latch : <Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6_1> 
INFO:Xst:2260 - The FF/Latch <Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7> in Unit <Digilent_QuadSPI_Cntlr> is equivalent to the following FF/Latch : <Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7_1> 
INFO:Xst:2260 - The FF/Latch <Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s> in Unit <Digilent_QuadSPI_Cntlr> is equivalent to the following 5 FFs/Latches : <Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_1> <Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_2> <Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_3> <Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_4> <Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_5> 
INFO:Xst:2260 - The FF/Latch <Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4> in Unit <Digilent_QuadSPI_Cntlr> is equivalent to the following FF/Latch : <Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4_1> 
INFO:Xst:2260 - The FF/Latch <Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5> in Unit <Digilent_QuadSPI_Cntlr> is equivalent to the following FF/Latch : <Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5_1> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <RS232_Uart_1> is equivalent to the following FF/Latch : <RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_2> in Unit <axi_ac97_0> is equivalent to the following FF/Latch : <axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_2_1> 
INFO:Xst:2260 - The FF/Latch <axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_3> in Unit <axi_ac97_0> is equivalent to the following FF/Latch : <axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_3_1> 
INFO:Xst:2260 - The FF/Latch <axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <axi_ac97_0> is equivalent to the following FF/Latch : <axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1> in Unit <MCB_DDR2> is equivalent to the following 2 FFs/Latches : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1> <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2> in Unit <MCB_DDR2> is equivalent to the following 2 FFs/Latches : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1> <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> in Unit <axi4lite_0> is equivalent to the following 10 FFs/Latches : <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/interconnect_aresetn_resync_0>
   <axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/interconnect_aresetn_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following 3 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_3> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi4lite_0> is equivalent to the following 3 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_2> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_3> 
INFO:Xst:2260 - The FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> in Unit <axi4_0> is equivalent to the following 3 FFs/Latches : <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> <axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_aresetn_resync_0> <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/reset> in Unit <axi4_0> is equivalent to the following FF/Latch : <axi4_0/crossbar_samd/gen_samd.crossbar_samd/reset> 
INFO:Xst:2260 - The FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_1> in Unit <axi4_0> is equivalent to the following 3 FFs/Latches : <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_1_1> <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_1_2> <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_1_3> 
INFO:Xst:2260 - The FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0> in Unit <axi4_0> is equivalent to the following FF/Latch : <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_1> 
INFO:Xst:2260 - The FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_1> in Unit <axi4_0> is equivalent to the following FF/Latch : <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd2> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_3> in Unit <axi_vdma_0> is equivalent to the following 2 FFs/Latches : <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_3_1> <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_reg_empty> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_reg_empty_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_0> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_prmtrs_valid_i> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_prmtrs_valid_i_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_6> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_6_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_0> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_halt_reg> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_halt_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_4> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_4_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_2> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_5> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_5_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/frame_sync_reg> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/frame_sync_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd3> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_intc_0> is equivalent to the following FF/Latch : <axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s> in Unit <Digilent_QuadSPI_Cntlr> is equivalent to the following 5 FFs/Latches : <Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_1> <Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_2> <Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_3> <Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_4> <Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_5> 
INFO:Xst:2260 - The FF/Latch <Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6> in Unit <Digilent_QuadSPI_Cntlr> is equivalent to the following FF/Latch : <Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6_1> 
INFO:Xst:2260 - The FF/Latch <Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <Digilent_QuadSPI_Cntlr> is equivalent to the following 2 FFs/Latches : <Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> <Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_2> 
INFO:Xst:2260 - The FF/Latch <Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4> in Unit <Digilent_QuadSPI_Cntlr> is equivalent to the following FF/Latch : <Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4_1> 
INFO:Xst:2260 - The FF/Latch <Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7> in Unit <Digilent_QuadSPI_Cntlr> is equivalent to the following FF/Latch : <Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7_1> 
INFO:Xst:2260 - The FF/Latch <Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5> in Unit <Digilent_QuadSPI_Cntlr> is equivalent to the following FF/Latch : <Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5_1> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 9495
#      GND                         : 25
#      INV                         : 224
#      LUT1                        : 134
#      LUT2                        : 687
#      LUT3                        : 1192
#      LUT4                        : 1190
#      LUT5                        : 1587
#      LUT6                        : 2473
#      LUT6_2                      : 80
#      MULT_AND                    : 9
#      MUXCY                       : 689
#      MUXCY_L                     : 279
#      MUXF7                       : 211
#      MUXF8                       : 46
#      VCC                         : 20
#      XORCY                       : 649
# FlipFlops/Latches                : 7726
#      FD                          : 877
#      FD_1                        : 21
#      FDC                         : 211
#      FDC_1                       : 5
#      FDCE                        : 151
#      FDE                         : 1224
#      FDE_1                       : 8
#      FDP                         : 29
#      FDPE                        : 60
#      FDR                         : 2001
#      FDRE                        : 3002
#      FDRE_1                      : 1
#      FDS                         : 88
#      FDSE                        : 46
#      LD                          : 1
#      LDC                         : 1
# RAMS                             : 56
#      RAM16X1D                    : 2
#      RAM32M                      : 21
#      RAMB16BWER                  : 30
#      RAMB8BWER                   : 3
# Shift Registers                  : 397
#      SRL16                       : 2
#      SRL16E                      : 39
#      SRLC16E                     : 348
#      SRLC32E                     : 8
# Clock Buffers                    : 7
#      BUFG                        : 6
#      BUFGP                       : 1
# IO Buffers                       : 77
#      IBUF                        : 18
#      IOBUF                       : 23
#      IOBUFDS                     : 2
#      OBUF                        : 6
#      OBUFDS                      : 4
#      OBUFT                       : 23
#      OBUFTDS                     : 1
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 90
#      AND2B1L                     : 4
#      BSCAN_SPARTAN6              : 1
#      BUFPLL                      : 1
#      BUFPLL_MCB                  : 1
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      MCB                         : 1
#      OSERDES2                    : 52
#      PLL_ADV                     : 2
#      PULLDOWN                    : 2
#      PULLUP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            7726  out of  54576    14%  
 Number of Slice LUTs:                 8052  out of  27288    29%  
    Number used as Logic:              7567  out of  27288    27%  
    Number used as Memory:              485  out of   6408     7%  
       Number used as RAM:               88
       Number used as SRL:              397

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  12242
   Number with an unused Flip Flop:    4516  out of  12242    36%  
   Number with an unused LUT:          4190  out of  12242    34%  
   Number of fully used LUT-FF pairs:  3536  out of  12242    28%  
   Number of unique control sets:       464

IO Utilization: 
 Number of IOs:                          88
 Number of bonded IOBs:                  85  out of    218    38%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of    116    27%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  
 Number of DSP48A1s:                      3  out of     58     5%  
 Number of PLL_ADVs:                      2  out of      4    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                     | Clock buffer(FF name)                                                                                              | Load  |
-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------+
GCLK                                                                                             | PLL_ADV:CLKOUT2                                                                                                    | 7352  |
axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/PLL_BASE_inst/CLKOUT1  | BUFG                                                                                                               | 434   |
axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/PLL_BASE_inst/CLKOUT3  | BUFG                                                                                                               | 17    |
axi_ac97_0_Bit_Clk_pin                                                                           | BUFGP                                                                                                              | 130   |
axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_access_S           | NONE(axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/fdcpe_1_LDC)                                   | 1     |
axi4lite_0/M_AXI_ARESET_OUT_N<4>                                                                 | NONE(axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_9_LD)| 1     |
debug_module/debug_module/drck_i                                                                 | BUFG                                                                                                               | 205   |
debug_module/Ext_JTAG_UPDATE                                                                     | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0) | 42    |
axi_ac97_0/Interrupt(axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Interrupt1:O)| NONE(*)(axi_intc_0/axi_intc_0/INTC_CORE_I/INTR_DETECT_GEN<4>.EDGE_DETECT_GEN.intr_sync_4)                          | 1     |
fit_timer_0/Interrupt                                                                            | NONE(axi_intc_0/axi_intc_0/INTC_CORE_I/INTR_DETECT_GEN<1>.EDGE_DETECT_GEN.intr_sync_1)                             | 1     |
-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.465ns (Maximum Frequency: 95.553MHz)
   Minimum input arrival time before clock: 7.268ns
   Maximum output required time after clock: 8.973ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'GCLK'
  Clock period: 10.465ns (frequency: 95.553MHz)
  Total number of paths / destination ports: 795532 / 19129
-------------------------------------------------------------------------
Delay:               10.465ns (Levels of Logic = 21)
  Source:            axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI (FF)
  Source Clock:      GCLK rising
  Destination Clock: GCLK rising

  Data Path: axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             16   0.447   1.252  axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 (axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2)
     LUT4:I0->O           96   0.203   2.098  axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/s_rvalid_i1 (DEBUG_SF_CB_RDATACONTROL<0>)
     end scope: 'axi4_0:S_AXI_RVALID<0>'
     begin scope: 'microblaze_0:M_AXI_DC_RVALID'
     LUT4:I0->O           35   0.203   1.335  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1 (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle)
     LUT6:I5->O            3   0.205   0.651  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_data_write_mem_data_updated_AND_804_o26 (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_data_write_mem_data_updated_AND_804_o2)
     LUT6:I5->O            1   0.205   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N)
     MUXCY_L:S->LO         1   0.172   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_iii)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_ii)
     MUXCY_L:CI->LO       33   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_dcache_data_strobe)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N)
     MUXCY_L:CI->LO      235   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I (Trace_MEM_PipeRun)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<1>)
     MUXCY_L:CI->LO      283   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I (Trace_EX_PipeRun)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<3>)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[4].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<4>)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<5>)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[6].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<6>)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<7>)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[8].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<8>)
     MUXCY_L:CI->LO      388   0.019   2.079  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I (Trace_OF_PipeRun)
     LUT3:I2->O            5   0.205   0.714  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable1 (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable)
     FDRE:R                    0.430          microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq_n
    ----------------------------------------
    Total                     10.465ns (2.336ns logic, 8.129ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/PLL_BASE_inst/CLKOUT1'
  Clock period: 5.688ns (frequency: 175.806MHz)
  Total number of paths / destination ports: 7158 / 800
-------------------------------------------------------------------------
Delay:               5.688ns (Levels of Logic = 5)
  Source:            axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:       axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Source Clock:      axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/PLL_BASE_inst/CLKOUT1 rising
  Destination Clock: axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/PLL_BASE_inst/CLKOUT1 rising

  Data Path: axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.447   0.907  axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>)
     LUT2:I0->O            5   0.203   0.943  axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut<3>1 (axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut<3>)
     LUT6:I3->O           16   0.205   1.005  axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced (axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced)
     LUT6:I5->O            1   0.205   0.684  axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1 (axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1)
     LUT6:I4->O            1   0.203   0.580  axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3 (axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>)
     LUT6:I5->O            1   0.205   0.000  axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11 (axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/Result<4>)
     FDR:D                     0.102          axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    ----------------------------------------
    Total                      5.688ns (1.570ns logic, 4.118ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/PLL_BASE_inst/CLKOUT3'
  Clock period: 1.861ns (frequency: 537.389MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               1.861ns (Levels of Logic = 1)
  Source:            axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s (FF)
  Destination:       axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4 (FF)
  Source Clock:      axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/PLL_BASE_inst/CLKOUT3 rising
  Destination Clock: axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/PLL_BASE_inst/CLKOUT3 rising

  Data Path: axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s to axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.447   1.109  axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s (axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s)
     LUT4:I2->O            1   0.203   0.000  axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d2_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT11 (axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d2_serializer_10_1/DP_I[9]_DP_I[4]_mux_0_OUT<0>)
     FD:D                      0.102          axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0
    ----------------------------------------
    Total                      1.861ns (0.752ns logic, 1.109ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_ac97_0_Bit_Clk_pin'
  Clock period: 6.889ns (frequency: 145.165MHz)
  Total number of paths / destination ports: 1710 / 186
-------------------------------------------------------------------------
Delay:               3.444ns (Levels of Logic = 3)
  Source:            axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/data_in_13 (FF)
  Destination:       axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/ac97_reg_error_i (FF)
  Source Clock:      axi_ac97_0_Bit_Clk_pin falling
  Destination Clock: axi_ac97_0_Bit_Clk_pin rising

  Data Path: axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/data_in_13 to axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/ac97_reg_error_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             7   0.447   0.878  axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/data_in_13 (axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/data_in<13>)
     LUT5:I3->O            1   0.203   0.827  axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/_n0246_inv2 (axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/_n0246_inv2)
     LUT5:I1->O            1   0.203   0.580  axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/_n0246_inv4 (axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/_n0246_inv)
     LUT4:I3->O            1   0.205   0.000  axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/ac97_reg_error_i_rstpot (axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/ac97_reg_error_i_rstpot)
     FDC:D                     0.102          axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/ac97_reg_error_i
    ----------------------------------------
    Total                      3.444ns (1.160ns logic, 2.284ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/debug_module/drck_i'
  Clock period: 7.680ns (frequency: 130.203MHz)
  Total number of paths / destination ports: 300 / 248
-------------------------------------------------------------------------
Delay:               3.840ns (Levels of Logic = 3)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Source Clock:      debug_module/debug_module/drck_i falling
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.447   0.924  debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT6:I1->O            9   0.203   0.829  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_7)
     end scope: 'debug_module:Dbg_Shift_0'
     begin scope: 'microblaze_0:DBG_SHIFT'
     INV:I->O              8   0.206   0.802  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     0.430          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      3.840ns (1.286ns logic, 2.554ns route)
                                       (33.5% logic, 66.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/Ext_JTAG_UPDATE'
  Clock period: 9.833ns (frequency: 101.700MHz)
  Total number of paths / destination ports: 334 / 52
-------------------------------------------------------------------------
Delay:               4.916ns (Levels of Logic = 4)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk (FF)
  Source Clock:      debug_module/Ext_JTAG_UPDATE falling
  Destination Clock: debug_module/Ext_JTAG_UPDATE rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.447   1.062  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            5   0.203   0.962  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I11 (Dbg_Reg_En_0<0>)
     end scope: 'debug_module:Dbg_Reg_En_0<0>'
     begin scope: 'microblaze_0:DBG_REG_EN<0>'
     LUT4:I0->O            4   0.203   0.684  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En31 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En_bdd4)
     LUT5:I4->O            9   0.205   0.829  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.322          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk
    ----------------------------------------
    Total                      4.916ns (1.380ns logic, 3.536ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GCLK'
  Total number of paths / destination ports: 603 / 546
-------------------------------------------------------------------------
Offset:              4.387ns (Levels of Logic = 3)
  Source:            MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0:UOREFRSHFLAG (PAD)
  Destination:       MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (FF)
  Destination Clock: GCLK rising

  Data Path: MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0:UOREFRSHFLAG to MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:UOREFRSHFLAG      11   0.000   1.247  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/uo_refrsh_flag)
     LUT6:I0->O            4   0.203   0.684  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_9_o_equal_233_o<2>1 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_9_o_equal_233_o)
     LUT6:I5->O            2   0.205   0.721  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1681_inv4 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1681_inv4)
     LUT6:I4->O            8   0.203   0.802  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1681_inv1 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1681_inv)
     FDRE:CE                   0.322          MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    ----------------------------------------
    Total                      4.387ns (0.933ns logic, 3.454ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_ac97_0_Bit_Clk_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.801ns (Levels of Logic = 2)
  Source:            axi_ac97_0_SData_In_pin (PAD)
  Destination:       axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4 (FF)
  Destination Clock: axi_ac97_0_Bit_Clk_pin falling

  Data Path: axi_ac97_0_SData_In_pin to axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  axi_ac97_0_SData_In_pin_IBUF (axi_ac97_0_SData_In_pin_IBUF)
     begin scope: 'axi_ac97_0:SData_In'
     SRLC16E:D                -0.060          axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
    ----------------------------------------
    Total                      1.801ns (1.222ns logic, 0.579ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 145 / 125
-------------------------------------------------------------------------
Offset:              3.548ns (Levels of Logic = 3)
  Source:            debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    5   0.000   1.079  debug_module/Use_Spartan6.BSCAN_SPARTAN6_I (Ext_JTAG_SHIFT)
     LUT6:I0->O            9   0.203   0.829  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_7)
     end scope: 'debug_module:Dbg_Shift_0'
     begin scope: 'microblaze_0:DBG_SHIFT'
     INV:I->O              8   0.206   0.802  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     0.430          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      3.548ns (0.839ns logic, 2.709ns route)
                                       (23.6% logic, 76.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/Ext_JTAG_UPDATE'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              7.268ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:SEL (PAD)
  Destination:       debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination Clock: debug_module/Ext_JTAG_UPDATE falling

  Data Path: debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:SEL to debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     8   0.000   0.907  debug_module/Use_Spartan6.BSCAN_SPARTAN6_I (debug_module/sel)
     LUT5:I3->O            1   0.203   0.827  debug_module/MDM_Core_I1/JTAG_CONTROL_I/_n01201 (debug_module/MDM_Core_I1/JTAG_CONTROL_I/_n0120)
     LUT4:I0->O            1   0.203   0.827  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n)
     LUT4:I0->O            1   0.203   0.827  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n)
     LUT4:I0->O            1   0.203   0.827  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n)
     LUT4:I0->O            1   0.203   0.827  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n)
     LUT4:I0->O            1   0.203   0.579  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n)
     FDC_1:CLR                 0.430          debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      7.268ns (1.648ns logic, 5.620ns route)
                                       (22.7% logic, 77.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GCLK'
  Total number of paths / destination ports: 870 / 160
-------------------------------------------------------------------------
Offset:              8.973ns (Levels of Logic = 13)
  Source:            axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1:DI (PAD)
  Source Clock:      GCLK rising

  Data Path: axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1:DI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             16   0.447   1.252  axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 (axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2)
     LUT4:I0->O           96   0.203   2.098  axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/s_rvalid_i1 (DEBUG_SF_CB_RDATACONTROL<0>)
     end scope: 'axi4_0:S_AXI_RVALID<0>'
     begin scope: 'microblaze_0:M_AXI_DC_RVALID'
     LUT4:I0->O           35   0.203   1.335  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1 (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle)
     LUT6:I5->O            3   0.205   0.651  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_data_write_mem_data_updated_AND_804_o26 (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_data_write_mem_data_updated_AND_804_o2)
     LUT6:I5->O            1   0.205   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N)
     MUXCY_L:S->LO         1   0.172   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_iii)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_ii)
     MUXCY_L:CI->LO       33   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_dcache_data_strobe)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N)
     MUXCY_L:CI->LO      235   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I (Trace_MEM_PipeRun)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<1>)
     MUXCY_L:CI->LO      283   0.019   2.069  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I (Trace_EX_PipeRun)
    AND2B1L:DI                 0.000          microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    ----------------------------------------
    Total                      8.973ns (1.568ns logic, 7.405ns route)
                                       (17.5% logic, 82.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_ac97_0_Bit_Clk_pin'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 2)
  Source:            axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (FF)
  Destination:       axi_ac97_0_Sync_pin (PAD)
  Source Clock:      axi_ac97_0_Bit_Clk_pin rising

  Data Path: axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i to axi_ac97_0_Sync_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (Sync)
     end scope: 'axi_ac97_0:Sync'
     OBUF:I->O                 2.571          axi_ac97_0_Sync_pin_OBUF (axi_ac97_0_Sync_pin)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/PLL_BASE_inst/CLKOUT3'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.161ns (Levels of Logic = 0)
  Source:            axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (FF)
  Destination:       axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s:D2 (PAD)
  Source Clock:      axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/PLL_BASE_inst/CLKOUT3 rising

  Data Path: axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 to axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s:D2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.714  axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>)
    OSERDES2:D1                0.000          axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
    ----------------------------------------
    Total                      1.161ns (0.447ns logic, 0.714ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/Ext_JTAG_UPDATE'
  Total number of paths / destination ports: 67 / 1
-------------------------------------------------------------------------
Offset:              7.311ns (Levels of Logic = 8)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      debug_module/Ext_JTAG_UPDATE falling

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.447   1.062  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            5   0.203   1.059  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I31 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module:Dbg_Reg_En_0<2>'
     begin scope: 'microblaze_0:DBG_REG_EN<2>'
     LUT5:I0->O            1   0.203   0.944  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO)
     LUT6:I0->O            1   0.203   0.808  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO12 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO11)
     LUT6:I3->O            1   0.205   0.944  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO23 (DBG_TDO)
     end scope: 'microblaze_0:DBG_TDO'
     begin scope: 'debug_module:Dbg_TDO_0'
     LUT6:I0->O            1   0.203   0.827  debug_module/MDM_Core_I1/Mmux_TDO_i13 (debug_module/MDM_Core_I1/Mmux_TDO_i12)
     LUT5:I1->O            0   0.203   0.000  debug_module/MDM_Core_I1/Mmux_TDO_i16 (debug_module/tdo)
    BSCAN_SPARTAN6:TDO         0.000          debug_module/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                      7.311ns (1.667ns logic, 5.643ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 176 / 1
-------------------------------------------------------------------------
Offset:              7.992ns (Levels of Logic = 8)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_1 (FF)
  Destination:       debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      debug_module/debug_module/drck_i rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_1 to debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             26   0.447   1.206  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count<1>)
     SRL16E:A1->Q          1   0.203   0.827  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.tdo_config_word1<6>)
     LUT6:I2->O            1   0.203   0.827  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_7 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_7)
     LUT6:I2->O            1   0.203   0.808  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO13 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO12)
     LUT6:I3->O            1   0.205   0.684  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO14 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO13)
     LUT6:I4->O            1   0.203   0.944  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO23 (DBG_TDO)
     end scope: 'microblaze_0:DBG_TDO'
     begin scope: 'debug_module:Dbg_TDO_0'
     LUT6:I0->O            1   0.203   0.827  debug_module/MDM_Core_I1/Mmux_TDO_i13 (debug_module/MDM_Core_I1/Mmux_TDO_i12)
     LUT5:I1->O            0   0.203   0.000  debug_module/MDM_Core_I1/Mmux_TDO_i16 (debug_module/tdo)
    BSCAN_SPARTAN6:TDO         0.000          debug_module/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                      7.992ns (1.870ns logic, 6.122ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 774 / 725
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 2)
  Source:            MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15:DOUT (PAD)
  Destination:       mcbx_dram_dq<15> (PAD)

  Data Path: MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15:DOUT to mcbx_dram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODRP2_MCB:DOUT        1   0.000   0.579  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_dq<15>)
     IOBUF:I->IO               2.571          MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq_iobuft[15].gen_iob_dq_inst (mcbx_dram_dq<15>)
     end scope: 'MCB_DDR2:mcbx_dram_dq<15>'
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock GCLK
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
GCLK                                                                                           |   10.465|    3.548|    3.049|         |
axi4lite_0/M_AXI_ARESET_OUT_N<4>                                                               |    6.465|         |         |         |
axi_ac97_0/Interrupt                                                                           |    1.128|         |         |         |
axi_ac97_0_Bit_Clk_pin                                                                         |    2.919|         |         |         |
axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/PLL_BASE_inst/CLKOUT1|    1.528|         |         |         |
debug_module/Ext_JTAG_UPDATE                                                                   |    3.711|    2.923|         |         |
debug_module/debug_module/drck_i                                                               |    4.486|         |         |         |
fit_timer_0/Interrupt                                                                          |    1.128|         |         |         |
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_ac97_0/Interrupt
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GCLK           |    3.145|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_access_S
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
axi_ac97_0_Bit_Clk_pin|         |         |    1.621|         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_ac97_0_Bit_Clk_pin
--------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------------+---------+---------+---------+---------+
GCLK                                                                                  |    4.694|         |         |         |
axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_access_S|         |    1.179|         |         |
axi_ac97_0_Bit_Clk_pin                                                                |    6.459|    3.444|    1.415|         |
--------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/PLL_BASE_inst/CLKOUT1
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
GCLK                                                                                           |   14.601|         |         |         |
axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/PLL_BASE_inst/CLKOUT1|    5.688|         |         |         |
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/PLL_BASE_inst/CLKOUT3
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/PLL_BASE_inst/CLKOUT1|    2.032|         |         |         |
axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/PLL_BASE_inst/CLKOUT3|    1.861|         |         |         |
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock debug_module/Ext_JTAG_UPDATE
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
GCLK                            |    1.650|         |         |         |
debug_module/Ext_JTAG_UPDATE    |         |    4.916|    7.982|         |
debug_module/debug_module/drck_i|    1.263|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock debug_module/debug_module/drck_i
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
GCLK                            |    6.696|         |         |         |
debug_module/Ext_JTAG_UPDATE    |         |    5.147|    2.873|         |
debug_module/debug_module/drck_i|    2.408|    3.840|    3.249|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fit_timer_0/Interrupt
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GCLK           |    3.145|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 25.34 secs
 
--> 

Total memory usage is 368616 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :  890 (   0 filtered)

