###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-EM0A4AG

Implementation : adder4bit0
Synopsys VHDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
@N:"C:\Users\Mau\Documents\Arqui\practicas\04-adder4bit00\adder4bit00.vhdl":7:7:7:17|Top entity is set to adder4bit00.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:/lscc/diamond/3.12/cae_library/synthesis/vhdl/machxo2.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:/Users/Mau/Documents/Arqui/practicas/04-adder4bit00/adder4bit00.vhdl'.
@W: CD645 :"C:/Users/Mau/Documents/Arqui/practicas/04-adder4bit00/adder4bit00.vhdl":2:8:2:14|Ignoring undefined library lattice
@W: CD642 :"C:/Users/Mau/Documents/Arqui/practicas/04-adder4bit00/adder4bit00.vhdl":5:15:5:15|Ignoring use clause - library lattice not found ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 88MB peak: 88MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 28 18:48:11 2022

###########################################################]
