13:15:55 INFO  : Registering command handlers for SDK TCF services
13:15:56 INFO  : Launching XSCT server: xsct.bat -interactive A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skippref_dynN_dataflow\skippref_dynN_dataflow.sdk\temp_xsdb_launch_script.tcl
13:16:04 INFO  : XSCT server has started successfully.
13:16:09 INFO  : Successfully done setting XSCT server connection channel  
13:16:09 INFO  : Processing command line option -hwspec A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skippref_dynN_dataflow/skippref_dynN_dataflow.sdk/design_1_wrapper.hdf.
13:16:09 INFO  : Successfully done setting SDK workspace  
13:19:21 INFO  : Successfully generated A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skippref_dynN_dataflow\skippref_dynN_dataflow.sdk\test_ip\src\lscript.ld.
13:19:21 INFO  : Applying linker script to all configurations of project test_ip.
13:19:21 INFO  : Setting rebuild state to true for all configurations of project test_ip.
13:19:38 INFO  : Successfully generated A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skippref_dynN_dataflow\skippref_dynN_dataflow.sdk\test_ip\src\lscript.ld.
13:19:38 INFO  : Applying linker script to all configurations of project test_ip.
13:19:38 INFO  : Setting rebuild state to true for all configurations of project test_ip.
13:44:43 INFO  : Successfully generated A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skippref_dynN_dataflow\skippref_dynN_dataflow.sdk\test_ip\src\lscript.ld.
13:44:43 INFO  : Applying linker script to all configurations of project test_ip.
13:44:43 INFO  : Setting rebuild state to true for all configurations of project test_ip.
13:45:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
13:45:57 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skippref_dynN_dataflow/skippref_dynN_dataflow.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:46:45 INFO  : ps7_init is completed.
13:46:45 INFO  : ps7_post_config is completed.
13:46:46 INFO  : Processor reset is completed for ps7_cortexa9_0
13:48:11 INFO  : Processor reset is completed for ps7_cortexa9_0
13:48:21 INFO  : Processor reset is completed for ps7_cortexa9_0
13:49:17 INFO  : Processor reset is completed for ps7_cortexa9_0
13:50:12 INFO  : Processor reset is completed for ps7_cortexa9_0
13:50:26 INFO  : Processor reset is completed for ps7_cortexa9_0
13:51:35 INFO  : Processor reset is completed for ps7_cortexa9_0
13:51:54 INFO  : Processor reset is completed for ps7_cortexa9_0
13:54:33 INFO  : Processor reset is completed for ps7_cortexa9_0
14:07:02 INFO  : Processor reset is completed for ps7_cortexa9_0
14:08:47 INFO  : Processor reset is completed for ps7_cortexa9_0
14:09:22 INFO  : Processor reset is completed for ps7_cortexa9_0
14:09:46 INFO  : Processor reset is completed for ps7_cortexa9_0
14:10:12 INFO  : Processor reset is completed for ps7_cortexa9_0
14:12:16 INFO  : Processor reset is completed for ps7_cortexa9_0
14:16:42 INFO  : Processor reset is completed for ps7_cortexa9_0
14:27:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
14:27:29 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skippref_dynN_dataflow/skippref_dynN_dataflow.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:27:35 INFO  : ps7_init is completed.
14:27:35 INFO  : ps7_post_config is completed.
14:27:35 INFO  : Processor reset is completed for ps7_cortexa9_0
14:28:33 INFO  : Processor reset is completed for ps7_cortexa9_0
14:29:11 INFO  : Processor reset is completed for ps7_cortexa9_0
14:30:46 INFO  : Processor reset is completed for ps7_cortexa9_0
14:30:54 INFO  : Processor reset is completed for ps7_cortexa9_0
14:33:06 INFO  : Processor reset is completed for ps7_cortexa9_0
14:34:30 INFO  : Processor reset is completed for ps7_cortexa9_0
14:35:17 INFO  : Processor reset is completed for ps7_cortexa9_0
14:35:44 INFO  : Inferring section assignments and sizes from elf file: A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skippref_dynN_dataflow\skippref_dynN_dataflow.sdk\test_ip\Debug\test_ip.elf
14:41:15 INFO  : Processor reset is completed for ps7_cortexa9_0
14:42:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
14:42:08 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skippref_dynN_dataflow/skippref_dynN_dataflow.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:42:15 INFO  : ps7_init is completed.
14:42:15 INFO  : ps7_post_config is completed.
14:42:16 INFO  : Processor reset is completed for ps7_cortexa9_0
14:48:05 INFO  : Processor reset is completed for ps7_cortexa9_0
14:48:15 INFO  : Processor reset is completed for ps7_cortexa9_0
15:03:14 INFO  : Processor reset is completed for ps7_cortexa9_0
15:03:31 INFO  : Processor reset is completed for ps7_cortexa9_0
15:16:20 INFO  : Processor reset is completed for ps7_cortexa9_0
15:16:40 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
