{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670641116265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670641116266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  9 20:58:35 2022 " "Processing started: Fri Dec  9 20:58:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670641116266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641116266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JuliaSetVisualizer -c JuliaSetVisualizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off JuliaSetVisualizer -c JuliaSetVisualizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641116267 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670641116899 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670641116899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/jsv.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/jsv.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv " "Found entity 1: jsv" {  } { { "jsv/synthesis/jsv.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "jsv/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "jsv/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_irq_mapper " "Found entity 1: jsv_irq_mapper" {  } { { "jsv/synthesis/submodules/jsv_irq_mapper.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_mm_interconnect_0 " "Found entity 1: jsv_mm_interconnect_0" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_mm_interconnect_0_avalon_st_adapter " "Found entity 1: jsv_mm_interconnect_0_avalon_st_adapter" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: jsv_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_mm_interconnect_0_rsp_mux " "Found entity 1: jsv_mm_interconnect_0_rsp_mux" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file jsv/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "jsv/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122326 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "jsv/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_mm_interconnect_0_rsp_demux " "Found entity 1: jsv_mm_interconnect_0_rsp_demux" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_mm_interconnect_0_cmd_mux " "Found entity 1: jsv_mm_interconnect_0_cmd_mux" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_mm_interconnect_0_cmd_demux " "Found entity 1: jsv_mm_interconnect_0_cmd_demux" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122328 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel jsv_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at jsv_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670641122328 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel jsv_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at jsv_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670641122329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_mm_interconnect_0_router_002_default_decode " "Found entity 1: jsv_mm_interconnect_0_router_002_default_decode" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122329 ""} { "Info" "ISGN_ENTITY_NAME" "2 jsv_mm_interconnect_0_router_002 " "Found entity 2: jsv_mm_interconnect_0_router_002" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel jsv_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at jsv_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670641122329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel jsv_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at jsv_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670641122329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_mm_interconnect_0_router_default_decode " "Found entity 1: jsv_mm_interconnect_0_router_default_decode" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122330 ""} { "Info" "ISGN_ENTITY_NAME" "2 jsv_mm_interconnect_0_router " "Found entity 2: jsv_mm_interconnect_0_router" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "jsv/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "jsv/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "jsv/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "jsv/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "jsv/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "jsv/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122335 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_interface.sv(193) " "Verilog HDL information at vga_interface.sv(193): always construct contains both blocking and non-blocking assignments" {  } { { "jsv/synthesis/submodules/vga_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/vga_interface.sv" 193 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670641122336 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 vga_interface.sv(309) " "Verilog HDL Expression warning at vga_interface.sv(309): truncated literal to match 4 bits" {  } { { "jsv/synthesis/submodules/vga_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/vga_interface.sv" 309 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670641122336 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 vga_interface.sv(310) " "Verilog HDL Expression warning at vga_interface.sv(310): truncated literal to match 4 bits" {  } { { "jsv/synthesis/submodules/vga_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/vga_interface.sv" 310 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670641122336 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 vga_interface.sv(311) " "Verilog HDL Expression warning at vga_interface.sv(311): truncated literal to match 4 bits" {  } { { "jsv/synthesis/submodules/vga_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/vga_interface.sv" 311 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670641122336 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_interface.sv(295) " "Verilog HDL information at vga_interface.sv(295): always construct contains both blocking and non-blocking assignments" {  } { { "jsv/synthesis/submodules/vga_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/vga_interface.sv" 295 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670641122336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/vga_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/vga_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_interface " "Found entity 1: vga_interface" {  } { { "jsv/synthesis/submodules/vga_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/vga_interface.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "jsv/synthesis/submodules/font_rom.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/VGA_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/VGA_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "jsv/synthesis/submodules/VGA_controller.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_usb_rst " "Found entity 1: jsv_usb_rst" {  } { { "jsv/synthesis/submodules/jsv_usb_rst.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_usb_gpx " "Found entity 1: jsv_usb_gpx" {  } { { "jsv/synthesis/submodules/jsv_usb_gpx.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_transition.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_transition.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_transition " "Found entity 1: jsv_transition" {  } { { "jsv/synthesis/submodules/jsv_transition.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_transition.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_timer_0 " "Found entity 1: jsv_timer_0" {  } { { "jsv/synthesis/submodules/jsv_timer_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sysid_qsys_0 " "Found entity 1: jsv_sysid_qsys_0" {  } { { "jsv/synthesis/submodules/jsv_sysid_qsys_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_state.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_state " "Found entity 1: jsv_state" {  } { { "jsv/synthesis/submodules/jsv_state.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_state.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_spi_0 " "Found entity 1: jsv_spi_0" {  } { { "jsv/synthesis/submodules/jsv_spi_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_onchip_memory2_1 " "Found entity 1: jsv_onchip_memory2_1" {  } { { "jsv/synthesis/submodules/jsv_onchip_memory2_1.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/altera_onchip_flash_util.v 7 7 " "Found 7 design units, including 7 entities, in source file jsv/synthesis/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122344 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122344 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_s_address_write_protection_check " "Found entity 3: altera_onchip_flash_s_address_write_protection_check" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_util.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122344 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_a_address_write_protection_check " "Found entity 4: altera_onchip_flash_a_address_write_protection_check" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_util.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122344 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_convert_address " "Found entity 5: altera_onchip_flash_convert_address" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_util.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122344 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_onchip_flash_convert_sector " "Found entity 6: altera_onchip_flash_convert_sector" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_util.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122344 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_onchip_flash_counter " "Found entity 7: altera_onchip_flash_counter" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_util.v" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "jsv/synthesis/submodules/altera_onchip_flash.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_csr_controller " "Found entity 1: altera_onchip_flash_avmm_csr_controller" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "jsv/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_nios2_gen2_0 " "Found entity 1: jsv_nios2_gen2_0" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: jsv_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: jsv_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122636 ""} { "Info" "ISGN_ENTITY_NAME" "2 jsv_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: jsv_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122636 ""} { "Info" "ISGN_ENTITY_NAME" "3 jsv_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: jsv_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122636 ""} { "Info" "ISGN_ENTITY_NAME" "4 jsv_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: jsv_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122636 ""} { "Info" "ISGN_ENTITY_NAME" "5 jsv_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: jsv_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122636 ""} { "Info" "ISGN_ENTITY_NAME" "6 jsv_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: jsv_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122636 ""} { "Info" "ISGN_ENTITY_NAME" "7 jsv_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: jsv_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122636 ""} { "Info" "ISGN_ENTITY_NAME" "8 jsv_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: jsv_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122636 ""} { "Info" "ISGN_ENTITY_NAME" "9 jsv_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: jsv_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122636 ""} { "Info" "ISGN_ENTITY_NAME" "10 jsv_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: jsv_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122636 ""} { "Info" "ISGN_ENTITY_NAME" "11 jsv_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: jsv_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122636 ""} { "Info" "ISGN_ENTITY_NAME" "12 jsv_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: jsv_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122636 ""} { "Info" "ISGN_ENTITY_NAME" "13 jsv_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: jsv_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122636 ""} { "Info" "ISGN_ENTITY_NAME" "14 jsv_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: jsv_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122636 ""} { "Info" "ISGN_ENTITY_NAME" "15 jsv_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: jsv_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122636 ""} { "Info" "ISGN_ENTITY_NAME" "16 jsv_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: jsv_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122636 ""} { "Info" "ISGN_ENTITY_NAME" "17 jsv_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: jsv_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122636 ""} { "Info" "ISGN_ENTITY_NAME" "18 jsv_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: jsv_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122636 ""} { "Info" "ISGN_ENTITY_NAME" "19 jsv_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: jsv_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122636 ""} { "Info" "ISGN_ENTITY_NAME" "20 jsv_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: jsv_nios2_gen2_0_cpu_nios2_oci" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122636 ""} { "Info" "ISGN_ENTITY_NAME" "21 jsv_nios2_gen2_0_cpu " "Found entity 21: jsv_nios2_gen2_0_cpu" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: jsv_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_nios2_gen2_0_cpu_test_bench " "Found entity 1: jsv_nios2_gen2_0_cpu_test_bench" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: jsv_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_leds_pio " "Found entity 1: jsv_leds_pio" {  } { { "jsv/synthesis/submodules/jsv_leds_pio.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_keycode " "Found entity 1: jsv_keycode" {  } { { "jsv/synthesis/submodules/jsv_keycode.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_key.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_key " "Found entity 1: jsv_key" {  } { { "jsv/synthesis/submodules/jsv_key.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file jsv/synthesis/submodules/jsv_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_jtag_uart_0_sim_scfifo_w " "Found entity 1: jsv_jtag_uart_0_sim_scfifo_w" {  } { { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122641 ""} { "Info" "ISGN_ENTITY_NAME" "2 jsv_jtag_uart_0_scfifo_w " "Found entity 2: jsv_jtag_uart_0_scfifo_w" {  } { { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122641 ""} { "Info" "ISGN_ENTITY_NAME" "3 jsv_jtag_uart_0_sim_scfifo_r " "Found entity 3: jsv_jtag_uart_0_sim_scfifo_r" {  } { { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122641 ""} { "Info" "ISGN_ENTITY_NAME" "4 jsv_jtag_uart_0_scfifo_r " "Found entity 4: jsv_jtag_uart_0_scfifo_r" {  } { { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122641 ""} { "Info" "ISGN_ENTITY_NAME" "5 jsv_jtag_uart_0 " "Found entity 5: jsv_jtag_uart_0" {  } { { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_imag_val.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_imag_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_imag_val " "Found entity 1: jsv_imag_val" {  } { { "jsv/synthesis/submodules/jsv_imag_val.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_imag_val.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_hex_digits_pio " "Found entity 1: jsv_hex_digits_pio" {  } { { "jsv/synthesis/submodules/jsv_hex_digits_pio.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv/synthesis/submodules/jsv_color.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_color.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_color " "Found entity 1: jsv_color" {  } { { "jsv/synthesis/submodules/jsv_color.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_color.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iteration_calc.sv 1 1 " "Found 1 design units, including 1 entities, in source file iteration_calc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iteration_calc " "Found entity 1: iteration_calc" {  } { { "iteration_calc.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/iteration_calc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "naturallog.sv 1 1 " "Found 1 design units, including 1 entities, in source file naturallog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 naturallog " "Found entity 1: naturallog" {  } { { "naturallog.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/naturallog.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122645 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670641122645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HexDriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file HexDriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/jsv_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/jsv_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram " "Found entity 1: jsv_sdram" {  } { { "jsv_sdram/synthesis/jsv_sdram.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/jsv_sdram.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "jsv_sdram/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "jsv_sdram/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_mm_interconnect_0 " "Found entity 1: jsv_sdram_mm_interconnect_0" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: jsv_sdram_mm_interconnect_0_avalon_st_adapter_001" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: jsv_sdram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_mm_interconnect_0_avalon_st_adapter " "Found entity 1: jsv_sdram_mm_interconnect_0_avalon_st_adapter" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: jsv_sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "jsv_sdram/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "jsv_sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "jsv_sdram/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "jsv_sdram/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "jsv_sdram/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "jsv_sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_mm_interconnect_0_rsp_mux " "Found entity 1: jsv_sdram_mm_interconnect_0_rsp_mux" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file jsv_sdram/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "jsv_sdram/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122661 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "jsv_sdram/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_mm_interconnect_0_rsp_demux " "Found entity 1: jsv_sdram_mm_interconnect_0_rsp_demux" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_mm_interconnect_0_cmd_mux " "Found entity 1: jsv_sdram_mm_interconnect_0_cmd_mux" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_mm_interconnect_0_cmd_demux " "Found entity 1: jsv_sdram_mm_interconnect_0_cmd_demux" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel jsv_sdram_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at jsv_sdram_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670641122663 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel jsv_sdram_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at jsv_sdram_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670641122663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_mm_interconnect_0_router_002_default_decode " "Found entity 1: jsv_sdram_mm_interconnect_0_router_002_default_decode" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122663 ""} { "Info" "ISGN_ENTITY_NAME" "2 jsv_sdram_mm_interconnect_0_router_002 " "Found entity 2: jsv_sdram_mm_interconnect_0_router_002" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122663 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel jsv_sdram_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at jsv_sdram_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670641122663 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel jsv_sdram_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at jsv_sdram_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670641122663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_mm_interconnect_0_router_001_default_decode " "Found entity 1: jsv_sdram_mm_interconnect_0_router_001_default_decode" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122664 ""} { "Info" "ISGN_ENTITY_NAME" "2 jsv_sdram_mm_interconnect_0_router_001 " "Found entity 2: jsv_sdram_mm_interconnect_0_router_001" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122664 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel jsv_sdram_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at jsv_sdram_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670641122664 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel jsv_sdram_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at jsv_sdram_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670641122664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_mm_interconnect_0_router_default_decode " "Found entity 1: jsv_sdram_mm_interconnect_0_router_default_decode" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122665 ""} { "Info" "ISGN_ENTITY_NAME" "2 jsv_sdram_mm_interconnect_0_router " "Found entity 2: jsv_sdram_mm_interconnect_0_router" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "jsv_sdram/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "jsv_sdram/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "jsv_sdram/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "jsv_sdram/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "jsv_sdram/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_sdram_pll_dffpipe_l2c " "Found entity 1: jsv_sdram_sdram_pll_dffpipe_l2c" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122671 ""} { "Info" "ISGN_ENTITY_NAME" "2 jsv_sdram_sdram_pll_stdsync_sv6 " "Found entity 2: jsv_sdram_sdram_pll_stdsync_sv6" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122671 ""} { "Info" "ISGN_ENTITY_NAME" "3 jsv_sdram_sdram_pll_altpll_vg92 " "Found entity 3: jsv_sdram_sdram_pll_altpll_vg92" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122671 ""} { "Info" "ISGN_ENTITY_NAME" "4 jsv_sdram_sdram_pll " "Found entity 4: jsv_sdram_sdram_pll" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_bridge_0.v 1 1 " "Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_bridge_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_bridge_0 " "Found entity 1: jsv_sdram_bridge_0" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_bridge_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_bridge_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsv_sdram_bitmap_sdram_input_efifo_module " "Found entity 1: jsv_sdram_bitmap_sdram_input_efifo_module" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122673 ""} { "Info" "ISGN_ENTITY_NAME" "2 jsv_sdram_bitmap_sdram " "Found entity 2: jsv_sdram_bitmap_sdram" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122673 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fractal_calc.sv(36) " "Verilog HDL information at fractal_calc.sv(36): always construct contains both blocking and non-blocking assignments" {  } { { "fractal_calc.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/fractal_calc.sv" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670641122674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fractal_calc.sv 1 1 " "Found 1 design units, including 1 entities, in source file fractal_calc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fractal_calc " "Found entity 1: fractal_calc" {  } { { "fractal_calc.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/fractal_calc.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "visualizer_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file visualizer_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 visualizer_top " "Found entity 1: visualizer_top" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ISM.sv 1 1 " "Found 1 design units, including 1 entities, in source file ISM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISM " "Found entity 1: ISM" {  } { { "ISM.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/ISM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122675 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_interface.sv(193) " "Verilog HDL information at vga_interface.sv(193): always construct contains both blocking and non-blocking assignments" {  } { { "vga_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/vga_interface.sv" 193 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670641122675 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 vga_interface.sv(309) " "Verilog HDL Expression warning at vga_interface.sv(309): truncated literal to match 4 bits" {  } { { "vga_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/vga_interface.sv" 309 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670641122676 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 vga_interface.sv(310) " "Verilog HDL Expression warning at vga_interface.sv(310): truncated literal to match 4 bits" {  } { { "vga_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/vga_interface.sv" 310 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670641122676 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 vga_interface.sv(311) " "Verilog HDL Expression warning at vga_interface.sv(311): truncated literal to match 4 bits" {  } { { "vga_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/vga_interface.sv" 311 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670641122676 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_interface.sv(295) " "Verilog HDL information at vga_interface.sv(295): always construct contains both blocking and non-blocking assignments" {  } { { "vga_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/vga_interface.sv" 295 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670641122676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_interface " "Found entity 1: vga_interface" {  } { { "vga_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/vga_interface.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocm.v 1 1 " "Found 1 design units, including 1 entities, in source file ocm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ocm " "Found entity 1: ocm" {  } { { "ocm.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/ocm.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absolute_val.sv 1 1 " "Found 1 design units, including 1 entities, in source file absolute_val.sv" { { "Info" "ISGN_ENTITY_NAME" "1 absolute_val " "Found entity 1: absolute_val" {  } { { "absolute_val.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/absolute_val.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641122677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641122677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RAM_OUT vga_interface.sv(99) " "Verilog HDL Implicit Net warning at vga_interface.sv(99): created implicit net for \"RAM_OUT\"" {  } { { "jsv/synthesis/submodules/vga_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/vga_interface.sv" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641122677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "z_imag_abs iteration_calc.sv(34) " "Verilog HDL Implicit Net warning at iteration_calc.sv(34): created implicit net for \"z_imag_abs\"" {  } { { "iteration_calc.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/iteration_calc.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641122677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset_n visualizer_top.sv(98) " "Verilog HDL Implicit Net warning at visualizer_top.sv(98): created implicit net for \"Reset_n\"" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641122677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RAM_OUT vga_interface.sv(99) " "Verilog HDL Implicit Net warning at vga_interface.sv(99): created implicit net for \"RAM_OUT\"" {  } { { "vga_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/vga_interface.sv" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641122678 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "jsv_spi_0.v(402) " "Verilog HDL or VHDL warning at jsv_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "jsv/synthesis/submodules/jsv_spi_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670641122693 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "jsv_sdram_bitmap_sdram.v(318) " "Verilog HDL or VHDL warning at jsv_sdram_bitmap_sdram.v(318): conditional expression evaluates to a constant" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670641122721 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "jsv_sdram_bitmap_sdram.v(328) " "Verilog HDL or VHDL warning at jsv_sdram_bitmap_sdram.v(328): conditional expression evaluates to a constant" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670641122721 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "jsv_sdram_bitmap_sdram.v(338) " "Verilog HDL or VHDL warning at jsv_sdram_bitmap_sdram.v(338): conditional expression evaluates to a constant" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670641122721 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "jsv_sdram_bitmap_sdram.v(682) " "Verilog HDL or VHDL warning at jsv_sdram_bitmap_sdram.v(682): conditional expression evaluates to a constant" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670641122723 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "visualizer_top " "Elaborating entity \"visualizer_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670641122793 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 visualizer_top.sv(18) " "Output port \"HEX2\" at visualizer_top.sv(18) has no driver" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670641122795 "|visualizer_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 visualizer_top.sv(21) " "Output port \"HEX5\" at visualizer_top.sv(21) has no driver" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670641122795 "|visualizer_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "visualizer_top.sv" "hex_driver4" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641122801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv jsv:main " "Elaborating entity \"jsv\" for hierarchy \"jsv:main\"" {  } { { "visualizer_top.sv" "main" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641122805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_color jsv:main\|jsv_color:color " "Elaborating entity \"jsv_color\" for hierarchy \"jsv:main\|jsv_color:color\"" {  } { { "jsv/synthesis/jsv.v" "color" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641122845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_hex_digits_pio jsv:main\|jsv_hex_digits_pio:hex_digits_pio " "Elaborating entity \"jsv_hex_digits_pio\" for hierarchy \"jsv:main\|jsv_hex_digits_pio:hex_digits_pio\"" {  } { { "jsv/synthesis/jsv.v" "hex_digits_pio" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641122848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_imag_val jsv:main\|jsv_imag_val:imag_val " "Elaborating entity \"jsv_imag_val\" for hierarchy \"jsv:main\|jsv_imag_val:imag_val\"" {  } { { "jsv/synthesis/jsv.v" "imag_val" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641122852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_jtag_uart_0 jsv:main\|jsv_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"jsv_jtag_uart_0\" for hierarchy \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\"" {  } { { "jsv/synthesis/jsv.v" "jtag_uart_0" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641122856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_jtag_uart_0_scfifo_w jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w " "Elaborating entity \"jsv_jtag_uart_0_scfifo_w\" for hierarchy \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\"" {  } { { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "the_jsv_jtag_uart_0_scfifo_w" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641122862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "wfifo" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641123001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641123004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641123004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641123004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641123004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641123004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641123004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641123004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641123004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641123004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641123004 ""}  } { { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670641123004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641123033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641123033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641123034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641123037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641123037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641123038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641123041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641123041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641123042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641123069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641123069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641123070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641123098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641123098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641123099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641123132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641123132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_w:the_jsv_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641123133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_jtag_uart_0_scfifo_r jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_r:the_jsv_jtag_uart_0_scfifo_r " "Elaborating entity \"jsv_jtag_uart_0_scfifo_r\" for hierarchy \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|jsv_jtag_uart_0_scfifo_r:the_jsv_jtag_uart_0_scfifo_r\"" {  } { { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "the_jsv_jtag_uart_0_scfifo_r" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641123137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jsv_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jsv_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "jsv_jtag_uart_0_alt_jtag_atlantic" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641123360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jsv_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jsv_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641123377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jsv_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jsv_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641123377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641123377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641123377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641123377 ""}  } { { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670641123377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jsv_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jsv_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641123785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jsv_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"jsv:main\|jsv_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jsv_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641123913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_key jsv:main\|jsv_key:key " "Elaborating entity \"jsv_key\" for hierarchy \"jsv:main\|jsv_key:key\"" {  } { { "jsv/synthesis/jsv.v" "key" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641123953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_keycode jsv:main\|jsv_keycode:keycode " "Elaborating entity \"jsv_keycode\" for hierarchy \"jsv:main\|jsv_keycode:keycode\"" {  } { { "jsv/synthesis/jsv.v" "keycode" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641123957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_leds_pio jsv:main\|jsv_leds_pio:leds_pio " "Elaborating entity \"jsv_leds_pio\" for hierarchy \"jsv:main\|jsv_leds_pio:leds_pio\"" {  } { { "jsv/synthesis/jsv.v" "leds_pio" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641123960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0 jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"jsv_nios2_gen2_0\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\"" {  } { { "jsv/synthesis/jsv.v" "nios2_gen2_0" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641123963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu " "Elaborating entity \"jsv_nios2_gen2_0_cpu\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0.v" "cpu" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641123969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_test_bench jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_test_bench:the_jsv_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"jsv_nios2_gen2_0_cpu_test_bench\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_test_bench:the_jsv_nios2_gen2_0_cpu_test_bench\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_test_bench" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_register_bank_a_module jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_register_bank_a_module:jsv_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"jsv_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_register_bank_a_module:jsv_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "jsv_nios2_gen2_0_cpu_register_bank_a" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_register_bank_a_module:jsv_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_register_bank_a_module:jsv_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_register_bank_a_module:jsv_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_register_bank_a_module:jsv_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_register_bank_a_module:jsv_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_register_bank_a_module:jsv_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124081 ""}  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670641124081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641124110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641124110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_register_bank_a_module:jsv_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_register_bank_a_module:jsv_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_register_bank_b_module jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_register_bank_b_module:jsv_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"jsv_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_register_bank_b_module:jsv_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "jsv_nios2_gen2_0_cpu_register_bank_b" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_oci" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci_debug jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_debug:the_jsv_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_debug:the_jsv_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_debug:the_jsv_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_debug:the_jsv_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_debug:the_jsv_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_debug:the_jsv_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_debug:the_jsv_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_debug:the_jsv_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124166 ""}  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670641124166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci_break jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_break:the_jsv_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_break:the_jsv_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci_xbrk jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_xbrk:the_jsv_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_xbrk:the_jsv_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci_dbrk jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_dbrk:the_jsv_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_dbrk:the_jsv_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci_itrace jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_itrace:the_jsv_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_itrace:the_jsv_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci_dtrace jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_dtrace:the_jsv_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_dtrace:the_jsv_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci_td_mode jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_dtrace:the_jsv_nios2_gen2_0_cpu_nios2_oci_dtrace\|jsv_nios2_gen2_0_cpu_nios2_oci_td_mode:jsv_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_dtrace:the_jsv_nios2_gen2_0_cpu_nios2_oci_dtrace\|jsv_nios2_gen2_0_cpu_nios2_oci_td_mode:jsv_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "jsv_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci_fifo jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_fifo:the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_fifo:the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_fifo:the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo\|jsv_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_jsv_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_fifo:the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo\|jsv_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_jsv_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_fifo:the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo\|jsv_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_fifo:the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo\|jsv_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_fifo:the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo\|jsv_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_fifo:the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo\|jsv_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci_pib jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_pib:the_jsv_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_pib:the_jsv_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_oci_im jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_im:the_jsv_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_im:the_jsv_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_avalon_reg jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_avalon_reg:the_jsv_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_avalon_reg:the_jsv_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_nios2_ocimem jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_ocimem:the_jsv_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"jsv_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_ocimem:the_jsv_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_ociram_sp_ram_module jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_ocimem:the_jsv_nios2_gen2_0_cpu_nios2_ocimem\|jsv_nios2_gen2_0_cpu_ociram_sp_ram_module:jsv_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"jsv_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_ocimem:the_jsv_nios2_gen2_0_cpu_nios2_ocimem\|jsv_nios2_gen2_0_cpu_ociram_sp_ram_module:jsv_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "jsv_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_ocimem:the_jsv_nios2_gen2_0_cpu_nios2_ocimem\|jsv_nios2_gen2_0_cpu_ociram_sp_ram_module:jsv_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_ocimem:the_jsv_nios2_gen2_0_cpu_nios2_ocimem\|jsv_nios2_gen2_0_cpu_ociram_sp_ram_module:jsv_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_ocimem:the_jsv_nios2_gen2_0_cpu_nios2_ocimem\|jsv_nios2_gen2_0_cpu_ociram_sp_ram_module:jsv_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_ocimem:the_jsv_nios2_gen2_0_cpu_nios2_ocimem\|jsv_nios2_gen2_0_cpu_ociram_sp_ram_module:jsv_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_ocimem:the_jsv_nios2_gen2_0_cpu_nios2_ocimem\|jsv_nios2_gen2_0_cpu_ociram_sp_ram_module:jsv_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_ocimem:the_jsv_nios2_gen2_0_cpu_nios2_ocimem\|jsv_nios2_gen2_0_cpu_ociram_sp_ram_module:jsv_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124354 ""}  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670641124354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641124383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641124383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_ocimem:the_jsv_nios2_gen2_0_cpu_nios2_ocimem\|jsv_nios2_gen2_0_cpu_ociram_sp_ram_module:jsv_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_ocimem:the_jsv_nios2_gen2_0_cpu_nios2_ocimem\|jsv_nios2_gen2_0_cpu_ociram_sp_ram_module:jsv_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_debug_slave_wrapper jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"jsv_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_debug_slave_tck jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|jsv_nios2_gen2_0_cpu_debug_slave_tck:the_jsv_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"jsv_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|jsv_nios2_gen2_0_cpu_debug_slave_tck:the_jsv_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_jsv_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_nios2_gen2_0_cpu_debug_slave_sysclk jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|jsv_nios2_gen2_0_cpu_debug_slave_sysclk:the_jsv_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"jsv_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|jsv_nios2_gen2_0_cpu_debug_slave_sysclk:the_jsv_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_jsv_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" "jsv_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124466 ""}  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670641124466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124467 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_debug_slave_wrapper:the_jsv_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:jsv_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash jsv:main\|altera_onchip_flash:onchip_flash_0 " "Elaborating entity \"altera_onchip_flash\" for hierarchy \"jsv:main\|altera_onchip_flash:onchip_flash_0\"" {  } { { "jsv/synthesis/jsv.v" "onchip_flash_0" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_csr_controller jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller " "Elaborating entity \"altera_onchip_flash_avmm_csr_controller\" for hierarchy \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller\"" {  } { { "jsv/synthesis/submodules/altera_onchip_flash.v" "avmm_csr_controller" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_data_controller jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller " "Elaborating entity \"altera_onchip_flash_avmm_data_controller\" for hierarchy \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\"" {  } { { "jsv/synthesis/submodules/altera_onchip_flash.v" "avmm_data_controller" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124492 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_count altera_onchip_flash_avmm_data_controller.v(220) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(220): object \"read_count\" assigned a value but never read" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670641124494 "|visualizer_top|jsv:main|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "stdsync_busy" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborated megafunction instantiation \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Instantiated megafunction \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124540 ""}  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670641124540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "ufm_data_shiftreg" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborated megafunction instantiation \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Instantiated megafunction \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641124549 ""}  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670641124549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_address_range_check jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker " "Elaborating entity \"altera_onchip_flash_address_range_check\" for hierarchy \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker\"" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_range_checker" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_address jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor " "Elaborating entity \"altera_onchip_flash_convert_address\" for hierarchy \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor\"" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_convertor" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_a_address_write_protection_check jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_a_address_write_protection_check\" for hierarchy \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker\"" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "access_address_write_protection_checker" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_s_address_write_protection_check jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_s_address_write_protection_check\" for hierarchy \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker\"" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_address_write_protection_checker" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_sector jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor " "Elaborating entity \"altera_onchip_flash_convert_sector\" for hierarchy \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor\"" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_convertor" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_block jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block " "Elaborating entity \"altera_onchip_flash_block\" for hierarchy \"jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\"" {  } { { "jsv/synthesis/submodules/altera_onchip_flash.v" "altera_onchip_flash_block" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641124599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_onchip_memory2_1 jsv:main\|jsv_onchip_memory2_1:onchip_memory2_1 " "Elaborating entity \"jsv_onchip_memory2_1\" for hierarchy \"jsv:main\|jsv_onchip_memory2_1:onchip_memory2_1\"" {  } { { "jsv/synthesis/jsv.v" "onchip_memory2_1" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641125258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram jsv:main\|jsv_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"jsv:main\|jsv_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "jsv/synthesis/submodules/jsv_onchip_memory2_1.v" "the_altsyncram" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_onchip_memory2_1.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641125263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jsv:main\|jsv_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"jsv:main\|jsv_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "jsv/synthesis/submodules/jsv_onchip_memory2_1.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_onchip_memory2_1.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641125269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jsv:main\|jsv_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"jsv:main\|jsv_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125269 ""}  } { { "jsv/synthesis/submodules/jsv_onchip_memory2_1.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_onchip_memory2_1.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670641125269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hgc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hgc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hgc1 " "Found entity 1: altsyncram_hgc1" {  } { { "db/altsyncram_hgc1.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/altsyncram_hgc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641125298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641125298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hgc1 jsv:main\|jsv_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_hgc1:auto_generated " "Elaborating entity \"altsyncram_hgc1\" for hierarchy \"jsv:main\|jsv_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_hgc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641125298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_spi_0 jsv:main\|jsv_spi_0:spi_0 " "Elaborating entity \"jsv_spi_0\" for hierarchy \"jsv:main\|jsv_spi_0:spi_0\"" {  } { { "jsv/synthesis/jsv.v" "spi_0" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641125310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_state jsv:main\|jsv_state:state " "Elaborating entity \"jsv_state\" for hierarchy \"jsv:main\|jsv_state:state\"" {  } { { "jsv/synthesis/jsv.v" "state" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641125327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_sysid_qsys_0 jsv:main\|jsv_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"jsv_sysid_qsys_0\" for hierarchy \"jsv:main\|jsv_sysid_qsys_0:sysid_qsys_0\"" {  } { { "jsv/synthesis/jsv.v" "sysid_qsys_0" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641125331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_timer_0 jsv:main\|jsv_timer_0:timer_0 " "Elaborating entity \"jsv_timer_0\" for hierarchy \"jsv:main\|jsv_timer_0:timer_0\"" {  } { { "jsv/synthesis/jsv.v" "timer_0" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641125333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_transition jsv:main\|jsv_transition:transition " "Elaborating entity \"jsv_transition\" for hierarchy \"jsv:main\|jsv_transition:transition\"" {  } { { "jsv/synthesis/jsv.v" "transition" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641125350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_usb_gpx jsv:main\|jsv_usb_gpx:usb_gpx " "Elaborating entity \"jsv_usb_gpx\" for hierarchy \"jsv:main\|jsv_usb_gpx:usb_gpx\"" {  } { { "jsv/synthesis/jsv.v" "usb_gpx" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641125353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_usb_rst jsv:main\|jsv_usb_rst:usb_rst " "Elaborating entity \"jsv_usb_rst\" for hierarchy \"jsv:main\|jsv_usb_rst:usb_rst\"" {  } { { "jsv/synthesis/jsv.v" "usb_rst" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641125357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_interface jsv:main\|vga_interface:vga_interface_0 " "Elaborating entity \"vga_interface\" for hierarchy \"jsv:main\|vga_interface:vga_interface_0\"" {  } { { "jsv/synthesis/jsv.v" "vga_interface_0" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641125360 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 vga_interface.sv(130) " "Verilog HDL assignment warning at vga_interface.sv(130): truncated value with size 32 to match size of target (23)" {  } { { "jsv/synthesis/submodules/vga_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/vga_interface.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670641125370 "|visualizer_top|jsv:main|vga_interface:vga_interface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 vga_interface.sv(132) " "Verilog HDL assignment warning at vga_interface.sv(132): truncated value with size 32 to match size of target (23)" {  } { { "jsv/synthesis/submodules/vga_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/vga_interface.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670641125370 "|visualizer_top|jsv:main|vga_interface:vga_interface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_interface.sv(195) " "Verilog HDL assignment warning at vga_interface.sv(195): truncated value with size 32 to match size of target (10)" {  } { { "jsv/synthesis/submodules/vga_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/vga_interface.sv" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670641125370 "|visualizer_top|jsv:main|vga_interface:vga_interface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 vga_interface.sv(197) " "Verilog HDL assignment warning at vga_interface.sv(197): truncated value with size 32 to match size of target (2)" {  } { { "jsv/synthesis/submodules/vga_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/vga_interface.sv" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670641125370 "|visualizer_top|jsv:main|vga_interface:vga_interface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vga_interface.sv(230) " "Verilog HDL assignment warning at vga_interface.sv(230): truncated value with size 32 to match size of target (3)" {  } { { "jsv/synthesis/submodules/vga_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/vga_interface.sv" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670641125371 "|visualizer_top|jsv:main|vga_interface:vga_interface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_interface.sv(231) " "Verilog HDL assignment warning at vga_interface.sv(231): truncated value with size 32 to match size of target (4)" {  } { { "jsv/synthesis/submodules/vga_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/vga_interface.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670641125371 "|visualizer_top|jsv:main|vga_interface:vga_interface_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AVL_READDATA vga_interface.sv(42) " "Output port \"AVL_READDATA\" at vga_interface.sv(42) has no driver" {  } { { "jsv/synthesis/submodules/vga_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/vga_interface.sv" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670641125374 "|visualizer_top|jsv:main|vga_interface:vga_interface_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller jsv:main\|vga_interface:vga_interface_0\|vga_controller:vga_0 " "Elaborating entity \"vga_controller\" for hierarchy \"jsv:main\|vga_interface:vga_interface_0\|vga_controller:vga_0\"" {  } { { "jsv/synthesis/submodules/vga_interface.sv" "vga_0" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/vga_interface.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641125381 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "jsv/synthesis/submodules/VGA_controller.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670641125382 "|visualizer_top|jsv:main|vga_interface:vga_interface_0|vga_controller:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(82) " "Verilog HDL assignment warning at VGA_controller.sv(82): truncated value with size 32 to match size of target (10)" {  } { { "jsv/synthesis/submodules/VGA_controller.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/VGA_controller.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670641125382 "|visualizer_top|jsv:main|vga_interface:vga_interface_0|vga_controller:vga_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom jsv:main\|vga_interface:vga_interface_0\|font_rom:characters " "Elaborating entity \"font_rom\" for hierarchy \"jsv:main\|vga_interface:vga_interface_0\|font_rom:characters\"" {  } { { "jsv/synthesis/submodules/vga_interface.sv" "characters" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/vga_interface.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641125385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ocm jsv:main\|vga_interface:vga_interface_0\|ocm:memory " "Elaborating entity \"ocm\" for hierarchy \"jsv:main\|vga_interface:vga_interface_0\|ocm:memory\"" {  } { { "jsv/synthesis/submodules/vga_interface.sv" "memory" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/vga_interface.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641125441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram jsv:main\|vga_interface:vga_interface_0\|ocm:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"jsv:main\|vga_interface:vga_interface_0\|ocm:memory\|altsyncram:altsyncram_component\"" {  } { { "ocm.v" "altsyncram_component" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/ocm.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641125448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jsv:main\|vga_interface:vga_interface_0\|ocm:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"jsv:main\|vga_interface:vga_interface_0\|ocm:memory\|altsyncram:altsyncram_component\"" {  } { { "ocm.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/ocm.v" 110 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641125455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jsv:main\|vga_interface:vga_interface_0\|ocm:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"jsv:main\|vga_interface:vga_interface_0\|ocm:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641125455 ""}  } { { "ocm.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/ocm.v" 110 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670641125455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ip2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ip2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ip2 " "Found entity 1: altsyncram_7ip2" {  } { { "db/altsyncram_7ip2.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/altsyncram_7ip2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641125485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641125485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ip2 jsv:main\|vga_interface:vga_interface_0\|ocm:memory\|altsyncram:altsyncram_component\|altsyncram_7ip2:auto_generated " "Elaborating entity \"altsyncram_7ip2\" for hierarchy \"jsv:main\|vga_interface:vga_interface_0\|ocm:memory\|altsyncram:altsyncram_component\|altsyncram_7ip2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641125486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_mm_interconnect_0 jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"jsv_mm_interconnect_0\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\"" {  } { { "jsv/synthesis/jsv.v" "mm_interconnect_0" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641125501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 1693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 1753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_interface_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_interface_0_avalon_slave_0_translator\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "vga_interface_0_avalon_slave_0_translator" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 1881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_data_translator\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "onchip_flash_0_data_translator" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 2073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 2137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "key_s1_translator" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 2201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "timer_0_s1_translator" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 2649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_1_s1_translator\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "onchip_memory2_1_s1_translator" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 3097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 3259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 3343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "jsv/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 3384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_data_agent\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "onchip_flash_0_data_agent" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 3843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_mm_interconnect_0_router jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_router:router " "Elaborating entity \"jsv_mm_interconnect_0_router\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_router:router\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "router" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 5900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_mm_interconnect_0_router_default_decode jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_router:router\|jsv_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"jsv_mm_interconnect_0_router_default_decode\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_router:router\|jsv_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_mm_interconnect_0_router_002 jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"jsv_mm_interconnect_0_router_002\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_router_002:router_002\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "router_002" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 5932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_mm_interconnect_0_router_002_default_decode jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_router_002:router_002\|jsv_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"jsv_mm_interconnect_0_router_002_default_decode\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_router_002:router_002\|jsv_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_mm_interconnect_0_cmd_demux jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"jsv_mm_interconnect_0_cmd_demux\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "cmd_demux" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 6389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_mm_interconnect_0_cmd_mux jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"jsv_mm_interconnect_0_cmd_mux\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "cmd_mux" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 6549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "jsv/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_mm_interconnect_0_rsp_demux jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"jsv_mm_interconnect_0_rsp_demux\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "rsp_demux" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 7032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_mm_interconnect_0_rsp_mux jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"jsv_mm_interconnect_0_rsp_mux\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "rsp_mux" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 7629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_rsp_mux.sv" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "jsv/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_mm_interconnect_0_avalon_st_adapter jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"jsv_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v" 7795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_mm_interconnect_0_avalon_st_adapter_error_adapter_0 jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|jsv_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"jsv_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"jsv:main\|jsv_mm_interconnect_0:mm_interconnect_0\|jsv_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|jsv_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "jsv/synthesis/submodules/jsv_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_irq_mapper jsv:main\|jsv_irq_mapper:irq_mapper " "Elaborating entity \"jsv_irq_mapper\" for hierarchy \"jsv:main\|jsv_irq_mapper:irq_mapper\"" {  } { { "jsv/synthesis/jsv.v" "irq_mapper" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller jsv:main\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"jsv:main\|altera_reset_controller:rst_controller\"" {  } { { "jsv/synthesis/jsv.v" "rst_controller" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer jsv:main\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"jsv:main\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "jsv/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer jsv:main\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"jsv:main\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "jsv/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_sdram jsv_sdram:sdram " "Elaborating entity \"jsv_sdram\" for hierarchy \"jsv_sdram:sdram\"" {  } { { "visualizer_top.sv" "sdram" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_sdram_bitmap_sdram jsv_sdram:sdram\|jsv_sdram_bitmap_sdram:bitmap_sdram " "Elaborating entity \"jsv_sdram_bitmap_sdram\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_bitmap_sdram:bitmap_sdram\"" {  } { { "jsv_sdram/synthesis/jsv_sdram.v" "bitmap_sdram" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/jsv_sdram.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_sdram_bitmap_sdram_input_efifo_module jsv_sdram:sdram\|jsv_sdram_bitmap_sdram:bitmap_sdram\|jsv_sdram_bitmap_sdram_input_efifo_module:the_jsv_sdram_bitmap_sdram_input_efifo_module " "Elaborating entity \"jsv_sdram_bitmap_sdram_input_efifo_module\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_bitmap_sdram:bitmap_sdram\|jsv_sdram_bitmap_sdram_input_efifo_module:the_jsv_sdram_bitmap_sdram_input_efifo_module\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" "the_jsv_sdram_bitmap_sdram_input_efifo_module" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_sdram_bridge_0 jsv_sdram:sdram\|jsv_sdram_bridge_0:bridge_0 " "Elaborating entity \"jsv_sdram_bridge_0\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_bridge_0:bridge_0\"" {  } { { "jsv_sdram/synthesis/jsv_sdram.v" "bridge_0" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/jsv_sdram.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_sdram_sdram_pll jsv_sdram:sdram\|jsv_sdram_sdram_pll:sdram_pll " "Elaborating entity \"jsv_sdram_sdram_pll\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_sdram_pll:sdram_pll\"" {  } { { "jsv_sdram/synthesis/jsv_sdram.v" "sdram_pll" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/jsv_sdram.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_sdram_sdram_pll_stdsync_sv6 jsv_sdram:sdram\|jsv_sdram_sdram_pll:sdram_pll\|jsv_sdram_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"jsv_sdram_sdram_pll_stdsync_sv6\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_sdram_pll:sdram_pll\|jsv_sdram_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v" "stdsync2" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_sdram_sdram_pll_dffpipe_l2c jsv_sdram:sdram\|jsv_sdram_sdram_pll:sdram_pll\|jsv_sdram_sdram_pll_stdsync_sv6:stdsync2\|jsv_sdram_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"jsv_sdram_sdram_pll_dffpipe_l2c\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_sdram_pll:sdram_pll\|jsv_sdram_sdram_pll_stdsync_sv6:stdsync2\|jsv_sdram_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v" "dffpipe3" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_sdram_sdram_pll_altpll_vg92 jsv_sdram:sdram\|jsv_sdram_sdram_pll:sdram_pll\|jsv_sdram_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"jsv_sdram_sdram_pll_altpll_vg92\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_sdram_pll:sdram_pll\|jsv_sdram_sdram_pll_altpll_vg92:sd1\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v" "sd1" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_sdram_mm_interconnect_0 jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"jsv_sdram_mm_interconnect_0\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\"" {  } { { "jsv_sdram/synthesis/jsv_sdram.v" "mm_interconnect_0" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/jsv_sdram.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:bridge_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:bridge_0_avalon_master_translator\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" "bridge_0_avalon_master_translator" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bitmap_sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bitmap_sdram_s1_translator\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" "bitmap_sdram_s1_translator" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:bridge_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:bridge_0_avalon_master_agent\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" "bridge_0_avalon_master_agent" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_pll_pll_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_pll_pll_slave_agent\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" "sdram_pll_pll_slave_agent" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_pll_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_pll_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "jsv_sdram/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" "sdram_pll_pll_slave_agent_rsp_fifo" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bitmap_sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bitmap_sdram_s1_agent\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" "bitmap_sdram_s1_agent" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bitmap_sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bitmap_sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "jsv_sdram/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bitmap_sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bitmap_sdram_s1_agent_rsp_fifo\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" "bitmap_sdram_s1_agent_rsp_fifo" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bitmap_sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bitmap_sdram_s1_agent_rdata_fifo\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" "bitmap_sdram_s1_agent_rdata_fifo" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_sdram_mm_interconnect_0_router jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_router:router " "Elaborating entity \"jsv_sdram_mm_interconnect_0_router\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_router:router\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" "router" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" 781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_sdram_mm_interconnect_0_router_default_decode jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_router:router\|jsv_sdram_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"jsv_sdram_mm_interconnect_0_router_default_decode\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_router:router\|jsv_sdram_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_sdram_mm_interconnect_0_router_001 jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"jsv_sdram_mm_interconnect_0_router_001\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_router_001:router_001\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" "router_001" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_sdram_mm_interconnect_0_router_001_default_decode jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_router_001:router_001\|jsv_sdram_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"jsv_sdram_mm_interconnect_0_router_001_default_decode\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_router_001:router_001\|jsv_sdram_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_sdram_mm_interconnect_0_router_002 jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"jsv_sdram_mm_interconnect_0_router_002\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_router_002:router_002\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" "router_002" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_sdram_mm_interconnect_0_router_002_default_decode jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_router_002:router_002\|jsv_sdram_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"jsv_sdram_mm_interconnect_0_router_002_default_decode\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_router_002:router_002\|jsv_sdram_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_sdram_mm_interconnect_0_cmd_demux jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"jsv_sdram_mm_interconnect_0_cmd_demux\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" "cmd_demux" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_sdram_mm_interconnect_0_cmd_mux jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"jsv_sdram_mm_interconnect_0_cmd_mux\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" "cmd_mux" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_sdram_mm_interconnect_0_rsp_demux jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"jsv_sdram_mm_interconnect_0_rsp_demux\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" "rsp_demux" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_sdram_mm_interconnect_0_rsp_mux jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"jsv_sdram_mm_interconnect_0_rsp_mux\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" "rsp_mux" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" 927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "jsv_sdram/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_pll_pll_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_pll_pll_slave_cmd_width_adapter\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" "sdram_pll_pll_slave_cmd_width_adapter" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126962 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "jsv_sdram/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670641126969 "|visualizer_top|jsv_sdram:sdram|jsv_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_pll_pll_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_pll_pll_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_pll_pll_slave_rsp_width_adapter\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" "sdram_pll_pll_slave_rsp_width_adapter" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641126990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" "crosser" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641127007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641127013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "jsv_sdram/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641127027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_sdram_mm_interconnect_0_avalon_st_adapter jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"jsv_sdram_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" 1156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641127035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0 jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|jsv_sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"jsv_sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|jsv_sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641127039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_sdram_mm_interconnect_0_avalon_st_adapter_001 jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"jsv_sdram_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641127042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsv_sdram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|jsv_sdram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"jsv_sdram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|jsv_sdram_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|jsv_sdram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641127044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller jsv_sdram:sdram\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"jsv_sdram:sdram\|altera_reset_controller:rst_controller\"" {  } { { "jsv_sdram/synthesis/jsv_sdram.v" "rst_controller" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/jsv_sdram.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641127047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer jsv_sdram:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"jsv_sdram:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "jsv_sdram/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641127051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer jsv_sdram:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"jsv_sdram:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "jsv_sdram/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641127054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fractal_calc fractal_calc:calc " "Elaborating entity \"fractal_calc\" for hierarchy \"fractal_calc:calc\"" {  } { { "visualizer_top.sv" "calc" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641127059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fractal_calc.sv(66) " "Verilog HDL assignment warning at fractal_calc.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "fractal_calc.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/fractal_calc.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670641127060 "|visualizer_top|fractal_calc:calc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fractal_calc.sv(69) " "Verilog HDL assignment warning at fractal_calc.sv(69): truncated value with size 32 to match size of target (10)" {  } { { "fractal_calc.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/fractal_calc.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670641127060 "|visualizer_top|fractal_calc:calc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iteration_calc fractal_calc:calc\|iteration_calc:iter_pixel " "Elaborating entity \"iteration_calc\" for hierarchy \"fractal_calc:calc\|iteration_calc:iter_pixel\"" {  } { { "fractal_calc.sv" "iter_pixel" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/fractal_calc.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641127069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 iteration_calc.sv(73) " "Verilog HDL assignment warning at iteration_calc.sv(73): truncated value with size 32 to match size of target (8)" {  } { { "iteration_calc.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/iteration_calc.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670641127070 "|visualizer_top|fractal_calc:calc|iteration_calc:iter_pixel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "naturallog fractal_calc:calc\|iteration_calc:iter_pixel\|naturallog:ln_0 " "Elaborating entity \"naturallog\" for hierarchy \"fractal_calc:calc\|iteration_calc:iter_pixel\|naturallog:ln_0\"" {  } { { "iteration_calc.sv" "ln_0" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/iteration_calc.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641127080 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "naturallog.sv(7) " "Verilog HDL Case Statement warning at naturallog.sv(7): can't check case statement for completeness because the case expression has too many possible states" {  } { { "naturallog.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/naturallog.sv" 7 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1670641127081 "|visualizer_top|fractal_calc:calc|iteration_calc:iter_pixel|naturallog:ln_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolute_val fractal_calc:calc\|iteration_calc:iter_pixel\|absolute_val:abs_0 " "Elaborating entity \"absolute_val\" for hierarchy \"fractal_calc:calc\|iteration_calc:iter_pixel\|absolute_val:abs_0\"" {  } { { "iteration_calc.sv" "abs_0" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/iteration_calc.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641127094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISM ISM:state_machine " "Elaborating entity \"ISM\" for hierarchy \"ISM:state_machine\"" {  } { { "visualizer_top.sv" "state_machine" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641127097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_61q.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_61q.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_61q " "Found entity 1: sld_ela_trigger_61q" {  } { { "db/sld_ela_trigger_61q.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/sld_ela_trigger_61q.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641130608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641130608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_JuliaSetVisualizer_auto_signaltap_0_1_bf6d.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_JuliaSetVisualizer_auto_signaltap_0_1_bf6d.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_JuliaSetVisualizer_auto_signaltap_0_1_bf6d " "Found entity 1: sld_reserved_JuliaSetVisualizer_auto_signaltap_0_1_bf6d" {  } { { "db/sld_reserved_JuliaSetVisualizer_auto_signaltap_0_1_bf6d.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/sld_reserved_JuliaSetVisualizer_auto_signaltap_0_1_bf6d.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641130935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641130935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_plk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_plk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_plk " "Found entity 1: cmpr_plk" {  } { { "db/cmpr_plk.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/cmpr_plk.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641131110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641131110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ckk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ckk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ckk " "Found entity 1: cmpr_ckk" {  } { { "db/cmpr_ckk.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/cmpr_ckk.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641131148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641131148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_llk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_llk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_llk " "Found entity 1: cmpr_llk" {  } { { "db/cmpr_llk.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/cmpr_llk.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641131194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641131194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6kk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6kk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6kk " "Found entity 1: cmpr_6kk" {  } { { "db/cmpr_6kk.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/cmpr_6kk.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641131241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641131241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7kk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7kk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7kk " "Found entity 1: cmpr_7kk" {  } { { "db/cmpr_7kk.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/cmpr_7kk.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641131279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641131279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qi14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qi14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qi14 " "Found entity 1: altsyncram_qi14" {  } { { "db/altsyncram_qi14.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/altsyncram_qi14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641133171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641133171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i7c " "Found entity 1: mux_i7c" {  } { { "db/mux_i7c.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/mux_i7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641133294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641133294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641133332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641133332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_psh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_psh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_psh " "Found entity 1: cntr_psh" {  } { { "db/cntr_psh.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/cntr_psh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641133387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641133387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_krb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_krb " "Found entity 1: cmpr_krb" {  } { { "db/cmpr_krb.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/cmpr_krb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641133415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641133415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8hi " "Found entity 1: cntr_8hi" {  } { { "db/cntr_8hi.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/cntr_8hi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641133451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641133451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4rh " "Found entity 1: cntr_4rh" {  } { { "db/cntr_4rh.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/cntr_4rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641133501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641133501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/cmpr_grb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641133527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641133527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641133564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641133564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641133591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641133591 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641133886 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670641134232 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.09.20:58:56 Progress: Loading sld8a68643d/alt_sld_fab_wrapper_hw.tcl " "2022.12.09.20:58:56 Progress: Loading sld8a68643d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641136344 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641137452 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641137524 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641138241 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641138352 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641138470 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641138608 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641138611 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641138611 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670641139297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8a68643d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8a68643d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8a68643d/alt_sld_fab.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/ip/sld8a68643d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641139527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641139527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8a68643d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8a68643d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8a68643d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/ip/sld8a68643d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641139628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641139628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8a68643d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8a68643d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8a68643d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/ip/sld8a68643d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641139629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641139629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8a68643d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8a68643d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8a68643d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/ip/sld8a68643d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641139702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641139702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8a68643d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8a68643d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8a68643d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/ip/sld8a68643d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641139795 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8a68643d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/ip/sld8a68643d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641139795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641139795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8a68643d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8a68643d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8a68643d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/ip/sld8a68643d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641139875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641139875 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bitmap_sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"jsv_sdram:sdram\|jsv_sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bitmap_sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "jsv_sdram/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670641143877 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1670641143877 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "fractal_calc:calc\|iteration_calc:iter_pixel\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fractal_calc:calc\|iteration_calc:iter_pixel\|Mult3\"" {  } { { "iteration_calc.sv" "Mult3" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/iteration_calc.sv" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670641146416 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670641146416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fractal_calc:calc\|iteration_calc:iter_pixel\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"fractal_calc:calc\|iteration_calc:iter_pixel\|lpm_mult:Mult3\"" {  } { { "iteration_calc.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/iteration_calc.sv" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641146446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fractal_calc:calc\|iteration_calc:iter_pixel\|lpm_mult:Mult3 " "Instantiated megafunction \"fractal_calc:calc\|iteration_calc:iter_pixel\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 47 " "Parameter \"LPM_WIDTHA\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641146446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641146446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 61 " "Parameter \"LPM_WIDTHP\" = \"61\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641146446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 61 " "Parameter \"LPM_WIDTHR\" = \"61\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641146446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641146446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641146446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641146446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641146446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670641146446 ""}  } { { "iteration_calc.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/iteration_calc.sv" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670641146446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_krs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_krs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_krs " "Found entity 1: mult_krs" {  } { { "db/mult_krs.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/db/mult_krs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670641146473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641146473 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670641148483 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "64 " "Ignored 64 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "64 " "Ignored 64 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1670641148615 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1670641148615 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670641148629 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670641148629 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670641148629 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670641148629 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670641148629 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1670641148629 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670641148629 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670641148629 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670641148629 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670641148629 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670641148629 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670641148629 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670641148629 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670641148629 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1670641148629 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1670641148629 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1670641148629 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" 356 -1 0 } } { "jsv_sdram/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 352 -1 0 } } { "jsv/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "jsv/synthesis/submodules/jsv_spi_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_spi_0.v" 243 -1 0 } } { "jsv/synthesis/submodules/jsv_spi_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_spi_0.v" 132 -1 0 } } { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "jsv/synthesis/submodules/jsv_jtag_uart_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v" 398 -1 0 } } { "jsv/synthesis/submodules/jsv_spi_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_spi_0.v" 253 -1 0 } } { "jsv/synthesis/submodules/jsv_imag_val.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_imag_val.v" 58 -1 0 } } { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "jsv_sdram/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "jsv/synthesis/submodules/jsv_timer_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_timer_0.v" 181 -1 0 } } { "jsv_sdram/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "jsv/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670641148662 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670641148663 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670641151057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670641151057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670641151057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670641151057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670641151057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670641151057 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670641151057 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670641151057 "|visualizer_top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670641151057 "|visualizer_top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670641151057 "|visualizer_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670641151057 "|visualizer_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670641151057 "|visualizer_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670641151057 "|visualizer_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670641151057 "|visualizer_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670641151057 "|visualizer_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670641151057 "|visualizer_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670641151057 "|visualizer_top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670641151057 "|visualizer_top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670641151057 "|visualizer_top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670641151057 "|visualizer_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670641151057 "|visualizer_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670641151057 "|visualizer_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670641151057 "|visualizer_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670641151057 "|visualizer_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670641151057 "|visualizer_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670641151057 "|visualizer_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670641151057 "|visualizer_top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670641151057 "|visualizer_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670641151057 "|visualizer_top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670641151057 "|visualizer_top|DRAM_BA[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670641151057 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641151324 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "175 " "175 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670641162173 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670641162403 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670641162403 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641163211 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670641168078 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670641168078 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641168206 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670641168593 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670641168593 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670641168593 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670641168593 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670641168593 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670641168593 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670641168593 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670641168593 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670641168593 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670641168593 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670641168593 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670641168593 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670641168593 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670641168593 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670641168593 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670641168593 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670641168593 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670641168593 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670641168593 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670641168593 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670641168593 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670641168593 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670641168593 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670641168593 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1670641168593 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/output_files/JuliaSetVisualizer.map.smsg " "Generated suppressed messages file /home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/output_files/JuliaSetVisualizer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641169039 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 101 317 0 0 216 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 101 of its 317 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 216 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1670641172262 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670641172445 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670641172445 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670641173138 "|visualizer_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670641173138 "|visualizer_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670641173138 "|visualizer_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670641173138 "|visualizer_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670641173138 "|visualizer_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670641173138 "|visualizer_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670641173138 "|visualizer_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670641173138 "|visualizer_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670641173138 "|visualizer_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "visualizer_top.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670641173138 "|visualizer_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670641173138 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10359 " "Implemented 10359 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670641173139 ""} { "Info" "ICUT_CUT_TM_OPINS" "95 " "Implemented 95 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670641173139 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1670641173139 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9888 " "Implemented 9888 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670641173139 ""} { "Info" "ICUT_CUT_TM_RAMS" "318 " "Implemented 318 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670641173139 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1670641173139 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1670641173139 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1670641173139 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670641173139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1257 " "Peak virtual memory: 1257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670641173205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  9 20:59:33 2022 " "Processing ended: Fri Dec  9 20:59:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670641173205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670641173205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670641173205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670641173205 ""}
