// Seed: 4193698377
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
endmodule
program module_1 (
    input tri1 id_0,
    output tri1 id_1,
    input wor id_2,
    output supply1 id_3
);
  logic id_5;
  assign id_5[-1'h0] = -1;
  logic id_6 = -1;
  wire  id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6
  );
  assign modCall_1.id_2 = 0;
endprogram
module module_2 (
    input tri0 id_0,
    output supply0 id_1,
    input tri id_2,
    output tri0 id_3,
    output wire id_4,
    input supply1 id_5,
    output supply0 id_6,
    input wire id_7,
    output tri id_8
);
  wire ["" : 1] id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
