# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--binary --timing --trace --build -f ./../SubModule/LOPD_UNIT/LOPD_8BIT/flist.f -I./../SubModule/LOPD_UNIT/LOPD_8BIT -Wno-fatal -Wno-lint -Wno-style -Wno-width --Mdir ./../SubModule/LOPD_UNIT/LOPD_8BIT/Verilator/obj_dir --trace --o Vtb_LOPD_8bit"
T      5655  3415477  1762177796   934484641  1762177796   934484641 "./../SubModule/LOPD_UNIT/LOPD_8BIT/Verilator/obj_dir/Vtb_LOPD_8bit.cpp"
T      3501  3415475  1762177796   934484641  1762177796   934484641 "./../SubModule/LOPD_UNIT/LOPD_8BIT/Verilator/obj_dir/Vtb_LOPD_8bit.h"
T      1788  3415490  1762177796   937484653  1762177796   937484653 "./../SubModule/LOPD_UNIT/LOPD_8BIT/Verilator/obj_dir/Vtb_LOPD_8bit.mk"
T      1647  3415472  1762177796   934484641  1762177796   934484641 "./../SubModule/LOPD_UNIT/LOPD_8BIT/Verilator/obj_dir/Vtb_LOPD_8bit__Syms.cpp"
T      1498  3415474  1762177796   934484641  1762177796   934484641 "./../SubModule/LOPD_UNIT/LOPD_8BIT/Verilator/obj_dir/Vtb_LOPD_8bit__Syms.h"
T       317  3415486  1762177796   937484653  1762177796   937484653 "./../SubModule/LOPD_UNIT/LOPD_8BIT/Verilator/obj_dir/Vtb_LOPD_8bit__TraceDecls__0__Slow.cpp"
T     15629  3415487  1762177796   937484653  1762177796   937484653 "./../SubModule/LOPD_UNIT/LOPD_8BIT/Verilator/obj_dir/Vtb_LOPD_8bit__Trace__0.cpp"
T     21154  3415485  1762177796   937484653  1762177796   937484653 "./../SubModule/LOPD_UNIT/LOPD_8BIT/Verilator/obj_dir/Vtb_LOPD_8bit__Trace__0__Slow.cpp"
T      1687  3415479  1762177796   934484641  1762177796   934484641 "./../SubModule/LOPD_UNIT/LOPD_8BIT/Verilator/obj_dir/Vtb_LOPD_8bit___024root.h"
T       935  3415483  1762177796   935484645  1762177796   935484645 "./../SubModule/LOPD_UNIT/LOPD_8BIT/Verilator/obj_dir/Vtb_LOPD_8bit___024root__DepSet_hbafe8f8b__0.cpp"
T      1562  3415481  1762177796   934484641  1762177796   934484641 "./../SubModule/LOPD_UNIT/LOPD_8BIT/Verilator/obj_dir/Vtb_LOPD_8bit___024root__DepSet_hbafe8f8b__0__Slow.cpp"
T     71645  3415484  1762177796   936484649  1762177796   936484649 "./../SubModule/LOPD_UNIT/LOPD_8BIT/Verilator/obj_dir/Vtb_LOPD_8bit___024root__DepSet_hfdbd3043__0.cpp"
T      7270  3415482  1762177796   934484641  1762177796   934484641 "./../SubModule/LOPD_UNIT/LOPD_8BIT/Verilator/obj_dir/Vtb_LOPD_8bit___024root__DepSet_hfdbd3043__0__Slow.cpp"
T       779  3415480  1762177796   934484641  1762177796   934484641 "./../SubModule/LOPD_UNIT/LOPD_8BIT/Verilator/obj_dir/Vtb_LOPD_8bit___024root__Slow.cpp"
T      1101  3415488  1762177796   937484653  1762177796   937484653 "./../SubModule/LOPD_UNIT/LOPD_8BIT/Verilator/obj_dir/Vtb_LOPD_8bit__main.cpp"
T       729  3415478  1762177796   934484641  1762177796   934484641 "./../SubModule/LOPD_UNIT/LOPD_8BIT/Verilator/obj_dir/Vtb_LOPD_8bit__pch.h"
T      1978  3415491  1762177796   937484653  1762177796   937484653 "./../SubModule/LOPD_UNIT/LOPD_8BIT/Verilator/obj_dir/Vtb_LOPD_8bit__ver.d"
T         0        0  1762177796   937484653  1762177796   937484653 "./../SubModule/LOPD_UNIT/LOPD_8BIT/Verilator/obj_dir/Vtb_LOPD_8bit__verFiles.dat"
T      1853  3415489  1762177796   937484653  1762177796   937484653 "./../SubModule/LOPD_UNIT/LOPD_8BIT/Verilator/obj_dir/Vtb_LOPD_8bit_classes.mk"
S       277  3415464  1762176978   816961086  1762176978   816961086 "./../SubModule/LOPD_UNIT/LOPD_8BIT/flist.f"
S       780  3413097  1762176641   495819341  1762176641   495819341 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_4bit.sv"
S      1255  3413098  1762177792   778467976  1762177792   778467976 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_8bit.sv"
S      3699  3415463  1762176961   226757874  1762176961   226757874 "/home/noname/Documents/project_tiny/Floating_point/Verision1/03_verif/SubModule/LOPD_UNIT/LOPD_8BIT/tb_LOPD_8bit.sv"
S  15522432 12747919  1754558099   685719083  1754558099   685719083 "/usr/local/share/verilator/bin/verilator_bin"
S      4942 12747973  1754558099   784710520  1754558099   784710520 "/usr/local/share/verilator/include/verilated_std.sv"
