Loading plugins phase: Elapsed time ==> 0s.119ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\wl\Desktop\cypressResource\projects\Workspace01\Lesson15-controlRegister.cydsn\Lesson15-controlRegister.cyprj -d CY8C4248LQI-BL583 -s C:\Users\wl\Desktop\cypressResource\projects\Workspace01\Lesson15-controlRegister.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 0s.850ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.022ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Lesson15-controlRegister.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\wl\Desktop\cypressResource\projects\Workspace01\Lesson15-controlRegister.cydsn\Lesson15-controlRegister.cyprj -dcpsoc3 Lesson15-controlRegister.v -verilog
======================================================================

======================================================================
Compiling:  Lesson15-controlRegister.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\wl\Desktop\cypressResource\projects\Workspace01\Lesson15-controlRegister.cydsn\Lesson15-controlRegister.cyprj -dcpsoc3 Lesson15-controlRegister.v -verilog
======================================================================

======================================================================
Compiling:  Lesson15-controlRegister.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\wl\Desktop\cypressResource\projects\Workspace01\Lesson15-controlRegister.cydsn\Lesson15-controlRegister.cyprj -dcpsoc3 -verilog Lesson15-controlRegister.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Dec 26 13:45:08 2019


======================================================================
Compiling:  Lesson15-controlRegister.v
Program  :   vpp
Options  :    -yv2 -q10 Lesson15-controlRegister.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Dec 26 13:45:08 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Lesson15-controlRegister.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  Lesson15-controlRegister.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\wl\Desktop\cypressResource\projects\Workspace01\Lesson15-controlRegister.cydsn\Lesson15-controlRegister.cyprj -dcpsoc3 -verilog Lesson15-controlRegister.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Dec 26 13:45:08 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\wl\Desktop\cypressResource\projects\Workspace01\Lesson15-controlRegister.cydsn\codegentemp\Lesson15-controlRegister.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\wl\Desktop\cypressResource\projects\Workspace01\Lesson15-controlRegister.cydsn\codegentemp\Lesson15-controlRegister.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  Lesson15-controlRegister.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\wl\Desktop\cypressResource\projects\Workspace01\Lesson15-controlRegister.cydsn\Lesson15-controlRegister.cyprj -dcpsoc3 -verilog Lesson15-controlRegister.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Dec 26 13:45:09 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\wl\Desktop\cypressResource\projects\Workspace01\Lesson15-controlRegister.cydsn\codegentemp\Lesson15-controlRegister.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\wl\Desktop\cypressResource\projects\Workspace01\Lesson15-controlRegister.cydsn\codegentemp\Lesson15-controlRegister.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Control_Reg:control_bus_7\
	\Control_Reg:control_bus_6\
	\Control_Reg:control_bus_5\
	\Control_Reg:control_bus_4\
	\Control_Reg:control_bus_3\
	\Control_Reg:control_bus_2\


Deleted 6 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Pin_Green_net_0
Aliasing tmpOE__Pin_Red_net_0 to tmpOE__Pin_Green_net_0
Aliasing tmpOE__Pin_Blue_net_0 to tmpOE__Pin_Green_net_0
Aliasing tmpOE__Pin_SW2_net_0 to tmpOE__Pin_Green_net_0
Aliasing \PWM:Net_75\ to zero
Aliasing \PWM:Net_69\ to tmpOE__Pin_Green_net_0
Aliasing \PWM:Net_66\ to zero
Aliasing \PWM:Net_82\ to zero
Aliasing \PWM:Net_72\ to zero
Aliasing Net_101 to zero
Aliasing Net_137 to tmpOE__Pin_Green_net_0
Aliasing \Control_Reg:clk\ to zero
Aliasing \Control_Reg:rst\ to zero
Removing Lhs of wire one[7] = tmpOE__Pin_Green_net_0[1]
Removing Lhs of wire tmpOE__Pin_Red_net_0[10] = tmpOE__Pin_Green_net_0[1]
Removing Rhs of wire Net_110[11] = \mux_1:tmp__mux_1_reg\[64]
Removing Lhs of wire tmpOE__Pin_Blue_net_0[18] = tmpOE__Pin_Green_net_0[1]
Removing Lhs of wire tmpOE__Pin_SW2_net_0[40] = tmpOE__Pin_Green_net_0[1]
Removing Lhs of wire \PWM:Net_81\[50] = Net_100[62]
Removing Lhs of wire \PWM:Net_75\[51] = zero[2]
Removing Lhs of wire \PWM:Net_69\[52] = tmpOE__Pin_Green_net_0[1]
Removing Lhs of wire \PWM:Net_66\[53] = zero[2]
Removing Lhs of wire \PWM:Net_82\[54] = zero[2]
Removing Lhs of wire \PWM:Net_72\[55] = zero[2]
Removing Rhs of wire Net_111_1[65] = \Control_Reg:control_out_1\[83]
Removing Rhs of wire Net_111_1[65] = \Control_Reg:control_1\[92]
Removing Rhs of wire Net_111_0[66] = \Control_Reg:control_out_0\[84]
Removing Rhs of wire Net_111_0[66] = \Control_Reg:control_0\[93]
Removing Lhs of wire Net_101[67] = zero[2]
Removing Lhs of wire Net_137[68] = tmpOE__Pin_Green_net_0[1]
Removing Lhs of wire \Control_Reg:clk\[69] = zero[2]
Removing Lhs of wire \Control_Reg:rst\[70] = zero[2]

------------------------------------------------------
Aliased 0 equations, 19 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Pin_Green_net_0' (cost = 0):
tmpOE__Pin_Green_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 2 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\wl\Desktop\cypressResource\projects\Workspace01\Lesson15-controlRegister.cydsn\Lesson15-controlRegister.cyprj -dcpsoc3 Lesson15-controlRegister.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.330ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Thursday, 26 December 2019 13:45:09
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\wl\Desktop\cypressResource\projects\Workspace01\Lesson15-controlRegister.cydsn\Lesson15-controlRegister.cyprj -d CY8C4248LQI-BL583 Lesson15-controlRegister.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 7: Automatic-assigning  clock 'Clock_1'. Signal=Net_100_ff7
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_Green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Green(0)__PA ,
            annotation => Net_22 ,
            pad => Pin_Green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Red(0)__PA ,
            pin_input => Net_110 ,
            annotation => Net_5 ,
            pad => Pin_Red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Blue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Blue(0)__PA ,
            annotation => Net_4 ,
            pad => Pin_Blue(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_SW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_SW2(0)__PA ,
            annotation => Net_25 ,
            pad => Pin_SW2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_110, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_134 * Net_111_0
            + Net_103 * Net_111_1
            + Net_111_1 * Net_111_0
        );
        Output = Net_110 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Control_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg:control_7\ ,
            control_6 => \Control_Reg:control_6\ ,
            control_5 => \Control_Reg:control_5\ ,
            control_4 => \Control_Reg:control_4\ ,
            control_3 => \Control_Reg:control_3\ ,
            control_2 => \Control_Reg:control_2\ ,
            control_1 => Net_111_1 ,
            control_0 => Net_111_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :    8 :   30 :   38 : 21.05 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
BLE                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :    1 :   31 :   32 :  3.13 %
  Unique P-terms              :    3 :   61 :   64 :  4.69 %
  Total P-terms               :    3 :      :      :        
  Datapath Cells              :    0 :    4 :    4 :  0.00 %
  Status Cells                :    0 :    4 :    4 :  0.00 %
  Control Cells               :    1 :    3 :    4 : 25.00 %
    Control Registers         :    1 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.062ms
Tech Mapping phase: Elapsed time ==> 0s.080ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
Pin_Green(0)                        : [IOP=(3)][IoId=(6)]                
Pin_Red(0)                          : [IOP=(2)][IoId=(6)]                
Pin_Blue(0)                         : [IOP=(3)][IoId=(7)]                
Pin_SW2(0)                          : [IOP=(2)][IoId=(7)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\PWM:cy_m0s8_tcpwm_1\               : TCPWM_[FFB(TCPWM,0)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1152221s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0005969 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :    7 :    8 :  12.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.00
                   Pterms :            3.00
               Macrocells :            1.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       4.00 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_110, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_134 * Net_111_0
            + Net_103 * Net_111_1
            + Net_111_1 * Net_111_0
        );
        Output = Net_110 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Control_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg:control_7\ ,
        control_6 => \Control_Reg:control_6\ ,
        control_5 => \Control_Reg:control_5\ ,
        control_4 => \Control_Reg:control_4\ ,
        control_3 => \Control_Reg:control_3\ ,
        control_2 => \Control_Reg:control_2\ ,
        control_1 => Net_111_1 ,
        control_0 => Net_111_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=6]: 
Pin : Name = Pin_Red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Red(0)__PA ,
        pin_input => Net_110 ,
        annotation => Net_5 ,
        pad => Pin_Red(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_SW2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_SW2(0)__PA ,
        annotation => Net_25 ,
        pad => Pin_SW2(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = Pin_Green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Green(0)__PA ,
        annotation => Net_22 ,
        pad => Pin_Green(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_Blue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Blue(0)__PA ,
        annotation => Net_4 ,
        pad => Pin_Blue(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_7 => Net_100_ff7 );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: empty
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\PWM:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_100_ff7 ,
            capture => zero ,
            count => tmpOE__Pin_Green_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_96 ,
            tr_overflow => Net_95 ,
            tr_compare_match => Net_97 ,
            line => Net_134 ,
            line_compl => Net_103 ,
            interrupt => Net_94 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
BLE group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+------------
   2 |   6 |     * |      NONE |         CMOS_OUT |   Pin_Red(0) | In(Net_110)
     |   7 |     * |      NONE |      RES_PULL_UP |   Pin_SW2(0) | 
-----+-----+-------+-----------+------------------+--------------+------------
   3 |   6 |     * |      NONE |         CMOS_OUT | Pin_Green(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |  Pin_Blue(0) | 
------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.011ms
Digital Placement phase: Elapsed time ==> 0s.426ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/3/256dma/route_arch-rrg.cydata" --vh2-path "Lesson15-controlRegister_r.vh2" --pcf-path "Lesson15-controlRegister.pco" --des-name "Lesson15-controlRegister" --dsf-path "Lesson15-controlRegister.dsf" --sdc-path "Lesson15-controlRegister.sdc" --lib-path "Lesson15-controlRegister_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.502ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.167ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Lesson15-controlRegister_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.123ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.129ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 1s.750ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 1s.751ms
API generation phase: Elapsed time ==> 0s.910ms
Dependency generation phase: Elapsed time ==> 0s.007ms
Cleanup phase: Elapsed time ==> 0s.000ms
