// Seed: 3104845932
module module_0 (
    input tri1 id_0,
    output wor id_1,
    input wor id_2,
    input tri1 id_3,
    output wand id_4,
    input uwire id_5,
    input supply0 id_6
);
  assign id_4 = 1 & id_0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    output wand id_2,
    output wor id_3,
    output tri id_4,
    output supply0 id_5,
    output tri id_6,
    input tri1 id_7,
    input wire id_8,
    input tri id_9,
    output wand id_10,
    input uwire id_11,
    input wor id_12,
    input supply0 id_13,
    input wor id_14,
    output wand id_15,
    input wor id_16,
    output supply0 id_17,
    input tri id_18,
    input supply0 id_19,
    input tri0 id_20,
    output wire id_21
);
  wire id_23;
  module_0(
      id_20, id_10, id_19, id_20, id_3, id_0, id_13
  );
endmodule
