==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'BN/bn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 184.250 ; gain = 92.812
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 184.250 ; gain = 92.812
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 216.629 ; gain = 125.191
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<16, 6>' into 'bn' (BN/bn.cpp:326) automatically.
WARNING: [SYNCHK 200-23] E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 261.977 ; gain = 170.539
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<16, 6>' (E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<16, 6>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<16, 6>' completely with a factor of 11.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<16, 6>' into 'bn' (BN/bn.cpp:326) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:1) in function 'sqrt_fixed<16, 6>'... converting 80 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (BN/bn.cpp:323:44) to (BN/bn.cpp:323:38) in function 'bn'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (BN/bn.cpp:323:19) in function 'bn'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 330.027 ; gain = 238.590
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'BETA' (BN/bn.cpp:329:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'GAMMA' (BN/bn.cpp:328:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'IN' (BN/bn.cpp:325:19). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'M_M' (BN/bn.cpp:328:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'M_V' (BN/bn.cpp:331:19). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 128 on port 'OUT' (BN/bn.cpp:330:18). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 344.691 ; gain = 253.254
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bn' ...
WARNING: [SYN 201-107] Renaming port name 'bn/IN' to 'bn/IN_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bn/OUT' to 'bn/OUT_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 38.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.969 seconds; current allocated memory: 272.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 273.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/IN_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/BETA' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/GAMMA' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/M_M' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/M_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/OUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/in_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/beta_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/gamma_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/moving_mean_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/moving_variance_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_V', 'beta_V', 'gamma_V', 'moving_mean_V', 'moving_variance_V' and 'out_V' to AXI-Lite port CTRL.
INFO: [SYN 201-210] Renamed object name 'bn_sdiv_28s_16ns_28_32_1' to 'bn_sdiv_28s_16ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bn_am_submul_16s_16s_16s_33_1_1' to 'bn_am_submul_16s_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'bn_am_submul_16s_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bn_sdiv_28s_16ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bn'.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 277.146 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'bn_sdiv_28s_16ns_bkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:40 . Memory (MB): peak = 353.191 ; gain = 261.754
INFO: [VHDL 208-304] Generating VHDL RTL for bn.
INFO: [VLOG 209-307] Generating Verilog RTL for bn.
INFO: [HLS 200-112] Total elapsed time: 39.833 seconds; peak allocated memory: 277.146 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'BN/bn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 184.941 ; gain = 93.504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 184.941 ; gain = 93.504
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 213.801 ; gain = 122.363
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<16, 6>' into 'sqrt_fixed' (BN/bn.cpp:310) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed' into 'bn' (BN/bn.cpp:338) automatically.
WARNING: [SYNCHK 200-23] E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 259.957 ; gain = 168.520
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<16, 6>' (E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<16, 6>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<16, 6>' completely with a factor of 11.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<16, 6>' into 'sqrt_fixed' (BN/bn.cpp:310) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed' into 'bn' (BN/bn.cpp:338) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:1) to (E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<16, 6>'... converting 80 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (BN/bn.cpp:330:40) to (BN/bn.cpp:330:35) in function 'bn'... converting 15 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 329.434 ; gain = 237.996
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'BETA' (BN/bn.cpp:333:22). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'GAMMA' (BN/bn.cpp:334:23). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'IN' (BN/bn.cpp:332:19). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'M_M' (BN/bn.cpp:335:29). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'M_V' (BN/bn.cpp:336:33). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 128 on port 'OUT' (BN/bn.cpp:341:28). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 342.711 ; gain = 251.273
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bn' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<16, 6>' to 'sqrt_fixed_16_6_s'.
WARNING: [SYN 201-107] Renaming port name 'bn/IN' to 'bn/IN_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bn/OUT' to 'bn/OUT_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<16, 6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.505 seconds; current allocated memory: 282.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 283.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 284.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 284.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_16_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 287.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/IN_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/BETA' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/GAMMA' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/M_M' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/M_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/OUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/in_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/beta_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/gamma_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/moving_mean_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/moving_variance_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_V', 'beta_V', 'gamma_V', 'moving_mean_V', 'moving_variance_V' and 'out_V' to AXI-Lite port CTRL.
INFO: [SYN 201-210] Renamed object name 'bn_sdiv_27ns_14ns_27_31_1' to 'bn_sdiv_27ns_14nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bn_am_submul_16s_16s_16s_33_1_1' to 'bn_am_submul_16s_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'bn_am_submul_16s_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bn_sdiv_27ns_14nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bn'.
INFO: [HLS 200-111]  Elapsed time: 1.038 seconds; current allocated memory: 291.334 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'bn_sdiv_27ns_14nsbkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:40 . Memory (MB): peak = 371.242 ; gain = 279.805
INFO: [VHDL 208-304] Generating VHDL RTL for bn.
INFO: [VLOG 209-307] Generating Verilog RTL for bn.
INFO: [HLS 200-112] Total elapsed time: 40.346 seconds; peak allocated memory: 291.334 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'BN/bn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 185.191 ; gain = 93.695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 185.191 ; gain = 93.695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 214.133 ; gain = 122.637
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<16, 6>' into 'sqrt_fixed' (BN/bn.cpp:310) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed' into 'bn' (BN/bn.cpp:339) automatically.
WARNING: [SYNCHK 200-23] E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 260.039 ; gain = 168.543
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<16, 6>' (E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<16, 6>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<16, 6>' completely with a factor of 11.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (BN/bn.cpp:330) in function 'bn' partially with a factor of 8.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<16, 6>' into 'sqrt_fixed' (BN/bn.cpp:310) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed' into 'bn' (BN/bn.cpp:339) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:1) to (E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<16, 6>'... converting 80 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (BN/bn.cpp:330:40) to (BN/bn.cpp:330:35) in function 'bn'... converting 113 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 332.215 ; gain = 240.719
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:39 . Memory (MB): peak = 345.496 ; gain = 254.000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bn' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<16, 6>' to 'sqrt_fixed_16_6_s'.
WARNING: [SYN 201-107] Renaming port name 'bn/IN' to 'bn/IN_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bn/OUT' to 'bn/OUT_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<16, 6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.996 seconds; current allocated memory: 287.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 288.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'M_V' (BN/bn.cpp:337) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 64.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.105 seconds; current allocated memory: 291.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.823 seconds; current allocated memory: 295.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_16_6_s'.
INFO: [HLS 200-111]  Elapsed time: 1.051 seconds; current allocated memory: 298.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/IN_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/BETA' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/GAMMA' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/M_M' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/M_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/OUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/in_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/beta_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/gamma_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/moving_mean_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/moving_variance_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_V', 'beta_V', 'gamma_V', 'moving_mean_V', 'moving_variance_V' and 'out_V' to AXI-Lite port CTRL.
INFO: [SYN 201-210] Renamed object name 'bn_sdiv_27ns_14ns_27_31_1' to 'bn_sdiv_27ns_14nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bn_am_submul_16s_16s_16s_33_1_1' to 'bn_am_submul_16s_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'bn_am_submul_16s_cud': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bn_sdiv_27ns_14nsbkb': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bn'.
INFO: [HLS 200-111]  Elapsed time: 1.578 seconds; current allocated memory: 307.212 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'bn_sdiv_27ns_14nsbkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:49 . Memory (MB): peak = 403.609 ; gain = 312.113
INFO: [VHDL 208-304] Generating VHDL RTL for bn.
INFO: [VLOG 209-307] Generating Verilog RTL for bn.
INFO: [HLS 200-112] Total elapsed time: 49.241 seconds; peak allocated memory: 307.212 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'BN/bn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 184.551 ; gain = 92.988
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 184.551 ; gain = 92.988
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 214.430 ; gain = 122.867
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<16, 6>' into 'sqrt_fixed' (BN/bn.cpp:310) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed' into 'bn' (BN/bn.cpp:338) automatically.
WARNING: [SYNCHK 200-23] E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 260.215 ; gain = 168.652
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<16, 6>' (E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<16, 6>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<16, 6>' completely with a factor of 11.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<16, 6>' into 'sqrt_fixed' (BN/bn.cpp:310) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed' into 'bn' (BN/bn.cpp:338) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:1) to (E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<16, 6>'... converting 80 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (BN/bn.cpp:330:40) to (BN/bn.cpp:330:35) in function 'bn'... converting 15 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 327.633 ; gain = 236.070
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'BETA' (BN/bn.cpp:333:22). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'GAMMA' (BN/bn.cpp:334:23). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'IN' (BN/bn.cpp:332:19). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'M_M' (BN/bn.cpp:335:29). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'M_V' (BN/bn.cpp:336:33). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 128 on port 'OUT' (BN/bn.cpp:341:28). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 342.469 ; gain = 250.906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bn' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<16, 6>' to 'sqrt_fixed_16_6_s'.
WARNING: [SYN 201-107] Renaming port name 'bn/IN' to 'bn/IN_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'bn/OUT' to 'bn/OUT_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<16, 6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.157 seconds; current allocated memory: 282.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 283.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 284.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 284.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_16_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 287.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/IN_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/BETA' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/GAMMA' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/M_M' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/M_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/OUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/in_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/beta_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/gamma_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/moving_mean_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/moving_variance_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bn/out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_V', 'beta_V', 'gamma_V', 'moving_mean_V', 'moving_variance_V' and 'out_V' to AXI-Lite port CTRL.
INFO: [SYN 201-210] Renamed object name 'bn_sdiv_27ns_14ns_27_31_1' to 'bn_sdiv_27ns_14nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bn_am_submul_16s_16s_16s_33_1_1' to 'bn_am_submul_16s_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'bn_am_submul_16s_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bn_sdiv_27ns_14nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bn'.
INFO: [HLS 200-111]  Elapsed time: 1.142 seconds; current allocated memory: 291.334 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'bn_sdiv_27ns_14nsbkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:44 . Memory (MB): peak = 371.211 ; gain = 279.648
INFO: [VHDL 208-304] Generating VHDL RTL for bn.
INFO: [VLOG 209-307] Generating Verilog RTL for bn.
INFO: [HLS 200-112] Total elapsed time: 43.653 seconds; peak allocated memory: 291.334 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
