{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1747212127571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1747212127571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 15:42:07 2025 " "Processing started: Wed May 14 15:42:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1747212127571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1747212127571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sha256_optimizePowerArea -c sha256_optimizePowerArea " "Command: quartus_map --read_settings_files=on --write_settings_files=off sha256_optimizePowerArea -c sha256_optimizePowerArea" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1747212127571 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1747212127746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/message_compression.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/message_compression.v" { { "Info" "ISGN_ENTITY_NAME" "1 message_compression " "Found entity 1: message_compression" {  } { { "../SHA256/rtl/message_compression.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_compression.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747212127772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747212127772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/compression_logic/sigma1_func_compression.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/compression_logic/sigma1_func_compression.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma1_func_compression " "Found entity 1: sigma1_func_compression" {  } { { "../SHA256/rtl/compression_logic/sigma1_func_compression.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/compression_logic/sigma1_func_compression.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747212127773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747212127773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/compression_logic/sigma0_func_compression.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/compression_logic/sigma0_func_compression.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma0_func_compression " "Found entity 1: sigma0_func_compression" {  } { { "../SHA256/rtl/compression_logic/sigma0_func_compression.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/compression_logic/sigma0_func_compression.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747212127773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747212127773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/compression_logic/maj_func.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/compression_logic/maj_func.v" { { "Info" "ISGN_ENTITY_NAME" "1 maj_func " "Found entity 1: maj_func" {  } { { "../SHA256/rtl/compression_logic/maj_func.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/compression_logic/maj_func.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747212127775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747212127775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/compression_logic/ch_func.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/compression_logic/ch_func.v" { { "Info" "ISGN_ENTITY_NAME" "1 ch_func " "Found entity 1: ch_func" {  } { { "../SHA256/rtl/compression_logic/ch_func.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/compression_logic/ch_func.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747212127776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747212127776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/common_components/adder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/common_components/adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32bit " "Found entity 1: adder_32bit" {  } { { "../SHA256/rtl/common_components/adder_32bit.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/common_components/adder_32bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747212127780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747212127780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/message_scheduler.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/message_scheduler.v" { { "Info" "ISGN_ENTITY_NAME" "1 message_scheduler " "Found entity 1: message_scheduler" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747212127781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747212127781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/schedule_logic/sigma1_func_schedule.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/schedule_logic/sigma1_func_schedule.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma1_func_schedule " "Found entity 1: sigma1_func_schedule" {  } { { "../SHA256/rtl/schedule_logic/sigma1_func_schedule.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/schedule_logic/sigma1_func_schedule.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747212127782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747212127782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/schedule_logic/sigma0_func_schedule.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/schedule_logic/sigma0_func_schedule.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma0_func_schedule " "Found entity 1: sigma0_func_schedule" {  } { { "../SHA256/rtl/schedule_logic/sigma0_func_schedule.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/schedule_logic/sigma0_func_schedule.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747212127783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747212127783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "D:/CodeVS/SOC/SHA256_QuartusProject/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747212127785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747212127785 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1747212127802 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(55) " "Verilog HDL assignment warning at controller.v(55): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "D:/CodeVS/SOC/SHA256_QuartusProject/controller.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747212127803 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(87) " "Verilog HDL assignment warning at controller.v(87): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "D:/CodeVS/SOC/SHA256_QuartusProject/controller.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747212127803 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(100) " "Verilog HDL assignment warning at controller.v(100): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "D:/CodeVS/SOC/SHA256_QuartusProject/controller.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747212127804 "|controller"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "round_counter\[5\] controller.v(72) " "Can't resolve multiple constant drivers for net \"round_counter\[5\]\" at controller.v(72)" {  } { { "controller.v" "" { Text "D:/CodeVS/SOC/SHA256_QuartusProject/controller.v" 72 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747212127805 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "controller.v(46) " "Constant driver at controller.v(46)" {  } { { "controller.v" "" { Text "D:/CodeVS/SOC/SHA256_QuartusProject/controller.v" 46 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1747212127805 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "round_counter\[4\] controller.v(72) " "Can't resolve multiple constant drivers for net \"round_counter\[4\]\" at controller.v(72)" {  } { { "controller.v" "" { Text "D:/CodeVS/SOC/SHA256_QuartusProject/controller.v" 72 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747212127805 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "round_counter\[3\] controller.v(72) " "Can't resolve multiple constant drivers for net \"round_counter\[3\]\" at controller.v(72)" {  } { { "controller.v" "" { Text "D:/CodeVS/SOC/SHA256_QuartusProject/controller.v" 72 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747212127805 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "round_counter\[2\] controller.v(72) " "Can't resolve multiple constant drivers for net \"round_counter\[2\]\" at controller.v(72)" {  } { { "controller.v" "" { Text "D:/CodeVS/SOC/SHA256_QuartusProject/controller.v" 72 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747212127805 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "round_counter\[1\] controller.v(72) " "Can't resolve multiple constant drivers for net \"round_counter\[1\]\" at controller.v(72)" {  } { { "controller.v" "" { Text "D:/CodeVS/SOC/SHA256_QuartusProject/controller.v" 72 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747212127805 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "round_counter\[0\] controller.v(72) " "Can't resolve multiple constant drivers for net \"round_counter\[0\]\" at controller.v(72)" {  } { { "controller.v" "" { Text "D:/CodeVS/SOC/SHA256_QuartusProject/controller.v" 72 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747212127805 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1747212127806 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 8 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1747212127889 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 14 15:42:07 2025 " "Processing ended: Wed May 14 15:42:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1747212127889 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1747212127889 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1747212127889 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1747212127889 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 3 s " "Quartus II Full Compilation was unsuccessful. 10 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1747212128462 ""}
