Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Mar 19 03:52:28 2025
| Host         : vivado running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_methodology -file /home/azureuser/btreeBlock/verilog/delete/3/vivado/reports/methodology.rpt
| Design       : delete
| Device       : xc7a50tcpg236-3
| Speed File   : -3
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: delete
          Floorplan: delete
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 8
+-----------+----------+------------------------------------------------------+--------+
| Rule      | Severity | Description                                          | Checks |
+-----------+----------+------------------------------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay                        | 6      |
| XDCC-4    | Warning  | User Clock constraint overwritten with the same name | 1      |
| XDCC-8    | Warning  | User Clock constraint overwritten on the same source | 1      |
+-----------+----------+------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Key[0] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Key[1] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on Key[2] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on Key[3] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on Key[4] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on reset relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

XDCC-4#1 Warning
User Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous user clock constraint with the same name.
New: create_clock -period 11.200 [get_ports clock] (Source: /home/azureuser/btreeBlock/vivado/constraints/xc7a50tcpg236.xdc (Line: 3))
Previous: create_clock -period 10.000 [get_ports clock] (Source: /home/azureuser/btreeBlock/vivado/constraints/xc7a50tcpg236.xdc (Line: 2))
Related violations: <none>

XDCC-8#1 Warning
User Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous user clock constraint defined on the same source.
New: create_clock -period 11.200 [get_ports clock] (Source: /home/azureuser/btreeBlock/vivado/constraints/xc7a50tcpg236.xdc (Line: 3))
Previous: create_clock -period 10.000 [get_ports clock] (Source: /home/azureuser/btreeBlock/vivado/constraints/xc7a50tcpg236.xdc (Line: 2))
Related violations: <none>


