Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto f473903bd3f44739956930a8baf3487a --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot my_count_tb_behav xil_defaultlib.my_count_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.my_count [my_count_default]
Compiling architecture behavioral of entity xil_defaultlib.my_count_tb
Built simulation snapshot my_count_tb_behav
