

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-a513576454652bb9ff570b490c6e5cd62c467387_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             2 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                     16 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
c65e6548654418f77e29b813d099aa62  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/sssp/sssp
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/sssp/sssp
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/sssp/sssp "
Parsing file _cuobjdump_complete_output_vd7bmq
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PKiS0_PKfPbPfS4_i : hostFun 0x0x401f7d, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z16initializeArraysPbPfS0_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: reconvergence points for _Z16initializeArraysPbPfS0_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:40) @%p1 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:71) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x088 (_1.ptx:46) @%p2 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:71) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x090 (_1.ptx:47) bra.uni BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0e0 (_1.ptx:61) mov.u16 %rs1, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0d8 (_1.ptx:58) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:71) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16initializeArraysPbPfS0_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16initializeArraysPbPfS0_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel1PKiS0_PKfPbPfS4_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x190 (_1.ptx:106) @%p1 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c0 (_1.ptx:113) @%p2 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x208 (_1.ptx:123) @%p3 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (_1.ptx:128) setp.ge.s32%p4, %r19, %r18;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x220 (_1.ptx:129) @%p4 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_1.ptx:156) @%p5 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8 (_1.ptx:158) add.s32 %r19, %r19, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e8 (_1.ptx:160) @%p6 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel1PKiS0_PKfPbPfS4_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PKiS0_PKfPbPfS4_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PKiS0_PKfPbPfS4_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x340 (_1.ptx:193) @%p1 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8 (_1.ptx:218) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x398 (_1.ptx:205) @%p2 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d0 (_1.ptx:215) st.global.f32 [%rd3], %f4;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PKiS0_PKfPbPfS4_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PKiS0_PKfPbPfS4_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_YbICJj"
Running: cat _ptx_YbICJj | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_9kg46c
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_9kg46c --output-file  /dev/null 2> _ptx_YbICJjinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' : regs=14, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z16initializeArraysPbPfS0_ii' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' : regs=12, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_YbICJj _ptx2_9kg46c _ptx_YbICJjinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel1PKiS0_PKfPbPfS4_ii : hostFun 0x0x401da9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16initializeArraysPbPfS0_ii : hostFun 0x0x401bc3, fat_cubin_handle = 1

GPGPU-Sim PTX: cudaLaunch for 0x0x401bc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z16initializeArraysPbPfS0_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z16initializeArraysPbPfS0_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1111402
gpu_sim_insn = 27262977
gpu_ipc =      24.5303
gpu_tot_sim_cycle = 1333552
gpu_tot_sim_insn = 27262977
gpu_tot_ipc =      20.4439
gpu_tot_issued_cta = 65536
max_total_param_size = 0
gpu_stall_dramfull = 343311
gpu_stall_icnt2sh    = 453
partiton_reqs_in_parallel = 24107533
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.6911
partiton_level_parallism_total  =      18.0777
partiton_reqs_in_parallel_util = 24107533
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 1110683
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.7051
partiton_level_parallism_util_total  =      21.7051
partiton_replys_in_parallel = 196723
partiton_replys_in_parallel_total    = 0
L2_BW  =      16.7772 GB/Sec
L2_BW_total  =      13.9824 GB/Sec
gpu_total_sim_rate=31481

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 983046
	L1I_total_cache_misses = 2688
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 327680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0055
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 325888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 980358
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 327680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 983046
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2520, 2392, 2358, 2358, 2423, 2392, 2488, 2361, 2421, 2355, 2393, 2328, 2425, 2300, 2361, 2262, 2456, 2267, 2325, 2229, 2361, 2327, 2325, 2234, 2263, 2267, 2359, 2235, 2357, 2201, 2326, 2167, 
gpgpu_n_tot_thrd_icount = 58720544
gpgpu_n_tot_w_icount = 1835017
gpgpu_n_stall_shd_mem = 433566
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 196611
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 3145728
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5242880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 196588
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:223324	W0_Idle:59214129	W0_Scoreboard:1217177	W1:9	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:1834999	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12058744 {40:65539,72:131072,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572888 {8:196611,}
traffic_breakdown_memtocore[INST_ACC_R] = 11424 {136:84,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 2075 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 1333551 
mrq_lat_table:20695 	2424 	3686 	9232 	16037 	27939 	41569 	71776 	68074 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4861 	42815 	130898 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	35313 	8886 	7605 	4853 	74643 	42239 	16109 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	73340 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	10 	137 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 47.848484 40.410255 30.529411 33.847828 38.174999 40.131580 37.365852 34.022221 38.250000 40.394737 52.275864 52.103447 42.764706 40.333332 35.659092 39.150002 
dram[1]: 44.885715 46.470589 31.755102 36.255814 40.342106 41.432434 35.511627 33.955555 36.452381 38.349998 50.233334 50.166668 42.794117 50.068966 37.261906 35.568180 
dram[2]: 42.621620 40.179485 31.795918 33.847828 38.275002 38.099998 34.066666 36.380951 39.384617 39.256409 45.636364 47.093750 40.416668 41.514286 34.666668 37.309525 
dram[3]: 42.675674 36.627907 31.755102 34.488888 40.210526 41.270271 34.772728 36.428570 39.230770 40.315788 53.571430 50.200001 40.388889 41.485714 38.170731 35.590908 
dram[4]: 46.441177 43.694443 34.511112 31.755102 38.349998 37.365852 38.150002 32.595745 43.799999 40.368420 48.354839 53.678570 41.457142 42.794117 35.727272 33.446808 
dram[5]: 39.325001 39.400002 28.685184 32.416668 41.324326 35.604652 31.265306 34.840908 41.378380 40.289474 50.166668 47.062500 42.735294 41.428570 36.511627 35.636364 
dram[6]: 40.256409 38.512196 29.903847 33.695652 40.157894 38.200001 33.108696 35.674419 42.611111 41.297298 48.451614 53.642857 40.277779 40.333332 35.681820 35.681820 
dram[7]: 41.578949 41.526318 34.599998 33.021278 39.051281 41.351353 31.812500 31.204082 40.263157 40.342106 51.758621 45.606060 45.406250 38.289474 37.380951 34.844444 
dram[8]: 40.487179 36.627907 36.162792 33.782608 38.075001 42.555557 28.203703 36.261906 41.162163 41.351353 53.321430 49.799999 39.594593 38.447369 36.534885 37.285713 
dram[9]: 41.605263 41.421051 29.339622 33.804348 39.256409 41.459461 33.326088 31.163265 42.666668 41.513512 53.571430 50.000000 39.567566 37.512821 37.404762 33.340427 
dram[10]: 36.534885 46.558823 34.599998 35.295456 40.184212 37.317074 32.510639 31.224489 38.325001 38.299999 50.200001 50.133335 41.771427 43.029411 35.681820 38.292683 
average row locality = 269464/6960 = 38.716091
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       433       432       424       424       416       416       416       416       416       416       414       414       407       407       427       427 
dram[1]:       432       432       424       424       416       416       416       416       416       416       413       413       407       407       427       427 
dram[2]:       432       432       424       424       416       416       416       416       416       416       413       413       407       407       427       427 
dram[3]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       427       427 
dram[4]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       429       429 
dram[5]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       429       428 
dram[6]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       428       428 
dram[7]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       428       428 
dram[8]:       432       432       423       423       416       416       416       416       416       416       413       413       408       408       428       428 
dram[9]:       432       432       423       423       416       416       416       416       416       416       413       413       408       408       428       428 
dram[10]:       432       432       423       423       416       416       416       416       416       416       413       413       408       408       428       428 
total reads: 73732
bank skew: 433/407 = 1.06
chip skew: 6705/6700 = 1.00
number of total write accesses:
dram[0]:      1146      1144      1133      1133      1111      1109      1116      1115      1114      1119      1102      1097      1047      1045      1142      1139 
dram[1]:      1139      1148      1132      1135      1117      1117      1111      1112      1115      1118      1094      1092      1048      1045      1138      1138 
dram[2]:      1145      1135      1134      1133      1115      1108      1117      1112      1120      1115      1093      1094      1048      1046      1133      1140 
dram[3]:      1147      1143      1133      1129      1112      1111      1114      1114      1114      1116      1087      1093      1047      1045      1138      1139 
dram[4]:      1147      1141      1130      1133      1118      1116      1110      1116      1117      1118      1086      1090      1044      1048      1143      1143 
dram[5]:      1141      1144      1126      1133      1113      1115      1116      1117      1115      1115      1092      1093      1046      1043      1141      1140 
dram[6]:      1138      1147      1132      1127      1110      1112      1107      1118      1118      1112      1089      1089      1043      1045      1142      1142 
dram[7]:      1148      1146      1134      1129      1107      1114      1111      1113      1114      1117      1088      1092      1046      1048      1142      1140 
dram[8]:      1147      1143      1132      1131      1107      1116      1107      1107      1107      1114      1080      1081      1057      1053      1143      1138 
dram[9]:      1149      1142      1132      1132      1115      1118      1117      1111      1120      1120      1087      1087      1056      1055      1143      1139 
dram[10]:      1139      1151      1134      1130      1111      1114      1112      1114      1117      1116      1093      1091      1054      1055      1142      1142 
total reads: 195732
bank skew: 1151/1043 = 1.10
chip skew: 17823/17763 = 1.00
average mf latency per bank:
dram[0]:       1720      1728       739       757      2426      2440      1963      1991       880       898      1750      1751      1611      1619       868       886
dram[1]:       1774      1776       751       758      2432      2400      1981      1985       892       866      1812      1809      1596      1599       881       885
dram[2]:       1764      1781       742       745      2342      2353      2136      2142       863       866      1767      1777      1831      1842       881       876
dram[3]:       1767      1771       738       771      2321      2318      2143      2053       888       886      1784      1785      1823      1830       884       882
dram[4]:       1774      1767       763       750      2541      2534      2067      2062       891       872      1794      1771      1747      1486       919       903
dram[5]:       1768      1769       746       753      2544      2533      2056      2058       883       888      1616      1613      1489      1489       905       924
dram[6]:       1761      1759       747       750      2564      2554      2066      2055       877       876      1606      1613      1480      1481       910       900
dram[7]:       1811      1811       745       744      2571      2554      2266      2259       886       873      1625      1582      1480      1492       912       896
dram[8]:       1786      1624       803       802      2551      2538      2208      2219       863       860      1569      1559      1556      1555       834       833
dram[9]:       1633      1639       799       819      2546      2552      2066      1920       913       914      1574      1567      1569      1561       889       881
dram[10]:       1635      1627       805       724      2444      2440      1906      1909       905       897      1763      1768      1556      1560       878       884
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005745 n_act=624 n_pre=608 n_req=24517 n_rd=26820 n_write=29912 bw_util=0.05498
n_activity=140156 dram_eff=0.8096
bk0: 1732a 2008861i bk1: 1728a 2007917i bk2: 1696a 2010549i bk3: 1696a 2010195i bk4: 1664a 2011077i bk5: 1664a 2011287i bk6: 1664a 2010202i bk7: 1664a 2009814i bk8: 1664a 2011186i bk9: 1664a 2010295i bk10: 1656a 2010267i bk11: 1656a 2010522i bk12: 1628a 2012678i bk13: 1628a 2012121i bk14: 1708a 2009187i bk15: 1708a 2009450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9253
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005842 n_act=615 n_pre=599 n_req=24501 n_rd=26808 n_write=29845 bw_util=0.0549
n_activity=139932 dram_eff=0.8097
bk0: 1728a 2009152i bk1: 1728a 2007848i bk2: 1696a 2010773i bk3: 1696a 2010181i bk4: 1664a 2011416i bk5: 1664a 2010732i bk6: 1664a 2009819i bk7: 1664a 2009537i bk8: 1664a 2012005i bk9: 1664a 2010805i bk10: 1652a 2011448i bk11: 1652a 2010977i bk12: 1628a 2012478i bk13: 1628a 2012401i bk14: 1708a 2009469i bk15: 1708a 2008446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92203
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005749 n_act=639 n_pre=623 n_req=24490 n_rd=26808 n_write=29890 bw_util=0.05495
n_activity=139918 dram_eff=0.8104
bk0: 1728a 2007647i bk1: 1728a 2007420i bk2: 1696a 2010189i bk3: 1696a 2010053i bk4: 1664a 2011092i bk5: 1664a 2010749i bk6: 1664a 2009982i bk7: 1664a 2009614i bk8: 1664a 2010465i bk9: 1664a 2010815i bk10: 1652a 2011510i bk11: 1652a 2010961i bk12: 1628a 2013106i bk13: 1628a 2012378i bk14: 1708a 2009422i bk15: 1708a 2009151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91147
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005817 n_act=626 n_pre=610 n_req=24482 n_rd=26800 n_write=29856 bw_util=0.05491
n_activity=139937 dram_eff=0.8097
bk0: 1728a 2008271i bk1: 1728a 2007966i bk2: 1692a 2010772i bk3: 1692a 2010370i bk4: 1664a 2011376i bk5: 1664a 2011007i bk6: 1664a 2009817i bk7: 1664a 2009992i bk8: 1664a 2011837i bk9: 1664a 2011010i bk10: 1652a 2010476i bk11: 1652a 2010268i bk12: 1628a 2012886i bk13: 1628a 2012139i bk14: 1708a 2009081i bk15: 1708a 2008264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92107
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005753 n_act=624 n_pre=608 n_req=24504 n_rd=26816 n_write=29908 bw_util=0.05497
n_activity=140150 dram_eff=0.8095
bk0: 1728a 2008360i bk1: 1728a 2008552i bk2: 1692a 2010664i bk3: 1692a 2010020i bk4: 1664a 2012204i bk5: 1664a 2010576i bk6: 1664a 2010184i bk7: 1664a 2008970i bk8: 1664a 2011582i bk9: 1664a 2010840i bk10: 1652a 2010484i bk11: 1652a 2010889i bk12: 1628a 2012985i bk13: 1628a 2012188i bk14: 1716a 2009241i bk15: 1716a 2008464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9244
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005735 n_act=648 n_pre=632 n_req=24493 n_rd=26812 n_write=29882 bw_util=0.05494
n_activity=140002 dram_eff=0.8099
bk0: 1728a 2007892i bk1: 1728a 2007270i bk2: 1692a 2010642i bk3: 1692a 2010021i bk4: 1664a 2011306i bk5: 1664a 2010513i bk6: 1664a 2009714i bk7: 1664a 2009193i bk8: 1664a 2011231i bk9: 1664a 2010350i bk10: 1652a 2011464i bk11: 1652a 2010433i bk12: 1628a 2012026i bk13: 1628a 2011595i bk14: 1716a 2008909i bk15: 1712a 2008566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91912
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005786 n_act=637 n_pre=621 n_req=24473 n_rd=26808 n_write=29857 bw_util=0.05492
n_activity=139673 dram_eff=0.8114
bk0: 1728a 2008291i bk1: 1728a 2007187i bk2: 1692a 2009737i bk3: 1692a 2010365i bk4: 1664a 2011450i bk5: 1664a 2010619i bk6: 1664a 2009942i bk7: 1664a 2009202i bk8: 1664a 2010809i bk9: 1664a 2010350i bk10: 1652a 2010921i bk11: 1652a 2011122i bk12: 1628a 2012321i bk13: 1628a 2011491i bk14: 1712a 2008804i bk15: 1712a 2008724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91326
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005730 n_act=636 n_pre=620 n_req=24491 n_rd=26808 n_write=29915 bw_util=0.05497
n_activity=139864 dram_eff=0.8111
bk0: 1728a 2007859i bk1: 1728a 2007538i bk2: 1692a 2010616i bk3: 1692a 2009344i bk4: 1664a 2011172i bk5: 1664a 2010913i bk6: 1664a 2008639i bk7: 1664a 2009587i bk8: 1664a 2010689i bk9: 1664a 2010150i bk10: 1652a 2010891i bk11: 1652a 2010257i bk12: 1628a 2012167i bk13: 1628a 2011367i bk14: 1712a 2009085i bk15: 1712a 2008271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91993
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005811 n_act=635 n_pre=619 n_req=24467 n_rd=26816 n_write=29828 bw_util=0.0549
n_activity=139385 dram_eff=0.8128
bk0: 1728a 2007545i bk1: 1728a 2007442i bk2: 1692a 2010865i bk3: 1692a 2009859i bk4: 1664a 2010888i bk5: 1664a 2010274i bk6: 1664a 2009912i bk7: 1664a 2009308i bk8: 1664a 2011096i bk9: 1664a 2010466i bk10: 1652a 2010024i bk11: 1652a 2010193i bk12: 1632a 2011545i bk13: 1632a 2011779i bk14: 1712a 2009479i bk15: 1712a 2008404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89682
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005696 n_act=642 n_pre=626 n_req=24527 n_rd=26816 n_write=29929 bw_util=0.05499
n_activity=139886 dram_eff=0.8113
bk0: 1728a 2007627i bk1: 1728a 2007261i bk2: 1692a 2009805i bk3: 1692a 2009874i bk4: 1664a 2011555i bk5: 1664a 2010836i bk6: 1664a 2009056i bk7: 1664a 2009090i bk8: 1664a 2010714i bk9: 1664a 2010042i bk10: 1652a 2010724i bk11: 1652a 2010514i bk12: 1632a 2011745i bk13: 1632a 2011542i bk14: 1712a 2009280i bk15: 1712a 2008843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91095
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005743 n_act=635 n_pre=619 n_req=24519 n_rd=26816 n_write=29896 bw_util=0.05496
n_activity=139576 dram_eff=0.8126
bk0: 1728a 2007962i bk1: 1728a 2008215i bk2: 1692a 2010721i bk3: 1692a 2010236i bk4: 1664a 2011758i bk5: 1664a 2011150i bk6: 1664a 2008819i bk7: 1664a 2008005i bk8: 1664a 2010639i bk9: 1664a 2010072i bk10: 1652a 2010376i bk11: 1652a 2009541i bk12: 1632a 2011864i bk13: 1632a 2011234i bk14: 1712a 2009354i bk15: 1712a 2008540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8970, Miss = 3353, Miss_rate = 0.374, Pending_hits = 5545, Reservation_fails = 136
L2_cache_bank[1]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5502, Reservation_fails = 214
L2_cache_bank[2]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5510, Reservation_fails = 190
L2_cache_bank[3]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5521, Reservation_fails = 196
L2_cache_bank[4]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5513, Reservation_fails = 164
L2_cache_bank[5]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5489, Reservation_fails = 181
L2_cache_bank[6]: Access = 8932, Miss = 3350, Miss_rate = 0.375, Pending_hits = 5505, Reservation_fails = 190
L2_cache_bank[7]: Access = 8932, Miss = 3350, Miss_rate = 0.375, Pending_hits = 5500, Reservation_fails = 156
L2_cache_bank[8]: Access = 8963, Miss = 3352, Miss_rate = 0.374, Pending_hits = 5529, Reservation_fails = 211
L2_cache_bank[9]: Access = 8962, Miss = 3352, Miss_rate = 0.374, Pending_hits = 5537, Reservation_fails = 134
L2_cache_bank[10]: Access = 8962, Miss = 3352, Miss_rate = 0.374, Pending_hits = 5523, Reservation_fails = 176
L2_cache_bank[11]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5508, Reservation_fails = 173
L2_cache_bank[12]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5487, Reservation_fails = 189
L2_cache_bank[13]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5499, Reservation_fails = 194
L2_cache_bank[14]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5497, Reservation_fails = 227
L2_cache_bank[15]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5494, Reservation_fails = 166
L2_cache_bank[16]: Access = 8943, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5483, Reservation_fails = 153
L2_cache_bank[17]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5495, Reservation_fails = 136
L2_cache_bank[18]: Access = 8943, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5532, Reservation_fails = 144
L2_cache_bank[19]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5502, Reservation_fails = 150
L2_cache_bank[20]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5510, Reservation_fails = 160
L2_cache_bank[21]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5523, Reservation_fails = 137
L2_total_cache_accesses = 196723
L2_total_cache_misses = 73732
L2_total_cache_miss_rate = 0.3748
L2_total_cache_pending_hits = 121204
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1787
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196611
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 84
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=197115
icnt_total_pkts_simt_to_mem=524406
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.2613
	minimum = 6
	maximum = 844
Network latency average = 20.3072
	minimum = 6
	maximum = 818
Slowest packet = 86514
Flit latency average = 24.1222
	minimum = 6
	maximum = 816
Slowest flit = 687281
Fragmentation average = 0.525526
	minimum = 0
	maximum = 611
Injected packet rate average = 0.00354009
	minimum = 0.00311814 (at node 18)
	maximum = 0.00403545 (at node 28)
Accepted packet rate average = 0.00354009
	minimum = 0.00311814 (at node 18)
	maximum = 0.00403545 (at node 28)
Injected flit rate average = 0.006492
	minimum = 0.00401835 (at node 34)
	maximum = 0.00856037 (at node 4)
Accepted flit rate average= 0.006492
	minimum = 0.00312443 (at node 18)
	maximum = 0.0107387 (at node 28)
Injected packet length average = 1.83385
Accepted packet length average = 1.83385
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.2613 (1 samples)
	minimum = 6 (1 samples)
	maximum = 844 (1 samples)
Network latency average = 20.3072 (1 samples)
	minimum = 6 (1 samples)
	maximum = 818 (1 samples)
Flit latency average = 24.1222 (1 samples)
	minimum = 6 (1 samples)
	maximum = 816 (1 samples)
Fragmentation average = 0.525526 (1 samples)
	minimum = 0 (1 samples)
	maximum = 611 (1 samples)
Injected packet rate average = 0.00354009 (1 samples)
	minimum = 0.00311814 (1 samples)
	maximum = 0.00403545 (1 samples)
Accepted packet rate average = 0.00354009 (1 samples)
	minimum = 0.00311814 (1 samples)
	maximum = 0.00403545 (1 samples)
Injected flit rate average = 0.006492 (1 samples)
	minimum = 0.00401835 (1 samples)
	maximum = 0.00856037 (1 samples)
Accepted flit rate average = 0.006492 (1 samples)
	minimum = 0.00312443 (1 samples)
	maximum = 0.0107387 (1 samples)
Injected packet size average = 1.83385 (1 samples)
Accepted packet size average = 1.83385 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 26 sec (866 sec)
gpgpu_simulation_rate = 31481 (inst/sec)
gpgpu_simulation_rate = 1539 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 29266
gpu_sim_insn = 20971571
gpu_ipc =     716.5848
gpu_tot_sim_cycle = 1706529
gpu_tot_sim_insn = 48234548
gpu_tot_ipc =      28.2647
gpu_tot_issued_cta = 131072
max_total_param_size = 0
gpu_stall_dramfull = 343311
gpu_stall_icnt2sh    = 2583
partiton_reqs_in_parallel = 643852
partiton_reqs_in_parallel_total    = 24107533
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.5039
partiton_reqs_in_parallel_util = 643852
partiton_reqs_in_parallel_util_total    = 24107533
gpu_sim_cycle_parition_util = 29266
gpu_tot_sim_cycle_parition_util    = 1110683
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7127
partiton_replys_in_parallel = 65606
partiton_replys_in_parallel_total    = 196723
L2_BW  =     212.4786 GB/Sec
L2_BW_total  =      14.5703 GB/Sec
gpu_total_sim_rate=51258

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1769506
	L1I_total_cache_misses = 4480
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 851968
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 850176
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1765026
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 851968
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1769506
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4245, 4071, 4083, 4037, 4148, 4071, 4190, 4040, 4123, 4034, 4095, 4007, 4127, 3956, 4063, 3918, 4158, 3900, 4027, 3885, 4063, 3983, 4027, 3867, 3965, 3900, 4038, 3868, 4036, 3834, 4005, 3800, 
gpgpu_n_tot_thrd_icount = 102762560
gpgpu_n_tot_w_icount = 3211330
gpgpu_n_stall_shd_mem = 433566
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65548
gpgpu_n_mem_write_global = 196612
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1048588
gpgpu_n_store_insn = 3145729
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13631488
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 196588
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:367815	W0_Idle:59237954	W0_Scoreboard:1441073	W1:66	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:3211255	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524368 {8:65546,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12058784 {40:65540,72:131072,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2621840 {40:65546,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572896 {8:196612,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 1608 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 1678116 
mrq_lat_table:27088 	2475 	3705 	9251 	16072 	27939 	41569 	71776 	68074 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	68734 	44488 	130901 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	100642 	9135 	7623 	4853 	74643 	42239 	16113 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	53531 	11617 	405 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	73341 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	10 	138 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 40.599998 33.812500 29.981133 33.104168 35.454544 38.000000 35.568180 33.255318 37.190475 39.174999 49.935482 49.774193 40.351353 38.230770 34.404255 37.534885 
dram[1]: 36.727272 39.634148 31.137255 35.355556 39.125000 39.150002 34.644444 33.191490 35.522728 37.285713 46.666668 48.031250 40.378380 46.593750 33.645832 32.938774 
dram[2]: 35.282608 29.925926 31.176470 33.104168 35.568180 34.622223 33.297871 34.688889 38.243904 38.121952 43.942856 45.264706 38.307693 39.263157 31.588236 34.382980 
dram[3]: 36.909092 31.784313 31.137255 33.702129 35.500000 39.000000 33.255318 34.733334 38.097561 39.099998 47.906250 48.062500 38.282051 39.236843 35.086956 34.340427 
dram[4]: 41.615383 39.439026 33.723404 31.137255 37.285713 34.822224 34.666668 31.299999 42.297298 39.150002 46.393940 51.166668 39.210526 40.378380 33.081635 32.400002 
dram[5]: 31.764706 34.489361 27.754387 31.760000 37.261906 34.733334 30.666666 34.021740 40.076923 39.075001 46.606060 45.235294 40.324326 39.184212 33.729168 31.134615 
dram[6]: 35.086956 33.812500 29.388889 32.958332 36.302326 34.733334 32.395832 34.799999 41.210526 40.000000 41.513512 51.133335 38.179485 38.230770 33.729168 33.061226 
dram[7]: 35.347828 34.553192 33.808510 32.326530 37.095238 39.075001 29.452829 30.607843 39.049999 39.125000 46.484848 43.914288 42.628571 36.439026 34.446808 33.666668 
dram[8]: 33.854168 32.380001 35.266666 33.041668 34.644444 41.157894 27.298246 34.577778 39.871796 40.051281 49.225807 46.272728 37.625000 36.609756 35.195652 33.666668 
dram[9]: 36.111111 33.061226 28.854546 33.062500 37.238094 40.153847 32.604168 30.568628 41.263157 40.205128 51.066666 47.875000 37.599998 35.785713 35.977779 29.944445 
dram[10]: 29.944445 43.918919 33.808510 34.456520 38.073170 35.522728 31.219999 30.627451 37.261906 37.238094 48.062500 46.575756 39.526318 40.621620 32.400002 35.195652 
average row locality = 275981/7589 = 36.365925
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       476       475       456       456       448       448       448       448       448       448       446       446       446       446       475       475 
dram[1]:       474       475       456       456       448       448       448       448       448       448       446       445       446       446       475       475 
dram[2]:       475       475       456       456       448       448       448       448       448       448       445       445       446       446       475       475 
dram[3]:       475       475       455       455       448       448       448       448       448       448       445       445       446       446       475       475 
dram[4]:       475       475       455       455       448       448       448       448       448       448       445       445       446       446       478       477 
dram[5]:       475       475       456       455       448       448       448       448       448       448       446       445       446       446       477       477 
dram[6]:       474       474       455       455       449       448       448       448       448       448       445       445       446       446       477       477 
dram[7]:       475       475       455       455       448       448       448       448       448       448       445       445       446       446       476       476 
dram[8]:       475       474       455       455       448       448       448       448       448       448       445       445       448       448       476       476 
dram[9]:       474       474       455       455       448       448       448       448       448       448       445       445       448       448       476       476 
dram[10]:       474       474       455       455       448       448       448       448       448       448       445       445       448       448       476       476 
total reads: 80118
bank skew: 478/445 = 1.07
chip skew: 7286/7280 = 1.00
number of total write accesses:
dram[0]:      1148      1148      1133      1133      1112      1110      1117      1115      1114      1119      1102      1097      1047      1045      1142      1139 
dram[1]:      1142      1150      1132      1135      1117      1118      1111      1112      1115      1118      1094      1092      1048      1045      1140      1139 
dram[2]:      1148      1141      1134      1133      1117      1110      1117      1113      1120      1115      1093      1094      1048      1046      1136      1141 
dram[3]:      1149      1146      1133      1129      1114      1112      1115      1115      1114      1116      1088      1093      1047      1045      1139      1139 
dram[4]:      1148      1142      1130      1133      1118      1119      1112      1117      1117      1118      1086      1090      1044      1048      1143      1143 
dram[5]:      1145      1146      1126      1133      1117      1115      1116      1117      1115      1115      1092      1093      1046      1043      1142      1142 
dram[6]:      1140      1149      1132      1127      1112      1115      1107      1118      1118      1112      1091      1089      1043      1045      1142      1143 
dram[7]:      1151      1149      1134      1129      1110      1115      1113      1113      1114      1117      1089      1092      1046      1048      1143      1140 
dram[8]:      1150      1145      1132      1131      1111      1116      1108      1108      1107      1114      1081      1082      1057      1053      1143      1140 
dram[9]:      1151      1146      1132      1132      1116      1118      1117      1111      1120      1120      1087      1087      1056      1055      1143      1141 
dram[10]:      1143      1151      1134      1130      1113      1115      1113      1114      1117      1116      1093      1092      1054      1055      1144      1143 
total reads: 195863
bank skew: 1151/1043 = 1.10
chip skew: 17832/17778 = 1.00
average mf latency per bank:
dram[0]:       1724      1730       772       789      2423      2437      1970      1999       911       929      1762      1763      1617      1626       896       913
dram[1]:       1776      1778       784       790      2431      2398      1989      1993       922       897      1821      1819      1603      1606       907       912
dram[2]:       1766      1779       775       778      2339      2350      2141      2145       894       897      1777      1788      1832      1843       906       904
dram[3]:       1769      1772       771       803      2319      2318      2146      2058       919       917      1793      1796      1825      1831       911       910
dram[4]:       1777      1771       795       782      2538      2526      2070      2068       922       903      1804      1781      1751      1496       945       929
dram[5]:       1769      1771       778       785      2534      2530      2062      2065       913       919      1629      1627      1499      1500       930       948
dram[6]:       1765      1762       779       782      2556      2545      2073      2062       908       907      1618      1627      1490      1491       936       925
dram[7]:       1812      1812       778       776      2561      2549      2265      2261       917       904      1638      1597      1490      1503       938       924
dram[8]:       1787      1631       834       834      2541      2535      2210      2221       894       891      1583      1573      1564      1564       862       860
dram[9]:       1640      1645       831       850      2541      2549      2072      1929       943       944      1589      1582      1577      1569       916       907
dram[10]:       1640      1636       836       757      2439      2437      1914      1918       935       928      1774      1778      1565      1569       904       911
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057626 n_act=676 n_pre=660 n_req=25106 n_rd=29140 n_write=29948 bw_util=0.05579
n_activity=149762 dram_eff=0.7891
bk0: 1904a 2062682i bk1: 1900a 2061614i bk2: 1824a 2064605i bk3: 1824a 2064210i bk4: 1792a 2065090i bk5: 1792a 2065252i bk6: 1792a 2064204i bk7: 1792a 2063780i bk8: 1792a 2065238i bk9: 1792a 2064281i bk10: 1784a 2064327i bk11: 1784a 2064529i bk12: 1784a 2066664i bk13: 1784a 2066039i bk14: 1900a 2063116i bk15: 1900a 2063291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8247
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057717 n_act=670 n_pre=654 n_req=25090 n_rd=29128 n_write=29881 bw_util=0.05572
n_activity=149646 dram_eff=0.7886
bk0: 1896a 2062927i bk1: 1900a 2061616i bk2: 1824a 2064821i bk3: 1824a 2064169i bk4: 1792a 2065477i bk5: 1792a 2064691i bk6: 1792a 2063864i bk7: 1792a 2063503i bk8: 1792a 2066064i bk9: 1792a 2064811i bk10: 1784a 2065479i bk11: 1780a 2065008i bk12: 1784a 2066463i bk13: 1784a 2066329i bk14: 1900a 2063300i bk15: 1900a 2062243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82148
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057564 n_act=706 n_pre=690 n_req=25088 n_rd=29128 n_write=29962 bw_util=0.0558
n_activity=150096 dram_eff=0.7874
bk0: 1900a 2061410i bk1: 1900a 2060958i bk2: 1824a 2064221i bk3: 1824a 2064039i bk4: 1792a 2065091i bk5: 1792a 2064691i bk6: 1792a 2064036i bk7: 1792a 2063583i bk8: 1792a 2064528i bk9: 1792a 2064829i bk10: 1780a 2065578i bk11: 1780a 2064988i bk12: 1784a 2067099i bk13: 1784a 2066279i bk14: 1900a 2063262i bk15: 1900a 2062944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81121
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057674 n_act=684 n_pre=668 n_req=25074 n_rd=29120 n_write=29904 bw_util=0.05573
n_activity=149887 dram_eff=0.7876
bk0: 1900a 2062113i bk1: 1900a 2061717i bk2: 1820a 2064827i bk3: 1820a 2064370i bk4: 1792a 2065338i bk5: 1792a 2065006i bk6: 1792a 2063819i bk7: 1792a 2063992i bk8: 1792a 2065892i bk9: 1792a 2065020i bk10: 1780a 2064488i bk11: 1780a 2064281i bk12: 1784a 2066873i bk13: 1784a 2066051i bk14: 1900a 2062944i bk15: 1900a 2062083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82054
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057638 n_act=674 n_pre=658 n_req=25093 n_rd=29140 n_write=29940 bw_util=0.05579
n_activity=149854 dram_eff=0.7885
bk0: 1900a 2062270i bk1: 1900a 2062359i bk2: 1820a 2064719i bk3: 1820a 2064058i bk4: 1792a 2066268i bk5: 1792a 2064510i bk6: 1792a 2064109i bk7: 1792a 2062910i bk8: 1792a 2065629i bk9: 1792a 2064865i bk10: 1780a 2064542i bk11: 1780a 2064918i bk12: 1784a 2066971i bk13: 1784a 2066071i bk14: 1912a 2063081i bk15: 1908a 2062298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82377
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057568 n_act=710 n_pre=694 n_req=25089 n_rd=29144 n_write=29934 bw_util=0.05579
n_activity=150274 dram_eff=0.7863
bk0: 1900a 2061630i bk1: 1900a 2061013i bk2: 1824a 2064661i bk3: 1820a 2064024i bk4: 1792a 2065224i bk5: 1792a 2064521i bk6: 1792a 2063774i bk7: 1792a 2063202i bk8: 1792a 2065293i bk9: 1792a 2064363i bk10: 1784a 2065502i bk11: 1780a 2064471i bk12: 1784a 2066018i bk13: 1784a 2065506i bk14: 1908a 2062771i bk15: 1908a 2062279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81867
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057637 n_act=696 n_pre=680 n_req=25066 n_rd=29132 n_write=29905 bw_util=0.05575
n_activity=149568 dram_eff=0.7894
bk0: 1896a 2062129i bk1: 1896a 2060964i bk2: 1820a 2063785i bk3: 1820a 2064388i bk4: 1796a 2065399i bk5: 1792a 2064522i bk6: 1792a 2063998i bk7: 1792a 2063195i bk8: 1792a 2064872i bk9: 1792a 2064317i bk10: 1780a 2064874i bk11: 1780a 2065114i bk12: 1784a 2066309i bk13: 1784a 2065382i bk14: 1908a 2062698i bk15: 1908a 2062494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81293
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057579 n_act=694 n_pre=678 n_req=25085 n_rd=29128 n_write=29971 bw_util=0.05581
n_activity=149903 dram_eff=0.7885
bk0: 1900a 2061661i bk1: 1900a 2061244i bk2: 1820a 2064654i bk3: 1820a 2063334i bk4: 1792a 2065137i bk5: 1792a 2064897i bk6: 1792a 2062620i bk7: 1792a 2063582i bk8: 1792a 2064749i bk9: 1792a 2064171i bk10: 1780a 2064908i bk11: 1780a 2064282i bk12: 1784a 2066149i bk13: 1784a 2065271i bk14: 1904a 2062962i bk15: 1904a 2062151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057652 n_act=693 n_pre=677 n_req=25063 n_rd=29140 n_write=29888 bw_util=0.05574
n_activity=149234 dram_eff=0.7911
bk0: 1900a 2061336i bk1: 1896a 2061187i bk2: 1820a 2064919i bk3: 1820a 2063859i bk4: 1792a 2064808i bk5: 1792a 2064258i bk6: 1792a 2063947i bk7: 1792a 2063255i bk8: 1792a 2065158i bk9: 1792a 2064454i bk10: 1780a 2064052i bk11: 1780a 2064168i bk12: 1792a 2065521i bk13: 1792a 2065686i bk14: 1904a 2063411i bk15: 1904a 2062198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.79692
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057571 n_act=697 n_pre=681 n_req=25116 n_rd=29136 n_write=29965 bw_util=0.05581
n_activity=149663 dram_eff=0.7898
bk0: 1896a 2061469i bk1: 1896a 2060945i bk2: 1820a 2063856i bk3: 1820a 2063885i bk4: 1792a 2065584i bk5: 1792a 2064875i bk6: 1792a 2063117i bk7: 1792a 2063112i bk8: 1792a 2064771i bk9: 1792a 2064051i bk10: 1780a 2064780i bk11: 1780a 2064522i bk12: 1792a 2065727i bk13: 1792a 2065439i bk14: 1904a 2063196i bk15: 1904a 2062589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8107
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057606 n_act=690 n_pre=674 n_req=25111 n_rd=29136 n_write=29944 bw_util=0.05579
n_activity=149243 dram_eff=0.7917
bk0: 1896a 2061696i bk1: 1896a 2062081i bk2: 1820a 2064770i bk3: 1820a 2064224i bk4: 1792a 2065751i bk5: 1792a 2065128i bk6: 1792a 2062847i bk7: 1792a 2061991i bk8: 1792a 2064700i bk9: 1792a 2064082i bk10: 1780a 2064440i bk11: 1780a 2063494i bk12: 1792a 2065847i bk13: 1792a 2065149i bk14: 1904a 2063184i bk15: 1904a 2062293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8094

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11954, Miss = 3643, Miss_rate = 0.305, Pending_hits = 7568, Reservation_fails = 136
L2_cache_bank[1]: Access = 11928, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7523, Reservation_fails = 214
L2_cache_bank[2]: Access = 11912, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7524, Reservation_fails = 190
L2_cache_bank[3]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7543, Reservation_fails = 196
L2_cache_bank[4]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7533, Reservation_fails = 164
L2_cache_bank[5]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7503, Reservation_fails = 181
L2_cache_bank[6]: Access = 11908, Miss = 3640, Miss_rate = 0.306, Pending_hits = 7528, Reservation_fails = 190
L2_cache_bank[7]: Access = 11910, Miss = 3640, Miss_rate = 0.306, Pending_hits = 7520, Reservation_fails = 156
L2_cache_bank[8]: Access = 11941, Miss = 3643, Miss_rate = 0.305, Pending_hits = 7545, Reservation_fails = 211
L2_cache_bank[9]: Access = 11938, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7547, Reservation_fails = 134
L2_cache_bank[10]: Access = 11940, Miss = 3644, Miss_rate = 0.305, Pending_hits = 7539, Reservation_fails = 176
L2_cache_bank[11]: Access = 11938, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7551, Reservation_fails = 173
L2_cache_bank[12]: Access = 11913, Miss = 3642, Miss_rate = 0.306, Pending_hits = 7495, Reservation_fails = 189
L2_cache_bank[13]: Access = 11938, Miss = 3641, Miss_rate = 0.305, Pending_hits = 7534, Reservation_fails = 194
L2_cache_bank[14]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7516, Reservation_fails = 227
L2_cache_bank[15]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7514, Reservation_fails = 166
L2_cache_bank[16]: Access = 11928, Miss = 3643, Miss_rate = 0.305, Pending_hits = 7507, Reservation_fails = 153
L2_cache_bank[17]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7506, Reservation_fails = 136
L2_cache_bank[18]: Access = 11927, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7548, Reservation_fails = 144
L2_cache_bank[19]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7512, Reservation_fails = 150
L2_cache_bank[20]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7532, Reservation_fails = 160
L2_cache_bank[21]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7547, Reservation_fails = 137
L2_total_cache_accesses = 262329
L2_total_cache_misses = 80118
L2_total_cache_miss_rate = 0.3054
L2_total_cache_pending_hits = 165635
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44377
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1788
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 135
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65548
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196612
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=328497
icnt_total_pkts_simt_to_mem=590015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.46463
	minimum = 6
	maximum = 67
Network latency average = 8.32115
	minimum = 6
	maximum = 60
Slowest packet = 393447
Flit latency average = 8.33871
	minimum = 6
	maximum = 60
Slowest flit = 721522
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0448358
	minimum = 0.0399453 (at node 0)
	maximum = 0.0513241 (at node 39)
Accepted packet rate average = 0.0448358
	minimum = 0.0399453 (at node 0)
	maximum = 0.0513241 (at node 39)
Injected flit rate average = 0.0673128
	minimum = 0.0399453 (at node 0)
	maximum = 0.104083 (at node 39)
Accepted flit rate average= 0.0673128
	minimum = 0.0508457 (at node 31)
	maximum = 0.0805057 (at node 7)
Injected packet length average = 1.50132
Accepted packet length average = 1.50132
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.363 (2 samples)
	minimum = 6 (2 samples)
	maximum = 455.5 (2 samples)
Network latency average = 14.3142 (2 samples)
	minimum = 6 (2 samples)
	maximum = 439 (2 samples)
Flit latency average = 16.2305 (2 samples)
	minimum = 6 (2 samples)
	maximum = 438 (2 samples)
Fragmentation average = 0.262763 (2 samples)
	minimum = 0 (2 samples)
	maximum = 305.5 (2 samples)
Injected packet rate average = 0.024188 (2 samples)
	minimum = 0.0215317 (2 samples)
	maximum = 0.0276798 (2 samples)
Accepted packet rate average = 0.024188 (2 samples)
	minimum = 0.0215317 (2 samples)
	maximum = 0.0276798 (2 samples)
Injected flit rate average = 0.0369024 (2 samples)
	minimum = 0.0219818 (2 samples)
	maximum = 0.0563219 (2 samples)
Accepted flit rate average = 0.0369024 (2 samples)
	minimum = 0.0269851 (2 samples)
	maximum = 0.0456222 (2 samples)
Injected packet size average = 1.52565 (2 samples)
Accepted packet size average = 1.52565 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 41 sec (941 sec)
gpgpu_simulation_rate = 51258 (inst/sec)
gpgpu_simulation_rate = 1813 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 41374
gpu_sim_insn = 23068682
gpu_ipc =     557.5647
gpu_tot_sim_cycle = 1970053
gpu_tot_sim_insn = 71303230
gpu_tot_ipc =      36.1936
gpu_tot_issued_cta = 196608
max_total_param_size = 0
gpu_stall_dramfull = 343312
gpu_stall_icnt2sh    = 16515
partiton_reqs_in_parallel = 910227
partiton_reqs_in_parallel_total    = 24751385
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.0258
partiton_reqs_in_parallel_util = 910227
partiton_reqs_in_parallel_util_total    = 24751385
gpu_sim_cycle_parition_util = 41374
gpu_tot_sim_cycle_parition_util    = 1139949
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7228
partiton_replys_in_parallel = 196668
partiton_replys_in_parallel_total    = 262329
L2_BW  =     450.5482 GB/Sec
L2_BW_total  =      22.0835 GB/Sec
gpu_total_sim_rate=62933

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2555944
	L1I_total_cache_misses = 6272
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1114112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1112320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2549672
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6272
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1114112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2555944
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6270, 6042, 6054, 6008, 6146, 6015, 6188, 5984, 6121, 6005, 6093, 5978, 6125, 5927, 6034, 5862, 6156, 5871, 5971, 5883, 6034, 5954, 5998, 5838, 5909, 5844, 6009, 5839, 6034, 5778, 5976, 5744, 
gpgpu_n_tot_thrd_icount = 150997440
gpgpu_n_tot_w_icount = 4718670
gpgpu_n_stall_shd_mem = 435014
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 196620
gpgpu_n_mem_write_global = 262152
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3145740
gpgpu_n_store_insn = 4194309
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17825792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198036
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:421233	W0_Idle:59300561	W0_Scoreboard:2395558	W1:78	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:4718583	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1572944 {8:196618,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16777536 {40:65544,72:196608,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_coretomem[INST_ACC_R] = 1576 {8:197,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12059024 {40:65546,72:131072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2097216 {8:262152,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_memtocore[INST_ACC_R] = 26792 {136:197,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 1018 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 1970052 
mrq_lat_table:62230 	4238 	6484 	13992 	24020 	41271 	60341 	74676 	68075 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	188106 	121706 	130923 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13 	262713 	29696 	9440 	4953 	86752 	42242 	16113 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	136533 	56465 	3624 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	138 	12 	138 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 18.573914 17.225807 16.967480 18.156521 17.773912 19.074766 18.123894 18.590910 17.406780 19.046297 19.485714 19.485714 17.172413 17.456141 17.700001 18.469564 
dram[1]: 17.595041 18.745613 16.838709 18.810810 18.432432 19.320755 18.378378 18.258928 17.125000 18.690908 19.046728 19.757282 18.952381 19.509804 17.848740 17.409836 
dram[2]: 17.941177 16.511627 16.704000 16.975609 18.590910 18.214285 17.791304 18.241072 17.895653 18.026316 18.333334 19.037384 18.256880 18.425926 17.088709 18.631578 
dram[3]: 18.573914 17.775000 16.934959 17.206612 18.088495 18.743120 18.250000 18.761467 17.869566 18.672728 19.169811 18.688074 17.767857 18.256880 18.000000 18.145300 
dram[4]: 19.062500 19.180180 17.777779 17.495798 18.770641 18.953703 16.762295 17.347458 17.886957 18.203539 19.323809 20.360001 17.610619 19.320389 17.459017 17.595041 
dram[5]: 17.063999 18.547827 15.877863 17.948277 18.432432 18.572727 17.041666 17.956141 18.663637 18.540541 19.028038 19.207546 17.304348 17.155172 17.308943 17.300814 
dram[6]: 17.865545 18.247864 16.401575 17.635593 18.405405 18.590910 17.568966 19.311321 18.700001 17.406780 18.026548 18.518183 17.456141 18.256880 16.896826 17.890757 
dram[7]: 18.591305 18.573914 18.113043 17.922413 18.706423 19.466667 17.452991 18.070797 17.869566 18.853210 18.151785 18.187500 19.134615 18.598131 17.308943 17.426229 
dram[8]: 17.957983 17.516394 18.113043 17.948277 17.594828 19.682692 16.062992 17.747826 17.512821 18.681818 18.623854 18.796297 16.966103 17.391304 17.733334 17.300814 
dram[9]: 17.112000 17.483606 16.531746 18.113043 18.423424 19.682692 18.590910 18.369370 17.449152 18.889908 19.188679 18.842592 17.857143 18.018019 18.344828 17.426229 
dram[10]: 16.143940 19.089285 17.803419 18.095652 18.733946 18.925926 17.313559 17.773912 16.580645 16.723577 19.390476 19.216982 17.699116 18.691589 17.300814 17.882353 
average row locality = 363359/20125 = 18.055105
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       860       859       832       832       816       816       816       816       816       816       814       814       815       814       854       854 
dram[1]:       858       859       832       832       816       816       816       816       816       816       814       813       814       814       854       854 
dram[2]:       859       859       832       832       816       816       816       816       816       816       813       813       814       814       854       854 
dram[3]:       859       859       830       830       816       816       816       816       816       816       813       813       814       814       854       854 
dram[4]:       859       859       830       830       816       816       816       816       816       816       813       813       814       814       857       857 
dram[5]:       859       859       831       830       816       816       816       816       816       816       814       813       814       814       857       857 
dram[6]:       858       858       830       830       817       816       816       816       816       816       813       813       814       814       857       857 
dram[7]:       859       859       830       830       816       816       816       816       816       816       813       813       814       814       857       857 
dram[8]:       859       858       830       830       816       816       816       816       816       816       813       813       816       816       856       856 
dram[9]:       859       858       830       830       816       816       816       816       816       816       813       813       816       816       856       856 
dram[10]:       858       858       830       830       816       816       816       816       816       816       813       813       816       816       856       856 
total reads: 145657
bank skew: 860/813 = 1.06
chip skew: 13244/13236 = 1.00
number of total write accesses:
dram[0]:      1276      1277      1255      1256      1228      1225      1232      1229      1238      1241      1232      1232      1177      1176      1270      1270 
dram[1]:      1271      1278      1256      1256      1230      1232      1224      1229      1239      1240      1224      1222      1176      1176      1270      1270 
dram[2]:      1276      1271      1256      1256      1229      1224      1230      1227      1242      1239      1222      1224      1176      1176      1265      1270 
dram[3]:      1277      1274      1253      1252      1228      1227      1228      1229      1239      1238      1219      1224      1176      1176      1270      1269 
dram[4]:      1276      1270      1250      1252      1230      1231      1229      1231      1241      1241      1216      1223      1176      1176      1273      1272 
dram[5]:      1274      1274      1249      1252      1230      1227      1229      1231      1237      1242      1222      1223      1176      1176      1272      1271 
dram[6]:      1268      1277      1253      1251      1226      1229      1222      1231      1241      1238      1224      1224      1176      1176      1272      1272 
dram[7]:      1279      1277      1253      1249      1223      1228      1226      1226      1239      1239      1220      1224      1176      1176      1272      1269 
dram[8]:      1278      1279      1253      1252      1225      1231      1224      1225      1233      1239      1217      1217      1186      1184      1272      1272 
dram[9]:      1280      1275      1253      1253      1229      1231      1229      1223      1243      1243      1221      1222      1184      1184      1272      1270 
dram[10]:      1273      1280      1253      1251      1226      1228      1227      1228      1240      1241      1223      1224      1184      1184      1272      1272 
total reads: 217702
bank skew: 1280/1176 = 1.09
chip skew: 19814/19776 = 1.00
average mf latency per bank:
dram[0]:       1436      1443       712       727      1972      1983      1629      1652       816       834      1459      1459      1341      1349       807       821
dram[1]:       1474      1479       719       729      1982      1957      1643      1645       825       808      1505      1503      1333      1335       815       819
dram[2]:       1469      1476       714       719      1912      1919      1759      1763       805       809      1471      1479      1505      1513       814       814
dram[3]:       1471      1474       712       737      1895      1894      1764      1698       822       823      1480      1486      1498      1502       816       818
dram[4]:       1476      1472       730       722      2065      2055      1702      1704       824       812      1489      1471      1441      1254       842       833
dram[5]:       1469      1472       717       725      2060      2060      1699      1701       819       822      1358      1357      1253      1252       833       848
dram[6]:       1466      1468       717       720      2076      2069      1704      1702       815       816      1348      1355      1244      1247       836       831
dram[7]:       1504      1506       717       718      2082      2073      1854      1852       821       814      1364      1334      1246      1259       837       829
dram[8]:       1484      1362       759       761      2064      2060      1809      1817       802       802      1317      1312      1305      1304       781       781
dram[9]:       1371      1376       758       774      2067      2074      1709      1598       842       844      1325      1321      1314      1309       822       818
dram[10]:       1369      1371       761       702      1986      1986      1585      1588       835       831      1467      1470      1304      1309       812       821
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100349 n_act=1824 n_pre=1808 n_req=33058 n_rd=52976 n_write=37917 bw_util=0.08282
n_activity=222498 dram_eff=0.817
bk0: 3440a 2125452i bk1: 3436a 2123587i bk2: 3328a 2128237i bk3: 3328a 2126777i bk4: 3264a 2128706i bk5: 3264a 2128519i bk6: 3264a 2128064i bk7: 3264a 2127297i bk8: 3264a 2129164i bk9: 3264a 2127816i bk10: 3256a 2127543i bk11: 3256a 2126581i bk12: 3260a 2130028i bk13: 3256a 2128947i bk14: 3416a 2125876i bk15: 3416a 2125298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92107
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100513 n_act=1798 n_pre=1782 n_req=33033 n_rd=52960 n_write=37821 bw_util=0.08272
n_activity=222373 dram_eff=0.8165
bk0: 3432a 2125766i bk1: 3436a 2123463i bk2: 3328a 2127568i bk3: 3328a 2126613i bk4: 3264a 2129484i bk5: 3264a 2128151i bk6: 3264a 2127847i bk7: 3264a 2126654i bk8: 3264a 2129982i bk9: 3264a 2128479i bk10: 3256a 2128329i bk11: 3252a 2126658i bk12: 3256a 2130016i bk13: 3256a 2129126i bk14: 3416a 2125902i bk15: 3416a 2123514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92501
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100366 n_act=1847 n_pre=1831 n_req=33023 n_rd=52960 n_write=37870 bw_util=0.08277
n_activity=222754 dram_eff=0.8155
bk0: 3436a 2124279i bk1: 3436a 2123126i bk2: 3328a 2127922i bk3: 3328a 2126569i bk4: 3264a 2129345i bk5: 3264a 2128036i bk6: 3264a 2128814i bk7: 3264a 2127242i bk8: 3264a 2128237i bk9: 3264a 2128045i bk10: 3252a 2128791i bk11: 3252a 2127953i bk12: 3256a 2131305i bk13: 3256a 2129023i bk14: 3416a 2126450i bk15: 3416a 2125339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90665
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100466 n_act=1818 n_pre=1802 n_req=33015 n_rd=52944 n_write=37844 bw_util=0.08273
n_activity=222673 dram_eff=0.8154
bk0: 3436a 2125287i bk1: 3436a 2123858i bk2: 3320a 2128570i bk3: 3320a 2127114i bk4: 3264a 2129291i bk5: 3264a 2128321i bk6: 3264a 2127800i bk7: 3264a 2127557i bk8: 3264a 2129602i bk9: 3264a 2128262i bk10: 3252a 2127631i bk11: 3252a 2126292i bk12: 3256a 2130167i bk13: 3256a 2128571i bk14: 3416a 2126089i bk15: 3416a 2124158i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91912
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100450 n_act=1808 n_pre=1792 n_req=33029 n_rd=52968 n_write=37856 bw_util=0.08276
n_activity=222539 dram_eff=0.8163
bk0: 3436a 2124895i bk1: 3436a 2124237i bk2: 3320a 2128182i bk3: 3320a 2127015i bk4: 3264a 2130544i bk5: 3264a 2128294i bk6: 3264a 2127722i bk7: 3264a 2126238i bk8: 3264a 2129554i bk9: 3264a 2128145i bk10: 3252a 2128439i bk11: 3252a 2127829i bk12: 3256a 2130056i bk13: 3256a 2129233i bk14: 3428a 2126780i bk15: 3428a 2124680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91546
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100346 n_act=1853 n_pre=1837 n_req=33029 n_rd=52976 n_write=37862 bw_util=0.08277
n_activity=222986 dram_eff=0.8147
bk0: 3436a 2124460i bk1: 3436a 2123180i bk2: 3324a 2127905i bk3: 3320a 2126935i bk4: 3264a 2128945i bk5: 3264a 2127632i bk6: 3264a 2128009i bk7: 3264a 2126618i bk8: 3264a 2129378i bk9: 3264a 2127439i bk10: 3256a 2128743i bk11: 3252a 2127214i bk12: 3256a 2129314i bk13: 3256a 2127716i bk14: 3428a 2125987i bk15: 3428a 2125150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9129
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100347 n_act=1843 n_pre=1827 n_req=33021 n_rd=52964 n_write=37893 bw_util=0.08279
n_activity=222341 dram_eff=0.8173
bk0: 3432a 2124405i bk1: 3432a 2122661i bk2: 3320a 2127240i bk3: 3320a 2127222i bk4: 3268a 2129264i bk5: 3264a 2127970i bk6: 3264a 2128144i bk7: 3264a 2127002i bk8: 3264a 2128149i bk9: 3264a 2126269i bk10: 3252a 2128115i bk11: 3252a 2127148i bk12: 3256a 2129079i bk13: 3256a 2127842i bk14: 3428a 2125741i bk15: 3428a 2125059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91521
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100441 n_act=1809 n_pre=1793 n_req=33018 n_rd=52968 n_write=37863 bw_util=0.08277
n_activity=222522 dram_eff=0.8164
bk0: 3436a 2124531i bk1: 3436a 2123196i bk2: 3320a 2128569i bk3: 3320a 2126646i bk4: 3264a 2129333i bk5: 3264a 2128309i bk6: 3264a 2126781i bk7: 3264a 2127311i bk8: 3264a 2128304i bk9: 3264a 2127114i bk10: 3252a 2128177i bk11: 3252a 2126984i bk12: 3256a 2129600i bk13: 3256a 2128001i bk14: 3428a 2126645i bk15: 3428a 2124802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91818
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100286 n_act=1854 n_pre=1838 n_req=33030 n_rd=52972 n_write=37924 bw_util=0.08283
n_activity=222118 dram_eff=0.8184
bk0: 3436a 2124085i bk1: 3432a 2123154i bk2: 3320a 2128735i bk3: 3320a 2126769i bk4: 3264a 2128356i bk5: 3264a 2127107i bk6: 3264a 2128028i bk7: 3264a 2126346i bk8: 3264a 2129122i bk9: 3264a 2127575i bk10: 3252a 2127569i bk11: 3252a 2126622i bk12: 3264a 2128794i bk13: 3264a 2128960i bk14: 3424a 2126236i bk15: 3424a 2124071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89443
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100384 n_act=1826 n_pre=1810 n_req=33055 n_rd=52972 n_write=37882 bw_util=0.08279
n_activity=222226 dram_eff=0.8177
bk0: 3436a 2123936i bk1: 3432a 2122858i bk2: 3320a 2126973i bk3: 3320a 2126195i bk4: 3264a 2129669i bk5: 3264a 2128318i bk6: 3264a 2127623i bk7: 3264a 2126547i bk8: 3264a 2128797i bk9: 3264a 2127803i bk10: 3252a 2127785i bk11: 3252a 2126466i bk12: 3264a 2129045i bk13: 3264a 2128343i bk14: 3424a 2126202i bk15: 3424a 2124682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91015
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100370 n_act=1846 n_pre=1830 n_req=33048 n_rd=52968 n_write=37860 bw_util=0.08276
n_activity=221827 dram_eff=0.8189
bk0: 3432a 2124104i bk1: 3432a 2123792i bk2: 3320a 2128773i bk3: 3320a 2127480i bk4: 3264a 2130392i bk5: 3264a 2129048i bk6: 3264a 2127024i bk7: 3264a 2125802i bk8: 3264a 2128020i bk9: 3264a 2126584i bk10: 3252a 2128065i bk11: 3252a 2125846i bk12: 3264a 2129162i bk13: 3264a 2127960i bk14: 3424a 2126669i bk15: 3424a 2124596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90083

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20893, Miss = 6623, Miss_rate = 0.317, Pending_hits = 10514, Reservation_fails = 136
L2_cache_bank[1]: Access = 20866, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10469, Reservation_fails = 214
L2_cache_bank[2]: Access = 20850, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10457, Reservation_fails = 190
L2_cache_bank[3]: Access = 20848, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10484, Reservation_fails = 196
L2_cache_bank[4]: Access = 20848, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10469, Reservation_fails = 164
L2_cache_bank[5]: Access = 20848, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10451, Reservation_fails = 181
L2_cache_bank[6]: Access = 20842, Miss = 6618, Miss_rate = 0.318, Pending_hits = 10470, Reservation_fails = 190
L2_cache_bank[7]: Access = 20844, Miss = 6618, Miss_rate = 0.318, Pending_hits = 10474, Reservation_fails = 156
L2_cache_bank[8]: Access = 20877, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10486, Reservation_fails = 211
L2_cache_bank[9]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10491, Reservation_fails = 134
L2_cache_bank[10]: Access = 20876, Miss = 6623, Miss_rate = 0.317, Pending_hits = 10480, Reservation_fails = 176
L2_cache_bank[11]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10502, Reservation_fails = 173
L2_cache_bank[12]: Access = 20849, Miss = 6621, Miss_rate = 0.318, Pending_hits = 10427, Reservation_fails = 189
L2_cache_bank[13]: Access = 20875, Miss = 6620, Miss_rate = 0.317, Pending_hits = 10476, Reservation_fails = 194
L2_cache_bank[14]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10486, Reservation_fails = 227
L2_cache_bank[15]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10482, Reservation_fails = 166
L2_cache_bank[16]: Access = 20864, Miss = 6622, Miss_rate = 0.317, Pending_hits = 10445, Reservation_fails = 153
L2_cache_bank[17]: Access = 20862, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10449, Reservation_fails = 136
L2_cache_bank[18]: Access = 20866, Miss = 6622, Miss_rate = 0.317, Pending_hits = 10483, Reservation_fails = 144
L2_cache_bank[19]: Access = 20865, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10462, Reservation_fails = 150
L2_cache_bank[20]: Access = 20864, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10463, Reservation_fails = 160
L2_cache_bank[21]: Access = 20864, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10496, Reservation_fails = 137
L2_total_cache_accesses = 458997
L2_total_cache_misses = 145657
L2_total_cache_miss_rate = 0.3173
L2_total_cache_pending_hits = 230416
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 109104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 71918
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67326
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73730
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 196620
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262152
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 197
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=787533
icnt_total_pkts_simt_to_mem=917759
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.8396
	minimum = 6
	maximum = 82
Network latency average = 10.0273
	minimum = 6
	maximum = 69
Slowest packet = 524673
Flit latency average = 9.10732
	minimum = 6
	maximum = 67
Slowest flit = 1251397
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0950707
	minimum = 0.0845721 (at node 10)
	maximum = 0.108332 (at node 42)
Accepted packet rate average = 0.0950707
	minimum = 0.0845721 (at node 10)
	maximum = 0.108332 (at node 42)
Injected flit rate average = 0.190168
	minimum = 0.140937 (at node 10)
	maximum = 0.253692 (at node 42)
Accepted flit rate average= 0.190168
	minimum = 0.179948 (at node 34)
	maximum = 0.198922 (at node 17)
Injected packet length average = 2.00027
Accepted packet length average = 2.00027
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8552 (3 samples)
	minimum = 6 (3 samples)
	maximum = 331 (3 samples)
Network latency average = 12.8852 (3 samples)
	minimum = 6 (3 samples)
	maximum = 315.667 (3 samples)
Flit latency average = 13.8561 (3 samples)
	minimum = 6 (3 samples)
	maximum = 314.333 (3 samples)
Fragmentation average = 0.175175 (3 samples)
	minimum = 0 (3 samples)
	maximum = 203.667 (3 samples)
Injected packet rate average = 0.0478155 (3 samples)
	minimum = 0.0425452 (3 samples)
	maximum = 0.0545637 (3 samples)
Accepted packet rate average = 0.0478155 (3 samples)
	minimum = 0.0425452 (3 samples)
	maximum = 0.0545637 (3 samples)
Injected flit rate average = 0.0879908 (3 samples)
	minimum = 0.0616337 (3 samples)
	maximum = 0.122112 (3 samples)
Accepted flit rate average = 0.0879908 (3 samples)
	minimum = 0.0779728 (3 samples)
	maximum = 0.0967221 (3 samples)
Injected packet size average = 1.84021 (3 samples)
Accepted packet size average = 1.84021 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 53 sec (1133 sec)
gpgpu_simulation_rate = 62933 (inst/sec)
gpgpu_simulation_rate = 1738 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 29602
gpu_sim_insn = 20971622
gpu_ipc =     708.4529
gpu_tot_sim_cycle = 2221805
gpu_tot_sim_insn = 92274852
gpu_tot_ipc =      41.5315
gpu_tot_issued_cta = 262144
max_total_param_size = 0
gpu_stall_dramfull = 343312
gpu_stall_icnt2sh    = 16614
partiton_reqs_in_parallel = 651244
partiton_reqs_in_parallel_total    = 25661612
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.8430
partiton_reqs_in_parallel_util = 651244
partiton_reqs_in_parallel_util_total    = 25661612
gpu_sim_cycle_parition_util = 29602
gpu_tot_sim_cycle_parition_util    = 1181323
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7296
partiton_replys_in_parallel = 65564
partiton_replys_in_parallel_total    = 458997
L2_BW  =     209.9324 GB/Sec
L2_BW_total  =      22.3782 GB/Sec
gpu_total_sim_rate=75635

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3342432
	L1I_total_cache_misses = 6274
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1638400
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1636608
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3336158
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6274
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1638400
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3342432
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7972, 7721, 7756, 7687, 7848, 7694, 7890, 7663, 7823, 7684, 7795, 7657, 7827, 7606, 7736, 7518, 7858, 7527, 7673, 7539, 7736, 7610, 7700, 7494, 7611, 7500, 7711, 7472, 7713, 7411, 7655, 7377, 
gpgpu_n_tot_thrd_icount = 195041280
gpgpu_n_tot_w_icount = 6095040
gpgpu_n_stall_shd_mem = 435014
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 262180
gpgpu_n_mem_write_global = 262154
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4194340
gpgpu_n_store_insn = 4194311
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26214400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198036
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:565948	W0_Idle:59304543	W0_Scoreboard:2658633	W1:192	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:6094839	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2097392 {8:262174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16777616 {40:65546,72:196608,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_coretomem[INST_ACC_R] = 1592 {8:199,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14681264 {40:131102,72:131072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2097232 {8:262154,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_memtocore[INST_ACC_R] = 27064 {136:199,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 918 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2215105 
mrq_lat_table:72376 	4381 	6537 	14092 	26004 	41278 	60341 	74676 	68075 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	247671 	127697 	130929 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17 	327876 	30083 	9442 	4953 	86752 	42242 	16121 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	187206 	71334 	3642 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	2 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	198 	12 	138 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 16.793894 15.714286 14.111111 14.896552 13.875817 14.331081 18.033897 18.478260 13.254659 14.152318 15.007092 15.007092 15.398497 15.730769 14.207792 14.684564 
dram[1]: 16.007299 16.930769 14.025974 15.211267 14.173333 14.881119 18.275862 18.162394 13.098160 14.145696 14.734265 15.136691 16.900826 17.330509 14.300653 14.025641 
dram[2]: 16.288889 15.131035 13.757962 14.117647 14.072847 13.856209 17.716667 18.145300 13.705129 13.598726 14.312925 14.727273 16.360001 16.491936 13.816456 14.783784 
dram[3]: 16.793894 16.154411 13.732484 14.084968 14.160000 14.344595 17.848740 18.640350 13.512658 13.947712 15.217391 14.929078 15.976562 16.360001 14.394737 14.214286 
dram[4]: 17.179688 17.267717 14.449664 14.084968 14.364865 14.275167 16.732283 17.292683 13.525316 13.698718 15.306569 15.939394 15.852714 17.184874 13.898734 14.148387 
dram[5]: 15.581560 16.770992 13.048485 14.366667 14.173333 14.248322 17.000000 17.873949 13.941176 13.883117 15.136691 15.246377 15.610687 15.492424 13.805032 13.961783 
dram[6]: 16.222221 16.065693 13.391304 14.360000 13.967105 14.072847 17.504131 19.162163 13.967320 13.421384 14.431507 15.028571 15.730769 16.360001 13.466258 14.161290 
dram[7]: 16.809160 16.793894 14.469799 14.739726 14.513699 14.750000 17.393442 17.983051 13.512658 14.046053 14.590278 14.618055 16.909090 16.626017 13.968153 14.038462 
dram[8]: 16.303703 15.949275 14.469799 14.463087 13.862745 15.085107 16.060606 17.674999 13.306250 13.954248 14.879433 14.985714 15.132353 15.458647 14.233767 13.961783 
dram[9]: 15.617022 16.154411 13.308642 14.666667 14.358109 15.302158 18.478260 18.267241 13.122700 13.711538 15.231884 15.021428 15.815385 15.937984 14.613334 14.038462 
dram[10]: 14.744967 17.476191 14.469799 14.653061 14.534246 14.853147 17.268293 17.700001 12.491228 12.570588 15.357664 15.253623 15.694656 16.448000 13.879746 14.326797 
average row locality = 375792/24957 = 15.057579
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       908       907       880       880       864       864       864       864       864       864       860       860       855       853       902       902 
dram[1]:       906       907       880       880       864       864       864       864       864       864       859       858       853       853       902       902 
dram[2]:       907       907       880       880       864       864       864       864       864       864       858       858       853       853       902       902 
dram[3]:       907       907       878       878       864       864       864       864       864       864       858       858       853       853       902       903 
dram[4]:       907       907       878       878       864       864       864       864       864       864       858       858       853       853       906       905 
dram[5]:       907       907       879       878       864       864       864       864       864       864       859       858       853       853       906       905 
dram[6]:       906       907       878       878       865       864       864       864       864       864       859       858       853       853       906       906 
dram[7]:       907       907       878       878       864       864       864       864       864       864       858       858       854       853       905       905 
dram[8]:       907       906       878       878       864       864       864       864       864       864       858       858       856       856       904       904 
dram[9]:       906       906       878       878       864       864       864       864       864       864       858       858       856       856       904       904 
dram[10]:       907       906       878       878       864       864       865       864       864       864       858       858       856       856       904       904 
total reads: 153859
bank skew: 908/853 = 1.06
chip skew: 13991/13981 = 1.00
number of total write accesses:
dram[0]:      1292      1293      1279      1280      1259      1257      1264      1261      1270      1273      1256      1256      1193      1192      1286      1286 
dram[1]:      1287      1294      1280      1280      1262      1264      1256      1261      1271      1272      1248      1246      1192      1192      1286      1286 
dram[2]:      1292      1287      1280      1280      1261      1256      1262      1259      1274      1271      1246      1248      1192      1192      1281      1286 
dram[3]:      1293      1290      1278      1277      1260      1259      1260      1261      1271      1270      1242      1247      1192      1192      1286      1286 
dram[4]:      1292      1286      1275      1277      1262      1263      1261      1263      1273      1273      1239      1246      1192      1192      1290      1288 
dram[5]:      1290      1290      1274      1277      1262      1259      1261      1263      1269      1274      1245      1246      1192      1192      1289      1287 
dram[6]:      1284      1294      1278      1276      1258      1261      1254      1263      1273      1270      1248      1246      1192      1192      1289      1289 
dram[7]:      1295      1293      1278      1274      1255      1260      1258      1258      1271      1271      1243      1247      1192      1192      1288      1285 
dram[8]:      1294      1295      1278      1277      1257      1263      1256      1257      1265      1271      1240      1240      1202      1200      1288      1288 
dram[9]:      1296      1291      1278      1278      1261      1263      1261      1255      1275      1275      1244      1245      1200      1200      1288      1286 
dram[10]:      1290      1296      1278      1276      1258      1260      1259      1260      1272      1273      1246      1247      1200      1200      1289      1288 
total reads: 221933
bank skew: 1296/1192 = 1.09
chip skew: 20197/20160 = 1.00
average mf latency per bank:
dram[0]:       1434      1440       730       745      1941      1951      1609      1631       827       845      1452      1451      1341      1348       824       838
dram[1]:       1470      1476       737       746      1949      1926      1623      1624       837       820      1496      1494      1333      1335       832       836
dram[2]:       1465      1473       731       737      1882      1889      1734      1738       818       821      1463      1471      1501      1508       831       831
dram[3]:       1467      1471       729       754      1865      1865      1739      1675       833       835      1473      1478      1493      1498       833       835
dram[4]:       1473      1469       747       740      2029      2020      1679      1682       836       824      1480      1464      1438      1256       858       850
dram[5]:       1466      1469       734       742      2026      2024      1676      1678       831       833      1354      1354      1255      1254       849       864
dram[6]:       1464      1464       734       738      2040      2034      1681      1679       827       828      1343      1352      1246      1249       852       848
dram[7]:       1500      1502       734       735      2045      2037      1825      1823       833       826      1360      1331      1248      1261       854       846
dram[8]:       1481      1363       775       777      2028      2025      1782      1790       815       814      1315      1310      1306      1305       799       798
dram[9]:       1371      1375       774       789      2031      2038      1686      1579       852       854      1322      1318      1315      1310       838       835
dram[10]:       1368      1370       777       721      1953      1954      1566      1570       846       842      1460      1462      1305      1310       829       837
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149914 n_act=2264 n_pre=2248 n_req=34188 n_rd=55964 n_write=39449 bw_util=0.08482
n_activity=243891 dram_eff=0.7824
bk0: 3632a 2179294i bk1: 3628a 2177447i bk2: 3520a 2181684i bk3: 3520a 2180032i bk4: 3456a 2181806i bk5: 3456a 2181479i bk6: 3456a 2181610i bk7: 3456a 2180776i bk8: 3456a 2182177i bk9: 3456a 2180656i bk10: 3440a 2180816i bk11: 3440a 2179863i bk12: 3420a 2183817i bk13: 3412a 2182894i bk14: 3608a 2179385i bk15: 3608a 2178762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82784
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2150096 n_act=2233 n_pre=2217 n_req=34161 n_rd=55936 n_write=39357 bw_util=0.08471
n_activity=243592 dram_eff=0.7824
bk0: 3624a 2179542i bk1: 3628a 2177235i bk2: 3520a 2181010i bk3: 3520a 2179892i bk4: 3456a 2182440i bk5: 3456a 2180970i bk6: 3456a 2181375i bk7: 3456a 2180051i bk8: 3456a 2183058i bk9: 3456a 2181458i bk10: 3436a 2181558i bk11: 3432a 2179932i bk12: 3412a 2183945i bk13: 3412a 2183082i bk14: 3608a 2179431i bk15: 3608a 2177047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83168
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149935 n_act=2289 n_pre=2273 n_req=34151 n_rd=55936 n_write=39406 bw_util=0.08475
n_activity=244304 dram_eff=0.7805
bk0: 3628a 2178076i bk1: 3628a 2176838i bk2: 3520a 2181253i bk3: 3520a 2179875i bk4: 3456a 2182322i bk5: 3456a 2180924i bk6: 3456a 2182457i bk7: 3456a 2180721i bk8: 3456a 2181333i bk9: 3456a 2180971i bk10: 3432a 2182084i bk11: 3432a 2181297i bk12: 3412a 2185225i bk13: 3412a 2182909i bk14: 3608a 2179903i bk15: 3608a 2178794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81391
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2150033 n_act=2257 n_pre=2241 n_req=34145 n_rd=55924 n_write=39384 bw_util=0.08472
n_activity=244404 dram_eff=0.7799
bk0: 3628a 2179084i bk1: 3628a 2177607i bk2: 3512a 2181968i bk3: 3512a 2180474i bk4: 3456a 2182384i bk5: 3456a 2181263i bk6: 3456a 2181354i bk7: 3456a 2181102i bk8: 3456a 2182567i bk9: 3456a 2181235i bk10: 3432a 2180988i bk11: 3432a 2179612i bk12: 3412a 2184042i bk13: 3412a 2182473i bk14: 3608a 2179646i bk15: 3612a 2177537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82599
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2150015 n_act=2248 n_pre=2232 n_req=34159 n_rd=55948 n_write=39396 bw_util=0.08476
n_activity=244086 dram_eff=0.7812
bk0: 3628a 2178760i bk1: 3628a 2178052i bk2: 3512a 2181585i bk3: 3512a 2180252i bk4: 3456a 2183517i bk5: 3456a 2181171i bk6: 3456a 2181314i bk7: 3456a 2179754i bk8: 3456a 2182485i bk9: 3456a 2181049i bk10: 3432a 2181821i bk11: 3432a 2181163i bk12: 3412a 2183959i bk13: 3412a 2183149i bk14: 3624a 2180176i bk15: 3620a 2178121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82246
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149911 n_act=2293 n_pre=2277 n_req=34159 n_rd=55956 n_write=39402 bw_util=0.08477
n_activity=244664 dram_eff=0.7795
bk0: 3628a 2178286i bk1: 3628a 2176986i bk2: 3516a 2181236i bk3: 3512a 2180258i bk4: 3456a 2181894i bk5: 3456a 2180529i bk6: 3456a 2181522i bk7: 3456a 2180056i bk8: 3456a 2182383i bk9: 3456a 2180337i bk10: 3436a 2182120i bk11: 3432a 2180554i bk12: 3412a 2183234i bk13: 3412a 2181595i bk14: 3624a 2179399i bk15: 3620a 2178565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81989
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149880 n_act=2289 n_pre=2273 n_req=34156 n_rd=55956 n_write=39441 bw_util=0.0848
n_activity=244160 dram_eff=0.7814
bk0: 3624a 2178203i bk1: 3628a 2176429i bk2: 3512a 2180541i bk3: 3512a 2180478i bk4: 3460a 2182213i bk5: 3456a 2180880i bk6: 3456a 2181770i bk7: 3456a 2180546i bk8: 3456a 2181169i bk9: 3456a 2179142i bk10: 3436a 2181399i bk11: 3432a 2180481i bk12: 3412a 2182981i bk13: 3412a 2181713i bk14: 3624a 2179130i bk15: 3624a 2178424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82217
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2150024 n_act=2242 n_pre=2226 n_req=34147 n_rd=55948 n_write=39399 bw_util=0.08476
n_activity=243832 dram_eff=0.7821
bk0: 3628a 2178304i bk1: 3628a 2177014i bk2: 3512a 2181939i bk3: 3512a 2180024i bk4: 3456a 2182445i bk5: 3456a 2181275i bk6: 3456a 2180375i bk7: 3456a 2180849i bk8: 3456a 2181294i bk9: 3456a 2180005i bk10: 3432a 2181549i bk11: 3432a 2180250i bk12: 3416a 2183478i bk13: 3412a 2181870i bk14: 3620a 2180090i bk15: 3620a 2178163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82499
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149857 n_act=2291 n_pre=2275 n_req=34160 n_rd=55956 n_write=39460 bw_util=0.08482
n_activity=243168 dram_eff=0.7848
bk0: 3628a 2177914i bk1: 3624a 2176906i bk2: 3512a 2182033i bk3: 3512a 2180085i bk4: 3456a 2181415i bk5: 3456a 2180125i bk6: 3456a 2181582i bk7: 3456a 2179794i bk8: 3456a 2182137i bk9: 3456a 2180475i bk10: 3432a 2180891i bk11: 3432a 2179915i bk12: 3424a 2182565i bk13: 3424a 2182802i bk14: 3616a 2179793i bk15: 3616a 2177504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.80196
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149953 n_act=2266 n_pre=2250 n_req=34184 n_rd=55952 n_write=39418 bw_util=0.08478
n_activity=243686 dram_eff=0.7827
bk0: 3624a 2177724i bk1: 3624a 2176720i bk2: 3512a 2180273i bk3: 3512a 2179458i bk4: 3456a 2182734i bk5: 3456a 2181304i bk6: 3456a 2181147i bk7: 3456a 2180064i bk8: 3456a 2181768i bk9: 3456a 2180637i bk10: 3432a 2181136i bk11: 3432a 2179869i bk12: 3424a 2182912i bk13: 3424a 2182194i bk14: 3616a 2179751i bk15: 3616a 2178100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81723
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149919 n_act=2286 n_pre=2270 n_req=34182 n_rd=55960 n_write=39404 bw_util=0.08477
n_activity=243388 dram_eff=0.7836
bk0: 3628a 2177852i bk1: 3624a 2177586i bk2: 3512a 2182139i bk3: 3512a 2180715i bk4: 3456a 2183423i bk5: 3456a 2182070i bk6: 3460a 2180687i bk7: 3456a 2179261i bk8: 3456a 2180891i bk9: 3456a 2179469i bk10: 3432a 2181455i bk11: 3432a 2179204i bk12: 3424a 2182942i bk13: 3424a 2181799i bk14: 3616a 2180050i bk15: 3616a 2178040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8082

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23880, Miss = 6997, Miss_rate = 0.293, Pending_hits = 13116, Reservation_fails = 136
L2_cache_bank[1]: Access = 23850, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13068, Reservation_fails = 214
L2_cache_bank[2]: Access = 23826, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13049, Reservation_fails = 190
L2_cache_bank[3]: Access = 23824, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13084, Reservation_fails = 196
L2_cache_bank[4]: Access = 23824, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13059, Reservation_fails = 164
L2_cache_bank[5]: Access = 23824, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13050, Reservation_fails = 181
L2_cache_bank[6]: Access = 23818, Miss = 6990, Miss_rate = 0.293, Pending_hits = 13062, Reservation_fails = 190
L2_cache_bank[7]: Access = 23822, Miss = 6991, Miss_rate = 0.293, Pending_hits = 13075, Reservation_fails = 156
L2_cache_bank[8]: Access = 23855, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13077, Reservation_fails = 211
L2_cache_bank[9]: Access = 23850, Miss = 6993, Miss_rate = 0.293, Pending_hits = 13089, Reservation_fails = 134
L2_cache_bank[10]: Access = 23854, Miss = 6996, Miss_rate = 0.293, Pending_hits = 13079, Reservation_fails = 176
L2_cache_bank[11]: Access = 23850, Miss = 6993, Miss_rate = 0.293, Pending_hits = 13100, Reservation_fails = 173
L2_cache_bank[12]: Access = 23829, Miss = 6995, Miss_rate = 0.294, Pending_hits = 13019, Reservation_fails = 189
L2_cache_bank[13]: Access = 23857, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13074, Reservation_fails = 194
L2_cache_bank[14]: Access = 23852, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13084, Reservation_fails = 227
L2_cache_bank[15]: Access = 23850, Miss = 6993, Miss_rate = 0.293, Pending_hits = 13079, Reservation_fails = 166
L2_cache_bank[16]: Access = 23848, Miss = 6995, Miss_rate = 0.293, Pending_hits = 13047, Reservation_fails = 153
L2_cache_bank[17]: Access = 23846, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13047, Reservation_fails = 136
L2_cache_bank[18]: Access = 23851, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13075, Reservation_fails = 144
L2_cache_bank[19]: Access = 23851, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13068, Reservation_fails = 150
L2_cache_bank[20]: Access = 23852, Miss = 6996, Miss_rate = 0.293, Pending_hits = 13064, Reservation_fails = 160
L2_cache_bank[21]: Access = 23848, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13098, Reservation_fails = 137
L2_total_cache_accesses = 524561
L2_total_cache_misses = 153859
L2_total_cache_miss_rate = 0.2933
L2_total_cache_pending_hits = 287563
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15810
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 166251
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 80119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73730
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 262180
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262154
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 199
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=918665
icnt_total_pkts_simt_to_mem=983329
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.74677
	minimum = 6
	maximum = 44
Network latency average = 8.66229
	minimum = 6
	maximum = 44
Slowest packet = 918137
Flit latency average = 8.78735
	minimum = 6
	maximum = 44
Slowest flit = 1705435
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0442985
	minimum = 0.0394919 (at node 0)
	maximum = 0.0504713 (at node 48)
Accepted packet rate average = 0.0442985
	minimum = 0.0394919 (at node 0)
	maximum = 0.0504713 (at node 48)
Injected flit rate average = 0.0664511
	minimum = 0.0394919 (at node 0)
	maximum = 0.100943 (at node 48)
Accepted flit rate average= 0.0664511
	minimum = 0.0502686 (at node 30)
	maximum = 0.0794906 (at node 3)
Injected packet length average = 1.50008
Accepted packet length average = 1.50008
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0781 (4 samples)
	minimum = 6 (4 samples)
	maximum = 259.25 (4 samples)
Network latency average = 11.8295 (4 samples)
	minimum = 6 (4 samples)
	maximum = 247.75 (4 samples)
Flit latency average = 12.5889 (4 samples)
	minimum = 6 (4 samples)
	maximum = 246.75 (4 samples)
Fragmentation average = 0.131381 (4 samples)
	minimum = 0 (4 samples)
	maximum = 152.75 (4 samples)
Injected packet rate average = 0.0469363 (4 samples)
	minimum = 0.0417819 (4 samples)
	maximum = 0.0535406 (4 samples)
Accepted packet rate average = 0.0469363 (4 samples)
	minimum = 0.0417819 (4 samples)
	maximum = 0.0535406 (4 samples)
Injected flit rate average = 0.0826059 (4 samples)
	minimum = 0.0560982 (4 samples)
	maximum = 0.11682 (4 samples)
Accepted flit rate average = 0.0826059 (4 samples)
	minimum = 0.0710468 (4 samples)
	maximum = 0.0924142 (4 samples)
Injected packet size average = 1.75996 (4 samples)
Accepted packet size average = 1.75996 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 20 sec (1220 sec)
gpgpu_simulation_rate = 75635 (inst/sec)
gpgpu_simulation_rate = 1821 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 41962
gpu_sim_insn = 23068692
gpu_ipc =     549.7520
gpu_tot_sim_cycle = 2485917
gpu_tot_sim_insn = 115343544
gpu_tot_ipc =      46.3988
gpu_tot_issued_cta = 327680
max_total_param_size = 0
gpu_stall_dramfull = 343348
gpu_stall_icnt2sh    = 29785
partiton_reqs_in_parallel = 923128
partiton_reqs_in_parallel_total    = 26312856
partiton_level_parallism =      21.9991
partiton_level_parallism_total  =      10.9561
partiton_reqs_in_parallel_util = 923128
partiton_reqs_in_parallel_util_total    = 26312856
gpu_sim_cycle_parition_util = 41962
gpu_tot_sim_cycle_parition_util    = 1210925
partiton_level_parallism_util =      21.9991
partiton_level_parallism_util_total  =      21.7386
partiton_replys_in_parallel = 196616
partiton_replys_in_parallel_total    = 524561
L2_BW  =     444.1173 GB/Sec
L2_BW_total  =      27.4973 GB/Sec
gpu_total_sim_rate=80886

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4128876
	L1I_total_cache_misses = 6274
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1900544
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1898752
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4122602
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6274
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1900544
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4128876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
9943, 9692, 9727, 9658, 9846, 9638, 9888, 9661, 9821, 9682, 9820, 9655, 9798, 9577, 9707, 9435, 9829, 9498, 9617, 9510, 9734, 9608, 9698, 9438, 9582, 9525, 9682, 9416, 9630, 9382, 9653, 9348, 
gpgpu_n_tot_thrd_icount = 243276544
gpgpu_n_tot_w_icount = 7602392
gpgpu_n_stall_shd_mem = 435048
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 393252
gpgpu_n_mem_write_global = 327698
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6291492
gpgpu_n_store_insn = 5242895
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30408704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198070
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:616169	W0_Idle:59313103	W0_Scoreboard:3703150	W1:216	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:7602167	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3145968 {8:393246,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21496528 {40:65554,72:262144,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_coretomem[INST_ACC_R] = 1592 {8:199,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24118448 {40:131102,72:262144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2621584 {8:327698,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_memtocore[INST_ACC_R] = 27064 {136:199,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 734 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2485916 
mrq_lat_table:100403 	6140 	9475 	19433 	35607 	57020 	83121 	81755 	68892 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	353865 	217553 	131495 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19 	499715 	53083 	10458 	4954 	87510 	42242 	16121 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	269717 	116628 	6909 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	65546 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	270 	24 	138 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 12.554545 12.660550 11.000000 11.670996 11.659292 12.361503 12.815534 13.119403 11.206751 11.977477 11.237288 11.480519 12.116822 12.753695 10.756863 11.150407 
dram[1]: 12.745370 13.157143 11.094650 12.089686 11.990909 12.511848 12.714976 12.863415 11.210971 11.709251 11.151898 11.379311 13.276923 13.771276 10.976000 11.105263 
dram[2]: 12.655963 12.294642 10.963414 11.280334 12.208333 12.185185 12.682693 12.729468 11.718061 11.552174 11.139240 11.437229 12.880597 13.209184 10.490421 11.150407 
dram[3]: 12.897196 12.883178 11.020492 11.487180 11.767858 12.142858 12.317757 12.990148 11.354701 11.857142 11.465218 11.587719 12.567961 13.010050 10.590734 10.841897 
dram[4]: 13.075830 13.495098 11.333333 11.536481 12.100918 12.389671 11.932127 12.507109 11.662281 11.713656 11.552631 12.059361 12.753695 13.484375 10.658915 11.040160 
dram[5]: 12.308036 13.383495 10.291187 11.341772 11.990909 12.199074 11.878378 12.748793 11.747787 11.769912 11.334764 11.843049 12.328571 12.629269 10.416667 10.861660 
dram[6]: 12.614679 12.782408 10.799197 11.482906 11.869370 11.932127 12.644231 13.064357 11.662281 11.497835 11.294871 11.486957 12.567961 13.075758 10.416667 10.826772 
dram[7]: 12.967136 13.205742 11.157677 11.337553 12.013699 12.492891 12.251163 12.786407 11.452586 11.914798 11.177966 10.962656 12.700980 13.276923 10.452472 10.643411 
dram[8]: 12.901869 13.023585 11.345991 11.586206 11.702222 12.626794 11.855856 12.843903 11.329060 11.808888 11.406926 11.711111 12.102325 12.380953 10.569231 10.692607 
dram[9]: 12.445946 12.948357 10.342308 11.640693 12.265117 13.064357 12.863415 13.155000 11.232067 11.675439 11.375000 11.629956 12.149532 12.745098 11.170732 11.072580 
dram[10]: 12.034934 13.741294 11.204166 11.482906 11.869370 12.433962 12.208333 12.858537 10.765182 10.991735 11.685841 12.009091 12.500000 13.065327 10.569231 10.948207 
average row locality = 469878/39564 = 11.876403
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1293      1291      1256      1256      1232      1232      1232      1232      1232      1232      1228      1228      1223      1221      1281      1281 
dram[1]:      1290      1292      1256      1256      1232      1232      1232      1232      1232      1232      1227      1226      1221      1221      1281      1281 
dram[2]:      1291      1291      1256      1256      1232      1232      1232      1232      1232      1232      1226      1226      1221      1221      1281      1281 
dram[3]:      1291      1291      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1221      1221      1281      1282 
dram[4]:      1291      1291      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1221      1221      1285      1285 
dram[5]:      1291      1291      1254      1253      1232      1232      1232      1232      1232      1232      1227      1226      1221      1221      1286      1285 
dram[6]:      1290      1291      1253      1253      1233      1232      1232      1232      1232      1232      1227      1226      1221      1221      1286      1286 
dram[7]:      1291      1291      1253      1254      1232      1232      1232      1232      1232      1232      1226      1226      1222      1221      1285      1285 
dram[8]:      1291      1290      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1224      1224      1284      1284 
dram[9]:      1290      1290      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1224      1224      1284      1284 
dram[10]:      1291      1290      1253      1253      1232      1232      1233      1232      1232      1232      1226      1226      1224      1224      1284      1284 
total reads: 219397
bank skew: 1293/1221 = 1.06
chip skew: 19950/19937 = 1.00
number of total write accesses:
dram[0]:      1469      1469      1439      1440      1403      1401      1408      1405      1424      1427      1424      1424      1370      1368      1462      1462 
dram[1]:      1463      1471      1440      1440      1406      1408      1400      1405      1425      1426      1416      1414      1368      1368      1463      1462 
dram[2]:      1468      1463      1441      1440      1405      1400      1406      1403      1428      1425      1414      1416      1368      1368      1457      1462 
dram[3]:      1469      1466      1436      1435      1404      1403      1404      1405      1425      1424      1411      1416      1368      1368      1462      1461 
dram[4]:      1468      1462      1433      1435      1406      1407      1405      1407      1427      1427      1408      1415      1368      1368      1465      1464 
dram[5]:      1466      1466      1432      1435      1406      1403      1405      1407      1423      1428      1414      1415      1368      1368      1464      1463 
dram[6]:      1460      1470      1436      1434      1402      1405      1398      1407      1427      1424      1416      1416      1368      1368      1464      1464 
dram[7]:      1471      1469      1436      1433      1399      1404      1402      1402      1425      1425      1412      1416      1369      1368      1464      1461 
dram[8]:      1470      1471      1436      1435      1401      1407      1400      1401      1419      1425      1409      1409      1378      1376      1464      1464 
dram[9]:      1473      1468      1436      1436      1405      1407      1405      1399      1430      1430      1413      1414      1376      1376      1464      1462 
dram[10]:      1465      1472      1436      1434      1403      1404      1404      1404      1427      1428      1415      1416      1376      1376      1464      1464 
total reads: 250481
bank skew: 1473/1368 = 1.08
chip skew: 22795/22756 = 1.00
average mf latency per bank:
dram[0]:       1242      1251       684       697      1662      1670      1394      1414       763       781      1259      1260      1163      1170       758       768
dram[1]:       1270      1279       689       698      1669      1653      1404      1408       769       758      1293      1293      1155      1158       763       770
dram[2]:       1269      1278       684       691      1615      1621      1495      1500       755       758      1268      1276      1287      1294       763       765
dram[3]:       1270      1274       684       704      1600      1603      1498      1449       767       770      1273      1280      1281      1287       763       767
dram[4]:       1274      1275       697       694      1733      1729      1452      1456       770       765      1281      1270      1238      1097       788       780
dram[5]:       1269      1271       687       695      1730      1731      1447      1452       765       769      1181      1180      1094      1094       776       790
dram[6]:       1266      1272       687       693      1741      1737      1451      1451       762       766      1172      1179      1085      1090       781       778
dram[7]:       1297      1300       688       691      1745      1742      1567      1567       766       762      1185      1164      1088      1100       784       776
dram[8]:       1280      1188       721       724      1732      1732      1533      1541       751       753      1149      1147      1135      1135       739       738
dram[9]:       1192      1199       719       733      1735      1741      1456      1371       781       786      1154      1153      1142      1141       768       769
dram[10]:       1189      1195       721       678      1671      1674      1359      1364       777       776      1265      1268      1134      1140       762       768
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2190923 n_act=3605 n_pre=3589 n_req=42745 n_rd=79800 n_write=49838 bw_util=0.1114
n_activity=319638 dram_eff=0.8112
bk0: 5172a 2239576i bk1: 5164a 2237613i bk2: 5024a 2242361i bk3: 5024a 2240600i bk4: 4928a 2243687i bk5: 4928a 2242360i bk6: 4928a 2244193i bk7: 4928a 2242577i bk8: 4928a 2244365i bk9: 4928a 2242530i bk10: 4912a 2241260i bk11: 4912a 2239983i bk12: 4892a 2243735i bk13: 4884a 2241938i bk14: 5124a 2239458i bk15: 5124a 2238790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03289
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191157 n_act=3548 n_pre=3532 n_req=42718 n_rd=79772 n_write=49746 bw_util=0.1113
n_activity=319359 dram_eff=0.8111
bk0: 5160a 2240014i bk1: 5168a 2236837i bk2: 5024a 2241945i bk3: 5024a 2240358i bk4: 4928a 2243486i bk5: 4928a 2240957i bk6: 4928a 2244080i bk7: 4928a 2241067i bk8: 4928a 2246344i bk9: 4928a 2243761i bk10: 4908a 2241204i bk11: 4904a 2239676i bk12: 4884a 2244401i bk13: 4884a 2242685i bk14: 5124a 2240070i bk15: 5124a 2237033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03079
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191003 n_act=3603 n_pre=3587 n_req=42706 n_rd=79768 n_write=49794 bw_util=0.1113
n_activity=319967 dram_eff=0.8098
bk0: 5164a 2238416i bk1: 5164a 2236514i bk2: 5024a 2242835i bk3: 5024a 2240494i bk4: 4928a 2244786i bk5: 4928a 2242113i bk6: 4928a 2245297i bk7: 4928a 2242391i bk8: 4928a 2244154i bk9: 4928a 2243035i bk10: 4904a 2242112i bk11: 4904a 2241083i bk12: 4884a 2246050i bk13: 4884a 2242628i bk14: 5124a 2240781i bk15: 5124a 2239035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01786
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191073 n_act=3597 n_pre=3581 n_req=42694 n_rd=79748 n_write=49756 bw_util=0.1113
n_activity=320102 dram_eff=0.8091
bk0: 5164a 2239999i bk1: 5164a 2238306i bk2: 5012a 2242591i bk3: 5012a 2240355i bk4: 4928a 2243652i bk5: 4928a 2241898i bk6: 4928a 2243898i bk7: 4928a 2243011i bk8: 4928a 2244712i bk9: 4928a 2242926i bk10: 4904a 2241191i bk11: 4904a 2239676i bk12: 4884a 2245068i bk13: 4884a 2242635i bk14: 5124a 2239514i bk15: 5128a 2238209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0154
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191123 n_act=3552 n_pre=3536 n_req=42709 n_rd=79776 n_write=49768 bw_util=0.1113
n_activity=319956 dram_eff=0.8098
bk0: 5164a 2239060i bk1: 5164a 2237994i bk2: 5012a 2242475i bk3: 5012a 2240266i bk4: 4928a 2245030i bk5: 4928a 2241994i bk6: 4928a 2243031i bk7: 4928a 2241345i bk8: 4928a 2245335i bk9: 4928a 2243115i bk10: 4904a 2241937i bk11: 4904a 2241044i bk12: 4884a 2244510i bk13: 4884a 2242260i bk14: 5140a 2240574i bk15: 5140a 2238457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03304
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2190943 n_act=3633 n_pre=3617 n_req=42710 n_rd=79788 n_write=49774 bw_util=0.1113
n_activity=320466 dram_eff=0.8086
bk0: 5164a 2238608i bk1: 5164a 2237674i bk2: 5016a 2241613i bk3: 5012a 2240186i bk4: 4928a 2243366i bk5: 4928a 2240462i bk6: 4928a 2242972i bk7: 4928a 2241762i bk8: 4928a 2245580i bk9: 4928a 2242613i bk10: 4908a 2241167i bk11: 4904a 2240025i bk12: 4884a 2244486i bk13: 4884a 2241742i bk14: 5144a 2238901i bk15: 5140a 2238508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0173
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2190944 n_act=3615 n_pre=3599 n_req=42706 n_rd=79788 n_write=49809 bw_util=0.1113
n_activity=319995 dram_eff=0.81
bk0: 5160a 2238822i bk1: 5164a 2236409i bk2: 5012a 2240901i bk3: 5012a 2239315i bk4: 4932a 2244259i bk5: 4928a 2241433i bk6: 4928a 2244401i bk7: 4928a 2242449i bk8: 4928a 2243310i bk9: 4928a 2240287i bk10: 4908a 2241451i bk11: 4904a 2238980i bk12: 4884a 2244307i bk13: 4884a 2241636i bk14: 5144a 2239233i bk15: 5144a 2238506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02138
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191001 n_act=3603 n_pre=3587 n_req=42702 n_rd=79784 n_write=49780 bw_util=0.1113
n_activity=319641 dram_eff=0.8107
bk0: 5164a 2239754i bk1: 5164a 2237422i bk2: 5012a 2242636i bk3: 5016a 2239913i bk4: 4928a 2244320i bk5: 4928a 2241708i bk6: 4928a 2242626i bk7: 4928a 2242789i bk8: 4928a 2244447i bk9: 4928a 2242316i bk10: 4904a 2241312i bk11: 4904a 2239377i bk12: 4888a 2244228i bk13: 4884a 2242156i bk14: 5140a 2240351i bk15: 5140a 2238192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02203
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2190921 n_act=3613 n_pre=3597 n_req=42712 n_rd=79788 n_write=49836 bw_util=0.1114
n_activity=318885 dram_eff=0.813
bk0: 5164a 2238468i bk1: 5160a 2237286i bk2: 5012a 2243103i bk3: 5012a 2240270i bk4: 4928a 2243379i bk5: 4928a 2241198i bk6: 4928a 2244143i bk7: 4928a 2242081i bk8: 4928a 2245080i bk9: 4928a 2242866i bk10: 4904a 2240633i bk11: 4904a 2238926i bk12: 4896a 2243506i bk13: 4896a 2242825i bk14: 5136a 2240005i bk15: 5136a 2237564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00252
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191009 n_act=3584 n_pre=3568 n_req=42740 n_rd=79784 n_write=49810 bw_util=0.1113
n_activity=319505 dram_eff=0.8112
bk0: 5160a 2238357i bk1: 5160a 2236675i bk2: 5012a 2240860i bk3: 5012a 2239315i bk4: 4928a 2244433i bk5: 4928a 2242562i bk6: 4928a 2243749i bk7: 4928a 2241805i bk8: 4928a 2244685i bk9: 4928a 2243097i bk10: 4904a 2240638i bk11: 4904a 2239157i bk12: 4896a 2243607i bk13: 4896a 2241763i bk14: 5136a 2240066i bk15: 5136a 2237335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01991
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2190967 n_act=3612 n_pre=3596 n_req=42736 n_rd=79792 n_write=49788 bw_util=0.1113
n_activity=319299 dram_eff=0.8117
bk0: 5164a 2239112i bk1: 5160a 2237955i bk2: 5012a 2243376i bk3: 5012a 2240806i bk4: 4928a 2245672i bk5: 4928a 2243463i bk6: 4932a 2241706i bk7: 4928a 2240575i bk8: 4928a 2243562i bk9: 4928a 2241743i bk10: 4904a 2240907i bk11: 4904a 2238821i bk12: 4896a 2243594i bk13: 4896a 2241646i bk14: 5136a 2241320i bk15: 5136a 2238180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00956

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32819, Miss = 9977, Miss_rate = 0.304, Pending_hits = 16088, Reservation_fails = 136
L2_cache_bank[1]: Access = 32788, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16047, Reservation_fails = 214
L2_cache_bank[2]: Access = 32765, Miss = 9971, Miss_rate = 0.304, Pending_hits = 16025, Reservation_fails = 190
L2_cache_bank[3]: Access = 32764, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16059, Reservation_fails = 196
L2_cache_bank[4]: Access = 32763, Miss = 9971, Miss_rate = 0.304, Pending_hits = 16035, Reservation_fails = 164
L2_cache_bank[5]: Access = 32762, Miss = 9971, Miss_rate = 0.304, Pending_hits = 16028, Reservation_fails = 181
L2_cache_bank[6]: Access = 32752, Miss = 9968, Miss_rate = 0.304, Pending_hits = 16038, Reservation_fails = 190
L2_cache_bank[7]: Access = 32756, Miss = 9969, Miss_rate = 0.304, Pending_hits = 16051, Reservation_fails = 156
L2_cache_bank[8]: Access = 32791, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16051, Reservation_fails = 211
L2_cache_bank[9]: Access = 32786, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16067, Reservation_fails = 134
L2_cache_bank[10]: Access = 32791, Miss = 9975, Miss_rate = 0.304, Pending_hits = 16054, Reservation_fails = 176
L2_cache_bank[11]: Access = 32786, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16075, Reservation_fails = 173
L2_cache_bank[12]: Access = 32765, Miss = 9974, Miss_rate = 0.304, Pending_hits = 15996, Reservation_fails = 189
L2_cache_bank[13]: Access = 32793, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16049, Reservation_fails = 194
L2_cache_bank[14]: Access = 32788, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16059, Reservation_fails = 227
L2_cache_bank[15]: Access = 32787, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16055, Reservation_fails = 166
L2_cache_bank[16]: Access = 32784, Miss = 9974, Miss_rate = 0.304, Pending_hits = 16026, Reservation_fails = 153
L2_cache_bank[17]: Access = 32782, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16023, Reservation_fails = 136
L2_cache_bank[18]: Access = 32789, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16050, Reservation_fails = 144
L2_cache_bank[19]: Access = 32789, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16045, Reservation_fails = 150
L2_cache_bank[20]: Access = 32791, Miss = 9975, Miss_rate = 0.304, Pending_hits = 16038, Reservation_fails = 160
L2_cache_bank[21]: Access = 32786, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16075, Reservation_fails = 137
L2_total_cache_accesses = 721177
L2_total_cache_misses = 219397
L2_total_cache_miss_rate = 0.3042
L2_total_cache_pending_hits = 353034
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15876
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 231722
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 145654
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 132869
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 393252
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 327698
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 199
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=1377425
icnt_total_pkts_simt_to_mem=1311025
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7333
	minimum = 6
	maximum = 62
Network latency average = 9.97597
	minimum = 6
	maximum = 62
Slowest packet = 1435000
Flit latency average = 9.11616
	minimum = 6
	maximum = 60
Slowest flit = 2673072
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937137
	minimum = 0.0833989 (at node 4)
	maximum = 0.106527 (at node 31)
Accepted packet rate average = 0.0937137
	minimum = 0.0833989 (at node 4)
	maximum = 0.106527 (at node 31)
Injected flit rate average = 0.187425
	minimum = 0.138998 (at node 4)
	maximum = 0.248516 (at node 31)
Accepted flit rate average= 0.187425
	minimum = 0.177427 (at node 34)
	maximum = 0.195872 (at node 24)
Injected packet length average = 1.99998
Accepted packet length average = 1.99998
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4091 (5 samples)
	minimum = 6 (5 samples)
	maximum = 219.8 (5 samples)
Network latency average = 11.4588 (5 samples)
	minimum = 6 (5 samples)
	maximum = 210.6 (5 samples)
Flit latency average = 11.8944 (5 samples)
	minimum = 6 (5 samples)
	maximum = 209.4 (5 samples)
Fragmentation average = 0.105105 (5 samples)
	minimum = 0 (5 samples)
	maximum = 122.2 (5 samples)
Injected packet rate average = 0.0562918 (5 samples)
	minimum = 0.0501053 (5 samples)
	maximum = 0.064138 (5 samples)
Accepted packet rate average = 0.0562918 (5 samples)
	minimum = 0.0501053 (5 samples)
	maximum = 0.064138 (5 samples)
Injected flit rate average = 0.10357 (5 samples)
	minimum = 0.0726782 (5 samples)
	maximum = 0.143159 (5 samples)
Accepted flit rate average = 0.10357 (5 samples)
	minimum = 0.0923227 (5 samples)
	maximum = 0.113106 (5 samples)
Injected packet size average = 1.83987 (5 samples)
Accepted packet size average = 1.83987 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 46 sec (1426 sec)
gpgpu_simulation_rate = 80886 (inst/sec)
gpgpu_simulation_rate = 1743 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 30793
gpu_sim_insn = 20971724
gpu_ipc =     681.0549
gpu_tot_sim_cycle = 2738860
gpu_tot_sim_insn = 136315268
gpu_tot_ipc =      49.7708
gpu_tot_issued_cta = 393216
max_total_param_size = 0
gpu_stall_dramfull = 343348
gpu_stall_icnt2sh    = 29900
partiton_reqs_in_parallel = 677446
partiton_reqs_in_parallel_total    = 27235984
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.1916
partiton_reqs_in_parallel_util = 677446
partiton_reqs_in_parallel_util_total    = 27235984
gpu_sim_cycle_parition_util = 30793
gpu_tot_sim_cycle_parition_util    = 1252887
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7449
partiton_replys_in_parallel = 65591
partiton_replys_in_parallel_total    = 721177
L2_BW  =     201.8958 GB/Sec
L2_BW_total  =      27.2278 GB/Sec
gpu_total_sim_rate=89977

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4915420
	L1I_total_cache_misses = 6277
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2424832
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2423040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4909143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6277
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2424832
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4915420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11691, 11394, 11475, 11360, 11594, 11340, 11590, 11363, 11523, 11384, 11545, 11334, 11500, 11279, 11409, 11091, 11531, 11131, 11319, 11166, 11436, 11218, 11400, 11071, 11284, 11158, 11361, 11049, 11309, 10992, 11332, 10958, 
gpgpu_n_tot_thrd_icount = 287324032
gpgpu_n_tot_w_icount = 8978876
gpgpu_n_stall_shd_mem = 435048
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 458836
gpgpu_n_mem_write_global = 327702
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7340116
gpgpu_n_store_insn = 5242899
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38797312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198070
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:763509	W0_Idle:59347935	W0_Scoreboard:3999540	W1:444	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:8978423	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3670576 {8:458822,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21496688 {40:65558,72:262144,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_coretomem[INST_ACC_R] = 1616 {8:202,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26741488 {40:196678,72:262144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2621616 {8:327702,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_memtocore[INST_ACC_R] = 27472 {136:202,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 692 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2731991 
mrq_lat_table:110542 	6292 	9523 	19530 	37613 	57030 	83121 	81755 	68892 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	413379 	223613 	131509 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	22 	564364 	54004 	10460 	4954 	87510 	42242 	16137 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	320489 	131374 	6975 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	65550 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	332 	24 	138 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 11.869748 12.068377 10.098540 10.524714 10.168539 10.681103 12.890995 13.189321  9.841726 10.335849 10.007353 10.194757 11.513043 11.972851  9.712803 10.025000 
dram[1]: 12.142241 12.344978 10.032609 10.854902 10.413794 10.793651 12.792453 12.938095  9.775000 10.220149  9.970589 10.108209 12.530806 12.960784  9.887324  9.989324 
dram[2]: 12.064102 11.741667 10.036232 10.251852 10.490348 10.635294 12.760564 12.806603 10.148149 10.025641 10.000000 10.153558 12.027273 12.471698  9.498305 10.025000 
dram[3]: 12.229437 12.265218  9.867857 10.302238 10.249057 10.523255 12.401827 13.062500  9.952727 10.247191 10.250000 10.423077 11.909910 12.297674  9.580205  9.780488 
dram[4]: 12.436123 12.804545 10.069343 10.340824 10.494208 10.704724 12.022124 12.587963 10.107011 10.144444 10.392307 10.792829 12.073059 12.711538  9.636987  9.939929 
dram[5]: 11.754167 12.707208  9.289562 10.080292 10.299242 10.564202 11.969163 12.705607 10.167286 10.185874 10.222642 10.544747 11.707965 11.963800  9.442953  9.770833 
dram[6]: 12.025641 12.176724  9.691228 10.147058 10.323194 10.370229 12.604651 12.952381 10.107011  9.985401 10.191730 10.343512 11.909910 12.355140  9.386666  9.774305 
dram[7]: 12.340611 12.551111  9.867857 10.263941 10.426923 10.777778 12.336364 12.806603  9.952727 10.289474 10.172933  9.787004 12.027273 12.530806  9.471380  9.593857 
dram[8]: 12.282609 12.390351 10.117216 10.229630 10.354961 11.052846 11.947137 12.919047  9.859206 10.212687 10.277567 10.440154 11.407725 11.649123  9.564626  9.663230 
dram[9]: 11.978813 12.431718  9.268456 10.344569 10.781746 11.376569 12.938095 13.224390  9.654929  9.970909 10.253788 10.455599 11.448276 11.822222 10.042857  9.964539 
dram[10]: 11.604939 13.144186 10.154411 10.298508 10.366412 10.907631 12.183857 12.933333  9.316326  9.480968 10.500000 10.753968 11.756638 12.239632  9.506757  9.866667 
average row locality = 482330/44493 = 10.840582
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1340      1339      1304      1304      1280      1280      1280      1280      1280      1280      1274      1274      1262      1261      1329      1329 
dram[1]:      1338      1339      1305      1304      1280      1280      1280      1280      1280      1281      1272      1271      1260      1260      1329      1329 
dram[2]:      1339      1339      1305      1304      1280      1280      1280      1280      1280      1280      1272      1271      1261      1260      1329      1329 
dram[3]:      1340      1339      1302      1301      1280      1280      1280      1280      1280      1280      1271      1271      1260      1260      1329      1330 
dram[4]:      1339      1339      1301      1301      1280      1280      1280      1280      1280      1280      1271      1271      1260      1260      1333      1333 
dram[5]:      1339      1339      1302      1302      1281      1280      1280      1280      1280      1280      1272      1271      1260      1260      1334      1334 
dram[6]:      1338      1339      1301      1301      1281      1280      1280      1281      1280      1280      1272      1271      1260      1260      1335      1334 
dram[7]:      1339      1339      1302      1303      1280      1280      1280      1281      1280      1280      1271      1271      1261      1260      1333      1333 
dram[8]:      1339      1338      1301      1302      1280      1280      1280      1280      1280      1280      1271      1271      1264      1264      1332      1332 
dram[9]:      1338      1338      1301      1301      1280      1280      1280      1280      1280      1280      1271      1271      1264      1266      1332      1332 
dram[10]:      1339      1338      1301      1301      1281      1280      1281      1280      1280      1280      1271      1271      1264      1264      1333      1332 
total reads: 227608
bank skew: 1340/1260 = 1.06
chip skew: 20696/20683 = 1.00
number of total write accesses:
dram[0]:      1485      1485      1463      1464      1435      1433      1440      1437      1456      1459      1448      1448      1386      1385      1478      1478 
dram[1]:      1479      1488      1464      1464      1438      1440      1432      1437      1457      1458      1440      1438      1384      1384      1479      1478 
dram[2]:      1484      1479      1465      1464      1437      1432      1438      1435      1460      1457      1438      1440      1385      1384      1473      1478 
dram[3]:      1485      1482      1461      1460      1436      1435      1436      1437      1457      1456      1435      1439      1384      1384      1478      1477 
dram[4]:      1484      1478      1458      1460      1438      1439      1437      1439      1459      1459      1431      1438      1384      1384      1481      1480 
dram[5]:      1482      1482      1457      1460      1438      1435      1437      1439      1455      1460      1437      1439      1386      1384      1480      1480 
dram[6]:      1476      1486      1461      1459      1434      1437      1430      1439      1459      1456      1439      1439      1384      1384      1481      1481 
dram[7]:      1487      1485      1461      1458      1431      1436      1434      1434      1457      1457      1435      1440      1385      1384      1480      1478 
dram[8]:      1486      1487      1461      1460      1433      1439      1432      1433      1451      1457      1432      1433      1394      1392      1480      1480 
dram[9]:      1489      1484      1461      1461      1437      1439      1437      1431      1462      1462      1436      1437      1392      1394      1480      1478 
dram[10]:      1481      1488      1461      1459      1435      1436      1436      1436      1459      1460      1438      1439      1393      1392      1481      1480 
total reads: 254722
bank skew: 1489/1384 = 1.08
chip skew: 23180/23142 = 1.00
average mf latency per bank:
dram[0]:       1246      1254       699       711      1646      1654      1385      1404       774       792      1258      1260      1166      1173       773       782
dram[1]:       1273      1281       703       712      1652      1638      1395      1399       780       769      1291      1292      1159      1162       778       785
dram[2]:       1271      1281       698       705      1600      1606      1483      1488       766       769      1267      1274      1287      1295       778       780
dram[3]:       1271      1276       698       718      1586      1588      1486      1438       778       781      1272      1279      1282      1288       778       782
dram[4]:       1276      1277       711       708      1715      1711      1441      1446       781       776      1280      1269      1240      1102       802       794
dram[5]:       1271      1274       701       708      1711      1713      1437      1441       776       780      1182      1182      1097      1099       791       804
dram[6]:       1268      1274       701       707      1722      1719      1441      1441       773       776      1174      1181      1090      1095       795       792
dram[7]:       1299      1302       702       704      1727      1723      1553      1553       777       772      1186      1166      1093      1105       798       790
dram[8]:       1282      1192       734       737      1714      1714      1520      1528       763       765      1151      1149      1139      1139       754       753
dram[9]:       1197      1203       732       746      1717      1723      1445      1363       791       797      1156      1156      1146      1145       782       784
dram[10]:       1193      1199       734       693      1654      1658      1352      1356       787       787      1264      1267      1138      1144       777       783
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242686 n_act=4050 n_pre=4034 n_req=43876 n_rd=82784 n_write=51378 bw_util=0.1125
n_activity=341518 dram_eff=0.7857
bk0: 5360a 2295551i bk1: 5356a 2293612i bk2: 5216a 2298036i bk3: 5216a 2296138i bk4: 5120a 2298886i bk5: 5120a 2297509i bk6: 5120a 2299911i bk7: 5120a 2298296i bk8: 5120a 2299574i bk9: 5120a 2297701i bk10: 5096a 2296814i bk11: 5096a 2295441i bk12: 5048a 2299841i bk13: 5044a 2297989i bk14: 5316a 2295247i bk15: 5316a 2294506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.93869
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242920 n_act=3995 n_pre=3979 n_req=43848 n_rd=82752 n_write=51286 bw_util=0.1124
n_activity=341054 dram_eff=0.786
bk0: 5352a 2296042i bk1: 5356a 2292770i bk2: 5220a 2297518i bk3: 5216a 2295868i bk4: 5120a 2298599i bk5: 5120a 2296133i bk6: 5120a 2299837i bk7: 5120a 2296900i bk8: 5120a 2301508i bk9: 5124a 2298963i bk10: 5088a 2296775i bk11: 5084a 2295238i bk12: 5040a 2300571i bk13: 5040a 2298734i bk14: 5316a 2295756i bk15: 5316a 2292643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.93664
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242764 n_act=4047 n_pre=4031 n_req=43838 n_rd=82756 n_write=51334 bw_util=0.1124
n_activity=341533 dram_eff=0.7852
bk0: 5356a 2294483i bk1: 5356a 2292559i bk2: 5220a 2298459i bk3: 5216a 2296076i bk4: 5120a 2299865i bk5: 5120a 2297216i bk6: 5120a 2301040i bk7: 5120a 2297977i bk8: 5120a 2299312i bk9: 5120a 2298070i bk10: 5088a 2297710i bk11: 5084a 2296510i bk12: 5044a 2302115i bk13: 5040a 2298725i bk14: 5316a 2296557i bk15: 5316a 2294728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92399
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242836 n_act=4042 n_pre=4026 n_req=43825 n_rd=82732 n_write=51296 bw_util=0.1124
n_activity=341909 dram_eff=0.784
bk0: 5360a 2295947i bk1: 5356a 2294351i bk2: 5208a 2298045i bk3: 5204a 2295793i bk4: 5120a 2298796i bk5: 5120a 2296986i bk6: 5120a 2299656i bk7: 5120a 2298611i bk8: 5120a 2299945i bk9: 5120a 2298058i bk10: 5084a 2296734i bk11: 5084a 2295289i bk12: 5040a 2301170i bk13: 5040a 2298740i bk14: 5316a 2295234i bk15: 5320a 2293870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9216
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242898 n_act=3997 n_pre=3981 n_req=43837 n_rd=82752 n_write=51304 bw_util=0.1124
n_activity=341614 dram_eff=0.7848
bk0: 5356a 2295026i bk1: 5356a 2293981i bk2: 5204a 2297838i bk3: 5204a 2295719i bk4: 5120a 2300180i bk5: 5120a 2297132i bk6: 5120a 2298776i bk7: 5120a 2297058i bk8: 5120a 2300570i bk9: 5120a 2298291i bk10: 5084a 2297505i bk11: 5084a 2296671i bk12: 5040a 2300633i bk13: 5040a 2298306i bk14: 5332a 2296296i bk15: 5332a 2294116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.93885
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242670 n_act=4088 n_pre=4072 n_req=43845 n_rd=82776 n_write=51326 bw_util=0.1125
n_activity=342294 dram_eff=0.7835
bk0: 5356a 2294620i bk1: 5356a 2293666i bk2: 5208a 2297042i bk3: 5208a 2295586i bk4: 5124a 2298461i bk5: 5120a 2295566i bk6: 5120a 2298704i bk7: 5120a 2297431i bk8: 5120a 2300781i bk9: 5120a 2297760i bk10: 5088a 2296766i bk11: 5084a 2295528i bk12: 5040a 2300604i bk13: 5040a 2297851i bk14: 5336a 2294625i bk15: 5336a 2294171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92344
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242683 n_act=4070 n_pre=4054 n_req=43838 n_rd=82772 n_write=51353 bw_util=0.1125
n_activity=341793 dram_eff=0.7848
bk0: 5352a 2294830i bk1: 5356a 2292413i bk2: 5204a 2296394i bk3: 5204a 2294719i bk4: 5124a 2299388i bk5: 5120a 2296605i bk6: 5120a 2300105i bk7: 5124a 2298198i bk8: 5120a 2298469i bk9: 5120a 2295366i bk10: 5088a 2297068i bk11: 5084a 2294536i bk12: 5040a 2300428i bk13: 5040a 2297772i bk14: 5340a 2294933i bk15: 5336a 2294101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92743
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242748 n_act=4052 n_pre=4036 n_req=43835 n_rd=82772 n_write=51324 bw_util=0.1125
n_activity=341341 dram_eff=0.7857
bk0: 5356a 2295775i bk1: 5356a 2293354i bk2: 5208a 2298045i bk3: 5212a 2295411i bk4: 5120a 2299508i bk5: 5120a 2296852i bk6: 5120a 2298329i bk7: 5124a 2298401i bk8: 5120a 2299638i bk9: 5120a 2297422i bk10: 5084a 2296952i bk11: 5084a 2294894i bk12: 5044a 2300341i bk13: 5040a 2298223i bk14: 5332a 2296096i bk15: 5332a 2293843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92802
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242678 n_act=4059 n_pre=4043 n_req=43844 n_rd=82776 n_write=51376 bw_util=0.1125
n_activity=340645 dram_eff=0.7876
bk0: 5356a 2294518i bk1: 5352a 2293305i bk2: 5204a 2298513i bk3: 5208a 2295632i bk4: 5120a 2298546i bk5: 5120a 2296276i bk6: 5120a 2299887i bk7: 5120a 2297867i bk8: 5120a 2300257i bk9: 5120a 2297887i bk10: 5084a 2296289i bk11: 5084a 2294440i bk12: 5056a 2299641i bk13: 5056a 2298992i bk14: 5328a 2295689i bk15: 5328a 2293254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90908
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242748 n_act=4035 n_pre=4019 n_req=43874 n_rd=82776 n_write=51354 bw_util=0.1125
n_activity=341261 dram_eff=0.7861
bk0: 5352a 2294443i bk1: 5352a 2292650i bk2: 5204a 2296323i bk3: 5204a 2294656i bk4: 5120a 2299633i bk5: 5120a 2297747i bk6: 5120a 2299514i bk7: 5120a 2297385i bk8: 5120a 2299842i bk9: 5120a 2298143i bk10: 5084a 2296264i bk11: 5084a 2294787i bk12: 5056a 2299663i bk13: 5064a 2297745i bk14: 5328a 2295780i bk15: 5328a 2293065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92609
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242714 n_act=4059 n_pre=4043 n_req=43870 n_rd=82784 n_write=51332 bw_util=0.1125
n_activity=340932 dram_eff=0.7868
bk0: 5356a 2295184i bk1: 5352a 2294021i bk2: 5204a 2298957i bk3: 5204a 2296333i bk4: 5124a 2300870i bk5: 5120a 2298635i bk6: 5124a 2297389i bk7: 5120a 2296282i bk8: 5120a 2298687i bk9: 5120a 2296836i bk10: 5084a 2296532i bk11: 5084a 2294293i bk12: 5056a 2299628i bk13: 5056a 2297708i bk14: 5332a 2297014i bk15: 5328a 2293846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91589

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35804, Miss = 10349, Miss_rate = 0.289, Pending_hits = 18672, Reservation_fails = 136
L2_cache_bank[1]: Access = 35774, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18644, Reservation_fails = 214
L2_cache_bank[2]: Access = 35744, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18609, Reservation_fails = 190
L2_cache_bank[3]: Access = 35745, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18644, Reservation_fails = 196
L2_cache_bank[4]: Access = 35745, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18622, Reservation_fails = 164
L2_cache_bank[5]: Access = 35738, Miss = 10343, Miss_rate = 0.289, Pending_hits = 18609, Reservation_fails = 181
L2_cache_bank[6]: Access = 35732, Miss = 10342, Miss_rate = 0.289, Pending_hits = 18628, Reservation_fails = 190
L2_cache_bank[7]: Access = 35734, Miss = 10341, Miss_rate = 0.289, Pending_hits = 18647, Reservation_fails = 156
L2_cache_bank[8]: Access = 35767, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18636, Reservation_fails = 211
L2_cache_bank[9]: Access = 35762, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18647, Reservation_fails = 134
L2_cache_bank[10]: Access = 35771, Miss = 10348, Miss_rate = 0.289, Pending_hits = 18643, Reservation_fails = 176
L2_cache_bank[11]: Access = 35768, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18654, Reservation_fails = 173
L2_cache_bank[12]: Access = 35744, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18579, Reservation_fails = 189
L2_cache_bank[13]: Access = 35771, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18636, Reservation_fails = 194
L2_cache_bank[14]: Access = 35766, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18646, Reservation_fails = 227
L2_cache_bank[15]: Access = 35768, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18645, Reservation_fails = 166
L2_cache_bank[16]: Access = 35768, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18620, Reservation_fails = 153
L2_cache_bank[17]: Access = 35768, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18611, Reservation_fails = 136
L2_cache_bank[18]: Access = 35773, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18643, Reservation_fails = 144
L2_cache_bank[19]: Access = 35777, Miss = 10348, Miss_rate = 0.289, Pending_hits = 18631, Reservation_fails = 150
L2_cache_bank[20]: Access = 35779, Miss = 10350, Miss_rate = 0.289, Pending_hits = 18624, Reservation_fails = 160
L2_cache_bank[21]: Access = 35770, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18668, Reservation_fails = 137
L2_total_cache_accesses = 786768
L2_total_cache_misses = 227608
L2_total_cache_miss_rate = 0.2893
L2_total_cache_pending_hits = 409958
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16326
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 288646
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 153864
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 132873
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 458836
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 327702
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 202
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=1508612
icnt_total_pkts_simt_to_mem=1376628
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.80962
	minimum = 6
	maximum = 42
Network latency average = 8.72005
	minimum = 6
	maximum = 34
Slowest packet = 1442501
Flit latency average = 8.82251
	minimum = 6
	maximum = 34
Slowest flit = 2688597
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0426026
	minimum = 0.0378995 (at node 4)
	maximum = 0.0485191 (at node 47)
Accepted packet rate average = 0.0426026
	minimum = 0.0378995 (at node 4)
	maximum = 0.0485191 (at node 47)
Injected flit rate average = 0.0639095
	minimum = 0.0378995 (at node 4)
	maximum = 0.0970382 (at node 47)
Accepted flit rate average= 0.0639095
	minimum = 0.0483242 (at node 33)
	maximum = 0.0765134 (at node 25)
Injected packet length average = 1.50013
Accepted packet length average = 1.50013
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.6425 (6 samples)
	minimum = 6 (6 samples)
	maximum = 190.167 (6 samples)
Network latency average = 11.0023 (6 samples)
	minimum = 6 (6 samples)
	maximum = 181.167 (6 samples)
Flit latency average = 11.3824 (6 samples)
	minimum = 6 (6 samples)
	maximum = 180.167 (6 samples)
Fragmentation average = 0.0875876 (6 samples)
	minimum = 0 (6 samples)
	maximum = 101.833 (6 samples)
Injected packet rate average = 0.0540102 (6 samples)
	minimum = 0.048071 (6 samples)
	maximum = 0.0615348 (6 samples)
Accepted packet rate average = 0.0540102 (6 samples)
	minimum = 0.048071 (6 samples)
	maximum = 0.0615348 (6 samples)
Injected flit rate average = 0.0969597 (6 samples)
	minimum = 0.0668817 (6 samples)
	maximum = 0.135472 (6 samples)
Accepted flit rate average = 0.0969597 (6 samples)
	minimum = 0.0849897 (6 samples)
	maximum = 0.107007 (6 samples)
Injected packet size average = 1.79521 (6 samples)
Accepted packet size average = 1.79521 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 15 sec (1515 sec)
gpgpu_simulation_rate = 89977 (inst/sec)
gpgpu_simulation_rate = 1807 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 41986
gpu_sim_insn = 23068712
gpu_ipc =     549.4382
gpu_tot_sim_cycle = 3002996
gpu_tot_sim_insn = 159383980
gpu_tot_ipc =      53.0750
gpu_tot_issued_cta = 458752
max_total_param_size = 0
gpu_stall_dramfull = 343402
gpu_stall_icnt2sh    = 43884
partiton_reqs_in_parallel = 923638
partiton_reqs_in_parallel_total    = 27913430
partiton_level_parallism =      21.9987
partiton_level_parallism_total  =       9.6028
partiton_reqs_in_parallel_util = 923638
partiton_reqs_in_parallel_util_total    = 27913430
gpu_sim_cycle_parition_util = 41986
gpu_tot_sim_cycle_parition_util    = 1283680
partiton_level_parallism_util =      21.9987
partiton_level_parallism_util_total  =      21.7529
partiton_replys_in_parallel = 196624
partiton_replys_in_parallel_total    = 786768
L2_BW  =     443.8815 GB/Sec
L2_BW_total  =      31.0389 GB/Sec
gpu_total_sim_rate=92503

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5701876
	L1I_total_cache_misses = 6277
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2686976
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2685184
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5695599
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6277
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2686976
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5701876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
13689, 13392, 13446, 13304, 13565, 13311, 13588, 13361, 13494, 13328, 13543, 13332, 13471, 13223, 13407, 13062, 13502, 13129, 13317, 13137, 13434, 13162, 13398, 13015, 13255, 13156, 13305, 12993, 13307, 12936, 13330, 12902, 
gpgpu_n_tot_thrd_icount = 335560064
gpgpu_n_tot_w_icount = 10486252
gpgpu_n_stall_shd_mem = 435074
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 589908
gpgpu_n_mem_write_global = 393254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9437268
gpgpu_n_store_insn = 6291491
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 42991616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198096
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:813662	W0_Idle:59356399	W0_Scoreboard:5045295	W1:492	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:10485751	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4719152 {8:589894,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26215920 {40:65574,72:327680,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_coretomem[INST_ACC_R] = 1616 {8:202,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36178672 {40:196678,72:393216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3146032 {8:393254,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_memtocore[INST_ACC_R] = 27472 {136:202,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 602 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3002995 
mrq_lat_table:138566 	8077 	12490 	24871 	46942 	72884 	106262 	88617 	69677 	7950 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	519878 	313354 	131893 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24 	736405 	77539 	11430 	4958 	87582 	42242 	16137 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	401876 	177663 	10370 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	131102 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	402 	38 	138 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 10.515528 10.916129  8.951220  9.440000  9.408163  9.895705 10.882154 11.290210  9.229462  9.622418  8.855978  9.308572 10.230769 10.559603  8.732468  9.037635 
dram[1]: 10.652997 10.858974  9.155125  9.892216  9.708709 10.068536 10.570492 11.096220  9.128852  9.507289  8.972376  9.192635 10.806780 11.225352  8.652956  8.920424 
dram[2]: 10.877813 10.689874  9.082417  9.413105  9.610119  9.920000 10.802675 10.656766  9.320000  9.284901  9.016666  9.250712 10.254020 10.880546  8.607693  8.965333 
dram[3]: 10.647799 10.977273  8.839142  9.331445  9.578635 10.021739 10.653465 11.058219  9.206215  9.639053  9.342939  9.578171 10.418301 10.770270  8.620513  8.692507 
dram[4]: 10.705696 11.332214  9.043956  9.281691  9.758308 10.096875 10.283440 10.842282  9.137255  9.343840  9.367052  9.747747 10.556292 11.031142  8.685567  9.008021 
dram[5]: 10.339450 11.158416  8.528498  9.175488  9.556213  9.929231 10.349359 10.915541  9.386168  9.482558  9.195467  9.519062 10.221154 10.418301  8.553300  8.868421 
dram[6]: 10.643533 10.990260  8.857527  9.328612  9.575667  9.725904 10.885135 11.106529  9.264205  9.203390  9.175141  9.357348 10.418301 10.734007  8.643590  8.915344 
dram[7]: 10.681388 11.058824  8.812834  9.203911  9.678679 10.119123 10.646865 11.051370  9.232295  9.585294  9.084034  8.994460 10.528052 11.069445  8.594388  8.765625 
dram[8]: 10.884244 11.062092  9.229692  9.468390  9.655688 10.289809 10.366559 11.197917  9.086592  9.501458  9.204545  9.418605 10.037618 10.223642  8.613811  8.770833 
dram[9]: 10.718354 11.088525  8.558441  9.281691  9.904908 10.289809 11.023890 11.348592  8.875000  9.249291  9.268572  9.411594  9.937888 10.104101  9.005347  9.024129 
dram[10]: 10.400000 11.556314  9.178273  9.517341  9.661676 10.119123 10.416129 11.169550  8.745308  8.988980  9.327586  9.692537 10.223642 10.738256  8.638461  8.933687 
average row locality = 576421/59113 = 9.751171
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1724      1723      1680      1680      1648      1648      1648      1648      1648      1648      1642      1642      1630      1629      1708      1708 
dram[1]:      1722      1723      1681      1680      1649      1648      1648      1648      1648      1649      1640      1639      1628      1628      1709      1708 
dram[2]:      1723      1723      1681      1680      1648      1648      1648      1649      1648      1648      1640      1639      1629      1628      1708      1708 
dram[3]:      1724      1723      1677      1676      1648      1648      1648      1648      1648      1648      1639      1639      1628      1628      1708      1710 
dram[4]:      1723      1723      1676      1676      1648      1648      1648      1648      1648      1648      1640      1639      1628      1628      1713      1713 
dram[5]:      1723      1723      1677      1676      1648      1648      1648      1648      1648      1648      1640      1639      1628      1628      1714      1714 
dram[6]:      1722      1723      1676      1676      1649      1648      1648      1649      1648      1648      1640      1639      1628      1628      1715      1714 
dram[7]:      1723      1723      1677      1678      1648      1648      1648      1649      1648      1648      1639      1639      1629      1628      1713      1713 
dram[8]:      1723      1722      1676      1677      1648      1648      1648      1648      1648      1648      1639      1639      1632      1632      1712      1712 
dram[9]:      1722      1722      1676      1676      1648      1648      1648      1648      1648      1648      1639      1640      1632      1634      1712      1712 
dram[10]:      1723      1722      1676      1676      1648      1648      1649      1648      1648      1648      1639      1639      1632      1632      1713      1712 
total reads: 293147
bank skew: 1724/1628 = 1.06
chip skew: 26654/26640 = 1.00
number of total write accesses:
dram[0]:      1662      1661      1623      1624      1579      1578      1584      1581      1610      1614      1617      1616      1562      1560      1654      1654 
dram[1]:      1655      1665      1624      1624      1584      1584      1576      1581      1611      1612      1608      1606      1560      1560      1657      1655 
dram[2]:      1660      1655      1625      1624      1581      1576      1582      1580      1614      1611      1606      1608      1560      1560      1649      1654 
dram[3]:      1662      1658      1620      1618      1580      1579      1580      1581      1611      1610      1603      1608      1560      1560      1654      1654 
dram[4]:      1660      1654      1616      1619      1582      1583      1581      1583      1614      1613      1601      1607      1560      1560      1657      1656 
dram[5]:      1658      1658      1615      1618      1582      1579      1581      1583      1609      1614      1606      1607      1561      1560      1656      1656 
dram[6]:      1652      1662      1619      1617      1578      1581      1574      1583      1613      1610      1608      1608      1560      1560      1656      1656 
dram[7]:      1663      1661      1619      1617      1575      1580      1578      1578      1611      1611      1604      1608      1561      1560      1656      1653 
dram[8]:      1662      1663      1619      1618      1577      1583      1576      1577      1605      1611      1601      1601      1570      1568      1656      1656 
dram[9]:      1665      1660      1619      1619      1581      1583      1582      1575      1618      1617      1605      1607      1568      1569      1656      1654 
dram[10]:      1657      1664      1619      1617      1579      1580      1580      1580      1614      1615      1607      1608      1568      1568      1656      1656 
total reads: 283274
bank skew: 1665/1560 = 1.07
chip skew: 25779/25735 = 1.00
average mf latency per bank:
dram[0]:       1121      1130       666       679      1465      1473      1246      1263       730       745      1133      1137      1051      1059       726       736
dram[1]:       1145      1152       672       679      1468      1458      1254      1259       735       726      1161      1162      1044      1049       732       740
dram[2]:       1142      1151       666       673      1426      1433      1328      1332       724       728      1141      1148      1151      1159       731       735
dram[3]:       1143      1147       665       685      1414      1418      1330      1292       733       736      1145      1152      1146      1152       732       737
dram[4]:       1147      1148       677       676      1522      1522      1292      1296       736       734      1151      1144      1110       998       752       747
dram[5]:       1143      1145       667       677      1519      1521      1288      1293       731       735      1069      1070       993       996       744       754
dram[6]:       1140      1145       669       675      1528      1529      1291      1292       728       733      1063      1068       986       993       745       744
dram[7]:       1165      1170       669       672      1532      1532      1387      1387       731       728      1072      1058       988      1000       749       741
dram[8]:       1151      1076       697       701      1521      1524      1358      1366       720       723      1043      1043      1027      1030       713       713
dram[9]:       1080      1085       694       707      1524      1531      1296      1228       744       751      1048      1049      1033      1036       734       739
dram[10]:       1077      1083       697       664      1471      1476      1217      1222       741       742      1137      1141      1027      1034       729       738
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283748 n_act=5385 n_pre=5369 n_req=52433 n_rd=106616 n_write=61774 bw_util=0.1367
n_activity=417234 dram_eff=0.8072
bk0: 6896a 2356298i bk1: 6892a 2354235i bk2: 6720a 2358489i bk3: 6720a 2355981i bk4: 6592a 2359845i bk5: 6592a 2358040i bk6: 6592a 2362578i bk7: 6592a 2360386i bk8: 6592a 2361656i bk9: 6592a 2359232i bk10: 6568a 2356303i bk11: 6568a 2355109i bk12: 6520a 2359708i bk13: 6516a 2356886i bk14: 6832a 2355976i bk15: 6832a 2354590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.12476
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283960 n_act=5334 n_pre=5318 n_req=52410 n_rd=106592 n_write=61688 bw_util=0.1367
n_activity=416718 dram_eff=0.8076
bk0: 6888a 2357003i bk1: 6892a 2352297i bk2: 6724a 2356371i bk3: 6720a 2355809i bk4: 6596a 2360956i bk5: 6592a 2357256i bk6: 6592a 2361111i bk7: 6592a 2358280i bk8: 6592a 2364030i bk9: 6596a 2361408i bk10: 6560a 2356981i bk11: 6556a 2355468i bk12: 6512a 2360741i bk13: 6512a 2358140i bk14: 6836a 2355346i bk15: 6832a 2351988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.12617
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283829 n_act=5386 n_pre=5370 n_req=52393 n_rd=106592 n_write=61715 bw_util=0.1367
n_activity=417208 dram_eff=0.8068
bk0: 6892a 2355273i bk1: 6892a 2352458i bk2: 6724a 2358260i bk3: 6720a 2356647i bk4: 6592a 2361668i bk5: 6592a 2358124i bk6: 6592a 2363409i bk7: 6596a 2359676i bk8: 6592a 2361538i bk9: 6592a 2359490i bk10: 6560a 2357060i bk11: 6556a 2355777i bk12: 6516a 2361625i bk13: 6512a 2357807i bk14: 6832a 2356619i bk15: 6832a 2354070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.10851
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283945 n_act=5363 n_pre=5347 n_req=52378 n_rd=106560 n_write=61677 bw_util=0.1366
n_activity=417597 dram_eff=0.8057
bk0: 6896a 2356449i bk1: 6892a 2354913i bk2: 6708a 2358499i bk3: 6704a 2355642i bk4: 6592a 2360747i bk5: 6592a 2358171i bk6: 6592a 2362238i bk7: 6592a 2360398i bk8: 6592a 2362443i bk9: 6592a 2360139i bk10: 6556a 2356901i bk11: 6556a 2355027i bk12: 6512a 2361956i bk13: 6512a 2358781i bk14: 6832a 2355566i bk15: 6840a 2352809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1117
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283963 n_act=5334 n_pre=5318 n_req=52393 n_rd=106588 n_write=61689 bw_util=0.1366
n_activity=417342 dram_eff=0.8064
bk0: 6892a 2354840i bk1: 6892a 2354293i bk2: 6704a 2358303i bk3: 6704a 2355072i bk4: 6592a 2361705i bk5: 6592a 2357401i bk6: 6592a 2361251i bk7: 6592a 2359102i bk8: 6592a 2363509i bk9: 6592a 2359881i bk10: 6560a 2357019i bk11: 6556a 2355902i bk12: 6512a 2361169i bk13: 6512a 2357570i bk14: 6852a 2356469i bk15: 6852a 2353971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.12576
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283768 n_act=5423 n_pre=5407 n_req=52393 n_rd=106600 n_write=61694 bw_util=0.1367
n_activity=418107 dram_eff=0.805
bk0: 6892a 2355159i bk1: 6892a 2354045i bk2: 6708a 2357825i bk3: 6704a 2355594i bk4: 6592a 2360312i bk5: 6592a 2356442i bk6: 6592a 2361735i bk7: 6592a 2358998i bk8: 6592a 2363678i bk9: 6592a 2359843i bk10: 6560a 2357781i bk11: 6556a 2356368i bk12: 6512a 2360985i bk13: 6512a 2357736i bk14: 6856a 2355304i bk15: 6856a 2354549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.10151
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283815 n_act=5384 n_pre=5368 n_req=52388 n_rd=106604 n_write=61721 bw_util=0.1367
n_activity=417475 dram_eff=0.8064
bk0: 6888a 2355206i bk1: 6892a 2352754i bk2: 6704a 2357152i bk3: 6704a 2354804i bk4: 6596a 2361110i bk5: 6592a 2356776i bk6: 6592a 2363224i bk7: 6596a 2360284i bk8: 6592a 2361119i bk9: 6592a 2357033i bk10: 6560a 2357301i bk11: 6556a 2355021i bk12: 6512a 2361516i bk13: 6512a 2357385i bk14: 6860a 2356449i bk15: 6856a 2354037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.10743
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283848 n_act=5380 n_pre=5364 n_req=52386 n_rd=106604 n_write=61696 bw_util=0.1367
n_activity=417034 dram_eff=0.8071
bk0: 6892a 2356231i bk1: 6892a 2353660i bk2: 6708a 2357242i bk3: 6712a 2354862i bk4: 6592a 2361177i bk5: 6592a 2357235i bk6: 6592a 2361466i bk7: 6596a 2360593i bk8: 6592a 2362583i bk9: 6592a 2359622i bk10: 6556a 2357278i bk11: 6556a 2355330i bk12: 6516a 2361064i bk13: 6512a 2358287i bk14: 6852a 2356311i bk15: 6852a 2353166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1067
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283806 n_act=5373 n_pre=5357 n_req=52395 n_rd=106608 n_write=61748 bw_util=0.1367
n_activity=416446 dram_eff=0.8085
bk0: 6892a 2355961i bk1: 6888a 2354182i bk2: 6704a 2358930i bk3: 6708a 2355857i bk4: 6592a 2360177i bk5: 6592a 2356931i bk6: 6592a 2362213i bk7: 6592a 2359638i bk8: 6592a 2363193i bk9: 6592a 2360531i bk10: 6556a 2356374i bk11: 6556a 2354215i bk12: 6528a 2360553i bk13: 6528a 2359089i bk14: 6848a 2355820i bk15: 6848a 2352641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.09844
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283793 n_act=5380 n_pre=5364 n_req=52431 n_rd=106612 n_write=61743 bw_util=0.1367
n_activity=416971 dram_eff=0.8075
bk0: 6888a 2355609i bk1: 6888a 2353198i bk2: 6704a 2357639i bk3: 6704a 2354672i bk4: 6592a 2361124i bk5: 6592a 2357673i bk6: 6592a 2361983i bk7: 6592a 2359227i bk8: 6592a 2362034i bk9: 6592a 2360068i bk10: 6556a 2356039i bk11: 6560a 2354112i bk12: 6528a 2359902i bk13: 6536a 2356499i bk14: 6848a 2356290i bk15: 6848a 2352522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.11374
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283844 n_act=5372 n_pre=5356 n_req=52421 n_rd=106612 n_write=61708 bw_util=0.1367
n_activity=416529 dram_eff=0.8082
bk0: 6892a 2356204i bk1: 6888a 2354586i bk2: 6704a 2358991i bk3: 6704a 2355806i bk4: 6592a 2363131i bk5: 6592a 2359628i bk6: 6596a 2360061i bk7: 6592a 2358898i bk8: 6592a 2360939i bk9: 6592a 2359561i bk10: 6556a 2357207i bk11: 6556a 2354513i bk12: 6528a 2359928i bk13: 6528a 2357360i bk14: 6852a 2357066i bk15: 6848a 2353264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0968

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44743, Miss = 13328, Miss_rate = 0.298, Pending_hits = 21651, Reservation_fails = 136
L2_cache_bank[1]: Access = 44715, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21623, Reservation_fails = 214
L2_cache_bank[2]: Access = 44684, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21588, Reservation_fails = 190
L2_cache_bank[3]: Access = 44684, Miss = 13323, Miss_rate = 0.298, Pending_hits = 21623, Reservation_fails = 196
L2_cache_bank[4]: Access = 44683, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21600, Reservation_fails = 164
L2_cache_bank[5]: Access = 44677, Miss = 13323, Miss_rate = 0.298, Pending_hits = 21588, Reservation_fails = 181
L2_cache_bank[6]: Access = 44666, Miss = 13320, Miss_rate = 0.298, Pending_hits = 21605, Reservation_fails = 190
L2_cache_bank[7]: Access = 44669, Miss = 13320, Miss_rate = 0.298, Pending_hits = 21625, Reservation_fails = 156
L2_cache_bank[8]: Access = 44705, Miss = 13324, Miss_rate = 0.298, Pending_hits = 21615, Reservation_fails = 211
L2_cache_bank[9]: Access = 44699, Miss = 13323, Miss_rate = 0.298, Pending_hits = 21626, Reservation_fails = 134
L2_cache_bank[10]: Access = 44707, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21621, Reservation_fails = 176
L2_cache_bank[11]: Access = 44704, Miss = 13324, Miss_rate = 0.298, Pending_hits = 21632, Reservation_fails = 173
L2_cache_bank[12]: Access = 44680, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21558, Reservation_fails = 189
L2_cache_bank[13]: Access = 44707, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21615, Reservation_fails = 194
L2_cache_bank[14]: Access = 44702, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21625, Reservation_fails = 227
L2_cache_bank[15]: Access = 44704, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21624, Reservation_fails = 166
L2_cache_bank[16]: Access = 44704, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21598, Reservation_fails = 153
L2_cache_bank[17]: Access = 44704, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21590, Reservation_fails = 136
L2_cache_bank[18]: Access = 44713, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21622, Reservation_fails = 144
L2_cache_bank[19]: Access = 44717, Miss = 13328, Miss_rate = 0.298, Pending_hits = 21610, Reservation_fails = 150
L2_cache_bank[20]: Access = 44717, Miss = 13328, Miss_rate = 0.298, Pending_hits = 21601, Reservation_fails = 160
L2_cache_bank[21]: Access = 44708, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21647, Reservation_fails = 137
L2_total_cache_accesses = 983392
L2_total_cache_misses = 293147
L2_total_cache_miss_rate = 0.2981
L2_total_cache_pending_hits = 475487
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 354175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 219397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 198419
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73739
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 589908
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 202
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.040

icnt_total_pkts_mem_to_simt=1967380
icnt_total_pkts_simt_to_mem=1704340
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.8091
	minimum = 6
	maximum = 64
Network latency average = 10.0308
	minimum = 6
	maximum = 60
Slowest packet = 1577918
Flit latency average = 9.16965
	minimum = 6
	maximum = 58
Slowest flit = 3242332
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0936639
	minimum = 0.0832083 (at node 26)
	maximum = 0.106479 (at node 29)
Accepted packet rate average = 0.0936639
	minimum = 0.0832083 (at node 26)
	maximum = 0.106479 (at node 29)
Injected flit rate average = 0.187324
	minimum = 0.13868 (at node 26)
	maximum = 0.248386 (at node 29)
Accepted flit rate average= 0.187324
	minimum = 0.177325 (at node 34)
	maximum = 0.19582 (at node 13)
Injected packet length average = 1.99996
Accepted packet length average = 1.99996
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.3806 (7 samples)
	minimum = 6 (7 samples)
	maximum = 172.143 (7 samples)
Network latency average = 10.8635 (7 samples)
	minimum = 6 (7 samples)
	maximum = 163.857 (7 samples)
Flit latency average = 11.0663 (7 samples)
	minimum = 6 (7 samples)
	maximum = 162.714 (7 samples)
Fragmentation average = 0.0750751 (7 samples)
	minimum = 0 (7 samples)
	maximum = 87.2857 (7 samples)
Injected packet rate average = 0.059675 (7 samples)
	minimum = 0.0530906 (7 samples)
	maximum = 0.0679553 (7 samples)
Accepted packet rate average = 0.059675 (7 samples)
	minimum = 0.0530906 (7 samples)
	maximum = 0.0679553 (7 samples)
Injected flit rate average = 0.109869 (7 samples)
	minimum = 0.0771387 (7 samples)
	maximum = 0.151603 (7 samples)
Accepted flit rate average = 0.109869 (7 samples)
	minimum = 0.0981804 (7 samples)
	maximum = 0.119695 (7 samples)
Injected packet size average = 1.84112 (7 samples)
Accepted packet size average = 1.84112 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 43 sec (1723 sec)
gpgpu_simulation_rate = 92503 (inst/sec)
gpgpu_simulation_rate = 1742 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 34957
gpu_sim_insn = 20971928
gpu_ipc =     599.9350
gpu_tot_sim_cycle = 3260103
gpu_tot_sim_insn = 180355908
gpu_tot_ipc =      55.3221
gpu_tot_issued_cta = 524288
max_total_param_size = 0
gpu_stall_dramfull = 343402
gpu_stall_icnt2sh    = 44169
partiton_reqs_in_parallel = 769054
partiton_reqs_in_parallel_total    = 28837068
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.0813
partiton_reqs_in_parallel_util = 769054
partiton_reqs_in_parallel_util_total    = 28837068
gpu_sim_cycle_parition_util = 34957
gpu_tot_sim_cycle_parition_util    = 1325666
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7592
partiton_replys_in_parallel = 65644
partiton_replys_in_parallel_total    = 983392
L2_BW  =     177.9901 GB/Sec
L2_BW_total  =      30.4996 GB/Sec
gpu_total_sim_rate=99424

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6488532
	L1I_total_cache_misses = 6281
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3211264
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3209472
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6482251
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6281
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3211264
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6488532
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15483, 15140, 15217, 15052, 15313, 15059, 15359, 15109, 15219, 15007, 15268, 15034, 15196, 14902, 15132, 14764, 15227, 14762, 15042, 14793, 15113, 14772, 15031, 14602, 14911, 14743, 14938, 14580, 14940, 14523, 14963, 14466, 
gpgpu_n_tot_thrd_icount = 379614848
gpgpu_n_tot_w_icount = 11862964
gpgpu_n_stall_shd_mem = 435074
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 655540
gpgpu_n_mem_write_global = 393262
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10485940
gpgpu_n_store_insn = 6291499
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 51380224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198096
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:971477	W0_Idle:59423070	W0_Scoreboard:5449885	W1:948	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:11862007	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5244080 {8:655510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26216240 {40:65582,72:327680,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_coretomem[INST_ACC_R] = 1648 {8:206,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38803312 {40:262294,72:393216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3146096 {8:393262,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_memtocore[INST_ACC_R] = 28016 {136:206,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 578 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3257112 
mrq_lat_table:148635 	8265 	12597 	25045 	48864 	72903 	106262 	88617 	69677 	7950 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	578358 	320486 	131921 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	26 	800419 	79134 	11431 	4958 	87582 	42242 	16168 	490 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	451040 	194000 	10501 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	131110 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	468 	41 	139 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 10.329341 10.708075  8.458647  8.837696  8.611979  9.035520 10.966887 11.371134  8.537085  8.914667  8.184276  8.666667  9.899390 10.201258  8.176611  8.438424 
dram[1]: 10.458966 10.624616  8.592875  9.224044  8.876676  9.149171 10.658065 11.179054  8.389447  8.769029  8.418781  8.563308 10.394231 10.810000  8.094339  8.338200 
dram[2]: 10.606153 10.430303  8.487437  8.840314  8.777188  9.027323 10.888158 10.743506  8.569231  8.561539  8.371212  8.593265  9.920489 10.495146  8.068397  8.376528 
dram[3]: 10.391566 10.698758  8.239609  8.611253  8.751323  9.110193 10.740260 11.107383  8.496183  8.901334  8.826667  9.082191 10.071428 10.394231  8.080189  8.125592 
dram[4]: 10.573620 11.100000  8.370646  8.594388  8.945946  9.222841 10.308412 10.927393  8.460759  8.610825  8.844920  9.233983 10.169279 10.702971  8.103773  8.414216 
dram[5]: 10.108504 10.867508  7.936321  8.524051  8.733509  9.035520 10.438486 10.894737  8.645078  8.680519  8.700788  8.981030  9.836364 10.071428  8.061033  8.242207 
dram[6]: 10.324325 10.711180  8.237164  8.652956  8.728232  8.924528 10.897690 11.114094  8.544757  8.493639  8.680628  8.840000 10.015432 10.361022  8.087059  8.304348 
dram[7]: 10.486322 10.849056  8.177184  8.548223  8.831551  9.188889 10.733767 11.026667  8.561539  8.763780  8.555555  8.521851 10.172414 10.667763  8.058685  8.188544 
dram[8]: 10.615385 10.815047  8.526583  8.796345  8.908356  9.355932 10.455696 11.279863  8.335000  8.740838  8.659686  8.844920  9.667656  9.839879  8.113475  8.176190 
dram[9]: 10.457576 10.802507  7.983412  8.613811  9.115703  9.433048 10.894737 11.350515  8.084541  8.446970  8.715790  8.840000  9.576470  9.702381  8.400978  8.411765 
dram[10]: 10.192307 11.237785  8.483627  8.811519  8.913747  9.292135 10.408805 11.251700  8.092010  8.233990  8.793103  9.082191  9.836858 10.303798  8.065727  8.350365 
average row locality = 588900/63864 = 9.221157
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1772      1771      1728      1728      1696      1697      1696      1696      1696      1697      1689      1688      1669      1668      1756      1756 
dram[1]:      1770      1772      1729      1728      1696      1696      1696      1696      1696      1697      1685      1684      1667      1667      1758      1756 
dram[2]:      1771      1771      1729      1729      1696      1696      1696      1697      1696      1696      1685      1685      1668      1667      1756      1756 
dram[3]:      1772      1771      1725      1724      1696      1696      1696      1697      1696      1696      1684      1684      1667      1667      1756      1758 
dram[4]:      1771      1771      1724      1725      1696      1696      1696      1696      1696      1696      1684      1685      1668      1667      1762      1761 
dram[5]:      1772      1771      1725      1724      1696      1696      1696      1697      1696      1696      1686      1684      1668      1667      1762      1763 
dram[6]:      1770      1771      1725      1724      1698      1698      1696      1697      1696      1696      1685      1684      1668      1667      1764      1764 
dram[7]:      1771      1772      1725      1726      1696      1696      1696      1698      1696      1696      1684      1684      1668      1667      1761      1761 
dram[8]:      1771      1771      1724      1726      1696      1697      1696      1696      1697      1696      1684      1684      1672      1672      1760      1761 
dram[9]:      1770      1770      1725      1724      1696      1696      1698      1696      1697      1696      1684      1685      1672      1675      1761      1761 
dram[10]:      1772      1770      1724      1724      1696      1696      1698      1696      1696      1696      1685      1684      1672      1672      1762      1760 
total reads: 301380
bank skew: 1772/1667 = 1.06
chip skew: 27406/27385 = 1.00
number of total write accesses:
dram[0]:      1678      1677      1647      1648      1611      1610      1616      1613      1642      1646      1642      1640      1578      1576      1670      1670 
dram[1]:      1671      1681      1648      1648      1615      1616      1608      1613      1643      1644      1632      1630      1576      1576      1674      1671 
dram[2]:      1676      1671      1649      1648      1613      1608      1614      1612      1646      1643      1630      1632      1576      1576      1665      1670 
dram[3]:      1678      1674      1645      1643      1612      1611      1612      1613      1643      1642      1626      1631      1576      1576      1670      1671 
dram[4]:      1676      1670      1641      1644      1614      1615      1613      1615      1646      1645      1624      1630      1576      1576      1674      1672 
dram[5]:      1675      1674      1640      1643      1614      1611      1613      1615      1641      1646      1629      1630      1578      1576      1672      1674 
dram[6]:      1668      1678      1644      1642      1610      1613      1606      1615      1645      1642      1631      1631      1577      1576      1673      1674 
dram[7]:      1679      1678      1644      1642      1607      1612      1610      1610      1643      1643      1627      1631      1577      1576      1672      1670 
dram[8]:      1679      1679      1644      1643      1609      1615      1608      1609      1637      1643      1624      1624      1586      1585      1672      1673 
dram[9]:      1681      1676      1644      1644      1613      1615      1614      1607      1650      1649      1628      1630      1584      1585      1675      1671 
dram[10]:      1673      1680      1644      1642      1611      1612      1612      1612      1646      1647      1630      1631      1584      1584      1674      1672 
total reads: 287520
bank skew: 1681/1576 = 1.07
chip skew: 26166/26121 = 1.00
average mf latency per bank:
dram[0]:       1125      1134       677       691      1456      1464      1242      1259       739       754      1135      1139      1054      1062       738       748
dram[1]:       1149      1156       684       690      1460      1450      1250      1255       744       735      1162      1164      1048      1052       744       752
dram[2]:       1146      1155       677       684      1419      1425      1322      1327       734       737      1142      1150      1153      1161       744       748
dram[3]:       1147      1151       676       696      1407      1411      1325      1287       741       745      1147      1153      1148      1155       744       749
dram[4]:       1151      1152       689       687      1513      1512      1287      1292       745       743      1152      1146      1113      1003       764       760
dram[5]:       1146      1149       679       689      1510      1511      1283      1289       740       744      1072      1074       997      1001       756       765
dram[6]:       1144      1150       681       687      1519      1518      1286      1287       738       742      1066      1072       991       998       756       756
dram[7]:       1169      1172       680       684      1521      1522      1379      1380       740       738      1076      1062       993      1005       761       754
dram[8]:       1154      1081       709       712      1512      1514      1352      1360       729       732      1047      1047      1032      1035       725       725
dram[9]:       1085      1090       705       718      1515      1521      1291      1225       752       759      1051      1053      1038      1040       746       751
dram[10]:       1082      1088       708       676      1462      1468      1214      1219       750       751      1139      1144      1032      1039       741       750
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343273 n_act=5809 n_pre=5793 n_req=53567 n_rd=109612 n_write=63314 bw_util=0.1368
n_activity=438826 dram_eff=0.7881
bk0: 7088a 2420191i bk1: 7084a 2417996i bk2: 6912a 2421890i bk3: 6912a 2419267i bk4: 6784a 2422818i bk5: 6788a 2420953i bk6: 6784a 2426138i bk7: 6784a 2423865i bk8: 6784a 2424725i bk9: 6788a 2422264i bk10: 6756a 2419420i bk11: 6752a 2418375i bk12: 6676a 2423444i bk13: 6672a 2420739i bk14: 7024a 2419464i bk15: 7024a 2417908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0213
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343499 n_act=5761 n_pre=5745 n_req=53539 n_rd=109572 n_write=63224 bw_util=0.1367
n_activity=438360 dram_eff=0.7884
bk0: 7080a 2420798i bk1: 7088a 2416018i bk2: 6916a 2419743i bk3: 6912a 2419148i bk4: 6784a 2423967i bk5: 6784a 2420035i bk6: 6784a 2424520i bk7: 6784a 2421714i bk8: 6784a 2427089i bk9: 6788a 2424312i bk10: 6740a 2420270i bk11: 6736a 2418620i bk12: 6668a 2424523i bk13: 6668a 2421989i bk14: 7032a 2418814i bk15: 7024a 2415393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02267
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343348 n_act=5821 n_pre=5805 n_req=53523 n_rd=109576 n_write=63251 bw_util=0.1367
n_activity=438903 dram_eff=0.7875
bk0: 7084a 2419077i bk1: 7084a 2416172i bk2: 6916a 2421540i bk3: 6916a 2419965i bk4: 6784a 2424643i bk5: 6784a 2420971i bk6: 6784a 2426914i bk7: 6788a 2423207i bk8: 6784a 2424483i bk9: 6784a 2422373i bk10: 6740a 2420303i bk11: 6740a 2418936i bk12: 6672a 2425421i bk13: 6668a 2421670i bk14: 7024a 2420090i bk15: 7024a 2417394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0054
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343482 n_act=5789 n_pre=5773 n_req=53508 n_rd=109540 n_write=63217 bw_util=0.1367
n_activity=438985 dram_eff=0.7871
bk0: 7088a 2420169i bk1: 7084a 2418654i bk2: 6900a 2421769i bk3: 6896a 2418788i bk4: 6784a 2423620i bk5: 6784a 2420974i bk6: 6784a 2425704i bk7: 6788a 2423750i bk8: 6784a 2425520i bk9: 6784a 2423123i bk10: 6736a 2420330i bk11: 6736a 2418501i bk12: 6668a 2425783i bk13: 6668a 2422632i bk14: 7024a 2419057i bk15: 7032a 2416182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00866
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343506 n_act=5753 n_pre=5737 n_req=53525 n_rd=109576 n_write=63229 bw_util=0.1367
n_activity=438845 dram_eff=0.7875
bk0: 7084a 2418682i bk1: 7084a 2418093i bk2: 6896a 2421492i bk3: 6900a 2418216i bk4: 6784a 2424642i bk5: 6784a 2420241i bk6: 6784a 2424727i bk7: 6784a 2422705i bk8: 6784a 2426607i bk9: 6784a 2422802i bk10: 6736a 2420423i bk11: 6740a 2419283i bk12: 6672a 2425032i bk13: 6668a 2421491i bk14: 7048a 2419894i bk15: 7044a 2417238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02222
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343257 n_act=5859 n_pre=5843 n_req=53530 n_rd=109596 n_write=63246 bw_util=0.1368
n_activity=439776 dram_eff=0.786
bk0: 7088a 2418879i bk1: 7084a 2417772i bk2: 6900a 2420997i bk3: 6896a 2418790i bk4: 6784a 2423172i bk5: 6784a 2419277i bk6: 6784a 2425090i bk7: 6788a 2422281i bk8: 6784a 2426670i bk9: 6784a 2422698i bk10: 6744a 2421185i bk11: 6736a 2419708i bk12: 6672a 2424817i bk13: 6668a 2421602i bk14: 7048a 2418799i bk15: 7052a 2417906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99865
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343290 n_act=5821 n_pre=5805 n_req=53528 n_rd=109612 n_write=63273 bw_util=0.1368
n_activity=439641 dram_eff=0.7865
bk0: 7080a 2418956i bk1: 7084a 2416494i bk2: 6900a 2420313i bk3: 6896a 2417958i bk4: 6792a 2423971i bk5: 6792a 2419601i bk6: 6784a 2426662i bk7: 6788a 2423724i bk8: 6784a 2424135i bk9: 6784a 2419896i bk10: 6740a 2420667i bk11: 6736a 2418405i bk12: 6672a 2425323i bk13: 6668a 2421248i bk14: 7056a 2419937i bk15: 7056a 2417238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00426
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343369 n_act=5810 n_pre=5794 n_req=53518 n_rd=109588 n_write=63240 bw_util=0.1367
n_activity=438712 dram_eff=0.7879
bk0: 7084a 2420055i bk1: 7088a 2417485i bk2: 6900a 2420460i bk3: 6904a 2418031i bk4: 6784a 2424054i bk5: 6784a 2420095i bk6: 6784a 2424867i bk7: 6792a 2423879i bk8: 6784a 2425657i bk9: 6784a 2422547i bk10: 6736a 2420629i bk11: 6736a 2418636i bk12: 6672a 2424943i bk13: 6668a 2422108i bk14: 7044a 2419732i bk15: 7044a 2416528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00368
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343299 n_act=5805 n_pre=5789 n_req=53533 n_rd=109612 n_write=63296 bw_util=0.1368
n_activity=438096 dram_eff=0.7894
bk0: 7084a 2419738i bk1: 7084a 2417881i bk2: 6896a 2422122i bk3: 6904a 2419025i bk4: 6784a 2423196i bk5: 6788a 2419781i bk6: 6784a 2425640i bk7: 6784a 2423004i bk8: 6788a 2426188i bk9: 6784a 2423416i bk10: 6736a 2419703i bk11: 6736a 2417674i bk12: 6688a 2424316i bk13: 6688a 2422905i bk14: 7040a 2419363i bk15: 7044a 2415966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99559
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343240 n_act=5829 n_pre=5813 n_req=53572 n_rd=109624 n_write=63295 bw_util=0.1368
n_activity=439052 dram_eff=0.7877
bk0: 7080a 2419357i bk1: 7080a 2416870i bk2: 6900a 2420882i bk3: 6896a 2417871i bk4: 6784a 2424084i bk5: 6784a 2420660i bk6: 6792a 2425358i bk7: 6784a 2422544i bk8: 6788a 2424904i bk9: 6784a 2422869i bk10: 6736a 2419351i bk11: 6740a 2417375i bk12: 6688a 2423681i bk13: 6700a 2420276i bk14: 7044a 2419641i bk15: 7044a 2415861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01058
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343337 n_act=5808 n_pre=5792 n_req=53557 n_rd=109612 n_write=63252 bw_util=0.1368
n_activity=438282 dram_eff=0.7888
bk0: 7088a 2419996i bk1: 7080a 2418345i bk2: 6896a 2422202i bk3: 6896a 2419023i bk4: 6784a 2426150i bk5: 6784a 2422588i bk6: 6792a 2423483i bk7: 6784a 2422251i bk8: 6784a 2423950i bk9: 6784a 2422378i bk10: 6740a 2420607i bk11: 6736a 2417898i bk12: 6688a 2423691i bk13: 6688a 2421139i bk14: 7048a 2420423i bk15: 7040a 2416671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 47729, Miss = 13702, Miss_rate = 0.287, Pending_hits = 24237, Reservation_fails = 136
L2_cache_bank[1]: Access = 47705, Miss = 13701, Miss_rate = 0.287, Pending_hits = 24208, Reservation_fails = 214
L2_cache_bank[2]: Access = 47664, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24163, Reservation_fails = 190
L2_cache_bank[3]: Access = 47665, Miss = 13696, Miss_rate = 0.287, Pending_hits = 24204, Reservation_fails = 196
L2_cache_bank[4]: Access = 47659, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24189, Reservation_fails = 164
L2_cache_bank[5]: Access = 47660, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24168, Reservation_fails = 181
L2_cache_bank[6]: Access = 47642, Miss = 13692, Miss_rate = 0.287, Pending_hits = 24183, Reservation_fails = 190
L2_cache_bank[7]: Access = 47648, Miss = 13693, Miss_rate = 0.287, Pending_hits = 24218, Reservation_fails = 156
L2_cache_bank[8]: Access = 47687, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24173, Reservation_fails = 211
L2_cache_bank[9]: Access = 47679, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24209, Reservation_fails = 134
L2_cache_bank[10]: Access = 47689, Miss = 13701, Miss_rate = 0.287, Pending_hits = 24201, Reservation_fails = 176
L2_cache_bank[11]: Access = 47684, Miss = 13698, Miss_rate = 0.287, Pending_hits = 24217, Reservation_fails = 173
L2_cache_bank[12]: Access = 47666, Miss = 13702, Miss_rate = 0.287, Pending_hits = 24149, Reservation_fails = 189
L2_cache_bank[13]: Access = 47691, Miss = 13701, Miss_rate = 0.287, Pending_hits = 24208, Reservation_fails = 194
L2_cache_bank[14]: Access = 47680, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24190, Reservation_fails = 227
L2_cache_bank[15]: Access = 47684, Miss = 13700, Miss_rate = 0.287, Pending_hits = 24201, Reservation_fails = 166
L2_cache_bank[16]: Access = 47690, Miss = 13700, Miss_rate = 0.287, Pending_hits = 24194, Reservation_fails = 153
L2_cache_bank[17]: Access = 47696, Miss = 13703, Miss_rate = 0.287, Pending_hits = 24177, Reservation_fails = 136
L2_cache_bank[18]: Access = 47707, Miss = 13703, Miss_rate = 0.287, Pending_hits = 24214, Reservation_fails = 144
L2_cache_bank[19]: Access = 47708, Miss = 13703, Miss_rate = 0.287, Pending_hits = 24202, Reservation_fails = 150
L2_cache_bank[20]: Access = 47711, Miss = 13705, Miss_rate = 0.287, Pending_hits = 24191, Reservation_fails = 160
L2_cache_bank[21]: Access = 47692, Miss = 13698, Miss_rate = 0.287, Pending_hits = 24232, Reservation_fails = 137
L2_total_cache_accesses = 1049036
L2_total_cache_misses = 301380
L2_total_cache_miss_rate = 0.2873
L2_total_cache_pending_hits = 532328
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16895
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 411016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 227629
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 198427
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73739
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 655540
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393262
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 206
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.040

icnt_total_pkts_mem_to_simt=2098672
icnt_total_pkts_simt_to_mem=1770008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.02998
	minimum = 6
	maximum = 40
Network latency average = 8.88091
	minimum = 6
	maximum = 30
Slowest packet = 1966964
Flit latency average = 8.9789
	minimum = 6
	maximum = 30
Slowest flit = 3865894
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0375581
	minimum = 0.0334134 (at node 10)
	maximum = 0.0428253 (at node 46)
Accepted packet rate average = 0.0375581
	minimum = 0.0334134 (at node 10)
	maximum = 0.0428253 (at node 46)
Injected flit rate average = 0.0563451
	minimum = 0.0334134 (at node 10)
	maximum = 0.0856505 (at node 46)
Accepted flit rate average= 0.0563451
	minimum = 0.0425678 (at node 32)
	maximum = 0.0675993 (at node 7)
Injected packet length average = 1.50021
Accepted packet length average = 1.50021
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.9618 (8 samples)
	minimum = 6 (8 samples)
	maximum = 155.625 (8 samples)
Network latency average = 10.6157 (8 samples)
	minimum = 6 (8 samples)
	maximum = 147.125 (8 samples)
Flit latency average = 10.8054 (8 samples)
	minimum = 6 (8 samples)
	maximum = 146.125 (8 samples)
Fragmentation average = 0.0656907 (8 samples)
	minimum = 0 (8 samples)
	maximum = 76.375 (8 samples)
Injected packet rate average = 0.0569104 (8 samples)
	minimum = 0.0506309 (8 samples)
	maximum = 0.0648141 (8 samples)
Accepted packet rate average = 0.0569104 (8 samples)
	minimum = 0.0506309 (8 samples)
	maximum = 0.0648141 (8 samples)
Injected flit rate average = 0.103178 (8 samples)
	minimum = 0.0716731 (8 samples)
	maximum = 0.143359 (8 samples)
Accepted flit rate average = 0.103178 (8 samples)
	minimum = 0.0912289 (8 samples)
	maximum = 0.113183 (8 samples)
Injected packet size average = 1.813 (8 samples)
Accepted packet size average = 1.813 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 30 min, 14 sec (1814 sec)
gpgpu_simulation_rate = 99424 (inst/sec)
gpgpu_simulation_rate = 1797 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 41938
gpu_sim_insn = 23068752
gpu_ipc =     550.0680
gpu_tot_sim_cycle = 3524191
gpu_tot_sim_insn = 203424660
gpu_tot_ipc =      57.7224
gpu_tot_issued_cta = 589824
max_total_param_size = 0
gpu_stall_dramfull = 343422
gpu_stall_icnt2sh    = 57296
partiton_reqs_in_parallel = 922616
partiton_reqs_in_parallel_total    = 29606122
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =       8.6626
partiton_reqs_in_parallel_util = 922616
partiton_reqs_in_parallel_util_total    = 29606122
gpu_sim_cycle_parition_util = 41938
gpu_tot_sim_cycle_parition_util    = 1360623
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.7664
partiton_replys_in_parallel = 196640
partiton_replys_in_parallel_total    = 1049036
L2_BW  =     444.4257 GB/Sec
L2_BW_total  =      33.5028 GB/Sec
gpu_total_sim_rate=100655

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7275012
	L1I_total_cache_misses = 6281
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3473408
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3471616
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7268731
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6281
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3473408
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7275012
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
17481, 17138, 17188, 17023, 17311, 17084, 17357, 17080, 17217, 16978, 17266, 16978, 17194, 16873, 17103, 16735, 17198, 16733, 17013, 16737, 17084, 16716, 17029, 16573, 16909, 16714, 16909, 16551, 16911, 16467, 16988, 16410, 
gpgpu_n_tot_thrd_icount = 427852416
gpgpu_n_tot_w_icount = 13370388
gpgpu_n_stall_shd_mem = 435102
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 786612
gpgpu_n_mem_write_global = 458830
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 12583092
gpgpu_n_store_insn = 7340107
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 55574528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198124
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1022048	W0_Idle:59431597	W0_Scoreboard:6492431	W1:1044	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:13369335	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6292656 {8:786582,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30936112 {40:65614,72:393216,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_coretomem[INST_ACC_R] = 1648 {8:206,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 48240496 {40:262294,72:524288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3670640 {8:458830,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_memtocore[INST_ACC_R] = 28016 {136:206,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 525 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3524190 
mrq_lat_table:176686 	10022 	15570 	30316 	58375 	88785 	129469 	95247 	70497 	7950 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	684872 	410078 	132455 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	31 	973674 	101615 	12325 	4963 	87582 	42242 	16168 	490 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	533355 	239668 	13590 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196678 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	539 	54 	139 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  9.616307 10.045113  8.000000  8.276956  8.308696  8.741419  9.881137  9.981723  8.283262  8.644296  7.808081  8.238806  9.201456  9.541562  7.775391  7.871542 
dram[1]:  9.711165  9.908642  8.135135  8.657080  8.573991  8.793103  9.636364 10.243968  8.077406  8.452954  8.060670  8.158898  9.563131  9.861979  7.581749  7.934263 
dram[2]:  9.845209  9.905941  8.053498  8.394850  8.510022  8.692483  9.875969  9.875969  8.291845  8.321120  7.956612  8.147991  9.127711  9.614213  7.602294  7.914513 
dram[3]:  9.709443 10.012500  7.916836  8.245243  8.507795  8.860789  9.720101 10.135279  8.214893  8.596882  8.255364  8.541020  9.350617  9.685422  7.582857  7.676301 
dram[4]:  9.797066 10.338501  7.938900  8.182390  8.588764  8.851851  9.388206 10.034121  8.171247  8.397826  8.270967  8.636771  9.496241 10.045093  7.645594  8.010040 
dram[5]:  9.470449 10.065327  7.628180  8.227848  8.344978  8.719178  9.552500  9.830335  8.281116  8.363636  8.126582  8.463737  9.130120  9.491228  7.600000  7.792969 
dram[6]:  9.564593  9.850122  7.866935  8.278131  8.395604  8.686363  9.880829 10.143236  8.219149  8.214893  8.180467  8.319654  9.261614  9.636132  7.662188  7.860236 
dram[7]:  9.709443 10.072865  7.819639  8.131250  8.553812  8.946136  9.452971  9.945312  8.250000  8.448578  8.000000  8.058578  9.355556  9.939632  7.432030  7.709865 
dram[8]:  9.778049 10.103274  7.993853  8.391397  8.675000  9.018867  9.660760 10.288409  8.066946  8.432315  7.981328  8.395197  9.052381  9.156627  7.713733  7.821568 
dram[9]:  9.641827  9.942928  7.666012  8.197479  8.804148  9.059241  9.737913 10.283019  7.713148  8.113208  8.120254  8.250535  9.026128  9.083532  7.821568  7.910714 
dram[10]:  9.513064 10.361757  7.947047  8.313433  8.543624  8.925234  9.434567 10.213903  7.936345  8.070981  8.143764  8.522124  9.223301  9.669211  7.556818  7.960080 
average row locality = 683002/78565 = 8.693464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2156      2155      2104      2105      2065      2065      2064      2064      2064      2064      2056      2056      2037      2036      2135      2136 
dram[1]:      2154      2156      2105      2104      2064      2064      2064      2064      2064      2065      2053      2052      2035      2035      2137      2135 
dram[2]:      2155      2155      2105      2104      2064      2064      2064      2065      2064      2064      2053      2053      2036      2035      2135      2135 
dram[3]:      2156      2155      2100      2099      2064      2064      2064      2064      2064      2064      2052      2052      2035      2035      2135      2137 
dram[4]:      2155      2155      2099      2100      2064      2064      2064      2064      2064      2064      2052      2053      2036      2035      2142      2141 
dram[5]:      2156      2155      2100      2099      2064      2064      2064      2065      2064      2064      2054      2052      2035      2035      2142      2142 
dram[6]:      2154      2155      2100      2099      2066      2065      2064      2065      2064      2064      2053      2052      2036      2035      2144      2144 
dram[7]:      2155      2156      2100      2102      2064      2064      2064      2065      2064      2064      2052      2052      2036      2035      2142      2141 
dram[8]:      2155      2155      2099      2101      2064      2065      2064      2064      2065      2064      2053      2052      2040      2040      2140      2141 
dram[9]:      2154      2154      2100      2099      2064      2064      2067      2064      2066      2065      2052      2053      2040      2043      2141      2141 
dram[10]:      2156      2154      2099      2099      2064      2064      2065      2064      2064      2064      2053      2052      2040      2040      2142      2140 
total reads: 366916
bank skew: 2156/2035 = 1.06
chip skew: 33367/33340 = 1.00
number of total write accesses:
dram[0]:      1854      1853      1808      1810      1757      1755      1760      1759      1796      1800      1809      1808      1754      1752      1846      1847 
dram[1]:      1847      1857      1808      1809      1760      1761      1752      1757      1797      1798      1800      1799      1752      1752      1851      1848 
dram[2]:      1852      1847      1809      1808      1757      1752      1758      1757      1800      1797      1798      1801      1752      1753      1841      1846 
dram[3]:      1854      1850      1803      1801      1756      1755      1756      1757      1797      1796      1795      1800      1752      1752      1846      1847 
dram[4]:      1852      1846      1799      1803      1758      1760      1757      1759      1801      1799      1794      1799      1753      1752      1849      1848 
dram[5]:      1850      1851      1798      1801      1758      1755      1757      1759      1795      1800      1798      1799      1754      1752      1848      1848 
dram[6]:      1844      1854      1802      1800      1754      1757      1750      1759      1799      1797      1800      1800      1752      1752      1848      1849 
dram[7]:      1855      1853      1802      1801      1751      1756      1755      1754      1797      1797      1796      1800      1753      1752      1849      1845 
dram[8]:      1854      1856      1802      1801      1753      1759      1752      1753      1791      1798      1794      1793      1762      1760      1848      1848 
dram[9]:      1857      1853      1802      1803      1757      1759      1760      1751      1806      1805      1797      1800      1760      1763      1848      1846 
dram[10]:      1849      1856      1803      1800      1755      1756      1756      1756      1801      1802      1799      1800      1760      1760      1848      1848 
total reads: 316086
bank skew: 1857/1750 = 1.06
chip skew: 28768/28716 = 1.00
average mf latency per bank:
dram[0]:       1038      1048       654       667      1328      1337      1143      1159       707       720      1047      1051       973       981       703       715
dram[1]:       1057      1066       658       665      1331      1325      1151      1155       710       704      1070      1071       967       972       708       717
dram[2]:       1054      1063       653       660      1296      1303      1212      1217       702       706      1053      1060      1057      1066       707       713
dram[3]:       1056      1061       652       671      1285      1290      1214      1183       708       713      1056      1064      1053      1060       708       715
dram[4]:       1059      1062       662       663      1377      1378      1182      1187       712       710      1061      1056      1024       930       725       724
dram[5]:       1055      1059       654       664      1374      1377      1178      1184       707       712       991       994       924       929       720       728
dram[6]:       1052      1060       656       662      1383      1385      1181      1183       706       710       987       994       920       927       720       722
dram[7]:       1074      1080       655       659      1385      1387      1262      1264       707       706       995       984       920       931       722       718
dram[8]:       1063      1001       681       684      1376      1380      1238      1247       698       701       969       970       953       958       692       694
dram[9]:       1003      1008       677       689      1379      1387      1185      1129       717       724       974       976       959       962       710       717
dram[10]:       1002      1004       679       654      1334      1341      1120      1125       716       718      1050      1055       953       961       707       715
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384219 n_act=7150 n_pre=7134 n_req=62130 n_rd=133448 n_write=73721 bw_util=0.159
n_activity=514535 dram_eff=0.8053
bk0: 8624a 2480850i bk1: 8620a 2478186i bk2: 8416a 2481972i bk3: 8420a 2478052i bk4: 8260a 2483076i bk5: 8260a 2481078i bk6: 8256a 2488268i bk7: 8256a 2484533i bk8: 8256a 2487696i bk9: 8256a 2484256i bk10: 8224a 2480291i bk11: 8224a 2478336i bk12: 8148a 2483309i bk13: 8144a 2479528i bk14: 8540a 2479709i bk15: 8544a 2476117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20643
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384466 n_act=7093 n_pre=7077 n_req=62099 n_rd=133404 n_write=73632 bw_util=0.1589
n_activity=514265 dram_eff=0.8052
bk0: 8616a 2481738i bk1: 8624a 2476359i bk2: 8420a 2480378i bk3: 8416a 2478962i bk4: 8256a 2485834i bk5: 8256a 2480868i bk6: 8256a 2486602i bk7: 8256a 2483362i bk8: 8256a 2490439i bk9: 8260a 2486697i bk10: 8212a 2480915i bk11: 8208a 2478426i bk12: 8140a 2484891i bk13: 8140a 2481489i bk14: 8548a 2478736i bk15: 8540a 2474720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19413
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384343 n_act=7147 n_pre=7131 n_req=62079 n_rd=133404 n_write=73647 bw_util=0.1589
n_activity=514699 dram_eff=0.8046
bk0: 8620a 2480230i bk1: 8620a 2476957i bk2: 8420a 2482481i bk3: 8416a 2480670i bk4: 8256a 2485598i bk5: 8256a 2480493i bk6: 8256a 2489693i bk7: 8260a 2484898i bk8: 8256a 2487128i bk9: 8256a 2484261i bk10: 8212a 2480560i bk11: 8212a 2478743i bk12: 8144a 2485205i bk13: 8140a 2480566i bk14: 8540a 2481387i bk15: 8540a 2477577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16841
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384525 n_act=7105 n_pre=7089 n_req=62057 n_rd=133360 n_write=73593 bw_util=0.1588
n_activity=514751 dram_eff=0.8041
bk0: 8624a 2480704i bk1: 8620a 2478830i bk2: 8400a 2482311i bk3: 8396a 2478855i bk4: 8256a 2485132i bk5: 8256a 2481390i bk6: 8256a 2487994i bk7: 8256a 2485293i bk8: 8256a 2488315i bk9: 8256a 2485272i bk10: 8208a 2480612i bk11: 8208a 2478574i bk12: 8140a 2485642i bk13: 8140a 2481576i bk14: 8540a 2479744i bk15: 8548a 2475838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17544
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384521 n_act=7069 n_pre=7053 n_req=62081 n_rd=133408 n_write=73621 bw_util=0.1589
n_activity=514588 dram_eff=0.8046
bk0: 8620a 2478867i bk1: 8620a 2477837i bk2: 8396a 2482385i bk3: 8400a 2476870i bk4: 8256a 2486274i bk5: 8256a 2480466i bk6: 8256a 2486885i bk7: 8256a 2484425i bk8: 8256a 2488716i bk9: 8256a 2484731i bk10: 8208a 2480616i bk11: 8212a 2478950i bk12: 8144a 2484495i bk13: 8140a 2479642i bk14: 8568a 2480184i bk15: 8564a 2477134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20319
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384256 n_act=7199 n_pre=7183 n_req=62078 n_rd=133420 n_write=73614 bw_util=0.1589
n_activity=515739 dram_eff=0.8029
bk0: 8624a 2479421i bk1: 8620a 2477644i bk2: 8400a 2481374i bk3: 8396a 2479334i bk4: 8256a 2484332i bk5: 8256a 2479526i bk6: 8256a 2488269i bk7: 8260a 2484687i bk8: 8256a 2489929i bk9: 8256a 2484534i bk10: 8216a 2481185i bk11: 8208a 2479557i bk12: 8140a 2484890i bk13: 8140a 2481036i bk14: 8568a 2479150i bk15: 8568a 2477555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16272
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384297 n_act=7155 n_pre=7139 n_req=62077 n_rd=133440 n_write=73641 bw_util=0.1589
n_activity=515502 dram_eff=0.8034
bk0: 8616a 2479198i bk1: 8620a 2475935i bk2: 8400a 2481447i bk3: 8396a 2478143i bk4: 8264a 2484945i bk5: 8260a 2479999i bk6: 8256a 2489126i bk7: 8260a 2485579i bk8: 8256a 2486541i bk9: 8256a 2481829i bk10: 8212a 2481230i bk11: 8208a 2477948i bk12: 8144a 2484990i bk13: 8140a 2480423i bk14: 8576a 2481122i bk15: 8576a 2476986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17707
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384300 n_act=7175 n_pre=7159 n_req=62072 n_rd=133424 n_write=73614 bw_util=0.1589
n_activity=514564 dram_eff=0.8047
bk0: 8620a 2480777i bk1: 8624a 2477533i bk2: 8400a 2480935i bk3: 8408a 2477958i bk4: 8256a 2485566i bk5: 8256a 2480181i bk6: 8256a 2486232i bk7: 8260a 2484487i bk8: 8256a 2488472i bk9: 8256a 2484593i bk10: 8208a 2480514i bk11: 8208a 2478114i bk12: 8144a 2484053i bk13: 8140a 2481287i bk14: 8568a 2479932i bk15: 8564a 2476536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16826
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384315 n_act=7128 n_pre=7112 n_req=62086 n_rd=133448 n_write=73669 bw_util=0.159
n_activity=513954 dram_eff=0.806
bk0: 8620a 2479746i bk1: 8620a 2477397i bk2: 8396a 2482623i bk3: 8404a 2478738i bk4: 8256a 2484659i bk5: 8260a 2479893i bk6: 8256a 2488732i bk7: 8256a 2484826i bk8: 8260a 2488896i bk9: 8256a 2485247i bk10: 8212a 2479490i bk11: 8208a 2477919i bk12: 8160a 2484565i bk13: 8160a 2481532i bk14: 8560a 2480457i bk15: 8564a 2476278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16753
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384134 n_act=7198 n_pre=7182 n_req=62134 n_rd=133468 n_write=73690 bw_util=0.159
n_activity=514984 dram_eff=0.8045
bk0: 8616a 2478961i bk1: 8616a 2476197i bk2: 8400a 2481109i bk3: 8396a 2478387i bk4: 8256a 2485489i bk5: 8256a 2481183i bk6: 8268a 2487899i bk7: 8256a 2483984i bk8: 8264a 2486126i bk9: 8260a 2484186i bk10: 8208a 2478916i bk11: 8212a 2476872i bk12: 8160a 2484061i bk13: 8172a 2479365i bk14: 8564a 2480290i bk15: 8564a 2475480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17681
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384322 n_act=7147 n_pre=7131 n_req=62109 n_rd=133440 n_write=73632 bw_util=0.1589
n_activity=514040 dram_eff=0.8057
bk0: 8624a 2480899i bk1: 8616a 2478856i bk2: 8396a 2482598i bk3: 8396a 2478882i bk4: 8256a 2488288i bk5: 8256a 2483566i bk6: 8260a 2485879i bk7: 8256a 2483903i bk8: 8256a 2486865i bk9: 8256a 2484481i bk10: 8212a 2480233i bk11: 8208a 2477304i bk12: 8160a 2483841i bk13: 8160a 2480666i bk14: 8568a 2480814i bk15: 8560a 2476971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16614

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56669, Miss = 16681, Miss_rate = 0.294, Pending_hits = 27215, Reservation_fails = 136
L2_cache_bank[1]: Access = 56647, Miss = 16681, Miss_rate = 0.294, Pending_hits = 27186, Reservation_fails = 214
L2_cache_bank[2]: Access = 56602, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27142, Reservation_fails = 190
L2_cache_bank[3]: Access = 56606, Miss = 16675, Miss_rate = 0.295, Pending_hits = 27183, Reservation_fails = 196
L2_cache_bank[4]: Access = 56598, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27168, Reservation_fails = 164
L2_cache_bank[5]: Access = 56599, Miss = 16675, Miss_rate = 0.295, Pending_hits = 27146, Reservation_fails = 181
L2_cache_bank[6]: Access = 56576, Miss = 16670, Miss_rate = 0.295, Pending_hits = 27161, Reservation_fails = 190
L2_cache_bank[7]: Access = 56582, Miss = 16670, Miss_rate = 0.295, Pending_hits = 27195, Reservation_fails = 156
L2_cache_bank[8]: Access = 56623, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27152, Reservation_fails = 211
L2_cache_bank[9]: Access = 56617, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27188, Reservation_fails = 134
L2_cache_bank[10]: Access = 56627, Miss = 16679, Miss_rate = 0.295, Pending_hits = 27179, Reservation_fails = 176
L2_cache_bank[11]: Access = 56621, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27195, Reservation_fails = 173
L2_cache_bank[12]: Access = 56602, Miss = 16681, Miss_rate = 0.295, Pending_hits = 27128, Reservation_fails = 189
L2_cache_bank[13]: Access = 56628, Miss = 16679, Miss_rate = 0.295, Pending_hits = 27186, Reservation_fails = 194
L2_cache_bank[14]: Access = 56619, Miss = 16677, Miss_rate = 0.295, Pending_hits = 27169, Reservation_fails = 227
L2_cache_bank[15]: Access = 56622, Miss = 16679, Miss_rate = 0.295, Pending_hits = 27179, Reservation_fails = 166
L2_cache_bank[16]: Access = 56627, Miss = 16680, Miss_rate = 0.295, Pending_hits = 27173, Reservation_fails = 153
L2_cache_bank[17]: Access = 56635, Miss = 16682, Miss_rate = 0.295, Pending_hits = 27156, Reservation_fails = 136
L2_cache_bank[18]: Access = 56647, Miss = 16684, Miss_rate = 0.295, Pending_hits = 27193, Reservation_fails = 144
L2_cache_bank[19]: Access = 56649, Miss = 16683, Miss_rate = 0.294, Pending_hits = 27181, Reservation_fails = 150
L2_cache_bank[20]: Access = 56650, Miss = 16683, Miss_rate = 0.294, Pending_hits = 27169, Reservation_fails = 160
L2_cache_bank[21]: Access = 56630, Miss = 16677, Miss_rate = 0.294, Pending_hits = 27211, Reservation_fails = 137
L2_total_cache_accesses = 1245676
L2_total_cache_misses = 366916
L2_total_cache_miss_rate = 0.2946
L2_total_cache_pending_hits = 597855
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 476543
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 293156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 263986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 786612
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 458830
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 206
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.048

icnt_total_pkts_mem_to_simt=2557456
icnt_total_pkts_simt_to_mem=2097752
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7236
	minimum = 6
	maximum = 72
Network latency average = 9.95817
	minimum = 6
	maximum = 60
Slowest packet = 2104546
Flit latency average = 9.09222
	minimum = 6
	maximum = 58
Slowest flit = 3880659
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937788
	minimum = 0.0833393 (at node 13)
	maximum = 0.106612 (at node 29)
Accepted packet rate average = 0.0937788
	minimum = 0.0833393 (at node 13)
	maximum = 0.106612 (at node 29)
Injected flit rate average = 0.18755
	minimum = 0.138899 (at node 13)
	maximum = 0.248683 (at node 29)
Accepted flit rate average= 0.18755
	minimum = 0.177528 (at node 34)
	maximum = 0.195877 (at node 16)
Injected packet length average = 1.99992
Accepted packet length average = 1.99992
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.8242 (9 samples)
	minimum = 6 (9 samples)
	maximum = 146.333 (9 samples)
Network latency average = 10.5427 (9 samples)
	minimum = 6 (9 samples)
	maximum = 137.444 (9 samples)
Flit latency average = 10.615 (9 samples)
	minimum = 6 (9 samples)
	maximum = 136.333 (9 samples)
Fragmentation average = 0.0583917 (9 samples)
	minimum = 0 (9 samples)
	maximum = 67.8889 (9 samples)
Injected packet rate average = 0.0610069 (9 samples)
	minimum = 0.0542652 (9 samples)
	maximum = 0.0694583 (9 samples)
Accepted packet rate average = 0.0610069 (9 samples)
	minimum = 0.0542652 (9 samples)
	maximum = 0.0694583 (9 samples)
Injected flit rate average = 0.112553 (9 samples)
	minimum = 0.0791426 (9 samples)
	maximum = 0.155061 (9 samples)
Accepted flit rate average = 0.112553 (9 samples)
	minimum = 0.100818 (9 samples)
	maximum = 0.122371 (9 samples)
Injected packet size average = 1.84492 (9 samples)
Accepted packet size average = 1.84492 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 41 sec (2021 sec)
gpgpu_simulation_rate = 100655 (inst/sec)
gpgpu_simulation_rate = 1743 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 39000
gpu_sim_insn = 20972336
gpu_ipc =     537.7522
gpu_tot_sim_cycle = 3785341
gpu_tot_sim_insn = 224396996
gpu_tot_ipc =      59.2805
gpu_tot_issued_cta = 655360
max_total_param_size = 0
gpu_stall_dramfull = 343422
gpu_stall_icnt2sh    = 57630
partiton_reqs_in_parallel = 858000
partiton_reqs_in_parallel_total    = 30528738
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.2917
partiton_reqs_in_parallel_util = 858000
partiton_reqs_in_parallel_util_total    = 30528738
gpu_sim_cycle_parition_util = 39000
gpu_tot_sim_cycle_parition_util    = 1402561
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7727
partiton_replys_in_parallel = 65754
partiton_replys_in_parallel_total    = 1245676
L2_BW  =     159.8058 GB/Sec
L2_BW_total  =      32.8379 GB/Sec
gpu_total_sim_rate=106198

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8061892
	L1I_total_cache_misses = 6291
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3997696
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3995904
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8055601
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6291
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3997696
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8061892
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
19272, 18932, 19005, 18794, 19105, 18855, 19151, 18874, 18988, 18703, 19014, 18703, 18965, 18552, 18828, 18391, 18900, 18366, 18692, 18347, 18763, 18303, 18639, 18183, 18542, 18301, 18447, 18138, 18498, 18054, 18575, 17997, 
gpgpu_n_tot_thrd_icount = 471921792
gpgpu_n_tot_w_icount = 14747556
gpgpu_n_stall_shd_mem = 435102
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 852340
gpgpu_n_mem_write_global = 458846
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13631860
gpgpu_n_store_insn = 7340123
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 63963136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198124
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1188991	W0_Idle:59695013	W0_Scoreboard:6999519	W1:1956	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:14745591	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6818224 {8:852278,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30936752 {40:65630,72:393216,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_coretomem[INST_ACC_R] = 1728 {8:216,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 50868336 {40:327990,72:524288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3670768 {8:458846,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_memtocore[INST_ACC_R] = 29376 {136:216,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 510 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3781307 
mrq_lat_table:186747 	10304 	15746 	30547 	60139 	88812 	129469 	95247 	70497 	7950 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	742762 	417873 	132513 	11480 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	31 	1037367 	103610 	12327 	4963 	87582 	42242 	16218 	504 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	582069 	256580 	13692 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196694 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	611 	55 	145 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  9.452436  9.769784  7.722868  7.924453  7.910750  8.197479  9.959184  9.982098  7.771203  8.113169  7.370787  7.805555  8.944186  9.240385  7.449356  7.524164 
dram[1]:  9.542253  9.668246  7.875494  8.237603  8.116425  8.364026  9.715711 10.265789  7.593449  8.046939  7.630350  7.764357  9.325243  9.535980  7.261649  7.557836 
dram[2]:  9.624113  9.727273  7.713733  7.968000  8.059917  8.273886  9.954082  9.833754  7.811881  7.803960  7.529750  7.739645  8.916473  9.227818  7.256732  7.564486 
dram[3]:  9.540983  9.744020  7.544592  7.853755  8.057851  8.387096  9.798995 10.187989  7.682261  7.975708  7.861446  8.115942  9.087470  9.439803  7.262118  7.348457 
dram[4]:  9.538642 10.137157  7.592734  7.767578  8.095436  8.344017  9.468447 10.035990  7.735294  7.886000  7.875251  8.185803  9.262650  9.704545  7.306306  7.599251 
dram[5]:  9.313501  9.835749  7.340111  7.869307  7.947047  8.313433  9.563725  9.836272  7.815476  7.872255  7.747036  8.016360  8.902778  9.257832  7.244643  7.444036 
dram[6]:  9.257403  9.628841  7.557034  7.869307  7.926829  8.249472  9.908397 10.219895  7.777120  7.699219  7.795228  8.016360  9.042353  9.393643  7.338156  7.540892 
dram[7]:  9.521028  9.934146  7.457786  7.763672  8.051653  8.371244  9.486618 10.000000  7.699219  7.882000  7.635478  7.701375  9.068397  9.586035  7.096154  7.392336 
dram[8]:  9.633570  9.776978  7.642308  7.985944  8.189075  8.544858  9.718204 10.364362  7.554702  8.014228  7.616732  7.939148  8.808219  8.864367  7.369091  7.505556 
dram[9]:  9.503496  9.788462  7.347505  7.824803  8.353319  8.524017  9.713930 10.225721  7.224863  7.596154  7.741107  7.857716  8.783599  8.781818  7.481550  7.595506 
dram[10]:  9.397228 10.136816  7.558935  7.928144  8.122916  8.371244  9.514634 10.290237  7.443396  7.590384  7.777778  8.099174  8.967442  9.384428  7.242857  7.591760 
average row locality = 695543/83241 = 8.355774
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2204      2204      2153      2152      2112      2116      2112      2113      2112      2112      2102      2102      2076      2075      2183      2184 
dram[1]:      2202      2207      2153      2154      2112      2113      2112      2112      2112      2113      2098      2098      2074      2075      2185      2185 
dram[2]:      2203      2203      2154      2152      2112      2113      2112      2115      2113      2112      2100      2099      2075      2077      2184      2183 
dram[3]:      2204      2205      2148      2148      2112      2113      2112      2113      2112      2112      2097      2097      2075      2074      2183      2185 
dram[4]:      2205      2203      2147      2149      2112      2113      2112      2113      2112      2112      2097      2099      2075      2075      2190      2191 
dram[5]:      2204      2204      2148      2148      2112      2112      2113      2114      2112      2112      2099      2097      2075      2074      2191      2191 
dram[6]:      2204      2203      2148      2149      2114      2113      2112      2113      2112      2113      2098      2097      2075      2074      2193      2192 
dram[7]:      2203      2204      2148      2149      2113      2113      2112      2114      2113      2112      2098      2097      2076      2075      2192      2189 
dram[8]:      2204      2205      2147      2151      2113      2114      2113      2112      2113      2113      2098      2097      2080      2080      2188      2189 
dram[9]:      2203      2203      2148      2147      2112      2113      2114      2113      2114      2113      2097      2098      2080      2084      2190      2191 
dram[10]:      2204      2203      2148      2147      2112      2113      2113      2112      2112      2113      2098      2097      2080      2080      2191      2189 
total reads: 375192
bank skew: 2207/2074 = 1.06
chip skew: 34120/34090 = 1.00
number of total write accesses:
dram[0]:      1870      1870      1832      1834      1788      1786      1792      1790      1828      1831      1834      1832      1770      1769      1862      1864 
dram[1]:      1863      1873      1832      1833      1792      1793      1784      1789      1829      1830      1824      1823      1768      1768      1867      1866 
dram[2]:      1868      1863      1834      1832      1789      1784      1790      1789      1832      1829      1823      1825      1768      1771      1858      1864 
dram[3]:      1870      1868      1828      1826      1788      1787      1788      1789      1829      1828      1818      1823      1769      1768      1862      1864 
dram[4]:      1868      1862      1824      1828      1790      1792      1789      1791      1833      1831      1817      1822      1769      1768      1865      1867 
dram[5]:      1866      1868      1823      1826      1790      1787      1789      1791      1827      1832      1821      1823      1771      1768      1866      1866 
dram[6]:      1860      1870      1827      1825      1786      1789      1782      1791      1831      1829      1823      1823      1768      1768      1865      1865 
dram[7]:      1872      1869      1827      1826      1784      1788      1787      1786      1829      1829      1819      1823      1769      1769      1867      1862 
dram[8]:      1871      1872      1827      1826      1785      1791      1784      1785      1823      1830      1817      1817      1778      1776      1865      1864 
dram[9]:      1874      1869      1827      1828      1789      1791      1791      1783      1838      1837      1820      1823      1776      1780      1865      1865 
dram[10]:      1865      1872      1828      1825      1787      1788      1788      1788      1833      1834      1822      1823      1776      1777      1865      1865 
total reads: 320351
bank skew: 1874/1768 = 1.06
chip skew: 29156/29102 = 1.00
average mf latency per bank:
dram[0]:       1042      1053       664       677      1324      1333      1142      1158       716       729      1050      1055       978       986       714       726
dram[1]:       1061      1069       668       676      1326      1321      1149      1154       718       712      1073      1074       972       977       719       728
dram[2]:       1058      1068       663       670      1292      1299      1209      1214       710       714      1055      1063      1060      1068       718       724
dram[3]:       1060      1065       663       681      1281      1286      1212      1181       716       721      1059      1067      1057      1064       719       726
dram[4]:       1063      1066       672       673      1372      1373      1180      1185       719       719      1064      1059      1028       935       736       735
dram[5]:       1059      1063       665       674      1369      1372      1176      1182       715       720       996       998       929       934       731       738
dram[6]:       1056      1065       666       672      1377      1380      1179      1181       714       719       991       998       926       932       730       733
dram[7]:       1078      1084       666       669      1379      1381      1258      1260       715       714       999       989       925       936       732       729
dram[8]:       1067      1006       690       694      1370      1375      1234      1244       706       710       974       975       959       964       703       704
dram[9]:       1008      1013       687       699      1374      1381      1183      1128       725       732       979       981       964       967       721       726
dram[10]:       1007      1010       688       664      1329      1336      1119      1124       724       726      1053      1058       959       966       717       726
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678088 n_nop=2451243 n_act=7578 n_pre=7562 n_req=63264 n_rd=136448 n_write=75257 bw_util=0.1581
n_activity=536545 dram_eff=0.7891
bk0: 8816a 2552116i bk1: 8816a 2549369i bk2: 8612a 2552811i bk3: 8608a 2548855i bk4: 8448a 2553692i bk5: 8464a 2551373i bk6: 8448a 2559248i bk7: 8452a 2555418i bk8: 8448a 2558200i bk9: 8448a 2554716i bk10: 8408a 2550974i bk11: 8408a 2549019i bk12: 8304a 2554608i bk13: 8300a 2550844i bk14: 8732a 2550741i bk15: 8736a 2547059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.09498
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678088 n_nop=2451500 n_act=7504 n_pre=7488 n_req=63239 n_rd=136420 n_write=75176 bw_util=0.158
n_activity=536178 dram_eff=0.7893
bk0: 8808a 2553019i bk1: 8828a 2547506i bk2: 8612a 2551342i bk3: 8616a 2549721i bk4: 8448a 2556337i bk5: 8452a 2551274i bk6: 8448a 2557634i bk7: 8448a 2554428i bk8: 8448a 2560922i bk9: 8452a 2557366i bk10: 8392a 2551647i bk11: 8392a 2549197i bk12: 8296a 2556232i bk13: 8300a 2552857i bk14: 8740a 2549725i bk15: 8740a 2545469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.08284
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678088 n_nop=2451305 n_act=7580 n_pre=7564 n_req=63226 n_rd=136428 n_write=75211 bw_util=0.1581
n_activity=537017 dram_eff=0.7882
bk0: 8812a 2551479i bk1: 8812a 2548160i bk2: 8616a 2553310i bk3: 8608a 2551372i bk4: 8448a 2556103i bk5: 8452a 2550935i bk6: 8448a 2560727i bk7: 8460a 2555823i bk8: 8452a 2557642i bk9: 8448a 2554755i bk10: 8400a 2551220i bk11: 8396a 2549446i bk12: 8300a 2556599i bk13: 8308a 2551735i bk14: 8736a 2552292i bk15: 8732a 2548464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.05796
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678088 n_nop=2451531 n_act=7534 n_pre=7518 n_req=63195 n_rd=136360 n_write=75145 bw_util=0.158
n_activity=536675 dram_eff=0.7882
bk0: 8816a 2552023i bk1: 8820a 2550007i bk2: 8592a 2553162i bk3: 8592a 2549534i bk4: 8448a 2555691i bk5: 8452a 2551846i bk6: 8448a 2558935i bk7: 8452a 2556152i bk8: 8448a 2558745i bk9: 8448a 2555579i bk10: 8388a 2551365i bk11: 8388a 2549410i bk12: 8300a 2556901i bk13: 8296a 2552764i bk14: 8732a 2550747i bk15: 8740a 2546807i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.06486
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678088 n_nop=2451515 n_act=7500 n_pre=7484 n_req=63221 n_rd=136420 n_write=75169 bw_util=0.158
n_activity=536276 dram_eff=0.7891
bk0: 8820a 2550161i bk1: 8812a 2549126i bk2: 8588a 2553169i bk3: 8596a 2547601i bk4: 8448a 2556698i bk5: 8452a 2550863i bk6: 8448a 2557898i bk7: 8452a 2555271i bk8: 8448a 2559254i bk9: 8448a 2555073i bk10: 8388a 2551468i bk11: 8396a 2549680i bk12: 8300a 2555824i bk13: 8300a 2550921i bk14: 8760a 2551170i bk15: 8764a 2547839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.09178
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678088 n_nop=2451274 n_act=7614 n_pre=7598 n_req=63220 n_rd=136424 n_write=75178 bw_util=0.158
n_activity=537437 dram_eff=0.7874
bk0: 8816a 2550759i bk1: 8816a 2548810i bk2: 8592a 2552179i bk3: 8592a 2550104i bk4: 8448a 2554905i bk5: 8448a 2549996i bk6: 8452a 2559360i bk7: 8456a 2555589i bk8: 8448a 2560518i bk9: 8448a 2555015i bk10: 8396a 2552088i bk11: 8388a 2550192i bk12: 8300a 2556270i bk13: 8296a 2552343i bk14: 8764a 2549918i bk15: 8764a 2548395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.05257
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678088 n_nop=2451345 n_act=7569 n_pre=7553 n_req=63212 n_rd=136440 n_write=75181 bw_util=0.158
n_activity=536997 dram_eff=0.7882
bk0: 8816a 2550369i bk1: 8812a 2547159i bk2: 8592a 2552276i bk3: 8596a 2548899i bk4: 8456a 2555407i bk5: 8452a 2550409i bk6: 8448a 2560122i bk7: 8452a 2556503i bk8: 8448a 2557026i bk9: 8452a 2552150i bk10: 8392a 2552056i bk11: 8388a 2548795i bk12: 8300a 2556315i bk13: 8296a 2551712i bk14: 8772a 2552097i bk15: 8768a 2547944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.06634
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678088 n_nop=2451272 n_act=7613 n_pre=7597 n_req=63214 n_rd=136432 n_write=75174 bw_util=0.158
n_activity=536715 dram_eff=0.7885
bk0: 8812a 2552065i bk1: 8816a 2548803i bk2: 8592a 2551663i bk3: 8596a 2548726i bk4: 8452a 2555981i bk5: 8452a 2550383i bk6: 8448a 2557226i bk7: 8456a 2555362i bk8: 8452a 2558874i bk9: 8448a 2554959i bk10: 8392a 2551334i bk11: 8388a 2548932i bk12: 8304a 2555363i bk13: 8300a 2552613i bk14: 8768a 2550818i bk15: 8756a 2547464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.05781
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678088 n_nop=2451317 n_act=7551 n_pre=7535 n_req=63228 n_rd=136468 n_write=75217 bw_util=0.1581
n_activity=535765 dram_eff=0.7902
bk0: 8816a 2551029i bk1: 8820a 2548592i bk2: 8588a 2553459i bk3: 8604a 2549431i bk4: 8452a 2555052i bk5: 8456a 2550291i bk6: 8452a 2559701i bk7: 8448a 2555775i bk8: 8452a 2559431i bk9: 8452a 2555776i bk10: 8392a 2550304i bk11: 8388a 2548645i bk12: 8320a 2555869i bk13: 8320a 2552810i bk14: 8752a 2551419i bk15: 8756a 2547201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.05707
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678088 n_nop=2451120 n_act=7629 n_pre=7613 n_req=63276 n_rd=136480 n_write=75246 bw_util=0.1581
n_activity=537184 dram_eff=0.7883
bk0: 8812a 2550276i bk1: 8812a 2547401i bk2: 8592a 2551939i bk3: 8588a 2549129i bk4: 8448a 2556062i bk5: 8452a 2551530i bk6: 8456a 2558852i bk7: 8452a 2554867i bk8: 8456a 2556535i bk9: 8452a 2554606i bk10: 8388a 2549640i bk11: 8392a 2547631i bk12: 8320a 2555396i bk13: 8336a 2550592i bk14: 8760a 2551335i bk15: 8764a 2546523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.06605
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678088 n_nop=2451336 n_act=7570 n_pre=7554 n_req=63248 n_rd=136448 n_write=75180 bw_util=0.158
n_activity=535665 dram_eff=0.7902
bk0: 8816a 2552204i bk1: 8812a 2550042i bk2: 8592a 2553419i bk3: 8588a 2549693i bk4: 8448a 2558814i bk5: 8452a 2553997i bk6: 8452a 2556898i bk7: 8448a 2554764i bk8: 8448a 2557289i bk9: 8452a 2554989i bk10: 8392a 2551009i bk11: 8388a 2548002i bk12: 8320a 2555113i bk13: 8320a 2551808i bk14: 8764a 2551826i bk15: 8756a 2547883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0558

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59656, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29788, Reservation_fails = 136
L2_cache_bank[1]: Access = 59650, Miss = 17058, Miss_rate = 0.286, Pending_hits = 29766, Reservation_fails = 214
L2_cache_bank[2]: Access = 59578, Miss = 17048, Miss_rate = 0.286, Pending_hits = 29713, Reservation_fails = 190
L2_cache_bank[3]: Access = 59602, Miss = 17057, Miss_rate = 0.286, Pending_hits = 29759, Reservation_fails = 196
L2_cache_bank[4]: Access = 59585, Miss = 17053, Miss_rate = 0.286, Pending_hits = 29741, Reservation_fails = 164
L2_cache_bank[5]: Access = 59593, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29723, Reservation_fails = 181
L2_cache_bank[6]: Access = 59554, Miss = 17043, Miss_rate = 0.286, Pending_hits = 29746, Reservation_fails = 190
L2_cache_bank[7]: Access = 59570, Miss = 17047, Miss_rate = 0.286, Pending_hits = 29770, Reservation_fails = 156
L2_cache_bank[8]: Access = 59603, Miss = 17050, Miss_rate = 0.286, Pending_hits = 29739, Reservation_fails = 211
L2_cache_bank[9]: Access = 59608, Miss = 17055, Miss_rate = 0.286, Pending_hits = 29766, Reservation_fails = 134
L2_cache_bank[10]: Access = 59611, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29745, Reservation_fails = 176
L2_cache_bank[11]: Access = 59606, Miss = 17052, Miss_rate = 0.286, Pending_hits = 29775, Reservation_fails = 173
L2_cache_bank[12]: Access = 59592, Miss = 17056, Miss_rate = 0.286, Pending_hits = 29714, Reservation_fails = 189
L2_cache_bank[13]: Access = 59611, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29763, Reservation_fails = 194
L2_cache_bank[14]: Access = 59609, Miss = 17055, Miss_rate = 0.286, Pending_hits = 29744, Reservation_fails = 227
L2_cache_bank[15]: Access = 59607, Miss = 17053, Miss_rate = 0.286, Pending_hits = 29766, Reservation_fails = 166
L2_cache_bank[16]: Access = 59618, Miss = 17056, Miss_rate = 0.286, Pending_hits = 29759, Reservation_fails = 153
L2_cache_bank[17]: Access = 59633, Miss = 17061, Miss_rate = 0.286, Pending_hits = 29740, Reservation_fails = 136
L2_cache_bank[18]: Access = 59637, Miss = 17058, Miss_rate = 0.286, Pending_hits = 29781, Reservation_fails = 144
L2_cache_bank[19]: Access = 59647, Miss = 17062, Miss_rate = 0.286, Pending_hits = 29774, Reservation_fails = 150
L2_cache_bank[20]: Access = 59638, Miss = 17058, Miss_rate = 0.286, Pending_hits = 29751, Reservation_fails = 160
L2_cache_bank[21]: Access = 59622, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29802, Reservation_fails = 137
L2_total_cache_accesses = 1311430
L2_total_cache_misses = 375192
L2_total_cache_miss_rate = 0.2861
L2_total_cache_pending_hits = 654625
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17596
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 533313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 301431
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 264002
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 852340
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 458846
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 216
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.047

icnt_total_pkts_mem_to_simt=2688978
icnt_total_pkts_simt_to_mem=2163554
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.15276
	minimum = 6
	maximum = 40
Network latency average = 8.98551
	minimum = 6
	maximum = 30
Slowest packet = 2491527
Flit latency average = 9.0626
	minimum = 6
	maximum = 30
Slowest flit = 4704683
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0337209
	minimum = 0.029911 (at node 3)
	maximum = 0.038501 (at node 29)
Accepted packet rate average = 0.0337209
	minimum = 0.029911 (at node 3)
	maximum = 0.038501 (at node 29)
Injected flit rate average = 0.0505972
	minimum = 0.029911 (at node 3)
	maximum = 0.0770533 (at node 40)
Accepted flit rate average= 0.0505972
	minimum = 0.0381548 (at node 30)
	maximum = 0.060681 (at node 0)
Injected packet length average = 1.50047
Accepted packet length average = 1.50047
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5571 (10 samples)
	minimum = 6 (10 samples)
	maximum = 135.7 (10 samples)
Network latency average = 10.3869 (10 samples)
	minimum = 6 (10 samples)
	maximum = 126.7 (10 samples)
Flit latency average = 10.4598 (10 samples)
	minimum = 6 (10 samples)
	maximum = 125.7 (10 samples)
Fragmentation average = 0.0525526 (10 samples)
	minimum = 0 (10 samples)
	maximum = 61.1 (10 samples)
Injected packet rate average = 0.0582783 (10 samples)
	minimum = 0.0518298 (10 samples)
	maximum = 0.0663626 (10 samples)
Accepted packet rate average = 0.0582783 (10 samples)
	minimum = 0.0518298 (10 samples)
	maximum = 0.0663626 (10 samples)
Injected flit rate average = 0.106357 (10 samples)
	minimum = 0.0742194 (10 samples)
	maximum = 0.147261 (10 samples)
Accepted flit rate average = 0.106357 (10 samples)
	minimum = 0.0945514 (10 samples)
	maximum = 0.116202 (10 samples)
Injected packet size average = 1.82499 (10 samples)
Accepted packet size average = 1.82499 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 35 min, 13 sec (2113 sec)
gpgpu_simulation_rate = 106198 (inst/sec)
gpgpu_simulation_rate = 1791 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 41903
gpu_sim_insn = 23068832
gpu_ipc =     550.5294
gpu_tot_sim_cycle = 4049394
gpu_tot_sim_insn = 247465828
gpu_tot_ipc =      61.1118
gpu_tot_issued_cta = 720896
max_total_param_size = 0
gpu_stall_dramfull = 343459
gpu_stall_icnt2sh    = 70528
partiton_reqs_in_parallel = 921829
partiton_reqs_in_parallel_total    = 31386738
partiton_level_parallism =      21.9991
partiton_level_parallism_total  =       7.9786
partiton_reqs_in_parallel_util = 921829
partiton_reqs_in_parallel_util_total    = 31386738
gpu_sim_cycle_parition_util = 41903
gpu_tot_sim_cycle_parition_util    = 1441561
partiton_level_parallism_util =      21.9991
partiton_level_parallism_util_total  =      21.7791
partiton_replys_in_parallel = 196672
partiton_replys_in_parallel_total    = 1311430
L2_BW  =     444.8693 GB/Sec
L2_BW_total  =      35.3001 GB/Sec
gpu_total_sim_rate=106666

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8848420
	L1I_total_cache_misses = 6291
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4259840
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4258048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8842129
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6291
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4259840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8848420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21243, 20930, 20976, 20765, 21103, 20853, 21122, 20845, 20986, 20701, 21012, 20674, 20936, 20496, 20832, 20362, 20871, 20337, 20663, 20318, 20761, 20274, 20583, 20133, 20540, 20272, 20418, 20082, 20496, 20025, 20546, 19941, 
gpgpu_n_tot_thrd_icount = 520162432
gpgpu_n_tot_w_icount = 16255076
gpgpu_n_stall_shd_mem = 435111
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 983412
gpgpu_n_mem_write_global = 524446
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 15729012
gpgpu_n_store_insn = 8388763
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 68157440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198133
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1239763	W0_Idle:59703404	W0_Scoreboard:8040671	W1:2148	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:16252919	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7866800 {8:983350,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35657904 {40:65694,72:458752,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_coretomem[INST_ACC_R] = 1728 {8:216,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60305520 {40:327990,72:655360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4195568 {8:524446,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_memtocore[INST_ACC_R] = 29376 {136:216,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 475 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 4049393 
mrq_lat_table:214248 	12049 	18696 	36032 	69900 	105263 	152678 	101601 	71186 	7950 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	848149 	508690 	132981 	11480 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	32 	1211209 	125698 	13066 	4965 	87582 	42242 	16218 	504 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	664080 	302613 	16719 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	683 	66 	145 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  8.911538  9.052734  7.434210  7.718430  7.716783  7.928187  9.296843  9.283613  7.693103  7.850615  7.085578  7.563452  8.590998  8.652860  7.176287  7.237422 
dram[1]:  8.915221  9.243028  7.538333  7.938597  8.029091  8.257944  9.107438  9.531318  7.450751  7.862676  7.308197  7.567063  8.914634  9.082816  7.055130  7.297940 
dram[2]:  9.082353  9.307847  7.357724  7.766323  7.980108  8.062158  9.157677  9.071869  7.673540  7.723183  7.248780  7.510101  8.568359  8.778000  6.984802  7.235849 
dram[3]:  8.817491  9.084313  7.319805  7.549414  7.906810  8.097248  9.024540  9.413646  7.415282  7.734835  7.584327  7.737847  8.605883  8.918699  6.990881  7.136434 
dram[4]:  9.015564  9.575569  7.323577  7.579832  7.912186  8.136280  8.845692  9.358051  7.532884  7.751736  7.446488  7.848591  8.882591  9.139584  7.018265  7.238618 
dram[5]:  8.886756  9.212724  7.040625  7.678024  7.771127  8.183674  8.863454  9.279411  7.651801  7.701724  7.333881  7.714533  8.489362  8.951020  6.942771  7.272871 
dram[6]:  8.824428  9.210735  7.171701  7.650255  7.767606  8.056569  9.217573  9.517241  7.606473  7.580645  7.347611  7.751304  8.669960  8.914634  7.064319  7.276025 
dram[7]:  8.945946  9.455102  7.212800  7.431631  7.831261  8.127071  8.721344  9.155602  7.540541  7.788831  7.363636  7.478188  8.639764  9.082816  6.806785  7.111111 
dram[8]:  8.967118  9.313253  7.425041  7.709402  8.003630  8.397339  8.995918  9.647702  7.356436  7.860916  7.372517  7.700692  8.432950  8.496139  7.015221  7.246855 
dram[9]:  8.934489  9.338710  7.100788  7.590909  8.056569  8.238806  8.945344  9.358811  7.150160  7.544688  7.398671  7.581633  8.349146  8.303202  7.140867  7.294304 
dram[10]:  8.988350  9.616182  7.367647  7.687713  7.796820  8.025455  8.828000  9.467812  7.348684  7.537943  7.516020  7.716263  8.429119  8.770916  6.944277  7.237049 
average row locality = 789688/98488 = 8.018114
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2588      2589      2528      2528      2480      2483      2480      2482      2480      2480      2470      2470      2444      2443      2562      2563 
dram[1]:      2587      2591      2530      2530      2480      2481      2480      2480      2480      2481      2466      2466      2442      2443      2564      2563 
dram[2]:      2587      2587      2530      2528      2480      2481      2480      2483      2480      2480      2468      2467      2443      2444      2563      2563 
dram[3]:      2590      2590      2523      2523      2480      2481      2480      2481      2480      2480      2465      2465      2443      2443      2562      2564 
dram[4]:      2589      2587      2522      2524      2480      2480      2480      2481      2480      2480      2466      2467      2443      2443      2570      2571 
dram[5]:      2588      2589      2524      2522      2480      2480      2481      2482      2480      2480      2468      2466      2442      2442      2570      2571 
dram[6]:      2588      2587      2524      2523      2482      2481      2480      2481      2480      2481      2467      2465      2443      2442      2573      2572 
dram[7]:      2587      2588      2523      2524      2481      2480      2480      2482      2481      2480      2466      2465      2444      2443      2572      2570 
dram[8]:      2589      2589      2522      2525      2481      2482      2480      2480      2481      2481      2466      2465      2448      2448      2568      2569 
dram[9]:      2587      2587      2523      2522      2481      2481      2482      2481      2482      2481      2465      2466      2448      2452      2571      2571 
dram[10]:      2588      2587      2523      2522      2481      2481      2481      2480      2480      2481      2466      2466      2448      2449      2571      2569 
total reads: 440738
bank skew: 2591/2442 = 1.06
chip skew: 40080/40050 = 1.00
number of total write accesses:
dram[0]:      2046      2046      1992      1995      1934      1933      1936      1937      1982      1987      2001      2000      1946      1944      2038      2040 
dram[1]:      2040      2049      1993      1995      1936      1937      1928      1933      1983      1985      1992      1991      1944      1944      2043      2042 
dram[2]:      2045      2039      1995      1992      1933      1929      1934      1935      1986      1984      1990      1994      1944      1945      2033      2039 
dram[3]:      2048      2043      1986      1984      1932      1932      1933      1934      1984      1983      1987      1992      1946      1945      2038      2039 
dram[4]:      2045      2038      1982      1986      1935      1938      1934      1936      1987      1985      1987      1991      1945      1944      2041      2040 
dram[5]:      2042      2045      1982      1985      1934      1931      1933      1935      1981      1987      1991      1993      1947      1944      2040      2040 
dram[6]:      2036      2046      1987      1983      1930      1934      1926      1935      1985      1984      1993      1992      1944      1944      2040      2041 
dram[7]:      2047      2045      1985      1987      1928      1933      1933      1931      1983      1983      1989      1992      1945      1944      2043      2038 
dram[8]:      2047      2049      1985      1985      1929      1935      1928      1929      1977      1984      1987      1986      1954      1953      2041      2040 
dram[9]:      2050      2045      1986      1987      1934      1935      1937      1927      1994      1993      1989      1992      1952      1957      2042      2039 
dram[10]:      2041      2048      1986      1983      1932      1933      1933      1932      1988      1989      1991      1994      1952      1954      2040      2041 
total reads: 348950
bank skew: 2050/1926 = 1.06
chip skew: 31759/31700 = 1.00
average mf latency per bank:
dram[0]:        975       987       644       656      1228      1237      1067      1082       691       701       985       989       917       926       687       699
dram[1]:        991      1002       649       655      1231      1227      1074      1080       692       688      1005      1006       912       918       692       701
dram[2]:        991       999       643       651      1200      1207      1127      1133       686       690       989       995       989       999       691       697
dram[3]:        991       997       643       660      1191      1196      1128      1102       691       696       991      1000       986       993       691       699
dram[4]:        995       998       652       653      1271      1273      1101      1107       693       694       996       993       960       881       706       708
dram[5]:        991       995       645       654      1268      1272      1097      1104       690       694       936       939       874       880       702       711
dram[6]:        989       998       646       653      1275      1279      1100      1104       689       695       931       939       871       878       703       706
dram[7]:       1007      1013       645       649      1277      1280      1170      1173       691       690       939       931       871       882       704       701
dram[8]:        997       946       668       672      1270      1275      1149      1158       682       686       917       919       901       905       678       681
dram[9]:        945       952       664       675      1272      1280      1104      1057       699       706       920       923       905       909       693       699
dram[10]:        944       950       665       645      1232      1240      1047      1052       698       701       985       991       900       907       689       698
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755894 n_nop=2492013 n_act=8973 n_pre=8957 n_req=71827 n_rd=160280 n_write=85671 bw_util=0.1785
n_activity=612456 dram_eff=0.8032
bk0: 10352a 2613104i bk1: 10356a 2608608i bk2: 10112a 2613070i bk3: 10112a 2608478i bk4: 9920a 2615227i bk5: 9932a 2611644i bk6: 9920a 2621865i bk7: 9928a 2616401i bk8: 9920a 2620869i bk9: 9920a 2616157i bk10: 9880a 2610946i bk11: 9880a 2608346i bk12: 9776a 2614821i bk13: 9772a 2608956i bk14: 10248a 2611573i bk15: 10252a 2606934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.24817
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755894 n_nop=2492384 n_act=8848 n_pre=8832 n_req=71799 n_rd=160256 n_write=85574 bw_util=0.1784
n_activity=612045 dram_eff=0.8033
bk0: 10348a 2613019i bk1: 10364a 2607145i bk2: 10120a 2610950i bk3: 10120a 2608203i bk4: 9920a 2617838i bk5: 9924a 2611436i bk6: 9920a 2620294i bk7: 9920a 2615350i bk8: 9920a 2623884i bk9: 9924a 2618779i bk10: 9864a 2610865i bk11: 9864a 2608247i bk12: 9768a 2616490i bk13: 9772a 2611762i bk14: 10256a 2609739i bk15: 10252a 2604832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.24552
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755894 n_nop=2492158 n_act=8948 n_pre=8932 n_req=71781 n_rd=160256 n_write=85600 bw_util=0.1784
n_activity=612955 dram_eff=0.8022
bk0: 10348a 2611529i bk1: 10348a 2608395i bk2: 10120a 2612660i bk3: 10112a 2610607i bk4: 9920a 2617246i bk5: 9924a 2610761i bk6: 9920a 2623481i bk7: 9932a 2616431i bk8: 9920a 2620009i bk9: 9920a 2616638i bk10: 9872a 2611206i bk11: 9868a 2609132i bk12: 9772a 2616644i bk13: 9776a 2610312i bk14: 10252a 2611909i bk15: 10252a 2607593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.2133
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755894 n_nop=2492259 n_act=8957 n_pre=8941 n_req=71756 n_rd=160200 n_write=85537 bw_util=0.1783
n_activity=612432 dram_eff=0.8025
bk0: 10360a 2611270i bk1: 10360a 2608547i bk2: 10092a 2614167i bk3: 10092a 2608297i bk4: 9920a 2616955i bk5: 9924a 2611686i bk6: 9920a 2621928i bk7: 9924a 2617678i bk8: 9920a 2619877i bk9: 9920a 2617001i bk10: 9860a 2612313i bk11: 9860a 2608621i bk12: 9772a 2616717i bk13: 9772a 2611905i bk14: 10248a 2611449i bk15: 10256a 2606749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21613
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755894 n_nop=2492339 n_act=8882 n_pre=8866 n_req=71777 n_rd=160252 n_write=85555 bw_util=0.1784
n_activity=612162 dram_eff=0.8031
bk0: 10356a 2610433i bk1: 10348a 2609419i bk2: 10088a 2613630i bk3: 10096a 2607055i bk4: 9920a 2617806i bk5: 9920a 2610553i bk6: 9920a 2620149i bk7: 9924a 2615439i bk8: 9920a 2621374i bk9: 9920a 2616960i bk10: 9864a 2611091i bk11: 9868a 2608772i bk12: 9772a 2615832i bk13: 9772a 2609634i bk14: 10280a 2612373i bk15: 10284a 2606806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.24498
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755894 n_nop=2492128 n_act=8986 n_pre=8970 n_req=71775 n_rd=160260 n_write=85550 bw_util=0.1784
n_activity=613501 dram_eff=0.8013
bk0: 10352a 2611185i bk1: 10356a 2607957i bk2: 10096a 2612257i bk3: 10088a 2609922i bk4: 9920a 2615793i bk5: 9920a 2610290i bk6: 9924a 2622378i bk7: 9928a 2617706i bk8: 9920a 2622997i bk9: 9920a 2616785i bk10: 9872a 2611255i bk11: 9864a 2609850i bk12: 9768a 2616677i bk13: 9768a 2612113i bk14: 10280a 2610172i bk15: 10284a 2608161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20585
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755894 n_nop=2492175 n_act=8946 n_pre=8930 n_req=71769 n_rd=160276 n_write=85567 bw_util=0.1784
n_activity=612833 dram_eff=0.8023
bk0: 10352a 2610396i bk1: 10348a 2606721i bk2: 10096a 2611768i bk3: 10092a 2608007i bk4: 9928a 2616912i bk5: 9924a 2611070i bk6: 9920a 2622257i bk7: 9924a 2618169i bk8: 9920a 2618775i bk9: 9924a 2613566i bk10: 9868a 2611243i bk11: 9860a 2607350i bk12: 9772a 2616444i bk13: 9768a 2610887i bk14: 10292a 2611956i bk15: 10288a 2607624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.22794
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755894 n_nop=2492041 n_act=9017 n_pre=9001 n_req=71772 n_rd=160264 n_write=85571 bw_util=0.1784
n_activity=612676 dram_eff=0.8025
bk0: 10348a 2611967i bk1: 10352a 2608924i bk2: 10092a 2612526i bk3: 10096a 2606953i bk4: 9924a 2616881i bk5: 9920a 2610328i bk6: 9920a 2618527i bk7: 9928a 2617091i bk8: 9924a 2620794i bk9: 9920a 2616904i bk10: 9864a 2611329i bk11: 9860a 2607867i bk12: 9776a 2615151i bk13: 9772a 2611450i bk14: 10288a 2610791i bk15: 10280a 2607076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21549
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755894 n_nop=2492168 n_act=8920 n_pre=8904 n_req=71783 n_rd=160296 n_write=85606 bw_util=0.1785
n_activity=611676 dram_eff=0.804
bk0: 10356a 2610325i bk1: 10356a 2607686i bk2: 10088a 2613725i bk3: 10100a 2608802i bk4: 9924a 2615914i bk5: 9928a 2610639i bk6: 9920a 2622347i bk7: 9920a 2617949i bk8: 9924a 2622096i bk9: 9924a 2617323i bk10: 9864a 2609916i bk11: 9860a 2607417i bk12: 9792a 2615877i bk13: 9792a 2611927i bk14: 10272a 2611768i bk15: 10276a 2607051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.22145
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755894 n_nop=2491865 n_act=9038 n_pre=9022 n_req=71839 n_rd=160320 n_write=85649 bw_util=0.1785
n_activity=613119 dram_eff=0.8024
bk0: 10348a 2610505i bk1: 10348a 2607366i bk2: 10092a 2612764i bk3: 10088a 2609274i bk4: 9924a 2617274i bk5: 9924a 2611808i bk6: 9928a 2620540i bk7: 9924a 2616096i bk8: 9928a 2617920i bk9: 9924a 2616056i bk10: 9860a 2609540i bk11: 9864a 2607865i bk12: 9792a 2615221i bk13: 9808a 2608542i bk14: 10284a 2611343i bk15: 10284a 2606348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.22079
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755894 n_nop=2492095 n_act=8974 n_pre=8958 n_req=71810 n_rd=160292 n_write=85575 bw_util=0.1784
n_activity=611519 dram_eff=0.8041
bk0: 10352a 2613178i bk1: 10348a 2609747i bk2: 10092a 2613532i bk3: 10088a 2609655i bk4: 9924a 2619265i bk5: 9924a 2614059i bk6: 9924a 2619207i bk7: 9920a 2616406i bk8: 9920a 2619655i bk9: 9924a 2616644i bk10: 9864a 2611079i bk11: 9864a 2607450i bk12: 9792a 2615681i bk13: 9796a 2611419i bk14: 10284a 2612369i bk15: 10276a 2607806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20671

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68595, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32766, Reservation_fails = 136
L2_cache_bank[1]: Access = 68592, Miss = 20038, Miss_rate = 0.292, Pending_hits = 32744, Reservation_fails = 214
L2_cache_bank[2]: Access = 68518, Miss = 20029, Miss_rate = 0.292, Pending_hits = 32692, Reservation_fails = 190
L2_cache_bank[3]: Access = 68543, Miss = 20035, Miss_rate = 0.292, Pending_hits = 32737, Reservation_fails = 196
L2_cache_bank[4]: Access = 68525, Miss = 20031, Miss_rate = 0.292, Pending_hits = 32719, Reservation_fails = 164
L2_cache_bank[5]: Access = 68533, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32701, Reservation_fails = 181
L2_cache_bank[6]: Access = 68492, Miss = 20023, Miss_rate = 0.292, Pending_hits = 32724, Reservation_fails = 190
L2_cache_bank[7]: Access = 68507, Miss = 20027, Miss_rate = 0.292, Pending_hits = 32748, Reservation_fails = 156
L2_cache_bank[8]: Access = 68542, Miss = 20030, Miss_rate = 0.292, Pending_hits = 32718, Reservation_fails = 211
L2_cache_bank[9]: Access = 68546, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32743, Reservation_fails = 134
L2_cache_bank[10]: Access = 68549, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32722, Reservation_fails = 176
L2_cache_bank[11]: Access = 68546, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32753, Reservation_fails = 173
L2_cache_bank[12]: Access = 68530, Miss = 20037, Miss_rate = 0.292, Pending_hits = 32693, Reservation_fails = 189
L2_cache_bank[13]: Access = 68552, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32741, Reservation_fails = 194
L2_cache_bank[14]: Access = 68546, Miss = 20034, Miss_rate = 0.292, Pending_hits = 32723, Reservation_fails = 227
L2_cache_bank[15]: Access = 68547, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32744, Reservation_fails = 166
L2_cache_bank[16]: Access = 68557, Miss = 20035, Miss_rate = 0.292, Pending_hits = 32737, Reservation_fails = 153
L2_cache_bank[17]: Access = 68574, Miss = 20039, Miss_rate = 0.292, Pending_hits = 32718, Reservation_fails = 136
L2_cache_bank[18]: Access = 68578, Miss = 20039, Miss_rate = 0.292, Pending_hits = 32760, Reservation_fails = 144
L2_cache_bank[19]: Access = 68588, Miss = 20041, Miss_rate = 0.292, Pending_hits = 32752, Reservation_fails = 150
L2_cache_bank[20]: Access = 68578, Miss = 20038, Miss_rate = 0.292, Pending_hits = 32730, Reservation_fails = 160
L2_cache_bank[21]: Access = 68564, Miss = 20035, Miss_rate = 0.292, Pending_hits = 32781, Reservation_fails = 137
L2_total_cache_accesses = 1508102
L2_total_cache_misses = 440738
L2_total_cache_miss_rate = 0.2922
L2_total_cache_pending_hits = 720146
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17626
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 598834
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 366952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329577
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 983412
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524446
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 216
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=3147794
icnt_total_pkts_simt_to_mem=2491362
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7023
	minimum = 6
	maximum = 64
Network latency average = 9.94419
	minimum = 6
	maximum = 62
Slowest packet = 2628863
Flit latency average = 9.08228
	minimum = 6
	maximum = 60
Slowest flit = 5210659
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0938724
	minimum = 0.0835044 (at node 7)
	maximum = 0.106701 (at node 29)
Accepted packet rate average = 0.0938724
	minimum = 0.0835044 (at node 7)
	maximum = 0.106701 (at node 29)
Injected flit rate average = 0.187729
	minimum = 0.139182 (at node 7)
	maximum = 0.24889 (at node 29)
Accepted flit rate average= 0.187729
	minimum = 0.177724 (at node 42)
	maximum = 0.196399 (at node 18)
Injected packet length average = 1.99984
Accepted packet length average = 1.99984
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.4794 (11 samples)
	minimum = 6 (11 samples)
	maximum = 129.182 (11 samples)
Network latency average = 10.3467 (11 samples)
	minimum = 6 (11 samples)
	maximum = 120.818 (11 samples)
Flit latency average = 10.3345 (11 samples)
	minimum = 6 (11 samples)
	maximum = 119.727 (11 samples)
Fragmentation average = 0.0477751 (11 samples)
	minimum = 0 (11 samples)
	maximum = 55.5455 (11 samples)
Injected packet rate average = 0.0615141 (11 samples)
	minimum = 0.0547093 (11 samples)
	maximum = 0.0700298 (11 samples)
Accepted packet rate average = 0.0615141 (11 samples)
	minimum = 0.0547093 (11 samples)
	maximum = 0.0700298 (11 samples)
Injected flit rate average = 0.113755 (11 samples)
	minimum = 0.0801251 (11 samples)
	maximum = 0.1565 (11 samples)
Accepted flit rate average = 0.113755 (11 samples)
	minimum = 0.102113 (11 samples)
	maximum = 0.123493 (11 samples)
Injected packet size average = 1.84925 (11 samples)
Accepted packet size average = 1.84925 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 38 min, 40 sec (2320 sec)
gpgpu_simulation_rate = 106666 (inst/sec)
gpgpu_simulation_rate = 1745 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 50637
gpu_sim_insn = 20973152
gpu_ipc =     414.1863
gpu_tot_sim_cycle = 4443742
gpu_tot_sim_insn = 268438980
gpu_tot_ipc =      60.4083
gpu_tot_issued_cta = 786432
max_total_param_size = 0
gpu_stall_dramfull = 343459
gpu_stall_icnt2sh    = 70928
partiton_reqs_in_parallel = 1114014
partiton_reqs_in_parallel_total    = 32308567
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.5213
partiton_reqs_in_parallel_util = 1114014
partiton_reqs_in_parallel_util_total    = 32308567
gpu_sim_cycle_parition_util = 50637
gpu_tot_sim_cycle_parition_util    = 1483464
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7864
partiton_replys_in_parallel = 65956
partiton_replys_in_parallel_total    = 1508102
L2_BW  =     123.4586 GB/Sec
L2_BW_total  =      33.5743 GB/Sec
gpu_total_sim_rate=111062

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9635748
	L1I_total_cache_misses = 6295
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4784128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4782336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9629453
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6295
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4784128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9635748
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
23083, 22701, 22793, 22536, 22897, 22601, 22870, 22593, 22734, 22449, 22760, 22422, 22684, 22221, 22557, 22041, 22573, 21993, 22365, 21974, 22463, 21907, 22285, 21697, 22196, 21790, 22051, 21646, 22057, 21589, 22133, 21436, 
gpgpu_n_tot_thrd_icount = 564260992
gpgpu_n_tot_w_icount = 17633156
gpgpu_n_stall_shd_mem = 435111
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1049332
gpgpu_n_mem_write_global = 524478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16777972
gpgpu_n_store_insn = 8388795
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76546048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198133
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1417534	W0_Idle:60338658	W0_Scoreboard:8683637	W1:3972	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:17629175	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8393648 {8:1049206,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35659184 {40:65726,72:458752,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_coretomem[INST_ACC_R] = 1760 {8:220,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62939760 {40:393846,72:655360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4195824 {8:524478,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_memtocore[INST_ACC_R] = 29920 {136:220,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 464 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 4440891 
mrq_lat_table:224304 	12391 	18894 	36316 	71658 	105298 	152678 	101601 	71186 	7950 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	904763 	517902 	133100 	11487 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	43 	1272425 	130293 	13072 	4965 	87582 	42242 	16317 	532 	1 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	711825 	320622 	16885 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	32 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	763 	75 	158 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  8.732342  8.866037  7.197492  7.435275  7.358429  7.569024  9.349273  9.257201  7.364668  7.554817  6.828571  7.287320  8.378531  8.529751  6.921365  7.000000 
dram[1]:  8.721189  9.019157  7.273734  7.661667  7.647959  7.863636  9.177914  9.541401  7.178515  7.503300  6.998455  7.264847  8.813492  8.937626  6.818978  7.025564 
dram[2]:  8.836466  9.059846  7.138199  7.482085  7.580101  7.716495  9.227926  9.140244  7.345719  7.428104  7.000000  7.251200  8.412879  8.645914  6.734104  6.977579 
dram[3]:  8.657458  8.866037  7.049231  7.238546  7.502504  7.733219  9.042253  9.353431  7.109546  7.400651  7.270096  7.449013  8.380414  8.702544  6.741330  6.861968 
dram[4]:  8.816135  9.311508  7.053929  7.223622  7.532663  7.758621  8.833006  9.410042  7.263578  7.487644  7.212121  7.559266  8.765286  8.963710  6.768452  6.958333 
dram[5]:  8.741155  9.053950  6.813988  7.399031  7.466777  7.815652  8.833006  9.276289  7.324193  7.417618  7.063962  7.355519  8.369115  8.753937  6.666667  6.991031 
dram[6]:  8.639042  9.034616  6.881382  7.316294  7.414191  7.672355  9.249484  9.568085  7.296950  7.330645  7.113030  7.471947  8.544230  8.765286  6.800872  6.994021 
dram[7]:  8.750465  9.231827  6.931921  7.119565  7.470882  7.734940  8.694390  9.169388  7.282051  7.476974  7.122835  7.240000  8.499044  8.937626  6.592958  6.872059 
dram[8]:  8.678967  9.120155  7.122861  7.403877  7.624788  7.978724  9.030181  9.655914  7.009259  7.405538  7.130915  7.409836  8.350187  8.293680  6.755780  6.958333 
dram[9]:  8.772388  9.157895  6.841791  7.273016  7.738382  7.824348  8.926587  9.389121  6.913505  7.263158  7.103611  7.301613  8.236599  8.129091  6.892489  7.000000 
dram[10]:  8.779439  9.366534  7.092879  7.371981  7.465117  7.708405  8.848425  9.421384  7.041796  7.210776  7.243200  7.449013  8.225092  8.531549  6.699141  6.989537 
average row locality = 802361/103251 = 7.770976
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2636      2637      2576      2576      2530      2531      2529      2531      2530      2529      2516      2516      2485      2483      2610      2611 
dram[1]:      2636      2641      2580      2578      2529      2529      2528      2529      2529      2530      2511      2511      2481      2482      2612      2612 
dram[2]:      2638      2637      2578      2578      2529      2530      2528      2531      2529      2530      2515      2514      2482      2483      2611      2612 
dram[3]:      2637      2639      2571      2573      2530      2530      2529      2533      2528      2529      2511      2512      2485      2484      2610      2613 
dram[4]:      2638      2638      2571      2575      2530      2530      2530      2530      2528      2528      2511      2513      2482      2484      2618      2619 
dram[5]:      2636      2638      2572      2570      2529      2531      2531      2532      2528      2529      2514      2514      2481      2483      2620      2619 
dram[6]:      2638      2636      2572      2571      2531      2530      2528      2530      2529      2529      2514      2512      2482      2482      2622      2620 
dram[7]:      2636      2637      2572      2573      2530      2529      2530      2531      2529      2530      2511      2510      2483      2482      2620      2618 
dram[8]:      2639      2638      2570      2573      2530      2533      2528      2529      2532      2531      2511      2511      2488      2490      2617      2618 
dram[9]:      2636      2636      2573      2570      2530      2532      2531      2529      2531      2529      2511      2512      2488      2494      2620      2620 
dram[10]:      2639      2638      2571      2570      2530      2529      2530      2530      2529      2529      2513      2512      2489      2491      2619      2617 
total reads: 449098
bank skew: 2641/2481 = 1.06
chip skew: 40842/40814 = 1.00
number of total write accesses:
dram[0]:      2062      2062      2016      2019      1966      1965      1968      1968      2014      2019      2025      2024      1964      1961      2055      2058 
dram[1]:      2056      2067      2017      2019      1968      1969      1960      1965      2015      2017      2017      2015      1961      1960      2059      2060 
dram[2]:      2063      2056      2019      2016      1966      1961      1966      1966      2018      2016      2014      2018      1960      1961      2049      2056 
dram[3]:      2064      2060      2011      2009      1964      1963      1965      1966      2015      2015      2011      2017      1965      1963      2055      2060 
dram[4]:      2061      2055      2007      2012      1967      1970      1966      1968      2019      2017      2011      2015      1962      1962      2059      2057 
dram[5]:      2058      2061      2007      2010      1966      1963      1965      1967      2013      2018      2014      2017      1963      1964      2060      2058 
dram[6]:      2053      2062      2011      2009      1962      1966      1958      1967      2017      2016      2017      2016      1961      1962      2057      2059 
dram[7]:      2063      2062      2010      2012      1960      1965      1965      1962      2015      2016      2012      2015      1962      1960      2061      2055 
dram[8]:      2065      2068      2010      2010      1961      1967      1960      1961      2010      2016      2010      2009      1971      1972      2058      2058 
dram[9]:      2066      2062      2011      2012      1966      1967      1968      1959      2025      2025      2014      2015      1968      1977      2060      2056 
dram[10]:      2058      2064      2011      2008      1964      1965      1965      1964      2020      2021      2014      2017      1969      1971      2057      2059 
total reads: 353263
bank skew: 2068/1958 = 1.06
chip skew: 32151/32093 = 1.00
average mf latency per bank:
dram[0]:        981       992       653       665      1225      1235      1067      1083       698       708       988       992       921       931       697       708
dram[1]:        997      1007       658       664      1228      1225      1074      1080       699       695      1007      1009       917       923       701       711
dram[2]:        995      1004       652       660      1198      1206      1126      1132       693       698       992       998       993      1003       701       707
dram[3]:        996      1001       652       669      1189      1195      1128      1103       698       703       993      1003       990       997       700       708
dram[4]:       1000      1003       661       662      1268      1270      1100      1106       700       701       999       995       964       887       715       717
dram[5]:        996      1001       654       663      1265      1269      1097      1104       697       702       940       943       880       884       711       720
dram[6]:        994      1003       656       662      1273      1276      1100      1103       696       702       935       943       877       883       712       715
dram[7]:       1012      1018       655       659      1274      1277      1168      1172       698       697       943       935       877       888       714       711
dram[8]:       1002       952       676       681      1267      1272      1148      1157       689       694       922       924       906       910       687       690
dram[9]:        951       957       673       684      1270      1277      1104      1057       706       714       925       928       911       914       702       709
dram[10]:        950       955       674       655      1230      1238      1047      1053       705       708       988       994       906       912       699       707
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849918 n_nop=2580609 n_act=9397 n_pre=9381 n_req=72972 n_rd=163304 n_write=87227 bw_util=0.1758
n_activity=634063 dram_eff=0.7902
bk0: 10544a 2705922i bk1: 10548a 2701372i bk2: 10304a 2705538i bk3: 10304a 2700874i bk4: 10120a 2707194i bk5: 10124a 2703623i bk6: 10116a 2714455i bk7: 10124a 2708932i bk8: 10120a 2712903i bk9: 10116a 2708266i bk10: 10064a 2703328i bk11: 10064a 2700647i bk12: 9940a 2707574i bk13: 9932a 2701987i bk14: 10440a 2704091i bk15: 10444a 2699422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.11032
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849918 n_nop=2580984 n_act=9272 n_pre=9256 n_req=72943 n_rd=163272 n_write=87134 bw_util=0.1757
n_activity=633437 dram_eff=0.7906
bk0: 10544a 2705814i bk1: 10564a 2699805i bk2: 10320a 2703304i bk3: 10312a 2700559i bk4: 10116a 2709938i bk5: 10116a 2703430i bk6: 10112a 2712999i bk7: 10116a 2707787i bk8: 10116a 2716120i bk9: 10120a 2710778i bk10: 10044a 2703082i bk11: 10044a 2700598i bk12: 9924a 2709460i bk13: 9928a 2704741i bk14: 10448a 2702278i bk15: 10448a 2697170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.10768
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849918 n_nop=2580746 n_act=9368 n_pre=9352 n_req=72930 n_rd=163300 n_write=87152 bw_util=0.1758
n_activity=634916 dram_eff=0.7889
bk0: 10552a 2704178i bk1: 10548a 2701079i bk2: 10312a 2705125i bk3: 10312a 2702972i bk4: 10116a 2709246i bk5: 10120a 2702812i bk6: 10112a 2716130i bk7: 10124a 2709015i bk8: 10116a 2712135i bk9: 10120a 2708685i bk10: 10060a 2703661i bk11: 10056a 2701521i bk12: 9928a 2709520i bk13: 9932a 2703254i bk14: 10444a 2704492i bk15: 10448a 2700079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07654
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849918 n_nop=2580729 n_act=9412 n_pre=9396 n_req=72917 n_rd=163256 n_write=87125 bw_util=0.1757
n_activity=635168 dram_eff=0.7884
bk0: 10548a 2704135i bk1: 10556a 2701237i bk2: 10284a 2706517i bk3: 10292a 2700549i bk4: 10120a 2709029i bk5: 10120a 2703787i bk6: 10116a 2714533i bk7: 10132a 2710114i bk8: 10112a 2711983i bk9: 10116a 2709018i bk10: 10044a 2704622i bk11: 10048a 2700993i bk12: 9940a 2709489i bk13: 9936a 2704690i bk14: 10440a 2703955i bk15: 10452a 2698927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07931
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849918 n_nop=2580883 n_act=9310 n_pre=9294 n_req=72933 n_rd=163300 n_write=87131 bw_util=0.1757
n_activity=634255 dram_eff=0.7897
bk0: 10552a 2703211i bk1: 10552a 2702220i bk2: 10284a 2705995i bk3: 10300a 2699215i bk4: 10120a 2709800i bk5: 10120a 2702479i bk6: 10120a 2712664i bk7: 10120a 2707915i bk8: 10112a 2713561i bk9: 10112a 2709095i bk10: 10044a 2703584i bk11: 10052a 2701174i bk12: 9928a 2708890i bk13: 9936a 2702527i bk14: 10472a 2704921i bk15: 10476a 2699178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.10713
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849918 n_nop=2580664 n_act=9418 n_pre=9402 n_req=72931 n_rd=163308 n_write=87126 bw_util=0.1757
n_activity=635615 dram_eff=0.788
bk0: 10544a 2704026i bk1: 10552a 2700819i bk2: 10288a 2704689i bk3: 10280a 2702262i bk4: 10116a 2707872i bk5: 10124a 2702245i bk6: 10124a 2714957i bk7: 10128a 2710142i bk8: 10112a 2715153i bk9: 10116a 2708956i bk10: 10056a 2703678i bk11: 10056a 2702088i bk12: 9924a 2709629i bk13: 9932a 2704839i bk14: 10480a 2702550i bk15: 10476a 2700526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.06938
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849918 n_nop=2580747 n_act=9372 n_pre=9356 n_req=72919 n_rd=163304 n_write=87139 bw_util=0.1758
n_activity=634399 dram_eff=0.7895
bk0: 10552a 2703168i bk1: 10544a 2699451i bk2: 10288a 2704094i bk3: 10284a 2700226i bk4: 10124a 2708924i bk5: 10120a 2703043i bk6: 10112a 2714875i bk7: 10120a 2710759i bk8: 10116a 2710981i bk9: 10116a 2705775i bk10: 10056a 2703668i bk11: 10048a 2699671i bk12: 9928a 2709410i bk13: 9928a 2703740i bk14: 10488a 2704464i bk15: 10480a 2699950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0907
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849918 n_nop=2580639 n_act=9442 n_pre=9426 n_req=72916 n_rd=163284 n_write=87127 bw_util=0.1757
n_activity=634285 dram_eff=0.7896
bk0: 10544a 2704838i bk1: 10548a 2701632i bk2: 10288a 2704821i bk3: 10292a 2699239i bk4: 10120a 2709035i bk5: 10116a 2702290i bk6: 10120a 2711070i bk7: 10124a 2709595i bk8: 10116a 2713076i bk9: 10120a 2708975i bk10: 10044a 2703813i bk11: 10040a 2700319i bk12: 9932a 2708059i bk13: 9928a 2704383i bk14: 10480a 2703303i bk15: 10472a 2699554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07854
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849918 n_nop=2580634 n_act=9377 n_pre=9361 n_req=72944 n_rd=163352 n_write=87194 bw_util=0.1758
n_activity=634291 dram_eff=0.79
bk0: 10556a 2702978i bk1: 10552a 2700432i bk2: 10280a 2706046i bk3: 10292a 2701166i bk4: 10120a 2708010i bk5: 10132a 2702569i bk6: 10112a 2715008i bk7: 10116a 2710514i bk8: 10128a 2714025i bk9: 10124a 2709126i bk10: 10044a 2702391i bk11: 10044a 2699750i bk12: 9952a 2708851i bk13: 9960a 2704744i bk14: 10468a 2704264i bk15: 10472a 2699388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.08441
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849918 n_nop=2580413 n_act=9468 n_pre=9452 n_req=72993 n_rd=163368 n_write=87217 bw_util=0.1759
n_activity=634992 dram_eff=0.7893
bk0: 10544a 2703317i bk1: 10544a 2700149i bk2: 10292a 2705063i bk3: 10280a 2701567i bk4: 10120a 2709335i bk5: 10128a 2703825i bk6: 10124a 2713116i bk7: 10116a 2708603i bk8: 10124a 2710087i bk9: 10116a 2708167i bk10: 10044a 2701902i bk11: 10048a 2700185i bk12: 9952a 2708184i bk13: 9976a 2701301i bk14: 10480a 2703866i bk15: 10480a 2698670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.08378
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849918 n_nop=2580623 n_act=9416 n_pre=9400 n_req=72963 n_rd=163344 n_write=87135 bw_util=0.1758
n_activity=633478 dram_eff=0.7908
bk0: 10556a 2705907i bk1: 10552a 2702337i bk2: 10284a 2705876i bk3: 10280a 2701926i bk4: 10120a 2711412i bk5: 10116a 2706173i bk6: 10120a 2711821i bk7: 10120a 2708883i bk8: 10116a 2711758i bk9: 10116a 2708769i bk10: 10052a 2703522i bk11: 10048a 2699822i bk12: 9956a 2708473i bk13: 9964a 2704119i bk14: 10476a 2704863i bk15: 10468a 2700232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71593, Miss = 20412, Miss_rate = 0.285, Pending_hits = 35355, Reservation_fails = 136
L2_cache_bank[1]: Access = 71591, Miss = 20414, Miss_rate = 0.285, Pending_hits = 35339, Reservation_fails = 214
L2_cache_bank[2]: Access = 71508, Miss = 20406, Miss_rate = 0.285, Pending_hits = 35279, Reservation_fails = 190
L2_cache_bank[3]: Access = 71533, Miss = 20412, Miss_rate = 0.285, Pending_hits = 35324, Reservation_fails = 196
L2_cache_bank[4]: Access = 71515, Miss = 20410, Miss_rate = 0.285, Pending_hits = 35315, Reservation_fails = 164
L2_cache_bank[5]: Access = 71532, Miss = 20415, Miss_rate = 0.285, Pending_hits = 35274, Reservation_fails = 181
L2_cache_bank[6]: Access = 71485, Miss = 20401, Miss_rate = 0.285, Pending_hits = 35306, Reservation_fails = 190
L2_cache_bank[7]: Access = 71515, Miss = 20413, Miss_rate = 0.285, Pending_hits = 35324, Reservation_fails = 156
L2_cache_bank[8]: Access = 71533, Miss = 20408, Miss_rate = 0.285, Pending_hits = 35307, Reservation_fails = 211
L2_cache_bank[9]: Access = 71547, Miss = 20417, Miss_rate = 0.285, Pending_hits = 35322, Reservation_fails = 134
L2_cache_bank[10]: Access = 71539, Miss = 20411, Miss_rate = 0.285, Pending_hits = 35306, Reservation_fails = 176
L2_cache_bank[11]: Access = 71552, Miss = 20416, Miss_rate = 0.285, Pending_hits = 35337, Reservation_fails = 173
L2_cache_bank[12]: Access = 71528, Miss = 20416, Miss_rate = 0.285, Pending_hits = 35268, Reservation_fails = 189
L2_cache_bank[13]: Access = 71549, Miss = 20410, Miss_rate = 0.285, Pending_hits = 35329, Reservation_fails = 194
L2_cache_bank[14]: Access = 71533, Miss = 20411, Miss_rate = 0.285, Pending_hits = 35312, Reservation_fails = 227
L2_cache_bank[15]: Access = 71541, Miss = 20410, Miss_rate = 0.285, Pending_hits = 35339, Reservation_fails = 166
L2_cache_bank[16]: Access = 71562, Miss = 20415, Miss_rate = 0.285, Pending_hits = 35322, Reservation_fails = 153
L2_cache_bank[17]: Access = 71586, Miss = 20423, Miss_rate = 0.285, Pending_hits = 35320, Reservation_fails = 136
L2_cache_bank[18]: Access = 71580, Miss = 20420, Miss_rate = 0.285, Pending_hits = 35360, Reservation_fails = 144
L2_cache_bank[19]: Access = 71591, Miss = 20422, Miss_rate = 0.285, Pending_hits = 35346, Reservation_fails = 150
L2_cache_bank[20]: Access = 71580, Miss = 20420, Miss_rate = 0.285, Pending_hits = 35327, Reservation_fails = 160
L2_cache_bank[21]: Access = 71565, Miss = 20416, Miss_rate = 0.285, Pending_hits = 35382, Reservation_fails = 137
L2_total_cache_accesses = 1574058
L2_total_cache_misses = 449098
L2_total_cache_miss_rate = 0.2853
L2_total_cache_pending_hits = 777093
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 655781
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 375311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329609
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1049332
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524478
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 220
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=3279686
icnt_total_pkts_simt_to_mem=2557414
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.54588
	minimum = 6
	maximum = 47
Network latency average = 9.32131
	minimum = 6
	maximum = 38
Slowest packet = 3028180
Flit latency average = 9.32017
	minimum = 6
	maximum = 38
Slowest flit = 5676608
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0260508
	minimum = 0.0230762 (at node 18)
	maximum = 0.0297414 (at node 45)
Accepted packet rate average = 0.0260508
	minimum = 0.0230762 (at node 18)
	maximum = 0.0297414 (at node 45)
Injected flit rate average = 0.0390912
	minimum = 0.0230762 (at node 18)
	maximum = 0.0594828 (at node 45)
Accepted flit rate average= 0.0390912
	minimum = 0.0295143 (at node 42)
	maximum = 0.0470313 (at node 24)
Injected packet length average = 1.50058
Accepted packet length average = 1.50058
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.3182 (12 samples)
	minimum = 6 (12 samples)
	maximum = 122.333 (12 samples)
Network latency average = 10.2612 (12 samples)
	minimum = 6 (12 samples)
	maximum = 113.917 (12 samples)
Flit latency average = 10.25 (12 samples)
	minimum = 6 (12 samples)
	maximum = 112.917 (12 samples)
Fragmentation average = 0.0437938 (12 samples)
	minimum = 0 (12 samples)
	maximum = 50.9167 (12 samples)
Injected packet rate average = 0.0585588 (12 samples)
	minimum = 0.0520732 (12 samples)
	maximum = 0.0666724 (12 samples)
Accepted packet rate average = 0.0585588 (12 samples)
	minimum = 0.0520732 (12 samples)
	maximum = 0.0666724 (12 samples)
Injected flit rate average = 0.107533 (12 samples)
	minimum = 0.075371 (12 samples)
	maximum = 0.148415 (12 samples)
Accepted flit rate average = 0.107533 (12 samples)
	minimum = 0.0960627 (12 samples)
	maximum = 0.117121 (12 samples)
Injected packet size average = 1.83632 (12 samples)
Accepted packet size average = 1.83632 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 40 min, 17 sec (2417 sec)
gpgpu_simulation_rate = 111062 (inst/sec)
gpgpu_simulation_rate = 1838 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 42036
gpu_sim_insn = 23068992
gpu_ipc =     548.7913
gpu_tot_sim_cycle = 4707928
gpu_tot_sim_insn = 291507972
gpu_tot_ipc =      61.9185
gpu_tot_issued_cta = 851968
max_total_param_size = 0
gpu_stall_dramfull = 343561
gpu_stall_icnt2sh    = 85363
partiton_reqs_in_parallel = 924690
partiton_reqs_in_parallel_total    = 33422581
partiton_level_parallism =      21.9976
partiton_level_parallism_total  =       7.2956
partiton_reqs_in_parallel_util = 924690
partiton_reqs_in_parallel_util_total    = 33422581
gpu_sim_cycle_parition_util = 42036
gpu_tot_sim_cycle_parition_util    = 1534101
partiton_level_parallism_util =      21.9976
partiton_level_parallism_util_total  =      21.7921
partiton_replys_in_parallel = 196736
partiton_replys_in_parallel_total    = 1574058
L2_BW  =     443.6061 GB/Sec
L2_BW_total  =      35.6511 GB/Sec
gpu_total_sim_rate=111050

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10422372
	L1I_total_cache_misses = 6295
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5046272
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5044480
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10416077
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6295
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5046272
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10422372
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
25054, 24699, 24797, 24513, 24895, 24572, 24868, 24564, 24705, 24420, 24758, 24420, 24682, 24192, 24501, 24039, 24544, 23964, 24309, 23924, 24407, 23878, 24283, 23641, 24167, 23707, 24022, 23617, 24055, 23533, 24104, 23407, 
gpgpu_n_tot_thrd_icount = 612507776
gpgpu_n_tot_w_icount = 19140868
gpgpu_n_stall_shd_mem = 435152
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1180404
gpgpu_n_mem_write_global = 590142
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 18875124
gpgpu_n_store_insn = 9437499
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 80740352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198174
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1467658	W0_Idle:60347383	W0_Scoreboard:9732166	W1:4356	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:19136503	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9442224 {8:1180278,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40382896 {40:65854,72:524288,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_coretomem[INST_ACC_R] = 1760 {8:220,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72376944 {40:393846,72:786432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4721136 {8:590142,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_memtocore[INST_ACC_R] = 29920 {136:220,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 439 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 4707927 
mrq_lat_table:251402 	14231 	21935 	41766 	81554 	121996 	175771 	107957 	71912 	7950 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1009227 	609416 	133858 	11487 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	44 	1445356 	153153 	14014 	4967 	87582 	42242 	16317 	532 	1 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	794048 	366275 	20081 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	65696 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	838 	85 	158 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  8.494346  8.598040  7.043956  7.279433  7.103546  7.487295  8.787720  8.775832  7.292086  7.491876  6.689065  7.100699  7.976038  8.367450  6.760363  6.880105 
dram[1]:  8.431782  8.791319  7.073003  7.504386  7.351906  7.675344  8.369565  8.860177  7.145275  7.474926  6.832659  7.129578  8.406408  8.583477  6.533750  6.841623 
dram[2]:  8.365660  8.798995  6.983674  7.327143  7.444279  7.591806  8.675910  8.451940  7.161017  7.386297  6.798658  7.088112  8.094156  8.313334  6.609632  6.717224 
dram[3]:  8.327532  8.593137  6.884253  7.105556  7.297376  7.497006  8.434343  8.669550  7.034722  7.287770  7.006925  7.164073  7.950637  8.275290  6.549561  6.608091 
dram[4]:  8.402555  8.994863  6.916103  7.005472  7.295487  7.603945  8.358932  8.890071  7.122191  7.429619  6.987569  7.278736  8.258278  8.674783  6.624051  6.864830 
dram[5]:  8.329636  8.781302  6.696335  7.181180  7.216138  7.645802  8.184641  8.746946  7.222539  7.402920  6.801342  7.079609  7.908082  8.398990  6.437884  6.837908 
dram[6]:  8.308544  8.580750  6.640727  6.998632  7.285298  7.487295  8.692174  9.028829  7.181303  7.200284  6.857916  7.145275  8.214168  8.409781  6.636249  6.843137 
dram[7]:  8.417600  8.812395  6.820000  6.885753  7.379056  7.619483  8.169658  8.619621  7.098039  7.328035  6.931507  6.953297  8.244628  8.541096  6.478961  6.790909 
dram[8]:  8.050459  8.801003  6.827770  7.145251  7.523308  7.773643  8.481356  9.068841  6.749667  7.288793  6.801075  7.113924  8.095469  8.004800  6.610620  6.820078 
dram[9]:  8.329114  8.836975  6.697644  7.008219  7.600911  7.718028  8.466216  8.880995  6.782376  7.202837  6.865672  6.915416  8.000000  7.944532  6.756129  6.891963 
dram[10]:  8.438202  8.993162  6.930894  7.240793  7.300292  7.453869  8.198036  8.891652  6.957476  7.119215  7.083916  7.229672  7.955485  8.074194  6.530587  6.881579 
average row locality = 896559/119147 = 7.524814
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3020      3021      2952      2952      2897      2899      2897      2898      2898      2897      2884      2884      2854      2851      2989      2990 
dram[1]:      3020      3025      2956      2954      2899      2898      2898      2897      2897      2897      2879      2879      2849      2850      2991      2991 
dram[2]:      3023      3021      2954      2953      2898      2897      2896      2899      2897      2897      2882      2882      2850      2851      2990      2992 
dram[3]:      3021      3023      2946      2948      2897      2899      2898      2901      2896      2896      2879      2880      2853      2851      2989      2993 
dram[4]:      3022      3022      2946      2950      2899      2897      2897      2899      2896      2896      2879      2881      2850      2852      2998      2999 
dram[5]:      3021      3022      2948      2945      2897      2899      2899      2900      2896      2898      2882      2882      2850      2851      3001      2999 
dram[6]:      3022      3021      2948      2948      2899      2898      2896      2898      2897      2898      2882      2880      2850      2850      3003      3000 
dram[7]:      3021      3022      2947      2950      2898      2896      2898      2900      2897      2899      2879      2878      2851      2851      3000      2998 
dram[8]:      3023      3022      2945      2948      2898      2901      2897      2898      2902      2899      2880      2879      2856      2858      2996      2998 
dram[9]:      3020      3020      2947      2945      2898      2898      2899      2897      2898      2897      2878      2882      2856      2862      3000      3000 
dram[10]:      3023      3021      2946      2945      2898      2898      2899      2897      2897      2898      2881      2880      2858      2858      2999      2997 
total reads: 514655
bank skew: 3025/2849 = 1.06
chip skew: 46800/46770 = 1.00
number of total write accesses:
dram[0]:      2238      2241      2176      2180      2111      2110      2112      2113      2170      2175      2193      2193      2139      2136      2230      2232 
dram[1]:      2233      2241      2179      2179      2115      2114      2107      2109      2169      2171      2184      2183      2136      2137      2236      2236 
dram[2]:      2239      2232      2179      2176      2112      2106      2110      2113      2173      2170      2183      2186      2136      2137      2225      2234 
dram[3]:      2242      2236      2169      2168      2109      2109      2112      2110      2169      2169      2180      2185      2140      2139      2231      2234 
dram[4]:      2238      2231      2165      2171      2113      2114      2110      2115      2175      2171      2180      2185      2138      2136      2235      2232 
dram[5]:      2235      2238      2168      2168      2111      2109      2110      2112      2167      2173      2185      2187      2140      2138      2233      2232 
dram[6]:      2229      2239      2172      2168      2106      2111      2102      2113      2173      2171      2186      2186      2136      2137      2233      2235 
dram[7]:      2240      2239      2168      2173      2105      2110      2110      2108      2171      2172      2181      2184      2137      2137      2235      2231 
dram[8]:      2242      2241      2169      2168      2105      2113      2107      2108      2167      2174      2180      2179      2147      2145      2233      2233 
dram[9]:      2244      2238      2170      2171      2111      2111      2113      2103      2182      2181      2182      2187      2144      2151      2236      2231 
dram[10]:      2234      2240      2169      2167      2110      2111      2110      2109      2175      2178      2184      2188      2146      2148      2232      2233 
total reads: 381904
bank skew: 2244/2102 = 1.07
chip skew: 34755/34697 = 1.00
average mf latency per bank:
dram[0]:        930       941       637       649      1152      1161      1010      1024       677       687       937       941       875       884       675       687
dram[1]:        944       955       641       648      1153      1152      1014      1022       679       676       954       956       870       876       680       688
dram[2]:        943       953       636       644      1127      1135      1061      1067       673       679       939       945       938       948       678       685
dram[3]:        942       949       637       652      1119      1125      1063      1042       677       683       941       950       935       942       678       686
dram[4]:        947       951       644       647      1190      1193      1039      1045       679       681       946       944       913       845       693       695
dram[5]:        942       949       637       647      1187      1191      1036      1043       677       682       893       896       836       843       690       697
dram[6]:        941       950       639       646      1194      1199      1039      1043       676       682       890       897       834       841       690       694
dram[7]:        958       963       638       644      1195      1200      1099      1103       677       677       895       890       834       845       690       689
dram[8]:        949       904       658       662      1189      1195      1081      1089       670       673       876       879       860       865       668       670
dram[9]:        902       910       655       665      1191      1199      1041      1000       685       692       879       882       865       868       680       687
dram[10]:        903       910       656       640      1156      1164       991       997       684       688       936       942       860       868       677       686
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927971 n_nop=2621664 n_act=10779 n_pre=10763 n_req=81532 n_rd=187132 n_write=97633 bw_util=0.1945
n_activity=709948 dram_eff=0.8022
bk0: 12080a 2766052i bk1: 12084a 2760828i bk2: 11808a 2765994i bk3: 11808a 2760902i bk4: 11588a 2767861i bk5: 11596a 2763668i bk6: 11588a 2776728i bk7: 11592a 2769762i bk8: 11592a 2775275i bk9: 11588a 2769725i bk10: 11536a 2762985i bk11: 11536a 2759529i bk12: 11416a 2767085i bk13: 11404a 2762106i bk14: 11956a 2764505i bk15: 11960a 2758808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.26288
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927971 n_nop=2621920 n_act=10706 n_pre=10690 n_req=81509 n_rd=187120 n_write=97535 bw_util=0.1944
n_activity=709449 dram_eff=0.8025
bk0: 12080a 2765333i bk1: 12100a 2759121i bk2: 11824a 2763576i bk3: 11816a 2760741i bk4: 11596a 2769381i bk5: 11592a 2763386i bk6: 11592a 2774350i bk7: 11588a 2769206i bk8: 11588a 2778363i bk9: 11588a 2772550i bk10: 11516a 2763050i bk11: 11516a 2760561i bk12: 11396a 2769131i bk13: 11400a 2764125i bk14: 11964a 2761131i bk15: 11964a 2757248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.25096
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927971 n_nop=2621692 n_act=10800 n_pre=10784 n_req=81493 n_rd=187128 n_write=97567 bw_util=0.1945
n_activity=710812 dram_eff=0.801
bk0: 12092a 2763543i bk1: 12084a 2760717i bk2: 11816a 2765591i bk3: 11812a 2763006i bk4: 11592a 2770800i bk5: 11588a 2763716i bk6: 11584a 2779406i bk7: 11596a 2769891i bk8: 11588a 2773324i bk9: 11588a 2770091i bk10: 11528a 2763792i bk11: 11528a 2761268i bk12: 11400a 2770156i bk13: 11404a 2762956i bk14: 11960a 2765458i bk15: 11968a 2759103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21907
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927971 n_nop=2621603 n_act=10896 n_pre=10880 n_req=81472 n_rd=187080 n_write=97512 bw_util=0.1944
n_activity=711271 dram_eff=0.8002
bk0: 12084a 2765102i bk1: 12092a 2761214i bk2: 11784a 2766962i bk3: 11792a 2759508i bk4: 11588a 2770170i bk5: 11596a 2763142i bk6: 11592a 2776238i bk7: 11604a 2771057i bk8: 11584a 2775211i bk9: 11584a 2771213i bk10: 11516a 2765063i bk11: 11520a 2760594i bk12: 11412a 2769515i bk13: 11404a 2763845i bk14: 11956a 2764721i bk15: 11972a 2757712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21669
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927971 n_nop=2621861 n_act=10734 n_pre=10718 n_req=81492 n_rd=187132 n_write=97526 bw_util=0.1944
n_activity=710341 dram_eff=0.8015
bk0: 12088a 2763585i bk1: 12088a 2761164i bk2: 11784a 2766780i bk3: 11800a 2757523i bk4: 11596a 2769942i bk5: 11588a 2762895i bk6: 11588a 2774536i bk7: 11596a 2769018i bk8: 11584a 2776787i bk9: 11584a 2771723i bk10: 11516a 2764045i bk11: 11524a 2759735i bk12: 11400a 2768660i bk13: 11408a 2762464i bk14: 11992a 2764291i bk15: 11996a 2758782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.25865
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927971 n_nop=2621531 n_act=10890 n_pre=10874 n_req=81496 n_rd=187160 n_write=97516 bw_util=0.1945
n_activity=711789 dram_eff=0.7999
bk0: 12084a 2764184i bk1: 12088a 2760249i bk2: 11792a 2765588i bk3: 11780a 2762175i bk4: 11588a 2768732i bk5: 11596a 2762675i bk6: 11596a 2776424i bk7: 11600a 2771680i bk8: 11584a 2777586i bk9: 11592a 2770278i bk10: 11528a 2763030i bk11: 11528a 2760777i bk12: 11400a 2769387i bk13: 11404a 2764175i bk14: 12004a 2761516i bk15: 11996a 2760150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21122
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927971 n_nop=2621600 n_act=10845 n_pre=10829 n_req=81487 n_rd=187160 n_write=97537 bw_util=0.1945
n_activity=710569 dram_eff=0.8013
bk0: 12088a 2763232i bk1: 12084a 2758570i bk2: 11792a 2763609i bk3: 11792a 2758472i bk4: 11596a 2770042i bk5: 11592a 2763074i bk6: 11584a 2775941i bk7: 11592a 2771407i bk8: 11588a 2772997i bk9: 11592a 2767104i bk10: 11528a 2762162i bk11: 11520a 2757135i bk12: 11400a 2770075i bk13: 11400a 2763161i bk14: 12012a 2763272i bk15: 12000a 2758602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.24255
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927971 n_nop=2621565 n_act=10876 n_pre=10860 n_req=81486 n_rd=187140 n_write=97530 bw_util=0.1944
n_activity=710364 dram_eff=0.8015
bk0: 12084a 2764994i bk1: 12088a 2760820i bk2: 11788a 2765886i bk3: 11800a 2757478i bk4: 11592a 2769901i bk5: 11584a 2762134i bk6: 11592a 2773132i bk7: 11600a 2770695i bk8: 11588a 2774683i bk9: 11596a 2770602i bk10: 11516a 2764272i bk11: 11512a 2759329i bk12: 11404a 2768420i bk13: 11404a 2762929i bk14: 12000a 2764072i bk15: 11992a 2759145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.22738
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927971 n_nop=2621444 n_act=10872 n_pre=10856 n_req=81511 n_rd=187200 n_write=97599 bw_util=0.1945
n_activity=710439 dram_eff=0.8018
bk0: 12092a 2760807i bk1: 12088a 2760817i bk2: 11780a 2766403i bk3: 11792a 2760258i bk4: 11592a 2769705i bk5: 11604a 2762849i bk6: 11588a 2777077i bk7: 11592a 2771456i bk8: 11608a 2773214i bk9: 11596a 2771045i bk10: 11520a 2761941i bk11: 11516a 2759091i bk12: 11424a 2769331i bk13: 11432a 2764813i bk14: 11984a 2764626i bk15: 11992a 2758832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21884
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927971 n_nop=2621376 n_act=10898 n_pre=10882 n_req=81552 n_rd=187188 n_write=97627 bw_util=0.1945
n_activity=710995 dram_eff=0.8012
bk0: 12080a 2763536i bk1: 12080a 2760348i bk2: 11788a 2765653i bk3: 11780a 2761821i bk4: 11592a 2770749i bk5: 11592a 2764001i bk6: 11596a 2775796i bk7: 11588a 2771209i bk8: 11592a 2771588i bk9: 11588a 2769774i bk10: 11512a 2761436i bk11: 11528a 2759373i bk12: 11424a 2768211i bk13: 11448a 2760603i bk14: 12000a 2763884i bk15: 12000a 2758600i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.2208
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927971 n_nop=2621555 n_act=10852 n_pre=10836 n_req=81529 n_rd=187180 n_write=97548 bw_util=0.1945
n_activity=709500 dram_eff=0.8026
bk0: 12092a 2765346i bk1: 12084a 2761121i bk2: 11784a 2765613i bk3: 11780a 2760995i bk4: 11592a 2772008i bk5: 11592a 2764995i bk6: 11596a 2772909i bk7: 11588a 2770572i bk8: 11588a 2773491i bk9: 11592a 2769742i bk10: 11524a 2763629i bk11: 11520a 2758549i bk12: 11432a 2768267i bk13: 11432a 2762277i bk14: 11996a 2765554i bk15: 11988a 2759815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.23597

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80533, Miss = 23391, Miss_rate = 0.290, Pending_hits = 38333, Reservation_fails = 136
L2_cache_bank[1]: Access = 80535, Miss = 23392, Miss_rate = 0.290, Pending_hits = 38316, Reservation_fails = 214
L2_cache_bank[2]: Access = 80453, Miss = 23389, Miss_rate = 0.291, Pending_hits = 38258, Reservation_fails = 190
L2_cache_bank[3]: Access = 80474, Miss = 23391, Miss_rate = 0.291, Pending_hits = 38302, Reservation_fails = 196
L2_cache_bank[4]: Access = 80456, Miss = 23390, Miss_rate = 0.291, Pending_hits = 38293, Reservation_fails = 164
L2_cache_bank[5]: Access = 80478, Miss = 23392, Miss_rate = 0.291, Pending_hits = 38250, Reservation_fails = 181
L2_cache_bank[6]: Access = 80425, Miss = 23379, Miss_rate = 0.291, Pending_hits = 38283, Reservation_fails = 190
L2_cache_bank[7]: Access = 80457, Miss = 23391, Miss_rate = 0.291, Pending_hits = 38300, Reservation_fails = 156
L2_cache_bank[8]: Access = 80476, Miss = 23387, Miss_rate = 0.291, Pending_hits = 38285, Reservation_fails = 211
L2_cache_bank[9]: Access = 80490, Miss = 23396, Miss_rate = 0.291, Pending_hits = 38299, Reservation_fails = 134
L2_cache_bank[10]: Access = 80482, Miss = 23394, Miss_rate = 0.291, Pending_hits = 38284, Reservation_fails = 176
L2_cache_bank[11]: Access = 80492, Miss = 23396, Miss_rate = 0.291, Pending_hits = 38316, Reservation_fails = 173
L2_cache_bank[12]: Access = 80468, Miss = 23397, Miss_rate = 0.291, Pending_hits = 38247, Reservation_fails = 189
L2_cache_bank[13]: Access = 80494, Miss = 23393, Miss_rate = 0.291, Pending_hits = 38308, Reservation_fails = 194
L2_cache_bank[14]: Access = 80472, Miss = 23391, Miss_rate = 0.291, Pending_hits = 38291, Reservation_fails = 227
L2_cache_bank[15]: Access = 80484, Miss = 23394, Miss_rate = 0.291, Pending_hits = 38317, Reservation_fails = 166
L2_cache_bank[16]: Access = 80507, Miss = 23397, Miss_rate = 0.291, Pending_hits = 38300, Reservation_fails = 153
L2_cache_bank[17]: Access = 80526, Miss = 23403, Miss_rate = 0.291, Pending_hits = 38299, Reservation_fails = 136
L2_cache_bank[18]: Access = 80524, Miss = 23396, Miss_rate = 0.291, Pending_hits = 38336, Reservation_fails = 144
L2_cache_bank[19]: Access = 80534, Miss = 23401, Miss_rate = 0.291, Pending_hits = 38323, Reservation_fails = 150
L2_cache_bank[20]: Access = 80524, Miss = 23401, Miss_rate = 0.291, Pending_hits = 38305, Reservation_fails = 160
L2_cache_bank[21]: Access = 80510, Miss = 23394, Miss_rate = 0.291, Pending_hits = 38358, Reservation_fails = 137
L2_total_cache_accesses = 1770794
L2_total_cache_misses = 514655
L2_total_cache_miss_rate = 0.2906
L2_total_cache_pending_hits = 842603
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18292
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 721291
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 440821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 395226
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1180404
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 590142
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 220
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=3738566
icnt_total_pkts_simt_to_mem=2885350
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7575
	minimum = 6
	maximum = 70
Network latency average = 9.9766
	minimum = 6
	maximum = 52
Slowest packet = 3153370
Flit latency average = 9.10967
	minimum = 6
	maximum = 50
Slowest flit = 5846770
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0936058
	minimum = 0.0832164 (at node 8)
	maximum = 0.106411 (at node 33)
Accepted packet rate average = 0.0936058
	minimum = 0.0832164 (at node 8)
	maximum = 0.106411 (at node 33)
Injected flit rate average = 0.187181
	minimum = 0.138694 (at node 8)
	maximum = 0.24815 (at node 33)
Accepted flit rate average= 0.187181
	minimum = 0.177209 (at node 42)
	maximum = 0.195635 (at node 4)
Injected packet length average = 1.99967
Accepted packet length average = 1.99967
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.2751 (13 samples)
	minimum = 6 (13 samples)
	maximum = 118.308 (13 samples)
Network latency average = 10.2393 (13 samples)
	minimum = 6 (13 samples)
	maximum = 109.154 (13 samples)
Flit latency average = 10.1623 (13 samples)
	minimum = 6 (13 samples)
	maximum = 108.077 (13 samples)
Fragmentation average = 0.0404251 (13 samples)
	minimum = 0 (13 samples)
	maximum = 47 (13 samples)
Injected packet rate average = 0.0612548 (13 samples)
	minimum = 0.0544688 (13 samples)
	maximum = 0.0697292 (13 samples)
Accepted packet rate average = 0.0612548 (13 samples)
	minimum = 0.0544688 (13 samples)
	maximum = 0.0697292 (13 samples)
Injected flit rate average = 0.11366 (13 samples)
	minimum = 0.080242 (13 samples)
	maximum = 0.156087 (13 samples)
Accepted flit rate average = 0.11366 (13 samples)
	minimum = 0.102305 (13 samples)
	maximum = 0.12316 (13 samples)
Injected packet size average = 1.85552 (13 samples)
Accepted packet size average = 1.85552 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 43 min, 45 sec (2625 sec)
gpgpu_simulation_rate = 111050 (inst/sec)
gpgpu_simulation_rate = 1793 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 73797
gpu_sim_insn = 20974784
gpu_ipc =     284.2227
gpu_tot_sim_cycle = 5003875
gpu_tot_sim_insn = 312482756
gpu_tot_ipc =      62.4482
gpu_tot_issued_cta = 917504
max_total_param_size = 0
gpu_stall_dramfull = 343561
gpu_stall_icnt2sh    = 85914
partiton_reqs_in_parallel = 1623534
partiton_reqs_in_parallel_total    = 34347271
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.1886
partiton_reqs_in_parallel_util = 1623534
partiton_reqs_in_parallel_util_total    = 34347271
gpu_sim_cycle_parition_util = 73797
gpu_tot_sim_cycle_parition_util    = 1576137
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8014
partiton_replys_in_parallel = 66371
partiton_replys_in_parallel_total    = 1770794
L2_BW  =      85.2461 GB/Sec
L2_BW_total  =      34.7998 GB/Sec
gpu_total_sim_rate=113837

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11210596
	L1I_total_cache_misses = 6298
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5570560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5568768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11204298
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6298
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5570560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11210596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
26963, 26585, 26706, 26395, 26804, 26435, 26731, 26427, 26545, 26260, 26598, 26168, 26545, 25963, 26292, 25718, 26315, 25617, 26057, 25511, 26017, 25373, 25893, 25090, 25685, 25156, 25494, 25066, 25504, 24959, 25576, 24764, 
gpgpu_n_tot_thrd_icount = 656664704
gpgpu_n_tot_w_icount = 20520772
gpgpu_n_stall_shd_mem = 435152
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1246708
gpgpu_n_mem_write_global = 590206
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19924468
gpgpu_n_store_insn = 9437563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 89128960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198174
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1657987	W0_Idle:62094254	W0_Scoreboard:10622003	W1:8004	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:20512759	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9971632 {8:1246454,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40385456 {40:65918,72:524288,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1784 {8:223,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 75023984 {40:460022,72:786432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4721648 {8:590206,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 30328 {136:223,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 432 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 5000881 
mrq_lat_table:261500 	14699 	22190 	42152 	83190 	122042 	175771 	107957 	71912 	7950 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1064413 	620342 	134072 	11529 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	44 	1504449 	160151 	14038 	4967 	87582 	42242 	16466 	618 	22 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	841100 	385372 	20236 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	65760 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	924 	118 	182 	5 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  8.334898  8.499203  6.844737  7.073370  6.931880  7.290831  8.836805  8.668367  7.035519  7.147018  6.477987  6.836870  7.812983  8.226753  6.615770  6.718274 
dram[1]:  8.322379  8.641815  6.872032  7.263598  7.144460  7.448831  8.325696  8.846956  6.899464  7.182706  6.658885  6.864973  8.238562  8.425710  6.397343  6.686869 
dram[2]:  8.260465  8.652033  6.866755  7.124658  7.169014  7.325648  8.723843  8.379934  6.886364  7.092287  6.578745  6.868984  7.988906  8.186688  6.460880  6.540741 
dram[3]:  8.234930  8.453968  6.669666  6.848285  7.087744  7.200849  8.427153  8.672914  6.814569  7.068681  6.840000  6.978261  7.811438  8.034976  6.392987  6.465201 
dram[4]:  8.166922  8.771005  6.674389  6.713178  7.005502  7.381159  8.264610  8.903846  6.935397  7.182706  6.792053  7.066025  8.114148  8.549152  6.481663  6.660804 
dram[5]:  8.248062  8.661789  6.527044  6.947791  7.004127  7.337176  8.132587  8.679728  6.987772  7.116022  6.551592  6.839096  7.755760  8.219870  6.304038  6.682220 
dram[6]:  8.148545  8.443740  6.437423  6.799476  7.101955  7.243243  8.510888  9.024822  6.898260  6.923387  6.655440  6.931174  8.067200  8.155088  6.482927  6.680101 
dram[7]:  8.211094  8.704248  6.617347  6.645780  7.180791  7.363242  8.194847  8.609137  6.894244  7.024557  6.766491  6.805040  8.011111  8.420701  6.331742  6.662893 
dram[8]:  7.890532  8.643436  6.617347  6.883289  7.345376  7.557864  8.432836  9.003540  6.563057  6.966216  6.603604  6.929730  7.948195  7.895476  6.476773  6.676322 
dram[9]:  8.238022  8.726230  6.507519  6.795812  7.440059  7.475771  8.475874  8.943662  6.539924  6.908969  6.623226  6.708877  7.828173  7.804615  6.602740  6.722081 
dram[10]:  8.320312  8.913043  6.737662  6.989218  7.116084  7.259629  8.184888  8.848696  6.634491  6.816381  6.883378  7.004087  7.789231  7.937304  6.389626  6.719899 
average row locality = 909448/123877 = 7.341540
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3071      3070      3002      3002      2946      2947      2946      2952      2948      2947      2931      2935      2898      2891      3038      3039 
dram[1]:      3068      3074      3006      3004      2948      2949      2948      2946      2946      2947      2926      2926      2890      2892      3041      3041 
dram[2]:      3072      3071      3002      3001      2947      2946      2945      2951      2946      2947      2930      2928      2889      2890      3040      3042 
dram[3]:      3070      3073      2995      2997      2948      2951      2947      2949      2944      2945      2926      2928      2895      2895      3038      3043 
dram[4]:      3076      3074      2996      2999      2948      2948      2949      2947      2946      2947      2924      2928      2891      2891      3047      3050 
dram[5]:      3069      3071      2997      2996      2948      2951      2949      2951      2944      2947      2931      2930      2892      2891      3053      3048 
dram[6]:      3073      3071      2999      2995      2947      2949      2947      2946      2948      2948      2928      2927      2890      2893      3057      3050 
dram[7]:      3071      3071      2995      2999      2947      2947      2947      2949      2948      2946      2925      2923      2893      2890      3051      3047 
dram[8]:      3074      3072      2994      2997      2946      2949      2947      2948      2953      2949      2926      2925      2898      2899      3045      3048 
dram[9]:      3070      3068      2998      2997      2946      2948      2949      2945      2946      2948      2925      2927      2898      2904      3048      3049 
dram[10]:      3073      3071      2994      2994      2946      2946      2949      2947      2948      2950      2927      2928      2900      2899      3047      3048 
total reads: 523155
bank skew: 3076/2889 = 1.06
chip skew: 47570/47544 = 1.00
number of total write accesses:
dram[0]:      2255      2259      2200      2204      2142      2142      2144      2145      2202      2206      2219      2220      2157      2152      2248      2255 
dram[1]:      2250      2258      2203      2204      2146      2146      2139      2141      2201      2203      2208      2209      2152      2155      2256      2255 
dram[2]:      2256      2250      2203      2200      2143      2138      2141      2144      2205      2202      2208      2210      2152      2153      2245      2256 
dram[3]:      2258      2253      2194      2194      2141      2140      2143      2142      2201      2201      2204      2208      2159      2159      2249      2252 
dram[4]:      2257      2250      2190      2197      2145      2145      2142      2146      2207      2203      2204      2209      2156      2153      2255      2252 
dram[5]:      2251      2256      2192      2194      2144      2141      2142      2144      2199      2205      2212      2213      2157      2156      2255      2251 
dram[6]:      2248      2257      2196      2193      2138      2143      2134      2144      2205      2203      2210      2209      2152      2155      2259      2254 
dram[7]:      2258      2256      2193      2198      2137      2141      2142      2139      2202      2203      2204      2208      2154      2154      2255      2250 
dram[8]:      2260      2261      2194      2193      2137      2145      2138      2139      2199      2206      2205      2203      2165      2162      2253      2253 
dram[9]:      2260      2255      2195      2195      2143      2143      2145      2135      2214      2213      2208      2212      2159      2169      2254      2248 
dram[10]:      2252      2259      2194      2192      2142      2143      2142      2141      2207      2210      2208      2213      2163      2165      2250      2254 
total reads: 386293
bank skew: 2261/2134 = 1.06
chip skew: 35150/35094 = 1.00
average mf latency per bank:
dram[0]:        935       946       646       657      1151      1160      1010      1025       684       694       940       945       879       888       684       695
dram[1]:        949       959       649       656      1152      1151      1015      1023       685       683       958       959       875       880       688       697
dram[2]:        948       957       644       652      1126      1134      1062      1068       680       685       942       948       942       952       686       693
dram[3]:        947       954       645       660      1119      1124      1064      1043       684       690       944       954       938       945       687       694
dram[4]:        951       955       652       654      1189      1192      1040      1047       686       687       949       947       917       850       701       703
dram[5]:        947       953       645       655      1185      1189      1037      1044       683       689       896       900       842       847       698       705
dram[6]:        946       954       648       654      1192      1197      1040      1044       683       688       894       902       839       846       697       702
dram[7]:        962       968       647       652      1193      1199      1099      1103       684       684       900       894       839       850       699       697
dram[8]:        953       909       665       670      1188      1193      1082      1090       677       680       880       883       865       870       677       678
dram[9]:        908       915       662       673      1189      1197      1043      1002       691       699       883       887       870       873       688       695
dram[10]:        908       914       664       648      1155      1163       993       999       690       695       940       945       865       873       685       695
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3065000 n_nop=2753111 n_act=11208 n_pre=11192 n_req=82713 n_rd=190252 n_write=99237 bw_util=0.1889
n_activity=732893 dram_eff=0.79
bk0: 12284a 2901774i bk1: 12280a 2896667i bk2: 12008a 2901347i bk3: 12008a 2896336i bk4: 11784a 2903126i bk5: 11788a 2898844i bk6: 11784a 2912438i bk7: 11808a 2905062i bk8: 11792a 2910483i bk9: 11788a 2904668i bk10: 11724a 2898364i bk11: 11740a 2894585i bk12: 11592a 2902870i bk13: 11564a 2897996i bk14: 12152a 2900106i bk15: 12156a 2894139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07431
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3065000 n_nop=2753431 n_act=11127 n_pre=11111 n_req=82678 n_rd=190208 n_write=99123 bw_util=0.1888
n_activity=731976 dram_eff=0.7905
bk0: 12272a 2901209i bk1: 12296a 2894969i bk2: 12024a 2899037i bk3: 12016a 2896007i bk4: 11792a 2904624i bk5: 11796a 2898512i bk6: 11792a 2909912i bk7: 11784a 2904595i bk8: 11784a 2913551i bk9: 11788a 2907468i bk10: 11704a 2898457i bk11: 11704a 2895684i bk12: 11560a 2904984i bk13: 11568a 2899927i bk14: 12164a 2896710i bk15: 12164a 2892688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.06295
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3065000 n_nop=2753239 n_act=11221 n_pre=11205 n_req=82653 n_rd=190188 n_write=99147 bw_util=0.1888
n_activity=733621 dram_eff=0.7888
bk0: 12288a 2899442i bk1: 12284a 2896340i bk2: 12008a 2901264i bk3: 12004a 2898461i bk4: 11788a 2905910i bk5: 11784a 2898731i bk6: 11780a 2915084i bk7: 11804a 2905277i bk8: 11784a 2908406i bk9: 11788a 2905172i bk10: 11720a 2899083i bk11: 11712a 2896634i bk12: 11556a 2906217i bk13: 11560a 2898979i bk14: 12160a 2901052i bk15: 12168a 2894441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03255
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3065000 n_nop=2753104 n_act=11320 n_pre=11304 n_req=82642 n_rd=190176 n_write=99096 bw_util=0.1888
n_activity=733741 dram_eff=0.7885
bk0: 12280a 2900980i bk1: 12292a 2896965i bk2: 11980a 2902272i bk3: 11988a 2894696i bk4: 11792a 2905319i bk5: 11804a 2898129i bk6: 11788a 2911843i bk7: 11796a 2906490i bk8: 11776a 2910426i bk9: 11780a 2906249i bk10: 11704a 2900557i bk11: 11712a 2896030i bk12: 11580a 2905385i bk13: 11580a 2899369i bk14: 12152a 2900355i bk15: 12172a 2893242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03023
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3065000 n_nop=2753270 n_act=11184 n_pre=11168 n_req=82672 n_rd=190244 n_write=99134 bw_util=0.1888
n_activity=733550 dram_eff=0.789
bk0: 12304a 2899144i bk1: 12296a 2896738i bk2: 11984a 2902090i bk3: 11996a 2892582i bk4: 11792a 2904851i bk5: 11792a 2897948i bk6: 11796a 2909974i bk7: 11788a 2904538i bk8: 11784a 2912122i bk9: 11788a 2906772i bk10: 11696a 2899529i bk11: 11712a 2895103i bk12: 11564a 2904577i bk13: 11564a 2898398i bk14: 12188a 2899874i bk15: 12200a 2894151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07041
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3065000 n_nop=2752938 n_act=11333 n_pre=11317 n_req=82680 n_rd=190272 n_write=99140 bw_util=0.1888
n_activity=735433 dram_eff=0.7871
bk0: 12276a 2900075i bk1: 12284a 2896052i bk2: 11988a 2901012i bk3: 11984a 2897377i bk4: 11792a 2903750i bk5: 11804a 2897596i bk6: 11796a 2911948i bk7: 11804a 2906944i bk8: 11776a 2912872i bk9: 11788a 2905277i bk10: 11724a 2898132i bk11: 11720a 2895887i bk12: 11568a 2905284i bk13: 11564a 2899946i bk14: 12212a 2896978i bk15: 12192a 2895697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02505
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3065000 n_nop=2753003 n_act=11296 n_pre=11280 n_req=82668 n_rd=190272 n_write=99149 bw_util=0.1889
n_activity=734498 dram_eff=0.7881
bk0: 12292a 2898861i bk1: 12284a 2894315i bk2: 11996a 2898976i bk3: 11980a 2893843i bk4: 11788a 2905360i bk5: 11796a 2898109i bk6: 11788a 2911337i bk7: 11784a 2906848i bk8: 11792a 2908077i bk9: 11792a 2902181i bk10: 11712a 2897606i bk11: 11708a 2892562i bk12: 11560a 2906018i bk13: 11572a 2898812i bk14: 12228a 2898455i bk15: 12200a 2894157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0548
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3065000 n_nop=2753134 n_act=11292 n_pre=11276 n_req=82643 n_rd=190196 n_write=99102 bw_util=0.1888
n_activity=732390 dram_eff=0.79
bk0: 12284a 2900740i bk1: 12284a 2896701i bk2: 11980a 2901246i bk3: 11996a 2892694i bk4: 11788a 2905166i bk5: 11788a 2897086i bk6: 11788a 2908833i bk7: 11796a 2906319i bk8: 11792a 2909861i bk9: 11784a 2905670i bk10: 11700a 2899793i bk11: 11692a 2894843i bk12: 11572a 2904164i bk13: 11560a 2898839i bk14: 12204a 2899547i bk15: 12188a 2894583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.04056
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3065000 n_nop=2752935 n_act=11297 n_pre=11281 n_req=82683 n_rd=190280 n_write=99207 bw_util=0.1889
n_activity=732902 dram_eff=0.79
bk0: 12296a 2896522i bk1: 12288a 2896394i bk2: 11976a 2901767i bk3: 11988a 2895431i bk4: 11784a 2904909i bk5: 11796a 2897950i bk6: 11788a 2912739i bk7: 11792a 2907019i bk8: 11812a 2908385i bk9: 11796a 2906022i bk10: 11704a 2897324i bk11: 11700a 2894472i bk12: 11592a 2905185i bk13: 11596a 2900721i bk14: 12180a 2900036i bk15: 12192a 2894308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03246
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3065000 n_nop=2752919 n_act=11317 n_pre=11301 n_req=82714 n_rd=190264 n_write=99199 bw_util=0.1889
n_activity=733121 dram_eff=0.7897
bk0: 12280a 2899390i bk1: 12272a 2896099i bk2: 11992a 2901023i bk3: 11988a 2897157i bk4: 11784a 2906041i bk5: 11792a 2899093i bk6: 11796a 2911348i bk7: 11780a 2906797i bk8: 11784a 2906765i bk9: 11792a 2904791i bk10: 11700a 2896627i bk11: 11708a 2894720i bk12: 11592a 2904178i bk13: 11616a 2896396i bk14: 12192a 2899488i bk15: 12196a 2894056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03426
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3065000 n_nop=2753030 n_act=11283 n_pre=11267 n_req=82702 n_rd=190268 n_write=99152 bw_util=0.1889
n_activity=732117 dram_eff=0.7906
bk0: 12292a 2901159i bk1: 12284a 2896882i bk2: 11976a 2900983i bk3: 11976a 2896194i bk4: 11784a 2907307i bk5: 11784a 2900129i bk6: 11796a 2908340i bk7: 11788a 2905942i bk8: 11792a 2908340i bk9: 11800a 2904570i bk10: 11708a 2899105i bk11: 11712a 2893995i bk12: 11600a 2904055i bk13: 11596a 2898070i bk14: 12188a 2901245i bk15: 12192a 2895112i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.04885

========= L2 cache stats =========
L2_cache_bank[0]: Access = 83552, Miss = 23780, Miss_rate = 0.285, Pending_hits = 40931, Reservation_fails = 136
L2_cache_bank[1]: Access = 83565, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40904, Reservation_fails = 214
L2_cache_bank[2]: Access = 83461, Miss = 23773, Miss_rate = 0.285, Pending_hits = 40824, Reservation_fails = 190
L2_cache_bank[3]: Access = 83489, Miss = 23779, Miss_rate = 0.285, Pending_hits = 40892, Reservation_fails = 196
L2_cache_bank[4]: Access = 83458, Miss = 23771, Miss_rate = 0.285, Pending_hits = 40864, Reservation_fails = 164
L2_cache_bank[5]: Access = 83489, Miss = 23776, Miss_rate = 0.285, Pending_hits = 40837, Reservation_fails = 181
L2_cache_bank[6]: Access = 83441, Miss = 23763, Miss_rate = 0.285, Pending_hits = 40869, Reservation_fails = 190
L2_cache_bank[7]: Access = 83477, Miss = 23781, Miss_rate = 0.285, Pending_hits = 40887, Reservation_fails = 156
L2_cache_bank[8]: Access = 83495, Miss = 23777, Miss_rate = 0.285, Pending_hits = 40857, Reservation_fails = 211
L2_cache_bank[9]: Access = 83516, Miss = 23784, Miss_rate = 0.285, Pending_hits = 40875, Reservation_fails = 134
L2_cache_bank[10]: Access = 83501, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40856, Reservation_fails = 176
L2_cache_bank[11]: Access = 83511, Miss = 23785, Miss_rate = 0.285, Pending_hits = 40898, Reservation_fails = 173
L2_cache_bank[12]: Access = 83495, Miss = 23789, Miss_rate = 0.285, Pending_hits = 40822, Reservation_fails = 189
L2_cache_bank[13]: Access = 83517, Miss = 23779, Miss_rate = 0.285, Pending_hits = 40876, Reservation_fails = 194
L2_cache_bank[14]: Access = 83485, Miss = 23777, Miss_rate = 0.285, Pending_hits = 40870, Reservation_fails = 227
L2_cache_bank[15]: Access = 83488, Miss = 23772, Miss_rate = 0.285, Pending_hits = 40867, Reservation_fails = 166
L2_cache_bank[16]: Access = 83525, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40892, Reservation_fails = 153
L2_cache_bank[17]: Access = 83537, Miss = 23787, Miss_rate = 0.285, Pending_hits = 40886, Reservation_fails = 136
L2_cache_bank[18]: Access = 83536, Miss = 23780, Miss_rate = 0.285, Pending_hits = 40934, Reservation_fails = 144
L2_cache_bank[19]: Access = 83556, Miss = 23786, Miss_rate = 0.285, Pending_hits = 40917, Reservation_fails = 150
L2_cache_bank[20]: Access = 83537, Miss = 23784, Miss_rate = 0.285, Pending_hits = 40899, Reservation_fails = 160
L2_cache_bank[21]: Access = 83534, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40958, Reservation_fails = 137
L2_total_cache_accesses = 1837165
L2_total_cache_misses = 523155
L2_total_cache_miss_rate = 0.2848
L2_total_cache_pending_hits = 899415
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19285
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 778103
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 449320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 395290
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1246708
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 590206
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 223
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.058

icnt_total_pkts_mem_to_simt=3871253
icnt_total_pkts_simt_to_mem=2951913
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.92974
	minimum = 6
	maximum = 42
Network latency average = 9.65757
	minimum = 6
	maximum = 42
Slowest packet = 3550699
Flit latency average = 9.55745
	minimum = 6
	maximum = 42
Slowest flit = 6765706
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0179876
	minimum = 0.0158273 (at node 18)
	maximum = 0.0205294 (at node 29)
Accepted packet rate average = 0.0179876
	minimum = 0.0158273 (at node 18)
	maximum = 0.0205294 (at node 29)
Injected flit rate average = 0.0269999
	minimum = 0.0158273 (at node 18)
	maximum = 0.0410589 (at node 40)
Accepted flit rate average= 0.0269999
	minimum = 0.0203939 (at node 32)
	maximum = 0.0325761 (at node 13)
Injected packet length average = 1.50103
Accepted packet length average = 1.50103
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.179 (14 samples)
	minimum = 6 (14 samples)
	maximum = 112.857 (14 samples)
Network latency average = 10.1978 (14 samples)
	minimum = 6 (14 samples)
	maximum = 104.357 (14 samples)
Flit latency average = 10.1191 (14 samples)
	minimum = 6 (14 samples)
	maximum = 103.357 (14 samples)
Fragmentation average = 0.0375376 (14 samples)
	minimum = 0 (14 samples)
	maximum = 43.6429 (14 samples)
Injected packet rate average = 0.0581643 (14 samples)
	minimum = 0.0517087 (14 samples)
	maximum = 0.066215 (14 samples)
Accepted packet rate average = 0.0581643 (14 samples)
	minimum = 0.0517087 (14 samples)
	maximum = 0.066215 (14 samples)
Injected flit rate average = 0.10747 (14 samples)
	minimum = 0.075641 (14 samples)
	maximum = 0.147871 (14 samples)
Accepted flit rate average = 0.10747 (14 samples)
	minimum = 0.096454 (14 samples)
	maximum = 0.11669 (14 samples)
Injected packet size average = 1.84769 (14 samples)
Accepted packet size average = 1.84769 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 45 min, 45 sec (2745 sec)
gpgpu_simulation_rate = 113837 (inst/sec)
gpgpu_simulation_rate = 1822 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 41818
gpu_sim_insn = 23069312
gpu_ipc =     551.6599
gpu_tot_sim_cycle = 5267843
gpu_tot_sim_insn = 335552068
gpu_tot_ipc =      63.6982
gpu_tot_issued_cta = 983040
max_total_param_size = 0
gpu_stall_dramfull = 343567
gpu_stall_icnt2sh    = 100897
partiton_reqs_in_parallel = 919990
partiton_reqs_in_parallel_total    = 35970805
partiton_level_parallism =      21.9999
partiton_level_parallism_total  =       7.0030
partiton_reqs_in_parallel_util = 919990
partiton_reqs_in_parallel_util_total    = 35970805
gpu_sim_cycle_parition_util = 41818
gpu_tot_sim_cycle_parition_util    = 1649934
partiton_level_parallism_util =      21.9999
partiton_level_parallism_util_total  =      21.8063
partiton_replys_in_parallel = 196864
partiton_replys_in_parallel_total    = 1837165
L2_BW  =     446.2087 GB/Sec
L2_BW_total  =      36.5982 GB/Sec
gpu_total_sim_rate=113477

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11997412
	L1I_total_cache_misses = 6298
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5832704
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5830912
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11991114
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6298
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5832704
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11997412
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
28940, 28583, 28710, 28372, 28775, 28379, 28708, 28398, 28543, 28231, 28623, 28139, 28549, 27961, 28290, 27695, 28292, 27588, 28055, 27509, 27988, 27324, 27837, 27088, 27656, 27127, 27465, 27016, 27475, 26930, 27547, 26708, 
gpgpu_n_tot_thrd_icount = 704923776
gpgpu_n_tot_w_icount = 22028868
gpgpu_n_stall_shd_mem = 435156
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1377780
gpgpu_n_mem_write_global = 655998
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22021620
gpgpu_n_store_insn = 10486395
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 93323264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198178
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1708228	W0_Idle:62102826	W0_Scoreboard:11658023	W1:8772	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:22020087	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11020208 {8:1377526,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45114288 {40:66174,72:589824,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1784 {8:223,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84461168 {40:460022,72:917504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5247984 {8:655998,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 30328 {136:223,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 413 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 5267842 
mrq_lat_table:288114 	16546 	25279 	47868 	93356 	139645 	199356 	113179 	72390 	7950 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1168138 	712946 	134607 	11529 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	47 	1677460 	183276 	14762 	4968 	87582 	42242 	16466 	618 	22 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	923684 	430651 	23445 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	131552 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	998 	128 	182 	5 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  8.049248  8.100412  6.675581  6.902644  6.719424  7.211068  8.387725  8.176385  6.911084  7.004932  6.329621  6.635198  7.375494  7.937500  6.447020  6.488346 
dram[1]:  7.944594  8.298592  6.669374  7.093827  6.965261  7.296489  7.933428  8.305185  6.762813  7.164141  6.547344  6.756854  7.859353  8.089725  6.296017  6.529018 
dram[2]:  7.794973  8.400000  6.698950  6.939540  7.112944  7.283485  8.188597  7.984353  6.676471  7.038462  6.462415  6.742280  7.694215  7.982857  6.263948  6.426373 
dram[3]:  8.065753  8.360795  6.542857  6.709261  6.669441  6.998752  7.894366  8.076369  6.820698  7.067332  6.672556  6.789474  7.217783  7.604620  6.215958  6.266595 
dram[4]:  8.027248  8.550872  6.491487  6.558352  6.610129  7.187180  7.805014  8.337296  6.863361  7.147355  6.658050  6.893074  7.469960  8.111756  6.290011  6.465784 
dram[5]:  7.958051  8.303244  6.374165  6.830549  6.934406  7.159642  7.740332  8.165939  6.916972  6.987685  6.331104  6.701299  7.469960  7.838710  6.106250  6.502222 
dram[6]:  7.830892  8.100412  6.175457  6.597926  6.988764  6.985056  8.040230  8.606759  6.737841  6.875303  6.406321  6.738718  7.699725  7.609524  6.309678  6.562150 
dram[7]:  7.845539  8.423462  6.398883  6.458333  7.023839  7.321568  7.873596  8.361194  6.715976  6.942472  6.574246  6.676089  7.689134  8.183016  6.198942  6.558296 
dram[8]:  7.601290  8.366477  6.467797  6.710434  7.114358  7.290909  7.933428  8.473525  6.506300  6.938875  6.421291  6.700946  7.616848  7.625850  6.327568  6.497225 
dram[9]:  8.036835  8.407143  6.357381  6.638471  7.312010  7.390501  8.056034  8.288889  6.540852  6.824730  6.424688  6.541475  7.443559  7.577598  6.439560  6.464680 
dram[10]:  7.987788  8.570597  6.484711  6.818832  7.038945  7.257772  7.837762  8.424060  6.557737  6.763377  6.657277  6.848010  7.534946  7.798331  6.298170  6.636055 
average row locality = 1003768/140877 = 7.125137
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3454      3454      3379      3378      3315      3316      3314      3319      3316      3316      3298      3304      3265      3259      3417      3419 
dram[1]:      3453      3458      3382      3381      3317      3317      3316      3316      3314      3315      3294      3293      3258      3260      3420      3420 
dram[2]:      3458      3455      3378      3378      3315      3315      3314      3320      3315      3315      3298      3297      3257      3258      3419      3420 
dram[3]:      3454      3457      3371      3371      3316      3319      3315      3317      3312      3313      3293      3297      3265      3264      3418      3424 
dram[4]:      3459      3458      3371      3374      3317      3315      3317      3316      3314      3316      3293      3295      3262      3260      3427      3431 
dram[5]:      3453      3456      3371      3371      3315      3319      3316      3319      3312      3314      3300      3297      3260      3258      3434      3428 
dram[6]:      3458      3455      3375      3371      3315      3318      3315      3314      3317      3317      3297      3295      3259      3261      3438      3430 
dram[7]:      3457      3455      3372      3374      3315      3315      3316      3317      3317      3314      3293      3291      3261      3258      3431      3427 
dram[8]:      3456      3456      3369      3372      3315      3320      3315      3315      3323      3316      3295      3295      3266      3267      3426      3428 
dram[9]:      3454      3453      3373      3372      3314      3315      3317      3313      3314      3316      3295      3296      3267      3272      3429      3431 
dram[10]:      3458      3455      3371      3369      3314      3314      3316      3314      3316      3320      3295      3296      3266      3267      3427      3428 
total reads: 588742
bank skew: 3459/3257 = 1.06
chip skew: 53535/53506 = 1.00
number of total write accesses:
dram[0]:      2430      2435      2362      2365      2289      2287      2289      2290      2358      2365      2386      2389      2333      2329      2424      2427 
dram[1]:      2426      2434      2367      2365      2297      2294      2285      2290      2360      2359      2376      2376      2330      2330      2429      2430 
dram[2]:      2435      2425      2363      2361      2290      2286      2287      2293      2360      2358      2376      2380      2329      2330      2419      2428 
dram[3]:      2434      2429      2354      2352      2293      2287      2290      2288      2356      2355      2372      2379      2336      2333      2425      2429 
dram[4]:      2433      2425      2348      2358      2295      2291      2287      2295      2362      2359      2373      2378      2333      2329      2429      2427 
dram[5]:      2428      2431      2353      2353      2288      2287      2288      2291      2353      2360      2379      2379      2335      2331      2428      2424 
dram[6]:      2423      2434      2362      2356      2283      2291      2281      2289      2363      2362      2379      2379      2331      2332      2430      2430 
dram[7]:      2435      2433      2355      2361      2283      2286      2290      2285      2358      2358      2374      2377      2329      2331      2427      2423 
dram[8]:      2435      2434      2355      2352      2284      2294      2286      2286      2357      2360      2375      2374      2340      2338      2427      2426 
dram[9]:      2437      2432      2355      2357      2287      2287      2290      2282      2370      2369      2378      2382      2338      2343      2431      2426 
dram[10]:      2429      2433      2355      2352      2289      2289      2288      2288      2363      2368      2377      2381      2340      2340      2424      2425 
total reads: 415026
bank skew: 2437/2281 = 1.07
chip skew: 37764/37705 = 1.00
average mf latency per bank:
dram[0]:        894       904       631       642      1091      1101       963       978       667       676       898       903       841       849       665       677
dram[1]:        906       916       635       642      1092      1093       968       976       667       666       916       916       837       843       670       679
dram[2]:        904       913       630       638      1069      1077      1010      1015       662       668       900       906       898       908       668       675
dram[3]:        905       912       631       647      1063      1069      1012       994       667       674       902       912       894       902       668       676
dram[4]:        908       913       638       640      1125      1129       991       996       668       671       906       906       875       814       682       683
dram[5]:        903       911       631       641      1122      1127       988       994       665       672       859       863       807       813       679       687
dram[6]:        903       911       633       640      1129      1134       990       994       666       670       856       864       805       813       678       684
dram[7]:        918       922       632       638      1130      1136      1043      1048       666       667       862       857       805       815       680       679
dram[8]:        910       871       649       654      1125      1129      1028      1037       660       664       844       847       829       834       660       663
dram[9]:        868       876       647       658      1127      1135       993       956       673       681       847       851       832       836       671       677
dram[10]:        869       875       648       634      1095      1104       948       954       672       677       897       903       828       837       667       677
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3142649 n_nop=2793380 n_act=12774 n_pre=12758 n_req=91281 n_rd=214092 n_write=109645 bw_util=0.206
n_activity=809072 dram_eff=0.8003
bk0: 13816a 2961580i bk1: 13816a 2955558i bk2: 13516a 2961442i bk3: 13512a 2954972i bk4: 13260a 2962782i bk5: 13264a 2958410i bk6: 13256a 2973870i bk7: 13276a 2964992i bk8: 13264a 2971456i bk9: 13264a 2964670i bk10: 13192a 2957674i bk11: 13216a 2952599i bk12: 13060a 2962296i bk13: 13036a 2956823i bk14: 13668a 2960339i bk15: 13676a 2952736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19407
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3142649 n_nop=2793740 n_act=12641 n_pre=12625 n_req=91262 n_rd=214056 n_write=109587 bw_util=0.206
n_activity=808024 dram_eff=0.8011
bk0: 13812a 2960729i bk1: 13832a 2953477i bk2: 13528a 2957214i bk3: 13524a 2955131i bk4: 13268a 2964138i bk5: 13268a 2957662i bk6: 13264a 2970948i bk7: 13264a 2964093i bk8: 13256a 2974596i bk9: 13260a 2967369i bk10: 13176a 2956713i bk11: 13172a 2954737i bk12: 13032a 2963565i bk13: 13040a 2958134i bk14: 13680a 2955929i bk15: 13680a 2950618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20374
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3142649 n_nop=2793588 n_act=12728 n_pre=12712 n_req=91232 n_rd=214048 n_write=109573 bw_util=0.206
n_activity=809799 dram_eff=0.7993
bk0: 13832a 2957459i bk1: 13820a 2955458i bk2: 13512a 2960384i bk3: 13512a 2957530i bk4: 13260a 2966469i bk5: 13260a 2957323i bk6: 13256a 2975986i bk7: 13280a 2966387i bk8: 13260a 2969389i bk9: 13260a 2965833i bk10: 13192a 2958968i bk11: 13188a 2956002i bk12: 13028a 2964842i bk13: 13032a 2957728i bk14: 13676a 2960395i bk15: 13680a 2953581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.15831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3142649 n_nop=2793295 n_act=12912 n_pre=12896 n_req=91218 n_rd=214024 n_write=109522 bw_util=0.2059
n_activity=809813 dram_eff=0.7991
bk0: 13816a 2960368i bk1: 13828a 2956122i bk2: 13484a 2960875i bk3: 13484a 2953694i bk4: 13264a 2962958i bk5: 13276a 2957077i bk6: 13260a 2971685i bk7: 13268a 2966956i bk8: 13248a 2972080i bk9: 13252a 2967130i bk10: 13172a 2959749i bk11: 13188a 2953710i bk12: 13060a 2963321i bk13: 13056a 2957642i bk14: 13672a 2959110i bk15: 13696a 2951833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17727
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3142649 n_nop=2793486 n_act=12767 n_pre=12751 n_req=91247 n_rd=214100 n_write=109545 bw_util=0.206
n_activity=809771 dram_eff=0.7993
bk0: 13836a 2957788i bk1: 13832a 2954599i bk2: 13484a 2961692i bk3: 13496a 2951342i bk4: 13268a 2963678i bk5: 13260a 2957472i bk6: 13268a 2970831i bk7: 13264a 2964486i bk8: 13256a 2972285i bk9: 13264a 2966544i bk10: 13172a 2959147i bk11: 13180a 2953787i bk12: 13048a 2962437i bk13: 13040a 2956561i bk14: 13708a 2958528i bk15: 13724a 2951483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19466
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3142649 n_nop=2793298 n_act=12883 n_pre=12867 n_req=91231 n_rd=214092 n_write=109509 bw_util=0.2059
n_activity=811529 dram_eff=0.7975
bk0: 13812a 2961214i bk1: 13824a 2955589i bk2: 13484a 2960304i bk3: 13484a 2956161i bk4: 13260a 2964613i bk5: 13276a 2956650i bk6: 13264a 2972019i bk7: 13276a 2966371i bk8: 13248a 2975420i bk9: 13256a 2966767i bk10: 13200a 2956866i bk11: 13188a 2954831i bk12: 13040a 2964777i bk13: 13032a 2958634i bk14: 13736a 2954790i bk15: 13712a 2954729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.14982
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3142649 n_nop=2793104 n_act=12907 n_pre=12891 n_req=91260 n_rd=214140 n_write=109607 bw_util=0.206
n_activity=810657 dram_eff=0.7987
bk0: 13832a 2957524i bk1: 13820a 2951867i bk2: 13500a 2956242i bk3: 13484a 2952084i bk4: 13260a 2966669i bk5: 13272a 2956540i bk6: 13260a 2972119i bk7: 13256a 2968067i bk8: 13268a 2968119i bk9: 13268a 2961691i bk10: 13188a 2956742i bk11: 13180a 2951507i bk12: 13036a 2964084i bk13: 13044a 2956237i bk14: 13752a 2956365i bk15: 13720a 2953117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17691
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3142649 n_nop=2793494 n_act=12797 n_pre=12781 n_req=91218 n_rd=214052 n_write=109525 bw_util=0.2059
n_activity=808465 dram_eff=0.8005
bk0: 13828a 2958997i bk1: 13820a 2956407i bk2: 13488a 2961301i bk3: 13496a 2951421i bk4: 13260a 2965108i bk5: 13260a 2956493i bk6: 13264a 2969812i bk7: 13268a 2968312i bk8: 13268a 2970874i bk9: 13256a 2966668i bk10: 13172a 2958699i bk11: 13164a 2954275i bk12: 13044a 2963189i bk13: 13032a 2957677i bk14: 13724a 2958560i bk15: 13708a 2953757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16392
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3142649 n_nop=2793202 n_act=12858 n_pre=12842 n_req=91257 n_rd=214136 n_write=109611 bw_util=0.206
n_activity=809059 dram_eff=0.8003
bk0: 13824a 2956111i bk1: 13824a 2955872i bk2: 13476a 2962740i bk3: 13488a 2954740i bk4: 13260a 2965142i bk5: 13280a 2955994i bk6: 13260a 2971780i bk7: 13260a 2966699i bk8: 13292a 2968874i bk9: 13264a 2967273i bk10: 13180a 2957606i bk11: 13180a 2953445i bk12: 13064a 2964403i bk13: 13068a 2959590i bk14: 13704a 2958684i bk15: 13712a 2952835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.15608
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0x800ff280, atomic=0 1 entries : 0x7ff7834a8740 :  mf: uid=20283805, sid25:w21, part=9, addr=0x800ff280, load , size=32, unknown  status = IN_PARTITION_DRAM (5267842), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3142649 n_nop=2793199 n_act=12855 n_pre=12839 n_req=91295 n_rd=214120 n_write=109636 bw_util=0.206
n_activity=809268 dram_eff=0.8001
bk0: 13816a 2959468i bk1: 13812a 2954731i bk2: 13492a 2960126i bk3: 13488a 2955077i bk4: 13256a 2966418i bk5: 13260a 2958793i bk6: 13268a 2973104i bk7: 13252a 2966794i bk8: 13256a 2968341i bk9: 13264a 2965416i bk10: 13180a 2954775i bk11: 13180a 2952821i bk12: 13068a 2964346i bk13: 13088a 2955869i bk14: 13716a 2958805i bk15: 13724a 2951801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17042
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3142649 n_nop=2793488 n_act=12756 n_pre=12740 n_req=91267 n_rd=214104 n_write=109561 bw_util=0.206
n_activity=808194 dram_eff=0.801
bk0: 13832a 2960340i bk1: 13820a 2955774i bk2: 13484a 2960676i bk3: 13476a 2955954i bk4: 13256a 2967859i bk5: 13256a 2960243i bk6: 13264a 2969857i bk7: 13256a 2965676i bk8: 13264a 2969728i bk9: 13280a 2964732i bk10: 13180a 2959280i bk11: 13184a 2953833i bk12: 13064a 2963208i bk13: 13068a 2957527i bk14: 13708a 2961406i bk15: 13712a 2954223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1721

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92499, Miss = 26758, Miss_rate = 0.289, Pending_hits = 43906, Reservation_fails = 136
L2_cache_bank[1]: Access = 92518, Miss = 26765, Miss_rate = 0.289, Pending_hits = 43881, Reservation_fails = 214
L2_cache_bank[2]: Access = 92413, Miss = 26754, Miss_rate = 0.290, Pending_hits = 43801, Reservation_fails = 190
L2_cache_bank[3]: Access = 92441, Miss = 26760, Miss_rate = 0.289, Pending_hits = 43869, Reservation_fails = 196
L2_cache_bank[4]: Access = 92406, Miss = 26754, Miss_rate = 0.290, Pending_hits = 43842, Reservation_fails = 164
L2_cache_bank[5]: Access = 92434, Miss = 26758, Miss_rate = 0.289, Pending_hits = 43814, Reservation_fails = 181
L2_cache_bank[6]: Access = 92387, Miss = 26744, Miss_rate = 0.289, Pending_hits = 43844, Reservation_fails = 190
L2_cache_bank[7]: Access = 92419, Miss = 26762, Miss_rate = 0.290, Pending_hits = 43864, Reservation_fails = 156
L2_cache_bank[8]: Access = 92442, Miss = 26760, Miss_rate = 0.289, Pending_hits = 43834, Reservation_fails = 211
L2_cache_bank[9]: Access = 92465, Miss = 26765, Miss_rate = 0.289, Pending_hits = 43851, Reservation_fails = 134
L2_cache_bank[10]: Access = 92448, Miss = 26761, Miss_rate = 0.289, Pending_hits = 43832, Reservation_fails = 176
L2_cache_bank[11]: Access = 92456, Miss = 26762, Miss_rate = 0.289, Pending_hits = 43872, Reservation_fails = 173
L2_cache_bank[12]: Access = 92446, Miss = 26774, Miss_rate = 0.290, Pending_hits = 43800, Reservation_fails = 189
L2_cache_bank[13]: Access = 92468, Miss = 26761, Miss_rate = 0.289, Pending_hits = 43851, Reservation_fails = 194
L2_cache_bank[14]: Access = 92432, Miss = 26762, Miss_rate = 0.290, Pending_hits = 43849, Reservation_fails = 227
L2_cache_bank[15]: Access = 92433, Miss = 26751, Miss_rate = 0.289, Pending_hits = 43845, Reservation_fails = 166
L2_cache_bank[16]: Access = 92475, Miss = 26765, Miss_rate = 0.289, Pending_hits = 43867, Reservation_fails = 153
L2_cache_bank[17]: Access = 92483, Miss = 26769, Miss_rate = 0.289, Pending_hits = 43863, Reservation_fails = 136
L2_cache_bank[18]: Access = 92487, Miss = 26763, Miss_rate = 0.289, Pending_hits = 43913, Reservation_fails = 144
L2_cache_bank[19]: Access = 92507, Miss = 26768, Miss_rate = 0.289, Pending_hits = 43894, Reservation_fails = 150
L2_cache_bank[20]: Access = 92486, Miss = 26763, Miss_rate = 0.289, Pending_hits = 43875, Reservation_fails = 160
L2_cache_bank[21]: Access = 92484, Miss = 26763, Miss_rate = 0.289, Pending_hits = 43936, Reservation_fails = 137
L2_total_cache_accesses = 2034029
L2_total_cache_misses = 588742
L2_total_cache_miss_rate = 0.2894
L2_total_cache_pending_hits = 964903
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19381
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 843591
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 514808
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 460983
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1377780
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 655998
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 223
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.063

icnt_total_pkts_mem_to_simt=4330261
icnt_total_pkts_simt_to_mem=3280105
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7284
	minimum = 6
	maximum = 64
Network latency average = 9.95061
	minimum = 6
	maximum = 57
Slowest packet = 3679167
Flit latency average = 9.0793
	minimum = 6
	maximum = 55
Slowest flit = 7171215
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.094155
	minimum = 0.0838535 (at node 10)
	maximum = 0.10705 (at node 29)
Accepted packet rate average = 0.094155
	minimum = 0.0838535 (at node 10)
	maximum = 0.10705 (at node 29)
Injected flit rate average = 0.188249
	minimum = 0.139764 (at node 10)
	maximum = 0.249528 (at node 29)
Accepted flit rate average= 0.188249
	minimum = 0.178229 (at node 35)
	maximum = 0.196571 (at node 17)
Injected packet length average = 1.99935
Accepted packet length average = 1.99935
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.149 (15 samples)
	minimum = 6 (15 samples)
	maximum = 109.6 (15 samples)
Network latency average = 10.1813 (15 samples)
	minimum = 6 (15 samples)
	maximum = 101.2 (15 samples)
Flit latency average = 10.0498 (15 samples)
	minimum = 6 (15 samples)
	maximum = 100.133 (15 samples)
Fragmentation average = 0.035035 (15 samples)
	minimum = 0 (15 samples)
	maximum = 40.7333 (15 samples)
Injected packet rate average = 0.0605636 (15 samples)
	minimum = 0.0538517 (15 samples)
	maximum = 0.0689373 (15 samples)
Accepted packet rate average = 0.0605636 (15 samples)
	minimum = 0.0538517 (15 samples)
	maximum = 0.0689373 (15 samples)
Injected flit rate average = 0.112855 (15 samples)
	minimum = 0.0799158 (15 samples)
	maximum = 0.154648 (15 samples)
Accepted flit rate average = 0.112855 (15 samples)
	minimum = 0.101906 (15 samples)
	maximum = 0.122015 (15 samples)
Injected packet size average = 1.86341 (15 samples)
Accepted packet size average = 1.86341 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 17 sec (2957 sec)
gpgpu_simulation_rate = 113477 (inst/sec)
gpgpu_simulation_rate = 1781 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 152673
gpu_sim_insn = 20978048
gpu_ipc =     137.4051
gpu_tot_sim_cycle = 5642666
gpu_tot_sim_insn = 356530116
gpu_tot_ipc =      63.1847
gpu_tot_issued_cta = 1048576
max_total_param_size = 0
gpu_stall_dramfull = 343567
gpu_stall_icnt2sh    = 101476
partiton_reqs_in_parallel = 3358806
partiton_reqs_in_parallel_total    = 36890795
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.1331
partiton_reqs_in_parallel_util = 3358806
partiton_reqs_in_parallel_util_total    = 36890795
gpu_sim_cycle_parition_util = 152673
gpu_tot_sim_cycle_parition_util    = 1691752
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8223
partiton_replys_in_parallel = 67201
partiton_replys_in_parallel_total    = 2034029
L2_BW  =      41.7204 GB/Sec
L2_BW_total  =      35.2959 GB/Sec
gpu_total_sim_rate=113653

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12787428
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 6356992
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6355200
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12781129
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6356992
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12787428
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
30987, 30469, 30642, 30258, 30707, 30173, 30594, 30189, 30429, 29956, 30440, 29772, 30297, 29640, 30038, 29397, 30017, 29244, 29780, 29119, 29644, 28888, 29470, 28606, 29286, 28618, 28983, 28396, 28970, 28333, 29019, 28039, 
gpgpu_n_tot_thrd_icount = 749197440
gpgpu_n_tot_w_icount = 23412420
gpgpu_n_stall_shd_mem = 435156
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1444852
gpgpu_n_mem_write_global = 656126
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 23071732
gpgpu_n_store_insn = 10486523
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 101711872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198178
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1903922	W0_Idle:67844321	W0_Scoreboard:12943770	W1:16068	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:23396343	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11554736 {8:1444342,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45119408 {40:66302,72:589824,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87133808 {40:526838,72:917504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5249008 {8:656126,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 408 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 5638317 
mrq_lat_table:298615 	17139 	25582 	48316 	94816 	139683 	199356 	113179 	72390 	7950 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1221792 	725986 	134949 	11668 	777 	7 	1763 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	47 	1735309 	192113 	14771 	4968 	87582 	42242 	16669 	809 	113 	773 	7 	1763 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	971666 	449590 	23596 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	131680 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1106 	191 	234 	29 	20 	2 	18 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  7.920213  7.957276  6.541058  6.741599  6.552995  6.943834  8.409763  8.197407  6.650115  6.784706  6.152778  6.445810  7.204834  7.793103  6.315171  6.346567 
dram[1]:  7.850924  8.181070  6.506145  6.917955  6.789034  7.038319  7.873961  8.252540  6.503386  6.956469  6.441077  6.607595  7.698910  7.968970  6.113519  6.361588 
dram[2]:  7.663239  8.261111  6.572881  6.745940  6.951100  6.986470  8.156384  7.842975  6.491545  6.851191  6.276201  6.544938  7.507979  7.886871  6.130705  6.313433 
dram[3]:  7.983914  8.236514  6.354874  6.554802  6.456916  6.764566  7.854972  8.032486  6.585338  6.819692  6.535307  6.591065  7.069912  7.467019  6.097938  6.125000 
dram[4]:  7.864116  8.429178  6.335519  6.392739  6.426637  7.032138  7.710027  8.238785  6.725467  6.968523  6.515324  6.728337  7.355007  7.904895  6.173777  6.351178 
dram[5]:  7.832895  8.167353  6.245425  6.666667  6.707547  6.945055  7.725543  8.164993  6.708285  6.782096  6.196121  6.506787  7.280566  7.700273  5.962814  6.349411 
dram[6]:  7.756193  7.842105  6.040498  6.408389  6.768772  6.805024  8.028289  8.613636  6.500564  6.727804  6.206041  6.561644  7.536000  7.386423  6.185224  6.415585 
dram[7]:  7.724093  8.213499  6.238709  6.314130  6.764566  7.025926  7.842759  8.265988  6.462402  6.787736  6.397550  6.512472  7.501326  7.974612  6.082051  6.372717 
dram[8]:  7.437656  8.266296  6.290672  6.563986  6.887273  7.050743  7.872576  8.374080  6.317983  6.734503  6.316832  6.525000  7.444882  7.477572  6.194561  6.335470 
dram[9]:  7.936085  8.215173  6.155720  6.515152  7.139447  7.107500  8.009859  8.239477  6.349119  6.636364  6.293538  6.353201  7.304124  7.459921  6.272727  6.346895 
dram[10]:  7.882275  8.394366  6.238709  6.632723  6.794504  7.082192  7.752044  8.341642  6.316539  6.540816  6.509626  6.687209  7.399478  7.609396  6.143005  6.487404 
average row locality = 1017111/146052 = 6.964033
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3505      3506      3428      3428      3367      3368      3364      3368      3369      3370      3348      3354      3310      3301      3468      3469 
dram[1]:      3503      3511      3433      3430      3368      3368      3367      3367      3371      3363      3339      3341      3300      3301      3474      3473 
dram[2]:      3508      3506      3429      3428      3365      3364      3366      3370      3366      3365      3347      3348      3300      3298      3470      3472 
dram[3]:      3504      3507      3423      3424      3371      3371      3365      3368      3361      3363      3341      3347      3306      3306      3469      3477 
dram[4]:      3511      3508      3422      3426      3369      3367      3371      3367      3364      3365      3342      3343      3303      3304      3479      3483 
dram[5]:      3505      3505      3424      3422      3368      3369      3366      3368      3364      3366      3346      3347      3303      3301      3485      3480 
dram[6]:      3506      3507      3430      3424      3365      3367      3364      3364      3372      3365      3347      3344      3302      3306      3492      3479 
dram[7]:      3507      3510      3424      3423      3374      3372      3365      3368      3368      3366      3343      3342      3304      3302      3483      3483 
dram[8]:      3510      3507      3420      3421      3366      3372      3368      3368      3373      3366      3342      3343      3311      3310      3475      3481 
dram[9]:      3505      3505      3430      3424      3364      3366      3367      3364      3364      3366      3343      3345      3311      3315      3482      3481 
dram[10]:      3508      3507      3422      3419      3366      3366      3370      3368      3372      3370      3345      3345      3310      3310      3480      3477 
total reads: 597548
bank skew: 3511/3298 = 1.06
chip skew: 54335/54302 = 1.00
number of total write accesses:
dram[0]:      2451      2454      2387      2390      2321      2319      2321      2321      2390      2397      2411      2415      2353      2349      2443      2446 
dram[1]:      2448      2453      2390      2388      2328      2326      2318      2319      2391      2390      2400      2401      2351      2349      2450      2456 
dram[2]:      2454      2442      2388      2387      2321      2316      2319      2324      2392      2390      2402      2405      2346      2349      2440      2450 
dram[3]:      2452      2448      2379      2377      2324      2318      2322      2319      2388      2386      2397      2407      2357      2354      2446      2452 
dram[4]:      2450      2443      2375      2385      2325      2322      2319      2326      2393      2391      2398      2403      2353      2348      2454      2449 
dram[5]:      2448      2449      2378      2378      2320      2319      2320      2323      2385      2392      2404      2405      2354      2351      2448      2444 
dram[6]:      2443      2453      2387      2382      2314      2322      2312      2321      2394      2394      2406      2404      2350      2352      2452      2449 
dram[7]:      2456      2453      2378      2386      2315      2319      2321      2319      2390      2390      2402      2402      2352      2352      2447      2450 
dram[8]:      2455      2453      2380      2375      2316      2325      2316      2318      2389      2392      2400      2399      2362      2358      2447      2449 
dram[9]:      2455      2451      2381      2381      2319      2320      2320      2313      2401      2401      2403      2411      2357      2362      2452      2447 
dram[10]:      2451      2453      2380      2378      2321      2321      2320      2321      2395      2399      2403      2406      2358      2359      2448      2446 
total reads: 419563
bank skew: 2456/2312 = 1.06
chip skew: 38174/38118 = 1.00
average mf latency per bank:
dram[0]:        898       908       639       650      1092      1101       965       979       673       681       902       907       845       852       673       684
dram[1]:        909       921       642       649      1092      1093       969       982       674       672       919       920       841       847       678       686
dram[2]:        909       918       638       645      1069      1078      1011      1016       669       675       903       910       901       911       675       683
dram[3]:        910       916       639       654      1063      1069      1013       996       673       681       906       919       898       905       675       684
dram[4]:        913       918       644       647      1125      1129       992       998       674       677       910       909       878       822       689       691
dram[5]:        908       916       639       648      1121      1126       989       996       671       680       863       867       811       818       687       695
dram[6]:        908       916       641       647      1128      1134       992       996       673       677       860       867       810       817       686       691
dram[7]:        922       926       640       645      1129      1136      1044      1048       673       673       866       861       809       818       688       686
dram[8]:        914       875       656       661      1125      1130      1030      1039       665       670       848       856       832       840       667       670
dram[9]:        874       881       655       666      1127      1134       995       959       679       688       851       855       837       842       679       685
dram[10]:        873       880       655       641      1095      1104       950       956       678       683       901       907       833       841       674       684
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3426139 n_nop=3071104 n_act=13237 n_pre=13221 n_req=92491 n_rd=217292 n_write=111285 bw_util=0.1918
n_activity=833984 dram_eff=0.788
bk0: 14020a 3243684i bk1: 14024a 3237519i bk2: 13712a 3243344i bk3: 13712a 3236698i bk4: 13468a 3244352i bk5: 13472a 3239636i bk6: 13456a 3256017i bk7: 13472a 3247007i bk8: 13476a 3252803i bk9: 13480a 3246154i bk10: 13392a 3239424i bk11: 13416a 3234223i bk12: 13240a 3244298i bk13: 13204a 3239047i bk14: 13872a 3242297i bk15: 13876a 3234519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.84884
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3426139 n_nop=3071494 n_act=13099 n_pre=13083 n_req=92467 n_rd=217236 n_write=111227 bw_util=0.1917
n_activity=832342 dram_eff=0.7893
bk0: 14012a 3242829i bk1: 14044a 3235538i bk2: 13732a 3239105i bk3: 13720a 3236953i bk4: 13472a 3245667i bk5: 13472a 3239053i bk6: 13468a 3252832i bk7: 13468a 3246035i bk8: 13484a 3256047i bk9: 13452a 3248956i bk10: 13356a 3238819i bk11: 13364a 3236524i bk12: 13200a 3245775i bk13: 13204a 3240345i bk14: 13896a 3237579i bk15: 13892a 3232134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.85772
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3426139 n_nop=3071372 n_act=13191 n_pre=13175 n_req=92427 n_rd=217208 n_write=111193 bw_util=0.1917
n_activity=834373 dram_eff=0.7872
bk0: 14032a 3239641i bk1: 14024a 3237602i bk2: 13716a 3242362i bk3: 13712a 3239284i bk4: 13460a 3248170i bk5: 13456a 3238771i bk6: 13464a 3257900i bk7: 13480a 3248046i bk8: 13464a 3251057i bk9: 13460a 3247280i bk10: 13388a 3240672i bk11: 13392a 3237606i bk12: 13200a 3247061i bk13: 13192a 3240052i bk14: 13880a 3242306i bk15: 13888a 3235519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81601
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3426139 n_nop=3070993 n_act=13386 n_pre=13370 n_req=92429 n_rd=217212 n_write=111178 bw_util=0.1917
n_activity=834283 dram_eff=0.7872
bk0: 14016a 3242670i bk1: 14028a 3238302i bk2: 13692a 3242662i bk3: 13696a 3235441i bk4: 13484a 3244309i bk5: 13484a 3238488i bk6: 13460a 3253639i bk7: 13472a 3248756i bk8: 13444a 3253538i bk9: 13452a 3248587i bk10: 13364a 3241634i bk11: 13388a 3235276i bk12: 13224a 3245515i bk13: 13224a 3239722i bk14: 13876a 3241030i bk15: 13908a 3233600i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83346
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3426139 n_nop=3071250 n_act=13208 n_pre=13192 n_req=92458 n_rd=217296 n_write=111193 bw_util=0.1918
n_activity=834086 dram_eff=0.7877
bk0: 14044a 3239901i bk1: 14032a 3236785i bk2: 13688a 3243520i bk3: 13704a 3232872i bk4: 13476a 3245161i bk5: 13468a 3239102i bk6: 13484a 3252628i bk7: 13468a 3246186i bk8: 13456a 3254010i bk9: 13460a 3248113i bk10: 13368a 3241127i bk11: 13372a 3235702i bk12: 13212a 3244717i bk13: 13216a 3238572i bk14: 13916a 3240362i bk15: 13932a 3233223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.84927
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3426139 n_nop=3071040 n_act=13345 n_pre=13329 n_req=92437 n_rd=217276 n_write=111149 bw_util=0.1917
n_activity=835845 dram_eff=0.7859
bk0: 14020a 3243347i bk1: 14020a 3237789i bk2: 13696a 3242093i bk3: 13688a 3237995i bk4: 13472a 3246098i bk5: 13476a 3238055i bk6: 13464a 3254010i bk7: 13472a 3248248i bk8: 13456a 3257057i bk9: 13464a 3248188i bk10: 13384a 3238772i bk11: 13388a 3236485i bk12: 13212a 3246869i bk13: 13204a 3240741i bk14: 13940a 3236669i bk15: 13920a 3236503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.80823
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3426139 n_nop=3070802 n_act=13385 n_pre=13369 n_req=92469 n_rd=217336 n_write=111247 bw_util=0.1918
n_activity=835690 dram_eff=0.7864
bk0: 14024a 3239771i bk1: 14028a 3233741i bk2: 13720a 3237975i bk3: 13696a 3233639i bk4: 13460a 3248228i bk5: 13468a 3238023i bk6: 13456a 3254176i bk7: 13456a 3249886i bk8: 13488a 3249559i bk9: 13460a 3243289i bk10: 13388a 3238419i bk11: 13376a 3233225i bk12: 13208a 3246250i bk13: 13224a 3238211i bk14: 13968a 3238115i bk15: 13916a 3235027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83298
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3426139 n_nop=3070986 n_act=13300 n_pre=13284 n_req=92466 n_rd=217336 n_write=111233 bw_util=0.1918
n_activity=834283 dram_eff=0.7877
bk0: 14028a 3241182i bk1: 14040a 3238457i bk2: 13696a 3243083i bk3: 13692a 3233270i bk4: 13496a 3246373i bk5: 13488a 3237660i bk6: 13460a 3251860i bk7: 13472a 3250033i bk8: 13472a 3252214i bk9: 13464a 3248267i bk10: 13372a 3240404i bk11: 13368a 3235968i bk12: 13216a 3245232i bk13: 13208a 3239713i bk14: 13932a 3240470i bk15: 13932a 3235295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82104
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3426139 n_nop=3070908 n_act=13330 n_pre=13314 n_req=92467 n_rd=217332 n_write=111255 bw_util=0.1918
n_activity=833759 dram_eff=0.7882
bk0: 14040a 3238079i bk1: 14028a 3237982i bk2: 13680a 3244571i bk3: 13684a 3236516i bk4: 13464a 3246638i bk5: 13488a 3237516i bk6: 13472a 3253763i bk7: 13472a 3248500i bk8: 13492a 3250414i bk9: 13464a 3248824i bk10: 13368a 3239600i bk11: 13372a 3235157i bk12: 13244a 3246514i bk13: 13240a 3241673i bk14: 13900a 3240604i bk15: 13924a 3234472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81407
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3426139 n_nop=3070913 n_act=13319 n_pre=13303 n_req=92506 n_rd=217328 n_write=111276 bw_util=0.1918
n_activity=834153 dram_eff=0.7879
bk0: 14020a 3241748i bk1: 14020a 3236790i bk2: 13720a 3241666i bk3: 13696a 3236946i bk4: 13456a 3248041i bk5: 13464a 3240100i bk6: 13468a 3255180i bk7: 13456a 3248575i bk8: 13456a 3249887i bk9: 13464a 3246872i bk10: 13372a 3236756i bk11: 13380a 3234366i bk12: 13244a 3246586i bk13: 13260a 3237936i bk14: 13928a 3240532i bk15: 13924a 3233617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82714
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3426139 n_nop=3071076 n_act=13253 n_pre=13237 n_req=92494 n_rd=217340 n_write=111233 bw_util=0.1918
n_activity=833835 dram_eff=0.7881
bk0: 14032a 3242551i bk1: 14028a 3237776i bk2: 13688a 3242152i bk3: 13676a 3237698i bk4: 13464a 3249375i bk5: 13464a 3241755i bk6: 13480a 3251636i bk7: 13472a 3247416i bk8: 13488a 3251094i bk9: 13480a 3246240i bk10: 13380a 3241068i bk11: 13380a 3235665i bk12: 13240a 3245371i bk13: 13240a 3239599i bk14: 13920a 3243073i bk15: 13908a 3235991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82874

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95551, Miss = 27159, Miss_rate = 0.284, Pending_hits = 46493, Reservation_fails = 136
L2_cache_bank[1]: Access = 95578, Miss = 27164, Miss_rate = 0.284, Pending_hits = 46461, Reservation_fails = 214
L2_cache_bank[2]: Access = 95466, Miss = 27155, Miss_rate = 0.284, Pending_hits = 46365, Reservation_fails = 190
L2_cache_bank[3]: Access = 95484, Miss = 27154, Miss_rate = 0.284, Pending_hits = 46424, Reservation_fails = 196
L2_cache_bank[4]: Access = 95456, Miss = 27151, Miss_rate = 0.284, Pending_hits = 46406, Reservation_fails = 164
L2_cache_bank[5]: Access = 95473, Miss = 27151, Miss_rate = 0.284, Pending_hits = 46372, Reservation_fails = 181
L2_cache_bank[6]: Access = 95419, Miss = 27140, Miss_rate = 0.284, Pending_hits = 46428, Reservation_fails = 190
L2_cache_bank[7]: Access = 95464, Miss = 27163, Miss_rate = 0.285, Pending_hits = 46419, Reservation_fails = 156
L2_cache_bank[8]: Access = 95506, Miss = 27161, Miss_rate = 0.284, Pending_hits = 46398, Reservation_fails = 211
L2_cache_bank[9]: Access = 95515, Miss = 27163, Miss_rate = 0.284, Pending_hits = 46416, Reservation_fails = 134
L2_cache_bank[10]: Access = 95495, Miss = 27161, Miss_rate = 0.284, Pending_hits = 46400, Reservation_fails = 176
L2_cache_bank[11]: Access = 95498, Miss = 27158, Miss_rate = 0.284, Pending_hits = 46441, Reservation_fails = 173
L2_cache_bank[12]: Access = 95505, Miss = 27178, Miss_rate = 0.285, Pending_hits = 46360, Reservation_fails = 189
L2_cache_bank[13]: Access = 95519, Miss = 27156, Miss_rate = 0.284, Pending_hits = 46385, Reservation_fails = 194
L2_cache_bank[14]: Access = 95502, Miss = 27168, Miss_rate = 0.284, Pending_hits = 46395, Reservation_fails = 227
L2_cache_bank[15]: Access = 95510, Miss = 27166, Miss_rate = 0.284, Pending_hits = 46412, Reservation_fails = 166
L2_cache_bank[16]: Access = 95537, Miss = 27165, Miss_rate = 0.284, Pending_hits = 46437, Reservation_fails = 153
L2_cache_bank[17]: Access = 95535, Miss = 27168, Miss_rate = 0.284, Pending_hits = 46440, Reservation_fails = 136
L2_cache_bank[18]: Access = 95554, Miss = 27166, Miss_rate = 0.284, Pending_hits = 46497, Reservation_fails = 144
L2_cache_bank[19]: Access = 95561, Miss = 27166, Miss_rate = 0.284, Pending_hits = 46474, Reservation_fails = 150
L2_cache_bank[20]: Access = 95559, Miss = 27173, Miss_rate = 0.284, Pending_hits = 46442, Reservation_fails = 160
L2_cache_bank[21]: Access = 95543, Miss = 27162, Miss_rate = 0.284, Pending_hits = 46513, Reservation_fails = 137
L2_total_cache_accesses = 2101230
L2_total_cache_misses = 597548
L2_total_cache_miss_rate = 0.2844
L2_total_cache_pending_hits = 1021378
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21173
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 900066
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523613
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 461111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1444852
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 656126
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=4464538
icnt_total_pkts_simt_to_mem=3347690
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0876
	minimum = 6
	maximum = 50
Network latency average = 9.81162
	minimum = 6
	maximum = 42
Slowest packet = 4068303
Flit latency average = 9.63276
	minimum = 6
	maximum = 42
Slowest flit = 7760313
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00880332
	minimum = 0.00769951 (at node 6)
	maximum = 0.0100772 (at node 43)
Accepted packet rate average = 0.00880332
	minimum = 0.00769951 (at node 6)
	maximum = 0.0100772 (at node 43)
Injected flit rate average = 0.0132219
	minimum = 0.00771916 (at node 6)
	maximum = 0.020151 (at node 43)
Accepted flit rate average= 0.0132219
	minimum = 0.00998546 (at node 34)
	maximum = 0.0161326 (at node 25)
Injected packet length average = 1.50193
Accepted packet length average = 1.50193
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0826 (16 samples)
	minimum = 6 (16 samples)
	maximum = 105.875 (16 samples)
Network latency average = 10.1582 (16 samples)
	minimum = 6 (16 samples)
	maximum = 97.5 (16 samples)
Flit latency average = 10.0237 (16 samples)
	minimum = 6 (16 samples)
	maximum = 96.5 (16 samples)
Fragmentation average = 0.0328454 (16 samples)
	minimum = 0 (16 samples)
	maximum = 38.1875 (16 samples)
Injected packet rate average = 0.0573286 (16 samples)
	minimum = 0.0509672 (16 samples)
	maximum = 0.0652585 (16 samples)
Accepted packet rate average = 0.0573286 (16 samples)
	minimum = 0.0509672 (16 samples)
	maximum = 0.0652585 (16 samples)
Injected flit rate average = 0.106628 (16 samples)
	minimum = 0.0754035 (16 samples)
	maximum = 0.146242 (16 samples)
Accepted flit rate average = 0.106628 (16 samples)
	minimum = 0.0961606 (16 samples)
	maximum = 0.115398 (16 samples)
Injected packet size average = 1.85994 (16 samples)
Accepted packet size average = 1.85994 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 52 min, 17 sec (3137 sec)
gpgpu_simulation_rate = 113653 (inst/sec)
gpgpu_simulation_rate = 1798 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 41860
gpu_sim_insn = 23069952
gpu_ipc =     551.1216
gpu_tot_sim_cycle = 5906676
gpu_tot_sim_insn = 379600068
gpu_tot_ipc =      64.2663
gpu_tot_issued_cta = 1114112
max_total_param_size = 0
gpu_stall_dramfull = 343590
gpu_stall_icnt2sh    = 117992
partiton_reqs_in_parallel = 920897
partiton_reqs_in_parallel_total    = 40249601
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =       6.9702
partiton_reqs_in_parallel_util = 920897
partiton_reqs_in_parallel_util_total    = 40249601
gpu_sim_cycle_parition_util = 41860
gpu_tot_sim_cycle_parition_util    = 1844425
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.8262
partiton_replys_in_parallel = 197120
partiton_replys_in_parallel_total    = 2101230
L2_BW  =     446.3407 GB/Sec
L2_BW_total  =      36.8815 GB/Sec
gpu_total_sim_rate=113313

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13574628
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 6619136
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6617344
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13568329
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6619136
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13574628
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32985, 32440, 32640, 32241, 32705, 32171, 32565, 32160, 32406, 31927, 32417, 31770, 32295, 31584, 32042, 31368, 32015, 31215, 31724, 31063, 31621, 30865, 31414, 30577, 31236, 30589, 30954, 30340, 30968, 30277, 30963, 30016, 
gpgpu_n_tot_thrd_icount = 797481088
gpgpu_n_tot_w_icount = 24921284
gpgpu_n_stall_shd_mem = 435172
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1575924
gpgpu_n_mem_write_global = 722174
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 25168884
gpgpu_n_store_insn = 11535611
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 105906176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198194
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1954285	W0_Idle:67852787	W0_Scoreboard:13981561	W1:17604	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:24903671	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12603312 {8:1575414,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49858480 {40:66814,72:655360,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 96570992 {40:526838,72:1048576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5777392 {8:722174,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 393 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 5906675 
mrq_lat_table:324020 	19072 	28755 	54111 	105492 	158064 	223365 	117886 	72885 	7954 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1323060 	821372 	135415 	11668 	777 	7 	1763 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	53 	1910427 	213427 	15453 	4968 	87582 	42242 	16669 	809 	113 	773 	7 	1763 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1054024 	495065 	26834 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197728 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1184 	197 	234 	29 	20 	2 	18 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  7.663529  7.681979  6.422649  6.582816  6.456816  6.823982  7.987130  7.824716  6.500517  6.670201  6.059673  6.252726  7.019231  7.540804  6.124053  6.168732 
dram[1]:  7.538195  7.906667  6.403420  6.783582  6.580509  6.784935  7.440576  7.725124  6.422881  6.817590  6.319235  6.467559  7.301887  7.492140  5.908842  6.225962 
dram[2]:  7.371751  7.962103  6.287834  6.545829  6.748640  6.789704  7.609068  7.551641  6.335685  6.764009  6.000000  6.360970  7.272621  7.543240  5.888889  6.223077 
dram[3]:  7.794259  7.913730  6.184390  6.377264  6.295846  6.545838  7.456731  7.724782  6.582371  6.662420  6.354251  6.417347  6.737242  7.160323  5.952118  6.012059 
dram[4]:  7.535797  8.148936  6.162610  6.085249  6.179921  6.826183  7.495169  7.628221  6.501551  6.845316  6.301205  6.364372  6.916388  7.441777  6.073034  6.122642 
dram[5]:  7.598600  7.758333  6.037143  6.437563  6.543249  6.882353  7.419857  7.849557  6.608421  6.632911  5.980038  6.339718  7.046591  7.489722  5.812891  6.306719 
dram[6]:  7.408419  7.510932  5.914339  6.156311  6.669537  6.589172  7.644444  8.279038  6.339375  6.608833  6.040307  6.281718  7.331361  7.053470  6.089035  6.323903 
dram[7]:  7.419795  7.867310  6.022792  6.120540  6.596174  6.859669  7.509685  7.915709  6.351871  6.691161  6.208498  6.254980  7.132336  7.590686  5.965041  6.265700 
dram[8]:  7.182618  7.915049  6.040952  6.479017  6.700541  6.966368  7.556638  8.054545  6.133528  6.587002  6.116845  6.427840  7.104000  7.297297  6.046685  6.236766 
dram[9]:  7.674118  7.905455  6.110790  6.332335  6.817583  6.983108  7.733167  7.816919  6.241071  6.525389  6.199211  6.162426  6.996622  7.243306  6.176190  6.157645 
dram[10]:  7.561485  8.079306  6.124638  6.498462  6.577331  6.919733  7.444844  7.993556  6.217177  6.466119  6.303607  6.509317  7.032805  7.359005  6.031657  6.319025 
average row locality = 1111689/164617 = 6.753185
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3890      3890      3804      3805      3735      3736      3734      3737      3737      3735      3715      3722      3678      3668      3848      3848 
dram[1]:      3888      3894      3809      3808      3736      3738      3735      3735      3739      3732      3707      3710      3668      3671      3855      3851 
dram[2]:      3892      3891      3806      3806      3732      3732      3736      3739      3734      3732      3719      3716      3666      3668      3850      3850 
dram[3]:      3888      3891      3797      3799      3739      3740      3733      3736      3729      3732      3711      3715      3674      3677      3846      3856 
dram[4]:      3897      3892      3796      3805      3738      3735      3739      3737      3734      3734      3709      3713      3673      3672      3859      3866 
dram[5]:      3889      3889      3799      3799      3735      3736      3735      3736      3733      3737      3716      3715      3671      3668      3866      3860 
dram[6]:      3892      3892      3804      3799      3734      3736      3732      3732      3741      3734      3717      3713      3670      3673      3872      3858 
dram[7]:      3892      3893      3798      3800      3743      3741      3733      3735      3735      3736      3713      3709      3673      3669      3862      3864 
dram[8]:      3897      3891      3797      3796      3734      3739      3739      3736      3743      3735      3710      3711      3679      3677      3855      3860 
dram[9]:      3890      3890      3804      3801      3734      3735      3735      3730      3732      3736      3711      3715      3679      3684      3861      3862 
dram[10]:      3893      3891      3796      3795      3735      3736      3740      3736      3741      3739      3715      3712      3679      3678      3860      3858 
total reads: 663170
bank skew: 3897/3666 = 1.06
chip skew: 60304/60263 = 1.00
number of total write accesses:
dram[0]:      2624      2632      2548      2554      2470      2467      2472      2468      2549      2555      2581      2587      2527      2523      2619      2623 
dram[1]:      2625      2629      2556      2555      2476      2477      2463      2476      2549      2547      2568      2570      2524      2525      2627      2624 
dram[2]:      2632      2622      2551      2550      2470      2467      2473      2476      2551      2545      2575      2575      2523      2525      2616      2622 
dram[3]:      2628      2622      2542      2540      2475      2472      2471      2467      2544      2544      2567      2574      2531      2531      2618      2625 
dram[4]:      2629      2619      2533      2548      2479      2470      2467      2480      2553      2550      2567      2575      2531      2527      2627      2624 
dram[5]:      2623      2628      2540      2542      2468      2465      2468      2473      2545      2551      2575      2574      2530      2526      2627      2617 
dram[6]:      2620      2635      2548      2542      2462      2471      2460      2469      2554      2551      2577      2575      2525      2527      2625      2624 
dram[7]:      2630      2629      2544      2547      2464      2467      2470      2463      2547      2547      2570      2571      2525      2525      2622      2621 
dram[8]:      2632      2631      2546      2534      2464      2475      2465      2466      2550      2549      2572      2569      2537      2533      2621      2620 
dram[9]:      2633      2632      2539      2544      2470      2466      2467      2461      2559      2561      2575      2583      2534      2538      2624      2622 
dram[10]:      2625      2629      2543      2541      2474      2471      2469      2467      2557      2559      2576      2576      2538      2533      2618      2619 
total reads: 448519
bank skew: 2635/2460 = 1.07
chip skew: 40808/40742 = 1.00
average mf latency per bank:
dram[0]:        863       873       627       638      1043      1052       926       940       657       666       867       872       814       821       658       669
dram[1]:        874       886       629       636      1043      1044       930       942       659       658       883       884       810       817       662       671
dram[2]:        874       883       626       633      1022      1031       969       974       655       660       868       876       865       875       660       669
dram[3]:        874       882       627       641      1016      1022       970       955       659       666       870       884       863       870       660       669
dram[4]:        877       882       632       635      1072      1077       950       957       659       662       874       874       844       793       672       675
dram[5]:        873       880       628       636      1070      1076       949       954       656       665       831       836       783       790       670       678
dram[6]:        872       880       628       635      1075      1082       951       955       658       662       828       836       781       789       670       676
dram[7]:        885       890       627       632      1077      1084       998      1004       658       659       834       831       782       791       672       670
dram[8]:        879       843       643       648      1073      1079       985       995       651       656       818       826       803       811       652       656
dram[9]:        841       848       641       652      1075      1082       954       921       665       672       819       825       807       812       665       668
dram[10]:        842       848       642       631      1045      1054       912       919       663       668       866       874       802       811       659       669
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3503866 n_nop=3111258 n_act=14863 n_pre=14847 n_req=101081 n_rd=241128 n_write=121770 bw_util=0.2071
n_activity=910353 dram_eff=0.7973
bk0: 15560a 3302406i bk1: 15560a 3294799i bk2: 15216a 3302996i bk3: 15220a 3293985i bk4: 14940a 3304745i bk5: 14944a 3299107i bk6: 14936a 3315547i bk7: 14948a 3306789i bk8: 14948a 3313262i bk9: 14940a 3305554i bk10: 14860a 3299086i bk11: 14888a 3291749i bk12: 14712a 3303865i bk13: 14672a 3297258i bk14: 15392a 3300305i bk15: 15392a 3292835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.96206
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3503866 n_nop=3111488 n_act=14794 n_pre=14778 n_req=101067 n_rd=241104 n_write=121702 bw_util=0.2071
n_activity=908660 dram_eff=0.7986
bk0: 15552a 3300152i bk1: 15576a 3292575i bk2: 15236a 3297947i bk3: 15232a 3295274i bk4: 14944a 3306166i bk5: 14952a 3297518i bk6: 14940a 3312662i bk7: 14940a 3303022i bk8: 14956a 3315256i bk9: 14928a 3308597i bk10: 14828a 3298865i bk11: 14840a 3295097i bk12: 14672a 3304270i bk13: 14684a 3297702i bk14: 15420a 3295669i bk15: 15404a 3289970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9727
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3503866 n_nop=3111230 n_act=14924 n_pre=14908 n_req=101042 n_rd=241076 n_write=121728 bw_util=0.2071
n_activity=910663 dram_eff=0.7968
bk0: 15568a 3296940i bk1: 15564a 3294889i bk2: 15224a 3300153i bk3: 15224a 3295947i bk4: 14928a 3307534i bk5: 14928a 3296479i bk6: 14944a 3314810i bk7: 14956a 3307123i bk8: 14936a 3311047i bk9: 14928a 3307756i bk10: 14876a 3298340i bk11: 14864a 3296105i bk12: 14664a 3306301i bk13: 14672a 3297578i bk14: 15400a 3298645i bk15: 15400a 3293117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.945
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3503866 n_nop=3111069 n_act=15064 n_pre=15048 n_req=101014 n_rd=241052 n_write=121633 bw_util=0.207
n_activity=910456 dram_eff=0.7967
bk0: 15552a 3303125i bk1: 15564a 3296015i bk2: 15188a 3300922i bk3: 15196a 3293194i bk4: 14956a 3303380i bk5: 14960a 3296074i bk6: 14932a 3313845i bk7: 14944a 3308096i bk8: 14916a 3315045i bk9: 14928a 3307862i bk10: 14844a 3300441i bk11: 14860a 3293532i bk12: 14696a 3303476i bk13: 14708a 3296919i bk14: 15384a 3300427i bk15: 15424a 3292597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.95728
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3503866 n_nop=3110952 n_act=15021 n_pre=15005 n_req=101078 n_rd=241196 n_write=121692 bw_util=0.2071
n_activity=910333 dram_eff=0.7973
bk0: 15588a 3297387i bk1: 15568a 3294619i bk2: 15184a 3302809i bk3: 15220a 3288585i bk4: 14952a 3302404i bk5: 14940a 3298291i bk6: 14956a 3312901i bk7: 14948a 3304308i bk8: 14936a 3312956i bk9: 14936a 3307508i bk10: 14836a 3300772i bk11: 14852a 3292733i bk12: 14692a 3301923i bk13: 14688a 3295447i bk14: 15436a 3298580i bk15: 15464a 3290352i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.96201
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3503866 n_nop=3111113 n_act=15001 n_pre=14985 n_req=101036 n_rd=241136 n_write=121631 bw_util=0.2071
n_activity=912146 dram_eff=0.7954
bk0: 15556a 3301410i bk1: 15556a 3294862i bk2: 15196a 3299031i bk3: 15196a 3294383i bk4: 14940a 3305121i bk5: 14944a 3297735i bk6: 14940a 3314510i bk7: 14944a 3308017i bk8: 14932a 3317584i bk9: 14948a 3307533i bk10: 14864a 3296832i bk11: 14860a 3294653i bk12: 14684a 3305499i bk13: 14672a 3299564i bk14: 15464a 3294906i bk15: 15440a 3295586i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92891
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3503866 n_nop=3110800 n_act=15085 n_pre=15069 n_req=101064 n_rd=241196 n_write=121716 bw_util=0.2071
n_activity=912147 dram_eff=0.7957
bk0: 15568a 3297239i bk1: 15568a 3289804i bk2: 15216a 3296880i bk3: 15196a 3290188i bk4: 14936a 3308225i bk5: 14944a 3296555i bk6: 14928a 3314134i bk7: 14928a 3310460i bk8: 14964a 3310367i bk9: 14936a 3303451i bk10: 14868a 3297245i bk11: 14852a 3290564i bk12: 14680a 3305801i bk13: 14692a 3295645i bk14: 15488a 3296425i bk15: 15432a 3292755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.94332
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3503866 n_nop=3111068 n_act=15004 n_pre=14988 n_req=101038 n_rd=241184 n_write=121622 bw_util=0.2071
n_activity=910519 dram_eff=0.7969
bk0: 15568a 3299391i bk1: 15572a 3295440i bk2: 15192a 3300970i bk3: 15200a 3290716i bk4: 14972a 3305313i bk5: 14964a 3296032i bk6: 14932a 3312518i bk7: 14940a 3309794i bk8: 14940a 3313025i bk9: 14944a 3307949i bk10: 14852a 3299036i bk11: 14836a 3292980i bk12: 14692a 3303150i bk13: 14676a 3297989i bk14: 15448a 3298943i bk15: 15456a 3293262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.931
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3503866 n_nop=3110983 n_act=14988 n_pre=14972 n_req=101063 n_rd=241196 n_write=121727 bw_util=0.2072
n_activity=910096 dram_eff=0.7975
bk0: 15588a 3295315i bk1: 15564a 3295196i bk2: 15188a 3301287i bk3: 15184a 3294684i bk4: 14936a 3306296i bk5: 14956a 3296645i bk6: 14956a 3313676i bk7: 14944a 3307932i bk8: 14972a 3309705i bk9: 14940a 3308421i bk10: 14840a 3298443i bk11: 14844a 3293575i bk12: 14716a 3304482i bk13: 14708a 3300179i bk14: 15420a 3299481i bk15: 15440a 3292381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.93537
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3503866 n_nop=3110996 n_act=14966 n_pre=14950 n_req=101107 n_rd=241196 n_write=121758 bw_util=0.2072
n_activity=910482 dram_eff=0.7973
bk0: 15560a 3299336i bk1: 15560a 3293417i bk2: 15216a 3300810i bk3: 15204a 3294135i bk4: 14936a 3306631i bk5: 14940a 3298787i bk6: 14940a 3315819i bk7: 14920a 3307609i bk8: 14928a 3309548i bk9: 14944a 3306453i bk10: 14844a 3295201i bk11: 14860a 3290715i bk12: 14716a 3304719i bk13: 14736a 3295402i bk14: 15444a 3299719i bk15: 15448a 3290915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.95159
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3503866 n_nop=3111130 n_act=14908 n_pre=14892 n_req=101099 n_rd=241216 n_write=121720 bw_util=0.2072
n_activity=910164 dram_eff=0.7975
bk0: 15572a 3300931i bk1: 15564a 3295830i bk2: 15184a 3298769i bk3: 15180a 3294829i bk4: 14940a 3308816i bk5: 14944a 3300665i bk6: 14960a 3310552i bk7: 14944a 3306440i bk8: 14964a 3310583i bk9: 14956a 3305571i bk10: 14860a 3297684i bk11: 14848a 3293057i bk12: 14716a 3302780i bk13: 14712a 3297921i bk14: 15440a 3302045i bk15: 15432a 3293487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.95592

========= L2 cache stats =========
L2_cache_bank[0]: Access = 104511, Miss = 30141, Miss_rate = 0.288, Pending_hits = 49467, Reservation_fails = 136
L2_cache_bank[1]: Access = 104538, Miss = 30141, Miss_rate = 0.288, Pending_hits = 49433, Reservation_fails = 214
L2_cache_bank[2]: Access = 104426, Miss = 30137, Miss_rate = 0.289, Pending_hits = 49339, Reservation_fails = 190
L2_cache_bank[3]: Access = 104450, Miss = 30139, Miss_rate = 0.289, Pending_hits = 49400, Reservation_fails = 196
L2_cache_bank[4]: Access = 104428, Miss = 30135, Miss_rate = 0.289, Pending_hits = 49378, Reservation_fails = 164
L2_cache_bank[5]: Access = 104440, Miss = 30134, Miss_rate = 0.289, Pending_hits = 49348, Reservation_fails = 181
L2_cache_bank[6]: Access = 104371, Miss = 30117, Miss_rate = 0.289, Pending_hits = 49399, Reservation_fails = 190
L2_cache_bank[7]: Access = 104421, Miss = 30146, Miss_rate = 0.289, Pending_hits = 49393, Reservation_fails = 156
L2_cache_bank[8]: Access = 104463, Miss = 30145, Miss_rate = 0.289, Pending_hits = 49371, Reservation_fails = 211
L2_cache_bank[9]: Access = 104479, Miss = 30154, Miss_rate = 0.289, Pending_hits = 49391, Reservation_fails = 134
L2_cache_bank[10]: Access = 104456, Miss = 30144, Miss_rate = 0.289, Pending_hits = 49374, Reservation_fails = 176
L2_cache_bank[11]: Access = 104457, Miss = 30140, Miss_rate = 0.289, Pending_hits = 49414, Reservation_fails = 173
L2_cache_bank[12]: Access = 104458, Miss = 30162, Miss_rate = 0.289, Pending_hits = 49335, Reservation_fails = 189
L2_cache_bank[13]: Access = 104479, Miss = 30137, Miss_rate = 0.288, Pending_hits = 49358, Reservation_fails = 194
L2_cache_bank[14]: Access = 104456, Miss = 30149, Miss_rate = 0.289, Pending_hits = 49368, Reservation_fails = 227
L2_cache_bank[15]: Access = 104460, Miss = 30147, Miss_rate = 0.289, Pending_hits = 49384, Reservation_fails = 166
L2_cache_bank[16]: Access = 104504, Miss = 30154, Miss_rate = 0.289, Pending_hits = 49413, Reservation_fails = 153
L2_cache_bank[17]: Access = 104486, Miss = 30145, Miss_rate = 0.289, Pending_hits = 49414, Reservation_fails = 136
L2_cache_bank[18]: Access = 104509, Miss = 30146, Miss_rate = 0.288, Pending_hits = 49473, Reservation_fails = 144
L2_cache_bank[19]: Access = 104525, Miss = 30153, Miss_rate = 0.288, Pending_hits = 49451, Reservation_fails = 150
L2_cache_bank[20]: Access = 104534, Miss = 30159, Miss_rate = 0.289, Pending_hits = 49417, Reservation_fails = 160
L2_cache_bank[21]: Access = 104499, Miss = 30145, Miss_rate = 0.288, Pending_hits = 49488, Reservation_fails = 137
L2_total_cache_accesses = 2298350
L2_total_cache_misses = 663170
L2_total_cache_miss_rate = 0.2885
L2_total_cache_pending_hits = 1086808
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21391
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 965493
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 589040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 526961
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121099
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1575924
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 722174
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.064

icnt_total_pkts_mem_to_simt=4923802
icnt_total_pkts_simt_to_mem=3676394
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7135
	minimum = 6
	maximum = 64
Network latency average = 9.90679
	minimum = 6
	maximum = 55
Slowest packet = 4208034
Flit latency average = 9.04079
	minimum = 6
	maximum = 53
Slowest flit = 8423146
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0941829
	minimum = 0.0837813 (at node 2)
	maximum = 0.107205 (at node 48)
Accepted packet rate average = 0.0941829
	minimum = 0.0837813 (at node 2)
	maximum = 0.107205 (at node 48)
Injected flit rate average = 0.188243
	minimum = 0.139683 (at node 2)
	maximum = 0.24954 (at node 48)
Accepted flit rate average= 0.188243
	minimum = 0.178217 (at node 43)
	maximum = 0.196612 (at node 16)
Injected packet length average = 1.9987
Accepted packet length average = 1.9987
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0609 (17 samples)
	minimum = 6 (17 samples)
	maximum = 103.412 (17 samples)
Network latency average = 10.1434 (17 samples)
	minimum = 6 (17 samples)
	maximum = 95 (17 samples)
Flit latency average = 9.96589 (17 samples)
	minimum = 6 (17 samples)
	maximum = 93.9412 (17 samples)
Fragmentation average = 0.0309133 (17 samples)
	minimum = 0 (17 samples)
	maximum = 35.9412 (17 samples)
Injected packet rate average = 0.0594965 (17 samples)
	minimum = 0.0528974 (17 samples)
	maximum = 0.067726 (17 samples)
Accepted packet rate average = 0.0594965 (17 samples)
	minimum = 0.0528974 (17 samples)
	maximum = 0.067726 (17 samples)
Injected flit rate average = 0.111429 (17 samples)
	minimum = 0.0791847 (17 samples)
	maximum = 0.152318 (17 samples)
Accepted flit rate average = 0.111429 (17 samples)
	minimum = 0.100988 (17 samples)
	maximum = 0.120175 (17 samples)
Injected packet size average = 1.87286 (17 samples)
Accepted packet size average = 1.87286 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 50 sec (3350 sec)
gpgpu_simulation_rate = 113313 (inst/sec)
gpgpu_simulation_rate = 1763 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 18 
gpu_sim_cycle = 631806
gpu_sim_insn = 20984576
gpu_ipc =      33.2136
gpu_tot_sim_cycle = 6760632
gpu_tot_sim_insn = 400584644
gpu_tot_ipc =      59.2525
gpu_tot_issued_cta = 1179648
max_total_param_size = 0
gpu_stall_dramfull = 343590
gpu_stall_icnt2sh    = 118489
partiton_reqs_in_parallel = 13899732
partiton_reqs_in_parallel_total    = 41170498
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.1457
partiton_reqs_in_parallel_util = 13899732
partiton_reqs_in_parallel_util_total    = 41170498
gpu_sim_cycle_parition_util = 631806
gpu_tot_sim_cycle_parition_util    = 1886285
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8698
partiton_replys_in_parallel = 68864
partiton_replys_in_parallel_total    = 2298350
L2_BW  =      10.3310 GB/Sec
L2_BW_total  =      33.1883 GB/Sec
gpu_total_sim_rate=102320

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14368228
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7143424
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7141632
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14361929
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7143424
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14368228
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
35009, 34415, 34641, 34219, 34706, 34077, 34543, 34069, 34384, 33767, 34349, 33564, 34178, 33309, 33928, 33001, 33786, 32825, 33354, 32604, 33162, 32314, 32909, 32003, 32682, 31969, 32357, 31697, 32371, 31634, 32406, 31373, 
gpgpu_n_tot_thrd_icount = 841988224
gpgpu_n_tot_w_icount = 26312132
gpgpu_n_stall_shd_mem = 435172
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1644532
gpgpu_n_mem_write_global = 722430
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26220532
gpgpu_n_store_insn = 11535867
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114294784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198194
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2138631	W0_Idle:97687445	W0_Scoreboard:17915017	W1:32196	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:26279927	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13148080 {8:1643510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49868720 {40:67070,72:655360,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99294832 {40:594934,72:1048576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5779440 {8:722430,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 391 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 6756639 
mrq_lat_table:335477 	19855 	29066 	54470 	106894 	158085 	223365 	117886 	72885 	7954 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1379308 	833314 	135617 	11977 	856 	16 	1774 	1817 	911 	1147 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	56 	1972093 	219607 	15462 	4968 	87914 	42242 	16764 	1006 	369 	815 	16 	1774 	1817 	911 	1147 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1103539 	514076 	26916 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1290 	282 	331 	54 	25 	5 	24 	7 	13 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    252924    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    253455    250922    278414    251243    258370    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    272532    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    252197    271590    250937    258808    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    256776    250958    250948    250945    258819    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    294192    268906    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    254262    279005    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    283809    253772    275341    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    276142    253925    251064    250935    250929    250980    250943    249260    263281    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  7.587558  7.507395  6.259981  6.387512  6.236868  6.618948  7.742928  7.691932  6.317461  6.486789  5.949580  6.082778  6.910793  7.412322  5.973564  6.008257 
dram[1]:  7.372483  7.769412  6.266537  6.604508  6.398374  6.610703  7.384254  7.589157  6.239726  6.550412  6.154070  6.240432  7.169530  7.339977  5.770449  6.056325 
dram[2]:  7.172638  7.766785  6.089877  6.335630  6.514493  6.593291  7.435655  7.343422  6.136670  6.560825  5.845871  6.181377  7.047244  7.357227  5.737303  6.029412 
dram[3]:  7.578161  7.779221  6.013109  6.193829  6.170588  6.381966  7.316279  7.608222  6.382146  6.438259  6.195907  6.230920  6.566492  6.974444  5.804965  5.849376 
dram[4]:  7.335556  8.012165  5.993464  5.927189  6.012416  6.588482  7.377491  7.515513  6.394578  6.640250  6.149080  6.225049  6.849180  7.234411  5.918992  6.035846 
dram[5]:  7.417793  7.589183  5.867580  6.197876  6.391260  6.651163  7.308139  7.767901  6.422805  6.418932  5.853860  6.194552  6.922737  7.303030  5.674138  6.142456 
dram[6]:  7.321468  7.335183  5.792793  6.027230  6.457348  6.367037  7.479142  8.042146  6.181201  6.450405  5.904541  6.140791  7.160000  6.915011  5.949367  6.178908 
dram[7]:  7.157096  7.605991  5.857013  5.966574  6.400814  6.661376  7.356725  7.814677  6.115053  6.543679  5.990592  6.100768  6.972191  7.378092  5.820195  6.120336 
dram[8]:  6.997884  7.696970  5.869406  6.306102  6.490196  6.741177  7.478003  7.862500  5.992481  6.372000  5.963449  6.255906  6.909890  7.142045  5.946413  6.112768 
dram[9]:  7.490930  7.718129  5.961039  6.167147  6.642027  6.746781  7.602177  7.666667  6.109195  6.366268  6.020794  5.979382  6.782093  7.116516  6.010979  6.023853 
dram[10]:  7.351893  7.872315  5.973929  6.274683  6.346425  6.691489  7.328289  7.868586  6.021677  6.315529  6.133782  6.326713  6.761547  7.200688  5.868515  6.200568 
average row locality = 1126022/171049 = 6.583037
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3941      3945      3856      3865      3791      3788      3791      3791      3788      3795      3765      3776      3725      3713      3906      3902 
dram[1]:      3943      3949      3862      3867      3788      3792      3788      3791      3796      3789      3756      3759      3714      3714      3911      3907 
dram[2]:      3949      3948      3860      3860      3791      3791      3793      3798      3793      3787      3770      3770      3715      3713      3908      3910 
dram[3]:      3943      3947      3854      3857      3788      3797      3788      3790      3787      3785      3762      3764      3721      3724      3903      3913 
dram[4]:      3952      3947      3859      3858      3787      3790      3794      3789      3786      3787      3758      3761      3715      3717      3917      3919 
dram[5]:      3942      3945      3855      3851      3789      3793      3786      3788      3789      3791      3769      3768      3719      3716      3926      3913 
dram[6]:      3942      3950      3857      3851      3789      3794      3784      3791      3794      3790      3767      3765      3717      3716      3930      3913 
dram[7]:      3950      3952      3857      3853      3797      3794      3788      3788      3797      3788      3770      3761      3722      3719      3921      3917 
dram[8]:      3955      3949      3854      3848      3792      3796      3791      3793      3796      3790      3761      3761      3728      3726      3906      3913 
dram[9]:      3950      3945      3859      3851      3789      3791      3788      3785      3786      3788      3768      3769      3729      3730      3920      3917 
dram[10]:      3954      3948      3848      3852      3795      3789      3794      3789      3799      3793      3769      3766      3729      3724      3916      3911 
total reads: 672643
bank skew: 3955/3713 = 1.07
chip skew: 61176/61123 = 1.00
number of total write accesses:
dram[0]:      2645      2654      2573      2580      2502      2500      2504      2501      2580      2588      2607      2617      2550      2543      2647      2647 
dram[1]:      2648      2655      2580      2579      2508      2508      2496      2508      2581      2578      2595      2600      2545      2547      2650      2652 
dram[2]:      2657      2646      2577      2577      2502      2499      2505      2510      2583      2577      2602      2603      2550      2548      2644      2650 
dram[3]:      2650      2642      2568      2566      2506      2502      2504      2502      2576      2576      2595      2604      2550      2553      2645      2650 
dram[4]:      2650      2639      2560      2573      2508      2502      2499      2509      2583      2581      2594      2601      2552      2548      2659      2648 
dram[5]:      2645      2650      2570      2570      2500      2499      2499      2504      2576      2583      2600      2600      2553      2550      2656      2641 
dram[6]:      2640      2659      2573      2568      2494      2503      2491      2506      2585      2583      2604      2603      2548      2549      2650      2649 
dram[7]:      2656      2650      2574      2573      2495      2501      2502      2495      2581      2579      2598      2596      2546      2545      2650      2644 
dram[8]:      2658      2655      2573      2559      2497      2507      2498      2497      2580      2582      2602      2595      2560      2559      2641      2646 
dram[9]:      2657      2654      2567      2569      2501      2497      2499      2494      2592      2591      2602      2611      2558      2561      2650      2649 
dram[10]:      2648      2649      2568      2567      2507      2501      2501      2498      2590      2592      2604      2605      2566      2555      2645      2643 
total reads: 453379
bank skew: 2659/2491 = 1.07
chip skew: 41252/41185 = 1.00
average mf latency per bank:
dram[0]:        910       883       633       672      1043      1052       927       942       663       672       870       876       818       825       664       675
dram[1]:        878       890       636       644      1049      1044       932       945       704       664       886       886       815       821       669       678
dram[2]:        895       886       633       667      1022      1060       970       975       661       667       872       879       868       878       666       675
dram[3]:        878       886       634       648      1018      1023       971       956       665       672       874       886       867       873       666       715
dram[4]:        881       916       669       642      1078      1078       952       960       665       710       879       877       847       798       678       682
dram[5]:        877       888       634       642      1070      1076       950       956       661       670       835       842       787       794       677       684
dram[6]:        895       884       663       642      1081      1082       953       961       665       668       834       840       786       794       677       682
dram[7]:        901       903       634       639      1078      1083      1005      1010       703       664       837       837       786       795       678       723
dram[8]:        882       862       650       655      1076      1107       986       996       657       662       825       831       807       814       659       663
dram[9]:        845       854       647       658      1075      1094       956       925       670       678       827       828       812       816       671       675
dram[10]:        847       922       648       637      1044      1083       914       921       669       673       869       877       806       816       665       714
maximum mf latency per bank:
dram[0]:     127177    127184     63711     87266    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591    125572     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     87411    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    125209
dram[4]:     127164    127173     96748     63721    247683    247711    247602    247612     22097    125566    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     87488     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587    125537     22059    123978    123968    127122    127158     36927    125190
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926    125196
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4677036 n_nop=4278120 n_act=15427 n_pre=15411 n_req=102376 n_rd=244552 n_write=123526 bw_util=0.1574
n_activity=939003 dram_eff=0.784
bk0: 15764a 4474227i bk1: 15780a 4466349i bk2: 15424a 4474407i bk3: 15460a 4465198i bk4: 15164a 4475671i bk5: 15152a 4470174i bk6: 15164a 4486668i bk7: 15164a 4478096i bk8: 15152a 4484454i bk9: 15180a 4476483i bk10: 15060a 4470596i bk11: 15104a 4462909i bk12: 14900a 4475560i bk13: 14852a 4469102i bk14: 15624a 4471433i bk15: 15608a 4464077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.96953
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4677036 n_nop=4278376 n_act=15357 n_pre=15341 n_req=102356 n_rd=244504 n_write=123458 bw_util=0.1573
n_activity=937169 dram_eff=0.7853
bk0: 15772a 4471794i bk1: 15796a 4464007i bk2: 15448a 4469475i bk3: 15468a 4466505i bk4: 15152a 4477296i bk5: 15168a 4468657i bk6: 15152a 4484331i bk7: 15164a 4474328i bk8: 15184a 4486234i bk9: 15156a 4479525i bk10: 15024a 4470166i bk11: 15036a 4466207i bk12: 14856a 4475970i bk13: 14856a 4469395i bk14: 15644a 4467040i bk15: 15628a 4460999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.97735
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4677036 n_nop=4277734 n_act=15569 n_pre=15553 n_req=102386 n_rd=244624 n_write=123556 bw_util=0.1574
n_activity=941771 dram_eff=0.7819
bk0: 15796a 4468362i bk1: 15792a 4466387i bk2: 15440a 4471350i bk3: 15440a 4467045i bk4: 15164a 4478502i bk5: 15164a 4467404i bk6: 15172a 4486221i bk7: 15192a 4478202i bk8: 15172a 4481945i bk9: 15148a 4478841i bk10: 15080a 4469537i bk11: 15080a 4467230i bk12: 14860a 4477606i bk13: 14852a 4469274i bk14: 15632a 4469803i bk15: 15640a 4464014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.95664
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4677036 n_nop=4277867 n_act=15654 n_pre=15638 n_req=102312 n_rd=244492 n_write=123385 bw_util=0.1573
n_activity=939601 dram_eff=0.783
bk0: 15772a 4474659i bk1: 15788a 4467664i bk2: 15416a 4472191i bk3: 15428a 4464265i bk4: 15152a 4474770i bk5: 15188a 4467201i bk6: 15152a 4485129i bk7: 15160a 4479294i bk8: 15148a 4486071i bk9: 15140a 4478925i bk10: 15048a 4471684i bk11: 15056a 4464746i bk12: 14884a 4475119i bk13: 14896a 4468436i bk14: 15612a 4471630i bk15: 15652a 4463718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.96586
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4677036 n_nop=4277986 n_act=15561 n_pre=15545 n_req=102342 n_rd=244544 n_write=123400 bw_util=0.1573
n_activity=937981 dram_eff=0.7845
bk0: 15808a 4468954i bk1: 15788a 4466315i bk2: 15436a 4473902i bk3: 15432a 4459900i bk4: 15148a 4473657i bk5: 15160a 4469121i bk6: 15176a 4484220i bk7: 15156a 4475709i bk8: 15144a 4484426i bk9: 15148a 4478624i bk10: 15032a 4472109i bk11: 15044a 4464075i bk12: 14860a 4473752i bk13: 14868a 4467046i bk14: 15668a 4469645i bk15: 15676a 4461870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.96925
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4677036 n_nop=4277927 n_act=15579 n_pre=15563 n_req=102336 n_rd=244560 n_write=123407 bw_util=0.1574
n_activity=941281 dram_eff=0.7818
bk0: 15768a 4473037i bk1: 15780a 4466307i bk2: 15420a 4470030i bk3: 15404a 4465353i bk4: 15156a 4476275i bk5: 15172a 4468636i bk6: 15144a 4486037i bk7: 15152a 4479463i bk8: 15156a 4488692i bk9: 15164a 4478507i bk10: 15076a 4468249i bk11: 15072a 4466005i bk12: 14876a 4477236i bk13: 14864a 4471061i bk14: 15704a 4465914i bk15: 15652a 4466895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.94459
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4677036 n_nop=4277688 n_act=15644 n_pre=15628 n_req=102355 n_rd=244600 n_write=123476 bw_util=0.1574
n_activity=940947 dram_eff=0.7824
bk0: 15768a 4469182i bk1: 15800a 4461255i bk2: 15428a 4468275i bk3: 15404a 4461572i bk4: 15156a 4479264i bk5: 15176a 4467334i bk6: 15136a 4485499i bk7: 15164a 4481443i bk8: 15176a 4481527i bk9: 15160a 4474515i bk10: 15068a 4468696i bk11: 15060a 4461880i bk12: 14868a 4477399i bk13: 14864a 4467413i bk14: 15720a 4467702i bk15: 15652a 4464048i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.95533
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4677036 n_nop=4277716 n_act=15623 n_pre=15607 n_req=102359 n_rd=244696 n_write=123394 bw_util=0.1574
n_activity=940736 dram_eff=0.7826
bk0: 15800a 4470652i bk1: 15808a 4466692i bk2: 15428a 4471968i bk3: 15412a 4462056i bk4: 15188a 4476389i bk5: 15176a 4466984i bk6: 15152a 4483877i bk7: 15152a 4481234i bk8: 15188a 4483850i bk9: 15152a 4479200i bk10: 15080a 4470052i bk11: 15044a 4464153i bk12: 14888a 4474871i bk13: 14876a 4469504i bk14: 15684a 4470082i bk15: 15668a 4464578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.94616
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4677036 n_nop=4277769 n_act=15570 n_pre=15554 n_req=102368 n_rd=244636 n_write=123507 bw_util=0.1574
n_activity=939302 dram_eff=0.7839
bk0: 15820a 4466675i bk1: 15796a 4466514i bk2: 15416a 4472435i bk3: 15392a 4465955i bk4: 15168a 4477284i bk5: 15184a 4467593i bk6: 15164a 4485192i bk7: 15172a 4479148i bk8: 15184a 4480981i bk9: 15160a 4479427i bk10: 15044a 4469635i bk11: 15044a 4464837i bk12: 14912a 4476049i bk13: 14904a 4471674i bk14: 15624a 4471098i bk15: 15652a 4463710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.94951
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4677036 n_nop=4277766 n_act=15546 n_pre=15530 n_req=102417 n_rd=244660 n_write=123534 bw_util=0.1574
n_activity=940211 dram_eff=0.7832
bk0: 15800a 4470724i bk1: 15780a 4464858i bk2: 15436a 4472050i bk3: 15404a 4465420i bk4: 15156a 4477853i bk5: 15164a 4469757i bk6: 15152a 4487368i bk7: 15140a 4478857i bk8: 15144a 4480801i bk9: 15152a 4477659i bk10: 15072a 4466415i bk11: 15076a 4461904i bk12: 14916a 4476126i bk13: 14920a 4467036i bk14: 15680a 4470904i bk15: 15668a 4462076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.96155
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4677036 n_nop=4277812 n_act=15520 n_pre=15504 n_req=102415 n_rd=244704 n_write=123496 bw_util=0.1575
n_activity=940107 dram_eff=0.7833
bk0: 15816a 4472247i bk1: 15792a 4467445i bk2: 15392a 4470195i bk3: 15408a 4465840i bk4: 15180a 4479606i bk5: 15156a 4471702i bk6: 15176a 4482054i bk7: 15156a 4477746i bk8: 15196a 4481536i bk9: 15172a 4476631i bk10: 15076a 4468854i bk11: 15064a 4464346i bk12: 14916a 4474015i bk13: 14896a 4469571i bk14: 15664a 4473164i bk15: 15644a 4464813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.96483

========= L2 cache stats =========
L2_cache_bank[0]: Access = 107618, Miss = 30563, Miss_rate = 0.284, Pending_hits = 52034, Reservation_fails = 136
L2_cache_bank[1]: Access = 107674, Miss = 30575, Miss_rate = 0.284, Pending_hits = 52018, Reservation_fails = 214
L2_cache_bank[2]: Access = 107535, Miss = 30558, Miss_rate = 0.284, Pending_hits = 51904, Reservation_fails = 190
L2_cache_bank[3]: Access = 107586, Miss = 30568, Miss_rate = 0.284, Pending_hits = 51957, Reservation_fails = 196
L2_cache_bank[4]: Access = 107593, Miss = 30579, Miss_rate = 0.284, Pending_hits = 51945, Reservation_fails = 164
L2_cache_bank[5]: Access = 107590, Miss = 30577, Miss_rate = 0.284, Pending_hits = 51922, Reservation_fails = 181
L2_cache_bank[6]: Access = 107489, Miss = 30546, Miss_rate = 0.284, Pending_hits = 51950, Reservation_fails = 190
L2_cache_bank[7]: Access = 107554, Miss = 30577, Miss_rate = 0.284, Pending_hits = 51972, Reservation_fails = 156
L2_cache_bank[8]: Access = 107576, Miss = 30568, Miss_rate = 0.284, Pending_hits = 51943, Reservation_fails = 211
L2_cache_bank[9]: Access = 107586, Miss = 30568, Miss_rate = 0.284, Pending_hits = 51958, Reservation_fails = 134
L2_cache_bank[10]: Access = 107588, Miss = 30575, Miss_rate = 0.284, Pending_hits = 51942, Reservation_fails = 176
L2_cache_bank[11]: Access = 107584, Miss = 30565, Miss_rate = 0.284, Pending_hits = 51978, Reservation_fails = 173
L2_cache_bank[12]: Access = 107553, Miss = 30580, Miss_rate = 0.284, Pending_hits = 51882, Reservation_fails = 189
L2_cache_bank[13]: Access = 107609, Miss = 30570, Miss_rate = 0.284, Pending_hits = 51942, Reservation_fails = 194
L2_cache_bank[14]: Access = 107637, Miss = 30602, Miss_rate = 0.284, Pending_hits = 51934, Reservation_fails = 227
L2_cache_bank[15]: Access = 107571, Miss = 30572, Miss_rate = 0.284, Pending_hits = 51961, Reservation_fails = 166
L2_cache_bank[16]: Access = 107643, Miss = 30583, Miss_rate = 0.284, Pending_hits = 51983, Reservation_fails = 153
L2_cache_bank[17]: Access = 107608, Miss = 30576, Miss_rate = 0.284, Pending_hits = 52009, Reservation_fails = 136
L2_cache_bank[18]: Access = 107649, Miss = 30589, Miss_rate = 0.284, Pending_hits = 52051, Reservation_fails = 144
L2_cache_bank[19]: Access = 107648, Miss = 30576, Miss_rate = 0.284, Pending_hits = 52009, Reservation_fails = 150
L2_cache_bank[20]: Access = 107700, Miss = 30604, Miss_rate = 0.284, Pending_hits = 51988, Reservation_fails = 160
L2_cache_bank[21]: Access = 107623, Miss = 30572, Miss_rate = 0.284, Pending_hits = 52053, Reservation_fails = 137
L2_total_cache_accesses = 2367214
L2_total_cache_misses = 672643
L2_total_cache_miss_rate = 0.2841
L2_total_cache_pending_hits = 1143335
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1022020
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 598513
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 527217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121099
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1644532
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 722430
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.049

icnt_total_pkts_mem_to_simt=5061274
icnt_total_pkts_simt_to_mem=3746026
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.69848
	minimum = 6
	maximum = 36
Network latency average = 9.44871
	minimum = 6
	maximum = 34
Slowest packet = 4599749
Flit latency average = 9.34975
	minimum = 6
	maximum = 34
Slowest flit = 8700163
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00217991
	minimum = 0.00187954 (at node 26)
	maximum = 0.00251739 (at node 42)
Accepted packet rate average = 0.00217991
	minimum = 0.00187954 (at node 26)
	maximum = 0.00251739 (at node 42)
Injected flit rate average = 0.00327797
	minimum = 0.00188428 (at node 26)
	maximum = 0.00502766 (at node 42)
Accepted flit rate average= 0.00327797
	minimum = 0.0024707 (at node 40)
	maximum = 0.00401864 (at node 12)
Injected packet length average = 1.50372
Accepted packet length average = 1.50372
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9852 (18 samples)
	minimum = 6 (18 samples)
	maximum = 99.6667 (18 samples)
Network latency average = 10.1048 (18 samples)
	minimum = 6 (18 samples)
	maximum = 91.6111 (18 samples)
Flit latency average = 9.93166 (18 samples)
	minimum = 6 (18 samples)
	maximum = 90.6111 (18 samples)
Fragmentation average = 0.0291959 (18 samples)
	minimum = 0 (18 samples)
	maximum = 33.9444 (18 samples)
Injected packet rate average = 0.0563123 (18 samples)
	minimum = 0.0500631 (18 samples)
	maximum = 0.0641033 (18 samples)
Accepted packet rate average = 0.0563123 (18 samples)
	minimum = 0.0500631 (18 samples)
	maximum = 0.0641033 (18 samples)
Injected flit rate average = 0.10542 (18 samples)
	minimum = 0.0748902 (18 samples)
	maximum = 0.144135 (18 samples)
Accepted flit rate average = 0.10542 (18 samples)
	minimum = 0.0955143 (18 samples)
	maximum = 0.113722 (18 samples)
Injected packet size average = 1.87207 (18 samples)
Accepted packet size average = 1.87207 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 5 min, 15 sec (3915 sec)
gpgpu_simulation_rate = 102320 (inst/sec)
gpgpu_simulation_rate = 1726 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 42107
gpu_sim_insn = 23071232
gpu_ipc =     547.9191
gpu_tot_sim_cycle = 7024889
gpu_tot_sim_insn = 423655876
gpu_tot_ipc =      60.3078
gpu_tot_issued_cta = 1245184
max_total_param_size = 0
gpu_stall_dramfull = 343693
gpu_stall_icnt2sh    = 135998
partiton_reqs_in_parallel = 926251
partiton_reqs_in_parallel_total    = 55070230
partiton_level_parallism =      21.9976
partiton_level_parallism_total  =       7.9712
partiton_reqs_in_parallel_util = 926251
partiton_reqs_in_parallel_util_total    = 55070230
gpu_sim_cycle_parition_util = 42107
gpu_tot_sim_cycle_parition_util    = 2518091
partiton_level_parallism_util =      21.9976
partiton_level_parallism_util_total  =      21.8719
partiton_replys_in_parallel = 197632
partiton_replys_in_parallel_total    = 2367214
L2_BW  =     444.8750 GB/Sec
L2_BW_total  =      34.6064 GB/Sec
gpu_total_sim_rate=102729

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15156196
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7405568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7403776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15149897
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7405568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15156196
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
36980, 36392, 36645, 36190, 36704, 36066, 36514, 36052, 36382, 35765, 36332, 35562, 36134, 35292, 35932, 34978, 35784, 34823, 35331, 34554, 35160, 34258, 34886, 33987, 34680, 33946, 34328, 33668, 34369, 33605, 34404, 33350, 
gpgpu_n_tot_thrd_icount = 890321024
gpgpu_n_tot_w_icount = 27822532
gpgpu_n_stall_shd_mem = 435205
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1775604
gpgpu_n_mem_write_global = 788990
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 28317684
gpgpu_n_store_insn = 12585467
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 118489088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198227
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2188527	W0_Idle:97696341	W0_Scoreboard:18961082	W1:35268	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:27787255	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14196656 {8:1774582,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54628272 {40:68094,72:720896,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 108732016 {40:594934,72:1179648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6311920 {8:788990,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 379 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 7024888 
mrq_lat_table:358904 	21909 	32505 	60719 	118415 	177708 	246834 	122738 	73408 	7957 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1477065 	932586 	136220 	11977 	856 	16 	1774 	1817 	911 	1147 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	62 	2147359 	241232 	16190 	4975 	87914 	42242 	16764 	1006 	369 	815 	16 	1774 	1817 	911 	1147 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1185344 	560069 	30186 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	264544 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1371 	286 	331 	54 	25 	5 	24 	7 	13 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    252924    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    253455    250922    278414    251243    258370    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    272532    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    252197    271590    250937    258808    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    256776    250958    250948    250945    258819    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    294192    268906    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    254262    279005    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    283809    253772    275341    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    276142    253925    251064    250935    250929    250980    250943    249260    263281    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  7.388832  7.209256  6.106830  6.187611  6.043478  6.375117  7.356371  7.262260  6.264305  6.308394  5.799497  5.906223  6.583012  6.961145  5.822277  5.795436 
dram[1]:  6.947573  7.395661  5.990574  6.398352  6.244730  6.447070  7.013388  7.265176  6.040245  6.304110  5.954231  6.061458  6.770149  7.033058  5.532609  5.907884 
dram[2]:  6.738722  7.353183  5.863980  6.142480  6.313889  6.317887  6.974464  7.056818  5.885107  6.369686  5.640587  5.979257  6.722332  6.872727  5.535047  5.903655 
dram[3]:  7.180723  7.454640  5.852818  6.023356  6.097583  6.157942  6.968303  7.338362  6.164433  6.272975  5.928694  6.066784  6.372897  6.548944  5.666400  5.726468 
dram[4]:  6.924710  7.805464  5.783042  5.748148  5.810051  6.364486  7.037152  7.095634  6.127773  6.547958  5.926976  6.052586  6.494286  6.882828  5.740741  5.863375 
dram[5]:  7.182915  7.156843  5.700246  6.060976  6.179673  6.428302  7.099165  7.331539  6.304666  6.221622  5.658756  6.056091  6.515296  6.986653  5.604085  5.943980 
dram[6]:  6.935922  7.020548  5.619661  5.844668  6.235564  6.176630  7.149316  7.535398  5.969776  6.278182  5.703215  6.027947  6.770378  6.661448  5.733119  5.960670 
dram[7]:  6.831268  7.317671  5.728619  5.723317  6.145946  6.511472  7.089583  7.445783  5.939811  6.324473  5.818182  5.869898  6.517209  6.930824  5.697600  5.935833 
dram[8]:  6.727955  7.294297  5.680261  6.081365  6.243119  6.513359  7.068465  7.606704  5.817340  6.229242  5.789606  6.122558  6.534417  6.884964  5.772542  6.056218 
dram[9]:  7.073965  7.397727  5.886633  6.039029  6.424128  6.574879  7.100000  7.210805  5.954350  6.236462  5.906063  5.856176  6.517176  6.853560  5.793496  5.821078 
dram[10]:  6.915058  7.504712  5.829146  6.005172  6.156278  6.471035  6.929949  7.548780  5.766223  6.097884  5.976644  6.032286  6.437441  6.906883  5.646312  6.046769 
average row locality = 1221182/192423 = 6.346341
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4325      4333      4233      4243      4158      4159      4157      4159      4157      4163      4135      4143      4094      4084      4286      4285 
dram[1]:      4328      4333      4239      4242      4156      4160      4160      4160      4164      4158      4127      4131      4083      4084      4293      4291 
dram[2]:      4336      4334      4239      4238      4161      4164      4165      4169      4163      4156      4142      4141      4082      4080      4288      4287 
dram[3]:      4327      4331      4229      4233      4156      4168      4158      4158      4158      4154      4131      4133      4090      4092      4284      4293 
dram[4]:      4336      4327      4232      4237      4156      4157      4163      4160      4157      4155      4132      4131      4086      4086      4299      4301 
dram[5]:      4327      4331      4231      4225      4159      4163      4153      4154      4156      4161      4137      4137      4086      4082      4305      4294 
dram[6]:      4326      4337      4234      4226      4156      4164      4155      4158      4165      4160      4138      4133      4086      4084      4309      4296 
dram[7]:      4335      4337      4232      4232      4167      4162      4155      4156      4167      4158      4141      4131      4092      4087      4300      4301 
dram[8]:      4338      4332      4226      4224      4160      4165      4162      4161      4166      4160      4133      4129      4097      4095      4286      4294 
dram[9]:      4335      4330      4232      4229      4159      4158      4159      4156      4157      4156      4138      4137      4098      4098      4302      4300 
dram[10]:      4338      4337      4226      4230      4159      4160      4165      4159      4171      4162      4136      4136      4102      4095      4300      4292 
total reads: 738399
bank skew: 4338/4080 = 1.06
chip skew: 67168/67095 = 1.00
number of total write accesses:
dram[0]:      2820      2833      2741      2749      2653      2656      2655      2653      2740      2751      2778      2785      2726      2724      2823      2826 
dram[1]:      2828      2826      2752      2745      2657      2661      2650      2662      2740      2745      2768      2773      2721      2724      2833      2828 
dram[2]:      2834      2828      2745      2746      2658      2653      2663      2662      2752      2736      2779      2777      2721      2724      2819      2821 
dram[3]:      2825      2818      2730      2730      2655      2655      2657      2652      2740      2740      2770      2771      2729      2732      2816      2825 
dram[4]:      2838      2815      2725      2747      2665      2653      2656      2666      2749      2740      2767      2775      2733      2728      2831      2823 
dram[5]:      2820      2833      2729      2733      2651      2651      2648      2657      2735      2745      2778      2773      2729      2723      2829      2815 
dram[6]:      2818      2838      2740      2735      2647      2655      2644      2654      2748      2746      2780      2769      2725      2724      2823      2827 
dram[7]:      2831      2827      2734      2739      2655      2649      2651      2642      2741      2742      2771      2772      2725      2726      2822      2822 
dram[8]:      2834      2831      2738      2727      2645      2661      2652      2647      2745      2742      2774      2765      2738      2728      2820      2816 
dram[9]:      2838      2831      2726      2734      2657      2647      2657      2651      2756      2754      2778      2785      2732      2735      2824      2825 
dram[10]:      2826      2830      2734      2736      2656      2654      2661      2650      2760      2753      2773      2777      2741      2729      2820      2819 
total reads: 482783
bank skew: 2838/2642 = 1.07
chip skew: 43930/43845 = 1.00
average mf latency per bank:
dram[0]:        879       854       623       660      1003      1010       895       909       650       660       841       848       792       799       651       661
dram[1]:        848       860       626       633      1009      1003       900       912       688       651       856       857       789       795       655       664
dram[2]:        865       856       623       654       982      1017       935       940       648       655       842       849       839       848       655       663
dram[3]:        849       857       624       637       979       983       935       922       652       658       844       856       836       843       653       698
dram[4]:        851       884       655       630      1034      1035       918       925       652       695       848       848       818       773       663       668
dram[5]:        847       858       623       631      1026      1032       916       922       649       657       808       814       764       770       663       670
dram[6]:        864       855       650       631      1037      1039       918       928       651       655       807       814       762       770       663       668
dram[7]:        870       873       623       628      1033      1041       967       973       688       651       810       810       763       771       664       707
dram[8]:        852       834       638       642      1033      1061       948       958       645       650       799       806       782       789       646       651
dram[9]:        818       827       636       647      1031      1050       919       892       656       664       801       803       787       791       657       661
dram[10]:        820       890       637       627      1004      1039       882       889       656       661       840       848       781       791       652       697
maximum mf latency per bank:
dram[0]:     127177    127184     63711     87266    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591    125572     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     87411    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    125209
dram[4]:     127164    127173     96748     63721    247683    247711    247602    247612     22097    125566    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     87488     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587    125537     22059    123978    123968    127122    127158     36927    125190
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926    125196
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4755221 n_nop=4318030 n_act=17318 n_pre=17302 n_req=111027 n_rd=268456 n_write=134115 bw_util=0.1693
n_activity=1015664 dram_eff=0.7927
bk0: 17300a 4532277i bk1: 17332a 4520593i bk2: 16932a 4531800i bk3: 16972a 4520456i bk4: 16632a 4533550i bk5: 16636a 4526271i bk6: 16628a 4545203i bk7: 16636a 4535745i bk8: 16628a 4544782i bk9: 16652a 4533160i bk10: 16540a 4529301i bk11: 16572a 4520304i bk12: 16376a 4532538i bk13: 16336a 4524070i bk14: 17144a 4527147i bk15: 17140a 4518960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.08248
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x800ff580, atomic=0 1 entries : 0x7ff77a641300 :  mf: uid=25614024, sid08:w11, part=1, addr=0x800ff5e0, load , size=32, unknown  status = IN_PARTITION_DRAM (7024885), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4755221 n_nop=4318097 n_act=17317 n_pre=17301 n_req=111022 n_rd=268436 n_write=134070 bw_util=0.1693
n_activity=1014063 dram_eff=0.7938
bk0: 17312a 4528495i bk1: 17332a 4520334i bk2: 16956a 4524614i bk3: 16968a 4523146i bk4: 16624a 4536671i bk5: 16640a 4527058i bk6: 16640a 4541962i bk7: 16640a 4531024i bk8: 16656a 4544472i bk9: 16632a 4535906i bk10: 16508a 4526358i bk11: 16524a 4523248i bk12: 16332a 4533823i bk13: 16336a 4526647i bk14: 17172a 4522667i bk15: 17164a 4517067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.08204
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4755221 n_nop=4317293 n_act=17603 n_pre=17587 n_req=111063 n_rd=268580 n_write=134158 bw_util=0.1694
n_activity=1018521 dram_eff=0.7908
bk0: 17344a 4523551i bk1: 17336a 4521646i bk2: 16956a 4526033i bk3: 16952a 4521809i bk4: 16644a 4536190i bk5: 16656a 4523915i bk6: 16660a 4541338i bk7: 16676a 4534950i bk8: 16652a 4537160i bk9: 16624a 4535328i bk10: 16568a 4524689i bk11: 16564a 4523944i bk12: 16328a 4535472i bk13: 16320a 4525587i bk14: 17152a 4524122i bk15: 17148a 4519864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.07015
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4755221 n_nop=4317829 n_act=17559 n_pre=17543 n_req=110940 n_rd=268380 n_write=133910 bw_util=0.1692
n_activity=1016383 dram_eff=0.7916
bk0: 17308a 4532235i bk1: 17324a 4525860i bk2: 16916a 4528808i bk3: 16932a 4520525i bk4: 16624a 4533861i bk5: 16672a 4524083i bk6: 16632a 4543211i bk7: 16632a 4538772i bk8: 16632a 4544263i bk9: 16616a 4537349i bk10: 16524a 4528347i bk11: 16532a 4523305i bk12: 16360a 4533766i bk13: 16368a 4525355i bk14: 17136a 4529800i bk15: 17172a 4521491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.06121
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4755221 n_nop=4317616 n_act=17526 n_pre=17510 n_req=111026 n_rd=268460 n_write=134109 bw_util=0.1693
n_activity=1014713 dram_eff=0.7935
bk0: 17344a 4524255i bk1: 17308a 4524545i bk2: 16928a 4531152i bk3: 16948a 4516755i bk4: 16624a 4531576i bk5: 16628a 4526814i bk6: 16652a 4541968i bk7: 16640a 4532288i bk8: 16628a 4541705i bk9: 16620a 4537383i bk10: 16528a 4528354i bk11: 16524a 4521836i bk12: 16344a 4530428i bk13: 16344a 4524492i bk14: 17196a 4526402i bk15: 17204a 4518174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.0705
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4755221 n_nop=4317945 n_act=17469 n_pre=17453 n_req=110950 n_rd=268404 n_write=133950 bw_util=0.1692
n_activity=1018039 dram_eff=0.7904
bk0: 17308a 4530613i bk1: 17324a 4521680i bk2: 16924a 4529026i bk3: 16900a 4524271i bk4: 16636a 4536431i bk5: 16652a 4527478i bk6: 16612a 4546206i bk7: 16616a 4538168i bk8: 16624a 4548527i bk9: 16644a 4536871i bk10: 16548a 4525970i bk11: 16548a 4524045i bk12: 16344a 4534401i bk13: 16328a 4528297i bk14: 17220a 4523830i bk15: 17176a 4523265i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03533
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4755221 n_nop=4317455 n_act=17617 n_pre=17601 n_req=111000 n_rd=268508 n_write=134040 bw_util=0.1693
n_activity=1017679 dram_eff=0.7911
bk0: 17304a 4525853i bk1: 17348a 4516892i bk2: 16936a 4524860i bk3: 16904a 4519209i bk4: 16624a 4538290i bk5: 16656a 4525562i bk6: 16620a 4544069i bk7: 16632a 4539650i bk8: 16660a 4539641i bk9: 16640a 4532545i bk10: 16552a 4525063i bk11: 16532a 4520379i bk12: 16344a 4534827i bk13: 16336a 4525102i bk14: 17236a 4524534i bk15: 17184a 4519853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05768
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4755221 n_nop=4317510 n_act=17588 n_pre=17572 n_req=111002 n_rd=268612 n_write=133939 bw_util=0.1693
n_activity=1017440 dram_eff=0.7913
bk0: 17340a 4526286i bk1: 17348a 4523992i bk2: 16928a 4530647i bk3: 16928a 4517413i bk4: 16668a 4533215i bk5: 16648a 4525700i bk6: 16620a 4541930i bk7: 16624a 4539654i bk8: 16668a 4541508i bk9: 16632a 4537598i bk10: 16564a 4527654i bk11: 16524a 4520774i bk12: 16368a 4531535i bk13: 16348a 4526402i bk14: 17200a 4527055i bk15: 17204a 4520578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05241
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4755221 n_nop=4317741 n_act=17471 n_pre=17455 n_req=110991 n_rd=268512 n_write=134042 bw_util=0.1693
n_activity=1016154 dram_eff=0.7923
bk0: 17352a 4524394i bk1: 17328a 4523138i bk2: 16904a 4530645i bk3: 16896a 4523137i bk4: 16640a 4535455i bk5: 16660a 4526648i bk6: 16648a 4544526i bk7: 16644a 4538584i bk8: 16664a 4539054i bk9: 16640a 4538538i bk10: 16532a 4527475i bk11: 16516a 4523134i bk12: 16388a 4532348i bk13: 16380a 4530531i bk14: 17144a 4528795i bk15: 17176a 4521271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04615
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4755221 n_nop=4317647 n_act=17438 n_pre=17422 n_req=111074 n_rd=268576 n_write=134138 bw_util=0.1694
n_activity=1017016 dram_eff=0.792
bk0: 17340a 4525666i bk1: 17320a 4520516i bk2: 16928a 4530115i bk3: 16916a 4521280i bk4: 16636a 4536746i bk5: 16632a 4529230i bk6: 16636a 4544470i bk7: 16624a 4536300i bk8: 16628a 4537632i bk9: 16624a 4535038i bk10: 16552a 4523595i bk11: 16548a 4518300i bk12: 16392a 4534320i bk13: 16392a 4524995i bk14: 17208a 4526826i bk15: 17200a 4517801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.06499
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0x800ffe80, atomic=0 1 entries : 0x7ff77bbc7460 :  mf: uid=25614026, sid24:w18, part=10, addr=0x800ffe80, load , size=32, unknown  status = IN_PARTITION_DRAM (7024888), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4755221 n_nop=4317473 n_act=17518 n_pre=17502 n_req=111087 n_rd=268668 n_write=134060 bw_util=0.1694
n_activity=1016919 dram_eff=0.7921
bk0: 17352a 4526584i bk1: 17348a 4522416i bk2: 16904a 4526762i bk3: 16920a 4520336i bk4: 16636a 4537583i bk5: 16640a 4529183i bk6: 16660a 4538698i bk7: 16636a 4535858i bk8: 16684a 4536877i bk9: 16648a 4534170i bk10: 16544a 4526154i bk11: 16540a 4520531i bk12: 16408a 4530957i bk13: 16380a 4526205i bk14: 17200a 4528942i bk15: 17168a 4521373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.07959

========= L2 cache stats =========
L2_cache_bank[0]: Access = 116600, Miss = 33545, Miss_rate = 0.288, Pending_hits = 55002, Reservation_fails = 136
L2_cache_bank[1]: Access = 116673, Miss = 33569, Miss_rate = 0.288, Pending_hits = 54990, Reservation_fails = 214
L2_cache_bank[2]: Access = 116516, Miss = 33550, Miss_rate = 0.288, Pending_hits = 54880, Reservation_fails = 190
L2_cache_bank[3]: Access = 116570, Miss = 33559, Miss_rate = 0.288, Pending_hits = 54930, Reservation_fails = 196
L2_cache_bank[4]: Access = 116596, Miss = 33576, Miss_rate = 0.288, Pending_hits = 54916, Reservation_fails = 164
L2_cache_bank[5]: Access = 116582, Miss = 33569, Miss_rate = 0.288, Pending_hits = 54892, Reservation_fails = 181
L2_cache_bank[6]: Access = 116466, Miss = 33533, Miss_rate = 0.288, Pending_hits = 54921, Reservation_fails = 190
L2_cache_bank[7]: Access = 116529, Miss = 33562, Miss_rate = 0.288, Pending_hits = 54944, Reservation_fails = 156
L2_cache_bank[8]: Access = 116571, Miss = 33561, Miss_rate = 0.288, Pending_hits = 54915, Reservation_fails = 211
L2_cache_bank[9]: Access = 116561, Miss = 33554, Miss_rate = 0.288, Pending_hits = 54928, Reservation_fails = 134
L2_cache_bank[10]: Access = 116554, Miss = 33554, Miss_rate = 0.288, Pending_hits = 54914, Reservation_fails = 176
L2_cache_bank[11]: Access = 116560, Miss = 33547, Miss_rate = 0.288, Pending_hits = 54944, Reservation_fails = 173
L2_cache_bank[12]: Access = 116529, Miss = 33569, Miss_rate = 0.288, Pending_hits = 54854, Reservation_fails = 189
L2_cache_bank[13]: Access = 116585, Miss = 33558, Miss_rate = 0.288, Pending_hits = 54915, Reservation_fails = 194
L2_cache_bank[14]: Access = 116625, Miss = 33589, Miss_rate = 0.288, Pending_hits = 54903, Reservation_fails = 227
L2_cache_bank[15]: Access = 116552, Miss = 33564, Miss_rate = 0.288, Pending_hits = 54934, Reservation_fails = 166
L2_cache_bank[16]: Access = 116625, Miss = 33568, Miss_rate = 0.288, Pending_hits = 54953, Reservation_fails = 153
L2_cache_bank[17]: Access = 116577, Miss = 33560, Miss_rate = 0.288, Pending_hits = 54981, Reservation_fails = 136
L2_cache_bank[18]: Access = 116631, Miss = 33580, Miss_rate = 0.288, Pending_hits = 55022, Reservation_fails = 144
L2_cache_bank[19]: Access = 116633, Miss = 33564, Miss_rate = 0.288, Pending_hits = 54981, Reservation_fails = 150
L2_cache_bank[20]: Access = 116696, Miss = 33597, Miss_rate = 0.288, Pending_hits = 54955, Reservation_fails = 160
L2_cache_bank[21]: Access = 116615, Miss = 33571, Miss_rate = 0.288, Pending_hits = 55028, Reservation_fails = 137
L2_total_cache_accesses = 2564846
L2_total_cache_misses = 738399
L2_total_cache_miss_rate = 0.2879
L2_total_cache_pending_hits = 1208702
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24356
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1087377
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 663871
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 593369
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1775604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 788990
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.052

icnt_total_pkts_mem_to_simt=5521050
icnt_total_pkts_simt_to_mem=4075754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7109
	minimum = 6
	maximum = 71
Network latency average = 9.91169
	minimum = 6
	maximum = 70
Slowest packet = 4739835
Flit latency average = 9.06134
	minimum = 6
	maximum = 68
Slowest flit = 8817337
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0938736
	minimum = 0.083361 (at node 5)
	maximum = 0.106909 (at node 32)
Accepted packet rate average = 0.0938736
	minimum = 0.083361 (at node 5)
	maximum = 0.106909 (at node 32)
Injected flit rate average = 0.187504
	minimum = 0.139054 (at node 5)
	maximum = 0.248409 (at node 32)
Accepted flit rate average= 0.187504
	minimum = 0.177552 (at node 38)
	maximum = 0.196029 (at node 1)
Injected packet length average = 1.99741
Accepted packet length average = 1.99741
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9708 (19 samples)
	minimum = 6 (19 samples)
	maximum = 98.1579 (19 samples)
Network latency average = 10.0947 (19 samples)
	minimum = 6 (19 samples)
	maximum = 90.4737 (19 samples)
Flit latency average = 9.88585 (19 samples)
	minimum = 6 (19 samples)
	maximum = 89.4211 (19 samples)
Fragmentation average = 0.0276592 (19 samples)
	minimum = 0 (19 samples)
	maximum = 32.1579 (19 samples)
Injected packet rate average = 0.0582892 (19 samples)
	minimum = 0.0518156 (19 samples)
	maximum = 0.0663562 (19 samples)
Accepted packet rate average = 0.0582892 (19 samples)
	minimum = 0.0518156 (19 samples)
	maximum = 0.0663562 (19 samples)
Injected flit rate average = 0.109741 (19 samples)
	minimum = 0.0782673 (19 samples)
	maximum = 0.149623 (19 samples)
Accepted flit rate average = 0.109741 (19 samples)
	minimum = 0.0998321 (19 samples)
	maximum = 0.118054 (19 samples)
Injected packet size average = 1.88269 (19 samples)
Accepted packet size average = 1.88269 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 8 min, 44 sec (4124 sec)
gpgpu_simulation_rate = 102729 (inst/sec)
gpgpu_simulation_rate = 1703 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 20 
gpu_sim_cycle = 845929
gpu_sim_insn = 20997632
gpu_ipc =      24.8220
gpu_tot_sim_cycle = 8092968
gpu_tot_sim_insn = 444653508
gpu_tot_ipc =      54.9432
gpu_tot_issued_cta = 1310720
max_total_param_size = 0
gpu_stall_dramfull = 343693
gpu_stall_icnt2sh    = 136514
partiton_reqs_in_parallel = 18610438
partiton_reqs_in_parallel_total    = 55996481
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.2187
partiton_reqs_in_parallel_util = 18610438
partiton_reqs_in_parallel_util_total    = 55996481
gpu_sim_cycle_parition_util = 845929
gpu_tot_sim_cycle_parition_util    = 2560198
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9037
partiton_replys_in_parallel = 72192
partiton_replys_in_parallel_total    = 2564846
L2_BW  =       8.0889 GB/Sec
L2_BW_total  =      30.8847 GB/Sec
gpu_total_sim_rate=91285

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15956964
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7929856
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7928064
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15950665
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7929856
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15956964
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
39050, 38459, 38781, 38345, 38774, 38064, 38584, 37984, 38472, 37667, 38330, 37307, 38040, 36948, 37786, 36519, 37463, 36361, 36895, 36026, 36701, 35680, 36470, 35433, 36149, 35349, 35777, 35071, 35861, 35008, 35830, 34753, 
gpgpu_n_tot_thrd_icount = 935295104
gpgpu_n_tot_w_icount = 29227972
gpgpu_n_stall_shd_mem = 435205
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1847284
gpgpu_n_mem_write_global = 789502
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29372404
gpgpu_n_store_insn = 12585979
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 126877696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198227
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2367617	W0_Idle:136604844	W0_Scoreboard:25825093	W1:64452	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:29163511	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14761904 {8:1845238,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54648752 {40:68606,72:720896,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 111558256 {40:665590,72:1179648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6316016 {8:789502,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 377 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 8090067 
mrq_lat_table:371978 	22857 	32834 	61063 	120013 	177735 	246835 	122738 	73408 	7957 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1534004 	946834 	136313 	12201 	1197 	94 	1924 	1930 	917 	1147 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	62 	2212481 	246282 	16200 	4975 	88919 	42242 	16812 	1099 	609 	1111 	81 	1922 	1927 	916 	1147 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1238288 	578669 	30322 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	265056 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1646 	407 	457 	103 	46 	52 	72 	28 	15 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    252924    251029    250851    249288    249272    249254    249239    250971    320136    251226    251110 
dram[1]:    250893    302185    253455    265729    278414    259490    258370    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    272532    251163    250990    251002    249086    249224    260207    249320    249392    250889    268845    251162 
dram[3]:    250997    251090    351336    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    277775    251160 
dram[4]:    251014    250920    250930    252197    271590    250937    258808    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    256776    250958    250948    250945    258819    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    294192    268906    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    254262    279005    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    283809    253772    275341    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    276142    253925    251064    250935    250929    250980    250943    249260    263281    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  7.152324  6.954023  5.922111  5.979730  5.868309  6.110424  7.095482  7.074795  6.056326  6.125874  5.602718  5.719641  6.367159  6.776575  5.640845  5.653574 
dram[1]:  6.694649  7.196624  5.790850  6.249337  5.973253  6.293261  6.832839  7.045825  5.797353  6.092254  5.781638  5.878151  6.555661  6.818812  5.359050  5.740653 
dram[2]:  6.471530  7.075122  5.651515  5.920568  6.144000  6.125000  6.776908  6.921000  5.673403  6.161376  5.448758  5.768724  6.458294  6.665053  5.397599  5.779920 
dram[3]:  7.020369  7.227772  5.681452  5.832920  5.885008  5.999132  6.766895  7.093333  5.982036  6.091543  5.770438  5.865884  6.208821  6.303832  5.491991  5.580046 
dram[4]:  6.656908  7.471075  5.620717  5.617647  5.662571  6.075571  6.852329  6.912088  5.894118  6.363388  5.730328  5.878151  6.335170  6.621881  5.612753  5.736675 
dram[5]:  7.011628  6.830827  5.524667  5.872500  5.948320  6.158645  6.843254  7.180021  6.084495  6.082537  5.467654  5.850460  6.264973  6.745347  5.460725  5.786977 
dram[6]:  6.760524  6.836158  5.480620  5.682258  6.033217  5.999132  6.920683  7.244235  5.780528  6.140474  5.506677  5.916244  6.536493  6.425909  5.602325  5.733545 
dram[7]:  6.592189  7.029070  5.535686  5.554245  5.879559  6.337007  6.879482  7.236096  5.793218  6.065858  5.658852  5.702527  6.337316  6.739726  5.563608  5.798069 
dram[8]:  6.587114  6.985577  5.494557  5.932603  6.073879  6.294546  6.910911  7.319194  5.573927  5.986325  5.604484  5.972626  6.288828  6.661197  5.583269  5.897709 
dram[9]:  6.820657  7.184341  5.752451  5.843413  6.202873  6.297174  6.966700  6.971717  5.789256  6.057959  5.747948  5.700000  6.328754  6.663776  5.659341  5.693218 
dram[10]:  6.661157  7.349899  5.620223  5.816310  5.930472  6.276113  6.746835  7.237448  5.592210  5.900673  5.838898  5.839033  6.241659  6.653179  5.461829  5.879381 
average row locality = 1237503/201189 = 6.150948
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4385      4397      4297      4303      4223      4228      4221      4220      4215      4224      4199      4201      4146      4134      4353      4342 
dram[1]:      4401      4394      4305      4296      4227      4218      4224      4222      4228      4221      4189      4191      4139      4136      4361      4358 
dram[2]:      4409      4397      4305      4303      4219      4226      4226      4226      4227      4217      4207      4200      4143      4132      4349      4348 
dram[3]:      4387      4392      4287      4291      4221      4223      4218      4226      4220      4214      4188      4196      4141      4151      4351      4358 
dram[4]:      4407      4393      4296      4291      4217      4224      4225      4221      4226      4212      4192      4192      4139      4142      4358      4359 
dram[5]:      4387      4404      4294      4284      4220      4226      4212      4210      4219      4220      4202      4200      4146      4135      4372      4356 
dram[6]:      4383      4398      4300      4285      4222      4223      4216      4224      4228      4214      4197      4194      4141      4141      4373      4367 
dram[7]:      4401      4400      4293      4295      4241      4220      4220      4219      4227      4221      4198      4192      4140      4136      4364      4357 
dram[8]:      4398      4403      4295      4287      4223      4228      4219      4220      4233      4224      4194      4186      4158      4147      4355      4360 
dram[9]:      4399      4391      4288      4290      4219      4225      4217      4218      4216      4217      4192      4195      4153      4153      4360      4362 
dram[10]:      4400      4395      4294      4293      4218      4222      4228      4227      4239      4223      4190      4194      4155      4150      4373      4361 
total reads: 749194
bank skew: 4409/4132 = 1.07
chip skew: 68162/68064 = 1.00
number of total write accesses:
dram[0]:      2846      2863      2774      2777      2684      2689      2690      2685      2774      2784      2810      2817      2756      2751      2856      2855 
dram[1]:      2856      2853      2783      2772      2696      2692      2684      2697      2781      2779      2801      2804      2751      2751      2863      2858 
dram[2]:      2865      2855      2782      2778      2693      2683      2700      2695      2791      2770      2811      2809      2748      2753      2846      2848 
dram[3]:      2851      2843      2758      2761      2688      2688      2691      2690      2773      2773      2800      2802      2757      2758      2849      2857 
dram[4]:      2869      2839      2758      2776      2697      2690      2689      2698      2788      2775      2799      2803      2760      2758      2860      2852 
dram[5]:      2849      2864      2761      2763      2686      2684      2686      2690      2766      2781      2813      2803      2758      2752      2858      2843 
dram[6]:      2844      2862      2770      2761      2680      2688      2677      2687      2778      2780      2813      2799      2755      2754      2854      2863 
dram[7]:      2857      2854      2765      2770      2691      2681      2687      2677      2777      2779      2802      2805      2755      2752      2852      2850 
dram[8]:      2861      2862      2771      2755      2683      2696      2685      2682      2779      2780      2806      2796      2766      2754      2853      2847 
dram[9]:      2865      2858      2753      2763      2691      2683      2687      2684      2789      2786      2809      2816      2758      2764      2850      2857 
dram[10]:      2854      2852      2765      2768      2691      2688      2701      2692      2796      2787      2805      2807      2767      2756      2853      2853 
total reads: 488309
bank skew: 2869/2677 = 1.07
chip skew: 44435/44339 = 1.00
average mf latency per bank:
dram[0]:        884       869       630       668      1007      1012       905       914       657       666       846       851       797       803       667       669
dram[1]:        858       868       640       640      1016      1007       904       914       695       659       860       865       802       800       666       673
dram[2]:        878       870       632       671       983      1025       939       946       663       669       850       856       850       853       672       671
dram[3]:        854       865       632       651       991       987       938       927       659       670       850       861       842       852       662       716
dram[4]:        861       892       663       637      1038      1042       921       929       661       700       854       855       823       778       673       679
dram[5]:        853       869       635       639      1033      1036       918       926       659       666       813       822       768       776       677       679
dram[6]:        873       861       658       637      1043      1044       923       933       658       666       816       821       769       782       671       683
dram[7]:        876       880       633       640      1034      1046       972       978       695       658       817       826       766       778       673       712
dram[8]:        861       844       645       653      1035      1065       952       964       656       659       804       809       790       793       657       669
dram[9]:        822       839       648       664      1037      1057       923       897       663       671       807       813       793       795       664       672
dram[10]:        825       897       648       636      1005      1051       884       893       662       666       849       856       786       796       667       715
maximum mf latency per bank:
dram[0]:     127177    127184     63711     87266    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591    125572     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     87411    247672    247652    247626    247677     36149     27136    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     30954    123984    124021    127175    127163     36925    125209
dram[4]:     127164    127173     96748     63721    247683    247711    247602    247612     22097    125566    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     87488     63684    247686    247674    247577    247600     22076     33960    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587    125537     22059    123978    123968    127122    127158     36927    125190
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     31355     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926    125196
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6325986 n_nop=5881303 n_act=18120 n_pre=18104 n_req=112499 n_rd=272352 n_write=136107 bw_util=0.1291
n_activity=1053063 dram_eff=0.7758
bk0: 17540a 6100962i bk1: 17588a 6089075i bk2: 17188a 6100226i bk3: 17212a 6088970i bk4: 16892a 6102079i bk5: 16912a 6094331i bk6: 16884a 6113615i bk7: 16880a 6104407i bk8: 16860a 6113238i bk9: 16896a 6101656i bk10: 16796a 6097589i bk11: 16804a 6088706i bk12: 16584a 6101221i bk13: 16536a 6093047i bk14: 17412a 6095417i bk15: 17368a 6087581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31802
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6325986 n_nop=5881222 n_act=18119 n_pre=18103 n_req=112531 n_rd=272440 n_write=136102 bw_util=0.1292
n_activity=1051608 dram_eff=0.777
bk0: 17604a 6096890i bk1: 17576a 6089130i bk2: 17220a 6092926i bk3: 17184a 6091894i bk4: 16908a 6104428i bk5: 16872a 6095680i bk6: 16896a 6110603i bk7: 16888a 6099495i bk8: 16912a 6112413i bk9: 16884a 6104211i bk10: 16756a 6094835i bk11: 16764a 6091665i bk12: 16556a 6102491i bk13: 16544a 6095483i bk14: 17444a 6090824i bk15: 17432a 6085396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31778
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6325986 n_nop=5880420 n_act=18426 n_pre=18410 n_req=112561 n_rd=272536 n_write=136194 bw_util=0.1292
n_activity=1055841 dram_eff=0.7742
bk0: 17636a 6091806i bk1: 17588a 6090158i bk2: 17220a 6094061i bk3: 17212a 6090022i bk4: 16876a 6104627i bk5: 16904a 6092384i bk6: 16904a 6109856i bk7: 16904a 6103811i bk8: 16908a 6105275i bk9: 16868a 6103654i bk10: 16828a 6092971i bk11: 16800a 6092260i bk12: 16572a 6103829i bk13: 16528a 6094261i bk14: 17396a 6092732i bk15: 17392a 6088506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30886
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6325986 n_nop=5881192 n_act=18334 n_pre=18318 n_req=112403 n_rd=272256 n_write=135886 bw_util=0.129
n_activity=1051618 dram_eff=0.7762
bk0: 17548a 6101189i bk1: 17568a 6094552i bk2: 17148a 6097415i bk3: 17164a 6088977i bk4: 16884a 6102220i bk5: 16892a 6092691i bk6: 16872a 6111695i bk7: 16904a 6107039i bk8: 16880a 6112594i bk9: 16856a 6105802i bk10: 16752a 6096938i bk11: 16784a 6091555i bk12: 16564a 6102656i bk13: 16604a 6093763i bk14: 17404a 6098077i bk15: 17432a 6089781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30203
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6325986 n_nop=5880887 n_act=18315 n_pre=18299 n_req=112505 n_rd=272376 n_write=136109 bw_util=0.1291
n_activity=1051730 dram_eff=0.7768
bk0: 17628a 6092609i bk1: 17572a 6093041i bk2: 17184a 6099573i bk3: 17164a 6085511i bk4: 16868a 6100145i bk5: 16896a 6094682i bk6: 16900a 6110563i bk7: 16884a 6100926i bk8: 16904a 6109713i bk9: 16848a 6105895i bk10: 16768a 6096811i bk11: 16768a 6090360i bk12: 16556a 6099319i bk13: 16568a 6093033i bk14: 17432a 6095081i bk15: 17436a 6086732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30904
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6325986 n_nop=5881082 n_act=18295 n_pre=18279 n_req=112444 n_rd=272348 n_write=135982 bw_util=0.1291
n_activity=1055613 dram_eff=0.7736
bk0: 17548a 6099460i bk1: 17616a 6089812i bk2: 17176a 6097334i bk3: 17136a 6092776i bk4: 16880a 6104584i bk5: 16904a 6095530i bk6: 16848a 6114499i bk7: 16840a 6106924i bk8: 16876a 6116940i bk9: 16880a 6105498i bk10: 16808a 6094112i bk11: 16800a 6092323i bk12: 16584a 6102720i bk13: 16540a 6096958i bk14: 17488a 6092386i bk15: 17424a 6091729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28263
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6325986 n_nop=5880786 n_act=18392 n_pre=18376 n_req=112471 n_rd=272424 n_write=136008 bw_util=0.1291
n_activity=1054808 dram_eff=0.7744
bk0: 17532a 6094780i bk1: 17592a 6085700i bk2: 17200a 6093384i bk3: 17140a 6087810i bk4: 16888a 6106647i bk5: 16892a 6093920i bk6: 16864a 6112620i bk7: 16896a 6108145i bk8: 16912a 6107999i bk9: 16856a 6101294i bk10: 16788a 6093434i bk11: 16776a 6089111i bk12: 16564a 6103484i bk13: 16564a 6093637i bk14: 17492a 6093154i bk15: 17468a 6087950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29946
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6325986 n_nop=5880783 n_act=18382 n_pre=18366 n_req=112478 n_rd=272496 n_write=135959 bw_util=0.1291
n_activity=1053407 dram_eff=0.7755
bk0: 17604a 6094740i bk1: 17600a 6092426i bk2: 17172a 6098893i bk3: 17180a 6085772i bk4: 16964a 6101100i bk5: 16880a 6094191i bk6: 16880a 6110520i bk7: 16876a 6108112i bk8: 16908a 6110215i bk9: 16884a 6105735i bk10: 16792a 6096223i bk11: 16768a 6089123i bk12: 16560a 6100379i bk13: 16544a 6095369i bk14: 17456a 6095610i bk15: 17428a 6089365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29531
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6325986 n_nop=5880808 n_act=18290 n_pre=18274 n_req=112506 n_rd=272520 n_write=136094 bw_util=0.1292
n_activity=1054160 dram_eff=0.7752
bk0: 17592a 6093399i bk1: 17612a 6091431i bk2: 17180a 6098964i bk3: 17148a 6091583i bk4: 16892a 6103886i bk5: 16912a 6095006i bk6: 16876a 6113294i bk7: 16880a 6106869i bk8: 16932a 6107151i bk9: 16896a 6106629i bk10: 16776a 6095884i bk11: 16744a 6091731i bk12: 16632a 6100827i bk13: 16588a 6099261i bk14: 17420a 6096960i bk15: 17440a 6089648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29081
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6325986 n_nop=5881186 n_act=18183 n_pre=18167 n_req=112508 n_rd=272380 n_write=136070 bw_util=0.1291
n_activity=1052182 dram_eff=0.7764
bk0: 17596a 6094300i bk1: 17564a 6089137i bk2: 17152a 6098854i bk3: 17160a 6089864i bk4: 16876a 6105106i bk5: 16900a 6097182i bk6: 16868a 6113326i bk7: 16872a 6104760i bk8: 16864a 6106119i bk9: 16868a 6103443i bk10: 16768a 6092261i bk11: 16780a 6086827i bk12: 16612a 6103118i bk13: 16612a 6093809i bk14: 17440a 6095661i bk15: 17448a 6086322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30488
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6325986 n_nop=5880562 n_act=18334 n_pre=18318 n_req=112597 n_rd=272648 n_write=136124 bw_util=0.1292
n_activity=1054224 dram_eff=0.7755
bk0: 17600a 6095148i bk1: 17580a 6091481i bk2: 17176a 6094931i bk3: 17172a 6088678i bk4: 16872a 6105872i bk5: 16888a 6097547i bk6: 16912a 6107179i bk7: 16908a 6103876i bk8: 16956a 6105064i bk9: 16892a 6102359i bk10: 16760a 6094965i bk11: 16776a 6088860i bk12: 16620a 6099659i bk13: 16600a 6094817i bk14: 17492a 6097014i bk15: 17444a 6089653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31594

========= L2 cache stats =========
L2_cache_bank[0]: Access = 119887, Miss = 34039, Miss_rate = 0.284, Pending_hits = 57590, Reservation_fails = 136
L2_cache_bank[1]: Access = 119945, Miss = 34049, Miss_rate = 0.284, Pending_hits = 57589, Reservation_fails = 214
L2_cache_bank[2]: Access = 119867, Miss = 34074, Miss_rate = 0.284, Pending_hits = 57486, Reservation_fails = 190
L2_cache_bank[3]: Access = 119822, Miss = 34036, Miss_rate = 0.284, Pending_hits = 57507, Reservation_fails = 196
L2_cache_bank[4]: Access = 119928, Miss = 34085, Miss_rate = 0.284, Pending_hits = 57485, Reservation_fails = 164
L2_cache_bank[5]: Access = 119841, Miss = 34049, Miss_rate = 0.284, Pending_hits = 57454, Reservation_fails = 181
L2_cache_bank[6]: Access = 119718, Miss = 34013, Miss_rate = 0.284, Pending_hits = 57500, Reservation_fails = 190
L2_cache_bank[7]: Access = 119796, Miss = 34051, Miss_rate = 0.284, Pending_hits = 57507, Reservation_fails = 156
L2_cache_bank[8]: Access = 119859, Miss = 34060, Miss_rate = 0.284, Pending_hits = 57502, Reservation_fails = 211
L2_cache_bank[9]: Access = 119800, Miss = 34034, Miss_rate = 0.284, Pending_hits = 57492, Reservation_fails = 134
L2_cache_bank[10]: Access = 119841, Miss = 34052, Miss_rate = 0.284, Pending_hits = 57496, Reservation_fails = 176
L2_cache_bank[11]: Access = 119839, Miss = 34035, Miss_rate = 0.284, Pending_hits = 57534, Reservation_fails = 173
L2_cache_bank[12]: Access = 119806, Miss = 34060, Miss_rate = 0.284, Pending_hits = 57414, Reservation_fails = 189
L2_cache_bank[13]: Access = 119865, Miss = 34046, Miss_rate = 0.284, Pending_hits = 57496, Reservation_fails = 194
L2_cache_bank[14]: Access = 119923, Miss = 34084, Miss_rate = 0.284, Pending_hits = 57471, Reservation_fails = 227
L2_cache_bank[15]: Access = 119801, Miss = 34040, Miss_rate = 0.284, Pending_hits = 57527, Reservation_fails = 166
L2_cache_bank[16]: Access = 119938, Miss = 34075, Miss_rate = 0.284, Pending_hits = 57568, Reservation_fails = 153
L2_cache_bank[17]: Access = 119845, Miss = 34055, Miss_rate = 0.284, Pending_hits = 57584, Reservation_fails = 136
L2_cache_bank[18]: Access = 119875, Miss = 34044, Miss_rate = 0.284, Pending_hits = 57560, Reservation_fails = 144
L2_cache_bank[19]: Access = 119918, Miss = 34051, Miss_rate = 0.284, Pending_hits = 57559, Reservation_fails = 150
L2_cache_bank[20]: Access = 120000, Miss = 34097, Miss_rate = 0.284, Pending_hits = 57553, Reservation_fails = 160
L2_cache_bank[21]: Access = 119924, Miss = 34065, Miss_rate = 0.284, Pending_hits = 57617, Reservation_fails = 137
L2_total_cache_accesses = 2637038
L2_total_cache_misses = 749194
L2_total_cache_miss_rate = 0.2841
L2_total_cache_pending_hits = 1265491
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28452
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1144166
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 674666
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 593881
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1847284
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 789502
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.040

icnt_total_pkts_mem_to_simt=5664922
icnt_total_pkts_simt_to_mem=4149482
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.43749
	minimum = 6
	maximum = 38
Network latency average = 9.20308
	minimum = 6
	maximum = 32
Slowest packet = 5129851
Flit latency average = 9.10658
	minimum = 6
	maximum = 32
Slowest flit = 9641864
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00170681
	minimum = 0.00145284 (at node 26)
	maximum = 0.00198067 (at node 30)
Accepted packet rate average = 0.00170681
	minimum = 0.00145284 (at node 26)
	maximum = 0.00198067 (at node 30)
Injected flit rate average = 0.00257232
	minimum = 0.00146703 (at node 26)
	maximum = 0.00394537 (at node 30)
Accepted flit rate average= 0.00257232
	minimum = 0.00194875 (at node 37)
	maximum = 0.00318349 (at node 20)
Injected packet length average = 1.50709
Accepted packet length average = 1.50709
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8941 (20 samples)
	minimum = 6 (20 samples)
	maximum = 95.15 (20 samples)
Network latency average = 10.0501 (20 samples)
	minimum = 6 (20 samples)
	maximum = 87.55 (20 samples)
Flit latency average = 9.84689 (20 samples)
	minimum = 6 (20 samples)
	maximum = 86.55 (20 samples)
Fragmentation average = 0.0262763 (20 samples)
	minimum = 0 (20 samples)
	maximum = 30.55 (20 samples)
Injected packet rate average = 0.0554601 (20 samples)
	minimum = 0.0492975 (20 samples)
	maximum = 0.0631374 (20 samples)
Accepted packet rate average = 0.0554601 (20 samples)
	minimum = 0.0492975 (20 samples)
	maximum = 0.0631374 (20 samples)
Injected flit rate average = 0.104382 (20 samples)
	minimum = 0.0744272 (20 samples)
	maximum = 0.142339 (20 samples)
Accepted flit rate average = 0.104382 (20 samples)
	minimum = 0.0949379 (20 samples)
	maximum = 0.11231 (20 samples)
Injected packet size average = 1.88212 (20 samples)
Accepted packet size average = 1.88212 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 21 min, 11 sec (4871 sec)
gpgpu_simulation_rate = 91285 (inst/sec)
gpgpu_simulation_rate = 1661 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 42374
gpu_sim_insn = 23073772
gpu_ipc =     544.5267
gpu_tot_sim_cycle = 8357492
gpu_tot_sim_insn = 467727280
gpu_tot_ipc =      55.9650
gpu_tot_issued_cta = 1376256
max_total_param_size = 0
gpu_stall_dramfull = 343829
gpu_stall_icnt2sh    = 153962
partiton_reqs_in_parallel = 932092
partiton_reqs_in_parallel_total    = 74606919
partiton_level_parallism =      21.9968
partiton_level_parallism_total  =       9.0385
partiton_reqs_in_parallel_util = 932092
partiton_reqs_in_parallel_util_total    = 74606919
gpu_sim_cycle_parition_util = 42374
gpu_tot_sim_cycle_parition_util    = 3406127
partiton_level_parallism_util =      21.9968
partiton_level_parallism_util_total  =      21.9049
partiton_replys_in_parallel = 198640
partiton_replys_in_parallel_total    = 2637038
L2_BW  =     444.3266 GB/Sec
L2_BW_total  =      32.1600 GB/Sec
gpu_total_sim_rate=91963

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16746444
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8192000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8190208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16740145
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8192000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16746444
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
41093, 40436, 40791, 40328, 40778, 40041, 40588, 39982, 40461, 39644, 40328, 39305, 40044, 38919, 39769, 38481, 39488, 38332, 38893, 37988, 38684, 37657, 38414, 37416, 38099, 37332, 37748, 37021, 37865, 36979, 37813, 36709, 
gpgpu_n_tot_thrd_icount = 983724672
gpgpu_n_tot_w_icount = 30741396
gpgpu_n_stall_shd_mem = 435225
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1978356
gpgpu_n_mem_write_global = 857070
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 31469556
gpgpu_n_store_insn = 13636595
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131072000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198247
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2417994	W0_Idle:136614132	W0_Scoreboard:26881596	W1:70524	W2:24	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:30670839	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15810480 {8:1976310,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59448720 {40:70635,72:786435,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120995440 {40:665590,72:1310720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6856560 {8:857070,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 368 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 8357491 
mrq_lat_table:394281 	25044 	36378 	67478 	131966 	197821 	269891 	128686 	73999 	7960 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1629797 	1048992 	137002 	12201 	1197 	94 	1924 	1930 	917 	1147 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	67 	2389792 	267027 	16767 	4987 	88919 	42242 	16812 	1099 	609 	1111 	81 	1922 	1927 	916 	1147 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1320453 	624401 	33493 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	332624 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1723 	415 	457 	103 	46 	52 	72 	28 	15 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    252924    251029    250851    249288    249272    249254    249239    250971    320136    251226    251110 
dram[1]:    250893    302185    253455    265729    278414    259490    258370    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    272532    251163    250990    251002    249086    249224    260207    249320    249392    250889    268845    251162 
dram[3]:    250997    251090    351336    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    277775    251160 
dram[4]:    251014    250920    250930    252197    271590    250937    258808    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    256776    250958    250948    250945    258819    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    294192    268906    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    254262    279005    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    283809    253772    275341    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    276142    253925    251064    250935    250929    250980    250943    249260    263281    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  6.740709  6.527061  5.703593  5.753580  5.763566  5.871451  6.735268  6.748639  5.805706  5.877043  5.448450  5.554332  6.141914  6.433391  5.424285  5.471459 
dram[1]:  6.365338  6.935169  5.533333  6.061257  5.715491  6.013732  6.568021  6.659213  5.580621  5.930763  5.549337  5.702723  6.137903  6.325680  5.266938  5.550714 
dram[2]:  6.105836  6.701799  5.426847  5.724681  5.923567  5.897781  6.375214  6.590106  5.453103  5.929921  5.248438  5.591852  6.166667  6.300000  5.216543  5.569275 
dram[3]:  6.648764  6.831146  5.505439  5.603245  5.672006  5.834769  6.437716  6.711452  5.735160  5.957278  5.592428  5.650187  5.907143  6.119967  5.304853  5.424983 
dram[4]:  6.279647  7.166360  5.417379  5.530909  5.476436  5.837774  6.522349  6.584805  5.708995  6.179803  5.508388  5.716452  5.986323  6.324278  5.423693  5.588066 
dram[5]:  6.620543  6.462871  5.385816  5.730015  5.686305  5.957600  6.587034  6.804029  5.835659  5.917647  5.358156  5.696604  5.956800  6.469512  5.304289  5.540656 
dram[6]:  6.389844  6.504564  5.272665  5.487346  5.787218  5.846698  6.604982  6.908922  5.545187  5.935331  5.261656  5.679458  6.174274  6.137789  5.447166  5.551675 
dram[7]:  6.315832  6.711588  5.321678  5.411388  5.628485  6.085925  6.554185  6.826287  5.624161  5.902897  5.430316  5.581481  5.956000  6.320034  5.402363  5.607942 
dram[8]:  6.268429  6.648258  5.323303  5.836154  5.821596  6.127572  6.474782  6.949485  5.427750  5.828173  5.405154  5.743707  5.947452  6.367836  5.375346  5.696992 
dram[9]:  6.562080  6.795830  5.600000  5.687360  6.003231  6.005650  6.733696  6.632471  5.647191  5.863142  5.515705  5.536264  6.084829  6.310491  5.529161  5.497527 
dram[10]:  6.367264  6.910698  5.445240  5.617994  5.793453  6.011309  6.386461  6.835780  5.426934  5.692771  5.655172  5.610245  5.974400  6.307952  5.215003  5.664964 
average row locality = 1333589/225593 = 5.911482
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4772      4786      4676      4684      4594      4595      4590      4590      4587      4597      4569      4572      4516      4505      4735      4726 
dram[1]:      4785      4780      4683      4674      4598      4591      4594      4589      4599      4592      4560      4559      4508      4506      4739      4735 
dram[2]:      4796      4784      4688      4682      4587      4597      4597      4599      4602      4588      4575      4570      4510      4504      4731      4731 
dram[3]:      4772      4779      4666      4668      4590      4595      4589      4595      4589      4589      4556      4566      4510      4518      4732      4740 
dram[4]:      4792      4779      4677      4664      4586      4597      4594      4593      4600      4585      4568      4561      4505      4513      4742      4742 
dram[5]:      4774      4788      4669      4662      4588      4598      4580      4582      4591      4594      4571      4569      4515      4501      4754      4741 
dram[6]:      4773      4787      4678      4659      4587      4592      4586      4594      4599      4582      4572      4570      4512      4511      4755      4747 
dram[7]:      4786      4785      4673      4667      4611      4591      4592      4592      4599      4591      4573      4562      4512      4507      4743      4739 
dram[8]:      4782      4788      4668      4664      4595      4595      4591      4594      4603      4590      4566      4556      4527      4513      4739      4742 
dram[9]:      4781      4780      4665      4668      4585      4598      4586      4589      4587      4586      4562      4568      4522      4522      4742      4742 
dram[10]:      4784      4780      4668      4675      4588      4591      4597      4601      4608      4600      4566      4565      4523      4519      4753      4740 
total reads: 815137
bank skew: 4796/4501 = 1.07
chip skew: 74158/74054 = 1.00
number of total write accesses:
dram[0]:      3027      3053      2944      2951      2841      2850      2839      2847      2943      2955      2988      2993      2928      2932      3038      3038 
dram[1]:      3038      3029      2953      2945      2855      2854      2841      2856      2946      2946      2976      2980      2925      2933      3035      3036 
dram[2]:      3050      3037      2953      2949      2853      2846      2862      2861      2956      2943      2988      2979      2927      2930      3026      3027 
dram[3]:      3027      3029      2926      2930      2846      2856      2853      2848      2947      2941      2977      2977      2933      2930      3029      3034 
dram[4]:      3045      3018      2929      2941      2851      2852      2848      2861      2953      2942      2984      2979      2936      2937      3041      3031 
dram[5]:      3025      3045      2925      2936      2844      2849      2837      2848      2937      2951      2984      2979      2931      2926      3038      3027 
dram[6]:      3029      3051      2941      2930      2838      2845      2838      2840      2948      2944      2989      2978      2928      2928      3029      3042 
dram[7]:      3033      3034      2937      2936      2858      2846      2847      2835      2943      2947      2986      2973      2933      2938      3031      3028 
dram[8]:      3041      3037      2939      2923      2845      2850      2855      2835      2947      2940      2985      2974      2943      2931      3023      3023 
dram[9]:      3041      3042      2923      2936      2847      2843      2848      2846      2952      2954      2989      2989      2938      2937      3032      3037 
dram[10]:      3035      3036      2939      2943      2845      2851      2856      2850      2968      2960      2978      2992      2945      2937      3033      3021 
total reads: 518452
bank skew: 3053/2835 = 1.08
chip skew: 47189/47082 = 1.00
average mf latency per bank:
dram[0]:        857       843       621       656       971       977       878       885       646       654       821       827       775       780       654       657
dram[1]:        831       842       630       630       980       971       875       885       682       647       834       838       780       777       655       661
dram[2]:        851       844       622       659       949       988       908       915       652       658       826       832       824       828       659       660
dram[3]:        829       838       622       640       956       952       907       897       648       659       825       836       817       828       650       701
dram[4]:        836       865       651       628      1001      1003       891       899       649       686       827       831       799       758       660       666
dram[5]:        828       844       625       629       995       997       889       897       646       655       791       800       749       756       664       666
dram[6]:        845       835       647       628      1006      1006       893       903       646       655       793       797       750       763       658       670
dram[7]:        850       853       622       630       995      1007       938       945       681       647       794       803       746       756       661       697
dram[8]:        836       820       634       643       995      1026       918       932       644       648       782       788       768       771       646       656
dram[9]:        799       815       637       653       999      1018       893       869       651       659       784       791       770       774       652       660
dram[10]:        802       868       637       627       970      1012       858       865       650       654       823       830       764       775       654       701
maximum mf latency per bank:
dram[0]:     127177    127184     63711     87266    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591    125572     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     87411    247672    247652    247626    247677     36149     27136    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     30954    123984    124021    127175    127163     36925    125209
dram[4]:     127164    127173     96748     63721    247683    247711    247602    247612     22097    125566    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     87488     63684    247686    247674    247577    247600     22076     33960    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587    125537     22059    123978    123968    127122    127158     36927    125190
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     31355     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926    125196
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6404667 n_nop=5920753 n_act=20336 n_pre=20320 n_req=121261 n_rd=296376 n_write=146882 bw_util=0.1384
n_activity=1130371 dram_eff=0.7843
bk0: 19088a 6156711i bk1: 19144a 6142046i bk2: 18704a 6154731i bk3: 18736a 6143463i bk4: 18376a 6158083i bk5: 18380a 6150501i bk6: 18360a 6171034i bk7: 18360a 6160209i bk8: 18348a 6169814i bk9: 18388a 6156619i bk10: 18276a 6154718i bk11: 18288a 6143348i bk12: 18064a 6157432i bk13: 18020a 6148788i bk14: 18940a 6149830i bk15: 18904a 6142285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41698
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6404667 n_nop=5920803 n_act=20350 n_pre=20334 n_req=121240 n_rd=296368 n_write=146812 bw_util=0.1384
n_activity=1128967 dram_eff=0.7851
bk0: 19140a 6152401i bk1: 19120a 6146068i bk2: 18732a 6148579i bk3: 18696a 6147477i bk4: 18392a 6160216i bk5: 18364a 6151953i bk6: 18376a 6169673i bk7: 18356a 6156322i bk8: 18396a 6168940i bk9: 18368a 6161085i bk10: 18240a 6150766i bk11: 18236a 6148658i bk12: 18032a 6158546i bk13: 18024a 6151022i bk14: 18956a 6147468i bk15: 18940a 6140642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39943
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6404667 n_nop=5919688 n_act=20726 n_pre=20710 n_req=121328 n_rd=296564 n_write=146979 bw_util=0.1385
n_activity=1133130 dram_eff=0.7829
bk0: 19184a 6145247i bk1: 19136a 6144380i bk2: 18752a 6148865i bk3: 18728a 6144818i bk4: 18348a 6161253i bk5: 18388a 6148086i bk6: 18388a 6166754i bk7: 18396a 6159229i bk8: 18408a 6161493i bk9: 18352a 6159316i bk10: 18300a 6147842i bk11: 18280a 6147798i bk12: 18040a 6159737i bk13: 18016a 6149388i bk14: 18924a 6148132i bk15: 18924a 6142548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40579
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6404667 n_nop=5920741 n_act=20537 n_pre=20521 n_req=121137 n_rd=296216 n_write=146652 bw_util=0.1383
n_activity=1128915 dram_eff=0.7846
bk0: 19088a 6157294i bk1: 19116a 6148403i bk2: 18664a 6154346i bk3: 18672a 6145036i bk4: 18360a 6158991i bk5: 18380a 6148147i bk6: 18356a 6168166i bk7: 18380a 6162577i bk8: 18356a 6168841i bk9: 18356a 6161619i bk10: 18224a 6153256i bk11: 18264a 6146558i bk12: 18040a 6158196i bk13: 18072a 6150628i bk14: 18928a 6152288i bk15: 18960a 6144569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39293
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6404667 n_nop=5920468 n_act=20500 n_pre=20484 n_req=121246 n_rd=296392 n_write=146823 bw_util=0.1384
n_activity=1129044 dram_eff=0.7851
bk0: 19168a 6147534i bk1: 19116a 6148954i bk2: 18708a 6153094i bk3: 18656a 6141391i bk4: 18344a 6158381i bk5: 18388a 6149383i bk6: 18376a 6167207i bk7: 18372a 6156053i bk8: 18400a 6166479i bk9: 18340a 6162554i bk10: 18272a 6150423i bk11: 18244a 6145367i bk12: 18020a 6156560i bk13: 18052a 6147358i bk14: 18968a 6150866i bk15: 18968a 6142052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4034
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6404667 n_nop=5920769 n_act=20470 n_pre=20454 n_req=121159 n_rd=296308 n_write=146666 bw_util=0.1383
n_activity=1132905 dram_eff=0.782
bk0: 19096a 6153636i bk1: 19152a 6144894i bk2: 18676a 6153817i bk3: 18648a 6149219i bk4: 18352a 6161795i bk5: 18392a 6152383i bk6: 18320a 6172214i bk7: 18328a 6163450i bk8: 18364a 6172814i bk9: 18376a 6160969i bk10: 18284a 6150920i bk11: 18276a 6148843i bk12: 18060a 6159411i bk13: 18004a 6154102i bk14: 19016a 6148111i bk15: 18964a 6144532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37399
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6404667 n_nop=5920237 n_act=20653 n_pre=20637 n_req=121202 n_rd=296416 n_write=146724 bw_util=0.1384
n_activity=1132030 dram_eff=0.7829
bk0: 19092a 6149844i bk1: 19148a 6139638i bk2: 18712a 6148582i bk3: 18636a 6142412i bk4: 18348a 6162704i bk5: 18368a 6150335i bk6: 18344a 6169024i bk7: 18376a 6166143i bk8: 18396a 6164561i bk9: 18328a 6158360i bk10: 18288a 6147962i bk11: 18280a 6143795i bk12: 18048a 6158681i bk13: 18044a 6149185i bk14: 19020a 6149239i bk15: 18988a 6143833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38913
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6404667 n_nop=5920206 n_act=20622 n_pre=20606 n_req=121228 n_rd=296492 n_write=146741 bw_util=0.1384
n_activity=1130825 dram_eff=0.7839
bk0: 19144a 6150474i bk1: 19140a 6146956i bk2: 18692a 6153321i bk3: 18668a 6142866i bk4: 18444a 6155019i bk5: 18364a 6150084i bk6: 18368a 6167459i bk7: 18368a 6163771i bk8: 18396a 6167481i bk9: 18364a 6162326i bk10: 18292a 6150980i bk11: 18248a 6146621i bk12: 18048a 6155276i bk13: 18028a 6150991i bk14: 18972a 6150011i bk15: 18956a 6145179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38402
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x800ffc80, atomic=0 1 entries : 0x7ff775627240 :  mf: uid=28297207, sid18:w08, part=8, addr=0x800ffce0, load , size=32, unknown  status = IN_PARTITION_DRAM (8357491), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6404667 n_nop=5920503 n_act=20488 n_pre=20473 n_req=121204 n_rd=296451 n_write=146752 bw_util=0.1384
n_activity=1131601 dram_eff=0.7833
bk0: 19128a 6150178i bk1: 19152a 6146709i bk2: 18672a 6155048i bk3: 18656a 6148774i bk4: 18380a 6159996i bk5: 18380a 6153260i bk6: 18364a 6168524i bk7: 18376a 6162094i bk8: 18412a 6165056i bk9: 18360a 6165029i bk10: 18264a 6150705i bk11: 18223a 6147020i bk12: 18108a 6157688i bk13: 18052a 6157120i bk14: 18956a 6152903i bk15: 18968a 6146102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37621
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6404667 n_nop=5920855 n_act=20321 n_pre=20305 n_req=121237 n_rd=296332 n_write=146854 bw_util=0.1384
n_activity=1129530 dram_eff=0.7847
bk0: 19124a 6151097i bk1: 19120a 6142263i bk2: 18660a 6155434i bk3: 18672a 6145068i bk4: 18340a 6163356i bk5: 18392a 6152503i bk6: 18344a 6170745i bk7: 18356a 6160242i bk8: 18348a 6164176i bk9: 18344a 6158950i bk10: 18248a 6149171i bk11: 18272a 6142478i bk12: 18088a 6160680i bk13: 18088a 6150666i bk14: 18968a 6152982i bk15: 18968a 6141440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39053
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6404667 n_nop=5919971 n_act=20590 n_pre=20574 n_req=121347 n_rd=296632 n_write=146900 bw_util=0.1385
n_activity=1131600 dram_eff=0.7839
bk0: 19136a 6150239i bk1: 19120a 6145645i bk2: 18672a 6149650i bk3: 18700a 6142172i bk4: 18352a 6164404i bk5: 18364a 6153137i bk6: 18388a 6164059i bk7: 18404a 6160243i bk8: 18432a 6162498i bk9: 18400a 6157661i bk10: 18264a 6151000i bk11: 18260a 6143852i bk12: 18092a 6157496i bk13: 18076a 6150784i bk14: 19012a 6152092i bk15: 18960a 6146416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40883

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128918, Miss = 37039, Miss_rate = 0.287, Pending_hits = 60563, Reservation_fails = 136
L2_cache_bank[1]: Access = 128989, Miss = 37055, Miss_rate = 0.287, Pending_hits = 60555, Reservation_fails = 215
L2_cache_bank[2]: Access = 128896, Miss = 37066, Miss_rate = 0.288, Pending_hits = 60445, Reservation_fails = 190
L2_cache_bank[3]: Access = 128849, Miss = 37026, Miss_rate = 0.287, Pending_hits = 60470, Reservation_fails = 196
L2_cache_bank[4]: Access = 128966, Miss = 37086, Miss_rate = 0.288, Pending_hits = 60450, Reservation_fails = 164
L2_cache_bank[5]: Access = 128875, Miss = 37055, Miss_rate = 0.288, Pending_hits = 60419, Reservation_fails = 181
L2_cache_bank[6]: Access = 128749, Miss = 37004, Miss_rate = 0.287, Pending_hits = 60459, Reservation_fails = 190
L2_cache_bank[7]: Access = 128820, Miss = 37050, Miss_rate = 0.288, Pending_hits = 60472, Reservation_fails = 156
L2_cache_bank[8]: Access = 128886, Miss = 37064, Miss_rate = 0.288, Pending_hits = 60468, Reservation_fails = 211
L2_cache_bank[9]: Access = 128826, Miss = 37034, Miss_rate = 0.287, Pending_hits = 60458, Reservation_fails = 134
L2_cache_bank[10]: Access = 128865, Miss = 37042, Miss_rate = 0.287, Pending_hits = 60451, Reservation_fails = 176
L2_cache_bank[11]: Access = 128875, Miss = 37035, Miss_rate = 0.287, Pending_hits = 60497, Reservation_fails = 173
L2_cache_bank[12]: Access = 128840, Miss = 37062, Miss_rate = 0.288, Pending_hits = 60385, Reservation_fails = 189
L2_cache_bank[13]: Access = 128890, Miss = 37042, Miss_rate = 0.287, Pending_hits = 60459, Reservation_fails = 194
L2_cache_bank[14]: Access = 128968, Miss = 37089, Miss_rate = 0.288, Pending_hits = 60437, Reservation_fails = 227
L2_cache_bank[15]: Access = 128825, Miss = 37034, Miss_rate = 0.287, Pending_hits = 60492, Reservation_fails = 166
L2_cache_bank[16]: Access = 128968, Miss = 37071, Miss_rate = 0.287, Pending_hits = 60533, Reservation_fails = 153
L2_cache_bank[17]: Access = 128859, Miss = 37042, Miss_rate = 0.287, Pending_hits = 60544, Reservation_fails = 136
L2_cache_bank[18]: Access = 128887, Miss = 37030, Miss_rate = 0.287, Pending_hits = 60523, Reservation_fails = 144
L2_cache_bank[19]: Access = 128948, Miss = 37053, Miss_rate = 0.287, Pending_hits = 60528, Reservation_fails = 151
L2_cache_bank[20]: Access = 129024, Miss = 37087, Miss_rate = 0.287, Pending_hits = 60514, Reservation_fails = 160
L2_cache_bank[21]: Access = 128955, Miss = 37071, Miss_rate = 0.287, Pending_hits = 60580, Reservation_fails = 137
L2_total_cache_accesses = 2835678
L2_total_cache_misses = 815137
L2_total_cache_miss_rate = 0.2875
L2_total_cache_pending_hits = 1330702
L2_total_cache_reservation_fails = 3779
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1209340
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 739840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 660643
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75281
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3779
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1978356
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 857070
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.043

icnt_total_pkts_mem_to_simt=6125706
icnt_total_pkts_simt_to_mem=4481229
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6005
	minimum = 6
	maximum = 68
Network latency average = 9.82787
	minimum = 6
	maximum = 65
Slowest packet = 5279520
Flit latency average = 8.98365
	minimum = 6
	maximum = 65
Slowest flit = 9824625
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937578
	minimum = 0.083414 (at node 11)
	maximum = 0.106731 (at node 42)
Accepted packet rate average = 0.0937578
	minimum = 0.083414 (at node 11)
	maximum = 0.106731 (at node 42)
Injected flit rate average = 0.187037
	minimum = 0.139299 (at node 11)
	maximum = 0.247339 (at node 42)
Accepted flit rate average= 0.187037
	minimum = 0.177554 (at node 46)
	maximum = 0.194971 (at node 22)
Injected packet length average = 1.99489
Accepted packet length average = 1.99489
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8801 (21 samples)
	minimum = 6 (21 samples)
	maximum = 93.8571 (21 samples)
Network latency average = 10.0395 (21 samples)
	minimum = 6 (21 samples)
	maximum = 86.4762 (21 samples)
Flit latency average = 9.80578 (21 samples)
	minimum = 6 (21 samples)
	maximum = 85.5238 (21 samples)
Fragmentation average = 0.025025 (21 samples)
	minimum = 0 (21 samples)
	maximum = 29.0952 (21 samples)
Injected packet rate average = 0.0572838 (21 samples)
	minimum = 0.0509221 (21 samples)
	maximum = 0.0652133 (21 samples)
Accepted packet rate average = 0.0572838 (21 samples)
	minimum = 0.0509221 (21 samples)
	maximum = 0.0652133 (21 samples)
Injected flit rate average = 0.108318 (21 samples)
	minimum = 0.0775164 (21 samples)
	maximum = 0.147339 (21 samples)
Accepted flit rate average = 0.108318 (21 samples)
	minimum = 0.098872 (21 samples)
	maximum = 0.116247 (21 samples)
Injected packet size average = 1.89091 (21 samples)
Accepted packet size average = 1.89091 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 24 min, 46 sec (5086 sec)
gpgpu_simulation_rate = 91963 (inst/sec)
gpgpu_simulation_rate = 1643 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 22 
gpu_sim_cycle = 1649415
gpu_sim_insn = 21023540
gpu_ipc =      12.7461
gpu_tot_sim_cycle = 10350618
gpu_tot_sim_insn = 488750820
gpu_tot_ipc =      47.2195
gpu_tot_issued_cta = 1441792
max_total_param_size = 0
gpu_stall_dramfull = 343829
gpu_stall_icnt2sh    = 154117
partiton_reqs_in_parallel = 36287130
partiton_reqs_in_parallel_total    = 75539011
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.8038
partiton_reqs_in_parallel_util = 36287130
partiton_reqs_in_parallel_util_total    = 75539011
gpu_sim_cycle_parition_util = 1649415
gpu_tot_sim_cycle_parition_util    = 3448501
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9357
partiton_replys_in_parallel = 78760
partiton_replys_in_parallel_total    = 2835678
L2_BW  =       4.5260 GB/Sec
L2_BW_total  =      26.6885 GB/Sec
gpu_total_sim_rate=76474

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17561324
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8716288
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8714496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17555025
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8716288
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17561324
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
42976, 42299, 42677, 42191, 42684, 41967, 42497, 41653, 42344, 41457, 42211, 40953, 41884, 40753, 41537, 40175, 41089, 40080, 40710, 39640, 40501, 39349, 40156, 39183, 39847, 39031, 39401, 38647, 39495, 38697, 39558, 38381, 
gpgpu_n_tot_thrd_icount = 1029618048
gpgpu_n_tot_w_icount = 32175564
gpgpu_n_stall_shd_mem = 435241
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2056100
gpgpu_n_mem_write_global = 858086
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 32530372
gpgpu_n_store_insn = 13637615
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 139460608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198263
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2565461	W0_Idle:209126910	W0_Scoreboard:45267069	W1:128208	W2:252	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:32047095	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16416112 {8:2052014,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59489360 {40:71651,72:786435,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 124025296 {40:741265,72:1310737,136:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6864688 {8:858086,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 372 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 10348325 
mrq_lat_table:410634 	25981 	36748 	67922 	134013 	197939 	269893 	128686 	73999 	7960 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1694378 	1062859 	137017 	12203 	1204 	111 	1942 	1977 	946 	1277 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	67 	2463453 	268191 	16772 	4987 	92537 	42242 	16816 	1112 	609 	1118 	98 	1940 	1974 	945 	1277 	300 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1380117 	642432 	33542 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	332624 	1016 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1925 	423 	460 	109 	50 	56 	80 	36 	35 	19 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    415408    355336    411793    250801    401158    412989    411825    356845    355432    411171    410898    420084    419660    411622    411834    251110 
dram[1]:    411492    410294    411410    320365    356038    431983    356128    411801    412843    413730    410782    410672    358133    411032    431494    251170 
dram[2]:    382479    411586    407655    412552    412830    415359    413097    411859    383623    412405    410631    337717    316820    421323    416474    359341 
dram[3]:    412174    382530    410883    410657    412443    412062    411018    413237    383805    356833    337754    382312    411070    385614    384150    401247 
dram[4]:    355000    411671    409522    413006    412954    401275    412317    411985    356044    356347    432206    410759    400933    412980    357604    356317 
dram[5]:    411183    382464    409590    411913    401116    406305    408896    413863    355391    411614    382358    382340    411710    250853    338583    384085 
dram[6]:    382469    412545    411704    413174    401476    265503    413050    401109    412260    386206    344726    410307    430711    411563    411807    402157 
dram[7]:    382187    382469    355494    410387    412954    409846    410242    411997    337443    412199    410660    410257    432677    408427    321252    412771 
dram[8]:    430384    413489    409607    412762    413951    432378    413045    265460    411618    410654    419160    365932    411621    409680    413311    356000 
dram[9]:    412738    382479    410674    412652    412843    319878    384614    356176    412284    383629    382147    382327    353829    414691    320632    337739 
dram[10]:    412394    412205    411085    251064    412593    410940    397473    411955    356587    412399    410638    382326    411707    410986    357437    411995 
average row accesses per activate:
dram[0]:  6.480722  6.239216  5.509259  5.492569  5.502183  5.608599  6.438193  6.501292  5.560320  5.688707  5.276289  5.340055  5.882399  6.093699  5.215984  5.274916 
dram[1]:  6.143963  6.600166  5.347826  5.793698  5.498185  5.786973  6.290939  6.332776  5.376404  5.649485  5.309986  5.491379  5.898279  6.062701  5.111399  5.314055 
dram[2]:  5.902222  6.435523  5.229939  5.472124  5.680451  5.698868  6.135222  6.333612  5.260780  5.666420  5.062005  5.438210  5.902897  6.052167  5.093264  5.410874 
dram[3]:  6.396440  6.483634  5.288554  5.370473  5.488727  5.609503  6.164629  6.470034  5.502516  5.740797  5.351748  5.422804  5.685478  5.904464  5.116158  5.248170 
dram[4]:  6.086590  6.879025  5.175486  5.315681  5.274250  5.655689  6.223684  6.340034  5.466192  5.963253  5.263555  5.450924  5.792467  6.104369  5.218626  5.357094 
dram[5]:  6.339471  6.183801  5.197573  5.509636  5.482584  5.730652  6.307693  6.529412  5.611315  5.711725  5.166442  5.462580  5.722517  6.166121  5.144805  5.376278 
dram[6]:  6.138867  6.287639  5.098945  5.278767  5.581051  5.634802  6.362869  6.553247  5.348675  5.712042  5.080132  5.455841  5.923017  5.886807  5.278557  5.343919 
dram[7]:  6.014394  6.411479  5.117218  5.199865  5.405849  5.827160  6.286190  6.533795  5.382022  5.651180  5.249829  5.376934  5.742574  6.012719  5.170157  5.452216 
dram[8]:  5.976674  6.383440  5.100924  5.570499  5.579764  5.832691  6.194763  6.753584  5.208702  5.555152  5.226994  5.507925  5.756079  6.069132  5.215894  5.497911 
dram[9]:  6.320860  6.490597  5.378057  5.510714  5.664420  5.783639  6.446627  6.375527  5.423213  5.605994  5.300622  5.336578  5.771516  6.056045  5.338295  5.331081 
dram[10]:  6.102229  6.601998  5.255782  5.443895  5.552535  5.730099  6.087480  6.519380  5.215447  5.479657  5.432221  5.419788  5.749240  6.063403  5.055591  5.451524 
average row locality = 1353860/238302 = 5.681278
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4841      4868      4751      4772      4673      4675      4668      4662      4666      4664      4651      4643      4588      4578      4818      4808 
dram[1]:      4867      4868      4758      4745      4678      4662      4681      4673      4669      4679      4640      4630      4576      4572      4817      4823 
dram[2]:      4879      4860      4766      4766      4662      4667      4674      4675      4685      4675      4648      4641      4576      4575      4803      4802 
dram[3]:      4844      4861      4750      4744      4661      4663      4667      4668      4669      4659      4632      4641      4587      4580      4816      4819 
dram[4]:      4864      4854      4761      4745      4668      4668      4676      4668      4682      4650      4642      4644      4566      4576      4821      4822 
dram[5]:      4857      4861      4745      4745      4668      4665      4662      4656      4661      4662      4645      4644      4581      4578      4843      4821 
dram[6]:      4853      4854      4750      4739      4663      4662      4659      4682      4678      4655      4646      4641      4579      4580      4836      4827 
dram[7]:      4870      4861      4753      4751      4686      4665      4666      4665      4676      4676      4643      4632      4573      4587      4829      4811 
dram[8]:      4867      4868      4752      4745      4671      4673      4673      4662      4673      4673      4644      4630      4596      4585      4815      4830 
dram[9]:      4862      4859      4737      4742      4670      4682      4661      4667      4666      4669      4642      4644      4602      4590      4821      4816 
dram[10]:      4866      4859      4751      4737      4669      4667      4682      4678      4688      4675      4637      4641      4587      4586      4837      4813 
total reads: 828588
bank skew: 4879/4566 = 1.07
chip skew: 75373/75261 = 1.00
number of total write accesses:
dram[0]:      3059      3087      2984      2989      2887      2891      2884      2886      2985      2993      3026      3036      2965      2966      3079      3078 
dram[1]:      3071      3072      2991      2978      2893      2890      2887      2901      2987      2993      3017      3014      2962      2970      3075      3079 
dram[2]:      3089      3075      2990      2988      2893      2884      2903      2900      3001      2986      3026      3016      2962      2966      3061      3060 
dram[3]:      3062      3062      2966      2968      2886      2893      2897      2889      2985      2982      3021      3016      2969      2960      3068      3069 
dram[4]:      3079      3050      2966      2984      2890      2888      2892      2902      2998      2977      3027      3020      2970      2969      3080      3069 
dram[5]:      3061      3079      2963      2974      2887      2888      2882      2892      2976      2986      3022      3020      2967      2957      3080      3066 
dram[6]:      3060      3081      2980      2968      2877      2883      2881      2887      2992      2982      3025      3019      2961      2961      3066      3082 
dram[7]:      3069      3070      2974      2976      2893      2887      2890      2875      2988      2987      3027      3014      2967      2977      3071      3062 
dram[8]:      3076      3073      2981      2959      2884      2892      2897      2875      2989      2982      3024      3015      2979      2965      3061      3065 
dram[9]:      3077      3079      2959      2973      2892      2883      2888      2888      2997      3000      3028      3030      2976      2974      3069      3074 
dram[10]:      3073      3070      2975      2977      2888      2891      2903      2891      3010      3002      3017      3028      2979      2969      3075      3059 
total reads: 525272
bank skew: 3089/2875 = 1.07
chip skew: 47807/47693 = 1.00
average mf latency per bank:
dram[0]:        859       845       634       695      1028      1052       890       885       671       667       850       828       795       823       678       682
dram[1]:        837       871       655       643      1000      1005       901       896       685       674       866       843       807       785       663       708
dram[2]:        877       860       627       727       948       999       918       915       659       664       826       845       851       849       681       712
dram[3]:        866       849       634       667       955       976       927       910       655       692       847       859       847       860       654       709
dram[4]:        838       869       708       664      1010      1015       910       899       679       720       828       844       811       762       708       695
dram[5]:        834       851       629       657      1017       997       912       917       676       659       798       804       750       783       713       679
dram[6]:        849       859       663       674      1052      1021       893       902       649       662       818       798       752       774       662       692
dram[7]:        856       864       626       634       995      1027       950       944       684       653       813       810       748       771       669       703
dram[8]:        865       856       648       647      1016      1058       928       957       648       653       815       814       776       792       650       714
dram[9]:        810       857       650       667       996      1039       913       873       654       674       799       830       797       797       687       698
dram[10]:        830       885       651       678       977      1010       872       879       683       679       834       839       784       804       683       704
maximum mf latency per bank:
dram[0]:     127177    127184     70523    113198    247678    247651    247680    247633     94008     71670    124032    124017    127110    127111    103428     71259
dram[1]:     127158    127202     93995     67024    247658    247650    247618    247591    125572     94010    124031    123994    194294    127120     40254    207352
dram[2]:     127171    127210     63703    177609    247672    247652    247626    247677     36149     27136    123970    124023    197098    127187     70776    207347
dram[3]:     177609    127167     67037    177608    247681    247680    247587    247607     28257    200570    123984    124021    127175    191499     36925    125209
dram[4]:     127164    127173    177608    113206    247683    247711    247602    247612    200570    200570    123999    123980    127151    127166    203133    200520
dram[5]:     127192    127188     63704    113203    247698    247671    247600    247592    200570     22077    123996    123955    127140    194299    207347     71110
dram[6]:     127193    177609     87488    177610    247686    247674    247577    247600     22076     33960    124005    123948    127155    127132     36918     71288
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587    125537     22059    123978    123968    127122    127158     40275    125190
dram[8]:     177609    127203     74884     63761    247671    247695    247610    247660     31355     22049    191498    191489    127144    127151     36894    200527
dram[9]:     127192    177609     67009     67009    247678    247689    247650    247656     22065     70073    124002    124003    197090    127149     75937    200528
dram[10]:     127188    127181     70553    177608    247676    247632    247636    247628    200570     93999    124004    124031    127133    127116     98785    125196
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9467388 n_nop=8973676 n_act=21515 n_pre=21499 n_req=123121 n_rd=301304 n_write=149394 bw_util=0.09521
n_activity=1172113 dram_eff=0.769
bk0: 19364a 9216613i bk1: 19472a 9201568i bk2: 19004a 9214334i bk3: 19088a 9202467i bk4: 18692a 9217131i bk5: 18700a 9209751i bk6: 18672a 9230412i bk7: 18648a 9220021i bk8: 18664a 9228937i bk9: 18656a 9216440i bk10: 18604a 9214279i bk11: 18572a 9202779i bk12: 18352a 9216893i bk13: 18312a 9208290i bk14: 19272a 9208961i bk15: 19232a 9201481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63609
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9467388 n_nop=8973658 n_act=21527 n_pre=21511 n_req=123118 n_rd=301352 n_write=149340 bw_util=0.09521
n_activity=1170250 dram_eff=0.7702
bk0: 19468a 9212168i bk1: 19472a 9205121i bk2: 19032a 9208317i bk3: 18980a 9207024i bk4: 18712a 9219645i bk5: 18648a 9211673i bk6: 18724a 9228905i bk7: 18692a 9215413i bk8: 18676a 9228412i bk9: 18716a 9219693i bk10: 18560a 9209830i bk11: 18520a 9208367i bk12: 18304a 9218223i bk13: 18288a 9210647i bk14: 19268a 9206935i bk15: 19292a 9199574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6241
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9467388 n_nop=8972905 n_act=21826 n_pre=21810 n_req=123154 n_rd=301416 n_write=149431 bw_util=0.09524
n_activity=1174217 dram_eff=0.7679
bk0: 19516a 9204830i bk1: 19440a 9204149i bk2: 19064a 9208268i bk3: 19064a 9203998i bk4: 18648a 9220511i bk5: 18668a 9207810i bk6: 18696a 9226434i bk7: 18700a 9218808i bk8: 18740a 9220797i bk9: 18700a 9218466i bk10: 18592a 9207507i bk11: 18564a 9207831i bk12: 18304a 9219361i bk13: 18300a 9209109i bk14: 19212a 9208129i bk15: 19208a 9202379i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62841
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9467388 n_nop=8973900 n_act=21684 n_pre=21668 n_req=122954 n_rd=301044 n_write=149092 bw_util=0.09509
n_activity=1170426 dram_eff=0.7692
bk0: 19376a 9217097i bk1: 19444a 9207844i bk2: 19000a 9213664i bk3: 18976a 9204451i bk4: 18644a 9218901i bk5: 18652a 9207747i bk6: 18668a 9227628i bk7: 18672a 9222355i bk8: 18676a 9228222i bk9: 18636a 9221265i bk10: 18528a 9212576i bk11: 18564a 9205908i bk12: 18348a 9217846i bk13: 18320a 9210776i bk14: 19264a 9211581i bk15: 19276a 9204218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61974
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9467388 n_nop=8973599 n_act=21651 n_pre=21635 n_req=123068 n_rd=301228 n_write=149275 bw_util=0.09517
n_activity=1170233 dram_eff=0.7699
bk0: 19456a 9207573i bk1: 19416a 9208804i bk2: 19044a 9212113i bk3: 18980a 9200567i bk4: 18672a 9217702i bk5: 18672a 9209100i bk6: 18704a 9226345i bk7: 18672a 9215554i bk8: 18728a 9225582i bk9: 18600a 9222516i bk10: 18568a 9209662i bk11: 18576a 9204501i bk12: 18264a 9216525i bk13: 18304a 9207463i bk14: 19284a 9210364i bk15: 19288a 9201102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6268
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9467388 n_nop=8973890 n_act=21600 n_pre=21584 n_req=122994 n_rd=301176 n_write=149138 bw_util=0.09513
n_activity=1173920 dram_eff=0.7672
bk0: 19428a 9213088i bk1: 19444a 9204483i bk2: 18980a 9213474i bk3: 18980a 9208725i bk4: 18672a 9221103i bk5: 18660a 9212144i bk6: 18648a 9231573i bk7: 18624a 9222862i bk8: 18644a 9232323i bk9: 18648a 9220817i bk10: 18580a 9210593i bk11: 18576a 9208054i bk12: 18324a 9219177i bk13: 18312a 9213773i bk14: 19372a 9207361i bk15: 19284a 9203972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60685
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9467388 n_nop=8973490 n_act=21773 n_pre=21757 n_req=123009 n_rd=301216 n_write=149152 bw_util=0.09514
n_activity=1172612 dram_eff=0.7681
bk0: 19412a 9209553i bk1: 19416a 9199683i bk2: 19000a 9208302i bk3: 18956a 9201821i bk4: 18652a 9222236i bk5: 18648a 9209950i bk6: 18636a 9228694i bk7: 18728a 9225034i bk8: 18712a 9223854i bk9: 18620a 9217900i bk10: 18584a 9207710i bk11: 18564a 9203434i bk12: 18316a 9218475i bk13: 18320a 9208930i bk14: 19344a 9208709i bk15: 19308a 9203191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61707
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9467388 n_nop=8973173 n_act=21813 n_pre=21797 n_req=123071 n_rd=301376 n_write=149229 bw_util=0.09519
n_activity=1172960 dram_eff=0.7683
bk0: 19480a 9209908i bk1: 19444a 9206589i bk2: 19012a 9212768i bk3: 19004a 9202180i bk4: 18744a 9214506i bk5: 18660a 9209586i bk6: 18664a 9227016i bk7: 18660a 9223343i bk8: 18704a 9226386i bk9: 18704a 9221437i bk10: 18572a 9210715i bk11: 18528a 9206059i bk12: 18292a 9215190i bk13: 18348a 9210388i bk14: 19316a 9209064i bk15: 19244a 9204944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61369
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9467388 n_nop=8973374 n_act=21671 n_pre=21655 n_req=123074 n_rd=301428 n_write=149260 bw_util=0.09521
n_activity=1173741 dram_eff=0.768
bk0: 19468a 9209443i bk1: 19472a 9206334i bk2: 19008a 9214169i bk3: 18980a 9208032i bk4: 18684a 9219303i bk5: 18692a 9212231i bk6: 18692a 9227914i bk7: 18648a 9222103i bk8: 18692a 9224590i bk9: 18692a 9224217i bk10: 18576a 9210260i bk11: 18520a 9206551i bk12: 18384a 9217527i bk13: 18340a 9216787i bk14: 19260a 9212715i bk15: 19320a 9205245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60845
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9467388 n_nop=8973708 n_act=21495 n_pre=21479 n_req=123117 n_rd=301320 n_write=149386 bw_util=0.09521
n_activity=1170414 dram_eff=0.7702
bk0: 19448a 9210817i bk1: 19436a 9201685i bk2: 18948a 9214835i bk3: 18968a 9204731i bk4: 18680a 9221908i bk5: 18728a 9211690i bk6: 18644a 9230467i bk7: 18668a 9219701i bk8: 18664a 9223423i bk9: 18676a 9217900i bk10: 18568a 9208476i bk11: 18576a 9201938i bk12: 18408a 9219863i bk13: 18360a 9210363i bk14: 19284a 9212443i bk15: 19264a 9201038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61806
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9467388 n_nop=8973044 n_act=21748 n_pre=21732 n_req=123180 n_rd=301492 n_write=149372 bw_util=0.09525
n_activity=1173233 dram_eff=0.7686
bk0: 19464a 9209529i bk1: 19436a 9205132i bk2: 19004a 9209204i bk3: 18948a 9202229i bk4: 18676a 9223646i bk5: 18668a 9212319i bk6: 18728a 9223273i bk7: 18712a 9219738i bk8: 18752a 9221716i bk9: 18700a 9217064i bk10: 18548a 9210631i bk11: 18564a 9203460i bk12: 18348a 9217488i bk13: 18344a 9210810i bk14: 19348a 9211500i bk15: 19252a 9205776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6304

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132490, Miss = 37656, Miss_rate = 0.284, Pending_hits = 63188, Reservation_fails = 136
L2_cache_bank[1]: Access = 132589, Miss = 37670, Miss_rate = 0.284, Pending_hits = 63122, Reservation_fails = 215
L2_cache_bank[2]: Access = 132477, Miss = 37686, Miss_rate = 0.284, Pending_hits = 63057, Reservation_fails = 190
L2_cache_bank[3]: Access = 132449, Miss = 37652, Miss_rate = 0.284, Pending_hits = 63045, Reservation_fails = 196
L2_cache_bank[4]: Access = 132531, Miss = 37693, Miss_rate = 0.284, Pending_hits = 63043, Reservation_fails = 164
L2_cache_bank[5]: Access = 132464, Miss = 37661, Miss_rate = 0.284, Pending_hits = 63015, Reservation_fails = 181
L2_cache_bank[6]: Access = 132355, Miss = 37626, Miss_rate = 0.284, Pending_hits = 63065, Reservation_fails = 190
L2_cache_bank[7]: Access = 132340, Miss = 37635, Miss_rate = 0.284, Pending_hits = 63076, Reservation_fails = 156
L2_cache_bank[8]: Access = 132482, Miss = 37680, Miss_rate = 0.284, Pending_hits = 63042, Reservation_fails = 211
L2_cache_bank[9]: Access = 132379, Miss = 37627, Miss_rate = 0.284, Pending_hits = 63037, Reservation_fails = 134
L2_cache_bank[10]: Access = 132447, Miss = 37662, Miss_rate = 0.284, Pending_hits = 63048, Reservation_fails = 176
L2_cache_bank[11]: Access = 132445, Miss = 37632, Miss_rate = 0.284, Pending_hits = 63046, Reservation_fails = 173
L2_cache_bank[12]: Access = 132414, Miss = 37664, Miss_rate = 0.284, Pending_hits = 62987, Reservation_fails = 189
L2_cache_bank[13]: Access = 132429, Miss = 37640, Miss_rate = 0.284, Pending_hits = 63064, Reservation_fails = 194
L2_cache_bank[14]: Access = 132570, Miss = 37696, Miss_rate = 0.284, Pending_hits = 62989, Reservation_fails = 227
L2_cache_bank[15]: Access = 132402, Miss = 37648, Miss_rate = 0.284, Pending_hits = 63063, Reservation_fails = 166
L2_cache_bank[16]: Access = 132562, Miss = 37691, Miss_rate = 0.284, Pending_hits = 63120, Reservation_fails = 153
L2_cache_bank[17]: Access = 132479, Miss = 37666, Miss_rate = 0.284, Pending_hits = 63134, Reservation_fails = 136
L2_cache_bank[18]: Access = 132490, Miss = 37661, Miss_rate = 0.284, Pending_hits = 63120, Reservation_fails = 144
L2_cache_bank[19]: Access = 132507, Miss = 37669, Miss_rate = 0.284, Pending_hits = 63137, Reservation_fails = 151
L2_cache_bank[20]: Access = 132659, Miss = 37717, Miss_rate = 0.284, Pending_hits = 63114, Reservation_fails = 160
L2_cache_bank[21]: Access = 132478, Miss = 37656, Miss_rate = 0.284, Pending_hits = 63133, Reservation_fails = 137
L2_total_cache_accesses = 2914438
L2_total_cache_misses = 828588
L2_total_cache_miss_rate = 0.2843
L2_total_cache_pending_hits = 1387645
L2_total_cache_reservation_fails = 3779
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1266283
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 753291
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 661659
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75281
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3779
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2056100
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 858086
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=6282263
icnt_total_pkts_simt_to_mem=4563045
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.688
	minimum = 6
	maximum = 37
Network latency average = 8.55012
	minimum = 6
	maximum = 32
Slowest packet = 5671502
Flit latency average = 8.54231
	minimum = 6
	maximum = 32
Slowest flit = 10607081
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000955006
	minimum = 0.00081726 (at node 15)
	maximum = 0.00110191 (at node 48)
Accepted packet rate average = 0.000955006
	minimum = 0.00081726 (at node 15)
	maximum = 0.00110191 (at node 48)
Injected flit rate average = 0.0014452
	minimum = 0.000839995 (at node 15)
	maximum = 0.00219138 (at node 48)
Accepted flit rate average= 0.0014452
	minimum = 0.00110676 (at node 35)
	maximum = 0.00174789 (at node 20)
Injected packet length average = 1.51329
Accepted packet length average = 1.51329
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7805 (22 samples)
	minimum = 6 (22 samples)
	maximum = 91.2727 (22 samples)
Network latency average = 9.9718 (22 samples)
	minimum = 6 (22 samples)
	maximum = 84 (22 samples)
Flit latency average = 9.74835 (22 samples)
	minimum = 6 (22 samples)
	maximum = 83.0909 (22 samples)
Fragmentation average = 0.0238875 (22 samples)
	minimum = 0 (22 samples)
	maximum = 27.7727 (22 samples)
Injected packet rate average = 0.0547234 (22 samples)
	minimum = 0.0486446 (22 samples)
	maximum = 0.0622991 (22 samples)
Accepted packet rate average = 0.0547234 (22 samples)
	minimum = 0.0486446 (22 samples)
	maximum = 0.0622991 (22 samples)
Injected flit rate average = 0.10346 (22 samples)
	minimum = 0.0740311 (22 samples)
	maximum = 0.140742 (22 samples)
Accepted flit rate average = 0.10346 (22 samples)
	minimum = 0.0944282 (22 samples)
	maximum = 0.111042 (22 samples)
Injected packet size average = 1.89061 (22 samples)
Accepted packet size average = 1.89061 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 46 min, 31 sec (6391 sec)
gpgpu_simulation_rate = 76474 (inst/sec)
gpgpu_simulation_rate = 1619 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 23: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 23 
gpu_sim_cycle = 43090
gpu_sim_insn = 23078842
gpu_ipc =     535.5963
gpu_tot_sim_cycle = 10615858
gpu_tot_sim_insn = 511829662
gpu_tot_ipc =      48.2137
gpu_tot_issued_cta = 1507328
max_total_param_size = 0
gpu_stall_dramfull = 343898
gpu_stall_icnt2sh    = 168737
partiton_reqs_in_parallel = 947911
partiton_reqs_in_parallel_total    = 111826141
partiton_level_parallism =      21.9984
partiton_level_parallism_total  =      10.6232
partiton_reqs_in_parallel_util = 947911
partiton_reqs_in_parallel_util_total    = 111826141
gpu_sim_cycle_parition_util = 43090
gpu_tot_sim_cycle_parition_util    = 5097916
partiton_level_parallism_util =      21.9984
partiton_level_parallism_util_total  =      21.9362
partiton_replys_in_parallel = 200614
partiton_replys_in_parallel_total    = 2914438
L2_BW  =     441.2856 GB/Sec
L2_BW_total  =      27.8128 GB/Sec
gpu_total_sim_rate=77385

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18353765
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8978432
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8976640
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18347466
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8978432
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18353765
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
45013, 44282, 44654, 44189, 44694, 43909, 44468, 43684, 44334, 43401, 44236, 42942, 43894, 42751, 43514, 42179, 43052, 42084, 42666, 41617, 42511, 41333, 42172, 41187, 41803, 41008, 41384, 40657, 41526, 40674, 41487, 40331, 
gpgpu_n_tot_thrd_icount = 1078237120
gpgpu_n_tot_w_icount = 33694910
gpgpu_n_stall_shd_mem = 435241
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2187172
gpgpu_n_mem_write_global = 927628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 34627524
gpgpu_n_store_insn = 14690259
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 143654912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198263
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2615664	W0_Idle:209135787	W0_Scoreboard:46357091	W1:140040	W2:438	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:33554423	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17464688 {8:2183086,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 64368736 {40:75640,72:851988,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 133462480 {40:741265,72:1441809,136:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7421024 {8:927628,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 364 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 10615857 
mrq_lat_table:432000 	28307 	40269 	74433 	146287 	218072 	292584 	136775 	75187 	8018 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1789214 	1167032 	138622 	12203 	1204 	111 	1942 	1977 	946 	1277 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	72 	2643493 	288313 	17219 	4987 	92537 	42242 	16816 	1112 	609 	1118 	98 	1940 	1974 	945 	1277 	300 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1463807 	687230 	36126 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	332624 	70558 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1984 	451 	460 	109 	50 	56 	80 	36 	35 	19 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    415408    355336    411793    250801    401158    412989    411825    356845    355432    411171    410898    420084    419660    411622    411834    251110 
dram[1]:    411492    410294    411410    320365    356038    431983    356128    411801    412843    413730    410782    410672    358133    411032    431494    251170 
dram[2]:    382479    411586    407655    412552    412830    415359    413097    411859    383623    412405    410631    337717    316820    421323    416474    359341 
dram[3]:    412174    382530    410883    410657    412443    412062    411018    413237    383805    356833    337754    382312    411070    385614    384150    401247 
dram[4]:    355000    411671    409522    413006    412954    401275    412317    411985    356044    356347    432206    410759    400933    412980    357604    356317 
dram[5]:    411183    382464    409590    411913    401116    406305    408896    413863    355391    411614    382358    382340    411710    250853    338583    384085 
dram[6]:    382469    412545    411704    413174    401476    265503    413050    401109    412260    386206    344726    410307    430711    411563    411807    402157 
dram[7]:    382187    382469    355494    410387    412954    409846    410242    411997    337443    412199    410660    410257    432677    408427    321252    412771 
dram[8]:    430384    413489    409607    412762    413951    432378    413045    265460    411618    410654    419160    365932    411621    409680    413311    356000 
dram[9]:    412738    382479    410674    412652    412843    319878    384614    356176    412284    383629    382147    382327    353829    414691    320632    337739 
dram[10]:    412394    412205    411085    251064    412593    410940    397473    411955    356587    412399    410638    382326    411707    410986    357437    411995 
average row accesses per activate:
dram[0]:  6.116883  5.931202  5.294569  5.262160  5.306483  5.452221  6.041760  6.151216  5.342671  5.530324  5.076543  5.196970  5.616771  5.790265  5.026706  5.132075 
dram[1]:  5.774237  6.261221  5.134568  5.579124  5.267359  5.564949  6.008154  5.994096  5.206853  5.479653  5.091698  5.261539  5.552433  5.746988  4.988201  5.151552 
dram[2]:  5.619987  6.160145  5.059002  5.218318  5.475034  5.448253  5.810443  5.988930  5.070769  5.477303  4.920455  5.268121  5.665035  5.744500  4.920700  5.252337 
dram[3]:  6.065856  6.117901  5.085329  5.231013  5.231117  5.361773  5.884531  6.187452  5.264272  5.554127  5.142768  5.264272  5.384717  5.577824  4.930572  5.080529 
dram[4]:  5.757104  6.456207  4.957587  5.163546  5.128726  5.480081  5.839568  6.037975  5.250000  5.768310  5.045956  5.228081  5.561512  5.753901  5.021352  5.137910 
dram[5]:  5.990134  5.848214  5.081381  5.346030  5.287394  5.499321  5.934018  6.227343  5.376802  5.479947  4.988471  5.252396  5.464599  5.786991  4.962033  5.182598 
dram[6]:  5.775663  5.860385  4.988547  5.102406  5.378162  5.448554  5.995549  6.242121  5.128509  5.469646  4.919857  5.237094  5.598480  5.627955  5.071856  5.169409 
dram[7]:  5.715917  6.025496  4.926960  5.050031  5.219011  5.569072  5.953744  6.236111  5.180328  5.441799  5.056407  5.226896  5.510551  5.710267  4.960727  5.282500 
dram[8]:  5.714094  6.014852  4.950359  5.339574  5.369608  5.542037  5.898983  6.351648  5.052923  5.372870  5.022589  5.296966  5.522418  5.765459  5.021985  5.258385 
dram[9]:  5.922756  6.162201  5.120422  5.288818  5.430202  5.535153  6.114048  6.142205  5.242192  5.348732  5.062192  5.178841  5.427619  5.788160  5.136529  5.180037 
dram[10]:  5.767253  6.248529  5.069725  5.254914  5.357804  5.576446  5.864162  6.254615  5.051502  5.266922  5.158192  5.219759  5.475388  5.803865  4.919861  5.260436 
average row locality = 1452020/266588 = 5.446682
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5228      5253      5127      5149      5046      5050      5044      5038      5040      5037      5020      5017      4959      4945      5204      5179 
dram[1]:      5258      5256      5143      5129      5051      5037      5051      5048      5043      5050      5015      5005      4950      4945      5199      5204 
dram[2]:      5269      5246      5148      5146      5040      5041      5049      5045      5060      5044      5019      5015      4950      4944      5188      5185 
dram[3]:      5233      5251      5134      5118      5037      5035      5039      5040      5043      5038      5010      5014      4958      4951      5196      5199 
dram[4]:      5251      5240      5144      5120      5035      5047      5054      5042      5057      5031      5021      5019      4942      4948      5206      5204 
dram[5]:      5245      5246      5119      5126      5038      5037      5038      5037      5045      5034      5015      5017      4950      4948      5224      5207 
dram[6]:      5239      5244      5127      5120      5036      5041      5033      5060      5053      5032      5017      5016      4950      4952      5215      5215 
dram[7]:      5257      5248      5136      5127      5054      5036      5045      5039      5050      5055      5023      5009      4947      4957      5206      5196 
dram[8]:      5254      5253      5132      5127      5042      5048      5048      5037      5048      5045      5019      5003      4968      4958      5201      5211 
dram[9]:      5251      5246      5118      5122      5041      5055      5037      5032      5046      5043      5013      5018      4972      4962      5208      5201 
dram[10]:      5258      5243      5131      5119      5044      5040      5054      5056      5059      5057      5011      5021      4959      4957      5216      5201 
total reads: 895012
bank skew: 5269/4942 = 1.07
chip skew: 81426/81296 = 1.00
number of total write accesses:
dram[0]:      3250      3282      3159      3181      3057      3052      3058      3057      3161      3170      3204      3215      3146      3144      3266      3253 
dram[1]:      3259      3253      3175      3156      3066      3060      3054      3074      3163      3164      3203      3203      3151      3164      3256      3260 
dram[2]:      3279      3255      3169      3172      3074      3066      3074      3070      3180      3161      3208      3198      3151      3150      3251      3245 
dram[3]:      3241      3259      3150      3147      3066      3072      3064      3047      3164      3171      3203      3193      3146      3148      3255      3255 
dram[4]:      3258      3237      3155      3152      3053      3069      3063      3067      3175      3160      3214      3210      3150      3165      3260      3253 
dram[5]:      3255      3269      3123      3155      3057      3058      3056      3071      3160      3164      3206      3203      3154      3148      3271      3251 
dram[6]:      3257      3277      3149      3151      3042      3061      3049      3061      3168      3167      3209      3201      3151      3141      3255      3268 
dram[7]:      3254      3260      3161      3150      3072      3067      3064      3043      3166      3173      3224      3192      3148      3163      3257      3256 
dram[8]:      3260      3252      3145      3144      3050      3060      3069      3055      3163      3154      3208      3202      3161      3154      3251      3255 
dram[9]:      3260      3264      3131      3155      3050      3054      3058      3045      3179      3178      3208      3206      3164      3153      3257      3258 
dram[10]:      3266      3255      3158      3168      3057      3057      3062      3075      3180      3191      3206      3221      3161      3151      3256      3242 
total reads: 557008
bank skew: 3282/3042 = 1.08
chip skew: 50706/50581 = 1.00
average mf latency per bank:
dram[0]:        835       822       626       682       992      1016       863       860       659       656       827       806       775       801       666       671
dram[1]:        815       847       644       635       966       971       874       870       673       663       840       820       786       765       652       695
dram[2]:        854       837       618       711       917       965       890       888       648       654       805       822       827       826       668       698
dram[3]:        842       826       625       656       923       943       900       884       644       680       823       836       823       835       644       695
dram[4]:        816       844       693       653       976       978       881       873       667       705       805       821       790       744       694       682
dram[5]:        812       827       622       646       983       964       883       888       663       648       778       783       733       764       698       666
dram[6]:        826       835       652       661      1015       985       867       875       639       652       796       778       734       756       651       680
dram[7]:        833       839       618       627       961       992       920       914       672       643       791       790       731       753       659       689
dram[8]:        841       833       638       637       981      1021       900       925       638       644       793       793       756       772       638       700
dram[9]:        789       833       639       656       964      1003       884       849       642       662       778       809       776       777       674       686
dram[10]:        808       860       640       666       945       977       848       854       672       666       810       814       765       784       671       691
maximum mf latency per bank:
dram[0]:     127177    127184     70523    113198    247678    247651    247680    247633     94008     71670    124032    124017    127110    127111    103428     71259
dram[1]:     127158    127202     93995     67024    247658    247650    247618    247591    125572     94010    124031    123994    194294    127120     40254    207352
dram[2]:     127171    127210     63703    177609    247672    247652    247626    247677     36149     27136    123970    124023    197098    127187     70776    207347
dram[3]:     177609    127167     67037    177608    247681    247680    247587    247607     28257    200570    123984    124021    127175    191499     36925    125209
dram[4]:     127164    127173    177608    113206    247683    247711    247602    247612    200570    200570    123999    123980    127151    127166    203133    200520
dram[5]:     127192    127188     63704    113203    247698    247671    247600    247592    200570     22077    123996    123955    127140    194299    207347     71110
dram[6]:     127193    177609     87488    177610    247686    247674    247577    247600     22076     33960    124005    123948    127155    127132     36918     71288
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587    125537     22059    123978    123968    127122    127158     40275    125190
dram[8]:     177609    127203     74884     63761    247671    247695    247610    247660     31355     22049    191498    191489    127144    127151     36894    200527
dram[9]:     127192    177609     67009     67009    247678    247689    247650    247656     22065     70073    124002    124003    197090    127149     75937    200528
dram[10]:     127188    127181     70553    177608    247676    247632    247636    247628    200570     93999    124004    124031    127133    127116     98785    125196
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x800fff80, atomic=0 1 entries : 0x7ff7604a19e0 :  mf: uid=31008891, sid13:w25, part=0, addr=0x800fffe0, load , size=32, unknown  status = IN_PARTITION_DRAM (10615857), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9547398 n_nop=9013600 n_act=24035 n_pre=24019 n_req=131991 n_rd=325342 n_write=160402 bw_util=0.1018
n_activity=1250888 dram_eff=0.7766
bk0: 20912a 9270786i bk1: 21012a 9255286i bk2: 20508a 9271074i bk3: 20596a 9255923i bk4: 20184a 9273579i bk5: 20200a 9266477i bk6: 20176a 9284742i bk7: 20152a 9275840i bk8: 20160a 9284225i bk9: 20148a 9271894i bk10: 20080a 9270234i bk11: 20066a 9258252i bk12: 19836a 9272085i bk13: 19780a 9264987i bk14: 20816a 9261578i bk15: 20716a 9257645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71172
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9547398 n_nop=9013299 n_act=24096 n_pre=24080 n_req=132045 n_rd=325536 n_write=160387 bw_util=0.1018
n_activity=1249075 dram_eff=0.7781
bk0: 21032a 9264376i bk1: 21024a 9258103i bk2: 20572a 9262085i bk3: 20516a 9261895i bk4: 20204a 9274422i bk5: 20148a 9265115i bk6: 20204a 9285861i bk7: 20192a 9270098i bk8: 20172a 9283556i bk9: 20200a 9274285i bk10: 20060a 9265213i bk11: 20020a 9261927i bk12: 19800a 9270718i bk13: 19780a 9264387i bk14: 20796a 9263500i bk15: 20816a 9254284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70315
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9547398 n_nop=9012497 n_act=24375 n_pre=24359 n_req=132092 n_rd=325556 n_write=160611 bw_util=0.1018
n_activity=1253012 dram_eff=0.776
bk0: 21076a 9256855i bk1: 20984a 9258862i bk2: 20592a 9263045i bk3: 20584a 9256980i bk4: 20160a 9275053i bk5: 20164a 9261193i bk6: 20196a 9281258i bk7: 20180a 9274560i bk8: 20240a 9274057i bk9: 20176a 9273732i bk10: 20076a 9262820i bk11: 20060a 9262185i bk12: 19800a 9274757i bk13: 19776a 9263246i bk14: 20752a 9259701i bk15: 20740a 9257172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71291
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9547398 n_nop=9013493 n_act=24270 n_pre=24254 n_req=131877 n_rd=325184 n_write=160197 bw_util=0.1017
n_activity=1249315 dram_eff=0.777
bk0: 20932a 9271815i bk1: 21004a 9260308i bk2: 20536a 9266277i bk3: 20472a 9260819i bk4: 20148a 9273861i bk5: 20140a 9261187i bk6: 20156a 9284399i bk7: 20160a 9279980i bk8: 20172a 9282919i bk9: 20152a 9275512i bk10: 20040a 9267569i bk11: 20056a 9262011i bk12: 19832a 9272483i bk13: 19804a 9266834i bk14: 20784a 9265406i bk15: 20796a 9259354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69707
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9547398 n_nop=9013139 n_act=24249 n_pre=24233 n_req=132002 n_rd=325444 n_write=160333 bw_util=0.1018
n_activity=1248998 dram_eff=0.7779
bk0: 21004a 9261991i bk1: 20960a 9263002i bk2: 20576a 9263173i bk3: 20480a 9256861i bk4: 20140a 9275327i bk5: 20188a 9263018i bk6: 20216a 9280998i bk7: 20168a 9271324i bk8: 20228a 9281134i bk9: 20124a 9277417i bk10: 20084a 9262301i bk11: 20076a 9258878i bk12: 19768a 9273438i bk13: 19792a 9260780i bk14: 20824a 9265725i bk15: 20816a 9256090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69925
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9547398 n_nop=9013490 n_act=24176 n_pre=24160 n_req=131927 n_rd=325304 n_write=160268 bw_util=0.1017
n_activity=1252713 dram_eff=0.7752
bk0: 20980a 9265274i bk1: 20984a 9258080i bk2: 20476a 9270716i bk3: 20504a 9263979i bk4: 20152a 9277979i bk5: 20148a 9268021i bk6: 20152a 9286529i bk7: 20148a 9275957i bk8: 20180a 9286123i bk9: 20136a 9276437i bk10: 20060a 9266592i bk11: 20068a 9262281i bk12: 19800a 9275082i bk13: 19792a 9268304i bk14: 20896a 9259570i bk15: 20828a 9258013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68061
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9547398 n_nop=9012940 n_act=24382 n_pre=24366 n_req=131957 n_rd=325400 n_write=160310 bw_util=0.1017
n_activity=1251433 dram_eff=0.7762
bk0: 20956a 9262455i bk1: 20976a 9252523i bk2: 20508a 9263914i bk3: 20480a 9254804i bk4: 20144a 9279506i bk5: 20164a 9263841i bk6: 20132a 9283730i bk7: 20240a 9278577i bk8: 20212a 9278011i bk9: 20128a 9272092i bk10: 20068a 9262557i bk11: 20064a 9259045i bk12: 19800a 9273550i bk13: 19808a 9263776i bk14: 20860a 9263882i bk15: 20860a 9255151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69419
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9547398 n_nop=9012697 n_act=24389 n_pre=24373 n_req=132035 n_rd=325540 n_write=160399 bw_util=0.1018
n_activity=1251740 dram_eff=0.7764
bk0: 21028a 9262143i bk1: 20992a 9258072i bk2: 20544a 9265524i bk3: 20508a 9257283i bk4: 20216a 9270603i bk5: 20144a 9262977i bk6: 20180a 9280637i bk7: 20156a 9278510i bk8: 20200a 9280230i bk9: 20220a 9274921i bk10: 20092a 9262428i bk11: 20036a 9259620i bk12: 19788a 9271294i bk13: 19828a 9264298i bk14: 20824a 9261159i bk15: 20784a 9257806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69694
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9547398 n_nop=9013051 n_act=24255 n_pre=24239 n_req=131977 n_rd=325576 n_write=160277 bw_util=0.1018
n_activity=1252491 dram_eff=0.7758
bk0: 21016a 9264132i bk1: 21012a 9261818i bk2: 20528a 9269961i bk3: 20508a 9260792i bk4: 20168a 9275791i bk5: 20192a 9267444i bk6: 20192a 9282785i bk7: 20148a 9275657i bk8: 20192a 9280138i bk9: 20180a 9280715i bk10: 20076a 9264814i bk11: 20012a 9259875i bk12: 19872a 9273904i bk13: 19832a 9271961i bk14: 20804a 9268431i bk15: 20844a 9258424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68353
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9547398 n_nop=9013477 n_act=24088 n_pre=24072 n_req=131985 n_rd=325460 n_write=160301 bw_util=0.1018
n_activity=1249108 dram_eff=0.7778
bk0: 21004a 9264610i bk1: 20984a 9256881i bk2: 20472a 9269866i bk3: 20488a 9259353i bk4: 20164a 9278819i bk5: 20220a 9267316i bk6: 20148a 9286865i bk7: 20128a 9276826i bk8: 20184a 9279670i bk9: 20172a 9273631i bk10: 20052a 9264216i bk11: 20072a 9258379i bk12: 19888a 9275021i bk13: 19848a 9267285i bk14: 20832a 9266027i bk15: 20804a 9256215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68531
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9547398 n_nop=9012710 n_act=24274 n_pre=24258 n_req=132132 n_rd=325704 n_write=160452 bw_util=0.1018
n_activity=1252025 dram_eff=0.7766
bk0: 21032a 9263136i bk1: 20972a 9259920i bk2: 20524a 9261797i bk3: 20476a 9254558i bk4: 20176a 9278935i bk5: 20160a 9268609i bk6: 20216a 9280705i bk7: 20224a 9274478i bk8: 20236a 9278893i bk9: 20228a 9269489i bk10: 20044a 9262862i bk11: 20084a 9256418i bk12: 19836a 9272784i bk13: 19828a 9266339i bk14: 20864a 9266028i bk15: 20804a 9260840i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71022

========= L2 cache stats =========
L2_cache_bank[0]: Access = 141614, Miss = 40668, Miss_rate = 0.287, Pending_hits = 66136, Reservation_fails = 136
L2_cache_bank[1]: Access = 141704, Miss = 40668, Miss_rate = 0.287, Pending_hits = 66066, Reservation_fails = 215
L2_cache_bank[2]: Access = 141601, Miss = 40710, Miss_rate = 0.287, Pending_hits = 66016, Reservation_fails = 190
L2_cache_bank[3]: Access = 141571, Miss = 40674, Miss_rate = 0.287, Pending_hits = 65999, Reservation_fails = 196
L2_cache_bank[4]: Access = 141665, Miss = 40723, Miss_rate = 0.287, Pending_hits = 65999, Reservation_fails = 164
L2_cache_bank[5]: Access = 141581, Miss = 40666, Miss_rate = 0.287, Pending_hits = 65970, Reservation_fails = 182
L2_cache_bank[6]: Access = 141463, Miss = 40650, Miss_rate = 0.287, Pending_hits = 66030, Reservation_fails = 190
L2_cache_bank[7]: Access = 141469, Miss = 40646, Miss_rate = 0.287, Pending_hits = 66031, Reservation_fails = 156
L2_cache_bank[8]: Access = 141601, Miss = 40710, Miss_rate = 0.287, Pending_hits = 65997, Reservation_fails = 211
L2_cache_bank[9]: Access = 141486, Miss = 40651, Miss_rate = 0.287, Pending_hits = 65998, Reservation_fails = 134
L2_cache_bank[10]: Access = 141589, Miss = 40674, Miss_rate = 0.287, Pending_hits = 65999, Reservation_fails = 176
L2_cache_bank[11]: Access = 141548, Miss = 40652, Miss_rate = 0.287, Pending_hits = 66003, Reservation_fails = 174
L2_cache_bank[12]: Access = 141503, Miss = 40670, Miss_rate = 0.287, Pending_hits = 65944, Reservation_fails = 189
L2_cache_bank[13]: Access = 141557, Miss = 40680, Miss_rate = 0.287, Pending_hits = 66031, Reservation_fails = 194
L2_cache_bank[14]: Access = 141702, Miss = 40718, Miss_rate = 0.287, Pending_hits = 65940, Reservation_fails = 227
L2_cache_bank[15]: Access = 141541, Miss = 40667, Miss_rate = 0.287, Pending_hits = 66013, Reservation_fails = 166
L2_cache_bank[16]: Access = 141657, Miss = 40712, Miss_rate = 0.287, Pending_hits = 66083, Reservation_fails = 153
L2_cache_bank[17]: Access = 141604, Miss = 40682, Miss_rate = 0.287, Pending_hits = 66083, Reservation_fails = 136
L2_cache_bank[18]: Access = 141606, Miss = 40686, Miss_rate = 0.287, Pending_hits = 66079, Reservation_fails = 144
L2_cache_bank[19]: Access = 141604, Miss = 40679, Miss_rate = 0.287, Pending_hits = 66100, Reservation_fails = 151
L2_cache_bank[20]: Access = 141770, Miss = 40732, Miss_rate = 0.287, Pending_hits = 66067, Reservation_fails = 160
L2_cache_bank[21]: Access = 141616, Miss = 40694, Miss_rate = 0.287, Pending_hits = 66099, Reservation_fails = 137
L2_total_cache_accesses = 3115052
L2_total_cache_misses = 895012
L2_total_cache_miss_rate = 0.2873
L2_total_cache_pending_hits = 1452683
L2_total_cache_reservation_fails = 3781
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37828
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1331168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 818176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 729509
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121299
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 76820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3781
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2187172
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 927628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=6745021
icnt_total_pkts_simt_to_mem=4898754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.3904
	minimum = 6
	maximum = 58
Network latency average = 9.68111
	minimum = 6
	maximum = 49
Slowest packet = 5829027
Flit latency average = 8.85899
	minimum = 6
	maximum = 48
Slowest flit = 11332545
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0931161
	minimum = 0.0827705 (at node 0)
	maximum = 0.106083 (at node 38)
Accepted packet rate average = 0.0931161
	minimum = 0.0827705 (at node 0)
	maximum = 0.106083 (at node 38)
Injected flit rate average = 0.185306
	minimum = 0.138342 (at node 0)
	maximum = 0.244355 (at node 38)
Accepted flit rate average= 0.185306
	minimum = 0.176356 (at node 40)
	maximum = 0.192381 (at node 12)
Injected packet length average = 1.99006
Accepted packet length average = 1.99006
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7635 (23 samples)
	minimum = 6 (23 samples)
	maximum = 89.8261 (23 samples)
Network latency average = 9.95916 (23 samples)
	minimum = 6 (23 samples)
	maximum = 82.4783 (23 samples)
Flit latency average = 9.70968 (23 samples)
	minimum = 6 (23 samples)
	maximum = 81.5652 (23 samples)
Fragmentation average = 0.0228489 (23 samples)
	minimum = 0 (23 samples)
	maximum = 26.5652 (23 samples)
Injected packet rate average = 0.0563926 (23 samples)
	minimum = 0.0501283 (23 samples)
	maximum = 0.0642028 (23 samples)
Accepted packet rate average = 0.0563926 (23 samples)
	minimum = 0.0501283 (23 samples)
	maximum = 0.0642028 (23 samples)
Injected flit rate average = 0.107019 (23 samples)
	minimum = 0.0768272 (23 samples)
	maximum = 0.145247 (23 samples)
Accepted flit rate average = 0.107019 (23 samples)
	minimum = 0.0979902 (23 samples)
	maximum = 0.114579 (23 samples)
Injected packet size average = 1.89775 (23 samples)
Accepted packet size average = 1.89775 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 50 min, 14 sec (6614 sec)
gpgpu_simulation_rate = 77385 (inst/sec)
gpgpu_simulation_rate = 1605 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 24: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 24 
gpu_sim_cycle = 34699
gpu_sim_insn = 21075254
gpu_ipc =     607.3735
gpu_tot_sim_cycle = 10872707
gpu_tot_sim_insn = 532904916
gpu_tot_ipc =      49.0131
gpu_tot_issued_cta = 1572864
max_total_param_size = 0
gpu_stall_dramfull = 343898
gpu_stall_icnt2sh    = 168765
partiton_reqs_in_parallel = 763378
partiton_reqs_in_parallel_total    = 112774052
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.4424
partiton_reqs_in_parallel_util = 763378
partiton_reqs_in_parallel_util_total    = 112774052
gpu_sim_cycle_parition_util = 34699
gpu_tot_sim_cycle_parition_util    = 5141006
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9366
partiton_replys_in_parallel = 91703
partiton_replys_in_parallel_total    = 3115052
L2_BW  =     250.4965 GB/Sec
L2_BW_total  =      27.9552 GB/Sec
gpu_total_sim_rate=79207

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19196281
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 9502720
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9500928
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19189982
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 9502720
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19196281
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
46867, 46211, 46416, 45950, 46623, 45619, 46302, 45515, 46096, 45255, 46093, 44943, 45751, 44511, 45371, 43989, 44909, 43894, 44356, 43451, 44440, 43237, 43931, 43158, 43611, 42651, 43074, 42539, 43455, 42314, 43321, 42140, 
gpgpu_n_tot_thrd_icount = 1125930784
gpgpu_n_tot_w_icount = 35185337
gpgpu_n_stall_shd_mem = 435369
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2276872
gpgpu_n_mem_write_global = 929631
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 35700508
gpgpu_n_store_insn = 14692293
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 152043520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198391
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2751002	W0_Idle:209170894	W0_Scoreboard:46763641	W1:252444	W2:2205	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:34930679	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18149744 {8:2268718,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 64448856 {40:77643,72:851988,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136897744 {40:826725,72:1441911,136:82,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7437048 {8:929631,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 360 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 10870381 
mrq_lat_table:453898 	29231 	40880 	75398 	149800 	218654 	292623 	136775 	75187 	8018 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1857988 	1189961 	138622 	12203 	1204 	111 	1942 	1977 	946 	1277 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	74 	2727384 	288487 	17222 	4987 	100170 	42242 	16816 	1112 	609 	1118 	98 	1940 	1974 	945 	1277 	300 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1532181 	708533 	36149 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	332624 	72561 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2054 	451 	460 	109 	50 	56 	80 	36 	35 	19 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    415408    355336    411793    250801    401158    412989    411825    356845    355432    411171    410898    420084    419660    411622    411834    251110 
dram[1]:    411492    410294    411410    320365    356038    431983    356128    411801    412843    413730    410782    410672    358133    411032    431494    251170 
dram[2]:    382479    411586    407655    412552    412830    415359    413097    411859    383623    412405    410631    337717    316820    421323    416474    359341 
dram[3]:    412174    382530    410883    410657    412443    412062    411018    413237    383805    356833    337754    382312    411070    385614    384150    401247 
dram[4]:    355000    411671    409522    413006    412954    401275    412317    411985    356044    356347    432206    410759    400933    412980    357604    356317 
dram[5]:    411183    382464    409590    411913    401116    406305    408896    413863    355391    411614    382358    382340    411710    250853    338583    384085 
dram[6]:    382469    412545    411704    413174    401476    265503    413050    401109    412260    386206    344726    410307    430711    411563    411807    402157 
dram[7]:    382187    382469    355494    410387    412954    409846    410242    411997    337443    412199    410660    410257    432677    408427    321252    412771 
dram[8]:    430384    413489    409607    412762    413951    432378    413045    265460    411618    410654    419160    365932    411621    409680    413311    356000 
dram[9]:    412738    382479    410674    412652    412843    319878    384614    356176    412284    383629    382147    382327    353829    414691    320632    337739 
dram[10]:    412394    412205    411085    251064    412593    410940    397473    411955    356587    412399    410638    382326    411707    410986    357437    411995 
average row accesses per activate:
dram[0]:  5.816162  5.621447  5.059952  4.979544  4.993365  5.187186  5.692149  5.769875  5.075288  5.205590  4.850029  4.961016  5.234365  5.507363  4.849099  4.868138 
dram[1]:  5.419938  5.864189  4.888697  5.291536  5.006655  5.256688  5.612881  5.675565  4.922490  5.200621  4.883830  5.010180  5.292871  5.404575  4.714364  4.906765 
dram[2]:  5.353411  5.801742  4.798191  4.928654  5.155376  5.170732  5.476222  5.745139  4.813288  5.201863  4.680804  4.952830  5.290281  5.383062  4.689749  5.057160 
dram[3]:  5.728117  5.725775  4.878402  4.955934  4.993947  5.060513  5.540523  5.888492  4.988067  5.295124  4.894090  4.979179  5.161027  5.253494  4.726524  4.821589 
dram[4]:  5.489550  6.051120  4.661352  4.946009  4.863288  5.234474  5.498341  5.659371  4.956316  5.460131  4.797714  4.951651  5.269354  5.373783  4.745883  4.842873 
dram[5]:  5.591495  5.516519  4.799886  5.055722  4.965807  5.208202  5.553836  5.821956  5.037883  5.182382  4.733484  4.975639  5.153271  5.430546  4.751648  4.928571 
dram[6]:  5.432957  5.585052  4.767271  4.857637  5.121344  5.181932  5.664831  5.931851  4.877326  5.161310  4.720970  4.985101  5.290385  5.369452  4.848792  4.966609 
dram[7]:  5.368974  5.698882  4.715560  4.788996  4.981971  5.206160  5.611677  5.904659  4.925882  5.136559  4.797945  4.984459  5.256852  5.352295  4.731359  5.020360 
dram[8]:  5.370210  5.682176  4.719799  5.086957  5.108007  5.220960  5.547587  5.997091  4.792572  5.057367  4.783352  5.045838  5.238125  5.430446  4.793987  4.942890 
dram[9]:  5.548594  5.754805  4.835341  4.995858  5.105686  5.217035  5.777155  5.826610  4.994633  5.009547  4.839306  4.907072  5.128633  5.456766  4.892735  4.965975 
dram[10]:  5.461974  5.931507  4.833619  4.964202  5.146600  5.312943  5.550637  5.958333  4.779796  4.985198  4.869994  4.962832  5.199749  5.515030  4.704632  5.033938 
average row locality = 1480552/286845 = 5.161505
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5338      5365      5229      5280      5167      5156      5161      5157      5143      5150      5121      5127      5079      5036      5297      5289 
dram[1]:      5381      5371      5252      5232      5155      5137      5165      5165      5163      5153      5113      5113      5044      5053      5318      5316 
dram[2]:      5374      5355      5265      5269      5165      5148      5162      5146      5170      5154      5126      5140      5064      5055      5297      5285 
dram[3]:      5345      5371      5230      5235      5135      5154      5153      5139      5142      5141      5108      5119      5048      5061      5296      5311 
dram[4]:      5355      5354      5265      5224      5148      5144      5168      5152      5168      5139      5124      5132      5039      5063      5325      5319 
dram[5]:      5368      5361      5236      5231      5163      5145      5144      5152      5154      5135      5122      5120      5058      5049      5327      5317 
dram[6]:      5362      5342      5222      5228      5137      5151      5134      5163      5163      5136      5116      5112      5053      5035      5320      5311 
dram[7]:      5377      5352      5240      5237      5167      5161      5152      5137      5153      5162      5126      5098      5049      5062      5320      5320 
dram[8]:      5370      5367      5239      5233      5134      5155      5159      5138      5168      5160      5126      5109      5063      5065      5309      5341 
dram[9]:      5369      5363      5244      5231      5155      5161      5139      5137      5142      5159      5108      5131      5076      5062      5315      5302 
dram[10]:      5365      5349      5242      5236      5142      5145      5159      5167      5185      5173      5128      5131      5064      5057      5323      5306 
total reads: 914090
bank skew: 5381/5035 = 1.07
chip skew: 83175/82985 = 1.00
number of total write accesses:
dram[0]:      3299      3337      3211      3240      3112      3102      3104      3117      3216      3231      3255      3272      3207      3192      3315      3313 
dram[1]:      3318      3308      3225      3208      3121      3116      3114      3127      3220      3220      3253      3254      3197      3216      3314      3315 
dram[2]:      3336      3307      3223      3228      3130      3120      3129      3127      3234      3221      3262      3260      3210      3208      3304      3297 
dram[3]:      3293      3315      3195      3200      3115      3125      3119      3099      3218      3220      3256      3251      3189      3208      3311      3310 
dram[4]:      3313      3287      3214      3204      3105      3116      3118      3122      3228      3215      3272      3266      3197      3218      3322      3311 
dram[5]:      3310      3322      3183      3207      3115      3110      3109      3121      3224      3219      3261      3254      3213      3200      3321      3308 
dram[6]:      3309      3326      3197      3200      3093      3109      3097      3106      3226      3215      3259      3253      3200      3191      3306      3316 
dram[7]:      3310      3316      3215      3206      3123      3122      3114      3100      3221      3226      3280      3241      3199      3218      3310      3310 
dram[8]:      3319      3304      3200      3191      3095      3115      3118      3108      3219      3215      3264      3257      3208      3211      3301      3314 
dram[9]:      3309      3321      3184      3212      3106      3108      3105      3096      3234      3237      3264      3265      3217      3205      3306      3309 
dram[10]:      3325      3311      3212      3223      3108      3106      3117      3127      3237      3247      3263      3281      3214      3199      3310      3297 
total reads: 566462
bank skew: 3337/3093 = 1.08
chip skew: 51596/51403 = 1.00
average mf latency per bank:
dram[0]:        834       821       629       683       986      1012       861       856       661       658       826       805       772       800       668       672
dram[1]:        813       845       646       637       962       967       871       868       674       665       839       819       786       764       654       695
dram[2]:        852       836       621       712       913       962       887       886       650       655       804       819       824       823       670       700
dram[3]:        840       824       628       658       921       939       897       882       646       681       822       834       823       831       646       696
dram[4]:        814       843       694       656       972       975       879       870       668       706       803       819       789       742       694       683
dram[5]:        810       826       624       649       977       961       881       886       664       651       777       783       731       763       700       668
dram[6]:        824       835       655       664      1011       981       866       874       641       654       796       778       734       756       653       682
dram[7]:        831       838       621       629       957       986       917       911       674       645       790       790       730       752       661       690
dram[8]:        838       832       641       640       979      1015       897       922       640       645       792       791       756       770       641       700
dram[9]:        789       832       642       657       960       998       883       848       644       663       778       807       775       776       676       687
dram[10]:        806       858       643       668       942       973       846       852       673       668       808       812       763       783       672       692
maximum mf latency per bank:
dram[0]:     127177    127184     70523    113198    247678    247651    247680    247633     94008     71670    124032    124017    127110    127111    103428     71259
dram[1]:     127158    127202     93995     67024    247658    247650    247618    247591    125572     94010    124031    123994    194294    127120     40254    207352
dram[2]:     127171    127210     63703    177609    247672    247652    247626    247677     36149     27136    123970    124023    197098    127187     70776    207347
dram[3]:     177609    127167     67037    177608    247681    247680    247587    247607     28257    200570    123984    124021    127175    191499     36925    125209
dram[4]:     127164    127173    177608    113206    247683    247711    247602    247612    200570    200570    123999    123980    127151    127166    203133    200520
dram[5]:     127192    127188     63704    113203    247698    247671    247600    247592    200570     22077    123996    123955    127140    194299    207347     71110
dram[6]:     127193    177609     87488    177610    247686    247674    247577    247600     22076     33960    124005    123948    127155    127132     36918     71288
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587    125537     22059    123978    123968    127122    127158     40275    125190
dram[8]:     177609    127203     74884     63761    247671    247695    247610    247660     31355     22049    191498    191489    127144    127151     36894    200527
dram[9]:     127192    177609     67009     67009    247678    247689    247650    247656     22065     70073    124002    124003    197090    127149     75937    200528
dram[10]:     127188    127181     70553    177608    247676    247632    247636    247628    200570     93999    124004    124031    127133    127116     98785    125196
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9611828 n_nop=9063898 n_act=25846 n_pre=25830 n_req=134618 n_rd=332380 n_write=163874 bw_util=0.1033
n_activity=1299991 dram_eff=0.7635
bk0: 21352a 9330341i bk1: 21460a 9314325i bk2: 20916a 9330521i bk3: 21120a 9314044i bk4: 20668a 9332112i bk5: 20624a 9325601i bk6: 20644a 9343808i bk7: 20628a 9334514i bk8: 20572a 9343480i bk9: 20600a 9330406i bk10: 20484a 9329873i bk11: 20508a 9317343i bk12: 20316a 9330229i bk13: 20144a 9324753i bk14: 21188a 9321796i bk15: 21156a 9316312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70231
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9611828 n_nop=9063581 n_act=25946 n_pre=25930 n_req=134657 n_rd=332524 n_write=163847 bw_util=0.1033
n_activity=1298088 dram_eff=0.7648
bk0: 21524a 9322547i bk1: 21484a 9316864i bk2: 21008a 9320970i bk3: 20928a 9321017i bk4: 20620a 9333693i bk5: 20548a 9323728i bk6: 20660a 9344606i bk7: 20660a 9329494i bk8: 20652a 9342161i bk9: 20612a 9333383i bk10: 20452a 9324769i bk11: 20452a 9321171i bk12: 20176a 9330519i bk13: 20212a 9323345i bk14: 21272a 9322085i bk15: 21264a 9313209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69366
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9611828 n_nop=9062463 n_act=26249 n_pre=26233 n_req=134771 n_rd=332700 n_write=164183 bw_util=0.1034
n_activity=1303675 dram_eff=0.7623
bk0: 21496a 9316316i bk1: 21420a 9318357i bk2: 21060a 9322195i bk3: 21076a 9315291i bk4: 20660a 9333317i bk5: 20592a 9320039i bk6: 20648a 9340189i bk7: 20584a 9334441i bk8: 20680a 9332907i bk9: 20616a 9332714i bk10: 20504a 9321395i bk11: 20560a 9320208i bk12: 20256a 9332959i bk13: 20220a 9321859i bk14: 21188a 9318567i bk15: 21140a 9316694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70346
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9611828 n_nop=9064207 n_act=26058 n_pre=26042 n_req=134412 n_rd=331952 n_write=163569 bw_util=0.1031
n_activity=1298195 dram_eff=0.7634
bk0: 21380a 9331130i bk1: 21484a 9318939i bk2: 20920a 9326116i bk3: 20940a 9319856i bk4: 20540a 9333631i bk5: 20616a 9320049i bk6: 20612a 9343439i bk7: 20556a 9340017i bk8: 20568a 9342156i bk9: 20564a 9334962i bk10: 20432a 9327022i bk11: 20476a 9321082i bk12: 20192a 9332766i bk13: 20244a 9325781i bk14: 21184a 9324718i bk15: 21244a 9318091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68751
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9611828 n_nop=9063263 n_act=26152 n_pre=26136 n_req=134627 n_rd=332476 n_write=163801 bw_util=0.1033
n_activity=1298557 dram_eff=0.7644
bk0: 21420a 9321231i bk1: 21416a 9321955i bk2: 21060a 9321497i bk3: 20896a 9316178i bk4: 20592a 9334276i bk5: 20576a 9323094i bk6: 20672a 9339969i bk7: 20608a 9330137i bk8: 20672a 9339842i bk9: 20556a 9336502i bk10: 20496a 9321153i bk11: 20528a 9317558i bk12: 20156a 9333291i bk13: 20252a 9319301i bk14: 21300a 9323943i bk15: 21276a 9314520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68986
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9611828 n_nop=9063482 n_act=26131 n_pre=26115 n_req=134559 n_rd=332328 n_write=163772 bw_util=0.1032
n_activity=1303881 dram_eff=0.761
bk0: 21472a 9324010i bk1: 21444a 9317040i bk2: 20944a 9329484i bk3: 20924a 9323284i bk4: 20652a 9336315i bk5: 20580a 9327268i bk6: 20576a 9345528i bk7: 20608a 9335095i bk8: 20616a 9344739i bk9: 20540a 9335572i bk10: 20488a 9325677i bk11: 20480a 9321261i bk12: 20232a 9334110i bk13: 20196a 9327411i bk14: 21308a 9319198i bk15: 21268a 9316932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67126
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9611828 n_nop=9064220 n_act=26095 n_pre=26079 n_req=134388 n_rd=331940 n_write=163494 bw_util=0.1031
n_activity=1299888 dram_eff=0.7623
bk0: 21448a 9321215i bk1: 21368a 9312291i bk2: 20888a 9323867i bk3: 20912a 9314173i bk4: 20548a 9338993i bk5: 20604a 9323338i bk6: 20536a 9343192i bk7: 20652a 9338301i bk8: 20652a 9337137i bk9: 20544a 9331330i bk10: 20464a 9322389i bk11: 20448a 9318592i bk12: 20212a 9333068i bk13: 20140a 9323755i bk14: 21280a 9323360i bk15: 21244a 9315163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68447
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9611828 n_nop=9063079 n_act=26235 n_pre=26219 n_req=134624 n_rd=332452 n_write=163843 bw_util=0.1033
n_activity=1301205 dram_eff=0.7628
bk0: 21508a 9320912i bk1: 21408a 9317345i bk2: 20960a 9324643i bk3: 20948a 9315956i bk4: 20668a 9329602i bk5: 20644a 9321133i bk6: 20608a 9340072i bk7: 20548a 9338108i bk8: 20612a 9339533i bk9: 20648a 9334074i bk10: 20504a 9321470i bk11: 20392a 9319159i bk12: 20196a 9330736i bk13: 20248a 9323203i bk14: 21280a 9320233i bk15: 21280a 9316787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68765
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9611828 n_nop=9063363 n_act=26118 n_pre=26102 n_req=134575 n_rd=332544 n_write=163701 bw_util=0.1033
n_activity=1302294 dram_eff=0.7621
bk0: 21480a 9322773i bk1: 21468a 9321047i bk2: 20956a 9328939i bk3: 20932a 9320133i bk4: 20536a 9335561i bk5: 20620a 9326348i bk6: 20636a 9342191i bk7: 20552a 9335376i bk8: 20672a 9338853i bk9: 20640a 9339170i bk10: 20504a 9323952i bk11: 20436a 9319212i bk12: 20252a 9333456i bk13: 20260a 9331008i bk14: 21236a 9327531i bk15: 21364a 9316446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.674
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9611828 n_nop=9063793 n_act=25971 n_pre=25955 n_req=134572 n_rd=332376 n_write=163733 bw_util=0.1032
n_activity=1299273 dram_eff=0.7637
bk0: 21476a 9323502i bk1: 21452a 9315706i bk2: 20976a 9328268i bk3: 20924a 9318045i bk4: 20620a 9337496i bk5: 20644a 9326153i bk6: 20556a 9346330i bk7: 20548a 9336405i bk8: 20568a 9339130i bk9: 20636a 9331965i bk10: 20432a 9323907i bk11: 20524a 9316999i bk12: 20304a 9334120i bk13: 20248a 9326693i bk14: 21260a 9325493i bk15: 21208a 9315719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67591
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9611828 n_nop=9063130 n_act=26045 n_pre=26029 n_req=134749 n_rd=332688 n_write=163936 bw_util=0.1033
n_activity=1301631 dram_eff=0.7631
bk0: 21460a 9322123i bk1: 21396a 9319457i bk2: 20968a 9320819i bk3: 20944a 9313057i bk4: 20568a 9338869i bk5: 20580a 9328029i bk6: 20636a 9339941i bk7: 20668a 9334212i bk8: 20740a 9337562i bk9: 20692a 9328299i bk10: 20512a 9321442i bk11: 20524a 9315273i bk12: 20256a 9331768i bk13: 20228a 9326057i bk14: 21292a 9325208i bk15: 21224a 9320066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70075

========= L2 cache stats =========
L2_cache_bank[0]: Access = 145802, Miss = 41535, Miss_rate = 0.285, Pending_hits = 68787, Reservation_fails = 136
L2_cache_bank[1]: Access = 145900, Miss = 41560, Miss_rate = 0.285, Pending_hits = 68733, Reservation_fails = 215
L2_cache_bank[2]: Access = 145799, Miss = 41591, Miss_rate = 0.285, Pending_hits = 68632, Reservation_fails = 190
L2_cache_bank[3]: Access = 145747, Miss = 41540, Miss_rate = 0.285, Pending_hits = 68631, Reservation_fails = 196
L2_cache_bank[4]: Access = 145915, Miss = 41623, Miss_rate = 0.285, Pending_hits = 68668, Reservation_fails = 164
L2_cache_bank[5]: Access = 145762, Miss = 41552, Miss_rate = 0.285, Pending_hits = 68635, Reservation_fails = 182
L2_cache_bank[6]: Access = 145487, Miss = 41457, Miss_rate = 0.285, Pending_hits = 68638, Reservation_fails = 190
L2_cache_bank[7]: Access = 145675, Miss = 41531, Miss_rate = 0.285, Pending_hits = 68659, Reservation_fails = 156
L2_cache_bank[8]: Access = 145806, Miss = 41592, Miss_rate = 0.285, Pending_hits = 68642, Reservation_fails = 211
L2_cache_bank[9]: Access = 145669, Miss = 41527, Miss_rate = 0.285, Pending_hits = 68654, Reservation_fails = 134
L2_cache_bank[10]: Access = 145832, Miss = 41572, Miss_rate = 0.285, Pending_hits = 68641, Reservation_fails = 176
L2_cache_bank[11]: Access = 145690, Miss = 41510, Miss_rate = 0.285, Pending_hits = 68655, Reservation_fails = 174
L2_cache_bank[12]: Access = 145593, Miss = 41507, Miss_rate = 0.285, Pending_hits = 68609, Reservation_fails = 189
L2_cache_bank[13]: Access = 145616, Miss = 41478, Miss_rate = 0.285, Pending_hits = 68622, Reservation_fails = 194
L2_cache_bank[14]: Access = 145882, Miss = 41584, Miss_rate = 0.285, Pending_hits = 68565, Reservation_fails = 227
L2_cache_bank[15]: Access = 145703, Miss = 41529, Miss_rate = 0.285, Pending_hits = 68651, Reservation_fails = 166
L2_cache_bank[16]: Access = 145805, Miss = 41568, Miss_rate = 0.285, Pending_hits = 68744, Reservation_fails = 153
L2_cache_bank[17]: Access = 145781, Miss = 41568, Miss_rate = 0.285, Pending_hits = 68768, Reservation_fails = 136
L2_cache_bank[18]: Access = 145782, Miss = 41548, Miss_rate = 0.285, Pending_hits = 68740, Reservation_fails = 144
L2_cache_bank[19]: Access = 145742, Miss = 41546, Miss_rate = 0.285, Pending_hits = 68763, Reservation_fails = 151
L2_cache_bank[20]: Access = 145926, Miss = 41608, Miss_rate = 0.285, Pending_hits = 68742, Reservation_fails = 160
L2_cache_bank[21]: Access = 145841, Miss = 41564, Miss_rate = 0.285, Pending_hits = 68738, Reservation_fails = 137
L2_total_cache_accesses = 3206755
L2_total_cache_misses = 914090
L2_total_cache_miss_rate = 0.2851
L2_total_cache_pending_hits = 1510917
L2_total_cache_reservation_fails = 3781
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50216
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1389402
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 837254
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 731512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121299
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 76820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3781
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2276872
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 929631
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=6926736
icnt_total_pkts_simt_to_mem=4996528
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54426
	minimum = 6
	maximum = 34
Network latency average = 8.38225
	minimum = 6
	maximum = 34
Slowest packet = 6230256
Flit latency average = 8.34723
	minimum = 6
	maximum = 34
Slowest flit = 11643927
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0528578
	minimum = 0.0463283 (at node 17)
	maximum = 0.0612427 (at node 32)
Accepted packet rate average = 0.0528578
	minimum = 0.0463283 (at node 17)
	maximum = 0.0612427 (at node 32)
Injected flit rate average = 0.080549
	minimum = 0.0491671 (at node 17)
	maximum = 0.121434 (at node 32)
Accepted flit rate average= 0.080549
	minimum = 0.061603 (at node 34)
	maximum = 0.0959998 (at node 1)
Injected packet length average = 1.52388
Accepted packet length average = 1.52388
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6711 (24 samples)
	minimum = 6 (24 samples)
	maximum = 87.5 (24 samples)
Network latency average = 9.89346 (24 samples)
	minimum = 6 (24 samples)
	maximum = 80.4583 (24 samples)
Flit latency average = 9.65291 (24 samples)
	minimum = 6 (24 samples)
	maximum = 79.5833 (24 samples)
Fragmentation average = 0.0218969 (24 samples)
	minimum = 0 (24 samples)
	maximum = 25.4583 (24 samples)
Injected packet rate average = 0.0562453 (24 samples)
	minimum = 0.04997 (24 samples)
	maximum = 0.0640794 (24 samples)
Accepted packet rate average = 0.0562453 (24 samples)
	minimum = 0.04997 (24 samples)
	maximum = 0.0640794 (24 samples)
Injected flit rate average = 0.105916 (24 samples)
	minimum = 0.0756747 (24 samples)
	maximum = 0.144254 (24 samples)
Accepted flit rate average = 0.105916 (24 samples)
	minimum = 0.0964741 (24 samples)
	maximum = 0.113804 (24 samples)
Injected packet size average = 1.88311 (24 samples)
Accepted packet size average = 1.88311 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 52 min, 8 sec (6728 sec)
gpgpu_simulation_rate = 79207 (inst/sec)
gpgpu_simulation_rate = 1616 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 25: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 25 
gpu_sim_cycle = 44342
gpu_sim_insn = 23088912
gpu_ipc =     520.7007
gpu_tot_sim_cycle = 11139199
gpu_tot_sim_insn = 555993828
gpu_tot_ipc =      49.9133
gpu_tot_issued_cta = 1638400
max_total_param_size = 0
gpu_stall_dramfull = 343965
gpu_stall_icnt2sh    = 180830
partiton_reqs_in_parallel = 975457
partiton_reqs_in_parallel_total    = 113537430
partiton_level_parallism =      21.9985
partiton_level_parallism_total  =      10.2802
partiton_reqs_in_parallel_util = 975457
partiton_reqs_in_parallel_util_total    = 113537430
gpu_sim_cycle_parition_util = 44342
gpu_tot_sim_cycle_parition_util    = 5175705
partiton_level_parallism_util =      21.9985
partiton_level_parallism_util_total  =      21.9371
partiton_replys_in_parallel = 204472
partiton_replys_in_parallel_total    = 3206755
L2_BW  =     437.0726 GB/Sec
L2_BW_total  =      29.0263 GB/Sec
gpu_total_sim_rate=79815

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19994509
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 9764864
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9763072
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19988210
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 9764864
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19994509
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
48889, 48206, 48459, 47936, 48666, 47608, 48277, 47456, 48127, 47259, 48127, 46926, 47800, 46491, 47364, 45999, 46925, 45979, 46366, 45479, 46441, 45271, 45899, 45180, 45666, 44667, 45108, 44459, 45465, 44333, 45344, 44132, 
gpgpu_n_tot_thrd_icount = 1174920224
gpgpu_n_tot_w_icount = 36716257
gpgpu_n_stall_shd_mem = 435394
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2407944
gpgpu_n_mem_write_global = 1003031
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 37797660
gpgpu_n_store_insn = 15748965
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 156237824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198416
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2800695	W0_Idle:209180968	W0_Scoreboard:47913601	W1:275346	W2:2889	W3:6	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:36438007	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19198320 {8:2399790,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69484056 {40:85443,72:917588,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 146334928 {40:826725,72:1572983,136:82,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8024248 {8:1003031,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1884 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 353 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 11139198 
mrq_lat_table:477069 	31514 	44579 	82027 	162001 	237904 	314552 	147276 	77583 	8297 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1955072 	1294498 	141377 	12299 	1204 	111 	1942 	1977 	946 	1277 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	78 	2910927 	308866 	17761 	4994 	100170 	42242 	16816 	1112 	609 	1118 	98 	1940 	1974 	945 	1277 	300 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1618106 	751433 	38396 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	332624 	145961 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2088 	506 	460 	109 	50 	56 	80 	36 	35 	19 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    415408    355336    411793    250801    401158    412989    411825    356845    355432    411171    410898    420084    419660    411622    411834    251110 
dram[1]:    411492    410294    411410    320365    356038    431983    356128    411801    412843    413730    410782    410672    358133    411032    431494    251170 
dram[2]:    382479    411586    407655    412552    412830    415359    413097    411859    383623    412405    410631    337717    316820    421323    416474    359341 
dram[3]:    412174    382530    410883    410657    412443    412062    411018    413237    383805    356833    337754    382312    411070    385614    384150    401247 
dram[4]:    355000    411671    409522    413006    412954    401275    412317    411985    356044    356347    432206    410759    400933    412980    357604    356317 
dram[5]:    411183    382464    409590    411913    401116    406305    408896    413863    355391    411614    382358    382340    411710    250853    338583    384085 
dram[6]:    382469    412545    411704    413174    401476    265503    413050    401109    412260    386206    344726    410307    430711    411563    411807    402157 
dram[7]:    382187    382469    355494    410387    412954    409846    410242    411997    337443    412199    410660    410257    432677    408427    321252    412771 
dram[8]:    430384    413489    409607    412762    413951    432378    413045    265460    411618    410654    419160    365932    411621    409680    413311    356000 
dram[9]:    412738    382479    410674    412652    412843    319878    384614    356176    412284    383629    382147    382327    353829    414691    320632    337739 
dram[10]:    412394    412205    411085    251064    412593    410940    397473    411955    356587    412399    410638    382326    411707    410986    357437    411995 
average row accesses per activate:
dram[0]:  5.484273  5.383016  4.861141  4.822906  4.852136  5.007950  5.381011  5.500000  4.865688  5.021824  4.668750  4.807384  5.021542  5.313820  4.702149  4.748965 
dram[1]:  5.200224  5.637302  4.747120  5.113817  4.841357  5.061891  5.429976  5.484848  4.781750  5.071388  4.722720  4.845779  5.087811  5.187427  4.564508  4.737519 
dram[2]:  5.138674  5.571687  4.670775  4.756672  4.949749  5.053745  5.252225  5.520625  4.664761  5.029775  4.519638  4.803208  5.121019  5.204130  4.543210  4.892914 
dram[3]:  5.465956  5.445161  4.817452  4.791069  4.880531  4.907982  5.297249  5.648041  4.858152  5.099886  4.753461  4.843615  4.966723  5.085205  4.593111  4.694898 
dram[4]:  5.218962  5.794856  4.565962  4.798615  4.710933  5.045610  5.228504  5.459827  4.779255  5.270637  4.662694  4.793269  5.067816  5.265913  4.653749  4.708887 
dram[5]:  5.297945  5.284253  4.654780  4.895223  4.778800  5.028506  5.216775  5.589274  4.851329  5.035553  4.586277  4.863364  4.984763  5.172151  4.566700  4.767719 
dram[6]:  5.234896  5.364427  4.614278  4.700574  4.989229  4.971332  5.420147  5.585859  4.733897  5.023662  4.602775  4.824164  5.096364  5.174118  4.705612  4.803441 
dram[7]:  5.134403  5.459635  4.552089  4.707660  4.813348  5.066934  5.291094  5.639102  4.760893  4.967867  4.653209  4.827288  5.042383  5.190504  4.611583  4.850974 
dram[8]:  5.156579  5.431166  4.638789  4.905435  4.930454  5.050857  5.312350  5.794485  4.664245  4.920242  4.668571  4.913689  5.035307  5.248071  4.642641  4.815625 
dram[9]:  5.253258  5.445290  4.658058  4.826923  4.930168  5.027841  5.524108  5.553245  4.796574  4.866377  4.699632  4.754367  4.949693  5.271804  4.711293  4.816230 
dram[10]:  5.188721  5.687385  4.658763  4.792173  4.958966  5.128995  5.378493  5.713458  4.607582  4.848469  4.684788  4.787653  4.985344  5.284859  4.591226  4.855708 
average row locality = 1582936/317715 = 4.982251
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5731      5766      5615      5664      5549      5535      5541      5544      5529      5539      5504      5513      5456      5411      5683      5676 
dram[1]:      5777      5769      5641      5618      5537      5520      5546      5554      5545      5536      5496      5492      5417      5420      5711      5697 
dram[2]:      5769      5746      5659      5663      5546      5530      5538      5525      5547      5534      5508      5521      5437      5426      5690      5678 
dram[3]:      5736      5764      5619      5619      5519      5536      5536      5519      5523      5521      5481      5499      5417      5435      5689      5700 
dram[4]:      5748      5748      5652      5612      5530      5530      5557      5530      5553      5519      5511      5510      5417      5437      5722      5706 
dram[5]:      5763      5759      5630      5612      5542      5524      5523      5537      5531      5515      5501      5492      5432      5417      5711      5707 
dram[6]:      5757      5738      5599      5612      5522      5532      5525      5546      5547      5508      5497      5493      5433      5409      5712      5698 
dram[7]:      5771      5748      5628      5624      5548      5543      5535      5516      5538      5540      5507      5473      5420      5440      5711      5705 
dram[8]:      5766      5766      5632      5622      5511      5540      5544      5524      5558      5541      5511      5487      5441      5439      5703      5729 
dram[9]:      5763      5768      5632      5623      5535      5546      5522      5524      5527      5530      5487      5512      5448      5432      5700      5689 
dram[10]:      5764      5741      5634      5629      5522      5529      5545      5552      5563      5557      5502      5511      5435      5430      5711      5693 
total reads: 981685
bank skew: 5777/5409 = 1.07
chip skew: 89318/89113 = 1.00
number of total write accesses:
dram[0]:      3510      3552      3417      3432      3311      3284      3300      3322      3419      3435      3460      3472      3402      3394      3505      3499 
dram[1]:      3521      3510      3426      3413      3313      3313      3294      3315      3416      3415      3463      3463      3390      3409      3523      3508 
dram[2]:      3532      3503      3435      3427      3319      3309      3312      3308      3428      3419      3468      3461      3407      3395      3510      3506 
dram[3]:      3496      3520      3380      3393      3305      3318      3321      3275      3416      3414      3446      3452      3389      3398      3511      3502 
dram[4]:      3500      3489      3416      3395      3303      3320      3321      3304      3432      3420      3488      3463      3401      3415      3525      3514 
dram[5]:      3519      3536      3377      3405      3294      3296      3309      3322      3410      3408      3456      3442      3401      3386      3532      3509 
dram[6]:      3514      3521      3385      3399      3279      3312      3299      3302      3419      3409      3460      3451      3399      3387      3511      3515 
dram[7]:      3512      3517      3417      3410      3323      3314      3317      3281      3422      3427      3483      3443      3384      3415      3526      3507 
dram[8]:      3521      3505      3409      3404      3280      3299      3317      3301      3430      3404      3476      3451      3401      3404      3508      3517 
dram[9]:      3509      3538      3386      3413      3290      3303      3300      3289      3433      3429      3447      3469      3407      3393      3520      3510 
dram[10]:      3529      3501      3404      3433      3300      3298      3308      3321      3431      3466      3460      3485      3409      3401      3499      3494 
total reads: 601251
bank skew: 3552/3275 = 1.08
chip skew: 54739/54536 = 1.00
average mf latency per bank:
dram[0]:        812       800       619       671       953       980       836       831       650       646       804       784       754       783       657       661
dram[1]:        793       823       637       629       931       935       848       843       664       654       815       798       767       748       642       683
dram[2]:        829       815       613       698       884       932       862       861       641       645       783       799       802       803       659       687
dram[3]:        818       804       622       648       893       911       870       858       636       669       801       813       802       810       636       684
dram[4]:        795       821       681       646       940       943       852       848       657       693       782       799       770       728       684       671
dram[5]:        789       804       615       639       945       931       855       860       653       640       757       765       717       747       685       657
dram[6]:        803       814       644       653       977       949       840       849       631       645       776       759       719       741       642       671
dram[7]:        809       817       612       622       926       956       887       886       663       636       771       771       715       735       650       678
dram[8]:        817       811       633       630       947       983       870       895       630       636       772       772       740       755       631       688
dram[9]:        769       808       631       646       929       964       856       825       634       653       759       786       757       760       664       676
dram[10]:        785       836       633       656       913       942       825       829       661       656       788       791       747       766       661       679
maximum mf latency per bank:
dram[0]:     127177    127184     70523    113198    247678    247651    247680    247633     94008     71670    124032    124017    127110    127111    103428     71259
dram[1]:     127158    127202     93995     67024    247658    247650    247618    247591    125572     94010    124031    123994    194294    127120     40254    207352
dram[2]:     127171    127210     63703    177609    247672    247652    247626    247677     36149     27136    123970    124023    197098    127187     70776    207347
dram[3]:     177609    127167     67037    177608    247681    247680    247587    247607     28257    200570    123984    124021    127175    191499     36925    125209
dram[4]:     127164    127173    177608    113206    247683    247711    247602    247612    200570    200570    123999    123980    127151    127166    203133    200520
dram[5]:     127192    127188     63704    113203    247698    247671    247600    247592    200570     22077    123996    123955    127140    194299    207347     71110
dram[6]:     127193    177609     87488    177610    247686    247674    247577    247600     22076     33960    124005    123948    127155    127132     36918     71288
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587    125537     22059    123978    123968    127122    127158     40275    125190
dram[8]:     177609    127203     74884     63761    247671    247695    247610    247660     31355     22049    191498    191489    127144    127151     36894    200527
dram[9]:     127192    177609     67009     67009    247678    247689    247650    247656     22065     70073    124002    124003    197090    127149     75937    200528
dram[10]:     127188    127181     70553    177608    247676    247632    247636    247628    200570     93999    124004    124031    127133    127116     98785    125196
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9694163 n_nop=9104156 n_act=28725 n_pre=28709 n_req=143970 n_rd=357024 n_write=175549 bw_util=0.1099
n_activity=1381281 dram_eff=0.7711
bk0: 22924a 9381539i bk1: 23064a 9364376i bk2: 22460a 9382375i bk3: 22656a 9368697i bk4: 22196a 9384694i bk5: 22140a 9379477i bk6: 22164a 9397545i bk7: 22176a 9388606i bk8: 22116a 9393884i bk9: 22156a 9380572i bk10: 22016a 9382167i bk11: 22052a 9370509i bk12: 21824a 9384298i bk13: 21644a 9379465i bk14: 22732a 9374873i bk15: 22704a 9369984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79184
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9694163 n_nop=9104204 n_act=28711 n_pre=28695 n_req=143968 n_rd=357104 n_write=175449 bw_util=0.1099
n_activity=1379473 dram_eff=0.7721
bk0: 23108a 9375501i bk1: 23076a 9369316i bk2: 22564a 9373322i bk3: 22472a 9372564i bk4: 22148a 9385758i bk5: 22080a 9375056i bk6: 22184a 9400654i bk7: 22216a 9383681i bk8: 22180a 9395903i bk9: 22144a 9387234i bk10: 21984a 9375747i bk11: 21968a 9373203i bk12: 21668a 9385891i bk13: 21680a 9377919i bk14: 22844a 9373982i bk15: 22788a 9367119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78653
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9694163 n_nop=9103105 n_act=29037 n_pre=29021 n_req=144056 n_rd=357268 n_write=175732 bw_util=0.11
n_activity=1384997 dram_eff=0.7697
bk0: 23076a 9370250i bk1: 22984a 9372481i bk2: 22636a 9374067i bk3: 22652a 9366898i bk4: 22184a 9385152i bk5: 22120a 9372550i bk6: 22152a 9396387i bk7: 22100a 9388985i bk8: 22188a 9386945i bk9: 22136a 9385115i bk10: 22032a 9374255i bk11: 22084a 9372978i bk12: 21748a 9388990i bk13: 21704a 9376545i bk14: 22760a 9371471i bk15: 22712a 9367831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79364
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9694163 n_nop=9105135 n_act=28775 n_pre=28759 n_req=143649 n_rd=356452 n_write=175042 bw_util=0.1097
n_activity=1379231 dram_eff=0.7707
bk0: 22944a 9383630i bk1: 23056a 9372074i bk2: 22476a 9380440i bk3: 22476a 9373161i bk4: 22076a 9386673i bk5: 22144a 9372660i bk6: 22144a 9396614i bk7: 22076a 9394356i bk8: 22092a 9397020i bk9: 22084a 9389686i bk10: 21924a 9380926i bk11: 21996a 9373922i bk12: 21668a 9387255i bk13: 21740a 9381198i bk14: 22756a 9376048i bk15: 22800a 9369687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78167
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9694163 n_nop=9103684 n_act=28918 n_pre=28902 n_req=143988 n_rd=357128 n_write=175531 bw_util=0.1099
n_activity=1379911 dram_eff=0.772
bk0: 22992a 9375068i bk1: 22992a 9373703i bk2: 22608a 9374570i bk3: 22448a 9369427i bk4: 22120a 9387418i bk5: 22120a 9373533i bk6: 22228a 9390673i bk7: 22120a 9384938i bk8: 22212a 9391125i bk9: 22076a 9388907i bk10: 22044a 9373322i bk11: 22040a 9371143i bk12: 21668a 9388282i bk13: 21748a 9373734i bk14: 22888a 9374034i bk15: 22824a 9367539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78702
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x800ff980, atomic=0 1 entries : 0x7ff762322960 :  mf: uid=33776483, sid25:w04, part=5, addr=0x800ff9e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11139198), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9694163 n_nop=9104032 n_act=29005 n_pre=28989 n_req=143798 n_rd=356780 n_write=175357 bw_util=0.1098
n_activity=1385048 dram_eff=0.7684
bk0: 23052a 9376911i bk1: 23036a 9369255i bk2: 22520a 9383220i bk3: 22448a 9378296i bk4: 22168a 9391044i bk5: 22096a 9381030i bk6: 22092a 9398606i bk7: 22148a 9389354i bk8: 22124a 9401322i bk9: 22060a 9389537i bk10: 22004a 9380663i bk11: 21964a 9377559i bk12: 21728a 9390295i bk13: 21668a 9384199i bk14: 22844a 9372268i bk15: 22828a 9369964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74976
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9694163 n_nop=9104666 n_act=28896 n_pre=28880 n_req=143690 n_rd=356512 n_write=175209 bw_util=0.1097
n_activity=1381030 dram_eff=0.77
bk0: 23028a 9372951i bk1: 22952a 9366620i bk2: 22396a 9380326i bk3: 22448a 9365445i bk4: 22088a 9393227i bk5: 22128a 9373803i bk6: 22100a 9395467i bk7: 22184a 9390879i bk8: 22188a 9389902i bk9: 22032a 9387020i bk10: 21988a 9377306i bk11: 21972a 9373069i bk12: 21732a 9388443i bk13: 21636a 9377903i bk14: 22848a 9372644i bk15: 22792a 9366326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77659
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0x800ffb80, atomic=0 1 entries : 0x7ff761d4c0b0 :  mf: uid=33776485, sid26:w11, part=7, addr=0x800ffba0, load , size=32, unknown  status = IN_PARTITION_DRAM (11139198), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9694163 n_nop=9103449 n_act=29055 n_pre=29039 n_req=143945 n_rd=356986 n_write=175634 bw_util=0.1099
n_activity=1382496 dram_eff=0.7705
bk0: 23084a 9372303i bk1: 22992a 9368671i bk2: 22512a 9375256i bk3: 22496a 9369148i bk4: 22192a 9381764i bk5: 22172a 9373599i bk6: 22140a 9391512i bk7: 22064a 9392534i bk8: 22152a 9391952i bk9: 22160a 9386098i bk10: 22028a 9373983i bk11: 21890a 9373144i bk12: 21680a 9387256i bk13: 21760a 9378052i bk14: 22844a 9371777i bk15: 22820a 9370761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78751
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9694163 n_nop=9103876 n_act=28855 n_pre=28839 n_req=143941 n_rd=357256 n_write=175337 bw_util=0.1099
n_activity=1383482 dram_eff=0.7699
bk0: 23064a 9376379i bk1: 23064a 9373812i bk2: 22528a 9378658i bk3: 22488a 9369874i bk4: 22044a 9389057i bk5: 22160a 9378193i bk6: 22176a 9395014i bk7: 22096a 9389745i bk8: 22232a 9388488i bk9: 22164a 9390598i bk10: 22044a 9373837i bk11: 21948a 9370754i bk12: 21764a 9386747i bk13: 21756a 9385759i bk14: 22812a 9379228i bk15: 22916a 9367246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77485
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9694163 n_nop=9104147 n_act=28845 n_pre=28829 n_req=143874 n_rd=356952 n_write=175390 bw_util=0.1098
n_activity=1380474 dram_eff=0.7712
bk0: 23052a 9377066i bk1: 23072a 9367558i bk2: 22528a 9381760i bk3: 22492a 9369819i bk4: 22140a 9393506i bk5: 22184a 9377103i bk6: 22088a 9399946i bk7: 22096a 9390345i bk8: 22108a 9393042i bk9: 22120a 9387024i bk10: 21948a 9380213i bk11: 22048a 9370980i bk12: 21792a 9390184i bk13: 21728a 9381594i bk14: 22800a 9379187i bk15: 22756a 9368382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75817
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9694163 n_nop=9103522 n_act=28894 n_pre=28878 n_req=144057 n_rd=357272 n_write=175597 bw_util=0.1099
n_activity=1382873 dram_eff=0.7707
bk0: 23056a 9375106i bk1: 22964a 9374910i bk2: 22536a 9372854i bk3: 22516a 9363700i bk4: 22088a 9391930i bk5: 22116a 9382405i bk6: 22180a 9391909i bk7: 22208a 9388485i bk8: 22252a 9392443i bk9: 22228a 9379060i bk10: 22008a 9375679i bk11: 22044a 9366275i bk12: 21740a 9386144i bk13: 21720a 9379765i bk14: 22844a 9379724i bk15: 22772a 9373496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79017

========= L2 cache stats =========
L2_cache_bank[0]: Access = 155123, Miss = 44608, Miss_rate = 0.288, Pending_hits = 71761, Reservation_fails = 136
L2_cache_bank[1]: Access = 155224, Miss = 44648, Miss_rate = 0.288, Pending_hits = 71713, Reservation_fails = 216
L2_cache_bank[2]: Access = 155097, Miss = 44670, Miss_rate = 0.288, Pending_hits = 71593, Reservation_fails = 190
L2_cache_bank[3]: Access = 155038, Miss = 44606, Miss_rate = 0.288, Pending_hits = 71593, Reservation_fails = 196
L2_cache_bank[4]: Access = 155206, Miss = 44694, Miss_rate = 0.288, Pending_hits = 71625, Reservation_fails = 164
L2_cache_bank[5]: Access = 155048, Miss = 44623, Miss_rate = 0.288, Pending_hits = 71601, Reservation_fails = 182
L2_cache_bank[6]: Access = 154780, Miss = 44520, Miss_rate = 0.288, Pending_hits = 71603, Reservation_fails = 190
L2_cache_bank[7]: Access = 154932, Miss = 44593, Miss_rate = 0.288, Pending_hits = 71618, Reservation_fails = 156
L2_cache_bank[8]: Access = 155116, Miss = 44690, Miss_rate = 0.288, Pending_hits = 71637, Reservation_fails = 211
L2_cache_bank[9]: Access = 154978, Miss = 44592, Miss_rate = 0.288, Pending_hits = 71598, Reservation_fails = 134
L2_cache_bank[10]: Access = 155089, Miss = 44633, Miss_rate = 0.288, Pending_hits = 71601, Reservation_fails = 177
L2_cache_bank[11]: Access = 154985, Miss = 44563, Miss_rate = 0.288, Pending_hits = 71618, Reservation_fails = 176
L2_cache_bank[12]: Access = 154892, Miss = 44592, Miss_rate = 0.288, Pending_hits = 71580, Reservation_fails = 190
L2_cache_bank[13]: Access = 154891, Miss = 44536, Miss_rate = 0.288, Pending_hits = 71577, Reservation_fails = 196
L2_cache_bank[14]: Access = 155177, Miss = 44658, Miss_rate = 0.288, Pending_hits = 71535, Reservation_fails = 227
L2_cache_bank[15]: Access = 154987, Miss = 44589, Miss_rate = 0.288, Pending_hits = 71604, Reservation_fails = 166
L2_cache_bank[16]: Access = 155135, Miss = 44666, Miss_rate = 0.288, Pending_hits = 71725, Reservation_fails = 153
L2_cache_bank[17]: Access = 155086, Miss = 44648, Miss_rate = 0.288, Pending_hits = 71723, Reservation_fails = 136
L2_cache_bank[18]: Access = 155038, Miss = 44614, Miss_rate = 0.288, Pending_hits = 71701, Reservation_fails = 144
L2_cache_bank[19]: Access = 155047, Miss = 44624, Miss_rate = 0.288, Pending_hits = 71727, Reservation_fails = 152
L2_cache_bank[20]: Access = 155219, Miss = 44676, Miss_rate = 0.288, Pending_hits = 71700, Reservation_fails = 160
L2_cache_bank[21]: Access = 155139, Miss = 44642, Miss_rate = 0.288, Pending_hits = 71705, Reservation_fails = 138
L2_total_cache_accesses = 3411227
L2_total_cache_misses = 981685
L2_total_cache_miss_rate = 0.2878
L2_total_cache_pending_hits = 1576138
L2_total_cache_reservation_fails = 3790
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52166
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1453963
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 901815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 801218
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121959
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79854
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3790
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2407944
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1003031
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.034

icnt_total_pkts_mem_to_simt=7393352
icnt_total_pkts_simt_to_mem=5340000
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.2427
	minimum = 6
	maximum = 80
Network latency average = 9.60007
	minimum = 6
	maximum = 80
Slowest packet = 6566617
Flit latency average = 8.78496
	minimum = 6
	maximum = 78
Slowest flit = 12225876
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0922271
	minimum = 0.0818317 (at node 1)
	maximum = 0.105207 (at node 44)
Accepted packet rate average = 0.0922271
	minimum = 0.0818317 (at node 1)
	maximum = 0.105207 (at node 44)
Injected flit rate average = 0.182695
	minimum = 0.137446 (at node 1)
	maximum = 0.239575 (at node 44)
Accepted flit rate average= 0.182695
	minimum = 0.175188 (at node 46)
	maximum = 0.189182 (at node 25)
Injected packet length average = 1.98093
Accepted packet length average = 1.98093
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6539 (25 samples)
	minimum = 6 (25 samples)
	maximum = 87.2 (25 samples)
Network latency average = 9.88172 (25 samples)
	minimum = 6 (25 samples)
	maximum = 80.44 (25 samples)
Flit latency average = 9.6182 (25 samples)
	minimum = 6 (25 samples)
	maximum = 79.52 (25 samples)
Fragmentation average = 0.021021 (25 samples)
	minimum = 0 (25 samples)
	maximum = 24.44 (25 samples)
Injected packet rate average = 0.0576846 (25 samples)
	minimum = 0.0512445 (25 samples)
	maximum = 0.0657246 (25 samples)
Accepted packet rate average = 0.0576846 (25 samples)
	minimum = 0.0512445 (25 samples)
	maximum = 0.0657246 (25 samples)
Injected flit rate average = 0.108987 (25 samples)
	minimum = 0.0781455 (25 samples)
	maximum = 0.148067 (25 samples)
Accepted flit rate average = 0.108987 (25 samples)
	minimum = 0.0996227 (25 samples)
	maximum = 0.11682 (25 samples)
Injected packet size average = 1.88936 (25 samples)
Accepted packet size average = 1.88936 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 56 min, 6 sec (6966 sec)
gpgpu_simulation_rate = 79815 (inst/sec)
gpgpu_simulation_rate = 1599 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 26: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 26 
gpu_sim_cycle = 39741
gpu_sim_insn = 21177968
gpu_ipc =     532.8997
gpu_tot_sim_cycle = 11401090
gpu_tot_sim_insn = 577171796
gpu_tot_ipc =      50.6243
gpu_tot_issued_cta = 1703936
max_total_param_size = 0
gpu_stall_dramfull = 343965
gpu_stall_icnt2sh    = 180910
partiton_reqs_in_parallel = 874302
partiton_reqs_in_parallel_total    = 114512887
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.1207
partiton_reqs_in_parallel_util = 874302
partiton_reqs_in_parallel_util_total    = 114512887
gpu_sim_cycle_parition_util = 39741
gpu_tot_sim_cycle_parition_util    = 5220047
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9376
partiton_replys_in_parallel = 117127
partiton_replys_in_parallel_total    = 3411227
L2_BW  =     279.3529 GB/Sec
L2_BW_total  =      29.3333 GB/Sec
gpu_total_sim_rate=81223

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20891037
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10289152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10287360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20884738
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10289152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20891037
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
50878, 50288, 50304, 49827, 50557, 49691, 50122, 49538, 49949, 49198, 50139, 49009, 49783, 48407, 49304, 47698, 48980, 48014, 48070, 47467, 48712, 47063, 47888, 46854, 47606, 46727, 47192, 46278, 47382, 46225, 47353, 45807, 
gpgpu_n_tot_thrd_icount = 1226132384
gpgpu_n_tot_w_icount = 38316637
gpgpu_n_stall_shd_mem = 435869
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2521139
gpgpu_n_mem_write_global = 1006963
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 38894812
gpgpu_n_store_insn = 15753013
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 164626432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198891
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2925501	W0_Idle:209202842	W0_Scoreboard:48543907	W1:492915	W2:9387	W3:63	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:37814263	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20039112 {8:2504889,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69641336 {40:89375,72:917588,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 150575528 {40:931203,72:1573342,136:344,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8055704 {8:1006963,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1884 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 349 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 11398815 
mrq_lat_table:507994 	32628 	45811 	84136 	168139 	239974 	314849 	147280 	77583 	8297 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2030094 	1336603 	141377 	12299 	1204 	111 	1942 	1977 	946 	1277 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	83 	3013701 	309113 	17761 	4994 	114271 	42242 	16816 	1112 	609 	1118 	98 	1940 	1974 	945 	1277 	300 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1705222 	777462 	38446 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	332624 	149893 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2167 	507 	460 	109 	50 	56 	80 	36 	35 	19 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    415408    355336    411793    250801    401158    412989    411825    356845    355432    411171    410898    420084    419660    411622    411834    251110 
dram[1]:    411492    410294    411410    320365    356038    431983    356128    411801    412843    413730    410782    410672    358133    411032    431494    251170 
dram[2]:    382479    411586    407655    412552    412830    415359    413097    411859    383623    412405    410631    337717    316820    421323    416474    359341 
dram[3]:    412174    382530    410883    410657    412443    412062    411018    413237    383805    356833    337754    382312    411070    385614    384150    401247 
dram[4]:    355000    411671    409522    413006    412954    401275    412317    411985    356044    356347    432206    410759    400933    412980    357604    356317 
dram[5]:    411183    382464    409590    411913    401116    406305    408896    413863    355391    411614    382358    382340    411710    250853    338583    384085 
dram[6]:    382469    412545    411704    413174    401476    265503    413050    401109    412260    386206    344726    410307    430711    411563    411807    402157 
dram[7]:    382187    382469    355494    410387    412954    409846    410242    411997    337443    412199    410660    410257    432677    408427    321252    412771 
dram[8]:    430384    413489    409607    412762    413951    432378    413045    265460    411618    410654    419160    365932    411621    409680    413311    356000 
dram[9]:    412738    382479    410674    412652    412843    319878    384614    356176    412284    383629    382147    382327    353829    414691    320632    337739 
dram[10]:    412394    412205    411085    251064    412593    410940    397473    411955    356587    412399    410638    382326    411707    410986    357437    411995 
average row accesses per activate:
dram[0]:  5.041999  4.946309  4.501453  4.496631  4.487685  4.683938  4.968835  5.053740  4.517208  4.651538  4.346190  4.483244  4.678315  4.957716  4.366034  4.429041 
dram[1]:  4.809068  5.122723  4.430000  4.728106  4.482521  4.705394  5.053482  5.064445  4.451426  4.680386  4.458252  4.483228  4.730367  4.840557  4.265049  4.397495 
dram[2]:  4.742687  5.148510  4.390485  4.425592  4.562375  4.713174  4.869379  5.052954  4.344633  4.710621  4.246317  4.447761  4.710962  4.786505  4.257323  4.561743 
dram[3]:  5.014256  4.961059  4.487603  4.482290  4.565086  4.570423  4.901887  5.182444  4.528832  4.679533  4.431126  4.521141  4.577991  4.751312  4.235583  4.387755 
dram[4]:  4.884021  5.223504  4.274690  4.470730  4.417438  4.639044  4.831038  5.051197  4.388442  4.849077  4.386223  4.476445  4.695382  4.833245  4.321363  4.353211 
dram[5]:  4.877614  4.870408  4.364667  4.551572  4.459725  4.647180  4.817073  5.144231  4.558867  4.680470  4.302619  4.531590  4.668212  4.767405  4.247322  4.411901 
dram[6]:  4.833333  4.958268  4.295402  4.315056  4.645576  4.651282  5.014950  5.154195  4.380636  4.653807  4.267221  4.481247  4.725664  4.795962  4.396376  4.439401 
dram[7]:  4.754858  5.002623  4.245093  4.353601  4.483760  4.713841  4.887815  5.159726  4.393809  4.642137  4.383738  4.492647  4.671827  4.768707  4.310032  4.515036 
dram[8]:  4.748509  4.989512  4.288541  4.524366  4.544405  4.699844  4.923326  5.210767  4.350893  4.535925  4.376482  4.590090  4.644206  4.845867  4.314663  4.422274 
dram[9]:  4.851172  5.011012  4.349578  4.435445  4.593306  4.705181  5.171526  5.069871  4.511799  4.511003  4.383660  4.418304  4.604757  4.935625  4.390922  4.444392 
dram[10]:  4.770688  5.285156  4.339402  4.479036  4.608342  4.747517  4.973742  5.287290  4.296520  4.501698  4.402585  4.477207  4.630158  4.868492  4.281575  4.528564 
average row locality = 1626825/351936 = 4.622502
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5894      5942      5793      5839      5723      5690      5713      5723      5691      5710      5693      5678      5617      5558      5851      5842 
dram[1]:      5940      5960      5804      5795      5717      5692      5708      5724      5718      5712      5653      5679      5567      5568      5889      5882 
dram[2]:      5952      5917      5812      5834      5737      5707      5711      5685      5721      5693      5681      5700      5618      5605      5855      5843 
dram[3]:      5917      5951      5776      5772      5666      5698      5704      5683      5699      5715      5645      5674      5602      5582      5870      5880 
dram[4]:      5903      5937      5814      5770      5690      5725      5728      5702      5743      5690      5672      5681      5568      5601      5898      5891 
dram[5]:      5961      5932      5787      5785      5716      5695      5701      5700      5690      5670      5668      5662      5590      5570      5903      5894 
dram[6]:      5936      5907      5782      5798      5679      5693      5689      5715      5733      5684      5678      5667      5601      5561      5873      5882 
dram[7]:      5951      5934      5802      5822      5716      5700      5721      5693      5725      5705      5663      5643      5590      5618      5886      5874 
dram[8]:      5940      5920      5829      5800      5703      5700      5730      5715      5740      5735      5676      5644      5603      5609      5879      5923 
dram[9]:      5929      5933      5818      5813      5700      5709      5680      5699      5677      5720      5650      5671      5616      5584      5880      5872 
dram[10]:      5954      5891      5805      5789      5692      5706      5716      5721      5747      5739      5663      5674      5595      5593      5877      5859 
total reads: 1011846
bank skew: 5961/5558 = 1.07
chip skew: 92146/91834 = 1.00
number of total write accesses:
dram[0]:      3590      3639      3498      3505      3387      3350      3375      3399      3497      3514      3547      3553      3487      3470      3584      3583 
dram[1]:      3606      3599      3499      3491      3387      3380      3363      3392      3492      3499      3531      3543      3468      3479      3605      3599 
dram[2]:      3614      3582      3509      3504      3406      3380      3385      3380      3507      3488      3542      3538      3493      3475      3592      3577 
dram[3]:      3580      3604      3455      3466      3382      3388      3389      3350      3490      3499      3523      3522      3467      3474      3605      3580 
dram[4]:      3572      3575      3492      3471      3379      3400      3393      3375      3521      3499      3561      3536      3480      3500      3609      3599 
dram[5]:      3604      3614      3453      3482      3364      3367      3384      3395      3487      3485      3531      3519      3471      3469      3611      3596 
dram[6]:      3605      3598      3466      3488      3352      3377      3368      3377      3497      3484      3552      3533      3477      3465      3588      3605 
dram[7]:      3592      3601      3499      3486      3395      3393      3385      3352      3502      3505      3556      3522      3464      3495      3609      3585 
dram[8]:      3614      3595      3490      3484      3354      3366      3388      3383      3510      3482      3554      3527      3495      3477      3596      3607 
dram[9]:      3589      3623      3464      3497      3358      3372      3365      3371      3500      3505      3525      3550      3483      3463      3600      3599 
dram[10]:      3616      3580      3490      3505      3368      3376      3376      3389      3512      3539      3534      3558      3494      3477      3581      3574 
total reads: 614979
bank skew: 3639/3350 = 1.09
chip skew: 55978/55774 = 1.00
average mf latency per bank:
dram[0]:        807       795       619       670       944       973       831       826       650       646       798       780       749       778       656       661
dram[1]:        788       817       638       629       923       928       843       838       663       654       811       792       763       745       642       680
dram[2]:        824       810       614       696       876       925       856       856       640       646       779       794       796       797       658       686
dram[3]:        813       799       622       649       887       905       865       852       637       668       796       808       796       805       635       683
dram[4]:        792       815       680       646       932       933       847       843       655       691       778       794       766       723       682       670
dram[5]:        784       800       616       639       937       924       849       854       653       640       754       761       714       742       684       655
dram[6]:        798       810       644       652       969       942       836       844       631       645       770       755       715       737       642       669
dram[7]:        804       812       613       622       919       948       881       879       662       636       767       767       712       731       649       677
dram[8]:        811       806       633       631       938       975       863       887       630       636       768       769       734       751       630       685
dram[9]:        766       803       631       645       923       957       852       820       635       652       756       782       753       756       663       673
dram[10]:        780       831       632       656       906       933       820       825       660       656       784       788       743       762       660       678
maximum mf latency per bank:
dram[0]:     127177    127184     70523    113198    247678    247651    247680    247633     94008     71670    124032    124017    127110    127111    103428     71259
dram[1]:     127158    127202     93995     67024    247658    247650    247618    247591    125572     94010    124031    123994    194294    127120     40254    207352
dram[2]:     127171    127210     63703    177609    247672    247652    247626    247677     36149     27136    123970    124023    197098    127187     70776    207347
dram[3]:     177609    127167     67037    177608    247681    247680    247587    247607     28257    200570    123984    124021    127175    191499     36925    125209
dram[4]:     127164    127173    177608    113206    247683    247711    247602    247612    200570    200570    123999    123980    127151    127166    203133    200520
dram[5]:     127192    127188     63704    113203    247698    247671    247600    247592    200570     22077    123996    123955    127140    194299    207347     71110
dram[6]:     127193    177609     87488    177610    247686    247674    247577    247600     22076     33960    124005    123948    127155    127132     36918     71288
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587    125537     22059    123978    123968    127122    127158     40275    125190
dram[8]:     177609    127203     74884     63761    247671    247695    247610    247660     31355     22049    191498    191489    127144    127151     36894    200527
dram[9]:     127192    177609     67009     67009    247678    247689    247650    247656     22065     70073    124002    124003    197090    127149     75937    200528
dram[10]:     127188    127181     70553    177608    247676    247632    247636    247628    200570     93999    124004    124031    127133    127116     98785    125196
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9767955 n_nop=9155912 n_act=31813 n_pre=31797 n_req=147935 n_rd=367828 n_write=180605 bw_util=0.1123
n_activity=1446159 dram_eff=0.7585
bk0: 23576a 9445825i bk1: 23768a 9428016i bk2: 23172a 9446237i bk3: 23356a 9433031i bk4: 22892a 9448962i bk5: 22760a 9444825i bk6: 22852a 9462292i bk7: 22892a 9453164i bk8: 22764a 9458387i bk9: 22840a 9444831i bk10: 22772a 9445541i bk11: 22712a 9434761i bk12: 22468a 9448944i bk13: 22232a 9445353i bk14: 23404a 9438743i bk15: 23368a 9434108i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7833
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9767955 n_nop=9155958 n_act=31784 n_pre=31768 n_req=147941 n_rd=368032 n_write=180413 bw_util=0.1123
n_activity=1444078 dram_eff=0.7596
bk0: 23760a 9439608i bk1: 23840a 9432487i bk2: 23216a 9437704i bk3: 23180a 9436273i bk4: 22868a 9449237i bk5: 22768a 9440208i bk6: 22832a 9465922i bk7: 22896a 9448617i bk8: 22872a 9460395i bk9: 22848a 9450911i bk10: 22612a 9441066i bk11: 22716a 9437034i bk12: 22268a 9451062i bk13: 22272a 9443649i bk14: 23556a 9438239i bk15: 23528a 9430271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77769
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9767955 n_nop=9154771 n_act=32126 n_pre=32110 n_req=148043 n_rd=368284 n_write=180664 bw_util=0.1124
n_activity=1450073 dram_eff=0.7571
bk0: 23808a 9433519i bk1: 23668a 9436970i bk2: 23248a 9438865i bk3: 23336a 9431254i bk4: 22948a 9448473i bk5: 22828a 9437502i bk6: 22844a 9461280i bk7: 22740a 9453916i bk8: 22884a 9451327i bk9: 22772a 9450480i bk10: 22724a 9439095i bk11: 22800a 9436853i bk12: 22472a 9453034i bk13: 22420a 9440243i bk14: 23420a 9435731i bk15: 23372a 9432544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78459
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9767955 n_nop=9156867 n_act=31887 n_pre=31871 n_req=147608 n_rd=367336 n_write=179994 bw_util=0.1121
n_activity=1443970 dram_eff=0.7581
bk0: 23668a 9447182i bk1: 23804a 9435023i bk2: 23104a 9445138i bk3: 23088a 9438128i bk4: 22664a 9452023i bk5: 22792a 9437478i bk6: 22816a 9461166i bk7: 22732a 9459629i bk8: 22796a 9461403i bk9: 22860a 9452350i bk10: 22580a 9445349i bk11: 22696a 9438536i bk12: 22408a 9451289i bk13: 22328a 9446590i bk14: 23480a 9438723i bk15: 23520a 9433454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77257
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9767955 n_nop=9155224 n_act=32070 n_pre=32054 n_req=147975 n_rd=368052 n_write=180555 bw_util=0.1123
n_activity=1444489 dram_eff=0.7596
bk0: 23612a 9440544i bk1: 23748a 9436501i bk2: 23256a 9439360i bk3: 23080a 9433826i bk4: 22760a 9452647i bk5: 22900a 9436997i bk6: 22912a 9455143i bk7: 22808a 9449316i bk8: 22972a 9453878i bk9: 22760a 9453066i bk10: 22688a 9438367i bk11: 22724a 9435862i bk12: 22272a 9452871i bk13: 22404a 9438074i bk14: 23592a 9437620i bk15: 23564a 9430202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77818
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9767955 n_nop=9155848 n_act=32075 n_pre=32059 n_req=147756 n_rd=367696 n_write=180277 bw_util=0.1122
n_activity=1449954 dram_eff=0.7558
bk0: 23844a 9440173i bk1: 23728a 9433375i bk2: 23148a 9448353i bk3: 23140a 9442782i bk4: 22864a 9456076i bk5: 22780a 9445566i bk6: 22804a 9463088i bk7: 22800a 9454046i bk8: 22760a 9466455i bk9: 22680a 9454461i bk10: 22672a 9445336i bk11: 22648a 9441824i bk12: 22360a 9455821i bk13: 22280a 9448856i bk14: 23612a 9436079i bk15: 23576a 9433448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74098
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9767955 n_nop=9156080 n_act=32045 n_pre=32029 n_req=147710 n_rd=367512 n_write=180289 bw_util=0.1122
n_activity=1445875 dram_eff=0.7577
bk0: 23744a 9436749i bk1: 23628a 9430854i bk2: 23128a 9443835i bk3: 23192a 9428081i bk4: 22716a 9458303i bk5: 22772a 9439024i bk6: 22756a 9460826i bk7: 22860a 9455795i bk8: 22932a 9453780i bk9: 22736a 9451384i bk10: 22712a 9440618i bk11: 22668a 9437168i bk12: 22404a 9452896i bk13: 22244a 9443046i bk14: 23492a 9437332i bk15: 23528a 9429622i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76794
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9767955 n_nop=9154807 n_act=32193 n_pre=32177 n_req=147984 n_rd=368172 n_write=180606 bw_util=0.1124
n_activity=1447765 dram_eff=0.7581
bk0: 23804a 9436178i bk1: 23736a 9432400i bk2: 23208a 9438967i bk3: 23288a 9432113i bk4: 22864a 9445950i bk5: 22800a 9438379i bk6: 22884a 9456056i bk7: 22772a 9456859i bk8: 22900a 9455763i bk9: 22820a 9450345i bk10: 22652a 9439141i bk11: 22572a 9437525i bk12: 22360a 9451675i bk13: 22472a 9441848i bk14: 23544a 9435440i bk15: 23496a 9435217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77865
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9767955 n_nop=9154642 n_act=32114 n_pre=32098 n_req=148068 n_rd=368584 n_write=180517 bw_util=0.1124
n_activity=1450073 dram_eff=0.7573
bk0: 23760a 9439802i bk1: 23680a 9437473i bk2: 23316a 9441316i bk3: 23200a 9433467i bk4: 22812a 9452094i bk5: 22800a 9442877i bk6: 22920a 9459874i bk7: 22860a 9453110i bk8: 22960a 9452534i bk9: 22940a 9454160i bk10: 22704a 9438256i bk11: 22576a 9435559i bk12: 22412a 9450848i bk13: 22436a 9450479i bk14: 23516a 9442462i bk15: 23692a 9429875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76647
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9767955 n_nop=9156065 n_act=31900 n_pre=31884 n_req=147815 n_rd=367804 n_write=180302 bw_util=0.1122
n_activity=1444855 dram_eff=0.7587
bk0: 23716a 9441413i bk1: 23732a 9431699i bk2: 23272a 9445676i bk3: 23252a 9432707i bk4: 22800a 9458139i bk5: 22836a 9442236i bk6: 22720a 9466053i bk7: 22796a 9454641i bk8: 22708a 9458936i bk9: 22880a 9450958i bk10: 22600a 9445016i bk11: 22684a 9435336i bk12: 22464a 9455209i bk13: 22336a 9447525i bk14: 23520a 9442929i bk15: 23488a 9431565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74902
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9767955 n_nop=9155510 n_act=31930 n_pre=31914 n_req=147990 n_rd=368084 n_write=180517 bw_util=0.1123
n_activity=1447860 dram_eff=0.7578
bk0: 23816a 9438420i bk1: 23564a 9439790i bk2: 23220a 9436984i bk3: 23156a 9428874i bk4: 22768a 9456350i bk5: 22824a 9446826i bk6: 22864a 9456890i bk7: 22884a 9453947i bk8: 22988a 9456678i bk9: 22956a 9443549i bk10: 22652a 9441073i bk11: 22696a 9431345i bk12: 22380a 9450703i bk13: 22372a 9444960i bk14: 23508a 9444261i bk15: 23436a 9437766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78132

========= L2 cache stats =========
L2_cache_bank[0]: Access = 160468, Miss = 45975, Miss_rate = 0.287, Pending_hits = 74555, Reservation_fails = 136
L2_cache_bank[1]: Access = 160487, Miss = 45982, Miss_rate = 0.287, Pending_hits = 74482, Reservation_fails = 216
L2_cache_bank[2]: Access = 160351, Miss = 45996, Miss_rate = 0.287, Pending_hits = 74374, Reservation_fails = 190
L2_cache_bank[3]: Access = 160422, Miss = 46012, Miss_rate = 0.287, Pending_hits = 74396, Reservation_fails = 196
L2_cache_bank[4]: Access = 160565, Miss = 46087, Miss_rate = 0.287, Pending_hits = 74398, Reservation_fails = 164
L2_cache_bank[5]: Access = 160355, Miss = 45984, Miss_rate = 0.287, Pending_hits = 74397, Reservation_fails = 182
L2_cache_bank[6]: Access = 160090, Miss = 45879, Miss_rate = 0.287, Pending_hits = 74393, Reservation_fails = 190
L2_cache_bank[7]: Access = 160213, Miss = 45955, Miss_rate = 0.287, Pending_hits = 74404, Reservation_fails = 156
L2_cache_bank[8]: Access = 160401, Miss = 46016, Miss_rate = 0.287, Pending_hits = 74426, Reservation_fails = 211
L2_cache_bank[9]: Access = 160372, Miss = 45997, Miss_rate = 0.287, Pending_hits = 74379, Reservation_fails = 134
L2_cache_bank[10]: Access = 160417, Miss = 46016, Miss_rate = 0.287, Pending_hits = 74399, Reservation_fails = 177
L2_cache_bank[11]: Access = 160224, Miss = 45908, Miss_rate = 0.287, Pending_hits = 74398, Reservation_fails = 176
L2_cache_bank[12]: Access = 160224, Miss = 45971, Miss_rate = 0.287, Pending_hits = 74347, Reservation_fails = 190
L2_cache_bank[13]: Access = 160175, Miss = 45907, Miss_rate = 0.287, Pending_hits = 74366, Reservation_fails = 196
L2_cache_bank[14]: Access = 160538, Miss = 46054, Miss_rate = 0.287, Pending_hits = 74346, Reservation_fails = 227
L2_cache_bank[15]: Access = 160347, Miss = 45989, Miss_rate = 0.287, Pending_hits = 74389, Reservation_fails = 166
L2_cache_bank[16]: Access = 160602, Miss = 46100, Miss_rate = 0.287, Pending_hits = 74546, Reservation_fails = 153
L2_cache_bank[17]: Access = 160529, Miss = 46046, Miss_rate = 0.287, Pending_hits = 74510, Reservation_fails = 136
L2_cache_bank[18]: Access = 160260, Miss = 45950, Miss_rate = 0.287, Pending_hits = 74468, Reservation_fails = 144
L2_cache_bank[19]: Access = 160392, Miss = 46001, Miss_rate = 0.287, Pending_hits = 74509, Reservation_fails = 152
L2_cache_bank[20]: Access = 160526, Miss = 46049, Miss_rate = 0.287, Pending_hits = 74495, Reservation_fails = 160
L2_cache_bank[21]: Access = 160396, Miss = 45972, Miss_rate = 0.287, Pending_hits = 74478, Reservation_fails = 138
L2_total_cache_accesses = 3528354
L2_total_cache_misses = 1011846
L2_total_cache_miss_rate = 0.2868
L2_total_cache_pending_hits = 1637455
L2_total_cache_reservation_fails = 3790
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 73883
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1515280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 931976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 805150
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121959
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79854
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3790
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2521139
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1006963
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=7624819
icnt_total_pkts_simt_to_mem=5469155
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.46791
	minimum = 6
	maximum = 38
Network latency average = 8.27525
	minimum = 6
	maximum = 30
Slowest packet = 6822626
Flit latency average = 8.15023
	minimum = 6
	maximum = 29
Slowest flit = 12938374
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0589467
	minimum = 0.0506291 (at node 7)
	maximum = 0.0687846 (at node 44)
Accepted packet rate average = 0.0589467
	minimum = 0.0506291 (at node 7)
	maximum = 0.0687846 (at node 44)
Injected flit rate average = 0.0907453
	minimum = 0.0552718 (at node 7)
	maximum = 0.135757 (at node 44)
Accepted flit rate average= 0.0907453
	minimum = 0.0721062 (at node 46)
	maximum = 0.108694 (at node 5)
Injected packet length average = 1.53945
Accepted packet length average = 1.53945
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5699 (26 samples)
	minimum = 6 (26 samples)
	maximum = 85.3077 (26 samples)
Network latency average = 9.81993 (26 samples)
	minimum = 6 (26 samples)
	maximum = 78.5 (26 samples)
Flit latency average = 9.56174 (26 samples)
	minimum = 6 (26 samples)
	maximum = 77.5769 (26 samples)
Fragmentation average = 0.0202125 (26 samples)
	minimum = 0 (26 samples)
	maximum = 23.5 (26 samples)
Injected packet rate average = 0.0577331 (26 samples)
	minimum = 0.0512208 (26 samples)
	maximum = 0.0658422 (26 samples)
Accepted packet rate average = 0.0577331 (26 samples)
	minimum = 0.0512208 (26 samples)
	maximum = 0.0658422 (26 samples)
Injected flit rate average = 0.108285 (26 samples)
	minimum = 0.0772658 (26 samples)
	maximum = 0.147594 (26 samples)
Accepted flit rate average = 0.108285 (26 samples)
	minimum = 0.0985643 (26 samples)
	maximum = 0.116507 (26 samples)
Injected packet size average = 1.87562 (26 samples)
Accepted packet size average = 1.87562 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 58 min, 26 sec (7106 sec)
gpgpu_simulation_rate = 81223 (inst/sec)
gpgpu_simulation_rate = 1604 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 27: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 27 
gpu_sim_cycle = 47142
gpu_sim_insn = 23108742
gpu_ipc =     490.1943
gpu_tot_sim_cycle = 11670382
gpu_tot_sim_insn = 600280538
gpu_tot_ipc =      51.4362
gpu_tot_issued_cta = 1769472
max_total_param_size = 0
gpu_stall_dramfull = 343982
gpu_stall_icnt2sh    = 189934
partiton_reqs_in_parallel = 1037107
partiton_reqs_in_parallel_total    = 115387189
partiton_level_parallism =      21.9996
partiton_level_parallism_total  =       9.9760
partiton_reqs_in_parallel_util = 1037107
partiton_reqs_in_parallel_util_total    = 115387189
gpu_sim_cycle_parition_util = 47142
gpu_tot_sim_cycle_parition_util    = 5259788
partiton_level_parallism_util =      21.9996
partiton_level_parallism_util_total  =      21.9382
partiton_replys_in_parallel = 211724
partiton_replys_in_parallel_total    = 3528354
L2_BW  =     425.6936 GB/Sec
L2_BW_total  =      30.3760 GB/Sec
gpu_total_sim_rate=81360

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21700143
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10551296
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10549504
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21693844
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10551296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21700143
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
52939, 52349, 52350, 51885, 52594, 51807, 52198, 51495, 52016, 51179, 52171, 51049, 51763, 50432, 51339, 49664, 51005, 49957, 50083, 49573, 50822, 48992, 49886, 48854, 49664, 48665, 49154, 48237, 49422, 48265, 49354, 47836, 
gpgpu_n_tot_thrd_icount = 1275818016
gpgpu_n_tot_w_icount = 39869313
gpgpu_n_stall_shd_mem = 435919
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2652211
gpgpu_n_mem_write_global = 1087615
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 40991964
gpgpu_n_store_insn = 16817617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 168820736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198941
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2974850	W0_Idle:209213787	W0_Scoreboard:49826761	W1:535611	W2:11955	W3:147	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:39321591	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 21087688 {8:2635961,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 74972056 {40:104257,72:983358,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 160012712 {40:931203,72:1704414,136:344,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8700920 {8:1087615,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 2552 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 344 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 11670381 
mrq_lat_table:535894 	34740 	49422 	90543 	179939 	257939 	335836 	160624 	82808 	9912 	345 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2132542 	1439409 	147556 	12570 	1224 	111 	1942 	1977 	946 	1277 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	87 	3204395 	329197 	18677 	5020 	114271 	42242 	16816 	1112 	609 	1118 	98 	1940 	1974 	945 	1277 	300 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1795381 	816804 	40017 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	332624 	230545 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2211 	558 	460 	109 	50 	56 	80 	36 	35 	19 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    415408    355336    411793    250801    401158    412989    411825    356845    355432    411171    410898    420084    419660    411622    411834    251110 
dram[1]:    411492    410294    411410    320365    356038    431983    356128    411801    412843    413730    410782    410672    358133    411032    431494    251170 
dram[2]:    382479    411586    407655    412552    412830    415359    413097    411859    383623    412405    410631    337717    316820    421323    416474    359341 
dram[3]:    412174    382530    410883    410657    412443    412062    411018    413237    383805    356833    337754    382312    411070    385614    384150    401247 
dram[4]:    355000    411671    409522    413006    412954    401275    412317    411985    356044    356347    432206    410759    400933    412980    357604    356317 
dram[5]:    411183    382464    409590    411913    401116    406305    408896    413863    355391    411614    382358    382340    411710    250853    338583    384085 
dram[6]:    382469    412545    411704    413174    401476    265503    413050    401109    412260    386206    344726    410307    430711    411563    411807    402157 
dram[7]:    382187    382469    355494    410387    412954    409846    410242    411997    337443    412199    410660    410257    432677    408427    321252    412771 
dram[8]:    430384    413489    409607    412762    413951    432378    413045    265460    411618    410654    419160    365932    411621    409680    413311    356000 
dram[9]:    412738    382479    410674    412652    412843    319878    384614    356176    412284    383629    382147    382327    353829    414691    320632    337739 
dram[10]:    412394    412205    411085    251064    412593    410940    397473    411955    356587    412399    410638    382326    411707    410986    357437    411995 
average row accesses per activate:
dram[0]:  4.897634  4.820537  4.443100  4.431111  4.411791  4.666345  4.810490  4.946673  4.440924  4.555196  4.267416  4.429982  4.593188  4.881193  4.300726  4.382571 
dram[1]:  4.662557  4.970760  4.342059  4.609099  4.382088  4.584238  4.948012  4.964358  4.360018  4.576547  4.341884  4.405284  4.644648  4.713239  4.211443  4.363950 
dram[2]:  4.616810  4.947779  4.295259  4.346556  4.519222  4.586093  4.758789  4.915822  4.301047  4.598876  4.178117  4.368958  4.643607  4.646862  4.188640  4.483281 
dram[3]:  4.962909  4.856328  4.364925  4.442748  4.521495  4.563057  4.793189  5.062893  4.478559  4.595060  4.358381  4.502287  4.467221  4.692569  4.157787  4.312954 
dram[4]:  4.738274  5.061194  4.242308  4.395089  4.336616  4.575929  4.655041  4.950586  4.272021  4.740222  4.314248  4.410578  4.587565  4.739279  4.210461  4.281065 
dram[5]:  4.755235  4.708083  4.275594  4.434140  4.376968  4.534927  4.684693  5.016004  4.469731  4.543933  4.221840  4.434467  4.518224  4.674250  4.157852  4.319539 
dram[6]:  4.701107  4.814692  4.248172  4.275312  4.543274  4.522632  4.917808  5.031541  4.284101  4.515445  4.221319  4.445500  4.611137  4.664400  4.338634  4.389610 
dram[7]:  4.655535  4.900385  4.192567  4.306892  4.418256  4.679000  4.795667  5.001033  4.337296  4.576869  4.333627  4.461048  4.600286  4.711175  4.239449  4.430324 
dram[8]:  4.644353  4.828029  4.236696  4.382132  4.425103  4.644295  4.817957  5.041925  4.255054  4.428700  4.291123  4.446413  4.532243  4.724306  4.248531  4.341453 
dram[9]:  4.766057  4.906641  4.269479  4.321165  4.506058  4.652445  4.986591  4.961617  4.424201  4.453393  4.307523  4.327337  4.512082  4.866063  4.323643  4.399913 
dram[10]:  4.675515  5.154944  4.307158  4.392304  4.549203  4.685301  4.880905  5.127760  4.235950  4.417260  4.333186  4.419687  4.527985  4.764388  4.230255  4.502681 
average row locality = 1738012/383390 = 4.533274
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6308      6351      6194      6240      6110      6086      6105      6115      6077      6103      6080      6072      6006      5950      6254      6239 
dram[1]:      6353      6368      6207      6197      6108      6091      6105      6120      6113      6098      6045      6062      5953      5951      6299      6289 
dram[2]:      6362      6321      6214      6235      6127      6094      6109      6075      6116      6086      6067      6082      6011      5986      6263      6247 
dram[3]:      6337      6359      6166      6181      6062      6100      6092      6076      6092      6112      6037      6068      5984      5963      6281      6277 
dram[4]:      6308      6344      6209      6165      6083      6113      6115      6102      6129      6083      6062      6069      5958      5991      6298      6291 
dram[5]:      6369      6339      6192      6184      6110      6080      6090      6091      6087      6059      6056      6045      5970      5956      6300      6299 
dram[6]:      6350      6318      6183      6203      6072      6088      6087      6112      6120      6077      6068      6060      5981      5935      6277      6290 
dram[7]:      6361      6340      6201      6216      6108      6096      6116      6086      6114      6099      6058      6033      5974      6011      6291      6281 
dram[8]:      6346      6328      6228      6194      6088      6094      6130      6108      6139      6120      6066      6031      5984      5993      6281      6323 
dram[9]:      6339      6340      6217      6207      6091      6104      6072      6089      6075      6112      6039      6065      5999      5972      6284      6271 
dram[10]:      6362      6303      6201      6190      6090      6104      6107      6116      6134      6138      6047      6069      5981      5982      6288      6268 
total reads: 1081493
bank skew: 6369/5935 = 1.07
chip skew: 98453/98187 = 1.00
number of total write accesses:
dram[0]:      3835      3883      3723      3730      3618      3592      3617      3625      3733      3759      3782      3798      3704      3705      3814      3819 
dram[1]:      3858      3832      3745      3731      3629      3623      3603      3630      3745      3737      3772      3775      3680      3697      3859      3831 
dram[2]:      3855      3817      3751      3736      3630      3601      3637      3619      3742      3728      3785      3770      3722      3712      3840      3809 
dram[3]:      3832      3849      3690      3713      3614      3633      3619      3584      3725      3749      3765      3774      3692      3699      3864      3811 
dram[4]:      3794      3829      3718      3680      3605      3620      3628      3616      3765      3734      3809      3771      3708      3734      3845      3838 
dram[5]:      3850      3854      3706      3713      3620      3593      3612      3625      3733      3715      3764      3733      3699      3701      3841      3826 
dram[6]:      3842      3841      3694      3720      3587      3604      3606      3619      3742      3717      3793      3769      3707      3669      3819      3850 
dram[7]:      3816      3843      3727      3720      3621      3641      3624      3596      3736      3755      3788      3759      3682      3727      3854      3829 
dram[8]:      3853      3835      3724      3714      3572      3594      3636      3633      3754      3725      3795      3760      3715      3706      3839      3836 
dram[9]:      3827      3856      3701      3736      3579      3601      3597      3606      3760      3730      3752      3797      3711      3692      3829      3840 
dram[10]:      3854      3811      3727      3741      3618      3618      3606      3637      3740      3792      3759      3810      3727      3704      3835      3809 
total reads: 656520
bank skew: 3883/3572 = 1.09
chip skew: 59788/59579 = 1.00
average mf latency per bank:
dram[0]:        788       775       613       659       914       942       807       804       638       635       777       761       734       762       645       653
dram[1]:        769       797       629       622       894       900       821       819       651       643       788       773       747       730       631       668
dram[2]:        801       791       605       683       851       897       832       832       631       636       758       775       777       778       647       674
dram[3]:        791       779       615       640       864       880       843       831       627       658       776       788       777       786       625       672
dram[4]:        772       794       669       638       902       905       823       819       643       678       759       775       748       710       669       658
dram[5]:        764       780       606       628       905       896       826       832       640       629       735       744       700       729       671       644
dram[6]:        777       789       634       642       937       912       814       820       620       634       750       738       701       723       631       656
dram[7]:        784       792       606       613       889       917       856       854       650       625       748       750       701       719       639       666
dram[8]:        790       786       624       621       910       945       839       860       619       626       749       750       718       734       620       673
dram[9]:        747       783       622       634       894       926       826       799       624       643       738       762       738       740       651       662
dram[10]:        762       810       623       644       877       905       800       803       649       645       764       768       726       746       649       666
maximum mf latency per bank:
dram[0]:     127177    127184     70523    113198    247678    247651    247680    247633     94008     71670    124032    124017    127110    127111    103428     71259
dram[1]:     127158    127202     93995     67024    247658    247650    247618    247591    125572     94010    124031    123994    194294    127120     40254    207352
dram[2]:     127171    127210     63703    177609    247672    247652    247626    247677     36149     27136    123970    124023    197098    127187     70776    207347
dram[3]:     177609    127167     67037    177608    247681    247680    247587    247607     28257    200570    123984    124021    127175    191499     36925    125209
dram[4]:     127164    127173    177608    113206    247683    247711    247602    247612    200570    200570    123999    123980    127151    127166    203133    200520
dram[5]:     127192    127188     63704    113203    247698    247671    247600    247592    200570     22077    123996    123955    127140    194299    207347     71110
dram[6]:     127193    177609     87488    177610    247686    247674    247577    247600     22076     33960    124005    123948    127155    127132     36918     71288
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587    125537     22059    123978    123968    127122    127158     40275    125190
dram[8]:     177609    127203     74884     63761    247671    247695    247610    247660     31355     22049    191498    191489    127144    127151     36894    200527
dram[9]:     127192    177609     67009     67009    247678    247689    247650    247656     22065     70073    124002    124003    197090    127149     75937    200528
dram[10]:     127188    127181     70553    177608    247676    247632    247636    247628    200570     93999    124004    124031    127133    127116     98785    125196
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9855489 n_nop=9199552 n_act=34587 n_pre=34571 n_req=158027 n_rd=393160 n_write=193619 bw_util=0.1191
n_activity=1532565 dram_eff=0.7657
bk0: 25232a 9496870i bk1: 25404a 9480177i bk2: 24776a 9501097i bk3: 24960a 9486425i bk4: 24440a 9500932i bk5: 24344a 9495097i bk6: 24420a 9514194i bk7: 24460a 9505972i bk8: 24308a 9511729i bk9: 24412a 9498518i bk10: 24320a 9499775i bk11: 24288a 9487836i bk12: 24024a 9505832i bk13: 23800a 9500268i bk14: 25016a 9491695i bk15: 24956a 9485842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9281
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9855489 n_nop=9199024 n_act=34711 n_pre=34695 n_req=158106 n_rd=393436 n_write=193623 bw_util=0.1191
n_activity=1530522 dram_eff=0.7671
bk0: 25412a 9490974i bk1: 25472a 9485739i bk2: 24828a 9488754i bk3: 24788a 9487948i bk4: 24432a 9501680i bk5: 24364a 9489579i bk6: 24420a 9516385i bk7: 24480a 9499909i bk8: 24452a 9511246i bk9: 24392a 9503095i bk10: 24180a 9493443i bk11: 24248a 9491281i bk12: 23812a 9507517i bk13: 23804a 9498362i bk14: 25196a 9487921i bk15: 25156a 9481258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.919
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9855489 n_nop=9197994 n_act=35046 n_pre=35030 n_req=158149 n_rd=393580 n_write=193839 bw_util=0.1192
n_activity=1536673 dram_eff=0.7645
bk0: 25448a 9486637i bk1: 25284a 9489148i bk2: 24856a 9493118i bk3: 24940a 9485526i bk4: 24508a 9501659i bk5: 24376a 9490457i bk6: 24436a 9511662i bk7: 24300a 9506074i bk8: 24464a 9503629i bk9: 24344a 9501459i bk10: 24268a 9493262i bk11: 24328a 9490206i bk12: 24044a 9508287i bk13: 23944a 9497139i bk14: 25052a 9485438i bk15: 24988a 9483040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9099
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9855489 n_nop=9200267 n_act=34620 n_pre=34604 n_req=157800 n_rd=392748 n_write=193250 bw_util=0.1189
n_activity=1530561 dram_eff=0.7657
bk0: 25348a 9499866i bk1: 25436a 9487029i bk2: 24664a 9497322i bk3: 24724a 9487623i bk4: 24248a 9504109i bk5: 24400a 9486247i bk6: 24368a 9514224i bk7: 24304a 9511819i bk8: 24368a 9514617i bk9: 24448a 9501986i bk10: 24148a 9498170i bk11: 24272a 9489982i bk12: 23936a 9506352i bk13: 23852a 9501260i bk14: 25124a 9485114i bk15: 25108a 9484286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94518
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9855489 n_nop=9198776 n_act=34979 n_pre=34963 n_req=158014 n_rd=393280 n_write=193491 bw_util=0.1191
n_activity=1531018 dram_eff=0.7665
bk0: 25232a 9494451i bk1: 25376a 9490129i bk2: 24836a 9495863i bk3: 24660a 9489984i bk4: 24332a 9507059i bk5: 24452a 9490911i bk6: 24460a 9508408i bk7: 24408a 9503379i bk8: 24516a 9506860i bk9: 24332a 9505308i bk10: 24248a 9492473i bk11: 24276a 9490560i bk12: 23832a 9509021i bk13: 23964a 9492378i bk14: 25192a 9490610i bk15: 25164a 9483174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89827
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9855489 n_nop=9199081 n_act=35093 n_pre=35077 n_req=157812 n_rd=392908 n_write=193330 bw_util=0.119
n_activity=1536435 dram_eff=0.7631
bk0: 25476a 9495350i bk1: 25356a 9487632i bk2: 24768a 9501301i bk3: 24736a 9497057i bk4: 24440a 9509664i bk5: 24320a 9499060i bk6: 24360a 9516782i bk7: 24364a 9509960i bk8: 24348a 9520116i bk9: 24236a 9508744i bk10: 24224a 9500441i bk11: 24180a 9498829i bk12: 23880a 9512161i bk13: 23824a 9504278i bk14: 25200a 9491072i bk15: 25196a 9487038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85274
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9855489 n_nop=9199546 n_act=34913 n_pre=34897 n_req=157800 n_rd=392884 n_write=193249 bw_util=0.1189
n_activity=1532408 dram_eff=0.765
bk0: 25400a 9490078i bk1: 25272a 9484869i bk2: 24732a 9496863i bk3: 24812a 9481099i bk4: 24288a 9508522i bk5: 24352a 9490735i bk6: 24348a 9515628i bk7: 24448a 9509253i bk8: 24480a 9506354i bk9: 24308a 9505082i bk10: 24272a 9495772i bk11: 24240a 9492559i bk12: 23924a 9507627i bk13: 23740a 9499450i bk14: 25108a 9489634i bk15: 25160a 9480038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88736
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9855489 n_nop=9198512 n_act=34921 n_pre=34905 n_req=158103 n_rd=393540 n_write=193611 bw_util=0.1192
n_activity=1534297 dram_eff=0.7654
bk0: 25444a 9489750i bk1: 25360a 9484428i bk2: 24804a 9494305i bk3: 24864a 9486423i bk4: 24432a 9497181i bk5: 24384a 9489709i bk6: 24464a 9508789i bk7: 24344a 9507641i bk8: 24456a 9508572i bk9: 24396a 9501565i bk10: 24232a 9494475i bk11: 24132a 9491356i bk12: 23896a 9507675i bk13: 24044a 9495711i bk14: 25164a 9486166i bk15: 25124a 9486017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9215
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9855489 n_nop=9197753 n_act=35102 n_pre=35086 n_req=158144 n_rd=393812 n_write=193736 bw_util=0.1192
n_activity=1536661 dram_eff=0.7647
bk0: 25384a 9492590i bk1: 25312a 9489921i bk2: 24912a 9496873i bk3: 24776a 9487307i bk4: 24352a 9509011i bk5: 24376a 9495956i bk6: 24520a 9512098i bk7: 24432a 9505657i bk8: 24556a 9506336i bk9: 24480a 9506690i bk10: 24264a 9494204i bk11: 24124a 9487417i bk12: 23936a 9508927i bk13: 23972a 9505501i bk14: 25124a 9493005i bk15: 25292a 9481578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88289
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9855489 n_nop=9199702 n_act=34720 n_pre=34704 n_req=157890 n_rd=393104 n_write=193259 bw_util=0.119
n_activity=1531327 dram_eff=0.7658
bk0: 25356a 9495458i bk1: 25360a 9486130i bk2: 24868a 9499327i bk3: 24828a 9485564i bk4: 24364a 9511872i bk5: 24416a 9494020i bk6: 24288a 9520153i bk7: 24356a 9510394i bk8: 24300a 9509851i bk9: 24448a 9504435i bk10: 24156a 9500600i bk11: 24260a 9488528i bk12: 23996a 9510754i bk13: 23888a 9502302i bk14: 25136a 9495568i bk15: 25084a 9485431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87006
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0x800ffe80, atomic=0 1 entries : 0x7ff759799180 :  mf: uid=36652670, sid11:w01, part=10, addr=0x800ffea0, load , size=32, unknown  status = IN_PARTITION_DRAM (11670381), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9855489 n_nop=9198960 n_act=34699 n_pre=34683 n_req=158168 n_rd=393518 n_write=193629 bw_util=0.1192
n_activity=1534481 dram_eff=0.7653
bk0: 25448a 9491812i bk1: 25212a 9493050i bk2: 24804a 9492133i bk3: 24760a 9484059i bk4: 24360a 9509898i bk5: 24416a 9497890i bk6: 24428a 9511277i bk7: 24464a 9506314i bk8: 24536a 9510699i bk9: 24552a 9494282i bk10: 24188a 9496377i bk11: 24274a 9485309i bk12: 23924a 9505969i bk13: 23928a 9499343i bk14: 25152a 9493155i bk15: 25072a 9487218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91797

========= L2 cache stats =========
L2_cache_bank[0]: Access = 170110, Miss = 49134, Miss_rate = 0.289, Pending_hits = 77571, Reservation_fails = 139
L2_cache_bank[1]: Access = 170104, Miss = 49156, Miss_rate = 0.289, Pending_hits = 77521, Reservation_fails = 219
L2_cache_bank[2]: Access = 169993, Miss = 49183, Miss_rate = 0.289, Pending_hits = 77443, Reservation_fails = 194
L2_cache_bank[3]: Access = 170014, Miss = 49176, Miss_rate = 0.289, Pending_hits = 77434, Reservation_fails = 198
L2_cache_bank[4]: Access = 170194, Miss = 49269, Miss_rate = 0.289, Pending_hits = 77433, Reservation_fails = 166
L2_cache_bank[5]: Access = 169957, Miss = 49126, Miss_rate = 0.289, Pending_hits = 77419, Reservation_fails = 183
L2_cache_bank[6]: Access = 169739, Miss = 49051, Miss_rate = 0.289, Pending_hits = 77416, Reservation_fails = 192
L2_cache_bank[7]: Access = 169897, Miss = 49136, Miss_rate = 0.289, Pending_hits = 77448, Reservation_fails = 158
L2_cache_bank[8]: Access = 169982, Miss = 49162, Miss_rate = 0.289, Pending_hits = 77444, Reservation_fails = 212
L2_cache_bank[9]: Access = 169982, Miss = 49158, Miss_rate = 0.289, Pending_hits = 77424, Reservation_fails = 136
L2_cache_bank[10]: Access = 170027, Miss = 49174, Miss_rate = 0.289, Pending_hits = 77446, Reservation_fails = 179
L2_cache_bank[11]: Access = 169798, Miss = 49053, Miss_rate = 0.289, Pending_hits = 77439, Reservation_fails = 178
L2_cache_bank[12]: Access = 169853, Miss = 49138, Miss_rate = 0.289, Pending_hits = 77373, Reservation_fails = 192
L2_cache_bank[13]: Access = 169775, Miss = 49083, Miss_rate = 0.289, Pending_hits = 77403, Reservation_fails = 197
L2_cache_bank[14]: Access = 170139, Miss = 49223, Miss_rate = 0.289, Pending_hits = 77373, Reservation_fails = 228
L2_cache_bank[15]: Access = 170008, Miss = 49162, Miss_rate = 0.289, Pending_hits = 77439, Reservation_fails = 168
L2_cache_bank[16]: Access = 170229, Miss = 49262, Miss_rate = 0.289, Pending_hits = 77572, Reservation_fails = 156
L2_cache_bank[17]: Access = 170135, Miss = 49191, Miss_rate = 0.289, Pending_hits = 77542, Reservation_fails = 137
L2_cache_bank[18]: Access = 169899, Miss = 49116, Miss_rate = 0.289, Pending_hits = 77504, Reservation_fails = 145
L2_cache_bank[19]: Access = 170021, Miss = 49160, Miss_rate = 0.289, Pending_hits = 77559, Reservation_fails = 155
L2_cache_bank[20]: Access = 170174, Miss = 49210, Miss_rate = 0.289, Pending_hits = 77537, Reservation_fails = 160
L2_cache_bank[21]: Access = 170048, Miss = 49170, Miss_rate = 0.289, Pending_hits = 77549, Reservation_fails = 139
L2_total_cache_accesses = 3740078
L2_total_cache_misses = 1081493
L2_total_cache_miss_rate = 0.2892
L2_total_cache_pending_hits = 1704289
L2_total_cache_reservation_fails = 3831
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 75895
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1579810
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 996506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 878381
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124263
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84971
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3829
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2652211
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1087615
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.037

icnt_total_pkts_mem_to_simt=8098687
icnt_total_pkts_simt_to_mem=5827301
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.99478
	minimum = 6
	maximum = 94
Network latency average = 9.42663
	minimum = 6
	maximum = 76
Slowest packet = 7060777
Flit latency average = 8.62468
	minimum = 6
	maximum = 75
Slowest flit = 13693328
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0898258
	minimum = 0.079294 (at node 13)
	maximum = 0.102713 (at node 35)
Accepted packet rate average = 0.0898258
	minimum = 0.079294 (at node 13)
	maximum = 0.102713 (at node 35)
Injected flit rate average = 0.176495
	minimum = 0.13397 (at node 13)
	maximum = 0.229058 (at node 35)
Accepted flit rate average= 0.176495
	minimum = 0.171623 (at node 39)
	maximum = 0.181169 (at node 24)
Injected packet length average = 1.96486
Accepted packet length average = 1.96486
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5486 (27 samples)
	minimum = 6 (27 samples)
	maximum = 85.6296 (27 samples)
Network latency average = 9.80537 (27 samples)
	minimum = 6 (27 samples)
	maximum = 78.4074 (27 samples)
Flit latency average = 9.52703 (27 samples)
	minimum = 6 (27 samples)
	maximum = 77.4815 (27 samples)
Fragmentation average = 0.0194639 (27 samples)
	minimum = 0 (27 samples)
	maximum = 22.6296 (27 samples)
Injected packet rate average = 0.0589218 (27 samples)
	minimum = 0.0522605 (27 samples)
	maximum = 0.0672078 (27 samples)
Accepted packet rate average = 0.0589218 (27 samples)
	minimum = 0.0522605 (27 samples)
	maximum = 0.0672078 (27 samples)
Injected flit rate average = 0.110812 (27 samples)
	minimum = 0.0793659 (27 samples)
	maximum = 0.150611 (27 samples)
Accepted flit rate average = 0.110812 (27 samples)
	minimum = 0.10127 (27 samples)
	maximum = 0.118902 (27 samples)
Injected packet size average = 1.88066 (27 samples)
Accepted packet size average = 1.88066 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 2 min, 58 sec (7378 sec)
gpgpu_simulation_rate = 81360 (inst/sec)
gpgpu_simulation_rate = 1581 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 28: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 28 
gpu_sim_cycle = 49810
gpu_sim_insn = 21380241
gpu_ipc =     429.2359
gpu_tot_sim_cycle = 11942342
gpu_tot_sim_insn = 621660779
gpu_tot_ipc =      52.0552
gpu_tot_issued_cta = 1835008
max_total_param_size = 0
gpu_stall_dramfull = 343982
gpu_stall_icnt2sh    = 190583
partiton_reqs_in_parallel = 1095820
partiton_reqs_in_parallel_total    = 116424296
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.8406
partiton_reqs_in_parallel_util = 1095820
partiton_reqs_in_parallel_util_total    = 116424296
gpu_sim_cycle_parition_util = 49810
gpu_tot_sim_cycle_parition_util    = 5306930
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9387
partiton_replys_in_parallel = 165644
partiton_replys_in_parallel_total    = 3740078
L2_BW  =     315.2058 GB/Sec
L2_BW_total  =      30.9989 GB/Sec
gpu_total_sim_rate=81872

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22698204
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 11075584
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11073792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22691905
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11075584
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22698204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
54878, 54830, 54836, 54081, 54893, 54126, 54546, 53524, 54459, 53305, 54228, 53317, 53918, 52798, 53707, 51857, 53209, 52229, 52526, 51720, 53141, 51093, 52044, 51057, 51753, 50866, 51335, 50203, 51649, 50393, 51771, 50372, 
gpgpu_n_tot_thrd_icount = 1333644224
gpgpu_n_tot_w_icount = 41676382
gpgpu_n_stall_shd_mem = 437772
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2810297
gpgpu_n_mem_write_global = 1095173
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 42136709
gpgpu_n_store_insn = 16825631
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 177209344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 200794
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3089619	W0_Idle:209231956	W0_Scoreboard:50860048	W1:941230	W2:36351	W3:945	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:40697847	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22224144 {8:2778018,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 75274376 {40:111815,72:983358,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1291160 {40:32279,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165833136 {40:1070885,72:1705818,136:1315,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8761384 {8:1095173,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1291160 {40:32279,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 339 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 11940021 
mrq_lat_table:580359 	36245 	51664 	94795 	190736 	264529 	338195 	160833 	82808 	9912 	345 	10 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2222446 	1515113 	147592 	12570 	1224 	111 	1942 	1977 	946 	1277 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	96 	3345091 	329654 	18678 	5020 	138752 	42242 	16816 	1112 	609 	1118 	98 	1940 	1974 	945 	1277 	300 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1919456 	850511 	40321 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	332624 	238103 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2309 	560 	460 	109 	50 	56 	80 	36 	35 	19 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    415408    355336    411793    250801    401158    412989    411825    356845    355432    411171    410898    420084    419660    411622    411834    251110 
dram[1]:    411492    410294    411410    320365    356038    431983    356128    411801    412843    413730    410782    410672    358133    411032    431494    251170 
dram[2]:    382479    411586    407655    412552    412830    415359    413097    411859    383623    412405    410631    337717    316820    421323    416474    359341 
dram[3]:    412174    382530    410883    410657    412443    412062    411018    413237    383805    356833    337754    382312    411070    385614    384150    401247 
dram[4]:    355000    411671    409522    413006    412954    401275    412317    411985    356044    356347    432206    410759    400933    412980    357604    356317 
dram[5]:    411183    382464    409590    411913    401116    406305    408896    413863    355391    411614    382358    382340    411710    250853    338583    384085 
dram[6]:    382469    412545    411704    413174    401476    265503    413050    401109    412260    386206    344726    410307    430711    411563    411807    402157 
dram[7]:    382187    382469    355494    410387    412954    409846    410242    411997    337443    412199    410660    410257    432677    408427    321252    412771 
dram[8]:    430384    413489    409607    412762    413951    432378    413045    265460    411618    410654    419160    365932    411621    409680    413311    356000 
dram[9]:    412738    382479    410674    412652    412843    319878    384614    356176    412284    383629    382147    382327    353829    414691    320632    337739 
dram[10]:    412394    412205    411085    251064    412593    410940    397473    411955    356587    412399    410638    382326    411707    410986    357437    411995 
average row accesses per activate:
dram[0]:  4.372622  4.333740  4.030019  4.008887  3.988208  4.234204  4.288616  4.426451  3.992985  4.121833  3.831852  4.025801  4.124186  4.428824  3.930477  3.946637 
dram[1]:  4.225576  4.448825  3.948151  4.176995  3.959048  4.149487  4.479610  4.456942  3.941762  4.138923  3.941358  3.995707  4.174709  4.253497  3.841857  3.917285 
dram[2]:  4.197000  4.421803  3.924764  3.922903  4.061078  4.124642  4.285413  4.439507  3.933691  4.139271  3.873010  3.964120  4.160524  4.189805  3.799784  4.064905 
dram[3]:  4.400249  4.326829  3.942212  4.034861  4.069007  4.128822  4.297755  4.568502  4.087670  4.141935  3.939931  4.091127  4.016263  4.220502  3.785331  3.922330 
dram[4]:  4.248889  4.528657  3.883327  3.977114  3.942578  4.136215  4.209785  4.446106  3.890313  4.228359  3.965170  3.988318  4.117959  4.228559  3.854738  3.880646 
dram[5]:  4.227542  4.221295  3.880541  4.028974  3.994866  4.134924  4.246950  4.582347  4.070462  4.082866  3.873250  4.013763  4.093014  4.237052  3.792670  3.939088 
dram[6]:  4.280404  4.297648  3.884513  3.907232  4.091020  4.097115  4.369397  4.531782  3.919312  4.077476  3.880439  4.027953  4.140229  4.216639  3.916821  4.002279 
dram[7]:  4.192719  4.334825  3.816304  3.932623  3.997630  4.231091  4.358434  4.490869  3.924370  4.108670  3.917396  4.028797  4.168190  4.229392  3.869916  3.982271 
dram[8]:  4.207689  4.317570  3.850630  4.004273  3.989311  4.186645  4.314008  4.482576  3.868066  4.023557  3.887628  4.043340  4.106011  4.256734  3.873441  3.908957 
dram[9]:  4.280581  4.367146  3.865471  3.956672  4.033107  4.236875  4.513696  4.453063  4.047506  4.051445  3.944315  3.996873  4.099757  4.386126  3.930649  3.988271 
dram[10]:  4.256421  4.576205  3.916983  3.940038  4.095508  4.240050  4.366969  4.599819  3.905725  4.015169  3.961883  3.959739  4.120114  4.284501  3.849125  4.099726 
average row locality = 1810432/441496 = 4.100676
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6599      6647      6481      6516      6403      6358      6393      6396      6392      6378      6414      6379      6288      6196      6514      6546 
dram[1]:      6647      6640      6484      6467      6402      6369      6391      6399      6412      6373      6325      6340      6233      6224      6589      6582 
dram[2]:      6643      6601      6514      6512      6419      6369      6414      6362      6403      6383      6324      6376      6299      6274      6572      6517 
dram[3]:      6629      6657      6481      6467      6352      6378      6400      6346      6369      6402      6338      6341      6291      6260      6581      6564 
dram[4]:      6584      6629      6486      6448      6374      6407      6418      6378      6428      6398      6332      6347      6242      6284      6566      6596 
dram[5]:      6683      6634      6493      6452      6383      6353      6378      6348      6381      6352      6350      6343      6254      6236      6586      6588 
dram[6]:      6631      6608      6448      6484      6367      6361      6393      6395      6393      6368      6344      6340      6280      6199      6584      6563 
dram[7]:      6647      6658      6491      6490      6380      6372      6396      6370      6415      6397      6359      6322      6234      6298      6574      6586 
dram[8]:      6630      6624      6536      6475      6384      6376      6426      6407      6441      6409      6349      6294      6271      6277      6587      6622 
dram[9]:      6634      6642      6506      6466      6397      6372      6342      6377      6349      6380      6323      6325      6278      6244      6582      6577 
dram[10]:      6634      6592      6477      6505      6382      6389      6404      6389      6389      6414      6314      6385      6266      6261      6587      6546 
total reads: 1131929
bank skew: 6683/6196 = 1.08
chip skew: 103108/102758 = 1.00
number of total write accesses:
dram[0]:      3974      4014      3856      3859      3743      3694      3741      3745      3854      3873      3932      3919      3841      3822      3945      3956 
dram[1]:      3993      3966      3872      3846      3749      3735      3715      3745      3876      3846      3891      3897      3803      3810      4003      3979 
dram[2]:      3988      3945      3867      3868      3754      3724      3751      3729      3860      3841      3893      3899      3861      3836      3980      3942 
dram[3]:      3980      3987      3820      3834      3731      3750      3747      3691      3842      3870      3894      3895      3834      3827      3999      3940 
dram[4]:      3932      3959      3832      3805      3719      3735      3736      3728      3893      3860      3914      3895      3847      3873      3969      3971 
dram[5]:      4000      3991      3837      3838      3732      3699      3717      3724      3844      3847      3887      3864      3823      3827      3969      3953 
dram[6]:      3963      3990      3811      3835      3701      3722      3744      3729      3856      3842      3912      3891      3847      3786      3964      3975 
dram[7]:      3948      3997      3855      3841      3742      3753      3733      3712      3859      3887      3932      3891      3803      3861      3987      3971 
dram[8]:      3986      3967      3853      3832      3693      3718      3768      3755      3879      3839      3926      3875      3838      3837      3972      3983 
dram[9]:      3969      3992      3838      3853      3714      3716      3710      3727      3875      3858      3877      3899      3832      3809      3960      3964 
dram[10]:      3973      3947      3856      3877      3738      3732      3723      3749      3844      3909      3872      3942      3853      3829      3975      3937 
total reads: 678503
bank skew: 4014/3691 = 1.09
chip skew: 61772/61552 = 1.00
average mf latency per bank:
dram[0]:        777       766       610       655       898       929       797       795       635       633       764       752       725       754       642       648
dram[1]:        759       787       626       620       880       887       810       809       646       640       778       763       737       722       626       662
dram[2]:        791       781       603       677       839       882       821       821       628       633       751       764       766       767       642       669
dram[3]:        780       769       611       636       852       868       830       822       625       653       765       778       764       774       621       667
dram[4]:        763       784       665       635       888       891       813       810       639       672       751       766       738       701       664       653
dram[5]:        754       770       604       625       893       884       816       823       636       626       727       735       692       720       666       641
dram[6]:        769       778       632       640       922       898       801       810       618       631       742       730       692       716       627       652
dram[7]:        775       779       604       612       876       904       845       842       647       621       738       740       694       711       635       660
dram[8]:        780       776       621       619       894       929       827       847       616       623       740       743       710       725       617       667
dram[9]:        738       772       618       632       878       912       816       789       621       639       730       756       729       732       646       657
dram[10]:        754       799       620       640       863       891       791       794       647       642       756       758       718       737       644       661
maximum mf latency per bank:
dram[0]:     127177    127184     70523    113198    247678    247651    247680    247633     94008     71670    124032    124017    127110    127111    103428     71259
dram[1]:     127158    127202     93995     67024    247658    247650    247618    247591    125572     94010    124031    123994    194294    127120     40254    207352
dram[2]:     127171    127210     63703    177609    247672    247652    247626    247677     36149     27136    123970    124023    197098    127187     70776    207347
dram[3]:     177609    127167     67037    177608    247681    247680    247587    247607     28257    200570    123984    124021    127175    191499     36925    125209
dram[4]:     127164    127173    177608    113206    247683    247711    247602    247612    200570    200570    123999    123980    127151    127166    203133    200520
dram[5]:     127192    127188     63704    113203    247698    247671    247600    247592    200570     22077    123996    123955    127140    194299    207347     71110
dram[6]:     127193    177609     87488    177610    247686    247674    247577    247600     22076     33960    124005    123948    127155    127132     36918     71288
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587    125537     22059    123978    123968    127122    127158     40275    125190
dram[8]:     177609    127203     74884     63761    247671    247695    247610    247660     31355     22049    191498    191489    127144    127151     36894    200527
dram[9]:     127192    177609     67009     67009    247678    247689    247650    247656     22065     70073    124002    124003    197090    127149     75937    200528
dram[10]:     127188    127181     70553    177608    247676    247632    247636    247628    200570     93999    124004    124031    127133    127116     98785    125196
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9947978 n_nop=9254741 n_act=39955 n_pre=39939 n_req=164668 n_rd=411600 n_write=201743 bw_util=0.1233
n_activity=1620278 dram_eff=0.7571
bk0: 26396a 9569635i bk1: 26588a 9553395i bk2: 25924a 9575249i bk3: 26064a 9559446i bk4: 25612a 9574536i bk5: 25432a 9570628i bk6: 25572a 9588239i bk7: 25584a 9580000i bk8: 25568a 9584701i bk9: 25512a 9573506i bk10: 25656a 9570007i bk11: 25516a 9562536i bk12: 25152a 9579204i bk13: 24784a 9576697i bk14: 26056a 9566458i bk15: 26184a 9558020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92453
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9947978 n_nop=9254999 n_act=39974 n_pre=39958 n_req=164603 n_rd=411508 n_write=201539 bw_util=0.1233
n_activity=1617694 dram_eff=0.7579
bk0: 26588a 9564239i bk1: 26560a 9559423i bk2: 25936a 9562568i bk3: 25868a 9563037i bk4: 25608a 9575566i bk5: 25476a 9565047i bk6: 25564a 9591682i bk7: 25596a 9575228i bk8: 25648a 9584172i bk9: 25492a 9578439i bk10: 25300a 9568168i bk11: 25360a 9566474i bk12: 24932a 9582259i bk13: 24896a 9574389i bk14: 26356a 9561085i bk15: 26328a 9553272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9139
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9947978 n_nop=9253651 n_act=40320 n_pre=40304 n_req=164720 n_rd=411928 n_write=201775 bw_util=0.1234
n_activity=1623987 dram_eff=0.7558
bk0: 26572a 9559901i bk1: 26404a 9562436i bk2: 26056a 9567658i bk3: 26048a 9558960i bk4: 25676a 9574488i bk5: 25476a 9564232i bk6: 25656a 9585385i bk7: 25448a 9581480i bk8: 25612a 9577504i bk9: 25532a 9574588i bk10: 25296a 9569643i bk11: 25504a 9564224i bk12: 25196a 9581447i bk13: 25096a 9570171i bk14: 26288a 9557370i bk15: 26068a 9556647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90662
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9947978 n_nop=9255234 n_act=39987 n_pre=39971 n_req=164497 n_rd=411424 n_write=201362 bw_util=0.1232
n_activity=1617944 dram_eff=0.7575
bk0: 26516a 9571500i bk1: 26628a 9558395i bk2: 25924a 9569756i bk3: 25868a 9561345i bk4: 25408a 9577777i bk5: 25512a 9560001i bk6: 25600a 9586277i bk7: 25384a 9587694i bk8: 25476a 9589206i bk9: 25608a 9575870i bk10: 25352a 9571375i bk11: 25364a 9564341i bk12: 25164a 9577600i bk13: 25040a 9574118i bk14: 26324a 9557937i bk15: 26256a 9556856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9413
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9947978 n_nop=9254371 n_act=40284 n_pre=40268 n_req=164585 n_rd=411668 n_write=201387 bw_util=0.1233
n_activity=1618652 dram_eff=0.7575
bk0: 26336a 9567189i bk1: 26516a 9564725i bk2: 25944a 9570911i bk3: 25792a 9564136i bk4: 25496a 9582068i bk5: 25628a 9565114i bk6: 25672a 9583219i bk7: 25512a 9578805i bk8: 25712a 9580240i bk9: 25592a 9578267i bk10: 25328a 9568544i bk11: 25388a 9564504i bk12: 24968a 9582499i bk13: 25136a 9565414i bk14: 26264a 9564670i bk15: 26384a 9556218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89381
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9947978 n_nop=9254960 n_act=40290 n_pre=40274 n_req=164366 n_rd=411256 n_write=201198 bw_util=0.1231
n_activity=1623112 dram_eff=0.7547
bk0: 26732a 9566716i bk1: 26536a 9559175i bk2: 25972a 9574131i bk3: 25808a 9570219i bk4: 25532a 9584981i bk5: 25412a 9574502i bk6: 25512a 9592721i bk7: 25392a 9587192i bk8: 25524a 9594390i bk9: 25408a 9582458i bk10: 25400a 9575449i bk11: 25372a 9571707i bk12: 25016a 9586230i bk13: 24944a 9579488i bk14: 26344a 9564459i bk15: 26352a 9560032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.849
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9947978 n_nop=9255475 n_act=40141 n_pre=40125 n_req=164326 n_rd=411032 n_write=201205 bw_util=0.1231
n_activity=1619612 dram_eff=0.756
bk0: 26524a 9564881i bk1: 26432a 9556968i bk2: 25792a 9572015i bk3: 25936a 9555843i bk4: 25468a 9582122i bk5: 25444a 9565774i bk6: 25572a 9587402i bk7: 25580a 9584346i bk8: 25572a 9581811i bk9: 25472a 9579455i bk10: 25376a 9571186i bk11: 25360a 9567125i bk12: 25120a 9580619i bk13: 24796a 9575526i bk14: 26336a 9561714i bk15: 26252a 9555497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88352
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9947978 n_nop=9253631 n_act=40290 n_pre=40274 n_req=164761 n_rd=411956 n_write=201827 bw_util=0.1234
n_activity=1622727 dram_eff=0.7565
bk0: 26588a 9562824i bk1: 26632a 9555427i bk2: 25964a 9567405i bk3: 25960a 9560388i bk4: 25520a 9571905i bk5: 25488a 9564583i bk6: 25584a 9583611i bk7: 25480a 9582772i bk8: 25660a 9582444i bk9: 25588a 9574739i bk10: 25436a 9566585i bk11: 25288a 9564757i bk12: 24936a 9583398i bk13: 25192a 9569033i bk14: 26296a 9560058i bk15: 26344a 9558065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91744
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9947978 n_nop=9252776 n_act=40465 n_pre=40449 n_req=164829 n_rd=412432 n_write=201856 bw_util=0.1235
n_activity=1624615 dram_eff=0.7562
bk0: 26520a 9565750i bk1: 26496a 9562467i bk2: 26144a 9569684i bk3: 25900a 9562498i bk4: 25536a 9582754i bk5: 25504a 9570329i bk6: 25704a 9585548i bk7: 25628a 9578977i bk8: 25764a 9580595i bk9: 25636a 9580898i bk10: 25396a 9566880i bk11: 25176a 9561602i bk12: 25084a 9583492i bk13: 25108a 9578841i bk14: 26348a 9566235i bk15: 26488a 9552932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87981
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9947978 n_nop=9255923 n_act=39860 n_pre=39844 n_req=164387 n_rd=411176 n_write=201175 bw_util=0.1231
n_activity=1618393 dram_eff=0.7567
bk0: 26536a 9568282i bk1: 26568a 9559561i bk2: 26024a 9572362i bk3: 25864a 9560627i bk4: 25588a 9585053i bk5: 25488a 9569611i bk6: 25368a 9596403i bk7: 25508a 9585038i bk8: 25396a 9585532i bk9: 25520a 9578353i bk10: 25292a 9575251i bk11: 25300a 9564985i bk12: 25112a 9585824i bk13: 24976a 9577965i bk14: 26328a 9568897i bk15: 26308a 9559396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86569
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9947978 n_nop=9254891 n_act=39931 n_pre=39915 n_req=164690 n_rd=411736 n_write=201505 bw_util=0.1233
n_activity=1621600 dram_eff=0.7563
bk0: 26536a 9566555i bk1: 26368a 9566136i bk2: 25908a 9566237i bk3: 26020a 9556096i bk4: 25528a 9583704i bk5: 25556a 9572336i bk6: 25616a 9585907i bk7: 25556a 9581736i bk8: 25556a 9586481i bk9: 25656a 9569581i bk10: 25256a 9572401i bk11: 25540a 9557427i bk12: 25064a 9580317i bk13: 25044a 9572991i bk14: 26348a 9565776i bk15: 26184a 9560715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91361

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177781, Miss = 51484, Miss_rate = 0.290, Pending_hits = 80589, Reservation_fails = 139
L2_cache_bank[1]: Access = 177613, Miss = 51416, Miss_rate = 0.289, Pending_hits = 80546, Reservation_fails = 219
L2_cache_bank[2]: Access = 177473, Miss = 51483, Miss_rate = 0.290, Pending_hits = 80383, Reservation_fails = 194
L2_cache_bank[3]: Access = 177432, Miss = 51394, Miss_rate = 0.290, Pending_hits = 80395, Reservation_fails = 198
L2_cache_bank[4]: Access = 177788, Miss = 51588, Miss_rate = 0.290, Pending_hits = 80388, Reservation_fails = 166
L2_cache_bank[5]: Access = 177393, Miss = 51394, Miss_rate = 0.290, Pending_hits = 80348, Reservation_fails = 183
L2_cache_bank[6]: Access = 177500, Miss = 51441, Miss_rate = 0.290, Pending_hits = 80402, Reservation_fails = 192
L2_cache_bank[7]: Access = 177403, Miss = 51415, Miss_rate = 0.290, Pending_hits = 80399, Reservation_fails = 158
L2_cache_bank[8]: Access = 177440, Miss = 51430, Miss_rate = 0.290, Pending_hits = 80395, Reservation_fails = 212
L2_cache_bank[9]: Access = 177620, Miss = 51487, Miss_rate = 0.290, Pending_hits = 80409, Reservation_fails = 136
L2_cache_bank[10]: Access = 177684, Miss = 51508, Miss_rate = 0.290, Pending_hits = 80457, Reservation_fails = 179
L2_cache_bank[11]: Access = 177213, Miss = 51306, Miss_rate = 0.290, Pending_hits = 80413, Reservation_fails = 178
L2_cache_bank[12]: Access = 177398, Miss = 51440, Miss_rate = 0.290, Pending_hits = 80370, Reservation_fails = 192
L2_cache_bank[13]: Access = 177163, Miss = 51318, Miss_rate = 0.290, Pending_hits = 80365, Reservation_fails = 197
L2_cache_bank[14]: Access = 177629, Miss = 51496, Miss_rate = 0.290, Pending_hits = 80361, Reservation_fails = 228
L2_cache_bank[15]: Access = 177618, Miss = 51493, Miss_rate = 0.290, Pending_hits = 80416, Reservation_fails = 168
L2_cache_bank[16]: Access = 177866, Miss = 51624, Miss_rate = 0.290, Pending_hits = 80597, Reservation_fails = 156
L2_cache_bank[17]: Access = 177658, Miss = 51484, Miss_rate = 0.290, Pending_hits = 80495, Reservation_fails = 137
L2_cache_bank[18]: Access = 177393, Miss = 51411, Miss_rate = 0.290, Pending_hits = 80476, Reservation_fails = 145
L2_cache_bank[19]: Access = 177440, Miss = 51383, Miss_rate = 0.290, Pending_hits = 80521, Reservation_fails = 155
L2_cache_bank[20]: Access = 177615, Miss = 51453, Miss_rate = 0.290, Pending_hits = 80513, Reservation_fails = 160
L2_cache_bank[21]: Access = 177602, Miss = 51481, Miss_rate = 0.290, Pending_hits = 80538, Reservation_fails = 139
L2_total_cache_accesses = 3905722
L2_total_cache_misses = 1131929
L2_total_cache_miss_rate = 0.2898
L2_total_cache_pending_hits = 1769776
L2_total_cache_reservation_fails = 3831
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118058
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1645297
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1046942
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 885939
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124263
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84971
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3829
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2810297
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1095173
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=8426734
icnt_total_pkts_simt_to_mem=6016532
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.44227
	minimum = 6
	maximum = 42
Network latency average = 8.19635
	minimum = 6
	maximum = 37
Slowest packet = 7480323
Flit latency average = 7.96152
	minimum = 6
	maximum = 36
Slowest flit = 14069838
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.066511
	minimum = 0.0574388 (at node 20)
	maximum = 0.0779068 (at node 34)
Accepted packet rate average = 0.066511
	minimum = 0.0574388 (at node 20)
	maximum = 0.0779068 (at node 34)
Injected flit rate average = 0.103851
	minimum = 0.0650679 (at node 20)
	maximum = 0.153866 (at node 34)
Accepted flit rate average= 0.103851
	minimum = 0.0847931 (at node 39)
	maximum = 0.120118 (at node 16)
Injected packet length average = 1.56141
Accepted packet length average = 1.56141
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4733 (28 samples)
	minimum = 6 (28 samples)
	maximum = 84.0714 (28 samples)
Network latency average = 9.7479 (28 samples)
	minimum = 6 (28 samples)
	maximum = 76.9286 (28 samples)
Flit latency average = 9.47112 (28 samples)
	minimum = 6 (28 samples)
	maximum = 76 (28 samples)
Fragmentation average = 0.0187688 (28 samples)
	minimum = 0 (28 samples)
	maximum = 21.8214 (28 samples)
Injected packet rate average = 0.0591928 (28 samples)
	minimum = 0.0524455 (28 samples)
	maximum = 0.0675899 (28 samples)
Accepted packet rate average = 0.0591928 (28 samples)
	minimum = 0.0524455 (28 samples)
	maximum = 0.0675899 (28 samples)
Injected flit rate average = 0.110563 (28 samples)
	minimum = 0.0788553 (28 samples)
	maximum = 0.150727 (28 samples)
Accepted flit rate average = 0.110563 (28 samples)
	minimum = 0.100682 (28 samples)
	maximum = 0.118945 (28 samples)
Injected packet size average = 1.86785 (28 samples)
Accepted packet size average = 1.86785 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 6 min, 33 sec (7593 sec)
gpgpu_simulation_rate = 81872 (inst/sec)
gpgpu_simulation_rate = 1572 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 16 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 29: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 29 
gpu_sim_cycle = 50907
gpu_sim_insn = 23147352
gpu_ipc =     454.6988
gpu_tot_sim_cycle = 12215399
gpu_tot_sim_insn = 644808131
gpu_tot_ipc =      52.7865
gpu_tot_issued_cta = 1900544
max_total_param_size = 0
gpu_stall_dramfull = 344058
gpu_stall_icnt2sh    = 198813
partiton_reqs_in_parallel = 1119878
partiton_reqs_in_parallel_total    = 117520116
partiton_level_parallism =      21.9985
partiton_level_parallism_total  =       9.7123
partiton_reqs_in_parallel_util = 1119878
partiton_reqs_in_parallel_util_total    = 117520116
gpu_sim_cycle_parition_util = 50907
gpu_tot_sim_cycle_parition_util    = 5356740
partiton_level_parallism_util =      21.9985
partiton_level_parallism_util_total  =      21.9393
partiton_replys_in_parallel = 224748
partiton_replys_in_parallel_total    = 3905722
L2_BW  =     418.4594 GB/Sec
L2_BW_total  =      32.0499 GB/Sec
gpu_total_sim_rate=81466

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23526846
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 11337728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11335936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23520547
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11337728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23526846
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
56921, 56855, 56827, 56107, 56906, 56235, 56565, 55579, 56481, 55259, 56280, 55391, 55919, 54880, 55765, 53863, 55339, 54386, 54689, 53776, 55133, 53028, 54060, 53037, 53865, 52927, 53423, 52267, 53722, 52404, 53886, 52460, 
gpgpu_n_tot_thrd_icount = 1384580160
gpgpu_n_tot_w_icount = 43268130
gpgpu_n_stall_shd_mem = 437932
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2941369
gpgpu_n_mem_write_global = 1188849
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 44233861
gpgpu_n_store_insn = 17905679
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 181403648
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 200954
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3139181	W0_Idle:209245906	W0_Scoreboard:52314346	W1:1016254	W2:45159	W3:1521	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:42205175	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 23272720 {8:2909090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 81146600 {40:139079,72:1049770,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1291160 {40:32279,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 175270320 {40:1070885,72:1836890,136:1315,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9510792 {8:1188849,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1291160 {40:32279,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 335 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 12215398 
mrq_lat_table:616123 	38331 	55043 	101032 	201437 	280544 	357807 	177119 	92438 	13490 	913 	36 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2336569 	1613906 	158849 	13087 	1282 	111 	1942 	1977 	946 	1277 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	99 	3548669 	349369 	20082 	5068 	138752 	42242 	16816 	1112 	609 	1118 	98 	1940 	1974 	945 	1277 	300 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2013756 	885906 	41697 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	332624 	331779 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2346 	625 	460 	109 	50 	56 	80 	36 	35 	19 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    415408    355336    411793    250801    401158    412989    411825    356845    355432    411171    410898    420084    419660    411622    411834    251110 
dram[1]:    411492    410294    411410    320365    356038    431983    356128    411801    412843    413730    410782    410672    358133    411032    431494    251170 
dram[2]:    382479    411586    407655    412552    412830    415359    413097    411859    383623    412405    410631    337717    316820    421323    416474    359341 
dram[3]:    412174    382530    410883    410657    412443    412062    411018    413237    383805    356833    337754    382312    411070    385614    384150    401247 
dram[4]:    355000    411671    409522    413006    412954    401275    412317    411985    356044    356347    432206    410759    400933    412980    357604    356317 
dram[5]:    411183    382464    409590    411913    401116    406305    408896    413863    355391    411614    382358    382340    411710    250853    338583    384085 
dram[6]:    382469    412545    411704    413174    401476    265503    413050    401109    412260    386206    344726    410307    430711    411563    411807    402157 
dram[7]:    382187    382469    355494    410387    412954    409846    410242    411997    337443    412199    410660    410257    432677    408427    321252    412771 
dram[8]:    430384    413489    409607    412762    413951    432378    413045    265460    411618    410654    419160    365932    411621    409680    413311    356000 
dram[9]:    412738    382479    410674    412652    412843    319878    384614    356176    412284    383629    382147    382327    353829    414691    320632    337739 
dram[10]:    412394    412205    411085    251064    412593    410940    397473    411955    356587    412399    410638    382326    411707    410986    357437    411995 
average row accesses per activate:
dram[0]:  4.342318  4.387755  4.061352  4.015614  4.037961  4.247931  4.293021  4.426357  3.977859  4.150095  3.873947  4.061578  4.151957  4.442180  3.939308  3.946165 
dram[1]:  4.233209  4.453973  3.932764  4.159442  4.016654  4.196976  4.482773  4.476936  3.935888  4.139447  3.963689  4.018349  4.181535  4.280176  3.874229  3.946797 
dram[2]:  4.205632  4.449270  3.912169  3.949020  4.072632  4.170270  4.295930  4.449030  3.965692  4.156833  3.876683  3.994169  4.160522  4.208512  3.846049  4.087450 
dram[3]:  4.418714  4.303260  3.955036  4.076695  4.135963  4.159126  4.303727  4.599144  4.134419  4.137632  3.984341  4.129664  4.045234  4.221829  3.813194  3.996087 
dram[4]:  4.262258  4.532718  3.910796  4.011704  3.992242  4.150842  4.210935  4.436371  3.890261  4.220939  4.003648  4.027216  4.135665  4.236677  3.854396  3.894373 
dram[5]:  4.219259  4.223709  3.917881  4.028938  4.027208  4.152418  4.234394  4.572762  4.075521  4.078189  3.909156  4.028466  4.129366  4.244752  3.842141  3.945965 
dram[6]:  4.263475  4.303192  3.878135  3.936853  4.107974  4.136294  4.388126  4.525700  3.894381  4.084238  3.877125  4.053432  4.143460  4.209652  3.968673  4.023580 
dram[7]:  4.174170  4.315650  3.826102  3.955835  4.036899  4.278216  4.353012  4.501668  3.913338  4.089120  3.946934  4.034789  4.183307  4.258052  3.903315  4.021770 
dram[8]:  4.219367  4.292267  3.852083  4.018964  4.026522  4.206318  4.327106  4.480017  3.876842  4.014652  3.897865  4.041310  4.144777  4.243806  3.913104  3.971238 
dram[9]:  4.263277  4.352648  3.884629  3.995647  4.043055  4.255025  4.472697  4.428454  4.037611  4.025046  3.976634  4.014700  4.090357  4.368893  3.912000  3.988648 
dram[10]:  4.250094  4.561866  3.949195  3.961429  4.093939  4.254825  4.352894  4.549538  3.907857  4.009074  4.021064  3.964029  4.126195  4.254739  3.856996  4.077988 
average row locality = 1934314/470163 = 4.114135
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7017      7067      6899      6924      6807      6768      6794      6804      6791      6786      6810      6782      6682      6593      6924      6954 
dram[1]:      7061      7058      6890      6878      6806      6771      6795      6808      6811      6778      6724      6736      6629      6619      7001      6995 
dram[2]:      7060      7019      6921      6926      6819      6776      6818      6763      6806      6784      6727      6771      6691      6666      6988      6931 
dram[3]:      7050      7073      6890      6878      6759      6785      6803      6748      6776      6799      6740      6745      6689      6650      6998      6979 
dram[4]:      7004      7046      6903      6860      6776      6812      6824      6780      6829      6800      6732      6749      6638      6674      6973      7013 
dram[5]:      7104      7057      6904      6866      6787      6758      6779      6754      6789      6755      6747      6741      6648      6631      7002      7001 
dram[6]:      7048      7033      6851      6896      6768      6764      6802      6801      6795      6766      6742      6742      6671      6588      7003      6979 
dram[7]:      7062      7075      6896      6900      6782      6776      6797      6777      6815      6802      6759      6716      6632      6697      6994      6999 
dram[8]:      7051      7043      6942      6886      6791      6775      6834      6811      6845      6811      6743      6693      6666      6672      6998      7037 
dram[9]:      7049      7060      6916      6878      6798      6779      6742      6776      6752      6784      6723      6723      6671      6636      6991      6989 
dram[10]:      7055      7008      6888      6914      6779      6786      6811      6791      6791      6815      6713      6778      6661      6657      7000      6959 
total reads: 1203325
bank skew: 7104/6588 = 1.08
chip skew: 109598/109249 = 1.00
number of total write accesses:
dram[0]:      4260      4328      4156      4135      4043      4009      4033      4045      4168      4191      4223      4233      4138      4086      4240      4261 
dram[1]:      4284      4264      4165      4157      4047      4053      4004      4062      4178      4146      4192      4214      4105      4090      4304      4281 
dram[2]:      4291      4251      4170      4151      4059      4025      4055      4017      4175      4136      4213      4189      4143      4112      4304      4240 
dram[3]:      4284      4279      4105      4125      4040      4062      4051      3991      4143      4174      4201      4211      4132      4103      4331      4254 
dram[4]:      4210      4245      4145      4108      4031      4030      4036      4027      4196      4166      4242      4201      4123      4138      4251      4269 
dram[5]:      4288      4309      4117      4133      4018      3976      4006      4024      4166      4146      4183      4156      4109      4087      4267      4245 
dram[6]:      4263      4293      4128      4139      3999      4040      4063      4029      4156      4143      4207      4182      4131      4054      4272      4283 
dram[7]:      4250      4314      4127      4117      4049      4065      4042      4018      4158      4210      4249      4186      4094      4144      4310      4270 
dram[8]:      4278      4280      4152      4134      3988      4010      4053      4062      4204      4149      4210      4166      4127      4120      4260      4285 
dram[9]:      4270      4283      4128      4138      4001      4016      3988      4025      4198      4144      4169      4201      4103      4094      4256      4255 
dram[10]:      4280      4237      4150      4178      4029      4017      4019      4046      4151      4230      4168      4242      4129      4116      4274      4231 
total reads: 730989
bank skew: 4331/3976 = 1.09
chip skew: 66603/66230 = 1.01
average mf latency per bank:
dram[0]:        758       748       603       644       870       898       778       774       623       621       745       735       710       738       632       637
dram[1]:        741       767       617       610       852       860       792       788       633       630       759       744       722       707       615       649
dram[2]:        769       762       594       665       815       857       797       801       617       623       734       746       751       751       630       658
dram[3]:        760       753       603       629       826       843       807       801       614       643       747       758       748       757       611       659
dram[4]:        745       764       652       625       859       866       791       788       627       658       733       746       722       689       652       641
dram[5]:        735       752       597       618       865       860       794       802       623       615       710       719       681       707       653       630
dram[6]:        749       759       622       629       891       870       780       789       608       621       724       714       678       703       616       640
dram[7]:        755       760       597       605       848       876       819       820       634       610       719       724       681       698       624       652
dram[8]:        761       756       612       610       866       899       804       823       605       612       722       725       697       710       608       655
dram[9]:        720       754       610       622       850       883       792       768       609       627       712       737       714       717       635       644
dram[10]:        735       778       611       631       836       865       769       775       634       630       737       740       703       722       632       650
maximum mf latency per bank:
dram[0]:     127177    127184     70523    113198    247678    247651    247680    247633     94008     71670    124032    124017    127110    127111    103428     71259
dram[1]:     127158    127202     93995     67024    247658    247650    247618    247591    125572     94010    124031    123994    194294    127120     40254    207352
dram[2]:     127171    127210     63703    177609    247672    247652    247626    247677     36149     27136    123970    124023    197098    127187     70776    207347
dram[3]:     177609    127167     67037    177608    247681    247680    247587    247607     28257    200570    123984    124021    127175    191499     36925    125209
dram[4]:     127164    127173    177608    113206    247683    247711    247602    247612    200570    200570    123999    123980    127151    127166    203133    200520
dram[5]:     127192    127188     63704    113203    247698    247671    247600    247592    200570     22077    123996    123955    127140    194299    207347     71110
dram[6]:     127193    177609     87488    177610    247686    247674    247577    247600     22076     33960    124005    123948    127155    127132     36918     71288
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587    125537     22059    123978    123968    127122    127158     40275    125190
dram[8]:     177609    127203     74884     63761    247671    247695    247610    247660     31355     22049    191498    191489    127144    127151     36894    200527
dram[9]:     127192    177609     67009     67009    247678    247689    247650    247656     22065     70073    124002    124003    197090    127149     75937    200528
dram[10]:     127188    127181     70553    177608    247676    247632    247636    247628    200570     93999    124004    124031    127133    127116     98785    125196
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10042503 n_nop=9302676 n_act=42514 n_pre=42498 n_req=175951 n_rd=437608 n_write=217207 bw_util=0.1304
n_activity=1714055 dram_eff=0.7641
bk0: 28068a 9626351i bk1: 28268a 9609275i bk2: 27596a 9632562i bk3: 27696a 9616735i bk4: 27228a 9631677i bk5: 27072a 9622374i bk6: 27176a 9645405i bk7: 27216a 9634523i bk8: 27164a 9638898i bk9: 27144a 9626728i bk10: 27240a 9628847i bk11: 27128a 9619745i bk12: 26728a 9636599i bk13: 26372a 9635907i bk14: 27696a 9620714i bk15: 27816a 9610432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12017
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10042503 n_nop=9302936 n_act=42558 n_pre=42542 n_req=175906 n_rd=437440 n_write=217027 bw_util=0.1303
n_activity=1711333 dram_eff=0.7649
bk0: 28244a 9623400i bk1: 28232a 9616918i bk2: 27560a 9620191i bk3: 27512a 9618298i bk4: 27224a 9631893i bk5: 27084a 9618986i bk6: 27180a 9648815i bk7: 27232a 9629116i bk8: 27244a 9639479i bk9: 27112a 9631999i bk10: 26896a 9626341i bk11: 26944a 9622157i bk12: 26516a 9640645i bk13: 26476a 9632360i bk14: 28004a 9617435i bk15: 27980a 9607097i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11445
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10042503 n_nop=9301701 n_act=42883 n_pre=42867 n_req=175997 n_rd=437864 n_write=217188 bw_util=0.1305
n_activity=1717651 dram_eff=0.7627
bk0: 28240a 9616357i bk1: 28076a 9618073i bk2: 27684a 9626018i bk3: 27704a 9616290i bk4: 27276a 9630818i bk5: 27104a 9617985i bk6: 27272a 9642289i bk7: 27052a 9638075i bk8: 27224a 9632472i bk9: 27136a 9628718i bk10: 26908a 9626660i bk11: 27084a 9622361i bk12: 26764a 9641059i bk13: 26664a 9628133i bk14: 27952a 9609563i bk15: 27724a 9610209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11668
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10042503 n_nop=9303354 n_act=42454 n_pre=42438 n_req=175848 n_rd=437448 n_write=216809 bw_util=0.1303
n_activity=1711701 dram_eff=0.7645
bk0: 28200a 9628807i bk1: 28292a 9612227i bk2: 27560a 9628262i bk3: 27512a 9619462i bk4: 27036a 9633899i bk5: 27140a 9613503i bk6: 27212a 9641263i bk7: 26992a 9643842i bk8: 27104a 9645703i bk9: 27196a 9627902i bk10: 26960a 9628437i bk11: 26980a 9620324i bk12: 26756a 9636221i bk13: 26600a 9631470i bk14: 27992a 9611254i bk15: 27916a 9610631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.16644
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10042503 n_nop=9302559 n_act=42870 n_pre=42854 n_req=175831 n_rd=437652 n_write=216568 bw_util=0.1303
n_activity=1712372 dram_eff=0.7641
bk0: 28016a 9627465i bk1: 28184a 9624215i bk2: 27612a 9629128i bk3: 27440a 9622273i bk4: 27104a 9639165i bk5: 27248a 9621331i bk6: 27296a 9641134i bk7: 27120a 9635723i bk8: 27316a 9635610i bk9: 27200a 9633289i bk10: 26928a 9625736i bk11: 26996a 9622518i bk12: 26552a 9643096i bk13: 26696a 9625924i bk14: 27892a 9621211i bk15: 28052a 9609083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07053
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10042503 n_nop=9303095 n_act=42881 n_pre=42865 n_req=175553 n_rd=437292 n_write=216370 bw_util=0.1302
n_activity=1716771 dram_eff=0.7615
bk0: 28416a 9625073i bk1: 28228a 9613403i bk2: 27616a 9632384i bk3: 27464a 9623813i bk4: 27148a 9640582i bk5: 27032a 9629695i bk6: 27116a 9648945i bk7: 27016a 9642422i bk8: 27156a 9649576i bk9: 27020a 9637413i bk10: 26988a 9635766i bk11: 26964a 9628688i bk12: 26592a 9646228i bk13: 26524a 9639360i bk14: 28008a 9620962i bk15: 28004a 9614765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03535
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10042503 n_nop=9303189 n_act=42798 n_pre=42782 n_req=175631 n_rd=436996 n_write=216738 bw_util=0.1302
n_activity=1713372 dram_eff=0.7631
bk0: 28192a 9622197i bk1: 28132a 9612335i bk2: 27404a 9628847i bk3: 27584a 9611762i bk4: 27072a 9638229i bk5: 27056a 9619480i bk6: 27208a 9643138i bk7: 27204a 9638667i bk8: 27180a 9636272i bk9: 27064a 9634046i bk10: 26968a 9628263i bk11: 26968a 9625108i bk12: 26684a 9641496i bk13: 26352a 9634886i bk14: 28012a 9617381i bk15: 27916a 9608494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0809
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10042503 n_nop=9301424 n_act=42916 n_pre=42900 n_req=176082 n_rd=437916 n_write=217347 bw_util=0.1305
n_activity=1716413 dram_eff=0.7635
bk0: 28248a 9619981i bk1: 28300a 9609828i bk2: 27584a 9627094i bk3: 27600a 9618058i bk4: 27128a 9627736i bk5: 27104a 9618115i bk6: 27188a 9640890i bk7: 27108a 9639714i bk8: 27260a 9636340i bk9: 27208a 9628628i bk10: 27036a 9623950i bk11: 26864a 9621019i bk12: 26528a 9641868i bk13: 26788a 9627325i bk14: 27976a 9614408i bk15: 27996a 9612556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12467
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10042503 n_nop=9300828 n_act=43081 n_pre=43065 n_req=176076 n_rd=438392 n_write=217137 bw_util=0.1306
n_activity=1718213 dram_eff=0.763
bk0: 28204a 9624113i bk1: 28172a 9617163i bk2: 27768a 9628345i bk3: 27544a 9619247i bk4: 27164a 9639564i bk5: 27100a 9625731i bk6: 27336a 9642726i bk7: 27244a 9632913i bk8: 27380a 9635514i bk9: 27244a 9633249i bk10: 26972a 9626387i bk11: 26772a 9619876i bk12: 26664a 9643121i bk13: 26688a 9636585i bk14: 27992a 9622389i bk15: 28148a 9606915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06132
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10042503 n_nop=9303923 n_act=42578 n_pre=42562 n_req=175536 n_rd=437068 n_write=216372 bw_util=0.1301
n_activity=1712122 dram_eff=0.7633
bk0: 28196a 9626427i bk1: 28240a 9617029i bk2: 27664a 9630706i bk3: 27512a 9618791i bk4: 27192a 9643005i bk5: 27116a 9624141i bk6: 26968a 9655291i bk7: 27104a 9640902i bk8: 27008a 9639110i bk9: 27136a 9634634i bk10: 26892a 9634439i bk11: 26892a 9621559i bk12: 26684a 9645576i bk13: 26544a 9634891i bk14: 27964a 9623966i bk15: 27956a 9615093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02129
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10042503 n_nop=9302773 n_act=42631 n_pre=42615 n_req=175903 n_rd=437624 n_write=216860 bw_util=0.1303
n_activity=1715299 dram_eff=0.7631
bk0: 28220a 9622818i bk1: 28032a 9623017i bk2: 27552a 9625053i bk3: 27656a 9612781i bk4: 27116a 9640196i bk5: 27144a 9626487i bk6: 27244a 9642577i bk7: 27164a 9635477i bk8: 27164a 9640595i bk9: 27260a 9622969i bk10: 26852a 9633491i bk11: 27112a 9615439i bk12: 26644a 9639947i bk13: 26628a 9629757i bk14: 28000a 9619634i bk15: 27836a 9615610i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08769

========= L2 cache stats =========
L2_cache_bank[0]: Access = 188004, Miss = 54724, Miss_rate = 0.291, Pending_hits = 83787, Reservation_fails = 147
L2_cache_bank[1]: Access = 187833, Miss = 54678, Miss_rate = 0.291, Pending_hits = 83780, Reservation_fails = 222
L2_cache_bank[2]: Access = 187684, Miss = 54717, Miss_rate = 0.292, Pending_hits = 83604, Reservation_fails = 203
L2_cache_bank[3]: Access = 187677, Miss = 54643, Miss_rate = 0.291, Pending_hits = 83655, Reservation_fails = 200
L2_cache_bank[4]: Access = 188056, Miss = 54830, Miss_rate = 0.292, Pending_hits = 83638, Reservation_fails = 174
L2_cache_bank[5]: Access = 187595, Miss = 54636, Miss_rate = 0.291, Pending_hits = 83545, Reservation_fails = 185
L2_cache_bank[6]: Access = 187748, Miss = 54705, Miss_rate = 0.291, Pending_hits = 83661, Reservation_fails = 197
L2_cache_bank[7]: Access = 187666, Miss = 54657, Miss_rate = 0.291, Pending_hits = 83643, Reservation_fails = 162
L2_cache_bank[8]: Access = 187639, Miss = 54679, Miss_rate = 0.291, Pending_hits = 83641, Reservation_fails = 218
L2_cache_bank[9]: Access = 187814, Miss = 54734, Miss_rate = 0.291, Pending_hits = 83650, Reservation_fails = 139
L2_cache_bank[10]: Access = 187853, Miss = 54760, Miss_rate = 0.292, Pending_hits = 83639, Reservation_fails = 182
L2_cache_bank[11]: Access = 187384, Miss = 54563, Miss_rate = 0.291, Pending_hits = 83636, Reservation_fails = 184
L2_cache_bank[12]: Access = 187655, Miss = 54680, Miss_rate = 0.291, Pending_hits = 83597, Reservation_fails = 204
L2_cache_bank[13]: Access = 187380, Miss = 54569, Miss_rate = 0.291, Pending_hits = 83606, Reservation_fails = 203
L2_cache_bank[14]: Access = 187871, Miss = 54737, Miss_rate = 0.291, Pending_hits = 83601, Reservation_fails = 234
L2_cache_bank[15]: Access = 187859, Miss = 54742, Miss_rate = 0.291, Pending_hits = 83658, Reservation_fails = 173
L2_cache_bank[16]: Access = 188076, Miss = 54870, Miss_rate = 0.292, Pending_hits = 83840, Reservation_fails = 160
L2_cache_bank[17]: Access = 187868, Miss = 54728, Miss_rate = 0.291, Pending_hits = 83729, Reservation_fails = 144
L2_cache_bank[18]: Access = 187621, Miss = 54642, Miss_rate = 0.291, Pending_hits = 83665, Reservation_fails = 152
L2_cache_bank[19]: Access = 187584, Miss = 54625, Miss_rate = 0.291, Pending_hits = 83720, Reservation_fails = 158
L2_cache_bank[20]: Access = 187788, Miss = 54698, Miss_rate = 0.291, Pending_hits = 83725, Reservation_fails = 166
L2_cache_bank[21]: Access = 187815, Miss = 54708, Miss_rate = 0.291, Pending_hits = 83753, Reservation_fails = 140
L2_total_cache_accesses = 4130470
L2_total_cache_misses = 1203325
L2_total_cache_miss_rate = 0.2913
L2_total_cache_pending_hits = 1840773
L2_total_cache_reservation_fails = 3947
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 120368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1709678
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 965984
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 130879
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3944
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2941369
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1188849
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.040

icnt_total_pkts_mem_to_simt=8913626
icnt_total_pkts_simt_to_mem=6401368
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.76279
	minimum = 6
	maximum = 95
Network latency average = 9.2484
	minimum = 6
	maximum = 89
Slowest packet = 7959500
Flit latency average = 8.46618
	minimum = 6
	maximum = 87
Slowest flit = 15134192
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0882984
	minimum = 0.0781629 (at node 0)
	maximum = 0.100852 (at node 32)
Accepted packet rate average = 0.0882984
	minimum = 0.0781629 (at node 0)
	maximum = 0.100852 (at node 32)
Injected flit rate average = 0.171241
	minimum = 0.133745 (at node 11)
	maximum = 0.21789 (at node 32)
Accepted flit rate average= 0.171241
	minimum = 0.169153 (at node 0)
	maximum = 0.172817 (at node 35)
Injected packet length average = 1.93935
Accepted packet length average = 1.93935
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4488 (29 samples)
	minimum = 6 (29 samples)
	maximum = 84.4483 (29 samples)
Network latency average = 9.73068 (29 samples)
	minimum = 6 (29 samples)
	maximum = 77.3448 (29 samples)
Flit latency average = 9.43647 (29 samples)
	minimum = 6 (29 samples)
	maximum = 76.3793 (29 samples)
Fragmentation average = 0.0181216 (29 samples)
	minimum = 0 (29 samples)
	maximum = 21.069 (29 samples)
Injected packet rate average = 0.0601964 (29 samples)
	minimum = 0.0533323 (29 samples)
	maximum = 0.0687369 (29 samples)
Accepted packet rate average = 0.0601964 (29 samples)
	minimum = 0.0533323 (29 samples)
	maximum = 0.0687369 (29 samples)
Injected flit rate average = 0.112656 (29 samples)
	minimum = 0.0807481 (29 samples)
	maximum = 0.153043 (29 samples)
Accepted flit rate average = 0.112656 (29 samples)
	minimum = 0.103043 (29 samples)
	maximum = 0.120803 (29 samples)
Injected packet size average = 1.87146 (29 samples)
Accepted packet size average = 1.87146 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 11 min, 55 sec (7915 sec)
gpgpu_simulation_rate = 81466 (inst/sec)
gpgpu_simulation_rate = 1543 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 30: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 30 
gpu_sim_cycle = 68394
gpu_sim_insn = 21774105
gpu_ipc =     318.3628
gpu_tot_sim_cycle = 12505943
gpu_tot_sim_insn = 666582236
gpu_tot_ipc =      53.3012
gpu_tot_issued_cta = 1966080
max_total_param_size = 0
gpu_stall_dramfull = 344073
gpu_stall_icnt2sh    = 200837
partiton_reqs_in_parallel = 1504653
partiton_reqs_in_parallel_total    = 118639994
partiton_level_parallism =      21.9998
partiton_level_parallism_total  =       9.6070
partiton_reqs_in_parallel_util = 1504653
partiton_reqs_in_parallel_util_total    = 118639994
gpu_sim_cycle_parition_util = 68394
gpu_tot_sim_cycle_parition_util    = 5407647
partiton_level_parallism_util =      21.9998
partiton_level_parallism_util_total  =      21.9401
partiton_replys_in_parallel = 255211
partiton_replys_in_parallel_total    = 4130470
L2_BW  =     353.6848 GB/Sec
L2_BW_total  =      33.2396 GB/Sec
gpu_total_sim_rate=80495

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 24707269
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 11862016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11860224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 24700970
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11862016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24707269
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
59676, 59585, 59493, 59031, 59713, 58939, 59398, 58141, 59144, 57795, 58989, 58043, 58896, 57467, 58359, 56375, 58077, 57287, 57496, 56403, 57753, 55924, 56841, 55647, 56577, 55582, 56063, 55089, 56385, 55062, 56690, 55043, 
gpgpu_n_tot_thrd_icount = 1454285600
gpgpu_n_tot_w_icount = 45446425
gpgpu_n_stall_shd_mem = 444690
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3182510
gpgpu_n_mem_write_global = 1202919
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 45471276
gpgpu_n_store_insn = 17921415
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 189792256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 207712
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3244584	W0_Idle:209260650	W0_Scoreboard:54089551	W1:1729031	W2:128835	W3:6993	W4:126	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:43581431	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24950016 {8:3118752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 81709400 {40:153149,72:1049770,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2550320 {40:63758,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 184162688 {40:1271966,72:1841857,136:4929,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9623352 {8:1202919,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2550320 {40:63758,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 330 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 12503694 
mrq_lat_table:679837 	40587 	58798 	108359 	218251 	295688 	368017 	180583 	92829 	13498 	913 	36 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2462669 	1741869 	159997 	13087 	1282 	111 	1942 	1977 	946 	1277 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	105 	3765211 	350315 	20082 	5068 	176469 	42242 	16816 	1112 	609 	1118 	98 	1940 	1974 	945 	1277 	300 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2207876 	931950 	42674 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	332624 	345849 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2476 	632 	460 	109 	50 	56 	80 	36 	35 	19 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    415408    355336    411793    250801    401158    412989    411825    356845    355432    411171    410898    420084    419660    411622    411834    251110 
dram[1]:    411492    410294    411410    320365    356038    431983    356128    411801    412843    413730    410782    410672    358133    411032    431494    251170 
dram[2]:    382479    411586    407655    412552    412830    415359    413097    411859    383623    412405    410631    337717    316820    421323    416474    359341 
dram[3]:    412174    382530    410883    410657    412443    412062    411018    413237    383805    356833    337754    382312    411070    385614    384150    401247 
dram[4]:    355000    411671    409522    413006    412954    401275    412317    411985    356044    356347    432206    410759    400933    412980    357604    356317 
dram[5]:    411183    382464    409590    411913    401116    406305    408896    413863    355391    411614    382358    382340    411710    250853    338583    384085 
dram[6]:    382469    412545    411704    413174    401476    265503    413050    401109    412260    386206    344726    410307    430711    411563    411807    402157 
dram[7]:    382187    382469    355494    410387    412954    409846    410242    411997    337443    412199    410660    410257    432677    408427    321252    412771 
dram[8]:    430384    413489    409607    412762    413951    432378    413045    265460    411618    410654    419160    365932    411621    409680    413311    356000 
dram[9]:    412738    382479    410674    412652    412843    319878    384614    356176    412284    383629    382147    382327    353829    414691    320632    337739 
dram[10]:    412394    412205    411085    251064    412593    410940    397473    411955    356587    412399    410638    382326    411707    410986    357437    411995 
average row accesses per activate:
dram[0]:  3.851208  3.838393  3.620456  3.536732  3.604258  3.718232  3.754237  3.851568  3.543822  3.715746  3.483526  3.608749  3.684984  3.891558  3.482850  3.516072 
dram[1]:  3.742316  3.930095  3.490650  3.660442  3.569136  3.718497  3.934798  3.952381  3.522487  3.675735  3.486090  3.595856  3.669012  3.767934  3.446766  3.555655 
dram[2]:  3.703259  3.872176  3.488724  3.520084  3.608872  3.696647  3.753976  3.909308  3.551692  3.688832  3.490560  3.534891  3.674211  3.716461  3.452689  3.626902 
dram[3]:  3.895112  3.780526  3.485535  3.634298  3.670077  3.707435  3.810390  3.995806  3.653471  3.650625  3.555760  3.619758  3.562346  3.727716  3.406569  3.494179 
dram[4]:  3.755737  3.927546  3.493901  3.566494  3.528117  3.656101  3.743748  3.851035  3.461380  3.723092  3.575581  3.577313  3.654018  3.704750  3.486241  3.454806 
dram[5]:  3.738433  3.700153  3.477051  3.546663  3.555762  3.667309  3.718720  3.997558  3.638238  3.626529  3.500302  3.572484  3.652437  3.715913  3.419612  3.545833 
dram[6]:  3.696144  3.788395  3.436674  3.508982  3.652924  3.681906  3.872226  4.010870  3.462522  3.603791  3.493530  3.587184  3.651621  3.698661  3.517262  3.566329 
dram[7]:  3.688248  3.766966  3.403193  3.525888  3.610901  3.747648  3.824293  3.959282  3.490566  3.604801  3.524339  3.593052  3.694102  3.774246  3.494633  3.548187 
dram[8]:  3.707071  3.801201  3.411239  3.576747  3.567652  3.697390  3.838924  3.937330  3.494184  3.565749  3.485518  3.617822  3.624921  3.728896  3.490967  3.561502 
dram[9]:  3.725702  3.816835  3.444965  3.570513  3.602950  3.760341  3.917412  3.852981  3.593278  3.629827  3.539189  3.570113  3.637429  3.846102  3.454833  3.553837 
dram[10]:  3.736059  3.951501  3.516090  3.511151  3.639542  3.743990  3.824369  3.965659  3.494585  3.570517  3.564576  3.505380  3.645489  3.746337  3.447482  3.608366 
average row locality = 2057397/564828 = 3.642519
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7505      7588      7387      7438      7281      7238      7283      7297      7284      7255      7297      7272      7184      7054      7408      7439 
dram[1]:      7558      7507      7375      7382      7312      7246      7270      7283      7297      7273      7232      7218      7136      7102      7521      7485 
dram[2]:      7532      7526      7382      7393      7297      7264      7313      7256      7287      7259      7230      7256      7175      7138      7480      7460 
dram[3]:      7540      7574      7370      7355      7244      7269      7281      7244      7285      7302      7206      7221      7187      7135      7483      7509 
dram[4]:      7504      7556      7389      7338      7303      7303      7309      7285      7337      7290      7237      7230      7124      7178      7448      7528 
dram[5]:      7601      7571      7412      7387      7285      7248      7287      7236      7280      7220      7210      7235      7135      7108      7494      7473 
dram[6]:      7573      7507      7344      7379      7247      7211      7267      7242      7277      7261      7211      7242      7140      7051      7517      7479 
dram[7]:      7550      7597      7381      7384      7231      7290      7258      7260      7294      7301      7267      7190      7092      7163      7513      7522 
dram[8]:      7588      7524      7457      7371      7278      7274      7311      7301      7322      7299      7255      7161      7161      7145      7491      7542 
dram[9]:      7568      7593      7413      7359      7292      7252      7207      7283      7251      7226      7222      7227      7166      7105      7511      7479 
dram[10]:      7563      7508      7344      7415      7242      7312      7306      7299      7263      7319      7217      7269      7141      7172      7485      7438 
total reads: 1289569
bank skew: 7601/7051 = 1.08
chip skew: 117480/116948 = 1.00
number of total write accesses:
dram[0]:      4453      4549      4365      4357      4231      4203      4235      4250      4361      4379      4439      4442      4350      4286      4472      4484 
dram[1]:      4496      4468      4385      4379      4252      4233      4196      4254      4373      4346      4422      4411      4337      4296      4522      4494 
dram[2]:      4511      4470      4375      4350      4255      4203      4253      4210      4359      4335      4418      4395      4351      4331      4525      4458 
dram[3]:      4492      4501      4317      4322      4236      4250      4234      4188      4344      4380      4400      4431      4355      4324      4549      4497 
dram[4]:      4443      4478      4354      4328      4241      4232      4218      4245      4404      4367      4448      4407      4335      4366      4461      4512 
dram[5]:      4519      4547      4330      4356      4225      4172      4215      4221      4366      4345      4383      4372      4330      4311      4502      4441 
dram[6]:      4506      4506      4351      4341      4183      4225      4249      4197      4364      4336      4398      4402      4348      4278      4505      4511 
dram[7]:      4470      4559      4343      4329      4230      4264      4234      4214      4361      4411      4462      4394      4308      4356      4533      4517 
dram[8]:      4523      4503      4380      4350      4192      4199      4248      4259      4394      4361      4418      4369      4359      4340      4490      4503 
dram[9]:      4507      4514      4355      4338      4187      4202      4177      4222      4402      4335      4383      4408      4321      4291      4498      4469 
dram[10]:      4497      4469      4347      4393      4208      4212      4213      4249      4353      4428      4375      4460      4335      4333      4495      4466 
total reads: 767828
bank skew: 4559/4172 = 1.09
chip skew: 69985/69609 = 1.01
average mf latency per bank:
dram[0]:        744       731       598       636       849       876       761       758       616       615       729       720       695       723       623       628
dram[1]:        727       752       610       603       831       840       775       771       626       622       741       729       705       693       608       640
dram[2]:        753       746       589       656       796       837       779       783       611       615       719       730       734       732       622       649
dram[3]:        745       737       597       623       807       824       790       784       607       634       732       741       730       738       604       647
dram[4]:        729       748       644       619       836       845       775       769       618       648       718       730       706       675       643       632
dram[5]:        721       736       591       611       842       838       775       784       616       608       697       704       667       692       643       623
dram[6]:        732       744       614       622       869       851       766       775       600       614       711       699       666       688       607       631
dram[7]:        740       742       591       600       830       853       802       802       626       603       705       710       668       685       616       642
dram[8]:        743       742       605       604       844       876       787       805       600       605       707       711       681       696       601       646
dram[9]:        706       738       603       616       830       862       775       752       603       620       698       722       699       704       625       635
dram[10]:        721       759       604       623       818       843       753       758       626       623       721       724       689       706       624       640
maximum mf latency per bank:
dram[0]:     127177    127184     70523    113198    247678    247651    247680    247633     94008     71670    124032    124017    127110    127111    103428     71259
dram[1]:     127158    127202     93995     67024    247658    247650    247618    247591    125572     94010    124031    123994    194294    127120     40254    207352
dram[2]:     127171    127210     63703    177609    247672    247652    247626    247677     36149     27136    123970    124023    197098    127187     70776    207347
dram[3]:     177609    127167     67037    177608    247681    247680    247587    247607     28257    200570    123984    124021    127175    191499     36925    125209
dram[4]:     127164    127173    177608    113206    247683    247711    247602    247612    200570    200570    123999    123980    127151    127166    203133    200520
dram[5]:     127192    127188     63704    113203    247698    247671    247600    247592    200570     22077    123996    123955    127140    194299    207347     71110
dram[6]:     127193    177609     87488    177610    247686    247674    247577    247600     22076     33960    124005    123948    127155    127132     36918     71288
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587    125537     22059    123978    123968    127122    127158     40275    125190
dram[8]:     177609    127203     74884     63761    247671    247695    247610    247660     31355     22049    191498    191489    127144    127151     36894    200527
dram[9]:     127192    177609     67009     67009    247678    247689    247650    247656     22065     70073    124002    124003    197090    127149     75937    200528
dram[10]:     127188    127181     70553    177608    247676    247632    247636    247628    200570     93999    124004    124031    127133    127116     98785    125196
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10169499 n_nop=9368112 n_act=51064 n_pre=51048 n_req=187066 n_rd=468840 n_write=230435 bw_util=0.1375
n_activity=1837555 dram_eff=0.7611
bk0: 30020a 9717303i bk1: 30352a 9696053i bk2: 29548a 9722099i bk3: 29752a 9703177i bk4: 29124a 9723270i bk5: 28952a 9713471i bk6: 29132a 9735742i bk7: 29188a 9724445i bk8: 29136a 9729419i bk9: 29020a 9720067i bk10: 29188a 9716879i bk11: 29088a 9708769i bk12: 28736a 9726660i bk13: 28216a 9727126i bk14: 29632a 9707332i bk15: 29756a 9697565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13577
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10169499 n_nop=9368276 n_act=51076 n_pre=51060 n_req=187061 n_rd=468788 n_write=230299 bw_util=0.1375
n_activity=1835520 dram_eff=0.7617
bk0: 30232a 9712867i bk1: 30028a 9705556i bk2: 29500a 9708202i bk3: 29528a 9706341i bk4: 29248a 9720896i bk5: 28984a 9710959i bk6: 29080a 9741218i bk7: 29132a 9720063i bk8: 29188a 9728805i bk9: 29092a 9723167i bk10: 28928a 9712667i bk11: 28872a 9713378i bk12: 28544a 9726631i bk13: 28408a 9722679i bk14: 30084a 9703437i bk15: 29940a 9696885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13464
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10169499 n_nop=9367435 n_act=51414 n_pre=51398 n_req=187047 n_rd=468992 n_write=230260 bw_util=0.1375
n_activity=1841243 dram_eff=0.7595
bk0: 30128a 9704733i bk1: 30104a 9706511i bk2: 29528a 9715494i bk3: 29572a 9708337i bk4: 29188a 9722353i bk5: 29056a 9710763i bk6: 29252a 9732757i bk7: 29024a 9729692i bk8: 29148a 9723615i bk9: 29036a 9719564i bk10: 28920a 9715536i bk11: 29024a 9711177i bk12: 28700a 9732364i bk13: 28552a 9719450i bk14: 29920a 9698358i bk15: 29840a 9698546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13081
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10169499 n_nop=9368320 n_act=51115 n_pre=51099 n_req=187025 n_rd=468820 n_write=230145 bw_util=0.1375
n_activity=1835164 dram_eff=0.7617
bk0: 30160a 9717324i bk1: 30296a 9700624i bk2: 29480a 9716278i bk3: 29420a 9711230i bk4: 28976a 9724731i bk5: 29076a 9703725i bk6: 29124a 9731440i bk7: 28976a 9732493i bk8: 29140a 9734709i bk9: 29208a 9717904i bk10: 28824a 9720865i bk11: 28884a 9708562i bk12: 28748a 9725086i bk13: 28540a 9719623i bk14: 29932a 9698504i bk15: 30036a 9693024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.18323
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10169499 n_nop=9366679 n_act=51574 n_pre=51558 n_req=187198 n_rd=469436 n_write=230252 bw_util=0.1376
n_activity=1836061 dram_eff=0.7622
bk0: 30016a 9713231i bk1: 30224a 9709097i bk2: 29556a 9718534i bk3: 29352a 9710065i bk4: 29212a 9725461i bk5: 29212a 9708831i bk6: 29236a 9731293i bk7: 29140a 9722412i bk8: 29348a 9723900i bk9: 29160a 9721927i bk10: 28948a 9715014i bk11: 28920a 9711921i bk12: 28496a 9730794i bk13: 28712a 9712628i bk14: 29792a 9709021i bk15: 30112a 9692178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09732
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10169499 n_nop=9367705 n_act=51546 n_pre=51530 n_req=186817 n_rd=468728 n_write=229990 bw_util=0.1374
n_activity=1840573 dram_eff=0.7592
bk0: 30404a 9711879i bk1: 30284a 9698891i bk2: 29648a 9720204i bk3: 29548a 9709804i bk4: 29140a 9729411i bk5: 28992a 9719773i bk6: 29148a 9737732i bk7: 28944a 9732995i bk8: 29120a 9738838i bk9: 28880a 9726030i bk10: 28840a 9726341i bk11: 28940a 9716869i bk12: 28540a 9735250i bk13: 28432a 9728345i bk14: 29976a 9708542i bk15: 29892a 9704399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05601
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10169499 n_nop=9368951 n_act=51381 n_pre=51365 n_req=186648 n_rd=467792 n_write=230010 bw_util=0.1372
n_activity=1836733 dram_eff=0.7598
bk0: 30292a 9707339i bk1: 30028a 9701098i bk2: 29376a 9717373i bk3: 29516a 9701614i bk4: 28988a 9730429i bk5: 28844a 9714107i bk6: 29068a 9736909i bk7: 28968a 9733373i bk8: 29108a 9725744i bk9: 29044a 9724265i bk10: 28844a 9720029i bk11: 28968a 9712599i bk12: 28560a 9731825i bk13: 28204a 9723733i bk14: 30068a 9703504i bk15: 29916a 9697051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09604
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10169499 n_nop=9366406 n_act=51531 n_pre=51515 n_req=187278 n_rd=469172 n_write=230875 bw_util=0.1377
n_activity=1839614 dram_eff=0.7611
bk0: 30200a 9707217i bk1: 30388a 9694431i bk2: 29524a 9714988i bk3: 29536a 9706040i bk4: 28924a 9720391i bk5: 29160a 9707742i bk6: 29032a 9732604i bk7: 29040a 9731992i bk8: 29176a 9725987i bk9: 29204a 9717698i bk10: 29068a 9711722i bk11: 28760a 9710089i bk12: 28368a 9731927i bk13: 28652a 9716899i bk14: 30052a 9702920i bk15: 30088a 9698252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14455
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10169499 n_nop=9365470 n_act=51674 n_pre=51658 n_req=187368 n_rd=469920 n_write=230777 bw_util=0.1378
n_activity=1842024 dram_eff=0.7608
bk0: 30352a 9707371i bk1: 30096a 9703171i bk2: 29828a 9714014i bk3: 29484a 9707602i bk4: 29112a 9728082i bk5: 29096a 9715379i bk6: 29244a 9731415i bk7: 29204a 9720916i bk8: 29288a 9725437i bk9: 29196a 9720334i bk10: 29020a 9714508i bk11: 28644a 9709450i bk12: 28644a 9728420i bk13: 28580a 9723393i bk14: 29964a 9709460i bk15: 30168a 9694181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08782
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10169499 n_nop=9368859 n_act=51154 n_pre=51138 n_req=186763 n_rd=468616 n_write=229732 bw_util=0.1373
n_activity=1835496 dram_eff=0.7609
bk0: 30272a 9711161i bk1: 30372a 9701187i bk2: 29652a 9716028i bk3: 29436a 9707685i bk4: 29168a 9733906i bk5: 29008a 9715648i bk6: 28828a 9747063i bk7: 29132a 9729376i bk8: 29004a 9728090i bk9: 28904a 9727581i bk10: 28888a 9722020i bk11: 28908a 9708746i bk12: 28664a 9734809i bk13: 28420a 9723669i bk14: 30044a 9708219i bk15: 29916a 9702798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04639
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10169499 n_nop=9367539 n_act=51300 n_pre=51284 n_req=187126 n_rd=469172 n_write=230204 bw_util=0.1375
n_activity=1838875 dram_eff=0.7607
bk0: 30252a 9710906i bk1: 30032a 9710877i bk2: 29376a 9716307i bk3: 29660a 9701930i bk4: 28968a 9732823i bk5: 29248a 9716943i bk6: 29224a 9733835i bk7: 29196a 9724687i bk8: 29052a 9731336i bk9: 29276a 9712823i bk10: 28868a 9722525i bk11: 29076a 9702414i bk12: 28564a 9730494i bk13: 28688a 9719177i bk14: 29940a 9707963i bk15: 29752a 9702422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10325

========= L2 cache stats =========
L2_cache_bank[0]: Access = 199580, Miss = 58629, Miss_rate = 0.294, Pending_hits = 87153, Reservation_fails = 147
L2_cache_bank[1]: Access = 199445, Miss = 58581, Miss_rate = 0.294, Pending_hits = 87181, Reservation_fails = 222
L2_cache_bank[2]: Access = 199390, Miss = 58701, Miss_rate = 0.294, Pending_hits = 86925, Reservation_fails = 203
L2_cache_bank[3]: Access = 199143, Miss = 58496, Miss_rate = 0.294, Pending_hits = 86975, Reservation_fails = 200
L2_cache_bank[4]: Access = 199463, Miss = 58696, Miss_rate = 0.294, Pending_hits = 86971, Reservation_fails = 174
L2_cache_bank[5]: Access = 199168, Miss = 58552, Miss_rate = 0.294, Pending_hits = 86892, Reservation_fails = 185
L2_cache_bank[6]: Access = 199364, Miss = 58596, Miss_rate = 0.294, Pending_hits = 87067, Reservation_fails = 197
L2_cache_bank[7]: Access = 199384, Miss = 58609, Miss_rate = 0.294, Pending_hits = 86999, Reservation_fails = 162
L2_cache_bank[8]: Access = 199366, Miss = 58651, Miss_rate = 0.294, Pending_hits = 86995, Reservation_fails = 218
L2_cache_bank[9]: Access = 199578, Miss = 58708, Miss_rate = 0.294, Pending_hits = 87020, Reservation_fails = 139
L2_cache_bank[10]: Access = 199466, Miss = 58704, Miss_rate = 0.294, Pending_hits = 86977, Reservation_fails = 182
L2_cache_bank[11]: Access = 198892, Miss = 58478, Miss_rate = 0.294, Pending_hits = 86982, Reservation_fails = 184
L2_cache_bank[12]: Access = 199244, Miss = 58576, Miss_rate = 0.294, Pending_hits = 87035, Reservation_fails = 204
L2_cache_bank[13]: Access = 198764, Miss = 58372, Miss_rate = 0.294, Pending_hits = 86935, Reservation_fails = 203
L2_cache_bank[14]: Access = 199344, Miss = 58586, Miss_rate = 0.294, Pending_hits = 86916, Reservation_fails = 234
L2_cache_bank[15]: Access = 199548, Miss = 58707, Miss_rate = 0.294, Pending_hits = 87032, Reservation_fails = 173
L2_cache_bank[16]: Access = 199834, Miss = 58863, Miss_rate = 0.295, Pending_hits = 87246, Reservation_fails = 160
L2_cache_bank[17]: Access = 199443, Miss = 58617, Miss_rate = 0.294, Pending_hits = 87098, Reservation_fails = 144
L2_cache_bank[18]: Access = 199413, Miss = 58630, Miss_rate = 0.294, Pending_hits = 87058, Reservation_fails = 152
L2_cache_bank[19]: Access = 199054, Miss = 58524, Miss_rate = 0.294, Pending_hits = 87065, Reservation_fails = 158
L2_cache_bank[20]: Access = 199203, Miss = 58561, Miss_rate = 0.294, Pending_hits = 87101, Reservation_fails = 166
L2_cache_bank[21]: Access = 199595, Miss = 58732, Miss_rate = 0.294, Pending_hits = 87137, Reservation_fails = 140
L2_total_cache_accesses = 4385681
L2_total_cache_misses = 1289569
L2_total_cache_miss_rate = 0.2940
L2_total_cache_pending_hits = 1914760
L2_total_cache_reservation_fails = 3947
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 201278
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1783665
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1197567
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 980054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 130879
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3944
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3182510
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1202919
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.043

icnt_total_pkts_mem_to_simt=9425787
icnt_total_pkts_simt_to_mem=6702128
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45267
	minimum = 6
	maximum = 46
Network latency average = 8.16033
	minimum = 6
	maximum = 42
Slowest packet = 8523655
Flit latency average = 7.82358
	minimum = 6
	maximum = 41
Slowest flit = 15732538
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0746302
	minimum = 0.0649989 (at node 5)
	maximum = 0.086207 (at node 46)
Accepted packet rate average = 0.0746302
	minimum = 0.0649989 (at node 5)
	maximum = 0.086207 (at node 46)
Injected flit rate average = 0.118859
	minimum = 0.0763011 (at node 5)
	maximum = 0.173979 (at node 46)
Accepted flit rate average= 0.118859
	minimum = 0.0979698 (at node 48)
	maximum = 0.137696 (at node 9)
Injected packet length average = 1.59264
Accepted packet length average = 1.59264
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3823 (30 samples)
	minimum = 6 (30 samples)
	maximum = 83.1667 (30 samples)
Network latency average = 9.67833 (30 samples)
	minimum = 6 (30 samples)
	maximum = 76.1667 (30 samples)
Flit latency average = 9.3827 (30 samples)
	minimum = 6 (30 samples)
	maximum = 75.2 (30 samples)
Fragmentation average = 0.0175175 (30 samples)
	minimum = 0 (30 samples)
	maximum = 20.3667 (30 samples)
Injected packet rate average = 0.0606776 (30 samples)
	minimum = 0.0537212 (30 samples)
	maximum = 0.0693192 (30 samples)
Accepted packet rate average = 0.0606776 (30 samples)
	minimum = 0.0537212 (30 samples)
	maximum = 0.0693192 (30 samples)
Injected flit rate average = 0.112862 (30 samples)
	minimum = 0.0805998 (30 samples)
	maximum = 0.153741 (30 samples)
Accepted flit rate average = 0.112862 (30 samples)
	minimum = 0.102874 (30 samples)
	maximum = 0.121366 (30 samples)
Injected packet size average = 1.86003 (30 samples)
Accepted packet size average = 1.86003 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 18 min, 1 sec (8281 sec)
gpgpu_simulation_rate = 80495 (inst/sec)
gpgpu_simulation_rate = 1510 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 31: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 31 
gpu_sim_cycle = 55027
gpu_sim_insn = 23220192
gpu_ipc =     421.9781
gpu_tot_sim_cycle = 12783120
gpu_tot_sim_insn = 689802428
gpu_tot_ipc =      53.9620
gpu_tot_issued_cta = 2031616
max_total_param_size = 0
gpu_stall_dramfull = 344302
gpu_stall_icnt2sh    = 207766
partiton_reqs_in_parallel = 1210365
partiton_reqs_in_parallel_total    = 120144647
partiton_level_parallism =      21.9958
partiton_level_parallism_total  =       9.4934
partiton_reqs_in_parallel_util = 1210365
partiton_reqs_in_parallel_util_total    = 120144647
gpu_sim_cycle_parition_util = 55027
gpu_tot_sim_cycle_parition_util    = 5476041
partiton_level_parallism_util =      21.9958
partiton_level_parallism_util_total  =      21.9406
partiton_replys_in_parallel = 245710
partiton_replys_in_parallel_total    = 4385681
L2_BW  =     423.2354 GB/Sec
L2_BW_total  =      34.3407 GB/Sec
gpu_total_sim_rate=79782

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 25567354
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 12124160
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0001
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12122368
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 25561055
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12124160
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25567354
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
61866, 61533, 61627, 61233, 61858, 61083, 61667, 60226, 61271, 59890, 61173, 60159, 61035, 59555, 60535, 58386, 60093, 59486, 59686, 58500, 59934, 58129, 58941, 57813, 58636, 57670, 58207, 57177, 58581, 57165, 58706, 57182, 
gpgpu_n_tot_thrd_icount = 1507233888
gpgpu_n_tot_w_icount = 47101059
gpgpu_n_stall_shd_mem = 445553
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3313582
gpgpu_n_mem_write_global = 1317557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 47568428
gpgpu_n_store_insn = 19030599
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 193986560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 208575
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3295680	W0_Idle:209276467	W0_Scoreboard:55709548	W1:1846019	W2:155319	W3:10461	W4:492	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:45088759	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25998592 {8:3249824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88483624 {40:199390,72:1118167,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2550320 {40:63758,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 193599872 {40:1271966,72:1972929,136:4929,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10540456 {8:1317557,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2550320 {40:63758,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 326 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 12783119 
mrq_lat_table:723067 	42680 	62123 	114592 	229044 	311525 	388119 	200071 	106282 	18329 	1754 	137 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2590076 	1844083 	175563 	13529 	1363 	111 	1942 	1977 	946 	1277 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	111 	3985038 	373045 	22861 	5207 	176697 	42243 	16816 	1112 	609 	1118 	98 	1940 	1974 	945 	1277 	300 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2304835 	964926 	43811 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	332624 	460487 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2518 	701 	460 	109 	50 	56 	80 	36 	35 	19 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    415408    355336    411793    250801    401158    412989    411825    356845    355432    411171    410898    420084    419660    411622    411834    251110 
dram[1]:    411492    410294    411410    320365    356038    431983    356128    411801    412843    413730    410782    410672    358133    411032    431494    251170 
dram[2]:    382479    411586    407655    412552    412830    415359    413097    411859    383623    412405    410631    337717    316820    421323    416474    359341 
dram[3]:    412174    382530    410883    410657    412443    412062    411018    413237    383805    356833    337754    382312    411070    385614    384150    401247 
dram[4]:    355000    411671    409522    413006    412954    401275    412317    411985    356044    356347    432206    410759    400933    412980    357604    356317 
dram[5]:    411183    382464    409590    411913    401116    406305    408896    413863    355391    411614    382358    382340    411710    250853    338583    384085 
dram[6]:    382469    412545    411704    413174    401476    265503    413050    401109    412260    386206    344726    410307    430711    411563    411807    402157 
dram[7]:    382187    382469    355494    410387    412954    409846    410242    411997    337443    412199    410660    410257    432677    408427    321252    412771 
dram[8]:    430384    413489    409607    412762    413951    432378    413045    265460    411618    410654    419160    365932    411621    409680    413311    356000 
dram[9]:    412738    382479    410674    412652    412843    319878    384614    356176    412284    383629    382147    382327    353829    414691    320632    337739 
dram[10]:    412394    412205    411085    251064    412593    410940    397473    411955    356587    412399    410638    382326    411707    410986    357437    411995 
average row accesses per activate:
dram[0]:  3.916181  3.913424  3.678110  3.625899  3.699549  3.835578  3.814494  3.911280  3.615385  3.798840  3.573910  3.700918  3.760503  3.964941  3.561902  3.612546 
dram[1]:  3.820475  4.013797  3.582430  3.732482  3.670030  3.801922  3.991550  4.040549  3.614339  3.759214  3.590306  3.704200  3.758323  3.823771  3.524671  3.667814 
dram[2]:  3.775786  3.941882  3.578872  3.609546  3.706943  3.798142  3.850249  3.982160  3.619808  3.774901  3.575409  3.635939  3.763731  3.816620  3.560122  3.738543 
dram[3]:  3.979864  3.853469  3.565106  3.724940  3.771025  3.798890  3.889169  4.087116  3.718087  3.725321  3.635831  3.705392  3.650134  3.815543  3.507789  3.597250 
dram[4]:  3.842676  4.010622  3.589413  3.674432  3.618629  3.765406  3.792743  3.935946  3.548842  3.800244  3.667842  3.677505  3.728829  3.802347  3.580591  3.553680 
dram[5]:  3.822052  3.791215  3.560671  3.627168  3.642329  3.775958  3.792424  4.072093  3.726212  3.700809  3.604191  3.660857  3.732028  3.796135  3.513417  3.636961 
dram[6]:  3.773646  3.869421  3.523016  3.600977  3.752302  3.778876  3.940876  4.084000  3.551557  3.681495  3.582491  3.683556  3.732012  3.779900  3.604377  3.647614 
dram[7]:  3.750803  3.830428  3.486908  3.613145  3.717101  3.854381  3.889417  4.023950  3.553495  3.660819  3.608871  3.701198  3.774565  3.864439  3.575438  3.635823 
dram[8]:  3.782953  3.885524  3.487031  3.670088  3.682868  3.798639  3.916297  4.003238  3.573223  3.630352  3.557808  3.723804  3.710487  3.806663  3.576546  3.641317 
dram[9]:  3.781589  3.886049  3.518601  3.653049  3.686993  3.869950  3.948052  3.933824  3.656085  3.732208  3.633167  3.669820  3.720548  3.923797  3.517061  3.657495 
dram[10]:  3.797166  4.042520  3.596087  3.609554  3.764290  3.872722  3.896868  4.041544  3.576281  3.652984  3.652520  3.596496  3.736183  3.847744  3.548960  3.703466 
average row locality = 2197724/589484 = 3.728217
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7927      8014      7804      7851      7686      7646      7694      7708      7695      7666      7706      7673      7584      7451      7821      7851 
dram[1]:      7982      7934      7792      7799      7719      7651      7680      7694      7702      7682      7634      7624      7533      7492      7939      7901 
dram[2]:      7956      7948      7798      7809      7704      7670      7727      7667      7692      7663      7633      7660      7573      7536      7897      7871 
dram[3]:      7962      8000      7784      7773      7656      7677      7689      7655      7695      7711      7608      7623      7585      7535      7905      7925 
dram[4]:      7931      7978      7802      7754      7710      7712      7720      7693      7743      7696      7643      7632      7520      7575      7870      7947 
dram[5]:      8026      7995      7827      7803      7694      7656      7699      7646      7690      7624      7617      7640      7533      7504      7914      7892 
dram[6]:      7997      7927      7760      7794      7650      7623      7681      7653      7686      7665      7612      7647      7535      7447      7940      7890 
dram[7]:      7972      8023      7797      7800      7638      7699      7667      7669      7698      7707      7668      7586      7494      7555      7933      7942 
dram[8]:      8011      7947      7870      7788      7688      7683      7718      7707      7727      7704      7661      7563      7560      7545      7908      7960 
dram[9]:      7994      8014      7829      7776      7698      7661      7614      7692      7654      7635      7621      7632      7563      7501      7927      7902 
dram[10]:      7984      7936      7761      7835      7652      7718      7713      7709      7672      7725      7616      7669      7540      7571      7908      7860 
total reads: 1361785
bank skew: 8026/7447 = 1.08
chip skew: 124040/123507 = 1.00
number of total write accesses:
dram[0]:      4828      4959      4731      4749      4615      4601      4623      4636      4760      4779      4842      4825      4679      4650      4838      4876 
dram[1]:      4893      4866      4768      4772      4649      4614      4602      4662      4800      4761      4810      4811      4659      4637      4919      4885 
dram[2]:      4893      4871      4771      4745      4629      4598      4640      4610      4771      4730      4813      4804      4693      4681      4923      4855 
dram[3]:      4885      4886      4701      4713      4630      4639      4628      4590      4742      4780      4812      4816      4705      4690      4930      4892 
dram[4]:      4819      4860      4743      4706      4644      4631      4614      4658      4827      4765      4835      4809      4677      4737      4859      4896 
dram[5]:      4904      4952      4703      4747      4628      4563      4615      4611      4763      4733      4767      4752      4667      4674      4917      4841 
dram[6]:      4890      4904      4715      4741      4575      4613      4650      4599      4748      4749      4787      4785      4706      4626      4906      4873 
dram[7]:      4867      4943      4721      4734      4621      4662      4608      4596      4757      4813      4862      4776      4645      4703      4935      4907 
dram[8]:      4904      4883      4767      4727      4587      4598      4634      4655      4790      4759      4802      4733      4718      4682      4871      4872 
dram[9]:      4905      4911      4750      4743      4576      4599      4546      4613      4784      4741      4779      4783      4659      4651      4854      4859 
dram[10]:      4877      4899      4739      4784      4597      4605      4605      4646      4752      4823      4777      4854      4696      4711      4886      4854 
total reads: 835939
bank skew: 4959/4546 = 1.09
chip skew: 76150/75753 = 1.01
average mf latency per bank:
dram[0]:        725       715       590       626       822       848       741       740       603       605       710       705       683       710       612       617
dram[1]:        709       734       601       594       805       816       755       751       615       612       723       713       692       682       596       627
dram[2]:        735       728       582       644       775       813       758       763       600       605       702       714       721       719       611       639
dram[3]:        726       723       590       616       784       801       769       764       596       624       715       725       718       725       596       640
dram[4]:        712       731       632       610       810       822       753       753       607       635       701       713       692       663       631       622
dram[5]:        705       720       583       601       816       814       755       765       605       597       681       689       657       678       629       611
dram[6]:        716       727       606       612       842       826       744       755       590       604       694       684       654       676       597       621
dram[7]:        722       725       584       590       805       828       778       779       613       593       688       695       655       674       606       631
dram[8]:        725       724       595       596       818       849       765       784       589       594       691       696       669       682       591       634
dram[9]:        689       721       594       608       805       836       755       736       592       609       682       706       686       689       614       624
dram[10]:        706       743       595       612       795       818       736       742       613       612       704       707       678       692       614       628
maximum mf latency per bank:
dram[0]:     127177    127184     70523    113198    247678    247651    247680    247633     94008     71670    124032    124017    127110    127111    103428     71259
dram[1]:     127158    127202     93995     67024    247658    247650    247618    247591    125572     94010    124031    123994    194294    127120     40254    207352
dram[2]:     127171    127210     63703    177609    247672    247652    247626    247677     36149     27136    123970    124023    197098    127187     70776    207347
dram[3]:     177609    127167     67037    177608    247681    247680    247587    247607     28257    200570    123984    124021    127175    191499     36925    125209
dram[4]:     127164    127173    177608    113206    247683    247711    247602    247612    200570    200570    123999    123980    127151    127166    203133    200520
dram[5]:     127192    127188     63704    113203    247698    247671    247600    247592    200570     22077    123996    123955    127140    194299    207347     71110
dram[6]:     127193    177609     87488    177610    247686    247674    247577    247600     22076     33960    124005    123948    127155    127132     36918     71288
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587    125537     22059    123978    123968    127122    127158     40275    125190
dram[8]:     177609    127203     74884     63761    247671    247695    247610    247660     31355     22049    191498    191489    127144    127151     36894    200527
dram[9]:     127192    177609     67009     67009    247678    247689    247650    247656     22065     70073    124002    124003    197090    127149     75937    200528
dram[10]:     127188    127181     70553    177608    247676    247632    247636    247628    200570     93999    124004    124031    127133    127116     98785    125196
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10271675 n_nop=9421151 n_act=53358 n_pre=53342 n_req=199768 n_rd=495108 n_write=248716 bw_util=0.1448
n_activity=1938939 dram_eff=0.7672
bk0: 31708a 9780520i bk1: 32056a 9756894i bk2: 31216a 9785264i bk3: 31404a 9765553i bk4: 30744a 9784871i bk5: 30584a 9771896i bk6: 30776a 9796276i bk7: 30832a 9783360i bk8: 30780a 9790484i bk9: 30664a 9778165i bk10: 30824a 9779353i bk11: 30692a 9770085i bk12: 30336a 9793452i bk13: 29804a 9789963i bk14: 31284a 9769237i bk15: 31404a 9756388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35859
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10271675 n_nop=9421312 n_act=53306 n_pre=53290 n_req=199866 n_rd=495032 n_write=248735 bw_util=0.1448
n_activity=1936933 dram_eff=0.768
bk0: 31928a 9775853i bk1: 31736a 9765767i bk2: 31168a 9771281i bk3: 31196a 9766860i bk4: 30876a 9782171i bk5: 30604a 9770691i bk6: 30720a 9801212i bk7: 30776a 9780094i bk8: 30808a 9788279i bk9: 30728a 9779499i bk10: 30536a 9776356i bk11: 30496a 9774987i bk12: 30132a 9793109i bk13: 29968a 9786754i bk14: 31756a 9763700i bk15: 31604a 9756037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37764
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10271675 n_nop=9420625 n_act=53597 n_pre=53581 n_req=199831 n_rd=495216 n_write=248656 bw_util=0.1448
n_activity=1942542 dram_eff=0.7659
bk0: 31824a 9767184i bk1: 31792a 9767345i bk2: 31192a 9779007i bk3: 31236a 9769594i bk4: 30816a 9782473i bk5: 30680a 9768514i bk6: 30908a 9794824i bk7: 30668a 9788110i bk8: 30768a 9782048i bk9: 30652a 9777992i bk10: 30532a 9778733i bk11: 30640a 9772368i bk12: 30292a 9797450i bk13: 30144a 9784316i bk14: 31588a 9758817i bk15: 31484a 9757778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38614
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10271675 n_nop=9421231 n_act=53353 n_pre=53337 n_req=199822 n_rd=495132 n_write=248622 bw_util=0.1448
n_activity=1936557 dram_eff=0.7681
bk0: 31848a 9779473i bk1: 32000a 9759628i bk2: 31136a 9779279i bk3: 31092a 9769750i bk4: 30624a 9784425i bk5: 30708a 9761290i bk6: 30756a 9792058i bk7: 30620a 9790685i bk8: 30780a 9793739i bk9: 30844a 9774285i bk10: 30432a 9782745i bk11: 30492a 9767913i bk12: 30340a 9789812i bk13: 30140a 9782015i bk14: 31620a 9759102i bk15: 31700a 9749889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47798
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10271675 n_nop=9419700 n_act=53771 n_pre=53755 n_req=200006 n_rd=495704 n_write=248745 bw_util=0.145
n_activity=1937510 dram_eff=0.7685
bk0: 31724a 9776611i bk1: 31912a 9770558i bk2: 31208a 9782017i bk3: 31016a 9773284i bk4: 30840a 9784538i bk5: 30848a 9766964i bk6: 30880a 9791446i bk7: 30772a 9779699i bk8: 30972a 9782249i bk9: 30784a 9779112i bk10: 30572a 9778976i bk11: 30528a 9773809i bk12: 30080a 9795613i bk13: 30300a 9776550i bk14: 31480a 9768859i bk15: 31788a 9751091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33884
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10271675 n_nop=9420664 n_act=53785 n_pre=53769 n_req=199597 n_rd=495040 n_write=248417 bw_util=0.1448
n_activity=1941978 dram_eff=0.7657
bk0: 32104a 9773856i bk1: 31980a 9757445i bk2: 31308a 9784143i bk3: 31212a 9771166i bk4: 30776a 9788945i bk5: 30624a 9777174i bk6: 30796a 9798828i bk7: 30584a 9792302i bk8: 30760a 9800303i bk9: 30496a 9785872i bk10: 30468a 9791217i bk11: 30560a 9778948i bk12: 30132a 9799707i bk13: 30016a 9790939i bk14: 31656a 9767855i bk15: 31568a 9763089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28456
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10271675 n_nop=9422199 n_act=53624 n_pre=53608 n_req=199374 n_rd=494028 n_write=248216 bw_util=0.1445
n_activity=1938072 dram_eff=0.766
bk0: 31988a 9771797i bk1: 31708a 9763191i bk2: 31040a 9780894i bk3: 31176a 9762245i bk4: 30600a 9791899i bk5: 30492a 9772006i bk6: 30724a 9798775i bk7: 30612a 9792998i bk8: 30744a 9786015i bk9: 30660a 9780397i bk10: 30448a 9783349i bk11: 30588a 9775428i bk12: 30140a 9796781i bk13: 29788a 9787182i bk14: 31760a 9764336i bk15: 31560a 9757141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32036
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10271675 n_nop=9419489 n_act=53834 n_pre=53818 n_req=199998 n_rd=495392 n_write=249142 bw_util=0.145
n_activity=1940983 dram_eff=0.7672
bk0: 31888a 9768882i bk1: 32092a 9755146i bk2: 31188a 9778744i bk3: 31200a 9769087i bk4: 30552a 9783497i bk5: 30796a 9766228i bk6: 30668a 9794975i bk7: 30676a 9792002i bk8: 30792a 9786436i bk9: 30828a 9776460i bk10: 30672a 9776258i bk11: 30344a 9773859i bk12: 29976a 9797545i bk13: 30220a 9781004i bk14: 31732a 9764179i bk15: 31768a 9756953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36487
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10271675 n_nop=9418841 n_act=53917 n_pre=53901 n_req=200022 n_rd=496160 n_write=248856 bw_util=0.1451
n_activity=1943412 dram_eff=0.7667
bk0: 32044a 9772209i bk1: 31788a 9765603i bk2: 31480a 9777752i bk3: 31152a 9770113i bk4: 30752a 9790039i bk5: 30732a 9774911i bk6: 30872a 9792972i bk7: 30828a 9781139i bk8: 30908a 9787032i bk9: 30816a 9777555i bk10: 30644a 9778808i bk11: 30252a 9772430i bk12: 30240a 9793805i bk13: 30180a 9789457i bk14: 31632a 9771347i bk15: 31840a 9754181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30107
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10271675 n_nop=9421932 n_act=53463 n_pre=53447 n_req=199466 n_rd=494852 n_write=247981 bw_util=0.1446
n_activity=1936882 dram_eff=0.767
bk0: 31976a 9774826i bk1: 32056a 9761039i bk2: 31316a 9780109i bk3: 31104a 9769332i bk4: 30792a 9795494i bk5: 30644a 9774471i bk6: 30456a 9808843i bk7: 30768a 9788890i bk8: 30616a 9789613i bk9: 30540a 9785562i bk10: 30484a 9784509i bk11: 30528a 9771037i bk12: 30252a 9802442i bk13: 30004a 9787346i bk14: 31708a 9769668i bk15: 31608a 9762524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28141
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10271675 n_nop=9420533 n_act=53477 n_pre=53461 n_req=199974 n_rd=495476 n_write=248728 bw_util=0.1449
n_activity=1940261 dram_eff=0.7671
bk0: 31936a 9771210i bk1: 31744a 9769127i bk2: 31044a 9779405i bk3: 31340a 9763362i bk4: 30608a 9792934i bk5: 30872a 9775415i bk6: 30852a 9794570i bk7: 30836a 9783429i bk8: 30688a 9791365i bk9: 30900a 9771556i bk10: 30464a 9785167i bk11: 30676a 9762168i bk12: 30160a 9796360i bk13: 30284a 9782702i bk14: 31632a 9768538i bk15: 31440a 9760399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36694

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210681, Miss = 61917, Miss_rate = 0.294, Pending_hits = 90716, Reservation_fails = 163
L2_cache_bank[1]: Access = 210636, Miss = 61860, Miss_rate = 0.294, Pending_hits = 90823, Reservation_fails = 234
L2_cache_bank[2]: Access = 210588, Miss = 61981, Miss_rate = 0.294, Pending_hits = 90557, Reservation_fails = 223
L2_cache_bank[3]: Access = 210326, Miss = 61777, Miss_rate = 0.294, Pending_hits = 90629, Reservation_fails = 217
L2_cache_bank[4]: Access = 210625, Miss = 61980, Miss_rate = 0.294, Pending_hits = 90592, Reservation_fails = 188
L2_cache_bank[5]: Access = 210387, Miss = 61824, Miss_rate = 0.294, Pending_hits = 90550, Reservation_fails = 201
L2_cache_bank[6]: Access = 210540, Miss = 61884, Miss_rate = 0.294, Pending_hits = 90671, Reservation_fails = 214
L2_cache_bank[7]: Access = 210545, Miss = 61899, Miss_rate = 0.294, Pending_hits = 90652, Reservation_fails = 180
L2_cache_bank[8]: Access = 210563, Miss = 61939, Miss_rate = 0.294, Pending_hits = 90622, Reservation_fails = 236
L2_cache_bank[9]: Access = 210739, Miss = 61987, Miss_rate = 0.294, Pending_hits = 90655, Reservation_fails = 155
L2_cache_bank[10]: Access = 210611, Miss = 62000, Miss_rate = 0.294, Pending_hits = 90612, Reservation_fails = 198
L2_cache_bank[11]: Access = 210046, Miss = 61760, Miss_rate = 0.294, Pending_hits = 90588, Reservation_fails = 195
L2_cache_bank[12]: Access = 210391, Miss = 61861, Miss_rate = 0.294, Pending_hits = 90662, Reservation_fails = 213
L2_cache_bank[13]: Access = 209951, Miss = 61646, Miss_rate = 0.294, Pending_hits = 90552, Reservation_fails = 218
L2_cache_bank[14]: Access = 210529, Miss = 61867, Miss_rate = 0.294, Pending_hits = 90512, Reservation_fails = 244
L2_cache_bank[15]: Access = 210685, Miss = 61981, Miss_rate = 0.294, Pending_hits = 90669, Reservation_fails = 190
L2_cache_bank[16]: Access = 210979, Miss = 62143, Miss_rate = 0.295, Pending_hits = 90857, Reservation_fails = 175
L2_cache_bank[17]: Access = 210553, Miss = 61897, Miss_rate = 0.294, Pending_hits = 90691, Reservation_fails = 162
L2_cache_bank[18]: Access = 210526, Miss = 61900, Miss_rate = 0.294, Pending_hits = 90644, Reservation_fails = 162
L2_cache_bank[19]: Access = 210258, Miss = 61813, Miss_rate = 0.294, Pending_hits = 90704, Reservation_fails = 171
L2_cache_bank[20]: Access = 210362, Miss = 61846, Miss_rate = 0.294, Pending_hits = 90731, Reservation_fails = 181
L2_cache_bank[21]: Access = 210870, Miss = 62023, Miss_rate = 0.294, Pending_hits = 90813, Reservation_fails = 153
L2_total_cache_accesses = 4631391
L2_total_cache_misses = 1361785
L2_total_cache_miss_rate = 0.2940
L2_total_cache_pending_hits = 1994502
L2_total_cache_reservation_fails = 4273
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 203927
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1847871
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1261784
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1071157
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 146415
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 99985
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4269
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3313582
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1317557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=9933641
icnt_total_pkts_simt_to_mem=7130873
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.69685
	minimum = 6
	maximum = 136
Network latency average = 9.21828
	minimum = 6
	maximum = 101
Slowest packet = 9102600
Flit latency average = 8.46445
	minimum = 6
	maximum = 99
Slowest flit = 16759148
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0893061
	minimum = 0.0790983 (at node 10)
	maximum = 0.102451 (at node 49)
Accepted packet rate average = 0.0893061
	minimum = 0.0790983 (at node 10)
	maximum = 0.102451 (at node 49)
Injected flit rate average = 0.170209
	minimum = 0.138015 (at node 10)
	maximum = 0.210726 (at node 49)
Accepted flit rate average= 0.170209
	minimum = 0.163003 (at node 19)
	maximum = 0.179277 (at node 49)
Injected packet length average = 1.9059
Accepted packet length average = 1.9059
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3602 (31 samples)
	minimum = 6 (31 samples)
	maximum = 84.871 (31 samples)
Network latency average = 9.66349 (31 samples)
	minimum = 6 (31 samples)
	maximum = 76.9677 (31 samples)
Flit latency average = 9.35308 (31 samples)
	minimum = 6 (31 samples)
	maximum = 75.9677 (31 samples)
Fragmentation average = 0.0169524 (31 samples)
	minimum = 0 (31 samples)
	maximum = 19.7097 (31 samples)
Injected packet rate average = 0.0616011 (31 samples)
	minimum = 0.0545398 (31 samples)
	maximum = 0.070388 (31 samples)
Accepted packet rate average = 0.0616011 (31 samples)
	minimum = 0.0545398 (31 samples)
	maximum = 0.070388 (31 samples)
Injected flit rate average = 0.114712 (31 samples)
	minimum = 0.0824519 (31 samples)
	maximum = 0.155579 (31 samples)
Accepted flit rate average = 0.114712 (31 samples)
	minimum = 0.104813 (31 samples)
	maximum = 0.123234 (31 samples)
Injected packet size average = 1.86218 (31 samples)
Accepted packet size average = 1.86218 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 24 min, 6 sec (8646 sec)
gpgpu_simulation_rate = 79782 (inst/sec)
gpgpu_simulation_rate = 1478 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 125269 Tlb_hit: 116736 Tlb_miss: 8533 Tlb_hit_rate: 0.931883
Shader1: Tlb_access: 124785 Tlb_hit: 116396 Tlb_miss: 8389 Tlb_hit_rate: 0.932772
Shader2: Tlb_access: 124790 Tlb_hit: 116607 Tlb_miss: 8183 Tlb_hit_rate: 0.934426
Shader3: Tlb_access: 124693 Tlb_hit: 116338 Tlb_miss: 8355 Tlb_hit_rate: 0.932995
Shader4: Tlb_access: 125041 Tlb_hit: 116645 Tlb_miss: 8396 Tlb_hit_rate: 0.932854
Shader5: Tlb_access: 124599 Tlb_hit: 116276 Tlb_miss: 8323 Tlb_hit_rate: 0.933202
Shader6: Tlb_access: 124747 Tlb_hit: 116339 Tlb_miss: 8408 Tlb_hit_rate: 0.932600
Shader7: Tlb_access: 124812 Tlb_hit: 116595 Tlb_miss: 8217 Tlb_hit_rate: 0.934165
Shader8: Tlb_access: 125143 Tlb_hit: 116771 Tlb_miss: 8372 Tlb_hit_rate: 0.933101
Shader9: Tlb_access: 125055 Tlb_hit: 116788 Tlb_miss: 8267 Tlb_hit_rate: 0.933893
Shader10: Tlb_access: 125177 Tlb_hit: 116779 Tlb_miss: 8398 Tlb_hit_rate: 0.932911
Shader11: Tlb_access: 124826 Tlb_hit: 116439 Tlb_miss: 8387 Tlb_hit_rate: 0.932810
Shader12: Tlb_access: 125110 Tlb_hit: 116652 Tlb_miss: 8458 Tlb_hit_rate: 0.932396
Shader13: Tlb_access: 125134 Tlb_hit: 116703 Tlb_miss: 8431 Tlb_hit_rate: 0.932624
Shader14: Tlb_access: 124774 Tlb_hit: 116387 Tlb_miss: 8387 Tlb_hit_rate: 0.932782
Shader15: Tlb_access: 125009 Tlb_hit: 116607 Tlb_miss: 8402 Tlb_hit_rate: 0.932789
Shader16: Tlb_access: 125036 Tlb_hit: 116667 Tlb_miss: 8369 Tlb_hit_rate: 0.933067
Shader17: Tlb_access: 125042 Tlb_hit: 116657 Tlb_miss: 8385 Tlb_hit_rate: 0.932943
Shader18: Tlb_access: 125231 Tlb_hit: 116937 Tlb_miss: 8294 Tlb_hit_rate: 0.933770
Shader19: Tlb_access: 124746 Tlb_hit: 116449 Tlb_miss: 8297 Tlb_hit_rate: 0.933489
Shader20: Tlb_access: 124692 Tlb_hit: 116342 Tlb_miss: 8350 Tlb_hit_rate: 0.933035
Shader21: Tlb_access: 124772 Tlb_hit: 116354 Tlb_miss: 8418 Tlb_hit_rate: 0.932533
Shader22: Tlb_access: 124810 Tlb_hit: 116495 Tlb_miss: 8315 Tlb_hit_rate: 0.933379
Shader23: Tlb_access: 125274 Tlb_hit: 116867 Tlb_miss: 8407 Tlb_hit_rate: 0.932891
Shader24: Tlb_access: 125284 Tlb_hit: 116988 Tlb_miss: 8296 Tlb_hit_rate: 0.933782
Shader25: Tlb_access: 125457 Tlb_hit: 116988 Tlb_miss: 8469 Tlb_hit_rate: 0.932495
Shader26: Tlb_access: 124534 Tlb_hit: 116293 Tlb_miss: 8241 Tlb_hit_rate: 0.933825
Shader27: Tlb_access: 124966 Tlb_hit: 116502 Tlb_miss: 8464 Tlb_hit_rate: 0.932270
Tlb_tot_access: 3498808 Tlb_tot_hit: 3264597, Tlb_tot_miss: 234211, Tlb_tot_hit_rate: 0.933060
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 4453 Tlb_invalidate: 2405 Tlb_evict: 357 Tlb_page_evict: 2048
Shader1: Tlb_validate: 4387 Tlb_invalidate: 2339 Tlb_evict: 291 Tlb_page_evict: 2048
Shader2: Tlb_validate: 4348 Tlb_invalidate: 2300 Tlb_evict: 252 Tlb_page_evict: 2048
Shader3: Tlb_validate: 4391 Tlb_invalidate: 2343 Tlb_evict: 295 Tlb_page_evict: 2048
Shader4: Tlb_validate: 4422 Tlb_invalidate: 2373 Tlb_evict: 326 Tlb_page_evict: 2047
Shader5: Tlb_validate: 4348 Tlb_invalidate: 2300 Tlb_evict: 252 Tlb_page_evict: 2048
Shader6: Tlb_validate: 4402 Tlb_invalidate: 2354 Tlb_evict: 306 Tlb_page_evict: 2048
Shader7: Tlb_validate: 4316 Tlb_invalidate: 2268 Tlb_evict: 220 Tlb_page_evict: 2048
Shader8: Tlb_validate: 4409 Tlb_invalidate: 2361 Tlb_evict: 313 Tlb_page_evict: 2048
Shader9: Tlb_validate: 4377 Tlb_invalidate: 2329 Tlb_evict: 281 Tlb_page_evict: 2048
Shader10: Tlb_validate: 4388 Tlb_invalidate: 2340 Tlb_evict: 292 Tlb_page_evict: 2048
Shader11: Tlb_validate: 4442 Tlb_invalidate: 2393 Tlb_evict: 346 Tlb_page_evict: 2047
Shader12: Tlb_validate: 4411 Tlb_invalidate: 2363 Tlb_evict: 315 Tlb_page_evict: 2048
Shader13: Tlb_validate: 4447 Tlb_invalidate: 2399 Tlb_evict: 351 Tlb_page_evict: 2048
Shader14: Tlb_validate: 4392 Tlb_invalidate: 2344 Tlb_evict: 296 Tlb_page_evict: 2048
Shader15: Tlb_validate: 4423 Tlb_invalidate: 2375 Tlb_evict: 327 Tlb_page_evict: 2048
Shader16: Tlb_validate: 4412 Tlb_invalidate: 2364 Tlb_evict: 316 Tlb_page_evict: 2048
Shader17: Tlb_validate: 4361 Tlb_invalidate: 2313 Tlb_evict: 265 Tlb_page_evict: 2048
Shader18: Tlb_validate: 4433 Tlb_invalidate: 2382 Tlb_evict: 337 Tlb_page_evict: 2045
Shader19: Tlb_validate: 4330 Tlb_invalidate: 2282 Tlb_evict: 234 Tlb_page_evict: 2048
Shader20: Tlb_validate: 4419 Tlb_invalidate: 2371 Tlb_evict: 323 Tlb_page_evict: 2048
Shader21: Tlb_validate: 4428 Tlb_invalidate: 2380 Tlb_evict: 332 Tlb_page_evict: 2048
Shader22: Tlb_validate: 4387 Tlb_invalidate: 2338 Tlb_evict: 291 Tlb_page_evict: 2047
Shader23: Tlb_validate: 4465 Tlb_invalidate: 2417 Tlb_evict: 369 Tlb_page_evict: 2048
Shader24: Tlb_validate: 4366 Tlb_invalidate: 2318 Tlb_evict: 270 Tlb_page_evict: 2048
Shader25: Tlb_validate: 4499 Tlb_invalidate: 2451 Tlb_evict: 403 Tlb_page_evict: 2048
Shader26: Tlb_validate: 4326 Tlb_invalidate: 2278 Tlb_evict: 230 Tlb_page_evict: 2048
Shader27: Tlb_validate: 4450 Tlb_invalidate: 2402 Tlb_evict: 354 Tlb_page_evict: 2048
Tlb_tot_valiate: 123232 Tlb_invalidate: 65882, Tlb_tot_evict: 8544, Tlb_tot_evict page: 57338
========================================TLB statistics(thrashing)==============================
Shader0: Page: 787145 Trashed: 1 | Page: 787356 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787377 Trashed: 1 | Page: 787445 Trashed: 1 | Page: 788882 Trashed: 1 | Page: 789304 Trashed: 1 | Page: 789320 Trashed: 1 | Page: 789482 Trashed: 1 | Page: 790930 Trashed: 1 | Page: 791352 Trashed: 1 | Page: 791368 Trashed: 1 | Page: 791530 Trashed: 1 | Page: 791692 Trashed: 1 | Page: 792090 Trashed: 1 | Page: 792380 Trashed: 1 | Page: 792409 Trashed: 1 | Page: 793114 Trashed: 1 | Page: 793581 Trashed: 1 | Total 19
Shader1: Page: 787419 Trashed: 1 | Page: 789430 Trashed: 1 | Page: 789446 Trashed: 1 | Page: 791478 Trashed: 1 | Page: 791494 Trashed: 1 | Page: 792537 Trashed: 1 | Page: 792562 Trashed: 1 | Page: 792978 Trashed: 1 | Total 8
Shader2: Page: 787357 Trashed: 1 | Page: 787426 Trashed: 1 | Page: 789293 Trashed: 1 | Page: 789307 Trashed: 1 | Page: 789444 Trashed: 1 | Page: 791341 Trashed: 1 | Page: 791355 Trashed: 1 | Page: 791492 Trashed: 1 | Total 8
Shader3: Page: 787207 Trashed: 1 | Page: 787256 Trashed: 1 | Page: 787305 Trashed: 1 | Page: 787338 Trashed: 1 | Page: 787446 Trashed: 1 | Page: 789006 Trashed: 1 | Page: 789105 Trashed: 1 | Page: 789202 Trashed: 1 | Page: 789500 Trashed: 1 | Page: 791054 Trashed: 1 | Page: 791153 Trashed: 1 | Page: 791250 Trashed: 1 | Page: 791548 Trashed: 1 | Page: 792067 Trashed: 1 | Page: 792073 Trashed: 1 | Page: 792394 Trashed: 1 | Total 16
Shader4: Page: 787336 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787366 Trashed: 1 | Page: 787409 Trashed: 1 | Page: 787425 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787449 Trashed: 1 | Page: 789265 Trashed: 1 | Page: 789273 Trashed: 1 | Page: 789411 Trashed: 1 | Page: 791313 Trashed: 1 | Page: 791321 Trashed: 1 | Page: 791459 Trashed: 1 | Page: 791628 Trashed: 1 | Page: 792652 Trashed: 1 | Total 15
Shader5: Page: 787327 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 789369 Trashed: 1 | Page: 791417 Trashed: 1 | Page: 792818 Trashed: 1 | Total 5
Shader6: Page: 787324 Trashed: 1 | Page: 787335 Trashed: 1 | Page: 789241 Trashed: 1 | Page: 791289 Trashed: 1 | Page: 791844 Trashed: 1 | Page: 792350 Trashed: 1 | Total 6
Shader7: Page: 787372 Trashed: 1 | Page: 787373 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 789336 Trashed: 1 | Page: 789500 Trashed: 1 | Page: 791384 Trashed: 1 | Page: 791548 Trashed: 1 | Total 7
Shader8: Page: 787168 Trashed: 1 | Page: 787254 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787292 Trashed: 1 | Page: 787353 Trashed: 1 | Page: 787441 Trashed: 1 | Page: 787443 Trashed: 1 | Page: 789101 Trashed: 1 | Page: 789110 Trashed: 1 | Page: 789299 Trashed: 1 | Page: 789478 Trashed: 1 | Page: 791149 Trashed: 1 | Page: 791158 Trashed: 1 | Page: 791347 Trashed: 1 | Page: 791526 Trashed: 1 | Page: 791570 Trashed: 1 | Page: 791700 Trashed: 1 | Page: 791750 Trashed: 1 | Page: 791801 Trashed: 1 | Page: 791968 Trashed: 1 | Page: 792384 Trashed: 1 | Page: 792449 Trashed: 1 | Page: 792490 Trashed: 1 | Page: 792749 Trashed: 1 | Page: 792825 Trashed: 1 | Total 25
Shader9: Page: 787376 Trashed: 1 | Page: 787425 Trashed: 1 | Page: 789345 Trashed: 1 | Page: 789356 Trashed: 1 | Page: 791393 Trashed: 1 | Page: 791404 Trashed: 1 | Page: 791695 Trashed: 1 | Page: 791776 Trashed: 1 | Page: 791941 Trashed: 1 | Page: 791950 Trashed: 1 | Page: 792974 Trashed: 1 | Total 11
Shader10: Page: 787174 Trashed: 1 | Page: 787196 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787386 Trashed: 1 | Page: 788985 Trashed: 1 | Page: 789315 Trashed: 1 | Page: 789365 Trashed: 1 | Page: 791033 Trashed: 1 | Page: 791363 Trashed: 1 | Page: 791413 Trashed: 1 | Page: 791964 Trashed: 1 | Page: 792457 Trashed: 1 | Page: 792465 Trashed: 1 | Page: 792483 Trashed: 1 | Page: 792498 Trashed: 1 | Page: 793507 Trashed: 1 | Total 16
Shader11: Page: 787150 Trashed: 1 | Page: 787167 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787362 Trashed: 1 | Page: 787375 Trashed: 1 | Page: 787377 Trashed: 1 | Page: 787406 Trashed: 1 | Page: 787435 Trashed: 1 | Page: 788893 Trashed: 1 | Page: 789346 Trashed: 1 | Page: 789458 Trashed: 1 | Page: 789488 Trashed: 1 | Page: 790941 Trashed: 1 | Page: 791030 Trashed: 1 | Page: 791394 Trashed: 1 | Page: 791506 Trashed: 1 | Page: 791536 Trashed: 1 | Page: 791944 Trashed: 1 | Page: 792109 Trashed: 1 | Page: 792318 Trashed: 1 | Page: 792968 Trashed: 1 | Page: 792992 Trashed: 1 | Page: 793132 Trashed: 1 | Total 23
Shader12: Page: 787216 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787288 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787305 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787383 Trashed: 1 | Page: 787384 Trashed: 1 | Page: 787406 Trashed: 1 | Page: 787417 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 789014 Trashed: 1 | Page: 789168 Trashed: 1 | Page: 789183 Trashed: 1 | Page: 789192 Trashed: 1 | Page: 789303 Trashed: 1 | Page: 789426 Trashed: 1 | Page: 789434 Trashed: 1 | Page: 789435 Trashed: 1 | Page: 791062 Trashed: 1 | Page: 791216 Trashed: 1 | Page: 791231 Trashed: 1 | Page: 791240 Trashed: 1 | Page: 791351 Trashed: 1 | Page: 791474 Trashed: 1 | Page: 791482 Trashed: 1 | Page: 791483 Trashed: 1 | Page: 792332 Trashed: 1 | Total 28
Shader13: Page: 787163 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787372 Trashed: 1 | Page: 787390 Trashed: 1 | Page: 787425 Trashed: 1 | Page: 787445 Trashed: 1 | Page: 787449 Trashed: 1 | Page: 789314 Trashed: 1 | Page: 789325 Trashed: 1 | Page: 789373 Trashed: 1 | Page: 789443 Trashed: 1 | Page: 789483 Trashed: 1 | Page: 789491 Trashed: 1 | Page: 791362 Trashed: 1 | Page: 791373 Trashed: 1 | Page: 791421 Trashed: 1 | Page: 791491 Trashed: 1 | Page: 791531 Trashed: 1 | Page: 791539 Trashed: 1 | Page: 792311 Trashed: 1 | Page: 792573 Trashed: 1 | Total 22
Shader14: Page: 787233 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787408 Trashed: 1 | Page: 789408 Trashed: 1 | Page: 791456 Trashed: 1 | Page: 792803 Trashed: 1 | Page: 793202 Trashed: 1 | Total 7
Shader15: Page: 787228 Trashed: 1 | Page: 787257 Trashed: 1 | Page: 787399 Trashed: 1 | Page: 787401 Trashed: 1 | Page: 787402 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 789106 Trashed: 1 | Page: 791154 Trashed: 1 | Total 8
Shader16: Page: 787294 Trashed: 1 | Page: 787305 Trashed: 1 | Page: 787373 Trashed: 1 | Page: 787375 Trashed: 1 | Page: 787412 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787425 Trashed: 1 | Page: 789338 Trashed: 1 | Page: 789416 Trashed: 1 | Page: 789428 Trashed: 1 | Page: 789434 Trashed: 1 | Page: 789443 Trashed: 1 | Page: 791386 Trashed: 1 | Page: 791464 Trashed: 1 | Page: 791476 Trashed: 1 | Page: 791482 Trashed: 1 | Page: 791491 Trashed: 1 | Page: 792356 Trashed: 1 | Page: 792569 Trashed: 1 | Total 20
Shader17: Page: 787433 Trashed: 1 | Page: 789458 Trashed: 1 | Page: 791506 Trashed: 1 | Page: 791617 Trashed: 1 | Page: 791906 Trashed: 1 | Page: 792162 Trashed: 1 | Page: 792380 Trashed: 1 | Page: 792656 Trashed: 1 | Total 8
Shader18: Page: 787167 Trashed: 1 | Page: 787267 Trashed: 1 | Page: 787270 Trashed: 1 | Page: 787288 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787362 Trashed: 1 | Page: 787398 Trashed: 1 | Page: 789169 Trashed: 1 | Page: 789260 Trashed: 1 | Page: 789279 Trashed: 1 | Page: 789316 Trashed: 1 | Page: 789389 Trashed: 1 | Page: 791217 Trashed: 1 | Page: 791238 Trashed: 1 | Page: 791308 Trashed: 1 | Page: 791327 Trashed: 1 | Page: 791364 Trashed: 1 | Page: 791437 Trashed: 1 | Total 19
Shader19: Page: 787352 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787451 Trashed: 1 | Page: 789296 Trashed: 1 | Page: 791344 Trashed: 1 | Page: 791583 Trashed: 1 | Page: 792143 Trashed: 1 | Page: 792431 Trashed: 1 | Page: 792753 Trashed: 1 | Page: 793297 Trashed: 1 | Total 10
Shader20: Page: 787210 Trashed: 1 | Page: 787227 Trashed: 1 | Page: 787234 Trashed: 1 | Page: 789061 Trashed: 1 | Page: 789498 Trashed: 1 | Page: 791109 Trashed: 1 | Page: 791546 Trashed: 1 | Total 7
Shader21: Page: 787411 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787446 Trashed: 1 | Page: 787452 Trashed: 1 | Page: 789415 Trashed: 1 | Page: 789434 Trashed: 1 | Page: 789485 Trashed: 1 | Page: 789497 Trashed: 1 | Page: 791463 Trashed: 1 | Page: 791482 Trashed: 1 | Page: 791533 Trashed: 1 | Page: 791545 Trashed: 1 | Page: 792362 Trashed: 1 | Page: 792564 Trashed: 1 | Page: 793386 Trashed: 1 | Page: 793588 Trashed: 1 | Total 16
Shader22: Page: 787263 Trashed: 1 | Page: 787318 Trashed: 1 | Page: 787335 Trashed: 1 | Page: 787401 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 787443 Trashed: 1 | Page: 789002 Trashed: 1 | Page: 789114 Trashed: 1 | Page: 789119 Trashed: 1 | Page: 789229 Trashed: 1 | Page: 789262 Trashed: 1 | Page: 789395 Trashed: 1 | Page: 789459 Trashed: 1 | Page: 789478 Trashed: 1 | Page: 789479 Trashed: 1 | Page: 791050 Trashed: 1 | Page: 791162 Trashed: 1 | Page: 791167 Trashed: 1 | Page: 791277 Trashed: 1 | Page: 791310 Trashed: 1 | Page: 791443 Trashed: 1 | Page: 791507 Trashed: 1 | Page: 791526 Trashed: 1 | Page: 791527 Trashed: 1 | Page: 791597 Trashed: 1 | Page: 791602 Trashed: 1 | Page: 791995 Trashed: 1 | Page: 792099 Trashed: 1 | Page: 792407 Trashed: 1 | Page: 792621 Trashed: 1 | Page: 793431 Trashed: 1 | Total 31
Shader23: Page: 787135 Trashed: 1 | Page: 787175 Trashed: 1 | Page: 787209 Trashed: 1 | Page: 787231 Trashed: 1 | Page: 787326 Trashed: 1 | Page: 787327 Trashed: 1 | Page: 787335 Trashed: 1 | Page: 787374 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 788943 Trashed: 1 | Page: 789026 Trashed: 1 | Page: 789054 Trashed: 1 | Page: 789245 Trashed: 1 | Page: 790991 Trashed: 1 | Page: 791074 Trashed: 1 | Page: 791102 Trashed: 1 | Page: 791293 Trashed: 1 | Page: 791662 Trashed: 1 | Page: 792624 Trashed: 1 | Total 19
Shader24: Page: 787299 Trashed: 1 | Page: 787412 Trashed: 1 | Page: 787419 Trashed: 1 | Page: 787428 Trashed: 1 | Page: 787444 Trashed: 1 | Page: 789152 Trashed: 1 | Page: 789273 Trashed: 1 | Page: 789416 Trashed: 1 | Page: 789448 Trashed: 1 | Page: 789481 Trashed: 1 | Page: 791200 Trashed: 1 | Page: 791321 Trashed: 1 | Page: 791464 Trashed: 1 | Page: 791496 Trashed: 1 | Page: 791529 Trashed: 1 | Page: 791845 Trashed: 1 | Page: 792692 Trashed: 1 | Page: 793451 Trashed: 1 | Total 18
Shader25: Page: 787099 Trashed: 1 | Page: 787120 Trashed: 1 | Page: 787153 Trashed: 1 | Page: 787176 Trashed: 1 | Page: 787212 Trashed: 1 | Page: 787221 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787234 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787327 Trashed: 1 | Page: 787335 Trashed: 1 | Page: 787350 Trashed: 1 | Page: 787381 Trashed: 1 | Page: 787402 Trashed: 1 | Page: 787429 Trashed: 1 | Page: 787445 Trashed: 1 | Page: 787448 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788944 Trashed: 1 | Page: 789008 Trashed: 1 | Page: 789050 Trashed: 1 | Page: 789061 Trashed: 1 | Page: 789164 Trashed: 1 | Page: 789262 Trashed: 1 | Page: 789293 Trashed: 1 | Page: 789369 Trashed: 1 | Page: 789397 Trashed: 1 | Page: 789451 Trashed: 1 | Page: 789483 Trashed: 1 | Page: 790838 Trashed: 1 | Page: 790992 Trashed: 1 | Page: 791056 Trashed: 1 | Page: 791098 Trashed: 1 | Page: 791109 Trashed: 1 | Page: 791212 Trashed: 1 | Page: 791310 Trashed: 1 | Page: 791341 Trashed: 1 | Page: 791417 Trashed: 1 | Page: 791445 Trashed: 1 | Page: 791499 Trashed: 1 | Page: 791531 Trashed: 1 | Page: 791768 Trashed: 1 | Page: 792073 Trashed: 1 | Page: 792239 Trashed: 1 | Page: 792421 Trashed: 1 | Page: 792792 Trashed: 1 | Page: 793445 Trashed: 1 | Total 47
Shader26: Page: 787370 Trashed: 1 | Page: 789332 Trashed: 1 | Page: 789446 Trashed: 1 | Page: 791380 Trashed: 1 | Page: 791494 Trashed: 1 | Page: 791769 Trashed: 1 | Page: 791930 Trashed: 1 | Page: 792463 Trashed: 1 | Page: 792793 Trashed: 1 | Total 9
Shader27: Page: 787174 Trashed: 1 | Page: 787246 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787336 Trashed: 1 | Page: 787341 Trashed: 1 | Page: 787385 Trashed: 1 | Page: 787406 Trashed: 1 | Page: 787407 Trashed: 1 | Page: 787429 Trashed: 1 | Page: 787434 Trashed: 1 | Page: 787439 Trashed: 1 | Page: 789085 Trashed: 1 | Page: 789086 Trashed: 1 | Page: 789215 Trashed: 1 | Page: 789224 Trashed: 1 | Page: 789264 Trashed: 1 | Page: 789404 Trashed: 1 | Page: 789451 Trashed: 1 | Page: 789460 Trashed: 1 | Page: 791133 Trashed: 1 | Page: 791134 Trashed: 1 | Page: 791263 Trashed: 1 | Page: 791272 Trashed: 1 | Page: 791312 Trashed: 1 | Page: 791452 Trashed: 1 | Page: 791499 Trashed: 1 | Page: 791508 Trashed: 1 | Page: 791987 Trashed: 1 | Page: 792154 Trashed: 1 | Page: 792514 Trashed: 1 | Page: 793492 Trashed: 1 | Total 32
Tlb_tot_thrash: 460
========================================Page fault statistics==============================
Shader0: Page_table_access:8533 Page_hit: 8169 Page_miss: 364 Page_hit_rate: 0.957342
Shader1: Page_table_access:8389 Page_hit: 8073 Page_miss: 316 Page_hit_rate: 0.962332
Shader2: Page_table_access:8183 Page_hit: 7833 Page_miss: 350 Page_hit_rate: 0.957228
Shader3: Page_table_access:8355 Page_hit: 7951 Page_miss: 404 Page_hit_rate: 0.951646
Shader4: Page_table_access:8396 Page_hit: 8048 Page_miss: 348 Page_hit_rate: 0.958552
Shader5: Page_table_access:8323 Page_hit: 8011 Page_miss: 312 Page_hit_rate: 0.962514
Shader6: Page_table_access:8408 Page_hit: 8084 Page_miss: 324 Page_hit_rate: 0.961465
Shader7: Page_table_access:8217 Page_hit: 7888 Page_miss: 329 Page_hit_rate: 0.959961
Shader8: Page_table_access:8372 Page_hit: 8046 Page_miss: 326 Page_hit_rate: 0.961061
Shader9: Page_table_access:8267 Page_hit: 7921 Page_miss: 346 Page_hit_rate: 0.958147
Shader10: Page_table_access:8398 Page_hit: 8042 Page_miss: 356 Page_hit_rate: 0.957609
Shader11: Page_table_access:8387 Page_hit: 8025 Page_miss: 362 Page_hit_rate: 0.956838
Shader12: Page_table_access:8458 Page_hit: 8094 Page_miss: 364 Page_hit_rate: 0.956964
Shader13: Page_table_access:8431 Page_hit: 8069 Page_miss: 362 Page_hit_rate: 0.957063
Shader14: Page_table_access:8387 Page_hit: 8057 Page_miss: 330 Page_hit_rate: 0.960653
Shader15: Page_table_access:8402 Page_hit: 8044 Page_miss: 358 Page_hit_rate: 0.957391
Shader16: Page_table_access:8369 Page_hit: 8053 Page_miss: 316 Page_hit_rate: 0.962242
Shader17: Page_table_access:8385 Page_hit: 8069 Page_miss: 316 Page_hit_rate: 0.962314
Shader18: Page_table_access:8294 Page_hit: 7994 Page_miss: 300 Page_hit_rate: 0.963829
Shader19: Page_table_access:8297 Page_hit: 7921 Page_miss: 376 Page_hit_rate: 0.954682
Shader20: Page_table_access:8350 Page_hit: 7970 Page_miss: 380 Page_hit_rate: 0.954491
Shader21: Page_table_access:8418 Page_hit: 8098 Page_miss: 320 Page_hit_rate: 0.961986
Shader22: Page_table_access:8315 Page_hit: 7943 Page_miss: 372 Page_hit_rate: 0.955262
Shader23: Page_table_access:8407 Page_hit: 8041 Page_miss: 366 Page_hit_rate: 0.956465
Shader24: Page_table_access:8296 Page_hit: 7960 Page_miss: 336 Page_hit_rate: 0.959499
Shader25: Page_table_access:8469 Page_hit: 8125 Page_miss: 344 Page_hit_rate: 0.959381
Shader26: Page_table_access:8241 Page_hit: 7961 Page_miss: 280 Page_hit_rate: 0.966024
Shader27: Page_table_access:8464 Page_hit: 8130 Page_miss: 334 Page_hit_rate: 0.960539
Page_table_tot_access: 234211 Page_tot_hit: 224620, Page_tot_miss 9591, Page_tot_hit_rate: 0.959050 Page_tot_fault: 157 Page_tot_pending: 7033
Total_memory_access_page_fault: 157, Average_latency: 6889115.000000
========================================Page thrashing statistics==============================
Page_validate: 7168 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 2401
dma_migration_read 141
dma_migration_write 27
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.977474
[0-25]: 0.029911, [26-50]: 0.018998, [51-75]: 0.042248, [76-100]: 0.908843
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:  1333552 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(750.440247)
F:   223263----T:   225868 	 St: c1400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225868----T:   234108 	 St: c1401000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   234108----T:   236713 	 St: c1800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   236713----T:   244953 	 St: c1801000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   245428----T:   248033 	 St: c1410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   248033----T:   256273 	 St: c1411000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   256273----T:   258878 	 St: c1810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   258878----T:   267118 	 St: c1811000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   267621----T:   270226 	 St: c1420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270226----T:   285921 	 St: c1421000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   285921----T:   288526 	 St: c1820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   288526----T:   304221 	 St: c1821000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   306081----T:   308686 	 St: c1440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   308686----T:   339409 	 St: c1441000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   339409----T:   342014 	 St: c1840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   342014----T:   372737 	 St: c1841000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   376882----T:   379487 	 St: c1480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   379487----T:   440323 	 St: c1481000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   440323----T:   442928 	 St: c1880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   442928----T:   503764 	 St: c1881000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   512394----T:   514999 	 St: c1500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   514999----T:   636088 	 St: c1501000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   636088----T:   638693 	 St: c1900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   638693----T:   759782 	 St: c1901000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   777844----T:   780449 	 St: c1600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   780449----T:   788689 	 St: c1601000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   788689----T:   791294 	 St: c1a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   791294----T:   799534 	 St: c1a01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   800040----T:   802645 	 St: c1610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   802645----T:   810885 	 St: c1611000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   810885----T:   813490 	 St: c1a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   813490----T:   821730 	 St: c1a11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   822274----T:   824879 	 St: c1620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   824879----T:   840574 	 St: c1621000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   840574----T:   843179 	 St: c1a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   843179----T:   858874 	 St: c1a21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   860914----T:   863519 	 St: c1640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   863519----T:   894242 	 St: c1641000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   894242----T:   896847 	 St: c1a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   896847----T:   927570 	 St: c1a41000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   931769----T:   934374 	 St: c1680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   934374----T:   995210 	 St: c1681000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   995210----T:   997815 	 St: c1a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   997815----T:  1058651 	 St: c1a81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1067493----T:  1070098 	 St: c1700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1070098----T:  1191187 	 St: c1701000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1191187----T:  1193792 	 St: c1b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1193792----T:  1314881 	 St: c1b01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1333552----T:  1455112 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F:  1677263----T:  1706529 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(19.760973)
F:  1678106----T:  1678306 	 St: c0000000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1678383----T:  1678583 	 St: c0000000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1678874----T:  1679074 	 St: c0400000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1679465----T:  1679665 	 St: c0c00000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1928679----T:  1970053 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(27.936529)
F:  2192203----T:  2221805 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(19.987846)
F:  2212511----T:  2212711 	 St: c02d1580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2212786----T:  2212986 	 St: c02d15a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2213280----T:  2213480 	 St: c09a2b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2213872----T:  2214072 	 St: c11a2b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2215095----T:  2215295 	 St: c03261a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2215295----T:  2215495 	 St: c03261a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2215784----T:  2215984 	 St: c0a4c340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2216374----T:  2216574 	 St: c124c340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2443955----T:  2485917 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(28.333559)
F:  2708067----T:  2738860 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(20.792032)
F:  2709580----T:  2709780 	 St: c0024d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2709868----T:  2710068 	 St: c0024d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2710361----T:  2710561 	 St: c0449ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2710956----T:  2711156 	 St: c0c49ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2721717----T:  2721917 	 St: c01cde00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2721917----T:  2722117 	 St: c01cde20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2722408----T:  2722608 	 St: c079bc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2723001----T:  2723201 	 St: c0f9bc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2731125----T:  2731325 	 St: c0310860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2731325----T:  2731525 	 St: c0310860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2731823----T:  2732023 	 St: c0a210c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2732023----T:  2732223 	 St: c03217c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2732223----T:  2732423 	 St: c03217c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2732423----T:  2732623 	 St: c12210c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2732702----T:  2732902 	 St: c0a42f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2733308----T:  2733508 	 St: c1242f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2961010----T:  3002996 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(28.349764)
F:  3225146----T:  3260103 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(23.603645)
F:  3227165----T:  3227365 	 St: c00382a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3227439----T:  3227639 	 St: c00382a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3227937----T:  3228137 	 St: c0470560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3228527----T:  3228727 	 St: c0c70560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3232814----T:  3233014 	 St: c00f6960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3233014----T:  3233214 	 St: c00f6960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3233512----T:  3233712 	 St: c05ed2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3234103----T:  3234303 	 St: c0ded2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3237653----T:  3237853 	 St: c018d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3237853----T:  3238053 	 St: c018d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3238053----T:  3238253 	 St: c0198b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3238253----T:  3238453 	 St: c0198b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3238453----T:  3238653 	 St: c071a080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3238732----T:  3238932 	 St: c0731640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3239045----T:  3239245 	 St: c0f1a080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3239324----T:  3239524 	 St: c0f31640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3243256----T:  3243456 	 St: c022cee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3243456----T:  3243656 	 St: c022cee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3243947----T:  3244147 	 St: c0859de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3244539----T:  3244739 	 St: c1059de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3246441----T:  3246641 	 St: c02897a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3246641----T:  3246841 	 St: c02897a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3247132----T:  3247332 	 St: c0912f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3247722----T:  3247922 	 St: c1112f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3253832----T:  3254032 	 St: c03818a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3254032----T:  3254232 	 St: c03818a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3254526----T:  3254726 	 St: c0b03160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3255118----T:  3255318 	 St: c1303160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3257105----T:  3257305 	 St: c03dfda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3257305----T:  3257505 	 St: c03dfda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3257793----T:  3257993 	 St: c0bbfb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3258381----T:  3258581 	 St: c13bfb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3482253----T:  3524191 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(28.317352)
F:  3746341----T:  3785341 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(26.333559)
F:  3749090----T:  3749290 	 St: c0051e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3749369----T:  3749569 	 St: c0051e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3749879----T:  3750079 	 St: c04a3ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3750220----T:  3750420 	 St: c0073f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3750420----T:  3750620 	 St: c00776c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3750620----T:  3750820 	 St: c00776c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3750820----T:  3751020 	 St: c0073f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3751020----T:  3751220 	 St: c0ca3ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3751220----T:  3751420 	 St: c04eed80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3751420----T:  3751620 	 St: c04e7e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3751813----T:  3752013 	 St: c0ceed80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3752013----T:  3752213 	 St: c0ce7e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3753181----T:  3753381 	 St: c00a6fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3753381----T:  3753581 	 St: c00a6fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3753870----T:  3754070 	 St: c054dfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3754464----T:  3754664 	 St: c0d4dfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3755784----T:  3755984 	 St: c00ed7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3755984----T:  3756184 	 St: c00ef1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3756184----T:  3756384 	 St: c00ed7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3756384----T:  3756584 	 St: c00ef1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3756584----T:  3756784 	 St: c00fcaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3756784----T:  3756984 	 St: c00fcaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3756984----T:  3757184 	 St: c05dafc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3757184----T:  3757384 	 St: c05de3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3757384----T:  3757584 	 St: c05f9540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3757584----T:  3757784 	 St: c0ddafc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3757784----T:  3757984 	 St: c0dde3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3757984----T:  3758184 	 St: c0df9540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3759408----T:  3759608 	 St: c011ba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3759608----T:  3759808 	 St: c011ba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3760097----T:  3760297 	 St: c0637400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3760688----T:  3760888 	 St: c0e37400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3762888----T:  3763088 	 St: c0180dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3763088----T:  3763288 	 St: c0180dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3763572----T:  3763772 	 St: c0701b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3764170----T:  3764370 	 St: c0f01b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3770344----T:  3770544 	 St: c0278cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3770544----T:  3770744 	 St: c0278cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3770744----T:  3770944 	 St: c027e0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3770944----T:  3771144 	 St: c027e100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3771144----T:  3771344 	 St: c08f1980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3771554----T:  3771754 	 St: c08fc1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3771754----T:  3771954 	 St: c10f1980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3772142----T:  3772342 	 St: c10fc1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3774379----T:  3774579 	 St: c02df240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3774579----T:  3774779 	 St: c02df260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3775067----T:  3775267 	 St: c09be4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3775660----T:  3775860 	 St: c11be4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3777028----T:  3777228 	 St: c032c2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3777228----T:  3777428 	 St: c032de40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3777428----T:  3777628 	 St: c032c2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3777628----T:  3777828 	 St: c032de60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3777907----T:  3778107 	 St: c0a58580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3778113----T:  3778313 	 St: c0a5bca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3778510----T:  3778710 	 St: c1258580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3778710----T:  3778910 	 St: c125bca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3779921----T:  3780121 	 St: c036b420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3780121----T:  3780321 	 St: c036b420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3780611----T:  3780811 	 St: c0ad6840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3781200----T:  3781400 	 St: c12d6840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3781400----T:  3781600 	 St: c038bcc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3781600----T:  3781800 	 St: c038bcc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3782092----T:  3782292 	 St: c0b17980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3782683----T:  3782883 	 St: c1317980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4007491----T:  4049394 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(28.293720)
F:  4049394----T:  4170954 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F:  4393105----T:  4443742 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(34.191086)
F:  4395062----T:  4395262 	 St: c0035780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4395262----T:  4395462 	 St: c0035780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4395462----T:  4395662 	 St: c0038280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4395662----T:  4395862 	 St: c0038280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4395862----T:  4396062 	 St: c046af20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4396141----T:  4396341 	 St: c0470500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4396452----T:  4396652 	 St: c0c6af20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4396733----T:  4396933 	 St: c0c70500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4398841----T:  4399041 	 St: c00947c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4399041----T:  4399241 	 St: c00947c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4399288----T:  4399488 	 St: c00a4b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4399488----T:  4399688 	 St: c00a4b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4399688----T:  4399888 	 St: c0528f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4399915----T:  4400115 	 St: c00b0f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4400115----T:  4400315 	 St: c0549720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4400315----T:  4400515 	 St: c00b0f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4400515----T:  4400715 	 St: c0d28f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4400715----T:  4400915 	 St: c0d49720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4400915----T:  4401115 	 St: c0561e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4401508----T:  4401708 	 St: c0d61e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4401792----T:  4401992 	 St: c00ce020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4401992----T:  4402192 	 St: c00ce020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4402192----T:  4402392 	 St: c00cfda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4402392----T:  4402592 	 St: c00cfda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4402592----T:  4402792 	 St: c059c040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4402871----T:  4403071 	 St: c059fb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4403182----T:  4403382 	 St: c0d9c040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4403461----T:  4403661 	 St: c0d9fb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4403926----T:  4404126 	 St: c00ee7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4404126----T:  4404326 	 St: c00ee7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4404617----T:  4404817 	 St: c05dcfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4405209----T:  4405409 	 St: c0ddcfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4406047----T:  4406247 	 St: c0126f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4406247----T:  4406447 	 St: c0126f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4406464----T:  4406664 	 St: c0133560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4406664----T:  4406864 	 St: c0133560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4406864----T:  4407064 	 St: c0135c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4407064----T:  4407264 	 St: c0135c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4407264----T:  4407464 	 St: c064df00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4407464----T:  4407664 	 St: c0666ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4407664----T:  4407864 	 St: c066b840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4407864----T:  4408064 	 St: c0e4df00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4408064----T:  4408264 	 St: c0e66ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4408264----T:  4408464 	 St: c0e6b840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4409011----T:  4409211 	 St: c014a6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4409211----T:  4409411 	 St: c014a6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4409411----T:  4409611 	 St: c0152e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4409611----T:  4409811 	 St: c0152e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4409811----T:  4410011 	 St: c0694da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4410090----T:  4410290 	 St: c06a5c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4410399----T:  4410599 	 St: c0e94da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4410684----T:  4410884 	 St: c0ea5c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4412700----T:  4412900 	 St: c01a79c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4412900----T:  4413100 	 St: c01a79c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4413100----T:  4413300 	 St: c01b0ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4413300----T:  4413500 	 St: c01b16c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4413500----T:  4413700 	 St: c01b16c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4413700----T:  4413900 	 St: c01b0ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4413900----T:  4414100 	 St: c074f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4414100----T:  4414300 	 St: c0762da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4414300----T:  4414500 	 St: c0761940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4414500----T:  4414700 	 St: c0f4f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4414700----T:  4414900 	 St: c0f62da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4414900----T:  4415100 	 St: c0f61940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4415777----T:  4415977 	 St: c01c3fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4415977----T:  4416177 	 St: c01c3fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4416225----T:  4416425 	 St: c01d1c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4416425----T:  4416625 	 St: c01d1c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4416625----T:  4416825 	 St: c0787fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4416825----T:  4417025 	 St: c01d8560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4417025----T:  4417225 	 St: c01d8560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4417225----T:  4417425 	 St: c07a3800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4417425----T:  4417625 	 St: c0f87fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4417625----T:  4417825 	 St: c07b0ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4417825----T:  4418025 	 St: c0fa3800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4418218----T:  4418418 	 St: c0fb0ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4419173----T:  4419373 	 St: c01fa4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4419373----T:  4419573 	 St: c01fa4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4419870----T:  4420070 	 St: c07f49a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4420306----T:  4420506 	 St: c021b960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4420506----T:  4420706 	 St: c021b960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4420706----T:  4420906 	 St: c0ff49a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4420985----T:  4421185 	 St: c08372e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4421577----T:  4421777 	 St: c10372e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4424815----T:  4425015 	 St: c02a40c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4425015----T:  4425215 	 St: c02a40c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4425505----T:  4425705 	 St: c09481a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4426100----T:  4426300 	 St: c11481a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4426355----T:  4426555 	 St: c02ccba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4426555----T:  4426755 	 St: c02ccba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4427085----T:  4427285 	 St: c0999740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4427295----T:  4427495 	 St: c02e0e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4427495----T:  4427695 	 St: c02e0e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4427695----T:  4427895 	 St: c02e7f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4427895----T:  4428095 	 St: c02e7f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4428095----T:  4428295 	 St: c1199740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4428295----T:  4428495 	 St: c09c1ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4428495----T:  4428695 	 St: c09cff20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4428889----T:  4429089 	 St: c11c1ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4429089----T:  4429289 	 St: c11cff20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4429289----T:  4429489 	 St: c02fa040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4429489----T:  4429689 	 St: c02fa040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4429689----T:  4429889 	 St: c0300c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4429889----T:  4430089 	 St: c03017c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4430089----T:  4430289 	 St: c0300ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4430289----T:  4430489 	 St: c03017c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4430489----T:  4430689 	 St: c09f4080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4430689----T:  4430889 	 St: c0a01920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4430889----T:  4431089 	 St: c0a02fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4431089----T:  4431289 	 St: c11f4080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4431289----T:  4431489 	 St: c1201920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4431489----T:  4431689 	 St: c1202fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4432573----T:  4432773 	 St: c0316ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4432773----T:  4432973 	 St: c0316ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4433260----T:  4433460 	 St: c0a2d960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4433854----T:  4434054 	 St: c122d960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4434054----T:  4434254 	 St: c03389c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4434254----T:  4434454 	 St: c03389c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4434747----T:  4434947 	 St: c0a71380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4435341----T:  4435541 	 St: c1271380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4438111----T:  4438311 	 St: c03ad7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4438311----T:  4438511 	 St: c03ad7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4438809----T:  4439009 	 St: c0b5afa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4439402----T:  4439602 	 St: c135afa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4440879----T:  4441079 	 St: c03f8fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4441079----T:  4441279 	 St: c03f8fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4441558----T:  4441758 	 St: c0bf1f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4442147----T:  4442347 	 St: c13f1f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4665892----T:  4707928 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(28.383524)
F:  4930078----T:  5003875 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(49.829170)
F:  4931321----T:  4931521 	 St: c001b2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4931521----T:  4931721 	 St: c001b2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4932018----T:  4932218 	 St: c0436580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4932275----T:  4932475 	 St: c0032f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4932475----T:  4932675 	 St: c0032f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4932675----T:  4932875 	 St: c00348c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4932875----T:  4933075 	 St: c00348c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4933075----T:  4933275 	 St: c0c36580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4933275----T:  4933475 	 St: c003e500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4933475----T:  4933675 	 St: c003e500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4933675----T:  4933875 	 St: c0465e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4933875----T:  4934075 	 St: c0469180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4934075----T:  4934275 	 St: c047ca20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4934275----T:  4934475 	 St: c0c65e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4934475----T:  4934675 	 St: c0c69180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4934675----T:  4934875 	 St: c0c7ca20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4935488----T:  4935688 	 St: c0048ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4935688----T:  4935888 	 St: c0048ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4935945----T:  4936145 	 St: c005ac00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4936145----T:  4936345 	 St: c005ac00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4936345----T:  4936545 	 St: c0491de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4936545----T:  4936745 	 St: c0069760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4936745----T:  4936945 	 St: c0069760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4936945----T:  4937145 	 St: c04b5800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4937145----T:  4937345 	 St: c0c91de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4937345----T:  4937545 	 St: c04d2ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4937545----T:  4937745 	 St: c0cb5800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4937934----T:  4938134 	 St: c0cd2ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4938899----T:  4939099 	 St: c0086d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4939099----T:  4939299 	 St: c0086d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4939367----T:  4939567 	 St: c0097fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4939587----T:  4939787 	 St: c050db00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4939787----T:  4939987 	 St: c0097fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4940002----T:  4940202 	 St: c00a4b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4940202----T:  4940402 	 St: c00a4b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4940402----T:  4940602 	 St: c0d0db00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4940602----T:  4940802 	 St: c052ff60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4940802----T:  4941002 	 St: c00a9380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4941002----T:  4941202 	 St: c00a9380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4941202----T:  4941402 	 St: c00a9480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4941402----T:  4941602 	 St: c00a9480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4941602----T:  4941802 	 St: c0549620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4941802----T:  4942002 	 St: c0d2ff60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4942002----T:  4942202 	 St: c0552700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4942202----T:  4942402 	 St: c0552920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4942402----T:  4942602 	 St: c0d49620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4942602----T:  4942802 	 St: c0d52700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4942802----T:  4943002 	 St: c0d52920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4943658----T:  4943858 	 St: c00be740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4943858----T:  4944058 	 St: c00be740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4944350----T:  4944550 	 St: c057cea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4944945----T:  4945145 	 St: c0d7cea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4945665----T:  4945865 	 St: c00ede40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4945865----T:  4946065 	 St: c00ede40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4946065----T:  4946265 	 St: c00f3cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4946265----T:  4946465 	 St: c00f1980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4946465----T:  4946665 	 St: c00f1980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4946665----T:  4946865 	 St: c00f3ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4946865----T:  4947065 	 St: c00f7d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4947065----T:  4947265 	 St: c00f7d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4947265----T:  4947465 	 St: c05dbc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4947465----T:  4947665 	 St: c05e3320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4947665----T:  4947865 	 St: c05e79a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4947865----T:  4948065 	 St: c05efa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4948065----T:  4948265 	 St: c0ddbc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4948265----T:  4948465 	 St: c0de3320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4948465----T:  4948665 	 St: c0de79a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4948665----T:  4948865 	 St: c0defa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4951016----T:  4951216 	 St: c013f680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4951216----T:  4951416 	 St: c013f680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4951416----T:  4951616 	 St: c01494a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4951616----T:  4951816 	 St: c01494a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4951816----T:  4952016 	 St: c067ed20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4952095----T:  4952295 	 St: c0692940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4952406----T:  4952606 	 St: c0e7ed20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4952693----T:  4952893 	 St: c0e92940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4953177----T:  4953377 	 St: c0163440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4953377----T:  4953577 	 St: c0163440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4953866----T:  4954066 	 St: c06c68a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4954459----T:  4954659 	 St: c0ec68a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4954659----T:  4954859 	 St: c0185ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4954859----T:  4955059 	 St: c0185ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4955059----T:  4955259 	 St: c0190620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4955259----T:  4955459 	 St: c0190620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4955459----T:  4955659 	 St: c070b9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4955738----T:  4955938 	 St: c0720c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4956048----T:  4956248 	 St: c0f0b9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4956279----T:  4956479 	 St: c019c020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4956479----T:  4956679 	 St: c019c020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4956679----T:  4956879 	 St: c0f20c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4956879----T:  4957079 	 St: c01a7640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4957079----T:  4957279 	 St: c01a7640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4957279----T:  4957479 	 St: c01ad8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4957479----T:  4957679 	 St: c01ad8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4957679----T:  4957879 	 St: c0738060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4957879----T:  4958079 	 St: c074eca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4958079----T:  4958279 	 St: c075b180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4958279----T:  4958479 	 St: c0f38060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4958479----T:  4958679 	 St: c0f4eca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4958679----T:  4958879 	 St: c0f5b180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4959510----T:  4959710 	 St: c01b69e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4959710----T:  4959910 	 St: c01b74a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4959910----T:  4960110 	 St: c01b69e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4960110----T:  4960310 	 St: c01b74a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4960389----T:  4960589 	 St: c076d3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4960604----T:  4960804 	 St: c076e940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4960833----T:  4961033 	 St: c01cae00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4961033----T:  4961233 	 St: c01cae20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4961233----T:  4961433 	 St: c0f6d3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4961433----T:  4961633 	 St: c0f6e940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4961633----T:  4961833 	 St: c0795c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4962222----T:  4962422 	 St: c0f95c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4962422----T:  4962622 	 St: c01e3e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4962622----T:  4962822 	 St: c01e3e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4962822----T:  4963022 	 St: c01ebf80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4963022----T:  4963222 	 St: c01ebf80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4963222----T:  4963422 	 St: c07c7d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4963501----T:  4963701 	 St: c07d7f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4963811----T:  4964011 	 St: c0fc7d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4964089----T:  4964289 	 St: c0fd7f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4964538----T:  4964738 	 St: c01fbde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4964738----T:  4964938 	 St: c01fbde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4964938----T:  4965138 	 St: c02086a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4965138----T:  4965338 	 St: c02086a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4965338----T:  4965538 	 St: c020c260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4965538----T:  4965738 	 St: c020c260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4965738----T:  4965938 	 St: c07f7be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4965938----T:  4966138 	 St: c0810d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4966138----T:  4966338 	 St: c08184e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4966338----T:  4966538 	 St: c0ff7be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4966538----T:  4966738 	 St: c1010d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4966738----T:  4966938 	 St: c10184e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4967458----T:  4967658 	 St: c0212020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4967658----T:  4967858 	 St: c0212020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4967858----T:  4968058 	 St: c02196e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4968058----T:  4968258 	 St: c02196e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4968258----T:  4968458 	 St: c021ec60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4968458----T:  4968658 	 St: c021ec80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4968658----T:  4968858 	 St: c0227000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4968858----T:  4969058 	 St: c0227000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4969058----T:  4969258 	 St: c0824040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4969258----T:  4969458 	 St: c0832dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4969458----T:  4969658 	 St: c083d8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4969658----T:  4969858 	 St: c084e000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4969858----T:  4970058 	 St: c1024040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4970058----T:  4970258 	 St: c1032dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4970258----T:  4970458 	 St: c103d8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4970458----T:  4970658 	 St: c104e000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4971639----T:  4971839 	 St: c0239c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4971839----T:  4972039 	 St: c0239c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4972039----T:  4972239 	 St: c02454a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4972239----T:  4972439 	 St: c02454c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4972439----T:  4972639 	 St: c0873800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4972718----T:  4972918 	 St: c088a960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4973030----T:  4973230 	 St: c1073800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4973270----T:  4973470 	 St: c0254700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4973470----T:  4973670 	 St: c0254720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4973670----T:  4973870 	 St: c108a960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4973870----T:  4974070 	 St: c0257960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4974070----T:  4974270 	 St: c0257960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4974270----T:  4974470 	 St: c0260700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4974470----T:  4974670 	 St: c0260700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4974670----T:  4974870 	 St: c08a8e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4974870----T:  4975070 	 St: c08af2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4975070----T:  4975270 	 St: c08c0e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4975270----T:  4975470 	 St: c10a8e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4975470----T:  4975670 	 St: c10af2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4975670----T:  4975870 	 St: c10c0e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4976832----T:  4977032 	 St: c02788a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4977032----T:  4977232 	 St: c02788c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4977232----T:  4977432 	 St: c0280de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4977432----T:  4977632 	 St: c02813c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4977632----T:  4977832 	 St: c0280de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4977832----T:  4978032 	 St: c02813c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4978032----T:  4978232 	 St: c08f1160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4978232----T:  4978432 	 St: c0901bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4978432----T:  4978632 	 St: c0902780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4978632----T:  4978832 	 St: c10f1160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4978832----T:  4979032 	 St: c1101bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4979032----T:  4979232 	 St: c1102780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4981349----T:  4981549 	 St: c02c6560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4981549----T:  4981749 	 St: c02c6560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4981749----T:  4981949 	 St: c02cdbc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4981949----T:  4982149 	 St: c02cdbc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4982149----T:  4982349 	 St: c098cac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4982428----T:  4982628 	 St: c099b7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4982739----T:  4982939 	 St: c118cac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4982939----T:  4983139 	 St: c02da2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4983139----T:  4983339 	 St: c02da2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4983339----T:  4983539 	 St: c119b7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4983618----T:  4983818 	 St: c09b4540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4984225----T:  4984425 	 St: c11b4540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4985018----T:  4985218 	 St: c03074e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4985218----T:  4985418 	 St: c03074e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4985712----T:  4985912 	 St: c0a0e9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4986301----T:  4986501 	 St: c120e9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4986501----T:  4986701 	 St: c0333340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4986701----T:  4986901 	 St: c0333340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4987197----T:  4987397 	 St: c0a66680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4987397----T:  4987597 	 St: c0338e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4987597----T:  4987797 	 St: c0338e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4987797----T:  4987997 	 St: c033dae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4987997----T:  4988197 	 St: c033dae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4988197----T:  4988397 	 St: c0340840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4988397----T:  4988597 	 St: c0340840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4988597----T:  4988797 	 St: c1266680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4988797----T:  4988997 	 St: c0a71d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4988997----T:  4989197 	 St: c0a7b5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4989197----T:  4989397 	 St: c0a810a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4989397----T:  4989597 	 St: c1271d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4989597----T:  4989797 	 St: c127b5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4989797----T:  4989997 	 St: c12810a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4990530----T:  4990730 	 St: c03490c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4990730----T:  4990930 	 St: c03490e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4991221----T:  4991421 	 St: c0a921a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4991813----T:  4992013 	 St: c12921a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4992434----T:  4992634 	 St: c0376d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4992634----T:  4992834 	 St: c0376d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4992834----T:  4993034 	 St: c037c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4993034----T:  4993234 	 St: c037c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4993234----T:  4993434 	 St: c0aeda80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4993513----T:  4993713 	 St: c0af8160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4993822----T:  4994022 	 St: c12eda80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4994022----T:  4994222 	 St: c038e300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4994222----T:  4994422 	 St: c038e320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4994422----T:  4994622 	 St: c12f8160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4994701----T:  4994901 	 St: c0b1c620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4995035----T:  4995235 	 St: c0398100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4995235----T:  4995435 	 St: c0398100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4995435----T:  4995635 	 St: c03a18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4995635----T:  4995835 	 St: c131c620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4995835----T:  4996035 	 St: c03a18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4996035----T:  4996235 	 St: c03a46c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4996235----T:  4996435 	 St: c03a46c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4996435----T:  4996635 	 St: c0b30200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4996635----T:  4996835 	 St: c0b43180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4996835----T:  4997035 	 St: c0b48da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4997035----T:  4997235 	 St: c1330200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4997235----T:  4997435 	 St: c1343180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4997435----T:  4997635 	 St: c1348da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4998158----T:  4998358 	 St: c03ae600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4998358----T:  4998558 	 St: c03ae600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4998562----T:  4998762 	 St: c03b87e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4998762----T:  4998962 	 St: c03b87e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4998962----T:  4999162 	 St: c0b5cc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4999162----T:  4999362 	 St: c03bcec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4999362----T:  4999562 	 St: c03bcec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4999562----T:  4999762 	 St: c0b70fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4999762----T:  4999962 	 St: c135cc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4999962----T:  5000162 	 St: c0b79da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5000162----T:  5000362 	 St: c1370fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5000553----T:  5000753 	 St: c1379da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5000872----T:  5001072 	 St: c03ccfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5001072----T:  5001272 	 St: c03ccfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5001565----T:  5001765 	 St: c0b99fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5002153----T:  5002353 	 St: c1399fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5226025----T:  5267843 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(28.236326)
F:  5489993----T:  5642666 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(103.087776)
F:  5490658----T:  5490858 	 St: c0006060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5490858----T:  5491058 	 St: c0006060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5491348----T:  5491548 	 St: c040c0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5491772----T:  5491972 	 St: c00277e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5491972----T:  5492172 	 St: c0027800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5492172----T:  5492372 	 St: c0c0c0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5492579----T:  5492779 	 St: c044efe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5492931----T:  5498005 	 St: c0030000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5498005----T:  5498205 	 St: c0c4efe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5498205----T:  5498405 	 St: c004a880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5498405----T:  5498605 	 St: c004a8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5498605----T:  5498805 	 St: c046ef60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5498805----T:  5503879 	 St: c0038000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5503879----T:  5504079 	 St: c0495120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5504079----T:  5504279 	 St: c0c6ef60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5504286----T:  5504486 	 St: c047d3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5504486----T:  5504686 	 St: c0c95120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5504878----T:  5505078 	 St: c0c7d3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5505731----T:  5505931 	 St: c006ee20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5505931----T:  5506131 	 St: c006ee20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5506131----T:  5506331 	 St: c0073900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5506331----T:  5506531 	 St: c0073900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5506531----T:  5506731 	 St: c04ddc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5506810----T:  5507010 	 St: c04e7220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5507121----T:  5507321 	 St: c0cddc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5507376----T:  5507576 	 St: c008bc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5507576----T:  5507776 	 St: c008b3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5507776----T:  5507976 	 St: c008bc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5507976----T:  5508176 	 St: c008b3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5508176----T:  5508376 	 St: c0ce7220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5508376----T:  5508576 	 St: c008f740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5508576----T:  5508776 	 St: c008f740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5508776----T:  5508976 	 St: c0088c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5508976----T:  5509176 	 St: c0088c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5509176----T:  5509376 	 St: c0090fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5509376----T:  5509576 	 St: c0090fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5509576----T:  5509776 	 St: c009b260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5509776----T:  5509976 	 St: c009b260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5509976----T:  5510176 	 St: c0517820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5510176----T:  5510376 	 St: c0516740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5510376----T:  5510576 	 St: c051ee80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5510576----T:  5510776 	 St: c05118e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5510776----T:  5510976 	 St: c0521fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5510976----T:  5511176 	 St: c05364e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5511176----T:  5511376 	 St: c0d17820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5511376----T:  5511576 	 St: c0d16740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5511576----T:  5511776 	 St: c0d1ee80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5511776----T:  5511976 	 St: c0d118e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5511976----T:  5512176 	 St: c0d21fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5512176----T:  5512376 	 St: c0d364e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5513006----T:  5513206 	 St: c00a3c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5513206----T:  5513406 	 St: c00a3c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5513406----T:  5513606 	 St: c00a3020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5513606----T:  5513806 	 St: c00a3020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5513806----T:  5514006 	 St: c00b60a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5514006----T:  5514206 	 St: c00b60a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5514206----T:  5514406 	 St: c0547920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5514406----T:  5514606 	 St: c0546060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5514606----T:  5514806 	 St: c056c140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5514806----T:  5515006 	 St: c0d47920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5515006----T:  5515206 	 St: c0d46060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5515206----T:  5515406 	 St: c0d6c140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5515406----T:  5523646 	 St: c00a0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5523646----T:  5526251 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5526251----T:  5526451 	 St: c055c380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5526661----T:  5526861 	 St: c055e360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5526861----T:  5527061 	 St: c0d5c380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5527061----T:  5527261 	 St: c00b7b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5527261----T:  5527461 	 St: c00b7e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5527461----T:  5527661 	 St: c00b7b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5527661----T:  5527861 	 St: c00b8ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5527861----T:  5528061 	 St: c00b7e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5528061----T:  5528261 	 St: c00b8ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5528261----T:  5528461 	 St: c00bcd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5528461----T:  5528661 	 St: c0d5e360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5528661----T:  5528861 	 St: c056f640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5528861----T:  5529061 	 St: c056fc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5529061----T:  5529261 	 St: c0571960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5529261----T:  5529461 	 St: c0d6f640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5529461----T:  5529661 	 St: c0d6fc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5529661----T:  5529861 	 St: c0d71960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5529861----T:  5537183 	 St: c00b0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5537183----T:  5540269 	 St: c00bd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5540269----T:  5540469 	 St: c0579b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5540469----T:  5540669 	 St: c0579380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5540862----T:  5541062 	 St: c0d79b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5541062----T:  5541262 	 St: c0d79380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5541262----T:  5541462 	 St: c00c8320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5541462----T:  5541662 	 St: c00c8320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5541662----T:  5541862 	 St: c00c8060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5541862----T:  5542062 	 St: c00c8060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5542062----T:  5542262 	 St: c0590640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5542341----T:  5542541 	 St: c05900c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5542651----T:  5542851 	 St: c0d90640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5542929----T:  5543129 	 St: c0d900c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5543129----T:  5543329 	 St: c00dee20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5543329----T:  5543529 	 St: c00df280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5543529----T:  5543729 	 St: c00df280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5543729----T:  5543929 	 St: c00dee40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5543929----T:  5544129 	 St: c00da7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5544129----T:  5544329 	 St: c00da7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5544329----T:  5544529 	 St: c05be520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5544529----T:  5544729 	 St: c05bdc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5544729----T:  5544929 	 St: c05b4f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5544929----T:  5545129 	 St: c0dbe520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5545129----T:  5545329 	 St: c0dbdc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5545329----T:  5545529 	 St: c0db4f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5546071----T:  5546271 	 St: c00f0340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5546271----T:  5546471 	 St: c00f0340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5546471----T:  5546671 	 St: c00fe060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5546671----T:  5546871 	 St: c00fe060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5546871----T:  5547071 	 St: c01008a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5547071----T:  5547271 	 St: c01008a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5547271----T:  5547471 	 St: c0103c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5547471----T:  5547671 	 St: c01032c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5547671----T:  5547871 	 St: c0103c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5547871----T:  5548071 	 St: c01032c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5548071----T:  5548271 	 St: c05e0680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5548271----T:  5548471 	 St: c05fc0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5548471----T:  5548671 	 St: c0601160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5548671----T:  5548871 	 St: c0607820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5548871----T:  5549071 	 St: c06065a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5549071----T:  5549271 	 St: c0de0680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5549271----T:  5549471 	 St: c0dfc0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5549471----T:  5549671 	 St: c0e01160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5549671----T:  5549871 	 St: c0e07820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5549871----T:  5550071 	 St: c0e065a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5550670----T:  5550870 	 St: c0104ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5550870----T:  5551070 	 St: c0104ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5551364----T:  5551564 	 St: c0609940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5551750----T:  5551950 	 St: c0128420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5551950----T:  5552150 	 St: c0128420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5552150----T:  5552350 	 St: c0e09940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5552350----T:  5552550 	 St: c0134440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5552550----T:  5552750 	 St: c0134440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5552750----T:  5552950 	 St: c0650840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5553029----T:  5553229 	 St: c06688a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5553345----T:  5553545 	 St: c0e50840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5553624----T:  5553824 	 St: c0e688a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5554068----T:  5554268 	 St: c01490e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5554268----T:  5554468 	 St: c014d160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5554468----T:  5554668 	 St: c01490e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5554668----T:  5554868 	 St: c014b900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5554868----T:  5555068 	 St: c014d180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5555068----T:  5555268 	 St: c014b900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5555268----T:  5555468 	 St: c0151f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5555468----T:  5555668 	 St: c0151f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5555668----T:  5555868 	 St: c06921c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5555868----T:  5556068 	 St: c069a2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5556068----T:  5556268 	 St: c0697200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5556268----T:  5556468 	 St: c06a3e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5556468----T:  5556668 	 St: c0e921c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5556668----T:  5556868 	 St: c0e9a2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5556868----T:  5557068 	 St: c0e97200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5557068----T:  5557268 	 St: c0ea3e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5557783----T:  5557983 	 St: c01600e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5557983----T:  5558183 	 St: c0160100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5558183----T:  5558383 	 St: c0167520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5558383----T:  5558583 	 St: c0167520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5558588----T:  5558788 	 St: c06c01e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5558873----T:  5559073 	 St: c06cea40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5559177----T:  5559377 	 St: c0ec01e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5559466----T:  5559666 	 St: c0ecea40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5559666----T:  5559866 	 St: c0182a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5559866----T:  5560066 	 St: c0182a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5560066----T:  5560266 	 St: c0188420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5560266----T:  5560466 	 St: c0188420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5560466----T:  5560666 	 St: c018c600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5560666----T:  5560866 	 St: c018c600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5560866----T:  5561066 	 St: c0705420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5561066----T:  5561266 	 St: c0710860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5561266----T:  5561466 	 St: c0718c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5561466----T:  5561666 	 St: c0f05420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5561666----T:  5561866 	 St: c0f10860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5561866----T:  5562066 	 St: c0f18c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5562723----T:  5562923 	 St: c0199060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5562923----T:  5563123 	 St: c0199060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5563123----T:  5563323 	 St: c0195d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5563323----T:  5563523 	 St: c0195d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5563523----T:  5563723 	 St: c01a0840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5563723----T:  5563923 	 St: c01a0860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5563923----T:  5564123 	 St: c01a27c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5564123----T:  5564323 	 St: c01a27c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5564323----T:  5564523 	 St: c07320c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5564523----T:  5564723 	 St: c072ba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5564723----T:  5564923 	 St: c07410a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5564923----T:  5565123 	 St: c0744f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5565123----T:  5565323 	 St: c0f320c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5565323----T:  5565523 	 St: c0f2ba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5565523----T:  5565723 	 St: c0f410a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5565723----T:  5565923 	 St: c0f44f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5566496----T:  5566696 	 St: c01af940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5566696----T:  5566896 	 St: c01af960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5566896----T:  5567096 	 St: c01b4a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5567096----T:  5567296 	 St: c01b4a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5567296----T:  5567496 	 St: c075f2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5567575----T:  5567775 	 St: c07694a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5567886----T:  5568086 	 St: c0f5f2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5568164----T:  5568364 	 St: c0f694a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5568364----T:  5568564 	 St: c01ce820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5568564----T:  5568764 	 St: c01ce820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5568764----T:  5568964 	 St: c01d5040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5568964----T:  5569164 	 St: c01d5f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5569164----T:  5569364 	 St: c01d5040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5569364----T:  5569564 	 St: c01d5f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5569564----T:  5569764 	 St: c079d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5569764----T:  5569964 	 St: c07aa0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5569964----T:  5570164 	 St: c07abf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5570164----T:  5570364 	 St: c0f9d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5570364----T:  5570564 	 St: c0faa0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5570564----T:  5570764 	 St: c0fabf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5571399----T:  5571599 	 St: c01e7280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5571599----T:  5571799 	 St: c01e7280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5572093----T:  5572293 	 St: c07ce500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5572682----T:  5572882 	 St: c0fce500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5572882----T:  5573082 	 St: c020b560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5573082----T:  5573282 	 St: c020c080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5573282----T:  5573482 	 St: c020b560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5573482----T:  5573682 	 St: c020c080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5573682----T:  5573882 	 St: c0210f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5573882----T:  5574082 	 St: c0210f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5574082----T:  5574282 	 St: c0816ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5574282----T:  5574482 	 St: c0818120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5574482----T:  5574682 	 St: c0821f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5574682----T:  5574882 	 St: c1016ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5574882----T:  5575082 	 St: c1018120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5575082----T:  5575282 	 St: c1021f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5575863----T:  5576063 	 St: c021b2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5576063----T:  5576263 	 St: c021b2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5576263----T:  5576463 	 St: c02236a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5576463----T:  5576663 	 St: c02236a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5576663----T:  5576863 	 St: c0227800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5576863----T:  5577063 	 St: c0227800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5577063----T:  5577263 	 St: c0836560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5577263----T:  5577463 	 St: c0846d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5577463----T:  5577663 	 St: c084f020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5577663----T:  5577863 	 St: c1036560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5577863----T:  5578063 	 St: c1046d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5578063----T:  5578263 	 St: c104f020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5578926----T:  5579126 	 St: c0237b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5579126----T:  5579326 	 St: c0237b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5579326----T:  5579526 	 St: c023b640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5579526----T:  5579726 	 St: c023a9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5579726----T:  5579926 	 St: c023b640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5579926----T:  5580126 	 St: c023a9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5580126----T:  5580326 	 St: c086f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5580326----T:  5580526 	 St: c0876c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5580526----T:  5580726 	 St: c0875360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5580726----T:  5580926 	 St: c106f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5580926----T:  5581126 	 St: c1076c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5581126----T:  5581326 	 St: c1075360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5582004----T:  5582204 	 St: c0252e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5582204----T:  5582404 	 St: c0252e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5582692----T:  5582892 	 St: c08a5d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5583283----T:  5583483 	 St: c10a5d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5583483----T:  5583683 	 St: c0275c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5583683----T:  5583883 	 St: c0275c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5583883----T:  5584083 	 St: c027cf60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5584083----T:  5584283 	 St: c027cf60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5584283----T:  5584483 	 St: c02804c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5584483----T:  5584683 	 St: c02804c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5584683----T:  5584883 	 St: c08eb8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5584883----T:  5585083 	 St: c08f9ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5585083----T:  5585283 	 St: c09009a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5585283----T:  5585483 	 St: c10eb8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5585483----T:  5585683 	 St: c10f9ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5585683----T:  5585883 	 St: c11009a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5586709----T:  5586909 	 St: c028eb80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5586909----T:  5587109 	 St: c028eb80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5587109----T:  5587309 	 St: c029b4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5587309----T:  5587509 	 St: c029b4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5587509----T:  5587709 	 St: c029e220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5587709----T:  5587909 	 St: c029e220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5587909----T:  5588109 	 St: c091d700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5588109----T:  5588309 	 St: c0936960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5588309----T:  5588509 	 St: c093c460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5588509----T:  5588709 	 St: c111d700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5588709----T:  5588909 	 St: c1136960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5588909----T:  5589109 	 St: c113c460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5589814----T:  5590014 	 St: c02abba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5590014----T:  5590214 	 St: c02abba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5590243----T:  5590443 	 St: c02b99a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5590443----T:  5590643 	 St: c02b99a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5590643----T:  5590843 	 St: c0957740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5590843----T:  5591043 	 St: c02bcc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5591043----T:  5591243 	 St: c02bcc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5591243----T:  5591443 	 St: c02bf2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5591443----T:  5591643 	 St: c02bf2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5591643----T:  5591843 	 St: c02c7180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5591843----T:  5592043 	 St: c02c7180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5592043----T:  5592243 	 St: c02c94c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5592243----T:  5592443 	 St: c0973340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5592443----T:  5592643 	 St: c02c94e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5592643----T:  5592843 	 St: c1157740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5592843----T:  5593043 	 St: c09798a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5593043----T:  5593243 	 St: c097e560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5593243----T:  5593443 	 St: c098e320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5593443----T:  5593643 	 St: c1173340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5593643----T:  5593843 	 St: c09929a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5593843----T:  5594043 	 St: c11798a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5594043----T:  5594243 	 St: c117e560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5594243----T:  5594443 	 St: c118e320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5594443----T:  5594643 	 St: c11929a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5595383----T:  5595583 	 St: c02d6000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5595583----T:  5595783 	 St: c02d6680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5595783----T:  5595983 	 St: c02d6680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5595983----T:  5596183 	 St: c02d6000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5596183----T:  5596383 	 St: c02d7b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5596383----T:  5596583 	 St: c02d7b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5596583----T:  5596783 	 St: c09acd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5596783----T:  5596983 	 St: c09ac020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5596983----T:  5597183 	 St: c09af620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5597183----T:  5597383 	 St: c11acd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5597383----T:  5597583 	 St: c11ac020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5597583----T:  5597783 	 St: c11af620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5598303----T:  5598503 	 St: c02e6d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5598503----T:  5598703 	 St: c02e8660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5598703----T:  5598903 	 St: c02e6d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5598903----T:  5599103 	 St: c02e8660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5599103----T:  5599303 	 St: c02f10c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5599303----T:  5599503 	 St: c02f10c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5599503----T:  5599703 	 St: c09cdb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5599703----T:  5599903 	 St: c09d0cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5599903----T:  5600103 	 St: c09e21a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5600103----T:  5600303 	 St: c11cdb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5600303----T:  5600503 	 St: c11d0cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5600503----T:  5600703 	 St: c11e21a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5601234----T:  5601434 	 St: c02fc8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5601434----T:  5601634 	 St: c02fc8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5601634----T:  5601834 	 St: c03089a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5601834----T:  5602034 	 St: c03089c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5602034----T:  5602234 	 St: c03104c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5602234----T:  5602434 	 St: c03104c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5602434----T:  5602634 	 St: c09f91e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5602634----T:  5602834 	 St: c0a11360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5602834----T:  5603034 	 St: c0a20980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5603034----T:  5603234 	 St: c11f91e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5603234----T:  5603434 	 St: c1211360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5603434----T:  5603634 	 St: c1220980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5604072----T:  5604272 	 St: c0311180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5604272----T:  5604472 	 St: c0311180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5604472----T:  5604672 	 St: c0312140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5604672----T:  5604872 	 St: c0312140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5604872----T:  5605072 	 St: c0a22300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5605151----T:  5605351 	 St: c0a24280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5605464----T:  5605664 	 St: c1222300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5605664----T:  5605864 	 St: c0325640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5605864----T:  5606064 	 St: c0322de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5606064----T:  5606264 	 St: c0325660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5606264----T:  5606464 	 St: c0322de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5606464----T:  5606664 	 St: c1224280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5606664----T:  5606864 	 St: c0a4aca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5606864----T:  5607064 	 St: c0a45bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5607252----T:  5607452 	 St: c124aca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5607453----T:  5607653 	 St: c1245bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5607653----T:  5607853 	 St: c0336160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5607853----T:  5608053 	 St: c0334160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5608053----T:  5608253 	 St: c0336160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5608253----T:  5608453 	 St: c0334160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5608453----T:  5608653 	 St: c03322c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5608653----T:  5608853 	 St: c03322c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5608853----T:  5609053 	 St: c0a6c2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5609053----T:  5609253 	 St: c0a682e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5609253----T:  5609453 	 St: c0a645a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5609453----T:  5609653 	 St: c126c2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5609653----T:  5609853 	 St: c12682e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5609853----T:  5610053 	 St: c12645a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5610456----T:  5610656 	 St: c0340aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5610656----T:  5610856 	 St: c0340ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5610856----T:  5611056 	 St: c03421e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5611056----T:  5611256 	 St: c03421e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5611256----T:  5611456 	 St: c0347e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5611456----T:  5611656 	 St: c0347e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5611656----T:  5611856 	 St: c03490c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5611856----T:  5612056 	 St: c03490c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5612056----T:  5612256 	 St: c0a81560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5612256----T:  5612456 	 St: c0a843e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5612456----T:  5612656 	 St: c0a8fc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5612656----T:  5612856 	 St: c0a92180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5612856----T:  5613056 	 St: c1281560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5613056----T:  5613256 	 St: c12843e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5613256----T:  5613456 	 St: c128fc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5613456----T:  5613656 	 St: c1292180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5614068----T:  5614268 	 St: c03501e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5614268----T:  5614468 	 St: c03501e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5614468----T:  5614668 	 St: c03518c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5614668----T:  5614868 	 St: c0351a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5614868----T:  5615068 	 St: c0351a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5615068----T:  5615268 	 St: c03518c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5615268----T:  5615468 	 St: c0359180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5615468----T:  5615668 	 St: c0359180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5615668----T:  5615868 	 St: c035c660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5615868----T:  5616068 	 St: c035c660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5616068----T:  5616268 	 St: c0aa03e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5616268----T:  5616468 	 St: c0aa34e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5616468----T:  5616668 	 St: c0aa3180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5616668----T:  5616868 	 St: c0ab2320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5616868----T:  5617068 	 St: c0ab8cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5617068----T:  5617268 	 St: c12a03e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5617268----T:  5617468 	 St: c12a34e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5617468----T:  5617668 	 St: c12a3180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5617668----T:  5617868 	 St: c12b2320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5617868----T:  5618068 	 St: c12b8cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5618462----T:  5618662 	 St: c035e020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5618662----T:  5618862 	 St: c035e020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5618862----T:  5619062 	 St: c0362520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5619062----T:  5619262 	 St: c0362540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5619262----T:  5619462 	 St: c0ad71c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5619462----T:  5619662 	 St: c0abc060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5619662----T:  5619862 	 St: c0ac4a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5619862----T:  5620062 	 St: c12d71c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5620062----T:  5620262 	 St: c12bc060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5620262----T:  5620462 	 St: c12c4a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5621350----T:  5621550 	 St: c037dea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5621550----T:  5621750 	 St: c037dea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5621750----T:  5621950 	 St: c037f220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5621950----T:  5622150 	 St: c037f220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5622150----T:  5622350 	 St: c0387780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5622350----T:  5622550 	 St: c03877a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5622550----T:  5622750 	 St: c0afbd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5622750----T:  5622950 	 St: c0afe440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5622950----T:  5623150 	 St: c0b0ef20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5623150----T:  5623350 	 St: c12fbd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5623350----T:  5623550 	 St: c12fe440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5623550----T:  5623750 	 St: c130ef20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5624190----T:  5624390 	 St: c038fa80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5624390----T:  5624590 	 St: c038fa80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5624590----T:  5624790 	 St: c039de80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5624790----T:  5624990 	 St: c039de80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5624990----T:  5625190 	 St: c0b1f500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5625269----T:  5625469 	 St: c0b3bd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5625580----T:  5625780 	 St: c131f500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5625780----T:  5625980 	 St: c03a15a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5625980----T:  5626180 	 St: c03a15a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5626180----T:  5626380 	 St: c133bd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5626459----T:  5626659 	 St: c0b42b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5626814----T:  5627014 	 St: c03adb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5627014----T:  5627214 	 St: c03adb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5627214----T:  5627414 	 St: c03b5ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5627414----T:  5627614 	 St: c03b5ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5627614----T:  5627814 	 St: c1342b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5627814----T:  5628014 	 St: c0b5b6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5628014----T:  5628214 	 St: c0b6bd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5628406----T:  5628606 	 St: c135b6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5628606----T:  5628806 	 St: c136bd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5628806----T:  5629006 	 St: c03bf5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5629006----T:  5629206 	 St: c03bf5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5629206----T:  5629406 	 St: c03c2980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5629406----T:  5629606 	 St: c03c2980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5629606----T:  5629806 	 St: c03c7b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5629806----T:  5630006 	 St: c03c3380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5630006----T:  5630206 	 St: c03c33a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5630206----T:  5630406 	 St: c03c7b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5630406----T:  5630606 	 St: c03c9fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5630606----T:  5630806 	 St: c03c9fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5630806----T:  5631006 	 St: c0b7ebc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5631006----T:  5631206 	 St: c0b85300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5631206----T:  5631406 	 St: c0b86720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5631406----T:  5631606 	 St: c0b8f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5631606----T:  5631806 	 St: c0b93fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5631806----T:  5632006 	 St: c137ebc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5632006----T:  5632206 	 St: c1385300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5632206----T:  5632406 	 St: c1386720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5632406----T:  5632606 	 St: c138f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5632606----T:  5632806 	 St: c1393fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5633232----T:  5633432 	 St: c03cd500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5633432----T:  5633632 	 St: c03cd500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5633632----T:  5633832 	 St: c03d2bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5633832----T:  5634032 	 St: c03d2bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5634032----T:  5634232 	 St: c0b9aa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5634311----T:  5634511 	 St: c0ba5780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5634623----T:  5634823 	 St: c139aa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5634823----T:  5635023 	 St: c03e1b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5635023----T:  5635223 	 St: c03e1b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5635223----T:  5635423 	 St: c03e2280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5635423----T:  5635623 	 St: c03e2280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5635623----T:  5635823 	 St: c03e9120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5635823----T:  5636023 	 St: c03e9140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5636023----T:  5636223 	 St: c13a5780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5636223----T:  5636423 	 St: c0bc36a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5636423----T:  5636623 	 St: c0bc4500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5636623----T:  5636823 	 St: c0bd2260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5636823----T:  5637023 	 St: c13c36a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5637023----T:  5637223 	 St: c13c4500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5637223----T:  5637423 	 St: c13d2260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5637944----T:  5638144 	 St: c03f4520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5638144----T:  5638344 	 St: c03f4520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5638344----T:  5638544 	 St: c03f6e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5638544----T:  5638744 	 St: c03f6e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5638744----T:  5638944 	 St: c03f67e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5638944----T:  5639144 	 St: c03f67e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5639144----T:  5639344 	 St: c03fca60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5639344----T:  5639544 	 St: c03fca60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5639544----T:  5639744 	 St: c0be8a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5639744----T:  5639944 	 St: c0bedc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5639944----T:  5640144 	 St: c0becfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5640144----T:  5640344 	 St: c0bf94c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5640344----T:  5640544 	 St: c13e8a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5640544----T:  5640744 	 St: c13edc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5640744----T:  5640944 	 St: c13ecfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5640944----T:  5641144 	 St: c13f94c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5864816----T:  5906676 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(28.264687)
F:  6128826----T:  6760632 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(426.607697)
F:  6129364----T:  6129564 	 St: c0001f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6129564----T:  6129764 	 St: c0001f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6129764----T:  6129964 	 St: c000b8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6129964----T:  6130164 	 St: c000b8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6130164----T:  6130364 	 St: c000e900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6130364----T:  6130564 	 St: c000e2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6130564----T:  6130764 	 St: c000e900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6130764----T:  6130964 	 St: c000e2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6130964----T:  6131164 	 St: c0014e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6131164----T:  6131364 	 St: c0014f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6131364----T:  6131564 	 St: c0014e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6131564----T:  6131764 	 St: c0014f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6131764----T:  6131964 	 St: c0403ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6131964----T:  6132164 	 St: c0417140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6132164----T:  6132364 	 St: c041d200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6132364----T:  6132564 	 St: c041c5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6132564----T:  6132764 	 St: c0429cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6132764----T:  6132964 	 St: c0429e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6132964----T:  6133164 	 St: c0c03ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6133164----T:  6133364 	 St: c0c17140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6133364----T:  6133564 	 St: c0c1d200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6133564----T:  6133764 	 St: c0c1c5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6133764----T:  6133964 	 St: c0c29cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6133964----T:  6134164 	 St: c0c29e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6134837----T:  6135037 	 St: c0020040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6135037----T:  6135237 	 St: c001f860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6135237----T:  6135437 	 St: c00204a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6135437----T:  6135637 	 St: c001f860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6135637----T:  6135837 	 St: c0020040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6135837----T:  6136037 	 St: c00204a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6136037----T:  6136237 	 St: c0025940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6136237----T:  6136437 	 St: c0025940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6136437----T:  6136637 	 St: c043f0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6136637----T:  6136837 	 St: c0440080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6136837----T:  6137037 	 St: c0440940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6137037----T:  6137237 	 St: c044b280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6137237----T:  6137437 	 St: c0c3f0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6137437----T:  6137637 	 St: c0c40080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6137637----T:  6137837 	 St: c0c40940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6137837----T:  6138037 	 St: c0c4b280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6138984----T:  6139184 	 St: c0043100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6139184----T:  6139384 	 St: c0043100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6139384----T:  6139584 	 St: c0044600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6139584----T:  6139784 	 St: c046f4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6139784----T:  6139984 	 St: c0044600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6139984----T:  6140184 	 St: c0049a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6140184----T:  6140384 	 St: c0049a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6140384----T:  6140584 	 St: c004c680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6140584----T:  6140784 	 St: c004c6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6140784----T:  6140984 	 St: c0486220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6140984----T:  6141184 	 St: c0c6f4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6141184----T:  6141384 	 St: c0488c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6141384----T:  6141584 	 St: c0493440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6141584----T:  6141784 	 St: c0498d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6141784----T:  6141984 	 St: c0c86220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6141984----T:  6142184 	 St: c0c88c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6142184----T:  6142384 	 St: c0c93440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6142384----T:  6142584 	 St: c0c98d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6143122----T:  6143322 	 St: c0056b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6143322----T:  6143522 	 St: c0056b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6143522----T:  6143722 	 St: c005b960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6143722----T:  6143922 	 St: c005b960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6143922----T:  6144122 	 St: c005db60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6144122----T:  6144322 	 St: c005db60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6144322----T:  6144522 	 St: c0060a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6144522----T:  6144722 	 St: c0060a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6144722----T:  6144922 	 St: c0064340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6144922----T:  6145122 	 St: c0064340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6145122----T:  6145322 	 St: c00651e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6145322----T:  6145522 	 St: c00651e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6145522----T:  6145722 	 St: c0067100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6145722----T:  6145922 	 St: c0067120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6145922----T:  6146122 	 St: c04ad660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6146122----T:  6146322 	 St: c04b72e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6146322----T:  6146522 	 St: c04bb6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6146522----T:  6146722 	 St: c04c1420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6146722----T:  6146922 	 St: c04c8680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6146922----T:  6147122 	 St: c04ca3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6147122----T:  6147322 	 St: c04ce220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6147322----T:  6147522 	 St: c0cad660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6147522----T:  6147722 	 St: c0cb72e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6147722----T:  6147922 	 St: c0cbb6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6147922----T:  6148122 	 St: c0cc1420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6148122----T:  6148322 	 St: c0cc8680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6148322----T:  6148522 	 St: c0cca3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6148522----T:  6148722 	 St: c0cce220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6149261----T:  6149461 	 St: c006ad20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6149461----T:  6149661 	 St: c006ad20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6149661----T:  6149861 	 St: c00758c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6149861----T:  6150061 	 St: c00758c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6150061----T:  6150261 	 St: c007f500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6150261----T:  6150461 	 St: c007f500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6150461----T:  6150661 	 St: c04d5a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6150661----T:  6150861 	 St: c04eb1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6150861----T:  6151061 	 St: c04fea00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6151061----T:  6151261 	 St: c0cd5a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6151261----T:  6151461 	 St: c0ceb1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6151461----T:  6151661 	 St: c0cfea00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6152304----T:  6157819 	 St: c0080000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6157819----T:  6169773 	 St: c0089000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  6169773----T:  6169973 	 St: c05112e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6170186----T:  6170386 	 St: c051a400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6170386----T:  6170586 	 St: c05146e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6170586----T:  6170786 	 St: c052b1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6170786----T:  6170986 	 St: c0518340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6170986----T:  6171186 	 St: c0522ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6171186----T:  6171386 	 St: c0520080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6171386----T:  6171586 	 St: c0530ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6171586----T:  6171786 	 St: c0d112e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6171786----T:  6171986 	 St: c0d1a400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6171986----T:  6172186 	 St: c0538be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6172186----T:  6172386 	 St: c053f880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6172386----T:  6172586 	 St: c053e660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6172586----T:  6172786 	 St: c0d146e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6172786----T:  6172986 	 St: c0551620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6172986----T:  6173186 	 St: c0d2b1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6173186----T:  6173386 	 St: c0d18340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6173386----T:  6173586 	 St: c0d22ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6173586----T:  6173786 	 St: c0d20080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6173786----T:  6173986 	 St: c0d30ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6173986----T:  6174186 	 St: c0d38be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6174186----T:  6174386 	 St: c0d3f880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6174386----T:  6174586 	 St: c0d3e660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6174586----T:  6174786 	 St: c0d51620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6175736----T:  6175936 	 St: c0556dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6175936----T:  6176136 	 St: c055d980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6176136----T:  6176336 	 St: c056b500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6176336----T:  6176536 	 St: c056d560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6176536----T:  6176736 	 St: c00c73c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6176736----T:  6176936 	 St: c00c7920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6176936----T:  6177136 	 St: c00c73c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6177136----T:  6177336 	 St: c00c7920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6177336----T:  6177536 	 St: c0578500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6177536----T:  6177736 	 St: c00caae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6177736----T:  6177936 	 St: c0577340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6177936----T:  6178136 	 St: c00caae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6178136----T:  6178336 	 St: c057bb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6178336----T:  6178536 	 St: c0d56dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6178536----T:  6178736 	 St: c0d5d980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6178736----T:  6178936 	 St: c0d6b500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6178936----T:  6179136 	 St: c0d6d560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6179136----T:  6179336 	 St: c058e780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6179336----T:  6179536 	 St: c058f240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6179536----T:  6179736 	 St: c0d78500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6179736----T:  6179936 	 St: c0d77340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6179936----T:  6180136 	 St: c05955c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6180136----T:  6180336 	 St: c0d7bb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6180336----T:  6180536 	 St: c0d8e780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6180536----T:  6180736 	 St: c0d8f240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6180736----T:  6180936 	 St: c0d955c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6181465----T:  6205137 	 St: c0000000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  6205137----T:  6236330 	 St: c0040000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  6236330----T:  6244570 	 St: c00c0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6244570----T:  6268712 	 St: c00cf000 Sz: 200704 	 Sm: 0 	 T: memcpy_h2d(16.301147)
F:  6268712----T:  6268912 	 St: c059d2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6269122----T:  6269322 	 St: c05b2b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6269322----T:  6269522 	 St: c05b5300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6269522----T:  6269722 	 St: c05aae80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6269722----T:  6269922 	 St: c05beb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6269922----T:  6270122 	 St: c05c3f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6270122----T:  6270322 	 St: c05c3300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6270322----T:  6270522 	 St: c0d9d2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6270522----T:  6270722 	 St: c0db2b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6270722----T:  6270922 	 St: c05d2dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6270922----T:  6271122 	 St: c0db5300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6271122----T:  6271322 	 St: c05df6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6271322----T:  6271522 	 St: c05d5060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6271522----T:  6271722 	 St: c05d9000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6271722----T:  6271922 	 St: c0daae80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6271922----T:  6272122 	 St: c0dbeb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6272122----T:  6272322 	 St: c0dc3f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6272322----T:  6272522 	 St: c0dc3300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6272522----T:  6272722 	 St: c0dd2dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6272722----T:  6272922 	 St: c0ddf6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6272922----T:  6273122 	 St: c0dd5060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6273122----T:  6273322 	 St: c0dd9000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6274264----T:  6274464 	 St: c05e46c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6274464----T:  6274664 	 St: c05e6900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6274664----T:  6274864 	 St: c05f2480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6274864----T:  6275064 	 St: c05f71e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6275064----T:  6275264 	 St: c010f7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6275264----T:  6275464 	 St: c0110560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6275464----T:  6275664 	 St: c010f7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6275664----T:  6275864 	 St: c0110560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6275864----T:  6276064 	 St: c0de46c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6276064----T:  6276264 	 St: c0de6900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6276264----T:  6276464 	 St: c0df2480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6276464----T:  6276664 	 St: c0df71e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6276664----T:  6276864 	 St: c061ef40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6276864----T:  6277064 	 St: c0620ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6277255----T:  6277455 	 St: c0e1ef40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6277455----T:  6277655 	 St: c0e20ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6277655----T:  6277855 	 St: c0115740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6277855----T:  6278055 	 St: c0114ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6278055----T:  6278255 	 St: c01153c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6278255----T:  6278455 	 St: c0115740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6278455----T:  6278655 	 St: c0114ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6278655----T:  6290143 	 St: c0100000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F:  6290143----T:  6290343 	 St: c062ae80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6290343----T:  6290543 	 St: c0629740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6290543----T:  6290743 	 St: c062a780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6290743----T:  6290943 	 St: c0e2ae80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6290943----T:  6291143 	 St: c0e29740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6291143----T:  6291343 	 St: c0e2a780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6291343----T:  6402546 	 St: c0116000 Sz: 958464 	 Sm: 0 	 T: memcpy_h2d(75.086426)
F:  6402955----T:  6403155 	 St: c0637560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6403155----T:  6403355 	 St: c0635700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6403355----T:  6403555 	 St: c0639160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6403555----T:  6403755 	 St: c0640020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6403755----T:  6403955 	 St: c064ba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6403955----T:  6404155 	 St: c0e37560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6404155----T:  6404355 	 St: c064f040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6404355----T:  6404555 	 St: c065c3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6404555----T:  6404755 	 St: c0e35700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6404755----T:  6404955 	 St: c0e39160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6404955----T:  6405155 	 St: c0e40020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6405155----T:  6405355 	 St: c0e4ba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6405355----T:  6405555 	 St: c0e4f040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6405555----T:  6405755 	 St: c0e5c3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6406704----T:  6406904 	 St: c0660ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6406904----T:  6407104 	 St: c066cd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6407104----T:  6407304 	 St: c0671bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6407304----T:  6407504 	 St: c0e60ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6407504----T:  6407704 	 St: c0690d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6407704----T:  6407904 	 St: c0691760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6407904----T:  6408104 	 St: c0696120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6408104----T:  6408304 	 St: c0e6cd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6408304----T:  6408504 	 St: c0e71bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6408504----T:  6408704 	 St: c0e90d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6408704----T:  6408904 	 St: c0e91760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6408904----T:  6409104 	 St: c0e96120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6410042----T:  6410242 	 St: c06a33e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6410242----T:  6410442 	 St: c06a6d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6410442----T:  6410642 	 St: c06a9680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6410642----T:  6410842 	 St: c06c1000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6410842----T:  6411042 	 St: c06ce360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6411042----T:  6411242 	 St: c0ea33e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6411242----T:  6411442 	 St: c06d3100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6411442----T:  6411642 	 St: c06d9bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6411642----T:  6411842 	 St: c0ea6d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6411842----T:  6412042 	 St: c06e74e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6412042----T:  6412242 	 St: c0ea9680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6412242----T:  6412442 	 St: c0ec1000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6412442----T:  6412642 	 St: c0ece360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6412642----T:  6412842 	 St: c0ed3100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6412842----T:  6413042 	 St: c0ed9bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6413042----T:  6413242 	 St: c0ee74e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6414269----T:  6414469 	 St: c06f3b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6414651----T:  6414851 	 St: c0708460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6414851----T:  6415051 	 St: c0716700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6415051----T:  6415251 	 St: c0716980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6415251----T:  6415451 	 St: c0719420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6415451----T:  6415651 	 St: c0ef3b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6415651----T:  6415851 	 St: c071fac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6415851----T:  6416051 	 St: c072b040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6416051----T:  6416251 	 St: c0f08460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6416251----T:  6416451 	 St: c0733600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6416451----T:  6416651 	 St: c07356a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6416651----T:  6416851 	 St: c0f16700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6416851----T:  6417051 	 St: c073cae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6417051----T:  6417251 	 St: c0745500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6417251----T:  6417451 	 St: c0749540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6417451----T:  6417651 	 St: c074b860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6417651----T:  6417851 	 St: c0f16980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6417851----T:  6418051 	 St: c0f19420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6418051----T:  6418251 	 St: c0f1fac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6418251----T:  6418451 	 St: c0f2b040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6418451----T:  6418651 	 St: c0f33600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6418651----T:  6418851 	 St: c0f356a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6418851----T:  6419051 	 St: c0f3cae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6419051----T:  6419251 	 St: c0f45500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6419251----T:  6419451 	 St: c0f49540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6419451----T:  6419651 	 St: c0f4b860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6420602----T:  6420802 	 St: c074de20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6420802----T:  6421002 	 St: c0752900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6421002----T:  6421202 	 St: c0755d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6421202----T:  6421402 	 St: c075ee60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6421402----T:  6421602 	 St: c0f4de20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6421602----T:  6421802 	 St: c0782720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6421802----T:  6422002 	 St: c0f52900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6422002----T:  6422202 	 St: c0790aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6422202----T:  6422402 	 St: c0f55d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6422402----T:  6422602 	 St: c0f5ee60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6422602----T:  6422802 	 St: c0f82720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6422802----T:  6423002 	 St: c0f90aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6424017----T:  6424217 	 St: c079c200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6424217----T:  6424417 	 St: c07a3c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6424417----T:  6424617 	 St: c079fea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6424617----T:  6424817 	 St: c07b7500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6424817----T:  6425017 	 St: c07b6120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6425017----T:  6425217 	 St: c07bc700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6425217----T:  6425417 	 St: c07c04e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6425417----T:  6425617 	 St: c07c5920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6425617----T:  6425817 	 St: c07c9720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6425817----T:  6426017 	 St: c0f9c200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6426017----T:  6426217 	 St: c07cf740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6426217----T:  6426417 	 St: c07d6e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6426417----T:  6426617 	 St: c07d3140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6426617----T:  6426817 	 St: c0fa3c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6426817----T:  6427017 	 St: c0f9fea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6427017----T:  6427217 	 St: c0fb7500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6427217----T:  6427417 	 St: c0fb6120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6427417----T:  6427617 	 St: c0fbc700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6427617----T:  6427817 	 St: c0fc04e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6427817----T:  6428017 	 St: c0fc5920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6428017----T:  6428217 	 St: c0fc9720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6428217----T:  6428417 	 St: c0fcf740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6428417----T:  6428617 	 St: c0fd6e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6428617----T:  6428817 	 St: c0fd3140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6429759----T:  6429959 	 St: c07ddd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6429959----T:  6430159 	 St: c07defe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6430159----T:  6430359 	 St: c07e16a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6430359----T:  6430559 	 St: c07ebe40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6430559----T:  6430759 	 St: c0203440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6430759----T:  6430959 	 St: c07e74a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6430959----T:  6431159 	 St: c0203460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6431159----T:  6431359 	 St: c07f3560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6431359----T:  6431559 	 St: c020ac80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6431559----T:  6431759 	 St: c07fd060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6431759----T:  6431959 	 St: c0fddd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6431959----T:  6432159 	 St: c0fdefe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6432159----T:  6432359 	 St: c0fe16a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6432359----T:  6432559 	 St: c0febe40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6432559----T:  6432759 	 St: c0fe74a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6432759----T:  6432959 	 St: c08068a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6432959----T:  6433159 	 St: c0ff3560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6433159----T:  6433359 	 St: c0ffd060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6433359----T:  6433559 	 St: c10068a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6433559----T:  6439971 	 St: c0200000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6439971----T:  6443783 	 St: c020b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6443783----T:  6443983 	 St: c0815900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6444193----T:  6444393 	 St: c081ce60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6444393----T:  6444593 	 St: c081cc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6444593----T:  6444793 	 St: c1015900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6444793----T:  6444993 	 St: c021c680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6444993----T:  6445193 	 St: c021c680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6445193----T:  6445393 	 St: c101ce60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6445393----T:  6445593 	 St: c101cc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6445593----T:  6445793 	 St: c0838d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6446181----T:  6446381 	 St: c1038d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6446381----T:  6446581 	 St: c0220720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6446581----T:  6446781 	 St: c0220720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6446781----T:  6454103 	 St: c0220000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6454103----T:  6454303 	 St: c0840e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6454303----T:  6457389 	 St: c022d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6457389----T:  6457589 	 St: c0859520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6457589----T:  6457789 	 St: c0859940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6457789----T:  6457989 	 St: c1040e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6457989----T:  6458189 	 St: c1059520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6458189----T:  6458389 	 St: c1059940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6459060----T:  6459260 	 St: c0237c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6459260----T:  6459460 	 St: c0237c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6459460----T:  6459660 	 St: c023a9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6459660----T:  6459860 	 St: c023ad60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6459860----T:  6460060 	 St: c023a9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6460060----T:  6460260 	 St: c023ad80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6460260----T:  6460460 	 St: c085f6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6460460----T:  6460660 	 St: c086f840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6460660----T:  6460860 	 St: c0875340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6460860----T:  6461060 	 St: c0875ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6461060----T:  6461260 	 St: c105f6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6461260----T:  6461460 	 St: c106f840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6461460----T:  6461660 	 St: c1075340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6461660----T:  6461860 	 St: c1075ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6461860----T:  6470562 	 St: c0210000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6470562----T:  6479264 	 St: c0230000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6479672----T:  6479872 	 St: c087e960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6480067----T:  6480267 	 St: c0255e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6480267----T:  6480467 	 St: c0255e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6480467----T:  6480667 	 St: c107e960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6480667----T:  6480867 	 St: c025f580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6480867----T:  6481067 	 St: c025f5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6481067----T:  6481267 	 St: c0264560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6481267----T:  6481467 	 St: c0264560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6481467----T:  6481667 	 St: c08abc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6481667----T:  6481867 	 St: c08beb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6481867----T:  6482067 	 St: c08c8ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6482067----T:  6482267 	 St: c10abc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6482267----T:  6482467 	 St: c10beb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6482467----T:  6482667 	 St: c10c8ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6483252----T:  6483452 	 St: c026b500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6483452----T:  6483652 	 St: c026b500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6483652----T:  6483852 	 St: c026fa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6483852----T:  6484052 	 St: c026fa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6484052----T:  6484252 	 St: c0273da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6484252----T:  6484452 	 St: c0273da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6484452----T:  6484652 	 St: c0278640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6484652----T:  6484852 	 St: c0278640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6484852----T:  6485052 	 St: c08d6a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6485052----T:  6485252 	 St: c08df480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6485252----T:  6485452 	 St: c08e7b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6485452----T:  6485652 	 St: c08f0c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6485652----T:  6485852 	 St: c10d6a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6485852----T:  6486052 	 St: c10df480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6486052----T:  6486252 	 St: c10e7b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6486252----T:  6486452 	 St: c10f0c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6486977----T:  6517230 	 St: c0240000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:  6517230----T:  6517430 	 St: c0280b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6517430----T:  6517630 	 St: c0280b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6517630----T:  6520430 	 St: c027e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6520430----T:  6520630 	 St: c08fb760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6520630----T:  6520830 	 St: c09016e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6520830----T:  6526345 	 St: c0280000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6526345----T:  6526545 	 St: c10fb760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6526545----T:  6526745 	 St: c11016e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6526745----T:  6583816 	 St: c0289000 Sz: 487424 	 Sm: 0 	 T: memcpy_h2d(38.535450)
F:  6583816----T:  6584016 	 St: c09119c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6584016----T:  6584216 	 St: c0910080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6584224----T:  6584424 	 St: c0915fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6584424----T:  6584624 	 St: c09202c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6584624----T:  6584824 	 St: c0914980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6584824----T:  6585024 	 St: c09153a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6585024----T:  6585224 	 St: c11119c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6585224----T:  6585424 	 St: c1110080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6585424----T:  6585624 	 St: c1115fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6585624----T:  6585824 	 St: c11202c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6585824----T:  6586024 	 St: c092e9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6586024----T:  6586224 	 St: c0930100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6586224----T:  6586424 	 St: c092bfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6586424----T:  6586624 	 St: c1114980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6586624----T:  6586824 	 St: c11153a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6586824----T:  6587024 	 St: c112e9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6587024----T:  6587224 	 St: c1130100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6587224----T:  6587424 	 St: c112bfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6588351----T:  6588551 	 St: c0944700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6588551----T:  6588751 	 St: c094fa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6588751----T:  6588951 	 St: c0951640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6588951----T:  6589151 	 St: c095cfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6589151----T:  6589351 	 St: c0962800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6589351----T:  6589551 	 St: c09624c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6589551----T:  6589751 	 St: c096dd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6589751----T:  6589951 	 St: c1144700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6589951----T:  6590151 	 St: c0979ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6590151----T:  6590351 	 St: c114fa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6590351----T:  6590551 	 St: c0985a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6590551----T:  6590751 	 St: c1151640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6590751----T:  6590951 	 St: c115cfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6590951----T:  6591151 	 St: c1162800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6591151----T:  6591351 	 St: c11624c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6591351----T:  6591551 	 St: c116dd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6591551----T:  6591751 	 St: c1179ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6591751----T:  6591951 	 St: c1185a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6592976----T:  6593176 	 St: c09912e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6593176----T:  6593376 	 St: c0991040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6593376----T:  6593576 	 St: c09a0bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6593576----T:  6593776 	 St: c09a4460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6593776----T:  6593976 	 St: c09aa6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6593976----T:  6594176 	 St: c09ad8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6594176----T:  6594376 	 St: c09b89e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6594376----T:  6594576 	 St: c11912e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6594576----T:  6594776 	 St: c09c0ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6594776----T:  6594976 	 St: c09be9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6594976----T:  6595176 	 St: c1191040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6595176----T:  6595376 	 St: c11a0bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6595376----T:  6595576 	 St: c11a4460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6595576----T:  6595776 	 St: c11aa6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6595776----T:  6595976 	 St: c11ad8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6595976----T:  6596176 	 St: c11b89e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6596176----T:  6596376 	 St: c11c0ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6596376----T:  6596576 	 St: c11be9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6597535----T:  6597735 	 St: c09dca60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6597735----T:  6597935 	 St: c09ddda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6597935----T:  6598135 	 St: c0306680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6598135----T:  6598335 	 St: c0306680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6598335----T:  6598535 	 St: c09f33e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6598535----T:  6598735 	 St: c09f1ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6598735----T:  6598935 	 St: c09fbb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6598935----T:  6599135 	 St: c11dca60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6599135----T:  6599335 	 St: c11ddda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6599335----T:  6599535 	 St: c0a0cd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6599535----T:  6599735 	 St: c11f33e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6599735----T:  6599935 	 St: c11f1ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6599935----T:  6600135 	 St: c11fbb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6600135----T:  6600335 	 St: c120cd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6600335----T:  6606296 	 St: c0300000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6606296----T:  6723148 	 St: c030a000 Sz: 1007616 	 Sm: 0 	 T: memcpy_h2d(78.900742)
F:  6723148----T:  6723348 	 St: c0a13960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6723558----T:  6723758 	 St: c0a14fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6723758----T:  6723958 	 St: c0a180e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6723958----T:  6724158 	 St: c0a148a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6724158----T:  6724358 	 St: c1213960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6724358----T:  6724558 	 St: c1214fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6724558----T:  6724758 	 St: c0a240a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6724758----T:  6724958 	 St: c0a2aa20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6724958----T:  6725158 	 St: c12180e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6725158----T:  6725358 	 St: c0a2b3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6725358----T:  6725558 	 St: c0a30ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6725558----T:  6725758 	 St: c0a351c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6725758----T:  6725958 	 St: c12148a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6725958----T:  6726158 	 St: c12240a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6726158----T:  6726358 	 St: c122aa20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6726358----T:  6726558 	 St: c122b3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6726558----T:  6726758 	 St: c1230ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6726758----T:  6726958 	 St: c12351c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6727800----T:  6728000 	 St: c0a39aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6728000----T:  6728200 	 St: c0a35be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6728200----T:  6728400 	 St: c0a36820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6728400----T:  6728600 	 St: c0a43440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6728600----T:  6728800 	 St: c0a468a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6728800----T:  6729000 	 St: c0a4d1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6729000----T:  6729200 	 St: c0a5afa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6729200----T:  6729400 	 St: c0a5e840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6729400----T:  6729600 	 St: c0a65740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6729600----T:  6729800 	 St: c1239aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6729800----T:  6730000 	 St: c0a62440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6730000----T:  6730200 	 St: c0a6c8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6730200----T:  6730400 	 St: c0a6f500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6730400----T:  6730600 	 St: c1235be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6730600----T:  6730800 	 St: c1236820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6730800----T:  6731000 	 St: c1243440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6731000----T:  6731200 	 St: c12468a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6731200----T:  6731400 	 St: c124d1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6731400----T:  6731600 	 St: c125afa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6731600----T:  6731800 	 St: c125e840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6731800----T:  6732000 	 St: c1265740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6732000----T:  6732200 	 St: c1262440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6732200----T:  6732400 	 St: c126c8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6732400----T:  6732600 	 St: c126f500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6733904----T:  6734104 	 St: c0a97760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6734104----T:  6734304 	 St: c0aa0260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6734304----T:  6734504 	 St: c0aa5ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6734504----T:  6734704 	 St: c0ab18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6734704----T:  6734904 	 St: c0ab9480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6734904----T:  6735104 	 St: c0ab2720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6735104----T:  6735304 	 St: c0abaf60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6735304----T:  6735504 	 St: c0ac3bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6735504----T:  6735704 	 St: c1297760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6735704----T:  6735904 	 St: c0ad00e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6735904----T:  6736104 	 St: c12a0260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6736104----T:  6736304 	 St: c12a5ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6736304----T:  6736504 	 St: c12b18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6736504----T:  6736704 	 St: c12b9480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6736704----T:  6736904 	 St: c12b2720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6736904----T:  6737104 	 St: c12baf60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6737104----T:  6737304 	 St: c12c3bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6737304----T:  6737504 	 St: c12d00e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6738392----T:  6738592 	 St: c0addfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6738592----T:  6738792 	 St: c0af02a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6738792----T:  6738992 	 St: c0ae64c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6738992----T:  6739192 	 St: c0af1ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6739192----T:  6739392 	 St: c0af4080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6739392----T:  6739592 	 St: c0af9820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6739592----T:  6739792 	 St: c0b02140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6739792----T:  6739992 	 St: c0b03540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6739992----T:  6740192 	 St: c12ddfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6740192----T:  6740392 	 St: c0b0dc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6740392----T:  6740592 	 St: c12f02a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6740592----T:  6740792 	 St: c12e64c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6740792----T:  6740992 	 St: c12f1ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6740992----T:  6741192 	 St: c12f4080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6741192----T:  6741392 	 St: c12f9820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6741392----T:  6741592 	 St: c1302140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6741592----T:  6741792 	 St: c1303540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6741792----T:  6741992 	 St: c130dc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6742823----T:  6743023 	 St: c0b16aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6743023----T:  6743223 	 St: c0b1b580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6743223----T:  6743423 	 St: c0b180e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6743423----T:  6743623 	 St: c0b248e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6743623----T:  6743823 	 St: c0b29fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6743823----T:  6744023 	 St: c0b34300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6744023----T:  6744223 	 St: c0b432c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6744223----T:  6744423 	 St: c1316aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6744423----T:  6744623 	 St: c0b4d000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6744623----T:  6744823 	 St: c0b4f520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6744823----T:  6745023 	 St: c131b580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6745023----T:  6745223 	 St: c13180e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6745223----T:  6745423 	 St: c13248e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6745423----T:  6745623 	 St: c1329fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6745623----T:  6745823 	 St: c1334300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6745823----T:  6746023 	 St: c13432c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6746023----T:  6746223 	 St: c134d000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6746223----T:  6746423 	 St: c134f520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6747276----T:  6747476 	 St: c0b5d080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6747476----T:  6747676 	 St: c0b703e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6747676----T:  6747876 	 St: c0b6d840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6747876----T:  6748076 	 St: c0b6f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6748076----T:  6748276 	 St: c0b6d5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6748276----T:  6748476 	 St: c0b75700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6748476----T:  6748676 	 St: c0b79de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6748676----T:  6748876 	 St: c0b80ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6748876----T:  6749076 	 St: c135d080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6749076----T:  6749276 	 St: c13703e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6749276----T:  6749476 	 St: c136d840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6749476----T:  6749676 	 St: c136f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6749676----T:  6749876 	 St: c136d5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6749876----T:  6750076 	 St: c1375700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6750076----T:  6750276 	 St: c1379de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6750276----T:  6750476 	 St: c1380ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6751402----T:  6751602 	 St: c0b9e840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6751602----T:  6751802 	 St: c0ba8220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6751802----T:  6752002 	 St: c0ba0c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6752002----T:  6752202 	 St: c0bad3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6752202----T:  6752402 	 St: c0bb5720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6752402----T:  6752602 	 St: c0bcb540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6752602----T:  6752802 	 St: c139e840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6752802----T:  6753002 	 St: c0bcd640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6753002----T:  6753202 	 St: c0bcd680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6753202----T:  6753402 	 St: c0bd21e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6753402----T:  6753602 	 St: c0bd39a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6753602----T:  6753802 	 St: c0bd32e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6753802----T:  6754002 	 St: c13a8220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6754002----T:  6754202 	 St: c13a0c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6754202----T:  6754402 	 St: c13ad3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6754402----T:  6754602 	 St: c13b5720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6754602----T:  6754802 	 St: c13cb540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6754802----T:  6755002 	 St: c13cd640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6755002----T:  6755202 	 St: c13cd680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6755202----T:  6755402 	 St: c13d21e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6755402----T:  6755602 	 St: c13d39a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6755602----T:  6755802 	 St: c13d32e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6756710----T:  6756910 	 St: c0be04c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6756910----T:  6757110 	 St: c0be3520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6757110----T:  6757310 	 St: c0bf29a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6757310----T:  6757510 	 St: c0bf23c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6757510----T:  6757710 	 St: c0bf4e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6757710----T:  6757910 	 St: c0bfaf80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6757910----T:  6758110 	 St: c13e04c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6758110----T:  6758310 	 St: c13e3520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6758310----T:  6758510 	 St: c13f29a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6758510----T:  6758710 	 St: c13f23c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6758710----T:  6758910 	 St: c13f4e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6758910----T:  6759110 	 St: c13faf80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6982782----T:  7024889 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(28.431465)
F:  7247039----T:  8092968 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(571.187683)
F:  7247993----T:  7248193 	 St: c0405aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7248193----T:  7248393 	 St: c040cb80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7248393----T:  7248593 	 St: c040d3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7248593----T:  7248793 	 St: c04191c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7248793----T:  7248993 	 St: c0418820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7248993----T:  7249193 	 St: c04144a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7249193----T:  7249393 	 St: c041c2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7249393----T:  7249593 	 St: c0424e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7249593----T:  7249793 	 St: c0c05aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7249793----T:  7249993 	 St: c0433600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7249993----T:  7250193 	 St: c043e280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7250193----T:  7250393 	 St: c043d760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7250393----T:  7250593 	 St: c0c0cb80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7250593----T:  7250793 	 St: c043fe80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7250793----T:  7250993 	 St: c043fdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7250993----T:  7251193 	 St: c0c0d3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7251193----T:  7251393 	 St: c0c191c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7251393----T:  7251593 	 St: c0c18820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7251593----T:  7251793 	 St: c0c144a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7251793----T:  7251993 	 St: c0c1c2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7251993----T:  7252193 	 St: c0c24e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7252193----T:  7252393 	 St: c0c33600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7252393----T:  7252593 	 St: c0c3e280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7252593----T:  7252793 	 St: c0c3d760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7252793----T:  7252993 	 St: c0c3fe80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7252993----T:  7253193 	 St: c0c3fdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7254111----T:  7254311 	 St: c0444860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7254311----T:  7254511 	 St: c0449e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7254511----T:  7254711 	 St: c0445920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7254711----T:  7254911 	 St: c044fc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7254911----T:  7255111 	 St: c0454dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7255111----T:  7255311 	 St: c0453ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7255311----T:  7255511 	 St: c04569c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7255511----T:  7255711 	 St: c0459000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7255711----T:  7255911 	 St: c0458aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7255911----T:  7256111 	 St: c0457ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7256111----T:  7256311 	 St: c045a580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7256311----T:  7256511 	 St: c045d740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7256511----T:  7256711 	 St: c045e580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7256711----T:  7256911 	 St: c0468180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7256911----T:  7257111 	 St: c0464400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7257111----T:  7257311 	 St: c0c44860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7257311----T:  7257511 	 St: c04729a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7257511----T:  7257711 	 St: c0476f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7257711----T:  7257911 	 St: c047ea00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7257911----T:  7258111 	 St: c047f7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7258111----T:  7258311 	 St: c0c49e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7258311----T:  7258511 	 St: c0486e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7258511----T:  7258711 	 St: c0486a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7258711----T:  7258911 	 St: c0c45920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7258911----T:  7259111 	 St: c0c4fc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7259111----T:  7259311 	 St: c0c54dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7259311----T:  7259511 	 St: c0c53ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7259511----T:  7259711 	 St: c0c569c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7259711----T:  7259911 	 St: c0c59000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7259911----T:  7260111 	 St: c0c58aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7260111----T:  7260311 	 St: c0c57ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7260311----T:  7260511 	 St: c0c5a580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7260511----T:  7260711 	 St: c0c5d740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7260711----T:  7260911 	 St: c0c5e580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7260911----T:  7261111 	 St: c0c68180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7261111----T:  7261311 	 St: c0c64400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7261311----T:  7261511 	 St: c0c729a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7261511----T:  7261711 	 St: c0c76f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7261711----T:  7261911 	 St: c0c7ea00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7261911----T:  7262111 	 St: c0c7f7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7262111----T:  7262311 	 St: c0c86e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7262311----T:  7262511 	 St: c0c86a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7263495----T:  7263695 	 St: c0490c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7263695----T:  7263895 	 St: c048f2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7263895----T:  7264095 	 St: c0493460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7264095----T:  7264295 	 St: c049c560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7264295----T:  7264495 	 St: c04a3360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7264495----T:  7264695 	 St: c04a33c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7264695----T:  7264895 	 St: c04a5280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7264895----T:  7265095 	 St: c04a6220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7265095----T:  7265295 	 St: c04ada00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7265295----T:  7265495 	 St: c04b4720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7265495----T:  7265695 	 St: c04ba840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7265695----T:  7265895 	 St: c0c90c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7265895----T:  7266095 	 St: c04bdf60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7266095----T:  7266295 	 St: c04c7360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7266295----T:  7266495 	 St: c04c8fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7266495----T:  7266695 	 St: c04c7d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7266695----T:  7266895 	 St: c0c8f2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7266895----T:  7267095 	 St: c0c93460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7267095----T:  7267295 	 St: c0c9c560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7267295----T:  7267495 	 St: c0ca3360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7267495----T:  7267695 	 St: c0ca33c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7267695----T:  7267895 	 St: c0ca5280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7267895----T:  7268095 	 St: c0ca6220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7268095----T:  7268295 	 St: c0cada00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7268295----T:  7268495 	 St: c0cb4720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7268495----T:  7268695 	 St: c0cba840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7268695----T:  7268895 	 St: c0cbdf60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7268895----T:  7269095 	 St: c0cc7360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7269095----T:  7269295 	 St: c0cc8fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7269295----T:  7269495 	 St: c0cc7d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7270437----T:  7270637 	 St: c04d3020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7270637----T:  7270837 	 St: c04d3f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7270837----T:  7271037 	 St: c04dde60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7271037----T:  7271237 	 St: c04e0e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7271237----T:  7271437 	 St: c04e8700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7271437----T:  7271637 	 St: c04f3ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7271637----T:  7271837 	 St: c04f5d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7271837----T:  7272037 	 St: c04f9200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7272037----T:  7272237 	 St: c0cd3020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7272237----T:  7272437 	 St: c0504a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7272437----T:  7272637 	 St: c05078c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7272637----T:  7272837 	 St: c0cd3f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7272837----T:  7273037 	 St: c0cdde60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7273037----T:  7273237 	 St: c0ce0e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7273237----T:  7273437 	 St: c0ce8700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7273437----T:  7273637 	 St: c0cf3ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7273637----T:  7273837 	 St: c0cf5d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7273837----T:  7274037 	 St: c0cf9200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7274037----T:  7274237 	 St: c0d04a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7274237----T:  7274437 	 St: c0d078c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7275439----T:  7284141 	 St: c0510000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7284141----T:  7284341 	 St: c0522780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7284341----T:  7284541 	 St: c0520260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7284541----T:  7284741 	 St: c052d640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7284741----T:  7284941 	 St: c0530b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7284941----T:  7285141 	 St: c0542aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7285141----T:  7285341 	 St: c0547e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7285341----T:  7285541 	 St: c0549c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7285541----T:  7285741 	 St: c0d22780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7285741----T:  7285941 	 St: c0d20260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7285941----T:  7286141 	 St: c0d2d640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7286141----T:  7286341 	 St: c0d30b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7286341----T:  7286541 	 St: c0d42aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7286541----T:  7286741 	 St: c0d47e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7286741----T:  7286941 	 St: c0d49c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7286941----T:  7292456 	 St: c0530000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7292456----T:  7297097 	 St: c0539000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7297097----T:  7297297 	 St: c0d38300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7297297----T:  7297497 	 St: c0d38c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7297497----T:  7300297 	 St: c0550000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7300297----T:  7308077 	 St: c0552000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7308077----T:  7308277 	 St: c0d51580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7308277----T:  7316979 	 St: c0d10000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7316979----T:  7322940 	 St: c0d30000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7322940----T:  7325545 	 St: c0d3a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7325545----T:  7328631 	 St: c0d3b000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7328631----T:  7331431 	 St: c0d3e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7331431----T:  7335243 	 St: c0d50000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  7335243----T:  7339462 	 St: c0d55000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7339462----T:  7342067 	 St: c0d5b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7342067----T:  7345497 	 St: c0d5c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7346552----T:  7346752 	 St: c056ce00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7346752----T:  7346952 	 St: c056f7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7346952----T:  7347152 	 St: c056bb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7347152----T:  7347352 	 St: c0580fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7347352----T:  7347552 	 St: c05823c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7347552----T:  7347752 	 St: c05860e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7347752----T:  7347952 	 St: c058c1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7347952----T:  7348152 	 St: c058c9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7348152----T:  7348352 	 St: c0d6ce00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7348352----T:  7348552 	 St: c0d6f7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7348552----T:  7348752 	 St: c05a55c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7348752----T:  7348952 	 St: c0d6bb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7348952----T:  7349152 	 St: c0d80fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7349152----T:  7349352 	 St: c0d823c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7349352----T:  7349552 	 St: c0d860e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7349552----T:  7349752 	 St: c0d8c1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7349752----T:  7349952 	 St: c0d8c9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7349952----T:  7350152 	 St: c0da55c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7350152----T:  7356113 	 St: c0570000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7356113----T:  7360332 	 St: c057a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7360332----T:  7360532 	 St: c0d79c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7360532----T:  7363618 	 St: c0590000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7363618----T:  7370940 	 St: c0593000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7370940----T:  7371140 	 St: c0d92580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7371140----T:  7379380 	 St: c0d70000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7379380----T:  7381985 	 St: c0d7f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7381985----T:  7386204 	 St: c0d90000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7386204----T:  7390016 	 St: c0d96000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  7390016----T:  7393828 	 St: c0d9b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  7394802----T:  7398614 	 St: c05b0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  7398614----T:  7398814 	 St: c05c15a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7398814----T:  7399014 	 St: c05c8620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7399014----T:  7399214 	 St: c05cb280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7399214----T:  7399414 	 St: c05cf4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7399414----T:  7399614 	 St: c05f0100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7399614----T:  7399814 	 St: c05f1a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7399814----T:  7400014 	 St: c0db0200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7400014----T:  7400214 	 St: c0db4a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7400214----T:  7400414 	 St: c0dc15a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7400414----T:  7400614 	 St: c0dc8620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7400614----T:  7400814 	 St: c0dcb280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7400814----T:  7401014 	 St: c0dcf4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7401014----T:  7401214 	 St: c0df0100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7401214----T:  7401414 	 St: c0df1a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7401414----T:  7407826 	 St: c05b5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  7407826----T:  7410626 	 St: c05d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7410626----T:  7418406 	 St: c05d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7418406----T:  7423480 	 St: c0db0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  7423480----T:  7428554 	 St: c0db8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  7428554----T:  7431354 	 St: c0dd0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7431354----T:  7439134 	 St: c0dd2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7440095----T:  7440295 	 St: c05f5920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7440295----T:  7440495 	 St: c0600440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7440495----T:  7440695 	 St: c0604f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7440695----T:  7440895 	 St: c060daa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7440895----T:  7441095 	 St: c06122c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7441095----T:  7441295 	 St: c0614680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7441295----T:  7441495 	 St: c0618ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7441495----T:  7441695 	 St: c0619380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7441695----T:  7441895 	 St: c061ccc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7441895----T:  7442095 	 St: c0620580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7442095----T:  7442295 	 St: c0df5920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7442295----T:  7442495 	 St: c0623a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7442495----T:  7442695 	 St: c062abc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7442695----T:  7442895 	 St: c0631000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7442895----T:  7443095 	 St: c0e00440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7443095----T:  7443295 	 St: c06360e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7443295----T:  7443495 	 St: c0e04f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7443495----T:  7443695 	 St: c0e0daa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7443695----T:  7443895 	 St: c0e122c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7443895----T:  7444095 	 St: c0e14680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7444095----T:  7444295 	 St: c0e18ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7444295----T:  7444495 	 St: c0e19380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7444495----T:  7444695 	 St: c0e1ccc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7444695----T:  7444895 	 St: c0e20580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7444895----T:  7445095 	 St: c0e23a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7445095----T:  7445295 	 St: c0e2abc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7445295----T:  7445495 	 St: c0e31000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7445495----T:  7445695 	 St: c0e360e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7445695----T:  7452560 	 St: c05f0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7452560----T:  7455990 	 St: c05fc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7455990----T:  7462855 	 St: c0df0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7462855----T:  7466285 	 St: c0dfc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7467219----T:  7474541 	 St: c0630000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7474541----T:  7474741 	 St: c0665660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7474741----T:  7474941 	 St: c0670540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7474941----T:  7475141 	 St: c066fa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7475141----T:  7475341 	 St: c066f9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7475341----T:  7475541 	 St: c0674740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7475541----T:  7475741 	 St: c0672020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7475741----T:  7475941 	 St: c0677820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7475941----T:  7476141 	 St: c067b3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7476141----T:  7476341 	 St: c0e65660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7476341----T:  7476541 	 St: c0e70540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7476541----T:  7476741 	 St: c0e6fa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7476741----T:  7476941 	 St: c0e6f9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7476941----T:  7477141 	 St: c0e74740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7477141----T:  7477341 	 St: c0e72020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7477341----T:  7477541 	 St: c0e77820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7477541----T:  7477741 	 St: c0e7b3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7477741----T:  7480827 	 St: c063d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7480827----T:  7483913 	 St: c0640000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7483913----T:  7491235 	 St: c0643000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7491235----T:  7491435 	 St: c0e415c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7491435----T:  7491635 	 St: c0e421c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7491635----T:  7497150 	 St: c0e30000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7497150----T:  7499950 	 St: c0e39000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7499950----T:  7502750 	 St: c0e3b000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7502750----T:  7505836 	 St: c0e3d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7505836----T:  7510055 	 St: c0e40000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7510055----T:  7512855 	 St: c0e46000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7512855----T:  7515941 	 St: c0e48000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7515941----T:  7519371 	 St: c0e4b000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7519371----T:  7521976 	 St: c0e4f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7522933----T:  7523133 	 St: c067f5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7523133----T:  7523333 	 St: c0681100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7523333----T:  7523533 	 St: c0682a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7523533----T:  7523733 	 St: c06a00e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7523733----T:  7523933 	 St: c06a7360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7523933----T:  7524133 	 St: c06afa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7524133----T:  7524333 	 St: c0e7f5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7524333----T:  7524533 	 St: c06b0f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7524533----T:  7524733 	 St: c06b48e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7524733----T:  7524933 	 St: c06b8d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7524933----T:  7525133 	 St: c06b9720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7525133----T:  7525333 	 St: c06bc920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7525333----T:  7525533 	 St: c06bbb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7525533----T:  7525733 	 St: c0e81100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7525733----T:  7525933 	 St: c0e82a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7525933----T:  7526133 	 St: c0ea00e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7526133----T:  7526333 	 St: c0ea7360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7526333----T:  7526533 	 St: c0eafa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7526533----T:  7526733 	 St: c0eb0f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7526733----T:  7526933 	 St: c0eb48e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7526933----T:  7527133 	 St: c0eb8d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7527133----T:  7527333 	 St: c0eb9720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7527333----T:  7527533 	 St: c0ebc920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7527533----T:  7527733 	 St: c0ebbb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7527733----T:  7534145 	 St: c0690000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  7534145----T:  7537957 	 St: c069b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  7537957----T:  7544369 	 St: c0e90000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  7544369----T:  7548181 	 St: c0e9b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  7549049----T:  7549249 	 St: c06c7660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7549249----T:  7549449 	 St: c06c7680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7549449----T:  7549649 	 St: c06d76a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7549649----T:  7549849 	 St: c06db880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7549849----T:  7550049 	 St: c06e2720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7550049----T:  7550249 	 St: c06e9800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7550249----T:  7550449 	 St: c06eb7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7550449----T:  7550649 	 St: c0ec7660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7550649----T:  7550849 	 St: c06eb600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7550849----T:  7551049 	 St: c06ebfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7551049----T:  7551249 	 St: c06ee800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7551249----T:  7551449 	 St: c06ed340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7551449----T:  7551649 	 St: c06f0460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7551649----T:  7551849 	 St: c06f48c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7551849----T:  7552049 	 St: c06f3dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7552049----T:  7552249 	 St: c06f8160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7552249----T:  7552449 	 St: c0ec7680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7552449----T:  7552649 	 St: c06fe440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7552649----T:  7552849 	 St: c0700320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7552849----T:  7553049 	 St: c0ed76a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7553049----T:  7553249 	 St: c0edb880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7553249----T:  7553449 	 St: c0ee2720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7553449----T:  7553649 	 St: c0ee9800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7553649----T:  7553849 	 St: c0eeb7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7553849----T:  7554049 	 St: c0eeb600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7554049----T:  7554249 	 St: c0eebfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7554249----T:  7554449 	 St: c0eee800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7554449----T:  7554649 	 St: c0eed340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7554649----T:  7554849 	 St: c0ef0460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7554849----T:  7555049 	 St: c0ef48c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7555049----T:  7555249 	 St: c0ef3dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7555249----T:  7555449 	 St: c0ef8160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7555449----T:  7555649 	 St: c0efe440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7555649----T:  7555849 	 St: c0f00320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7555849----T:  7558935 	 St: c06c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7558935----T:  7566257 	 St: c06c3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7566257----T:  7569343 	 St: c0ec0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7569343----T:  7576665 	 St: c0ec3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7577615----T:  7577815 	 St: c0703c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7577815----T:  7578015 	 St: c070a3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7578015----T:  7578215 	 St: c070c580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7578215----T:  7578415 	 St: c070cea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7578415----T:  7578615 	 St: c07192a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7578615----T:  7578815 	 St: c0720c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7578815----T:  7579015 	 St: c07250a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7579015----T:  7579215 	 St: c0725140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7579215----T:  7579415 	 St: c0725440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7579415----T:  7579615 	 St: c0f03c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7579615----T:  7579815 	 St: c0736480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7579815----T:  7580015 	 St: c07399c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7580015----T:  7580215 	 St: c073ad60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7580215----T:  7580415 	 St: c0f0a3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7580415----T:  7580615 	 St: c0f0c580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7580615----T:  7580815 	 St: c0f0cea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7580815----T:  7581015 	 St: c0f192a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7581015----T:  7581215 	 St: c0f20c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7581215----T:  7581415 	 St: c0f250a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7581415----T:  7581615 	 St: c0f25140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7581615----T:  7581815 	 St: c0f25440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7581815----T:  7582015 	 St: c0f36480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7582015----T:  7582215 	 St: c0f399c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7582215----T:  7582415 	 St: c0f3ad60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7582415----T:  7588827 	 St: c0720000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  7588827----T:  7592639 	 St: c072b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  7592639----T:  7592839 	 St: c0f2af00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7593030----T:  7600810 	 St: c0f20000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7600810----T:  7601010 	 St: c0752b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7601010----T:  7601210 	 St: c0755ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7601210----T:  7601410 	 St: c07569e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7601410----T:  7601610 	 St: c075d1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7601610----T:  7601810 	 St: c0f52b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7601810----T:  7602010 	 St: c0f55ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7602010----T:  7602210 	 St: c0f569e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7602210----T:  7602410 	 St: c0f5d1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7602410----T:  7605210 	 St: c0f2e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7605210----T:  7609851 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7609851----T:  7615366 	 St: c0747000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7615366----T:  7620007 	 St: c0f40000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7620007----T:  7625522 	 St: c0f47000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7626471----T:  7626671 	 St: c0765400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7626671----T:  7626871 	 St: c0766660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7626871----T:  7627071 	 St: c0767f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7627071----T:  7627271 	 St: c0775580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7627271----T:  7627471 	 St: c076f780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7627471----T:  7627671 	 St: c0778140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7627671----T:  7627871 	 St: c0781e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7627871----T:  7628071 	 St: c0785820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7628071----T:  7628271 	 St: c0789340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7628271----T:  7628471 	 St: c078be00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7628471----T:  7628671 	 St: c078cfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7628671----T:  7628871 	 St: c078cae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7628871----T:  7629071 	 St: c078ce80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7629071----T:  7629271 	 St: c078e780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7629271----T:  7629471 	 St: c078fd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7629471----T:  7629671 	 St: c0f65400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7629671----T:  7629871 	 St: c0f66660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7629871----T:  7630071 	 St: c07a4740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7630071----T:  7630271 	 St: c0f67f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7630271----T:  7630471 	 St: c0f75580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7630471----T:  7630671 	 St: c0f6f780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7630671----T:  7630871 	 St: c0f78140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7630871----T:  7631071 	 St: c0f81e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7631071----T:  7631271 	 St: c0f85820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7631271----T:  7631471 	 St: c0f89340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7631471----T:  7631671 	 St: c0f8be00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7631671----T:  7631871 	 St: c0f8cfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7631871----T:  7632071 	 St: c0f8cae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7632071----T:  7632271 	 St: c0f8ce80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7632271----T:  7632471 	 St: c0f8e780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7632471----T:  7632671 	 St: c0f8fd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7632671----T:  7632871 	 St: c0fa4740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7632871----T:  7635957 	 St: c0790000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7635957----T:  7643279 	 St: c0793000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7643279----T:  7643479 	 St: c0f926e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7643672----T:  7647102 	 St: c0f90000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7647102----T:  7647302 	 St: c07a6da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7647302----T:  7647502 	 St: c07ae4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7647502----T:  7647702 	 St: c07acee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7647702----T:  7647902 	 St: c07adec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7647902----T:  7648102 	 St: c07a9840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7648102----T:  7648302 	 St: c07b3620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7648302----T:  7648502 	 St: c07b57a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7648502----T:  7648702 	 St: c07bc240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7648702----T:  7648902 	 St: c0fa6da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7648902----T:  7649102 	 St: c0fae4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7649102----T:  7649302 	 St: c0facee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7649302----T:  7649502 	 St: c0fadec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7649502----T:  7649702 	 St: c0fa9840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7649702----T:  7649902 	 St: c0fb3620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7649902----T:  7650102 	 St: c0fb57a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7650102----T:  7650302 	 St: c0fbc240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7650302----T:  7654521 	 St: c0f94000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7654521----T:  7658740 	 St: c0f9a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7659702----T:  7659902 	 St: c07c9aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7659902----T:  7660102 	 St: c07c9c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7660102----T:  7660302 	 St: c07d8700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7660302----T:  7660502 	 St: c07d9760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7660502----T:  7660702 	 St: c07d7240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7660702----T:  7660902 	 St: c07df2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7660902----T:  7661102 	 St: c07e5a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7661102----T:  7661302 	 St: c07e8620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7661302----T:  7661502 	 St: c07e8da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7661502----T:  7661702 	 St: c07f6cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7661702----T:  7661902 	 St: c07ecdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7661902----T:  7662102 	 St: c07f0200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7662102----T:  7662302 	 St: c07f1680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7662302----T:  7662502 	 St: c07f1c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7662502----T:  7662702 	 St: c0fc9aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7662702----T:  7662902 	 St: c0fc9c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7662902----T:  7663102 	 St: c0fd8700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7663102----T:  7663302 	 St: c0fd9760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7663302----T:  7663502 	 St: c0fd7240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7663502----T:  7663702 	 St: c0fdf2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7663702----T:  7663902 	 St: c0fe5a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7663902----T:  7664102 	 St: c0fe8620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7664102----T:  7664302 	 St: c0fe8da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7664302----T:  7664502 	 St: c0ff6cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7664502----T:  7664702 	 St: c0fecdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7664702----T:  7664902 	 St: c0ff0200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7664902----T:  7665102 	 St: c0ff1680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7665102----T:  7665302 	 St: c0ff1c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7666233----T:  7666433 	 St: c080ce40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7666433----T:  7666633 	 St: c080ba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7666633----T:  7666833 	 St: c08223a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7666833----T:  7667033 	 St: c0826cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7667033----T:  7667233 	 St: c082b240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7667233----T:  7667433 	 St: c082cd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7667433----T:  7667633 	 St: c0833f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7667633----T:  7667833 	 St: c100ce40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7667833----T:  7668033 	 St: c083e280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7668033----T:  7668233 	 St: c083e520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7668233----T:  7668433 	 St: c0840420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7668433----T:  7668633 	 St: c0843840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7668633----T:  7668833 	 St: c100ba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7668833----T:  7669033 	 St: c084b840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7669033----T:  7669233 	 St: c10223a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7669233----T:  7669433 	 St: c1026cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7669433----T:  7669633 	 St: c102b240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7669633----T:  7669833 	 St: c102cd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7669833----T:  7670033 	 St: c1033f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7670033----T:  7670233 	 St: c103e280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7670233----T:  7670433 	 St: c103e520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7670433----T:  7670633 	 St: c1040420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7670633----T:  7670833 	 St: c1043840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7670833----T:  7671033 	 St: c104b840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7671033----T:  7677445 	 St: c0810000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  7677445----T:  7681257 	 St: c081b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  7681257----T:  7687218 	 St: c1010000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7687218----T:  7689823 	 St: c101a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7689823----T:  7693635 	 St: c101b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  7694596----T:  7702376 	 St: c0840000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7702376----T:  7702576 	 St: c0853dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7702576----T:  7702776 	 St: c0855fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7702776----T:  7702976 	 St: c085d0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7702976----T:  7703176 	 St: c0864ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7703176----T:  7703376 	 St: c08613a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7703376----T:  7703576 	 St: c0878c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7703576----T:  7703776 	 St: c087ac40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7703776----T:  7703976 	 St: c0883020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7703976----T:  7704176 	 St: c0885a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7704176----T:  7704376 	 St: c088b800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7704376----T:  7704576 	 St: c088c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7704576----T:  7704776 	 St: c0890320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7704776----T:  7704976 	 St: c0890820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7704976----T:  7705176 	 St: c1053dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7705176----T:  7705376 	 St: c1055fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7705376----T:  7705576 	 St: c105d0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7705576----T:  7705776 	 St: c1064ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7705776----T:  7705976 	 St: c10613a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7705976----T:  7706176 	 St: c1078c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7706176----T:  7706376 	 St: c107ac40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7706376----T:  7706576 	 St: c1083020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7706576----T:  7706776 	 St: c1085a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7706776----T:  7706976 	 St: c108b800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7706976----T:  7707176 	 St: c108c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7707176----T:  7707376 	 St: c1090320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7707376----T:  7707576 	 St: c1090820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7707576----T:  7710376 	 St: c084e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7710376----T:  7718156 	 St: c1040000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7718156----T:  7720956 	 St: c104e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7721802----T:  7722002 	 St: c0891f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7722002----T:  7722202 	 St: c0895b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7722202----T:  7722402 	 St: c0899d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7722402----T:  7722602 	 St: c08a09c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7722602----T:  7722802 	 St: c089a200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7722802----T:  7723002 	 St: c089bbe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7723002----T:  7723202 	 St: c08a6980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7723202----T:  7723402 	 St: c08a6bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7723402----T:  7723602 	 St: c08b0760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7723602----T:  7723802 	 St: c08b2d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7723802----T:  7724002 	 St: c08b5860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7724002----T:  7724202 	 St: c08b6640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7724202----T:  7724402 	 St: c08b5de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7724402----T:  7724602 	 St: c08b7a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7724602----T:  7724802 	 St: c1091f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7724802----T:  7725002 	 St: c08bb220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7725002----T:  7725202 	 St: c08bfc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7725202----T:  7725402 	 St: c1095b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7725402----T:  7725602 	 St: c08cafa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7725602----T:  7725802 	 St: c08ccc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7725802----T:  7726002 	 St: c1099d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7726002----T:  7726202 	 St: c10a09c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7726202----T:  7726402 	 St: c109a200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7726402----T:  7726602 	 St: c109bbe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7726602----T:  7726802 	 St: c10a6980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7726802----T:  7727002 	 St: c10a6bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7727002----T:  7727202 	 St: c10b0760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7727202----T:  7727402 	 St: c10b2d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7727402----T:  7727602 	 St: c10b5860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7727602----T:  7727802 	 St: c10b6640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7727802----T:  7728002 	 St: c10b5de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7728002----T:  7728202 	 St: c10b7a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7728202----T:  7728402 	 St: c10bb220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7728402----T:  7728602 	 St: c10bfc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7728602----T:  7728802 	 St: c10cafa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7728802----T:  7729002 	 St: c10ccc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7729935----T:  7730135 	 St: c08d5320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7730135----T:  7730335 	 St: c08d3180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7730335----T:  7730535 	 St: c08d6920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7730535----T:  7730735 	 St: c08da040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7730735----T:  7730935 	 St: c08d8e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7730935----T:  7731135 	 St: c08e2d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7731135----T:  7731335 	 St: c08e6060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7731335----T:  7731535 	 St: c08e6980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7731535----T:  7731735 	 St: c08ead40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7731735----T:  7731935 	 St: c08f6260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7731935----T:  7732135 	 St: c10d5320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7732135----T:  7732335 	 St: c09039a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7732335----T:  7732535 	 St: c0908420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7732535----T:  7732735 	 St: c10d3180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7732735----T:  7732935 	 St: c10d6920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7732935----T:  7733135 	 St: c10da040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7733135----T:  7733335 	 St: c10d8e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7733335----T:  7733535 	 St: c10e2d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7733535----T:  7733735 	 St: c10e6060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7733735----T:  7733935 	 St: c10e6980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7733935----T:  7734135 	 St: c10ead40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7734135----T:  7734335 	 St: c10f6260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7734335----T:  7734535 	 St: c11039a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7734535----T:  7734735 	 St: c1108420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7734735----T:  7737340 	 St: c0910000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7737340----T:  7745580 	 St: c0911000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7745580----T:  7745780 	 St: c11102c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7745973----T:  7748773 	 St: c1110000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7748773----T:  7748973 	 St: c0924f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7748973----T:  7749173 	 St: c092ee20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7749173----T:  7756953 	 St: c1112000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7756953----T:  7757153 	 St: c1124f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7757153----T:  7757353 	 St: c112ee20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7758281----T:  7758481 	 St: c0932fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7758481----T:  7758681 	 St: c092fa80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7758681----T:  7758881 	 St: c0931ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7758881----T:  7759081 	 St: c0938860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7759081----T:  7759281 	 St: c09380a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7759281----T:  7759481 	 St: c093c080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7759481----T:  7759681 	 St: c0937540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7759681----T:  7759881 	 St: c0940800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7759881----T:  7760081 	 St: c0946a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7760081----T:  7760281 	 St: c0946b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7760281----T:  7760481 	 St: c093fe00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7760481----T:  7760681 	 St: c09470e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7760681----T:  7760881 	 St: c0943e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7760881----T:  7761081 	 St: c094e820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7761081----T:  7761281 	 St: c0959520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7761281----T:  7761481 	 St: c1132fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7761481----T:  7761681 	 St: c09608a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7761681----T:  7761881 	 St: c0963aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7761881----T:  7762081 	 St: c0964ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7762081----T:  7762281 	 St: c0967560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7762281----T:  7762481 	 St: c096d880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7762481----T:  7762681 	 St: c112fa80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7762681----T:  7762881 	 St: c1131ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7762881----T:  7763081 	 St: c1138860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7763081----T:  7763281 	 St: c11380a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7763281----T:  7763481 	 St: c113c080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7763481----T:  7763681 	 St: c1137540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7763681----T:  7763881 	 St: c1140800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7763881----T:  7764081 	 St: c1146a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7764081----T:  7764281 	 St: c1146b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7764281----T:  7764481 	 St: c113fe00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7764481----T:  7764681 	 St: c11470e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7764681----T:  7764881 	 St: c1143e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7764881----T:  7765081 	 St: c114e820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7765081----T:  7765281 	 St: c1159520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7765281----T:  7765481 	 St: c11608a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7765481----T:  7765681 	 St: c1163aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7765681----T:  7765881 	 St: c1164ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7765881----T:  7766081 	 St: c1167560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7766081----T:  7766281 	 St: c116d880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7767240----T:  7767440 	 St: c0976dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7767440----T:  7767640 	 St: c0987300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7767640----T:  7767840 	 St: c09876c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7767840----T:  7768040 	 St: c098d700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7768040----T:  7768240 	 St: c0988400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7768240----T:  7768440 	 St: c0994640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7768440----T:  7768640 	 St: c099b100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7768640----T:  7768840 	 St: c099d740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7768840----T:  7769040 	 St: c099f380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7769040----T:  7769240 	 St: c1176dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7769240----T:  7769440 	 St: c09b39c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7769440----T:  7769640 	 St: c1187300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7769640----T:  7769840 	 St: c09b7680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7769840----T:  7770040 	 St: c09b8a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7770040----T:  7770240 	 St: c11876c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7770240----T:  7770440 	 St: c118d700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7770440----T:  7770640 	 St: c1188400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7770640----T:  7770840 	 St: c1194640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7770840----T:  7771040 	 St: c119b100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7771040----T:  7771240 	 St: c119d740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7771240----T:  7771440 	 St: c119f380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7771440----T:  7771640 	 St: c11b39c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7771640----T:  7771840 	 St: c11b7680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7771840----T:  7772040 	 St: c11b8a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7772040----T:  7774645 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7774645----T:  7782885 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7782885----T:  7785490 	 St: c11a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7785490----T:  7793730 	 St: c11a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7794609----T:  7794809 	 St: c09c04a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7794809----T:  7795009 	 St: c09c16a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7795009----T:  7795209 	 St: c09c9340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7795209----T:  7795409 	 St: c09d31e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7795409----T:  7795609 	 St: c09d3740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7795609----T:  7795809 	 St: c09cda60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7795809----T:  7796009 	 St: c09dcfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7796009----T:  7796209 	 St: c09df9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7796209----T:  7796409 	 St: c11c04a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7796409----T:  7796609 	 St: c09e9960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7796609----T:  7796809 	 St: c09e6860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7796809----T:  7797009 	 St: c09ec7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7797009----T:  7797209 	 St: c09eec80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7797209----T:  7797409 	 St: c09eda60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7797409----T:  7797609 	 St: c09f2720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7797609----T:  7797809 	 St: c11c16a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7797809----T:  7798009 	 St: c09f5c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7798009----T:  7798209 	 St: c11c9340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7798209----T:  7798409 	 St: c11d31e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7798409----T:  7798609 	 St: c11d3740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7798609----T:  7798809 	 St: c11cda60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7798809----T:  7799009 	 St: c11dcfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7799009----T:  7799209 	 St: c11df9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7799209----T:  7799409 	 St: c11e9960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7799409----T:  7799609 	 St: c11e6860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7799609----T:  7799809 	 St: c11ec7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7799809----T:  7800009 	 St: c11eec80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7800009----T:  7800209 	 St: c11eda60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7800209----T:  7800409 	 St: c11f2720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7800409----T:  7800609 	 St: c11f5c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7800609----T:  7808389 	 St: c09b0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7808389----T:  7811189 	 St: c09be000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7811189----T:  7818054 	 St: c11b0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7818054----T:  7821484 	 St: c11bc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7822419----T:  7829284 	 St: c09f0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7829284----T:  7829484 	 St: c0a00c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7829484----T:  7829684 	 St: c0a01600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7829684----T:  7829884 	 St: c0a0af40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7829884----T:  7830084 	 St: c0a04d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7830084----T:  7830284 	 St: c0a0a240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7830284----T:  7830484 	 St: c0a14080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7830484----T:  7830684 	 St: c0a14860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7830684----T:  7830884 	 St: c0a16700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7830884----T:  7831084 	 St: c0a190e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7831084----T:  7831284 	 St: c0a1bc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7831284----T:  7831484 	 St: c0a37560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7831484----T:  7831684 	 St: c0a30b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7831684----T:  7831884 	 St: c0a3a6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7831884----T:  7832084 	 St: c0a343a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7832084----T:  7832284 	 St: c1200c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7832284----T:  7832484 	 St: c1201600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7832484----T:  7832684 	 St: c120af40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7832684----T:  7832884 	 St: c1204d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7832884----T:  7833084 	 St: c120a240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7833084----T:  7833284 	 St: c1214080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7833284----T:  7833484 	 St: c1214860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7833484----T:  7833684 	 St: c1216700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7833684----T:  7833884 	 St: c12190e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7833884----T:  7834084 	 St: c121bc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7834084----T:  7834284 	 St: c1237560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7834284----T:  7834484 	 St: c1230b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7834484----T:  7834684 	 St: c123a6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7834684----T:  7834884 	 St: c12343a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7834884----T:  7838314 	 St: c09fc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7838314----T:  7846094 	 St: c0a20000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7846094----T:  7848894 	 St: c0a2e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7848894----T:  7854855 	 St: c0a30000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7854855----T:  7859074 	 St: c0a3a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7859074----T:  7865486 	 St: c11f0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  7865486----T:  7869298 	 St: c11fb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  7869298----T:  7877078 	 St: c1220000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7877078----T:  7879878 	 St: c122e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7879878----T:  7885839 	 St: c1230000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7885839----T:  7890058 	 St: c123a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7890905----T:  7893705 	 St: c0a40000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7893705----T:  7893905 	 St: c0a5a6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7893905----T:  7894105 	 St: c0a59c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7894105----T:  7894305 	 St: c0a5f720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7894305----T:  7894505 	 St: c0a77660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7894505----T:  7894705 	 St: c0a74b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7894705----T:  7894905 	 St: c0a7ad80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7894905----T:  7895105 	 St: c125a6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7895105----T:  7895305 	 St: c1259c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7895305----T:  7895505 	 St: c125f720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7895505----T:  7895705 	 St: c1277660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7895705----T:  7895905 	 St: c1274b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7895905----T:  7896105 	 St: c127ad80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7896105----T:  7903885 	 St: c0a42000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7903885----T:  7908526 	 St: c0a60000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7908526----T:  7914041 	 St: c0a67000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7914041----T:  7916841 	 St: c1240000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7916841----T:  7924621 	 St: c1242000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7924621----T:  7928840 	 St: c1260000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7928840----T:  7931445 	 St: c1266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7931445----T:  7936960 	 St: c1267000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7937783----T:  7937983 	 St: c0a7f420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7937983----T:  7938183 	 St: c0a7ede0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7938183----T:  7938383 	 St: c0a83a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7938383----T:  7938583 	 St: c0a8cd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7938583----T:  7938783 	 St: c0a7ffe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7938783----T:  7938983 	 St: c0a8e640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7938983----T:  7939183 	 St: c0a9d180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7939183----T:  7939383 	 St: c0a9d360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7939383----T:  7939583 	 St: c0aa45e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7939583----T:  7939783 	 St: c0aaa3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7939783----T:  7939983 	 St: c127f420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7939983----T:  7940183 	 St: c0aace80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7940183----T:  7940383 	 St: c127ede0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7940383----T:  7940583 	 St: c1283a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7940583----T:  7940783 	 St: c128cd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7940783----T:  7940983 	 St: c127ffe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7940983----T:  7941183 	 St: c128e640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7941183----T:  7941383 	 St: c129d180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7941383----T:  7941583 	 St: c129d360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7941583----T:  7941783 	 St: c12a45e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7941783----T:  7941983 	 St: c12aa3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7941983----T:  7942183 	 St: c12ace80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7942183----T:  7946824 	 St: c0ab0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7946824----T:  7952339 	 St: c0ab7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7952339----T:  7952539 	 St: c12b6a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7952730----T:  7958691 	 St: c12b0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7958691----T:  7958891 	 St: c0ac8580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7958891----T:  7959091 	 St: c0ac26e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7959091----T:  7959291 	 St: c0ad1de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7959291----T:  7959491 	 St: c0ac9760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7959491----T:  7959691 	 St: c0ad2960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7959691----T:  7959891 	 St: c0ad3bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7959891----T:  7960091 	 St: c0ad3da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7960091----T:  7960291 	 St: c0ad5680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7960291----T:  7960491 	 St: c0ad7920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7960491----T:  7960691 	 St: c12c8580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7960691----T:  7960891 	 St: c12c26e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7960891----T:  7961091 	 St: c12d1de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7961091----T:  7961291 	 St: c12c9760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7961291----T:  7961491 	 St: c12d2960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7961491----T:  7961691 	 St: c12d3bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7961691----T:  7961891 	 St: c12d3da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7961891----T:  7962091 	 St: c12d5680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7962091----T:  7962291 	 St: c12d7920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7962291----T:  7966510 	 St: c12ba000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7967346----T:  7976048 	 St: c0ad0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7976048----T:  7976248 	 St: c0ae1460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7976248----T:  7976448 	 St: c0ae9f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7976448----T:  7976648 	 St: c0aea9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7976648----T:  7976848 	 St: c0b073c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7976848----T:  7977048 	 St: c0b15620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7977048----T:  7977248 	 St: c0b0f9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7977248----T:  7977448 	 St: c12e1460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7977448----T:  7977648 	 St: c12e9f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7977648----T:  7977848 	 St: c12ea9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7977848----T:  7978048 	 St: c13073c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7978048----T:  7978248 	 St: c1315620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7978248----T:  7978448 	 St: c130f9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7978448----T:  7982260 	 St: c0af0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  7982260----T:  7988672 	 St: c0af5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  7988672----T:  7996452 	 St: c12d0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7996452----T:  7999252 	 St: c12de000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7999252----T:  8003064 	 St: c12f0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  8003064----T:  8009476 	 St: c12f5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  8010313----T:  8019015 	 St: c0b10000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8019015----T:  8019215 	 St: c0b245c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8019215----T:  8019415 	 St: c0b26480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8019415----T:  8019615 	 St: c0b2db60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8019615----T:  8019815 	 St: c0b2dde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8019815----T:  8020015 	 St: c0b405a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8020015----T:  8020215 	 St: c0b3b120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8020215----T:  8020415 	 St: c0b3c960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8020415----T:  8020615 	 St: c0b3d960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8020615----T:  8020815 	 St: c0b422e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8020815----T:  8021015 	 St: c0b54320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8021015----T:  8021215 	 St: c13245c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8021215----T:  8021415 	 St: c1326480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8021415----T:  8021615 	 St: c132db60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8021615----T:  8021815 	 St: c132dde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8021815----T:  8022015 	 St: c13405a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8022015----T:  8022215 	 St: c133b120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8022215----T:  8022415 	 St: c133c960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8022415----T:  8022615 	 St: c133d960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8022615----T:  8022815 	 St: c13422e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8022815----T:  8023015 	 St: c1354320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8023015----T:  8026827 	 St: c0b40000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  8026827----T:  8033239 	 St: c0b45000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  8033239----T:  8041941 	 St: c1310000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8041941----T:  8045753 	 St: c1340000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  8045753----T:  8052165 	 St: c1345000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  8052996----T:  8053196 	 St: c0b62100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8053196----T:  8053396 	 St: c0b5f980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8053396----T:  8053596 	 St: c0b61200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8053596----T:  8053796 	 St: c0b629c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8053796----T:  8053996 	 St: c0b63380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8053996----T:  8054196 	 St: c0b6f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8054196----T:  8054396 	 St: c0b80220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8054396----T:  8054596 	 St: c1362100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8054596----T:  8054796 	 St: c0b8c3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8054796----T:  8054996 	 St: c0b8d7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8054996----T:  8055196 	 St: c0b909c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8055196----T:  8055396 	 St: c0b8e240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8055396----T:  8055596 	 St: c0b94d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8055596----T:  8055796 	 St: c135f980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8055796----T:  8055996 	 St: c1361200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8055996----T:  8056196 	 St: c13629c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8056196----T:  8056396 	 St: c1363380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8056396----T:  8056596 	 St: c136f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8056596----T:  8056796 	 St: c1380220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8056796----T:  8056996 	 St: c138c3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8056996----T:  8057196 	 St: c138d7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8057196----T:  8057396 	 St: c13909c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8057396----T:  8057596 	 St: c138e240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8057596----T:  8057796 	 St: c1394d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8058652----T:  8058852 	 St: c0b9bb80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8058852----T:  8059052 	 St: c0ba3100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8059052----T:  8059252 	 St: c0ba6d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8059252----T:  8059452 	 St: c0bb81e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8059452----T:  8059652 	 St: c0bbd140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8059652----T:  8059852 	 St: c0bbfa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8059852----T:  8060052 	 St: c0bc1200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8060052----T:  8060252 	 St: c0bc3b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8060252----T:  8060452 	 St: c139bb80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8060452----T:  8060652 	 St: c0bd18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8060652----T:  8060852 	 St: c0bd2ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8060852----T:  8061052 	 St: c0bd4960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8061052----T:  8061252 	 St: c13a3100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8061252----T:  8061452 	 St: c13a6d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8061452----T:  8061652 	 St: c13b81e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8061652----T:  8061852 	 St: c13bd140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8061852----T:  8062052 	 St: c13bfa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8062052----T:  8062252 	 St: c13c1200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8062252----T:  8062452 	 St: c13c3b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8062452----T:  8062652 	 St: c13d18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8062652----T:  8062852 	 St: c13d2ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8062852----T:  8063052 	 St: c13d4960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8063052----T:  8068126 	 St: c0bc0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8068126----T:  8073200 	 St: c0bc8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8073200----T:  8073400 	 St: c13c7a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8073590----T:  8079551 	 St: c13c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8079551----T:  8079751 	 St: c0bedd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8079751----T:  8079951 	 St: c0be7020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8079951----T:  8080151 	 St: c0bec960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8080151----T:  8080351 	 St: c0bebea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8080351----T:  8080551 	 St: c13edd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8080551----T:  8080751 	 St: c13e7020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8080751----T:  8080951 	 St: c13ec960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8080951----T:  8081151 	 St: c13ebea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8081151----T:  8084237 	 St: c13ca000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8084237----T:  8086842 	 St: c13cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8086842----T:  8089642 	 St: c13ce000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8090456----T:  8090656 	 St: c0bff480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8090656----T:  8090856 	 St: c0bfafe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8091044----T:  8091244 	 St: c13ff480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8091245----T:  8091445 	 St: c13fafe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8315118----T:  8357492 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(28.611750)
F:  8357492----T:  8479052 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F:  8701203----T: 10350618 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(1113.717041)
F:  8702151----T:  8706370 	 St: c0400000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8706370----T:  8706570 	 St: c0417080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8706570----T:  8706770 	 St: c04238c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8706770----T:  8706970 	 St: c04231e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8706970----T:  8707170 	 St: c0426220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8707170----T:  8707370 	 St: c0424d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8707370----T:  8707570 	 St: c0c17080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8707570----T:  8707770 	 St: c0c238c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8707770----T:  8707970 	 St: c0c231e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8707970----T:  8708170 	 St: c0c26220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8708170----T:  8708370 	 St: c0c24d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8708370----T:  8714331 	 St: c0406000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8714331----T:  8722571 	 St: c0410000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8722571----T:  8725176 	 St: c041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8725176----T:  8729817 	 St: c0420000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  8729817----T:  8742705 	 St: c0427000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  8742705----T:  8742905 	 St: c0c26f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8742905----T:  8745991 	 St: c0440000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8745991----T:  8775774 	 St: c0443000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  8775774----T:  8779586 	 St: c0c00000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  8779586----T:  8782191 	 St: c0c05000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8782191----T:  8788152 	 St: c0c06000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8788152----T:  8795932 	 St: c0c10000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8795932----T:  8798537 	 St: c0c1e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8798537----T:  8801142 	 St: c0c1f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8801142----T:  8806657 	 St: c0c20000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  8806657----T:  8809743 	 St: c0c29000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8809743----T:  8812543 	 St: c0c2c000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8812543----T:  8817617 	 St: c0c2e000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8817617----T:  8820222 	 St: c0c36000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8820222----T:  8825296 	 St: c0c37000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8825296----T:  8827901 	 St: c0c3f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8827901----T:  8830987 	 St: c0c40000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8830987----T:  8860770 	 St: c0c43000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  8862500----T:  8862700 	 St: c0480120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8862700----T:  8867341 	 St: c0480000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  8867341----T:  8867541 	 St: c0c80120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8867541----T:  8933084 	 St: c0487000 Sz: 561152 	 Sm: 0 	 T: memcpy_h2d(44.255909)
F:  8933084----T:  8933284 	 St: c0c860e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8933284----T:  8941986 	 St: c0520000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8941986----T:  8950688 	 St: c0540000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8950688----T:  8959390 	 St: c0560000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8959390----T:  8968092 	 St: c0580000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8968092----T:  8976794 	 St: c05a0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8976794----T:  8985496 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8985496----T:  8994198 	 St: c05e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8994198----T:  9000159 	 St: c0c80000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9000159----T:  9027121 	 St: c0c8a000 Sz: 225280 	 Sm: 0 	 T: memcpy_h2d(18.205267)
F:  9027121----T:  9065370 	 St: c0cc1000 Sz: 323584 	 Sm: 0 	 T: memcpy_h2d(25.826469)
F:  9065370----T:  9074072 	 St: c0d20000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9074072----T:  9082774 	 St: c0d40000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9082774----T:  9091476 	 St: c0d60000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9091476----T:  9100178 	 St: c0d80000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9100178----T:  9108880 	 St: c0da0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9108880----T:  9117582 	 St: c0dc0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9117582----T:  9126284 	 St: c0de0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9131785----T:  9134871 	 St: c0600000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9134871----T:  9135071 	 St: c0613600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9135071----T:  9142393 	 St: c0603000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9142393----T:  9142593 	 St: c0e13600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9142593----T:  9146812 	 St: c0610000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9146812----T:  9160167 	 St: c0616000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  9160167----T:  9160367 	 St: c0e15100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9160367----T:  9191560 	 St: c0650000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  9191560----T:  9207723 	 St: c06a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  9207723----T:  9246442 	 St: c06d0000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  9246442----T:  9255144 	 St: c0730000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9255144----T:  9286337 	 St: c0750000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  9286337----T:  9332584 	 St: c07a0000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  9332584----T:  9335670 	 St: c0e00000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9335670----T:  9342992 	 St: c0e03000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9342992----T:  9351694 	 St: c0e10000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9351694----T:  9354494 	 St: c0e20000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9354494----T:  9357294 	 St: c0e22000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9357294----T:  9360724 	 St: c0e24000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9360724----T:  9363329 	 St: c0e28000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9363329----T:  9367548 	 St: c0e29000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9367548----T:  9370153 	 St: c0e2f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9370153----T:  9401346 	 St: c0e50000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  9401346----T:  9417509 	 St: c0ea0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  9417509----T:  9456228 	 St: c0ed0000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  9456228----T:  9464930 	 St: c0f30000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9464930----T:  9496123 	 St: c0f50000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  9496123----T:  9542370 	 St: c0fa0000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  9549856----T:  9550056 	 St: c0809e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9550056----T:  9550256 	 St: c0809b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9550256----T:  9550456 	 St: c0809c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9550456----T:  9550656 	 St: c080ad20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9550656----T:  9550856 	 St: c080f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9550856----T:  9551056 	 St: c1009e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9551056----T:  9551256 	 St: c1009b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9551256----T:  9551456 	 St: c1009c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9551456----T:  9551656 	 St: c100ad20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9551656----T:  9551856 	 St: c100f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9551856----T:  9555668 	 St: c0820000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9555668----T:  9562080 	 St: c0825000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9562080----T:  9562280 	 St: c10241a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9562280----T:  9562480 	 St: c1024560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9562480----T:  9571182 	 St: c0800000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9571182----T:  9574612 	 St: c0830000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9574612----T:  9581477 	 St: c0834000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9581477----T:  9605149 	 St: c0850000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  9605149----T:  9612014 	 St: c1020000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9612014----T:  9615444 	 St: c102c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9615444----T:  9624146 	 St: c1000000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9624146----T:  9626946 	 St: c1030000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9626946----T:  9629746 	 St: c1032000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9629746----T:  9636611 	 St: c1034000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9636611----T:  9660283 	 St: c1050000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  9661955----T:  9662155 	 St: c08803c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9662155----T:  9664760 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9664760----T:  9664960 	 St: c10803c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9664960----T:  9733327 	 St: c0881000 Sz: 585728 	 Sm: 0 	 T: memcpy_h2d(46.162727)
F:  9733327----T:  9733527 	 St: c1080c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9733527----T:  9794834 	 St: c0920000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  9794834----T:  9818506 	 St: c09c0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  9818506----T:  9821592 	 St: c1080000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9821592----T:  9832148 	 St: c1083000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  9832148----T:  9836789 	 St: c1097000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9836789----T:  9840601 	 St: c109e000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9840601----T:  9846562 	 St: c10a3000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9846562----T:  9849992 	 St: c10ad000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9849992----T:  9895768 	 St: c10b1000 Sz: 389120 	 Sm: 0 	 T: memcpy_h2d(30.908846)
F:  9895768----T:  9957075 	 St: c1120000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  9957075----T:  9980747 	 St: c11c0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  9986160----T:  9988960 	 St: c0a00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9988960----T: 10004186 	 St: c0a02000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 10004186----T: 10012888 	 St: c0a50000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10012888----T: 10044081 	 St: c0a70000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F: 10044081----T: 10052783 	 St: c0ac0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10052783----T: 10061485 	 St: c0ae0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10061485----T: 10070187 	 St: c0b00000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10070187----T: 10086350 	 St: c0b20000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 10086350----T: 10140126 	 St: c0b50000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F: 10140126----T: 10163798 	 St: c0bd0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 10163798----T: 10166598 	 St: c1200000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10166598----T: 10181824 	 St: c1202000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 10181824----T: 10190526 	 St: c1250000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10190526----T: 10221719 	 St: c1270000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F: 10221719----T: 10230421 	 St: c12c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10230421----T: 10239123 	 St: c12e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10239123----T: 10247825 	 St: c1300000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10247825----T: 10263988 	 St: c1320000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 10263988----T: 10317764 	 St: c1350000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F: 10317764----T: 10341436 	 St: c13d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 10572768----T: 10615858 	 	 	 Kl: 23 	 Sm: 0 	 T: kernel_launch(29.095205)
F: 10838008----T: 10872707 	 	 	 Kl: 24 	 Sm: 0 	 T: kernel_launch(23.429440)
F: 11094857----T: 11139199 	 	 	 Kl: 25 	 Sm: 0 	 T: kernel_launch(29.940580)
F: 11361349----T: 11401090 	 	 	 Kl: 26 	 Sm: 0 	 T: kernel_launch(26.833897)
F: 11623240----T: 11670382 	 	 	 Kl: 27 	 Sm: 0 	 T: kernel_launch(31.831196)
F: 11892532----T: 11942342 	 	 	 Kl: 28 	 Sm: 0 	 T: kernel_launch(33.632679)
F: 12164492----T: 12215399 	 	 	 Kl: 29 	 Sm: 0 	 T: kernel_launch(34.373398)
F: 12437549----T: 12505943 	 	 	 Kl: 30 	 Sm: 0 	 T: kernel_launch(46.180958)
F: 12728093----T: 12783120 	 	 	 Kl: 31 	 Sm: 0 	 T: kernel_launch(37.155300)
F: 12783120----T: 12904680 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F: 12904681----T: 12907286 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12904681----T: 12912921 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 12915526----T: 12918131 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12915526----T: 12923766 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 12926371----T: 12928976 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12926371----T: 12942066 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 12944671----T: 12947276 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12944671----T: 12975394 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 12977999----T: 12980604 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12977999----T: 13038835 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 13041440----T: 13044045 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13041440----T: 13162529 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 13165134----T: 13167739 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13165134----T: 13173374 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13175979----T: 13178584 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13175979----T: 13184219 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13186824----T: 13189429 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13186824----T: 13202519 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 13205124----T: 13207729 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13205124----T: 13235847 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 13238452----T: 13241057 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13238452----T: 13299288 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 13301893----T: 13304498 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13301893----T: 13422982 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 13425587----T: 13428192 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13425587----T: 13433827 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13436432----T: 13439037 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13436432----T: 13444672 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13447277----T: 13449882 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13447277----T: 13462972 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 13465577----T: 13468182 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13465577----T: 13496300 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 13498905----T: 13501510 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13498905----T: 13559741 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 13562346----T: 13564951 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13562346----T: 13683435 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 13686040----T: 13688645 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13686040----T: 13694280 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13696885----T: 13699490 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13696885----T: 13705125 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13707730----T: 13710335 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13707730----T: 13723425 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 13726030----T: 13728635 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13726030----T: 13756753 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 13759358----T: 13761963 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13759358----T: 13820194 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 13822799----T: 13825404 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13822799----T: 13943888 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 5531787(cycle), 3735.170166(us)
Tot_kernel_exec_time_and_fault_time: 15995052(cycle), 10800.169922(us)
Tot_memcpy_h2d_time: 3832024(cycle), 2587.457031(us)
Tot_memcpy_d2h_time: 486240(cycle), 328.318695(us)
Tot_memcpy_time: 4318264(cycle), 2915.775879(us)
Tot_devicesync_time: 1041812(cycle), 703.451721(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_dma_time: 480200(cycle), 324.240387(us)
Tot_memcpy_d2h_sync_wb_time: 1528052(cycle), 1031.770386(us)
GPGPU-Sim: *** exit detected ***
