# ru03588-CS330

Verlog Project of pipelined simplified risc v processor along with variouslabs of the course

# Credit
Shehryar Mughal
Rayyan ul Haq
