# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../design/sim/axi" \
"../../../../../../design/sim/axi/axi_slave_BFM.v" \
"../../../../../../design/src/sasanqua.v" \
"../../../../../../design/sim/axi/sync_fifo.v" \
"../../../../../../design/sim/sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
