// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
// Date        : Wed Jul 24 17:20:13 2024
// Host        : cr049.office.dreamchip.de running 64-bit Red Hat Enterprise Linux release 8.9 (Ootpa)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_neorv32_vivado_ip_0_0_sim_netlist.v
// Design      : design_1_neorv32_vivado_ip_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_neorv32_vivado_ip_0_0,neorv32_vivado_ip,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) 
(* x_core_info = "neorv32_vivado_ip,Vivado 2023.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clk,
    resetn,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_rready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    jtag_trst_i,
    jtag_tck_i,
    jtag_tdi_i,
    jtag_tdo_o,
    jtag_tms_i,
    gpio_o,
    gpio_i,
    uart0_txd_o,
    uart0_rxd_i,
    uart0_rts_o,
    uart0_cts_i,
    mtime_time_o,
    xirq_i,
    msw_irq_i,
    mext_irq_i);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF s0_axis:s1_axis:m_axi, ASSOCIATED_RESET resetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_clk_i, INSERT_VIP 0" *) input clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 resetn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME m_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_clk_i, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWPROT" *) output [2:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWREADY" *) input m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WDATA" *) output [31:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WSTRB" *) output [3:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WREADY" *) input m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARADDR" *) output [31:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARPROT" *) output [2:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARREADY" *) input m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RDATA" *) input [31:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RRESP" *) input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RREADY" *) output m_axi_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi BRESP" *) input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi BREADY" *) output m_axi_bready;
  input jtag_trst_i;
  input jtag_tck_i;
  input jtag_tdi_i;
  output jtag_tdo_o;
  input jtag_tms_i;
  output [63:0]gpio_o;
  input [63:0]gpio_i;
  output uart0_txd_o;
  input uart0_rxd_i;
  output uart0_rts_o;
  input uart0_cts_i;
  output [63:0]mtime_time_o;
  input [31:0]xirq_i;
  input msw_irq_i;
  input mext_irq_i;

  wire \<const0> ;
  wire clk;
  wire [63:0]gpio_i;
  wire [7:0]\^gpio_o ;
  wire jtag_tck_i;
  wire jtag_tdi_i;
  wire jtag_tdo_o;
  wire jtag_tms_i;
  wire jtag_trst_i;
  wire [31:0]\^m_axi_araddr ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [17:4]\^m_axi_awaddr ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire mext_irq_i;
  wire msw_irq_i;
  wire [63:0]mtime_time_o;
  wire resetn;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire [31:0]xirq_i;

  assign gpio_o[63] = \<const0> ;
  assign gpio_o[62] = \<const0> ;
  assign gpio_o[61] = \<const0> ;
  assign gpio_o[60] = \<const0> ;
  assign gpio_o[59] = \<const0> ;
  assign gpio_o[58] = \<const0> ;
  assign gpio_o[57] = \<const0> ;
  assign gpio_o[56] = \<const0> ;
  assign gpio_o[55] = \<const0> ;
  assign gpio_o[54] = \<const0> ;
  assign gpio_o[53] = \<const0> ;
  assign gpio_o[52] = \<const0> ;
  assign gpio_o[51] = \<const0> ;
  assign gpio_o[50] = \<const0> ;
  assign gpio_o[49] = \<const0> ;
  assign gpio_o[48] = \<const0> ;
  assign gpio_o[47] = \<const0> ;
  assign gpio_o[46] = \<const0> ;
  assign gpio_o[45] = \<const0> ;
  assign gpio_o[44] = \<const0> ;
  assign gpio_o[43] = \<const0> ;
  assign gpio_o[42] = \<const0> ;
  assign gpio_o[41] = \<const0> ;
  assign gpio_o[40] = \<const0> ;
  assign gpio_o[39] = \<const0> ;
  assign gpio_o[38] = \<const0> ;
  assign gpio_o[37] = \<const0> ;
  assign gpio_o[36] = \<const0> ;
  assign gpio_o[35] = \<const0> ;
  assign gpio_o[34] = \<const0> ;
  assign gpio_o[33] = \<const0> ;
  assign gpio_o[32] = \<const0> ;
  assign gpio_o[31] = \<const0> ;
  assign gpio_o[30] = \<const0> ;
  assign gpio_o[29] = \<const0> ;
  assign gpio_o[28] = \<const0> ;
  assign gpio_o[27] = \<const0> ;
  assign gpio_o[26] = \<const0> ;
  assign gpio_o[25] = \<const0> ;
  assign gpio_o[24] = \<const0> ;
  assign gpio_o[23] = \<const0> ;
  assign gpio_o[22] = \<const0> ;
  assign gpio_o[21] = \<const0> ;
  assign gpio_o[20] = \<const0> ;
  assign gpio_o[19] = \<const0> ;
  assign gpio_o[18] = \<const0> ;
  assign gpio_o[17] = \<const0> ;
  assign gpio_o[16] = \<const0> ;
  assign gpio_o[15] = \<const0> ;
  assign gpio_o[14] = \<const0> ;
  assign gpio_o[13] = \<const0> ;
  assign gpio_o[12] = \<const0> ;
  assign gpio_o[11] = \<const0> ;
  assign gpio_o[10] = \<const0> ;
  assign gpio_o[9] = \<const0> ;
  assign gpio_o[8] = \<const0> ;
  assign gpio_o[7:0] = \^gpio_o [7:0];
  assign m_axi_araddr[31:18] = \^m_axi_araddr [31:18];
  assign m_axi_araddr[17:14] = \^m_axi_awaddr [17:14];
  assign m_axi_araddr[13] = \^m_axi_araddr [13];
  assign m_axi_araddr[12] = \^m_axi_awaddr [12];
  assign m_axi_araddr[11:8] = \^m_axi_araddr [11:8];
  assign m_axi_araddr[7:4] = \^m_axi_awaddr [7:4];
  assign m_axi_araddr[3:0] = \^m_axi_araddr [3:0];
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_awaddr[31:18] = \^m_axi_araddr [31:18];
  assign m_axi_awaddr[17:14] = \^m_axi_awaddr [17:14];
  assign m_axi_awaddr[13] = \^m_axi_araddr [13];
  assign m_axi_awaddr[12] = \^m_axi_awaddr [12];
  assign m_axi_awaddr[11:8] = \^m_axi_araddr [11:8];
  assign m_axi_awaddr[7:4] = \^m_axi_awaddr [7:4];
  assign m_axi_awaddr[3:0] = \^m_axi_araddr [3:0];
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_vivado_ip U0
       (.clk(clk),
        .\dbus_req_o[ben] (m_axi_wstrb),
        .\dbus_req_o[data] (m_axi_wdata),
        .gpio_i(gpio_i[7:0]),
        .gpio_o(\^gpio_o ),
        .jtag_tck_i(jtag_tck_i),
        .jtag_tdi_i(jtag_tdi_i),
        .jtag_tdo_o(jtag_tdo_o),
        .jtag_tms_i(jtag_tms_i),
        .jtag_trst_i(jtag_trst_i),
        .m_axi_araddr({\^m_axi_araddr [31:18],\^m_axi_awaddr [17:14],\^m_axi_araddr [13],\^m_axi_awaddr [12],\^m_axi_araddr [11:8],\^m_axi_awaddr [7:4],\^m_axi_araddr [3:0]}),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .mext_irq_i(mext_irq_i),
        .msw_irq_i(msw_irq_i),
        .mtime_time_o(mtime_time_o),
        .resetn(resetn),
        .uart0_cts_i(uart0_cts_i),
        .uart0_rts_o(uart0_rts_o),
        .uart0_rxd_i(uart0_rxd_i),
        .uart0_txd_o(uart0_txd_o),
        .xirq_i(xirq_i[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_boot_rom
   (\boot_rsp[ack] ,
    DOADO,
    rdata_reg__0_0,
    \main_rsp[data] ,
    rdata_reg__0_1,
    rdata_reg__0_2,
    rden_reg_0,
    rdata_reg__0_3,
    rdata_reg__0_4,
    rdata_reg__0_5,
    rdata_reg__0_6,
    rden_reg_1,
    clk,
    rstn_sys,
    rdata_reg__0_7,
    addr,
    rden,
    rdata_reg,
    rden_0,
    \imem_ram.rdata_reg ,
    \rdata_o_reg[1] ,
    Q,
    \rdata_o_reg[4] ,
    \rdata_o_reg[1]_0 ,
    \rdata_o_reg[2] ,
    \rdata_o_reg[2]_0 ,
    \rdata_o_reg[2]_1 ,
    \rdata_o_reg[3] ,
    \rdata_o_reg[3]_0 ,
    \rdata_o_reg[4]_0 ,
    \rdata_o_reg[4]_1 );
  output \boot_rsp[ack] ;
  output [19:0]DOADO;
  output rdata_reg__0_0;
  output [3:0]\main_rsp[data] ;
  output rdata_reg__0_1;
  output rdata_reg__0_2;
  output rden_reg_0;
  output rdata_reg__0_3;
  output rdata_reg__0_4;
  output rdata_reg__0_5;
  output rdata_reg__0_6;
  input rden_reg_1;
  input clk;
  input rstn_sys;
  input [7:0]rdata_reg__0_7;
  input [1:0]addr;
  input rden;
  input [7:0]rdata_reg;
  input rden_0;
  input [5:0]\imem_ram.rdata_reg ;
  input \rdata_o_reg[1] ;
  input [3:0]Q;
  input [2:0]\rdata_o_reg[4] ;
  input \rdata_o_reg[1]_0 ;
  input \rdata_o_reg[2] ;
  input [0:0]\rdata_o_reg[2]_0 ;
  input \rdata_o_reg[2]_1 ;
  input \rdata_o_reg[3] ;
  input \rdata_o_reg[3]_0 ;
  input \rdata_o_reg[4]_0 ;
  input \rdata_o_reg[4]_1 ;

  wire [19:0]DOADO;
  wire [3:0]Q;
  wire [1:0]addr;
  wire \boot_rsp[ack] ;
  wire clk;
  wire [5:0]\imem_ram.rdata_reg ;
  wire [3:0]\main_rsp[data] ;
  wire \rdata_o_reg[1] ;
  wire \rdata_o_reg[1]_0 ;
  wire \rdata_o_reg[2] ;
  wire [0:0]\rdata_o_reg[2]_0 ;
  wire \rdata_o_reg[2]_1 ;
  wire \rdata_o_reg[3] ;
  wire \rdata_o_reg[3]_0 ;
  wire [2:0]\rdata_o_reg[4] ;
  wire \rdata_o_reg[4]_0 ;
  wire \rdata_o_reg[4]_1 ;
  wire [7:0]rdata_reg;
  wire [31:1]\^rdata_reg__0 ;
  wire rdata_reg__0_0;
  wire rdata_reg__0_1;
  wire rdata_reg__0_2;
  wire rdata_reg__0_3;
  wire rdata_reg__0_4;
  wire rdata_reg__0_5;
  wire rdata_reg__0_6;
  wire [7:0]rdata_reg__0_7;
  wire rden;
  wire rden_0;
  wire rden_reg_0;
  wire rden_reg_1;
  wire rstn_sys;
  wire NLW_rdata_reg__0_CASCADEOUTA_UNCONNECTED;
  wire NLW_rdata_reg__0_CASCADEOUTB_UNCONNECTED;
  wire NLW_rdata_reg__0_DBITERR_UNCONNECTED;
  wire NLW_rdata_reg__0_INJECTDBITERR_UNCONNECTED;
  wire NLW_rdata_reg__0_INJECTSBITERR_UNCONNECTED;
  wire NLW_rdata_reg__0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_rdata_reg__0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_rdata_reg__0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_rdata_reg__0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_rdata_reg__0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_rdata_reg__0_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_10 
       (.I0(\^rdata_reg__0 [17]),
        .I1(\boot_rsp[ack] ),
        .I2(rden_0),
        .I3(\imem_ram.rdata_reg [3]),
        .I4(rden),
        .I5(rdata_reg[3]),
        .O(rdata_reg__0_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_17 
       (.I0(\boot_rsp[ack] ),
        .I1(\^rdata_reg__0 [21]),
        .I2(rden),
        .I3(rdata_reg[4]),
        .I4(\imem_ram.rdata_reg [4]),
        .I5(rden_0),
        .O(rden_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2 
       (.I0(\rdata_o_reg[1] ),
        .I1(\^rdata_reg__0 [1]),
        .I2(\boot_rsp[ack] ),
        .I3(Q[0]),
        .I4(\rdata_o_reg[4] [0]),
        .I5(\rdata_o_reg[1]_0 ),
        .O(\main_rsp[data] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4 
       (.I0(\rdata_o_reg[3] ),
        .I1(\^rdata_reg__0 [3]),
        .I2(\boot_rsp[ack] ),
        .I3(Q[2]),
        .I4(\rdata_o_reg[4] [1]),
        .I5(\rdata_o_reg[3]_0 ),
        .O(\main_rsp[data] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 
       (.I0(\rdata_o_reg[2] ),
        .I1(\^rdata_reg__0 [2]),
        .I2(\boot_rsp[ack] ),
        .I3(Q[1]),
        .I4(\rdata_o_reg[2]_0 ),
        .I5(\rdata_o_reg[2]_1 ),
        .O(\main_rsp[data] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 
       (.I0(\rdata_o_reg[4]_0 ),
        .I1(\^rdata_reg__0 [4]),
        .I2(\boot_rsp[ack] ),
        .I3(Q[3]),
        .I4(\rdata_o_reg[4] [2]),
        .I5(\rdata_o_reg[4]_1 ),
        .O(\main_rsp[data] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_11 
       (.I0(\^rdata_reg__0 [15]),
        .I1(\boot_rsp[ack] ),
        .I2(rden_0),
        .I3(\imem_ram.rdata_reg [2]),
        .I4(rden),
        .I5(rdata_reg[2]),
        .O(rdata_reg__0_4));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_5__0 
       (.I0(\^rdata_reg__0 [29]),
        .I1(\boot_rsp[ack] ),
        .I2(rdata_reg[6]),
        .I3(rden),
        .O(rdata_reg__0_1));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_7 
       (.I0(\^rdata_reg__0 [28]),
        .I1(\boot_rsp[ack] ),
        .I2(rdata_reg[5]),
        .I3(rden),
        .O(rdata_reg__0_2));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_7__0 
       (.I0(\^rdata_reg__0 [13]),
        .I1(\boot_rsp[ack] ),
        .I2(rden_0),
        .I3(\imem_ram.rdata_reg [1]),
        .I4(rden),
        .I5(rdata_reg[1]),
        .O(rdata_reg__0_5));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_9 
       (.I0(\^rdata_reg__0 [31]),
        .I1(\boot_rsp[ack] ),
        .I2(rden),
        .I3(rdata_reg[7]),
        .I4(rden_0),
        .I5(\imem_ram.rdata_reg [5]),
        .O(rdata_reg__0_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_12__0 
       (.I0(\^rdata_reg__0 [9]),
        .I1(\boot_rsp[ack] ),
        .I2(rden_0),
        .I3(\imem_ram.rdata_reg [0]),
        .I4(rden),
        .I5(rdata_reg[0]),
        .O(rdata_reg__0_6));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h8000421730401073305090730E408093000000973000907380008093000020B7),
    .INIT_01(256'h000004130000039300000313FFC2F1937D82829380004297FFC271131E320213),
    .INIT_02(256'h00000B1300000A9300000A130000099300000913000008930000081300000493),
    .INIT_03(256'h00000F1300000E9300000E1300000D9300000D1300000C9300000C1300000B93),
    .INIT_04(256'h00C58E63F6C6869380004697F746061380004617F54585930000159700000F93),
    .INIT_05(256'hF487071380004717FEDFF06F004606130045859300E620230005A70300D65C63),
    .INIT_06(256'h054000EF0000059300000513FF5FF06F004707130007202300F7586380818793),
    .INIT_07(256'h0204166301F454133420247334041073FFDFF06F105000733405107330401073),
    .INIT_08(256'h3410247300040863FFD404130034741334A02473341410730044041334102473),
    .INIT_09(256'h0004A223800004B702912A23FC010113302000733400247334141073FFE40413),
    .INIT_0A(256'h03412423033126230321282302812C2302112E23FFFFD7B70007A023800007B7),
    .INIT_0B(256'hA087879301B1262301A1282301912A2301812C2301712E230361202303512223),
    .INIT_0C(256'hE080278380F0202310100793800020230007586300D79713E080278330579073),
    .INIT_0D(256'h20570713F007A62300006737F007A423F007A023FFFFF7B7060784632007F793),
    .INIT_0E(256'h0007A703FE06CCE3001716930007A7030007A623F0078793F007A423F0E7A023),
    .INIT_0F(256'h000016B700D7773343F68693FFFFE6B70007A70300E7A02300D76733002006B7),
    .INIT_10(256'hC0002623C0F0242300100793000508634A4000EF00E7A02300D7673360068693),
    .INIT_11(256'hA00606135FF7071300000793FFFF763700009737E00026835007A023FFFFF7B7),
    .INIT_12(256'hFC06869300679793000106B7FFF7879320F660633FE006130000071320D76063),
    .INIT_13(256'hE080278350F72023FFFFF7370017E79300E7E7B300D7F7B30187771300371713),
    .INIT_14(256'h40E7A42300275713E00027034007A2234007A023FFFFF7B70207586300F79713),
    .INIT_15(256'h6A0000EFD9850513FFFFD5373007A0730080079330479073080007934007A623),
    .INIT_16(256'hFFFFD537610000EFE000250368C000EFDD050513FFFFD537624000EFF1302573),
    .INIT_17(256'hFC002573664000EFDE050513FFFFD5375FC000EF30102573678000EFDD850513),
    .INIT_18(256'h5CC000EFFFFFD93700100413E0802503650000EFDE850513FFFFD5375E8000EF),
    .INIT_19(256'hFFFFD5375B0000EFFFC5751300A41533E0404503634000EFDF050513FFFFD537),
    .INIT_1A(256'h600000EFD9490513594000EFFFC5751300F41533E0504783618000EFDF850513),
    .INIT_1B(256'hE00024032B4000EF5E8000EFE0050513FFFFD53704075C6300F79713E0802783),
    .INIT_1C(256'h00E79713E080278300B404330089B43300A409B300341413500A0A13FFFFFA37),
    .INIT_1D(256'h5A0000EFE2C50513004A2783FFFFD5370C07506300F79713000A27830C075663),
    .INIT_1E(256'hFFFFDCB7FFFFDC37F6498993FFFFDAB7590000EFFFFFD9B7E38B0513FFFFDB37),
    .INIT_1F(256'hFE06DCE300F716930007A70350078793FFFFF7B7574000EFEB878513FFFFD7B7),
    .INIT_20(256'h20F4026303F00793548000EFD94905134C0000EF000405130FF474130047A403),
    .INIT_21(256'h000780670004278301340433002414131E87E263013007930FF47413F9B40413),
    .INIT_22(256'h001707130037D79300069863FFD6F693FFE70693DF9FF06F0017879300C686B3),
    .INIT_23(256'h00100513F33560E300B41463F285E4E31C0000EFFF5FF06F0017D793DEDFF06F),
    .INIT_24(256'hE38B051300028067FFFFC2B7041000EF000005134D4000EFD94905136FC000EF),
    .INIT_25(256'hFFFFD537000418630044A403F31FF06F6D0000EF00000513F3DFF06F4BC000EF),
    .INIT_26(256'h480000EFEE4C8513414000EF00040513490000EFEDCC0513FDDFF06FEC050513),
    .INIT_27(256'h0007A70350078793FFFFF7B746C000EFEFC50513FFFFD537404000EF00400537),
    .INIT_28(256'hECFA12E3079007933B8000EF000A05130FFA7A130047AA03FE06DCE300F71693),
    .INIT_29(256'h01045B93424000EFF0850513FFFFD537488000EF00300513000506632C4000EF),
    .INIT_2A(256'h000A0513104000EF0D800513170000EF244000EFFFF00D1300010DB700400A37),
    .INIT_2B(256'hFDAB98E301BA0A33FFFB8B93FE051CE300157513248000EF0E4000EF114000EF),
    .INIT_2C(256'h004A0A1301BA05330007A583000A079300CD8D9300000A1300000D1300400DB7),
    .INIT_2D(256'h00400537280000EF00400537AFE585934788D5B7FE8A64E3294000EF00BD0D33),
    .INIT_2E(256'hFFFFD537260000EF41A005B30085051300400537270000EF0045051300040593),
    .INIT_2F(256'hF1878513FFFFD7B7E8079CE30044A783EC1FF06F00100513EBDFF06FD7C50513),
    .INIT_30(256'hE75FF06F00100513E8DFF06FF28A8513000796632007F793E0802783EA1FF06F),
    .INIT_31(256'h0047A7030007A5030047A58340078793FFFFF7B7E79FF06FF3478513FFFFD7B7),
    .INIT_32(256'h80A022230000806700F72023FBF7F793000727838000071300008067FEE59AE3),
    .INIT_33(256'h0005041300812423FF010113000080670FF5751380402503FE07CEE380002783),
    .INIT_34(256'h0FF47513FC5FF0EF0FF5751300845513FD1FF0EF001126230FF5751301055513),
    .INIT_35(256'h000080670015751300F55513E0802503FB1FF06F0101011300C1208300812403),
    .INIT_36(256'h03212023FD0101130000806700F720230407E793F877F7930007278380000713),
    .INIT_37(256'h00050993028124230211262301512A2301412C2301312E2302912223FFFFF937),
    .INIT_38(256'hFE075CE300F797130009278304099A6300400A93500909130000049300058A13),
    .INIT_39(256'h02C12083FD549CE30014849300878023009787B300C107930FF4741300492403),
    .INIT_3A(256'h0301011301412A8301812A0301C12983020129030241248300C1250302812403),
    .INIT_3B(256'h00000513EFDFF0EF00040513EEDFF0EF009A043300300513F5DFF0EF00008067),
    .INIT_3C(256'h00600513F29FF0EF00112623FF010113F9DFF06FEC1FF0EF00050413EDDFF0EF),
    .INIT_3D(256'h00500513F09FF0EF00112E23FE010113E9DFF06F0101011300C12083EBDFF0EF),
    .INIT_3E(256'h0201011300C1250301C12083E79FF0EF00A12623E95FF0EF00000513E9DFF0EF),
    .INIT_3F(256'hF95FF0EFE51FF0EFE69FF0EF0AB00513ED5FF0EF00112623FF01011300008067),
    .INIT_40(256'hE2DFF0EFE45FF0EF00400513EB1FF0EF02078063FFF0051300257793FB1FF0EF),
    .INIT_41(256'h02812423FD010113000080670101011300C1208341F5551301E51513F91FF0EF),
    .INIT_42(256'h0000041300B126230005049301412C23032120230211262301312E2302912223),
    .INIT_43(256'hDE1FF0EF00200513E4DFF0EFF21FF0EF0007CA03008787B300C1079300400993),
    .INIT_44(256'h00157513F19FF0EFDB5FF0EFDCDFF0EF000A0513DEDFF0EF0009051300848933),
    .INIT_45(256'h01C1298302012903024124830281240302C12083FB341EE300140413FE051CE3),
    .INIT_46(256'hFE06CCE300A716930007A70350078793FFFFF7B7000080670301011301812A03),
    .INIT_47(256'h00812C2300112E23030005130005091301212823FE0101130000806700A7A223),
    .INIT_48(256'hFB44849301C00413FB9FF0EFFFFFD4B707800513FC5FF0EF0131262300912A23),
    .INIT_49(256'hFF3414E3F95FF0EFFFC404130007C50300F487B300F7F793008957B3FFC00993),
    .INIT_4A(256'hFF010113000080670201011300C1298301012903014124830181240301C12083),
    .INIT_4B(256'h001404130004448300A009130005041300912223001126230121202300812423),
    .INIT_4C(256'h01249663000080670101011300012903004124830081240300C1208300049E63),
    .INIT_4D(256'h0005041300812423FF010113FC9FF06FF21FF0EF00048513F29FF0EF00D00513),
    .INIT_4E(256'hFC450513008787B3FFFFD53700241793F91FF0EF00112623D3450513FFFFD537),
    .INIT_4F(256'hC0F024230010079300050863CC1FF0EF3007B07300800793F79FF0EF00F50533),
    .INIT_50(256'h02812E2304712023046122230451242304112623FB0101130000006FC0002623),
    .INIT_51(256'h01012E2302F1202302E1222302D1242302C1262302B1282302A12A2302912C23),
    .INIT_52(256'h00778793800007B7342024F301F1242301E1262301D1282301C12A2301112C23),
    .INIT_53(256'h00F79713E0802783C0F024230017C793C080278300050863C4DFF0EF0AF49263),
    .INIT_54(256'h00F537B300A785330027D793FFF00693FFFFF737E0002783BA9FF0EF02075A63),
    .INIT_55(256'h0481228304C1208303C124030000001340A7242340F7262300B787B340D72423),
    .INIT_56(256'h024127030281268302C126030301258303412503038124830401238304412303),
    .INIT_57(256'h0501011300812F8300C12F0301012E8301412E030181288301C1280302012783),
    .INIT_58(256'hE99FF0EF00100513000786630007A783800007B700F49C630070079330200073),
    .INIT_59(256'h00048513E25FF0EFD3C50513FFFFD5370407526300E79713E080278334102473),
    .INIT_5A(256'h34302573D75FF0EF02000513D99FF0EF00040513D85FF0EF02000513DA9FF0EF),
    .INIT_5B(256'hFD010113F3DFF06F3414107300440413DF1FF0EFD9450513FFFFD537D89FF0EF),
    .INIT_5C(256'h01312E230321202302912223021126230281242380000B370010079301612823),
    .INIT_5D(256'hD4850513FFFFD537020518630005041300FB20230171262301512A2301412C23),
    .INIT_5E(256'h0000051304F50663AFE787934788D7B7B0DFF0EF00040513004005B7D9DFF0EF),
    .INIT_5F(256'hD7450513FFFFD537CF5FF0EF00400537D71FF0EFD6850513FFFFD5370340006F),
    .INIT_60(256'hFA0504E3BCDFF0EFDA1FF0EF003005130007466300D79713E0802783D5DFF0EF),
    .INIT_61(256'h0085859300050993004005B7AA9FF0EF0004051300458593004005B7FF1FF06F),
    .INIT_62(256'h00CA8A930000049300000913FFC9FB9300050A1300400AB7A95FF0EF00040513),
    .INIT_63(256'hCE1FF0EFD7C50513FFFFD537FA0492E300200513014484B305791A63015905B3),
    .INIT_64(256'h01C129830201290302412483000B20230137A223800007B70281240302C12083),
    .INIT_65(256'hA1DFF0EF00040513000080670301011300C12B8301012B0301412A8301812A03),
    .INIT_66(256'h008007930081242300112623FF010113F95FF06F0049091300A484B300A92023),
    .INIT_67(256'h00040513C65FF0EFD8050513FFFFD537E040043700050463000004133007B073),
    .INIT_68(256'hC0002623C0002423000506639A1FF0EFC51FF0EFD9050513FFFFD537BE9FF0EF),
    .INIT_69(256'h5252450A00005F5252450A07000400E7FE074EE30007A70350078793FFFFF7B7),
    .INIT_6A(256'h6E69622E6578655F323376726F656E20676E697469617741000000204358455F),
    .INIT_6B(256'h00004B4F0000000A2E2E2E290000402820676E6964616F4C00000000202E2E2E),
    .INIT_6C(256'h454E203C3C0A0A0A0000000A0A2E2E2E000000206D6F726620676E69746F6F42),
    .INIT_6D(256'h312072614D203A56444C420A0A3E3E20726564616F6C746F6F4220323356524F),
    .INIT_6E(256'h00203A4153494D0A0020203A4B4C430A00000020203A5657480A343230322035),
    .INIT_6F(256'h00203A4D454D440A00203A4D454D490A0020203A434F530A00203A415349580A),
    .INIT_70(256'h742079656B20796E61207373657250202E7338206E6920746F6F626F7475410A),
    .INIT_71(256'h6C62616C6961764100000A0A2E646574726F62410000000A2E74726F6261206F),
    .INIT_72(256'h3A75200A74726174736552203A72200A706C6548203A68200A3A73444D432065),
    .INIT_73(256'h4C203A6C200A6873616C66206F742065726F7453203A73200A64616F6C705520),
    .INIT_74(256'h616C66206D6F726620746F6F42203A78200A6873616C66206D6F72662064616F),
    .INIT_75(256'h00203E3A444D430A0000000065747563657845203A65200A2950495828206873),
    .INIT_76(256'h74697257000000002E656C62616C6961766120656C6261747563657865206F4E),
    .INIT_77(256'h7928203F00002040206873616C6620495053206F742073657479622000002065),
    .INIT_78(256'h7563657865206F4E000000202E2E2E676E696873616C460A0000000020296E2F),
    .INIT_79(256'h4E206E61687065745320796200444D432064696C61766E4900002E656C626174),
    .INIT_7A(256'h726F656E2F676E69746C6F6E74732F6D6F632E6275687469670A676E69746C6F),
    .INIT_7B(256'hFFFFC610FFFFC610FFFFC610FFFFC49CFFFFC610FFFFC610FFFFC5F000323376),
    .INIT_7C(256'hFFFFC4B4FFFFC494FFFFC610FFFFC610FFFFC610FFFFC610FFFFC610FFFFC5E8),
    .INIT_7D(256'h626139383736353433323130FFFFC604FFFFC610FFFFC610FFFFC4A8FFFFC610),
    .INIT_7E(256'h00000000000000000048534C4600534B484300455A4953000045584566656463),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(0)) 
    rdata_reg__0
       (.ADDRARDADDR({1'b1,rdata_reg__0_7[7:5],addr[1],rdata_reg__0_7[4:0],addr[0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_rdata_reg__0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_rdata_reg__0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_rdata_reg__0_DBITERR_UNCONNECTED),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\^rdata_reg__0 [31],DOADO[19],\^rdata_reg__0 [29:28],DOADO[18:13],\^rdata_reg__0 [21],DOADO[12:10],\^rdata_reg__0 [17],DOADO[9],\^rdata_reg__0 [15],DOADO[8],\^rdata_reg__0 [13],DOADO[7:5],\^rdata_reg__0 [9],DOADO[4:1],\^rdata_reg__0 [4:1],DOADO[0]}),
        .DOBDO(NLW_rdata_reg__0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_rdata_reg__0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_rdata_reg__0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_rdata_reg__0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_rdata_reg__0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_rdata_reg__0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_rdata_reg__0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_rdata_reg__0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  FDCE rden_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rden_reg_1),
        .Q(\boot_rsp[ack] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_gateway
   (\main_rsp[err] ,
    \keeper_reg[busy]__0 ,
    wdata_i,
    \cpu_d_rsp[err] ,
    m_axi_rresp_1_sp_1,
    \keeper_reg[cnt][4]_0 ,
    port_sel_reg,
    clk,
    rstn_sys,
    \keeper_reg[err]_0 ,
    \keeper_reg[busy]_0 ,
    arbiter_err_reg,
    m_axi_rresp);
  output \main_rsp[err] ;
  output \keeper_reg[busy]__0 ;
  output [0:0]wdata_i;
  output \cpu_d_rsp[err] ;
  output m_axi_rresp_1_sp_1;
  output \keeper_reg[cnt][4]_0 ;
  input port_sel_reg;
  input clk;
  input rstn_sys;
  input \keeper_reg[err]_0 ;
  input \keeper_reg[busy]_0 ;
  input arbiter_err_reg;
  input [1:0]m_axi_rresp;

  wire arbiter_err_reg;
  wire clk;
  wire \cpu_d_rsp[err] ;
  wire \keeper[cnt][2]_i_1_n_0 ;
  wire \keeper[cnt][3]_i_1_n_0 ;
  wire \keeper[cnt][4]_i_1_n_0 ;
  wire \keeper_reg[busy]_0 ;
  wire \keeper_reg[busy]__0 ;
  wire [4:0]\keeper_reg[cnt] ;
  wire \keeper_reg[cnt][4]_0 ;
  wire \keeper_reg[err]_0 ;
  wire \keeper_reg[halt_n_0_] ;
  wire [1:0]m_axi_rresp;
  wire m_axi_rresp_1_sn_1;
  wire \main_rsp[err] ;
  wire [1:0]p_0_in;
  wire port_sel_reg;
  wire rstn_sys;
  wire [0:0]wdata_i;

  assign m_axi_rresp_1_sp_1 = m_axi_rresp_1_sn_1;
  LUT2 #(
    .INIT(4'h8)) 
    arbiter_err_i_1
       (.I0(\main_rsp[err] ),
        .I1(arbiter_err_reg),
        .O(\cpu_d_rsp[err] ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \keeper[cnt][0]_i_1 
       (.I0(\keeper_reg[busy]__0 ),
        .I1(\keeper_reg[cnt] [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \keeper[cnt][1]_i_1 
       (.I0(\keeper_reg[busy]__0 ),
        .I1(\keeper_reg[cnt] [1]),
        .I2(\keeper_reg[cnt] [0]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hE1FF)) 
    \keeper[cnt][2]_i_1 
       (.I0(\keeper_reg[cnt] [0]),
        .I1(\keeper_reg[cnt] [1]),
        .I2(\keeper_reg[cnt] [2]),
        .I3(\keeper_reg[busy]__0 ),
        .O(\keeper[cnt][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'hFE01FFFF)) 
    \keeper[cnt][3]_i_1 
       (.I0(\keeper_reg[cnt] [1]),
        .I1(\keeper_reg[cnt] [0]),
        .I2(\keeper_reg[cnt] [2]),
        .I3(\keeper_reg[cnt] [3]),
        .I4(\keeper_reg[busy]__0 ),
        .O(\keeper[cnt][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000100000000)) 
    \keeper[cnt][4]_i_1 
       (.I0(\keeper_reg[cnt] [2]),
        .I1(\keeper_reg[cnt] [0]),
        .I2(\keeper_reg[cnt] [1]),
        .I3(\keeper_reg[cnt] [3]),
        .I4(\keeper_reg[cnt] [4]),
        .I5(\keeper_reg[busy]__0 ),
        .O(\keeper[cnt][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \keeper[err]_i_3 
       (.I0(\keeper_reg[cnt] [4]),
        .I1(\keeper_reg[cnt] [2]),
        .I2(\keeper_reg[cnt] [0]),
        .I3(\keeper_reg[cnt] [1]),
        .I4(\keeper_reg[cnt] [3]),
        .I5(\keeper_reg[halt_n_0_] ),
        .O(\keeper_reg[cnt][4]_0 ));
  FDCE \keeper_reg[busy] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper_reg[busy]_0 ),
        .Q(\keeper_reg[busy]__0 ));
  FDCE \keeper_reg[cnt][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[0]),
        .Q(\keeper_reg[cnt] [0]));
  FDCE \keeper_reg[cnt][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[1]),
        .Q(\keeper_reg[cnt] [1]));
  FDCE \keeper_reg[cnt][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper[cnt][2]_i_1_n_0 ),
        .Q(\keeper_reg[cnt] [2]));
  FDCE \keeper_reg[cnt][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper[cnt][3]_i_1_n_0 ),
        .Q(\keeper_reg[cnt] [3]));
  FDCE \keeper_reg[cnt][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper[cnt][4]_i_1_n_0 ),
        .Q(\keeper_reg[cnt] [4]));
  FDCE \keeper_reg[err] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper_reg[err]_0 ),
        .Q(\main_rsp[err] ));
  FDCE \keeper_reg[halt] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(port_sel_reg),
        .Q(\keeper_reg[halt_n_0_] ));
  LUT2 #(
    .INIT(4'h2)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_5 
       (.I0(\main_rsp[err] ),
        .I1(arbiter_err_reg),
        .O(wdata_i));
  LUT2 #(
    .INIT(4'h1)) 
    pending_i_5
       (.I0(m_axi_rresp[1]),
        .I1(m_axi_rresp[0]),
        .O(m_axi_rresp_1_sn_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_switch
   (\arbiter_reg[b_req]__0 ,
    \FSM_onehot_arbiter_reg[state][2]_0 ,
    \FSM_onehot_arbiter_reg[state][2]_1 ,
    \cpu_d_rsp[ack] ,
    \FSM_onehot_arbiter_reg[state][2]_2 ,
    clk,
    rstn_sys,
    \arbiter_reg[b_req]0 ,
    \main_rsp[err] ,
    \FSM_onehot_arbiter_reg[state][2]_3 ,
    \keeper_reg[busy] ,
    misaligned,
    \ctrl_o[lsu_req] ,
    arbiter_err_reg,
    arbiter_err_reg_0,
    arbiter_err_reg_1);
  output \arbiter_reg[b_req]__0 ;
  output \FSM_onehot_arbiter_reg[state][2]_0 ;
  output [0:0]\FSM_onehot_arbiter_reg[state][2]_1 ;
  output \cpu_d_rsp[ack] ;
  output \FSM_onehot_arbiter_reg[state][2]_2 ;
  input clk;
  input rstn_sys;
  input \arbiter_reg[b_req]0 ;
  input \main_rsp[err] ;
  input \FSM_onehot_arbiter_reg[state][2]_3 ;
  input \keeper_reg[busy] ;
  input misaligned;
  input \ctrl_o[lsu_req] ;
  input arbiter_err_reg;
  input arbiter_err_reg_0;
  input arbiter_err_reg_1;

  wire \FSM_onehot_arbiter[state][1]_i_1_n_0 ;
  wire \FSM_onehot_arbiter[state][2]_i_1_n_0 ;
  wire \FSM_onehot_arbiter[state][2]_i_2_n_0 ;
  wire \FSM_onehot_arbiter_reg[state][2]_0 ;
  wire [0:0]\FSM_onehot_arbiter_reg[state][2]_1 ;
  wire \FSM_onehot_arbiter_reg[state][2]_2 ;
  wire \FSM_onehot_arbiter_reg[state][2]_3 ;
  wire arbiter_err_reg;
  wire arbiter_err_reg_0;
  wire arbiter_err_reg_1;
  wire \arbiter_reg[a_req]0 ;
  wire \arbiter_reg[a_req]__0 ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]__0 ;
  wire [0:0]\arbiter_reg[state] ;
  wire clk;
  wire \cpu_d_rsp[ack] ;
  wire \ctrl_o[lsu_req] ;
  wire \keeper_reg[busy] ;
  wire \m_axi_araddr[31]_INST_0_i_2_n_0 ;
  wire \main_rsp[err] ;
  wire misaligned;
  wire rstn_sys;

  LUT6 #(
    .INIT(64'h0000FFFF00AE0000)) 
    \FSM_onehot_arbiter[state][1]_i_1 
       (.I0(\arbiter_reg[a_req]__0 ),
        .I1(\ctrl_o[lsu_req] ),
        .I2(misaligned),
        .I3(\FSM_onehot_arbiter_reg[state][2]_1 ),
        .I4(\FSM_onehot_arbiter[state][2]_i_2_n_0 ),
        .I5(\arbiter_reg[state] ),
        .O(\FSM_onehot_arbiter[state][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF11010000)) 
    \FSM_onehot_arbiter[state][2]_i_1 
       (.I0(\arbiter_reg[state] ),
        .I1(\arbiter_reg[a_req]__0 ),
        .I2(\ctrl_o[lsu_req] ),
        .I3(misaligned),
        .I4(\FSM_onehot_arbiter[state][2]_i_2_n_0 ),
        .I5(\FSM_onehot_arbiter_reg[state][2]_1 ),
        .O(\FSM_onehot_arbiter[state][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEAAFEFE)) 
    \FSM_onehot_arbiter[state][2]_i_2 
       (.I0(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I1(\arbiter_reg[state] ),
        .I2(\FSM_onehot_arbiter_reg[state][2]_1 ),
        .I3(\main_rsp[err] ),
        .I4(\FSM_onehot_arbiter_reg[state][2]_3 ),
        .O(\FSM_onehot_arbiter[state][2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:001,busy_b:100,busy_a:010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_arbiter_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_arbiter[state][1]_i_1_n_0 ),
        .Q(\arbiter_reg[state] ));
  (* FSM_ENCODED_STATES = "iSTATE:001,busy_b:100,busy_a:010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_arbiter_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_arbiter[state][2]_i_1_n_0 ),
        .Q(\FSM_onehot_arbiter_reg[state][2]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_execute_engine[state][3]_i_12 
       (.I0(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_3 ),
        .O(\cpu_d_rsp[ack] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \arbiter[a_req]_i_1 
       (.I0(\arbiter_reg[a_req]__0 ),
        .I1(\ctrl_o[lsu_req] ),
        .I2(misaligned),
        .I3(\arbiter_reg[state] ),
        .O(\arbiter_reg[a_req]0 ));
  FDCE \arbiter_reg[a_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\arbiter_reg[a_req]0 ),
        .Q(\arbiter_reg[a_req]__0 ));
  FDCE \arbiter_reg[b_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\arbiter_reg[b_req]0 ),
        .Q(\arbiter_reg[b_req]__0 ));
  LUT6 #(
    .INIT(64'h4444444455555545)) 
    \m_axi_araddr[31]_INST_0_i_1 
       (.I0(\FSM_onehot_arbiter_reg[state][2]_1 ),
        .I1(\m_axi_araddr[31]_INST_0_i_2_n_0 ),
        .I2(arbiter_err_reg),
        .I3(arbiter_err_reg_0),
        .I4(arbiter_err_reg_1),
        .I5(\arbiter_reg[b_req]__0 ),
        .O(\FSM_onehot_arbiter_reg[state][2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hEEFE)) 
    \m_axi_araddr[31]_INST_0_i_2 
       (.I0(\arbiter_reg[state] ),
        .I1(\arbiter_reg[a_req]__0 ),
        .I2(\ctrl_o[lsu_req] ),
        .I3(misaligned),
        .O(\m_axi_araddr[31]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111010)) 
    m_axi_awvalid_INST_0_i_3
       (.I0(\FSM_onehot_arbiter_reg[state][2]_1 ),
        .I1(\arbiter_reg[state] ),
        .I2(\keeper_reg[busy] ),
        .I3(misaligned),
        .I4(\ctrl_o[lsu_req] ),
        .I5(\arbiter_reg[a_req]__0 ),
        .O(\FSM_onehot_arbiter_reg[state][2]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu
   (misaligned,
    m_axi_rready,
    \wb_core[we] ,
    pending_reg,
    \FSM_onehot_arbiter_reg[state][2] ,
    D,
    \mar_reg[3] ,
    \FSM_onehot_arbiter_reg[state][2]_0 ,
    \mar_reg[2] ,
    ADDRARDADDR,
    \mar_reg[2]_0 ,
    \mar_reg[9] ,
    \mar_reg[8] ,
    \mar_reg[8]_0 ,
    \mar_reg[2]_1 ,
    E,
    addr,
    \mar_reg[17] ,
    \mar_reg[2]_2 ,
    \mar_reg[4] ,
    \mar_reg[5] ,
    \mar_reg[1] ,
    \execute_engine_reg[ir] ,
    m_axi_wvalid,
    m_axi_awvalid,
    m_axi_arvalid,
    WEA,
    \bus_req_o_reg[ben][3] ,
    \bus_req_o_reg[ben][1] ,
    \bus_req_o_reg[ben][2] ,
    \bus_req_o_reg[ben][3]_0 ,
    rden0,
    \bus_req_o_reg[ben][3]_1 ,
    \imem_req[stb] ,
    \bus_req_o_reg[ben][3]_2 ,
    \bus_req_o_reg[ben][3]_3 ,
    \bus_req_o_reg[ben][3]_4 ,
    \bus_req_o_reg[ben][3]_5 ,
    \bus_req_o_reg[ben][3]_6 ,
    \bus_req_o_reg[ben][3]_7 ,
    \bus_req_o_reg[ben][3]_8 ,
    \bus_req_o_reg[ben][3]_9 ,
    \bus_req_o_reg[ben][3]_10 ,
    \bus_req_o_reg[ben][3]_11 ,
    \bus_req_o_reg[ben][3]_12 ,
    \bus_req_o_reg[ben][3]_13 ,
    \bus_req_o_reg[ben][3]_14 ,
    \bus_req_o_reg[ben][3]_15 ,
    \bus_req_o_reg[ben][3]_16 ,
    \bus_req_o_reg[ben][2]_0 ,
    \bus_req_o_reg[ben][2]_1 ,
    \bus_req_o_reg[ben][2]_2 ,
    \bus_req_o_reg[ben][2]_3 ,
    \bus_req_o_reg[ben][2]_4 ,
    \bus_req_o_reg[ben][2]_5 ,
    \bus_req_o_reg[ben][2]_6 ,
    \bus_req_o_reg[ben][2]_7 ,
    \bus_req_o_reg[ben][2]_8 ,
    \bus_req_o_reg[ben][2]_9 ,
    \bus_req_o_reg[ben][2]_10 ,
    \bus_req_o_reg[ben][2]_11 ,
    \bus_req_o_reg[ben][2]_12 ,
    \bus_req_o_reg[ben][2]_13 ,
    \bus_req_o_reg[ben][2]_14 ,
    \bus_req_o_reg[ben][2]_15 ,
    \bus_req_o_reg[ben][1]_0 ,
    \bus_req_o_reg[ben][1]_1 ,
    \bus_req_o_reg[ben][1]_2 ,
    \bus_req_o_reg[ben][1]_3 ,
    \bus_req_o_reg[ben][1]_4 ,
    \bus_req_o_reg[ben][1]_5 ,
    \bus_req_o_reg[ben][1]_6 ,
    \bus_req_o_reg[ben][1]_7 ,
    \bus_req_o_reg[ben][1]_8 ,
    \bus_req_o_reg[ben][1]_9 ,
    \bus_req_o_reg[ben][1]_10 ,
    \bus_req_o_reg[ben][1]_11 ,
    \bus_req_o_reg[ben][1]_12 ,
    \bus_req_o_reg[ben][1]_13 ,
    \bus_req_o_reg[ben][1]_14 ,
    \bus_req_o_reg[ben][1]_15 ,
    \bus_req_o_reg[ben][0] ,
    \bus_req_o_reg[ben][0]_0 ,
    \bus_req_o_reg[ben][0]_1 ,
    \bus_req_o_reg[ben][0]_2 ,
    \bus_req_o_reg[ben][0]_3 ,
    \bus_req_o_reg[ben][0]_4 ,
    \bus_req_o_reg[ben][0]_5 ,
    \bus_req_o_reg[ben][0]_6 ,
    \bus_req_o_reg[ben][0]_7 ,
    \bus_req_o_reg[ben][0]_8 ,
    \bus_req_o_reg[ben][0]_9 ,
    \bus_req_o_reg[ben][0]_10 ,
    \bus_req_o_reg[ben][0]_11 ,
    \bus_req_o_reg[ben][0]_12 ,
    \bus_req_o_reg[ben][0]_13 ,
    \bus_req_o_reg[ben][0]_14 ,
    \timeout_cnt_reg[6] ,
    m_axi_bresp_0_sp_1,
    \m_axi_bresp[0]_0 ,
    m_axi_awready_0,
    m_axi_wready_0,
    m_axi_arready_0,
    \bus_req_o_reg[data][0] ,
    \bus_req_o_reg[data][31] ,
    \mar_reg[3]_0 ,
    irq_active_reg,
    \w_pnt_reg[0] ,
    m_axi_bready,
    \debug_mode_enable.debug_ctrl_reg[running] ,
    \mar_reg[8]_1 ,
    \debug_mode_enable.debug_ctrl_reg[running]_0 ,
    \dci[exception_ack] ,
    \dci[execute_ack] ,
    \dci[resume_ack] ,
    \dci[halt_ack] ,
    p_21_in,
    \mar_reg[9]_0 ,
    \bus_req_o_reg[data][0]_0 ,
    \mar_reg[11] ,
    \iodev_req[12][stb] ,
    \fetch_engine_reg[pc][13] ,
    \bus_req_o_reg[rw] ,
    \iodev_req[3][stb] ,
    \dout_reg[7] ,
    \mar_reg[14] ,
    \r_pnt_reg[0] ,
    \fifo_read_sync.half_o_reg ,
    \iodev_req[10][stb] ,
    \mar_reg[8]_2 ,
    \mar_reg[8]_3 ,
    \iodev_req[11][stb] ,
    \FSM_onehot_arbiter_reg[state][2]_1 ,
    rden0_0,
    m_axi_araddr,
    \dci_reg[data_reg][5] ,
    \fetch_engine_reg[pc][15] ,
    \mar_reg[2]_3 ,
    port_sel_reg,
    \mar_reg[17]_0 ,
    \mar_reg[16] ,
    \arbiter_reg[b_req]0 ,
    \r_pnt_reg[1] ,
    \FSM_sequential_fetch_engine_reg[state][0] ,
    \w_pnt_reg[1] ,
    \bus_req_o_reg[data][31]_0 ,
    \mar_reg[8]_4 ,
    \ctrl_o[lsu_req] ,
    \w_pnt_reg[1]_0 ,
    clk,
    rstn_sys,
    \cpu_d_rsp[err] ,
    \cpu_d_rsp[ack] ,
    pending,
    rden_reg,
    Q,
    \bus_rsp_o[data][31]_i_2 ,
    \dm_ctrl_reg[pbuf_en]__0 ,
    \imem_ram.mem_ram_b1_reg_1_3 ,
    \rdata_o_reg[8] ,
    \rdata_o_reg[23] ,
    \axi_ctrl_reg[wdat_received] ,
    \axi_ctrl_reg[wadr_received] ,
    \axi_ctrl_reg[radr_received] ,
    pending_reg_0,
    pending_reg_1,
    m_axi_awready,
    m_axi_wready,
    m_axi_arready,
    p_3_in,
    irq_active_reg_0,
    firq_i,
    \w_pnt_reg[0]_0 ,
    \w_pnt_reg[0]_1 ,
    w_pnt,
    \bus_rsp_o_reg[data][19] ,
    \bus_rsp_o_reg[data][17] ,
    \bus_rsp_o_reg[data][16] ,
    \bus_rsp_o_reg[data][15] ,
    \bus_rsp_o_reg[data][5] ,
    \bus_rsp_o_reg[data][1] ,
    \dci_reg[data_reg][31] ,
    gpio_o,
    \bus_rsp_o_reg[data][7] ,
    r_pnt,
    cg_en_9,
    \bus_rsp_o_reg[data][7]_0 ,
    \ctrl_reg[hwfc_en]__0 ,
    \bus_rsp_o_reg[data][5]_0 ,
    \bus_rsp_o_reg[data][15]_0 ,
    \tx_fifo[avail] ,
    \bus_rsp_o_reg[data][31] ,
    \bus_rsp_o_reg[data][31]_0 ,
    \bus_rsp_o_reg[data][30] ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \tx_fifo[free] ,
    \rx_fifo[free] ,
    \rx_fifo[avail] ,
    \ctrl_reg[sim_mode]__0 ,
    \bus_rsp_o_reg[data][31]_1 ,
    \bus_rsp_o_reg[data][30]_0 ,
    \bus_rsp_o_reg[data][29] ,
    \bus_rsp_o_reg[data][28] ,
    \bus_rsp_o_reg[data][27] ,
    \bus_rsp_o_reg[data][26] ,
    \bus_rsp_o_reg[data][25] ,
    \bus_rsp_o_reg[data][24] ,
    \bus_rsp_o_reg[data][23] ,
    \bus_rsp_o_reg[data][22] ,
    \bus_rsp_o_reg[data][21] ,
    \bus_rsp_o_reg[data][20] ,
    \bus_rsp_o_reg[data][19]_0 ,
    \bus_rsp_o_reg[data][18] ,
    \bus_rsp_o_reg[data][17]_0 ,
    \bus_rsp_o_reg[data][16]_0 ,
    \bus_rsp_o_reg[data][15]_1 ,
    \bus_rsp_o_reg[data][14] ,
    \bus_rsp_o_reg[data][13] ,
    \bus_rsp_o_reg[data][12] ,
    \bus_rsp_o_reg[data][11] ,
    \bus_rsp_o_reg[data][10] ,
    \bus_rsp_o_reg[data][9] ,
    \bus_rsp_o_reg[data][8] ,
    \bus_rsp_o_reg[data][7]_1 ,
    \bus_rsp_o_reg[data][6] ,
    \bus_rsp_o_reg[data][5]_1 ,
    \bus_rsp_o_reg[data][4] ,
    \bus_rsp_o_reg[data][3] ,
    \bus_rsp_o_reg[data][2] ,
    \bus_rsp_o_reg[data][1]_0 ,
    \bus_rsp_o_reg[data][0] ,
    \bus_rsp_o_reg[data][31]_2 ,
    \bus_rsp_o[data][31]_i_2_0 ,
    \bus_rsp_o_reg[data][8]_0 ,
    \bus_rsp_o_reg[data][6]_0 ,
    \bus_rsp_o_reg[data][20]_0 ,
    \bus_rsp_o_reg[data][26]_0 ,
    \bus_rsp_o_reg[data][4]_0 ,
    \bus_rsp_o_reg[data][30]_1 ,
    \bus_rsp_o[data][27]_i_2 ,
    \bus_rsp_o_reg[data][28]_0 ,
    \bus_rsp_o_reg[data][29]_0 ,
    \bus_rsp_o_reg[data][0]_0 ,
    p_2_in,
    m_axi_bresp,
    m_axi_bvalid,
    pending_reg_2,
    m_axi_rvalid,
    \arbiter_reg[b_req] ,
    \arbiter_reg[b_req]__0 ,
    \dci_reg[data_reg][31]_0 ,
    \main_rsp[data] ,
    arbiter_req_reg,
    wdata_i,
    \trap_ctrl_reg[irq_pnd][2] ,
    mti_i,
    \main_rsp[err] ,
    \register_file_fpga.reg_file_reg_i_75 ,
    \csr_reg[we] ,
    p_3_in_1,
    \dm_reg_reg[halt_req]__0 );
  output misaligned;
  output m_axi_rready;
  output \wb_core[we] ;
  output pending_reg;
  output \FSM_onehot_arbiter_reg[state][2] ;
  output [5:0]D;
  output \mar_reg[3] ;
  output \FSM_onehot_arbiter_reg[state][2]_0 ;
  output \mar_reg[2] ;
  output [15:0]ADDRARDADDR;
  output \mar_reg[2]_0 ;
  output \mar_reg[9] ;
  output [1:0]\mar_reg[8] ;
  output \mar_reg[8]_0 ;
  output \mar_reg[2]_1 ;
  output [0:0]E;
  output [15:0]addr;
  output [9:0]\mar_reg[17] ;
  output \mar_reg[2]_2 ;
  output \mar_reg[4] ;
  output \mar_reg[5] ;
  output [0:0]\mar_reg[1] ;
  output [1:0]\execute_engine_reg[ir] ;
  output m_axi_wvalid;
  output m_axi_awvalid;
  output m_axi_arvalid;
  output [0:0]WEA;
  output [3:0]\bus_req_o_reg[ben][3] ;
  output [0:0]\bus_req_o_reg[ben][1] ;
  output [0:0]\bus_req_o_reg[ben][2] ;
  output [0:0]\bus_req_o_reg[ben][3]_0 ;
  output rden0;
  output [0:0]\bus_req_o_reg[ben][3]_1 ;
  output \imem_req[stb] ;
  output [0:0]\bus_req_o_reg[ben][3]_2 ;
  output [0:0]\bus_req_o_reg[ben][3]_3 ;
  output [0:0]\bus_req_o_reg[ben][3]_4 ;
  output [0:0]\bus_req_o_reg[ben][3]_5 ;
  output [0:0]\bus_req_o_reg[ben][3]_6 ;
  output [0:0]\bus_req_o_reg[ben][3]_7 ;
  output [0:0]\bus_req_o_reg[ben][3]_8 ;
  output [0:0]\bus_req_o_reg[ben][3]_9 ;
  output [0:0]\bus_req_o_reg[ben][3]_10 ;
  output [0:0]\bus_req_o_reg[ben][3]_11 ;
  output [0:0]\bus_req_o_reg[ben][3]_12 ;
  output [0:0]\bus_req_o_reg[ben][3]_13 ;
  output [0:0]\bus_req_o_reg[ben][3]_14 ;
  output [0:0]\bus_req_o_reg[ben][3]_15 ;
  output [0:0]\bus_req_o_reg[ben][3]_16 ;
  output [0:0]\bus_req_o_reg[ben][2]_0 ;
  output [0:0]\bus_req_o_reg[ben][2]_1 ;
  output [0:0]\bus_req_o_reg[ben][2]_2 ;
  output [0:0]\bus_req_o_reg[ben][2]_3 ;
  output [0:0]\bus_req_o_reg[ben][2]_4 ;
  output [0:0]\bus_req_o_reg[ben][2]_5 ;
  output [0:0]\bus_req_o_reg[ben][2]_6 ;
  output [0:0]\bus_req_o_reg[ben][2]_7 ;
  output [0:0]\bus_req_o_reg[ben][2]_8 ;
  output [0:0]\bus_req_o_reg[ben][2]_9 ;
  output [0:0]\bus_req_o_reg[ben][2]_10 ;
  output [0:0]\bus_req_o_reg[ben][2]_11 ;
  output [0:0]\bus_req_o_reg[ben][2]_12 ;
  output [0:0]\bus_req_o_reg[ben][2]_13 ;
  output [0:0]\bus_req_o_reg[ben][2]_14 ;
  output [0:0]\bus_req_o_reg[ben][2]_15 ;
  output [0:0]\bus_req_o_reg[ben][1]_0 ;
  output [0:0]\bus_req_o_reg[ben][1]_1 ;
  output [0:0]\bus_req_o_reg[ben][1]_2 ;
  output [0:0]\bus_req_o_reg[ben][1]_3 ;
  output [0:0]\bus_req_o_reg[ben][1]_4 ;
  output [0:0]\bus_req_o_reg[ben][1]_5 ;
  output [0:0]\bus_req_o_reg[ben][1]_6 ;
  output [0:0]\bus_req_o_reg[ben][1]_7 ;
  output [0:0]\bus_req_o_reg[ben][1]_8 ;
  output [0:0]\bus_req_o_reg[ben][1]_9 ;
  output [0:0]\bus_req_o_reg[ben][1]_10 ;
  output [0:0]\bus_req_o_reg[ben][1]_11 ;
  output [0:0]\bus_req_o_reg[ben][1]_12 ;
  output [0:0]\bus_req_o_reg[ben][1]_13 ;
  output [0:0]\bus_req_o_reg[ben][1]_14 ;
  output [0:0]\bus_req_o_reg[ben][1]_15 ;
  output [0:0]\bus_req_o_reg[ben][0] ;
  output [0:0]\bus_req_o_reg[ben][0]_0 ;
  output [0:0]\bus_req_o_reg[ben][0]_1 ;
  output [0:0]\bus_req_o_reg[ben][0]_2 ;
  output [0:0]\bus_req_o_reg[ben][0]_3 ;
  output [0:0]\bus_req_o_reg[ben][0]_4 ;
  output [0:0]\bus_req_o_reg[ben][0]_5 ;
  output [0:0]\bus_req_o_reg[ben][0]_6 ;
  output [0:0]\bus_req_o_reg[ben][0]_7 ;
  output [0:0]\bus_req_o_reg[ben][0]_8 ;
  output [0:0]\bus_req_o_reg[ben][0]_9 ;
  output [0:0]\bus_req_o_reg[ben][0]_10 ;
  output [0:0]\bus_req_o_reg[ben][0]_11 ;
  output [0:0]\bus_req_o_reg[ben][0]_12 ;
  output [0:0]\bus_req_o_reg[ben][0]_13 ;
  output [0:0]\bus_req_o_reg[ben][0]_14 ;
  output \timeout_cnt_reg[6] ;
  output m_axi_bresp_0_sp_1;
  output \m_axi_bresp[0]_0 ;
  output m_axi_awready_0;
  output m_axi_wready_0;
  output m_axi_arready_0;
  output \bus_req_o_reg[data][0] ;
  output [31:0]\bus_req_o_reg[data][31] ;
  output \mar_reg[3]_0 ;
  output irq_active_reg;
  output \w_pnt_reg[0] ;
  output m_axi_bready;
  output [31:0]\debug_mode_enable.debug_ctrl_reg[running] ;
  output \mar_reg[8]_1 ;
  output [0:0]\debug_mode_enable.debug_ctrl_reg[running]_0 ;
  output \dci[exception_ack] ;
  output \dci[execute_ack] ;
  output \dci[resume_ack] ;
  output \dci[halt_ack] ;
  output p_21_in;
  output \mar_reg[9]_0 ;
  output \bus_req_o_reg[data][0]_0 ;
  output \mar_reg[11] ;
  output \iodev_req[12][stb] ;
  output [9:0]\fetch_engine_reg[pc][13] ;
  output [0:0]\bus_req_o_reg[rw] ;
  output \iodev_req[3][stb] ;
  output [7:0]\dout_reg[7] ;
  output [2:0]\mar_reg[14] ;
  output [0:0]\r_pnt_reg[0] ;
  output [26:0]\fifo_read_sync.half_o_reg ;
  output \iodev_req[10][stb] ;
  output [31:0]\mar_reg[8]_2 ;
  output [0:0]\mar_reg[8]_3 ;
  output \iodev_req[11][stb] ;
  output \FSM_onehot_arbiter_reg[state][2]_1 ;
  output rden0_0;
  output [15:0]m_axi_araddr;
  output \dci_reg[data_reg][5] ;
  output [2:0]\fetch_engine_reg[pc][15] ;
  output \mar_reg[2]_3 ;
  output port_sel_reg;
  output \mar_reg[17]_0 ;
  output [1:0]\mar_reg[16] ;
  output \arbiter_reg[b_req]0 ;
  output \r_pnt_reg[1] ;
  output \FSM_sequential_fetch_engine_reg[state][0] ;
  output \w_pnt_reg[1] ;
  output [31:0]\bus_req_o_reg[data][31]_0 ;
  output [0:0]\mar_reg[8]_4 ;
  output \ctrl_o[lsu_req] ;
  output \w_pnt_reg[1]_0 ;
  input clk;
  input rstn_sys;
  input \cpu_d_rsp[err] ;
  input \cpu_d_rsp[ack] ;
  input pending;
  input rden_reg;
  input [20:0]Q;
  input [16:0]\bus_rsp_o[data][31]_i_2 ;
  input \dm_ctrl_reg[pbuf_en]__0 ;
  input \imem_ram.mem_ram_b1_reg_1_3 ;
  input \rdata_o_reg[8] ;
  input \rdata_o_reg[23] ;
  input \axi_ctrl_reg[wdat_received] ;
  input \axi_ctrl_reg[wadr_received] ;
  input \axi_ctrl_reg[radr_received] ;
  input pending_reg_0;
  input [0:0]pending_reg_1;
  input m_axi_awready;
  input m_axi_wready;
  input m_axi_arready;
  input [0:0]p_3_in;
  input irq_active_reg_0;
  input [2:0]firq_i;
  input \w_pnt_reg[0]_0 ;
  input \w_pnt_reg[0]_1 ;
  input w_pnt;
  input \bus_rsp_o_reg[data][19] ;
  input \bus_rsp_o_reg[data][17] ;
  input \bus_rsp_o_reg[data][16] ;
  input \bus_rsp_o_reg[data][15] ;
  input \bus_rsp_o_reg[data][5] ;
  input \bus_rsp_o_reg[data][1] ;
  input \dci_reg[data_reg][31] ;
  input [7:0]gpio_o;
  input [7:0]\bus_rsp_o_reg[data][7] ;
  input r_pnt;
  input cg_en_9;
  input [7:0]\bus_rsp_o_reg[data][7]_0 ;
  input \ctrl_reg[hwfc_en]__0 ;
  input [2:0]\bus_rsp_o_reg[data][5]_0 ;
  input [9:0]\bus_rsp_o_reg[data][15]_0 ;
  input \tx_fifo[avail] ;
  input \bus_rsp_o_reg[data][31] ;
  input \bus_rsp_o_reg[data][31]_0 ;
  input \bus_rsp_o_reg[data][30] ;
  input \ctrl_reg[irq_tx_nhalf]__0 ;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input \ctrl_reg[irq_rx_full]__0 ;
  input \ctrl_reg[irq_rx_half]__0 ;
  input \ctrl_reg[irq_rx_nempty]__0 ;
  input \tx_fifo[free] ;
  input \rx_fifo[free] ;
  input \rx_fifo[avail] ;
  input \ctrl_reg[sim_mode]__0 ;
  input \bus_rsp_o_reg[data][31]_1 ;
  input \bus_rsp_o_reg[data][30]_0 ;
  input \bus_rsp_o_reg[data][29] ;
  input \bus_rsp_o_reg[data][28] ;
  input \bus_rsp_o_reg[data][27] ;
  input \bus_rsp_o_reg[data][26] ;
  input \bus_rsp_o_reg[data][25] ;
  input \bus_rsp_o_reg[data][24] ;
  input \bus_rsp_o_reg[data][23] ;
  input \bus_rsp_o_reg[data][22] ;
  input \bus_rsp_o_reg[data][21] ;
  input \bus_rsp_o_reg[data][20] ;
  input \bus_rsp_o_reg[data][19]_0 ;
  input \bus_rsp_o_reg[data][18] ;
  input \bus_rsp_o_reg[data][17]_0 ;
  input \bus_rsp_o_reg[data][16]_0 ;
  input \bus_rsp_o_reg[data][15]_1 ;
  input \bus_rsp_o_reg[data][14] ;
  input \bus_rsp_o_reg[data][13] ;
  input \bus_rsp_o_reg[data][12] ;
  input \bus_rsp_o_reg[data][11] ;
  input \bus_rsp_o_reg[data][10] ;
  input \bus_rsp_o_reg[data][9] ;
  input \bus_rsp_o_reg[data][8] ;
  input \bus_rsp_o_reg[data][7]_1 ;
  input \bus_rsp_o_reg[data][6] ;
  input \bus_rsp_o_reg[data][5]_1 ;
  input \bus_rsp_o_reg[data][4] ;
  input \bus_rsp_o_reg[data][3] ;
  input \bus_rsp_o_reg[data][2] ;
  input \bus_rsp_o_reg[data][1]_0 ;
  input \bus_rsp_o_reg[data][0] ;
  input [22:0]\bus_rsp_o_reg[data][31]_2 ;
  input [9:0]\bus_rsp_o[data][31]_i_2_0 ;
  input \bus_rsp_o_reg[data][8]_0 ;
  input \bus_rsp_o_reg[data][6]_0 ;
  input \bus_rsp_o_reg[data][20]_0 ;
  input \bus_rsp_o_reg[data][26]_0 ;
  input \bus_rsp_o_reg[data][4]_0 ;
  input \bus_rsp_o_reg[data][30]_1 ;
  input \bus_rsp_o[data][27]_i_2 ;
  input \bus_rsp_o_reg[data][28]_0 ;
  input \bus_rsp_o_reg[data][29]_0 ;
  input \bus_rsp_o_reg[data][0]_0 ;
  input [0:0]p_2_in;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input pending_reg_2;
  input m_axi_rvalid;
  input [0:0]\arbiter_reg[b_req] ;
  input \arbiter_reg[b_req]__0 ;
  input [31:0]\dci_reg[data_reg][31]_0 ;
  input [31:0]\main_rsp[data] ;
  input arbiter_req_reg;
  input [0:0]wdata_i;
  input [1:0]\trap_ctrl_reg[irq_pnd][2] ;
  input mti_i;
  input \main_rsp[err] ;
  input \register_file_fpga.reg_file_reg_i_75 ;
  input \csr_reg[we] ;
  input [0:0]p_3_in_1;
  input \dm_reg_reg[halt_req]__0 ;

  wire [15:0]ADDRARDADDR;
  wire [5:0]D;
  wire [0:0]E;
  wire \FSM_onehot_arbiter_reg[state][2] ;
  wire \FSM_onehot_arbiter_reg[state][2]_0 ;
  wire \FSM_onehot_arbiter_reg[state][2]_1 ;
  wire \FSM_sequential_fetch_engine_reg[state][0] ;
  wire [20:0]Q;
  wire [0:0]WEA;
  wire [15:0]addr;
  wire [31:0]alu_add;
  wire [1:0]alu_cmp;
  wire [31:1]alu_res;
  wire arbiter_err;
  wire [0:0]\arbiter_reg[b_req] ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]__0 ;
  wire arbiter_req_reg;
  wire \axi_ctrl_reg[radr_received] ;
  wire \axi_ctrl_reg[wadr_received] ;
  wire \axi_ctrl_reg[wdat_received] ;
  wire [0:0]\bus_req_o_reg[ben][0] ;
  wire [0:0]\bus_req_o_reg[ben][0]_0 ;
  wire [0:0]\bus_req_o_reg[ben][0]_1 ;
  wire [0:0]\bus_req_o_reg[ben][0]_10 ;
  wire [0:0]\bus_req_o_reg[ben][0]_11 ;
  wire [0:0]\bus_req_o_reg[ben][0]_12 ;
  wire [0:0]\bus_req_o_reg[ben][0]_13 ;
  wire [0:0]\bus_req_o_reg[ben][0]_14 ;
  wire [0:0]\bus_req_o_reg[ben][0]_2 ;
  wire [0:0]\bus_req_o_reg[ben][0]_3 ;
  wire [0:0]\bus_req_o_reg[ben][0]_4 ;
  wire [0:0]\bus_req_o_reg[ben][0]_5 ;
  wire [0:0]\bus_req_o_reg[ben][0]_6 ;
  wire [0:0]\bus_req_o_reg[ben][0]_7 ;
  wire [0:0]\bus_req_o_reg[ben][0]_8 ;
  wire [0:0]\bus_req_o_reg[ben][0]_9 ;
  wire [0:0]\bus_req_o_reg[ben][1] ;
  wire [0:0]\bus_req_o_reg[ben][1]_0 ;
  wire [0:0]\bus_req_o_reg[ben][1]_1 ;
  wire [0:0]\bus_req_o_reg[ben][1]_10 ;
  wire [0:0]\bus_req_o_reg[ben][1]_11 ;
  wire [0:0]\bus_req_o_reg[ben][1]_12 ;
  wire [0:0]\bus_req_o_reg[ben][1]_13 ;
  wire [0:0]\bus_req_o_reg[ben][1]_14 ;
  wire [0:0]\bus_req_o_reg[ben][1]_15 ;
  wire [0:0]\bus_req_o_reg[ben][1]_2 ;
  wire [0:0]\bus_req_o_reg[ben][1]_3 ;
  wire [0:0]\bus_req_o_reg[ben][1]_4 ;
  wire [0:0]\bus_req_o_reg[ben][1]_5 ;
  wire [0:0]\bus_req_o_reg[ben][1]_6 ;
  wire [0:0]\bus_req_o_reg[ben][1]_7 ;
  wire [0:0]\bus_req_o_reg[ben][1]_8 ;
  wire [0:0]\bus_req_o_reg[ben][1]_9 ;
  wire [0:0]\bus_req_o_reg[ben][2] ;
  wire [0:0]\bus_req_o_reg[ben][2]_0 ;
  wire [0:0]\bus_req_o_reg[ben][2]_1 ;
  wire [0:0]\bus_req_o_reg[ben][2]_10 ;
  wire [0:0]\bus_req_o_reg[ben][2]_11 ;
  wire [0:0]\bus_req_o_reg[ben][2]_12 ;
  wire [0:0]\bus_req_o_reg[ben][2]_13 ;
  wire [0:0]\bus_req_o_reg[ben][2]_14 ;
  wire [0:0]\bus_req_o_reg[ben][2]_15 ;
  wire [0:0]\bus_req_o_reg[ben][2]_2 ;
  wire [0:0]\bus_req_o_reg[ben][2]_3 ;
  wire [0:0]\bus_req_o_reg[ben][2]_4 ;
  wire [0:0]\bus_req_o_reg[ben][2]_5 ;
  wire [0:0]\bus_req_o_reg[ben][2]_6 ;
  wire [0:0]\bus_req_o_reg[ben][2]_7 ;
  wire [0:0]\bus_req_o_reg[ben][2]_8 ;
  wire [0:0]\bus_req_o_reg[ben][2]_9 ;
  wire [3:0]\bus_req_o_reg[ben][3] ;
  wire [0:0]\bus_req_o_reg[ben][3]_0 ;
  wire [0:0]\bus_req_o_reg[ben][3]_1 ;
  wire [0:0]\bus_req_o_reg[ben][3]_10 ;
  wire [0:0]\bus_req_o_reg[ben][3]_11 ;
  wire [0:0]\bus_req_o_reg[ben][3]_12 ;
  wire [0:0]\bus_req_o_reg[ben][3]_13 ;
  wire [0:0]\bus_req_o_reg[ben][3]_14 ;
  wire [0:0]\bus_req_o_reg[ben][3]_15 ;
  wire [0:0]\bus_req_o_reg[ben][3]_16 ;
  wire [0:0]\bus_req_o_reg[ben][3]_2 ;
  wire [0:0]\bus_req_o_reg[ben][3]_3 ;
  wire [0:0]\bus_req_o_reg[ben][3]_4 ;
  wire [0:0]\bus_req_o_reg[ben][3]_5 ;
  wire [0:0]\bus_req_o_reg[ben][3]_6 ;
  wire [0:0]\bus_req_o_reg[ben][3]_7 ;
  wire [0:0]\bus_req_o_reg[ben][3]_8 ;
  wire [0:0]\bus_req_o_reg[ben][3]_9 ;
  wire \bus_req_o_reg[data][0] ;
  wire \bus_req_o_reg[data][0]_0 ;
  wire [31:0]\bus_req_o_reg[data][31] ;
  wire [31:0]\bus_req_o_reg[data][31]_0 ;
  wire [0:0]\bus_req_o_reg[rw] ;
  wire \bus_rsp_o[data][27]_i_2 ;
  wire [16:0]\bus_rsp_o[data][31]_i_2 ;
  wire [9:0]\bus_rsp_o[data][31]_i_2_0 ;
  wire \bus_rsp_o_reg[data][0] ;
  wire \bus_rsp_o_reg[data][0]_0 ;
  wire \bus_rsp_o_reg[data][10] ;
  wire \bus_rsp_o_reg[data][11] ;
  wire \bus_rsp_o_reg[data][12] ;
  wire \bus_rsp_o_reg[data][13] ;
  wire \bus_rsp_o_reg[data][14] ;
  wire \bus_rsp_o_reg[data][15] ;
  wire [9:0]\bus_rsp_o_reg[data][15]_0 ;
  wire \bus_rsp_o_reg[data][15]_1 ;
  wire \bus_rsp_o_reg[data][16] ;
  wire \bus_rsp_o_reg[data][16]_0 ;
  wire \bus_rsp_o_reg[data][17] ;
  wire \bus_rsp_o_reg[data][17]_0 ;
  wire \bus_rsp_o_reg[data][18] ;
  wire \bus_rsp_o_reg[data][19] ;
  wire \bus_rsp_o_reg[data][19]_0 ;
  wire \bus_rsp_o_reg[data][1] ;
  wire \bus_rsp_o_reg[data][1]_0 ;
  wire \bus_rsp_o_reg[data][20] ;
  wire \bus_rsp_o_reg[data][20]_0 ;
  wire \bus_rsp_o_reg[data][21] ;
  wire \bus_rsp_o_reg[data][22] ;
  wire \bus_rsp_o_reg[data][23] ;
  wire \bus_rsp_o_reg[data][24] ;
  wire \bus_rsp_o_reg[data][25] ;
  wire \bus_rsp_o_reg[data][26] ;
  wire \bus_rsp_o_reg[data][26]_0 ;
  wire \bus_rsp_o_reg[data][27] ;
  wire \bus_rsp_o_reg[data][28] ;
  wire \bus_rsp_o_reg[data][28]_0 ;
  wire \bus_rsp_o_reg[data][29] ;
  wire \bus_rsp_o_reg[data][29]_0 ;
  wire \bus_rsp_o_reg[data][2] ;
  wire \bus_rsp_o_reg[data][30] ;
  wire \bus_rsp_o_reg[data][30]_0 ;
  wire \bus_rsp_o_reg[data][30]_1 ;
  wire \bus_rsp_o_reg[data][31] ;
  wire \bus_rsp_o_reg[data][31]_0 ;
  wire \bus_rsp_o_reg[data][31]_1 ;
  wire [22:0]\bus_rsp_o_reg[data][31]_2 ;
  wire \bus_rsp_o_reg[data][3] ;
  wire \bus_rsp_o_reg[data][4] ;
  wire \bus_rsp_o_reg[data][4]_0 ;
  wire \bus_rsp_o_reg[data][5] ;
  wire [2:0]\bus_rsp_o_reg[data][5]_0 ;
  wire \bus_rsp_o_reg[data][5]_1 ;
  wire \bus_rsp_o_reg[data][6] ;
  wire \bus_rsp_o_reg[data][6]_0 ;
  wire [7:0]\bus_rsp_o_reg[data][7] ;
  wire [7:0]\bus_rsp_o_reg[data][7]_0 ;
  wire \bus_rsp_o_reg[data][7]_1 ;
  wire \bus_rsp_o_reg[data][8] ;
  wire \bus_rsp_o_reg[data][8]_0 ;
  wire \bus_rsp_o_reg[data][9] ;
  wire cg_en_9;
  wire clk;
  wire cp_valid_1;
  wire [31:0]\cpu_d_req[addr] ;
  wire \cpu_d_rsp[ack] ;
  wire \cpu_d_rsp[err] ;
  wire cpu_debug;
  wire [31:2]\cpu_i_req[addr] ;
  wire [31:0]csr_rdata;
  wire \csr_reg[we] ;
  wire [1:0]\ctrl[alu_cp_trig] ;
  wire [2:0]\ctrl[alu_op] ;
  wire \ctrl[alu_opa_mux] ;
  wire \ctrl[alu_unsigned] ;
  wire \ctrl[cpu_trap] ;
  wire [2:2]\ctrl[ir_funct3] ;
  wire \ctrl[lsu_mo_we] ;
  wire \ctrl[lsu_rw] ;
  wire [4:0]\ctrl[rf_rs2] ;
  wire \ctrl_nxt[rf_zero_we] ;
  wire \ctrl_o[lsu_req] ;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire \dci[exception_ack] ;
  wire \dci[execute_ack] ;
  wire \dci[halt_ack] ;
  wire \dci[resume_ack] ;
  wire \dci_reg[data_reg][31] ;
  wire [31:0]\dci_reg[data_reg][31]_0 ;
  wire \dci_reg[data_reg][5] ;
  wire [31:0]\debug_mode_enable.debug_ctrl_reg[running] ;
  wire [0:0]\debug_mode_enable.debug_ctrl_reg[running]_0 ;
  wire \dm_ctrl_reg[pbuf_en]__0 ;
  wire \dm_reg_reg[halt_req]__0 ;
  wire [7:0]\dout_reg[7] ;
  wire [1:0]\execute_engine_reg[ir] ;
  wire [31:1]\execute_engine_reg[link_pc] ;
  wire [9:0]\fetch_engine_reg[pc][13] ;
  wire [2:0]\fetch_engine_reg[pc][15] ;
  wire [26:0]\fifo_read_sync.half_o_reg ;
  wire [2:0]firq_i;
  wire [7:0]gpio_o;
  wire \imem_ram.mem_ram_b1_reg_1_3 ;
  wire \imem_req[stb] ;
  wire \iodev_req[10][stb] ;
  wire \iodev_req[11][stb] ;
  wire \iodev_req[12][stb] ;
  wire \iodev_req[3][stb] ;
  wire irq_active_reg;
  wire irq_active_reg_0;
  wire [15:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arready_0;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awready_0;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire \m_axi_bresp[0]_0 ;
  wire m_axi_bresp_0_sn_1;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire m_axi_wready_0;
  wire m_axi_wvalid;
  wire [31:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire \mar_reg[11] ;
  wire [2:0]\mar_reg[14] ;
  wire [1:0]\mar_reg[16] ;
  wire [9:0]\mar_reg[17] ;
  wire \mar_reg[17]_0 ;
  wire [0:0]\mar_reg[1] ;
  wire \mar_reg[2] ;
  wire \mar_reg[2]_0 ;
  wire \mar_reg[2]_1 ;
  wire \mar_reg[2]_2 ;
  wire \mar_reg[2]_3 ;
  wire \mar_reg[3] ;
  wire \mar_reg[3]_0 ;
  wire \mar_reg[4] ;
  wire \mar_reg[5] ;
  wire [1:0]\mar_reg[8] ;
  wire \mar_reg[8]_0 ;
  wire \mar_reg[8]_1 ;
  wire [31:0]\mar_reg[8]_2 ;
  wire [0:0]\mar_reg[8]_3 ;
  wire [0:0]\mar_reg[8]_4 ;
  wire \mar_reg[9] ;
  wire \mar_reg[9]_0 ;
  wire [31:0]mem_rdata;
  wire misaligned;
  wire mti_i;
  wire [32:0]\mul[add] ;
  wire neorv32_cpu_alu_inst_n_103;
  wire neorv32_cpu_alu_inst_n_104;
  wire neorv32_cpu_alu_inst_n_105;
  wire neorv32_cpu_alu_inst_n_106;
  wire neorv32_cpu_alu_inst_n_107;
  wire neorv32_cpu_alu_inst_n_108;
  wire neorv32_cpu_alu_inst_n_109;
  wire neorv32_cpu_alu_inst_n_110;
  wire neorv32_cpu_alu_inst_n_111;
  wire neorv32_cpu_alu_inst_n_112;
  wire neorv32_cpu_alu_inst_n_113;
  wire neorv32_cpu_alu_inst_n_114;
  wire neorv32_cpu_alu_inst_n_115;
  wire neorv32_cpu_alu_inst_n_116;
  wire neorv32_cpu_alu_inst_n_117;
  wire neorv32_cpu_alu_inst_n_118;
  wire neorv32_cpu_alu_inst_n_119;
  wire neorv32_cpu_alu_inst_n_120;
  wire neorv32_cpu_alu_inst_n_121;
  wire neorv32_cpu_alu_inst_n_122;
  wire neorv32_cpu_alu_inst_n_123;
  wire neorv32_cpu_alu_inst_n_124;
  wire neorv32_cpu_alu_inst_n_125;
  wire neorv32_cpu_alu_inst_n_126;
  wire neorv32_cpu_alu_inst_n_127;
  wire neorv32_cpu_alu_inst_n_128;
  wire neorv32_cpu_alu_inst_n_129;
  wire neorv32_cpu_alu_inst_n_130;
  wire neorv32_cpu_alu_inst_n_131;
  wire neorv32_cpu_alu_inst_n_132;
  wire neorv32_cpu_alu_inst_n_133;
  wire neorv32_cpu_alu_inst_n_134;
  wire neorv32_cpu_alu_inst_n_135;
  wire neorv32_cpu_alu_inst_n_136;
  wire neorv32_cpu_alu_inst_n_137;
  wire neorv32_cpu_alu_inst_n_138;
  wire neorv32_cpu_alu_inst_n_139;
  wire neorv32_cpu_alu_inst_n_140;
  wire neorv32_cpu_alu_inst_n_141;
  wire neorv32_cpu_alu_inst_n_142;
  wire neorv32_cpu_alu_inst_n_143;
  wire neorv32_cpu_alu_inst_n_144;
  wire neorv32_cpu_alu_inst_n_145;
  wire neorv32_cpu_alu_inst_n_146;
  wire neorv32_cpu_alu_inst_n_147;
  wire neorv32_cpu_alu_inst_n_148;
  wire neorv32_cpu_alu_inst_n_149;
  wire neorv32_cpu_alu_inst_n_150;
  wire neorv32_cpu_alu_inst_n_151;
  wire neorv32_cpu_alu_inst_n_152;
  wire neorv32_cpu_alu_inst_n_153;
  wire neorv32_cpu_alu_inst_n_154;
  wire neorv32_cpu_alu_inst_n_155;
  wire neorv32_cpu_alu_inst_n_156;
  wire neorv32_cpu_alu_inst_n_157;
  wire neorv32_cpu_alu_inst_n_158;
  wire neorv32_cpu_alu_inst_n_159;
  wire neorv32_cpu_alu_inst_n_160;
  wire neorv32_cpu_alu_inst_n_161;
  wire neorv32_cpu_alu_inst_n_162;
  wire neorv32_cpu_alu_inst_n_163;
  wire neorv32_cpu_alu_inst_n_164;
  wire neorv32_cpu_alu_inst_n_36;
  wire neorv32_cpu_alu_inst_n_37;
  wire neorv32_cpu_alu_inst_n_38;
  wire neorv32_cpu_alu_inst_n_39;
  wire neorv32_cpu_alu_inst_n_40;
  wire neorv32_cpu_alu_inst_n_41;
  wire neorv32_cpu_alu_inst_n_42;
  wire neorv32_cpu_alu_inst_n_43;
  wire neorv32_cpu_alu_inst_n_44;
  wire neorv32_cpu_alu_inst_n_45;
  wire neorv32_cpu_alu_inst_n_46;
  wire neorv32_cpu_alu_inst_n_47;
  wire neorv32_cpu_alu_inst_n_48;
  wire neorv32_cpu_alu_inst_n_49;
  wire neorv32_cpu_alu_inst_n_50;
  wire neorv32_cpu_alu_inst_n_51;
  wire neorv32_cpu_alu_inst_n_52;
  wire neorv32_cpu_alu_inst_n_53;
  wire neorv32_cpu_alu_inst_n_54;
  wire neorv32_cpu_alu_inst_n_55;
  wire neorv32_cpu_alu_inst_n_56;
  wire neorv32_cpu_alu_inst_n_57;
  wire neorv32_cpu_alu_inst_n_58;
  wire neorv32_cpu_alu_inst_n_59;
  wire neorv32_cpu_alu_inst_n_60;
  wire neorv32_cpu_alu_inst_n_61;
  wire neorv32_cpu_alu_inst_n_62;
  wire neorv32_cpu_alu_inst_n_63;
  wire neorv32_cpu_alu_inst_n_64;
  wire neorv32_cpu_alu_inst_n_65;
  wire neorv32_cpu_alu_inst_n_66;
  wire neorv32_cpu_alu_inst_n_67;
  wire neorv32_cpu_alu_inst_n_68;
  wire neorv32_cpu_alu_inst_n_69;
  wire neorv32_cpu_alu_inst_n_70;
  wire neorv32_cpu_control_inst_n_102;
  wire neorv32_cpu_control_inst_n_117;
  wire neorv32_cpu_control_inst_n_118;
  wire neorv32_cpu_control_inst_n_119;
  wire neorv32_cpu_control_inst_n_120;
  wire neorv32_cpu_control_inst_n_121;
  wire neorv32_cpu_control_inst_n_122;
  wire neorv32_cpu_control_inst_n_157;
  wire neorv32_cpu_control_inst_n_158;
  wire neorv32_cpu_control_inst_n_159;
  wire neorv32_cpu_control_inst_n_16;
  wire neorv32_cpu_control_inst_n_160;
  wire neorv32_cpu_control_inst_n_161;
  wire neorv32_cpu_control_inst_n_162;
  wire neorv32_cpu_control_inst_n_163;
  wire neorv32_cpu_control_inst_n_164;
  wire neorv32_cpu_control_inst_n_165;
  wire neorv32_cpu_control_inst_n_166;
  wire neorv32_cpu_control_inst_n_167;
  wire neorv32_cpu_control_inst_n_168;
  wire neorv32_cpu_control_inst_n_169;
  wire neorv32_cpu_control_inst_n_17;
  wire neorv32_cpu_control_inst_n_170;
  wire neorv32_cpu_control_inst_n_171;
  wire neorv32_cpu_control_inst_n_172;
  wire neorv32_cpu_control_inst_n_173;
  wire neorv32_cpu_control_inst_n_174;
  wire neorv32_cpu_control_inst_n_175;
  wire neorv32_cpu_control_inst_n_176;
  wire neorv32_cpu_control_inst_n_177;
  wire neorv32_cpu_control_inst_n_178;
  wire neorv32_cpu_control_inst_n_179;
  wire neorv32_cpu_control_inst_n_18;
  wire neorv32_cpu_control_inst_n_180;
  wire neorv32_cpu_control_inst_n_181;
  wire neorv32_cpu_control_inst_n_182;
  wire neorv32_cpu_control_inst_n_183;
  wire neorv32_cpu_control_inst_n_184;
  wire neorv32_cpu_control_inst_n_185;
  wire neorv32_cpu_control_inst_n_186;
  wire neorv32_cpu_control_inst_n_187;
  wire neorv32_cpu_control_inst_n_188;
  wire neorv32_cpu_control_inst_n_19;
  wire neorv32_cpu_control_inst_n_191;
  wire neorv32_cpu_control_inst_n_192;
  wire neorv32_cpu_control_inst_n_193;
  wire neorv32_cpu_control_inst_n_194;
  wire neorv32_cpu_control_inst_n_195;
  wire neorv32_cpu_control_inst_n_196;
  wire neorv32_cpu_control_inst_n_197;
  wire neorv32_cpu_control_inst_n_198;
  wire neorv32_cpu_control_inst_n_199;
  wire neorv32_cpu_control_inst_n_20;
  wire neorv32_cpu_control_inst_n_200;
  wire neorv32_cpu_control_inst_n_201;
  wire neorv32_cpu_control_inst_n_202;
  wire neorv32_cpu_control_inst_n_203;
  wire neorv32_cpu_control_inst_n_204;
  wire neorv32_cpu_control_inst_n_205;
  wire neorv32_cpu_control_inst_n_206;
  wire neorv32_cpu_control_inst_n_207;
  wire neorv32_cpu_control_inst_n_208;
  wire neorv32_cpu_control_inst_n_209;
  wire neorv32_cpu_control_inst_n_21;
  wire neorv32_cpu_control_inst_n_210;
  wire neorv32_cpu_control_inst_n_211;
  wire neorv32_cpu_control_inst_n_212;
  wire neorv32_cpu_control_inst_n_213;
  wire neorv32_cpu_control_inst_n_214;
  wire neorv32_cpu_control_inst_n_215;
  wire neorv32_cpu_control_inst_n_216;
  wire neorv32_cpu_control_inst_n_217;
  wire neorv32_cpu_control_inst_n_218;
  wire neorv32_cpu_control_inst_n_219;
  wire neorv32_cpu_control_inst_n_22;
  wire neorv32_cpu_control_inst_n_220;
  wire neorv32_cpu_control_inst_n_221;
  wire neorv32_cpu_control_inst_n_222;
  wire neorv32_cpu_control_inst_n_223;
  wire neorv32_cpu_control_inst_n_224;
  wire neorv32_cpu_control_inst_n_225;
  wire neorv32_cpu_control_inst_n_226;
  wire neorv32_cpu_control_inst_n_227;
  wire neorv32_cpu_control_inst_n_228;
  wire neorv32_cpu_control_inst_n_229;
  wire neorv32_cpu_control_inst_n_230;
  wire neorv32_cpu_control_inst_n_231;
  wire neorv32_cpu_control_inst_n_232;
  wire neorv32_cpu_control_inst_n_233;
  wire neorv32_cpu_control_inst_n_234;
  wire neorv32_cpu_control_inst_n_235;
  wire neorv32_cpu_control_inst_n_236;
  wire neorv32_cpu_control_inst_n_237;
  wire neorv32_cpu_control_inst_n_238;
  wire neorv32_cpu_control_inst_n_239;
  wire neorv32_cpu_control_inst_n_240;
  wire neorv32_cpu_control_inst_n_241;
  wire neorv32_cpu_control_inst_n_242;
  wire neorv32_cpu_control_inst_n_243;
  wire neorv32_cpu_control_inst_n_244;
  wire neorv32_cpu_control_inst_n_245;
  wire neorv32_cpu_control_inst_n_246;
  wire neorv32_cpu_control_inst_n_247;
  wire neorv32_cpu_control_inst_n_248;
  wire neorv32_cpu_control_inst_n_249;
  wire neorv32_cpu_control_inst_n_250;
  wire neorv32_cpu_control_inst_n_251;
  wire neorv32_cpu_control_inst_n_252;
  wire neorv32_cpu_control_inst_n_253;
  wire neorv32_cpu_control_inst_n_254;
  wire neorv32_cpu_control_inst_n_255;
  wire neorv32_cpu_control_inst_n_256;
  wire neorv32_cpu_control_inst_n_291;
  wire neorv32_cpu_control_inst_n_292;
  wire neorv32_cpu_control_inst_n_293;
  wire neorv32_cpu_control_inst_n_296;
  wire neorv32_cpu_control_inst_n_297;
  wire neorv32_cpu_control_inst_n_298;
  wire neorv32_cpu_control_inst_n_299;
  wire neorv32_cpu_control_inst_n_300;
  wire neorv32_cpu_control_inst_n_301;
  wire neorv32_cpu_control_inst_n_302;
  wire neorv32_cpu_control_inst_n_303;
  wire neorv32_cpu_control_inst_n_304;
  wire neorv32_cpu_control_inst_n_305;
  wire neorv32_cpu_control_inst_n_306;
  wire neorv32_cpu_control_inst_n_307;
  wire neorv32_cpu_control_inst_n_308;
  wire neorv32_cpu_control_inst_n_309;
  wire neorv32_cpu_control_inst_n_310;
  wire neorv32_cpu_control_inst_n_311;
  wire neorv32_cpu_control_inst_n_312;
  wire neorv32_cpu_control_inst_n_313;
  wire neorv32_cpu_control_inst_n_314;
  wire neorv32_cpu_control_inst_n_315;
  wire neorv32_cpu_control_inst_n_316;
  wire neorv32_cpu_control_inst_n_317;
  wire neorv32_cpu_control_inst_n_318;
  wire neorv32_cpu_control_inst_n_319;
  wire neorv32_cpu_control_inst_n_320;
  wire neorv32_cpu_control_inst_n_321;
  wire neorv32_cpu_control_inst_n_322;
  wire neorv32_cpu_control_inst_n_323;
  wire neorv32_cpu_control_inst_n_324;
  wire neorv32_cpu_control_inst_n_325;
  wire neorv32_cpu_control_inst_n_326;
  wire neorv32_cpu_control_inst_n_327;
  wire neorv32_cpu_control_inst_n_328;
  wire neorv32_cpu_control_inst_n_329;
  wire neorv32_cpu_control_inst_n_330;
  wire neorv32_cpu_control_inst_n_331;
  wire neorv32_cpu_control_inst_n_332;
  wire neorv32_cpu_control_inst_n_333;
  wire neorv32_cpu_control_inst_n_334;
  wire neorv32_cpu_control_inst_n_335;
  wire neorv32_cpu_control_inst_n_336;
  wire neorv32_cpu_control_inst_n_337;
  wire neorv32_cpu_control_inst_n_338;
  wire neorv32_cpu_control_inst_n_339;
  wire neorv32_cpu_control_inst_n_340;
  wire neorv32_cpu_control_inst_n_341;
  wire neorv32_cpu_control_inst_n_342;
  wire neorv32_cpu_control_inst_n_343;
  wire neorv32_cpu_control_inst_n_344;
  wire neorv32_cpu_control_inst_n_345;
  wire neorv32_cpu_control_inst_n_346;
  wire neorv32_cpu_control_inst_n_347;
  wire neorv32_cpu_control_inst_n_348;
  wire neorv32_cpu_control_inst_n_349;
  wire neorv32_cpu_control_inst_n_350;
  wire neorv32_cpu_control_inst_n_351;
  wire neorv32_cpu_control_inst_n_352;
  wire neorv32_cpu_control_inst_n_353;
  wire neorv32_cpu_control_inst_n_354;
  wire neorv32_cpu_control_inst_n_355;
  wire neorv32_cpu_control_inst_n_356;
  wire neorv32_cpu_control_inst_n_357;
  wire neorv32_cpu_control_inst_n_358;
  wire neorv32_cpu_control_inst_n_359;
  wire neorv32_cpu_control_inst_n_360;
  wire neorv32_cpu_control_inst_n_361;
  wire neorv32_cpu_control_inst_n_57;
  wire neorv32_cpu_control_inst_n_58;
  wire neorv32_cpu_control_inst_n_69;
  wire [1:0]\neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[cnt] ;
  wire neorv32_cpu_lsu_inst_n_2;
  wire neorv32_cpu_regfile_inst_n_100;
  wire neorv32_cpu_regfile_inst_n_101;
  wire neorv32_cpu_regfile_inst_n_102;
  wire neorv32_cpu_regfile_inst_n_103;
  wire neorv32_cpu_regfile_inst_n_104;
  wire neorv32_cpu_regfile_inst_n_105;
  wire neorv32_cpu_regfile_inst_n_106;
  wire neorv32_cpu_regfile_inst_n_107;
  wire neorv32_cpu_regfile_inst_n_108;
  wire neorv32_cpu_regfile_inst_n_109;
  wire neorv32_cpu_regfile_inst_n_110;
  wire neorv32_cpu_regfile_inst_n_111;
  wire neorv32_cpu_regfile_inst_n_112;
  wire neorv32_cpu_regfile_inst_n_113;
  wire neorv32_cpu_regfile_inst_n_114;
  wire neorv32_cpu_regfile_inst_n_115;
  wire neorv32_cpu_regfile_inst_n_116;
  wire neorv32_cpu_regfile_inst_n_117;
  wire neorv32_cpu_regfile_inst_n_118;
  wire neorv32_cpu_regfile_inst_n_119;
  wire neorv32_cpu_regfile_inst_n_120;
  wire neorv32_cpu_regfile_inst_n_121;
  wire neorv32_cpu_regfile_inst_n_124;
  wire neorv32_cpu_regfile_inst_n_64;
  wire neorv32_cpu_regfile_inst_n_65;
  wire neorv32_cpu_regfile_inst_n_66;
  wire neorv32_cpu_regfile_inst_n_67;
  wire neorv32_cpu_regfile_inst_n_68;
  wire neorv32_cpu_regfile_inst_n_69;
  wire neorv32_cpu_regfile_inst_n_70;
  wire neorv32_cpu_regfile_inst_n_71;
  wire neorv32_cpu_regfile_inst_n_72;
  wire neorv32_cpu_regfile_inst_n_73;
  wire neorv32_cpu_regfile_inst_n_74;
  wire neorv32_cpu_regfile_inst_n_75;
  wire neorv32_cpu_regfile_inst_n_76;
  wire neorv32_cpu_regfile_inst_n_77;
  wire neorv32_cpu_regfile_inst_n_78;
  wire neorv32_cpu_regfile_inst_n_79;
  wire neorv32_cpu_regfile_inst_n_80;
  wire neorv32_cpu_regfile_inst_n_81;
  wire neorv32_cpu_regfile_inst_n_82;
  wire neorv32_cpu_regfile_inst_n_83;
  wire neorv32_cpu_regfile_inst_n_84;
  wire neorv32_cpu_regfile_inst_n_85;
  wire neorv32_cpu_regfile_inst_n_86;
  wire neorv32_cpu_regfile_inst_n_87;
  wire neorv32_cpu_regfile_inst_n_88;
  wire neorv32_cpu_regfile_inst_n_90;
  wire neorv32_cpu_regfile_inst_n_91;
  wire neorv32_cpu_regfile_inst_n_92;
  wire neorv32_cpu_regfile_inst_n_93;
  wire neorv32_cpu_regfile_inst_n_94;
  wire neorv32_cpu_regfile_inst_n_95;
  wire neorv32_cpu_regfile_inst_n_96;
  wire neorv32_cpu_regfile_inst_n_97;
  wire neorv32_cpu_regfile_inst_n_98;
  wire neorv32_cpu_regfile_inst_n_99;
  wire [0:0]opa;
  wire [4:0]opa_addr;
  wire [1:0]p_0_in;
  wire [30:16]p_0_in_0;
  wire p_21_in;
  wire [0:0]p_2_in;
  wire [0:0]p_3_in;
  wire [0:0]p_3_in_1;
  wire p_8_in;
  wire pending;
  wire pending_reg;
  wire pending_reg_0;
  wire [0:0]pending_reg_1;
  wire pending_reg_2;
  wire port_sel_reg;
  wire r_pnt;
  wire [0:0]\r_pnt_reg[0] ;
  wire \r_pnt_reg[1] ;
  wire \rdata_o_reg[23] ;
  wire \rdata_o_reg[8] ;
  wire rden0;
  wire rden0_0;
  wire rden_reg;
  wire \register_file_fpga.reg_file_reg_i_75 ;
  wire [31:0]rf_wdata;
  wire rf_we;
  wire [31:0]rs1;
  wire [31:0]rs2;
  wire rstn_sys;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire [31:0]\serial_shifter.shifter_reg[sreg] ;
  wire \timeout_cnt_reg[6] ;
  wire [1:0]\trap_ctrl_reg[irq_pnd][2] ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire w_pnt;
  wire \w_pnt_reg[0] ;
  wire \w_pnt_reg[0]_0 ;
  wire \w_pnt_reg[0]_1 ;
  wire \w_pnt_reg[1] ;
  wire \w_pnt_reg[1]_0 ;
  wire \wb_core[we] ;
  wire [0:0]wdata_i;

  assign m_axi_bresp_0_sp_1 = m_axi_bresp_0_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_alu neorv32_cpu_alu_inst
       (.CO(neorv32_cpu_alu_inst_n_37),
        .D({neorv32_cpu_control_inst_n_297,neorv32_cpu_control_inst_n_298,neorv32_cpu_control_inst_n_299,neorv32_cpu_control_inst_n_300,neorv32_cpu_control_inst_n_301,neorv32_cpu_control_inst_n_302,neorv32_cpu_control_inst_n_303,neorv32_cpu_control_inst_n_304,neorv32_cpu_control_inst_n_305,neorv32_cpu_control_inst_n_306,neorv32_cpu_control_inst_n_307,neorv32_cpu_control_inst_n_308,neorv32_cpu_control_inst_n_309,neorv32_cpu_control_inst_n_310,neorv32_cpu_control_inst_n_311,neorv32_cpu_control_inst_n_312,neorv32_cpu_control_inst_n_313,neorv32_cpu_control_inst_n_314,neorv32_cpu_control_inst_n_315,neorv32_cpu_control_inst_n_316,neorv32_cpu_control_inst_n_317,neorv32_cpu_control_inst_n_318,neorv32_cpu_control_inst_n_319,neorv32_cpu_control_inst_n_320,neorv32_cpu_control_inst_n_321,neorv32_cpu_control_inst_n_322,neorv32_cpu_control_inst_n_323,neorv32_cpu_control_inst_n_324,neorv32_cpu_control_inst_n_325,neorv32_cpu_control_inst_n_326,neorv32_cpu_control_inst_n_327,neorv32_cpu_control_inst_n_328}),
        .DI(neorv32_cpu_control_inst_n_19),
        .Q(p_8_in),
        .S(neorv32_cpu_regfile_inst_n_124),
        .\_inferred__4/i__carry (neorv32_cpu_control_inst_n_191),
        .\_inferred__4/i__carry__7 (neorv32_cpu_control_inst_n_192),
        .alu_add(alu_add[31:1]),
        .clk(clk),
        .cp_valid_1(cp_valid_1),
        .\ctrl[cpu_trap] (\ctrl[cpu_trap] ),
        .\ctrl_reg[out_en] (neorv32_cpu_alu_inst_n_70),
        .\ctrl_reg[rs2_abs][31] ({neorv32_cpu_control_inst_n_330,neorv32_cpu_control_inst_n_331,neorv32_cpu_control_inst_n_332,neorv32_cpu_control_inst_n_333,neorv32_cpu_control_inst_n_334,neorv32_cpu_control_inst_n_335,neorv32_cpu_control_inst_n_336,neorv32_cpu_control_inst_n_337,neorv32_cpu_control_inst_n_338,neorv32_cpu_control_inst_n_339,neorv32_cpu_control_inst_n_340,neorv32_cpu_control_inst_n_341,neorv32_cpu_control_inst_n_342,neorv32_cpu_control_inst_n_343,neorv32_cpu_control_inst_n_344,neorv32_cpu_control_inst_n_345,neorv32_cpu_control_inst_n_346,neorv32_cpu_control_inst_n_347,neorv32_cpu_control_inst_n_348,neorv32_cpu_control_inst_n_349,neorv32_cpu_control_inst_n_350,neorv32_cpu_control_inst_n_351,neorv32_cpu_control_inst_n_352,neorv32_cpu_control_inst_n_353,neorv32_cpu_control_inst_n_354,neorv32_cpu_control_inst_n_355,neorv32_cpu_control_inst_n_356,neorv32_cpu_control_inst_n_357,neorv32_cpu_control_inst_n_358,neorv32_cpu_control_inst_n_359,neorv32_cpu_control_inst_n_360,neorv32_cpu_control_inst_n_361}),
        .\div_reg[sign_mod] (neorv32_cpu_regfile_inst_n_90),
        .\div_reg[sign_mod]_0 (\ctrl[alu_cp_trig] ),
        .\divider_core_serial.div_reg[quotient][30] ({neorv32_cpu_alu_inst_n_103,neorv32_cpu_alu_inst_n_104,neorv32_cpu_alu_inst_n_105,neorv32_cpu_alu_inst_n_106,neorv32_cpu_alu_inst_n_107,neorv32_cpu_alu_inst_n_108,neorv32_cpu_alu_inst_n_109,neorv32_cpu_alu_inst_n_110,neorv32_cpu_alu_inst_n_111,neorv32_cpu_alu_inst_n_112,neorv32_cpu_alu_inst_n_113,neorv32_cpu_alu_inst_n_114,neorv32_cpu_alu_inst_n_115,neorv32_cpu_alu_inst_n_116,neorv32_cpu_alu_inst_n_117,neorv32_cpu_alu_inst_n_118,neorv32_cpu_alu_inst_n_119,neorv32_cpu_alu_inst_n_120,neorv32_cpu_alu_inst_n_121,neorv32_cpu_alu_inst_n_122,neorv32_cpu_alu_inst_n_123,neorv32_cpu_alu_inst_n_124,neorv32_cpu_alu_inst_n_125,neorv32_cpu_alu_inst_n_126,neorv32_cpu_alu_inst_n_127,neorv32_cpu_alu_inst_n_128,neorv32_cpu_alu_inst_n_129,neorv32_cpu_alu_inst_n_130,neorv32_cpu_alu_inst_n_131,neorv32_cpu_alu_inst_n_132,neorv32_cpu_alu_inst_n_133}),
        .\divider_core_serial.div_reg[quotient][31] ({neorv32_cpu_control_inst_n_157,neorv32_cpu_control_inst_n_158,neorv32_cpu_control_inst_n_159,neorv32_cpu_control_inst_n_160,neorv32_cpu_control_inst_n_161,neorv32_cpu_control_inst_n_162,neorv32_cpu_control_inst_n_163,neorv32_cpu_control_inst_n_164,neorv32_cpu_control_inst_n_165,neorv32_cpu_control_inst_n_166,neorv32_cpu_control_inst_n_167,neorv32_cpu_control_inst_n_168,neorv32_cpu_control_inst_n_169,neorv32_cpu_control_inst_n_170,neorv32_cpu_control_inst_n_171,neorv32_cpu_control_inst_n_172,neorv32_cpu_control_inst_n_173,neorv32_cpu_control_inst_n_174,neorv32_cpu_control_inst_n_175,neorv32_cpu_control_inst_n_176,neorv32_cpu_control_inst_n_177,neorv32_cpu_control_inst_n_178,neorv32_cpu_control_inst_n_179,neorv32_cpu_control_inst_n_180,neorv32_cpu_control_inst_n_181,neorv32_cpu_control_inst_n_182,neorv32_cpu_control_inst_n_183,neorv32_cpu_control_inst_n_184,neorv32_cpu_control_inst_n_185,neorv32_cpu_control_inst_n_186,neorv32_cpu_control_inst_n_187,neorv32_cpu_control_inst_n_188}),
        .\execute_engine_reg[ir] ({\ctrl[ir_funct3] ,\execute_engine_reg[ir] }),
        .\mul[add] (\mul[add] ),
        .\multiplier_core_serial.mul_reg[prod][0] (neorv32_cpu_control_inst_n_17),
        .\multiplier_core_serial.mul_reg[prod][31] ({neorv32_cpu_alu_inst_n_38,neorv32_cpu_alu_inst_n_39,neorv32_cpu_alu_inst_n_40,neorv32_cpu_alu_inst_n_41,neorv32_cpu_alu_inst_n_42,neorv32_cpu_alu_inst_n_43,neorv32_cpu_alu_inst_n_44,neorv32_cpu_alu_inst_n_45,neorv32_cpu_alu_inst_n_46,neorv32_cpu_alu_inst_n_47,neorv32_cpu_alu_inst_n_48,neorv32_cpu_alu_inst_n_49,neorv32_cpu_alu_inst_n_50,neorv32_cpu_alu_inst_n_51,neorv32_cpu_alu_inst_n_52,neorv32_cpu_alu_inst_n_53,neorv32_cpu_alu_inst_n_54,neorv32_cpu_alu_inst_n_55,neorv32_cpu_alu_inst_n_56,neorv32_cpu_alu_inst_n_57,neorv32_cpu_alu_inst_n_58,neorv32_cpu_alu_inst_n_59,neorv32_cpu_alu_inst_n_60,neorv32_cpu_alu_inst_n_61,neorv32_cpu_alu_inst_n_62,neorv32_cpu_alu_inst_n_63,neorv32_cpu_alu_inst_n_64,neorv32_cpu_alu_inst_n_65,neorv32_cpu_alu_inst_n_66,neorv32_cpu_alu_inst_n_67,neorv32_cpu_alu_inst_n_68,neorv32_cpu_alu_inst_n_69}),
        .\multiplier_core_serial.mul_reg[prod][63] ({neorv32_cpu_control_inst_n_193,neorv32_cpu_control_inst_n_194,neorv32_cpu_control_inst_n_195,neorv32_cpu_control_inst_n_196,neorv32_cpu_control_inst_n_197,neorv32_cpu_control_inst_n_198,neorv32_cpu_control_inst_n_199,neorv32_cpu_control_inst_n_200,neorv32_cpu_control_inst_n_201,neorv32_cpu_control_inst_n_202,neorv32_cpu_control_inst_n_203,neorv32_cpu_control_inst_n_204,neorv32_cpu_control_inst_n_205,neorv32_cpu_control_inst_n_206,neorv32_cpu_control_inst_n_207,neorv32_cpu_control_inst_n_208,neorv32_cpu_control_inst_n_209,neorv32_cpu_control_inst_n_210,neorv32_cpu_control_inst_n_211,neorv32_cpu_control_inst_n_212,neorv32_cpu_control_inst_n_213,neorv32_cpu_control_inst_n_214,neorv32_cpu_control_inst_n_215,neorv32_cpu_control_inst_n_216,neorv32_cpu_control_inst_n_217,neorv32_cpu_control_inst_n_218,neorv32_cpu_control_inst_n_219,neorv32_cpu_control_inst_n_220,neorv32_cpu_control_inst_n_221,neorv32_cpu_control_inst_n_222,neorv32_cpu_control_inst_n_223,neorv32_cpu_control_inst_n_224,neorv32_cpu_control_inst_n_225,neorv32_cpu_control_inst_n_226,neorv32_cpu_control_inst_n_227,neorv32_cpu_control_inst_n_228,neorv32_cpu_control_inst_n_229,neorv32_cpu_control_inst_n_230,neorv32_cpu_control_inst_n_231,neorv32_cpu_control_inst_n_232,neorv32_cpu_control_inst_n_233,neorv32_cpu_control_inst_n_234,neorv32_cpu_control_inst_n_235,neorv32_cpu_control_inst_n_236,neorv32_cpu_control_inst_n_237,neorv32_cpu_control_inst_n_238,neorv32_cpu_control_inst_n_239,neorv32_cpu_control_inst_n_240,neorv32_cpu_control_inst_n_241,neorv32_cpu_control_inst_n_242,neorv32_cpu_control_inst_n_243,neorv32_cpu_control_inst_n_244,neorv32_cpu_control_inst_n_245,neorv32_cpu_control_inst_n_246,neorv32_cpu_control_inst_n_247,neorv32_cpu_control_inst_n_248,neorv32_cpu_control_inst_n_249,neorv32_cpu_control_inst_n_250,neorv32_cpu_control_inst_n_251,neorv32_cpu_control_inst_n_252,neorv32_cpu_control_inst_n_253,neorv32_cpu_control_inst_n_254,neorv32_cpu_control_inst_n_255,neorv32_cpu_control_inst_n_256}),
        .\register_file_fpga.reg_file_reg_i_206 (neorv32_cpu_control_inst_n_18),
        .\register_file_fpga.reg_file_reg_i_212 (neorv32_cpu_control_inst_n_16),
        .\register_file_fpga.reg_file_reg_i_70 (\ctrl[alu_op] [1:0]),
        .\register_file_fpga.reg_file_reg_i_75 (\register_file_fpga.reg_file_reg_i_75 ),
        .rs2_o(rs2[31:1]),
        .rstn_sys(rstn_sys),
        .\serial_shifter.shifter_reg[cnt][1] (\neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[cnt] ),
        .\serial_shifter.shifter_reg[cnt][1]_0 (p_0_in),
        .\serial_shifter.shifter_reg[cnt][2] (neorv32_cpu_control_inst_n_293),
        .\serial_shifter.shifter_reg[cnt][3] (neorv32_cpu_control_inst_n_292),
        .\serial_shifter.shifter_reg[cnt][4] (neorv32_cpu_control_inst_n_291),
        .\serial_shifter.shifter_reg[done_ff]__0 (neorv32_cpu_alu_inst_n_134),
        .\serial_shifter.shifter_reg[done_ff]__0_0 (neorv32_cpu_alu_inst_n_135),
        .\serial_shifter.shifter_reg[done_ff]__0_1 (neorv32_cpu_alu_inst_n_136),
        .\serial_shifter.shifter_reg[done_ff]__0_10 (neorv32_cpu_alu_inst_n_145),
        .\serial_shifter.shifter_reg[done_ff]__0_11 (neorv32_cpu_alu_inst_n_146),
        .\serial_shifter.shifter_reg[done_ff]__0_12 (neorv32_cpu_alu_inst_n_147),
        .\serial_shifter.shifter_reg[done_ff]__0_13 (neorv32_cpu_alu_inst_n_148),
        .\serial_shifter.shifter_reg[done_ff]__0_14 (neorv32_cpu_alu_inst_n_149),
        .\serial_shifter.shifter_reg[done_ff]__0_15 (neorv32_cpu_alu_inst_n_150),
        .\serial_shifter.shifter_reg[done_ff]__0_16 (neorv32_cpu_alu_inst_n_151),
        .\serial_shifter.shifter_reg[done_ff]__0_17 (neorv32_cpu_alu_inst_n_152),
        .\serial_shifter.shifter_reg[done_ff]__0_18 (neorv32_cpu_alu_inst_n_153),
        .\serial_shifter.shifter_reg[done_ff]__0_19 (neorv32_cpu_alu_inst_n_154),
        .\serial_shifter.shifter_reg[done_ff]__0_2 (neorv32_cpu_alu_inst_n_137),
        .\serial_shifter.shifter_reg[done_ff]__0_20 (neorv32_cpu_alu_inst_n_155),
        .\serial_shifter.shifter_reg[done_ff]__0_21 (neorv32_cpu_alu_inst_n_156),
        .\serial_shifter.shifter_reg[done_ff]__0_22 (neorv32_cpu_alu_inst_n_157),
        .\serial_shifter.shifter_reg[done_ff]__0_23 (neorv32_cpu_alu_inst_n_158),
        .\serial_shifter.shifter_reg[done_ff]__0_24 (neorv32_cpu_alu_inst_n_159),
        .\serial_shifter.shifter_reg[done_ff]__0_25 (neorv32_cpu_alu_inst_n_160),
        .\serial_shifter.shifter_reg[done_ff]__0_26 (neorv32_cpu_alu_inst_n_161),
        .\serial_shifter.shifter_reg[done_ff]__0_27 (neorv32_cpu_alu_inst_n_162),
        .\serial_shifter.shifter_reg[done_ff]__0_28 (neorv32_cpu_alu_inst_n_163),
        .\serial_shifter.shifter_reg[done_ff]__0_29 (neorv32_cpu_alu_inst_n_164),
        .\serial_shifter.shifter_reg[done_ff]__0_3 (neorv32_cpu_alu_inst_n_138),
        .\serial_shifter.shifter_reg[done_ff]__0_4 (neorv32_cpu_alu_inst_n_139),
        .\serial_shifter.shifter_reg[done_ff]__0_5 (neorv32_cpu_alu_inst_n_140),
        .\serial_shifter.shifter_reg[done_ff]__0_6 (neorv32_cpu_alu_inst_n_141),
        .\serial_shifter.shifter_reg[done_ff]__0_7 (neorv32_cpu_alu_inst_n_142),
        .\serial_shifter.shifter_reg[done_ff]__0_8 (neorv32_cpu_alu_inst_n_143),
        .\serial_shifter.shifter_reg[done_ff]__0_9 (neorv32_cpu_alu_inst_n_144),
        .\serial_shifter.shifter_reg[sreg][31] (\serial_shifter.shifter_reg[sreg] ),
        .\trap_ctrl_reg[exc_buf][1] (neorv32_cpu_alu_inst_n_36));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_control neorv32_cpu_control_inst
       (.ADDRARDADDR({ADDRARDADDR[13],ADDRARDADDR[11]}),
        .CO(neorv32_cpu_alu_inst_n_37),
        .D({p_0_in_0[30:24],p_0_in_0[22:16]}),
        .DI(neorv32_cpu_control_inst_n_19),
        .DOADO(rs1),
        .DOBDO(rs2),
        .E(\ctrl[lsu_mo_we] ),
        .\FSM_onehot_ctrl_reg[state][1] (neorv32_cpu_control_inst_n_191),
        .\FSM_sequential_execute_engine_reg[state][0]_0 (neorv32_cpu_alu_inst_n_36),
        .\FSM_sequential_fetch_engine_reg[state][0]_0 (\FSM_sequential_fetch_engine_reg[state][0] ),
        .O({neorv32_cpu_regfile_inst_n_119,neorv32_cpu_regfile_inst_n_120,neorv32_cpu_regfile_inst_n_121}),
        .Q({\ctrl[rf_rs2] ,\ctrl[ir_funct3] ,\execute_engine_reg[ir] }),
        .S(neorv32_cpu_regfile_inst_n_64),
        .WEA(rf_we),
        .addr({addr[13],addr[11]}),
        .alu_add(alu_add),
        .alu_cmp(alu_cmp),
        .alu_res(alu_res),
        .arbiter_err(arbiter_err),
        .\arbiter_reg[b_req] (\arbiter_reg[b_req] ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[b_req]__0 (\arbiter_reg[b_req]__0 ),
        .arbiter_req_reg(arbiter_req_reg),
        .clk(clk),
        .cp_valid_1(cp_valid_1),
        .\cpu_d_rsp[ack] (\cpu_d_rsp[ack] ),
        .cpu_debug(cpu_debug),
        .\csr_reg[rdata][31]_0 (csr_rdata),
        .\csr_reg[we]_0 (\csr_reg[we] ),
        .\ctrl[alu_opa_mux] (\ctrl[alu_opa_mux] ),
        .\ctrl[alu_unsigned] (\ctrl[alu_unsigned] ),
        .\ctrl[cpu_trap] (\ctrl[cpu_trap] ),
        .\ctrl[lsu_rw] (\ctrl[lsu_rw] ),
        .\ctrl_nxt[rf_zero_we] (\ctrl_nxt[rf_zero_we] ),
        .\ctrl_o[lsu_req] (\ctrl_o[lsu_req] ),
        .\ctrl_reg[alu_cp_trig][1]_0 (\ctrl[alu_cp_trig] ),
        .\ctrl_reg[alu_op][0]_0 (neorv32_cpu_control_inst_n_329),
        .\ctrl_reg[alu_op][1]_0 (neorv32_cpu_control_inst_n_296),
        .\ctrl_reg[alu_op][2]_0 (\ctrl[alu_op] ),
        .\ctrl_reg[lsu_req]_0 (neorv32_cpu_control_inst_n_122),
        .\divider_core_serial.div_reg[quotient][12] ({neorv32_cpu_regfile_inst_n_99,neorv32_cpu_regfile_inst_n_100,neorv32_cpu_regfile_inst_n_101,neorv32_cpu_regfile_inst_n_102}),
        .\divider_core_serial.div_reg[quotient][16] ({neorv32_cpu_regfile_inst_n_103,neorv32_cpu_regfile_inst_n_104,neorv32_cpu_regfile_inst_n_105,neorv32_cpu_regfile_inst_n_106}),
        .\divider_core_serial.div_reg[quotient][20] ({neorv32_cpu_regfile_inst_n_107,neorv32_cpu_regfile_inst_n_108,neorv32_cpu_regfile_inst_n_109,neorv32_cpu_regfile_inst_n_110}),
        .\divider_core_serial.div_reg[quotient][24] ({neorv32_cpu_regfile_inst_n_111,neorv32_cpu_regfile_inst_n_112,neorv32_cpu_regfile_inst_n_113,neorv32_cpu_regfile_inst_n_114}),
        .\divider_core_serial.div_reg[quotient][28] ({neorv32_cpu_regfile_inst_n_115,neorv32_cpu_regfile_inst_n_116,neorv32_cpu_regfile_inst_n_117,neorv32_cpu_regfile_inst_n_118}),
        .\divider_core_serial.div_reg[quotient][31] ({neorv32_cpu_alu_inst_n_103,neorv32_cpu_alu_inst_n_104,neorv32_cpu_alu_inst_n_105,neorv32_cpu_alu_inst_n_106,neorv32_cpu_alu_inst_n_107,neorv32_cpu_alu_inst_n_108,neorv32_cpu_alu_inst_n_109,neorv32_cpu_alu_inst_n_110,neorv32_cpu_alu_inst_n_111,neorv32_cpu_alu_inst_n_112,neorv32_cpu_alu_inst_n_113,neorv32_cpu_alu_inst_n_114,neorv32_cpu_alu_inst_n_115,neorv32_cpu_alu_inst_n_116,neorv32_cpu_alu_inst_n_117,neorv32_cpu_alu_inst_n_118,neorv32_cpu_alu_inst_n_119,neorv32_cpu_alu_inst_n_120,neorv32_cpu_alu_inst_n_121,neorv32_cpu_alu_inst_n_122,neorv32_cpu_alu_inst_n_123,neorv32_cpu_alu_inst_n_124,neorv32_cpu_alu_inst_n_125,neorv32_cpu_alu_inst_n_126,neorv32_cpu_alu_inst_n_127,neorv32_cpu_alu_inst_n_128,neorv32_cpu_alu_inst_n_129,neorv32_cpu_alu_inst_n_130,neorv32_cpu_alu_inst_n_131,neorv32_cpu_alu_inst_n_132,neorv32_cpu_alu_inst_n_133}),
        .\divider_core_serial.div_reg[quotient][4] ({neorv32_cpu_regfile_inst_n_91,neorv32_cpu_regfile_inst_n_92,neorv32_cpu_regfile_inst_n_93,neorv32_cpu_regfile_inst_n_94}),
        .\divider_core_serial.div_reg[quotient][8] ({neorv32_cpu_regfile_inst_n_95,neorv32_cpu_regfile_inst_n_96,neorv32_cpu_regfile_inst_n_97,neorv32_cpu_regfile_inst_n_98}),
        .\dm_reg_reg[halt_req]__0 (\dm_reg_reg[halt_req]__0 ),
        .\execute_engine_reg[ir][12]_0 (neorv32_cpu_control_inst_n_20),
        .\execute_engine_reg[ir][12]_1 (neorv32_cpu_control_inst_n_21),
        .\execute_engine_reg[ir][12]_2 (neorv32_cpu_control_inst_n_69),
        .\execute_engine_reg[ir][12]_3 (neorv32_cpu_control_inst_n_117),
        .\execute_engine_reg[ir][12]_4 ({neorv32_cpu_control_inst_n_118,neorv32_cpu_control_inst_n_119,neorv32_cpu_control_inst_n_120,neorv32_cpu_control_inst_n_121}),
        .\execute_engine_reg[ir][12]_5 ({neorv32_cpu_control_inst_n_330,neorv32_cpu_control_inst_n_331,neorv32_cpu_control_inst_n_332,neorv32_cpu_control_inst_n_333,neorv32_cpu_control_inst_n_334,neorv32_cpu_control_inst_n_335,neorv32_cpu_control_inst_n_336,neorv32_cpu_control_inst_n_337,neorv32_cpu_control_inst_n_338,neorv32_cpu_control_inst_n_339,neorv32_cpu_control_inst_n_340,neorv32_cpu_control_inst_n_341,neorv32_cpu_control_inst_n_342,neorv32_cpu_control_inst_n_343,neorv32_cpu_control_inst_n_344,neorv32_cpu_control_inst_n_345,neorv32_cpu_control_inst_n_346,neorv32_cpu_control_inst_n_347,neorv32_cpu_control_inst_n_348,neorv32_cpu_control_inst_n_349,neorv32_cpu_control_inst_n_350,neorv32_cpu_control_inst_n_351,neorv32_cpu_control_inst_n_352,neorv32_cpu_control_inst_n_353,neorv32_cpu_control_inst_n_354,neorv32_cpu_control_inst_n_355,neorv32_cpu_control_inst_n_356,neorv32_cpu_control_inst_n_357,neorv32_cpu_control_inst_n_358,neorv32_cpu_control_inst_n_359,neorv32_cpu_control_inst_n_360,neorv32_cpu_control_inst_n_361}),
        .\execute_engine_reg[ir][13]_0 (neorv32_cpu_control_inst_n_22),
        .\execute_engine_reg[ir][13]_1 (neorv32_cpu_control_inst_n_102),
        .\execute_engine_reg[ir][14]_rep_0 (neorv32_cpu_control_inst_n_16),
        .\execute_engine_reg[ir][14]_rep__0_0 (neorv32_cpu_control_inst_n_18),
        .\execute_engine_reg[ir][14]_rep__1_0 (neorv32_cpu_control_inst_n_17),
        .\execute_engine_reg[ir][14]_rep__1_1 (neorv32_cpu_control_inst_n_192),
        .\execute_engine_reg[ir][14]_rep__1_2 ({neorv32_cpu_control_inst_n_193,neorv32_cpu_control_inst_n_194,neorv32_cpu_control_inst_n_195,neorv32_cpu_control_inst_n_196,neorv32_cpu_control_inst_n_197,neorv32_cpu_control_inst_n_198,neorv32_cpu_control_inst_n_199,neorv32_cpu_control_inst_n_200,neorv32_cpu_control_inst_n_201,neorv32_cpu_control_inst_n_202,neorv32_cpu_control_inst_n_203,neorv32_cpu_control_inst_n_204,neorv32_cpu_control_inst_n_205,neorv32_cpu_control_inst_n_206,neorv32_cpu_control_inst_n_207,neorv32_cpu_control_inst_n_208,neorv32_cpu_control_inst_n_209,neorv32_cpu_control_inst_n_210,neorv32_cpu_control_inst_n_211,neorv32_cpu_control_inst_n_212,neorv32_cpu_control_inst_n_213,neorv32_cpu_control_inst_n_214,neorv32_cpu_control_inst_n_215,neorv32_cpu_control_inst_n_216,neorv32_cpu_control_inst_n_217,neorv32_cpu_control_inst_n_218,neorv32_cpu_control_inst_n_219,neorv32_cpu_control_inst_n_220,neorv32_cpu_control_inst_n_221,neorv32_cpu_control_inst_n_222,neorv32_cpu_control_inst_n_223,neorv32_cpu_control_inst_n_224,neorv32_cpu_control_inst_n_225,neorv32_cpu_control_inst_n_226,neorv32_cpu_control_inst_n_227,neorv32_cpu_control_inst_n_228,neorv32_cpu_control_inst_n_229,neorv32_cpu_control_inst_n_230,neorv32_cpu_control_inst_n_231,neorv32_cpu_control_inst_n_232,neorv32_cpu_control_inst_n_233,neorv32_cpu_control_inst_n_234,neorv32_cpu_control_inst_n_235,neorv32_cpu_control_inst_n_236,neorv32_cpu_control_inst_n_237,neorv32_cpu_control_inst_n_238,neorv32_cpu_control_inst_n_239,neorv32_cpu_control_inst_n_240,neorv32_cpu_control_inst_n_241,neorv32_cpu_control_inst_n_242,neorv32_cpu_control_inst_n_243,neorv32_cpu_control_inst_n_244,neorv32_cpu_control_inst_n_245,neorv32_cpu_control_inst_n_246,neorv32_cpu_control_inst_n_247,neorv32_cpu_control_inst_n_248,neorv32_cpu_control_inst_n_249,neorv32_cpu_control_inst_n_250,neorv32_cpu_control_inst_n_251,neorv32_cpu_control_inst_n_252,neorv32_cpu_control_inst_n_253,neorv32_cpu_control_inst_n_254,neorv32_cpu_control_inst_n_255,neorv32_cpu_control_inst_n_256}),
        .\execute_engine_reg[ir][19]_0 (opa_addr),
        .\execute_engine_reg[link_pc][31]_0 (\execute_engine_reg[link_pc] ),
        .\fetch_engine_reg[pc][13]_0 (\fetch_engine_reg[pc][13] [9]),
        .\fetch_engine_reg[pc][13]_1 (\mar_reg[17] [6]),
        .\fetch_engine_reg[pc][15]_0 (\fetch_engine_reg[pc][15] [2]),
        .\fetch_engine_reg[pc][26]_0 (neorv32_cpu_control_inst_n_58),
        .\fetch_engine_reg[pc][31]_0 (\cpu_i_req[addr] ),
        .\fetch_engine_reg[pc][31]_1 (neorv32_cpu_control_inst_n_57),
        .\imem_ram.mem_ram_b2_reg_0_6 (\imem_ram.mem_ram_b1_reg_1_3 ),
        .\imm_o_reg[1]_0 (p_0_in),
        .\imm_o_reg[2]_0 (neorv32_cpu_control_inst_n_293),
        .\imm_o_reg[3]_0 (neorv32_cpu_control_inst_n_292),
        .\imm_o_reg[4]_0 (neorv32_cpu_control_inst_n_291),
        .m_axi_araddr({m_axi_araddr[15:14],m_axi_araddr[3]}),
        .\m_axi_araddr[31] ({\cpu_d_req[addr] [31:2],\mar_reg[1] ,\cpu_d_req[addr] [0]}),
        .\main_rsp[data] (\main_rsp[data] ),
        .\main_rsp[err] (\main_rsp[err] ),
        .\mar_reg[3] (opa),
        .misaligned(misaligned),
        .\mul[add] (\mul[add] ),
        .\multiplier_core_serial.mul_reg[prod][30] ({neorv32_cpu_alu_inst_n_38,neorv32_cpu_alu_inst_n_39,neorv32_cpu_alu_inst_n_40,neorv32_cpu_alu_inst_n_41,neorv32_cpu_alu_inst_n_42,neorv32_cpu_alu_inst_n_43,neorv32_cpu_alu_inst_n_44,neorv32_cpu_alu_inst_n_45,neorv32_cpu_alu_inst_n_46,neorv32_cpu_alu_inst_n_47,neorv32_cpu_alu_inst_n_48,neorv32_cpu_alu_inst_n_49,neorv32_cpu_alu_inst_n_50,neorv32_cpu_alu_inst_n_51,neorv32_cpu_alu_inst_n_52,neorv32_cpu_alu_inst_n_53,neorv32_cpu_alu_inst_n_54,neorv32_cpu_alu_inst_n_55,neorv32_cpu_alu_inst_n_56,neorv32_cpu_alu_inst_n_57,neorv32_cpu_alu_inst_n_58,neorv32_cpu_alu_inst_n_59,neorv32_cpu_alu_inst_n_60,neorv32_cpu_alu_inst_n_61,neorv32_cpu_alu_inst_n_62,neorv32_cpu_alu_inst_n_63,neorv32_cpu_alu_inst_n_64,neorv32_cpu_alu_inst_n_65,neorv32_cpu_alu_inst_n_66,neorv32_cpu_alu_inst_n_67,neorv32_cpu_alu_inst_n_68,neorv32_cpu_alu_inst_n_69}),
        .p_3_in_1(p_3_in_1),
        .\r_pnt_reg[1] (\r_pnt_reg[1] ),
        .\rdata_o_reg[8] (\rdata_o_reg[8] ),
        .\rdata_o_reg[8]_0 (\rdata_o_reg[23] ),
        .\register_file_fpga.reg_file_reg ({neorv32_cpu_control_inst_n_157,neorv32_cpu_control_inst_n_158,neorv32_cpu_control_inst_n_159,neorv32_cpu_control_inst_n_160,neorv32_cpu_control_inst_n_161,neorv32_cpu_control_inst_n_162,neorv32_cpu_control_inst_n_163,neorv32_cpu_control_inst_n_164,neorv32_cpu_control_inst_n_165,neorv32_cpu_control_inst_n_166,neorv32_cpu_control_inst_n_167,neorv32_cpu_control_inst_n_168,neorv32_cpu_control_inst_n_169,neorv32_cpu_control_inst_n_170,neorv32_cpu_control_inst_n_171,neorv32_cpu_control_inst_n_172,neorv32_cpu_control_inst_n_173,neorv32_cpu_control_inst_n_174,neorv32_cpu_control_inst_n_175,neorv32_cpu_control_inst_n_176,neorv32_cpu_control_inst_n_177,neorv32_cpu_control_inst_n_178,neorv32_cpu_control_inst_n_179,neorv32_cpu_control_inst_n_180,neorv32_cpu_control_inst_n_181,neorv32_cpu_control_inst_n_182,neorv32_cpu_control_inst_n_183,neorv32_cpu_control_inst_n_184,neorv32_cpu_control_inst_n_185,neorv32_cpu_control_inst_n_186,neorv32_cpu_control_inst_n_187,neorv32_cpu_control_inst_n_188}),
        .\register_file_fpga.reg_file_reg_0 ({neorv32_cpu_control_inst_n_297,neorv32_cpu_control_inst_n_298,neorv32_cpu_control_inst_n_299,neorv32_cpu_control_inst_n_300,neorv32_cpu_control_inst_n_301,neorv32_cpu_control_inst_n_302,neorv32_cpu_control_inst_n_303,neorv32_cpu_control_inst_n_304,neorv32_cpu_control_inst_n_305,neorv32_cpu_control_inst_n_306,neorv32_cpu_control_inst_n_307,neorv32_cpu_control_inst_n_308,neorv32_cpu_control_inst_n_309,neorv32_cpu_control_inst_n_310,neorv32_cpu_control_inst_n_311,neorv32_cpu_control_inst_n_312,neorv32_cpu_control_inst_n_313,neorv32_cpu_control_inst_n_314,neorv32_cpu_control_inst_n_315,neorv32_cpu_control_inst_n_316,neorv32_cpu_control_inst_n_317,neorv32_cpu_control_inst_n_318,neorv32_cpu_control_inst_n_319,neorv32_cpu_control_inst_n_320,neorv32_cpu_control_inst_n_321,neorv32_cpu_control_inst_n_322,neorv32_cpu_control_inst_n_323,neorv32_cpu_control_inst_n_324,neorv32_cpu_control_inst_n_325,neorv32_cpu_control_inst_n_326,neorv32_cpu_control_inst_n_327,neorv32_cpu_control_inst_n_328}),
        .\register_file_fpga.reg_file_reg_1 (neorv32_cpu_alu_inst_n_137),
        .\register_file_fpga.reg_file_reg_10 (neorv32_cpu_alu_inst_n_159),
        .\register_file_fpga.reg_file_reg_11 (neorv32_cpu_alu_inst_n_158),
        .\register_file_fpga.reg_file_reg_12 (neorv32_cpu_alu_inst_n_157),
        .\register_file_fpga.reg_file_reg_13 (neorv32_cpu_alu_inst_n_156),
        .\register_file_fpga.reg_file_reg_14 (neorv32_cpu_alu_inst_n_155),
        .\register_file_fpga.reg_file_reg_15 (neorv32_cpu_alu_inst_n_154),
        .\register_file_fpga.reg_file_reg_16 (neorv32_cpu_alu_inst_n_153),
        .\register_file_fpga.reg_file_reg_17 (neorv32_cpu_alu_inst_n_152),
        .\register_file_fpga.reg_file_reg_18 (neorv32_cpu_alu_inst_n_151),
        .\register_file_fpga.reg_file_reg_19 (neorv32_cpu_alu_inst_n_150),
        .\register_file_fpga.reg_file_reg_2 (neorv32_cpu_alu_inst_n_136),
        .\register_file_fpga.reg_file_reg_20 (neorv32_cpu_alu_inst_n_149),
        .\register_file_fpga.reg_file_reg_21 (neorv32_cpu_alu_inst_n_148),
        .\register_file_fpga.reg_file_reg_22 (neorv32_cpu_alu_inst_n_147),
        .\register_file_fpga.reg_file_reg_23 (neorv32_cpu_alu_inst_n_146),
        .\register_file_fpga.reg_file_reg_24 (neorv32_cpu_alu_inst_n_145),
        .\register_file_fpga.reg_file_reg_25 (neorv32_cpu_alu_inst_n_144),
        .\register_file_fpga.reg_file_reg_26 (neorv32_cpu_alu_inst_n_143),
        .\register_file_fpga.reg_file_reg_27 (neorv32_cpu_alu_inst_n_142),
        .\register_file_fpga.reg_file_reg_28 (neorv32_cpu_alu_inst_n_141),
        .\register_file_fpga.reg_file_reg_29 (neorv32_cpu_alu_inst_n_140),
        .\register_file_fpga.reg_file_reg_3 (neorv32_cpu_alu_inst_n_135),
        .\register_file_fpga.reg_file_reg_30 (neorv32_cpu_alu_inst_n_139),
        .\register_file_fpga.reg_file_reg_31 (neorv32_cpu_alu_inst_n_138),
        .\register_file_fpga.reg_file_reg_32 (neorv32_cpu_alu_inst_n_70),
        .\register_file_fpga.reg_file_reg_4 (neorv32_cpu_alu_inst_n_134),
        .\register_file_fpga.reg_file_reg_5 (neorv32_cpu_alu_inst_n_164),
        .\register_file_fpga.reg_file_reg_6 (neorv32_cpu_alu_inst_n_163),
        .\register_file_fpga.reg_file_reg_7 (neorv32_cpu_alu_inst_n_162),
        .\register_file_fpga.reg_file_reg_8 (neorv32_cpu_alu_inst_n_161),
        .\register_file_fpga.reg_file_reg_9 (neorv32_cpu_alu_inst_n_160),
        .rstn_sys(rstn_sys),
        .\serial_shifter.shifter_reg[cnt][1] (\neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[cnt] ),
        .\serial_shifter.shifter_reg[sreg][31] (\serial_shifter.shifter_reg[sreg] ),
        .\trap_ctrl[exc_buf][1]_i_11_0 (\register_file_fpga.reg_file_reg_i_75 ),
        .\trap_ctrl_reg[exc_buf][1]_0 (p_8_in),
        .\trap_ctrl_reg[exc_buf][8]_0 (neorv32_cpu_lsu_inst_n_2),
        .\trap_ctrl_reg[irq_pnd][11]_0 ({firq_i,\trap_ctrl_reg[irq_pnd][2] [1],mti_i,\trap_ctrl_reg[irq_pnd][2] [0]}),
        .\w_pnt_reg[1] (\w_pnt_reg[1] ),
        .\w_pnt_reg[1]_0 (\w_pnt_reg[1]_0 ),
        .wdata_i(wdata_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_lsu neorv32_cpu_lsu_inst
       (.ADDRARDADDR({ADDRARDADDR[15:14],ADDRARDADDR[12],ADDRARDADDR[10:7],ADDRARDADDR[5:1]}),
        .D(D),
        .E(\ctrl[lsu_mo_we] ),
        .\FSM_onehot_arbiter_reg[state][2] (\FSM_onehot_arbiter_reg[state][2] ),
        .\FSM_onehot_arbiter_reg[state][2]_0 (\FSM_onehot_arbiter_reg[state][2]_0 ),
        .\FSM_onehot_arbiter_reg[state][2]_1 (\FSM_onehot_arbiter_reg[state][2]_1 ),
        .Q(Q),
        .WEA(WEA),
        .addr({addr[15:14],addr[10:6],addr[4:2],addr[0]}),
        .arbiter_err(arbiter_err),
        .arbiter_req_reg_0(neorv32_cpu_lsu_inst_n_2),
        .arbiter_req_reg_1(neorv32_cpu_control_inst_n_122),
        .\axi_ctrl_reg[radr_received] (\axi_ctrl_reg[radr_received] ),
        .\axi_ctrl_reg[wadr_received] (\axi_ctrl_reg[wadr_received] ),
        .\axi_ctrl_reg[wdat_received] (\axi_ctrl_reg[wdat_received] ),
        .\bus_req_o_reg[ben][0]_0 (\bus_req_o_reg[ben][0] ),
        .\bus_req_o_reg[ben][0]_1 (\bus_req_o_reg[ben][0]_0 ),
        .\bus_req_o_reg[ben][0]_10 (\bus_req_o_reg[ben][0]_9 ),
        .\bus_req_o_reg[ben][0]_11 (\bus_req_o_reg[ben][0]_10 ),
        .\bus_req_o_reg[ben][0]_12 (\bus_req_o_reg[ben][0]_11 ),
        .\bus_req_o_reg[ben][0]_13 (\bus_req_o_reg[ben][0]_12 ),
        .\bus_req_o_reg[ben][0]_14 (\bus_req_o_reg[ben][0]_13 ),
        .\bus_req_o_reg[ben][0]_15 (\bus_req_o_reg[ben][0]_14 ),
        .\bus_req_o_reg[ben][0]_2 (\bus_req_o_reg[ben][0]_1 ),
        .\bus_req_o_reg[ben][0]_3 (\bus_req_o_reg[ben][0]_2 ),
        .\bus_req_o_reg[ben][0]_4 (\bus_req_o_reg[ben][0]_3 ),
        .\bus_req_o_reg[ben][0]_5 (\bus_req_o_reg[ben][0]_4 ),
        .\bus_req_o_reg[ben][0]_6 (\bus_req_o_reg[ben][0]_5 ),
        .\bus_req_o_reg[ben][0]_7 (\bus_req_o_reg[ben][0]_6 ),
        .\bus_req_o_reg[ben][0]_8 (\bus_req_o_reg[ben][0]_7 ),
        .\bus_req_o_reg[ben][0]_9 (\bus_req_o_reg[ben][0]_8 ),
        .\bus_req_o_reg[ben][1]_0 (\bus_req_o_reg[ben][1] ),
        .\bus_req_o_reg[ben][1]_1 (\bus_req_o_reg[ben][1]_0 ),
        .\bus_req_o_reg[ben][1]_10 (\bus_req_o_reg[ben][1]_9 ),
        .\bus_req_o_reg[ben][1]_11 (\bus_req_o_reg[ben][1]_10 ),
        .\bus_req_o_reg[ben][1]_12 (\bus_req_o_reg[ben][1]_11 ),
        .\bus_req_o_reg[ben][1]_13 (\bus_req_o_reg[ben][1]_12 ),
        .\bus_req_o_reg[ben][1]_14 (\bus_req_o_reg[ben][1]_13 ),
        .\bus_req_o_reg[ben][1]_15 (\bus_req_o_reg[ben][1]_14 ),
        .\bus_req_o_reg[ben][1]_16 (\bus_req_o_reg[ben][1]_15 ),
        .\bus_req_o_reg[ben][1]_2 (\bus_req_o_reg[ben][1]_1 ),
        .\bus_req_o_reg[ben][1]_3 (\bus_req_o_reg[ben][1]_2 ),
        .\bus_req_o_reg[ben][1]_4 (\bus_req_o_reg[ben][1]_3 ),
        .\bus_req_o_reg[ben][1]_5 (\bus_req_o_reg[ben][1]_4 ),
        .\bus_req_o_reg[ben][1]_6 (\bus_req_o_reg[ben][1]_5 ),
        .\bus_req_o_reg[ben][1]_7 (\bus_req_o_reg[ben][1]_6 ),
        .\bus_req_o_reg[ben][1]_8 (\bus_req_o_reg[ben][1]_7 ),
        .\bus_req_o_reg[ben][1]_9 (\bus_req_o_reg[ben][1]_8 ),
        .\bus_req_o_reg[ben][2]_0 (\bus_req_o_reg[ben][2] ),
        .\bus_req_o_reg[ben][2]_1 (\bus_req_o_reg[ben][2]_0 ),
        .\bus_req_o_reg[ben][2]_10 (\bus_req_o_reg[ben][2]_9 ),
        .\bus_req_o_reg[ben][2]_11 (\bus_req_o_reg[ben][2]_10 ),
        .\bus_req_o_reg[ben][2]_12 (\bus_req_o_reg[ben][2]_11 ),
        .\bus_req_o_reg[ben][2]_13 (\bus_req_o_reg[ben][2]_12 ),
        .\bus_req_o_reg[ben][2]_14 (\bus_req_o_reg[ben][2]_13 ),
        .\bus_req_o_reg[ben][2]_15 (\bus_req_o_reg[ben][2]_14 ),
        .\bus_req_o_reg[ben][2]_16 (\bus_req_o_reg[ben][2]_15 ),
        .\bus_req_o_reg[ben][2]_2 (\bus_req_o_reg[ben][2]_1 ),
        .\bus_req_o_reg[ben][2]_3 (\bus_req_o_reg[ben][2]_2 ),
        .\bus_req_o_reg[ben][2]_4 (\bus_req_o_reg[ben][2]_3 ),
        .\bus_req_o_reg[ben][2]_5 (\bus_req_o_reg[ben][2]_4 ),
        .\bus_req_o_reg[ben][2]_6 (\bus_req_o_reg[ben][2]_5 ),
        .\bus_req_o_reg[ben][2]_7 (\bus_req_o_reg[ben][2]_6 ),
        .\bus_req_o_reg[ben][2]_8 (\bus_req_o_reg[ben][2]_7 ),
        .\bus_req_o_reg[ben][2]_9 (\bus_req_o_reg[ben][2]_8 ),
        .\bus_req_o_reg[ben][3]_0 (\bus_req_o_reg[ben][3] ),
        .\bus_req_o_reg[ben][3]_1 (\bus_req_o_reg[ben][3]_0 ),
        .\bus_req_o_reg[ben][3]_10 (\bus_req_o_reg[ben][3]_9 ),
        .\bus_req_o_reg[ben][3]_11 (\bus_req_o_reg[ben][3]_10 ),
        .\bus_req_o_reg[ben][3]_12 (\bus_req_o_reg[ben][3]_11 ),
        .\bus_req_o_reg[ben][3]_13 (\bus_req_o_reg[ben][3]_12 ),
        .\bus_req_o_reg[ben][3]_14 (\bus_req_o_reg[ben][3]_13 ),
        .\bus_req_o_reg[ben][3]_15 (\bus_req_o_reg[ben][3]_14 ),
        .\bus_req_o_reg[ben][3]_16 (\bus_req_o_reg[ben][3]_15 ),
        .\bus_req_o_reg[ben][3]_17 (\bus_req_o_reg[ben][3]_16 ),
        .\bus_req_o_reg[ben][3]_18 ({neorv32_cpu_control_inst_n_118,neorv32_cpu_control_inst_n_119,neorv32_cpu_control_inst_n_120,neorv32_cpu_control_inst_n_121}),
        .\bus_req_o_reg[ben][3]_2 (\bus_req_o_reg[ben][3]_1 ),
        .\bus_req_o_reg[ben][3]_3 (\bus_req_o_reg[ben][3]_2 ),
        .\bus_req_o_reg[ben][3]_4 (\bus_req_o_reg[ben][3]_3 ),
        .\bus_req_o_reg[ben][3]_5 (\bus_req_o_reg[ben][3]_4 ),
        .\bus_req_o_reg[ben][3]_6 (\bus_req_o_reg[ben][3]_5 ),
        .\bus_req_o_reg[ben][3]_7 (\bus_req_o_reg[ben][3]_6 ),
        .\bus_req_o_reg[ben][3]_8 (\bus_req_o_reg[ben][3]_7 ),
        .\bus_req_o_reg[ben][3]_9 (\bus_req_o_reg[ben][3]_8 ),
        .\bus_req_o_reg[data][0]_0 (\bus_req_o_reg[data][0] ),
        .\bus_req_o_reg[data][0]_1 (\bus_req_o_reg[data][0]_0 ),
        .\bus_req_o_reg[data][31]_0 (\bus_req_o_reg[data][31] ),
        .\bus_req_o_reg[data][31]_1 (\bus_req_o_reg[data][31]_0 ),
        .\bus_req_o_reg[data][31]_2 ({neorv32_cpu_regfile_inst_n_65,neorv32_cpu_regfile_inst_n_66,neorv32_cpu_regfile_inst_n_67,neorv32_cpu_regfile_inst_n_68,neorv32_cpu_regfile_inst_n_69,neorv32_cpu_regfile_inst_n_70,neorv32_cpu_regfile_inst_n_71,neorv32_cpu_regfile_inst_n_72,neorv32_cpu_regfile_inst_n_73,neorv32_cpu_regfile_inst_n_74,neorv32_cpu_regfile_inst_n_75,neorv32_cpu_regfile_inst_n_76,neorv32_cpu_regfile_inst_n_77,neorv32_cpu_regfile_inst_n_78,neorv32_cpu_regfile_inst_n_79,neorv32_cpu_regfile_inst_n_80,neorv32_cpu_regfile_inst_n_81,neorv32_cpu_regfile_inst_n_82,neorv32_cpu_regfile_inst_n_83,neorv32_cpu_regfile_inst_n_84,neorv32_cpu_regfile_inst_n_85,neorv32_cpu_regfile_inst_n_86,neorv32_cpu_regfile_inst_n_87,neorv32_cpu_regfile_inst_n_88,rs2[7:0]}),
        .\bus_req_o_reg[rw]_0 (\wb_core[we] ),
        .\bus_req_o_reg[rw]_1 (\bus_req_o_reg[rw] ),
        .\bus_rsp_o[data][27]_i_2_0 (\bus_rsp_o[data][27]_i_2 ),
        .\bus_rsp_o[data][31]_i_2_0 (\bus_rsp_o[data][31]_i_2 ),
        .\bus_rsp_o[data][31]_i_2_1 (\bus_rsp_o[data][31]_i_2_0 ),
        .\bus_rsp_o_reg[ack] (\cpu_i_req[addr] ),
        .\bus_rsp_o_reg[data][0] (\bus_rsp_o_reg[data][0] ),
        .\bus_rsp_o_reg[data][0]_0 (\bus_rsp_o_reg[data][0]_0 ),
        .\bus_rsp_o_reg[data][10] (\bus_rsp_o_reg[data][10] ),
        .\bus_rsp_o_reg[data][11] (\bus_rsp_o_reg[data][11] ),
        .\bus_rsp_o_reg[data][12] (\bus_rsp_o_reg[data][12] ),
        .\bus_rsp_o_reg[data][13] (\bus_rsp_o_reg[data][13] ),
        .\bus_rsp_o_reg[data][14] (\bus_rsp_o_reg[data][14] ),
        .\bus_rsp_o_reg[data][15] (\bus_rsp_o_reg[data][15] ),
        .\bus_rsp_o_reg[data][15]_0 (\bus_rsp_o_reg[data][15]_0 ),
        .\bus_rsp_o_reg[data][15]_1 (\bus_rsp_o_reg[data][15]_1 ),
        .\bus_rsp_o_reg[data][16] (\bus_rsp_o_reg[data][16] ),
        .\bus_rsp_o_reg[data][16]_0 (\bus_rsp_o_reg[data][16]_0 ),
        .\bus_rsp_o_reg[data][17] (\bus_rsp_o_reg[data][17] ),
        .\bus_rsp_o_reg[data][17]_0 (\bus_rsp_o_reg[data][17]_0 ),
        .\bus_rsp_o_reg[data][18] (\bus_rsp_o_reg[data][18] ),
        .\bus_rsp_o_reg[data][19] (\bus_rsp_o_reg[data][19] ),
        .\bus_rsp_o_reg[data][19]_0 (\bus_rsp_o_reg[data][19]_0 ),
        .\bus_rsp_o_reg[data][1] (\bus_rsp_o_reg[data][1] ),
        .\bus_rsp_o_reg[data][1]_0 (\bus_rsp_o_reg[data][1]_0 ),
        .\bus_rsp_o_reg[data][20] (\bus_rsp_o_reg[data][20] ),
        .\bus_rsp_o_reg[data][20]_0 (\bus_rsp_o_reg[data][20]_0 ),
        .\bus_rsp_o_reg[data][21] (\bus_rsp_o_reg[data][21] ),
        .\bus_rsp_o_reg[data][22] (\bus_rsp_o_reg[data][22] ),
        .\bus_rsp_o_reg[data][23] (\bus_rsp_o_reg[data][23] ),
        .\bus_rsp_o_reg[data][24] (\bus_rsp_o_reg[data][24] ),
        .\bus_rsp_o_reg[data][25] (\bus_rsp_o_reg[data][25] ),
        .\bus_rsp_o_reg[data][26] (\bus_rsp_o_reg[data][26] ),
        .\bus_rsp_o_reg[data][26]_0 (\bus_rsp_o_reg[data][26]_0 ),
        .\bus_rsp_o_reg[data][27] (\bus_rsp_o_reg[data][27] ),
        .\bus_rsp_o_reg[data][28] (\bus_rsp_o_reg[data][28] ),
        .\bus_rsp_o_reg[data][28]_0 (\bus_rsp_o_reg[data][28]_0 ),
        .\bus_rsp_o_reg[data][29] (\bus_rsp_o_reg[data][29] ),
        .\bus_rsp_o_reg[data][29]_0 (\bus_rsp_o_reg[data][29]_0 ),
        .\bus_rsp_o_reg[data][2] (\bus_rsp_o_reg[data][2] ),
        .\bus_rsp_o_reg[data][30] (\bus_rsp_o_reg[data][30] ),
        .\bus_rsp_o_reg[data][30]_0 (\bus_rsp_o_reg[data][30]_0 ),
        .\bus_rsp_o_reg[data][30]_1 (\bus_rsp_o_reg[data][30]_1 ),
        .\bus_rsp_o_reg[data][31] (\bus_rsp_o_reg[data][31] ),
        .\bus_rsp_o_reg[data][31]_0 (\bus_rsp_o_reg[data][31]_0 ),
        .\bus_rsp_o_reg[data][31]_1 (\bus_rsp_o_reg[data][31]_1 ),
        .\bus_rsp_o_reg[data][31]_2 (\bus_rsp_o_reg[data][31]_2 ),
        .\bus_rsp_o_reg[data][3] (\bus_rsp_o_reg[data][3] ),
        .\bus_rsp_o_reg[data][4] (\bus_rsp_o_reg[data][4] ),
        .\bus_rsp_o_reg[data][4]_0 (\bus_rsp_o_reg[data][4]_0 ),
        .\bus_rsp_o_reg[data][5] (\bus_rsp_o_reg[data][5] ),
        .\bus_rsp_o_reg[data][5]_0 (\bus_rsp_o_reg[data][5]_0 ),
        .\bus_rsp_o_reg[data][5]_1 (\bus_rsp_o_reg[data][5]_1 ),
        .\bus_rsp_o_reg[data][6] (\bus_rsp_o_reg[data][6] ),
        .\bus_rsp_o_reg[data][6]_0 (\bus_rsp_o_reg[data][6]_0 ),
        .\bus_rsp_o_reg[data][7] (\bus_rsp_o_reg[data][7] ),
        .\bus_rsp_o_reg[data][7]_0 (\bus_rsp_o_reg[data][7]_0 ),
        .\bus_rsp_o_reg[data][7]_1 (\bus_rsp_o_reg[data][7]_1 ),
        .\bus_rsp_o_reg[data][8] (\bus_rsp_o_reg[data][8] ),
        .\bus_rsp_o_reg[data][8]_0 (\bus_rsp_o_reg[data][8]_0 ),
        .\bus_rsp_o_reg[data][9] (\bus_rsp_o_reg[data][9] ),
        .cg_en_9(cg_en_9),
        .clk(clk),
        .\cpu_d_rsp[err] (\cpu_d_rsp[err] ),
        .cpu_debug(cpu_debug),
        .\ctrl[lsu_rw] (\ctrl[lsu_rw] ),
        .\ctrl_reg[hwfc_en]__0 (\ctrl_reg[hwfc_en]__0 ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\dci[exception_ack] (\dci[exception_ack] ),
        .\dci[execute_ack] (\dci[execute_ack] ),
        .\dci[halt_ack] (\dci[halt_ack] ),
        .\dci[resume_ack] (\dci[resume_ack] ),
        .\dci_reg[data_reg][31] (\dci_reg[data_reg][31] ),
        .\dci_reg[data_reg][31]_0 (\dci_reg[data_reg][31]_0 ),
        .\dci_reg[data_reg][5] (\dci_reg[data_reg][5] ),
        .\debug_mode_enable.debug_ctrl_reg[running] (\debug_mode_enable.debug_ctrl_reg[running] ),
        .\debug_mode_enable.debug_ctrl_reg[running]_0 (\debug_mode_enable.debug_ctrl_reg[running]_0 ),
        .\dm_ctrl_reg[pbuf_en]__0 (\dm_ctrl_reg[pbuf_en]__0 ),
        .\dout_reg[7] (\dout_reg[7] ),
        .\fetch_engine_reg[pc][31] (\imem_req[stb] ),
        .\fifo_read_sync.half_o_reg (\fifo_read_sync.half_o_reg ),
        .firq_i(firq_i[2]),
        .gpio_o(gpio_o),
        .\imem_ram.mem_ram_b1_reg_1_3 (\imem_ram.mem_ram_b1_reg_1_3 ),
        .\iodev_req[10][stb] (\iodev_req[10][stb] ),
        .\iodev_req[11][stb] (\iodev_req[11][stb] ),
        .\iodev_req[12][stb] (\iodev_req[12][stb] ),
        .irq_active_reg(irq_active_reg),
        .irq_active_reg_0(irq_active_reg_0),
        .m_axi_araddr({m_axi_araddr[13:4],m_axi_araddr[2:0]}),
        .m_axi_arready(m_axi_arready),
        .m_axi_arready_0(m_axi_arready_0),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awready_0(m_axi_awready_0),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_INST_0_i_4_0(neorv32_cpu_control_inst_n_58),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .\m_axi_bresp[0]_0 (\m_axi_bresp[0]_0 ),
        .m_axi_bresp_0_sp_1(m_axi_bresp_0_sn_1),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wready_0(m_axi_wready_0),
        .m_axi_wvalid(m_axi_wvalid),
        .\main_rsp[data] (\main_rsp[data] ),
        .\mar_reg[10]_0 (\mar_reg[17] [3]),
        .\mar_reg[11]_0 (\mar_reg[17] [4]),
        .\mar_reg[11]_1 (\mar_reg[11] ),
        .\mar_reg[12]_0 (\mar_reg[17] [5]),
        .\mar_reg[12]_1 (\fetch_engine_reg[pc][13] [8:0]),
        .\mar_reg[14]_0 (addr[12]),
        .\mar_reg[14]_1 (\mar_reg[14] ),
        .\mar_reg[16]_0 (\mar_reg[16] ),
        .\mar_reg[17]_0 (\mar_reg[17]_0 ),
        .\mar_reg[17]_1 (\mar_reg[17] [9:7]),
        .\mar_reg[2]_0 (\mar_reg[2] ),
        .\mar_reg[2]_1 (ADDRARDADDR[0]),
        .\mar_reg[2]_2 (\mar_reg[2]_0 ),
        .\mar_reg[2]_3 (\mar_reg[2]_1 ),
        .\mar_reg[2]_4 (\mar_reg[2]_2 ),
        .\mar_reg[2]_5 (\mar_reg[2]_3 ),
        .\mar_reg[31]_0 ({\cpu_d_req[addr] [31:2],\mar_reg[1] ,\cpu_d_req[addr] [0]}),
        .\mar_reg[31]_1 (alu_add),
        .\mar_reg[3]_0 (\mar_reg[3] ),
        .\mar_reg[3]_1 (addr[1]),
        .\mar_reg[3]_2 (\mar_reg[3]_0 ),
        .\mar_reg[4]_0 (\mar_reg[4] ),
        .\mar_reg[4]_1 (\mar_reg[17] [0]),
        .\mar_reg[5]_0 (\mar_reg[5] ),
        .\mar_reg[5]_1 (\mar_reg[17] [1]),
        .\mar_reg[6]_0 (\mar_reg[17] [2]),
        .\mar_reg[7]_0 (addr[5]),
        .\mar_reg[7]_1 (\fetch_engine_reg[pc][15] [1:0]),
        .\mar_reg[8]_0 (ADDRARDADDR[6]),
        .\mar_reg[8]_1 (\mar_reg[8] ),
        .\mar_reg[8]_2 (\mar_reg[8]_0 ),
        .\mar_reg[8]_3 (E),
        .\mar_reg[8]_4 (\mar_reg[8]_1 ),
        .\mar_reg[8]_5 (\mar_reg[8]_2 ),
        .\mar_reg[8]_6 (\mar_reg[8]_3 ),
        .\mar_reg[8]_7 (\mar_reg[8]_4 ),
        .\mar_reg[9]_0 (\mar_reg[9] ),
        .\mar_reg[9]_1 (\mar_reg[9]_0 ),
        .\mar_reg[9]_2 (\iodev_req[3][stb] ),
        .misaligned(misaligned),
        .misaligned_reg_0(neorv32_cpu_control_inst_n_69),
        .p_21_in(p_21_in),
        .p_2_in(p_2_in),
        .p_3_in(p_3_in),
        .pending(pending),
        .pending_reg(pending_reg),
        .pending_reg_0(neorv32_cpu_control_inst_n_57),
        .pending_reg_1(pending_reg_0),
        .pending_reg_2(pending_reg_1),
        .pending_reg_3(pending_reg_2),
        .port_sel_reg(port_sel_reg),
        .r_pnt(r_pnt),
        .\r_pnt_reg[0] (\r_pnt_reg[0] ),
        .\rdata_o_reg[0]_0 (neorv32_cpu_control_inst_n_117),
        .\rdata_o_reg[14]_0 (\execute_engine_reg[ir] ),
        .\rdata_o_reg[15]_0 (neorv32_cpu_control_inst_n_20),
        .\rdata_o_reg[15]_1 (neorv32_cpu_control_inst_n_16),
        .\rdata_o_reg[23]_0 (\rdata_o_reg[23] ),
        .\rdata_o_reg[23]_1 (neorv32_cpu_control_inst_n_22),
        .\rdata_o_reg[30]_0 ({p_0_in_0[30:24],p_0_in_0[22:16]}),
        .\rdata_o_reg[31]_0 (mem_rdata),
        .\rdata_o_reg[7]_0 (neorv32_cpu_control_inst_n_102),
        .\rdata_o_reg[8]_0 (neorv32_cpu_control_inst_n_21),
        .rden0(rden0),
        .rden0_0(rden0_0),
        .rden_reg(rden_reg),
        .rstn_sys(rstn_sys),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\rx_fifo[free] (\rx_fifo[free] ),
        .\timeout_cnt_reg[6] (\timeout_cnt_reg[6] ),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .\tx_fifo[free] (\tx_fifo[free] ),
        .w_pnt(w_pnt),
        .\w_pnt_reg[0] (\w_pnt_reg[0] ),
        .\w_pnt_reg[0]_0 (\w_pnt_reg[0]_0 ),
        .\w_pnt_reg[0]_1 (\w_pnt_reg[0]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_regfile neorv32_cpu_regfile_inst
       (.DIADI(rf_wdata),
        .DOADO(rs1),
        .DOBDO(rs2),
        .O({neorv32_cpu_regfile_inst_n_119,neorv32_cpu_regfile_inst_n_120,neorv32_cpu_regfile_inst_n_121}),
        .Q({\ctrl[rf_rs2] ,\execute_engine_reg[ir] }),
        .S(neorv32_cpu_regfile_inst_n_64),
        .WEA(rf_we),
        .\_inferred__4/i__carry (neorv32_cpu_alu_inst_n_69),
        .alu_cmp(alu_cmp),
        .clk(clk),
        .\ctrl[alu_opa_mux] (\ctrl[alu_opa_mux] ),
        .\ctrl[alu_unsigned] (\ctrl[alu_unsigned] ),
        .\register_file_fpga.reg_file_reg_0 ({neorv32_cpu_regfile_inst_n_65,neorv32_cpu_regfile_inst_n_66,neorv32_cpu_regfile_inst_n_67,neorv32_cpu_regfile_inst_n_68,neorv32_cpu_regfile_inst_n_69,neorv32_cpu_regfile_inst_n_70,neorv32_cpu_regfile_inst_n_71,neorv32_cpu_regfile_inst_n_72,neorv32_cpu_regfile_inst_n_73,neorv32_cpu_regfile_inst_n_74,neorv32_cpu_regfile_inst_n_75,neorv32_cpu_regfile_inst_n_76,neorv32_cpu_regfile_inst_n_77,neorv32_cpu_regfile_inst_n_78,neorv32_cpu_regfile_inst_n_79,neorv32_cpu_regfile_inst_n_80,neorv32_cpu_regfile_inst_n_81,neorv32_cpu_regfile_inst_n_82,neorv32_cpu_regfile_inst_n_83,neorv32_cpu_regfile_inst_n_84,neorv32_cpu_regfile_inst_n_85,neorv32_cpu_regfile_inst_n_86,neorv32_cpu_regfile_inst_n_87,neorv32_cpu_regfile_inst_n_88}),
        .\register_file_fpga.reg_file_reg_1 (opa),
        .\register_file_fpga.reg_file_reg_10 (neorv32_cpu_regfile_inst_n_124),
        .\register_file_fpga.reg_file_reg_11 (opa_addr),
        .\register_file_fpga.reg_file_reg_2 (neorv32_cpu_regfile_inst_n_90),
        .\register_file_fpga.reg_file_reg_3 ({neorv32_cpu_regfile_inst_n_91,neorv32_cpu_regfile_inst_n_92,neorv32_cpu_regfile_inst_n_93,neorv32_cpu_regfile_inst_n_94}),
        .\register_file_fpga.reg_file_reg_4 ({neorv32_cpu_regfile_inst_n_95,neorv32_cpu_regfile_inst_n_96,neorv32_cpu_regfile_inst_n_97,neorv32_cpu_regfile_inst_n_98}),
        .\register_file_fpga.reg_file_reg_5 ({neorv32_cpu_regfile_inst_n_99,neorv32_cpu_regfile_inst_n_100,neorv32_cpu_regfile_inst_n_101,neorv32_cpu_regfile_inst_n_102}),
        .\register_file_fpga.reg_file_reg_6 ({neorv32_cpu_regfile_inst_n_103,neorv32_cpu_regfile_inst_n_104,neorv32_cpu_regfile_inst_n_105,neorv32_cpu_regfile_inst_n_106}),
        .\register_file_fpga.reg_file_reg_7 ({neorv32_cpu_regfile_inst_n_107,neorv32_cpu_regfile_inst_n_108,neorv32_cpu_regfile_inst_n_109,neorv32_cpu_regfile_inst_n_110}),
        .\register_file_fpga.reg_file_reg_8 ({neorv32_cpu_regfile_inst_n_111,neorv32_cpu_regfile_inst_n_112,neorv32_cpu_regfile_inst_n_113,neorv32_cpu_regfile_inst_n_114}),
        .\register_file_fpga.reg_file_reg_9 ({neorv32_cpu_regfile_inst_n_115,neorv32_cpu_regfile_inst_n_116,neorv32_cpu_regfile_inst_n_117,neorv32_cpu_regfile_inst_n_118}));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_10 
       (.I0(\execute_engine_reg[link_pc] [27]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[27]),
        .I3(mem_rdata[27]),
        .I4(csr_rdata[27]),
        .O(rf_wdata[27]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_11 
       (.I0(\execute_engine_reg[link_pc] [26]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[26]),
        .I3(mem_rdata[26]),
        .I4(csr_rdata[26]),
        .O(rf_wdata[26]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_12 
       (.I0(\execute_engine_reg[link_pc] [25]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[25]),
        .I3(mem_rdata[25]),
        .I4(csr_rdata[25]),
        .O(rf_wdata[25]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_13 
       (.I0(\execute_engine_reg[link_pc] [24]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[24]),
        .I3(mem_rdata[24]),
        .I4(csr_rdata[24]),
        .O(rf_wdata[24]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_14 
       (.I0(\execute_engine_reg[link_pc] [23]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[23]),
        .I3(mem_rdata[23]),
        .I4(csr_rdata[23]),
        .O(rf_wdata[23]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_15 
       (.I0(\execute_engine_reg[link_pc] [22]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[22]),
        .I3(mem_rdata[22]),
        .I4(csr_rdata[22]),
        .O(rf_wdata[22]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_16 
       (.I0(\execute_engine_reg[link_pc] [21]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[21]),
        .I3(mem_rdata[21]),
        .I4(csr_rdata[21]),
        .O(rf_wdata[21]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_17 
       (.I0(\execute_engine_reg[link_pc] [20]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[20]),
        .I3(mem_rdata[20]),
        .I4(csr_rdata[20]),
        .O(rf_wdata[20]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_18 
       (.I0(\execute_engine_reg[link_pc] [19]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[19]),
        .I3(mem_rdata[19]),
        .I4(csr_rdata[19]),
        .O(rf_wdata[19]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_19 
       (.I0(\execute_engine_reg[link_pc] [18]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[18]),
        .I3(mem_rdata[18]),
        .I4(csr_rdata[18]),
        .O(rf_wdata[18]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_20 
       (.I0(\execute_engine_reg[link_pc] [17]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[17]),
        .I3(mem_rdata[17]),
        .I4(csr_rdata[17]),
        .O(rf_wdata[17]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_21 
       (.I0(\execute_engine_reg[link_pc] [16]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[16]),
        .I3(mem_rdata[16]),
        .I4(csr_rdata[16]),
        .O(rf_wdata[16]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_22 
       (.I0(\execute_engine_reg[link_pc] [15]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[15]),
        .I3(mem_rdata[15]),
        .I4(csr_rdata[15]),
        .O(rf_wdata[15]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_23 
       (.I0(\execute_engine_reg[link_pc] [14]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[14]),
        .I3(mem_rdata[14]),
        .I4(csr_rdata[14]),
        .O(rf_wdata[14]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_24 
       (.I0(\execute_engine_reg[link_pc] [13]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[13]),
        .I3(mem_rdata[13]),
        .I4(csr_rdata[13]),
        .O(rf_wdata[13]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_25 
       (.I0(\execute_engine_reg[link_pc] [12]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[12]),
        .I3(mem_rdata[12]),
        .I4(csr_rdata[12]),
        .O(rf_wdata[12]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_26 
       (.I0(\execute_engine_reg[link_pc] [11]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[11]),
        .I3(mem_rdata[11]),
        .I4(csr_rdata[11]),
        .O(rf_wdata[11]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_27 
       (.I0(\execute_engine_reg[link_pc] [10]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[10]),
        .I3(mem_rdata[10]),
        .I4(csr_rdata[10]),
        .O(rf_wdata[10]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_28 
       (.I0(\execute_engine_reg[link_pc] [9]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[9]),
        .I3(mem_rdata[9]),
        .I4(csr_rdata[9]),
        .O(rf_wdata[9]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_29 
       (.I0(\execute_engine_reg[link_pc] [8]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[8]),
        .I3(mem_rdata[8]),
        .I4(csr_rdata[8]),
        .O(rf_wdata[8]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_30 
       (.I0(\execute_engine_reg[link_pc] [7]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[7]),
        .I3(mem_rdata[7]),
        .I4(csr_rdata[7]),
        .O(rf_wdata[7]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_31 
       (.I0(\execute_engine_reg[link_pc] [6]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[6]),
        .I3(mem_rdata[6]),
        .I4(csr_rdata[6]),
        .O(rf_wdata[6]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_32 
       (.I0(\execute_engine_reg[link_pc] [5]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[5]),
        .I3(mem_rdata[5]),
        .I4(csr_rdata[5]),
        .O(rf_wdata[5]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_33 
       (.I0(\execute_engine_reg[link_pc] [4]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[4]),
        .I3(mem_rdata[4]),
        .I4(csr_rdata[4]),
        .O(rf_wdata[4]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_34 
       (.I0(\execute_engine_reg[link_pc] [3]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[3]),
        .I3(mem_rdata[3]),
        .I4(csr_rdata[3]),
        .O(rf_wdata[3]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_35 
       (.I0(\execute_engine_reg[link_pc] [2]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[2]),
        .I3(mem_rdata[2]),
        .I4(csr_rdata[2]),
        .O(rf_wdata[2]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_36 
       (.I0(\execute_engine_reg[link_pc] [1]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[1]),
        .I3(mem_rdata[1]),
        .I4(csr_rdata[1]),
        .O(rf_wdata[1]));
  LUT5 #(
    .INIT(32'hFFFFFFE2)) 
    \register_file_fpga.reg_file_reg_i_37 
       (.I0(neorv32_cpu_control_inst_n_329),
        .I1(\ctrl[alu_op] [2]),
        .I2(neorv32_cpu_control_inst_n_296),
        .I3(mem_rdata[0]),
        .I4(csr_rdata[0]),
        .O(rf_wdata[0]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_6 
       (.I0(\execute_engine_reg[link_pc] [31]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[31]),
        .I3(mem_rdata[31]),
        .I4(csr_rdata[31]),
        .O(rf_wdata[31]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_7 
       (.I0(\execute_engine_reg[link_pc] [30]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[30]),
        .I3(mem_rdata[30]),
        .I4(csr_rdata[30]),
        .O(rf_wdata[30]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_8 
       (.I0(\execute_engine_reg[link_pc] [29]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[29]),
        .I3(mem_rdata[29]),
        .I4(csr_rdata[29]),
        .O(rf_wdata[29]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_9 
       (.I0(\execute_engine_reg[link_pc] [28]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[28]),
        .I3(mem_rdata[28]),
        .I4(csr_rdata[28]),
        .O(rf_wdata[28]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_alu
   (cp_valid_1,
    \serial_shifter.shifter_reg[cnt][1] ,
    \mul[add] ,
    \trap_ctrl_reg[exc_buf][1] ,
    CO,
    \multiplier_core_serial.mul_reg[prod][31] ,
    \ctrl_reg[out_en] ,
    \serial_shifter.shifter_reg[sreg][31] ,
    \divider_core_serial.div_reg[quotient][30] ,
    \serial_shifter.shifter_reg[done_ff]__0 ,
    \serial_shifter.shifter_reg[done_ff]__0_0 ,
    \serial_shifter.shifter_reg[done_ff]__0_1 ,
    \serial_shifter.shifter_reg[done_ff]__0_2 ,
    \serial_shifter.shifter_reg[done_ff]__0_3 ,
    \serial_shifter.shifter_reg[done_ff]__0_4 ,
    \serial_shifter.shifter_reg[done_ff]__0_5 ,
    \serial_shifter.shifter_reg[done_ff]__0_6 ,
    \serial_shifter.shifter_reg[done_ff]__0_7 ,
    \serial_shifter.shifter_reg[done_ff]__0_8 ,
    \serial_shifter.shifter_reg[done_ff]__0_9 ,
    \serial_shifter.shifter_reg[done_ff]__0_10 ,
    \serial_shifter.shifter_reg[done_ff]__0_11 ,
    \serial_shifter.shifter_reg[done_ff]__0_12 ,
    \serial_shifter.shifter_reg[done_ff]__0_13 ,
    \serial_shifter.shifter_reg[done_ff]__0_14 ,
    \serial_shifter.shifter_reg[done_ff]__0_15 ,
    \serial_shifter.shifter_reg[done_ff]__0_16 ,
    \serial_shifter.shifter_reg[done_ff]__0_17 ,
    \serial_shifter.shifter_reg[done_ff]__0_18 ,
    \serial_shifter.shifter_reg[done_ff]__0_19 ,
    \serial_shifter.shifter_reg[done_ff]__0_20 ,
    \serial_shifter.shifter_reg[done_ff]__0_21 ,
    \serial_shifter.shifter_reg[done_ff]__0_22 ,
    \serial_shifter.shifter_reg[done_ff]__0_23 ,
    \serial_shifter.shifter_reg[done_ff]__0_24 ,
    \serial_shifter.shifter_reg[done_ff]__0_25 ,
    \serial_shifter.shifter_reg[done_ff]__0_26 ,
    \serial_shifter.shifter_reg[done_ff]__0_27 ,
    \serial_shifter.shifter_reg[done_ff]__0_28 ,
    \serial_shifter.shifter_reg[done_ff]__0_29 ,
    clk,
    rstn_sys,
    \div_reg[sign_mod] ,
    \serial_shifter.shifter_reg[cnt][1]_0 ,
    DI,
    S,
    Q,
    \ctrl[cpu_trap] ,
    \div_reg[sign_mod]_0 ,
    \serial_shifter.shifter_reg[cnt][4] ,
    \execute_engine_reg[ir] ,
    \multiplier_core_serial.mul_reg[prod][0] ,
    rs2_o,
    \_inferred__4/i__carry__7 ,
    \_inferred__4/i__carry ,
    \serial_shifter.shifter_reg[cnt][2] ,
    \serial_shifter.shifter_reg[cnt][3] ,
    \register_file_fpga.reg_file_reg_i_70 ,
    \register_file_fpga.reg_file_reg_i_212 ,
    alu_add,
    \register_file_fpga.reg_file_reg_i_75 ,
    \register_file_fpga.reg_file_reg_i_206 ,
    D,
    \divider_core_serial.div_reg[quotient][31] ,
    \ctrl_reg[rs2_abs][31] ,
    \multiplier_core_serial.mul_reg[prod][63] );
  output cp_valid_1;
  output [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  output [32:0]\mul[add] ;
  output \trap_ctrl_reg[exc_buf][1] ;
  output [0:0]CO;
  output [31:0]\multiplier_core_serial.mul_reg[prod][31] ;
  output \ctrl_reg[out_en] ;
  output [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  output [30:0]\divider_core_serial.div_reg[quotient][30] ;
  output \serial_shifter.shifter_reg[done_ff]__0 ;
  output \serial_shifter.shifter_reg[done_ff]__0_0 ;
  output \serial_shifter.shifter_reg[done_ff]__0_1 ;
  output \serial_shifter.shifter_reg[done_ff]__0_2 ;
  output \serial_shifter.shifter_reg[done_ff]__0_3 ;
  output \serial_shifter.shifter_reg[done_ff]__0_4 ;
  output \serial_shifter.shifter_reg[done_ff]__0_5 ;
  output \serial_shifter.shifter_reg[done_ff]__0_6 ;
  output \serial_shifter.shifter_reg[done_ff]__0_7 ;
  output \serial_shifter.shifter_reg[done_ff]__0_8 ;
  output \serial_shifter.shifter_reg[done_ff]__0_9 ;
  output \serial_shifter.shifter_reg[done_ff]__0_10 ;
  output \serial_shifter.shifter_reg[done_ff]__0_11 ;
  output \serial_shifter.shifter_reg[done_ff]__0_12 ;
  output \serial_shifter.shifter_reg[done_ff]__0_13 ;
  output \serial_shifter.shifter_reg[done_ff]__0_14 ;
  output \serial_shifter.shifter_reg[done_ff]__0_15 ;
  output \serial_shifter.shifter_reg[done_ff]__0_16 ;
  output \serial_shifter.shifter_reg[done_ff]__0_17 ;
  output \serial_shifter.shifter_reg[done_ff]__0_18 ;
  output \serial_shifter.shifter_reg[done_ff]__0_19 ;
  output \serial_shifter.shifter_reg[done_ff]__0_20 ;
  output \serial_shifter.shifter_reg[done_ff]__0_21 ;
  output \serial_shifter.shifter_reg[done_ff]__0_22 ;
  output \serial_shifter.shifter_reg[done_ff]__0_23 ;
  output \serial_shifter.shifter_reg[done_ff]__0_24 ;
  output \serial_shifter.shifter_reg[done_ff]__0_25 ;
  output \serial_shifter.shifter_reg[done_ff]__0_26 ;
  output \serial_shifter.shifter_reg[done_ff]__0_27 ;
  output \serial_shifter.shifter_reg[done_ff]__0_28 ;
  output \serial_shifter.shifter_reg[done_ff]__0_29 ;
  input clk;
  input rstn_sys;
  input \div_reg[sign_mod] ;
  input [1:0]\serial_shifter.shifter_reg[cnt][1]_0 ;
  input [0:0]DI;
  input [0:0]S;
  input [0:0]Q;
  input \ctrl[cpu_trap] ;
  input [1:0]\div_reg[sign_mod]_0 ;
  input \serial_shifter.shifter_reg[cnt][4] ;
  input [2:0]\execute_engine_reg[ir] ;
  input \multiplier_core_serial.mul_reg[prod][0] ;
  input [30:0]rs2_o;
  input \_inferred__4/i__carry__7 ;
  input \_inferred__4/i__carry ;
  input \serial_shifter.shifter_reg[cnt][2] ;
  input \serial_shifter.shifter_reg[cnt][3] ;
  input [1:0]\register_file_fpga.reg_file_reg_i_70 ;
  input \register_file_fpga.reg_file_reg_i_212 ;
  input [30:0]alu_add;
  input \register_file_fpga.reg_file_reg_i_75 ;
  input \register_file_fpga.reg_file_reg_i_206 ;
  input [31:0]D;
  input [31:0]\divider_core_serial.div_reg[quotient][31] ;
  input [31:0]\ctrl_reg[rs2_abs][31] ;
  input [63:0]\multiplier_core_serial.mul_reg[prod][63] ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [0:0]S;
  wire \_inferred__4/i__carry ;
  wire \_inferred__4/i__carry__7 ;
  wire [30:0]alu_add;
  wire clk;
  wire cp_valid_1;
  wire \ctrl[cpu_trap] ;
  wire \ctrl_reg[out_en] ;
  wire [31:0]\ctrl_reg[rs2_abs][31] ;
  wire \div_reg[sign_mod] ;
  wire [1:0]\div_reg[sign_mod]_0 ;
  wire [30:0]\divider_core_serial.div_reg[quotient][30] ;
  wire [31:0]\divider_core_serial.div_reg[quotient][31] ;
  wire [2:0]\execute_engine_reg[ir] ;
  wire [32:0]\mul[add] ;
  wire \multiplier_core_serial.mul_reg[prod][0] ;
  wire [31:0]\multiplier_core_serial.mul_reg[prod][31] ;
  wire [63:0]\multiplier_core_serial.mul_reg[prod][63] ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_100 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_101 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_102 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_103 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_104 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_105 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_106 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_107 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_108 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_109 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_110 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_111 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_112 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_113 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_114 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_115 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_116 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_117 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_118 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_119 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_120 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_121 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_122 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_123 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_124 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_125 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_126 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_127 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_128 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_129 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_99 ;
  wire \register_file_fpga.reg_file_reg_i_206 ;
  wire \register_file_fpga.reg_file_reg_i_212 ;
  wire [1:0]\register_file_fpga.reg_file_reg_i_70 ;
  wire \register_file_fpga.reg_file_reg_i_75 ;
  wire [30:0]rs2_o;
  wire rstn_sys;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1]_0 ;
  wire \serial_shifter.shifter_reg[cnt][2] ;
  wire \serial_shifter.shifter_reg[cnt][3] ;
  wire \serial_shifter.shifter_reg[cnt][4] ;
  wire \serial_shifter.shifter_reg[done_ff] ;
  wire \serial_shifter.shifter_reg[done_ff]__0 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_0 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_1 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_10 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_11 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_12 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_13 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_14 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_15 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_16 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_17 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_18 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_19 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_2 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_20 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_21 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_22 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_23 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_24 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_25 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_26 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_27 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_28 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_29 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_3 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_4 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_5 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_6 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_7 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_8 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_9 ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  wire \trap_ctrl_reg[exc_buf][1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_muldiv \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst 
       (.CO(CO),
        .DI(DI),
        .\FSM_onehot_ctrl_reg[state][1]_0 (cp_valid_1),
        .Q(\multiplier_core_serial.mul_reg[prod][31] ),
        .S(S),
        .\_inferred__4/i__carry_0 (\_inferred__4/i__carry ),
        .\_inferred__4/i__carry__7_0 (\_inferred__4/i__carry__7 ),
        .clk(clk),
        .\ctrl[cpu_trap] (\ctrl[cpu_trap] ),
        .\ctrl_reg[out_en]_0 (\ctrl_reg[out_en] ),
        .\ctrl_reg[out_en]_1 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_99 ),
        .\ctrl_reg[out_en]_10 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_108 ),
        .\ctrl_reg[out_en]_11 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_109 ),
        .\ctrl_reg[out_en]_12 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_110 ),
        .\ctrl_reg[out_en]_13 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_111 ),
        .\ctrl_reg[out_en]_14 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_112 ),
        .\ctrl_reg[out_en]_15 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_113 ),
        .\ctrl_reg[out_en]_16 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_114 ),
        .\ctrl_reg[out_en]_17 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_115 ),
        .\ctrl_reg[out_en]_18 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_116 ),
        .\ctrl_reg[out_en]_19 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_117 ),
        .\ctrl_reg[out_en]_2 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_100 ),
        .\ctrl_reg[out_en]_20 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_118 ),
        .\ctrl_reg[out_en]_21 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_119 ),
        .\ctrl_reg[out_en]_22 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_120 ),
        .\ctrl_reg[out_en]_23 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_121 ),
        .\ctrl_reg[out_en]_24 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_122 ),
        .\ctrl_reg[out_en]_25 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_123 ),
        .\ctrl_reg[out_en]_26 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_124 ),
        .\ctrl_reg[out_en]_27 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_125 ),
        .\ctrl_reg[out_en]_28 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_126 ),
        .\ctrl_reg[out_en]_29 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_127 ),
        .\ctrl_reg[out_en]_3 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_101 ),
        .\ctrl_reg[out_en]_30 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_128 ),
        .\ctrl_reg[out_en]_31 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_129 ),
        .\ctrl_reg[out_en]_4 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_102 ),
        .\ctrl_reg[out_en]_5 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_103 ),
        .\ctrl_reg[out_en]_6 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_104 ),
        .\ctrl_reg[out_en]_7 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_105 ),
        .\ctrl_reg[out_en]_8 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_106 ),
        .\ctrl_reg[out_en]_9 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_107 ),
        .\ctrl_reg[rs2_abs][31]_0 (\ctrl_reg[rs2_abs][31] ),
        .\div_reg[sign_mod]_0 (\div_reg[sign_mod] ),
        .\div_reg[sign_mod]_1 (\div_reg[sign_mod]_0 [1]),
        .\divider_core_serial.div_reg[quotient][30]_0 (\divider_core_serial.div_reg[quotient][30] ),
        .\divider_core_serial.div_reg[quotient][31]_0 (\divider_core_serial.div_reg[quotient][31] ),
        .\execute_engine_reg[ir] (\execute_engine_reg[ir] ),
        .\mul[add] (\mul[add] ),
        .\multiplier_core_serial.mul_reg[prod][0]_0 (\multiplier_core_serial.mul_reg[prod][0] ),
        .\multiplier_core_serial.mul_reg[prod][63]_0 (\multiplier_core_serial.mul_reg[prod][63] ),
        .\register_file_fpga.reg_file_reg_i_206_0 (\register_file_fpga.reg_file_reg_i_206 ),
        .\register_file_fpga.reg_file_reg_i_212_0 (\register_file_fpga.reg_file_reg_i_212 ),
        .\register_file_fpga.reg_file_reg_i_71 (\serial_shifter.shifter_reg[sreg][31] [0]),
        .\register_file_fpga.reg_file_reg_i_71_0 (\register_file_fpga.reg_file_reg_i_70 [0]),
        .\register_file_fpga.reg_file_reg_i_75 (\register_file_fpga.reg_file_reg_i_75 ),
        .rs2_o(rs2_o),
        .rstn_sys(rstn_sys),
        .\serial_shifter.shifter_reg[done_ff] (\serial_shifter.shifter_reg[done_ff] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_shifter neorv32_cpu_cp_shifter_inst
       (.D(D),
        .Q(Q),
        .alu_add(alu_add),
        .clk(clk),
        .cp_valid_1(cp_valid_1),
        .\ctrl[cpu_trap] (\ctrl[cpu_trap] ),
        .\register_file_fpga.reg_file_reg_i_40 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_129 ),
        .\register_file_fpga.reg_file_reg_i_41 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_128 ),
        .\register_file_fpga.reg_file_reg_i_42 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_127 ),
        .\register_file_fpga.reg_file_reg_i_43 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_126 ),
        .\register_file_fpga.reg_file_reg_i_44 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_125 ),
        .\register_file_fpga.reg_file_reg_i_45 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_124 ),
        .\register_file_fpga.reg_file_reg_i_46 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_123 ),
        .\register_file_fpga.reg_file_reg_i_47 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_122 ),
        .\register_file_fpga.reg_file_reg_i_48 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_121 ),
        .\register_file_fpga.reg_file_reg_i_49 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_120 ),
        .\register_file_fpga.reg_file_reg_i_50 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_119 ),
        .\register_file_fpga.reg_file_reg_i_51 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_118 ),
        .\register_file_fpga.reg_file_reg_i_52 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_117 ),
        .\register_file_fpga.reg_file_reg_i_53 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_116 ),
        .\register_file_fpga.reg_file_reg_i_54 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_115 ),
        .\register_file_fpga.reg_file_reg_i_55 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_114 ),
        .\register_file_fpga.reg_file_reg_i_56 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_113 ),
        .\register_file_fpga.reg_file_reg_i_57 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_112 ),
        .\register_file_fpga.reg_file_reg_i_58 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_111 ),
        .\register_file_fpga.reg_file_reg_i_59 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_110 ),
        .\register_file_fpga.reg_file_reg_i_60 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_109 ),
        .\register_file_fpga.reg_file_reg_i_61 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_108 ),
        .\register_file_fpga.reg_file_reg_i_62 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_107 ),
        .\register_file_fpga.reg_file_reg_i_63 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_106 ),
        .\register_file_fpga.reg_file_reg_i_64 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_105 ),
        .\register_file_fpga.reg_file_reg_i_65 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_104 ),
        .\register_file_fpga.reg_file_reg_i_66 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_103 ),
        .\register_file_fpga.reg_file_reg_i_67 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_102 ),
        .\register_file_fpga.reg_file_reg_i_68 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_101 ),
        .\register_file_fpga.reg_file_reg_i_69 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_100 ),
        .\register_file_fpga.reg_file_reg_i_70 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_99 ),
        .\register_file_fpga.reg_file_reg_i_70_0 (\register_file_fpga.reg_file_reg_i_70 ),
        .rstn_sys(rstn_sys),
        .\serial_shifter.shifter_reg[cnt][0]_0 (\serial_shifter.shifter_reg[cnt][1] [0]),
        .\serial_shifter.shifter_reg[cnt][1]_0 (\serial_shifter.shifter_reg[cnt][1] [1]),
        .\serial_shifter.shifter_reg[cnt][1]_1 (\serial_shifter.shifter_reg[cnt][1]_0 ),
        .\serial_shifter.shifter_reg[cnt][2]_0 (\serial_shifter.shifter_reg[cnt][2] ),
        .\serial_shifter.shifter_reg[cnt][3]_0 (\div_reg[sign_mod]_0 [0]),
        .\serial_shifter.shifter_reg[cnt][3]_1 (\serial_shifter.shifter_reg[cnt][3] ),
        .\serial_shifter.shifter_reg[cnt][4]_0 (\serial_shifter.shifter_reg[cnt][4] ),
        .\serial_shifter.shifter_reg[done_ff] (\serial_shifter.shifter_reg[done_ff] ),
        .\serial_shifter.shifter_reg[done_ff]__0_0 (\serial_shifter.shifter_reg[done_ff]__0 ),
        .\serial_shifter.shifter_reg[done_ff]__0_1 (\serial_shifter.shifter_reg[done_ff]__0_0 ),
        .\serial_shifter.shifter_reg[done_ff]__0_10 (\serial_shifter.shifter_reg[done_ff]__0_9 ),
        .\serial_shifter.shifter_reg[done_ff]__0_11 (\serial_shifter.shifter_reg[done_ff]__0_10 ),
        .\serial_shifter.shifter_reg[done_ff]__0_12 (\serial_shifter.shifter_reg[done_ff]__0_11 ),
        .\serial_shifter.shifter_reg[done_ff]__0_13 (\serial_shifter.shifter_reg[done_ff]__0_12 ),
        .\serial_shifter.shifter_reg[done_ff]__0_14 (\serial_shifter.shifter_reg[done_ff]__0_13 ),
        .\serial_shifter.shifter_reg[done_ff]__0_15 (\serial_shifter.shifter_reg[done_ff]__0_14 ),
        .\serial_shifter.shifter_reg[done_ff]__0_16 (\serial_shifter.shifter_reg[done_ff]__0_15 ),
        .\serial_shifter.shifter_reg[done_ff]__0_17 (\serial_shifter.shifter_reg[done_ff]__0_16 ),
        .\serial_shifter.shifter_reg[done_ff]__0_18 (\serial_shifter.shifter_reg[done_ff]__0_17 ),
        .\serial_shifter.shifter_reg[done_ff]__0_19 (\serial_shifter.shifter_reg[done_ff]__0_18 ),
        .\serial_shifter.shifter_reg[done_ff]__0_2 (\serial_shifter.shifter_reg[done_ff]__0_1 ),
        .\serial_shifter.shifter_reg[done_ff]__0_20 (\serial_shifter.shifter_reg[done_ff]__0_19 ),
        .\serial_shifter.shifter_reg[done_ff]__0_21 (\serial_shifter.shifter_reg[done_ff]__0_20 ),
        .\serial_shifter.shifter_reg[done_ff]__0_22 (\serial_shifter.shifter_reg[done_ff]__0_21 ),
        .\serial_shifter.shifter_reg[done_ff]__0_23 (\serial_shifter.shifter_reg[done_ff]__0_22 ),
        .\serial_shifter.shifter_reg[done_ff]__0_24 (\serial_shifter.shifter_reg[done_ff]__0_23 ),
        .\serial_shifter.shifter_reg[done_ff]__0_25 (\serial_shifter.shifter_reg[done_ff]__0_24 ),
        .\serial_shifter.shifter_reg[done_ff]__0_26 (\serial_shifter.shifter_reg[done_ff]__0_25 ),
        .\serial_shifter.shifter_reg[done_ff]__0_27 (\serial_shifter.shifter_reg[done_ff]__0_26 ),
        .\serial_shifter.shifter_reg[done_ff]__0_28 (\serial_shifter.shifter_reg[done_ff]__0_27 ),
        .\serial_shifter.shifter_reg[done_ff]__0_29 (\serial_shifter.shifter_reg[done_ff]__0_28 ),
        .\serial_shifter.shifter_reg[done_ff]__0_3 (\serial_shifter.shifter_reg[done_ff]__0_2 ),
        .\serial_shifter.shifter_reg[done_ff]__0_30 (\serial_shifter.shifter_reg[done_ff]__0_29 ),
        .\serial_shifter.shifter_reg[done_ff]__0_4 (\serial_shifter.shifter_reg[done_ff]__0_3 ),
        .\serial_shifter.shifter_reg[done_ff]__0_5 (\serial_shifter.shifter_reg[done_ff]__0_4 ),
        .\serial_shifter.shifter_reg[done_ff]__0_6 (\serial_shifter.shifter_reg[done_ff]__0_5 ),
        .\serial_shifter.shifter_reg[done_ff]__0_7 (\serial_shifter.shifter_reg[done_ff]__0_6 ),
        .\serial_shifter.shifter_reg[done_ff]__0_8 (\serial_shifter.shifter_reg[done_ff]__0_7 ),
        .\serial_shifter.shifter_reg[done_ff]__0_9 (\serial_shifter.shifter_reg[done_ff]__0_8 ),
        .\serial_shifter.shifter_reg[sreg][31]_0 (\serial_shifter.shifter_reg[sreg][31] ),
        .\trap_ctrl_reg[exc_buf][1] (\trap_ctrl_reg[exc_buf][1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_control
   (\ctrl_nxt[rf_zero_we] ,
    \ctrl[alu_opa_mux] ,
    \ctrl[alu_unsigned] ,
    \ctrl_o[lsu_req] ,
    \ctrl[lsu_rw] ,
    \ctrl[cpu_trap] ,
    Q,
    cpu_debug,
    \trap_ctrl_reg[exc_buf][1]_0 ,
    \execute_engine_reg[ir][14]_rep_0 ,
    \execute_engine_reg[ir][14]_rep__1_0 ,
    \execute_engine_reg[ir][14]_rep__0_0 ,
    DI,
    \execute_engine_reg[ir][12]_0 ,
    \execute_engine_reg[ir][12]_1 ,
    \execute_engine_reg[ir][13]_0 ,
    \fetch_engine_reg[pc][13]_0 ,
    \fetch_engine_reg[pc][31]_0 ,
    m_axi_araddr,
    \fetch_engine_reg[pc][31]_1 ,
    \fetch_engine_reg[pc][26]_0 ,
    \fetch_engine_reg[pc][15]_0 ,
    \arbiter_reg[b_req]0 ,
    \r_pnt_reg[1] ,
    \FSM_sequential_fetch_engine_reg[state][0]_0 ,
    \w_pnt_reg[1] ,
    addr,
    \fetch_engine_reg[pc][13]_1 ,
    ADDRARDADDR,
    \execute_engine_reg[ir][12]_2 ,
    alu_add,
    \execute_engine_reg[ir][13]_1 ,
    D,
    \execute_engine_reg[ir][12]_3 ,
    \execute_engine_reg[ir][12]_4 ,
    \ctrl_reg[lsu_req]_0 ,
    E,
    \w_pnt_reg[1]_0 ,
    \csr_reg[rdata][31]_0 ,
    \register_file_fpga.reg_file_reg ,
    \ctrl_reg[alu_cp_trig][1]_0 ,
    \FSM_onehot_ctrl_reg[state][1] ,
    \execute_engine_reg[ir][14]_rep__1_1 ,
    \execute_engine_reg[ir][14]_rep__1_2 ,
    alu_res,
    \ctrl_reg[alu_op][2]_0 ,
    \imm_o_reg[4]_0 ,
    \imm_o_reg[3]_0 ,
    \imm_o_reg[2]_0 ,
    \imm_o_reg[1]_0 ,
    \ctrl_reg[alu_op][1]_0 ,
    \register_file_fpga.reg_file_reg_0 ,
    \ctrl_reg[alu_op][0]_0 ,
    \execute_engine_reg[ir][12]_5 ,
    \execute_engine_reg[link_pc][31]_0 ,
    \execute_engine_reg[ir][19]_0 ,
    WEA,
    clk,
    rstn_sys,
    \cpu_d_rsp[ack] ,
    alu_cmp,
    DOBDO,
    DOADO,
    cp_valid_1,
    \multiplier_core_serial.mul_reg[prod][30] ,
    \rdata_o_reg[8] ,
    \m_axi_araddr[31] ,
    \trap_ctrl_reg[exc_buf][8]_0 ,
    \rdata_o_reg[8]_0 ,
    \imem_ram.mem_ram_b2_reg_0_6 ,
    \arbiter_reg[b_req] ,
    \arbiter_reg[b_req]__0 ,
    \main_rsp[data] ,
    arbiter_req_reg,
    \main_rsp[err] ,
    \FSM_sequential_execute_engine_reg[state][0]_0 ,
    \trap_ctrl[exc_buf][1]_i_11_0 ,
    \csr_reg[we]_0 ,
    arbiter_err,
    misaligned,
    p_3_in_1,
    \dm_reg_reg[halt_req]__0 ,
    O,
    \divider_core_serial.div_reg[quotient][31] ,
    \divider_core_serial.div_reg[quotient][28] ,
    \divider_core_serial.div_reg[quotient][24] ,
    \divider_core_serial.div_reg[quotient][20] ,
    \divider_core_serial.div_reg[quotient][16] ,
    \divider_core_serial.div_reg[quotient][12] ,
    \divider_core_serial.div_reg[quotient][8] ,
    \divider_core_serial.div_reg[quotient][4] ,
    CO,
    \mul[add] ,
    \mar_reg[3] ,
    \register_file_fpga.reg_file_reg_1 ,
    \register_file_fpga.reg_file_reg_2 ,
    \register_file_fpga.reg_file_reg_3 ,
    \register_file_fpga.reg_file_reg_4 ,
    \serial_shifter.shifter_reg[cnt][1] ,
    \register_file_fpga.reg_file_reg_5 ,
    \register_file_fpga.reg_file_reg_6 ,
    \register_file_fpga.reg_file_reg_7 ,
    \register_file_fpga.reg_file_reg_8 ,
    \register_file_fpga.reg_file_reg_9 ,
    \register_file_fpga.reg_file_reg_10 ,
    \register_file_fpga.reg_file_reg_11 ,
    \register_file_fpga.reg_file_reg_12 ,
    \register_file_fpga.reg_file_reg_13 ,
    \register_file_fpga.reg_file_reg_14 ,
    \register_file_fpga.reg_file_reg_15 ,
    \register_file_fpga.reg_file_reg_16 ,
    \register_file_fpga.reg_file_reg_17 ,
    \register_file_fpga.reg_file_reg_18 ,
    \register_file_fpga.reg_file_reg_19 ,
    \register_file_fpga.reg_file_reg_20 ,
    \register_file_fpga.reg_file_reg_21 ,
    \register_file_fpga.reg_file_reg_22 ,
    \register_file_fpga.reg_file_reg_23 ,
    \register_file_fpga.reg_file_reg_24 ,
    \register_file_fpga.reg_file_reg_25 ,
    \register_file_fpga.reg_file_reg_26 ,
    \register_file_fpga.reg_file_reg_27 ,
    \register_file_fpga.reg_file_reg_28 ,
    \register_file_fpga.reg_file_reg_29 ,
    \register_file_fpga.reg_file_reg_30 ,
    \register_file_fpga.reg_file_reg_31 ,
    \serial_shifter.shifter_reg[sreg][31] ,
    \register_file_fpga.reg_file_reg_32 ,
    S,
    wdata_i,
    \trap_ctrl_reg[irq_pnd][11]_0 );
  output \ctrl_nxt[rf_zero_we] ;
  output \ctrl[alu_opa_mux] ;
  output \ctrl[alu_unsigned] ;
  output \ctrl_o[lsu_req] ;
  output \ctrl[lsu_rw] ;
  output \ctrl[cpu_trap] ;
  output [7:0]Q;
  output cpu_debug;
  output [0:0]\trap_ctrl_reg[exc_buf][1]_0 ;
  output \execute_engine_reg[ir][14]_rep_0 ;
  output \execute_engine_reg[ir][14]_rep__1_0 ;
  output \execute_engine_reg[ir][14]_rep__0_0 ;
  output [0:0]DI;
  output \execute_engine_reg[ir][12]_0 ;
  output \execute_engine_reg[ir][12]_1 ;
  output \execute_engine_reg[ir][13]_0 ;
  output [0:0]\fetch_engine_reg[pc][13]_0 ;
  output [29:0]\fetch_engine_reg[pc][31]_0 ;
  output [2:0]m_axi_araddr;
  output \fetch_engine_reg[pc][31]_1 ;
  output \fetch_engine_reg[pc][26]_0 ;
  output [0:0]\fetch_engine_reg[pc][15]_0 ;
  output \arbiter_reg[b_req]0 ;
  output \r_pnt_reg[1] ;
  output \FSM_sequential_fetch_engine_reg[state][0]_0 ;
  output \w_pnt_reg[1] ;
  output [1:0]addr;
  output [0:0]\fetch_engine_reg[pc][13]_1 ;
  output [1:0]ADDRARDADDR;
  output \execute_engine_reg[ir][12]_2 ;
  output [31:0]alu_add;
  output \execute_engine_reg[ir][13]_1 ;
  output [13:0]D;
  output \execute_engine_reg[ir][12]_3 ;
  output [3:0]\execute_engine_reg[ir][12]_4 ;
  output \ctrl_reg[lsu_req]_0 ;
  output [0:0]E;
  output \w_pnt_reg[1]_0 ;
  output [31:0]\csr_reg[rdata][31]_0 ;
  output [31:0]\register_file_fpga.reg_file_reg ;
  output [1:0]\ctrl_reg[alu_cp_trig][1]_0 ;
  output \FSM_onehot_ctrl_reg[state][1] ;
  output \execute_engine_reg[ir][14]_rep__1_1 ;
  output [63:0]\execute_engine_reg[ir][14]_rep__1_2 ;
  output [30:0]alu_res;
  output [2:0]\ctrl_reg[alu_op][2]_0 ;
  output \imm_o_reg[4]_0 ;
  output \imm_o_reg[3]_0 ;
  output \imm_o_reg[2]_0 ;
  output [1:0]\imm_o_reg[1]_0 ;
  output \ctrl_reg[alu_op][1]_0 ;
  output [31:0]\register_file_fpga.reg_file_reg_0 ;
  output \ctrl_reg[alu_op][0]_0 ;
  output [31:0]\execute_engine_reg[ir][12]_5 ;
  output [30:0]\execute_engine_reg[link_pc][31]_0 ;
  output [4:0]\execute_engine_reg[ir][19]_0 ;
  output [0:0]WEA;
  input clk;
  input rstn_sys;
  input \cpu_d_rsp[ack] ;
  input [1:0]alu_cmp;
  input [31:0]DOBDO;
  input [31:0]DOADO;
  input cp_valid_1;
  input [31:0]\multiplier_core_serial.mul_reg[prod][30] ;
  input \rdata_o_reg[8] ;
  input [31:0]\m_axi_araddr[31] ;
  input \trap_ctrl_reg[exc_buf][8]_0 ;
  input \rdata_o_reg[8]_0 ;
  input \imem_ram.mem_ram_b2_reg_0_6 ;
  input [0:0]\arbiter_reg[b_req] ;
  input \arbiter_reg[b_req]__0 ;
  input [31:0]\main_rsp[data] ;
  input arbiter_req_reg;
  input \main_rsp[err] ;
  input \FSM_sequential_execute_engine_reg[state][0]_0 ;
  input \trap_ctrl[exc_buf][1]_i_11_0 ;
  input \csr_reg[we]_0 ;
  input arbiter_err;
  input misaligned;
  input [0:0]p_3_in_1;
  input \dm_reg_reg[halt_req]__0 ;
  input [2:0]O;
  input [30:0]\divider_core_serial.div_reg[quotient][31] ;
  input [3:0]\divider_core_serial.div_reg[quotient][28] ;
  input [3:0]\divider_core_serial.div_reg[quotient][24] ;
  input [3:0]\divider_core_serial.div_reg[quotient][20] ;
  input [3:0]\divider_core_serial.div_reg[quotient][16] ;
  input [3:0]\divider_core_serial.div_reg[quotient][12] ;
  input [3:0]\divider_core_serial.div_reg[quotient][8] ;
  input [3:0]\divider_core_serial.div_reg[quotient][4] ;
  input [0:0]CO;
  input [32:0]\mul[add] ;
  input [0:0]\mar_reg[3] ;
  input \register_file_fpga.reg_file_reg_1 ;
  input \register_file_fpga.reg_file_reg_2 ;
  input \register_file_fpga.reg_file_reg_3 ;
  input \register_file_fpga.reg_file_reg_4 ;
  input [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  input \register_file_fpga.reg_file_reg_5 ;
  input \register_file_fpga.reg_file_reg_6 ;
  input \register_file_fpga.reg_file_reg_7 ;
  input \register_file_fpga.reg_file_reg_8 ;
  input \register_file_fpga.reg_file_reg_9 ;
  input \register_file_fpga.reg_file_reg_10 ;
  input \register_file_fpga.reg_file_reg_11 ;
  input \register_file_fpga.reg_file_reg_12 ;
  input \register_file_fpga.reg_file_reg_13 ;
  input \register_file_fpga.reg_file_reg_14 ;
  input \register_file_fpga.reg_file_reg_15 ;
  input \register_file_fpga.reg_file_reg_16 ;
  input \register_file_fpga.reg_file_reg_17 ;
  input \register_file_fpga.reg_file_reg_18 ;
  input \register_file_fpga.reg_file_reg_19 ;
  input \register_file_fpga.reg_file_reg_20 ;
  input \register_file_fpga.reg_file_reg_21 ;
  input \register_file_fpga.reg_file_reg_22 ;
  input \register_file_fpga.reg_file_reg_23 ;
  input \register_file_fpga.reg_file_reg_24 ;
  input \register_file_fpga.reg_file_reg_25 ;
  input \register_file_fpga.reg_file_reg_26 ;
  input \register_file_fpga.reg_file_reg_27 ;
  input \register_file_fpga.reg_file_reg_28 ;
  input \register_file_fpga.reg_file_reg_29 ;
  input \register_file_fpga.reg_file_reg_30 ;
  input \register_file_fpga.reg_file_reg_31 ;
  input [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  input \register_file_fpga.reg_file_reg_32 ;
  input [0:0]S;
  input [0:0]wdata_i;
  input [5:0]\trap_ctrl_reg[irq_pnd][11]_0 ;

  wire [1:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [13:0]D;
  wire [0:0]DI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [0:0]E;
  wire \FSM_onehot_ctrl_reg[state][1] ;
  wire \FSM_sequential_execute_engine[state][0]_i_2_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_3_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_4_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_5_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_6_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_2_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_3_n_0 ;
  wire \FSM_sequential_execute_engine[state][2]_i_2_n_0 ;
  wire \FSM_sequential_execute_engine[state][2]_i_3_n_0 ;
  wire \FSM_sequential_execute_engine[state][2]_i_4_n_0 ;
  wire \FSM_sequential_execute_engine[state][2]_i_5_n_0 ;
  wire \FSM_sequential_execute_engine[state][2]_i_6_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_10_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_11_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_14_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_21_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_4_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_5_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_6_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][0]_0 ;
  wire \FSM_sequential_fetch_engine[state][0]_i_2_n_0 ;
  wire \FSM_sequential_fetch_engine[state][1]_i_2_n_0 ;
  wire \FSM_sequential_fetch_engine_reg[state][0]_0 ;
  wire [2:0]O;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [1:0]addr;
  wire [31:0]alu_add;
  wire [1:0]alu_cmp;
  wire [30:0]alu_res;
  wire arbiter_err;
  wire [0:0]\arbiter_reg[b_req] ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]__0 ;
  wire arbiter_req_reg;
  wire clk;
  wire cp_valid_1;
  wire \cpu_d_rsp[ack] ;
  wire cpu_debug;
  wire \csr[dcsr_cause] ;
  wire \csr[dcsr_cause][0]_i_1_n_0 ;
  wire \csr[dcsr_cause][1]_i_1_n_0 ;
  wire \csr[dcsr_cause][2]_i_1_n_0 ;
  wire \csr[dcsr_ebreakm]_i_1_n_0 ;
  wire \csr[dcsr_step]_i_1_n_0 ;
  wire [31:1]\csr[dpc] ;
  wire \csr[dpc][31]_i_4_n_0 ;
  wire \csr[dpc][31]_i_5_n_0 ;
  wire \csr[dscratch0][31]_i_1_n_0 ;
  wire \csr[dscratch0][31]_i_2_n_0 ;
  wire \csr[mcause][0]_i_1_n_0 ;
  wire \csr[mcause][1]_i_1_n_0 ;
  wire \csr[mcause][2]_i_1_n_0 ;
  wire \csr[mcause][3]_i_1_n_0 ;
  wire \csr[mcause][4]_i_1_n_0 ;
  wire \csr[mcause][5]_i_2_n_0 ;
  wire \csr[mepc][31]_i_2_n_0 ;
  wire \csr[mepc][31]_i_3_n_0 ;
  wire \csr[mepc][31]_i_4_n_0 ;
  wire \csr[mepc][31]_i_5_n_0 ;
  wire \csr[mie_msi]_i_1_n_0 ;
  wire \csr[mie_msi]_i_2_n_0 ;
  wire \csr[mscratch][0]_i_1_n_0 ;
  wire \csr[mscratch][31]_i_1_n_0 ;
  wire \csr[mscratch][31]_i_2_n_0 ;
  wire \csr[mscratch][31]_i_3_n_0 ;
  wire \csr[mscratch][31]_i_4_n_0 ;
  wire \csr[mstatus_mie]_i_1_n_0 ;
  wire \csr[mstatus_mie]_i_3_n_0 ;
  wire \csr[mstatus_mie]_i_4_n_0 ;
  wire \csr[mstatus_mie]_i_5_n_0 ;
  wire \csr[mstatus_mie]_i_6_n_0 ;
  wire \csr[mstatus_mpie]_i_1_n_0 ;
  wire \csr[mstatus_mpie]_i_2_n_0 ;
  wire \csr[mtinst][0]_i_1_n_0 ;
  wire \csr[mtinst][10]_i_1_n_0 ;
  wire \csr[mtinst][11]_i_1_n_0 ;
  wire \csr[mtinst][12]_i_1_n_0 ;
  wire \csr[mtinst][13]_i_1_n_0 ;
  wire \csr[mtinst][14]_i_1_n_0 ;
  wire \csr[mtinst][15]_i_1_n_0 ;
  wire \csr[mtinst][16]_i_1_n_0 ;
  wire \csr[mtinst][17]_i_1_n_0 ;
  wire \csr[mtinst][18]_i_1_n_0 ;
  wire \csr[mtinst][19]_i_1_n_0 ;
  wire \csr[mtinst][1]_i_1_n_0 ;
  wire \csr[mtinst][20]_i_1_n_0 ;
  wire \csr[mtinst][21]_i_1_n_0 ;
  wire \csr[mtinst][22]_i_1_n_0 ;
  wire \csr[mtinst][23]_i_1_n_0 ;
  wire \csr[mtinst][24]_i_1_n_0 ;
  wire \csr[mtinst][25]_i_1_n_0 ;
  wire \csr[mtinst][26]_i_1_n_0 ;
  wire \csr[mtinst][27]_i_1_n_0 ;
  wire \csr[mtinst][28]_i_1_n_0 ;
  wire \csr[mtinst][29]_i_1_n_0 ;
  wire \csr[mtinst][2]_i_1_n_0 ;
  wire \csr[mtinst][30]_i_1_n_0 ;
  wire \csr[mtinst][31]_i_1_n_0 ;
  wire \csr[mtinst][3]_i_1_n_0 ;
  wire \csr[mtinst][4]_i_1_n_0 ;
  wire \csr[mtinst][5]_i_1_n_0 ;
  wire \csr[mtinst][6]_i_1_n_0 ;
  wire \csr[mtinst][7]_i_1_n_0 ;
  wire \csr[mtinst][8]_i_1_n_0 ;
  wire \csr[mtinst][9]_i_1_n_0 ;
  wire \csr[mtval] ;
  wire \csr[mtval][0]_i_1_n_0 ;
  wire \csr[mtval][10]_i_1_n_0 ;
  wire \csr[mtval][11]_i_1_n_0 ;
  wire \csr[mtval][12]_i_1_n_0 ;
  wire \csr[mtval][13]_i_1_n_0 ;
  wire \csr[mtval][14]_i_1_n_0 ;
  wire \csr[mtval][15]_i_1_n_0 ;
  wire \csr[mtval][16]_i_1_n_0 ;
  wire \csr[mtval][17]_i_1_n_0 ;
  wire \csr[mtval][18]_i_1_n_0 ;
  wire \csr[mtval][19]_i_1_n_0 ;
  wire \csr[mtval][1]_i_1_n_0 ;
  wire \csr[mtval][20]_i_1_n_0 ;
  wire \csr[mtval][21]_i_1_n_0 ;
  wire \csr[mtval][22]_i_1_n_0 ;
  wire \csr[mtval][23]_i_1_n_0 ;
  wire \csr[mtval][24]_i_1_n_0 ;
  wire \csr[mtval][25]_i_1_n_0 ;
  wire \csr[mtval][26]_i_1_n_0 ;
  wire \csr[mtval][27]_i_1_n_0 ;
  wire \csr[mtval][28]_i_1_n_0 ;
  wire \csr[mtval][29]_i_1_n_0 ;
  wire \csr[mtval][2]_i_1_n_0 ;
  wire \csr[mtval][30]_i_1_n_0 ;
  wire \csr[mtval][31]_i_2_n_0 ;
  wire \csr[mtval][3]_i_1_n_0 ;
  wire \csr[mtval][4]_i_1_n_0 ;
  wire \csr[mtval][5]_i_1_n_0 ;
  wire \csr[mtval][6]_i_1_n_0 ;
  wire \csr[mtval][7]_i_1_n_0 ;
  wire \csr[mtval][8]_i_1_n_0 ;
  wire \csr[mtval][9]_i_1_n_0 ;
  wire \csr[mtvec][0]_i_1_n_0 ;
  wire \csr[mtvec][10]_i_1_n_0 ;
  wire \csr[mtvec][11]_i_1_n_0 ;
  wire \csr[mtvec][12]_i_1_n_0 ;
  wire \csr[mtvec][13]_i_1_n_0 ;
  wire \csr[mtvec][14]_i_1_n_0 ;
  wire \csr[mtvec][15]_i_1_n_0 ;
  wire \csr[mtvec][16]_i_1_n_0 ;
  wire \csr[mtvec][17]_i_1_n_0 ;
  wire \csr[mtvec][18]_i_1_n_0 ;
  wire \csr[mtvec][19]_i_1_n_0 ;
  wire \csr[mtvec][20]_i_1_n_0 ;
  wire \csr[mtvec][21]_i_1_n_0 ;
  wire \csr[mtvec][22]_i_1_n_0 ;
  wire \csr[mtvec][23]_i_1_n_0 ;
  wire \csr[mtvec][24]_i_1_n_0 ;
  wire \csr[mtvec][25]_i_1_n_0 ;
  wire \csr[mtvec][26]_i_1_n_0 ;
  wire \csr[mtvec][27]_i_1_n_0 ;
  wire \csr[mtvec][28]_i_1_n_0 ;
  wire \csr[mtvec][29]_i_1_n_0 ;
  wire \csr[mtvec][2]_i_1_n_0 ;
  wire \csr[mtvec][30]_i_1_n_0 ;
  wire \csr[mtvec][31]_i_1_n_0 ;
  wire \csr[mtvec][31]_i_2_n_0 ;
  wire \csr[mtvec][31]_i_3_n_0 ;
  wire \csr[mtvec][3]_i_1_n_0 ;
  wire \csr[mtvec][4]_i_1_n_0 ;
  wire \csr[mtvec][5]_i_1_n_0 ;
  wire \csr[mtvec][6]_i_1_n_0 ;
  wire \csr[mtvec][7]_i_1_n_0 ;
  wire \csr[mtvec][8]_i_1_n_0 ;
  wire \csr[mtvec][9]_i_1_n_0 ;
  wire \csr[rdata][0]_i_1_n_0 ;
  wire \csr[rdata][0]_i_2_n_0 ;
  wire \csr[rdata][0]_i_3_n_0 ;
  wire \csr[rdata][0]_i_4_n_0 ;
  wire \csr[rdata][0]_i_5_n_0 ;
  wire \csr[rdata][0]_i_6_n_0 ;
  wire \csr[rdata][10]_i_1_n_0 ;
  wire \csr[rdata][10]_i_2_n_0 ;
  wire \csr[rdata][10]_i_3_n_0 ;
  wire \csr[rdata][10]_i_4_n_0 ;
  wire \csr[rdata][10]_i_5_n_0 ;
  wire \csr[rdata][11]_i_10_n_0 ;
  wire \csr[rdata][11]_i_11_n_0 ;
  wire \csr[rdata][11]_i_12_n_0 ;
  wire \csr[rdata][11]_i_1_n_0 ;
  wire \csr[rdata][11]_i_3_n_0 ;
  wire \csr[rdata][11]_i_4_n_0 ;
  wire \csr[rdata][11]_i_5_n_0 ;
  wire \csr[rdata][11]_i_6_n_0 ;
  wire \csr[rdata][11]_i_7_n_0 ;
  wire \csr[rdata][11]_i_8_n_0 ;
  wire \csr[rdata][11]_i_9_n_0 ;
  wire \csr[rdata][12]_i_1_n_0 ;
  wire \csr[rdata][12]_i_2_n_0 ;
  wire \csr[rdata][12]_i_3_n_0 ;
  wire \csr[rdata][12]_i_4_n_0 ;
  wire \csr[rdata][12]_i_5_n_0 ;
  wire \csr[rdata][13]_i_1_n_0 ;
  wire \csr[rdata][13]_i_2_n_0 ;
  wire \csr[rdata][13]_i_3_n_0 ;
  wire \csr[rdata][13]_i_4_n_0 ;
  wire \csr[rdata][14]_i_1_n_0 ;
  wire \csr[rdata][14]_i_2_n_0 ;
  wire \csr[rdata][14]_i_3_n_0 ;
  wire \csr[rdata][14]_i_4_n_0 ;
  wire \csr[rdata][14]_i_5_n_0 ;
  wire \csr[rdata][15]_i_1_n_0 ;
  wire \csr[rdata][15]_i_2_n_0 ;
  wire \csr[rdata][15]_i_3_n_0 ;
  wire \csr[rdata][15]_i_4_n_0 ;
  wire \csr[rdata][16]_i_1_n_0 ;
  wire \csr[rdata][16]_i_2_n_0 ;
  wire \csr[rdata][16]_i_3_n_0 ;
  wire \csr[rdata][16]_i_4_n_0 ;
  wire \csr[rdata][16]_i_5_n_0 ;
  wire \csr[rdata][17]_i_1_n_0 ;
  wire \csr[rdata][17]_i_2_n_0 ;
  wire \csr[rdata][17]_i_3_n_0 ;
  wire \csr[rdata][17]_i_4_n_0 ;
  wire \csr[rdata][17]_i_5_n_0 ;
  wire \csr[rdata][18]_i_1_n_0 ;
  wire \csr[rdata][18]_i_2_n_0 ;
  wire \csr[rdata][18]_i_3_n_0 ;
  wire \csr[rdata][18]_i_4_n_0 ;
  wire \csr[rdata][18]_i_5_n_0 ;
  wire \csr[rdata][19]_i_1_n_0 ;
  wire \csr[rdata][19]_i_2_n_0 ;
  wire \csr[rdata][19]_i_3_n_0 ;
  wire \csr[rdata][19]_i_4_n_0 ;
  wire \csr[rdata][19]_i_5_n_0 ;
  wire \csr[rdata][1]_i_1_n_0 ;
  wire \csr[rdata][1]_i_2_n_0 ;
  wire \csr[rdata][1]_i_3_n_0 ;
  wire \csr[rdata][1]_i_4_n_0 ;
  wire \csr[rdata][1]_i_5_n_0 ;
  wire \csr[rdata][20]_i_1_n_0 ;
  wire \csr[rdata][20]_i_2_n_0 ;
  wire \csr[rdata][20]_i_3_n_0 ;
  wire \csr[rdata][20]_i_4_n_0 ;
  wire \csr[rdata][20]_i_5_n_0 ;
  wire \csr[rdata][21]_i_1_n_0 ;
  wire \csr[rdata][21]_i_2_n_0 ;
  wire \csr[rdata][21]_i_3_n_0 ;
  wire \csr[rdata][21]_i_4_n_0 ;
  wire \csr[rdata][21]_i_5_n_0 ;
  wire \csr[rdata][22]_i_1_n_0 ;
  wire \csr[rdata][22]_i_2_n_0 ;
  wire \csr[rdata][22]_i_3_n_0 ;
  wire \csr[rdata][22]_i_4_n_0 ;
  wire \csr[rdata][22]_i_5_n_0 ;
  wire \csr[rdata][23]_i_1_n_0 ;
  wire \csr[rdata][23]_i_2_n_0 ;
  wire \csr[rdata][23]_i_3_n_0 ;
  wire \csr[rdata][23]_i_4_n_0 ;
  wire \csr[rdata][23]_i_5_n_0 ;
  wire \csr[rdata][24]_i_1_n_0 ;
  wire \csr[rdata][24]_i_2_n_0 ;
  wire \csr[rdata][24]_i_3_n_0 ;
  wire \csr[rdata][24]_i_4_n_0 ;
  wire \csr[rdata][24]_i_5_n_0 ;
  wire \csr[rdata][24]_i_6_n_0 ;
  wire \csr[rdata][25]_i_1_n_0 ;
  wire \csr[rdata][25]_i_2_n_0 ;
  wire \csr[rdata][25]_i_3_n_0 ;
  wire \csr[rdata][25]_i_4_n_0 ;
  wire \csr[rdata][25]_i_5_n_0 ;
  wire \csr[rdata][26]_i_1_n_0 ;
  wire \csr[rdata][26]_i_2_n_0 ;
  wire \csr[rdata][26]_i_3_n_0 ;
  wire \csr[rdata][26]_i_4_n_0 ;
  wire \csr[rdata][26]_i_5_n_0 ;
  wire \csr[rdata][27]_i_1_n_0 ;
  wire \csr[rdata][27]_i_2_n_0 ;
  wire \csr[rdata][27]_i_3_n_0 ;
  wire \csr[rdata][27]_i_4_n_0 ;
  wire \csr[rdata][27]_i_5_n_0 ;
  wire \csr[rdata][28]_i_1_n_0 ;
  wire \csr[rdata][28]_i_2_n_0 ;
  wire \csr[rdata][28]_i_3_n_0 ;
  wire \csr[rdata][28]_i_4_n_0 ;
  wire \csr[rdata][28]_i_5_n_0 ;
  wire \csr[rdata][29]_i_10_n_0 ;
  wire \csr[rdata][29]_i_1_n_0 ;
  wire \csr[rdata][29]_i_2_n_0 ;
  wire \csr[rdata][29]_i_3_n_0 ;
  wire \csr[rdata][29]_i_4_n_0 ;
  wire \csr[rdata][29]_i_5_n_0 ;
  wire \csr[rdata][29]_i_6_n_0 ;
  wire \csr[rdata][29]_i_7_n_0 ;
  wire \csr[rdata][29]_i_8_n_0 ;
  wire \csr[rdata][29]_i_9_n_0 ;
  wire \csr[rdata][2]_i_1_n_0 ;
  wire \csr[rdata][2]_i_2_n_0 ;
  wire \csr[rdata][2]_i_4_n_0 ;
  wire \csr[rdata][2]_i_5_n_0 ;
  wire \csr[rdata][2]_i_6_n_0 ;
  wire \csr[rdata][30]_i_1_n_0 ;
  wire \csr[rdata][30]_i_2_n_0 ;
  wire \csr[rdata][30]_i_3_n_0 ;
  wire \csr[rdata][30]_i_4_n_0 ;
  wire \csr[rdata][30]_i_5_n_0 ;
  wire \csr[rdata][30]_i_6_n_0 ;
  wire \csr[rdata][30]_i_7_n_0 ;
  wire \csr[rdata][30]_i_8_n_0 ;
  wire \csr[rdata][30]_i_9_n_0 ;
  wire \csr[rdata][31]_i_10_n_0 ;
  wire \csr[rdata][31]_i_11_n_0 ;
  wire \csr[rdata][31]_i_12_n_0 ;
  wire \csr[rdata][31]_i_13_n_0 ;
  wire \csr[rdata][31]_i_14_n_0 ;
  wire \csr[rdata][31]_i_15_n_0 ;
  wire \csr[rdata][31]_i_16_n_0 ;
  wire \csr[rdata][31]_i_17_n_0 ;
  wire \csr[rdata][31]_i_18_n_0 ;
  wire \csr[rdata][31]_i_19_n_0 ;
  wire \csr[rdata][31]_i_1_n_0 ;
  wire \csr[rdata][31]_i_20_n_0 ;
  wire \csr[rdata][31]_i_2_n_0 ;
  wire \csr[rdata][31]_i_3_n_0 ;
  wire \csr[rdata][31]_i_4_n_0 ;
  wire \csr[rdata][31]_i_5_n_0 ;
  wire \csr[rdata][31]_i_6_n_0 ;
  wire \csr[rdata][31]_i_7_n_0 ;
  wire \csr[rdata][31]_i_8_n_0 ;
  wire \csr[rdata][31]_i_9_n_0 ;
  wire \csr[rdata][3]_i_1_n_0 ;
  wire \csr[rdata][3]_i_2_n_0 ;
  wire \csr[rdata][3]_i_3_n_0 ;
  wire \csr[rdata][3]_i_4_n_0 ;
  wire \csr[rdata][3]_i_5_n_0 ;
  wire \csr[rdata][3]_i_6_n_0 ;
  wire \csr[rdata][4]_i_1_n_0 ;
  wire \csr[rdata][4]_i_2_n_0 ;
  wire \csr[rdata][4]_i_3_n_0 ;
  wire \csr[rdata][4]_i_4_n_0 ;
  wire \csr[rdata][4]_i_5_n_0 ;
  wire \csr[rdata][5]_i_1_n_0 ;
  wire \csr[rdata][5]_i_2_n_0 ;
  wire \csr[rdata][5]_i_3_n_0 ;
  wire \csr[rdata][5]_i_4_n_0 ;
  wire \csr[rdata][6]_i_1_n_0 ;
  wire \csr[rdata][6]_i_2_n_0 ;
  wire \csr[rdata][6]_i_3_n_0 ;
  wire \csr[rdata][6]_i_4_n_0 ;
  wire \csr[rdata][6]_i_5_n_0 ;
  wire \csr[rdata][7]_i_1_n_0 ;
  wire \csr[rdata][7]_i_2_n_0 ;
  wire \csr[rdata][7]_i_3_n_0 ;
  wire \csr[rdata][7]_i_4_n_0 ;
  wire \csr[rdata][7]_i_5_n_0 ;
  wire \csr[rdata][7]_i_6_n_0 ;
  wire \csr[rdata][7]_i_7_n_0 ;
  wire \csr[rdata][7]_i_8_n_0 ;
  wire \csr[rdata][8]_i_1_n_0 ;
  wire \csr[rdata][8]_i_2_n_0 ;
  wire \csr[rdata][8]_i_3_n_0 ;
  wire \csr[rdata][8]_i_4_n_0 ;
  wire \csr[rdata][8]_i_5_n_0 ;
  wire \csr[rdata][8]_i_6_n_0 ;
  wire \csr[rdata][8]_i_7_n_0 ;
  wire \csr[rdata][9]_i_1_n_0 ;
  wire \csr[rdata][9]_i_2_n_0 ;
  wire \csr[rdata][9]_i_3_n_0 ;
  wire \csr[rdata][9]_i_4_n_0 ;
  wire \csr[re]_i_2_n_0 ;
  wire \csr[re_nxt] ;
  wire \csr[tdata1_action]_i_1_n_0 ;
  wire \csr[tdata1_dmode]_i_1_n_0 ;
  wire \csr[tdata1_dmode]_i_2_n_0 ;
  wire \csr[tdata1_dmode]_i_3_n_0 ;
  wire \csr[tdata1_dmode]_i_4_n_0 ;
  wire \csr[tdata1_execute]_i_1_n_0 ;
  wire \csr[tdata1_execute]_i_2_n_0 ;
  wire [27:2]\csr[tdata1_rd] ;
  wire \csr[tdata2][1]_i_1_n_0 ;
  wire \csr[tdata2][2]_i_1_n_0 ;
  wire \csr[tdata2][31]_i_1_n_0 ;
  wire \csr[tdata2][31]_i_2_n_0 ;
  wire \csr[tdata2][31]_i_3_n_0 ;
  wire \csr[tdata2][31]_i_4_n_0 ;
  wire \csr[tdata2][4]_i_1_n_0 ;
  wire \csr[tdata2][5]_i_1_n_0 ;
  wire \csr[tdata2][6]_i_1_n_0 ;
  wire \csr[we]_i_2_n_0 ;
  wire \csr[we]_i_3_n_0 ;
  wire [2:0]\csr_reg[dcsr_cause] ;
  wire \csr_reg[dcsr_ebreakm]__0 ;
  wire \csr_reg[dcsr_prv]__0 ;
  wire \csr_reg[dcsr_step]__0 ;
  wire [31:1]\csr_reg[dpc] ;
  wire \csr_reg[dpc]0 ;
  wire [31:0]\csr_reg[dscratch0] ;
  wire \csr_reg[mcause]0 ;
  wire \csr_reg[mepc]0 ;
  wire \csr_reg[mie_firq_n_0_][0] ;
  wire \csr_reg[mie_firq_n_0_][15] ;
  wire \csr_reg[mie_mei]__0 ;
  wire \csr_reg[mie_msi]__0 ;
  wire \csr_reg[mie_mti]__0 ;
  wire [31:0]\csr_reg[mscratch] ;
  wire \csr_reg[mstatus_mie]__0 ;
  wire \csr_reg[mstatus_mpie]0 ;
  wire \csr_reg[mstatus_mpie]__0 ;
  wire [31:0]\csr_reg[mtinst] ;
  wire [31:0]\csr_reg[mtval] ;
  wire \csr_reg[mtvec_n_0_][0] ;
  wire \csr_reg[mtvec_n_0_][10] ;
  wire \csr_reg[mtvec_n_0_][11] ;
  wire \csr_reg[mtvec_n_0_][12] ;
  wire \csr_reg[mtvec_n_0_][13] ;
  wire \csr_reg[mtvec_n_0_][14] ;
  wire \csr_reg[mtvec_n_0_][15] ;
  wire \csr_reg[mtvec_n_0_][16] ;
  wire \csr_reg[mtvec_n_0_][17] ;
  wire \csr_reg[mtvec_n_0_][18] ;
  wire \csr_reg[mtvec_n_0_][19] ;
  wire \csr_reg[mtvec_n_0_][20] ;
  wire \csr_reg[mtvec_n_0_][21] ;
  wire \csr_reg[mtvec_n_0_][22] ;
  wire \csr_reg[mtvec_n_0_][23] ;
  wire \csr_reg[mtvec_n_0_][24] ;
  wire \csr_reg[mtvec_n_0_][25] ;
  wire \csr_reg[mtvec_n_0_][26] ;
  wire \csr_reg[mtvec_n_0_][27] ;
  wire \csr_reg[mtvec_n_0_][28] ;
  wire \csr_reg[mtvec_n_0_][29] ;
  wire \csr_reg[mtvec_n_0_][2] ;
  wire \csr_reg[mtvec_n_0_][30] ;
  wire \csr_reg[mtvec_n_0_][31] ;
  wire \csr_reg[mtvec_n_0_][3] ;
  wire \csr_reg[mtvec_n_0_][4] ;
  wire \csr_reg[mtvec_n_0_][5] ;
  wire \csr_reg[mtvec_n_0_][6] ;
  wire \csr_reg[mtvec_n_0_][7] ;
  wire \csr_reg[mtvec_n_0_][8] ;
  wire \csr_reg[mtvec_n_0_][9] ;
  wire \csr_reg[rdata][11]_i_2_n_0 ;
  wire \csr_reg[rdata][2]_i_3_n_0 ;
  wire [31:0]\csr_reg[rdata][31]_0 ;
  wire \csr_reg[re]__0 ;
  wire [31:1]\csr_reg[tdata2] ;
  wire \csr_reg[we]0 ;
  wire \csr_reg[we]_0 ;
  wire \csr_reg[we_n_0_] ;
  wire \ctrl[alu_cp_trig][0]_i_2_n_0 ;
  wire \ctrl[alu_cp_trig][0]_i_3_n_0 ;
  wire \ctrl[alu_cp_trig][1]_i_2_n_0 ;
  wire \ctrl[alu_cp_trig][1]_i_3_n_0 ;
  wire \ctrl[alu_cp_trig][1]_i_4_n_0 ;
  wire \ctrl[alu_cp_trig][1]_i_5_n_0 ;
  wire \ctrl[alu_op][2]_i_2_n_0 ;
  wire \ctrl[alu_opa_mux] ;
  wire \ctrl[alu_opb_mux] ;
  wire \ctrl[alu_sub] ;
  wire \ctrl[alu_sub]_i_2_n_0 ;
  wire \ctrl[alu_sub]_i_3_n_0 ;
  wire \ctrl[alu_unsigned] ;
  wire \ctrl[cpu_trap] ;
  wire [10:10]\ctrl[ir_funct12] ;
  wire \ctrl[lsu_rw] ;
  wire [4:0]\ctrl[rf_rd] ;
  wire [4:0]\ctrl[rf_rs1] ;
  wire \ctrl[rf_wb_en] ;
  wire \ctrl[rf_wb_en]_i_2_n_0 ;
  wire \ctrl[rf_wb_en]_i_3_n_0 ;
  wire \ctrl[rf_wb_en]_i_4_n_0 ;
  wire \ctrl[rf_wb_en]_i_5_n_0 ;
  wire \ctrl[rf_wb_en]_i_6_n_0 ;
  wire \ctrl[rf_zero_we] ;
  wire \ctrl[rs2_abs][11]_i_2_n_0 ;
  wire \ctrl[rs2_abs][11]_i_3_n_0 ;
  wire \ctrl[rs2_abs][11]_i_4_n_0 ;
  wire \ctrl[rs2_abs][11]_i_5_n_0 ;
  wire \ctrl[rs2_abs][15]_i_2_n_0 ;
  wire \ctrl[rs2_abs][15]_i_3_n_0 ;
  wire \ctrl[rs2_abs][15]_i_4_n_0 ;
  wire \ctrl[rs2_abs][15]_i_5_n_0 ;
  wire \ctrl[rs2_abs][19]_i_2_n_0 ;
  wire \ctrl[rs2_abs][19]_i_3_n_0 ;
  wire \ctrl[rs2_abs][19]_i_4_n_0 ;
  wire \ctrl[rs2_abs][19]_i_5_n_0 ;
  wire \ctrl[rs2_abs][23]_i_2_n_0 ;
  wire \ctrl[rs2_abs][23]_i_3_n_0 ;
  wire \ctrl[rs2_abs][23]_i_4_n_0 ;
  wire \ctrl[rs2_abs][23]_i_5_n_0 ;
  wire \ctrl[rs2_abs][27]_i_2_n_0 ;
  wire \ctrl[rs2_abs][27]_i_3_n_0 ;
  wire \ctrl[rs2_abs][27]_i_4_n_0 ;
  wire \ctrl[rs2_abs][27]_i_5_n_0 ;
  wire \ctrl[rs2_abs][31]_i_3_n_0 ;
  wire \ctrl[rs2_abs][31]_i_4_n_0 ;
  wire \ctrl[rs2_abs][31]_i_5_n_0 ;
  wire \ctrl[rs2_abs][31]_i_6_n_0 ;
  wire \ctrl[rs2_abs][3]_i_3_n_0 ;
  wire \ctrl[rs2_abs][3]_i_4_n_0 ;
  wire \ctrl[rs2_abs][3]_i_5_n_0 ;
  wire \ctrl[rs2_abs][7]_i_2_n_0 ;
  wire \ctrl[rs2_abs][7]_i_3_n_0 ;
  wire \ctrl[rs2_abs][7]_i_4_n_0 ;
  wire \ctrl[rs2_abs][7]_i_5_n_0 ;
  wire [1:0]\ctrl_nxt[alu_cp_trig] ;
  wire [2:0]\ctrl_nxt[alu_op] ;
  wire \ctrl_nxt[alu_opa_mux] ;
  wire \ctrl_nxt[alu_opb_mux] ;
  wire \ctrl_nxt[alu_sub] ;
  wire \ctrl_nxt[alu_unsigned] ;
  wire \ctrl_nxt[lsu_req] ;
  wire \ctrl_nxt[rf_wb_en] ;
  wire \ctrl_nxt[rf_zero_we] ;
  wire \ctrl_o[lsu_req] ;
  wire [1:0]\ctrl_reg[alu_cp_trig][1]_0 ;
  wire \ctrl_reg[alu_op][0]_0 ;
  wire \ctrl_reg[alu_op][1]_0 ;
  wire [2:0]\ctrl_reg[alu_op][2]_0 ;
  wire \ctrl_reg[lsu_req]_0 ;
  wire \ctrl_reg[rf_wb_en]__0 ;
  wire \ctrl_reg[rs2_abs][11]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][11]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][11]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][11]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][15]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][15]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][15]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][15]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][19]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][19]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][19]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][19]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][23]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][23]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][23]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][23]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][27]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][27]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][27]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][27]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][31]_i_2_n_1 ;
  wire \ctrl_reg[rs2_abs][31]_i_2_n_2 ;
  wire \ctrl_reg[rs2_abs][31]_i_2_n_3 ;
  wire \ctrl_reg[rs2_abs][3]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][3]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][3]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][3]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][7]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][7]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][7]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][7]_i_1_n_3 ;
  wire [31:1]curr_pc;
  wire [31:0]data5;
  wire \debug_mode_enable.debug_ctrl[running]_i_1_n_0 ;
  wire \divider_core_serial.div[quotient][31]_i_3_n_0 ;
  wire [3:0]\divider_core_serial.div_reg[quotient][12] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][16] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][20] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][24] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][28] ;
  wire [30:0]\divider_core_serial.div_reg[quotient][31] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][4] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][8] ;
  wire \dm_reg_reg[halt_req]__0 ;
  wire \execute_engine[ir_nxt] ;
  wire \execute_engine[link_pc] ;
  wire \execute_engine[next_pc] ;
  wire \execute_engine[next_pc][10]_i_2_n_0 ;
  wire \execute_engine[next_pc][10]_i_3_n_0 ;
  wire \execute_engine[next_pc][11]_i_2_n_0 ;
  wire \execute_engine[next_pc][11]_i_3_n_0 ;
  wire \execute_engine[next_pc][12]_i_2_n_0 ;
  wire \execute_engine[next_pc][12]_i_3_n_0 ;
  wire \execute_engine[next_pc][13]_i_2_n_0 ;
  wire \execute_engine[next_pc][13]_i_3_n_0 ;
  wire \execute_engine[next_pc][14]_i_2_n_0 ;
  wire \execute_engine[next_pc][14]_i_3_n_0 ;
  wire \execute_engine[next_pc][15]_i_2_n_0 ;
  wire \execute_engine[next_pc][15]_i_3_n_0 ;
  wire \execute_engine[next_pc][16]_i_2_n_0 ;
  wire \execute_engine[next_pc][16]_i_3_n_0 ;
  wire \execute_engine[next_pc][17]_i_2_n_0 ;
  wire \execute_engine[next_pc][17]_i_3_n_0 ;
  wire \execute_engine[next_pc][18]_i_2_n_0 ;
  wire \execute_engine[next_pc][18]_i_3_n_0 ;
  wire \execute_engine[next_pc][19]_i_2_n_0 ;
  wire \execute_engine[next_pc][19]_i_3_n_0 ;
  wire \execute_engine[next_pc][1]_i_1_n_0 ;
  wire \execute_engine[next_pc][1]_i_2_n_0 ;
  wire \execute_engine[next_pc][20]_i_2_n_0 ;
  wire \execute_engine[next_pc][20]_i_3_n_0 ;
  wire \execute_engine[next_pc][21]_i_2_n_0 ;
  wire \execute_engine[next_pc][21]_i_3_n_0 ;
  wire \execute_engine[next_pc][22]_i_2_n_0 ;
  wire \execute_engine[next_pc][22]_i_3_n_0 ;
  wire \execute_engine[next_pc][23]_i_2_n_0 ;
  wire \execute_engine[next_pc][23]_i_3_n_0 ;
  wire \execute_engine[next_pc][24]_i_2_n_0 ;
  wire \execute_engine[next_pc][24]_i_3_n_0 ;
  wire \execute_engine[next_pc][25]_i_2_n_0 ;
  wire \execute_engine[next_pc][25]_i_3_n_0 ;
  wire \execute_engine[next_pc][26]_i_2_n_0 ;
  wire \execute_engine[next_pc][26]_i_3_n_0 ;
  wire \execute_engine[next_pc][27]_i_2_n_0 ;
  wire \execute_engine[next_pc][27]_i_3_n_0 ;
  wire \execute_engine[next_pc][28]_i_2_n_0 ;
  wire \execute_engine[next_pc][28]_i_3_n_0 ;
  wire \execute_engine[next_pc][29]_i_2_n_0 ;
  wire \execute_engine[next_pc][29]_i_3_n_0 ;
  wire \execute_engine[next_pc][2]_i_2_n_0 ;
  wire \execute_engine[next_pc][2]_i_3_n_0 ;
  wire \execute_engine[next_pc][30]_i_2_n_0 ;
  wire \execute_engine[next_pc][30]_i_3_n_0 ;
  wire \execute_engine[next_pc][31]_i_3_n_0 ;
  wire \execute_engine[next_pc][31]_i_4_n_0 ;
  wire \execute_engine[next_pc][31]_i_5_n_0 ;
  wire \execute_engine[next_pc][31]_i_6_n_0 ;
  wire \execute_engine[next_pc][3]_i_1_n_0 ;
  wire \execute_engine[next_pc][3]_i_2_n_0 ;
  wire \execute_engine[next_pc][3]_i_4_n_0 ;
  wire \execute_engine[next_pc][3]_i_5_n_0 ;
  wire \execute_engine[next_pc][3]_i_6_n_0 ;
  wire \execute_engine[next_pc][4]_i_2_n_0 ;
  wire \execute_engine[next_pc][4]_i_3_n_0 ;
  wire \execute_engine[next_pc][5]_i_2_n_0 ;
  wire \execute_engine[next_pc][5]_i_3_n_0 ;
  wire \execute_engine[next_pc][6]_i_2_n_0 ;
  wire \execute_engine[next_pc][6]_i_3_n_0 ;
  wire \execute_engine[next_pc][6]_i_4_n_0 ;
  wire \execute_engine[next_pc][6]_i_5_n_0 ;
  wire \execute_engine[next_pc][7]_i_2_n_0 ;
  wire \execute_engine[next_pc][7]_i_3_n_0 ;
  wire \execute_engine[next_pc][8]_i_2_n_0 ;
  wire \execute_engine[next_pc][8]_i_3_n_0 ;
  wire \execute_engine[next_pc][9]_i_2_n_0 ;
  wire \execute_engine[next_pc][9]_i_3_n_0 ;
  wire \execute_engine[pc][31]_i_2_n_0 ;
  wire \execute_engine[pc_we] ;
  wire [3:0]\execute_engine[state_nxt] ;
  wire \execute_engine_reg[ir][12]_0 ;
  wire \execute_engine_reg[ir][12]_1 ;
  wire \execute_engine_reg[ir][12]_2 ;
  wire \execute_engine_reg[ir][12]_3 ;
  wire [3:0]\execute_engine_reg[ir][12]_4 ;
  wire [31:0]\execute_engine_reg[ir][12]_5 ;
  wire \execute_engine_reg[ir][13]_0 ;
  wire \execute_engine_reg[ir][13]_1 ;
  wire \execute_engine_reg[ir][14]_rep_0 ;
  wire \execute_engine_reg[ir][14]_rep__0_0 ;
  wire \execute_engine_reg[ir][14]_rep__1_0 ;
  wire \execute_engine_reg[ir][14]_rep__1_1 ;
  wire [63:0]\execute_engine_reg[ir][14]_rep__1_2 ;
  wire [4:0]\execute_engine_reg[ir][19]_0 ;
  wire \execute_engine_reg[ir_n_0_][0] ;
  wire \execute_engine_reg[ir_n_0_][1] ;
  wire \execute_engine_reg[ir_n_0_][25] ;
  wire \execute_engine_reg[ir_n_0_][26] ;
  wire \execute_engine_reg[ir_n_0_][27] ;
  wire \execute_engine_reg[ir_n_0_][28] ;
  wire \execute_engine_reg[ir_n_0_][29] ;
  wire \execute_engine_reg[ir_n_0_][2] ;
  wire \execute_engine_reg[ir_n_0_][31] ;
  wire \execute_engine_reg[ir_n_0_][3] ;
  wire \execute_engine_reg[ir_n_0_][4] ;
  wire \execute_engine_reg[ir_n_0_][5] ;
  wire \execute_engine_reg[ir_n_0_][6] ;
  wire \execute_engine_reg[is_ci_n_0_] ;
  wire [30:0]\execute_engine_reg[link_pc][31]_0 ;
  wire \execute_engine_reg[next_pc][10]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][11]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][11]_i_4_n_0 ;
  wire \execute_engine_reg[next_pc][11]_i_4_n_1 ;
  wire \execute_engine_reg[next_pc][11]_i_4_n_2 ;
  wire \execute_engine_reg[next_pc][11]_i_4_n_3 ;
  wire \execute_engine_reg[next_pc][12]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][13]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][14]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][15]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][15]_i_4_n_0 ;
  wire \execute_engine_reg[next_pc][15]_i_4_n_1 ;
  wire \execute_engine_reg[next_pc][15]_i_4_n_2 ;
  wire \execute_engine_reg[next_pc][15]_i_4_n_3 ;
  wire \execute_engine_reg[next_pc][16]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][17]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][18]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][19]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][19]_i_4_n_0 ;
  wire \execute_engine_reg[next_pc][19]_i_4_n_1 ;
  wire \execute_engine_reg[next_pc][19]_i_4_n_2 ;
  wire \execute_engine_reg[next_pc][19]_i_4_n_3 ;
  wire \execute_engine_reg[next_pc][20]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][21]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][22]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][23]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][23]_i_4_n_0 ;
  wire \execute_engine_reg[next_pc][23]_i_4_n_1 ;
  wire \execute_engine_reg[next_pc][23]_i_4_n_2 ;
  wire \execute_engine_reg[next_pc][23]_i_4_n_3 ;
  wire \execute_engine_reg[next_pc][24]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][25]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][26]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][27]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][27]_i_4_n_0 ;
  wire \execute_engine_reg[next_pc][27]_i_4_n_1 ;
  wire \execute_engine_reg[next_pc][27]_i_4_n_2 ;
  wire \execute_engine_reg[next_pc][27]_i_4_n_3 ;
  wire \execute_engine_reg[next_pc][28]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][29]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][2]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][30]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][31]_i_2_n_0 ;
  wire \execute_engine_reg[next_pc][31]_i_7_n_1 ;
  wire \execute_engine_reg[next_pc][31]_i_7_n_2 ;
  wire \execute_engine_reg[next_pc][31]_i_7_n_3 ;
  wire \execute_engine_reg[next_pc][3]_i_3_n_0 ;
  wire \execute_engine_reg[next_pc][3]_i_3_n_1 ;
  wire \execute_engine_reg[next_pc][3]_i_3_n_2 ;
  wire \execute_engine_reg[next_pc][3]_i_3_n_3 ;
  wire \execute_engine_reg[next_pc][4]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][5]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][6]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][7]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][7]_i_4_n_0 ;
  wire \execute_engine_reg[next_pc][7]_i_4_n_1 ;
  wire \execute_engine_reg[next_pc][7]_i_4_n_2 ;
  wire \execute_engine_reg[next_pc][7]_i_4_n_3 ;
  wire \execute_engine_reg[next_pc][8]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][9]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc_n_0_][10] ;
  wire \execute_engine_reg[next_pc_n_0_][11] ;
  wire \execute_engine_reg[next_pc_n_0_][12] ;
  wire \execute_engine_reg[next_pc_n_0_][13] ;
  wire \execute_engine_reg[next_pc_n_0_][14] ;
  wire \execute_engine_reg[next_pc_n_0_][15] ;
  wire \execute_engine_reg[next_pc_n_0_][16] ;
  wire \execute_engine_reg[next_pc_n_0_][17] ;
  wire \execute_engine_reg[next_pc_n_0_][18] ;
  wire \execute_engine_reg[next_pc_n_0_][19] ;
  wire \execute_engine_reg[next_pc_n_0_][20] ;
  wire \execute_engine_reg[next_pc_n_0_][21] ;
  wire \execute_engine_reg[next_pc_n_0_][22] ;
  wire \execute_engine_reg[next_pc_n_0_][23] ;
  wire \execute_engine_reg[next_pc_n_0_][24] ;
  wire \execute_engine_reg[next_pc_n_0_][25] ;
  wire \execute_engine_reg[next_pc_n_0_][26] ;
  wire \execute_engine_reg[next_pc_n_0_][27] ;
  wire \execute_engine_reg[next_pc_n_0_][28] ;
  wire \execute_engine_reg[next_pc_n_0_][29] ;
  wire \execute_engine_reg[next_pc_n_0_][2] ;
  wire \execute_engine_reg[next_pc_n_0_][30] ;
  wire \execute_engine_reg[next_pc_n_0_][31] ;
  wire \execute_engine_reg[next_pc_n_0_][3] ;
  wire \execute_engine_reg[next_pc_n_0_][4] ;
  wire \execute_engine_reg[next_pc_n_0_][5] ;
  wire \execute_engine_reg[next_pc_n_0_][6] ;
  wire \execute_engine_reg[next_pc_n_0_][7] ;
  wire \execute_engine_reg[next_pc_n_0_][8] ;
  wire \execute_engine_reg[next_pc_n_0_][9] ;
  wire [3:0]\execute_engine_reg[state] ;
  wire \fetch_engine[pc] ;
  wire \fetch_engine[pc][10]_i_1_n_0 ;
  wire \fetch_engine[pc][11]_i_1_n_0 ;
  wire \fetch_engine[pc][12]_i_1_n_0 ;
  wire \fetch_engine[pc][13]_i_1_n_0 ;
  wire \fetch_engine[pc][14]_i_1_n_0 ;
  wire \fetch_engine[pc][15]_i_1_n_0 ;
  wire \fetch_engine[pc][16]_i_1_n_0 ;
  wire \fetch_engine[pc][17]_i_1_n_0 ;
  wire \fetch_engine[pc][18]_i_1_n_0 ;
  wire \fetch_engine[pc][19]_i_1_n_0 ;
  wire \fetch_engine[pc][1]_i_1_n_0 ;
  wire \fetch_engine[pc][20]_i_1_n_0 ;
  wire \fetch_engine[pc][21]_i_1_n_0 ;
  wire \fetch_engine[pc][22]_i_1_n_0 ;
  wire \fetch_engine[pc][23]_i_1_n_0 ;
  wire \fetch_engine[pc][24]_i_1_n_0 ;
  wire \fetch_engine[pc][25]_i_1_n_0 ;
  wire \fetch_engine[pc][26]_i_1_n_0 ;
  wire \fetch_engine[pc][27]_i_1_n_0 ;
  wire \fetch_engine[pc][28]_i_1_n_0 ;
  wire \fetch_engine[pc][29]_i_1_n_0 ;
  wire \fetch_engine[pc][2]_i_1_n_0 ;
  wire \fetch_engine[pc][30]_i_1_n_0 ;
  wire \fetch_engine[pc][31]_i_2_n_0 ;
  wire \fetch_engine[pc][3]_i_1_n_0 ;
  wire \fetch_engine[pc][4]_i_1_n_0 ;
  wire \fetch_engine[pc][4]_i_3_n_0 ;
  wire \fetch_engine[pc][5]_i_1_n_0 ;
  wire \fetch_engine[pc][6]_i_1_n_0 ;
  wire \fetch_engine[pc][7]_i_1_n_0 ;
  wire \fetch_engine[pc][8]_i_1_n_0 ;
  wire \fetch_engine[pc][9]_i_1_n_0 ;
  wire \fetch_engine[restart] ;
  wire \fetch_engine_reg[pc][12]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][12]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][12]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][12]_i_2_n_3 ;
  wire [0:0]\fetch_engine_reg[pc][13]_0 ;
  wire [0:0]\fetch_engine_reg[pc][13]_1 ;
  wire [0:0]\fetch_engine_reg[pc][15]_0 ;
  wire \fetch_engine_reg[pc][16]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][16]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][16]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][16]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][20]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][20]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][20]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][20]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][24]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][24]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][24]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][24]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][26]_0 ;
  wire \fetch_engine_reg[pc][28]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][28]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][28]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][28]_i_2_n_3 ;
  wire [29:0]\fetch_engine_reg[pc][31]_0 ;
  wire \fetch_engine_reg[pc][31]_1 ;
  wire \fetch_engine_reg[pc][31]_i_3_n_2 ;
  wire \fetch_engine_reg[pc][31]_i_3_n_3 ;
  wire \fetch_engine_reg[pc][4]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][4]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][4]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][4]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][8]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][8]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][8]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][8]_i_2_n_3 ;
  wire \fetch_engine_reg[pc_n_0_][1] ;
  wire \fetch_engine_reg[restart]__0 ;
  wire [1:0]\fetch_engine_reg[state] ;
  wire \imem_ram.mem_ram_b2_reg_0_6 ;
  wire [31:0]imm;
  wire \imm_o[0]_i_1_n_0 ;
  wire \imm_o[0]_i_2_n_0 ;
  wire \imm_o[0]_i_3_n_0 ;
  wire \imm_o[10]_i_1_n_0 ;
  wire \imm_o[11]_i_1_n_0 ;
  wire \imm_o[11]_i_2_n_0 ;
  wire \imm_o[11]_i_3_n_0 ;
  wire \imm_o[12]_i_1_n_0 ;
  wire \imm_o[13]_i_1_n_0 ;
  wire \imm_o[14]_i_1_n_0 ;
  wire \imm_o[15]_i_1_n_0 ;
  wire \imm_o[16]_i_1_n_0 ;
  wire \imm_o[17]_i_1_n_0 ;
  wire \imm_o[18]_i_1_n_0 ;
  wire \imm_o[19]_i_1_n_0 ;
  wire \imm_o[19]_i_2_n_0 ;
  wire \imm_o[1]_i_1_n_0 ;
  wire \imm_o[20]_i_1_n_0 ;
  wire \imm_o[21]_i_1_n_0 ;
  wire \imm_o[22]_i_1_n_0 ;
  wire \imm_o[23]_i_1_n_0 ;
  wire \imm_o[24]_i_1_n_0 ;
  wire \imm_o[25]_i_1_n_0 ;
  wire \imm_o[26]_i_1_n_0 ;
  wire \imm_o[27]_i_1_n_0 ;
  wire \imm_o[28]_i_1_n_0 ;
  wire \imm_o[29]_i_1_n_0 ;
  wire \imm_o[2]_i_1_n_0 ;
  wire \imm_o[30]_i_1_n_0 ;
  wire \imm_o[3]_i_1_n_0 ;
  wire \imm_o[4]_i_1_n_0 ;
  wire \imm_o[4]_i_2_n_0 ;
  wire \imm_o[5]_i_1_n_0 ;
  wire \imm_o[6]_i_1_n_0 ;
  wire \imm_o[7]_i_1_n_0 ;
  wire \imm_o[8]_i_1_n_0 ;
  wire \imm_o[9]_i_1_n_0 ;
  wire [1:0]\imm_o_reg[1]_0 ;
  wire \imm_o_reg[2]_0 ;
  wire \imm_o_reg[3]_0 ;
  wire \imm_o_reg[4]_0 ;
  wire [31:1]in37;
  wire [1:1]\ipb[we] ;
  wire \issue_engine[ack]2 ;
  wire \issue_engine[valid]1 ;
  wire \issue_engine_enabled.issue_engine_reg[align]__0 ;
  wire [2:0]m_axi_araddr;
  wire [31:0]\m_axi_araddr[31] ;
  wire [31:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire \mar[11]_i_10_n_0 ;
  wire \mar[11]_i_11_n_0 ;
  wire \mar[11]_i_12_n_0 ;
  wire \mar[11]_i_13_n_0 ;
  wire \mar[11]_i_6_n_0 ;
  wire \mar[11]_i_7_n_0 ;
  wire \mar[11]_i_8_n_0 ;
  wire \mar[11]_i_9_n_0 ;
  wire \mar[15]_i_10_n_0 ;
  wire \mar[15]_i_11_n_0 ;
  wire \mar[15]_i_12_n_0 ;
  wire \mar[15]_i_13_n_0 ;
  wire \mar[15]_i_6_n_0 ;
  wire \mar[15]_i_7_n_0 ;
  wire \mar[15]_i_8_n_0 ;
  wire \mar[15]_i_9_n_0 ;
  wire \mar[19]_i_10_n_0 ;
  wire \mar[19]_i_11_n_0 ;
  wire \mar[19]_i_12_n_0 ;
  wire \mar[19]_i_13_n_0 ;
  wire \mar[19]_i_6_n_0 ;
  wire \mar[19]_i_7_n_0 ;
  wire \mar[19]_i_8_n_0 ;
  wire \mar[19]_i_9_n_0 ;
  wire \mar[23]_i_10_n_0 ;
  wire \mar[23]_i_11_n_0 ;
  wire \mar[23]_i_12_n_0 ;
  wire \mar[23]_i_13_n_0 ;
  wire \mar[23]_i_6_n_0 ;
  wire \mar[23]_i_7_n_0 ;
  wire \mar[23]_i_8_n_0 ;
  wire \mar[23]_i_9_n_0 ;
  wire \mar[27]_i_10_n_0 ;
  wire \mar[27]_i_11_n_0 ;
  wire \mar[27]_i_12_n_0 ;
  wire \mar[27]_i_13_n_0 ;
  wire \mar[27]_i_6_n_0 ;
  wire \mar[27]_i_7_n_0 ;
  wire \mar[27]_i_8_n_0 ;
  wire \mar[27]_i_9_n_0 ;
  wire \mar[31]_i_10_n_0 ;
  wire \mar[31]_i_11_n_0 ;
  wire \mar[31]_i_12_n_0 ;
  wire \mar[31]_i_13_n_0 ;
  wire \mar[31]_i_6_n_0 ;
  wire \mar[31]_i_7_n_0 ;
  wire \mar[31]_i_8_n_0 ;
  wire \mar[31]_i_9_n_0 ;
  wire \mar[3]_i_10_n_0 ;
  wire \mar[3]_i_6_n_0 ;
  wire \mar[3]_i_7_n_0 ;
  wire \mar[3]_i_8_n_0 ;
  wire \mar[3]_i_9_n_0 ;
  wire \mar[7]_i_10_n_0 ;
  wire \mar[7]_i_11_n_0 ;
  wire \mar[7]_i_12_n_0 ;
  wire \mar[7]_i_6_n_0 ;
  wire \mar[7]_i_7_n_0 ;
  wire \mar[7]_i_8_n_0 ;
  wire \mar[7]_i_9_n_0 ;
  wire \mar_reg[11]_i_1_n_0 ;
  wire \mar_reg[11]_i_1_n_1 ;
  wire \mar_reg[11]_i_1_n_2 ;
  wire \mar_reg[11]_i_1_n_3 ;
  wire \mar_reg[15]_i_1_n_0 ;
  wire \mar_reg[15]_i_1_n_1 ;
  wire \mar_reg[15]_i_1_n_2 ;
  wire \mar_reg[15]_i_1_n_3 ;
  wire \mar_reg[19]_i_1_n_0 ;
  wire \mar_reg[19]_i_1_n_1 ;
  wire \mar_reg[19]_i_1_n_2 ;
  wire \mar_reg[19]_i_1_n_3 ;
  wire \mar_reg[23]_i_1_n_0 ;
  wire \mar_reg[23]_i_1_n_1 ;
  wire \mar_reg[23]_i_1_n_2 ;
  wire \mar_reg[23]_i_1_n_3 ;
  wire \mar_reg[27]_i_1_n_0 ;
  wire \mar_reg[27]_i_1_n_1 ;
  wire \mar_reg[27]_i_1_n_2 ;
  wire \mar_reg[27]_i_1_n_3 ;
  wire \mar_reg[31]_i_1_n_0 ;
  wire \mar_reg[31]_i_1_n_1 ;
  wire \mar_reg[31]_i_1_n_2 ;
  wire \mar_reg[31]_i_1_n_3 ;
  wire [0:0]\mar_reg[3] ;
  wire \mar_reg[3]_i_1_n_0 ;
  wire \mar_reg[3]_i_1_n_1 ;
  wire \mar_reg[3]_i_1_n_2 ;
  wire \mar_reg[3]_i_1_n_3 ;
  wire \mar_reg[7]_i_1_n_0 ;
  wire \mar_reg[7]_i_1_n_1 ;
  wire \mar_reg[7]_i_1_n_2 ;
  wire \mar_reg[7]_i_1_n_3 ;
  wire misaligned;
  wire \monitor[cnt][0]_i_1_n_0 ;
  wire \monitor[cnt][1]_i_1_n_0 ;
  wire \monitor[cnt][2]_i_1_n_0 ;
  wire \monitor[cnt][3]_i_1_n_0 ;
  wire \monitor[cnt][4]_i_1_n_0 ;
  wire \monitor[cnt][5]_i_1_n_0 ;
  wire \monitor[cnt][5]_i_2_n_0 ;
  wire \monitor[cnt][6]_i_1_n_0 ;
  wire \monitor[cnt][7]_i_1_n_0 ;
  wire \monitor[cnt][8]_i_1_n_0 ;
  wire \monitor[cnt][9]_i_1_n_0 ;
  wire \monitor[cnt][9]_i_2_n_0 ;
  wire \monitor[cnt][9]_i_3_n_0 ;
  wire \monitor[exc] ;
  wire \monitor_reg[cnt_n_0_][0] ;
  wire \monitor_reg[cnt_n_0_][1] ;
  wire \monitor_reg[cnt_n_0_][2] ;
  wire \monitor_reg[cnt_n_0_][3] ;
  wire \monitor_reg[cnt_n_0_][4] ;
  wire \monitor_reg[cnt_n_0_][5] ;
  wire \monitor_reg[cnt_n_0_][6] ;
  wire \monitor_reg[cnt_n_0_][7] ;
  wire \monitor_reg[cnt_n_0_][8] ;
  wire [32:0]\mul[add] ;
  wire [31:0]\multiplier_core_serial.mul_reg[prod][30] ;
  wire \neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/ctrl[rs2_abs]1 ;
  wire [31:1]\neorv32_cpu_alu_inst/opa ;
  wire \neorv32_cpu_regfile_inst/rd_zero__3 ;
  wire [0:0]p_0_in;
  wire p_0_in151_in;
  wire p_0_in23_in;
  wire p_0_in53_in;
  wire p_0_in__0;
  wire p_10_in51_in;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in55_in;
  wire p_14_in56_in;
  wire p_15_in;
  wire p_16_in;
  wire p_16_in60_in;
  wire p_16_in9_in;
  wire p_17_in;
  wire [8:5]p_17_out;
  wire p_19_in64_in;
  wire p_1_in;
  wire p_1_in28_in;
  wire p_22_in;
  wire p_25_in70_in;
  wire p_28_in;
  wire p_2_in;
  wire p_2_in54_in;
  wire [31:1]p_2_in__0;
  wire p_31_in;
  wire p_32_in;
  wire p_34_in;
  wire p_37_in;
  wire p_3_in;
  wire p_3_in39_in;
  wire [0:0]p_3_in_1;
  wire p_40_in;
  wire p_43_in;
  wire p_46_in;
  wire p_49_in;
  wire p_4_in;
  wire [20:0]p_55_out;
  wire p_5_in;
  wire p_5_in43_in;
  wire p_6_in;
  wire p_6_in6_in;
  wire [31:2]plusOp;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_0 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_17 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_18 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_19 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_22 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_24 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_26 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_27 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_28 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_29 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_30 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_31 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_32 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_33 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_34 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_35 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_36 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_37 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_0 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_1 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_10 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_12 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_13 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_14 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_15 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_18 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_19 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_2 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_20 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_21 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_23 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_24 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_26 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_28 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_29 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_3 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_30 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_31 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_32 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_33 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_34 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_35 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_36 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_37 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_38 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_39 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_4 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_40 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_41 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_42 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_43 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_44 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_45 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_46 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_47 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_48 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_49 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_5 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_50 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_51 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_52 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_53 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_54 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_55 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_56 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_57 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_58 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_59 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_6 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_60 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_62 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_63 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_64 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_7 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_8 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_9 ;
  wire [0:0]r_nxt;
  wire \r_pnt_reg[1] ;
  wire [15:0]rdata_o;
  wire \rdata_o[30]_i_2_n_0 ;
  wire \rdata_o_reg[8] ;
  wire \rdata_o_reg[8]_0 ;
  wire [31:0]\register_file_fpga.reg_file_reg ;
  wire [31:0]\register_file_fpga.reg_file_reg_0 ;
  wire \register_file_fpga.reg_file_reg_1 ;
  wire \register_file_fpga.reg_file_reg_10 ;
  wire \register_file_fpga.reg_file_reg_11 ;
  wire \register_file_fpga.reg_file_reg_12 ;
  wire \register_file_fpga.reg_file_reg_13 ;
  wire \register_file_fpga.reg_file_reg_14 ;
  wire \register_file_fpga.reg_file_reg_15 ;
  wire \register_file_fpga.reg_file_reg_16 ;
  wire \register_file_fpga.reg_file_reg_17 ;
  wire \register_file_fpga.reg_file_reg_18 ;
  wire \register_file_fpga.reg_file_reg_19 ;
  wire \register_file_fpga.reg_file_reg_2 ;
  wire \register_file_fpga.reg_file_reg_20 ;
  wire \register_file_fpga.reg_file_reg_21 ;
  wire \register_file_fpga.reg_file_reg_22 ;
  wire \register_file_fpga.reg_file_reg_23 ;
  wire \register_file_fpga.reg_file_reg_24 ;
  wire \register_file_fpga.reg_file_reg_25 ;
  wire \register_file_fpga.reg_file_reg_26 ;
  wire \register_file_fpga.reg_file_reg_27 ;
  wire \register_file_fpga.reg_file_reg_28 ;
  wire \register_file_fpga.reg_file_reg_29 ;
  wire \register_file_fpga.reg_file_reg_3 ;
  wire \register_file_fpga.reg_file_reg_30 ;
  wire \register_file_fpga.reg_file_reg_31 ;
  wire \register_file_fpga.reg_file_reg_32 ;
  wire \register_file_fpga.reg_file_reg_4 ;
  wire \register_file_fpga.reg_file_reg_5 ;
  wire \register_file_fpga.reg_file_reg_6 ;
  wire \register_file_fpga.reg_file_reg_7 ;
  wire \register_file_fpga.reg_file_reg_8 ;
  wire \register_file_fpga.reg_file_reg_9 ;
  wire \register_file_fpga.reg_file_reg_i_100_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_102_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_104_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_106_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_108_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_110_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_112_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_114_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_116_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_118_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_120_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_122_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_124_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_126_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_128_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_130_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_132_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_134_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_136_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_137_n_7 ;
  wire \register_file_fpga.reg_file_reg_i_170_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_76_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_78_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_80_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_82_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_84_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_86_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_88_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_90_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_92_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_94_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_96_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_98_n_0 ;
  wire rstn_sys;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  wire \trap_ctrl[cause][0]_i_1_n_0 ;
  wire \trap_ctrl[cause][0]_i_2_n_0 ;
  wire \trap_ctrl[cause][0]_i_3_n_0 ;
  wire \trap_ctrl[cause][1]_i_1_n_0 ;
  wire \trap_ctrl[cause][1]_i_2_n_0 ;
  wire \trap_ctrl[cause][1]_i_3_n_0 ;
  wire \trap_ctrl[cause][1]_i_4_n_0 ;
  wire \trap_ctrl[cause][1]_i_5_n_0 ;
  wire \trap_ctrl[cause][2]_i_1_n_0 ;
  wire \trap_ctrl[cause][2]_i_2_n_0 ;
  wire \trap_ctrl[cause][2]_i_3_n_0 ;
  wire \trap_ctrl[cause][3]_i_1_n_0 ;
  wire \trap_ctrl[cause][3]_i_2_n_0 ;
  wire \trap_ctrl[cause][4]_i_1_n_0 ;
  wire \trap_ctrl[cause][4]_i_2_n_0 ;
  wire \trap_ctrl[cause][4]_i_3_n_0 ;
  wire \trap_ctrl[cause][5]_i_1_n_0 ;
  wire \trap_ctrl[cause][6]_i_1_n_0 ;
  wire \trap_ctrl[cause][6]_i_2_n_0 ;
  wire \trap_ctrl[env_entered]_i_1_n_0 ;
  wire \trap_ctrl[env_pending] ;
  wire \trap_ctrl[env_pending]_i_1_n_0 ;
  wire \trap_ctrl[env_pending]_i_3_n_0 ;
  wire \trap_ctrl[env_pending]_i_4_n_0 ;
  wire \trap_ctrl[env_pending]_i_5_n_0 ;
  wire \trap_ctrl[exc_buf][10]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][10]_i_3_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_10_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_11_0 ;
  wire \trap_ctrl[exc_buf][1]_i_11_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_12_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_13_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_14_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_15_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_16_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_17_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_18_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_19_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_20_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_21_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_22_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_23_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_24_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_25_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_26_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_27_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_28_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_29_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_2_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_30_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_31_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_32_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_33_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_34_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_3_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_4_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_5_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_6_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_7_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_8_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_9_n_0 ;
  wire \trap_ctrl[exc_buf][3]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][3]_i_2_n_0 ;
  wire \trap_ctrl[exc_buf][4]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][4]_i_2_n_0 ;
  wire \trap_ctrl[exc_buf][9]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][9]_i_2_n_0 ;
  wire \trap_ctrl_reg[cause_n_0_][0] ;
  wire \trap_ctrl_reg[cause_n_0_][1] ;
  wire \trap_ctrl_reg[cause_n_0_][3] ;
  wire \trap_ctrl_reg[cause_n_0_][4] ;
  wire \trap_ctrl_reg[env_entered]__0 ;
  wire \trap_ctrl_reg[env_pending]__0 ;
  wire [0:0]\trap_ctrl_reg[exc_buf][1]_0 ;
  wire \trap_ctrl_reg[exc_buf][8]_0 ;
  wire \trap_ctrl_reg[exc_buf_n_0_][0] ;
  wire \trap_ctrl_reg[exc_buf_n_0_][9] ;
  wire \trap_ctrl_reg[irq_buf_n_0_][0] ;
  wire [5:0]\trap_ctrl_reg[irq_pnd][11]_0 ;
  wire \trap_ctrl_reg[irq_pnd_n_0_][0] ;
  wire \trigger_module_enable.hw_trigger_fired_i_1_n_0 ;
  wire \trigger_module_enable.hw_trigger_fired_i_2_n_0 ;
  wire \trigger_module_enable.hw_trigger_fired_i_3_n_0 ;
  wire \trigger_module_enable.hw_trigger_fired_i_4_n_0 ;
  wire \w_pnt_reg[1] ;
  wire \w_pnt_reg[1]_0 ;
  wire [0:0]wdata_i;
  wire [3:3]\NLW_ctrl_reg[rs2_abs][31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_execute_engine_reg[next_pc][31]_i_7_CO_UNCONNECTED ;
  wire [0:0]\NLW_execute_engine_reg[next_pc][3]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_fetch_engine_reg[pc][31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_fetch_engine_reg[pc][31]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_fetch_engine_reg[pc][4]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_register_file_fpga.reg_file_reg_i_137_CO_UNCONNECTED ;
  wire [3:1]\NLW_register_file_fpga.reg_file_reg_i_137_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0FFF00F007F705F5)) 
    \FSM_sequential_execute_engine[state][0]_i_1 
       (.I0(\FSM_sequential_execute_engine[state][0]_i_2_n_0 ),
        .I1(\FSM_sequential_execute_engine[state][0]_i_3_n_0 ),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\FSM_sequential_execute_engine[state][0]_i_4_n_0 ),
        .I4(\FSM_sequential_execute_engine[state][0]_i_5_n_0 ),
        .I5(\execute_engine_reg[state] [2]),
        .O(\execute_engine[state_nxt] [0]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \FSM_sequential_execute_engine[state][0]_i_2 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(\execute_engine_reg[state] [1]),
        .I2(\execute_engine_reg[state] [0]),
        .O(\FSM_sequential_execute_engine[state][0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \FSM_sequential_execute_engine[state][0]_i_3 
       (.I0(\csr[tdata1_rd] [2]),
        .I1(\issue_engine[ack]2 ),
        .I2(\csr[tdata1_rd] [22]),
        .I3(\prefetch_buffer[1].prefetch_buffer_inst_n_18 ),
        .O(\FSM_sequential_execute_engine[state][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFFFFFF00)) 
    \FSM_sequential_execute_engine[state][0]_i_4 
       (.I0(\csr[we]_i_3_n_0 ),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I2(\FSM_sequential_execute_engine[state][2]_i_2_n_0 ),
        .I3(\FSM_sequential_execute_engine[state][0]_i_6_n_0 ),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\execute_engine_reg[state] [2]),
        .O(\FSM_sequential_execute_engine[state][0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_execute_engine[state][0]_i_5 
       (.I0(\execute_engine_reg[state] [0]),
        .I1(\execute_engine_reg[state] [1]),
        .O(\FSM_sequential_execute_engine[state][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA0A20AAAA8AA8)) 
    \FSM_sequential_execute_engine[state][0]_i_6 
       (.I0(\execute_engine_reg[state] [0]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .I5(\execute_engine_reg[ir_n_0_][5] ),
        .O(\FSM_sequential_execute_engine[state][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0CF00A0F00000000)) 
    \FSM_sequential_execute_engine[state][1]_i_1 
       (.I0(\FSM_sequential_execute_engine[state][1]_i_2_n_0 ),
        .I1(\FSM_sequential_execute_engine[state][1]_i_3_n_0 ),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\execute_engine_reg[state] [0]),
        .O(\execute_engine[state_nxt] [1]));
  LUT6 #(
    .INIT(64'h00C100CDFC3F3033)) 
    \FSM_sequential_execute_engine[state][1]_i_2 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_21_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .I4(\execute_engine_reg[ir_n_0_][5] ),
        .I5(\execute_engine_reg[ir_n_0_][4] ),
        .O(\FSM_sequential_execute_engine[state][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555510451540)) 
    \FSM_sequential_execute_engine[state][1]_i_3 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(alu_cmp[1]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[0]),
        .I4(alu_cmp[0]),
        .I5(\execute_engine_reg[ir_n_0_][2] ),
        .O(\FSM_sequential_execute_engine[state][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEAEAAAA)) 
    \FSM_sequential_execute_engine[state][2]_i_1 
       (.I0(E),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\FSM_sequential_execute_engine[state][2]_i_2_n_0 ),
        .I3(\FSM_sequential_execute_engine[state][2]_i_3_n_0 ),
        .I4(\FSM_sequential_execute_engine[state][2]_i_4_n_0 ),
        .I5(\FSM_sequential_execute_engine[state][2]_i_5_n_0 ),
        .O(\execute_engine[state_nxt] [2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \FSM_sequential_execute_engine[state][2]_i_2 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .O(\FSM_sequential_execute_engine[state][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_sequential_execute_engine[state][2]_i_3 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .O(\FSM_sequential_execute_engine[state][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \FSM_sequential_execute_engine[state][2]_i_4 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\FSM_sequential_execute_engine[state][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DCAA2FD5)) 
    \FSM_sequential_execute_engine[state][2]_i_5 
       (.I0(\execute_engine_reg[ir_n_0_][3] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][5] ),
        .I3(\execute_engine_reg[ir_n_0_][6] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .I5(\FSM_sequential_execute_engine[state][2]_i_6_n_0 ),
        .O(\FSM_sequential_execute_engine[state][2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \FSM_sequential_execute_engine[state][2]_i_6 
       (.I0(\execute_engine_reg[state] [0]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [1]),
        .O(\FSM_sequential_execute_engine[state][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA88AA8A8A88AAAA8)) 
    \FSM_sequential_execute_engine[state][3]_i_10 
       (.I0(\csr[re]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\FSM_sequential_execute_engine[state][3]_i_21_n_0 ),
        .O(\FSM_sequential_execute_engine[state][3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_execute_engine[state][3]_i_11 
       (.I0(\csr[tdata1_rd] [22]),
        .I1(\issue_engine[ack]2 ),
        .I2(\csr[tdata1_rd] [2]),
        .O(\FSM_sequential_execute_engine[state][3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_execute_engine[state][3]_i_14 
       (.I0(p_6_in6_in),
        .I1(p_12_in),
        .I2(p_11_in),
        .I3(p_15_in),
        .I4(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I5(p_16_in9_in),
        .O(\FSM_sequential_execute_engine[state][3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF70000)) 
    \FSM_sequential_execute_engine[state][3]_i_2 
       (.I0(\csr[tdata1_rd] [2]),
        .I1(\issue_engine[ack]2 ),
        .I2(\csr[tdata1_rd] [22]),
        .I3(\prefetch_buffer[1].prefetch_buffer_inst_n_18 ),
        .I4(\prefetch_buffer[1].prefetch_buffer_inst_n_21 ),
        .I5(\FSM_sequential_execute_engine[state][3]_i_10_n_0 ),
        .O(\execute_engine[state_nxt] [3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \FSM_sequential_execute_engine[state][3]_i_21 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\ctrl[alu_cp_trig][1]_i_2_n_0 ),
        .O(\FSM_sequential_execute_engine[state][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_execute_engine[state][3]_i_4 
       (.I0(p_4_in),
        .I1(p_3_in),
        .I2(p_2_in),
        .I3(p_1_in),
        .I4(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I5(\cpu_d_rsp[ack] ),
        .O(\FSM_sequential_execute_engine[state][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF00FF50CFF00)) 
    \FSM_sequential_execute_engine[state][3]_i_5 
       (.I0(\FSM_sequential_execute_engine_reg[state][0]_0 ),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\execute_engine_reg[state] [3]),
        .I5(\execute_engine_reg[state] [2]),
        .O(\FSM_sequential_execute_engine[state][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \FSM_sequential_execute_engine[state][3]_i_6 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_14_n_0 ),
        .I1(p_0_in53_in),
        .I2(p_2_in54_in),
        .I3(\execute_engine_reg[state] [2]),
        .I4(cpu_debug),
        .I5(\csr_reg[dcsr_step]__0 ),
        .O(\FSM_sequential_execute_engine[state][3]_i_6_n_0 ));
  (* FSM_ENCODED_STATES = "restart:0001,fence:0011,trap_exit:0100,mem_wait:0110,mem_req:0111,iSTATE:1100,trap_enter:1000,dispatch:0000,branched:0010,alu_wait:1010,execute:1001,branch:1011,sleep:0101" *) 
  FDPE #(
    .INIT(1'b0)) 
    \FSM_sequential_execute_engine_reg[state][0] 
       (.C(clk),
        .CE(\prefetch_buffer[0].prefetch_buffer_inst_n_19 ),
        .D(\execute_engine[state_nxt] [0]),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[state] [0]));
  (* FSM_ENCODED_STATES = "restart:0001,fence:0011,trap_exit:0100,mem_wait:0110,mem_req:0111,iSTATE:1100,trap_enter:1000,dispatch:0000,branched:0010,alu_wait:1010,execute:1001,branch:1011,sleep:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_execute_engine_reg[state][1] 
       (.C(clk),
        .CE(\prefetch_buffer[0].prefetch_buffer_inst_n_19 ),
        .CLR(rstn_sys),
        .D(\execute_engine[state_nxt] [1]),
        .Q(\execute_engine_reg[state] [1]));
  (* FSM_ENCODED_STATES = "restart:0001,fence:0011,trap_exit:0100,mem_wait:0110,mem_req:0111,iSTATE:1100,trap_enter:1000,dispatch:0000,branched:0010,alu_wait:1010,execute:1001,branch:1011,sleep:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_execute_engine_reg[state][2] 
       (.C(clk),
        .CE(\prefetch_buffer[0].prefetch_buffer_inst_n_19 ),
        .CLR(rstn_sys),
        .D(\execute_engine[state_nxt] [2]),
        .Q(\execute_engine_reg[state] [2]));
  (* FSM_ENCODED_STATES = "restart:0001,fence:0011,trap_exit:0100,mem_wait:0110,mem_req:0111,iSTATE:1100,trap_enter:1000,dispatch:0000,branched:0010,alu_wait:1010,execute:1001,branch:1011,sleep:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_execute_engine_reg[state][3] 
       (.C(clk),
        .CE(\prefetch_buffer[0].prefetch_buffer_inst_n_19 ),
        .CLR(rstn_sys),
        .D(\execute_engine[state_nxt] [3]),
        .Q(\execute_engine_reg[state] [3]));
  LUT6 #(
    .INIT(64'h5515554555555545)) 
    \FSM_sequential_fetch_engine[state][0]_i_2 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(\execute_engine_reg[state] [1]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [2]),
        .I4(\execute_engine_reg[state] [3]),
        .I5(\FSM_sequential_execute_engine[state][1]_i_3_n_0 ),
        .O(\FSM_sequential_fetch_engine[state][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hFF23FFFF)) 
    \FSM_sequential_fetch_engine[state][1]_i_2 
       (.I0(\main_rsp[err] ),
        .I1(\imem_ram.mem_ram_b2_reg_0_6 ),
        .I2(arbiter_req_reg),
        .I3(\fetch_engine_reg[state] [0]),
        .I4(\fetch_engine_reg[state] [1]),
        .O(\FSM_sequential_fetch_engine[state][1]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "if_pending:10,iSTATE:00,if_request:01" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_fetch_engine_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_15 ),
        .Q(\fetch_engine_reg[state] [0]));
  (* FSM_ENCODED_STATES = "if_pending:10,iSTATE:00,if_request:01" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_fetch_engine_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_28 ),
        .Q(\fetch_engine_reg[state] [1]));
  LUT5 #(
    .INIT(32'h3303AAAA)) 
    arbiter_req_i_1
       (.I0(\ctrl_o[lsu_req] ),
        .I1(\ctrl[cpu_trap] ),
        .I2(\imem_ram.mem_ram_b2_reg_0_6 ),
        .I3(arbiter_req_reg),
        .I4(\trap_ctrl_reg[exc_buf][8]_0 ),
        .O(\ctrl_reg[lsu_req]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFF45)) 
    \bus_req_o[ben][0]_i_1 
       (.I0(alu_add[1]),
        .I1(Q[0]),
        .I2(alu_add[0]),
        .I3(Q[1]),
        .O(\execute_engine_reg[ir][12]_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    \bus_req_o[ben][1]_i_1 
       (.I0(alu_add[1]),
        .I1(alu_add[0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\execute_engine_reg[ir][12]_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    \bus_req_o[ben][2]_i_1 
       (.I0(alu_add[1]),
        .I1(Q[0]),
        .I2(alu_add[0]),
        .I3(Q[1]),
        .O(\execute_engine_reg[ir][12]_4 [2]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    \bus_req_o[ben][3]_i_1 
       (.I0(alu_add[1]),
        .I1(alu_add[0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\execute_engine_reg[ir][12]_4 [3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \bus_req_o[data][31]_i_1 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \csr[dcsr_cause][0]_i_1 
       (.I0(\trap_ctrl_reg[cause_n_0_][0] ),
        .I1(cpu_debug),
        .I2(p_0_in23_in),
        .I3(\ctrl[cpu_trap] ),
        .I4(\csr_reg[we_n_0_] ),
        .I5(\csr_reg[dcsr_cause] [0]),
        .O(\csr[dcsr_cause][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \csr[dcsr_cause][1]_i_1 
       (.I0(\trap_ctrl_reg[cause_n_0_][1] ),
        .I1(cpu_debug),
        .I2(p_0_in23_in),
        .I3(\ctrl[cpu_trap] ),
        .I4(\csr_reg[we_n_0_] ),
        .I5(\csr_reg[dcsr_cause] [1]),
        .O(\csr[dcsr_cause][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \csr[dcsr_cause][2]_i_1 
       (.I0(p_1_in28_in),
        .I1(cpu_debug),
        .I2(p_0_in23_in),
        .I3(\ctrl[cpu_trap] ),
        .I4(\csr_reg[we_n_0_] ),
        .I5(\csr_reg[dcsr_cause] [2]),
        .O(\csr[dcsr_cause][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \csr[dcsr_ebreakm]_i_1 
       (.I0(\csr[mtvec][15]_i_1_n_0 ),
        .I1(\csr[dscratch0][31]_i_2_n_0 ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\csr_reg[dcsr_ebreakm]__0 ),
        .O(\csr[dcsr_ebreakm]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \csr[dcsr_step]_i_1 
       (.I0(\csr[tdata2][2]_i_1_n_0 ),
        .I1(\csr[dscratch0][31]_i_2_n_0 ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\csr_reg[dcsr_step]__0 ),
        .O(\csr[dcsr_step]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][10]_i_1 
       (.I0(\csr[mtvec][10]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][10] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[10]),
        .O(\csr[dpc] [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][11]_i_1 
       (.I0(\csr[mtvec][11]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][11] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[11]),
        .O(\csr[dpc] [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][12]_i_1 
       (.I0(\csr[mtvec][12]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][12] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[12]),
        .O(\csr[dpc] [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][13]_i_1 
       (.I0(\csr[mtvec][13]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][13] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[13]),
        .O(\csr[dpc] [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][14]_i_1 
       (.I0(\csr[mtvec][14]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][14] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[14]),
        .O(\csr[dpc] [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][15]_i_1 
       (.I0(\csr[mtvec][15]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][15] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[15]),
        .O(\csr[dpc] [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][16]_i_1 
       (.I0(\csr[mtvec][16]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][16] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[16]),
        .O(\csr[dpc] [16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][17]_i_1 
       (.I0(\csr[mtvec][17]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][17] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[17]),
        .O(\csr[dpc] [17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][18]_i_1 
       (.I0(\csr[mtvec][18]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][18] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[18]),
        .O(\csr[dpc] [18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][19]_i_1 
       (.I0(\csr[mtvec][19]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][19] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[19]),
        .O(\csr[dpc] [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][1]_i_1 
       (.I0(\csr[tdata2][1]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in),
        .I3(p_0_in151_in),
        .I4(curr_pc[1]),
        .O(\csr[dpc] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][20]_i_1 
       (.I0(\csr[mtvec][20]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][20] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[20]),
        .O(\csr[dpc] [20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][21]_i_1 
       (.I0(\csr[mtvec][21]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][21] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[21]),
        .O(\csr[dpc] [21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][22]_i_1 
       (.I0(\csr[mtvec][22]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][22] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[22]),
        .O(\csr[dpc] [22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][23]_i_1 
       (.I0(\csr[mtvec][23]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][23] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[23]),
        .O(\csr[dpc] [23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][24]_i_1 
       (.I0(\csr[mtvec][24]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][24] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[24]),
        .O(\csr[dpc] [24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][25]_i_1 
       (.I0(\csr[mtvec][25]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][25] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[25]),
        .O(\csr[dpc] [25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][26]_i_1 
       (.I0(\csr[mtvec][26]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][26] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[26]),
        .O(\csr[dpc] [26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][27]_i_1 
       (.I0(\csr[mtvec][27]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][27] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[27]),
        .O(\csr[dpc] [27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][28]_i_1 
       (.I0(\csr[mtvec][28]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][28] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[28]),
        .O(\csr[dpc] [28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][29]_i_1 
       (.I0(\csr[mtvec][29]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][29] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[29]),
        .O(\csr[dpc] [29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][2]_i_1 
       (.I0(\csr[tdata2][2]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][2] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[2]),
        .O(\csr[dpc] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][30]_i_1 
       (.I0(\csr[mtvec][30]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][30] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[30]),
        .O(\csr[dpc] [30]));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \csr[dpc][31]_i_1 
       (.I0(\csr[dcsr_cause] ),
        .I1(\csr[dpc][31]_i_4_n_0 ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\csr[dpc][31]_i_5_n_0 ),
        .O(\csr_reg[dpc]0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][31]_i_2 
       (.I0(\csr[mtvec][31]_i_2_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][31] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[31]),
        .O(\csr[dpc] [31]));
  LUT4 #(
    .INIT(16'h0040)) 
    \csr[dpc][31]_i_3 
       (.I0(cpu_debug),
        .I1(p_0_in23_in),
        .I2(\ctrl[cpu_trap] ),
        .I3(\csr_reg[we_n_0_] ),
        .O(\csr[dcsr_cause] ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \csr[dpc][31]_i_4 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][27] ),
        .I2(\execute_engine_reg[ir_n_0_][28] ),
        .I3(Q[6]),
        .O(\csr[dpc][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \csr[dpc][31]_i_5 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .I3(Q[7]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\csr[dpc][31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][3]_i_1 
       (.I0(\csr[mie_msi]_i_2_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][3] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[3]),
        .O(\csr[dpc] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][4]_i_1 
       (.I0(\csr[tdata2][4]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][4] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[4]),
        .O(\csr[dpc] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][5]_i_1 
       (.I0(\csr[tdata2][5]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][5] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[5]),
        .O(\csr[dpc] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][6]_i_1 
       (.I0(\csr[tdata2][6]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][6] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[6]),
        .O(\csr[dpc] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][7]_i_1 
       (.I0(\csr[mtvec][7]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][7] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[7]),
        .O(\csr[dpc] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][8]_i_1 
       (.I0(\csr[mtvec][8]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][8] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[8]),
        .O(\csr[dpc] [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][9]_i_1 
       (.I0(\csr[mtvec][9]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][9] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[9]),
        .O(\csr[dpc] [9]));
  LUT4 #(
    .INIT(16'h0200)) 
    \csr[dscratch0][31]_i_1 
       (.I0(\csr[dscratch0][31]_i_2_n_0 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(\csr[dscratch0][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0A800000000)) 
    \csr[dscratch0][31]_i_2 
       (.I0(\csr[tdata1_dmode]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\execute_engine_reg[ir_n_0_][31] ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[dscratch0][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][0]_i_1 
       (.I0(\csr[mscratch][0]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\trap_ctrl_reg[cause_n_0_][0] ),
        .O(\csr[mcause][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][1]_i_1 
       (.I0(\csr[tdata2][1]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\trap_ctrl_reg[cause_n_0_][1] ),
        .O(\csr[mcause][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][2]_i_1 
       (.I0(\csr[tdata2][2]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_1_in28_in),
        .O(\csr[mcause][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][3]_i_1 
       (.I0(\csr[mie_msi]_i_2_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\trap_ctrl_reg[cause_n_0_][3] ),
        .O(\csr[mcause][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][4]_i_1 
       (.I0(\csr[tdata2][4]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .O(\csr[mcause][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \csr[mcause][5]_i_1 
       (.I0(\csr[mtval] ),
        .I1(\csr[mepc][31]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][28] ),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(\csr_reg[mcause]0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][5]_i_2 
       (.I0(\csr[mtvec][31]_i_2_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in151_in),
        .O(\csr[mcause][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \csr[mepc][31]_i_1 
       (.I0(\csr[mtval] ),
        .I1(\csr[mepc][31]_i_2_n_0 ),
        .I2(Q[3]),
        .I3(\execute_engine_reg[ir_n_0_][28] ),
        .I4(Q[4]),
        .O(\csr_reg[mepc]0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \csr[mepc][31]_i_2 
       (.I0(\csr[mepc][31]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .I2(\ctrl[ir_funct12] ),
        .I3(\csr[mepc][31]_i_4_n_0 ),
        .I4(Q[6]),
        .I5(\csr[mepc][31]_i_5_n_0 ),
        .O(\csr[mepc][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \csr[mepc][31]_i_3 
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .O(\csr[mepc][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mepc][31]_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][27] ),
        .O(\csr[mepc][31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \csr[mepc][31]_i_5 
       (.I0(\csr_reg[we_n_0_] ),
        .I1(\execute_engine_reg[ir_n_0_][29] ),
        .O(\csr[mepc][31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \csr[mie_msi]_i_1 
       (.I0(\csr[mtvec][31]_i_3_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(\csr[mie_msi]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[mie_msi]_i_2 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [3]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(DOADO[3]),
        .I4(Q[1]),
        .I5(\csr_reg[rdata][31]_0 [3]),
        .O(\csr[mie_msi]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[mscratch][0]_i_1 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [0]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(DOADO[0]),
        .I4(Q[1]),
        .I5(\csr_reg[rdata][31]_0 [0]),
        .O(\csr[mscratch][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \csr[mscratch][31]_i_1 
       (.I0(\csr[mscratch][31]_i_2_n_0 ),
        .I1(\csr[mscratch][31]_i_3_n_0 ),
        .I2(Q[6]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr[mscratch][31]_i_4_n_0 ),
        .O(\csr[mscratch][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \csr[mscratch][31]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .I3(\execute_engine_reg[ir_n_0_][28] ),
        .I4(Q[7]),
        .O(\csr[mscratch][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \csr[mscratch][31]_i_3 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .O(\csr[mscratch][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \csr[mscratch][31]_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\ctrl[ir_funct12] ),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .O(\csr[mscratch][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \csr[mstatus_mie]_i_1 
       (.I0(\csr[mie_msi]_i_2_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\csr_reg[mstatus_mpie]__0 ),
        .I3(\ctrl[cpu_trap] ),
        .I4(\csr_reg[mstatus_mpie]0 ),
        .I5(\csr_reg[mstatus_mie]__0 ),
        .O(\csr[mstatus_mie]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF10FF10)) 
    \csr[mstatus_mie]_i_2 
       (.I0(cpu_debug),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\csr[mstatus_mie]_i_3_n_0 ),
        .I3(\csr[mtval] ),
        .I4(\csr[mstatus_mie]_i_4_n_0 ),
        .I5(\csr[mstatus_mie]_i_5_n_0 ),
        .O(\csr_reg[mstatus_mpie]0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \csr[mstatus_mie]_i_3 
       (.I0(\execute_engine_reg[state] [1]),
        .I1(\execute_engine_reg[state] [0]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [2]),
        .O(\csr[mstatus_mie]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    \csr[mstatus_mie]_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(Q[5]),
        .I2(\execute_engine_reg[ir_n_0_][28] ),
        .I3(\csr[mstatus_mie]_i_6_n_0 ),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\csr[mstatus_mie]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \csr[mstatus_mie]_i_5 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(\ctrl[ir_funct12] ),
        .I4(\execute_engine_reg[ir_n_0_][31] ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mstatus_mie]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \csr[mstatus_mie]_i_6 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\csr[mstatus_mie]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \csr[mstatus_mpie]_i_1 
       (.I0(\csr[mtvec][7]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\csr[mstatus_mpie]_i_2_n_0 ),
        .I3(\csr_reg[mstatus_mpie]0 ),
        .I4(\csr_reg[mstatus_mpie]__0 ),
        .O(\csr[mstatus_mpie]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002C0000000C)) 
    \csr[mstatus_mpie]_i_2 
       (.I0(\csr_reg[mstatus_mie]__0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\trap_ctrl_reg[env_pending]__0 ),
        .O(\csr[mstatus_mpie]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][0]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][0] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][10]_i_1 
       (.I0(\ctrl[rf_rd] [3]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][11]_i_1 
       (.I0(\ctrl[rf_rd] [4]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][12]_i_1 
       (.I0(Q[0]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][13]_i_1 
       (.I0(Q[1]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][14]_i_1 
       (.I0(\execute_engine_reg[ir][14]_rep_0 ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][15]_i_1 
       (.I0(\ctrl[rf_rs1] [0]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][16]_i_1 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][17]_i_1 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][18]_i_1 
       (.I0(\ctrl[rf_rs1] [3]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][19]_i_1 
       (.I0(\ctrl[rf_rs1] [4]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \csr[mtinst][1]_i_1 
       (.I0(\execute_engine_reg[is_ci_n_0_] ),
        .I1(\execute_engine_reg[ir_n_0_][1] ),
        .I2(p_0_in151_in),
        .O(\csr[mtinst][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][20]_i_1 
       (.I0(Q[3]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][21]_i_1 
       (.I0(Q[4]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][22]_i_1 
       (.I0(Q[5]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][23]_i_1 
       (.I0(Q[6]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][24]_i_1 
       (.I0(Q[7]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][25]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][26]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][27]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][28]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][29]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][2]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][30]_i_1 
       (.I0(\ctrl[ir_funct12] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][31]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][3]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][3] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][4]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][5]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][5] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][6]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][7]_i_1 
       (.I0(\ctrl[rf_rd] [0]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][8]_i_1 
       (.I0(\ctrl[rf_rd] [1]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][9]_i_1 
       (.I0(\ctrl[rf_rd] [2]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][0]_i_1 
       (.I0(\m_axi_araddr[31] [0]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][10]_i_1 
       (.I0(\m_axi_araddr[31] [10]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][11]_i_1 
       (.I0(\m_axi_araddr[31] [11]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][12]_i_1 
       (.I0(\m_axi_araddr[31] [12]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][13]_i_1 
       (.I0(\m_axi_araddr[31] [13]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][14]_i_1 
       (.I0(\m_axi_araddr[31] [14]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][15]_i_1 
       (.I0(\m_axi_araddr[31] [15]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][16]_i_1 
       (.I0(\m_axi_araddr[31] [16]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][17]_i_1 
       (.I0(\m_axi_araddr[31] [17]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][18]_i_1 
       (.I0(\m_axi_araddr[31] [18]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][19]_i_1 
       (.I0(\m_axi_araddr[31] [19]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][1]_i_1 
       (.I0(\m_axi_araddr[31] [1]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][20]_i_1 
       (.I0(\m_axi_araddr[31] [20]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][21]_i_1 
       (.I0(\m_axi_araddr[31] [21]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][22]_i_1 
       (.I0(\m_axi_araddr[31] [22]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][23]_i_1 
       (.I0(\m_axi_araddr[31] [23]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][24]_i_1 
       (.I0(\m_axi_araddr[31] [24]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][25]_i_1 
       (.I0(\m_axi_araddr[31] [25]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][26]_i_1 
       (.I0(\m_axi_araddr[31] [26]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][27]_i_1 
       (.I0(\m_axi_araddr[31] [27]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][28]_i_1 
       (.I0(\m_axi_araddr[31] [28]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][29]_i_1 
       (.I0(\m_axi_araddr[31] [29]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][2]_i_1 
       (.I0(\m_axi_araddr[31] [2]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][30]_i_1 
       (.I0(\m_axi_araddr[31] [30]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \csr[mtval][31]_i_1 
       (.I0(\ctrl[cpu_trap] ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(cpu_debug),
        .I3(p_0_in23_in),
        .O(\csr[mtval] ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][31]_i_2 
       (.I0(\m_axi_araddr[31] [31]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][3]_i_1 
       (.I0(\m_axi_araddr[31] [3]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][4]_i_1 
       (.I0(\m_axi_araddr[31] [4]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][5]_i_1 
       (.I0(\m_axi_araddr[31] [5]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][6]_i_1 
       (.I0(\m_axi_araddr[31] [6]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][7]_i_1 
       (.I0(\m_axi_araddr[31] [7]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][8]_i_1 
       (.I0(\m_axi_araddr[31] [8]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][9]_i_1 
       (.I0(\m_axi_araddr[31] [9]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][0]_i_1 
       (.I0(\csr[mscratch][0]_i_1_n_0 ),
        .I1(\csr[tdata2][1]_i_1_n_0 ),
        .O(\csr[mtvec][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][10]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[10]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [10]),
        .O(\csr[mtvec][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][11]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[11]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [11]),
        .O(\csr[mtvec][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][12]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[12]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [12]),
        .O(\csr[mtvec][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][13]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[13]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [13]),
        .O(\csr[mtvec][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][14]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[14]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [14]),
        .O(\csr[mtvec][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][15]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[15]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [15]),
        .O(\csr[mtvec][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][16]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[16]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [16]),
        .O(\csr[mtvec][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][17]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[17]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [17]),
        .O(\csr[mtvec][17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][18]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[18]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [18]),
        .O(\csr[mtvec][18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][19]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[19]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [19]),
        .O(\csr[mtvec][19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][20]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[20]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [20]),
        .O(\csr[mtvec][20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][21]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[21]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [21]),
        .O(\csr[mtvec][21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][22]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[22]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [22]),
        .O(\csr[mtvec][22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][23]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[23]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [23]),
        .O(\csr[mtvec][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][24]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[24]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [24]),
        .O(\csr[mtvec][24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][25]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[25]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [25]),
        .O(\csr[mtvec][25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][26]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[26]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [26]),
        .O(\csr[mtvec][26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][27]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[27]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [27]),
        .O(\csr[mtvec][27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][28]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[28]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [28]),
        .O(\csr[mtvec][28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][29]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[29]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [29]),
        .O(\csr[mtvec][29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][2]_i_1 
       (.I0(\csr[tdata2][2]_i_1_n_0 ),
        .I1(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][30]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[30]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [30]),
        .O(\csr[mtvec][30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \csr[mtvec][31]_i_1 
       (.I0(\csr[mtvec][31]_i_3_n_0 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(\csr[mtvec][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][31]_i_2 
       (.I0(Q[0]),
        .I1(DOADO[31]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [31]),
        .O(\csr[mtvec][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \csr[mtvec][31]_i_3 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\ctrl[ir_funct12] ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(\csr[mscratch][31]_i_2_n_0 ),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(Q[6]),
        .O(\csr[mtvec][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][3]_i_1 
       (.I0(\csr[mie_msi]_i_2_n_0 ),
        .I1(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][4]_i_1 
       (.I0(\csr[tdata2][4]_i_1_n_0 ),
        .I1(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000083888F88)) 
    \csr[mtvec][5]_i_1 
       (.I0(\csr_reg[rdata][31]_0 [5]),
        .I1(Q[1]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(DOADO[5]),
        .I4(Q[0]),
        .I5(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000083888F88)) 
    \csr[mtvec][6]_i_1 
       (.I0(\csr_reg[rdata][31]_0 [6]),
        .I1(Q[1]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(DOADO[6]),
        .I4(Q[0]),
        .I5(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][7]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[7]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [7]),
        .O(\csr[mtvec][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][8]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[8]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [8]),
        .O(\csr[mtvec][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][9]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[9]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [9]),
        .O(\csr[mtvec][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E0E0E000E000E0)) 
    \csr[rdata][0]_i_1 
       (.I0(\csr[rdata][0]_i_2_n_0 ),
        .I1(\csr[rdata][0]_i_3_n_0 ),
        .I2(\csr_reg[re]__0 ),
        .I3(\csr[rdata][0]_i_4_n_0 ),
        .I4(\csr[rdata][0]_i_5_n_0 ),
        .I5(\csr_reg[dscratch0] [0]),
        .O(\csr[rdata][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0B080000FFFFFFFF)) 
    \csr[rdata][0]_i_2 
       (.I0(\csr_reg[mtvec_n_0_][0] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr_reg[mscratch] [0]),
        .I4(\csr[rdata][14]_i_5_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEE22E2)) 
    \csr[rdata][0]_i_3 
       (.I0(\csr[rdata][0]_i_6_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr_reg[dcsr_prv]__0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \csr[rdata][0]_i_4 
       (.I0(\csr[rdata][30]_i_4_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \csr[rdata][0]_i_5 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .O(\csr[rdata][0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \csr[rdata][0]_i_6 
       (.I0(\csr_reg[mtval] [0]),
        .I1(data5[0]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[mtinst] [0]),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000BBBF)) 
    \csr[rdata][10]_i_1 
       (.I0(\csr[rdata][10]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_4_n_0 ),
        .I2(\csr[rdata][29]_i_4_n_0 ),
        .I3(\csr[rdata][10]_i_3_n_0 ),
        .I4(\csr[rdata][10]_i_4_n_0 ),
        .O(\csr[rdata][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A0A80008A0080)) 
    \csr[rdata][10]_i_2 
       (.I0(\csr[rdata][14]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][10] ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [10]),
        .I5(p_2_in__0[10]),
        .O(\csr[rdata][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F035FFFFF035FF)) 
    \csr[rdata][10]_i_3 
       (.I0(\csr_reg[mtinst] [10]),
        .I1(\csr_reg[mtval] [10]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[dpc] [10]),
        .O(\csr[rdata][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF1D0000FFFFFFFF)) 
    \csr[rdata][10]_i_4 
       (.I0(\csr_reg[tdata2] [10]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr_reg[dscratch0] [10]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][10]_i_5_n_0 ),
        .I5(\csr_reg[re]__0 ),
        .O(\csr[rdata][10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h00000009)) 
    \csr[rdata][10]_i_5 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .I2(\csr[rdata][30]_i_9_n_0 ),
        .I3(\csr[dpc][31]_i_4_n_0 ),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][10]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hCC88C088)) 
    \csr[rdata][11]_i_1 
       (.I0(\csr_reg[rdata][11]_i_2_n_0 ),
        .I1(\csr_reg[re]__0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr[rdata][11]_i_4_n_0 ),
        .I4(\csr[rdata][11]_i_5_n_0 ),
        .O(\csr[rdata][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][11]_i_10 
       (.I0(\csr_reg[mtinst] [11]),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .I2(p_5_in43_in),
        .O(\csr[rdata][11]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][11]_i_11 
       (.I0(p_2_in__0[11]),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .I2(\csr_reg[mscratch] [11]),
        .O(\csr[rdata][11]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hBEAABE3A)) 
    \csr[rdata][11]_i_12 
       (.I0(Q[6]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][25] ),
        .O(\csr[rdata][11]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEEEEE)) 
    \csr[rdata][11]_i_3 
       (.I0(\csr[rdata][11]_i_8_n_0 ),
        .I1(\csr[rdata][11]_i_9_n_0 ),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(\csr[rdata][11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h1001)) 
    \csr[rdata][11]_i_4 
       (.I0(\csr[dpc][31]_i_4_n_0 ),
        .I1(\csr[rdata][30]_i_9_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \csr[rdata][11]_i_5 
       (.I0(\csr_reg[tdata2] [11]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr_reg[dscratch0] [11]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFC00BB33FC008800)) 
    \csr[rdata][11]_i_6 
       (.I0(\csr_reg[dpc] [11]),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr_reg[mtval] [11]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr[rdata][11]_i_10_n_0 ),
        .O(\csr[rdata][11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3E32FCF03E323C30)) 
    \csr[rdata][11]_i_7 
       (.I0(\csr_reg[mie_mei]__0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][11]_i_11_n_0 ),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\csr_reg[mtvec_n_0_][11] ),
        .O(\csr[rdata][11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF7EFE7E)) 
    \csr[rdata][11]_i_8 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\ctrl[ir_funct12] ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(\csr[mscratch][31]_i_3_n_0 ),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\csr[rdata][11]_i_12_n_0 ),
        .O(\csr[rdata][11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFC4CFFFFFFFF)) 
    \csr[rdata][11]_i_9 
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\execute_engine_reg[ir_n_0_][31] ),
        .I5(\execute_engine_reg[ir_n_0_][28] ),
        .O(\csr[rdata][11]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \csr[rdata][12]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][12]_i_2_n_0 ),
        .I2(\csr[rdata][30]_i_4_n_0 ),
        .I3(\csr[rdata][12]_i_3_n_0 ),
        .O(\csr[rdata][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h31F13DFDFFFFFFFF)) 
    \csr[rdata][12]_i_2 
       (.I0(\csr_reg[tdata2] [12]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr[tdata1_rd] [12]),
        .I4(\csr_reg[dscratch0] [12]),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h1F111F1F)) 
    \csr[rdata][12]_i_3 
       (.I0(\csr[rdata][12]_i_4_n_0 ),
        .I1(\csr[rdata][31]_i_9_n_0 ),
        .I2(\csr[rdata][12]_i_5_n_0 ),
        .I3(\csr[rdata][29]_i_8_n_0 ),
        .I4(\csr_reg[mtval] [12]),
        .O(\csr[rdata][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A0A80008A0080)) 
    \csr[rdata][12]_i_4 
       (.I0(\csr[rdata][11]_i_3_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][12] ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [12]),
        .I5(p_2_in__0[12]),
        .O(\csr[rdata][12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFFFFC808)) 
    \csr[rdata][12]_i_5 
       (.I0(\csr_reg[mtinst] [12]),
        .I1(\csr[rdata][30]_i_5_n_0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr_reg[dpc] [12]),
        .I4(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA888A)) 
    \csr[rdata][13]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][13]_i_2_n_0 ),
        .I2(\csr[rdata][13]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][13]_i_4_n_0 ),
        .O(\csr[rdata][13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][13]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [13]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [13]),
        .O(\csr[rdata][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][13]_i_3 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [13]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [13]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [13]),
        .O(\csr[rdata][13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A0A80008A0080)) 
    \csr[rdata][13]_i_4 
       (.I0(\csr[rdata][14]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][13] ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [13]),
        .I5(p_2_in__0[13]),
        .O(\csr[rdata][13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA888A)) 
    \csr[rdata][14]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][14]_i_2_n_0 ),
        .I2(\csr[rdata][14]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][14]_i_4_n_0 ),
        .O(\csr[rdata][14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][14]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [14]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [14]),
        .O(\csr[rdata][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][14]_i_3 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [14]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [14]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [14]),
        .O(\csr[rdata][14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A008A0A800080)) 
    \csr[rdata][14]_i_4 
       (.I0(\csr[rdata][14]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][14] ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(p_2_in__0[14]),
        .I5(\csr_reg[mscratch] [14]),
        .O(\csr[rdata][14]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \csr[rdata][14]_i_5 
       (.I0(\csr[rdata][30]_i_4_n_0 ),
        .I1(\csr[rdata][29]_i_7_n_0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88800080AAAAAAAA)) 
    \csr[rdata][15]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][31]_i_3_n_0 ),
        .I2(\csr_reg[tdata2] [15]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[dscratch0] [15]),
        .I5(\csr[rdata][15]_i_2_n_0 ),
        .O(\csr[rdata][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00F7)) 
    \csr[rdata][15]_i_2 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtinst] [15]),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr[rdata][15]_i_3_n_0 ),
        .I4(\csr[rdata][29]_i_4_n_0 ),
        .I5(\csr[rdata][15]_i_4_n_0 ),
        .O(\csr[rdata][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F00A0C00000A0C0)) 
    \csr[rdata][15]_i_3 
       (.I0(\csr_reg[dpc] [15]),
        .I1(\csr_reg[dcsr_ebreakm]__0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr_reg[mtval] [15]),
        .O(\csr[rdata][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A008A0A800080)) 
    \csr[rdata][15]_i_4 
       (.I0(\csr[rdata][14]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][15] ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(p_2_in__0[15]),
        .I5(\csr_reg[mscratch] [15]),
        .O(\csr[rdata][15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \csr[rdata][16]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][16]_i_2_n_0 ),
        .I2(\csr[rdata][16]_i_3_n_0 ),
        .I3(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][16]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [16]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [16]),
        .O(\csr[rdata][16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABFBABFBABFB0000)) 
    \csr[rdata][16]_i_3 
       (.I0(\csr[rdata][31]_i_9_n_0 ),
        .I1(\csr_reg[mie_firq_n_0_][0] ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr[rdata][16]_i_4_n_0 ),
        .I4(\csr[rdata][16]_i_5_n_0 ),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][16]_i_4 
       (.I0(\csr_reg[mtvec_n_0_][16] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[16]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [16]),
        .O(\csr[rdata][16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0344FFFF0377FFFF)) 
    \csr[rdata][16]_i_5 
       (.I0(\csr_reg[dpc] [16]),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr_reg[mtval] [16]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\csr_reg[mtinst] [16]),
        .O(\csr[rdata][16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AA88888888)) 
    \csr[rdata][17]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][17]_i_2_n_0 ),
        .I2(\csr[rdata][17]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][17]_i_4_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][17]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [17]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [17]),
        .O(\csr[rdata][17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \csr[rdata][17]_i_3 
       (.I0(\csr[rdata][17]_i_5_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(p_10_in51_in),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][17]_i_4 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [17]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [17]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [17]),
        .O(\csr[rdata][17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][17]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][17] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[17]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [17]),
        .O(\csr[rdata][17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88800080AAAAAAAA)) 
    \csr[rdata][18]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][31]_i_3_n_0 ),
        .I2(\csr_reg[tdata2] [18]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[dscratch0] [18]),
        .I5(\csr[rdata][18]_i_2_n_0 ),
        .O(\csr[rdata][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FFFFFFFF)) 
    \csr[rdata][18]_i_2 
       (.I0(\csr[rdata][18]_i_3_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(p_13_in55_in),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .I4(\csr[rdata][18]_i_4_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][18]_i_3 
       (.I0(\csr_reg[mtvec_n_0_][18] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[18]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [18]),
        .O(\csr[rdata][18]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBABB)) 
    \csr[rdata][18]_i_4 
       (.I0(\csr[rdata][29]_i_4_n_0 ),
        .I1(\csr[rdata][18]_i_5_n_0 ),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[mtval] [18]),
        .O(\csr[rdata][18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CACA0F00)) 
    \csr[rdata][18]_i_5 
       (.I0(\csr_reg[mtinst] [18]),
        .I1(\csr_reg[dpc] [18]),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(p_14_in56_in),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\csr[rdata][31]_i_2_n_0 ),
        .O(\csr[rdata][18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88800080AAAAAAAA)) 
    \csr[rdata][19]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][31]_i_3_n_0 ),
        .I2(\csr_reg[tdata2] [19]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[dscratch0] [19]),
        .I5(\csr[rdata][19]_i_2_n_0 ),
        .O(\csr[rdata][19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FFFFFFFF)) 
    \csr[rdata][19]_i_2 
       (.I0(\csr[rdata][19]_i_3_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(p_16_in60_in),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .I4(\csr[rdata][19]_i_4_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][19]_i_3 
       (.I0(\csr_reg[mtvec_n_0_][19] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[19]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [19]),
        .O(\csr[rdata][19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05F535F5)) 
    \csr[rdata][19]_i_4 
       (.I0(\csr[rdata][19]_i_5_n_0 ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[dpc] [19]),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \csr[rdata][19]_i_5 
       (.I0(\csr_reg[mtval] [19]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr_reg[mtinst] [19]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(p_17_in),
        .O(\csr[rdata][19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h00AB)) 
    \csr[rdata][1]_i_1 
       (.I0(\csr[rdata][1]_i_2_n_0 ),
        .I1(\csr[rdata][29]_i_4_n_0 ),
        .I2(\csr[rdata][1]_i_3_n_0 ),
        .I3(\csr[rdata][1]_i_4_n_0 ),
        .O(\csr[rdata][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h54040000FFFFFFFF)) 
    \csr[rdata][1]_i_2 
       (.I0(\csr[rdata][31]_i_2_n_0 ),
        .I1(\csr_reg[mscratch] [1]),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(p_2_in__0[1]),
        .I4(\csr[rdata][14]_i_5_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00330FAAAAAAAA)) 
    \csr[rdata][1]_i_3 
       (.I0(\csr[rdata][1]_i_5_n_0 ),
        .I1(\csr_reg[dpc] [1]),
        .I2(\csr_reg[dcsr_prv]__0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC470000FFFFFFFF)) 
    \csr[rdata][1]_i_4 
       (.I0(\csr_reg[dscratch0] [1]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr_reg[tdata2] [1]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][10]_i_5_n_0 ),
        .I5(\csr_reg[re]__0 ),
        .O(\csr[rdata][1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h053FF53F)) 
    \csr[rdata][1]_i_5 
       (.I0(data5[1]),
        .I1(\csr_reg[mtinst] [1]),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[mtval] [1]),
        .O(\csr[rdata][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AA88888888)) 
    \csr[rdata][20]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][20]_i_2_n_0 ),
        .I2(\csr[rdata][20]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][20]_i_4_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][20]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [20]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [20]),
        .O(\csr[rdata][20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \csr[rdata][20]_i_3 
       (.I0(\csr[rdata][20]_i_5_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(p_19_in64_in),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][20]_i_4 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [20]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [20]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [20]),
        .O(\csr[rdata][20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][20]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][20] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[20]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [20]),
        .O(\csr[rdata][20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h80808088AAAAAAAA)) 
    \csr[rdata][21]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][30]_i_4_n_0 ),
        .I2(\csr[rdata][21]_i_2_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][21]_i_3_n_0 ),
        .I5(\csr[rdata][21]_i_4_n_0 ),
        .O(\csr[rdata][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ECFFEC00)) 
    \csr[rdata][21]_i_2 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr[rdata][21]_i_5_n_0 ),
        .I2(p_2_in__0[21]),
        .I3(\csr[rdata][11]_i_3_n_0 ),
        .I4(p_22_in),
        .I5(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][21]_i_3 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [21]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [21]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [21]),
        .O(\csr[rdata][21]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \csr[rdata][21]_i_4 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [21]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [21]),
        .O(\csr[rdata][21]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \csr[rdata][21]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][21] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr_reg[mscratch] [21]),
        .O(\csr[rdata][21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAA080008AA082208)) 
    \csr[rdata][22]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][29]_i_4_n_0 ),
        .I2(\csr[rdata][22]_i_2_n_0 ),
        .I3(\csr[rdata][30]_i_4_n_0 ),
        .I4(\csr[rdata][22]_i_3_n_0 ),
        .I5(\csr[rdata][22]_i_4_n_0 ),
        .O(\csr[rdata][22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h50F35FF3)) 
    \csr[rdata][22]_i_2 
       (.I0(\csr[tdata1_rd] [22]),
        .I1(\csr_reg[tdata2] [22]),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[dscratch0] [22]),
        .O(\csr[rdata][22]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \csr[rdata][22]_i_3 
       (.I0(\csr[rdata][22]_i_5_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(p_25_in70_in),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][22]_i_4 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [22]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [22]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [22]),
        .O(\csr[rdata][22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][22]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][22] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[22]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [22]),
        .O(\csr[rdata][22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8888888A888)) 
    \csr[rdata][23]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][23]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr_reg[tdata2] [23]),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr_reg[dscratch0] [23]),
        .O(\csr[rdata][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88880080)) 
    \csr[rdata][23]_i_2 
       (.I0(\csr[rdata][23]_i_3_n_0 ),
        .I1(\csr[rdata][30]_i_4_n_0 ),
        .I2(\csr_reg[mtval] [23]),
        .I3(\csr[rdata][29]_i_8_n_0 ),
        .I4(\csr[rdata][23]_i_4_n_0 ),
        .O(\csr[rdata][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555500CFFFFFFFFF)) 
    \csr[rdata][23]_i_3 
       (.I0(\csr[rdata][23]_i_5_n_0 ),
        .I1(p_28_in),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][23]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hFFFFC808)) 
    \csr[rdata][23]_i_4 
       (.I0(\csr_reg[mtinst] [23]),
        .I1(\csr[rdata][30]_i_5_n_0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr_reg[dpc] [23]),
        .I4(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF053FF53)) 
    \csr[rdata][23]_i_5 
       (.I0(p_2_in__0[23]),
        .I1(\csr_reg[mscratch] [23]),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[mtvec_n_0_][23] ),
        .O(\csr[rdata][23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \csr[rdata][24]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][24]_i_2_n_0 ),
        .I2(\csr[rdata][30]_i_4_n_0 ),
        .I3(\csr[rdata][24]_i_3_n_0 ),
        .O(\csr[rdata][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hA1F1FFFF)) 
    \csr[rdata][24]_i_2 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr_reg[tdata2] [24]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [24]),
        .I4(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h888AAA8A)) 
    \csr[rdata][24]_i_3 
       (.I0(\csr[rdata][24]_i_4_n_0 ),
        .I1(\csr[rdata][31]_i_9_n_0 ),
        .I2(p_31_in),
        .I3(\csr[rdata][11]_i_3_n_0 ),
        .I4(\csr[rdata][24]_i_5_n_0 ),
        .O(\csr[rdata][24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05F535F5)) 
    \csr[rdata][24]_i_4 
       (.I0(\csr[rdata][24]_i_6_n_0 ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[dpc] [24]),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][24]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][24] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[24]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [24]),
        .O(\csr[rdata][24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \csr[rdata][24]_i_6 
       (.I0(\csr_reg[mtval] [24]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr_reg[mtinst] [24]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(p_32_in),
        .O(\csr[rdata][24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AA88888888)) 
    \csr[rdata][25]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][25]_i_2_n_0 ),
        .I2(\csr[rdata][25]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][25]_i_4_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][25]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [25]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [25]),
        .O(\csr[rdata][25]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \csr[rdata][25]_i_3 
       (.I0(\csr[rdata][25]_i_5_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(p_34_in),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][25]_i_4 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [25]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [25]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [25]),
        .O(\csr[rdata][25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][25]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][25] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[25]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [25]),
        .O(\csr[rdata][25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h888AAAAA88888888)) 
    \csr[rdata][26]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][26]_i_2_n_0 ),
        .I2(\csr[rdata][29]_i_4_n_0 ),
        .I3(\csr[rdata][26]_i_3_n_0 ),
        .I4(\csr[rdata][26]_i_4_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][26]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [26]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [26]),
        .O(\csr[rdata][26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][26]_i_3 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [26]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [26]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [26]),
        .O(\csr[rdata][26]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFAB)) 
    \csr[rdata][26]_i_4 
       (.I0(\csr[rdata][26]_i_5_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(p_37_in),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0505000F03030)) 
    \csr[rdata][26]_i_5 
       (.I0(p_2_in__0[26]),
        .I1(\csr_reg[mscratch] [26]),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][26] ),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h80808088AAAAAAAA)) 
    \csr[rdata][27]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][30]_i_4_n_0 ),
        .I2(\csr[rdata][27]_i_2_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][27]_i_3_n_0 ),
        .I5(\csr[rdata][27]_i_4_n_0 ),
        .O(\csr[rdata][27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ECFFEC00)) 
    \csr[rdata][27]_i_2 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr[rdata][27]_i_5_n_0 ),
        .I2(p_2_in__0[27]),
        .I3(\csr[rdata][11]_i_3_n_0 ),
        .I4(p_40_in),
        .I5(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][27]_i_3 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [27]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [27]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [27]),
        .O(\csr[rdata][27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h31F13DFDFFFFFFFF)) 
    \csr[rdata][27]_i_4 
       (.I0(\csr_reg[tdata2] [27]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr[tdata1_rd] [27]),
        .I4(\csr_reg[dscratch0] [27]),
        .I5(\csr[rdata][0]_i_4_n_0 ),
        .O(\csr[rdata][27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \csr[rdata][27]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][27] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr_reg[mscratch] [27]),
        .O(\csr[rdata][27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AA88888888)) 
    \csr[rdata][28]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][28]_i_2_n_0 ),
        .I2(\csr[rdata][28]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][28]_i_4_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][28]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [28]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [28]),
        .O(\csr[rdata][28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ECFFEC00)) 
    \csr[rdata][28]_i_3 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr[rdata][28]_i_5_n_0 ),
        .I2(p_2_in__0[28]),
        .I3(\csr[rdata][11]_i_3_n_0 ),
        .I4(p_43_in),
        .I5(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][28]_i_4 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [28]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [28]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [28]),
        .O(\csr[rdata][28]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \csr[rdata][28]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][28] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr_reg[mscratch] [28]),
        .O(\csr[rdata][28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AA88888888)) 
    \csr[rdata][29]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][29]_i_2_n_0 ),
        .I2(\csr[rdata][29]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][29]_i_5_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEA8FEAAFFFD)) 
    \csr[rdata][29]_i_10 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[4]),
        .I5(\execute_engine_reg[ir_n_0_][25] ),
        .O(\csr[rdata][29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h1010111010100100)) 
    \csr[rdata][29]_i_2 
       (.I0(\csr[rdata][30]_i_4_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[tdata2] [29]),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\csr_reg[dscratch0] [29]),
        .O(\csr[rdata][29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \csr[rdata][29]_i_3 
       (.I0(\csr[rdata][29]_i_6_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(p_46_in),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][29]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \csr[rdata][29]_i_4 
       (.I0(\csr[rdata][29]_i_7_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][29]_i_5 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [29]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [29]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [29]),
        .O(\csr[rdata][29]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][29]_i_6 
       (.I0(\csr_reg[mtvec_n_0_][29] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[29]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [29]),
        .O(\csr[rdata][29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004900)) 
    \csr[rdata][29]_i_7 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\ctrl[ir_funct12] ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .I3(\execute_engine_reg[ir_n_0_][28] ),
        .I4(\csr[rdata][29]_i_9_n_0 ),
        .I5(\csr[rdata][29]_i_10_n_0 ),
        .O(\csr[rdata][29]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \csr[rdata][29]_i_8 
       (.I0(\csr[rdata][11]_i_3_n_0 ),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .O(\csr[rdata][29]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFF6FFCFF)) 
    \csr[rdata][29]_i_9 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .I2(\ctrl[ir_funct12] ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[7]),
        .O(\csr[rdata][29]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hA0A20002)) 
    \csr[rdata][2]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr[rdata][30]_i_4_n_0 ),
        .I3(\csr[rdata][2]_i_2_n_0 ),
        .I4(\csr_reg[rdata][2]_i_3_n_0 ),
        .O(\csr[rdata][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h5030503F)) 
    \csr[rdata][2]_i_2 
       (.I0(\csr[tdata1_rd] [2]),
        .I1(\csr_reg[dscratch0] [2]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[tdata2] [2]),
        .O(\csr[rdata][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \csr[rdata][2]_i_4 
       (.I0(\csr_reg[dcsr_step]__0 ),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .I2(\csr_reg[dpc] [2]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr[rdata][2]_i_6_n_0 ),
        .O(\csr[rdata][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308800330033)) 
    \csr[rdata][2]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][2] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[2]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [2]),
        .I5(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \csr[rdata][2]_i_6 
       (.I0(\csr_reg[mtval] [2]),
        .I1(data5[2]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[mtinst] [2]),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \csr[rdata][30]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][30]_i_2_n_0 ),
        .I2(\csr[rdata][30]_i_3_n_0 ),
        .I3(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1100111011000010)) 
    \csr[rdata][30]_i_2 
       (.I0(\csr[rdata][30]_i_4_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr_reg[tdata2] [30]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\csr_reg[dscratch0] [30]),
        .O(\csr[rdata][30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0CCC4CCCC)) 
    \csr[rdata][30]_i_3 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr[rdata][30]_i_6_n_0 ),
        .I2(\csr[rdata][30]_i_7_n_0 ),
        .I3(\csr[rdata][11]_i_3_n_0 ),
        .I4(\csr_reg[mtinst] [30]),
        .I5(\csr[rdata][30]_i_8_n_0 ),
        .O(\csr[rdata][30]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFFE)) 
    \csr[rdata][30]_i_4 
       (.I0(\csr[rdata][30]_i_9_n_0 ),
        .I1(\csr[dpc][31]_i_4_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\execute_engine_reg[ir_n_0_][31] ),
        .O(\csr[rdata][30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[rdata][30]_i_5 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .O(\csr[rdata][30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hC4C7F4F7FFFFFFFF)) 
    \csr[rdata][30]_i_6 
       (.I0(\csr_reg[mtvec_n_0_][30] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr_reg[mscratch] [30]),
        .I4(p_2_in__0[30]),
        .I5(\csr[rdata][14]_i_5_n_0 ),
        .O(\csr[rdata][30]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hAAAAAA08)) 
    \csr[rdata][30]_i_7 
       (.I0(\csr[rdata][29]_i_4_n_0 ),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .I2(p_49_in),
        .I3(\csr[rdata][11]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .O(\csr[rdata][30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF38083030)) 
    \csr[rdata][30]_i_8 
       (.I0(\csr_reg[mtval] [30]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr_reg[dpc] [30]),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFBFBBD)) 
    \csr[rdata][30]_i_9 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[7]),
        .O(\csr[rdata][30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hA8080000AAAAAAAA)) 
    \csr[rdata][31]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr_reg[tdata2] [31]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [31]),
        .I4(\csr[rdata][31]_i_3_n_0 ),
        .I5(\csr[rdata][31]_i_4_n_0 ),
        .O(\csr[rdata][31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBABB)) 
    \csr[rdata][31]_i_10 
       (.I0(\csr[rdata][29]_i_4_n_0 ),
        .I1(\csr[rdata][31]_i_16_n_0 ),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[mtval] [31]),
        .O(\csr[rdata][31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA888AAAAAA8AA)) 
    \csr[rdata][31]_i_11 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\execute_engine_reg[ir_n_0_][25] ),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\csr[rdata][31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7FF77EE77EE)) 
    \csr[rdata][31]_i_12 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\ctrl[ir_funct12] ),
        .I2(\csr[rdata][31]_i_17_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][25] ),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(Q[7]),
        .O(\csr[rdata][31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAFAEFFA)) 
    \csr[rdata][31]_i_13 
       (.I0(\csr[rdata][31]_i_18_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[7]),
        .I3(\ctrl[ir_funct12] ),
        .I4(\execute_engine_reg[ir_n_0_][27] ),
        .I5(\csr[rdata][31]_i_19_n_0 ),
        .O(\csr[rdata][31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFF0100FFFFFF0001)) 
    \csr[rdata][31]_i_14 
       (.I0(Q[7]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\execute_engine_reg[ir_n_0_][25] ),
        .I5(\execute_engine_reg[ir_n_0_][27] ),
        .O(\csr[rdata][31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hCFCC8888CFCC8F88)) 
    \csr[rdata][31]_i_15 
       (.I0(\csr[rdata][31]_i_6_n_0 ),
        .I1(Q[3]),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .I3(\ctrl[ir_funct12] ),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\execute_engine_reg[ir_n_0_][27] ),
        .O(\csr[rdata][31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000CACA0F000000)) 
    \csr[rdata][31]_i_16 
       (.I0(\csr_reg[mtinst] [31]),
        .I1(\csr_reg[dpc] [31]),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(data5[31]),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][31]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \csr[rdata][31]_i_17 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\csr[rdata][31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFF8FFFFFFF8FF)) 
    \csr[rdata][31]_i_18 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\execute_engine_reg[ir_n_0_][28] ),
        .I4(\execute_engine_reg[ir_n_0_][27] ),
        .I5(\ctrl[ir_funct12] ),
        .O(\csr[rdata][31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF0F8F88880088)) 
    \csr[rdata][31]_i_19 
       (.I0(Q[4]),
        .I1(\csr[rdata][31]_i_20_n_0 ),
        .I2(\ctrl[ir_funct12] ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\execute_engine_reg[ir_n_0_][27] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\csr[rdata][31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFBEAEB)) 
    \csr[rdata][31]_i_2 
       (.I0(\csr[rdata][31]_i_5_n_0 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\execute_engine_reg[ir_n_0_][25] ),
        .I5(\csr[rdata][31]_i_6_n_0 ),
        .O(\csr[rdata][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \csr[rdata][31]_i_20 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(Q[7]),
        .O(\csr[rdata][31]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \csr[rdata][31]_i_3 
       (.I0(\csr[rdata][11]_i_3_n_0 ),
        .I1(\csr[rdata][30]_i_4_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FFFFFFFF)) 
    \csr[rdata][31]_i_4 
       (.I0(\csr[rdata][31]_i_8_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr_reg[mie_firq_n_0_][15] ),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .I4(\csr[rdata][31]_i_10_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFEFEFEFE)) 
    \csr[rdata][31]_i_5 
       (.I0(\csr[rdata][31]_i_11_n_0 ),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\csr[tdata2][31]_i_4_n_0 ),
        .I3(\csr[rdata][31]_i_6_n_0 ),
        .I4(\execute_engine_reg[ir_n_0_][25] ),
        .I5(Q[6]),
        .O(\csr[rdata][31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \csr[rdata][31]_i_6 
       (.I0(Q[4]),
        .I1(Q[7]),
        .O(\csr[rdata][31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFFFEFEFFFE)) 
    \csr[rdata][31]_i_7 
       (.I0(\csr[rdata][31]_i_13_n_0 ),
        .I1(\csr[rdata][31]_i_14_n_0 ),
        .I2(\csr[rdata][31]_i_15_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][25] ),
        .I4(Q[4]),
        .I5(Q[7]),
        .O(\csr[rdata][31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][31]_i_8 
       (.I0(\csr_reg[mtvec_n_0_][31] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[31]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [31]),
        .O(\csr[rdata][31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \csr[rdata][31]_i_9 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000822088808AA08)) 
    \csr[rdata][3]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][29]_i_4_n_0 ),
        .I2(\csr[rdata][3]_i_2_n_0 ),
        .I3(\csr[rdata][30]_i_4_n_0 ),
        .I4(\csr[rdata][3]_i_3_n_0 ),
        .I5(\csr[rdata][3]_i_4_n_0 ),
        .O(\csr[rdata][3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \csr[rdata][3]_i_2 
       (.I0(\csr_reg[dscratch0] [3]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr_reg[tdata2] [3]),
        .O(\csr[rdata][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h7F70)) 
    \csr[rdata][3]_i_3 
       (.I0(\csr_reg[dpc] [3]),
        .I1(\csr[rdata][30]_i_5_n_0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr[rdata][3]_i_5_n_0 ),
        .O(\csr[rdata][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00070077FF77FF77)) 
    \csr[rdata][3]_i_4 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mie_msi]__0 ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][11]_i_3_n_0 ),
        .I4(\csr_reg[mstatus_mie]__0 ),
        .I5(\csr[rdata][3]_i_6_n_0 ),
        .O(\csr[rdata][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \csr[rdata][3]_i_5 
       (.I0(\csr_reg[mtval] [3]),
        .I1(data5[3]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[mtinst] [3]),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\trap_ctrl_reg[irq_pnd_n_0_][0] ),
        .O(\csr[rdata][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00AAF0CCFFAAFFFF)) 
    \csr[rdata][3]_i_6 
       (.I0(p_2_in__0[3]),
        .I1(\csr_reg[mscratch] [3]),
        .I2(\csr_reg[mtvec_n_0_][3] ),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AA88888888)) 
    \csr[rdata][4]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][4]_i_2_n_0 ),
        .I2(\csr[rdata][4]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][4]_i_4_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][4]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [4]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [4]),
        .O(\csr[rdata][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A0A80008A0080)) 
    \csr[rdata][4]_i_3 
       (.I0(\csr[rdata][14]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][4] ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [4]),
        .I5(p_2_in__0[4]),
        .O(\csr[rdata][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFC44FC7730333033)) 
    \csr[rdata][4]_i_4 
       (.I0(\csr_reg[dpc] [4]),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr[rdata][4]_i_5_n_0 ),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[mtinst] [4]),
        .I5(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \csr[rdata][4]_i_5 
       (.I0(\csr_reg[mtval] [4]),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .I2(data5[4]),
        .O(\csr[rdata][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA02AA02AA02)) 
    \csr[rdata][5]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][5]_i_2_n_0 ),
        .I2(\csr[rdata][29]_i_4_n_0 ),
        .I3(\csr[rdata][5]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_3_n_0 ),
        .I5(\csr[rdata][5]_i_4_n_0 ),
        .O(\csr[rdata][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FF53FFFFFF53FF)) 
    \csr[rdata][5]_i_2 
       (.I0(\csr_reg[mtval] [5]),
        .I1(\csr_reg[mtinst] [5]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[dpc] [5]),
        .O(\csr[rdata][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0AA800A80A080008)) 
    \csr[rdata][5]_i_3 
       (.I0(\csr[rdata][14]_i_5_n_0 ),
        .I1(\csr_reg[mscratch] [5]),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[mtvec_n_0_][5] ),
        .I5(p_2_in__0[5]),
        .O(\csr[rdata][5]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][5]_i_4 
       (.I0(\csr_reg[dscratch0] [5]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr_reg[tdata2] [5]),
        .O(\csr[rdata][5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA888A)) 
    \csr[rdata][6]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][6]_i_2_n_0 ),
        .I2(\csr[rdata][6]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][6]_i_4_n_0 ),
        .O(\csr[rdata][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1100111011000010)) 
    \csr[rdata][6]_i_2 
       (.I0(\csr[rdata][30]_i_4_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr_reg[tdata2] [6]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\csr_reg[dscratch0] [6]),
        .O(\csr[rdata][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCF44CF77FF77FF77)) 
    \csr[rdata][6]_i_3 
       (.I0(\csr[rdata][6]_i_5_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr_reg[mtval] [6]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[mtinst] [6]),
        .I5(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A0A80008A0080)) 
    \csr[rdata][6]_i_4 
       (.I0(\csr[rdata][14]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][6] ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [6]),
        .I5(p_2_in__0[6]),
        .O(\csr[rdata][6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][6]_i_5 
       (.I0(\csr_reg[dpc] [6]),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .I2(\csr_reg[dcsr_cause] [0]),
        .O(\csr[rdata][6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88800080AAAAAAAA)) 
    \csr[rdata][7]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][31]_i_3_n_0 ),
        .I2(\csr_reg[tdata2] [7]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[dscratch0] [7]),
        .I5(\csr[rdata][7]_i_2_n_0 ),
        .O(\csr[rdata][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD5D555D5)) 
    \csr[rdata][7]_i_2 
       (.I0(\csr[rdata][30]_i_4_n_0 ),
        .I1(\csr[rdata][7]_i_3_n_0 ),
        .I2(\csr[rdata][29]_i_4_n_0 ),
        .I3(\csr_reg[mie_mti]__0 ),
        .I4(\csr[rdata][7]_i_4_n_0 ),
        .I5(\csr[rdata][7]_i_5_n_0 ),
        .O(\csr[rdata][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB0F0F00FFFFFF)) 
    \csr[rdata][7]_i_3 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][7] ),
        .I2(\csr[rdata][7]_i_6_n_0 ),
        .I3(\csr_reg[mstatus_mpie]__0 ),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \csr[rdata][7]_i_4 
       (.I0(\csr[rdata][11]_i_3_n_0 ),
        .I1(\csr[rdata][30]_i_5_n_0 ),
        .O(\csr[rdata][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000220AAAAA)) 
    \csr[rdata][7]_i_5 
       (.I0(\csr[rdata][7]_i_7_n_0 ),
        .I1(\csr_reg[dpc] [7]),
        .I2(\csr_reg[dcsr_cause] [1]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][7]_i_8_n_0 ),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][7]_i_6 
       (.I0(p_2_in__0[7]),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .I2(\csr_reg[mscratch] [7]),
        .O(\csr[rdata][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFABFBFFFFABFB)) 
    \csr[rdata][7]_i_7 
       (.I0(\csr[rdata][11]_i_3_n_0 ),
        .I1(p_3_in39_in),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr_reg[mtinst] [7]),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr_reg[mtval] [7]),
        .O(\csr[rdata][7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[rdata][7]_i_8 
       (.I0(\csr[rdata][11]_i_3_n_0 ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .O(\csr[rdata][7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h08AA)) 
    \csr[rdata][8]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][8]_i_2_n_0 ),
        .I2(\csr[rdata][8]_i_3_n_0 ),
        .I3(\csr[rdata][8]_i_4_n_0 ),
        .O(\csr[rdata][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAE00A400)) 
    \csr[rdata][8]_i_2 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr_reg[dcsr_cause] [2]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][11]_i_3_n_0 ),
        .I4(\csr_reg[dpc] [8]),
        .I5(\csr[rdata][8]_i_5_n_0 ),
        .O(\csr[rdata][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55041100FFFFFFFF)) 
    \csr[rdata][8]_i_3 
       (.I0(\csr[rdata][29]_i_7_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr_reg[mscratch] [8]),
        .I3(\csr[rdata][8]_i_6_n_0 ),
        .I4(\csr[rdata][8]_i_7_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \csr[rdata][8]_i_4 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [8]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [8]),
        .O(\csr[rdata][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h33333333BF33B333)) 
    \csr[rdata][8]_i_5 
       (.I0(\csr_reg[mtval] [8]),
        .I1(\csr[rdata][29]_i_7_n_0 ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mtinst] [8]),
        .I5(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \csr[rdata][8]_i_6 
       (.I0(\csr[rdata][31]_i_2_n_0 ),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \csr[rdata][8]_i_7 
       (.I0(\csr_reg[mtvec_n_0_][8] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(p_2_in__0[8]),
        .O(\csr[rdata][8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA888A)) 
    \csr[rdata][9]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][9]_i_2_n_0 ),
        .I2(\csr[rdata][9]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][9]_i_4_n_0 ),
        .O(\csr[rdata][9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][9]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [9]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [9]),
        .O(\csr[rdata][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][9]_i_3 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [9]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [9]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [9]),
        .O(\csr[rdata][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A008A0A800080)) 
    \csr[rdata][9]_i_4 
       (.I0(\csr[rdata][14]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][9] ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(p_2_in__0[9]),
        .I5(\csr_reg[mscratch] [9]),
        .O(\csr[rdata][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC04CC844CC0000C0)) 
    \csr[re]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][5] ),
        .I1(\csr[re]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][3] ),
        .I5(\execute_engine_reg[ir_n_0_][6] ),
        .O(\csr[re_nxt] ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \csr[re]_i_2 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .O(\csr[re]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[tdata1_action]_i_1 
       (.I0(\csr[mtvec][12]_i_1_n_0 ),
        .I1(\csr[tdata1_execute]_i_2_n_0 ),
        .I2(\csr[tdata1_rd] [12]),
        .O(\csr[tdata1_action]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \csr[tdata1_dmode]_i_1 
       (.I0(\csr[mtvec][27]_i_1_n_0 ),
        .I1(\csr[tdata1_dmode]_i_2_n_0 ),
        .I2(\csr[tdata1_dmode]_i_3_n_0 ),
        .I3(cpu_debug),
        .I4(\csr[tdata1_dmode]_i_4_n_0 ),
        .I5(\csr[tdata1_rd] [27]),
        .O(\csr[tdata1_dmode]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \csr[tdata1_dmode]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(Q[6]),
        .I2(\execute_engine_reg[ir_n_0_][28] ),
        .I3(\execute_engine_reg[ir_n_0_][29] ),
        .I4(\csr[tdata2][31]_i_3_n_0 ),
        .O(\csr[tdata1_dmode]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hCE)) 
    \csr[tdata1_dmode]_i_3 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[tdata1_dmode]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \csr[tdata1_dmode]_i_4 
       (.I0(\csr_reg[we_n_0_] ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(\csr[tdata1_dmode]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[tdata1_execute]_i_1 
       (.I0(\csr[tdata2][2]_i_1_n_0 ),
        .I1(\csr[tdata1_execute]_i_2_n_0 ),
        .I2(\csr[tdata1_rd] [2]),
        .O(\csr[tdata1_execute]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00002022)) 
    \csr[tdata1_execute]_i_2 
       (.I0(\csr[tdata1_dmode]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(cpu_debug),
        .I3(\csr[tdata1_rd] [27]),
        .I4(\csr[tdata1_dmode]_i_4_n_0 ),
        .O(\csr[tdata1_execute]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[tdata2][1]_i_1 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [1]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(DOADO[1]),
        .I4(Q[1]),
        .I5(\csr_reg[rdata][31]_0 [1]),
        .O(\csr[tdata2][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[tdata2][2]_i_1 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [2]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(DOADO[2]),
        .I4(Q[1]),
        .I5(\csr_reg[rdata][31]_0 [2]),
        .O(\csr[tdata2][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08000808)) 
    \csr[tdata2][31]_i_1 
       (.I0(\csr[tdata2][31]_i_2_n_0 ),
        .I1(\FSM_sequential_execute_engine[state][2]_i_3_n_0 ),
        .I2(\csr[tdata2][31]_i_3_n_0 ),
        .I3(cpu_debug),
        .I4(\csr[tdata1_rd] [27]),
        .O(\csr[tdata2][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \csr[tdata2][31]_i_2 
       (.I0(Q[6]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[7]),
        .I3(\csr[tdata2][31]_i_4_n_0 ),
        .I4(\csr_reg[we_n_0_] ),
        .I5(\execute_engine_reg[ir_n_0_][29] ),
        .O(\csr[tdata2][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \csr[tdata2][31]_i_3 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][27] ),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .O(\csr[tdata2][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \csr[tdata2][31]_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(\execute_engine_reg[ir_n_0_][28] ),
        .O(\csr[tdata2][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[tdata2][4]_i_1 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [4]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(DOADO[4]),
        .I4(Q[1]),
        .I5(\csr_reg[rdata][31]_0 [4]),
        .O(\csr[tdata2][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[tdata2][5]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[5]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [5]),
        .O(\csr[tdata2][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[tdata2][6]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[6]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [6]),
        .O(\csr[tdata2][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \csr[we]_i_1 
       (.I0(\csr[we]_i_2_n_0 ),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\csr[we]_i_3_n_0 ),
        .O(\csr_reg[we]0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \csr[we]_i_2 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(\ctrl[rf_rs1] [3]),
        .I2(\ctrl[rf_rs1] [4]),
        .I3(\ctrl[rf_rs1] [0]),
        .I4(\ctrl[rf_rs1] [1]),
        .I5(\csr_reg[we]_0 ),
        .O(\csr[we]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \csr[we]_i_3 
       (.I0(\execute_engine_reg[ir][14]_rep_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\csr[we]_i_3_n_0 ));
  FDCE \csr_reg[dcsr_cause][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[dcsr_cause][0]_i_1_n_0 ),
        .Q(\csr_reg[dcsr_cause] [0]));
  FDCE \csr_reg[dcsr_cause][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[dcsr_cause][1]_i_1_n_0 ),
        .Q(\csr_reg[dcsr_cause] [1]));
  FDCE \csr_reg[dcsr_cause][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[dcsr_cause][2]_i_1_n_0 ),
        .Q(\csr_reg[dcsr_cause] [2]));
  FDCE \csr_reg[dcsr_ebreakm] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[dcsr_ebreakm]_i_1_n_0 ),
        .Q(\csr_reg[dcsr_ebreakm]__0 ));
  FDPE \csr_reg[dcsr_prv] 
       (.C(clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rstn_sys),
        .Q(\csr_reg[dcsr_prv]__0 ));
  FDCE \csr_reg[dcsr_step] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[dcsr_step]_i_1_n_0 ),
        .Q(\csr_reg[dcsr_step]__0 ));
  FDCE \csr_reg[dpc][10] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [10]),
        .Q(\csr_reg[dpc] [10]));
  FDCE \csr_reg[dpc][11] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [11]),
        .Q(\csr_reg[dpc] [11]));
  FDCE \csr_reg[dpc][12] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [12]),
        .Q(\csr_reg[dpc] [12]));
  FDCE \csr_reg[dpc][13] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [13]),
        .Q(\csr_reg[dpc] [13]));
  FDPE \csr_reg[dpc][14] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .D(\csr[dpc] [14]),
        .PRE(rstn_sys),
        .Q(\csr_reg[dpc] [14]));
  FDPE \csr_reg[dpc][15] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .D(\csr[dpc] [15]),
        .PRE(rstn_sys),
        .Q(\csr_reg[dpc] [15]));
  FDPE \csr_reg[dpc][16] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .D(\csr[dpc] [16]),
        .PRE(rstn_sys),
        .Q(\csr_reg[dpc] [16]));
  FDPE \csr_reg[dpc][17] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .D(\csr[dpc] [17]),
        .PRE(rstn_sys),
        .Q(\csr_reg[dpc] [17]));
  FDPE \csr_reg[dpc][18] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .D(\csr[dpc] [18]),
        .PRE(rstn_sys),
        .Q(\csr_reg[dpc] [18]));
  FDPE \csr_reg[dpc][19] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .D(\csr[dpc] [19]),
        .PRE(rstn_sys),
        .Q(\csr_reg[dpc] [19]));
  FDCE \csr_reg[dpc][1] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [1]),
        .Q(\csr_reg[dpc] [1]));
  FDPE \csr_reg[dpc][20] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .D(\csr[dpc] [20]),
        .PRE(rstn_sys),
        .Q(\csr_reg[dpc] [20]));
  FDPE \csr_reg[dpc][21] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .D(\csr[dpc] [21]),
        .PRE(rstn_sys),
        .Q(\csr_reg[dpc] [21]));
  FDPE \csr_reg[dpc][22] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .D(\csr[dpc] [22]),
        .PRE(rstn_sys),
        .Q(\csr_reg[dpc] [22]));
  FDPE \csr_reg[dpc][23] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .D(\csr[dpc] [23]),
        .PRE(rstn_sys),
        .Q(\csr_reg[dpc] [23]));
  FDPE \csr_reg[dpc][24] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .D(\csr[dpc] [24]),
        .PRE(rstn_sys),
        .Q(\csr_reg[dpc] [24]));
  FDPE \csr_reg[dpc][25] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .D(\csr[dpc] [25]),
        .PRE(rstn_sys),
        .Q(\csr_reg[dpc] [25]));
  FDPE \csr_reg[dpc][26] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .D(\csr[dpc] [26]),
        .PRE(rstn_sys),
        .Q(\csr_reg[dpc] [26]));
  FDPE \csr_reg[dpc][27] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .D(\csr[dpc] [27]),
        .PRE(rstn_sys),
        .Q(\csr_reg[dpc] [27]));
  FDPE \csr_reg[dpc][28] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .D(\csr[dpc] [28]),
        .PRE(rstn_sys),
        .Q(\csr_reg[dpc] [28]));
  FDPE \csr_reg[dpc][29] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .D(\csr[dpc] [29]),
        .PRE(rstn_sys),
        .Q(\csr_reg[dpc] [29]));
  FDCE \csr_reg[dpc][2] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [2]),
        .Q(\csr_reg[dpc] [2]));
  FDPE \csr_reg[dpc][30] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .D(\csr[dpc] [30]),
        .PRE(rstn_sys),
        .Q(\csr_reg[dpc] [30]));
  FDPE \csr_reg[dpc][31] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .D(\csr[dpc] [31]),
        .PRE(rstn_sys),
        .Q(\csr_reg[dpc] [31]));
  FDCE \csr_reg[dpc][3] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [3]),
        .Q(\csr_reg[dpc] [3]));
  FDCE \csr_reg[dpc][4] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [4]),
        .Q(\csr_reg[dpc] [4]));
  FDCE \csr_reg[dpc][5] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [5]),
        .Q(\csr_reg[dpc] [5]));
  FDCE \csr_reg[dpc][6] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [6]),
        .Q(\csr_reg[dpc] [6]));
  FDCE \csr_reg[dpc][7] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [7]),
        .Q(\csr_reg[dpc] [7]));
  FDCE \csr_reg[dpc][8] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [8]),
        .Q(\csr_reg[dpc] [8]));
  FDCE \csr_reg[dpc][9] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [9]),
        .Q(\csr_reg[dpc] [9]));
  FDCE \csr_reg[dscratch0][0] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mscratch][0]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [0]));
  FDCE \csr_reg[dscratch0][10] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][10]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [10]));
  FDCE \csr_reg[dscratch0][11] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][11]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [11]));
  FDCE \csr_reg[dscratch0][12] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][12]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [12]));
  FDCE \csr_reg[dscratch0][13] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][13]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [13]));
  FDCE \csr_reg[dscratch0][14] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][14]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [14]));
  FDCE \csr_reg[dscratch0][15] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][15]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [15]));
  FDCE \csr_reg[dscratch0][16] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][16]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [16]));
  FDCE \csr_reg[dscratch0][17] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][17]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [17]));
  FDCE \csr_reg[dscratch0][18] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][18]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [18]));
  FDCE \csr_reg[dscratch0][19] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][19]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [19]));
  FDCE \csr_reg[dscratch0][1] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][1]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [1]));
  FDCE \csr_reg[dscratch0][20] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][20]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [20]));
  FDCE \csr_reg[dscratch0][21] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][21]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [21]));
  FDCE \csr_reg[dscratch0][22] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][22]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [22]));
  FDCE \csr_reg[dscratch0][23] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][23]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [23]));
  FDCE \csr_reg[dscratch0][24] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][24]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [24]));
  FDCE \csr_reg[dscratch0][25] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][25]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [25]));
  FDCE \csr_reg[dscratch0][26] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][26]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [26]));
  FDCE \csr_reg[dscratch0][27] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][27]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [27]));
  FDCE \csr_reg[dscratch0][28] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][28]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [28]));
  FDCE \csr_reg[dscratch0][29] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][29]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [29]));
  FDCE \csr_reg[dscratch0][2] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][2]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [2]));
  FDCE \csr_reg[dscratch0][30] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][30]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [30]));
  FDCE \csr_reg[dscratch0][31] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][31]_i_2_n_0 ),
        .Q(\csr_reg[dscratch0] [31]));
  FDCE \csr_reg[dscratch0][3] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_msi]_i_2_n_0 ),
        .Q(\csr_reg[dscratch0] [3]));
  FDCE \csr_reg[dscratch0][4] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][4]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [4]));
  FDCE \csr_reg[dscratch0][5] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][5]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [5]));
  FDCE \csr_reg[dscratch0][6] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][6]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [6]));
  FDCE \csr_reg[dscratch0][7] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][7]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [7]));
  FDCE \csr_reg[dscratch0][8] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][8]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [8]));
  FDCE \csr_reg[dscratch0][9] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][9]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [9]));
  FDCE \csr_reg[mcause][0] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][0]_i_1_n_0 ),
        .Q(data5[0]));
  FDCE \csr_reg[mcause][1] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][1]_i_1_n_0 ),
        .Q(data5[1]));
  FDCE \csr_reg[mcause][2] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][2]_i_1_n_0 ),
        .Q(data5[2]));
  FDCE \csr_reg[mcause][3] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][3]_i_1_n_0 ),
        .Q(data5[3]));
  FDCE \csr_reg[mcause][4] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][4]_i_1_n_0 ),
        .Q(data5[4]));
  FDCE \csr_reg[mcause][5] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][5]_i_2_n_0 ),
        .Q(data5[31]));
  FDCE \csr_reg[mepc][10] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [10]),
        .Q(p_2_in__0[10]));
  FDCE \csr_reg[mepc][11] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [11]),
        .Q(p_2_in__0[11]));
  FDCE \csr_reg[mepc][12] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [12]),
        .Q(p_2_in__0[12]));
  FDCE \csr_reg[mepc][13] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [13]),
        .Q(p_2_in__0[13]));
  FDPE \csr_reg[mepc][14] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .D(\csr[dpc] [14]),
        .PRE(rstn_sys),
        .Q(p_2_in__0[14]));
  FDPE \csr_reg[mepc][15] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .D(\csr[dpc] [15]),
        .PRE(rstn_sys),
        .Q(p_2_in__0[15]));
  FDPE \csr_reg[mepc][16] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .D(\csr[dpc] [16]),
        .PRE(rstn_sys),
        .Q(p_2_in__0[16]));
  FDPE \csr_reg[mepc][17] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .D(\csr[dpc] [17]),
        .PRE(rstn_sys),
        .Q(p_2_in__0[17]));
  FDPE \csr_reg[mepc][18] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .D(\csr[dpc] [18]),
        .PRE(rstn_sys),
        .Q(p_2_in__0[18]));
  FDPE \csr_reg[mepc][19] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .D(\csr[dpc] [19]),
        .PRE(rstn_sys),
        .Q(p_2_in__0[19]));
  FDCE \csr_reg[mepc][1] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [1]),
        .Q(p_2_in__0[1]));
  FDPE \csr_reg[mepc][20] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .D(\csr[dpc] [20]),
        .PRE(rstn_sys),
        .Q(p_2_in__0[20]));
  FDPE \csr_reg[mepc][21] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .D(\csr[dpc] [21]),
        .PRE(rstn_sys),
        .Q(p_2_in__0[21]));
  FDPE \csr_reg[mepc][22] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .D(\csr[dpc] [22]),
        .PRE(rstn_sys),
        .Q(p_2_in__0[22]));
  FDPE \csr_reg[mepc][23] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .D(\csr[dpc] [23]),
        .PRE(rstn_sys),
        .Q(p_2_in__0[23]));
  FDPE \csr_reg[mepc][24] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .D(\csr[dpc] [24]),
        .PRE(rstn_sys),
        .Q(p_2_in__0[24]));
  FDPE \csr_reg[mepc][25] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .D(\csr[dpc] [25]),
        .PRE(rstn_sys),
        .Q(p_2_in__0[25]));
  FDPE \csr_reg[mepc][26] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .D(\csr[dpc] [26]),
        .PRE(rstn_sys),
        .Q(p_2_in__0[26]));
  FDPE \csr_reg[mepc][27] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .D(\csr[dpc] [27]),
        .PRE(rstn_sys),
        .Q(p_2_in__0[27]));
  FDPE \csr_reg[mepc][28] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .D(\csr[dpc] [28]),
        .PRE(rstn_sys),
        .Q(p_2_in__0[28]));
  FDPE \csr_reg[mepc][29] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .D(\csr[dpc] [29]),
        .PRE(rstn_sys),
        .Q(p_2_in__0[29]));
  FDCE \csr_reg[mepc][2] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [2]),
        .Q(p_2_in__0[2]));
  FDPE \csr_reg[mepc][30] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .D(\csr[dpc] [30]),
        .PRE(rstn_sys),
        .Q(p_2_in__0[30]));
  FDPE \csr_reg[mepc][31] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .D(\csr[dpc] [31]),
        .PRE(rstn_sys),
        .Q(p_2_in__0[31]));
  FDCE \csr_reg[mepc][3] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [3]),
        .Q(p_2_in__0[3]));
  FDCE \csr_reg[mepc][4] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [4]),
        .Q(p_2_in__0[4]));
  FDCE \csr_reg[mepc][5] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [5]),
        .Q(p_2_in__0[5]));
  FDCE \csr_reg[mepc][6] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [6]),
        .Q(p_2_in__0[6]));
  FDCE \csr_reg[mepc][7] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [7]),
        .Q(p_2_in__0[7]));
  FDCE \csr_reg[mepc][8] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [8]),
        .Q(p_2_in__0[8]));
  FDCE \csr_reg[mepc][9] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [9]),
        .Q(p_2_in__0[9]));
  FDCE \csr_reg[mie_firq][0] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][16]_i_1_n_0 ),
        .Q(\csr_reg[mie_firq_n_0_][0] ));
  FDCE \csr_reg[mie_firq][10] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][26]_i_1_n_0 ),
        .Q(p_37_in));
  FDCE \csr_reg[mie_firq][11] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][27]_i_1_n_0 ),
        .Q(p_40_in));
  FDCE \csr_reg[mie_firq][12] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][28]_i_1_n_0 ),
        .Q(p_43_in));
  FDCE \csr_reg[mie_firq][13] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][29]_i_1_n_0 ),
        .Q(p_46_in));
  FDCE \csr_reg[mie_firq][14] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][30]_i_1_n_0 ),
        .Q(p_49_in));
  FDCE \csr_reg[mie_firq][15] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][31]_i_2_n_0 ),
        .Q(\csr_reg[mie_firq_n_0_][15] ));
  FDCE \csr_reg[mie_firq][1] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][17]_i_1_n_0 ),
        .Q(p_10_in51_in));
  FDCE \csr_reg[mie_firq][2] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][18]_i_1_n_0 ),
        .Q(p_13_in55_in));
  FDCE \csr_reg[mie_firq][3] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][19]_i_1_n_0 ),
        .Q(p_16_in60_in));
  FDCE \csr_reg[mie_firq][4] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][20]_i_1_n_0 ),
        .Q(p_19_in64_in));
  FDCE \csr_reg[mie_firq][5] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][21]_i_1_n_0 ),
        .Q(p_22_in));
  FDCE \csr_reg[mie_firq][6] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][22]_i_1_n_0 ),
        .Q(p_25_in70_in));
  FDCE \csr_reg[mie_firq][7] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][23]_i_1_n_0 ),
        .Q(p_28_in));
  FDCE \csr_reg[mie_firq][8] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][24]_i_1_n_0 ),
        .Q(p_31_in));
  FDCE \csr_reg[mie_firq][9] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][25]_i_1_n_0 ),
        .Q(p_34_in));
  FDCE \csr_reg[mie_mei] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][11]_i_1_n_0 ),
        .Q(\csr_reg[mie_mei]__0 ));
  FDCE \csr_reg[mie_msi] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_msi]_i_2_n_0 ),
        .Q(\csr_reg[mie_msi]__0 ));
  FDCE \csr_reg[mie_mti] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][7]_i_1_n_0 ),
        .Q(\csr_reg[mie_mti]__0 ));
  FDCE \csr_reg[mscratch][0] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mscratch][0]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [0]));
  FDPE \csr_reg[mscratch][10] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][10]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [10]));
  FDCE \csr_reg[mscratch][11] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][11]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [11]));
  FDCE \csr_reg[mscratch][12] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][12]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [12]));
  FDCE \csr_reg[mscratch][13] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][13]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [13]));
  FDCE \csr_reg[mscratch][14] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][14]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [14]));
  FDCE \csr_reg[mscratch][15] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][15]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [15]));
  FDCE \csr_reg[mscratch][16] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][16]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [16]));
  FDCE \csr_reg[mscratch][17] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][17]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [17]));
  FDCE \csr_reg[mscratch][18] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][18]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [18]));
  FDPE \csr_reg[mscratch][19] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][19]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [19]));
  FDCE \csr_reg[mscratch][1] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][1]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [1]));
  FDCE \csr_reg[mscratch][20] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][20]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [20]));
  FDCE \csr_reg[mscratch][21] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][21]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [21]));
  FDCE \csr_reg[mscratch][22] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][22]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [22]));
  FDPE \csr_reg[mscratch][23] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][23]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [23]));
  FDPE \csr_reg[mscratch][24] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][24]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [24]));
  FDCE \csr_reg[mscratch][25] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][25]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [25]));
  FDCE \csr_reg[mscratch][26] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][26]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [26]));
  FDPE \csr_reg[mscratch][27] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][27]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [27]));
  FDPE \csr_reg[mscratch][28] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][28]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [28]));
  FDCE \csr_reg[mscratch][29] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][29]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [29]));
  FDPE \csr_reg[mscratch][2] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[tdata2][2]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [2]));
  FDCE \csr_reg[mscratch][30] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][30]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [30]));
  FDCE \csr_reg[mscratch][31] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][31]_i_2_n_0 ),
        .Q(\csr_reg[mscratch] [31]));
  FDCE \csr_reg[mscratch][3] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_msi]_i_2_n_0 ),
        .Q(\csr_reg[mscratch] [3]));
  FDCE \csr_reg[mscratch][4] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][4]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [4]));
  FDCE \csr_reg[mscratch][5] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][5]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [5]));
  FDCE \csr_reg[mscratch][6] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][6]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [6]));
  FDCE \csr_reg[mscratch][7] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][7]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [7]));
  FDPE \csr_reg[mscratch][8] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][8]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [8]));
  FDPE \csr_reg[mscratch][9] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][9]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [9]));
  FDCE \csr_reg[mstatus_mie] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mstatus_mie]_i_1_n_0 ),
        .Q(\csr_reg[mstatus_mie]__0 ));
  FDCE \csr_reg[mstatus_mpie] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mstatus_mpie]_i_1_n_0 ),
        .Q(\csr_reg[mstatus_mpie]__0 ));
  FDCE \csr_reg[mtinst][0] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][0]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [0]));
  FDCE \csr_reg[mtinst][10] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][10]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [10]));
  FDCE \csr_reg[mtinst][11] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][11]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [11]));
  FDCE \csr_reg[mtinst][12] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][12]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [12]));
  FDCE \csr_reg[mtinst][13] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][13]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [13]));
  FDCE \csr_reg[mtinst][14] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][14]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [14]));
  FDCE \csr_reg[mtinst][15] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][15]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [15]));
  FDCE \csr_reg[mtinst][16] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][16]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [16]));
  FDCE \csr_reg[mtinst][17] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][17]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [17]));
  FDCE \csr_reg[mtinst][18] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][18]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [18]));
  FDCE \csr_reg[mtinst][19] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][19]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [19]));
  FDCE \csr_reg[mtinst][1] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][1]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [1]));
  FDCE \csr_reg[mtinst][20] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][20]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [20]));
  FDCE \csr_reg[mtinst][21] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][21]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [21]));
  FDCE \csr_reg[mtinst][22] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][22]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [22]));
  FDCE \csr_reg[mtinst][23] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][23]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [23]));
  FDCE \csr_reg[mtinst][24] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][24]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [24]));
  FDCE \csr_reg[mtinst][25] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][25]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [25]));
  FDCE \csr_reg[mtinst][26] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][26]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [26]));
  FDCE \csr_reg[mtinst][27] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][27]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [27]));
  FDCE \csr_reg[mtinst][28] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][28]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [28]));
  FDCE \csr_reg[mtinst][29] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][29]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [29]));
  FDCE \csr_reg[mtinst][2] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][2]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [2]));
  FDCE \csr_reg[mtinst][30] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][30]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [30]));
  FDCE \csr_reg[mtinst][31] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][31]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [31]));
  FDCE \csr_reg[mtinst][3] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][3]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [3]));
  FDCE \csr_reg[mtinst][4] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][4]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [4]));
  FDCE \csr_reg[mtinst][5] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][5]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [5]));
  FDCE \csr_reg[mtinst][6] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][6]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [6]));
  FDCE \csr_reg[mtinst][7] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][7]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [7]));
  FDCE \csr_reg[mtinst][8] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][8]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [8]));
  FDCE \csr_reg[mtinst][9] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][9]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [9]));
  FDCE \csr_reg[mtval][0] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][0]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [0]));
  FDCE \csr_reg[mtval][10] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][10]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [10]));
  FDCE \csr_reg[mtval][11] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][11]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [11]));
  FDCE \csr_reg[mtval][12] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][12]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [12]));
  FDCE \csr_reg[mtval][13] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][13]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [13]));
  FDCE \csr_reg[mtval][14] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][14]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [14]));
  FDCE \csr_reg[mtval][15] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][15]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [15]));
  FDCE \csr_reg[mtval][16] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][16]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [16]));
  FDCE \csr_reg[mtval][17] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][17]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [17]));
  FDCE \csr_reg[mtval][18] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][18]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [18]));
  FDCE \csr_reg[mtval][19] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][19]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [19]));
  FDCE \csr_reg[mtval][1] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][1]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [1]));
  FDCE \csr_reg[mtval][20] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][20]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [20]));
  FDCE \csr_reg[mtval][21] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][21]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [21]));
  FDCE \csr_reg[mtval][22] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][22]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [22]));
  FDCE \csr_reg[mtval][23] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][23]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [23]));
  FDCE \csr_reg[mtval][24] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][24]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [24]));
  FDCE \csr_reg[mtval][25] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][25]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [25]));
  FDCE \csr_reg[mtval][26] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][26]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [26]));
  FDCE \csr_reg[mtval][27] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][27]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [27]));
  FDCE \csr_reg[mtval][28] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][28]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [28]));
  FDCE \csr_reg[mtval][29] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][29]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [29]));
  FDCE \csr_reg[mtval][2] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][2]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [2]));
  FDCE \csr_reg[mtval][30] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][30]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [30]));
  FDCE \csr_reg[mtval][31] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][31]_i_2_n_0 ),
        .Q(\csr_reg[mtval] [31]));
  FDCE \csr_reg[mtval][3] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][3]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [3]));
  FDCE \csr_reg[mtval][4] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][4]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [4]));
  FDCE \csr_reg[mtval][5] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][5]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [5]));
  FDCE \csr_reg[mtval][6] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][6]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [6]));
  FDCE \csr_reg[mtval][7] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][7]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [7]));
  FDCE \csr_reg[mtval][8] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][8]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [8]));
  FDCE \csr_reg[mtval][9] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][9]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [9]));
  FDCE \csr_reg[mtvec][0] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][0]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][0] ));
  FDCE \csr_reg[mtvec][10] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][10]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][10] ));
  FDCE \csr_reg[mtvec][11] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][11]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][11] ));
  FDCE \csr_reg[mtvec][12] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][12]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][12] ));
  FDCE \csr_reg[mtvec][13] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][13]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][13] ));
  FDPE \csr_reg[mtvec][14] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .D(\csr[mtvec][14]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mtvec_n_0_][14] ));
  FDPE \csr_reg[mtvec][15] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .D(\csr[mtvec][15]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mtvec_n_0_][15] ));
  FDPE \csr_reg[mtvec][16] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .D(\csr[mtvec][16]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mtvec_n_0_][16] ));
  FDPE \csr_reg[mtvec][17] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .D(\csr[mtvec][17]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mtvec_n_0_][17] ));
  FDPE \csr_reg[mtvec][18] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .D(\csr[mtvec][18]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mtvec_n_0_][18] ));
  FDPE \csr_reg[mtvec][19] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .D(\csr[mtvec][19]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mtvec_n_0_][19] ));
  FDPE \csr_reg[mtvec][20] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .D(\csr[mtvec][20]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mtvec_n_0_][20] ));
  FDPE \csr_reg[mtvec][21] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .D(\csr[mtvec][21]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mtvec_n_0_][21] ));
  FDPE \csr_reg[mtvec][22] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .D(\csr[mtvec][22]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mtvec_n_0_][22] ));
  FDPE \csr_reg[mtvec][23] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .D(\csr[mtvec][23]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mtvec_n_0_][23] ));
  FDPE \csr_reg[mtvec][24] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .D(\csr[mtvec][24]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mtvec_n_0_][24] ));
  FDPE \csr_reg[mtvec][25] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .D(\csr[mtvec][25]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mtvec_n_0_][25] ));
  FDPE \csr_reg[mtvec][26] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .D(\csr[mtvec][26]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mtvec_n_0_][26] ));
  FDPE \csr_reg[mtvec][27] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .D(\csr[mtvec][27]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mtvec_n_0_][27] ));
  FDPE \csr_reg[mtvec][28] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .D(\csr[mtvec][28]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mtvec_n_0_][28] ));
  FDPE \csr_reg[mtvec][29] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .D(\csr[mtvec][29]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mtvec_n_0_][29] ));
  FDCE \csr_reg[mtvec][2] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][2]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][2] ));
  FDPE \csr_reg[mtvec][30] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .D(\csr[mtvec][30]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mtvec_n_0_][30] ));
  FDPE \csr_reg[mtvec][31] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .D(\csr[mtvec][31]_i_2_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mtvec_n_0_][31] ));
  FDCE \csr_reg[mtvec][3] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][3]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][3] ));
  FDCE \csr_reg[mtvec][4] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][4]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][4] ));
  FDCE \csr_reg[mtvec][5] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][5]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][5] ));
  FDCE \csr_reg[mtvec][6] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][6]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][6] ));
  FDCE \csr_reg[mtvec][7] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][7]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][7] ));
  FDCE \csr_reg[mtvec][8] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][8]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][8] ));
  FDCE \csr_reg[mtvec][9] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][9]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][9] ));
  FDCE \csr_reg[rdata][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][0]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [0]));
  FDCE \csr_reg[rdata][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][10]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [10]));
  FDCE \csr_reg[rdata][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][11]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [11]));
  MUXF7 \csr_reg[rdata][11]_i_2 
       (.I0(\csr[rdata][11]_i_6_n_0 ),
        .I1(\csr[rdata][11]_i_7_n_0 ),
        .O(\csr_reg[rdata][11]_i_2_n_0 ),
        .S(\csr[rdata][29]_i_4_n_0 ));
  FDCE \csr_reg[rdata][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][12]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [12]));
  FDCE \csr_reg[rdata][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][13]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [13]));
  FDCE \csr_reg[rdata][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][14]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [14]));
  FDCE \csr_reg[rdata][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][15]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [15]));
  FDCE \csr_reg[rdata][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][16]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [16]));
  FDCE \csr_reg[rdata][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][17]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [17]));
  FDCE \csr_reg[rdata][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][18]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [18]));
  FDCE \csr_reg[rdata][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][19]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [19]));
  FDCE \csr_reg[rdata][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][1]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [1]));
  FDCE \csr_reg[rdata][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][20]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [20]));
  FDCE \csr_reg[rdata][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][21]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [21]));
  FDCE \csr_reg[rdata][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][22]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [22]));
  FDCE \csr_reg[rdata][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][23]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [23]));
  FDCE \csr_reg[rdata][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][24]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [24]));
  FDCE \csr_reg[rdata][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][25]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [25]));
  FDCE \csr_reg[rdata][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][26]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [26]));
  FDCE \csr_reg[rdata][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][27]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [27]));
  FDCE \csr_reg[rdata][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][28]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [28]));
  FDCE \csr_reg[rdata][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][29]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [29]));
  FDCE \csr_reg[rdata][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][2]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [2]));
  MUXF7 \csr_reg[rdata][2]_i_3 
       (.I0(\csr[rdata][2]_i_4_n_0 ),
        .I1(\csr[rdata][2]_i_5_n_0 ),
        .O(\csr_reg[rdata][2]_i_3_n_0 ),
        .S(\csr[rdata][29]_i_4_n_0 ));
  FDCE \csr_reg[rdata][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][30]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [30]));
  FDCE \csr_reg[rdata][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][31]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [31]));
  FDCE \csr_reg[rdata][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][3]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [3]));
  FDCE \csr_reg[rdata][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][4]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [4]));
  FDCE \csr_reg[rdata][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][5]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [5]));
  FDCE \csr_reg[rdata][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][6]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [6]));
  FDCE \csr_reg[rdata][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][7]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [7]));
  FDCE \csr_reg[rdata][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][8]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [8]));
  FDCE \csr_reg[rdata][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][9]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [9]));
  FDCE \csr_reg[re] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[re_nxt] ),
        .Q(\csr_reg[re]__0 ));
  FDCE \csr_reg[tdata1_action] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[tdata1_action]_i_1_n_0 ),
        .Q(\csr[tdata1_rd] [12]));
  FDCE \csr_reg[tdata1_dmode] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[tdata1_dmode]_i_1_n_0 ),
        .Q(\csr[tdata1_rd] [27]));
  FDCE \csr_reg[tdata1_execute] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[tdata1_execute]_i_1_n_0 ),
        .Q(\csr[tdata1_rd] [2]));
  FDCE \csr_reg[tdata2][10] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][10]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [10]));
  FDCE \csr_reg[tdata2][11] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][11]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [11]));
  FDCE \csr_reg[tdata2][12] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][12]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [12]));
  FDCE \csr_reg[tdata2][13] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][13]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [13]));
  FDCE \csr_reg[tdata2][14] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][14]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [14]));
  FDCE \csr_reg[tdata2][15] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][15]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [15]));
  FDCE \csr_reg[tdata2][16] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][16]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [16]));
  FDCE \csr_reg[tdata2][17] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][17]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [17]));
  FDCE \csr_reg[tdata2][18] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][18]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [18]));
  FDCE \csr_reg[tdata2][19] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][19]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [19]));
  FDCE \csr_reg[tdata2][1] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][1]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [1]));
  FDCE \csr_reg[tdata2][20] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][20]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [20]));
  FDCE \csr_reg[tdata2][21] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][21]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [21]));
  FDCE \csr_reg[tdata2][22] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][22]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [22]));
  FDCE \csr_reg[tdata2][23] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][23]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [23]));
  FDCE \csr_reg[tdata2][24] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][24]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [24]));
  FDCE \csr_reg[tdata2][25] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][25]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [25]));
  FDCE \csr_reg[tdata2][26] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][26]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [26]));
  FDCE \csr_reg[tdata2][27] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][27]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [27]));
  FDCE \csr_reg[tdata2][28] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][28]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [28]));
  FDCE \csr_reg[tdata2][29] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][29]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [29]));
  FDCE \csr_reg[tdata2][2] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][2]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [2]));
  FDCE \csr_reg[tdata2][30] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][30]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [30]));
  FDCE \csr_reg[tdata2][31] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][31]_i_2_n_0 ),
        .Q(\csr_reg[tdata2] [31]));
  FDCE \csr_reg[tdata2][3] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_msi]_i_2_n_0 ),
        .Q(\csr_reg[tdata2] [3]));
  FDCE \csr_reg[tdata2][4] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][4]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [4]));
  FDCE \csr_reg[tdata2][5] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][5]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [5]));
  FDCE \csr_reg[tdata2][6] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][6]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [6]));
  FDCE \csr_reg[tdata2][7] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][7]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [7]));
  FDCE \csr_reg[tdata2][8] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][8]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [8]));
  FDCE \csr_reg[tdata2][9] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][9]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [9]));
  FDCE \csr_reg[we] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr_reg[we]0 ),
        .Q(\csr_reg[we_n_0_] ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \ctrl[alu_cp_trig][0]_i_1 
       (.I0(\ctrl[alu_cp_trig][0]_i_2_n_0 ),
        .I1(\ctrl[alu_cp_trig][1]_i_2_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\ctrl[alu_cp_trig][0]_i_3_n_0 ),
        .O(\ctrl_nxt[alu_cp_trig] [0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h4104)) 
    \ctrl[alu_cp_trig][0]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .O(\ctrl[alu_cp_trig][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFEFEFFFFFFFFF)) 
    \ctrl[alu_cp_trig][0]_i_3 
       (.I0(\execute_engine_reg[ir_n_0_][3] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .I5(\csr[re]_i_2_n_0 ),
        .O(\ctrl[alu_cp_trig][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008880000)) 
    \ctrl[alu_cp_trig][1]_i_1 
       (.I0(\ctrl[alu_cp_trig][1]_i_2_n_0 ),
        .I1(\csr[re]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\ctrl[alu_cp_trig][1]_i_3_n_0 ),
        .I5(\execute_engine_reg[ir_n_0_][3] ),
        .O(\ctrl_nxt[alu_cp_trig] [1]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \ctrl[alu_cp_trig][1]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(\execute_engine_reg[ir_n_0_][28] ),
        .I4(\ctrl[alu_cp_trig][1]_i_4_n_0 ),
        .I5(\ctrl[alu_cp_trig][1]_i_5_n_0 ),
        .O(\ctrl[alu_cp_trig][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ctrl[alu_cp_trig][1]_i_3 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .O(\ctrl[alu_cp_trig][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ctrl[alu_cp_trig][1]_i_4 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .O(\ctrl[alu_cp_trig][1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ctrl[alu_cp_trig][1]_i_5 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .O(\ctrl[alu_cp_trig][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00008AAAAAAA8AAA)) 
    \ctrl[alu_op][0]_i_1 
       (.I0(\ctrl[alu_op][2]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][5] ),
        .O(\ctrl_nxt[alu_op] [0]));
  LUT5 #(
    .INIT(32'hBBBAAAAA)) 
    \ctrl[alu_op][1]_i_1 
       (.I0(\monitor[cnt][9]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\ctrl[alu_op][2]_i_2_n_0 ),
        .O(\ctrl_nxt[alu_op] [1]));
  LUT6 #(
    .INIT(64'hFFF200F200000000)) 
    \ctrl[alu_op][2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .I4(\execute_engine_reg[ir_n_0_][5] ),
        .I5(\ctrl[alu_op][2]_i_2_n_0 ),
        .O(\ctrl_nxt[alu_op] [2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \ctrl[alu_op][2]_i_2 
       (.I0(\csr[re]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .O(\ctrl[alu_op][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h00108008)) 
    \ctrl[alu_opa_mux]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .O(\ctrl_nxt[alu_opa_mux] ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h404044A7)) 
    \ctrl[alu_opb_mux]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][6] ),
        .I4(\execute_engine_reg[ir_n_0_][3] ),
        .O(\ctrl_nxt[alu_opb_mux] ));
  LUT6 #(
    .INIT(64'h00000000A2222222)) 
    \ctrl[alu_sub]_i_1 
       (.I0(\ctrl[alu_op][2]_i_2_n_0 ),
        .I1(\ctrl[alu_sub]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][5] ),
        .I3(\ctrl[ir_funct12] ),
        .I4(\ctrl[alu_sub]_i_3_n_0 ),
        .I5(\execute_engine_reg[ir_n_0_][2] ),
        .O(\ctrl_nxt[alu_sub] ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ctrl[alu_sub]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\ctrl[alu_sub]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ctrl[alu_sub]_i_3 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\ctrl[alu_sub]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ctrl[alu_unsigned]_i_1 
       (.I0(Q[0]),
        .I1(\execute_engine_reg[ir_n_0_][4] ),
        .I2(Q[1]),
        .O(\ctrl_nxt[alu_unsigned] ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \ctrl[lsu_req]_i_1 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\ctrl_nxt[lsu_req] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \ctrl[rf_wb_en]_i_1 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[ir_n_0_][5] ),
        .I3(\ctrl[rf_wb_en]_i_2_n_0 ),
        .I4(\FSM_sequential_execute_engine[state][3]_i_4_n_0 ),
        .I5(\ctrl[rf_wb_en]_i_3_n_0 ),
        .O(\ctrl_nxt[rf_wb_en] ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ctrl[rf_wb_en]_i_2 
       (.I0(\execute_engine_reg[state] [1]),
        .I1(\execute_engine_reg[state] [0]),
        .O(\ctrl[rf_wb_en]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000EA00)) 
    \ctrl[rf_wb_en]_i_3 
       (.I0(\ctrl[rf_wb_en]_i_4_n_0 ),
        .I1(\FSM_sequential_execute_engine[state][3]_i_21_n_0 ),
        .I2(\ctrl[rf_wb_en]_i_5_n_0 ),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\FSM_sequential_execute_engine[state][2]_i_4_n_0 ),
        .O(\ctrl[rf_wb_en]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFDDCFCCCCDDCCCC)) 
    \ctrl[rf_wb_en]_i_4 
       (.I0(\FSM_sequential_execute_engine_reg[state][0]_0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\ctrl[rf_wb_en]_i_6_n_0 ),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\execute_engine_reg[ir_n_0_][2] ),
        .O(\ctrl[rf_wb_en]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \ctrl[rf_wb_en]_i_5 
       (.I0(\execute_engine_reg[state] [1]),
        .I1(\execute_engine_reg[state] [0]),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .O(\ctrl[rf_wb_en]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \ctrl[rf_wb_en]_i_6 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .O(\ctrl[rf_wb_en]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ctrl[rf_zero_we]_i_1 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .O(\ctrl_nxt[rf_zero_we] ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][11]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[11]),
        .O(\ctrl[rs2_abs][11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][11]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[10]),
        .O(\ctrl[rs2_abs][11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][11]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[9]),
        .O(\ctrl[rs2_abs][11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][11]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[8]),
        .O(\ctrl[rs2_abs][11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][15]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[15]),
        .O(\ctrl[rs2_abs][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][15]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[14]),
        .O(\ctrl[rs2_abs][15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][15]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[13]),
        .O(\ctrl[rs2_abs][15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][15]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[12]),
        .O(\ctrl[rs2_abs][15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][19]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[19]),
        .O(\ctrl[rs2_abs][19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][19]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[18]),
        .O(\ctrl[rs2_abs][19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][19]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[17]),
        .O(\ctrl[rs2_abs][19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][19]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[16]),
        .O(\ctrl[rs2_abs][19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][23]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[23]),
        .O(\ctrl[rs2_abs][23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][23]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[22]),
        .O(\ctrl[rs2_abs][23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][23]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[21]),
        .O(\ctrl[rs2_abs][23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][23]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[20]),
        .O(\ctrl[rs2_abs][23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][27]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[27]),
        .O(\ctrl[rs2_abs][27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][27]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[26]),
        .O(\ctrl[rs2_abs][27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][27]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[25]),
        .O(\ctrl[rs2_abs][27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][27]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[24]),
        .O(\ctrl[rs2_abs][27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAD00)) 
    \ctrl[rs2_abs][31]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(DOBDO[31]),
        .O(\ctrl[rs2_abs][31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][31]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[30]),
        .O(\ctrl[rs2_abs][31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][31]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[29]),
        .O(\ctrl[rs2_abs][31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][31]_i_6 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[28]),
        .O(\ctrl[rs2_abs][31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0288)) 
    \ctrl[rs2_abs][3]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/ctrl[rs2_abs]1 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][3]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[3]),
        .O(\ctrl[rs2_abs][3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][3]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[2]),
        .O(\ctrl[rs2_abs][3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][3]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[1]),
        .O(\ctrl[rs2_abs][3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][7]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[7]),
        .O(\ctrl[rs2_abs][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][7]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[6]),
        .O(\ctrl[rs2_abs][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][7]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[5]),
        .O(\ctrl[rs2_abs][7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][7]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[4]),
        .O(\ctrl[rs2_abs][7]_i_5_n_0 ));
  FDCE \ctrl_reg[alu_cp_trig][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_cp_trig] [0]),
        .Q(\ctrl_reg[alu_cp_trig][1]_0 [0]));
  FDCE \ctrl_reg[alu_cp_trig][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_cp_trig] [1]),
        .Q(\ctrl_reg[alu_cp_trig][1]_0 [1]));
  FDCE \ctrl_reg[alu_op][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_op] [0]),
        .Q(\ctrl_reg[alu_op][2]_0 [0]));
  FDCE \ctrl_reg[alu_op][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_op] [1]),
        .Q(\ctrl_reg[alu_op][2]_0 [1]));
  FDCE \ctrl_reg[alu_op][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_op] [2]),
        .Q(\ctrl_reg[alu_op][2]_0 [2]));
  FDCE \ctrl_reg[alu_opa_mux] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_opa_mux] ),
        .Q(\ctrl[alu_opa_mux] ));
  FDCE \ctrl_reg[alu_opb_mux] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_opb_mux] ),
        .Q(\ctrl[alu_opb_mux] ));
  FDCE \ctrl_reg[alu_sub] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_sub] ),
        .Q(\ctrl[alu_sub] ));
  FDCE \ctrl_reg[alu_unsigned] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_unsigned] ),
        .Q(\ctrl[alu_unsigned] ));
  FDCE \ctrl_reg[lsu_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[lsu_req] ),
        .Q(\ctrl_o[lsu_req] ));
  FDCE \ctrl_reg[lsu_rw] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[ir_n_0_][5] ),
        .Q(\ctrl[lsu_rw] ));
  FDCE \ctrl_reg[rf_wb_en] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[rf_wb_en] ),
        .Q(\ctrl_reg[rf_wb_en]__0 ));
  FDCE \ctrl_reg[rf_zero_we] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[rf_zero_we] ),
        .Q(\ctrl[rf_zero_we] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][11]_i_1 
       (.CI(\ctrl_reg[rs2_abs][7]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][11]_i_1_n_0 ,\ctrl_reg[rs2_abs][11]_i_1_n_1 ,\ctrl_reg[rs2_abs][11]_i_1_n_2 ,\ctrl_reg[rs2_abs][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_5 [11:8]),
        .S({\ctrl[rs2_abs][11]_i_2_n_0 ,\ctrl[rs2_abs][11]_i_3_n_0 ,\ctrl[rs2_abs][11]_i_4_n_0 ,\ctrl[rs2_abs][11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][15]_i_1 
       (.CI(\ctrl_reg[rs2_abs][11]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][15]_i_1_n_0 ,\ctrl_reg[rs2_abs][15]_i_1_n_1 ,\ctrl_reg[rs2_abs][15]_i_1_n_2 ,\ctrl_reg[rs2_abs][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_5 [15:12]),
        .S({\ctrl[rs2_abs][15]_i_2_n_0 ,\ctrl[rs2_abs][15]_i_3_n_0 ,\ctrl[rs2_abs][15]_i_4_n_0 ,\ctrl[rs2_abs][15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][19]_i_1 
       (.CI(\ctrl_reg[rs2_abs][15]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][19]_i_1_n_0 ,\ctrl_reg[rs2_abs][19]_i_1_n_1 ,\ctrl_reg[rs2_abs][19]_i_1_n_2 ,\ctrl_reg[rs2_abs][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_5 [19:16]),
        .S({\ctrl[rs2_abs][19]_i_2_n_0 ,\ctrl[rs2_abs][19]_i_3_n_0 ,\ctrl[rs2_abs][19]_i_4_n_0 ,\ctrl[rs2_abs][19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][23]_i_1 
       (.CI(\ctrl_reg[rs2_abs][19]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][23]_i_1_n_0 ,\ctrl_reg[rs2_abs][23]_i_1_n_1 ,\ctrl_reg[rs2_abs][23]_i_1_n_2 ,\ctrl_reg[rs2_abs][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_5 [23:20]),
        .S({\ctrl[rs2_abs][23]_i_2_n_0 ,\ctrl[rs2_abs][23]_i_3_n_0 ,\ctrl[rs2_abs][23]_i_4_n_0 ,\ctrl[rs2_abs][23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][27]_i_1 
       (.CI(\ctrl_reg[rs2_abs][23]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][27]_i_1_n_0 ,\ctrl_reg[rs2_abs][27]_i_1_n_1 ,\ctrl_reg[rs2_abs][27]_i_1_n_2 ,\ctrl_reg[rs2_abs][27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_5 [27:24]),
        .S({\ctrl[rs2_abs][27]_i_2_n_0 ,\ctrl[rs2_abs][27]_i_3_n_0 ,\ctrl[rs2_abs][27]_i_4_n_0 ,\ctrl[rs2_abs][27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][31]_i_2 
       (.CI(\ctrl_reg[rs2_abs][27]_i_1_n_0 ),
        .CO({\NLW_ctrl_reg[rs2_abs][31]_i_2_CO_UNCONNECTED [3],\ctrl_reg[rs2_abs][31]_i_2_n_1 ,\ctrl_reg[rs2_abs][31]_i_2_n_2 ,\ctrl_reg[rs2_abs][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_5 [31:28]),
        .S({\ctrl[rs2_abs][31]_i_3_n_0 ,\ctrl[rs2_abs][31]_i_4_n_0 ,\ctrl[rs2_abs][31]_i_5_n_0 ,\ctrl[rs2_abs][31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][3]_i_1 
       (.CI(1'b0),
        .CO({\ctrl_reg[rs2_abs][3]_i_1_n_0 ,\ctrl_reg[rs2_abs][3]_i_1_n_1 ,\ctrl_reg[rs2_abs][3]_i_1_n_2 ,\ctrl_reg[rs2_abs][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/ctrl[rs2_abs]1 }),
        .O(\execute_engine_reg[ir][12]_5 [3:0]),
        .S({\ctrl[rs2_abs][3]_i_3_n_0 ,\ctrl[rs2_abs][3]_i_4_n_0 ,\ctrl[rs2_abs][3]_i_5_n_0 ,S}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][7]_i_1 
       (.CI(\ctrl_reg[rs2_abs][3]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][7]_i_1_n_0 ,\ctrl_reg[rs2_abs][7]_i_1_n_1 ,\ctrl_reg[rs2_abs][7]_i_1_n_2 ,\ctrl_reg[rs2_abs][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_5 [7:4]),
        .S({\ctrl[rs2_abs][7]_i_2_n_0 ,\ctrl[rs2_abs][7]_i_3_n_0 ,\ctrl[rs2_abs][7]_i_4_n_0 ,\ctrl[rs2_abs][7]_i_5_n_0 }));
  LUT6 #(
    .INIT(64'hF0F000F0F8F0F0F0)) 
    \debug_mode_enable.debug_ctrl[running]_i_1 
       (.I0(p_0_in23_in),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(cpu_debug),
        .I3(\FSM_sequential_execute_engine[state][0]_i_5_n_0 ),
        .I4(\execute_engine_reg[state] [3]),
        .I5(\execute_engine_reg[state] [2]),
        .O(\debug_mode_enable.debug_ctrl[running]_i_1_n_0 ));
  FDCE \debug_mode_enable.debug_ctrl_reg[running] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\debug_mode_enable.debug_ctrl[running]_i_1_n_0 ),
        .Q(cpu_debug));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \divider_core_serial.div[quotient][0]_i_1 
       (.I0(DOADO[0]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I3(CO),
        .O(\register_file_fpga.reg_file_reg [0]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][10]_i_1 
       (.I0(DOADO[10]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][12] [1]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [9]),
        .O(\register_file_fpga.reg_file_reg [10]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][11]_i_1 
       (.I0(DOADO[11]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][12] [2]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [10]),
        .O(\register_file_fpga.reg_file_reg [11]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][12]_i_1 
       (.I0(DOADO[12]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][12] [3]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [11]),
        .O(\register_file_fpga.reg_file_reg [12]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][13]_i_1 
       (.I0(DOADO[13]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][16] [0]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [12]),
        .O(\register_file_fpga.reg_file_reg [13]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][14]_i_1 
       (.I0(DOADO[14]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][16] [1]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [13]),
        .O(\register_file_fpga.reg_file_reg [14]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][15]_i_1 
       (.I0(DOADO[15]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][16] [2]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [14]),
        .O(\register_file_fpga.reg_file_reg [15]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][16]_i_1 
       (.I0(DOADO[16]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][16] [3]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [15]),
        .O(\register_file_fpga.reg_file_reg [16]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][17]_i_1 
       (.I0(DOADO[17]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][20] [0]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [16]),
        .O(\register_file_fpga.reg_file_reg [17]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][18]_i_1 
       (.I0(DOADO[18]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][20] [1]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [17]),
        .O(\register_file_fpga.reg_file_reg [18]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][19]_i_1 
       (.I0(DOADO[19]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][20] [2]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [18]),
        .O(\register_file_fpga.reg_file_reg [19]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][1]_i_1 
       (.I0(DOADO[1]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][4] [0]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [0]),
        .O(\register_file_fpga.reg_file_reg [1]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][20]_i_1 
       (.I0(DOADO[20]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][20] [3]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [19]),
        .O(\register_file_fpga.reg_file_reg [20]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][21]_i_1 
       (.I0(DOADO[21]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][24] [0]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [20]),
        .O(\register_file_fpga.reg_file_reg [21]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][22]_i_1 
       (.I0(DOADO[22]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][24] [1]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [21]),
        .O(\register_file_fpga.reg_file_reg [22]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][23]_i_1 
       (.I0(DOADO[23]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][24] [2]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [22]),
        .O(\register_file_fpga.reg_file_reg [23]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][24]_i_1 
       (.I0(DOADO[24]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][24] [3]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [23]),
        .O(\register_file_fpga.reg_file_reg [24]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][25]_i_1 
       (.I0(DOADO[25]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][28] [0]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [24]),
        .O(\register_file_fpga.reg_file_reg [25]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][26]_i_1 
       (.I0(DOADO[26]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][28] [1]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [25]),
        .O(\register_file_fpga.reg_file_reg [26]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][27]_i_1 
       (.I0(DOADO[27]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][28] [2]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [26]),
        .O(\register_file_fpga.reg_file_reg [27]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][28]_i_1 
       (.I0(DOADO[28]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][28] [3]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [27]),
        .O(\register_file_fpga.reg_file_reg [28]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][29]_i_1 
       (.I0(DOADO[29]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(O[0]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [28]),
        .O(\register_file_fpga.reg_file_reg [29]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][2]_i_1 
       (.I0(DOADO[2]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][4] [1]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [1]),
        .O(\register_file_fpga.reg_file_reg [2]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][30]_i_1 
       (.I0(DOADO[30]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(O[1]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [29]),
        .O(\register_file_fpga.reg_file_reg [30]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][31]_i_2 
       (.I0(DOADO[31]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(O[2]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [30]),
        .O(\register_file_fpga.reg_file_reg [31]));
  LUT4 #(
    .INIT(16'hE1FF)) 
    \divider_core_serial.div[quotient][31]_i_3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(DOADO[31]),
        .O(\divider_core_serial.div[quotient][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][3]_i_1 
       (.I0(DOADO[3]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][4] [2]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [2]),
        .O(\register_file_fpga.reg_file_reg [3]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][4]_i_1 
       (.I0(DOADO[4]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][4] [3]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [3]),
        .O(\register_file_fpga.reg_file_reg [4]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][5]_i_1 
       (.I0(DOADO[5]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][8] [0]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [4]),
        .O(\register_file_fpga.reg_file_reg [5]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][6]_i_1 
       (.I0(DOADO[6]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][8] [1]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [5]),
        .O(\register_file_fpga.reg_file_reg [6]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][7]_i_1 
       (.I0(DOADO[7]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][8] [2]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [6]),
        .O(\register_file_fpga.reg_file_reg [7]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][8]_i_1 
       (.I0(DOADO[8]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][8] [3]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [7]),
        .O(\register_file_fpga.reg_file_reg [8]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][9]_i_1 
       (.I0(DOADO[9]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][12] [0]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [8]),
        .O(\register_file_fpga.reg_file_reg [9]));
  LUT4 #(
    .INIT(16'h4000)) 
    \execute_engine[link_pc][31]_i_1 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .O(\execute_engine[link_pc] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][10]_i_2 
       (.I0(alu_add[10]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [10]),
        .I3(cpu_debug),
        .I4(p_2_in__0[10]),
        .O(\execute_engine[next_pc][10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][10]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][10] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[10]),
        .O(\execute_engine[next_pc][10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][11]_i_2 
       (.I0(alu_add[11]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [11]),
        .I3(cpu_debug),
        .I4(p_2_in__0[11]),
        .O(\execute_engine[next_pc][11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][11]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][11] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[11]),
        .O(\execute_engine[next_pc][11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][12]_i_2 
       (.I0(alu_add[12]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [12]),
        .I3(cpu_debug),
        .I4(p_2_in__0[12]),
        .O(\execute_engine[next_pc][12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][12]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][12] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[12]),
        .O(\execute_engine[next_pc][12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][13]_i_2 
       (.I0(alu_add[13]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [13]),
        .I3(cpu_debug),
        .I4(p_2_in__0[13]),
        .O(\execute_engine[next_pc][13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][13]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][13] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[13]),
        .O(\execute_engine[next_pc][13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][14]_i_2 
       (.I0(alu_add[14]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [14]),
        .I3(cpu_debug),
        .I4(p_2_in__0[14]),
        .O(\execute_engine[next_pc][14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][14]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][14] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[14]),
        .O(\execute_engine[next_pc][14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][15]_i_2 
       (.I0(alu_add[15]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [15]),
        .I3(cpu_debug),
        .I4(p_2_in__0[15]),
        .O(\execute_engine[next_pc][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][15]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][15] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[15]),
        .O(\execute_engine[next_pc][15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][16]_i_2 
       (.I0(alu_add[16]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [16]),
        .I3(cpu_debug),
        .I4(p_2_in__0[16]),
        .O(\execute_engine[next_pc][16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][16]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][16] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[16]),
        .O(\execute_engine[next_pc][16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][17]_i_2 
       (.I0(alu_add[17]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [17]),
        .I3(cpu_debug),
        .I4(p_2_in__0[17]),
        .O(\execute_engine[next_pc][17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][17]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][17] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[17]),
        .O(\execute_engine[next_pc][17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][18]_i_2 
       (.I0(alu_add[18]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [18]),
        .I3(cpu_debug),
        .I4(p_2_in__0[18]),
        .O(\execute_engine[next_pc][18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][18]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][18] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[18]),
        .O(\execute_engine[next_pc][18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][19]_i_2 
       (.I0(alu_add[19]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [19]),
        .I3(cpu_debug),
        .I4(p_2_in__0[19]),
        .O(\execute_engine[next_pc][19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][19]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][19] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[19]),
        .O(\execute_engine[next_pc][19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB3BF333C808C000)) 
    \execute_engine[next_pc][1]_i_1 
       (.I0(in37[1]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(alu_add[1]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\execute_engine[next_pc][1]_i_2_n_0 ),
        .O(\execute_engine[next_pc][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[next_pc][1]_i_2 
       (.I0(\csr_reg[dpc] [1]),
        .I1(cpu_debug),
        .I2(p_2_in__0[1]),
        .O(\execute_engine[next_pc][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][20]_i_2 
       (.I0(alu_add[20]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [20]),
        .I3(cpu_debug),
        .I4(p_2_in__0[20]),
        .O(\execute_engine[next_pc][20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][20]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][20] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[20]),
        .O(\execute_engine[next_pc][20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][21]_i_2 
       (.I0(alu_add[21]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [21]),
        .I3(cpu_debug),
        .I4(p_2_in__0[21]),
        .O(\execute_engine[next_pc][21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][21]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][21] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[21]),
        .O(\execute_engine[next_pc][21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][22]_i_2 
       (.I0(alu_add[22]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [22]),
        .I3(cpu_debug),
        .I4(p_2_in__0[22]),
        .O(\execute_engine[next_pc][22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][22]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][22] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[22]),
        .O(\execute_engine[next_pc][22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][23]_i_2 
       (.I0(alu_add[23]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [23]),
        .I3(cpu_debug),
        .I4(p_2_in__0[23]),
        .O(\execute_engine[next_pc][23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][23]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][23] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[23]),
        .O(\execute_engine[next_pc][23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][24]_i_2 
       (.I0(alu_add[24]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [24]),
        .I3(cpu_debug),
        .I4(p_2_in__0[24]),
        .O(\execute_engine[next_pc][24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][24]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][24] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[24]),
        .O(\execute_engine[next_pc][24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][25]_i_2 
       (.I0(alu_add[25]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [25]),
        .I3(cpu_debug),
        .I4(p_2_in__0[25]),
        .O(\execute_engine[next_pc][25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][25]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][25] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[25]),
        .O(\execute_engine[next_pc][25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][26]_i_2 
       (.I0(alu_add[26]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [26]),
        .I3(cpu_debug),
        .I4(p_2_in__0[26]),
        .O(\execute_engine[next_pc][26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][26]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][26] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[26]),
        .O(\execute_engine[next_pc][26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][27]_i_2 
       (.I0(alu_add[27]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [27]),
        .I3(cpu_debug),
        .I4(p_2_in__0[27]),
        .O(\execute_engine[next_pc][27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][27]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][27] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[27]),
        .O(\execute_engine[next_pc][27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][28]_i_2 
       (.I0(alu_add[28]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [28]),
        .I3(cpu_debug),
        .I4(p_2_in__0[28]),
        .O(\execute_engine[next_pc][28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][28]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][28] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[28]),
        .O(\execute_engine[next_pc][28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][29]_i_2 
       (.I0(alu_add[29]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [29]),
        .I3(cpu_debug),
        .I4(p_2_in__0[29]),
        .O(\execute_engine[next_pc][29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][29]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][29] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[29]),
        .O(\execute_engine[next_pc][29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][2]_i_2 
       (.I0(alu_add[2]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [2]),
        .I3(cpu_debug),
        .I4(p_2_in__0[2]),
        .O(\execute_engine[next_pc][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44444444F4FFF444)) 
    \execute_engine[next_pc][2]_i_3 
       (.I0(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I1(in37[2]),
        .I2(\trap_ctrl_reg[cause_n_0_][0] ),
        .I3(\execute_engine[next_pc][6]_i_4_n_0 ),
        .I4(\csr_reg[mtvec_n_0_][2] ),
        .I5(\execute_engine[next_pc][6]_i_5_n_0 ),
        .O(\execute_engine[next_pc][2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][30]_i_2 
       (.I0(alu_add[30]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [30]),
        .I3(cpu_debug),
        .I4(p_2_in__0[30]),
        .O(\execute_engine[next_pc][30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][30]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][30] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[30]),
        .O(\execute_engine[next_pc][30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00B00330)) 
    \execute_engine[next_pc][31]_i_1 
       (.I0(\FSM_sequential_execute_engine[state][1]_i_3_n_0 ),
        .I1(\execute_engine_reg[state] [1]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [2]),
        .I4(\execute_engine_reg[state] [0]),
        .O(\execute_engine[next_pc] ));
  LUT2 #(
    .INIT(4'h2)) 
    \execute_engine[next_pc][31]_i_3 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [1]),
        .O(\execute_engine[next_pc][31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][31]_i_4 
       (.I0(alu_add[31]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [31]),
        .I3(cpu_debug),
        .I4(p_2_in__0[31]),
        .O(\execute_engine[next_pc][31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][31]_i_5 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][31] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[31]),
        .O(\execute_engine[next_pc][31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \execute_engine[next_pc][31]_i_6 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [1]),
        .I2(\execute_engine_reg[state] [0]),
        .O(\execute_engine[next_pc][31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \execute_engine[next_pc][3]_i_1 
       (.I0(\execute_engine[next_pc][3]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [0]),
        .I2(in37[3]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\execute_engine[next_pc][3]_i_4_n_0 ),
        .O(\execute_engine[next_pc][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBBBBBAAAAAAA)) 
    \execute_engine[next_pc][3]_i_2 
       (.I0(p_0_in23_in),
        .I1(cpu_debug),
        .I2(\trap_ctrl_reg[cause_n_0_][1] ),
        .I3(p_0_in151_in),
        .I4(\csr_reg[mtvec_n_0_][0] ),
        .I5(\csr_reg[mtvec_n_0_][3] ),
        .O(\execute_engine[next_pc][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][3]_i_4 
       (.I0(alu_add[3]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [3]),
        .I3(cpu_debug),
        .I4(p_2_in__0[3]),
        .O(\execute_engine[next_pc][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_engine[next_pc][3]_i_5 
       (.I0(curr_pc[2]),
        .I1(\execute_engine_reg[is_ci_n_0_] ),
        .O(\execute_engine[next_pc][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_engine[next_pc][3]_i_6 
       (.I0(curr_pc[1]),
        .I1(\execute_engine_reg[is_ci_n_0_] ),
        .O(\execute_engine[next_pc][3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][4]_i_2 
       (.I0(alu_add[4]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [4]),
        .I3(cpu_debug),
        .I4(p_2_in__0[4]),
        .O(\execute_engine[next_pc][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44444444F4FFF444)) 
    \execute_engine[next_pc][4]_i_3 
       (.I0(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I1(in37[4]),
        .I2(p_1_in28_in),
        .I3(\execute_engine[next_pc][6]_i_4_n_0 ),
        .I4(\csr_reg[mtvec_n_0_][4] ),
        .I5(\execute_engine[next_pc][6]_i_5_n_0 ),
        .O(\execute_engine[next_pc][4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][5]_i_2 
       (.I0(alu_add[5]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [5]),
        .I3(cpu_debug),
        .I4(p_2_in__0[5]),
        .O(\execute_engine[next_pc][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44444444F4FFF444)) 
    \execute_engine[next_pc][5]_i_3 
       (.I0(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I1(in37[5]),
        .I2(\trap_ctrl_reg[cause_n_0_][3] ),
        .I3(\execute_engine[next_pc][6]_i_4_n_0 ),
        .I4(\csr_reg[mtvec_n_0_][5] ),
        .I5(\execute_engine[next_pc][6]_i_5_n_0 ),
        .O(\execute_engine[next_pc][5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][6]_i_2 
       (.I0(alu_add[6]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [6]),
        .I3(cpu_debug),
        .I4(p_2_in__0[6]),
        .O(\execute_engine[next_pc][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44444444F4FFF444)) 
    \execute_engine[next_pc][6]_i_3 
       (.I0(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I1(in37[6]),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\execute_engine[next_pc][6]_i_4_n_0 ),
        .I4(\csr_reg[mtvec_n_0_][6] ),
        .I5(\execute_engine[next_pc][6]_i_5_n_0 ),
        .O(\execute_engine[next_pc][6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \execute_engine[next_pc][6]_i_4 
       (.I0(p_0_in151_in),
        .I1(\csr_reg[mtvec_n_0_][0] ),
        .O(\execute_engine[next_pc][6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hEEFEFFFF)) 
    \execute_engine[next_pc][6]_i_5 
       (.I0(cpu_debug),
        .I1(p_0_in23_in),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\execute_engine_reg[state] [3]),
        .O(\execute_engine[next_pc][6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][7]_i_2 
       (.I0(alu_add[7]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [7]),
        .I3(cpu_debug),
        .I4(p_2_in__0[7]),
        .O(\execute_engine[next_pc][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h03AA00AA)) 
    \execute_engine[next_pc][7]_i_3 
       (.I0(in37[7]),
        .I1(cpu_debug),
        .I2(p_0_in23_in),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(\csr_reg[mtvec_n_0_][7] ),
        .O(\execute_engine[next_pc][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][8]_i_2 
       (.I0(alu_add[8]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [8]),
        .I3(cpu_debug),
        .I4(p_2_in__0[8]),
        .O(\execute_engine[next_pc][8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][8]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][8] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[8]),
        .O(\execute_engine[next_pc][8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][9]_i_2 
       (.I0(alu_add[9]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [9]),
        .I3(cpu_debug),
        .I4(p_2_in__0[9]),
        .O(\execute_engine[next_pc][9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][9]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][9] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[9]),
        .O(\execute_engine[next_pc][9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \execute_engine[pc][31]_i_2 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_18 ),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .O(\execute_engine[pc][31]_i_2_n_0 ));
  FDCE \execute_engine_reg[ir][0] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_60 ),
        .Q(\execute_engine_reg[ir_n_0_][0] ));
  FDCE \execute_engine_reg[ir][10] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_50 ),
        .Q(\ctrl[rf_rd] [3]));
  FDCE \execute_engine_reg[ir][11] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_49 ),
        .Q(\ctrl[rf_rd] [4]));
  FDCE \execute_engine_reg[ir][12] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_48 ),
        .Q(Q[0]));
  FDCE \execute_engine_reg[ir][13] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_47 ),
        .Q(Q[1]));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][14]" *) 
  FDCE \execute_engine_reg[ir][14] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_46 ),
        .Q(Q[2]));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][14]" *) 
  FDCE \execute_engine_reg[ir][14]_rep 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_62 ),
        .Q(\execute_engine_reg[ir][14]_rep_0 ));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][14]" *) 
  FDCE \execute_engine_reg[ir][14]_rep__0 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_63 ),
        .Q(\execute_engine_reg[ir][14]_rep__0_0 ));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][14]" *) 
  FDCE \execute_engine_reg[ir][14]_rep__1 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_64 ),
        .Q(\execute_engine_reg[ir][14]_rep__1_0 ));
  FDCE \execute_engine_reg[ir][15] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_45 ),
        .Q(\ctrl[rf_rs1] [0]));
  FDCE \execute_engine_reg[ir][16] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_44 ),
        .Q(\ctrl[rf_rs1] [1]));
  FDCE \execute_engine_reg[ir][17] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_43 ),
        .Q(\ctrl[rf_rs1] [2]));
  FDCE \execute_engine_reg[ir][18] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_42 ),
        .Q(\ctrl[rf_rs1] [3]));
  FDCE \execute_engine_reg[ir][19] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_41 ),
        .Q(\ctrl[rf_rs1] [4]));
  FDCE \execute_engine_reg[ir][1] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_59 ),
        .Q(\execute_engine_reg[ir_n_0_][1] ));
  FDCE \execute_engine_reg[ir][20] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_40 ),
        .Q(Q[3]));
  FDCE \execute_engine_reg[ir][21] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_39 ),
        .Q(Q[4]));
  FDCE \execute_engine_reg[ir][22] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_38 ),
        .Q(Q[5]));
  FDCE \execute_engine_reg[ir][23] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_37 ),
        .Q(Q[6]));
  FDCE \execute_engine_reg[ir][24] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_36 ),
        .Q(Q[7]));
  FDCE \execute_engine_reg[ir][25] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_35 ),
        .Q(\execute_engine_reg[ir_n_0_][25] ));
  FDCE \execute_engine_reg[ir][26] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_34 ),
        .Q(\execute_engine_reg[ir_n_0_][26] ));
  FDCE \execute_engine_reg[ir][27] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_33 ),
        .Q(\execute_engine_reg[ir_n_0_][27] ));
  FDCE \execute_engine_reg[ir][28] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_32 ),
        .Q(\execute_engine_reg[ir_n_0_][28] ));
  FDCE \execute_engine_reg[ir][29] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_31 ),
        .Q(\execute_engine_reg[ir_n_0_][29] ));
  FDCE \execute_engine_reg[ir][2] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_58 ),
        .Q(\execute_engine_reg[ir_n_0_][2] ));
  FDCE \execute_engine_reg[ir][30] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_30 ),
        .Q(\ctrl[ir_funct12] ));
  FDCE \execute_engine_reg[ir][31] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_29 ),
        .Q(\execute_engine_reg[ir_n_0_][31] ));
  FDCE \execute_engine_reg[ir][3] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_57 ),
        .Q(\execute_engine_reg[ir_n_0_][3] ));
  FDCE \execute_engine_reg[ir][4] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_56 ),
        .Q(\execute_engine_reg[ir_n_0_][4] ));
  FDCE \execute_engine_reg[ir][5] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_55 ),
        .Q(\execute_engine_reg[ir_n_0_][5] ));
  FDCE \execute_engine_reg[ir][6] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_54 ),
        .Q(\execute_engine_reg[ir_n_0_][6] ));
  FDCE \execute_engine_reg[ir][7] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_53 ),
        .Q(\ctrl[rf_rd] [0]));
  FDCE \execute_engine_reg[ir][8] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_52 ),
        .Q(\ctrl[rf_rd] [1]));
  FDCE \execute_engine_reg[ir][9] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_51 ),
        .Q(\ctrl[rf_rd] [2]));
  FDCE \execute_engine_reg[is_ci] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0),
        .Q(\execute_engine_reg[is_ci_n_0_] ));
  FDCE \execute_engine_reg[link_pc][10] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][10] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [9]));
  FDCE \execute_engine_reg[link_pc][11] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][11] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [10]));
  FDCE \execute_engine_reg[link_pc][12] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][12] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [11]));
  FDCE \execute_engine_reg[link_pc][13] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][13] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [12]));
  FDPE \execute_engine_reg[link_pc][14] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .D(\execute_engine_reg[next_pc_n_0_][14] ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[link_pc][31]_0 [13]));
  FDPE \execute_engine_reg[link_pc][15] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .D(\execute_engine_reg[next_pc_n_0_][15] ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[link_pc][31]_0 [14]));
  FDPE \execute_engine_reg[link_pc][16] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .D(\execute_engine_reg[next_pc_n_0_][16] ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[link_pc][31]_0 [15]));
  FDPE \execute_engine_reg[link_pc][17] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .D(\execute_engine_reg[next_pc_n_0_][17] ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[link_pc][31]_0 [16]));
  FDPE \execute_engine_reg[link_pc][18] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .D(\execute_engine_reg[next_pc_n_0_][18] ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[link_pc][31]_0 [17]));
  FDPE \execute_engine_reg[link_pc][19] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .D(\execute_engine_reg[next_pc_n_0_][19] ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[link_pc][31]_0 [18]));
  FDCE \execute_engine_reg[link_pc][1] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in),
        .Q(\execute_engine_reg[link_pc][31]_0 [0]));
  FDPE \execute_engine_reg[link_pc][20] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .D(\execute_engine_reg[next_pc_n_0_][20] ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[link_pc][31]_0 [19]));
  FDPE \execute_engine_reg[link_pc][21] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .D(\execute_engine_reg[next_pc_n_0_][21] ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[link_pc][31]_0 [20]));
  FDPE \execute_engine_reg[link_pc][22] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .D(\execute_engine_reg[next_pc_n_0_][22] ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[link_pc][31]_0 [21]));
  FDPE \execute_engine_reg[link_pc][23] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .D(\execute_engine_reg[next_pc_n_0_][23] ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[link_pc][31]_0 [22]));
  FDPE \execute_engine_reg[link_pc][24] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .D(\execute_engine_reg[next_pc_n_0_][24] ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[link_pc][31]_0 [23]));
  FDPE \execute_engine_reg[link_pc][25] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .D(\execute_engine_reg[next_pc_n_0_][25] ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[link_pc][31]_0 [24]));
  FDPE \execute_engine_reg[link_pc][26] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .D(\execute_engine_reg[next_pc_n_0_][26] ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[link_pc][31]_0 [25]));
  FDPE \execute_engine_reg[link_pc][27] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .D(\execute_engine_reg[next_pc_n_0_][27] ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[link_pc][31]_0 [26]));
  FDPE \execute_engine_reg[link_pc][28] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .D(\execute_engine_reg[next_pc_n_0_][28] ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[link_pc][31]_0 [27]));
  FDPE \execute_engine_reg[link_pc][29] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .D(\execute_engine_reg[next_pc_n_0_][29] ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[link_pc][31]_0 [28]));
  FDCE \execute_engine_reg[link_pc][2] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][2] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [1]));
  FDPE \execute_engine_reg[link_pc][30] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .D(\execute_engine_reg[next_pc_n_0_][30] ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[link_pc][31]_0 [29]));
  FDPE \execute_engine_reg[link_pc][31] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .D(\execute_engine_reg[next_pc_n_0_][31] ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[link_pc][31]_0 [30]));
  FDCE \execute_engine_reg[link_pc][3] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][3] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [2]));
  FDCE \execute_engine_reg[link_pc][4] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][4] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [3]));
  FDCE \execute_engine_reg[link_pc][5] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][5] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [4]));
  FDCE \execute_engine_reg[link_pc][6] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][6] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [5]));
  FDCE \execute_engine_reg[link_pc][7] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][7] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [6]));
  FDCE \execute_engine_reg[link_pc][8] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][8] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [7]));
  FDCE \execute_engine_reg[link_pc][9] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][9] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [8]));
  FDCE \execute_engine_reg[next_pc][10] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][10]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][10] ));
  MUXF7 \execute_engine_reg[next_pc][10]_i_1 
       (.I0(\execute_engine[next_pc][10]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][10]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][10]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][11] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][11]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][11] ));
  MUXF7 \execute_engine_reg[next_pc][11]_i_1 
       (.I0(\execute_engine[next_pc][11]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][11]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][11]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][11]_i_4 
       (.CI(\execute_engine_reg[next_pc][7]_i_4_n_0 ),
        .CO({\execute_engine_reg[next_pc][11]_i_4_n_0 ,\execute_engine_reg[next_pc][11]_i_4_n_1 ,\execute_engine_reg[next_pc][11]_i_4_n_2 ,\execute_engine_reg[next_pc][11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in37[11:8]),
        .S(curr_pc[11:8]));
  FDCE \execute_engine_reg[next_pc][12] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][12]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][12] ));
  MUXF7 \execute_engine_reg[next_pc][12]_i_1 
       (.I0(\execute_engine[next_pc][12]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][12]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][12]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][13] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][13]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][13] ));
  MUXF7 \execute_engine_reg[next_pc][13]_i_1 
       (.I0(\execute_engine[next_pc][13]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][13]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][13]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDPE \execute_engine_reg[next_pc][14] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine_reg[next_pc][14]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[next_pc_n_0_][14] ));
  MUXF7 \execute_engine_reg[next_pc][14]_i_1 
       (.I0(\execute_engine[next_pc][14]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][14]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][14]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDPE \execute_engine_reg[next_pc][15] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine_reg[next_pc][15]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[next_pc_n_0_][15] ));
  MUXF7 \execute_engine_reg[next_pc][15]_i_1 
       (.I0(\execute_engine[next_pc][15]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][15]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][15]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][15]_i_4 
       (.CI(\execute_engine_reg[next_pc][11]_i_4_n_0 ),
        .CO({\execute_engine_reg[next_pc][15]_i_4_n_0 ,\execute_engine_reg[next_pc][15]_i_4_n_1 ,\execute_engine_reg[next_pc][15]_i_4_n_2 ,\execute_engine_reg[next_pc][15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in37[15:12]),
        .S(curr_pc[15:12]));
  FDPE \execute_engine_reg[next_pc][16] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine_reg[next_pc][16]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[next_pc_n_0_][16] ));
  MUXF7 \execute_engine_reg[next_pc][16]_i_1 
       (.I0(\execute_engine[next_pc][16]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][16]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][16]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDPE \execute_engine_reg[next_pc][17] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine_reg[next_pc][17]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[next_pc_n_0_][17] ));
  MUXF7 \execute_engine_reg[next_pc][17]_i_1 
       (.I0(\execute_engine[next_pc][17]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][17]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][17]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDPE \execute_engine_reg[next_pc][18] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine_reg[next_pc][18]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[next_pc_n_0_][18] ));
  MUXF7 \execute_engine_reg[next_pc][18]_i_1 
       (.I0(\execute_engine[next_pc][18]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][18]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][18]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDPE \execute_engine_reg[next_pc][19] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine_reg[next_pc][19]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[next_pc_n_0_][19] ));
  MUXF7 \execute_engine_reg[next_pc][19]_i_1 
       (.I0(\execute_engine[next_pc][19]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][19]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][19]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][19]_i_4 
       (.CI(\execute_engine_reg[next_pc][15]_i_4_n_0 ),
        .CO({\execute_engine_reg[next_pc][19]_i_4_n_0 ,\execute_engine_reg[next_pc][19]_i_4_n_1 ,\execute_engine_reg[next_pc][19]_i_4_n_2 ,\execute_engine_reg[next_pc][19]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in37[19:16]),
        .S(curr_pc[19:16]));
  FDCE \execute_engine_reg[next_pc][1] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][1]_i_1_n_0 ),
        .Q(p_0_in));
  FDPE \execute_engine_reg[next_pc][20] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine_reg[next_pc][20]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[next_pc_n_0_][20] ));
  MUXF7 \execute_engine_reg[next_pc][20]_i_1 
       (.I0(\execute_engine[next_pc][20]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][20]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][20]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDPE \execute_engine_reg[next_pc][21] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine_reg[next_pc][21]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[next_pc_n_0_][21] ));
  MUXF7 \execute_engine_reg[next_pc][21]_i_1 
       (.I0(\execute_engine[next_pc][21]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][21]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][21]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDPE \execute_engine_reg[next_pc][22] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine_reg[next_pc][22]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[next_pc_n_0_][22] ));
  MUXF7 \execute_engine_reg[next_pc][22]_i_1 
       (.I0(\execute_engine[next_pc][22]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][22]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][22]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDPE \execute_engine_reg[next_pc][23] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine_reg[next_pc][23]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[next_pc_n_0_][23] ));
  MUXF7 \execute_engine_reg[next_pc][23]_i_1 
       (.I0(\execute_engine[next_pc][23]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][23]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][23]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][23]_i_4 
       (.CI(\execute_engine_reg[next_pc][19]_i_4_n_0 ),
        .CO({\execute_engine_reg[next_pc][23]_i_4_n_0 ,\execute_engine_reg[next_pc][23]_i_4_n_1 ,\execute_engine_reg[next_pc][23]_i_4_n_2 ,\execute_engine_reg[next_pc][23]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in37[23:20]),
        .S(curr_pc[23:20]));
  FDPE \execute_engine_reg[next_pc][24] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine_reg[next_pc][24]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[next_pc_n_0_][24] ));
  MUXF7 \execute_engine_reg[next_pc][24]_i_1 
       (.I0(\execute_engine[next_pc][24]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][24]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][24]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDPE \execute_engine_reg[next_pc][25] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine_reg[next_pc][25]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[next_pc_n_0_][25] ));
  MUXF7 \execute_engine_reg[next_pc][25]_i_1 
       (.I0(\execute_engine[next_pc][25]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][25]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][25]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDPE \execute_engine_reg[next_pc][26] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine_reg[next_pc][26]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[next_pc_n_0_][26] ));
  MUXF7 \execute_engine_reg[next_pc][26]_i_1 
       (.I0(\execute_engine[next_pc][26]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][26]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][26]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDPE \execute_engine_reg[next_pc][27] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine_reg[next_pc][27]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[next_pc_n_0_][27] ));
  MUXF7 \execute_engine_reg[next_pc][27]_i_1 
       (.I0(\execute_engine[next_pc][27]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][27]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][27]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][27]_i_4 
       (.CI(\execute_engine_reg[next_pc][23]_i_4_n_0 ),
        .CO({\execute_engine_reg[next_pc][27]_i_4_n_0 ,\execute_engine_reg[next_pc][27]_i_4_n_1 ,\execute_engine_reg[next_pc][27]_i_4_n_2 ,\execute_engine_reg[next_pc][27]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in37[27:24]),
        .S(curr_pc[27:24]));
  FDPE \execute_engine_reg[next_pc][28] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine_reg[next_pc][28]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[next_pc_n_0_][28] ));
  MUXF7 \execute_engine_reg[next_pc][28]_i_1 
       (.I0(\execute_engine[next_pc][28]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][28]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][28]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDPE \execute_engine_reg[next_pc][29] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine_reg[next_pc][29]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[next_pc_n_0_][29] ));
  MUXF7 \execute_engine_reg[next_pc][29]_i_1 
       (.I0(\execute_engine[next_pc][29]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][29]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][29]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][2] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][2]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][2] ));
  MUXF7 \execute_engine_reg[next_pc][2]_i_1 
       (.I0(\execute_engine[next_pc][2]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][2]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][2]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDPE \execute_engine_reg[next_pc][30] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine_reg[next_pc][30]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[next_pc_n_0_][30] ));
  MUXF7 \execute_engine_reg[next_pc][30]_i_1 
       (.I0(\execute_engine[next_pc][30]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][30]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][30]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDPE \execute_engine_reg[next_pc][31] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .D(\execute_engine_reg[next_pc][31]_i_2_n_0 ),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[next_pc_n_0_][31] ));
  MUXF7 \execute_engine_reg[next_pc][31]_i_2 
       (.I0(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I1(\execute_engine[next_pc][31]_i_5_n_0 ),
        .O(\execute_engine_reg[next_pc][31]_i_2_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][31]_i_7 
       (.CI(\execute_engine_reg[next_pc][27]_i_4_n_0 ),
        .CO({\NLW_execute_engine_reg[next_pc][31]_i_7_CO_UNCONNECTED [3],\execute_engine_reg[next_pc][31]_i_7_n_1 ,\execute_engine_reg[next_pc][31]_i_7_n_2 ,\execute_engine_reg[next_pc][31]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in37[31:28]),
        .S(curr_pc[31:28]));
  FDCE \execute_engine_reg[next_pc][3] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][3]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][3] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][3]_i_3 
       (.CI(1'b0),
        .CO({\execute_engine_reg[next_pc][3]_i_3_n_0 ,\execute_engine_reg[next_pc][3]_i_3_n_1 ,\execute_engine_reg[next_pc][3]_i_3_n_2 ,\execute_engine_reg[next_pc][3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,curr_pc[2:1],1'b0}),
        .O({in37[3:1],\NLW_execute_engine_reg[next_pc][3]_i_3_O_UNCONNECTED [0]}),
        .S({curr_pc[3],\execute_engine[next_pc][3]_i_5_n_0 ,\execute_engine[next_pc][3]_i_6_n_0 ,1'b0}));
  FDCE \execute_engine_reg[next_pc][4] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][4]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][4] ));
  MUXF7 \execute_engine_reg[next_pc][4]_i_1 
       (.I0(\execute_engine[next_pc][4]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][4]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][4]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][5] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][5]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][5] ));
  MUXF7 \execute_engine_reg[next_pc][5]_i_1 
       (.I0(\execute_engine[next_pc][5]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][5]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][5]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][6] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][6]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][6] ));
  MUXF7 \execute_engine_reg[next_pc][6]_i_1 
       (.I0(\execute_engine[next_pc][6]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][6]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][6]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][7] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][7]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][7] ));
  MUXF7 \execute_engine_reg[next_pc][7]_i_1 
       (.I0(\execute_engine[next_pc][7]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][7]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][7]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][7]_i_4 
       (.CI(\execute_engine_reg[next_pc][3]_i_3_n_0 ),
        .CO({\execute_engine_reg[next_pc][7]_i_4_n_0 ,\execute_engine_reg[next_pc][7]_i_4_n_1 ,\execute_engine_reg[next_pc][7]_i_4_n_2 ,\execute_engine_reg[next_pc][7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in37[7:4]),
        .S(curr_pc[7:4]));
  FDCE \execute_engine_reg[next_pc][8] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][8]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][8] ));
  MUXF7 \execute_engine_reg[next_pc][8]_i_1 
       (.I0(\execute_engine[next_pc][8]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][8]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][8]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][9] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][9]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][9] ));
  MUXF7 \execute_engine_reg[next_pc][9]_i_1 
       (.I0(\execute_engine[next_pc][9]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][9]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][9]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[pc][10] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][10] ),
        .Q(curr_pc[10]));
  FDCE \execute_engine_reg[pc][11] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][11] ),
        .Q(curr_pc[11]));
  FDCE \execute_engine_reg[pc][12] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][12] ),
        .Q(curr_pc[12]));
  FDCE \execute_engine_reg[pc][13] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][13] ),
        .Q(curr_pc[13]));
  FDPE \execute_engine_reg[pc][14] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine_reg[next_pc_n_0_][14] ),
        .PRE(rstn_sys),
        .Q(curr_pc[14]));
  FDPE \execute_engine_reg[pc][15] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine_reg[next_pc_n_0_][15] ),
        .PRE(rstn_sys),
        .Q(curr_pc[15]));
  FDPE \execute_engine_reg[pc][16] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine_reg[next_pc_n_0_][16] ),
        .PRE(rstn_sys),
        .Q(curr_pc[16]));
  FDPE \execute_engine_reg[pc][17] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine_reg[next_pc_n_0_][17] ),
        .PRE(rstn_sys),
        .Q(curr_pc[17]));
  FDPE \execute_engine_reg[pc][18] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine_reg[next_pc_n_0_][18] ),
        .PRE(rstn_sys),
        .Q(curr_pc[18]));
  FDPE \execute_engine_reg[pc][19] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine_reg[next_pc_n_0_][19] ),
        .PRE(rstn_sys),
        .Q(curr_pc[19]));
  FDCE \execute_engine_reg[pc][1] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(p_0_in),
        .Q(curr_pc[1]));
  FDPE \execute_engine_reg[pc][20] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine_reg[next_pc_n_0_][20] ),
        .PRE(rstn_sys),
        .Q(curr_pc[20]));
  FDPE \execute_engine_reg[pc][21] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine_reg[next_pc_n_0_][21] ),
        .PRE(rstn_sys),
        .Q(curr_pc[21]));
  FDPE \execute_engine_reg[pc][22] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine_reg[next_pc_n_0_][22] ),
        .PRE(rstn_sys),
        .Q(curr_pc[22]));
  FDPE \execute_engine_reg[pc][23] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine_reg[next_pc_n_0_][23] ),
        .PRE(rstn_sys),
        .Q(curr_pc[23]));
  FDPE \execute_engine_reg[pc][24] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine_reg[next_pc_n_0_][24] ),
        .PRE(rstn_sys),
        .Q(curr_pc[24]));
  FDPE \execute_engine_reg[pc][25] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine_reg[next_pc_n_0_][25] ),
        .PRE(rstn_sys),
        .Q(curr_pc[25]));
  FDPE \execute_engine_reg[pc][26] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine_reg[next_pc_n_0_][26] ),
        .PRE(rstn_sys),
        .Q(curr_pc[26]));
  FDPE \execute_engine_reg[pc][27] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine_reg[next_pc_n_0_][27] ),
        .PRE(rstn_sys),
        .Q(curr_pc[27]));
  FDPE \execute_engine_reg[pc][28] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine_reg[next_pc_n_0_][28] ),
        .PRE(rstn_sys),
        .Q(curr_pc[28]));
  FDPE \execute_engine_reg[pc][29] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine_reg[next_pc_n_0_][29] ),
        .PRE(rstn_sys),
        .Q(curr_pc[29]));
  FDCE \execute_engine_reg[pc][2] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][2] ),
        .Q(curr_pc[2]));
  FDPE \execute_engine_reg[pc][30] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine_reg[next_pc_n_0_][30] ),
        .PRE(rstn_sys),
        .Q(curr_pc[30]));
  FDPE \execute_engine_reg[pc][31] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .D(\execute_engine_reg[next_pc_n_0_][31] ),
        .PRE(rstn_sys),
        .Q(curr_pc[31]));
  FDCE \execute_engine_reg[pc][3] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][3] ),
        .Q(curr_pc[3]));
  FDCE \execute_engine_reg[pc][4] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][4] ),
        .Q(curr_pc[4]));
  FDCE \execute_engine_reg[pc][5] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][5] ),
        .Q(curr_pc[5]));
  FDCE \execute_engine_reg[pc][6] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][6] ),
        .Q(curr_pc[6]));
  FDCE \execute_engine_reg[pc][7] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][7] ),
        .Q(curr_pc[7]));
  FDCE \execute_engine_reg[pc][8] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][8] ),
        .Q(curr_pc[8]));
  FDCE \execute_engine_reg[pc][9] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][9] ),
        .Q(curr_pc[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][10]_i_1 
       (.I0(plusOp[10]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][10] ),
        .O(\fetch_engine[pc][10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][11]_i_1 
       (.I0(plusOp[11]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][11] ),
        .O(\fetch_engine[pc][11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][12]_i_1 
       (.I0(plusOp[12]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][12] ),
        .O(\fetch_engine[pc][12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][13]_i_1 
       (.I0(plusOp[13]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][13] ),
        .O(\fetch_engine[pc][13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][14]_i_1 
       (.I0(plusOp[14]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][14] ),
        .O(\fetch_engine[pc][14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][15]_i_1 
       (.I0(plusOp[15]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][15] ),
        .O(\fetch_engine[pc][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][16]_i_1 
       (.I0(plusOp[16]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][16] ),
        .O(\fetch_engine[pc][16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][17]_i_1 
       (.I0(plusOp[17]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][17] ),
        .O(\fetch_engine[pc][17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][18]_i_1 
       (.I0(plusOp[18]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][18] ),
        .O(\fetch_engine[pc][18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][19]_i_1 
       (.I0(plusOp[19]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][19] ),
        .O(\fetch_engine[pc][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \fetch_engine[pc][1]_i_1 
       (.I0(p_0_in),
        .I1(\fetch_engine_reg[state] [0]),
        .I2(\fetch_engine_reg[state] [1]),
        .O(\fetch_engine[pc][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][20]_i_1 
       (.I0(plusOp[20]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][20] ),
        .O(\fetch_engine[pc][20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][21]_i_1 
       (.I0(plusOp[21]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][21] ),
        .O(\fetch_engine[pc][21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][22]_i_1 
       (.I0(plusOp[22]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][22] ),
        .O(\fetch_engine[pc][22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][23]_i_1 
       (.I0(plusOp[23]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][23] ),
        .O(\fetch_engine[pc][23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][24]_i_1 
       (.I0(plusOp[24]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][24] ),
        .O(\fetch_engine[pc][24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][25]_i_1 
       (.I0(plusOp[25]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][25] ),
        .O(\fetch_engine[pc][25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][26]_i_1 
       (.I0(plusOp[26]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][26] ),
        .O(\fetch_engine[pc][26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][27]_i_1 
       (.I0(plusOp[27]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][27] ),
        .O(\fetch_engine[pc][27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][28]_i_1 
       (.I0(plusOp[28]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][28] ),
        .O(\fetch_engine[pc][28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][29]_i_1 
       (.I0(plusOp[29]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][29] ),
        .O(\fetch_engine[pc][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][2]_i_1 
       (.I0(plusOp[2]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][2] ),
        .O(\fetch_engine[pc][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][30]_i_1 
       (.I0(plusOp[30]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][30] ),
        .O(\fetch_engine[pc][30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF0031FF)) 
    \fetch_engine[pc][31]_i_1 
       (.I0(arbiter_req_reg),
        .I1(\imem_ram.mem_ram_b2_reg_0_6 ),
        .I2(\main_rsp[err] ),
        .I3(\fetch_engine_reg[state] [1]),
        .I4(\fetch_engine_reg[state] [0]),
        .O(\fetch_engine[pc] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][31]_i_2 
       (.I0(plusOp[31]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][31] ),
        .O(\fetch_engine[pc][31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][3]_i_1 
       (.I0(plusOp[3]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][3] ),
        .O(\fetch_engine[pc][3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][4]_i_1 
       (.I0(plusOp[4]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][4] ),
        .O(\fetch_engine[pc][4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fetch_engine[pc][4]_i_3 
       (.I0(\fetch_engine_reg[pc][31]_0 [0]),
        .O(\fetch_engine[pc][4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][5]_i_1 
       (.I0(plusOp[5]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][5] ),
        .O(\fetch_engine[pc][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][6]_i_1 
       (.I0(plusOp[6]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][6] ),
        .O(\fetch_engine[pc][6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][7]_i_1 
       (.I0(plusOp[7]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][7] ),
        .O(\fetch_engine[pc][7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][8]_i_1 
       (.I0(plusOp[8]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][8] ),
        .O(\fetch_engine[pc][8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][9]_i_1 
       (.I0(plusOp[9]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][9] ),
        .O(\fetch_engine[pc][9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h54)) 
    \fetch_engine[restart]_i_1 
       (.I0(\FSM_sequential_fetch_engine[state][0]_i_2_n_0 ),
        .I1(\fetch_engine_reg[state] [0]),
        .I2(\fetch_engine_reg[state] [1]),
        .O(\fetch_engine[restart] ));
  FDCE \fetch_engine_reg[pc][10] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][10]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [8]));
  FDCE \fetch_engine_reg[pc][11] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][11]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [9]));
  FDCE \fetch_engine_reg[pc][12] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][12]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [10]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][12]_i_2 
       (.CI(\fetch_engine_reg[pc][8]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][12]_i_2_n_0 ,\fetch_engine_reg[pc][12]_i_2_n_1 ,\fetch_engine_reg[pc][12]_i_2_n_2 ,\fetch_engine_reg[pc][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S(\fetch_engine_reg[pc][31]_0 [10:7]));
  FDCE \fetch_engine_reg[pc][13] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][13]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [11]));
  FDPE \fetch_engine_reg[pc][14] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][14]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\fetch_engine_reg[pc][31]_0 [12]));
  FDPE \fetch_engine_reg[pc][15] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][15]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\fetch_engine_reg[pc][31]_0 [13]));
  FDPE \fetch_engine_reg[pc][16] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][16]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\fetch_engine_reg[pc][31]_0 [14]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][16]_i_2 
       (.CI(\fetch_engine_reg[pc][12]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][16]_i_2_n_0 ,\fetch_engine_reg[pc][16]_i_2_n_1 ,\fetch_engine_reg[pc][16]_i_2_n_2 ,\fetch_engine_reg[pc][16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S(\fetch_engine_reg[pc][31]_0 [14:11]));
  FDPE \fetch_engine_reg[pc][17] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][17]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\fetch_engine_reg[pc][31]_0 [15]));
  FDPE \fetch_engine_reg[pc][18] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][18]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\fetch_engine_reg[pc][31]_0 [16]));
  FDPE \fetch_engine_reg[pc][19] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][19]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\fetch_engine_reg[pc][31]_0 [17]));
  FDCE \fetch_engine_reg[pc][1] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][1]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc_n_0_][1] ));
  FDPE \fetch_engine_reg[pc][20] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][20]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\fetch_engine_reg[pc][31]_0 [18]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][20]_i_2 
       (.CI(\fetch_engine_reg[pc][16]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][20]_i_2_n_0 ,\fetch_engine_reg[pc][20]_i_2_n_1 ,\fetch_engine_reg[pc][20]_i_2_n_2 ,\fetch_engine_reg[pc][20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[20:17]),
        .S(\fetch_engine_reg[pc][31]_0 [18:15]));
  FDPE \fetch_engine_reg[pc][21] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][21]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\fetch_engine_reg[pc][31]_0 [19]));
  FDPE \fetch_engine_reg[pc][22] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][22]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\fetch_engine_reg[pc][31]_0 [20]));
  FDPE \fetch_engine_reg[pc][23] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][23]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\fetch_engine_reg[pc][31]_0 [21]));
  FDPE \fetch_engine_reg[pc][24] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][24]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\fetch_engine_reg[pc][31]_0 [22]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][24]_i_2 
       (.CI(\fetch_engine_reg[pc][20]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][24]_i_2_n_0 ,\fetch_engine_reg[pc][24]_i_2_n_1 ,\fetch_engine_reg[pc][24]_i_2_n_2 ,\fetch_engine_reg[pc][24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[24:21]),
        .S(\fetch_engine_reg[pc][31]_0 [22:19]));
  FDPE \fetch_engine_reg[pc][25] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][25]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\fetch_engine_reg[pc][31]_0 [23]));
  FDPE \fetch_engine_reg[pc][26] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][26]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\fetch_engine_reg[pc][31]_0 [24]));
  FDPE \fetch_engine_reg[pc][27] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][27]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\fetch_engine_reg[pc][31]_0 [25]));
  FDPE \fetch_engine_reg[pc][28] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][28]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\fetch_engine_reg[pc][31]_0 [26]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][28]_i_2 
       (.CI(\fetch_engine_reg[pc][24]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][28]_i_2_n_0 ,\fetch_engine_reg[pc][28]_i_2_n_1 ,\fetch_engine_reg[pc][28]_i_2_n_2 ,\fetch_engine_reg[pc][28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[28:25]),
        .S(\fetch_engine_reg[pc][31]_0 [26:23]));
  FDPE \fetch_engine_reg[pc][29] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][29]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\fetch_engine_reg[pc][31]_0 [27]));
  FDCE \fetch_engine_reg[pc][2] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][2]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [0]));
  FDPE \fetch_engine_reg[pc][30] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][30]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\fetch_engine_reg[pc][31]_0 [28]));
  FDPE \fetch_engine_reg[pc][31] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .D(\fetch_engine[pc][31]_i_2_n_0 ),
        .PRE(rstn_sys),
        .Q(\fetch_engine_reg[pc][31]_0 [29]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][31]_i_3 
       (.CI(\fetch_engine_reg[pc][28]_i_2_n_0 ),
        .CO({\NLW_fetch_engine_reg[pc][31]_i_3_CO_UNCONNECTED [3:2],\fetch_engine_reg[pc][31]_i_3_n_2 ,\fetch_engine_reg[pc][31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_fetch_engine_reg[pc][31]_i_3_O_UNCONNECTED [3],plusOp[31:29]}),
        .S({1'b0,\fetch_engine_reg[pc][31]_0 [29:27]}));
  FDCE \fetch_engine_reg[pc][3] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][3]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [1]));
  FDCE \fetch_engine_reg[pc][4] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][4]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][4]_i_2 
       (.CI(1'b0),
        .CO({\fetch_engine_reg[pc][4]_i_2_n_0 ,\fetch_engine_reg[pc][4]_i_2_n_1 ,\fetch_engine_reg[pc][4]_i_2_n_2 ,\fetch_engine_reg[pc][4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\fetch_engine_reg[pc][31]_0 [0],1'b0}),
        .O({plusOp[4:2],\NLW_fetch_engine_reg[pc][4]_i_2_O_UNCONNECTED [0]}),
        .S({\fetch_engine_reg[pc][31]_0 [2:1],\fetch_engine[pc][4]_i_3_n_0 ,\fetch_engine_reg[pc_n_0_][1] }));
  FDCE \fetch_engine_reg[pc][5] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][5]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [3]));
  FDCE \fetch_engine_reg[pc][6] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][6]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [4]));
  FDCE \fetch_engine_reg[pc][7] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][7]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [5]));
  FDCE \fetch_engine_reg[pc][8] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][8]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [6]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][8]_i_2 
       (.CI(\fetch_engine_reg[pc][4]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][8]_i_2_n_0 ,\fetch_engine_reg[pc][8]_i_2_n_1 ,\fetch_engine_reg[pc][8]_i_2_n_2 ,\fetch_engine_reg[pc][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S(\fetch_engine_reg[pc][31]_0 [6:3]));
  FDCE \fetch_engine_reg[pc][9] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][9]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [7]));
  FDPE \fetch_engine_reg[restart] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_engine[restart] ),
        .PRE(rstn_sys),
        .Q(\fetch_engine_reg[restart]__0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE5)) 
    i__carry__7_i_2
       (.I0(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\execute_engine_reg[ir][14]_rep__1_1 ));
  LUT5 #(
    .INIT(32'h56000000)) 
    i__carry_i_1__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(cp_valid_1),
        .I4(\multiplier_core_serial.mul_reg[prod][30] [0]),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h02A8)) 
    i__carry_i_6
       (.I0(cp_valid_1),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\FSM_onehot_ctrl_reg[state][1] ));
  LUT3 #(
    .INIT(8'hE2)) 
    \imem_ram.mem_ram_b0_reg_0_0_i_3 
       (.I0(\fetch_engine_reg[pc][31]_0 [11]),
        .I1(\imem_ram.mem_ram_b2_reg_0_6 ),
        .I2(\m_axi_araddr[31] [13]),
        .O(\fetch_engine_reg[pc][13]_1 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \imem_ram.mem_ram_b0_reg_0_4_i_1 
       (.I0(\fetch_engine_reg[pc][31]_0 [11]),
        .I1(\imem_ram.mem_ram_b2_reg_0_6 ),
        .I2(\m_axi_araddr[31] [13]),
        .O(addr[0]));
  LUT3 #(
    .INIT(8'hE2)) 
    \imem_ram.mem_ram_b1_reg_0_0_i_3 
       (.I0(\fetch_engine_reg[pc][31]_0 [13]),
        .I1(\imem_ram.mem_ram_b2_reg_0_6 ),
        .I2(\m_axi_araddr[31] [15]),
        .O(\fetch_engine_reg[pc][15]_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \imem_ram.mem_ram_b1_reg_0_4_i_4 
       (.I0(\fetch_engine_reg[pc][31]_0 [11]),
        .I1(\imem_ram.mem_ram_b2_reg_0_6 ),
        .I2(\m_axi_araddr[31] [13]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hE2)) 
    \imem_ram.mem_ram_b2_reg_0_0_i_1 
       (.I0(\fetch_engine_reg[pc][31]_0 [13]),
        .I1(\imem_ram.mem_ram_b2_reg_0_6 ),
        .I2(\m_axi_araddr[31] [15]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF04550400)) 
    \imm_o[0]_i_1 
       (.I0(\imm_o[0]_i_2_n_0 ),
        .I1(\ctrl[rf_rd] [0]),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(Q[3]),
        .I5(\imm_o[0]_i_3_n_0 ),
        .O(\imm_o[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \imm_o[0]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .O(\imm_o[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hAA28A2A8)) 
    \imm_o[0]_i_3 
       (.I0(Q[3]),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[10]_i_1 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \imm_o[11]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(Q[3]),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\imm_o[11]_i_2_n_0 ),
        .I5(\imm_o[11]_i_3_n_0 ),
        .O(\imm_o[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h53030000)) 
    \imm_o[11]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAA8AAAAA)) 
    \imm_o[11]_i_3 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(\execute_engine_reg[ir_n_0_][4] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][5] ),
        .I5(\ctrl[rf_rd] [0]),
        .O(\imm_o[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[12]_i_1 
       (.I0(Q[0]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[13]_i_1 
       (.I0(Q[1]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[14]_i_1 
       (.I0(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[15]_i_1 
       (.I0(\ctrl[rf_rs1] [0]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[16]_i_1 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[17]_i_1 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[18]_i_1 
       (.I0(\ctrl[rf_rs1] [3]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[19]_i_1 
       (.I0(\ctrl[rf_rs1] [4]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h000A8000)) 
    \imm_o[19]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .O(\imm_o[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[1]_i_1 
       (.I0(Q[4]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [1]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[20]_i_1 
       (.I0(Q[3]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[21]_i_1 
       (.I0(Q[4]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[22]_i_1 
       (.I0(Q[5]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[23]_i_1 
       (.I0(Q[6]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[24]_i_1 
       (.I0(Q[7]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[25]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[26]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[27]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[28]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[29]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[2]_i_1 
       (.I0(Q[5]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [2]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[30]_i_1 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[3]_i_1 
       (.I0(Q[6]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [3]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[4]_i_1 
       (.I0(Q[7]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [4]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hFFFFAFF3)) 
    \imm_o[4]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .I4(\execute_engine_reg[ir_n_0_][3] ),
        .O(\imm_o[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[5]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[6]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[7]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[8]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[9]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[9]_i_1_n_0 ));
  FDCE \imm_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[0]_i_1_n_0 ),
        .Q(imm[0]));
  FDCE \imm_o_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[10]_i_1_n_0 ),
        .Q(imm[10]));
  FDCE \imm_o_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[11]_i_1_n_0 ),
        .Q(imm[11]));
  FDCE \imm_o_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[12]_i_1_n_0 ),
        .Q(imm[12]));
  FDCE \imm_o_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[13]_i_1_n_0 ),
        .Q(imm[13]));
  FDCE \imm_o_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[14]_i_1_n_0 ),
        .Q(imm[14]));
  FDCE \imm_o_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[15]_i_1_n_0 ),
        .Q(imm[15]));
  FDCE \imm_o_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[16]_i_1_n_0 ),
        .Q(imm[16]));
  FDCE \imm_o_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[17]_i_1_n_0 ),
        .Q(imm[17]));
  FDCE \imm_o_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[18]_i_1_n_0 ),
        .Q(imm[18]));
  FDCE \imm_o_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[19]_i_1_n_0 ),
        .Q(imm[19]));
  FDCE \imm_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[1]_i_1_n_0 ),
        .Q(imm[1]));
  FDCE \imm_o_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[20]_i_1_n_0 ),
        .Q(imm[20]));
  FDCE \imm_o_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[21]_i_1_n_0 ),
        .Q(imm[21]));
  FDCE \imm_o_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[22]_i_1_n_0 ),
        .Q(imm[22]));
  FDCE \imm_o_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[23]_i_1_n_0 ),
        .Q(imm[23]));
  FDCE \imm_o_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[24]_i_1_n_0 ),
        .Q(imm[24]));
  FDCE \imm_o_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[25]_i_1_n_0 ),
        .Q(imm[25]));
  FDCE \imm_o_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[26]_i_1_n_0 ),
        .Q(imm[26]));
  FDCE \imm_o_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[27]_i_1_n_0 ),
        .Q(imm[27]));
  FDCE \imm_o_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[28]_i_1_n_0 ),
        .Q(imm[28]));
  FDCE \imm_o_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[29]_i_1_n_0 ),
        .Q(imm[29]));
  FDCE \imm_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[2]_i_1_n_0 ),
        .Q(imm[2]));
  FDCE \imm_o_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[30]_i_1_n_0 ),
        .Q(imm[30]));
  FDCE \imm_o_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[ir_n_0_][31] ),
        .Q(imm[31]));
  FDCE \imm_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[3]_i_1_n_0 ),
        .Q(imm[3]));
  FDCE \imm_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[4]_i_1_n_0 ),
        .Q(imm[4]));
  FDCE \imm_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[5]_i_1_n_0 ),
        .Q(imm[5]));
  FDCE \imm_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[6]_i_1_n_0 ),
        .Q(imm[6]));
  FDCE \imm_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[7]_i_1_n_0 ),
        .Q(imm[7]));
  FDCE \imm_o_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[8]_i_1_n_0 ),
        .Q(imm[8]));
  FDCE \imm_o_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[9]_i_1_n_0 ),
        .Q(imm[9]));
  FDCE \issue_engine_enabled.issue_engine_reg[align] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[0].prefetch_buffer_inst_n_37 ),
        .Q(\issue_engine_enabled.issue_engine_reg[align]__0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \m_axi_araddr[13]_INST_0 
       (.I0(\fetch_engine_reg[pc][31]_0 [11]),
        .I1(\imem_ram.mem_ram_b2_reg_0_6 ),
        .I2(\m_axi_araddr[31] [13]),
        .O(\fetch_engine_reg[pc][13]_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \m_axi_araddr[15]_INST_0 
       (.I0(\fetch_engine_reg[pc][31]_0 [13]),
        .I1(\imem_ram.mem_ram_b2_reg_0_6 ),
        .I2(\m_axi_araddr[31] [15]),
        .O(addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \m_axi_araddr[19]_INST_0 
       (.I0(\fetch_engine_reg[pc][31]_0 [17]),
        .I1(\imem_ram.mem_ram_b2_reg_0_6 ),
        .I2(\m_axi_araddr[31] [19]),
        .O(m_axi_araddr[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \m_axi_araddr[30]_INST_0 
       (.I0(\fetch_engine_reg[pc][31]_0 [28]),
        .I1(\imem_ram.mem_ram_b2_reg_0_6 ),
        .I2(\m_axi_araddr[31] [30]),
        .O(m_axi_araddr[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \m_axi_araddr[31]_INST_0 
       (.I0(\fetch_engine_reg[pc][31]_0 [29]),
        .I1(\imem_ram.mem_ram_b2_reg_0_6 ),
        .I2(\m_axi_araddr[31] [31]),
        .O(m_axi_araddr[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_araddr[31]_INST_0_i_3 
       (.I0(\fetch_engine_reg[state] [0]),
        .I1(\fetch_engine_reg[state] [1]),
        .O(\FSM_sequential_fetch_engine_reg[state][0]_0 ));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    m_axi_awvalid_INST_0_i_19
       (.I0(\fetch_engine_reg[pc][31]_0 [24]),
        .I1(\m_axi_araddr[31] [26]),
        .I2(\fetch_engine_reg[pc][31]_0 [19]),
        .I3(\imem_ram.mem_ram_b2_reg_0_6 ),
        .I4(\m_axi_araddr[31] [21]),
        .O(\fetch_engine_reg[pc][26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_10 
       (.I0(imm[11]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[11]),
        .O(\mar[11]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_11 
       (.I0(imm[10]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[10]),
        .O(\mar[11]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_12 
       (.I0(imm[9]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[9]),
        .O(\mar[11]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_13 
       (.I0(imm[8]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[8]),
        .O(\mar[11]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_2 
       (.I0(curr_pc[11]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[11]),
        .O(\neorv32_cpu_alu_inst/opa [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_3 
       (.I0(curr_pc[10]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[10]),
        .O(\neorv32_cpu_alu_inst/opa [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_4 
       (.I0(curr_pc[9]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[9]),
        .O(\neorv32_cpu_alu_inst/opa [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_5 
       (.I0(curr_pc[8]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[8]),
        .O(\neorv32_cpu_alu_inst/opa [8]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_6 
       (.I0(DOADO[11]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[11]),
        .I3(\mar[11]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_7 
       (.I0(DOADO[10]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[10]),
        .I3(\mar[11]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_8 
       (.I0(DOADO[9]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[9]),
        .I3(\mar[11]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_9 
       (.I0(DOADO[8]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[8]),
        .I3(\mar[11]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_10 
       (.I0(imm[15]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[15]),
        .O(\mar[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_11 
       (.I0(imm[14]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[14]),
        .O(\mar[15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_12 
       (.I0(imm[13]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[13]),
        .O(\mar[15]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_13 
       (.I0(imm[12]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[12]),
        .O(\mar[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_2 
       (.I0(curr_pc[15]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[15]),
        .O(\neorv32_cpu_alu_inst/opa [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_3 
       (.I0(curr_pc[14]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[14]),
        .O(\neorv32_cpu_alu_inst/opa [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_4 
       (.I0(curr_pc[13]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[13]),
        .O(\neorv32_cpu_alu_inst/opa [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_5 
       (.I0(curr_pc[12]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[12]),
        .O(\neorv32_cpu_alu_inst/opa [12]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_6 
       (.I0(DOADO[15]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[15]),
        .I3(\mar[15]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_7 
       (.I0(DOADO[14]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[14]),
        .I3(\mar[15]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_8 
       (.I0(DOADO[13]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[13]),
        .I3(\mar[15]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_9 
       (.I0(DOADO[12]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[12]),
        .I3(\mar[15]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_10 
       (.I0(imm[19]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[19]),
        .O(\mar[19]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_11 
       (.I0(imm[18]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[18]),
        .O(\mar[19]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_12 
       (.I0(imm[17]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[17]),
        .O(\mar[19]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_13 
       (.I0(imm[16]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[16]),
        .O(\mar[19]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_2 
       (.I0(curr_pc[19]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[19]),
        .O(\neorv32_cpu_alu_inst/opa [19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_3 
       (.I0(curr_pc[18]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[18]),
        .O(\neorv32_cpu_alu_inst/opa [18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_4 
       (.I0(curr_pc[17]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[17]),
        .O(\neorv32_cpu_alu_inst/opa [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_5 
       (.I0(curr_pc[16]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[16]),
        .O(\neorv32_cpu_alu_inst/opa [16]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_6 
       (.I0(DOADO[19]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[19]),
        .I3(\mar[19]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_7 
       (.I0(DOADO[18]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[18]),
        .I3(\mar[19]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_8 
       (.I0(DOADO[17]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[17]),
        .I3(\mar[19]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_9 
       (.I0(DOADO[16]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[16]),
        .I3(\mar[19]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_10 
       (.I0(imm[23]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[23]),
        .O(\mar[23]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_11 
       (.I0(imm[22]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[22]),
        .O(\mar[23]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_12 
       (.I0(imm[21]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[21]),
        .O(\mar[23]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_13 
       (.I0(imm[20]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[20]),
        .O(\mar[23]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_2 
       (.I0(curr_pc[23]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[23]),
        .O(\neorv32_cpu_alu_inst/opa [23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_3 
       (.I0(curr_pc[22]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[22]),
        .O(\neorv32_cpu_alu_inst/opa [22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_4 
       (.I0(curr_pc[21]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[21]),
        .O(\neorv32_cpu_alu_inst/opa [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_5 
       (.I0(curr_pc[20]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[20]),
        .O(\neorv32_cpu_alu_inst/opa [20]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_6 
       (.I0(DOADO[23]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[23]),
        .I3(\mar[23]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_7 
       (.I0(DOADO[22]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[22]),
        .I3(\mar[23]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_8 
       (.I0(DOADO[21]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[21]),
        .I3(\mar[23]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_9 
       (.I0(DOADO[20]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[20]),
        .I3(\mar[23]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_10 
       (.I0(imm[27]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[27]),
        .O(\mar[27]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_11 
       (.I0(imm[26]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[26]),
        .O(\mar[27]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_12 
       (.I0(imm[25]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[25]),
        .O(\mar[27]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_13 
       (.I0(imm[24]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[24]),
        .O(\mar[27]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_2 
       (.I0(curr_pc[27]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[27]),
        .O(\neorv32_cpu_alu_inst/opa [27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_3 
       (.I0(curr_pc[26]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[26]),
        .O(\neorv32_cpu_alu_inst/opa [26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_4 
       (.I0(curr_pc[25]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[25]),
        .O(\neorv32_cpu_alu_inst/opa [25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_5 
       (.I0(curr_pc[24]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[24]),
        .O(\neorv32_cpu_alu_inst/opa [24]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_6 
       (.I0(DOADO[27]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[27]),
        .I3(\mar[27]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_7 
       (.I0(DOADO[26]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[26]),
        .I3(\mar[27]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_8 
       (.I0(DOADO[25]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[25]),
        .I3(\mar[27]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_9 
       (.I0(DOADO[24]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[24]),
        .I3(\mar[27]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_10 
       (.I0(imm[31]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[31]),
        .O(\mar[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_11 
       (.I0(imm[30]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[30]),
        .O(\mar[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_12 
       (.I0(imm[29]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[29]),
        .O(\mar[31]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_13 
       (.I0(imm[28]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[28]),
        .O(\mar[31]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_2 
       (.I0(curr_pc[31]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[31]),
        .O(\neorv32_cpu_alu_inst/opa [31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_3 
       (.I0(curr_pc[30]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[30]),
        .O(\neorv32_cpu_alu_inst/opa [30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_4 
       (.I0(curr_pc[29]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[29]),
        .O(\neorv32_cpu_alu_inst/opa [29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_5 
       (.I0(curr_pc[28]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[28]),
        .O(\neorv32_cpu_alu_inst/opa [28]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_6 
       (.I0(DOADO[31]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[31]),
        .I3(\mar[31]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_7 
       (.I0(DOADO[30]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[30]),
        .I3(\mar[31]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_8 
       (.I0(DOADO[29]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[29]),
        .I3(\mar[31]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_9 
       (.I0(DOADO[28]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[28]),
        .I3(\mar[31]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_10 
       (.I0(imm[1]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[1]),
        .O(\mar[3]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_2 
       (.I0(curr_pc[3]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[3]),
        .O(\neorv32_cpu_alu_inst/opa [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_3 
       (.I0(curr_pc[2]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[2]),
        .O(\neorv32_cpu_alu_inst/opa [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_4 
       (.I0(curr_pc[1]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[1]),
        .O(\neorv32_cpu_alu_inst/opa [1]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[3]_i_6 
       (.I0(DOADO[3]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[3]),
        .I3(\imm_o_reg[3]_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[3]_i_7 
       (.I0(DOADO[2]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[2]),
        .I3(\imm_o_reg[2]_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[3]_i_8 
       (.I0(DOADO[1]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[1]),
        .I3(\mar[3]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4B444BBBB4BBB444)) 
    \mar[3]_i_9 
       (.I0(\ctrl[alu_opa_mux] ),
        .I1(DOADO[0]),
        .I2(imm[0]),
        .I3(\ctrl[alu_opb_mux] ),
        .I4(DOBDO[0]),
        .I5(\ctrl[alu_sub] ),
        .O(\mar[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_10 
       (.I0(imm[7]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[7]),
        .O(\mar[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_11 
       (.I0(imm[6]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[6]),
        .O(\mar[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_12 
       (.I0(imm[5]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[5]),
        .O(\mar[7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_2 
       (.I0(curr_pc[7]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[7]),
        .O(\neorv32_cpu_alu_inst/opa [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_3 
       (.I0(curr_pc[6]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[6]),
        .O(\neorv32_cpu_alu_inst/opa [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_4 
       (.I0(curr_pc[5]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[5]),
        .O(\neorv32_cpu_alu_inst/opa [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_5 
       (.I0(curr_pc[4]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[4]),
        .O(\neorv32_cpu_alu_inst/opa [4]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_6 
       (.I0(DOADO[7]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[7]),
        .I3(\mar[7]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_7 
       (.I0(DOADO[6]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[6]),
        .I3(\mar[7]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_8 
       (.I0(DOADO[5]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[5]),
        .I3(\mar[7]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_9 
       (.I0(DOADO[4]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[4]),
        .I3(\imm_o_reg[4]_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[11]_i_1 
       (.CI(\mar_reg[7]_i_1_n_0 ),
        .CO({\mar_reg[11]_i_1_n_0 ,\mar_reg[11]_i_1_n_1 ,\mar_reg[11]_i_1_n_2 ,\mar_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [11:8]),
        .O(alu_add[11:8]),
        .S({\mar[11]_i_6_n_0 ,\mar[11]_i_7_n_0 ,\mar[11]_i_8_n_0 ,\mar[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[15]_i_1 
       (.CI(\mar_reg[11]_i_1_n_0 ),
        .CO({\mar_reg[15]_i_1_n_0 ,\mar_reg[15]_i_1_n_1 ,\mar_reg[15]_i_1_n_2 ,\mar_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [15:12]),
        .O(alu_add[15:12]),
        .S({\mar[15]_i_6_n_0 ,\mar[15]_i_7_n_0 ,\mar[15]_i_8_n_0 ,\mar[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[19]_i_1 
       (.CI(\mar_reg[15]_i_1_n_0 ),
        .CO({\mar_reg[19]_i_1_n_0 ,\mar_reg[19]_i_1_n_1 ,\mar_reg[19]_i_1_n_2 ,\mar_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [19:16]),
        .O(alu_add[19:16]),
        .S({\mar[19]_i_6_n_0 ,\mar[19]_i_7_n_0 ,\mar[19]_i_8_n_0 ,\mar[19]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[23]_i_1 
       (.CI(\mar_reg[19]_i_1_n_0 ),
        .CO({\mar_reg[23]_i_1_n_0 ,\mar_reg[23]_i_1_n_1 ,\mar_reg[23]_i_1_n_2 ,\mar_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [23:20]),
        .O(alu_add[23:20]),
        .S({\mar[23]_i_6_n_0 ,\mar[23]_i_7_n_0 ,\mar[23]_i_8_n_0 ,\mar[23]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[27]_i_1 
       (.CI(\mar_reg[23]_i_1_n_0 ),
        .CO({\mar_reg[27]_i_1_n_0 ,\mar_reg[27]_i_1_n_1 ,\mar_reg[27]_i_1_n_2 ,\mar_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [27:24]),
        .O(alu_add[27:24]),
        .S({\mar[27]_i_6_n_0 ,\mar[27]_i_7_n_0 ,\mar[27]_i_8_n_0 ,\mar[27]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[31]_i_1 
       (.CI(\mar_reg[27]_i_1_n_0 ),
        .CO({\mar_reg[31]_i_1_n_0 ,\mar_reg[31]_i_1_n_1 ,\mar_reg[31]_i_1_n_2 ,\mar_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [31:28]),
        .O(alu_add[31:28]),
        .S({\mar[31]_i_6_n_0 ,\mar[31]_i_7_n_0 ,\mar[31]_i_8_n_0 ,\mar[31]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mar_reg[3]_i_1_n_0 ,\mar_reg[3]_i_1_n_1 ,\mar_reg[3]_i_1_n_2 ,\mar_reg[3]_i_1_n_3 }),
        .CYINIT(\ctrl[alu_sub] ),
        .DI({\neorv32_cpu_alu_inst/opa [3:1],\mar_reg[3] }),
        .O(alu_add[3:0]),
        .S({\mar[3]_i_6_n_0 ,\mar[3]_i_7_n_0 ,\mar[3]_i_8_n_0 ,\mar[3]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[7]_i_1 
       (.CI(\mar_reg[3]_i_1_n_0 ),
        .CO({\mar_reg[7]_i_1_n_0 ,\mar_reg[7]_i_1_n_1 ,\mar_reg[7]_i_1_n_2 ,\mar_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [7:4]),
        .O(alu_add[7:4]),
        .S({\mar[7]_i_6_n_0 ,\mar[7]_i_7_n_0 ,\mar[7]_i_8_n_0 ,\mar[7]_i_9_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hF8A8)) 
    misaligned_i_1
       (.I0(alu_add[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(alu_add[1]),
        .O(\execute_engine_reg[ir][12]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \monitor[cnt][0]_i_1 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\monitor_reg[cnt_n_0_][0] ),
        .O(\monitor[cnt][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000060000000000)) 
    \monitor[cnt][1]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][0] ),
        .I1(\monitor_reg[cnt_n_0_][1] ),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\execute_engine_reg[state] [1]),
        .O(\monitor[cnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \monitor[cnt][2]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][1] ),
        .I1(\monitor_reg[cnt_n_0_][0] ),
        .I2(\monitor_reg[cnt_n_0_][2] ),
        .I3(\monitor[cnt][9]_i_2_n_0 ),
        .O(\monitor[cnt][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \monitor[cnt][3]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][2] ),
        .I1(\monitor_reg[cnt_n_0_][0] ),
        .I2(\monitor_reg[cnt_n_0_][1] ),
        .I3(\monitor[cnt][9]_i_2_n_0 ),
        .I4(\monitor_reg[cnt_n_0_][3] ),
        .O(\monitor[cnt][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \monitor[cnt][4]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][3] ),
        .I1(\monitor_reg[cnt_n_0_][1] ),
        .I2(\monitor_reg[cnt_n_0_][0] ),
        .I3(\monitor_reg[cnt_n_0_][2] ),
        .I4(\monitor_reg[cnt_n_0_][4] ),
        .I5(\monitor[cnt][9]_i_2_n_0 ),
        .O(\monitor[cnt][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA9AAAAAAAAAAAAA)) 
    \monitor[cnt][5]_i_1 
       (.I0(\monitor[cnt][5]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\monitor_reg[cnt_n_0_][5] ),
        .O(\monitor[cnt][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \monitor[cnt][5]_i_2 
       (.I0(\monitor_reg[cnt_n_0_][3] ),
        .I1(\monitor[cnt][9]_i_2_n_0 ),
        .I2(\monitor_reg[cnt_n_0_][1] ),
        .I3(\monitor_reg[cnt_n_0_][0] ),
        .I4(\monitor_reg[cnt_n_0_][2] ),
        .I5(\monitor_reg[cnt_n_0_][4] ),
        .O(\monitor[cnt][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AAAAAAAAAA)) 
    \monitor[cnt][6]_i_1 
       (.I0(\monitor[cnt][9]_i_3_n_0 ),
        .I1(\monitor_reg[cnt_n_0_][6] ),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\execute_engine_reg[state] [1]),
        .O(\monitor[cnt][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \monitor[cnt][7]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][6] ),
        .I1(\monitor[cnt][9]_i_3_n_0 ),
        .I2(\monitor[cnt][9]_i_2_n_0 ),
        .I3(\monitor_reg[cnt_n_0_][7] ),
        .O(\monitor[cnt][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \monitor[cnt][8]_i_1 
       (.I0(\monitor[cnt][9]_i_3_n_0 ),
        .I1(\monitor_reg[cnt_n_0_][6] ),
        .I2(\monitor_reg[cnt_n_0_][7] ),
        .I3(\monitor[cnt][9]_i_2_n_0 ),
        .I4(\monitor_reg[cnt_n_0_][8] ),
        .O(\monitor[cnt][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h60A0A0A0A0A0A0A0)) 
    \monitor[cnt][9]_i_1 
       (.I0(\monitor[exc] ),
        .I1(\monitor_reg[cnt_n_0_][8] ),
        .I2(\monitor[cnt][9]_i_2_n_0 ),
        .I3(\monitor_reg[cnt_n_0_][7] ),
        .I4(\monitor_reg[cnt_n_0_][6] ),
        .I5(\monitor[cnt][9]_i_3_n_0 ),
        .O(\monitor[cnt][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \monitor[cnt][9]_i_2 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .O(\monitor[cnt][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \monitor[cnt][9]_i_3 
       (.I0(\monitor[cnt][5]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\monitor_reg[cnt_n_0_][5] ),
        .O(\monitor[cnt][9]_i_3_n_0 ));
  FDCE \monitor_reg[cnt][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][0]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][0] ));
  FDCE \monitor_reg[cnt][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][1]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][1] ));
  FDCE \monitor_reg[cnt][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][2]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][2] ));
  FDCE \monitor_reg[cnt][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][3]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][3] ));
  FDCE \monitor_reg[cnt][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][4]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][4] ));
  FDCE \monitor_reg[cnt][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][5]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][5] ));
  FDCE \monitor_reg[cnt][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][6]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][6] ));
  FDCE \monitor_reg[cnt][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][7]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][7] ));
  FDCE \monitor_reg[cnt][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][8]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][8] ));
  FDCE \monitor_reg[cnt][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][9]_i_1_n_0 ),
        .Q(\monitor[exc] ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][0]_i_1 
       (.I0(DOADO[0]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][10]_i_1 
       (.I0(DOADO[10]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [11]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [10]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][11]_i_1 
       (.I0(DOADO[11]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [12]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [11]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][12]_i_1 
       (.I0(DOADO[12]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [13]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [12]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][13]_i_1 
       (.I0(DOADO[13]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [14]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [13]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][14]_i_1 
       (.I0(DOADO[14]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [15]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [14]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][15]_i_1 
       (.I0(DOADO[15]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [16]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [15]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][16]_i_1 
       (.I0(DOADO[16]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [17]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [16]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][17]_i_1 
       (.I0(DOADO[17]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [18]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [17]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][18]_i_1 
       (.I0(DOADO[18]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [19]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [18]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][19]_i_1 
       (.I0(DOADO[19]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [20]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [19]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][1]_i_1 
       (.I0(DOADO[1]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [2]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][20]_i_1 
       (.I0(DOADO[20]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [21]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [20]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][21]_i_1 
       (.I0(DOADO[21]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [22]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [21]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][22]_i_1 
       (.I0(DOADO[22]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [23]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [22]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][23]_i_1 
       (.I0(DOADO[23]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [24]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [23]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][24]_i_1 
       (.I0(DOADO[24]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [25]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [24]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][25]_i_1 
       (.I0(DOADO[25]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [26]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [25]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][26]_i_1 
       (.I0(DOADO[26]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [27]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [26]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][27]_i_1 
       (.I0(DOADO[27]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [28]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [27]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][28]_i_1 
       (.I0(DOADO[28]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [29]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [28]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][29]_i_1 
       (.I0(DOADO[29]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [30]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [29]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][2]_i_1 
       (.I0(DOADO[2]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [3]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][30]_i_1 
       (.I0(DOADO[30]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [31]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [30]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][31]_i_1 
       (.I0(DOADO[31]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\mul[add] [0]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [31]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][32]_i_1 
       (.I0(\mul[add] [1]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [32]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][33]_i_1 
       (.I0(\mul[add] [2]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [33]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][34]_i_1 
       (.I0(\mul[add] [3]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [34]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][35]_i_1 
       (.I0(\mul[add] [4]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [35]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][36]_i_1 
       (.I0(\mul[add] [5]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [36]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][37]_i_1 
       (.I0(\mul[add] [6]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [37]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][38]_i_1 
       (.I0(\mul[add] [7]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [38]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][39]_i_1 
       (.I0(\mul[add] [8]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [39]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][3]_i_1 
       (.I0(DOADO[3]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [4]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][40]_i_1 
       (.I0(\mul[add] [9]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [40]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][41]_i_1 
       (.I0(\mul[add] [10]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [41]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][42]_i_1 
       (.I0(\mul[add] [11]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [42]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][43]_i_1 
       (.I0(\mul[add] [12]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [43]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][44]_i_1 
       (.I0(\mul[add] [13]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [44]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][45]_i_1 
       (.I0(\mul[add] [14]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [45]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][46]_i_1 
       (.I0(\mul[add] [15]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [46]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][47]_i_1 
       (.I0(\mul[add] [16]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [47]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][48]_i_1 
       (.I0(\mul[add] [17]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [48]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][49]_i_1 
       (.I0(\mul[add] [18]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [49]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][4]_i_1 
       (.I0(DOADO[4]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [5]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][50]_i_1 
       (.I0(\mul[add] [19]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [50]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][51]_i_1 
       (.I0(\mul[add] [20]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [51]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][52]_i_1 
       (.I0(\mul[add] [21]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [52]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][53]_i_1 
       (.I0(\mul[add] [22]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [53]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][54]_i_1 
       (.I0(\mul[add] [23]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [54]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][55]_i_1 
       (.I0(\mul[add] [24]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [55]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][56]_i_1 
       (.I0(\mul[add] [25]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [56]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][57]_i_1 
       (.I0(\mul[add] [26]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [57]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][58]_i_1 
       (.I0(\mul[add] [27]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [58]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][59]_i_1 
       (.I0(\mul[add] [28]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [59]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][5]_i_1 
       (.I0(DOADO[5]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [6]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][60]_i_1 
       (.I0(\mul[add] [29]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [60]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][61]_i_1 
       (.I0(\mul[add] [30]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [61]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][62]_i_1 
       (.I0(\mul[add] [31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [62]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][63]_i_2 
       (.I0(\mul[add] [32]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [63]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][6]_i_1 
       (.I0(DOADO[6]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [7]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][7]_i_1 
       (.I0(DOADO[7]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [8]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [7]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][8]_i_1 
       (.I0(DOADO[8]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [9]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [8]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][9]_i_1 
       (.I0(DOADO[9]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [10]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [9]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    pending_i_6
       (.I0(\fetch_engine_reg[pc][31]_0 [29]),
        .I1(\m_axi_araddr[31] [31]),
        .I2(\fetch_engine_reg[pc][31]_0 [28]),
        .I3(\imem_ram.mem_ram_b2_reg_0_6 ),
        .I4(\m_axi_araddr[31] [30]),
        .O(\fetch_engine_reg[pc][31]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo \prefetch_buffer[0].prefetch_buffer_inst 
       (.CO(\issue_engine[ack]2 ),
        .D(\prefetch_buffer[0].prefetch_buffer_inst_n_0 ),
        .DOC(\prefetch_buffer[1].prefetch_buffer_inst_n_12 ),
        .E(\prefetch_buffer[0].prefetch_buffer_inst_n_19 ),
        .\FSM_sequential_execute_engine_reg[state][0] (\prefetch_buffer[1].prefetch_buffer_inst_n_18 ),
        .\FSM_sequential_execute_engine_reg[state][0]_0 (\FSM_sequential_execute_engine[state][3]_i_4_n_0 ),
        .\FSM_sequential_execute_engine_reg[state][0]_1 (\FSM_sequential_execute_engine[state][3]_i_5_n_0 ),
        .\FSM_sequential_execute_engine_reg[state][0]_2 (\FSM_sequential_execute_engine[state][3]_i_6_n_0 ),
        .\FSM_sequential_execute_engine_reg[state][0]_3 (\FSM_sequential_execute_engine[state][3]_i_11_n_0 ),
        .Q(\execute_engine_reg[state] ),
        .clk(clk),
        .clk_0(rdata_o),
        .clk_1(\prefetch_buffer[0].prefetch_buffer_inst_n_22 ),
        .\csr[tdata1_rd] ({\csr[tdata1_rd] [22],\csr[tdata1_rd] [2]}),
        .\execute_engine[ir][25]_i_3 (\prefetch_buffer[1].prefetch_buffer_inst_n_26 ),
        .\execute_engine[ir][26]_i_5 (\prefetch_buffer[1].prefetch_buffer_inst_n_14 ),
        .\execute_engine[ir_nxt] (\execute_engine[ir_nxt] ),
        .\execute_engine_reg[next_pc][1] (\prefetch_buffer[0].prefetch_buffer_inst_n_37 ),
        .\execute_engine_reg[pc][1] (\execute_engine[pc][31]_i_2_n_0 ),
        .\fetch_engine_reg[restart]__0 (\fetch_engine_reg[restart]__0 ),
        .\issue_engine[valid]1 (\issue_engine[valid]1 ),
        .\issue_engine_enabled.issue_engine_reg[align] (\prefetch_buffer[0].prefetch_buffer_inst_n_17 ),
        .\issue_engine_enabled.issue_engine_reg[align]_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_18 ),
        .\issue_engine_enabled.issue_engine_reg[align]_1 (\prefetch_buffer[0].prefetch_buffer_inst_n_24 ),
        .\issue_engine_enabled.issue_engine_reg[align]_10 (\prefetch_buffer[0].prefetch_buffer_inst_n_34 ),
        .\issue_engine_enabled.issue_engine_reg[align]_11 (\prefetch_buffer[0].prefetch_buffer_inst_n_35 ),
        .\issue_engine_enabled.issue_engine_reg[align]_12 (\prefetch_buffer[0].prefetch_buffer_inst_n_36 ),
        .\issue_engine_enabled.issue_engine_reg[align]_13 (p_0_in),
        .\issue_engine_enabled.issue_engine_reg[align]_14 (\prefetch_buffer[1].prefetch_buffer_inst_n_23 ),
        .\issue_engine_enabled.issue_engine_reg[align]_2 (\prefetch_buffer[0].prefetch_buffer_inst_n_26 ),
        .\issue_engine_enabled.issue_engine_reg[align]_3 (\prefetch_buffer[0].prefetch_buffer_inst_n_27 ),
        .\issue_engine_enabled.issue_engine_reg[align]_4 (\prefetch_buffer[0].prefetch_buffer_inst_n_28 ),
        .\issue_engine_enabled.issue_engine_reg[align]_5 (\prefetch_buffer[0].prefetch_buffer_inst_n_29 ),
        .\issue_engine_enabled.issue_engine_reg[align]_6 (\prefetch_buffer[0].prefetch_buffer_inst_n_30 ),
        .\issue_engine_enabled.issue_engine_reg[align]_7 (\prefetch_buffer[0].prefetch_buffer_inst_n_31 ),
        .\issue_engine_enabled.issue_engine_reg[align]_8 (\prefetch_buffer[0].prefetch_buffer_inst_n_32 ),
        .\issue_engine_enabled.issue_engine_reg[align]_9 (\prefetch_buffer[0].prefetch_buffer_inst_n_33 ),
        .\issue_engine_enabled.issue_engine_reg[align]__0 (\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .\r_pnt[1]_i_2_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_21 ),
        .\r_pnt_reg[0]_0 (r_nxt),
        .\r_pnt_reg[0]_1 (\prefetch_buffer[1].prefetch_buffer_inst_n_13 ),
        .\r_pnt_reg[1]_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_24 ),
        .rdata_o0_out({\prefetch_buffer[1].prefetch_buffer_inst_n_0 ,\prefetch_buffer[1].prefetch_buffer_inst_n_1 ,\prefetch_buffer[1].prefetch_buffer_inst_n_2 ,\prefetch_buffer[1].prefetch_buffer_inst_n_3 ,\prefetch_buffer[1].prefetch_buffer_inst_n_4 ,\prefetch_buffer[1].prefetch_buffer_inst_n_5 ,\prefetch_buffer[1].prefetch_buffer_inst_n_6 ,\prefetch_buffer[1].prefetch_buffer_inst_n_7 ,\prefetch_buffer[1].prefetch_buffer_inst_n_8 ,\prefetch_buffer[1].prefetch_buffer_inst_n_9 ,\prefetch_buffer[1].prefetch_buffer_inst_n_10 }),
        .rstn_sys(rstn_sys),
        .\trap_ctrl_reg[env_pending]__0 (\trap_ctrl_reg[env_pending]__0 ),
        .\trap_ctrl_reg[exc_buf][0] (\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .\trigger_module_enable.hw_trigger_fired_reg (\execute_engine[pc_we] ),
        .\w_pnt_reg[0]_0 (\ipb[we] ),
        .\w_pnt_reg[0]_1 (\fetch_engine_reg[pc_n_0_][1] ),
        .\w_pnt_reg[1]_0 (\w_pnt_reg[1] ),
        .wdata_i({wdata_i,\main_rsp[data] [15:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo_1 \prefetch_buffer[1].prefetch_buffer_inst 
       (.CO(\issue_engine[ack]2 ),
        .D(r_nxt),
        .DOC(\prefetch_buffer[1].prefetch_buffer_inst_n_12 ),
        .\FSM_sequential_execute_engine[state][3]_i_8_0 ({p_16_in,\trap_ctrl_reg[exc_buf_n_0_][9] ,p_1_in,p_2_in,p_3_in,p_4_in,p_5_in,p_6_in,\trap_ctrl_reg[exc_buf][1]_0 ,\trap_ctrl_reg[exc_buf_n_0_][0] }),
        .\FSM_sequential_execute_engine_reg[state][1] (\prefetch_buffer[1].prefetch_buffer_inst_n_21 ),
        .\FSM_sequential_execute_engine_reg[state][3] (\execute_engine_reg[state] ),
        .\FSM_sequential_execute_engine_reg[state][3]_i_7_0 ({\execute_engine_reg[next_pc_n_0_][31] ,\execute_engine_reg[next_pc_n_0_][30] ,\execute_engine_reg[next_pc_n_0_][29] ,\execute_engine_reg[next_pc_n_0_][28] ,\execute_engine_reg[next_pc_n_0_][27] ,\execute_engine_reg[next_pc_n_0_][26] ,\execute_engine_reg[next_pc_n_0_][25] ,\execute_engine_reg[next_pc_n_0_][24] ,\execute_engine_reg[next_pc_n_0_][23] ,\execute_engine_reg[next_pc_n_0_][22] ,\execute_engine_reg[next_pc_n_0_][21] ,\execute_engine_reg[next_pc_n_0_][20] ,\execute_engine_reg[next_pc_n_0_][19] ,\execute_engine_reg[next_pc_n_0_][18] ,\execute_engine_reg[next_pc_n_0_][17] ,\execute_engine_reg[next_pc_n_0_][16] ,\execute_engine_reg[next_pc_n_0_][15] ,\execute_engine_reg[next_pc_n_0_][14] ,\execute_engine_reg[next_pc_n_0_][13] ,\execute_engine_reg[next_pc_n_0_][12] ,\execute_engine_reg[next_pc_n_0_][11] ,\execute_engine_reg[next_pc_n_0_][10] ,\execute_engine_reg[next_pc_n_0_][9] ,\execute_engine_reg[next_pc_n_0_][8] ,\execute_engine_reg[next_pc_n_0_][7] ,\execute_engine_reg[next_pc_n_0_][6] ,\execute_engine_reg[next_pc_n_0_][5] ,\execute_engine_reg[next_pc_n_0_][4] ,\execute_engine_reg[next_pc_n_0_][3] ,\execute_engine_reg[next_pc_n_0_][2] ,p_0_in}),
        .\FSM_sequential_execute_engine_reg[state][3]_i_7_1 (\csr_reg[tdata2] ),
        .\FSM_sequential_fetch_engine_reg[state][0] (\ipb[we] ),
        .\FSM_sequential_fetch_engine_reg[state][0]_0 (\FSM_sequential_fetch_engine[state][0]_i_2_n_0 ),
        .\FSM_sequential_fetch_engine_reg[state][1] (\prefetch_buffer[1].prefetch_buffer_inst_n_15 ),
        .\FSM_sequential_fetch_engine_reg[state][1]_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_28 ),
        .\FSM_sequential_fetch_engine_reg[state][1]_1 (\FSM_sequential_fetch_engine[state][1]_i_2_n_0 ),
        .Q(\prefetch_buffer[1].prefetch_buffer_inst_n_13 ),
        .\arbiter_reg[b_req] (\arbiter_reg[b_req] ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[b_req]_0 (\FSM_sequential_fetch_engine_reg[state][0]_0 ),
        .\arbiter_reg[b_req]_1 (\w_pnt_reg[1] ),
        .\arbiter_reg[b_req]__0 (\arbiter_reg[b_req]__0 ),
        .clk(clk),
        .\execute_engine[ir][12]_i_3_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_30 ),
        .\execute_engine[ir][15]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_17 ),
        .\execute_engine[ir][20]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_32 ),
        .\execute_engine[ir][25]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_26 ),
        .\execute_engine[ir][26]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_27 ),
        .\execute_engine[ir][26]_i_2_1 (\prefetch_buffer[0].prefetch_buffer_inst_n_33 ),
        .\execute_engine[ir][7]_i_3_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_36 ),
        .\execute_engine_reg[ir][12] (\prefetch_buffer[0].prefetch_buffer_inst_n_35 ),
        .\execute_engine_reg[ir][15] (rdata_o),
        .\execute_engine_reg[ir][1] (\prefetch_buffer[0].prefetch_buffer_inst_n_29 ),
        .\execute_engine_reg[ir][2] (\prefetch_buffer[0].prefetch_buffer_inst_n_34 ),
        .\execute_engine_reg[ir][2]_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_22 ),
        .\execute_engine_reg[ir][30] (\prefetch_buffer[0].prefetch_buffer_inst_n_18 ),
        .\execute_engine_reg[ir][30]_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_28 ),
        .\execute_engine_reg[ir][31] (\prefetch_buffer[0].prefetch_buffer_inst_n_31 ),
        .\fetch_engine_reg[restart]__0 (\fetch_engine_reg[restart]__0 ),
        .\fetch_engine_reg[state] (\fetch_engine_reg[state] ),
        .\issue_engine[valid]1 (\issue_engine[valid]1 ),
        .\issue_engine_enabled.issue_engine_reg[align] (\prefetch_buffer[1].prefetch_buffer_inst_n_14 ),
        .\issue_engine_enabled.issue_engine_reg[align]_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_26 ),
        .\issue_engine_enabled.issue_engine_reg[align]_1 ({\prefetch_buffer[1].prefetch_buffer_inst_n_29 ,\prefetch_buffer[1].prefetch_buffer_inst_n_30 ,\prefetch_buffer[1].prefetch_buffer_inst_n_31 ,\prefetch_buffer[1].prefetch_buffer_inst_n_32 ,\prefetch_buffer[1].prefetch_buffer_inst_n_33 ,\prefetch_buffer[1].prefetch_buffer_inst_n_34 ,\prefetch_buffer[1].prefetch_buffer_inst_n_35 ,\prefetch_buffer[1].prefetch_buffer_inst_n_36 ,\prefetch_buffer[1].prefetch_buffer_inst_n_37 ,\prefetch_buffer[1].prefetch_buffer_inst_n_38 ,\prefetch_buffer[1].prefetch_buffer_inst_n_39 ,\prefetch_buffer[1].prefetch_buffer_inst_n_40 ,\prefetch_buffer[1].prefetch_buffer_inst_n_41 ,\prefetch_buffer[1].prefetch_buffer_inst_n_42 ,\prefetch_buffer[1].prefetch_buffer_inst_n_43 ,\prefetch_buffer[1].prefetch_buffer_inst_n_44 ,\prefetch_buffer[1].prefetch_buffer_inst_n_45 ,\prefetch_buffer[1].prefetch_buffer_inst_n_46 ,\prefetch_buffer[1].prefetch_buffer_inst_n_47 ,\prefetch_buffer[1].prefetch_buffer_inst_n_48 ,\prefetch_buffer[1].prefetch_buffer_inst_n_49 ,\prefetch_buffer[1].prefetch_buffer_inst_n_50 ,\prefetch_buffer[1].prefetch_buffer_inst_n_51 ,\prefetch_buffer[1].prefetch_buffer_inst_n_52 ,\prefetch_buffer[1].prefetch_buffer_inst_n_53 ,\prefetch_buffer[1].prefetch_buffer_inst_n_54 ,\prefetch_buffer[1].prefetch_buffer_inst_n_55 ,\prefetch_buffer[1].prefetch_buffer_inst_n_56 ,\prefetch_buffer[1].prefetch_buffer_inst_n_57 ,\prefetch_buffer[1].prefetch_buffer_inst_n_58 ,\prefetch_buffer[1].prefetch_buffer_inst_n_59 ,\prefetch_buffer[1].prefetch_buffer_inst_n_60 }),
        .\issue_engine_enabled.issue_engine_reg[align]_2 (\prefetch_buffer[1].prefetch_buffer_inst_n_62 ),
        .\issue_engine_enabled.issue_engine_reg[align]_3 (\prefetch_buffer[1].prefetch_buffer_inst_n_63 ),
        .\issue_engine_enabled.issue_engine_reg[align]_4 (\prefetch_buffer[1].prefetch_buffer_inst_n_64 ),
        .\issue_engine_enabled.issue_engine_reg[align]__0 (\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .\main_rsp[data] (\main_rsp[data] [31:16]),
        .\main_rsp[err] (\main_rsp[err] ),
        .p_0_in__0(p_0_in__0),
        .\r_pnt_reg[1]_0 (\r_pnt_reg[1] ),
        .\r_pnt_reg[1]_1 (\prefetch_buffer[1].prefetch_buffer_inst_n_23 ),
        .\r_pnt_reg[1]_2 (\prefetch_buffer[0].prefetch_buffer_inst_n_24 ),
        .rdata_o0_out({\prefetch_buffer[1].prefetch_buffer_inst_n_0 ,\prefetch_buffer[1].prefetch_buffer_inst_n_1 ,\prefetch_buffer[1].prefetch_buffer_inst_n_2 ,\prefetch_buffer[1].prefetch_buffer_inst_n_3 ,\prefetch_buffer[1].prefetch_buffer_inst_n_4 ,\prefetch_buffer[1].prefetch_buffer_inst_n_5 ,\prefetch_buffer[1].prefetch_buffer_inst_n_6 ,\prefetch_buffer[1].prefetch_buffer_inst_n_7 ,\prefetch_buffer[1].prefetch_buffer_inst_n_8 ,\prefetch_buffer[1].prefetch_buffer_inst_n_9 ,\prefetch_buffer[1].prefetch_buffer_inst_n_10 }),
        .rstn_sys(rstn_sys),
        .\trap_ctrl_reg[env_pending] (\prefetch_buffer[1].prefetch_buffer_inst_n_18 ),
        .\trap_ctrl_reg[env_pending]__0 (\trap_ctrl_reg[env_pending]__0 ),
        .\trap_ctrl_reg[exc_buf][4] (\prefetch_buffer[1].prefetch_buffer_inst_n_19 ),
        .\trap_ctrl_reg[exc_buf][5] (\prefetch_buffer[1].prefetch_buffer_inst_n_20 ),
        .\w_pnt_reg[0]_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_24 ),
        .\w_pnt_reg[1]_0 (\w_pnt_reg[1]_0 ),
        .\w_pnt_reg[1]_1 (\imem_ram.mem_ram_b2_reg_0_6 ),
        .\w_pnt_reg[1]_2 (arbiter_req_reg),
        .wdata_i(wdata_i));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h32020000)) 
    \rdata_o[14]_i_2 
       (.I0(\rdata_o_reg[8] ),
        .I1(Q[0]),
        .I2(\m_axi_araddr[31] [0]),
        .I3(\rdata_o_reg[8]_0 ),
        .I4(\execute_engine_reg[ir][13]_0 ),
        .O(\execute_engine_reg[ir][12]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[16]_i_1 
       (.I0(\main_rsp[data] [16]),
        .I1(Q[1]),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[17]_i_1 
       (.I0(\main_rsp[data] [17]),
        .I1(Q[1]),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[18]_i_1 
       (.I0(\main_rsp[data] [18]),
        .I1(Q[1]),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[19]_i_1 
       (.I0(\main_rsp[data] [19]),
        .I1(Q[1]),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[20]_i_1 
       (.I0(\main_rsp[data] [20]),
        .I1(Q[1]),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[21]_i_1 
       (.I0(\main_rsp[data] [21]),
        .I1(Q[1]),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[22]_i_1 
       (.I0(\main_rsp[data] [22]),
        .I1(Q[1]),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[24]_i_1 
       (.I0(\main_rsp[data] [24]),
        .I1(Q[1]),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[25]_i_1 
       (.I0(\main_rsp[data] [25]),
        .I1(Q[1]),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[26]_i_1 
       (.I0(\main_rsp[data] [26]),
        .I1(Q[1]),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[27]_i_1 
       (.I0(\main_rsp[data] [27]),
        .I1(Q[1]),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[28]_i_1 
       (.I0(\main_rsp[data] [28]),
        .I1(Q[1]),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[29]_i_1 
       (.I0(\main_rsp[data] [29]),
        .I1(Q[1]),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[30]_i_1 
       (.I0(\main_rsp[data] [30]),
        .I1(Q[1]),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hAAA80008)) 
    \rdata_o[30]_i_2 
       (.I0(\execute_engine_reg[ir][13]_0 ),
        .I1(\rdata_o_reg[8] ),
        .I2(Q[0]),
        .I3(\m_axi_araddr[31] [0]),
        .I4(\rdata_o_reg[8]_0 ),
        .O(\rdata_o[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \rdata_o[31]_i_4 
       (.I0(Q[1]),
        .I1(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .O(\execute_engine_reg[ir][13]_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \rdata_o[31]_i_5 
       (.I0(\rdata_o_reg[8] ),
        .I1(Q[0]),
        .I2(\m_axi_araddr[31] [0]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I5(Q[1]),
        .O(\execute_engine_reg[ir][12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rdata_o[6]_i_4 
       (.I0(Q[0]),
        .I1(\m_axi_araddr[31] [0]),
        .O(\execute_engine_reg[ir][12]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \rdata_o[7]_i_2 
       (.I0(Q[1]),
        .I1(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I2(\m_axi_araddr[31] [0]),
        .I3(Q[0]),
        .O(\execute_engine_reg[ir][13]_1 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_1 
       (.I0(\ctrl[rf_rs1] [4]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [4]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [4]));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_100 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[19]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[19]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[19]),
        .O(\register_file_fpga.reg_file_reg_i_100_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_102 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[18]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[18]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[18]),
        .O(\register_file_fpga.reg_file_reg_i_102_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_104 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[17]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[17]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[17]),
        .O(\register_file_fpga.reg_file_reg_i_104_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_106 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[16]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[16]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[16]),
        .O(\register_file_fpga.reg_file_reg_i_106_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_108 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[15]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[15]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[15]),
        .O(\register_file_fpga.reg_file_reg_i_108_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_110 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[14]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[14]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[14]),
        .O(\register_file_fpga.reg_file_reg_i_110_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_112 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[13]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[13]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[13]),
        .O(\register_file_fpga.reg_file_reg_i_112_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_114 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[12]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[12]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[12]),
        .O(\register_file_fpga.reg_file_reg_i_114_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_116 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[11]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[11]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[11]),
        .O(\register_file_fpga.reg_file_reg_i_116_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_118 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[10]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[10]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[10]),
        .O(\register_file_fpga.reg_file_reg_i_118_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_120 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[9]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[9]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[9]),
        .O(\register_file_fpga.reg_file_reg_i_120_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_122 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[8]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[8]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[8]),
        .O(\register_file_fpga.reg_file_reg_i_122_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_124 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[7]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[7]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[7]),
        .O(\register_file_fpga.reg_file_reg_i_124_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_126 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[6]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[6]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[6]),
        .O(\register_file_fpga.reg_file_reg_i_126_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_128 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[5]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[5]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[5]),
        .O(\register_file_fpga.reg_file_reg_i_128_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_130 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[4]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[4]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[4]),
        .O(\register_file_fpga.reg_file_reg_i_130_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_132 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[3]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[3]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[3]),
        .O(\register_file_fpga.reg_file_reg_i_132_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_134 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[2]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[2]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[2]),
        .O(\register_file_fpga.reg_file_reg_i_134_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_136 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[1]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[1]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[1]),
        .O(\register_file_fpga.reg_file_reg_i_136_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_137 
       (.CI(\mar_reg[31]_i_1_n_0 ),
        .CO(\NLW_register_file_fpga.reg_file_reg_i_137_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_register_file_fpga.reg_file_reg_i_137_O_UNCONNECTED [3:1],\register_file_fpga.reg_file_reg_i_137_n_7 }),
        .S({1'b0,1'b0,1'b0,\register_file_fpga.reg_file_reg_i_170_n_0 }));
  LUT6 #(
    .INIT(64'hC9C6C9C9C9C6C6C6)) 
    \register_file_fpga.reg_file_reg_i_170 
       (.I0(\mar[31]_i_10_n_0 ),
        .I1(\ctrl[alu_sub] ),
        .I2(\ctrl[alu_unsigned] ),
        .I3(curr_pc[31]),
        .I4(\ctrl[alu_opa_mux] ),
        .I5(DOADO[31]),
        .O(\register_file_fpga.reg_file_reg_i_170_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_2 
       (.I0(\ctrl[rf_rs1] [3]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [3]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_3 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [2]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    \register_file_fpga.reg_file_reg_i_38 
       (.I0(\neorv32_cpu_regfile_inst/rd_zero__3 ),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I2(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I3(\ctrl_reg[rf_wb_en]__0 ),
        .I4(\prefetch_buffer[1].prefetch_buffer_inst_n_20 ),
        .I5(\ctrl[rf_zero_we] ),
        .O(WEA));
  LUT4 #(
    .INIT(16'h0010)) 
    \register_file_fpga.reg_file_reg_i_39 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I2(\ctrl_reg[rf_wb_en]__0 ),
        .I3(\prefetch_buffer[1].prefetch_buffer_inst_n_20 ),
        .O(\ctrl[rf_wb_en] ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_4 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [1]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [1]));
  MUXF7 \register_file_fpga.reg_file_reg_i_40 
       (.I0(\register_file_fpga.reg_file_reg_5 ),
        .I1(\register_file_fpga.reg_file_reg_i_76_n_0 ),
        .O(alu_res[30]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_41 
       (.I0(\register_file_fpga.reg_file_reg_6 ),
        .I1(\register_file_fpga.reg_file_reg_i_78_n_0 ),
        .O(alu_res[29]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_42 
       (.I0(\register_file_fpga.reg_file_reg_7 ),
        .I1(\register_file_fpga.reg_file_reg_i_80_n_0 ),
        .O(alu_res[28]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_43 
       (.I0(\register_file_fpga.reg_file_reg_8 ),
        .I1(\register_file_fpga.reg_file_reg_i_82_n_0 ),
        .O(alu_res[27]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_44 
       (.I0(\register_file_fpga.reg_file_reg_9 ),
        .I1(\register_file_fpga.reg_file_reg_i_84_n_0 ),
        .O(alu_res[26]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_45 
       (.I0(\register_file_fpga.reg_file_reg_10 ),
        .I1(\register_file_fpga.reg_file_reg_i_86_n_0 ),
        .O(alu_res[25]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_46 
       (.I0(\register_file_fpga.reg_file_reg_11 ),
        .I1(\register_file_fpga.reg_file_reg_i_88_n_0 ),
        .O(alu_res[24]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_47 
       (.I0(\register_file_fpga.reg_file_reg_12 ),
        .I1(\register_file_fpga.reg_file_reg_i_90_n_0 ),
        .O(alu_res[23]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_48 
       (.I0(\register_file_fpga.reg_file_reg_13 ),
        .I1(\register_file_fpga.reg_file_reg_i_92_n_0 ),
        .O(alu_res[22]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_49 
       (.I0(\register_file_fpga.reg_file_reg_14 ),
        .I1(\register_file_fpga.reg_file_reg_i_94_n_0 ),
        .O(alu_res[21]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_5 
       (.I0(\ctrl[rf_rs1] [0]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [0]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [0]));
  MUXF7 \register_file_fpga.reg_file_reg_i_50 
       (.I0(\register_file_fpga.reg_file_reg_15 ),
        .I1(\register_file_fpga.reg_file_reg_i_96_n_0 ),
        .O(alu_res[20]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_51 
       (.I0(\register_file_fpga.reg_file_reg_16 ),
        .I1(\register_file_fpga.reg_file_reg_i_98_n_0 ),
        .O(alu_res[19]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_52 
       (.I0(\register_file_fpga.reg_file_reg_17 ),
        .I1(\register_file_fpga.reg_file_reg_i_100_n_0 ),
        .O(alu_res[18]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_53 
       (.I0(\register_file_fpga.reg_file_reg_18 ),
        .I1(\register_file_fpga.reg_file_reg_i_102_n_0 ),
        .O(alu_res[17]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_54 
       (.I0(\register_file_fpga.reg_file_reg_19 ),
        .I1(\register_file_fpga.reg_file_reg_i_104_n_0 ),
        .O(alu_res[16]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_55 
       (.I0(\register_file_fpga.reg_file_reg_20 ),
        .I1(\register_file_fpga.reg_file_reg_i_106_n_0 ),
        .O(alu_res[15]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_56 
       (.I0(\register_file_fpga.reg_file_reg_21 ),
        .I1(\register_file_fpga.reg_file_reg_i_108_n_0 ),
        .O(alu_res[14]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_57 
       (.I0(\register_file_fpga.reg_file_reg_22 ),
        .I1(\register_file_fpga.reg_file_reg_i_110_n_0 ),
        .O(alu_res[13]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_58 
       (.I0(\register_file_fpga.reg_file_reg_23 ),
        .I1(\register_file_fpga.reg_file_reg_i_112_n_0 ),
        .O(alu_res[12]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_59 
       (.I0(\register_file_fpga.reg_file_reg_24 ),
        .I1(\register_file_fpga.reg_file_reg_i_114_n_0 ),
        .O(alu_res[11]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_60 
       (.I0(\register_file_fpga.reg_file_reg_25 ),
        .I1(\register_file_fpga.reg_file_reg_i_116_n_0 ),
        .O(alu_res[10]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_61 
       (.I0(\register_file_fpga.reg_file_reg_26 ),
        .I1(\register_file_fpga.reg_file_reg_i_118_n_0 ),
        .O(alu_res[9]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_62 
       (.I0(\register_file_fpga.reg_file_reg_27 ),
        .I1(\register_file_fpga.reg_file_reg_i_120_n_0 ),
        .O(alu_res[8]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_63 
       (.I0(\register_file_fpga.reg_file_reg_28 ),
        .I1(\register_file_fpga.reg_file_reg_i_122_n_0 ),
        .O(alu_res[7]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_64 
       (.I0(\register_file_fpga.reg_file_reg_29 ),
        .I1(\register_file_fpga.reg_file_reg_i_124_n_0 ),
        .O(alu_res[6]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_65 
       (.I0(\register_file_fpga.reg_file_reg_30 ),
        .I1(\register_file_fpga.reg_file_reg_i_126_n_0 ),
        .O(alu_res[5]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_66 
       (.I0(\register_file_fpga.reg_file_reg_31 ),
        .I1(\register_file_fpga.reg_file_reg_i_128_n_0 ),
        .O(alu_res[4]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_67 
       (.I0(\register_file_fpga.reg_file_reg_1 ),
        .I1(\register_file_fpga.reg_file_reg_i_130_n_0 ),
        .O(alu_res[3]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_68 
       (.I0(\register_file_fpga.reg_file_reg_2 ),
        .I1(\register_file_fpga.reg_file_reg_i_132_n_0 ),
        .O(alu_res[2]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_69 
       (.I0(\register_file_fpga.reg_file_reg_3 ),
        .I1(\register_file_fpga.reg_file_reg_i_134_n_0 ),
        .O(alu_res[1]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_70 
       (.I0(\register_file_fpga.reg_file_reg_4 ),
        .I1(\register_file_fpga.reg_file_reg_i_136_n_0 ),
        .O(alu_res[0]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  LUT5 #(
    .INIT(32'hCFA000A0)) 
    \register_file_fpga.reg_file_reg_i_71 
       (.I0(alu_add[0]),
        .I1(\register_file_fpga.reg_file_reg_i_137_n_7 ),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl_reg[alu_op][2]_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_32 ),
        .O(\ctrl_reg[alu_op][0]_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_72 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[0]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[0]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[0]),
        .O(\ctrl_reg[alu_op][1]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \register_file_fpga.reg_file_reg_i_73 
       (.I0(\ctrl[rf_rd] [3]),
        .I1(\ctrl[rf_rd] [1]),
        .I2(\ctrl[rf_rd] [0]),
        .I3(\ctrl[rf_rd] [4]),
        .I4(\ctrl[rf_rd] [2]),
        .O(\neorv32_cpu_regfile_inst/rd_zero__3 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_76 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[31]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[31]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[31]),
        .O(\register_file_fpga.reg_file_reg_i_76_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_78 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[30]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[30]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[30]),
        .O(\register_file_fpga.reg_file_reg_i_78_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_80 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[29]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[29]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[29]),
        .O(\register_file_fpga.reg_file_reg_i_80_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_82 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[28]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[28]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[28]),
        .O(\register_file_fpga.reg_file_reg_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_84 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[27]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[27]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[27]),
        .O(\register_file_fpga.reg_file_reg_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_86 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[26]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[26]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[26]),
        .O(\register_file_fpga.reg_file_reg_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_88 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[25]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[25]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[25]),
        .O(\register_file_fpga.reg_file_reg_i_88_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_90 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[24]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[24]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[24]),
        .O(\register_file_fpga.reg_file_reg_i_90_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_92 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[23]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[23]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[23]),
        .O(\register_file_fpga.reg_file_reg_i_92_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_94 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[22]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[22]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[22]),
        .O(\register_file_fpga.reg_file_reg_i_94_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_96 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[21]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[21]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[21]),
        .O(\register_file_fpga.reg_file_reg_i_96_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_98 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[20]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[20]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[20]),
        .O(\register_file_fpga.reg_file_reg_i_98_n_0 ));
  LUT5 #(
    .INIT(32'hB800B8FF)) 
    \serial_shifter.shifter[cnt][0]_i_1 
       (.I0(imm[0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[0]),
        .I3(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I4(\serial_shifter.shifter_reg[cnt][1] [0]),
        .O(\imm_o_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \serial_shifter.shifter[cnt][1]_i_1 
       (.I0(imm[1]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[1]),
        .I3(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I4(\serial_shifter.shifter_reg[cnt][1] [0]),
        .I5(\serial_shifter.shifter_reg[cnt][1] [1]),
        .O(\imm_o_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial_shifter.shifter[cnt][2]_i_2 
       (.I0(imm[2]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[2]),
        .O(\imm_o_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial_shifter.shifter[cnt][3]_i_2 
       (.I0(imm[3]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[3]),
        .O(\imm_o_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial_shifter.shifter[cnt][4]_i_2 
       (.I0(imm[4]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[4]),
        .O(\imm_o_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \serial_shifter.shifter[sreg][0]_i_1 
       (.I0(DOADO[0]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(\serial_shifter.shifter_reg[sreg][31] [1]),
        .O(\register_file_fpga.reg_file_reg_0 [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][10]_i_1 
       (.I0(DOADO[10]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [11]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [9]),
        .O(\register_file_fpga.reg_file_reg_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][11]_i_1 
       (.I0(DOADO[11]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [12]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [10]),
        .O(\register_file_fpga.reg_file_reg_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][12]_i_1 
       (.I0(DOADO[12]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [13]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [11]),
        .O(\register_file_fpga.reg_file_reg_0 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][13]_i_1 
       (.I0(DOADO[13]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [14]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [12]),
        .O(\register_file_fpga.reg_file_reg_0 [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][14]_i_1 
       (.I0(DOADO[14]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [15]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [13]),
        .O(\register_file_fpga.reg_file_reg_0 [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][15]_i_1 
       (.I0(DOADO[15]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [16]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [14]),
        .O(\register_file_fpga.reg_file_reg_0 [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][16]_i_1 
       (.I0(DOADO[16]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [17]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [15]),
        .O(\register_file_fpga.reg_file_reg_0 [16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][17]_i_1 
       (.I0(DOADO[17]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [18]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [16]),
        .O(\register_file_fpga.reg_file_reg_0 [17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][18]_i_1 
       (.I0(DOADO[18]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [19]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [17]),
        .O(\register_file_fpga.reg_file_reg_0 [18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][19]_i_1 
       (.I0(DOADO[19]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [20]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [18]),
        .O(\register_file_fpga.reg_file_reg_0 [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][1]_i_1 
       (.I0(DOADO[1]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [2]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [0]),
        .O(\register_file_fpga.reg_file_reg_0 [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][20]_i_1 
       (.I0(DOADO[20]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [21]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [19]),
        .O(\register_file_fpga.reg_file_reg_0 [20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][21]_i_1 
       (.I0(DOADO[21]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [22]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [20]),
        .O(\register_file_fpga.reg_file_reg_0 [21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][22]_i_1 
       (.I0(DOADO[22]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [23]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [21]),
        .O(\register_file_fpga.reg_file_reg_0 [22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][23]_i_1 
       (.I0(DOADO[23]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [24]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [22]),
        .O(\register_file_fpga.reg_file_reg_0 [23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][24]_i_1 
       (.I0(DOADO[24]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [25]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [23]),
        .O(\register_file_fpga.reg_file_reg_0 [24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][25]_i_1 
       (.I0(DOADO[25]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [26]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [24]),
        .O(\register_file_fpga.reg_file_reg_0 [25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][26]_i_1 
       (.I0(DOADO[26]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [27]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [25]),
        .O(\register_file_fpga.reg_file_reg_0 [26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][27]_i_1 
       (.I0(DOADO[27]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [28]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [26]),
        .O(\register_file_fpga.reg_file_reg_0 [27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][28]_i_1 
       (.I0(DOADO[28]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [29]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [27]),
        .O(\register_file_fpga.reg_file_reg_0 [28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][29]_i_1 
       (.I0(DOADO[29]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [30]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [28]),
        .O(\register_file_fpga.reg_file_reg_0 [29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][2]_i_1 
       (.I0(DOADO[2]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [3]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [1]),
        .O(\register_file_fpga.reg_file_reg_0 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][30]_i_1 
       (.I0(DOADO[30]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [31]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [29]),
        .O(\register_file_fpga.reg_file_reg_0 [30]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \serial_shifter.shifter[sreg][31]_i_2 
       (.I0(DOADO[31]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\ctrl[ir_funct12] ),
        .I3(\serial_shifter.shifter_reg[sreg][31] [31]),
        .I4(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I5(\serial_shifter.shifter_reg[sreg][31] [30]),
        .O(\register_file_fpga.reg_file_reg_0 [31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][3]_i_1 
       (.I0(DOADO[3]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [4]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [2]),
        .O(\register_file_fpga.reg_file_reg_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][4]_i_1 
       (.I0(DOADO[4]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [5]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [3]),
        .O(\register_file_fpga.reg_file_reg_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][5]_i_1 
       (.I0(DOADO[5]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [6]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [4]),
        .O(\register_file_fpga.reg_file_reg_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][6]_i_1 
       (.I0(DOADO[6]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [7]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [5]),
        .O(\register_file_fpga.reg_file_reg_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][7]_i_1 
       (.I0(DOADO[7]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [8]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [6]),
        .O(\register_file_fpga.reg_file_reg_0 [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][8]_i_1 
       (.I0(DOADO[8]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [9]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [7]),
        .O(\register_file_fpga.reg_file_reg_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][9]_i_1 
       (.I0(DOADO[9]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [10]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [8]),
        .O(\register_file_fpga.reg_file_reg_0 [9]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFEFFFF)) 
    \trap_ctrl[cause][0]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I1(p_6_in),
        .I2(p_5_in),
        .I3(\trap_ctrl[cause][0]_i_2_n_0 ),
        .I4(\trap_ctrl[cause][1]_i_3_n_0 ),
        .I5(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\trap_ctrl[cause][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101010101FF0101)) 
    \trap_ctrl[cause][0]_i_2 
       (.I0(\trap_ctrl[cause][0]_i_3_n_0 ),
        .I1(p_3_in),
        .I2(p_4_in),
        .I3(\trap_ctrl[cause][4]_i_3_n_0 ),
        .I4(p_11_in),
        .I5(p_12_in),
        .O(\trap_ctrl[cause][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000000D)) 
    \trap_ctrl[cause][0]_i_3 
       (.I0(\trap_ctrl_reg[exc_buf_n_0_][9] ),
        .I1(p_16_in),
        .I2(p_1_in),
        .I3(p_0_in53_in),
        .I4(p_2_in),
        .O(\trap_ctrl[cause][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    \trap_ctrl[cause][1]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I1(\trap_ctrl[cause][1]_i_2_n_0 ),
        .I2(p_5_in),
        .I3(p_6_in),
        .I4(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I5(\trap_ctrl[cause][1]_i_3_n_0 ),
        .O(\trap_ctrl[cause][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hBBBA)) 
    \trap_ctrl[cause][1]_i_2 
       (.I0(\trap_ctrl[cause][1]_i_4_n_0 ),
        .I1(\trap_ctrl[cause][4]_i_3_n_0 ),
        .I2(p_12_in),
        .I3(p_11_in),
        .O(\trap_ctrl[cause][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF01FF)) 
    \trap_ctrl[cause][1]_i_3 
       (.I0(p_15_in),
        .I1(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I2(p_16_in9_in),
        .I3(\trap_ctrl[cause][1]_i_5_n_0 ),
        .I4(\trap_ctrl[cause][4]_i_3_n_0 ),
        .O(\trap_ctrl[cause][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF54)) 
    \trap_ctrl[cause][1]_i_4 
       (.I0(p_1_in),
        .I1(p_0_in53_in),
        .I2(p_16_in),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(p_4_in),
        .O(\trap_ctrl[cause][1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \trap_ctrl[cause][1]_i_5 
       (.I0(p_11_in),
        .I1(p_12_in),
        .I2(p_6_in6_in),
        .O(\trap_ctrl[cause][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000200AAAAAAAA)) 
    \trap_ctrl[cause][2]_i_1 
       (.I0(\trap_ctrl[cause][4]_i_2_n_0 ),
        .I1(p_15_in),
        .I2(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I3(p_16_in9_in),
        .I4(\trap_ctrl[cause][2]_i_2_n_0 ),
        .I5(\trap_ctrl[cause][2]_i_3_n_0 ),
        .O(\trap_ctrl[cause][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trap_ctrl[cause][2]_i_2 
       (.I0(\trap_ctrl[cause][4]_i_3_n_0 ),
        .I1(p_6_in6_in),
        .I2(p_12_in),
        .I3(p_11_in),
        .O(\trap_ctrl[cause][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFD)) 
    \trap_ctrl[cause][2]_i_3 
       (.I0(p_2_in54_in),
        .I1(p_0_in53_in),
        .I2(p_1_in),
        .I3(p_16_in),
        .I4(\trap_ctrl_reg[exc_buf_n_0_][9] ),
        .I5(\prefetch_buffer[1].prefetch_buffer_inst_n_20 ),
        .O(\trap_ctrl[cause][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \trap_ctrl[cause][3]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I2(p_6_in),
        .I3(\trap_ctrl[cause][3]_i_2_n_0 ),
        .O(\trap_ctrl[cause][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000000)) 
    \trap_ctrl[cause][3]_i_2 
       (.I0(\trap_ctrl[cause][4]_i_3_n_0 ),
        .I1(p_12_in),
        .I2(p_11_in),
        .I3(p_15_in),
        .I4(p_6_in6_in),
        .I5(\trap_ctrl[cause][4]_i_2_n_0 ),
        .O(\trap_ctrl[cause][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h22222220)) 
    \trap_ctrl[cause][4]_i_1 
       (.I0(\trap_ctrl[cause][4]_i_2_n_0 ),
        .I1(\trap_ctrl[cause][4]_i_3_n_0 ),
        .I2(p_11_in),
        .I3(p_12_in),
        .I4(p_6_in6_in),
        .O(\trap_ctrl[cause][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \trap_ctrl[cause][4]_i_2 
       (.I0(p_6_in),
        .I1(p_5_in),
        .I2(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I3(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\trap_ctrl[cause][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \trap_ctrl[cause][4]_i_3 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_20 ),
        .I1(p_0_in53_in),
        .I2(p_2_in54_in),
        .I3(\trap_ctrl_reg[exc_buf_n_0_][9] ),
        .I4(p_16_in),
        .O(\trap_ctrl[cause][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \trap_ctrl[cause][5]_i_1 
       (.I0(p_0_in53_in),
        .I1(p_2_in54_in),
        .I2(\trap_ctrl_reg[exc_buf_n_0_][9] ),
        .I3(p_16_in),
        .I4(\trap_ctrl[cause][6]_i_2_n_0 ),
        .O(\trap_ctrl[cause][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h00F1)) 
    \trap_ctrl[cause][6]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf_n_0_][9] ),
        .I1(p_16_in),
        .I2(p_0_in53_in),
        .I3(\trap_ctrl[cause][6]_i_2_n_0 ),
        .O(\trap_ctrl[cause][6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBAFF)) 
    \trap_ctrl[cause][6]_i_2 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_20 ),
        .I1(\trap_ctrl[cause][4]_i_3_n_0 ),
        .I2(\FSM_sequential_execute_engine[state][3]_i_14_n_0 ),
        .I3(\trap_ctrl[cause][4]_i_2_n_0 ),
        .O(\trap_ctrl[cause][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF3FF00000200)) 
    \trap_ctrl[env_entered]_i_1 
       (.I0(\trap_ctrl_reg[env_pending]__0 ),
        .I1(\execute_engine_reg[state] [0]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\execute_engine_reg[state] [2]),
        .I5(\trap_ctrl_reg[env_entered]__0 ),
        .O(\trap_ctrl[env_entered]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEAEEEE)) 
    \trap_ctrl[env_pending]_i_1 
       (.I0(\trap_ctrl[env_pending] ),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [3]),
        .I5(\execute_engine_reg[state] [2]),
        .O(\trap_ctrl[env_pending]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00F2)) 
    \trap_ctrl[env_pending]_i_2 
       (.I0(\trap_ctrl[env_pending]_i_3_n_0 ),
        .I1(\trap_ctrl[env_pending]_i_4_n_0 ),
        .I2(\trap_ctrl[env_pending]_i_5_n_0 ),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .O(\trap_ctrl[env_pending] ));
  LUT5 #(
    .INIT(32'hFFEAAAAA)) 
    \trap_ctrl[env_pending]_i_3 
       (.I0(\csr[re]_i_2_n_0 ),
        .I1(p_2_in54_in),
        .I2(\trap_ctrl_reg[env_entered]__0 ),
        .I3(p_0_in53_in),
        .I4(\ctrl_nxt[rf_zero_we] ),
        .O(\trap_ctrl[env_pending]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFFD)) 
    \trap_ctrl[env_pending]_i_4 
       (.I0(\csr_reg[mstatus_mie]__0 ),
        .I1(\csr_reg[dcsr_step]__0 ),
        .I2(cpu_debug),
        .I3(\FSM_sequential_execute_engine[state][3]_i_14_n_0 ),
        .I4(p_0_in53_in),
        .I5(p_2_in54_in),
        .O(\trap_ctrl[env_pending]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \trap_ctrl[env_pending]_i_5 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_20 ),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I2(\prefetch_buffer[1].prefetch_buffer_inst_n_19 ),
        .I3(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I4(\trap_ctrl_reg[exc_buf_n_0_][9] ),
        .I5(p_16_in),
        .O(\trap_ctrl[env_pending]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4454444444444444)) 
    \trap_ctrl[exc_buf][10]_i_1 
       (.I0(\ctrl[cpu_trap] ),
        .I1(p_16_in),
        .I2(\csr[tdata1_rd] [27]),
        .I3(cpu_debug),
        .I4(\csr[tdata1_rd] [12]),
        .I5(\trap_ctrl[exc_buf][10]_i_3_n_0 ),
        .O(\trap_ctrl[exc_buf][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \trap_ctrl[exc_buf][10]_i_2 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\trap_ctrl_reg[env_pending]__0 ),
        .O(\ctrl[cpu_trap] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \trap_ctrl[exc_buf][10]_i_3 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_11_n_0 ),
        .I1(\execute_engine_reg[state] [1]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [2]),
        .I4(\execute_engine_reg[state] [3]),
        .I5(\prefetch_buffer[1].prefetch_buffer_inst_n_18 ),
        .O(\trap_ctrl[exc_buf][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFF700000CC0)) 
    \trap_ctrl[exc_buf][1]_i_1 
       (.I0(\trap_ctrl_reg[env_pending]__0 ),
        .I1(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I5(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888A8A8A)) 
    \trap_ctrl[exc_buf][1]_i_10 
       (.I0(Q[7]),
        .I1(\trap_ctrl[exc_buf][1]_i_20_n_0 ),
        .I2(\trigger_module_enable.hw_trigger_fired_i_3_n_0 ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(cpu_debug),
        .O(\trap_ctrl[exc_buf][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF5556)) 
    \trap_ctrl[exc_buf][1]_i_11 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(\trap_ctrl[exc_buf][1]_i_21_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_22_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000045)) 
    \trap_ctrl[exc_buf][1]_i_12 
       (.I0(\trap_ctrl[exc_buf][1]_i_23_n_0 ),
        .I1(\trap_ctrl[exc_buf][1]_i_24_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][29] ),
        .I3(\trap_ctrl[exc_buf][1]_i_25_n_0 ),
        .I4(\trap_ctrl[exc_buf][1]_i_26_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_27_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \trap_ctrl[exc_buf][1]_i_13 
       (.I0(\trap_ctrl[exc_buf][1]_i_28_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][29] ),
        .I2(\execute_engine_reg[ir_n_0_][28] ),
        .I3(\execute_engine_reg[ir_n_0_][27] ),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\trap_ctrl[exc_buf][1]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FFFFF)) 
    \trap_ctrl[exc_buf][1]_i_14 
       (.I0(\execute_engine_reg[ir_n_0_][5] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][1] ),
        .I3(\monitor[exc] ),
        .I4(\execute_engine_reg[ir_n_0_][0] ),
        .O(\trap_ctrl[exc_buf][1]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0A0B0)) 
    \trap_ctrl[exc_buf][1]_i_15 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(Q[1]),
        .I4(\execute_engine_reg[ir][14]_rep_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \trap_ctrl[exc_buf][1]_i_16 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(Q[5]),
        .I2(\execute_engine_reg[ir_n_0_][29] ),
        .O(\trap_ctrl[exc_buf][1]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hD00D)) 
    \trap_ctrl[exc_buf][1]_i_17 
       (.I0(Q[7]),
        .I1(\ctrl[ir_funct12] ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(\execute_engine_reg[ir_n_0_][25] ),
        .O(\trap_ctrl[exc_buf][1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFFFFFDFFFCFFF)) 
    \trap_ctrl[exc_buf][1]_i_18 
       (.I0(Q[7]),
        .I1(\trap_ctrl[exc_buf][1]_i_29_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][29] ),
        .I3(\execute_engine_reg[ir_n_0_][28] ),
        .I4(\ctrl[ir_funct12] ),
        .I5(\execute_engine_reg[ir_n_0_][27] ),
        .O(\trap_ctrl[exc_buf][1]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trap_ctrl[exc_buf][1]_i_19 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\ctrl[ir_funct12] ),
        .O(\trap_ctrl[exc_buf][1]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trap_ctrl[exc_buf][1]_i_2 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .O(\trap_ctrl[exc_buf][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \trap_ctrl[exc_buf][1]_i_20 
       (.I0(Q[6]),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .I2(\ctrl[ir_funct12] ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trap_ctrl[exc_buf][1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000111)) 
    \trap_ctrl[exc_buf][1]_i_21 
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(\execute_engine_reg[ir_n_0_][25] ),
        .I5(\execute_engine_reg[ir_n_0_][27] ),
        .O(\trap_ctrl[exc_buf][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    \trap_ctrl[exc_buf][1]_i_22 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .I2(\csr[we]_i_2_n_0 ),
        .I3(\trap_ctrl[exc_buf][1]_i_11_0 ),
        .I4(\trap_ctrl[exc_buf][1]_i_30_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_31_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \trap_ctrl[exc_buf][1]_i_23 
       (.I0(\ctrl[ir_funct12] ),
        .I1(cpu_debug),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(\execute_engine_reg[ir_n_0_][25] ),
        .I4(Q[7]),
        .O(\trap_ctrl[exc_buf][1]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \trap_ctrl[exc_buf][1]_i_24 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\trap_ctrl[exc_buf][1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFFAE)) 
    \trap_ctrl[exc_buf][1]_i_25 
       (.I0(\trap_ctrl[exc_buf][1]_i_32_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][28] ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\ctrl[ir_funct12] ),
        .I5(\execute_engine_reg[ir_n_0_][29] ),
        .O(\trap_ctrl[exc_buf][1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \trap_ctrl[exc_buf][1]_i_26 
       (.I0(\trap_ctrl[exc_buf][1]_i_33_n_0 ),
        .I1(\ctrl[rf_rd] [1]),
        .I2(Q[6]),
        .I3(\ctrl[rf_rd] [3]),
        .I4(\ctrl[rf_rd] [4]),
        .I5(\trap_ctrl[exc_buf][1]_i_34_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555444)) 
    \trap_ctrl[exc_buf][1]_i_27 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][27] ),
        .I2(\execute_engine_reg[ir_n_0_][29] ),
        .I3(cpu_debug),
        .I4(\execute_engine_reg[ir_n_0_][25] ),
        .I5(Q[7]),
        .O(\trap_ctrl[exc_buf][1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFBEFFBE0000FF00)) 
    \trap_ctrl[exc_buf][1]_i_28 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(\execute_engine_reg[ir_n_0_][25] ),
        .I4(\execute_engine_reg[ir_n_0_][5] ),
        .I5(\ctrl[ir_funct12] ),
        .O(\trap_ctrl[exc_buf][1]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hEC)) 
    \trap_ctrl[exc_buf][1]_i_29 
       (.I0(Q[7]),
        .I1(Q[4]),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .O(\trap_ctrl[exc_buf][1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h02020F0F02020F00)) 
    \trap_ctrl[exc_buf][1]_i_3 
       (.I0(\trap_ctrl[exc_buf][1]_i_4_n_0 ),
        .I1(\trap_ctrl[exc_buf][1]_i_5_n_0 ),
        .I2(\trap_ctrl[exc_buf][1]_i_6_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .I5(\trap_ctrl[exc_buf][1]_i_7_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \trap_ctrl[exc_buf][1]_i_30 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\execute_engine_reg[ir_n_0_][25] ),
        .O(\trap_ctrl[exc_buf][1]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2AAA28888AA88)) 
    \trap_ctrl[exc_buf][1]_i_31 
       (.I0(Q[3]),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .I2(\csr[rdata][31]_i_17_n_0 ),
        .I3(Q[7]),
        .I4(\ctrl[ir_funct12] ),
        .I5(\execute_engine_reg[ir_n_0_][27] ),
        .O(\trap_ctrl[exc_buf][1]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \trap_ctrl[exc_buf][1]_i_32 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(\ctrl[rf_rs1] [0]),
        .I2(\ctrl[rf_rs1] [4]),
        .I3(\ctrl[rf_rs1] [3]),
        .I4(\ctrl[rf_rs1] [2]),
        .O(\trap_ctrl[exc_buf][1]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trap_ctrl[exc_buf][1]_i_33 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(\ctrl[rf_rd] [2]),
        .I3(\ctrl[rf_rd] [0]),
        .O(\trap_ctrl[exc_buf][1]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF70)) 
    \trap_ctrl[exc_buf][1]_i_34 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\execute_engine_reg[ir][14]_rep_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B00FFFF)) 
    \trap_ctrl[exc_buf][1]_i_4 
       (.I0(\trap_ctrl[exc_buf][1]_i_8_n_0 ),
        .I1(\trap_ctrl[exc_buf][1]_i_9_n_0 ),
        .I2(\trap_ctrl[exc_buf][1]_i_10_n_0 ),
        .I3(\trap_ctrl[exc_buf][1]_i_11_n_0 ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .I5(\trap_ctrl[exc_buf][1]_i_12_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0000E0)) 
    \trap_ctrl[exc_buf][1]_i_5 
       (.I0(\csr_reg[we]_0 ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\trap_ctrl[exc_buf][1]_i_13_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][6] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][3] ),
        .O(\trap_ctrl[exc_buf][1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF0F4FFF0)) 
    \trap_ctrl[exc_buf][1]_i_6 
       (.I0(\csr[we]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\trap_ctrl[exc_buf][1]_i_14_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\trap_ctrl[exc_buf][1]_i_15_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEE010001FF110055)) 
    \trap_ctrl[exc_buf][1]_i_7 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[0]),
        .I3(\execute_engine_reg[ir_n_0_][6] ),
        .I4(\execute_engine_reg[ir_n_0_][5] ),
        .I5(Q[1]),
        .O(\trap_ctrl[exc_buf][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000202010000001)) 
    \trap_ctrl[exc_buf][1]_i_8 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\trap_ctrl[exc_buf][1]_i_16_n_0 ),
        .I2(\ctrl[ir_funct12] ),
        .I3(Q[7]),
        .I4(\execute_engine_reg[ir_n_0_][31] ),
        .I5(\execute_engine_reg[ir_n_0_][27] ),
        .O(\trap_ctrl[exc_buf][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFF4F4FF)) 
    \trap_ctrl[exc_buf][1]_i_9 
       (.I0(\trap_ctrl[exc_buf][1]_i_17_n_0 ),
        .I1(Q[5]),
        .I2(\trap_ctrl[exc_buf][1]_i_18_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][31] ),
        .I4(\trap_ctrl[exc_buf][1]_i_19_n_0 ),
        .I5(\execute_engine_reg[ir_n_0_][25] ),
        .O(\trap_ctrl[exc_buf][1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444445)) 
    \trap_ctrl[exc_buf][3]_i_1 
       (.I0(\ctrl[cpu_trap] ),
        .I1(p_6_in),
        .I2(\trap_ctrl[exc_buf][3]_i_2_n_0 ),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\trap_ctrl[exc_buf][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \trap_ctrl[exc_buf][3]_i_2 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\trap_ctrl[exc_buf][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5444555554445444)) 
    \trap_ctrl[exc_buf][4]_i_1 
       (.I0(\ctrl[cpu_trap] ),
        .I1(p_5_in),
        .I2(\trap_ctrl[exc_buf][4]_i_2_n_0 ),
        .I3(\trap_ctrl[exc_buf][9]_i_2_n_0 ),
        .I4(\csr[tdata1_rd] [12]),
        .I5(\trap_ctrl[exc_buf][10]_i_3_n_0 ),
        .O(\trap_ctrl[exc_buf][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trap_ctrl[exc_buf][4]_i_2 
       (.I0(cpu_debug),
        .I1(\csr_reg[dcsr_ebreakm]__0 ),
        .O(\trap_ctrl[exc_buf][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \trap_ctrl[exc_buf][5]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I1(\ctrl[lsu_rw] ),
        .I2(misaligned),
        .I3(p_4_in),
        .I4(\ctrl[cpu_trap] ),
        .O(p_17_out[5]));
  LUT5 #(
    .INIT(32'h0000FF40)) 
    \trap_ctrl[exc_buf][6]_i_1 
       (.I0(\ctrl[lsu_rw] ),
        .I1(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I2(misaligned),
        .I3(p_3_in),
        .I4(\ctrl[cpu_trap] ),
        .O(p_17_out[6]));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \trap_ctrl[exc_buf][7]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I1(\ctrl[lsu_rw] ),
        .I2(arbiter_err),
        .I3(p_2_in),
        .I4(\ctrl[cpu_trap] ),
        .O(p_17_out[7]));
  LUT5 #(
    .INIT(32'h0000FF40)) 
    \trap_ctrl[exc_buf][8]_i_1 
       (.I0(\ctrl[lsu_rw] ),
        .I1(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I2(arbiter_err),
        .I3(p_1_in),
        .I4(\ctrl[cpu_trap] ),
        .O(p_17_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h55544444)) 
    \trap_ctrl[exc_buf][9]_i_1 
       (.I0(\ctrl[cpu_trap] ),
        .I1(\trap_ctrl_reg[exc_buf_n_0_][9] ),
        .I2(\csr_reg[dcsr_ebreakm]__0 ),
        .I3(cpu_debug),
        .I4(\trap_ctrl[exc_buf][9]_i_2_n_0 ),
        .O(\trap_ctrl[exc_buf][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \trap_ctrl[exc_buf][9]_i_2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\trap_ctrl[exc_buf][3]_i_2_n_0 ),
        .O(\trap_ctrl[exc_buf][9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][0]_i_1 
       (.I0(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(\trap_ctrl_reg[irq_pnd_n_0_][0] ),
        .I3(\csr_reg[mie_msi]__0 ),
        .O(p_55_out[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][11]_i_1 
       (.I0(p_6_in6_in),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(p_32_in),
        .I3(p_31_in),
        .O(p_55_out[11]));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \trap_ctrl[irq_buf][19]_i_1 
       (.I0(p_0_in53_in),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(cpu_debug),
        .I3(p_3_in_1),
        .I4(\dm_reg_reg[halt_req]__0 ),
        .O(p_55_out[19]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][1]_i_1 
       (.I0(p_16_in9_in),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(p_3_in39_in),
        .I3(\csr_reg[mie_mti]__0 ),
        .O(p_55_out[1]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \trap_ctrl[irq_buf][20]_i_1 
       (.I0(p_2_in54_in),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(cpu_debug),
        .I3(\csr_reg[dcsr_step]__0 ),
        .O(p_55_out[20]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][2]_i_1 
       (.I0(p_15_in),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(p_5_in43_in),
        .I3(\csr_reg[mie_mei]__0 ),
        .O(p_55_out[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][5]_i_1 
       (.I0(p_12_in),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(p_14_in56_in),
        .I3(p_13_in55_in),
        .O(p_55_out[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][6]_i_1 
       (.I0(p_11_in),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(p_17_in),
        .I3(p_16_in60_in),
        .O(p_55_out[6]));
  FDCE \trap_ctrl_reg[cause][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][0]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][0] ));
  FDCE \trap_ctrl_reg[cause][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][1]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][1] ));
  FDCE \trap_ctrl_reg[cause][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][2]_i_1_n_0 ),
        .Q(p_1_in28_in));
  FDCE \trap_ctrl_reg[cause][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][3]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][3] ));
  FDCE \trap_ctrl_reg[cause][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][4]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][4] ));
  FDCE \trap_ctrl_reg[cause][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][5]_i_1_n_0 ),
        .Q(p_0_in23_in));
  FDCE \trap_ctrl_reg[cause][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][6]_i_1_n_0 ),
        .Q(p_0_in151_in));
  FDCE \trap_ctrl_reg[env_entered] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[env_entered]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[env_entered]__0 ));
  FDCE \trap_ctrl_reg[env_pending] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[env_pending]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[env_pending]__0 ));
  FDCE \trap_ctrl_reg[exc_buf][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[0].prefetch_buffer_inst_n_0 ),
        .Q(\trap_ctrl_reg[exc_buf_n_0_][0] ));
  FDCE \trap_ctrl_reg[exc_buf][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][10]_i_1_n_0 ),
        .Q(p_16_in));
  FDCE \trap_ctrl_reg[exc_buf][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][1]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[exc_buf][1]_0 ));
  FDCE \trap_ctrl_reg[exc_buf][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][3]_i_1_n_0 ),
        .Q(p_6_in));
  FDCE \trap_ctrl_reg[exc_buf][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][4]_i_1_n_0 ),
        .Q(p_5_in));
  FDCE \trap_ctrl_reg[exc_buf][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_17_out[5]),
        .Q(p_4_in));
  FDCE \trap_ctrl_reg[exc_buf][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_17_out[6]),
        .Q(p_3_in));
  FDCE \trap_ctrl_reg[exc_buf][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_17_out[7]),
        .Q(p_2_in));
  FDCE \trap_ctrl_reg[exc_buf][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_17_out[8]),
        .Q(p_1_in));
  FDCE \trap_ctrl_reg[exc_buf][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][9]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[exc_buf_n_0_][9] ));
  FDCE \trap_ctrl_reg[irq_buf][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_55_out[0]),
        .Q(\trap_ctrl_reg[irq_buf_n_0_][0] ));
  FDCE \trap_ctrl_reg[irq_buf][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_55_out[11]),
        .Q(p_6_in6_in));
  FDCE \trap_ctrl_reg[irq_buf][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_55_out[19]),
        .Q(p_0_in53_in));
  FDCE \trap_ctrl_reg[irq_buf][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_55_out[1]),
        .Q(p_16_in9_in));
  FDCE \trap_ctrl_reg[irq_buf][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_55_out[20]),
        .Q(p_2_in54_in));
  FDCE \trap_ctrl_reg[irq_buf][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_55_out[2]),
        .Q(p_15_in));
  FDCE \trap_ctrl_reg[irq_buf][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_55_out[5]),
        .Q(p_12_in));
  FDCE \trap_ctrl_reg[irq_buf][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_55_out[6]),
        .Q(p_11_in));
  FDCE \trap_ctrl_reg[irq_pnd][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [0]),
        .Q(\trap_ctrl_reg[irq_pnd_n_0_][0] ));
  FDCE \trap_ctrl_reg[irq_pnd][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [5]),
        .Q(p_32_in));
  FDCE \trap_ctrl_reg[irq_pnd][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [1]),
        .Q(p_3_in39_in));
  FDCE \trap_ctrl_reg[irq_pnd][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [2]),
        .Q(p_5_in43_in));
  FDCE \trap_ctrl_reg[irq_pnd][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [3]),
        .Q(p_14_in56_in));
  FDCE \trap_ctrl_reg[irq_pnd][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [4]),
        .Q(p_17_in));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h00FF8080)) 
    \trigger_module_enable.hw_trigger_fired_i_1 
       (.I0(p_5_in),
        .I1(\csr[tdata1_rd] [2]),
        .I2(\issue_engine[ack]2 ),
        .I3(\trigger_module_enable.hw_trigger_fired_i_2_n_0 ),
        .I4(\csr[tdata1_rd] [22]),
        .O(\trigger_module_enable.hw_trigger_fired_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \trigger_module_enable.hw_trigger_fired_i_2 
       (.I0(\csr[mtvec][22]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(Q[7]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\trigger_module_enable.hw_trigger_fired_i_3_n_0 ),
        .O(\trigger_module_enable.hw_trigger_fired_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \trigger_module_enable.hw_trigger_fired_i_3 
       (.I0(\csr[tdata2][31]_i_3_n_0 ),
        .I1(Q[6]),
        .I2(\trigger_module_enable.hw_trigger_fired_i_4_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][28] ),
        .I4(Q[5]),
        .I5(\execute_engine_reg[ir_n_0_][29] ),
        .O(\trigger_module_enable.hw_trigger_fired_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trigger_module_enable.hw_trigger_fired_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .O(\trigger_module_enable.hw_trigger_fired_i_4_n_0 ));
  FDCE \trigger_module_enable.hw_trigger_fired_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trigger_module_enable.hw_trigger_fired_i_1_n_0 ),
        .Q(\csr[tdata1_rd] [22]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_muldiv
   (\FSM_onehot_ctrl_reg[state][1]_0 ,
    \mul[add] ,
    CO,
    Q,
    \ctrl_reg[out_en]_0 ,
    \divider_core_serial.div_reg[quotient][30]_0 ,
    \ctrl_reg[out_en]_1 ,
    \ctrl_reg[out_en]_2 ,
    \ctrl_reg[out_en]_3 ,
    \ctrl_reg[out_en]_4 ,
    \ctrl_reg[out_en]_5 ,
    \ctrl_reg[out_en]_6 ,
    \ctrl_reg[out_en]_7 ,
    \ctrl_reg[out_en]_8 ,
    \ctrl_reg[out_en]_9 ,
    \ctrl_reg[out_en]_10 ,
    \ctrl_reg[out_en]_11 ,
    \ctrl_reg[out_en]_12 ,
    \ctrl_reg[out_en]_13 ,
    \ctrl_reg[out_en]_14 ,
    \ctrl_reg[out_en]_15 ,
    \ctrl_reg[out_en]_16 ,
    \ctrl_reg[out_en]_17 ,
    \ctrl_reg[out_en]_18 ,
    \ctrl_reg[out_en]_19 ,
    \ctrl_reg[out_en]_20 ,
    \ctrl_reg[out_en]_21 ,
    \ctrl_reg[out_en]_22 ,
    \ctrl_reg[out_en]_23 ,
    \ctrl_reg[out_en]_24 ,
    \ctrl_reg[out_en]_25 ,
    \ctrl_reg[out_en]_26 ,
    \ctrl_reg[out_en]_27 ,
    \ctrl_reg[out_en]_28 ,
    \ctrl_reg[out_en]_29 ,
    \ctrl_reg[out_en]_30 ,
    \ctrl_reg[out_en]_31 ,
    \div_reg[sign_mod]_0 ,
    clk,
    rstn_sys,
    DI,
    S,
    \ctrl[cpu_trap] ,
    \div_reg[sign_mod]_1 ,
    \execute_engine_reg[ir] ,
    \multiplier_core_serial.mul_reg[prod][0]_0 ,
    rs2_o,
    \_inferred__4/i__carry__7_0 ,
    \_inferred__4/i__carry_0 ,
    \register_file_fpga.reg_file_reg_i_71 ,
    \serial_shifter.shifter_reg[done_ff] ,
    \register_file_fpga.reg_file_reg_i_71_0 ,
    \register_file_fpga.reg_file_reg_i_212_0 ,
    \register_file_fpga.reg_file_reg_i_75 ,
    \register_file_fpga.reg_file_reg_i_206_0 ,
    \divider_core_serial.div_reg[quotient][31]_0 ,
    \ctrl_reg[rs2_abs][31]_0 ,
    \multiplier_core_serial.mul_reg[prod][63]_0 );
  output \FSM_onehot_ctrl_reg[state][1]_0 ;
  output [32:0]\mul[add] ;
  output [0:0]CO;
  output [31:0]Q;
  output \ctrl_reg[out_en]_0 ;
  output [30:0]\divider_core_serial.div_reg[quotient][30]_0 ;
  output \ctrl_reg[out_en]_1 ;
  output \ctrl_reg[out_en]_2 ;
  output \ctrl_reg[out_en]_3 ;
  output \ctrl_reg[out_en]_4 ;
  output \ctrl_reg[out_en]_5 ;
  output \ctrl_reg[out_en]_6 ;
  output \ctrl_reg[out_en]_7 ;
  output \ctrl_reg[out_en]_8 ;
  output \ctrl_reg[out_en]_9 ;
  output \ctrl_reg[out_en]_10 ;
  output \ctrl_reg[out_en]_11 ;
  output \ctrl_reg[out_en]_12 ;
  output \ctrl_reg[out_en]_13 ;
  output \ctrl_reg[out_en]_14 ;
  output \ctrl_reg[out_en]_15 ;
  output \ctrl_reg[out_en]_16 ;
  output \ctrl_reg[out_en]_17 ;
  output \ctrl_reg[out_en]_18 ;
  output \ctrl_reg[out_en]_19 ;
  output \ctrl_reg[out_en]_20 ;
  output \ctrl_reg[out_en]_21 ;
  output \ctrl_reg[out_en]_22 ;
  output \ctrl_reg[out_en]_23 ;
  output \ctrl_reg[out_en]_24 ;
  output \ctrl_reg[out_en]_25 ;
  output \ctrl_reg[out_en]_26 ;
  output \ctrl_reg[out_en]_27 ;
  output \ctrl_reg[out_en]_28 ;
  output \ctrl_reg[out_en]_29 ;
  output \ctrl_reg[out_en]_30 ;
  output \ctrl_reg[out_en]_31 ;
  input \div_reg[sign_mod]_0 ;
  input clk;
  input rstn_sys;
  input [0:0]DI;
  input [0:0]S;
  input \ctrl[cpu_trap] ;
  input [0:0]\div_reg[sign_mod]_1 ;
  input [2:0]\execute_engine_reg[ir] ;
  input \multiplier_core_serial.mul_reg[prod][0]_0 ;
  input [30:0]rs2_o;
  input \_inferred__4/i__carry__7_0 ;
  input \_inferred__4/i__carry_0 ;
  input [0:0]\register_file_fpga.reg_file_reg_i_71 ;
  input \serial_shifter.shifter_reg[done_ff] ;
  input [0:0]\register_file_fpga.reg_file_reg_i_71_0 ;
  input \register_file_fpga.reg_file_reg_i_212_0 ;
  input \register_file_fpga.reg_file_reg_i_75 ;
  input \register_file_fpga.reg_file_reg_i_206_0 ;
  input [31:0]\divider_core_serial.div_reg[quotient][31]_0 ;
  input [31:0]\ctrl_reg[rs2_abs][31]_0 ;
  input [63:0]\multiplier_core_serial.mul_reg[prod][63]_0 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire \FSM_onehot_ctrl[state][0]_i_1_n_0 ;
  wire \FSM_onehot_ctrl[state][1]_i_1_n_0 ;
  wire \FSM_onehot_ctrl[state][2]_i_1_n_0 ;
  wire \FSM_onehot_ctrl[state][2]_i_2_n_0 ;
  wire \FSM_onehot_ctrl_reg[state][1]_0 ;
  wire \FSM_onehot_ctrl_reg[state_n_0_][0] ;
  wire \FSM_onehot_ctrl_reg[state_n_0_][2] ;
  wire [31:0]Q;
  wire [0:0]S;
  wire \_inferred__4/i__carry_0 ;
  wire \_inferred__4/i__carry__0_n_0 ;
  wire \_inferred__4/i__carry__0_n_1 ;
  wire \_inferred__4/i__carry__0_n_2 ;
  wire \_inferred__4/i__carry__0_n_3 ;
  wire \_inferred__4/i__carry__1_n_0 ;
  wire \_inferred__4/i__carry__1_n_1 ;
  wire \_inferred__4/i__carry__1_n_2 ;
  wire \_inferred__4/i__carry__1_n_3 ;
  wire \_inferred__4/i__carry__2_n_0 ;
  wire \_inferred__4/i__carry__2_n_1 ;
  wire \_inferred__4/i__carry__2_n_2 ;
  wire \_inferred__4/i__carry__2_n_3 ;
  wire \_inferred__4/i__carry__3_n_0 ;
  wire \_inferred__4/i__carry__3_n_1 ;
  wire \_inferred__4/i__carry__3_n_2 ;
  wire \_inferred__4/i__carry__3_n_3 ;
  wire \_inferred__4/i__carry__4_n_0 ;
  wire \_inferred__4/i__carry__4_n_1 ;
  wire \_inferred__4/i__carry__4_n_2 ;
  wire \_inferred__4/i__carry__4_n_3 ;
  wire \_inferred__4/i__carry__5_n_0 ;
  wire \_inferred__4/i__carry__5_n_1 ;
  wire \_inferred__4/i__carry__5_n_2 ;
  wire \_inferred__4/i__carry__5_n_3 ;
  wire \_inferred__4/i__carry__6_n_0 ;
  wire \_inferred__4/i__carry__6_n_1 ;
  wire \_inferred__4/i__carry__6_n_2 ;
  wire \_inferred__4/i__carry__6_n_3 ;
  wire \_inferred__4/i__carry__7_0 ;
  wire \_inferred__4/i__carry_n_0 ;
  wire \_inferred__4/i__carry_n_1 ;
  wire \_inferred__4/i__carry_n_2 ;
  wire \_inferred__4/i__carry_n_3 ;
  wire clk;
  wire \ctrl[cnt] ;
  wire \ctrl[cnt][0]_i_1_n_0 ;
  wire \ctrl[cnt][1]_i_1_n_0 ;
  wire \ctrl[cnt][2]_i_1_n_0 ;
  wire \ctrl[cnt][3]_i_1_n_0 ;
  wire \ctrl[cnt][4]_i_2_n_0 ;
  wire \ctrl[cnt][4]_i_3_n_0 ;
  wire \ctrl[cpu_trap] ;
  wire \ctrl_reg[cnt_n_0_][0] ;
  wire \ctrl_reg[cnt_n_0_][2] ;
  wire \ctrl_reg[cnt_n_0_][3] ;
  wire \ctrl_reg[cnt_n_0_][4] ;
  wire \ctrl_reg[out_en]_0 ;
  wire \ctrl_reg[out_en]_1 ;
  wire \ctrl_reg[out_en]_10 ;
  wire \ctrl_reg[out_en]_11 ;
  wire \ctrl_reg[out_en]_12 ;
  wire \ctrl_reg[out_en]_13 ;
  wire \ctrl_reg[out_en]_14 ;
  wire \ctrl_reg[out_en]_15 ;
  wire \ctrl_reg[out_en]_16 ;
  wire \ctrl_reg[out_en]_17 ;
  wire \ctrl_reg[out_en]_18 ;
  wire \ctrl_reg[out_en]_19 ;
  wire \ctrl_reg[out_en]_2 ;
  wire \ctrl_reg[out_en]_20 ;
  wire \ctrl_reg[out_en]_21 ;
  wire \ctrl_reg[out_en]_22 ;
  wire \ctrl_reg[out_en]_23 ;
  wire \ctrl_reg[out_en]_24 ;
  wire \ctrl_reg[out_en]_25 ;
  wire \ctrl_reg[out_en]_26 ;
  wire \ctrl_reg[out_en]_27 ;
  wire \ctrl_reg[out_en]_28 ;
  wire \ctrl_reg[out_en]_29 ;
  wire \ctrl_reg[out_en]_3 ;
  wire \ctrl_reg[out_en]_30 ;
  wire \ctrl_reg[out_en]_31 ;
  wire \ctrl_reg[out_en]_4 ;
  wire \ctrl_reg[out_en]_5 ;
  wire \ctrl_reg[out_en]_6 ;
  wire \ctrl_reg[out_en]_7 ;
  wire \ctrl_reg[out_en]_8 ;
  wire \ctrl_reg[out_en]_9 ;
  wire \ctrl_reg[out_en]__0 ;
  wire [31:0]\ctrl_reg[rs2_abs] ;
  wire [31:0]\ctrl_reg[rs2_abs][31]_0 ;
  wire \div[quotient] ;
  wire \div[sign_mod] ;
  wire \div[sub]_carry__0_i_1_n_0 ;
  wire \div[sub]_carry__0_i_2_n_0 ;
  wire \div[sub]_carry__0_i_3_n_0 ;
  wire \div[sub]_carry__0_i_4_n_0 ;
  wire \div[sub]_carry__0_n_0 ;
  wire \div[sub]_carry__0_n_1 ;
  wire \div[sub]_carry__0_n_2 ;
  wire \div[sub]_carry__0_n_3 ;
  wire \div[sub]_carry__0_n_4 ;
  wire \div[sub]_carry__0_n_5 ;
  wire \div[sub]_carry__0_n_6 ;
  wire \div[sub]_carry__0_n_7 ;
  wire \div[sub]_carry__1_i_1_n_0 ;
  wire \div[sub]_carry__1_i_2_n_0 ;
  wire \div[sub]_carry__1_i_3_n_0 ;
  wire \div[sub]_carry__1_i_4_n_0 ;
  wire \div[sub]_carry__1_n_0 ;
  wire \div[sub]_carry__1_n_1 ;
  wire \div[sub]_carry__1_n_2 ;
  wire \div[sub]_carry__1_n_3 ;
  wire \div[sub]_carry__1_n_4 ;
  wire \div[sub]_carry__1_n_5 ;
  wire \div[sub]_carry__1_n_6 ;
  wire \div[sub]_carry__1_n_7 ;
  wire \div[sub]_carry__2_i_1_n_0 ;
  wire \div[sub]_carry__2_i_2_n_0 ;
  wire \div[sub]_carry__2_i_3_n_0 ;
  wire \div[sub]_carry__2_i_4_n_0 ;
  wire \div[sub]_carry__2_n_0 ;
  wire \div[sub]_carry__2_n_1 ;
  wire \div[sub]_carry__2_n_2 ;
  wire \div[sub]_carry__2_n_3 ;
  wire \div[sub]_carry__2_n_4 ;
  wire \div[sub]_carry__2_n_5 ;
  wire \div[sub]_carry__2_n_6 ;
  wire \div[sub]_carry__2_n_7 ;
  wire \div[sub]_carry__3_i_1_n_0 ;
  wire \div[sub]_carry__3_i_2_n_0 ;
  wire \div[sub]_carry__3_i_3_n_0 ;
  wire \div[sub]_carry__3_i_4_n_0 ;
  wire \div[sub]_carry__3_n_0 ;
  wire \div[sub]_carry__3_n_1 ;
  wire \div[sub]_carry__3_n_2 ;
  wire \div[sub]_carry__3_n_3 ;
  wire \div[sub]_carry__3_n_4 ;
  wire \div[sub]_carry__3_n_5 ;
  wire \div[sub]_carry__3_n_6 ;
  wire \div[sub]_carry__3_n_7 ;
  wire \div[sub]_carry__4_i_1_n_0 ;
  wire \div[sub]_carry__4_i_2_n_0 ;
  wire \div[sub]_carry__4_i_3_n_0 ;
  wire \div[sub]_carry__4_i_4_n_0 ;
  wire \div[sub]_carry__4_n_0 ;
  wire \div[sub]_carry__4_n_1 ;
  wire \div[sub]_carry__4_n_2 ;
  wire \div[sub]_carry__4_n_3 ;
  wire \div[sub]_carry__4_n_4 ;
  wire \div[sub]_carry__4_n_5 ;
  wire \div[sub]_carry__4_n_6 ;
  wire \div[sub]_carry__4_n_7 ;
  wire \div[sub]_carry__5_i_1_n_0 ;
  wire \div[sub]_carry__5_i_2_n_0 ;
  wire \div[sub]_carry__5_i_3_n_0 ;
  wire \div[sub]_carry__5_i_4_n_0 ;
  wire \div[sub]_carry__5_n_0 ;
  wire \div[sub]_carry__5_n_1 ;
  wire \div[sub]_carry__5_n_2 ;
  wire \div[sub]_carry__5_n_3 ;
  wire \div[sub]_carry__5_n_4 ;
  wire \div[sub]_carry__5_n_5 ;
  wire \div[sub]_carry__5_n_6 ;
  wire \div[sub]_carry__5_n_7 ;
  wire \div[sub]_carry__6_i_1_n_0 ;
  wire \div[sub]_carry__6_i_2_n_0 ;
  wire \div[sub]_carry__6_i_3_n_0 ;
  wire \div[sub]_carry__6_i_4_n_0 ;
  wire \div[sub]_carry__6_n_0 ;
  wire \div[sub]_carry__6_n_1 ;
  wire \div[sub]_carry__6_n_2 ;
  wire \div[sub]_carry__6_n_3 ;
  wire \div[sub]_carry__6_n_4 ;
  wire \div[sub]_carry__6_n_5 ;
  wire \div[sub]_carry__6_n_6 ;
  wire \div[sub]_carry__6_n_7 ;
  wire \div[sub]_carry_i_1_n_0 ;
  wire \div[sub]_carry_i_2_n_0 ;
  wire \div[sub]_carry_i_3_n_0 ;
  wire \div[sub]_carry_i_4_n_0 ;
  wire \div[sub]_carry_n_0 ;
  wire \div[sub]_carry_n_1 ;
  wire \div[sub]_carry_n_2 ;
  wire \div[sub]_carry_n_3 ;
  wire \div[sub]_carry_n_4 ;
  wire \div[sub]_carry_n_5 ;
  wire \div[sub]_carry_n_6 ;
  wire \div[sub]_carry_n_7 ;
  wire \div_reg[sign_mod]_0 ;
  wire [0:0]\div_reg[sign_mod]_1 ;
  wire \div_reg[sign_mod]__0 ;
  wire \divider_core_serial.div[remainder][0]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][10]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][11]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][12]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][13]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][14]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][15]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][16]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][17]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][18]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][19]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][1]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][20]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][21]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][22]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][23]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][24]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][25]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][26]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][27]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][28]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][29]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][2]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][30]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][31]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][3]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][4]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][5]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][6]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][7]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][8]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][9]_i_1_n_0 ;
  wire [30:0]\divider_core_serial.div_reg[quotient][30]_0 ;
  wire [31:0]\divider_core_serial.div_reg[quotient][31]_0 ;
  wire [31:0]\divider_core_serial.div_reg[remainder] ;
  wire [2:0]\execute_engine_reg[ir] ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__3_i_1_n_0;
  wire i__carry__3_i_2_n_0;
  wire i__carry__3_i_3_n_0;
  wire i__carry__3_i_4_n_0;
  wire i__carry__4_i_1_n_0;
  wire i__carry__4_i_2_n_0;
  wire i__carry__4_i_3_n_0;
  wire i__carry__4_i_4_n_0;
  wire i__carry__5_i_1_n_0;
  wire i__carry__5_i_2_n_0;
  wire i__carry__5_i_3_n_0;
  wire i__carry__5_i_4_n_0;
  wire i__carry__6_i_1_n_0;
  wire i__carry__6_i_2_n_0;
  wire i__carry__6_i_3_n_0;
  wire i__carry__6_i_4_n_0;
  wire i__carry__7_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire [31:1]minusOp;
  wire [32:0]\mul[add] ;
  wire \multiplier_core_serial.mul[prod][63]_i_1_n_0 ;
  wire \multiplier_core_serial.mul_reg[prod][0]_0 ;
  wire [63:0]\multiplier_core_serial.mul_reg[prod][63]_0 ;
  wire [31:0]p_0_in;
  wire p_1_in0;
  wire p_2_in;
  wire \register_file_fpga.reg_file_reg_i_171_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_172_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_174_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_175_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_176_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_177_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_178_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_179_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_180_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_181_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_182_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_183_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_184_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_185_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_186_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_187_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_188_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_189_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_190_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_191_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_192_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_193_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_194_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_195_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_196_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_197_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_198_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_199_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_200_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_201_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_202_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_203_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_204_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_205_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_205_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_206_0 ;
  wire \register_file_fpga.reg_file_reg_i_206_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_206_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_206_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_206_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_207_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_207_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_207_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_207_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_208_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_208_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_208_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_208_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_209_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_209_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_209_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_209_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_210_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_210_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_210_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_210_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_211_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_211_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_211_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_211_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_212_0 ;
  wire \register_file_fpga.reg_file_reg_i_212_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_212_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_212_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_212_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_213_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_214_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_215_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_216_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_217_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_218_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_219_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_220_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_221_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_222_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_223_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_224_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_225_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_226_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_227_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_228_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_229_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_230_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_231_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_232_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_233_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_234_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_235_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_236_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_237_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_238_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_239_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_240_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_241_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_242_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_243_n_0 ;
  wire [0:0]\register_file_fpga.reg_file_reg_i_71 ;
  wire [0:0]\register_file_fpga.reg_file_reg_i_71_0 ;
  wire \register_file_fpga.reg_file_reg_i_75 ;
  wire [30:0]rs2_o;
  wire rstn_sys;
  wire \serial_shifter.shifter_reg[done_ff] ;
  wire [3:0]\NLW__inferred__4/i__carry__7_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__4/i__carry__7_O_UNCONNECTED ;
  wire [3:1]\NLW_divider_core_serial.div_reg[quotient][0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_divider_core_serial.div_reg[quotient][0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_register_file_fpga.reg_file_reg_i_205_CO_UNCONNECTED ;
  wire [3:3]\NLW_register_file_fpga.reg_file_reg_i_205_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_ctrl[state][0]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .I1(\FSM_onehot_ctrl[state][2]_i_2_n_0 ),
        .I2(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .O(\FSM_onehot_ctrl[state][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_ctrl[state][1]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I1(\FSM_onehot_ctrl[state][2]_i_2_n_0 ),
        .I2(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .O(\FSM_onehot_ctrl[state][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_ctrl[state][2]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\FSM_onehot_ctrl[state][2]_i_2_n_0 ),
        .I2(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\FSM_onehot_ctrl[state][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    \FSM_onehot_ctrl[state][2]_i_2 
       (.I0(\ctrl[cnt][4]_i_3_n_0 ),
        .I1(\ctrl_reg[cnt_n_0_][4] ),
        .I2(\ctrl[cpu_trap] ),
        .I3(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I4(\div[sign_mod] ),
        .I5(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .O(\FSM_onehot_ctrl[state][2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "s_idle:001,s_busy:100,s_done:010," *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_ctrl_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_ctrl[state][0]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\FSM_onehot_ctrl_reg[state_n_0_][0] ));
  (* FSM_ENCODED_STATES = "s_idle:001,s_busy:100,s_done:010," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_ctrl_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_ctrl[state][1]_i_1_n_0 ),
        .Q(\FSM_onehot_ctrl_reg[state][1]_0 ));
  (* FSM_ENCODED_STATES = "s_idle:001,s_busy:100,s_done:010," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_ctrl_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_ctrl[state][2]_i_1_n_0 ),
        .Q(\FSM_onehot_ctrl_reg[state_n_0_][2] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__4/i__carry_n_0 ,\_inferred__4/i__carry_n_1 ,\_inferred__4/i__carry_n_2 ,\_inferred__4/i__carry_n_3 }),
        .CYINIT(p_0_in[0]),
        .DI({p_0_in[3:1],DI}),
        .O(\mul[add] [3:0]),
        .S({i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0,S}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__0 
       (.CI(\_inferred__4/i__carry_n_0 ),
        .CO({\_inferred__4/i__carry__0_n_0 ,\_inferred__4/i__carry__0_n_1 ,\_inferred__4/i__carry__0_n_2 ,\_inferred__4/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[7:4]),
        .O(\mul[add] [7:4]),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__1 
       (.CI(\_inferred__4/i__carry__0_n_0 ),
        .CO({\_inferred__4/i__carry__1_n_0 ,\_inferred__4/i__carry__1_n_1 ,\_inferred__4/i__carry__1_n_2 ,\_inferred__4/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[11:8]),
        .O(\mul[add] [11:8]),
        .S({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__2 
       (.CI(\_inferred__4/i__carry__1_n_0 ),
        .CO({\_inferred__4/i__carry__2_n_0 ,\_inferred__4/i__carry__2_n_1 ,\_inferred__4/i__carry__2_n_2 ,\_inferred__4/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[15:12]),
        .O(\mul[add] [15:12]),
        .S({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__3 
       (.CI(\_inferred__4/i__carry__2_n_0 ),
        .CO({\_inferred__4/i__carry__3_n_0 ,\_inferred__4/i__carry__3_n_1 ,\_inferred__4/i__carry__3_n_2 ,\_inferred__4/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[19:16]),
        .O(\mul[add] [19:16]),
        .S({i__carry__3_i_1_n_0,i__carry__3_i_2_n_0,i__carry__3_i_3_n_0,i__carry__3_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__4 
       (.CI(\_inferred__4/i__carry__3_n_0 ),
        .CO({\_inferred__4/i__carry__4_n_0 ,\_inferred__4/i__carry__4_n_1 ,\_inferred__4/i__carry__4_n_2 ,\_inferred__4/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[23:20]),
        .O(\mul[add] [23:20]),
        .S({i__carry__4_i_1_n_0,i__carry__4_i_2_n_0,i__carry__4_i_3_n_0,i__carry__4_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__5 
       (.CI(\_inferred__4/i__carry__4_n_0 ),
        .CO({\_inferred__4/i__carry__5_n_0 ,\_inferred__4/i__carry__5_n_1 ,\_inferred__4/i__carry__5_n_2 ,\_inferred__4/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[27:24]),
        .O(\mul[add] [27:24]),
        .S({i__carry__5_i_1_n_0,i__carry__5_i_2_n_0,i__carry__5_i_3_n_0,i__carry__5_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__6 
       (.CI(\_inferred__4/i__carry__5_n_0 ),
        .CO({\_inferred__4/i__carry__6_n_0 ,\_inferred__4/i__carry__6_n_1 ,\_inferred__4/i__carry__6_n_2 ,\_inferred__4/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[31:28]),
        .O(\mul[add] [31:28]),
        .S({i__carry__6_i_1_n_0,i__carry__6_i_2_n_0,i__carry__6_i_3_n_0,i__carry__6_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__7 
       (.CI(\_inferred__4/i__carry__6_n_0 ),
        .CO(\NLW__inferred__4/i__carry__7_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__4/i__carry__7_O_UNCONNECTED [3:1],\mul[add] [32]}),
        .S({1'b0,1'b0,1'b0,i__carry__7_i_1_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ctrl[cnt][0]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I1(\ctrl_reg[cnt_n_0_][0] ),
        .O(\ctrl[cnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hEBAA)) 
    \ctrl[cnt][1]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(p_2_in),
        .I2(\ctrl_reg[cnt_n_0_][0] ),
        .I3(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\ctrl[cnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hEEEBAAAA)) 
    \ctrl[cnt][2]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\ctrl_reg[cnt_n_0_][2] ),
        .I2(\ctrl_reg[cnt_n_0_][0] ),
        .I3(p_2_in),
        .I4(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\ctrl[cnt][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEBAAAAAAAA)) 
    \ctrl[cnt][3]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\ctrl_reg[cnt_n_0_][3] ),
        .I2(p_2_in),
        .I3(\ctrl_reg[cnt_n_0_][0] ),
        .I4(\ctrl_reg[cnt_n_0_][2] ),
        .I5(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\ctrl[cnt][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ctrl[cnt][4]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I1(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .O(\ctrl[cnt] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hEBAA)) 
    \ctrl[cnt][4]_i_2 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\ctrl_reg[cnt_n_0_][4] ),
        .I2(\ctrl[cnt][4]_i_3_n_0 ),
        .I3(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\ctrl[cnt][4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ctrl[cnt][4]_i_3 
       (.I0(\ctrl_reg[cnt_n_0_][3] ),
        .I1(p_2_in),
        .I2(\ctrl_reg[cnt_n_0_][0] ),
        .I3(\ctrl_reg[cnt_n_0_][2] ),
        .O(\ctrl[cnt][4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ctrl[rs2_abs][31]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\div_reg[sign_mod]_1 ),
        .O(\div[sign_mod] ));
  FDCE \ctrl_reg[cnt][0] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][0]_i_1_n_0 ),
        .Q(\ctrl_reg[cnt_n_0_][0] ));
  FDCE \ctrl_reg[cnt][1] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][1]_i_1_n_0 ),
        .Q(p_2_in));
  FDCE \ctrl_reg[cnt][2] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][2]_i_1_n_0 ),
        .Q(\ctrl_reg[cnt_n_0_][2] ));
  FDCE \ctrl_reg[cnt][3] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][3]_i_1_n_0 ),
        .Q(\ctrl_reg[cnt_n_0_][3] ));
  FDCE \ctrl_reg[cnt][4] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][4]_i_2_n_0 ),
        .Q(\ctrl_reg[cnt_n_0_][4] ));
  FDCE \ctrl_reg[out_en] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .Q(\ctrl_reg[out_en]__0 ));
  FDCE \ctrl_reg[rs2_abs][0] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [0]),
        .Q(\ctrl_reg[rs2_abs] [0]));
  FDCE \ctrl_reg[rs2_abs][10] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [10]),
        .Q(\ctrl_reg[rs2_abs] [10]));
  FDCE \ctrl_reg[rs2_abs][11] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [11]),
        .Q(\ctrl_reg[rs2_abs] [11]));
  FDCE \ctrl_reg[rs2_abs][12] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [12]),
        .Q(\ctrl_reg[rs2_abs] [12]));
  FDCE \ctrl_reg[rs2_abs][13] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [13]),
        .Q(\ctrl_reg[rs2_abs] [13]));
  FDCE \ctrl_reg[rs2_abs][14] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [14]),
        .Q(\ctrl_reg[rs2_abs] [14]));
  FDCE \ctrl_reg[rs2_abs][15] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [15]),
        .Q(\ctrl_reg[rs2_abs] [15]));
  FDCE \ctrl_reg[rs2_abs][16] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [16]),
        .Q(\ctrl_reg[rs2_abs] [16]));
  FDCE \ctrl_reg[rs2_abs][17] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [17]),
        .Q(\ctrl_reg[rs2_abs] [17]));
  FDCE \ctrl_reg[rs2_abs][18] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [18]),
        .Q(\ctrl_reg[rs2_abs] [18]));
  FDCE \ctrl_reg[rs2_abs][19] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [19]),
        .Q(\ctrl_reg[rs2_abs] [19]));
  FDCE \ctrl_reg[rs2_abs][1] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [1]),
        .Q(\ctrl_reg[rs2_abs] [1]));
  FDCE \ctrl_reg[rs2_abs][20] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [20]),
        .Q(\ctrl_reg[rs2_abs] [20]));
  FDCE \ctrl_reg[rs2_abs][21] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [21]),
        .Q(\ctrl_reg[rs2_abs] [21]));
  FDCE \ctrl_reg[rs2_abs][22] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [22]),
        .Q(\ctrl_reg[rs2_abs] [22]));
  FDCE \ctrl_reg[rs2_abs][23] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [23]),
        .Q(\ctrl_reg[rs2_abs] [23]));
  FDCE \ctrl_reg[rs2_abs][24] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [24]),
        .Q(\ctrl_reg[rs2_abs] [24]));
  FDCE \ctrl_reg[rs2_abs][25] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [25]),
        .Q(\ctrl_reg[rs2_abs] [25]));
  FDCE \ctrl_reg[rs2_abs][26] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [26]),
        .Q(\ctrl_reg[rs2_abs] [26]));
  FDCE \ctrl_reg[rs2_abs][27] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [27]),
        .Q(\ctrl_reg[rs2_abs] [27]));
  FDCE \ctrl_reg[rs2_abs][28] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [28]),
        .Q(\ctrl_reg[rs2_abs] [28]));
  FDCE \ctrl_reg[rs2_abs][29] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [29]),
        .Q(\ctrl_reg[rs2_abs] [29]));
  FDCE \ctrl_reg[rs2_abs][2] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [2]),
        .Q(\ctrl_reg[rs2_abs] [2]));
  FDCE \ctrl_reg[rs2_abs][30] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [30]),
        .Q(\ctrl_reg[rs2_abs] [30]));
  FDCE \ctrl_reg[rs2_abs][31] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [31]),
        .Q(\ctrl_reg[rs2_abs] [31]));
  FDCE \ctrl_reg[rs2_abs][3] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [3]),
        .Q(\ctrl_reg[rs2_abs] [3]));
  FDCE \ctrl_reg[rs2_abs][4] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [4]),
        .Q(\ctrl_reg[rs2_abs] [4]));
  FDCE \ctrl_reg[rs2_abs][5] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [5]),
        .Q(\ctrl_reg[rs2_abs] [5]));
  FDCE \ctrl_reg[rs2_abs][6] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [6]),
        .Q(\ctrl_reg[rs2_abs] [6]));
  FDCE \ctrl_reg[rs2_abs][7] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [7]),
        .Q(\ctrl_reg[rs2_abs] [7]));
  FDCE \ctrl_reg[rs2_abs][8] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [8]),
        .Q(\ctrl_reg[rs2_abs] [8]));
  FDCE \ctrl_reg[rs2_abs][9] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [9]),
        .Q(\ctrl_reg[rs2_abs] [9]));
  CARRY4 \div[sub]_carry 
       (.CI(1'b0),
        .CO({\div[sub]_carry_n_0 ,\div[sub]_carry_n_1 ,\div[sub]_carry_n_2 ,\div[sub]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\divider_core_serial.div_reg[remainder] [2:0],p_1_in0}),
        .O({\div[sub]_carry_n_4 ,\div[sub]_carry_n_5 ,\div[sub]_carry_n_6 ,\div[sub]_carry_n_7 }),
        .S({\div[sub]_carry_i_1_n_0 ,\div[sub]_carry_i_2_n_0 ,\div[sub]_carry_i_3_n_0 ,\div[sub]_carry_i_4_n_0 }));
  CARRY4 \div[sub]_carry__0 
       (.CI(\div[sub]_carry_n_0 ),
        .CO({\div[sub]_carry__0_n_0 ,\div[sub]_carry__0_n_1 ,\div[sub]_carry__0_n_2 ,\div[sub]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [6:3]),
        .O({\div[sub]_carry__0_n_4 ,\div[sub]_carry__0_n_5 ,\div[sub]_carry__0_n_6 ,\div[sub]_carry__0_n_7 }),
        .S({\div[sub]_carry__0_i_1_n_0 ,\div[sub]_carry__0_i_2_n_0 ,\div[sub]_carry__0_i_3_n_0 ,\div[sub]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [6]),
        .I1(\ctrl_reg[rs2_abs] [7]),
        .O(\div[sub]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [5]),
        .I1(\ctrl_reg[rs2_abs] [6]),
        .O(\div[sub]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [4]),
        .I1(\ctrl_reg[rs2_abs] [5]),
        .O(\div[sub]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [3]),
        .I1(\ctrl_reg[rs2_abs] [4]),
        .O(\div[sub]_carry__0_i_4_n_0 ));
  CARRY4 \div[sub]_carry__1 
       (.CI(\div[sub]_carry__0_n_0 ),
        .CO({\div[sub]_carry__1_n_0 ,\div[sub]_carry__1_n_1 ,\div[sub]_carry__1_n_2 ,\div[sub]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [10:7]),
        .O({\div[sub]_carry__1_n_4 ,\div[sub]_carry__1_n_5 ,\div[sub]_carry__1_n_6 ,\div[sub]_carry__1_n_7 }),
        .S({\div[sub]_carry__1_i_1_n_0 ,\div[sub]_carry__1_i_2_n_0 ,\div[sub]_carry__1_i_3_n_0 ,\div[sub]_carry__1_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [10]),
        .I1(\ctrl_reg[rs2_abs] [11]),
        .O(\div[sub]_carry__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [9]),
        .I1(\ctrl_reg[rs2_abs] [10]),
        .O(\div[sub]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [8]),
        .I1(\ctrl_reg[rs2_abs] [9]),
        .O(\div[sub]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [7]),
        .I1(\ctrl_reg[rs2_abs] [8]),
        .O(\div[sub]_carry__1_i_4_n_0 ));
  CARRY4 \div[sub]_carry__2 
       (.CI(\div[sub]_carry__1_n_0 ),
        .CO({\div[sub]_carry__2_n_0 ,\div[sub]_carry__2_n_1 ,\div[sub]_carry__2_n_2 ,\div[sub]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [14:11]),
        .O({\div[sub]_carry__2_n_4 ,\div[sub]_carry__2_n_5 ,\div[sub]_carry__2_n_6 ,\div[sub]_carry__2_n_7 }),
        .S({\div[sub]_carry__2_i_1_n_0 ,\div[sub]_carry__2_i_2_n_0 ,\div[sub]_carry__2_i_3_n_0 ,\div[sub]_carry__2_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [14]),
        .I1(\ctrl_reg[rs2_abs] [15]),
        .O(\div[sub]_carry__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [13]),
        .I1(\ctrl_reg[rs2_abs] [14]),
        .O(\div[sub]_carry__2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [12]),
        .I1(\ctrl_reg[rs2_abs] [13]),
        .O(\div[sub]_carry__2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [11]),
        .I1(\ctrl_reg[rs2_abs] [12]),
        .O(\div[sub]_carry__2_i_4_n_0 ));
  CARRY4 \div[sub]_carry__3 
       (.CI(\div[sub]_carry__2_n_0 ),
        .CO({\div[sub]_carry__3_n_0 ,\div[sub]_carry__3_n_1 ,\div[sub]_carry__3_n_2 ,\div[sub]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [18:15]),
        .O({\div[sub]_carry__3_n_4 ,\div[sub]_carry__3_n_5 ,\div[sub]_carry__3_n_6 ,\div[sub]_carry__3_n_7 }),
        .S({\div[sub]_carry__3_i_1_n_0 ,\div[sub]_carry__3_i_2_n_0 ,\div[sub]_carry__3_i_3_n_0 ,\div[sub]_carry__3_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [18]),
        .I1(\ctrl_reg[rs2_abs] [19]),
        .O(\div[sub]_carry__3_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [17]),
        .I1(\ctrl_reg[rs2_abs] [18]),
        .O(\div[sub]_carry__3_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [16]),
        .I1(\ctrl_reg[rs2_abs] [17]),
        .O(\div[sub]_carry__3_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [15]),
        .I1(\ctrl_reg[rs2_abs] [16]),
        .O(\div[sub]_carry__3_i_4_n_0 ));
  CARRY4 \div[sub]_carry__4 
       (.CI(\div[sub]_carry__3_n_0 ),
        .CO({\div[sub]_carry__4_n_0 ,\div[sub]_carry__4_n_1 ,\div[sub]_carry__4_n_2 ,\div[sub]_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [22:19]),
        .O({\div[sub]_carry__4_n_4 ,\div[sub]_carry__4_n_5 ,\div[sub]_carry__4_n_6 ,\div[sub]_carry__4_n_7 }),
        .S({\div[sub]_carry__4_i_1_n_0 ,\div[sub]_carry__4_i_2_n_0 ,\div[sub]_carry__4_i_3_n_0 ,\div[sub]_carry__4_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [22]),
        .I1(\ctrl_reg[rs2_abs] [23]),
        .O(\div[sub]_carry__4_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [21]),
        .I1(\ctrl_reg[rs2_abs] [22]),
        .O(\div[sub]_carry__4_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [20]),
        .I1(\ctrl_reg[rs2_abs] [21]),
        .O(\div[sub]_carry__4_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [19]),
        .I1(\ctrl_reg[rs2_abs] [20]),
        .O(\div[sub]_carry__4_i_4_n_0 ));
  CARRY4 \div[sub]_carry__5 
       (.CI(\div[sub]_carry__4_n_0 ),
        .CO({\div[sub]_carry__5_n_0 ,\div[sub]_carry__5_n_1 ,\div[sub]_carry__5_n_2 ,\div[sub]_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [26:23]),
        .O({\div[sub]_carry__5_n_4 ,\div[sub]_carry__5_n_5 ,\div[sub]_carry__5_n_6 ,\div[sub]_carry__5_n_7 }),
        .S({\div[sub]_carry__5_i_1_n_0 ,\div[sub]_carry__5_i_2_n_0 ,\div[sub]_carry__5_i_3_n_0 ,\div[sub]_carry__5_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [26]),
        .I1(\ctrl_reg[rs2_abs] [27]),
        .O(\div[sub]_carry__5_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [25]),
        .I1(\ctrl_reg[rs2_abs] [26]),
        .O(\div[sub]_carry__5_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [24]),
        .I1(\ctrl_reg[rs2_abs] [25]),
        .O(\div[sub]_carry__5_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [23]),
        .I1(\ctrl_reg[rs2_abs] [24]),
        .O(\div[sub]_carry__5_i_4_n_0 ));
  CARRY4 \div[sub]_carry__6 
       (.CI(\div[sub]_carry__5_n_0 ),
        .CO({\div[sub]_carry__6_n_0 ,\div[sub]_carry__6_n_1 ,\div[sub]_carry__6_n_2 ,\div[sub]_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [30:27]),
        .O({\div[sub]_carry__6_n_4 ,\div[sub]_carry__6_n_5 ,\div[sub]_carry__6_n_6 ,\div[sub]_carry__6_n_7 }),
        .S({\div[sub]_carry__6_i_1_n_0 ,\div[sub]_carry__6_i_2_n_0 ,\div[sub]_carry__6_i_3_n_0 ,\div[sub]_carry__6_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [30]),
        .I1(\ctrl_reg[rs2_abs] [31]),
        .O(\div[sub]_carry__6_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [29]),
        .I1(\ctrl_reg[rs2_abs] [30]),
        .O(\div[sub]_carry__6_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [28]),
        .I1(\ctrl_reg[rs2_abs] [29]),
        .O(\div[sub]_carry__6_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [27]),
        .I1(\ctrl_reg[rs2_abs] [28]),
        .O(\div[sub]_carry__6_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [2]),
        .I1(\ctrl_reg[rs2_abs] [3]),
        .O(\div[sub]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [1]),
        .I1(\ctrl_reg[rs2_abs] [2]),
        .O(\div[sub]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [0]),
        .I1(\ctrl_reg[rs2_abs] [1]),
        .O(\div[sub]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_4 
       (.I0(p_1_in0),
        .I1(\ctrl_reg[rs2_abs] [0]),
        .O(\div[sub]_carry_i_4_n_0 ));
  FDCE \div_reg[sign_mod] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\div_reg[sign_mod]_0 ),
        .Q(\div_reg[sign_mod]__0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \divider_core_serial.div[quotient][31]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .I1(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I2(\div_reg[sign_mod]_1 ),
        .I3(\execute_engine_reg[ir] [2]),
        .O(\div[quotient] ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][0]_i_1 
       (.I0(p_1_in0),
        .I1(CO),
        .I2(\div[sub]_carry_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][10]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [9]),
        .I1(CO),
        .I2(\div[sub]_carry__1_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][11]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [10]),
        .I1(CO),
        .I2(\div[sub]_carry__1_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][12]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [11]),
        .I1(CO),
        .I2(\div[sub]_carry__2_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][13]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [12]),
        .I1(CO),
        .I2(\div[sub]_carry__2_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][14]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [13]),
        .I1(CO),
        .I2(\div[sub]_carry__2_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][15]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [14]),
        .I1(CO),
        .I2(\div[sub]_carry__2_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][16]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [15]),
        .I1(CO),
        .I2(\div[sub]_carry__3_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][17]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [16]),
        .I1(CO),
        .I2(\div[sub]_carry__3_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][18]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [17]),
        .I1(CO),
        .I2(\div[sub]_carry__3_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][19]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [18]),
        .I1(CO),
        .I2(\div[sub]_carry__3_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][1]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [0]),
        .I1(CO),
        .I2(\div[sub]_carry_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][20]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [19]),
        .I1(CO),
        .I2(\div[sub]_carry__4_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][21]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [20]),
        .I1(CO),
        .I2(\div[sub]_carry__4_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][22]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [21]),
        .I1(CO),
        .I2(\div[sub]_carry__4_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][23]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [22]),
        .I1(CO),
        .I2(\div[sub]_carry__4_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][24]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [23]),
        .I1(CO),
        .I2(\div[sub]_carry__5_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][25]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [24]),
        .I1(CO),
        .I2(\div[sub]_carry__5_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][26]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [25]),
        .I1(CO),
        .I2(\div[sub]_carry__5_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][27]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [26]),
        .I1(CO),
        .I2(\div[sub]_carry__5_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][28]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [27]),
        .I1(CO),
        .I2(\div[sub]_carry__6_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][29]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [28]),
        .I1(CO),
        .I2(\div[sub]_carry__6_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][2]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [1]),
        .I1(CO),
        .I2(\div[sub]_carry_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][30]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [29]),
        .I1(CO),
        .I2(\div[sub]_carry__6_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][31]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [30]),
        .I1(CO),
        .I2(\div[sub]_carry__6_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][3]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [2]),
        .I1(CO),
        .I2(\div[sub]_carry_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][4]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [3]),
        .I1(CO),
        .I2(\div[sub]_carry__0_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][5]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [4]),
        .I1(CO),
        .I2(\div[sub]_carry__0_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][6]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [5]),
        .I1(CO),
        .I2(\div[sub]_carry__0_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][7]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [6]),
        .I1(CO),
        .I2(\div[sub]_carry__0_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][8]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [7]),
        .I1(CO),
        .I2(\div[sub]_carry__1_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][9]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [8]),
        .I1(CO),
        .I2(\div[sub]_carry__1_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][9]_i_1_n_0 ));
  FDCE \divider_core_serial.div_reg[quotient][0] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [0]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [0]));
  CARRY4 \divider_core_serial.div_reg[quotient][0]_i_2 
       (.CI(\div[sub]_carry__6_n_0 ),
        .CO({\NLW_divider_core_serial.div_reg[quotient][0]_i_2_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_divider_core_serial.div_reg[quotient][0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDCE \divider_core_serial.div_reg[quotient][10] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [10]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [10]));
  FDCE \divider_core_serial.div_reg[quotient][11] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [11]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [11]));
  FDCE \divider_core_serial.div_reg[quotient][12] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [12]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [12]));
  FDCE \divider_core_serial.div_reg[quotient][13] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [13]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [13]));
  FDCE \divider_core_serial.div_reg[quotient][14] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [14]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [14]));
  FDCE \divider_core_serial.div_reg[quotient][15] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [15]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [15]));
  FDCE \divider_core_serial.div_reg[quotient][16] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [16]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [16]));
  FDCE \divider_core_serial.div_reg[quotient][17] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [17]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [17]));
  FDCE \divider_core_serial.div_reg[quotient][18] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [18]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [18]));
  FDCE \divider_core_serial.div_reg[quotient][19] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [19]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [19]));
  FDCE \divider_core_serial.div_reg[quotient][1] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [1]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [1]));
  FDCE \divider_core_serial.div_reg[quotient][20] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [20]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [20]));
  FDCE \divider_core_serial.div_reg[quotient][21] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [21]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [21]));
  FDCE \divider_core_serial.div_reg[quotient][22] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [22]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [22]));
  FDCE \divider_core_serial.div_reg[quotient][23] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [23]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [23]));
  FDCE \divider_core_serial.div_reg[quotient][24] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [24]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [24]));
  FDCE \divider_core_serial.div_reg[quotient][25] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [25]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [25]));
  FDCE \divider_core_serial.div_reg[quotient][26] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [26]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [26]));
  FDCE \divider_core_serial.div_reg[quotient][27] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [27]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [27]));
  FDCE \divider_core_serial.div_reg[quotient][28] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [28]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [28]));
  FDCE \divider_core_serial.div_reg[quotient][29] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [29]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [29]));
  FDCE \divider_core_serial.div_reg[quotient][2] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [2]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [2]));
  FDCE \divider_core_serial.div_reg[quotient][30] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [30]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [30]));
  FDCE \divider_core_serial.div_reg[quotient][31] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [31]),
        .Q(p_1_in0));
  FDCE \divider_core_serial.div_reg[quotient][3] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [3]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [3]));
  FDCE \divider_core_serial.div_reg[quotient][4] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [4]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [4]));
  FDCE \divider_core_serial.div_reg[quotient][5] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [5]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [5]));
  FDCE \divider_core_serial.div_reg[quotient][6] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [6]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [6]));
  FDCE \divider_core_serial.div_reg[quotient][7] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [7]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [7]));
  FDCE \divider_core_serial.div_reg[quotient][8] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [8]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [8]));
  FDCE \divider_core_serial.div_reg[quotient][9] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [9]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [9]));
  FDCE \divider_core_serial.div_reg[remainder][0] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][0]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [0]));
  FDCE \divider_core_serial.div_reg[remainder][10] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][10]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [10]));
  FDCE \divider_core_serial.div_reg[remainder][11] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][11]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [11]));
  FDCE \divider_core_serial.div_reg[remainder][12] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][12]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [12]));
  FDCE \divider_core_serial.div_reg[remainder][13] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][13]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [13]));
  FDCE \divider_core_serial.div_reg[remainder][14] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][14]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [14]));
  FDCE \divider_core_serial.div_reg[remainder][15] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][15]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [15]));
  FDCE \divider_core_serial.div_reg[remainder][16] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][16]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [16]));
  FDCE \divider_core_serial.div_reg[remainder][17] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][17]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [17]));
  FDCE \divider_core_serial.div_reg[remainder][18] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][18]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [18]));
  FDCE \divider_core_serial.div_reg[remainder][19] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][19]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [19]));
  FDCE \divider_core_serial.div_reg[remainder][1] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][1]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [1]));
  FDCE \divider_core_serial.div_reg[remainder][20] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][20]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [20]));
  FDCE \divider_core_serial.div_reg[remainder][21] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][21]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [21]));
  FDCE \divider_core_serial.div_reg[remainder][22] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][22]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [22]));
  FDCE \divider_core_serial.div_reg[remainder][23] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][23]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [23]));
  FDCE \divider_core_serial.div_reg[remainder][24] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][24]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [24]));
  FDCE \divider_core_serial.div_reg[remainder][25] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][25]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [25]));
  FDCE \divider_core_serial.div_reg[remainder][26] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][26]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [26]));
  FDCE \divider_core_serial.div_reg[remainder][27] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][27]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [27]));
  FDCE \divider_core_serial.div_reg[remainder][28] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][28]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [28]));
  FDCE \divider_core_serial.div_reg[remainder][29] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][29]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [29]));
  FDCE \divider_core_serial.div_reg[remainder][2] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][2]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [2]));
  FDCE \divider_core_serial.div_reg[remainder][30] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][30]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [30]));
  FDCE \divider_core_serial.div_reg[remainder][31] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][31]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [31]));
  FDCE \divider_core_serial.div_reg[remainder][3] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][3]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [3]));
  FDCE \divider_core_serial.div_reg[remainder][4] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][4]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [4]));
  FDCE \divider_core_serial.div_reg[remainder][5] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][5]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [5]));
  FDCE \divider_core_serial.div_reg[remainder][6] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][6]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [6]));
  FDCE \divider_core_serial.div_reg[remainder][7] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][7]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [7]));
  FDCE \divider_core_serial.div_reg[remainder][8] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][8]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [8]));
  FDCE \divider_core_serial.div_reg[remainder][9] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][9]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [9]));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_1
       (.I0(Q[0]),
        .I1(rs2_o[6]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[7]),
        .O(i__carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_2
       (.I0(Q[0]),
        .I1(rs2_o[5]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[6]),
        .O(i__carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_3
       (.I0(Q[0]),
        .I1(rs2_o[4]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[5]),
        .O(i__carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_4
       (.I0(Q[0]),
        .I1(rs2_o[3]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[4]),
        .O(i__carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_1
       (.I0(Q[0]),
        .I1(rs2_o[10]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[11]),
        .O(i__carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_2
       (.I0(Q[0]),
        .I1(rs2_o[9]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[10]),
        .O(i__carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_3
       (.I0(Q[0]),
        .I1(rs2_o[8]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[9]),
        .O(i__carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_4
       (.I0(Q[0]),
        .I1(rs2_o[7]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[8]),
        .O(i__carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_1
       (.I0(Q[0]),
        .I1(rs2_o[14]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[15]),
        .O(i__carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_2
       (.I0(Q[0]),
        .I1(rs2_o[13]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[14]),
        .O(i__carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_3
       (.I0(Q[0]),
        .I1(rs2_o[12]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[13]),
        .O(i__carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_4
       (.I0(Q[0]),
        .I1(rs2_o[11]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[12]),
        .O(i__carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_1
       (.I0(Q[0]),
        .I1(rs2_o[18]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[19]),
        .O(i__carry__3_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_2
       (.I0(Q[0]),
        .I1(rs2_o[17]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[18]),
        .O(i__carry__3_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_3
       (.I0(Q[0]),
        .I1(rs2_o[16]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[17]),
        .O(i__carry__3_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_4
       (.I0(Q[0]),
        .I1(rs2_o[15]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[16]),
        .O(i__carry__3_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_1
       (.I0(Q[0]),
        .I1(rs2_o[22]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[23]),
        .O(i__carry__4_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_2
       (.I0(Q[0]),
        .I1(rs2_o[21]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[22]),
        .O(i__carry__4_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_3
       (.I0(Q[0]),
        .I1(rs2_o[20]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[21]),
        .O(i__carry__4_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_4
       (.I0(Q[0]),
        .I1(rs2_o[19]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[20]),
        .O(i__carry__4_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_1
       (.I0(Q[0]),
        .I1(rs2_o[26]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[27]),
        .O(i__carry__5_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_2
       (.I0(Q[0]),
        .I1(rs2_o[25]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[26]),
        .O(i__carry__5_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_3
       (.I0(Q[0]),
        .I1(rs2_o[24]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[25]),
        .O(i__carry__5_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_4
       (.I0(Q[0]),
        .I1(rs2_o[23]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[24]),
        .O(i__carry__5_i_4_n_0));
  LUT4 #(
    .INIT(16'h9F60)) 
    i__carry__6_i_1
       (.I0(rs2_o[30]),
        .I1(\_inferred__4/i__carry_0 ),
        .I2(Q[0]),
        .I3(p_0_in[31]),
        .O(i__carry__6_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__6_i_2
       (.I0(Q[0]),
        .I1(rs2_o[29]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[30]),
        .O(i__carry__6_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__6_i_3
       (.I0(Q[0]),
        .I1(rs2_o[28]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[29]),
        .O(i__carry__6_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__6_i_4
       (.I0(Q[0]),
        .I1(rs2_o[27]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[28]),
        .O(i__carry__6_i_4_n_0));
  LUT5 #(
    .INIT(32'hF9060A0A)) 
    i__carry__7_i_1
       (.I0(p_0_in[31]),
        .I1(rs2_o[30]),
        .I2(\_inferred__4/i__carry__7_0 ),
        .I3(\_inferred__4/i__carry_0 ),
        .I4(Q[0]),
        .O(i__carry__7_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry_i_2
       (.I0(Q[0]),
        .I1(rs2_o[2]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[3]),
        .O(i__carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry_i_3
       (.I0(Q[0]),
        .I1(rs2_o[1]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[2]),
        .O(i__carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry_i_4
       (.I0(Q[0]),
        .I1(rs2_o[0]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[1]),
        .O(i__carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \multiplier_core_serial.mul[prod][63]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .I1(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I2(\multiplier_core_serial.mul_reg[prod][0]_0 ),
        .I3(\div_reg[sign_mod]_1 ),
        .O(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ));
  FDCE \multiplier_core_serial.mul_reg[prod][0] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [0]),
        .Q(Q[0]));
  FDCE \multiplier_core_serial.mul_reg[prod][10] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [10]),
        .Q(Q[10]));
  FDCE \multiplier_core_serial.mul_reg[prod][11] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [11]),
        .Q(Q[11]));
  FDCE \multiplier_core_serial.mul_reg[prod][12] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [12]),
        .Q(Q[12]));
  FDCE \multiplier_core_serial.mul_reg[prod][13] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [13]),
        .Q(Q[13]));
  FDCE \multiplier_core_serial.mul_reg[prod][14] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [14]),
        .Q(Q[14]));
  FDCE \multiplier_core_serial.mul_reg[prod][15] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [15]),
        .Q(Q[15]));
  FDCE \multiplier_core_serial.mul_reg[prod][16] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [16]),
        .Q(Q[16]));
  FDCE \multiplier_core_serial.mul_reg[prod][17] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [17]),
        .Q(Q[17]));
  FDCE \multiplier_core_serial.mul_reg[prod][18] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [18]),
        .Q(Q[18]));
  FDCE \multiplier_core_serial.mul_reg[prod][19] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [19]),
        .Q(Q[19]));
  FDCE \multiplier_core_serial.mul_reg[prod][1] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [1]),
        .Q(Q[1]));
  FDCE \multiplier_core_serial.mul_reg[prod][20] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [20]),
        .Q(Q[20]));
  FDCE \multiplier_core_serial.mul_reg[prod][21] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [21]),
        .Q(Q[21]));
  FDCE \multiplier_core_serial.mul_reg[prod][22] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [22]),
        .Q(Q[22]));
  FDCE \multiplier_core_serial.mul_reg[prod][23] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [23]),
        .Q(Q[23]));
  FDCE \multiplier_core_serial.mul_reg[prod][24] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [24]),
        .Q(Q[24]));
  FDCE \multiplier_core_serial.mul_reg[prod][25] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [25]),
        .Q(Q[25]));
  FDCE \multiplier_core_serial.mul_reg[prod][26] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [26]),
        .Q(Q[26]));
  FDCE \multiplier_core_serial.mul_reg[prod][27] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [27]),
        .Q(Q[27]));
  FDCE \multiplier_core_serial.mul_reg[prod][28] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [28]),
        .Q(Q[28]));
  FDCE \multiplier_core_serial.mul_reg[prod][29] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [29]),
        .Q(Q[29]));
  FDCE \multiplier_core_serial.mul_reg[prod][2] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [2]),
        .Q(Q[2]));
  FDCE \multiplier_core_serial.mul_reg[prod][30] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [30]),
        .Q(Q[30]));
  FDCE \multiplier_core_serial.mul_reg[prod][31] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [31]),
        .Q(Q[31]));
  FDCE \multiplier_core_serial.mul_reg[prod][32] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [32]),
        .Q(p_0_in[0]));
  FDCE \multiplier_core_serial.mul_reg[prod][33] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [33]),
        .Q(p_0_in[1]));
  FDCE \multiplier_core_serial.mul_reg[prod][34] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [34]),
        .Q(p_0_in[2]));
  FDCE \multiplier_core_serial.mul_reg[prod][35] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [35]),
        .Q(p_0_in[3]));
  FDCE \multiplier_core_serial.mul_reg[prod][36] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [36]),
        .Q(p_0_in[4]));
  FDCE \multiplier_core_serial.mul_reg[prod][37] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [37]),
        .Q(p_0_in[5]));
  FDCE \multiplier_core_serial.mul_reg[prod][38] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [38]),
        .Q(p_0_in[6]));
  FDCE \multiplier_core_serial.mul_reg[prod][39] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [39]),
        .Q(p_0_in[7]));
  FDCE \multiplier_core_serial.mul_reg[prod][3] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [3]),
        .Q(Q[3]));
  FDCE \multiplier_core_serial.mul_reg[prod][40] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [40]),
        .Q(p_0_in[8]));
  FDCE \multiplier_core_serial.mul_reg[prod][41] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [41]),
        .Q(p_0_in[9]));
  FDCE \multiplier_core_serial.mul_reg[prod][42] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [42]),
        .Q(p_0_in[10]));
  FDCE \multiplier_core_serial.mul_reg[prod][43] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [43]),
        .Q(p_0_in[11]));
  FDCE \multiplier_core_serial.mul_reg[prod][44] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [44]),
        .Q(p_0_in[12]));
  FDCE \multiplier_core_serial.mul_reg[prod][45] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [45]),
        .Q(p_0_in[13]));
  FDCE \multiplier_core_serial.mul_reg[prod][46] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [46]),
        .Q(p_0_in[14]));
  FDCE \multiplier_core_serial.mul_reg[prod][47] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [47]),
        .Q(p_0_in[15]));
  FDCE \multiplier_core_serial.mul_reg[prod][48] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [48]),
        .Q(p_0_in[16]));
  FDCE \multiplier_core_serial.mul_reg[prod][49] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [49]),
        .Q(p_0_in[17]));
  FDCE \multiplier_core_serial.mul_reg[prod][4] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [4]),
        .Q(Q[4]));
  FDCE \multiplier_core_serial.mul_reg[prod][50] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [50]),
        .Q(p_0_in[18]));
  FDCE \multiplier_core_serial.mul_reg[prod][51] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [51]),
        .Q(p_0_in[19]));
  FDCE \multiplier_core_serial.mul_reg[prod][52] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [52]),
        .Q(p_0_in[20]));
  FDCE \multiplier_core_serial.mul_reg[prod][53] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [53]),
        .Q(p_0_in[21]));
  FDCE \multiplier_core_serial.mul_reg[prod][54] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [54]),
        .Q(p_0_in[22]));
  FDCE \multiplier_core_serial.mul_reg[prod][55] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [55]),
        .Q(p_0_in[23]));
  FDCE \multiplier_core_serial.mul_reg[prod][56] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [56]),
        .Q(p_0_in[24]));
  FDCE \multiplier_core_serial.mul_reg[prod][57] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [57]),
        .Q(p_0_in[25]));
  FDCE \multiplier_core_serial.mul_reg[prod][58] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [58]),
        .Q(p_0_in[26]));
  FDCE \multiplier_core_serial.mul_reg[prod][59] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [59]),
        .Q(p_0_in[27]));
  FDCE \multiplier_core_serial.mul_reg[prod][5] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [5]),
        .Q(Q[5]));
  FDCE \multiplier_core_serial.mul_reg[prod][60] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [60]),
        .Q(p_0_in[28]));
  FDCE \multiplier_core_serial.mul_reg[prod][61] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [61]),
        .Q(p_0_in[29]));
  FDCE \multiplier_core_serial.mul_reg[prod][62] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [62]),
        .Q(p_0_in[30]));
  FDCE \multiplier_core_serial.mul_reg[prod][63] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [63]),
        .Q(p_0_in[31]));
  FDCE \multiplier_core_serial.mul_reg[prod][6] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [6]),
        .Q(Q[6]));
  FDCE \multiplier_core_serial.mul_reg[prod][7] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [7]),
        .Q(Q[7]));
  FDCE \multiplier_core_serial.mul_reg[prod][8] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [8]),
        .Q(Q[8]));
  FDCE \multiplier_core_serial.mul_reg[prod][9] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [9]),
        .Q(Q[9]));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \register_file_fpga.reg_file_reg_i_138 
       (.I0(\register_file_fpga.reg_file_reg_i_171_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(\register_file_fpga.reg_file_reg_i_71 ),
        .I3(\serial_shifter.shifter_reg[done_ff] ),
        .I4(\register_file_fpga.reg_file_reg_i_71_0 ),
        .O(\ctrl_reg[out_en]_0 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_139 
       (.I0(\register_file_fpga.reg_file_reg_i_172_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[31]),
        .I3(p_0_in[31]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_31 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_140 
       (.I0(\register_file_fpga.reg_file_reg_i_174_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[30]),
        .I3(p_0_in[30]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_30 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_141 
       (.I0(\register_file_fpga.reg_file_reg_i_175_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[29]),
        .I3(p_0_in[29]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_29 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_142 
       (.I0(\register_file_fpga.reg_file_reg_i_176_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[28]),
        .I3(p_0_in[28]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_28 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_143 
       (.I0(\register_file_fpga.reg_file_reg_i_177_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[27]),
        .I3(p_0_in[27]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_27 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_144 
       (.I0(\register_file_fpga.reg_file_reg_i_178_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[26]),
        .I3(p_0_in[26]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_26 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_145 
       (.I0(\register_file_fpga.reg_file_reg_i_179_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[25]),
        .I3(p_0_in[25]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_25 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_146 
       (.I0(\register_file_fpga.reg_file_reg_i_180_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[24]),
        .I3(p_0_in[24]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_24 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_147 
       (.I0(\register_file_fpga.reg_file_reg_i_181_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[23]),
        .I3(p_0_in[23]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_23 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_148 
       (.I0(\register_file_fpga.reg_file_reg_i_182_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[22]),
        .I3(p_0_in[22]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_22 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_149 
       (.I0(\register_file_fpga.reg_file_reg_i_183_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[21]),
        .I3(p_0_in[21]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_21 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_150 
       (.I0(\register_file_fpga.reg_file_reg_i_184_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[20]),
        .I3(p_0_in[20]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_20 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_151 
       (.I0(\register_file_fpga.reg_file_reg_i_185_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[19]),
        .I3(p_0_in[19]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_19 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_152 
       (.I0(\register_file_fpga.reg_file_reg_i_186_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[18]),
        .I3(p_0_in[18]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_18 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_153 
       (.I0(\register_file_fpga.reg_file_reg_i_187_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[17]),
        .I3(p_0_in[17]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_17 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_154 
       (.I0(\register_file_fpga.reg_file_reg_i_188_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[16]),
        .I3(p_0_in[16]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_16 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_155 
       (.I0(\register_file_fpga.reg_file_reg_i_189_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[15]),
        .I3(p_0_in[15]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_15 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_156 
       (.I0(\register_file_fpga.reg_file_reg_i_190_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[14]),
        .I3(p_0_in[14]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_14 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_157 
       (.I0(\register_file_fpga.reg_file_reg_i_191_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[13]),
        .I3(p_0_in[13]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_13 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_158 
       (.I0(\register_file_fpga.reg_file_reg_i_192_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[12]),
        .I3(p_0_in[12]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_12 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_159 
       (.I0(\register_file_fpga.reg_file_reg_i_193_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[11]),
        .I3(p_0_in[11]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_11 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_160 
       (.I0(\register_file_fpga.reg_file_reg_i_194_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[10]),
        .I3(p_0_in[10]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_10 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_161 
       (.I0(\register_file_fpga.reg_file_reg_i_195_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[9]),
        .I3(p_0_in[9]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_9 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_162 
       (.I0(\register_file_fpga.reg_file_reg_i_196_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[8]),
        .I3(p_0_in[8]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_8 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_163 
       (.I0(\register_file_fpga.reg_file_reg_i_197_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[7]),
        .I3(p_0_in[7]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_7 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_164 
       (.I0(\register_file_fpga.reg_file_reg_i_198_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[6]),
        .I3(p_0_in[6]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_6 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_165 
       (.I0(\register_file_fpga.reg_file_reg_i_199_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[5]),
        .I3(p_0_in[5]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_5 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_166 
       (.I0(\register_file_fpga.reg_file_reg_i_200_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[4]),
        .I3(p_0_in[4]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_4 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_167 
       (.I0(\register_file_fpga.reg_file_reg_i_201_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[3]),
        .I3(p_0_in[3]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_3 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_168 
       (.I0(\register_file_fpga.reg_file_reg_i_202_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[2]),
        .I3(p_0_in[2]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_2 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_169 
       (.I0(\register_file_fpga.reg_file_reg_i_203_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[1]),
        .I3(p_0_in[1]),
        .I4(\register_file_fpga.reg_file_reg_i_75 ),
        .I5(\register_file_fpga.reg_file_reg_i_206_0 ),
        .O(\ctrl_reg[out_en]_1 ));
  LUT6 #(
    .INIT(64'h8B8B8B888B8B8BBB)) 
    \register_file_fpga.reg_file_reg_i_171 
       (.I0(\register_file_fpga.reg_file_reg_i_204_n_0 ),
        .I1(\register_file_fpga.reg_file_reg_i_212_0 ),
        .I2(p_0_in[0]),
        .I3(\execute_engine_reg[ir] [1]),
        .I4(\execute_engine_reg[ir] [0]),
        .I5(Q[0]),
        .O(\register_file_fpga.reg_file_reg_i_171_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_172 
       (.I0(p_1_in0),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [31]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[31]),
        .O(\register_file_fpga.reg_file_reg_i_172_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_174 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [30]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [30]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[30]),
        .O(\register_file_fpga.reg_file_reg_i_174_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_175 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [29]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [29]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[29]),
        .O(\register_file_fpga.reg_file_reg_i_175_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_176 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [28]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [28]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[28]),
        .O(\register_file_fpga.reg_file_reg_i_176_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_177 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [27]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [27]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[27]),
        .O(\register_file_fpga.reg_file_reg_i_177_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_178 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [26]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [26]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[26]),
        .O(\register_file_fpga.reg_file_reg_i_178_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_179 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [25]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [25]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[25]),
        .O(\register_file_fpga.reg_file_reg_i_179_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_180 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [24]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [24]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[24]),
        .O(\register_file_fpga.reg_file_reg_i_180_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_181 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [23]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [23]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[23]),
        .O(\register_file_fpga.reg_file_reg_i_181_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_182 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [22]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [22]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[22]),
        .O(\register_file_fpga.reg_file_reg_i_182_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_183 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [21]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [21]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[21]),
        .O(\register_file_fpga.reg_file_reg_i_183_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_184 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [20]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [20]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[20]),
        .O(\register_file_fpga.reg_file_reg_i_184_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_185 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [19]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [19]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[19]),
        .O(\register_file_fpga.reg_file_reg_i_185_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_186 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [18]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [18]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[18]),
        .O(\register_file_fpga.reg_file_reg_i_186_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_187 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [17]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [17]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[17]),
        .O(\register_file_fpga.reg_file_reg_i_187_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_188 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [16]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [16]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[16]),
        .O(\register_file_fpga.reg_file_reg_i_188_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_189 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [15]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [15]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[15]),
        .O(\register_file_fpga.reg_file_reg_i_189_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_190 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [14]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [14]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[14]),
        .O(\register_file_fpga.reg_file_reg_i_190_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_191 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [13]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [13]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[13]),
        .O(\register_file_fpga.reg_file_reg_i_191_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_192 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [12]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [12]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[12]),
        .O(\register_file_fpga.reg_file_reg_i_192_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_193 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [11]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [11]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[11]),
        .O(\register_file_fpga.reg_file_reg_i_193_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_194 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [10]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [10]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[10]),
        .O(\register_file_fpga.reg_file_reg_i_194_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_195 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [9]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [9]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[9]),
        .O(\register_file_fpga.reg_file_reg_i_195_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_196 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [8]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [8]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[8]),
        .O(\register_file_fpga.reg_file_reg_i_196_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_197 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [7]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [7]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[7]),
        .O(\register_file_fpga.reg_file_reg_i_197_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_198 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [6]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [6]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[6]),
        .O(\register_file_fpga.reg_file_reg_i_198_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_199 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [5]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [5]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[5]),
        .O(\register_file_fpga.reg_file_reg_i_199_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_200 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [4]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [4]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[4]),
        .O(\register_file_fpga.reg_file_reg_i_200_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_201 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [3]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [3]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[3]),
        .O(\register_file_fpga.reg_file_reg_i_201_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_202 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [2]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [2]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[2]),
        .O(\register_file_fpga.reg_file_reg_i_202_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_203 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [1]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [1]),
        .I3(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[1]),
        .O(\register_file_fpga.reg_file_reg_i_203_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_204 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [0]),
        .I1(\register_file_fpga.reg_file_reg_i_212_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [0]),
        .O(\register_file_fpga.reg_file_reg_i_204_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_205 
       (.CI(\register_file_fpga.reg_file_reg_i_206_n_0 ),
        .CO({\NLW_register_file_fpga.reg_file_reg_i_205_CO_UNCONNECTED [3:2],\register_file_fpga.reg_file_reg_i_205_n_2 ,\register_file_fpga.reg_file_reg_i_205_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_register_file_fpga.reg_file_reg_i_205_O_UNCONNECTED [3],minusOp[31:29]}),
        .S({1'b0,\register_file_fpga.reg_file_reg_i_213_n_0 ,\register_file_fpga.reg_file_reg_i_214_n_0 ,\register_file_fpga.reg_file_reg_i_215_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_206 
       (.CI(\register_file_fpga.reg_file_reg_i_207_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_206_n_0 ,\register_file_fpga.reg_file_reg_i_206_n_1 ,\register_file_fpga.reg_file_reg_i_206_n_2 ,\register_file_fpga.reg_file_reg_i_206_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[28:25]),
        .S({\register_file_fpga.reg_file_reg_i_216_n_0 ,\register_file_fpga.reg_file_reg_i_217_n_0 ,\register_file_fpga.reg_file_reg_i_218_n_0 ,\register_file_fpga.reg_file_reg_i_219_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_207 
       (.CI(\register_file_fpga.reg_file_reg_i_208_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_207_n_0 ,\register_file_fpga.reg_file_reg_i_207_n_1 ,\register_file_fpga.reg_file_reg_i_207_n_2 ,\register_file_fpga.reg_file_reg_i_207_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[24:21]),
        .S({\register_file_fpga.reg_file_reg_i_220_n_0 ,\register_file_fpga.reg_file_reg_i_221_n_0 ,\register_file_fpga.reg_file_reg_i_222_n_0 ,\register_file_fpga.reg_file_reg_i_223_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_208 
       (.CI(\register_file_fpga.reg_file_reg_i_209_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_208_n_0 ,\register_file_fpga.reg_file_reg_i_208_n_1 ,\register_file_fpga.reg_file_reg_i_208_n_2 ,\register_file_fpga.reg_file_reg_i_208_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[20:17]),
        .S({\register_file_fpga.reg_file_reg_i_224_n_0 ,\register_file_fpga.reg_file_reg_i_225_n_0 ,\register_file_fpga.reg_file_reg_i_226_n_0 ,\register_file_fpga.reg_file_reg_i_227_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_209 
       (.CI(\register_file_fpga.reg_file_reg_i_210_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_209_n_0 ,\register_file_fpga.reg_file_reg_i_209_n_1 ,\register_file_fpga.reg_file_reg_i_209_n_2 ,\register_file_fpga.reg_file_reg_i_209_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[16:13]),
        .S({\register_file_fpga.reg_file_reg_i_228_n_0 ,\register_file_fpga.reg_file_reg_i_229_n_0 ,\register_file_fpga.reg_file_reg_i_230_n_0 ,\register_file_fpga.reg_file_reg_i_231_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_210 
       (.CI(\register_file_fpga.reg_file_reg_i_211_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_210_n_0 ,\register_file_fpga.reg_file_reg_i_210_n_1 ,\register_file_fpga.reg_file_reg_i_210_n_2 ,\register_file_fpga.reg_file_reg_i_210_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[12:9]),
        .S({\register_file_fpga.reg_file_reg_i_232_n_0 ,\register_file_fpga.reg_file_reg_i_233_n_0 ,\register_file_fpga.reg_file_reg_i_234_n_0 ,\register_file_fpga.reg_file_reg_i_235_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_211 
       (.CI(\register_file_fpga.reg_file_reg_i_212_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_211_n_0 ,\register_file_fpga.reg_file_reg_i_211_n_1 ,\register_file_fpga.reg_file_reg_i_211_n_2 ,\register_file_fpga.reg_file_reg_i_211_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[8:5]),
        .S({\register_file_fpga.reg_file_reg_i_236_n_0 ,\register_file_fpga.reg_file_reg_i_237_n_0 ,\register_file_fpga.reg_file_reg_i_238_n_0 ,\register_file_fpga.reg_file_reg_i_239_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_212 
       (.CI(1'b0),
        .CO({\register_file_fpga.reg_file_reg_i_212_n_0 ,\register_file_fpga.reg_file_reg_i_212_n_1 ,\register_file_fpga.reg_file_reg_i_212_n_2 ,\register_file_fpga.reg_file_reg_i_212_n_3 }),
        .CYINIT(\register_file_fpga.reg_file_reg_i_204_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[4:1]),
        .S({\register_file_fpga.reg_file_reg_i_240_n_0 ,\register_file_fpga.reg_file_reg_i_241_n_0 ,\register_file_fpga.reg_file_reg_i_242_n_0 ,\register_file_fpga.reg_file_reg_i_243_n_0 }));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_213 
       (.I0(p_1_in0),
        .I1(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [31]),
        .O(\register_file_fpga.reg_file_reg_i_213_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_214 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [30]),
        .I1(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [30]),
        .O(\register_file_fpga.reg_file_reg_i_214_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_215 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [29]),
        .I1(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [29]),
        .O(\register_file_fpga.reg_file_reg_i_215_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_216 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [28]),
        .I1(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [28]),
        .O(\register_file_fpga.reg_file_reg_i_216_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_217 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [27]),
        .I1(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [27]),
        .O(\register_file_fpga.reg_file_reg_i_217_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_218 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [26]),
        .I1(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [26]),
        .O(\register_file_fpga.reg_file_reg_i_218_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_219 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [25]),
        .I1(\register_file_fpga.reg_file_reg_i_206_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [25]),
        .O(\register_file_fpga.reg_file_reg_i_219_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_220 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [24]),
        .I1(\register_file_fpga.reg_file_reg_i_212_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [24]),
        .O(\register_file_fpga.reg_file_reg_i_220_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_221 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [23]),
        .I1(\register_file_fpga.reg_file_reg_i_212_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [23]),
        .O(\register_file_fpga.reg_file_reg_i_221_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_222 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [22]),
        .I1(\register_file_fpga.reg_file_reg_i_212_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [22]),
        .O(\register_file_fpga.reg_file_reg_i_222_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_223 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [21]),
        .I1(\register_file_fpga.reg_file_reg_i_212_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [21]),
        .O(\register_file_fpga.reg_file_reg_i_223_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_224 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [20]),
        .I1(\register_file_fpga.reg_file_reg_i_212_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [20]),
        .O(\register_file_fpga.reg_file_reg_i_224_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_225 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [19]),
        .I1(\register_file_fpga.reg_file_reg_i_212_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [19]),
        .O(\register_file_fpga.reg_file_reg_i_225_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_226 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [18]),
        .I1(\register_file_fpga.reg_file_reg_i_212_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [18]),
        .O(\register_file_fpga.reg_file_reg_i_226_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_227 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [17]),
        .I1(\register_file_fpga.reg_file_reg_i_212_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [17]),
        .O(\register_file_fpga.reg_file_reg_i_227_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_228 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [16]),
        .I1(\register_file_fpga.reg_file_reg_i_212_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [16]),
        .O(\register_file_fpga.reg_file_reg_i_228_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_229 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [15]),
        .I1(\register_file_fpga.reg_file_reg_i_212_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [15]),
        .O(\register_file_fpga.reg_file_reg_i_229_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_230 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [14]),
        .I1(\register_file_fpga.reg_file_reg_i_212_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [14]),
        .O(\register_file_fpga.reg_file_reg_i_230_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_231 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [13]),
        .I1(\register_file_fpga.reg_file_reg_i_212_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [13]),
        .O(\register_file_fpga.reg_file_reg_i_231_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_232 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [12]),
        .I1(\register_file_fpga.reg_file_reg_i_212_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [12]),
        .O(\register_file_fpga.reg_file_reg_i_232_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_233 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [11]),
        .I1(\register_file_fpga.reg_file_reg_i_212_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [11]),
        .O(\register_file_fpga.reg_file_reg_i_233_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_234 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [10]),
        .I1(\register_file_fpga.reg_file_reg_i_212_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [10]),
        .O(\register_file_fpga.reg_file_reg_i_234_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_235 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [9]),
        .I1(\register_file_fpga.reg_file_reg_i_212_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [9]),
        .O(\register_file_fpga.reg_file_reg_i_235_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_236 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [8]),
        .I1(\register_file_fpga.reg_file_reg_i_212_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [8]),
        .O(\register_file_fpga.reg_file_reg_i_236_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_237 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [7]),
        .I1(\register_file_fpga.reg_file_reg_i_212_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [7]),
        .O(\register_file_fpga.reg_file_reg_i_237_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_238 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [6]),
        .I1(\register_file_fpga.reg_file_reg_i_212_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [6]),
        .O(\register_file_fpga.reg_file_reg_i_238_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_239 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [5]),
        .I1(\register_file_fpga.reg_file_reg_i_212_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [5]),
        .O(\register_file_fpga.reg_file_reg_i_239_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_240 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [4]),
        .I1(\register_file_fpga.reg_file_reg_i_212_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [4]),
        .O(\register_file_fpga.reg_file_reg_i_240_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_241 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [3]),
        .I1(\register_file_fpga.reg_file_reg_i_212_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [3]),
        .O(\register_file_fpga.reg_file_reg_i_241_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_242 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [2]),
        .I1(\register_file_fpga.reg_file_reg_i_212_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [2]),
        .O(\register_file_fpga.reg_file_reg_i_242_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_243 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [1]),
        .I1(\register_file_fpga.reg_file_reg_i_212_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [1]),
        .O(\register_file_fpga.reg_file_reg_i_243_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_shifter
   (\serial_shifter.shifter_reg[done_ff] ,
    \serial_shifter.shifter_reg[cnt][1]_0 ,
    \serial_shifter.shifter_reg[cnt][0]_0 ,
    \trap_ctrl_reg[exc_buf][1] ,
    \serial_shifter.shifter_reg[done_ff]__0_0 ,
    \serial_shifter.shifter_reg[sreg][31]_0 ,
    \serial_shifter.shifter_reg[done_ff]__0_1 ,
    \serial_shifter.shifter_reg[done_ff]__0_2 ,
    \serial_shifter.shifter_reg[done_ff]__0_3 ,
    \serial_shifter.shifter_reg[done_ff]__0_4 ,
    \serial_shifter.shifter_reg[done_ff]__0_5 ,
    \serial_shifter.shifter_reg[done_ff]__0_6 ,
    \serial_shifter.shifter_reg[done_ff]__0_7 ,
    \serial_shifter.shifter_reg[done_ff]__0_8 ,
    \serial_shifter.shifter_reg[done_ff]__0_9 ,
    \serial_shifter.shifter_reg[done_ff]__0_10 ,
    \serial_shifter.shifter_reg[done_ff]__0_11 ,
    \serial_shifter.shifter_reg[done_ff]__0_12 ,
    \serial_shifter.shifter_reg[done_ff]__0_13 ,
    \serial_shifter.shifter_reg[done_ff]__0_14 ,
    \serial_shifter.shifter_reg[done_ff]__0_15 ,
    \serial_shifter.shifter_reg[done_ff]__0_16 ,
    \serial_shifter.shifter_reg[done_ff]__0_17 ,
    \serial_shifter.shifter_reg[done_ff]__0_18 ,
    \serial_shifter.shifter_reg[done_ff]__0_19 ,
    \serial_shifter.shifter_reg[done_ff]__0_20 ,
    \serial_shifter.shifter_reg[done_ff]__0_21 ,
    \serial_shifter.shifter_reg[done_ff]__0_22 ,
    \serial_shifter.shifter_reg[done_ff]__0_23 ,
    \serial_shifter.shifter_reg[done_ff]__0_24 ,
    \serial_shifter.shifter_reg[done_ff]__0_25 ,
    \serial_shifter.shifter_reg[done_ff]__0_26 ,
    \serial_shifter.shifter_reg[done_ff]__0_27 ,
    \serial_shifter.shifter_reg[done_ff]__0_28 ,
    \serial_shifter.shifter_reg[done_ff]__0_29 ,
    \serial_shifter.shifter_reg[done_ff]__0_30 ,
    clk,
    rstn_sys,
    \serial_shifter.shifter_reg[cnt][1]_1 ,
    Q,
    cp_valid_1,
    \serial_shifter.shifter_reg[cnt][3]_0 ,
    \serial_shifter.shifter_reg[cnt][4]_0 ,
    \serial_shifter.shifter_reg[cnt][2]_0 ,
    \serial_shifter.shifter_reg[cnt][3]_1 ,
    \register_file_fpga.reg_file_reg_i_70 ,
    \register_file_fpga.reg_file_reg_i_70_0 ,
    alu_add,
    \register_file_fpga.reg_file_reg_i_69 ,
    \register_file_fpga.reg_file_reg_i_68 ,
    \register_file_fpga.reg_file_reg_i_67 ,
    \register_file_fpga.reg_file_reg_i_66 ,
    \register_file_fpga.reg_file_reg_i_65 ,
    \register_file_fpga.reg_file_reg_i_64 ,
    \register_file_fpga.reg_file_reg_i_63 ,
    \register_file_fpga.reg_file_reg_i_62 ,
    \register_file_fpga.reg_file_reg_i_61 ,
    \register_file_fpga.reg_file_reg_i_60 ,
    \register_file_fpga.reg_file_reg_i_59 ,
    \register_file_fpga.reg_file_reg_i_58 ,
    \register_file_fpga.reg_file_reg_i_57 ,
    \register_file_fpga.reg_file_reg_i_56 ,
    \register_file_fpga.reg_file_reg_i_55 ,
    \register_file_fpga.reg_file_reg_i_54 ,
    \register_file_fpga.reg_file_reg_i_53 ,
    \register_file_fpga.reg_file_reg_i_52 ,
    \register_file_fpga.reg_file_reg_i_51 ,
    \register_file_fpga.reg_file_reg_i_50 ,
    \register_file_fpga.reg_file_reg_i_49 ,
    \register_file_fpga.reg_file_reg_i_48 ,
    \register_file_fpga.reg_file_reg_i_47 ,
    \register_file_fpga.reg_file_reg_i_46 ,
    \register_file_fpga.reg_file_reg_i_45 ,
    \register_file_fpga.reg_file_reg_i_44 ,
    \register_file_fpga.reg_file_reg_i_43 ,
    \register_file_fpga.reg_file_reg_i_42 ,
    \register_file_fpga.reg_file_reg_i_41 ,
    \register_file_fpga.reg_file_reg_i_40 ,
    \ctrl[cpu_trap] ,
    D);
  output \serial_shifter.shifter_reg[done_ff] ;
  output \serial_shifter.shifter_reg[cnt][1]_0 ;
  output \serial_shifter.shifter_reg[cnt][0]_0 ;
  output \trap_ctrl_reg[exc_buf][1] ;
  output \serial_shifter.shifter_reg[done_ff]__0_0 ;
  output [31:0]\serial_shifter.shifter_reg[sreg][31]_0 ;
  output \serial_shifter.shifter_reg[done_ff]__0_1 ;
  output \serial_shifter.shifter_reg[done_ff]__0_2 ;
  output \serial_shifter.shifter_reg[done_ff]__0_3 ;
  output \serial_shifter.shifter_reg[done_ff]__0_4 ;
  output \serial_shifter.shifter_reg[done_ff]__0_5 ;
  output \serial_shifter.shifter_reg[done_ff]__0_6 ;
  output \serial_shifter.shifter_reg[done_ff]__0_7 ;
  output \serial_shifter.shifter_reg[done_ff]__0_8 ;
  output \serial_shifter.shifter_reg[done_ff]__0_9 ;
  output \serial_shifter.shifter_reg[done_ff]__0_10 ;
  output \serial_shifter.shifter_reg[done_ff]__0_11 ;
  output \serial_shifter.shifter_reg[done_ff]__0_12 ;
  output \serial_shifter.shifter_reg[done_ff]__0_13 ;
  output \serial_shifter.shifter_reg[done_ff]__0_14 ;
  output \serial_shifter.shifter_reg[done_ff]__0_15 ;
  output \serial_shifter.shifter_reg[done_ff]__0_16 ;
  output \serial_shifter.shifter_reg[done_ff]__0_17 ;
  output \serial_shifter.shifter_reg[done_ff]__0_18 ;
  output \serial_shifter.shifter_reg[done_ff]__0_19 ;
  output \serial_shifter.shifter_reg[done_ff]__0_20 ;
  output \serial_shifter.shifter_reg[done_ff]__0_21 ;
  output \serial_shifter.shifter_reg[done_ff]__0_22 ;
  output \serial_shifter.shifter_reg[done_ff]__0_23 ;
  output \serial_shifter.shifter_reg[done_ff]__0_24 ;
  output \serial_shifter.shifter_reg[done_ff]__0_25 ;
  output \serial_shifter.shifter_reg[done_ff]__0_26 ;
  output \serial_shifter.shifter_reg[done_ff]__0_27 ;
  output \serial_shifter.shifter_reg[done_ff]__0_28 ;
  output \serial_shifter.shifter_reg[done_ff]__0_29 ;
  output \serial_shifter.shifter_reg[done_ff]__0_30 ;
  input clk;
  input rstn_sys;
  input [1:0]\serial_shifter.shifter_reg[cnt][1]_1 ;
  input [0:0]Q;
  input cp_valid_1;
  input [0:0]\serial_shifter.shifter_reg[cnt][3]_0 ;
  input \serial_shifter.shifter_reg[cnt][4]_0 ;
  input \serial_shifter.shifter_reg[cnt][2]_0 ;
  input \serial_shifter.shifter_reg[cnt][3]_1 ;
  input \register_file_fpga.reg_file_reg_i_70 ;
  input [1:0]\register_file_fpga.reg_file_reg_i_70_0 ;
  input [30:0]alu_add;
  input \register_file_fpga.reg_file_reg_i_69 ;
  input \register_file_fpga.reg_file_reg_i_68 ;
  input \register_file_fpga.reg_file_reg_i_67 ;
  input \register_file_fpga.reg_file_reg_i_66 ;
  input \register_file_fpga.reg_file_reg_i_65 ;
  input \register_file_fpga.reg_file_reg_i_64 ;
  input \register_file_fpga.reg_file_reg_i_63 ;
  input \register_file_fpga.reg_file_reg_i_62 ;
  input \register_file_fpga.reg_file_reg_i_61 ;
  input \register_file_fpga.reg_file_reg_i_60 ;
  input \register_file_fpga.reg_file_reg_i_59 ;
  input \register_file_fpga.reg_file_reg_i_58 ;
  input \register_file_fpga.reg_file_reg_i_57 ;
  input \register_file_fpga.reg_file_reg_i_56 ;
  input \register_file_fpga.reg_file_reg_i_55 ;
  input \register_file_fpga.reg_file_reg_i_54 ;
  input \register_file_fpga.reg_file_reg_i_53 ;
  input \register_file_fpga.reg_file_reg_i_52 ;
  input \register_file_fpga.reg_file_reg_i_51 ;
  input \register_file_fpga.reg_file_reg_i_50 ;
  input \register_file_fpga.reg_file_reg_i_49 ;
  input \register_file_fpga.reg_file_reg_i_48 ;
  input \register_file_fpga.reg_file_reg_i_47 ;
  input \register_file_fpga.reg_file_reg_i_46 ;
  input \register_file_fpga.reg_file_reg_i_45 ;
  input \register_file_fpga.reg_file_reg_i_44 ;
  input \register_file_fpga.reg_file_reg_i_43 ;
  input \register_file_fpga.reg_file_reg_i_42 ;
  input \register_file_fpga.reg_file_reg_i_41 ;
  input \register_file_fpga.reg_file_reg_i_40 ;
  input \ctrl[cpu_trap] ;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]Q;
  wire [30:0]alu_add;
  wire clk;
  wire cp_valid_0;
  wire cp_valid_1;
  wire \ctrl[cpu_trap] ;
  wire [4:2]p_0_in;
  wire \register_file_fpga.reg_file_reg_i_40 ;
  wire \register_file_fpga.reg_file_reg_i_41 ;
  wire \register_file_fpga.reg_file_reg_i_42 ;
  wire \register_file_fpga.reg_file_reg_i_43 ;
  wire \register_file_fpga.reg_file_reg_i_44 ;
  wire \register_file_fpga.reg_file_reg_i_45 ;
  wire \register_file_fpga.reg_file_reg_i_46 ;
  wire \register_file_fpga.reg_file_reg_i_47 ;
  wire \register_file_fpga.reg_file_reg_i_48 ;
  wire \register_file_fpga.reg_file_reg_i_49 ;
  wire \register_file_fpga.reg_file_reg_i_50 ;
  wire \register_file_fpga.reg_file_reg_i_51 ;
  wire \register_file_fpga.reg_file_reg_i_52 ;
  wire \register_file_fpga.reg_file_reg_i_53 ;
  wire \register_file_fpga.reg_file_reg_i_54 ;
  wire \register_file_fpga.reg_file_reg_i_55 ;
  wire \register_file_fpga.reg_file_reg_i_56 ;
  wire \register_file_fpga.reg_file_reg_i_57 ;
  wire \register_file_fpga.reg_file_reg_i_58 ;
  wire \register_file_fpga.reg_file_reg_i_59 ;
  wire \register_file_fpga.reg_file_reg_i_60 ;
  wire \register_file_fpga.reg_file_reg_i_61 ;
  wire \register_file_fpga.reg_file_reg_i_62 ;
  wire \register_file_fpga.reg_file_reg_i_63 ;
  wire \register_file_fpga.reg_file_reg_i_64 ;
  wire \register_file_fpga.reg_file_reg_i_65 ;
  wire \register_file_fpga.reg_file_reg_i_66 ;
  wire \register_file_fpga.reg_file_reg_i_67 ;
  wire \register_file_fpga.reg_file_reg_i_68 ;
  wire \register_file_fpga.reg_file_reg_i_69 ;
  wire \register_file_fpga.reg_file_reg_i_70 ;
  wire [1:0]\register_file_fpga.reg_file_reg_i_70_0 ;
  wire rstn_sys;
  wire \serial_shifter.shifter[busy]_i_1_n_0 ;
  wire \serial_shifter.shifter[busy]_i_2_n_0 ;
  wire \serial_shifter.shifter[cnt][4]_i_3_n_0 ;
  wire \serial_shifter.shifter_reg[busy]__0 ;
  wire [4:2]\serial_shifter.shifter_reg[cnt] ;
  wire \serial_shifter.shifter_reg[cnt][0]_0 ;
  wire \serial_shifter.shifter_reg[cnt][1]_0 ;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1]_1 ;
  wire \serial_shifter.shifter_reg[cnt][2]_0 ;
  wire [0:0]\serial_shifter.shifter_reg[cnt][3]_0 ;
  wire \serial_shifter.shifter_reg[cnt][3]_1 ;
  wire \serial_shifter.shifter_reg[cnt][4]_0 ;
  wire \serial_shifter.shifter_reg[done_ff] ;
  wire \serial_shifter.shifter_reg[done_ff]__0_0 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_1 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_10 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_11 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_12 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_13 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_14 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_15 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_16 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_17 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_18 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_19 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_2 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_20 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_21 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_22 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_23 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_24 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_25 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_26 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_27 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_28 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_29 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_3 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_30 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_4 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_5 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_6 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_7 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_8 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_9 ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31]_0 ;
  wire \shifter[sreg] ;
  wire \trap_ctrl_reg[exc_buf][1] ;

  LUT4 #(
    .INIT(16'h0015)) 
    \FSM_sequential_execute_engine[state][3]_i_13 
       (.I0(Q),
        .I1(\serial_shifter.shifter_reg[busy]__0 ),
        .I2(\serial_shifter.shifter[busy]_i_2_n_0 ),
        .I3(cp_valid_1),
        .O(\trap_ctrl_reg[exc_buf][1] ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_101 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [18]),
        .I2(\register_file_fpga.reg_file_reg_i_53 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[17]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_17 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_103 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [17]),
        .I2(\register_file_fpga.reg_file_reg_i_54 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[16]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_16 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_105 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [16]),
        .I2(\register_file_fpga.reg_file_reg_i_55 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[15]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_15 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_107 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [15]),
        .I2(\register_file_fpga.reg_file_reg_i_56 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[14]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_14 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_109 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [14]),
        .I2(\register_file_fpga.reg_file_reg_i_57 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[13]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_13 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_111 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [13]),
        .I2(\register_file_fpga.reg_file_reg_i_58 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[12]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_12 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_113 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [12]),
        .I2(\register_file_fpga.reg_file_reg_i_59 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[11]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_11 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_115 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [11]),
        .I2(\register_file_fpga.reg_file_reg_i_60 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[10]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_10 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_117 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [10]),
        .I2(\register_file_fpga.reg_file_reg_i_61 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[9]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_9 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_119 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [9]),
        .I2(\register_file_fpga.reg_file_reg_i_62 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[8]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_8 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_121 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [8]),
        .I2(\register_file_fpga.reg_file_reg_i_63 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[7]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_7 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_123 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [7]),
        .I2(\register_file_fpga.reg_file_reg_i_64 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[6]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_6 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_125 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [6]),
        .I2(\register_file_fpga.reg_file_reg_i_65 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[5]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_5 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_127 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [5]),
        .I2(\register_file_fpga.reg_file_reg_i_66 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[4]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_4 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_129 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [4]),
        .I2(\register_file_fpga.reg_file_reg_i_67 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[3]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_3 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_131 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [3]),
        .I2(\register_file_fpga.reg_file_reg_i_68 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[2]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_2 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_133 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [2]),
        .I2(\register_file_fpga.reg_file_reg_i_69 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[1]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_1 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_135 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [1]),
        .I2(\register_file_fpga.reg_file_reg_i_70 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[0]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_0 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_75 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [31]),
        .I2(\register_file_fpga.reg_file_reg_i_40 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[30]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_30 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_77 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [30]),
        .I2(\register_file_fpga.reg_file_reg_i_41 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[29]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_29 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_79 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [29]),
        .I2(\register_file_fpga.reg_file_reg_i_42 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[28]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_28 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_81 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [28]),
        .I2(\register_file_fpga.reg_file_reg_i_43 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[27]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_27 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_83 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [27]),
        .I2(\register_file_fpga.reg_file_reg_i_44 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[26]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_26 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_85 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [26]),
        .I2(\register_file_fpga.reg_file_reg_i_45 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[25]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_25 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_87 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [25]),
        .I2(\register_file_fpga.reg_file_reg_i_46 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[24]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_24 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_89 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [24]),
        .I2(\register_file_fpga.reg_file_reg_i_47 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[23]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_23 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_91 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [23]),
        .I2(\register_file_fpga.reg_file_reg_i_48 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[22]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_22 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_93 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [22]),
        .I2(\register_file_fpga.reg_file_reg_i_49 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[21]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_21 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_95 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [21]),
        .I2(\register_file_fpga.reg_file_reg_i_50 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[20]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_20 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_97 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [20]),
        .I2(\register_file_fpga.reg_file_reg_i_51 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[19]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_19 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_99 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [19]),
        .I2(\register_file_fpga.reg_file_reg_i_52 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[18]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_18 ));
  LUT4 #(
    .INIT(16'hF1F0)) 
    \serial_shifter.shifter[busy]_i_1 
       (.I0(\serial_shifter.shifter[busy]_i_2_n_0 ),
        .I1(\ctrl[cpu_trap] ),
        .I2(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .I3(\serial_shifter.shifter_reg[busy]__0 ),
        .O(\serial_shifter.shifter[busy]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \serial_shifter.shifter[busy]_i_2 
       (.I0(\serial_shifter.shifter_reg[cnt] [3]),
        .I1(\serial_shifter.shifter_reg[cnt] [2]),
        .I2(\serial_shifter.shifter_reg[cnt] [4]),
        .I3(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .O(\serial_shifter.shifter[busy]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \serial_shifter.shifter[cnt][2]_i_1 
       (.I0(\serial_shifter.shifter_reg[cnt][2]_0 ),
        .I1(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .I2(\serial_shifter.shifter_reg[cnt] [2]),
        .I3(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .I4(\serial_shifter.shifter_reg[cnt][0]_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \serial_shifter.shifter[cnt][3]_i_1 
       (.I0(\serial_shifter.shifter_reg[cnt][3]_1 ),
        .I1(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .I2(\serial_shifter.shifter_reg[cnt] [3]),
        .I3(\serial_shifter.shifter_reg[cnt] [2]),
        .I4(\serial_shifter.shifter_reg[cnt][0]_0 ),
        .I5(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B88BB8)) 
    \serial_shifter.shifter[cnt][4]_i_1 
       (.I0(\serial_shifter.shifter_reg[cnt][4]_0 ),
        .I1(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .I2(\serial_shifter.shifter_reg[cnt] [4]),
        .I3(\serial_shifter.shifter[cnt][4]_i_3_n_0 ),
        .I4(\serial_shifter.shifter_reg[cnt] [2]),
        .I5(\serial_shifter.shifter_reg[cnt] [3]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \serial_shifter.shifter[cnt][4]_i_3 
       (.I0(\serial_shifter.shifter_reg[cnt][0]_0 ),
        .I1(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .O(\serial_shifter.shifter[cnt][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \serial_shifter.shifter[done_ff]_i_1 
       (.I0(\serial_shifter.shifter_reg[busy]__0 ),
        .I1(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .I2(\serial_shifter.shifter_reg[cnt] [4]),
        .I3(\serial_shifter.shifter_reg[cnt] [2]),
        .I4(\serial_shifter.shifter_reg[cnt] [3]),
        .O(cp_valid_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \serial_shifter.shifter[sreg][31]_i_1 
       (.I0(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .I1(\serial_shifter.shifter_reg[cnt] [4]),
        .I2(\serial_shifter.shifter_reg[cnt] [2]),
        .I3(\serial_shifter.shifter_reg[cnt] [3]),
        .I4(\serial_shifter.shifter_reg[cnt][0]_0 ),
        .I5(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .O(\shifter[sreg] ));
  FDCE \serial_shifter.shifter_reg[busy] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter[busy]_i_1_n_0 ),
        .Q(\serial_shifter.shifter_reg[busy]__0 ));
  FDCE \serial_shifter.shifter_reg[cnt][0] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[cnt][1]_1 [0]),
        .Q(\serial_shifter.shifter_reg[cnt][0]_0 ));
  FDCE \serial_shifter.shifter_reg[cnt][1] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[cnt][1]_1 [1]),
        .Q(\serial_shifter.shifter_reg[cnt][1]_0 ));
  FDCE \serial_shifter.shifter_reg[cnt][2] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(p_0_in[2]),
        .Q(\serial_shifter.shifter_reg[cnt] [2]));
  FDCE \serial_shifter.shifter_reg[cnt][3] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(p_0_in[3]),
        .Q(\serial_shifter.shifter_reg[cnt] [3]));
  FDCE \serial_shifter.shifter_reg[cnt][4] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(p_0_in[4]),
        .Q(\serial_shifter.shifter_reg[cnt] [4]));
  FDCE \serial_shifter.shifter_reg[done_ff]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cp_valid_0),
        .Q(\serial_shifter.shifter_reg[done_ff] ));
  FDCE \serial_shifter.shifter_reg[sreg][0] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [0]));
  FDCE \serial_shifter.shifter_reg[sreg][10] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[10]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [10]));
  FDCE \serial_shifter.shifter_reg[sreg][11] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[11]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [11]));
  FDCE \serial_shifter.shifter_reg[sreg][12] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[12]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [12]));
  FDCE \serial_shifter.shifter_reg[sreg][13] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[13]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [13]));
  FDCE \serial_shifter.shifter_reg[sreg][14] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[14]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [14]));
  FDCE \serial_shifter.shifter_reg[sreg][15] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[15]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [15]));
  FDCE \serial_shifter.shifter_reg[sreg][16] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[16]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [16]));
  FDCE \serial_shifter.shifter_reg[sreg][17] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[17]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [17]));
  FDCE \serial_shifter.shifter_reg[sreg][18] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[18]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [18]));
  FDCE \serial_shifter.shifter_reg[sreg][19] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[19]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [19]));
  FDCE \serial_shifter.shifter_reg[sreg][1] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [1]));
  FDCE \serial_shifter.shifter_reg[sreg][20] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[20]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [20]));
  FDCE \serial_shifter.shifter_reg[sreg][21] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[21]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [21]));
  FDCE \serial_shifter.shifter_reg[sreg][22] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[22]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [22]));
  FDCE \serial_shifter.shifter_reg[sreg][23] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[23]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [23]));
  FDCE \serial_shifter.shifter_reg[sreg][24] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[24]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [24]));
  FDCE \serial_shifter.shifter_reg[sreg][25] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[25]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [25]));
  FDCE \serial_shifter.shifter_reg[sreg][26] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[26]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [26]));
  FDCE \serial_shifter.shifter_reg[sreg][27] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[27]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [27]));
  FDCE \serial_shifter.shifter_reg[sreg][28] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[28]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [28]));
  FDCE \serial_shifter.shifter_reg[sreg][29] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[29]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [29]));
  FDCE \serial_shifter.shifter_reg[sreg][2] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [2]));
  FDCE \serial_shifter.shifter_reg[sreg][30] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[30]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [30]));
  FDCE \serial_shifter.shifter_reg[sreg][31] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[31]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [31]));
  FDCE \serial_shifter.shifter_reg[sreg][3] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [3]));
  FDCE \serial_shifter.shifter_reg[sreg][4] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [4]));
  FDCE \serial_shifter.shifter_reg[sreg][5] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[5]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [5]));
  FDCE \serial_shifter.shifter_reg[sreg][6] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[6]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [6]));
  FDCE \serial_shifter.shifter_reg[sreg][7] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[7]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [7]));
  FDCE \serial_shifter.shifter_reg[sreg][8] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[8]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [8]));
  FDCE \serial_shifter.shifter_reg[sreg][9] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[9]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_lsu
   (misaligned,
    arbiter_err,
    arbiter_req_reg_0,
    m_axi_rready,
    \bus_req_o_reg[rw]_0 ,
    pending_reg,
    \FSM_onehot_arbiter_reg[state][2] ,
    D,
    \mar_reg[3]_0 ,
    \FSM_onehot_arbiter_reg[state][2]_0 ,
    \mar_reg[2]_0 ,
    \mar_reg[2]_1 ,
    \mar_reg[2]_2 ,
    \mar_reg[8]_0 ,
    \mar_reg[9]_0 ,
    \mar_reg[8]_1 ,
    \mar_reg[8]_2 ,
    \mar_reg[2]_3 ,
    \mar_reg[8]_3 ,
    \mar_reg[7]_0 ,
    \mar_reg[6]_0 ,
    \mar_reg[2]_4 ,
    \mar_reg[4]_0 ,
    \mar_reg[5]_0 ,
    \mar_reg[3]_1 ,
    \mar_reg[31]_0 ,
    \mar_reg[14]_0 ,
    m_axi_wvalid,
    m_axi_awvalid,
    m_axi_arvalid,
    WEA,
    \bus_req_o_reg[ben][3]_0 ,
    \bus_req_o_reg[ben][1]_0 ,
    \bus_req_o_reg[ben][2]_0 ,
    \bus_req_o_reg[ben][3]_1 ,
    rden0,
    \bus_req_o_reg[ben][3]_2 ,
    \fetch_engine_reg[pc][31] ,
    \bus_req_o_reg[ben][3]_3 ,
    \bus_req_o_reg[ben][3]_4 ,
    \bus_req_o_reg[ben][3]_5 ,
    \bus_req_o_reg[ben][3]_6 ,
    \bus_req_o_reg[ben][3]_7 ,
    \bus_req_o_reg[ben][3]_8 ,
    \bus_req_o_reg[ben][3]_9 ,
    \bus_req_o_reg[ben][3]_10 ,
    \bus_req_o_reg[ben][3]_11 ,
    \bus_req_o_reg[ben][3]_12 ,
    \bus_req_o_reg[ben][3]_13 ,
    \bus_req_o_reg[ben][3]_14 ,
    \bus_req_o_reg[ben][3]_15 ,
    \bus_req_o_reg[ben][3]_16 ,
    \bus_req_o_reg[ben][3]_17 ,
    \bus_req_o_reg[ben][2]_1 ,
    \bus_req_o_reg[ben][2]_2 ,
    \bus_req_o_reg[ben][2]_3 ,
    \bus_req_o_reg[ben][2]_4 ,
    \bus_req_o_reg[ben][2]_5 ,
    \bus_req_o_reg[ben][2]_6 ,
    \bus_req_o_reg[ben][2]_7 ,
    \bus_req_o_reg[ben][2]_8 ,
    \bus_req_o_reg[ben][2]_9 ,
    \bus_req_o_reg[ben][2]_10 ,
    \bus_req_o_reg[ben][2]_11 ,
    \bus_req_o_reg[ben][2]_12 ,
    \bus_req_o_reg[ben][2]_13 ,
    \bus_req_o_reg[ben][2]_14 ,
    \bus_req_o_reg[ben][2]_15 ,
    \bus_req_o_reg[ben][2]_16 ,
    \bus_req_o_reg[ben][1]_1 ,
    \bus_req_o_reg[ben][1]_2 ,
    \bus_req_o_reg[ben][1]_3 ,
    \bus_req_o_reg[ben][1]_4 ,
    \bus_req_o_reg[ben][1]_5 ,
    \bus_req_o_reg[ben][1]_6 ,
    \bus_req_o_reg[ben][1]_7 ,
    \bus_req_o_reg[ben][1]_8 ,
    \bus_req_o_reg[ben][1]_9 ,
    \bus_req_o_reg[ben][1]_10 ,
    \bus_req_o_reg[ben][1]_11 ,
    \bus_req_o_reg[ben][1]_12 ,
    \bus_req_o_reg[ben][1]_13 ,
    \bus_req_o_reg[ben][1]_14 ,
    \bus_req_o_reg[ben][1]_15 ,
    \bus_req_o_reg[ben][1]_16 ,
    \bus_req_o_reg[ben][0]_0 ,
    \bus_req_o_reg[ben][0]_1 ,
    \bus_req_o_reg[ben][0]_2 ,
    \bus_req_o_reg[ben][0]_3 ,
    \bus_req_o_reg[ben][0]_4 ,
    \bus_req_o_reg[ben][0]_5 ,
    \bus_req_o_reg[ben][0]_6 ,
    \bus_req_o_reg[ben][0]_7 ,
    \bus_req_o_reg[ben][0]_8 ,
    \bus_req_o_reg[ben][0]_9 ,
    \bus_req_o_reg[ben][0]_10 ,
    \bus_req_o_reg[ben][0]_11 ,
    \bus_req_o_reg[ben][0]_12 ,
    \bus_req_o_reg[ben][0]_13 ,
    \bus_req_o_reg[ben][0]_14 ,
    \bus_req_o_reg[ben][0]_15 ,
    \timeout_cnt_reg[6] ,
    m_axi_bresp_0_sp_1,
    \m_axi_bresp[0]_0 ,
    m_axi_awready_0,
    m_axi_wready_0,
    m_axi_arready_0,
    \bus_req_o_reg[data][0]_0 ,
    \bus_req_o_reg[data][31]_0 ,
    \mar_reg[3]_2 ,
    irq_active_reg,
    \mar_reg[10]_0 ,
    \mar_reg[11]_0 ,
    \w_pnt_reg[0] ,
    m_axi_bready,
    \debug_mode_enable.debug_ctrl_reg[running] ,
    \mar_reg[8]_4 ,
    \debug_mode_enable.debug_ctrl_reg[running]_0 ,
    \dci[exception_ack] ,
    \dci[execute_ack] ,
    \dci[resume_ack] ,
    \dci[halt_ack] ,
    p_21_in,
    \mar_reg[9]_1 ,
    \mar_reg[12]_0 ,
    \bus_req_o_reg[data][0]_1 ,
    \mar_reg[11]_1 ,
    \iodev_req[12][stb] ,
    ADDRARDADDR,
    \mar_reg[12]_1 ,
    \bus_req_o_reg[rw]_1 ,
    \mar_reg[9]_2 ,
    \dout_reg[7] ,
    \mar_reg[14]_1 ,
    \r_pnt_reg[0] ,
    \fifo_read_sync.half_o_reg ,
    \iodev_req[10][stb] ,
    \mar_reg[8]_5 ,
    \mar_reg[8]_6 ,
    \iodev_req[11][stb] ,
    \FSM_onehot_arbiter_reg[state][2]_1 ,
    rden0_0,
    m_axi_araddr,
    \dci_reg[data_reg][5] ,
    \mar_reg[4]_1 ,
    \mar_reg[5]_1 ,
    \mar_reg[7]_1 ,
    \mar_reg[2]_5 ,
    addr,
    port_sel_reg,
    \mar_reg[17]_0 ,
    \mar_reg[16]_0 ,
    \bus_req_o_reg[data][31]_1 ,
    \mar_reg[17]_1 ,
    \mar_reg[8]_7 ,
    \rdata_o_reg[31]_0 ,
    E,
    misaligned_reg_0,
    clk,
    rstn_sys,
    \cpu_d_rsp[err] ,
    \ctrl[lsu_rw] ,
    arbiter_req_reg_1,
    pending,
    rden_reg,
    pending_reg_0,
    Q,
    \bus_rsp_o[data][31]_i_2_0 ,
    \dm_ctrl_reg[pbuf_en]__0 ,
    \bus_rsp_o_reg[ack] ,
    \imem_ram.mem_ram_b1_reg_1_3 ,
    \axi_ctrl_reg[wdat_received] ,
    \axi_ctrl_reg[wadr_received] ,
    \axi_ctrl_reg[radr_received] ,
    pending_reg_1,
    pending_reg_2,
    m_axi_awready,
    m_axi_wready,
    m_axi_arready,
    p_3_in,
    irq_active_reg_0,
    firq_i,
    \w_pnt_reg[0]_0 ,
    \w_pnt_reg[0]_1 ,
    w_pnt,
    cpu_debug,
    \bus_rsp_o_reg[data][19] ,
    \bus_rsp_o_reg[data][17] ,
    \bus_rsp_o_reg[data][16] ,
    \bus_rsp_o_reg[data][15] ,
    \bus_rsp_o_reg[data][5] ,
    \bus_rsp_o_reg[data][1] ,
    \dci_reg[data_reg][31] ,
    gpio_o,
    \bus_rsp_o_reg[data][7] ,
    r_pnt,
    cg_en_9,
    \bus_rsp_o_reg[data][7]_0 ,
    \ctrl_reg[hwfc_en]__0 ,
    \bus_rsp_o_reg[data][5]_0 ,
    \bus_rsp_o_reg[data][15]_0 ,
    \tx_fifo[avail] ,
    \bus_rsp_o_reg[data][31] ,
    \bus_rsp_o_reg[data][31]_0 ,
    \bus_rsp_o_reg[data][30] ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \tx_fifo[free] ,
    \rx_fifo[free] ,
    \rx_fifo[avail] ,
    \ctrl_reg[sim_mode]__0 ,
    \bus_rsp_o_reg[data][31]_1 ,
    \bus_rsp_o_reg[data][30]_0 ,
    \bus_rsp_o_reg[data][29] ,
    \bus_rsp_o_reg[data][28] ,
    \bus_rsp_o_reg[data][27] ,
    \bus_rsp_o_reg[data][26] ,
    \bus_rsp_o_reg[data][25] ,
    \bus_rsp_o_reg[data][24] ,
    \bus_rsp_o_reg[data][23] ,
    \bus_rsp_o_reg[data][22] ,
    \bus_rsp_o_reg[data][21] ,
    \bus_rsp_o_reg[data][20] ,
    \bus_rsp_o_reg[data][19]_0 ,
    \bus_rsp_o_reg[data][18] ,
    \bus_rsp_o_reg[data][17]_0 ,
    \bus_rsp_o_reg[data][16]_0 ,
    \bus_rsp_o_reg[data][15]_1 ,
    \bus_rsp_o_reg[data][14] ,
    \bus_rsp_o_reg[data][13] ,
    \bus_rsp_o_reg[data][12] ,
    \bus_rsp_o_reg[data][11] ,
    \bus_rsp_o_reg[data][10] ,
    \bus_rsp_o_reg[data][9] ,
    \bus_rsp_o_reg[data][8] ,
    \bus_rsp_o_reg[data][7]_1 ,
    \bus_rsp_o_reg[data][6] ,
    \bus_rsp_o_reg[data][5]_1 ,
    \bus_rsp_o_reg[data][4] ,
    \bus_rsp_o_reg[data][3] ,
    \bus_rsp_o_reg[data][2] ,
    \bus_rsp_o_reg[data][1]_0 ,
    \bus_rsp_o_reg[data][0] ,
    \bus_rsp_o_reg[data][31]_2 ,
    \bus_rsp_o[data][31]_i_2_1 ,
    \bus_rsp_o_reg[data][8]_0 ,
    \bus_rsp_o_reg[data][6]_0 ,
    \bus_rsp_o_reg[data][20]_0 ,
    \bus_rsp_o_reg[data][26]_0 ,
    \bus_rsp_o_reg[data][4]_0 ,
    \bus_rsp_o_reg[data][30]_1 ,
    \bus_rsp_o[data][27]_i_2_0 ,
    \bus_rsp_o_reg[data][28]_0 ,
    \bus_rsp_o_reg[data][29]_0 ,
    \bus_rsp_o_reg[data][0]_0 ,
    p_2_in,
    m_axi_awvalid_INST_0_i_4_0,
    m_axi_bresp,
    m_axi_bvalid,
    pending_reg_3,
    m_axi_rvalid,
    \dci_reg[data_reg][31]_0 ,
    \rdata_o_reg[30]_0 ,
    \main_rsp[data] ,
    \rdata_o_reg[14]_0 ,
    \rdata_o_reg[7]_0 ,
    \rdata_o_reg[23]_0 ,
    \rdata_o_reg[0]_0 ,
    \rdata_o_reg[8]_0 ,
    \rdata_o_reg[15]_0 ,
    \rdata_o_reg[15]_1 ,
    \rdata_o_reg[23]_1 ,
    \mar_reg[31]_1 ,
    \bus_req_o_reg[data][31]_2 ,
    \bus_req_o_reg[ben][3]_18 );
  output misaligned;
  output arbiter_err;
  output arbiter_req_reg_0;
  output m_axi_rready;
  output \bus_req_o_reg[rw]_0 ;
  output pending_reg;
  output \FSM_onehot_arbiter_reg[state][2] ;
  output [5:0]D;
  output \mar_reg[3]_0 ;
  output \FSM_onehot_arbiter_reg[state][2]_0 ;
  output \mar_reg[2]_0 ;
  output \mar_reg[2]_1 ;
  output \mar_reg[2]_2 ;
  output \mar_reg[8]_0 ;
  output \mar_reg[9]_0 ;
  output [1:0]\mar_reg[8]_1 ;
  output \mar_reg[8]_2 ;
  output \mar_reg[2]_3 ;
  output [0:0]\mar_reg[8]_3 ;
  output \mar_reg[7]_0 ;
  output \mar_reg[6]_0 ;
  output \mar_reg[2]_4 ;
  output \mar_reg[4]_0 ;
  output \mar_reg[5]_0 ;
  output \mar_reg[3]_1 ;
  output [31:0]\mar_reg[31]_0 ;
  output \mar_reg[14]_0 ;
  output m_axi_wvalid;
  output m_axi_awvalid;
  output m_axi_arvalid;
  output [0:0]WEA;
  output [3:0]\bus_req_o_reg[ben][3]_0 ;
  output [0:0]\bus_req_o_reg[ben][1]_0 ;
  output [0:0]\bus_req_o_reg[ben][2]_0 ;
  output [0:0]\bus_req_o_reg[ben][3]_1 ;
  output rden0;
  output [0:0]\bus_req_o_reg[ben][3]_2 ;
  output \fetch_engine_reg[pc][31] ;
  output [0:0]\bus_req_o_reg[ben][3]_3 ;
  output [0:0]\bus_req_o_reg[ben][3]_4 ;
  output [0:0]\bus_req_o_reg[ben][3]_5 ;
  output [0:0]\bus_req_o_reg[ben][3]_6 ;
  output [0:0]\bus_req_o_reg[ben][3]_7 ;
  output [0:0]\bus_req_o_reg[ben][3]_8 ;
  output [0:0]\bus_req_o_reg[ben][3]_9 ;
  output [0:0]\bus_req_o_reg[ben][3]_10 ;
  output [0:0]\bus_req_o_reg[ben][3]_11 ;
  output [0:0]\bus_req_o_reg[ben][3]_12 ;
  output [0:0]\bus_req_o_reg[ben][3]_13 ;
  output [0:0]\bus_req_o_reg[ben][3]_14 ;
  output [0:0]\bus_req_o_reg[ben][3]_15 ;
  output [0:0]\bus_req_o_reg[ben][3]_16 ;
  output [0:0]\bus_req_o_reg[ben][3]_17 ;
  output [0:0]\bus_req_o_reg[ben][2]_1 ;
  output [0:0]\bus_req_o_reg[ben][2]_2 ;
  output [0:0]\bus_req_o_reg[ben][2]_3 ;
  output [0:0]\bus_req_o_reg[ben][2]_4 ;
  output [0:0]\bus_req_o_reg[ben][2]_5 ;
  output [0:0]\bus_req_o_reg[ben][2]_6 ;
  output [0:0]\bus_req_o_reg[ben][2]_7 ;
  output [0:0]\bus_req_o_reg[ben][2]_8 ;
  output [0:0]\bus_req_o_reg[ben][2]_9 ;
  output [0:0]\bus_req_o_reg[ben][2]_10 ;
  output [0:0]\bus_req_o_reg[ben][2]_11 ;
  output [0:0]\bus_req_o_reg[ben][2]_12 ;
  output [0:0]\bus_req_o_reg[ben][2]_13 ;
  output [0:0]\bus_req_o_reg[ben][2]_14 ;
  output [0:0]\bus_req_o_reg[ben][2]_15 ;
  output [0:0]\bus_req_o_reg[ben][2]_16 ;
  output [0:0]\bus_req_o_reg[ben][1]_1 ;
  output [0:0]\bus_req_o_reg[ben][1]_2 ;
  output [0:0]\bus_req_o_reg[ben][1]_3 ;
  output [0:0]\bus_req_o_reg[ben][1]_4 ;
  output [0:0]\bus_req_o_reg[ben][1]_5 ;
  output [0:0]\bus_req_o_reg[ben][1]_6 ;
  output [0:0]\bus_req_o_reg[ben][1]_7 ;
  output [0:0]\bus_req_o_reg[ben][1]_8 ;
  output [0:0]\bus_req_o_reg[ben][1]_9 ;
  output [0:0]\bus_req_o_reg[ben][1]_10 ;
  output [0:0]\bus_req_o_reg[ben][1]_11 ;
  output [0:0]\bus_req_o_reg[ben][1]_12 ;
  output [0:0]\bus_req_o_reg[ben][1]_13 ;
  output [0:0]\bus_req_o_reg[ben][1]_14 ;
  output [0:0]\bus_req_o_reg[ben][1]_15 ;
  output [0:0]\bus_req_o_reg[ben][1]_16 ;
  output [0:0]\bus_req_o_reg[ben][0]_0 ;
  output [0:0]\bus_req_o_reg[ben][0]_1 ;
  output [0:0]\bus_req_o_reg[ben][0]_2 ;
  output [0:0]\bus_req_o_reg[ben][0]_3 ;
  output [0:0]\bus_req_o_reg[ben][0]_4 ;
  output [0:0]\bus_req_o_reg[ben][0]_5 ;
  output [0:0]\bus_req_o_reg[ben][0]_6 ;
  output [0:0]\bus_req_o_reg[ben][0]_7 ;
  output [0:0]\bus_req_o_reg[ben][0]_8 ;
  output [0:0]\bus_req_o_reg[ben][0]_9 ;
  output [0:0]\bus_req_o_reg[ben][0]_10 ;
  output [0:0]\bus_req_o_reg[ben][0]_11 ;
  output [0:0]\bus_req_o_reg[ben][0]_12 ;
  output [0:0]\bus_req_o_reg[ben][0]_13 ;
  output [0:0]\bus_req_o_reg[ben][0]_14 ;
  output [0:0]\bus_req_o_reg[ben][0]_15 ;
  output \timeout_cnt_reg[6] ;
  output m_axi_bresp_0_sp_1;
  output \m_axi_bresp[0]_0 ;
  output m_axi_awready_0;
  output m_axi_wready_0;
  output m_axi_arready_0;
  output \bus_req_o_reg[data][0]_0 ;
  output [31:0]\bus_req_o_reg[data][31]_0 ;
  output \mar_reg[3]_2 ;
  output irq_active_reg;
  output \mar_reg[10]_0 ;
  output \mar_reg[11]_0 ;
  output \w_pnt_reg[0] ;
  output m_axi_bready;
  output [31:0]\debug_mode_enable.debug_ctrl_reg[running] ;
  output \mar_reg[8]_4 ;
  output [0:0]\debug_mode_enable.debug_ctrl_reg[running]_0 ;
  output \dci[exception_ack] ;
  output \dci[execute_ack] ;
  output \dci[resume_ack] ;
  output \dci[halt_ack] ;
  output p_21_in;
  output \mar_reg[9]_1 ;
  output \mar_reg[12]_0 ;
  output \bus_req_o_reg[data][0]_1 ;
  output \mar_reg[11]_1 ;
  output \iodev_req[12][stb] ;
  output [11:0]ADDRARDADDR;
  output [8:0]\mar_reg[12]_1 ;
  output [0:0]\bus_req_o_reg[rw]_1 ;
  output \mar_reg[9]_2 ;
  output [7:0]\dout_reg[7] ;
  output [2:0]\mar_reg[14]_1 ;
  output [0:0]\r_pnt_reg[0] ;
  output [26:0]\fifo_read_sync.half_o_reg ;
  output \iodev_req[10][stb] ;
  output [31:0]\mar_reg[8]_5 ;
  output [0:0]\mar_reg[8]_6 ;
  output \iodev_req[11][stb] ;
  output \FSM_onehot_arbiter_reg[state][2]_1 ;
  output rden0_0;
  output [12:0]m_axi_araddr;
  output \dci_reg[data_reg][5] ;
  output \mar_reg[4]_1 ;
  output \mar_reg[5]_1 ;
  output [1:0]\mar_reg[7]_1 ;
  output \mar_reg[2]_5 ;
  output [10:0]addr;
  output port_sel_reg;
  output \mar_reg[17]_0 ;
  output [1:0]\mar_reg[16]_0 ;
  output [31:0]\bus_req_o_reg[data][31]_1 ;
  output [2:0]\mar_reg[17]_1 ;
  output [0:0]\mar_reg[8]_7 ;
  output [31:0]\rdata_o_reg[31]_0 ;
  input [0:0]E;
  input misaligned_reg_0;
  input clk;
  input rstn_sys;
  input \cpu_d_rsp[err] ;
  input \ctrl[lsu_rw] ;
  input arbiter_req_reg_1;
  input pending;
  input rden_reg;
  input pending_reg_0;
  input [20:0]Q;
  input [16:0]\bus_rsp_o[data][31]_i_2_0 ;
  input \dm_ctrl_reg[pbuf_en]__0 ;
  input [29:0]\bus_rsp_o_reg[ack] ;
  input \imem_ram.mem_ram_b1_reg_1_3 ;
  input \axi_ctrl_reg[wdat_received] ;
  input \axi_ctrl_reg[wadr_received] ;
  input \axi_ctrl_reg[radr_received] ;
  input pending_reg_1;
  input [0:0]pending_reg_2;
  input m_axi_awready;
  input m_axi_wready;
  input m_axi_arready;
  input [0:0]p_3_in;
  input irq_active_reg_0;
  input [0:0]firq_i;
  input \w_pnt_reg[0]_0 ;
  input \w_pnt_reg[0]_1 ;
  input w_pnt;
  input cpu_debug;
  input \bus_rsp_o_reg[data][19] ;
  input \bus_rsp_o_reg[data][17] ;
  input \bus_rsp_o_reg[data][16] ;
  input \bus_rsp_o_reg[data][15] ;
  input \bus_rsp_o_reg[data][5] ;
  input \bus_rsp_o_reg[data][1] ;
  input \dci_reg[data_reg][31] ;
  input [7:0]gpio_o;
  input [7:0]\bus_rsp_o_reg[data][7] ;
  input r_pnt;
  input cg_en_9;
  input [7:0]\bus_rsp_o_reg[data][7]_0 ;
  input \ctrl_reg[hwfc_en]__0 ;
  input [2:0]\bus_rsp_o_reg[data][5]_0 ;
  input [9:0]\bus_rsp_o_reg[data][15]_0 ;
  input \tx_fifo[avail] ;
  input \bus_rsp_o_reg[data][31] ;
  input \bus_rsp_o_reg[data][31]_0 ;
  input \bus_rsp_o_reg[data][30] ;
  input \ctrl_reg[irq_tx_nhalf]__0 ;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input \ctrl_reg[irq_rx_full]__0 ;
  input \ctrl_reg[irq_rx_half]__0 ;
  input \ctrl_reg[irq_rx_nempty]__0 ;
  input \tx_fifo[free] ;
  input \rx_fifo[free] ;
  input \rx_fifo[avail] ;
  input \ctrl_reg[sim_mode]__0 ;
  input \bus_rsp_o_reg[data][31]_1 ;
  input \bus_rsp_o_reg[data][30]_0 ;
  input \bus_rsp_o_reg[data][29] ;
  input \bus_rsp_o_reg[data][28] ;
  input \bus_rsp_o_reg[data][27] ;
  input \bus_rsp_o_reg[data][26] ;
  input \bus_rsp_o_reg[data][25] ;
  input \bus_rsp_o_reg[data][24] ;
  input \bus_rsp_o_reg[data][23] ;
  input \bus_rsp_o_reg[data][22] ;
  input \bus_rsp_o_reg[data][21] ;
  input \bus_rsp_o_reg[data][20] ;
  input \bus_rsp_o_reg[data][19]_0 ;
  input \bus_rsp_o_reg[data][18] ;
  input \bus_rsp_o_reg[data][17]_0 ;
  input \bus_rsp_o_reg[data][16]_0 ;
  input \bus_rsp_o_reg[data][15]_1 ;
  input \bus_rsp_o_reg[data][14] ;
  input \bus_rsp_o_reg[data][13] ;
  input \bus_rsp_o_reg[data][12] ;
  input \bus_rsp_o_reg[data][11] ;
  input \bus_rsp_o_reg[data][10] ;
  input \bus_rsp_o_reg[data][9] ;
  input \bus_rsp_o_reg[data][8] ;
  input \bus_rsp_o_reg[data][7]_1 ;
  input \bus_rsp_o_reg[data][6] ;
  input \bus_rsp_o_reg[data][5]_1 ;
  input \bus_rsp_o_reg[data][4] ;
  input \bus_rsp_o_reg[data][3] ;
  input \bus_rsp_o_reg[data][2] ;
  input \bus_rsp_o_reg[data][1]_0 ;
  input \bus_rsp_o_reg[data][0] ;
  input [22:0]\bus_rsp_o_reg[data][31]_2 ;
  input [9:0]\bus_rsp_o[data][31]_i_2_1 ;
  input \bus_rsp_o_reg[data][8]_0 ;
  input \bus_rsp_o_reg[data][6]_0 ;
  input \bus_rsp_o_reg[data][20]_0 ;
  input \bus_rsp_o_reg[data][26]_0 ;
  input \bus_rsp_o_reg[data][4]_0 ;
  input \bus_rsp_o_reg[data][30]_1 ;
  input \bus_rsp_o[data][27]_i_2_0 ;
  input \bus_rsp_o_reg[data][28]_0 ;
  input \bus_rsp_o_reg[data][29]_0 ;
  input \bus_rsp_o_reg[data][0]_0 ;
  input [0:0]p_2_in;
  input m_axi_awvalid_INST_0_i_4_0;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input pending_reg_3;
  input m_axi_rvalid;
  input [31:0]\dci_reg[data_reg][31]_0 ;
  input [13:0]\rdata_o_reg[30]_0 ;
  input [31:0]\main_rsp[data] ;
  input [1:0]\rdata_o_reg[14]_0 ;
  input \rdata_o_reg[7]_0 ;
  input \rdata_o_reg[23]_0 ;
  input \rdata_o_reg[0]_0 ;
  input \rdata_o_reg[8]_0 ;
  input \rdata_o_reg[15]_0 ;
  input \rdata_o_reg[15]_1 ;
  input \rdata_o_reg[23]_1 ;
  input [31:0]\mar_reg[31]_1 ;
  input [31:0]\bus_req_o_reg[data][31]_2 ;
  input [3:0]\bus_req_o_reg[ben][3]_18 ;

  wire [11:0]ADDRARDADDR;
  wire [5:0]D;
  wire [0:0]E;
  wire \FSM_onehot_arbiter_reg[state][2] ;
  wire \FSM_onehot_arbiter_reg[state][2]_0 ;
  wire \FSM_onehot_arbiter_reg[state][2]_1 ;
  wire [20:0]Q;
  wire [0:0]WEA;
  wire [10:0]addr;
  wire arbiter_err;
  wire arbiter_req_reg_0;
  wire arbiter_req_reg_1;
  wire \axi_ctrl_reg[radr_received] ;
  wire \axi_ctrl_reg[wadr_received] ;
  wire \axi_ctrl_reg[wdat_received] ;
  wire [0:0]\bus_req_o_reg[ben][0]_0 ;
  wire [0:0]\bus_req_o_reg[ben][0]_1 ;
  wire [0:0]\bus_req_o_reg[ben][0]_10 ;
  wire [0:0]\bus_req_o_reg[ben][0]_11 ;
  wire [0:0]\bus_req_o_reg[ben][0]_12 ;
  wire [0:0]\bus_req_o_reg[ben][0]_13 ;
  wire [0:0]\bus_req_o_reg[ben][0]_14 ;
  wire [0:0]\bus_req_o_reg[ben][0]_15 ;
  wire [0:0]\bus_req_o_reg[ben][0]_2 ;
  wire [0:0]\bus_req_o_reg[ben][0]_3 ;
  wire [0:0]\bus_req_o_reg[ben][0]_4 ;
  wire [0:0]\bus_req_o_reg[ben][0]_5 ;
  wire [0:0]\bus_req_o_reg[ben][0]_6 ;
  wire [0:0]\bus_req_o_reg[ben][0]_7 ;
  wire [0:0]\bus_req_o_reg[ben][0]_8 ;
  wire [0:0]\bus_req_o_reg[ben][0]_9 ;
  wire [0:0]\bus_req_o_reg[ben][1]_0 ;
  wire [0:0]\bus_req_o_reg[ben][1]_1 ;
  wire [0:0]\bus_req_o_reg[ben][1]_10 ;
  wire [0:0]\bus_req_o_reg[ben][1]_11 ;
  wire [0:0]\bus_req_o_reg[ben][1]_12 ;
  wire [0:0]\bus_req_o_reg[ben][1]_13 ;
  wire [0:0]\bus_req_o_reg[ben][1]_14 ;
  wire [0:0]\bus_req_o_reg[ben][1]_15 ;
  wire [0:0]\bus_req_o_reg[ben][1]_16 ;
  wire [0:0]\bus_req_o_reg[ben][1]_2 ;
  wire [0:0]\bus_req_o_reg[ben][1]_3 ;
  wire [0:0]\bus_req_o_reg[ben][1]_4 ;
  wire [0:0]\bus_req_o_reg[ben][1]_5 ;
  wire [0:0]\bus_req_o_reg[ben][1]_6 ;
  wire [0:0]\bus_req_o_reg[ben][1]_7 ;
  wire [0:0]\bus_req_o_reg[ben][1]_8 ;
  wire [0:0]\bus_req_o_reg[ben][1]_9 ;
  wire [0:0]\bus_req_o_reg[ben][2]_0 ;
  wire [0:0]\bus_req_o_reg[ben][2]_1 ;
  wire [0:0]\bus_req_o_reg[ben][2]_10 ;
  wire [0:0]\bus_req_o_reg[ben][2]_11 ;
  wire [0:0]\bus_req_o_reg[ben][2]_12 ;
  wire [0:0]\bus_req_o_reg[ben][2]_13 ;
  wire [0:0]\bus_req_o_reg[ben][2]_14 ;
  wire [0:0]\bus_req_o_reg[ben][2]_15 ;
  wire [0:0]\bus_req_o_reg[ben][2]_16 ;
  wire [0:0]\bus_req_o_reg[ben][2]_2 ;
  wire [0:0]\bus_req_o_reg[ben][2]_3 ;
  wire [0:0]\bus_req_o_reg[ben][2]_4 ;
  wire [0:0]\bus_req_o_reg[ben][2]_5 ;
  wire [0:0]\bus_req_o_reg[ben][2]_6 ;
  wire [0:0]\bus_req_o_reg[ben][2]_7 ;
  wire [0:0]\bus_req_o_reg[ben][2]_8 ;
  wire [0:0]\bus_req_o_reg[ben][2]_9 ;
  wire [3:0]\bus_req_o_reg[ben][3]_0 ;
  wire [0:0]\bus_req_o_reg[ben][3]_1 ;
  wire [0:0]\bus_req_o_reg[ben][3]_10 ;
  wire [0:0]\bus_req_o_reg[ben][3]_11 ;
  wire [0:0]\bus_req_o_reg[ben][3]_12 ;
  wire [0:0]\bus_req_o_reg[ben][3]_13 ;
  wire [0:0]\bus_req_o_reg[ben][3]_14 ;
  wire [0:0]\bus_req_o_reg[ben][3]_15 ;
  wire [0:0]\bus_req_o_reg[ben][3]_16 ;
  wire [0:0]\bus_req_o_reg[ben][3]_17 ;
  wire [3:0]\bus_req_o_reg[ben][3]_18 ;
  wire [0:0]\bus_req_o_reg[ben][3]_2 ;
  wire [0:0]\bus_req_o_reg[ben][3]_3 ;
  wire [0:0]\bus_req_o_reg[ben][3]_4 ;
  wire [0:0]\bus_req_o_reg[ben][3]_5 ;
  wire [0:0]\bus_req_o_reg[ben][3]_6 ;
  wire [0:0]\bus_req_o_reg[ben][3]_7 ;
  wire [0:0]\bus_req_o_reg[ben][3]_8 ;
  wire [0:0]\bus_req_o_reg[ben][3]_9 ;
  wire \bus_req_o_reg[data][0]_0 ;
  wire \bus_req_o_reg[data][0]_1 ;
  wire [31:0]\bus_req_o_reg[data][31]_0 ;
  wire [31:0]\bus_req_o_reg[data][31]_1 ;
  wire [31:0]\bus_req_o_reg[data][31]_2 ;
  wire \bus_req_o_reg[rw]_0 ;
  wire [0:0]\bus_req_o_reg[rw]_1 ;
  wire \bus_rsp_o[ack]_i_2__0_n_0 ;
  wire \bus_rsp_o[ack]_i_2__1_n_0 ;
  wire \bus_rsp_o[ack]_i_2_n_0 ;
  wire \bus_rsp_o[ack]_i_3__0_n_0 ;
  wire \bus_rsp_o[ack]_i_3__1_n_0 ;
  wire \bus_rsp_o[ack]_i_3_n_0 ;
  wire \bus_rsp_o[ack]_i_4_n_0 ;
  wire \bus_rsp_o[ack]_i_5_n_0 ;
  wire \bus_rsp_o[ack]_i_6_n_0 ;
  wire \bus_rsp_o[ack]_i_7_n_0 ;
  wire \bus_rsp_o[data][0]_i_2__0_n_0 ;
  wire \bus_rsp_o[data][0]_i_2_n_0 ;
  wire \bus_rsp_o[data][0]_i_3__0_n_0 ;
  wire \bus_rsp_o[data][0]_i_3_n_0 ;
  wire \bus_rsp_o[data][10]_i_2_n_0 ;
  wire \bus_rsp_o[data][10]_i_3_n_0 ;
  wire \bus_rsp_o[data][10]_i_4_n_0 ;
  wire \bus_rsp_o[data][11]_i_2_n_0 ;
  wire \bus_rsp_o[data][11]_i_3_n_0 ;
  wire \bus_rsp_o[data][12]_i_2_n_0 ;
  wire \bus_rsp_o[data][12]_i_3_n_0 ;
  wire \bus_rsp_o[data][12]_i_4_n_0 ;
  wire \bus_rsp_o[data][12]_i_5_n_0 ;
  wire \bus_rsp_o[data][13]_i_2_n_0 ;
  wire \bus_rsp_o[data][13]_i_3_n_0 ;
  wire \bus_rsp_o[data][13]_i_4_n_0 ;
  wire \bus_rsp_o[data][13]_i_5_n_0 ;
  wire \bus_rsp_o[data][14]_i_2_n_0 ;
  wire \bus_rsp_o[data][14]_i_3_n_0 ;
  wire \bus_rsp_o[data][18]_i_2_n_0 ;
  wire \bus_rsp_o[data][18]_i_3_n_0 ;
  wire \bus_rsp_o[data][18]_i_4_n_0 ;
  wire \bus_rsp_o[data][20]_i_2_n_0 ;
  wire \bus_rsp_o[data][20]_i_4_n_0 ;
  wire \bus_rsp_o[data][21]_i_2_n_0 ;
  wire \bus_rsp_o[data][21]_i_3_n_0 ;
  wire \bus_rsp_o[data][21]_i_4_n_0 ;
  wire \bus_rsp_o[data][21]_i_5_n_0 ;
  wire \bus_rsp_o[data][22]_i_2_n_0 ;
  wire \bus_rsp_o[data][22]_i_3_n_0 ;
  wire \bus_rsp_o[data][23]_i_2_n_0 ;
  wire \bus_rsp_o[data][23]_i_3_n_0 ;
  wire \bus_rsp_o[data][23]_i_4_n_0 ;
  wire \bus_rsp_o[data][24]_i_2_n_0 ;
  wire \bus_rsp_o[data][24]_i_3_n_0 ;
  wire \bus_rsp_o[data][24]_i_4_n_0 ;
  wire \bus_rsp_o[data][25]_i_2_n_0 ;
  wire \bus_rsp_o[data][25]_i_3_n_0 ;
  wire \bus_rsp_o[data][25]_i_4_n_0 ;
  wire \bus_rsp_o[data][25]_i_5_n_0 ;
  wire \bus_rsp_o[data][26]_i_2_n_0 ;
  wire \bus_rsp_o[data][27]_i_2_0 ;
  wire \bus_rsp_o[data][27]_i_2_n_0 ;
  wire \bus_rsp_o[data][27]_i_3_n_0 ;
  wire \bus_rsp_o[data][27]_i_4_n_0 ;
  wire \bus_rsp_o[data][28]_i_2_n_0 ;
  wire \bus_rsp_o[data][29]_i_2_n_0 ;
  wire \bus_rsp_o[data][2]_i_2_n_0 ;
  wire \bus_rsp_o[data][2]_i_3_n_0 ;
  wire \bus_rsp_o[data][2]_i_4_n_0 ;
  wire \bus_rsp_o[data][2]_i_5_n_0 ;
  wire \bus_rsp_o[data][30]_i_2_n_0 ;
  wire \bus_rsp_o[data][30]_i_3_n_0 ;
  wire [16:0]\bus_rsp_o[data][31]_i_2_0 ;
  wire [9:0]\bus_rsp_o[data][31]_i_2_1 ;
  wire \bus_rsp_o[data][31]_i_2__1_n_0 ;
  wire \bus_rsp_o[data][31]_i_2_n_0 ;
  wire \bus_rsp_o[data][31]_i_3_n_0 ;
  wire \bus_rsp_o[data][31]_i_4_n_0 ;
  wire \bus_rsp_o[data][31]_i_5_n_0 ;
  wire \bus_rsp_o[data][3]_i_2_n_0 ;
  wire \bus_rsp_o[data][3]_i_3_n_0 ;
  wire \bus_rsp_o[data][3]_i_4_n_0 ;
  wire \bus_rsp_o[data][4]_i_2_n_0 ;
  wire \bus_rsp_o[data][4]_i_4_n_0 ;
  wire \bus_rsp_o[data][5]_i_5_n_0 ;
  wire \bus_rsp_o[data][5]_i_6_n_0 ;
  wire \bus_rsp_o[data][6]_i_2_n_0 ;
  wire \bus_rsp_o[data][6]_i_3_n_0 ;
  wire \bus_rsp_o[data][7]_i_2_n_0 ;
  wire \bus_rsp_o[data][7]_i_3_n_0 ;
  wire \bus_rsp_o[data][7]_i_4_n_0 ;
  wire \bus_rsp_o[data][8]_i_2_n_0 ;
  wire \bus_rsp_o[data][8]_i_4_n_0 ;
  wire \bus_rsp_o[data][9]_i_2_n_0 ;
  wire \bus_rsp_o[data][9]_i_3_n_0 ;
  wire [29:0]\bus_rsp_o_reg[ack] ;
  wire \bus_rsp_o_reg[data][0] ;
  wire \bus_rsp_o_reg[data][0]_0 ;
  wire \bus_rsp_o_reg[data][10] ;
  wire \bus_rsp_o_reg[data][11] ;
  wire \bus_rsp_o_reg[data][12] ;
  wire \bus_rsp_o_reg[data][13] ;
  wire \bus_rsp_o_reg[data][14] ;
  wire \bus_rsp_o_reg[data][15] ;
  wire [9:0]\bus_rsp_o_reg[data][15]_0 ;
  wire \bus_rsp_o_reg[data][15]_1 ;
  wire \bus_rsp_o_reg[data][16] ;
  wire \bus_rsp_o_reg[data][16]_0 ;
  wire \bus_rsp_o_reg[data][17] ;
  wire \bus_rsp_o_reg[data][17]_0 ;
  wire \bus_rsp_o_reg[data][18] ;
  wire \bus_rsp_o_reg[data][19] ;
  wire \bus_rsp_o_reg[data][19]_0 ;
  wire \bus_rsp_o_reg[data][1] ;
  wire \bus_rsp_o_reg[data][1]_0 ;
  wire \bus_rsp_o_reg[data][20] ;
  wire \bus_rsp_o_reg[data][20]_0 ;
  wire \bus_rsp_o_reg[data][21] ;
  wire \bus_rsp_o_reg[data][22] ;
  wire \bus_rsp_o_reg[data][23] ;
  wire \bus_rsp_o_reg[data][24] ;
  wire \bus_rsp_o_reg[data][25] ;
  wire \bus_rsp_o_reg[data][26] ;
  wire \bus_rsp_o_reg[data][26]_0 ;
  wire \bus_rsp_o_reg[data][27] ;
  wire \bus_rsp_o_reg[data][28] ;
  wire \bus_rsp_o_reg[data][28]_0 ;
  wire \bus_rsp_o_reg[data][29] ;
  wire \bus_rsp_o_reg[data][29]_0 ;
  wire \bus_rsp_o_reg[data][2] ;
  wire \bus_rsp_o_reg[data][30] ;
  wire \bus_rsp_o_reg[data][30]_0 ;
  wire \bus_rsp_o_reg[data][30]_1 ;
  wire \bus_rsp_o_reg[data][31] ;
  wire \bus_rsp_o_reg[data][31]_0 ;
  wire \bus_rsp_o_reg[data][31]_1 ;
  wire [22:0]\bus_rsp_o_reg[data][31]_2 ;
  wire \bus_rsp_o_reg[data][3] ;
  wire \bus_rsp_o_reg[data][4] ;
  wire \bus_rsp_o_reg[data][4]_0 ;
  wire \bus_rsp_o_reg[data][5] ;
  wire [2:0]\bus_rsp_o_reg[data][5]_0 ;
  wire \bus_rsp_o_reg[data][5]_1 ;
  wire \bus_rsp_o_reg[data][6] ;
  wire \bus_rsp_o_reg[data][6]_0 ;
  wire [7:0]\bus_rsp_o_reg[data][7] ;
  wire [7:0]\bus_rsp_o_reg[data][7]_0 ;
  wire \bus_rsp_o_reg[data][7]_1 ;
  wire \bus_rsp_o_reg[data][8] ;
  wire \bus_rsp_o_reg[data][8]_0 ;
  wire \bus_rsp_o_reg[data][9] ;
  wire cg_en_9;
  wire clk;
  wire \cpu_d_req[rw] ;
  wire \cpu_d_rsp[err] ;
  wire cpu_debug;
  wire \ctrl[lsu_rw] ;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire \dci[exception_ack] ;
  wire \dci[execute_ack] ;
  wire \dci[halt_ack] ;
  wire \dci[halt_ack]_i_2_n_0 ;
  wire \dci[halt_ack]_i_3_n_0 ;
  wire \dci[resume_ack] ;
  wire \dci_reg[data][31]_i_3_n_0 ;
  wire \dci_reg[data_reg][31] ;
  wire [31:0]\dci_reg[data_reg][31]_0 ;
  wire \dci_reg[data_reg][5] ;
  wire [31:0]\debug_mode_enable.debug_ctrl_reg[running] ;
  wire [0:0]\debug_mode_enable.debug_ctrl_reg[running]_0 ;
  wire \dm_ctrl_reg[pbuf_en]__0 ;
  wire \dout[7]_i_2_n_0 ;
  wire [7:0]\dout_reg[7] ;
  wire \fetch_engine_reg[pc][31] ;
  wire [26:0]\fifo_read_sync.half_o_reg ;
  wire [0:0]firq_i;
  wire [7:0]gpio_o;
  wire \imem_ram.mem_ram_b1_reg_1_3 ;
  wire \iodev_req[10][stb] ;
  wire \iodev_req[11][stb] ;
  wire \iodev_req[12][stb] ;
  wire irq_active_reg;
  wire irq_active_reg_0;
  wire \irq_enable[0]_i_3_n_0 ;
  wire \keeper[halt]_i_2_n_0 ;
  wire \keeper[halt]_i_3_n_0 ;
  wire \keeper[halt]_i_4_n_0 ;
  wire \keeper[halt]_i_5_n_0 ;
  wire \keeper[halt]_i_6_n_0 ;
  wire [12:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arready_0;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awready_0;
  wire m_axi_awvalid;
  wire m_axi_awvalid_INST_0_i_10_n_0;
  wire m_axi_awvalid_INST_0_i_11_n_0;
  wire m_axi_awvalid_INST_0_i_12_n_0;
  wire m_axi_awvalid_INST_0_i_13_n_0;
  wire m_axi_awvalid_INST_0_i_14_n_0;
  wire m_axi_awvalid_INST_0_i_15_n_0;
  wire m_axi_awvalid_INST_0_i_16_n_0;
  wire m_axi_awvalid_INST_0_i_17_n_0;
  wire m_axi_awvalid_INST_0_i_18_n_0;
  wire m_axi_awvalid_INST_0_i_20_n_0;
  wire m_axi_awvalid_INST_0_i_4_0;
  wire m_axi_awvalid_INST_0_i_4_n_0;
  wire m_axi_awvalid_INST_0_i_5_n_0;
  wire m_axi_awvalid_INST_0_i_6_n_0;
  wire m_axi_awvalid_INST_0_i_7_n_0;
  wire m_axi_awvalid_INST_0_i_8_n_0;
  wire m_axi_awvalid_INST_0_i_9_n_0;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire \m_axi_bresp[0]_0 ;
  wire m_axi_bresp_0_sn_1;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire m_axi_wready_0;
  wire m_axi_wvalid;
  wire [31:0]\main_rsp[data] ;
  wire \mar_reg[10]_0 ;
  wire \mar_reg[11]_0 ;
  wire \mar_reg[11]_1 ;
  wire \mar_reg[12]_0 ;
  wire [8:0]\mar_reg[12]_1 ;
  wire \mar_reg[14]_0 ;
  wire [2:0]\mar_reg[14]_1 ;
  wire [1:0]\mar_reg[16]_0 ;
  wire \mar_reg[17]_0 ;
  wire [2:0]\mar_reg[17]_1 ;
  wire \mar_reg[2]_0 ;
  wire \mar_reg[2]_1 ;
  wire \mar_reg[2]_2 ;
  wire \mar_reg[2]_3 ;
  wire \mar_reg[2]_4 ;
  wire \mar_reg[2]_5 ;
  wire [31:0]\mar_reg[31]_0 ;
  wire [31:0]\mar_reg[31]_1 ;
  wire \mar_reg[3]_0 ;
  wire \mar_reg[3]_1 ;
  wire \mar_reg[3]_2 ;
  wire \mar_reg[4]_0 ;
  wire \mar_reg[4]_1 ;
  wire \mar_reg[5]_0 ;
  wire \mar_reg[5]_1 ;
  wire \mar_reg[6]_0 ;
  wire \mar_reg[7]_0 ;
  wire [1:0]\mar_reg[7]_1 ;
  wire \mar_reg[8]_0 ;
  wire [1:0]\mar_reg[8]_1 ;
  wire \mar_reg[8]_2 ;
  wire [0:0]\mar_reg[8]_3 ;
  wire \mar_reg[8]_4 ;
  wire [31:0]\mar_reg[8]_5 ;
  wire [0:0]\mar_reg[8]_6 ;
  wire [0:0]\mar_reg[8]_7 ;
  wire \mar_reg[9]_0 ;
  wire \mar_reg[9]_1 ;
  wire \mar_reg[9]_2 ;
  wire misaligned;
  wire misaligned_reg_0;
  wire \mtime_we[1]_i_4_n_0 ;
  wire \mtimecmp_lo[31]_i_2_n_0 ;
  wire \mtimecmp_lo[31]_i_3_n_0 ;
  wire \mtimecmp_lo[31]_i_4_n_0 ;
  wire \nclr_pending[0]_i_2_n_0 ;
  wire [31:0]p_0_in;
  wire p_21_in;
  wire [0:0]p_2_in;
  wire [0:0]p_3_in;
  wire pending;
  wire pending_i_3_n_0;
  wire pending_reg;
  wire pending_reg_0;
  wire pending_reg_1;
  wire [0:0]pending_reg_2;
  wire pending_reg_3;
  wire port_sel_reg;
  wire r_pnt;
  wire [0:0]\r_pnt_reg[0] ;
  wire \rdata_o[0]_i_2_n_0 ;
  wire \rdata_o[14]_i_3_n_0 ;
  wire \rdata_o[15]_i_2_n_0 ;
  wire \rdata_o[15]_i_3_n_0 ;
  wire \rdata_o[15]_i_4_n_0 ;
  wire \rdata_o[1]_i_2_n_0 ;
  wire \rdata_o[23]_i_2_n_0 ;
  wire \rdata_o[2]_i_2_n_0 ;
  wire \rdata_o[31]_i_2_n_0 ;
  wire \rdata_o[31]_i_3_n_0 ;
  wire \rdata_o[3]_i_2_n_0 ;
  wire \rdata_o[4]_i_2_n_0 ;
  wire \rdata_o[5]_i_2_n_0 ;
  wire \rdata_o[6]_i_2_n_0 ;
  wire \rdata_o[6]_i_3_n_0 ;
  wire \rdata_o[7]_i_3_n_0 ;
  wire \rdata_o[7]_i_4_n_0 ;
  wire \rdata_o_reg[0]_0 ;
  wire [1:0]\rdata_o_reg[14]_0 ;
  wire \rdata_o_reg[15]_0 ;
  wire \rdata_o_reg[15]_1 ;
  wire \rdata_o_reg[23]_0 ;
  wire \rdata_o_reg[23]_1 ;
  wire [13:0]\rdata_o_reg[30]_0 ;
  wire [31:0]\rdata_o_reg[31]_0 ;
  wire \rdata_o_reg[7]_0 ;
  wire \rdata_o_reg[8]_0 ;
  wire rden0;
  wire rden0_0;
  wire rden_i_2_n_0;
  wire rden_i_3_n_0;
  wire rden_i_4_n_0;
  wire rden_reg;
  wire rstn_sys;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire \timeout_cnt_reg[6] ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire w_pnt;
  wire \w_pnt_reg[0] ;
  wire \w_pnt_reg[0]_0 ;
  wire \w_pnt_reg[0]_1 ;

  assign m_axi_bresp_0_sp_1 = m_axi_bresp_0_sn_1;
  FDCE arbiter_err_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_d_rsp[err] ),
        .Q(arbiter_err));
  FDCE arbiter_req_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(arbiter_req_reg_1),
        .Q(arbiter_req_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h5510)) 
    \axi_ctrl[radr_received]_i_1 
       (.I0(pending_reg),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(m_axi_arready),
        .I3(\axi_ctrl_reg[radr_received] ),
        .O(m_axi_arready_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \axi_ctrl[wadr_received]_i_1 
       (.I0(pending_reg),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(m_axi_awready),
        .I3(\axi_ctrl_reg[wadr_received] ),
        .O(m_axi_awready_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \axi_ctrl[wdat_received]_i_1 
       (.I0(pending_reg),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(m_axi_wready),
        .I3(\axi_ctrl_reg[wdat_received] ),
        .O(m_axi_wready_0));
  FDCE \bus_req_o_reg[ben][0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_18 [0]),
        .Q(\bus_req_o_reg[ben][3]_0 [0]));
  FDCE \bus_req_o_reg[ben][1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_18 [1]),
        .Q(\bus_req_o_reg[ben][3]_0 [1]));
  FDCE \bus_req_o_reg[ben][2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_18 [2]),
        .Q(\bus_req_o_reg[ben][3]_0 [2]));
  FDCE \bus_req_o_reg[ben][3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_18 [3]),
        .Q(\bus_req_o_reg[ben][3]_0 [3]));
  FDCE \bus_req_o_reg[data][0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [0]),
        .Q(\bus_req_o_reg[data][31]_0 [0]));
  FDCE \bus_req_o_reg[data][10] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [10]),
        .Q(\bus_req_o_reg[data][31]_0 [10]));
  FDCE \bus_req_o_reg[data][11] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [11]),
        .Q(\bus_req_o_reg[data][31]_0 [11]));
  FDCE \bus_req_o_reg[data][12] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [12]),
        .Q(\bus_req_o_reg[data][31]_0 [12]));
  FDCE \bus_req_o_reg[data][13] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [13]),
        .Q(\bus_req_o_reg[data][31]_0 [13]));
  FDCE \bus_req_o_reg[data][14] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [14]),
        .Q(\bus_req_o_reg[data][31]_0 [14]));
  FDCE \bus_req_o_reg[data][15] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [15]),
        .Q(\bus_req_o_reg[data][31]_0 [15]));
  FDCE \bus_req_o_reg[data][16] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [16]),
        .Q(\bus_req_o_reg[data][31]_0 [16]));
  FDCE \bus_req_o_reg[data][17] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [17]),
        .Q(\bus_req_o_reg[data][31]_0 [17]));
  FDCE \bus_req_o_reg[data][18] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [18]),
        .Q(\bus_req_o_reg[data][31]_0 [18]));
  FDCE \bus_req_o_reg[data][19] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [19]),
        .Q(\bus_req_o_reg[data][31]_0 [19]));
  FDCE \bus_req_o_reg[data][1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [1]),
        .Q(\bus_req_o_reg[data][31]_0 [1]));
  FDCE \bus_req_o_reg[data][20] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [20]),
        .Q(\bus_req_o_reg[data][31]_0 [20]));
  FDCE \bus_req_o_reg[data][21] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [21]),
        .Q(\bus_req_o_reg[data][31]_0 [21]));
  FDCE \bus_req_o_reg[data][22] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [22]),
        .Q(\bus_req_o_reg[data][31]_0 [22]));
  FDCE \bus_req_o_reg[data][23] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [23]),
        .Q(\bus_req_o_reg[data][31]_0 [23]));
  FDCE \bus_req_o_reg[data][24] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [24]),
        .Q(\bus_req_o_reg[data][31]_0 [24]));
  FDCE \bus_req_o_reg[data][25] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [25]),
        .Q(\bus_req_o_reg[data][31]_0 [25]));
  FDCE \bus_req_o_reg[data][26] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [26]),
        .Q(\bus_req_o_reg[data][31]_0 [26]));
  FDCE \bus_req_o_reg[data][27] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [27]),
        .Q(\bus_req_o_reg[data][31]_0 [27]));
  FDCE \bus_req_o_reg[data][28] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [28]),
        .Q(\bus_req_o_reg[data][31]_0 [28]));
  FDCE \bus_req_o_reg[data][29] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [29]),
        .Q(\bus_req_o_reg[data][31]_0 [29]));
  FDCE \bus_req_o_reg[data][2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [2]),
        .Q(\bus_req_o_reg[data][31]_0 [2]));
  FDCE \bus_req_o_reg[data][30] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [30]),
        .Q(\bus_req_o_reg[data][31]_0 [30]));
  FDCE \bus_req_o_reg[data][31] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [31]),
        .Q(\bus_req_o_reg[data][31]_0 [31]));
  FDCE \bus_req_o_reg[data][3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [3]),
        .Q(\bus_req_o_reg[data][31]_0 [3]));
  FDCE \bus_req_o_reg[data][4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [4]),
        .Q(\bus_req_o_reg[data][31]_0 [4]));
  FDCE \bus_req_o_reg[data][5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [5]),
        .Q(\bus_req_o_reg[data][31]_0 [5]));
  FDCE \bus_req_o_reg[data][6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [6]),
        .Q(\bus_req_o_reg[data][31]_0 [6]));
  FDCE \bus_req_o_reg[data][7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [7]),
        .Q(\bus_req_o_reg[data][31]_0 [7]));
  FDCE \bus_req_o_reg[data][8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [8]),
        .Q(\bus_req_o_reg[data][31]_0 [8]));
  FDCE \bus_req_o_reg[data][9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_2 [9]),
        .Q(\bus_req_o_reg[data][31]_0 [9]));
  FDCE \bus_req_o_reg[rw] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl[lsu_rw] ),
        .Q(\cpu_d_req[rw] ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \bus_rsp_o[ack]_i_1 
       (.I0(\bus_rsp_o[ack]_i_2__0_n_0 ),
        .I1(rden_reg),
        .I2(rden_i_3_n_0),
        .I3(\bus_rsp_o[ack]_i_2__1_n_0 ),
        .I4(\bus_rsp_o[ack]_i_3__0_n_0 ),
        .I5(\bus_rsp_o[ack]_i_3_n_0 ),
        .O(\FSM_onehot_arbiter_reg[state][2]_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \bus_rsp_o[ack]_i_1__0 
       (.I0(\mar_reg[8]_2 ),
        .I1(\mar_reg[9]_1 ),
        .I2(\mar_reg[12]_0 ),
        .I3(\bus_rsp_o[ack]_i_2_n_0 ),
        .I4(\dci[halt_ack]_i_2_n_0 ),
        .I5(cpu_debug),
        .O(p_21_in));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \bus_rsp_o[ack]_i_1__1 
       (.I0(\bus_rsp_o[ack]_i_2_n_0 ),
        .I1(ADDRARDADDR[8]),
        .I2(\mar_reg[12]_1 [5]),
        .I3(\mar_reg[8]_4 ),
        .I4(\mar_reg[12]_1 [6]),
        .I5(\mar_reg[12]_1 [7]),
        .O(\iodev_req[12][stb] ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \bus_rsp_o[ack]_i_1__2 
       (.I0(\mar_reg[9]_1 ),
        .I1(rden_reg),
        .I2(rden_i_3_n_0),
        .I3(\bus_rsp_o[ack]_i_2__1_n_0 ),
        .I4(\bus_rsp_o[ack]_i_3__0_n_0 ),
        .I5(\bus_rsp_o[ack]_i_4_n_0 ),
        .O(\mar_reg[9]_2 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \bus_rsp_o[ack]_i_1__3 
       (.I0(\mar_reg[8]_2 ),
        .I1(\mar_reg[11]_0 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\mar_reg[12]_0 ),
        .I4(\bus_rsp_o[ack]_i_2_n_0 ),
        .I5(\mar_reg[9]_1 ),
        .O(\iodev_req[10][stb] ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \bus_rsp_o[ack]_i_1__4 
       (.I0(\mar_reg[8]_2 ),
        .I1(\mar_reg[9]_1 ),
        .I2(\bus_rsp_o[ack]_i_2_n_0 ),
        .I3(\mar_reg[12]_0 ),
        .I4(\mar_reg[10]_0 ),
        .I5(\mar_reg[11]_0 ),
        .O(\iodev_req[11][stb] ));
  LUT6 #(
    .INIT(64'h0008880800000000)) 
    \bus_rsp_o[ack]_i_1__5 
       (.I0(rden_reg),
        .I1(\keeper[halt]_i_5_n_0 ),
        .I2(\bus_rsp_o_reg[ack] [29]),
        .I3(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I4(\mar_reg[31]_0 [31]),
        .I5(\keeper[halt]_i_3_n_0 ),
        .O(\fetch_engine_reg[pc][31] ));
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[ack]_i_1__6 
       (.I0(m_axi_awvalid_INST_0_i_6_n_0),
        .I1(rden_reg),
        .O(\FSM_onehot_arbiter_reg[state][2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \bus_rsp_o[ack]_i_2 
       (.I0(rden_reg),
        .I1(rden_i_3_n_0),
        .I2(\bus_rsp_o[ack]_i_2__1_n_0 ),
        .I3(m_axi_awvalid_INST_0_i_9_n_0),
        .I4(\bus_rsp_o[ack]_i_3__1_n_0 ),
        .I5(rden_i_4_n_0),
        .O(\bus_rsp_o[ack]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \bus_rsp_o[ack]_i_2__0 
       (.I0(\mar_reg[9]_1 ),
        .I1(\mar_reg[12]_0 ),
        .O(\bus_rsp_o[ack]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    \bus_rsp_o[ack]_i_2__1 
       (.I0(ADDRARDADDR[11]),
        .I1(m_axi_araddr[7]),
        .I2(m_axi_araddr[6]),
        .I3(\keeper[halt]_i_6_n_0 ),
        .I4(\bus_rsp_o[ack]_i_5_n_0 ),
        .I5(\bus_rsp_o[ack]_i_6_n_0 ),
        .O(\bus_rsp_o[ack]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \bus_rsp_o[ack]_i_3 
       (.I0(\mar_reg[10]_0 ),
        .I1(\mar_reg[11]_0 ),
        .I2(\mar_reg[8]_2 ),
        .I3(\bus_req_o_reg[rw]_0 ),
        .O(\bus_rsp_o[ack]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000A222)) 
    \bus_rsp_o[ack]_i_3__0 
       (.I0(m_axi_awvalid_INST_0_i_9_n_0),
        .I1(m_axi_araddr[2]),
        .I2(ADDRARDADDR[11]),
        .I3(ADDRARDADDR[10]),
        .I4(rden_i_4_n_0),
        .O(\bus_rsp_o[ack]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0CCC0A0A0CCCAAAA)) 
    \bus_rsp_o[ack]_i_3__1 
       (.I0(\bus_rsp_o_reg[ack] [16]),
        .I1(\mar_reg[31]_0 [18]),
        .I2(ADDRARDADDR[11]),
        .I3(\mar_reg[31]_0 [16]),
        .I4(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I5(\bus_rsp_o_reg[ack] [14]),
        .O(\bus_rsp_o[ack]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \bus_rsp_o[ack]_i_4 
       (.I0(\mar_reg[10]_0 ),
        .I1(\mar_reg[11]_0 ),
        .I2(\mar_reg[12]_0 ),
        .I3(\mar_reg[8]_2 ),
        .O(\bus_rsp_o[ack]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF757FFFFF)) 
    \bus_rsp_o[ack]_i_5 
       (.I0(m_axi_araddr[3]),
        .I1(\mar_reg[31]_0 [26]),
        .I2(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I3(\bus_rsp_o_reg[ack] [24]),
        .I4(m_axi_araddr[10]),
        .I5(\keeper[halt]_i_3_n_0 ),
        .O(\bus_rsp_o[ack]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \bus_rsp_o[ack]_i_6 
       (.I0(\bus_rsp_o[ack]_i_7_n_0 ),
        .I1(m_axi_awvalid_INST_0_i_14_n_0),
        .I2(m_axi_araddr[5]),
        .I3(m_axi_araddr[2]),
        .I4(\mar_reg[14]_0 ),
        .O(\bus_rsp_o[ack]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF3F553FFF)) 
    \bus_rsp_o[ack]_i_7 
       (.I0(\bus_rsp_o_reg[ack] [27]),
        .I1(\mar_reg[31]_0 [29]),
        .I2(\mar_reg[31]_0 [21]),
        .I3(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I4(\bus_rsp_o_reg[ack] [19]),
        .I5(\keeper[halt]_i_2_n_0 ),
        .O(\bus_rsp_o[ack]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][0]_i_1 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_2 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o[data][0]_i_2__0_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \bus_rsp_o[data][0]_i_1__0 
       (.I0(\mar_reg[11]_0 ),
        .I1(\mar_reg[10]_0 ),
        .I2(\mar_reg[8]_2 ),
        .I3(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I4(\bus_rsp_o[data][0]_i_3__0_n_0 ),
        .O(\mar_reg[11]_1 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \bus_rsp_o[data][0]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[9]_2 ),
        .I2(gpio_o[0]),
        .I3(\mar_reg[3]_0 ),
        .I4(\bus_rsp_o_reg[data][7] [0]),
        .I5(\mar_reg[2]_1 ),
        .O(\dout_reg[7] [0]));
  LUT6 #(
    .INIT(64'h0030002000000020)) 
    \bus_rsp_o[data][0]_i_1__2 
       (.I0(cg_en_9),
        .I1(\mar_reg[9]_0 ),
        .I2(\mar_reg[8]_0 ),
        .I3(\bus_req_o_reg[rw]_0 ),
        .I4(\mar_reg[2]_1 ),
        .I5(\bus_rsp_o_reg[data][7]_0 [0]),
        .O(\fifo_read_sync.half_o_reg [0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][0]_i_1__3 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_0 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][0] ),
        .O(\mar_reg[8]_5 [0]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bus_rsp_o[data][0]_i_1__4 
       (.I0(\mar_reg[2]_1 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I2(\mar_reg[3]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    \bus_rsp_o[data][0]_i_2 
       (.I0(\bus_rsp_o[ack]_i_3__0_n_0 ),
        .I1(\bus_rsp_o[ack]_i_2__1_n_0 ),
        .I2(rden_i_3_n_0),
        .I3(rden_reg),
        .I4(\mar_reg[12]_0 ),
        .I5(\mar_reg[9]_1 ),
        .O(\bus_rsp_o[data][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF4F4444)) 
    \bus_rsp_o[data][0]_i_2__0 
       (.I0(\bus_rsp_o[data][0]_i_3_n_0 ),
        .I1(\bus_rsp_o_reg[data][0]_0 ),
        .I2(\bus_rsp_o_reg[data][31]_2 [0]),
        .I3(\mar_reg[12]_1 [3]),
        .I4(\mar_reg[12]_1 [4]),
        .O(\bus_rsp_o[data][0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF5D5D5)) 
    \bus_rsp_o[data][0]_i_3 
       (.I0(\mar_reg[12]_1 [3]),
        .I1(Q[0]),
        .I2(\mar_reg[3]_0 ),
        .I3(\bus_rsp_o[data][31]_i_2_0 [0]),
        .I4(\mar_reg[2]_3 ),
        .O(\bus_rsp_o[data][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hFFFFBABF)) 
    \bus_rsp_o[data][0]_i_3__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(p_2_in),
        .I2(\mar_reg[2]_0 ),
        .I3(p_3_in),
        .I4(\mar_reg[3]_0 ),
        .O(\bus_rsp_o[data][0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][10]_i_1 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_0 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o[data][10]_i_2_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [10]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \bus_rsp_o[data][10]_i_1__0 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_rsp_o_reg[data][15]_0 [4]),
        .I3(\bus_rsp_o[data][31]_i_2__1_n_0 ),
        .O(\fifo_read_sync.half_o_reg [10]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][10]_i_1__1 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][10] ),
        .O(\mar_reg[8]_5 [10]));
  LUT6 #(
    .INIT(64'h00000000F75FF7FF)) 
    \bus_rsp_o[data][10]_i_2 
       (.I0(\bus_rsp_o[data][23]_i_3_n_0 ),
        .I1(Q[5]),
        .I2(\mar_reg[2]_0 ),
        .I3(\mar_reg[3]_0 ),
        .I4(\bus_rsp_o[data][31]_i_2_0 [5]),
        .I5(\bus_rsp_o[data][10]_i_3_n_0 ),
        .O(\bus_rsp_o[data][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFEAAAEAAAEAAAEA)) 
    \bus_rsp_o[data][10]_i_3 
       (.I0(\bus_rsp_o[data][10]_i_4_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_2 [9]),
        .I2(\mar_reg[7]_0 ),
        .I3(\mar_reg[6]_0 ),
        .I4(\bus_rsp_o[data][31]_i_2_1 [2]),
        .I5(\mar_reg[3]_2 ),
        .O(\bus_rsp_o[data][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000001700000008)) 
    \bus_rsp_o[data][10]_i_4 
       (.I0(\mar_reg[2]_0 ),
        .I1(\mar_reg[5]_0 ),
        .I2(\mar_reg[3]_0 ),
        .I3(\mar_reg[6]_0 ),
        .I4(\mar_reg[7]_0 ),
        .I5(\mar_reg[4]_0 ),
        .O(\bus_rsp_o[data][10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][11]_i_1 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_0 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o[data][11]_i_2_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [11]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \bus_rsp_o[data][11]_i_1__0 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_rsp_o_reg[data][15]_0 [5]),
        .I3(\bus_rsp_o[data][31]_i_2__1_n_0 ),
        .O(\fifo_read_sync.half_o_reg [11]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][11]_i_1__1 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][11] ),
        .O(\mar_reg[8]_5 [11]));
  LUT6 #(
    .INIT(64'h00000000F75FF7FF)) 
    \bus_rsp_o[data][11]_i_2 
       (.I0(\bus_rsp_o[data][23]_i_3_n_0 ),
        .I1(Q[6]),
        .I2(\mar_reg[2]_0 ),
        .I3(\mar_reg[3]_0 ),
        .I4(\bus_rsp_o[data][31]_i_2_0 [6]),
        .I5(\bus_rsp_o[data][11]_i_3_n_0 ),
        .O(\bus_rsp_o[data][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFEAAAEAAAEAAAEA)) 
    \bus_rsp_o[data][11]_i_3 
       (.I0(\bus_rsp_o[data][7]_i_4_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_2 [10]),
        .I2(\mar_reg[7]_0 ),
        .I3(\mar_reg[6]_0 ),
        .I4(\bus_rsp_o[data][31]_i_2_1 [3]),
        .I5(\mar_reg[3]_2 ),
        .O(\bus_rsp_o[data][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][12]_i_1 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_0 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o[data][12]_i_2_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [12]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \bus_rsp_o[data][12]_i_1__0 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_rsp_o_reg[data][15]_0 [6]),
        .I3(\bus_rsp_o[data][31]_i_2__1_n_0 ),
        .O(\fifo_read_sync.half_o_reg [12]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][12]_i_1__1 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][12] ),
        .O(\mar_reg[8]_5 [12]));
  LUT6 #(
    .INIT(64'h00000000F57FFF7F)) 
    \bus_rsp_o[data][12]_i_2 
       (.I0(\bus_rsp_o[data][23]_i_3_n_0 ),
        .I1(\bus_rsp_o[data][31]_i_2_0 [7]),
        .I2(\mar_reg[2]_3 ),
        .I3(\mar_reg[3]_0 ),
        .I4(Q[7]),
        .I5(\bus_rsp_o[data][12]_i_3_n_0 ),
        .O(\bus_rsp_o[data][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0FFF0F2F2)) 
    \bus_rsp_o[data][12]_i_3 
       (.I0(\bus_rsp_o[data][12]_i_4_n_0 ),
        .I1(\mar_reg[5]_0 ),
        .I2(\bus_rsp_o[data][12]_i_5_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_2 [11]),
        .I4(\mar_reg[7]_0 ),
        .I5(\mar_reg[6]_0 ),
        .O(\bus_rsp_o[data][12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][12]_i_4 
       (.I0(\mar_reg[4]_0 ),
        .I1(\mar_reg[3]_0 ),
        .I2(\mar_reg[2]_3 ),
        .O(\bus_rsp_o[data][12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][12]_i_5 
       (.I0(\mar_reg[7]_0 ),
        .I1(\mar_reg[6]_0 ),
        .I2(\mar_reg[2]_4 ),
        .I3(\mar_reg[4]_0 ),
        .O(\bus_rsp_o[data][12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][13]_i_1 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_0 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o[data][13]_i_2_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [13]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \bus_rsp_o[data][13]_i_1__0 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_rsp_o_reg[data][15]_0 [7]),
        .I3(\bus_rsp_o[data][31]_i_2__1_n_0 ),
        .O(\fifo_read_sync.half_o_reg [13]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][13]_i_1__1 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][13] ),
        .O(\mar_reg[8]_5 [13]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000041)) 
    \bus_rsp_o[data][13]_i_2 
       (.I0(\mar_reg[3]_0 ),
        .I1(\mar_reg[4]_0 ),
        .I2(\mar_reg[2]_0 ),
        .I3(\mar_reg[12]_1 [4]),
        .I4(\mar_reg[12]_1 [3]),
        .I5(\bus_rsp_o[data][13]_i_3_n_0 ),
        .O(\bus_rsp_o[data][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F75FF7FF)) 
    \bus_rsp_o[data][13]_i_3 
       (.I0(\bus_rsp_o[data][23]_i_3_n_0 ),
        .I1(Q[8]),
        .I2(\mar_reg[2]_0 ),
        .I3(\mar_reg[3]_0 ),
        .I4(\bus_rsp_o[data][31]_i_2_0 [8]),
        .I5(\bus_rsp_o[data][13]_i_4_n_0 ),
        .O(\bus_rsp_o[data][13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0088F0000088F0FF)) 
    \bus_rsp_o[data][13]_i_4 
       (.I0(\mar_reg[3]_2 ),
        .I1(\bus_rsp_o[data][31]_i_2_1 [4]),
        .I2(\bus_rsp_o_reg[data][31]_2 [12]),
        .I3(\mar_reg[7]_0 ),
        .I4(\mar_reg[6]_0 ),
        .I5(\bus_rsp_o[data][13]_i_5_n_0 ),
        .O(\bus_rsp_o[data][13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_rsp_o[data][13]_i_5 
       (.I0(\mar_reg[3]_0 ),
        .I1(\mar_reg[5]_0 ),
        .O(\bus_rsp_o[data][13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][14]_i_1 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_0 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o[data][14]_i_2_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [14]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \bus_rsp_o[data][14]_i_1__0 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_rsp_o_reg[data][15]_0 [8]),
        .I3(\bus_rsp_o[data][31]_i_2__1_n_0 ),
        .O(\fifo_read_sync.half_o_reg [14]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][14]_i_1__1 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][14] ),
        .O(\mar_reg[8]_5 [14]));
  LUT6 #(
    .INIT(64'h00000000F57FFF7F)) 
    \bus_rsp_o[data][14]_i_2 
       (.I0(\bus_rsp_o[data][23]_i_3_n_0 ),
        .I1(\bus_rsp_o[data][31]_i_2_0 [9]),
        .I2(\mar_reg[2]_3 ),
        .I3(\mar_reg[3]_0 ),
        .I4(Q[9]),
        .I5(\bus_rsp_o[data][14]_i_3_n_0 ),
        .O(\bus_rsp_o[data][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00AA000300AA0000)) 
    \bus_rsp_o[data][14]_i_3 
       (.I0(\bus_rsp_o_reg[data][31]_2 [13]),
        .I1(\mar_reg[2]_3 ),
        .I2(\mar_reg[5]_0 ),
        .I3(\mar_reg[6]_0 ),
        .I4(\mar_reg[7]_0 ),
        .I5(\mar_reg[4]_0 ),
        .O(\bus_rsp_o[data][14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][15]_i_1 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_0 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o_reg[data][15] ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [15]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \bus_rsp_o[data][15]_i_1__0 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_rsp_o_reg[data][15]_0 [9]),
        .I3(\bus_rsp_o[data][31]_i_2__1_n_0 ),
        .O(\fifo_read_sync.half_o_reg [15]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][15]_i_1__1 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][15]_1 ),
        .O(\mar_reg[8]_5 [15]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_rsp_o[data][16]_i_1 
       (.I0(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I1(\mar_reg[2]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][16]_i_1__0 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_4 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o_reg[data][16] ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [16]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][16]_i_1__1 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][16]_0 ),
        .O(\mar_reg[8]_5 [16]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][17]_i_1 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_4 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o_reg[data][17] ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [17]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \bus_rsp_o[data][17]_i_1__0 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\rx_fifo[avail] ),
        .I3(\bus_rsp_o[data][31]_i_2__1_n_0 ),
        .O(\fifo_read_sync.half_o_reg [16]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][17]_i_1__1 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][17]_0 ),
        .O(\mar_reg[8]_5 [17]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][18]_i_1 
       (.I0(\mar_reg[2]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I2(\mar_reg[3]_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][18]_i_1__0 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_4 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o[data][18]_i_2_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [18]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \bus_rsp_o[data][18]_i_1__1 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_rsp_o[data][31]_i_2__1_n_0 ),
        .I3(\rx_fifo[free] ),
        .O(\fifo_read_sync.half_o_reg [17]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][18]_i_1__2 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][18] ),
        .O(\mar_reg[8]_5 [18]));
  LUT6 #(
    .INIT(64'h00000000F57FFF7F)) 
    \bus_rsp_o[data][18]_i_2 
       (.I0(\bus_rsp_o[data][23]_i_3_n_0 ),
        .I1(\bus_rsp_o[data][31]_i_2_0 [10]),
        .I2(\mar_reg[2]_3 ),
        .I3(\mar_reg[3]_0 ),
        .I4(Q[10]),
        .I5(\bus_rsp_o[data][18]_i_3_n_0 ),
        .O(\bus_rsp_o[data][18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA400FFFFA400A400)) 
    \bus_rsp_o[data][18]_i_3 
       (.I0(\mar_reg[2]_3 ),
        .I1(\mar_reg[3]_0 ),
        .I2(\mar_reg[4]_0 ),
        .I3(\bus_rsp_o[data][18]_i_4_n_0 ),
        .I4(\dci_reg[data][31]_i_3_n_0 ),
        .I5(\bus_rsp_o_reg[data][31]_2 [14]),
        .O(\bus_rsp_o[data][18]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \bus_rsp_o[data][18]_i_4 
       (.I0(\mar_reg[6]_0 ),
        .I1(\mar_reg[7]_0 ),
        .I2(\mar_reg[5]_0 ),
        .O(\bus_rsp_o[data][18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][19]_i_1 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_4 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o_reg[data][19] ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [19]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \bus_rsp_o[data][19]_i_1__0 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_rsp_o[data][31]_i_2__1_n_0 ),
        .I3(\tx_fifo[avail] ),
        .O(\fifo_read_sync.half_o_reg [18]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][19]_i_1__1 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][19]_0 ),
        .O(\mar_reg[8]_5 [19]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \bus_rsp_o[data][1]_i_1 
       (.I0(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I1(\mar_reg[2]_0 ),
        .I2(\mar_reg[3]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][1]_i_1__0 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_0 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o_reg[data][1] ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [1]));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \bus_rsp_o[data][1]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[9]_2 ),
        .I2(gpio_o[1]),
        .I3(\mar_reg[3]_0 ),
        .I4(\bus_rsp_o_reg[data][7] [1]),
        .I5(\mar_reg[2]_0 ),
        .O(\dout_reg[7] [1]));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \bus_rsp_o[data][1]_i_1__2 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_0 ),
        .I2(\bus_rsp_o_reg[data][7]_0 [1]),
        .I3(\mar_reg[2]_1 ),
        .I4(\ctrl_reg[sim_mode]__0 ),
        .I5(\bus_req_o_reg[rw]_0 ),
        .O(\fifo_read_sync.half_o_reg [1]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][1]_i_1__3 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][1]_0 ),
        .O(\mar_reg[8]_5 [1]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][20]_i_1 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_4 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o[data][20]_i_2_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [20]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][20]_i_1__0 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][20] ),
        .O(\mar_reg[8]_5 [20]));
  LUT6 #(
    .INIT(64'hF53FF53FF53FF530)) 
    \bus_rsp_o[data][20]_i_2 
       (.I0(\bus_rsp_o_reg[data][20]_0 ),
        .I1(\bus_rsp_o_reg[data][31]_2 [15]),
        .I2(\mar_reg[12]_1 [4]),
        .I3(\mar_reg[12]_1 [3]),
        .I4(\mar_reg[5]_0 ),
        .I5(\bus_rsp_o[data][20]_i_4_n_0 ),
        .O(\bus_rsp_o[data][20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hBD)) 
    \bus_rsp_o[data][20]_i_4 
       (.I0(\mar_reg[2]_3 ),
        .I1(\mar_reg[4]_0 ),
        .I2(\mar_reg[3]_0 ),
        .O(\bus_rsp_o[data][20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][21]_i_1 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_4 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o[data][21]_i_2_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [21]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \bus_rsp_o[data][21]_i_1__0 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_rsp_o[data][31]_i_2__1_n_0 ),
        .I3(\tx_fifo[free] ),
        .O(\fifo_read_sync.half_o_reg [19]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][21]_i_1__1 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][21] ),
        .O(\mar_reg[8]_5 [21]));
  LUT6 #(
    .INIT(64'h00000000B0BB0000)) 
    \bus_rsp_o[data][21]_i_2 
       (.I0(\dci_reg[data][31]_i_3_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_2 [16]),
        .I2(\bus_rsp_o[data][24]_i_3_n_0 ),
        .I3(\bus_rsp_o[data][31]_i_2_1 [5]),
        .I4(\bus_rsp_o[data][21]_i_3_n_0 ),
        .I5(\bus_rsp_o[data][21]_i_4_n_0 ),
        .O(\bus_rsp_o[data][21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \bus_rsp_o[data][21]_i_3 
       (.I0(\mar_reg[5]_0 ),
        .I1(\mar_reg[4]_0 ),
        .I2(\mar_reg[7]_0 ),
        .I3(\mar_reg[6]_0 ),
        .I4(\mar_reg[2]_4 ),
        .O(\bus_rsp_o[data][21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAEFAAEAAAAAAAAAA)) 
    \bus_rsp_o[data][21]_i_4 
       (.I0(\bus_rsp_o[data][21]_i_5_n_0 ),
        .I1(Q[11]),
        .I2(\mar_reg[2]_3 ),
        .I3(\mar_reg[3]_0 ),
        .I4(\bus_rsp_o[data][31]_i_2_0 [11]),
        .I5(\bus_rsp_o[data][23]_i_3_n_0 ),
        .O(\bus_rsp_o[data][21]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h00000014)) 
    \bus_rsp_o[data][21]_i_5 
       (.I0(\mar_reg[2]_3 ),
        .I1(\mar_reg[3]_0 ),
        .I2(\mar_reg[4]_0 ),
        .I3(\mar_reg[6]_0 ),
        .I4(\mar_reg[7]_0 ),
        .O(\bus_rsp_o[data][21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][22]_i_1 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_0 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o[data][22]_i_2_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [22]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \bus_rsp_o[data][22]_i_1__0 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\ctrl_reg[irq_rx_nempty]__0 ),
        .I3(\bus_rsp_o[data][31]_i_2__1_n_0 ),
        .O(\fifo_read_sync.half_o_reg [20]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][22]_i_1__1 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][22] ),
        .O(\mar_reg[8]_5 [22]));
  LUT6 #(
    .INIT(64'h00000000F75FF7FF)) 
    \bus_rsp_o[data][22]_i_2 
       (.I0(\bus_rsp_o[data][23]_i_3_n_0 ),
        .I1(Q[12]),
        .I2(\mar_reg[2]_3 ),
        .I3(\mar_reg[3]_0 ),
        .I4(\bus_rsp_o[data][31]_i_2_0 [12]),
        .I5(\bus_rsp_o[data][22]_i_3_n_0 ),
        .O(\bus_rsp_o[data][22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0003AA000000AA00)) 
    \bus_rsp_o[data][22]_i_3 
       (.I0(\bus_rsp_o_reg[data][31]_2 [17]),
        .I1(\mar_reg[2]_3 ),
        .I2(\mar_reg[3]_0 ),
        .I3(\mar_reg[7]_0 ),
        .I4(\mar_reg[6]_0 ),
        .I5(\bus_rsp_o[data][31]_i_2_1 [6]),
        .O(\bus_rsp_o[data][22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][23]_i_1 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_0 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o[data][23]_i_2_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [23]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \bus_rsp_o[data][23]_i_1__0 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\ctrl_reg[irq_rx_half]__0 ),
        .I3(\bus_rsp_o[data][31]_i_2__1_n_0 ),
        .O(\fifo_read_sync.half_o_reg [21]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][23]_i_1__1 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][23] ),
        .O(\mar_reg[8]_5 [23]));
  LUT6 #(
    .INIT(64'h00000000F75FF7FF)) 
    \bus_rsp_o[data][23]_i_2 
       (.I0(\bus_rsp_o[data][23]_i_3_n_0 ),
        .I1(Q[13]),
        .I2(\mar_reg[2]_3 ),
        .I3(\mar_reg[3]_0 ),
        .I4(\bus_rsp_o[data][31]_i_2_0 [13]),
        .I5(\bus_rsp_o[data][23]_i_4_n_0 ),
        .O(\bus_rsp_o[data][23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bus_rsp_o[data][23]_i_3 
       (.I0(\mar_reg[7]_0 ),
        .I1(\mar_reg[6]_0 ),
        .I2(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\bus_rsp_o[data][23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0003AA000000AA00)) 
    \bus_rsp_o[data][23]_i_4 
       (.I0(\bus_rsp_o_reg[data][31]_2 [18]),
        .I1(\mar_reg[2]_3 ),
        .I2(\mar_reg[3]_0 ),
        .I3(\mar_reg[7]_0 ),
        .I4(\mar_reg[6]_0 ),
        .I5(\bus_rsp_o[data][31]_i_2_1 [7]),
        .O(\bus_rsp_o[data][23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][24]_i_1 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_0 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o[data][24]_i_2_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [24]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \bus_rsp_o[data][24]_i_1__0 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\ctrl_reg[irq_rx_full]__0 ),
        .I3(\bus_rsp_o[data][31]_i_2__1_n_0 ),
        .O(\fifo_read_sync.half_o_reg [22]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][24]_i_1__1 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][24] ),
        .O(\mar_reg[8]_5 [24]));
  LUT6 #(
    .INIT(64'h000000008A008A8A)) 
    \bus_rsp_o[data][24]_i_2 
       (.I0(\bus_rsp_o[data][25]_i_3_n_0 ),
        .I1(\dci_reg[data][31]_i_3_n_0 ),
        .I2(\bus_rsp_o_reg[data][31]_2 [19]),
        .I3(\bus_rsp_o[data][24]_i_3_n_0 ),
        .I4(\bus_rsp_o[data][31]_i_2_1 [8]),
        .I5(\bus_rsp_o[data][24]_i_4_n_0 ),
        .O(\bus_rsp_o[data][24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \bus_rsp_o[data][24]_i_3 
       (.I0(\mar_reg[2]_3 ),
        .I1(\mar_reg[3]_0 ),
        .I2(\mar_reg[7]_0 ),
        .I3(\mar_reg[6]_0 ),
        .O(\bus_rsp_o[data][24]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h08A00800)) 
    \bus_rsp_o[data][24]_i_4 
       (.I0(\bus_rsp_o[data][23]_i_3_n_0 ),
        .I1(\bus_rsp_o[data][31]_i_2_0 [14]),
        .I2(\mar_reg[3]_0 ),
        .I3(\mar_reg[2]_3 ),
        .I4(Q[14]),
        .O(\bus_rsp_o[data][24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][25]_i_1 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_0 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o[data][25]_i_2_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [25]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \bus_rsp_o[data][25]_i_1__0 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\ctrl_reg[irq_tx_empty]__0 ),
        .I3(\bus_rsp_o[data][31]_i_2__1_n_0 ),
        .O(\fifo_read_sync.half_o_reg [23]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][25]_i_1__1 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][25] ),
        .O(\mar_reg[8]_5 [25]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bus_rsp_o[data][25]_i_1__2 
       (.I0(\mar_reg[3]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I2(\mar_reg[2]_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h0000000000008AAA)) 
    \bus_rsp_o[data][25]_i_2 
       (.I0(\bus_rsp_o[data][25]_i_3_n_0 ),
        .I1(\mar_reg[6]_0 ),
        .I2(\mar_reg[7]_0 ),
        .I3(\bus_rsp_o_reg[data][31]_2 [20]),
        .I4(\bus_rsp_o[data][25]_i_4_n_0 ),
        .I5(\bus_rsp_o[data][25]_i_5_n_0 ),
        .O(\bus_rsp_o[data][25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBB5)) 
    \bus_rsp_o[data][25]_i_3 
       (.I0(\mar_reg[3]_0 ),
        .I1(\mar_reg[5]_0 ),
        .I2(\mar_reg[2]_3 ),
        .I3(\mar_reg[4]_0 ),
        .I4(\mar_reg[6]_0 ),
        .I5(\mar_reg[7]_0 ),
        .O(\bus_rsp_o[data][25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \bus_rsp_o[data][25]_i_4 
       (.I0(\mar_reg[5]_0 ),
        .I1(\mar_reg[4]_0 ),
        .I2(\mar_reg[6]_0 ),
        .I3(\mar_reg[7]_0 ),
        .I4(\mar_reg[2]_3 ),
        .I5(\mar_reg[3]_0 ),
        .O(\bus_rsp_o[data][25]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h0A800080)) 
    \bus_rsp_o[data][25]_i_5 
       (.I0(\bus_rsp_o[data][23]_i_3_n_0 ),
        .I1(Q[15]),
        .I2(\mar_reg[3]_0 ),
        .I3(\mar_reg[2]_3 ),
        .I4(\bus_rsp_o[data][31]_i_2_0 [15]),
        .O(\bus_rsp_o[data][25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][26]_i_1 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_0 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o[data][26]_i_2_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [26]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \bus_rsp_o[data][26]_i_1__0 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\ctrl_reg[irq_tx_nhalf]__0 ),
        .I3(\bus_rsp_o[data][31]_i_2__1_n_0 ),
        .O(\fifo_read_sync.half_o_reg [24]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][26]_i_1__1 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][26] ),
        .O(\mar_reg[8]_5 [26]));
  LUT6 #(
    .INIT(64'hAA2AAA2AA02AAA2A)) 
    \bus_rsp_o[data][26]_i_2 
       (.I0(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_2 [21]),
        .I2(\mar_reg[12]_1 [4]),
        .I3(\mar_reg[12]_1 [3]),
        .I4(\dm_ctrl_reg[pbuf_en]__0 ),
        .I5(\bus_rsp_o_reg[data][26]_0 ),
        .O(\bus_rsp_o[data][26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][27]_i_1 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_2 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o[data][27]_i_2_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [27]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][27]_i_1__0 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_2 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][27] ),
        .O(\mar_reg[8]_5 [27]));
  LUT6 #(
    .INIT(64'hEAAAEAFAEAAAAAAA)) 
    \bus_rsp_o[data][27]_i_2 
       (.I0(\bus_rsp_o[data][27]_i_3_n_0 ),
        .I1(\mar_reg[4]_0 ),
        .I2(\bus_rsp_o[data][27]_i_4_n_0 ),
        .I3(\mar_reg[5]_0 ),
        .I4(\mar_reg[3]_0 ),
        .I5(\mar_reg[2]_3 ),
        .O(\bus_rsp_o[data][27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF8AAA)) 
    \bus_rsp_o[data][27]_i_3 
       (.I0(\bus_rsp_o[data][31]_i_4_n_0 ),
        .I1(\dout[7]_i_2_n_0 ),
        .I2(\dm_ctrl_reg[pbuf_en]__0 ),
        .I3(Q[16]),
        .I4(\mar_reg[12]_1 [4]),
        .I5(\bus_rsp_o[data][27]_i_2_0 ),
        .O(\bus_rsp_o[data][27]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \bus_rsp_o[data][27]_i_4 
       (.I0(\mar_reg[12]_1 [4]),
        .I1(\mar_reg[12]_1 [3]),
        .O(\bus_rsp_o[data][27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \bus_rsp_o[data][28]_i_1 
       (.I0(\bus_rsp_o[data][30]_i_2_n_0 ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\nclr_pending[0]_i_2_n_0 ),
        .I3(\dci[halt_ack]_i_2_n_0 ),
        .I4(cpu_debug),
        .I5(\bus_rsp_o[data][28]_i_2_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [28]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][28]_i_1__0 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_2 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][28] ),
        .O(\mar_reg[8]_5 [28]));
  LUT6 #(
    .INIT(64'h00000000FFFF8AAA)) 
    \bus_rsp_o[data][28]_i_2 
       (.I0(\bus_rsp_o[data][31]_i_4_n_0 ),
        .I1(\dout[7]_i_2_n_0 ),
        .I2(\dm_ctrl_reg[pbuf_en]__0 ),
        .I3(Q[17]),
        .I4(\mar_reg[12]_1 [4]),
        .I5(\bus_rsp_o_reg[data][28]_0 ),
        .O(\bus_rsp_o[data][28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \bus_rsp_o[data][29]_i_1 
       (.I0(\bus_rsp_o[data][30]_i_2_n_0 ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\nclr_pending[0]_i_2_n_0 ),
        .I3(\dci[halt_ack]_i_2_n_0 ),
        .I4(cpu_debug),
        .I5(\bus_rsp_o[data][29]_i_2_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [29]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][29]_i_1__0 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_2 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][29] ),
        .O(\mar_reg[8]_5 [29]));
  LUT6 #(
    .INIT(64'h00000000FFFF8AAA)) 
    \bus_rsp_o[data][29]_i_2 
       (.I0(\bus_rsp_o[data][31]_i_4_n_0 ),
        .I1(\dout[7]_i_2_n_0 ),
        .I2(\dm_ctrl_reg[pbuf_en]__0 ),
        .I3(Q[18]),
        .I4(\mar_reg[12]_1 [4]),
        .I5(\bus_rsp_o_reg[data][29]_0 ),
        .O(\bus_rsp_o[data][29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][2]_i_1 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_0 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o[data][2]_i_2_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [2]));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \bus_rsp_o[data][2]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[9]_2 ),
        .I2(gpio_o[2]),
        .I3(\mar_reg[14]_1 [0]),
        .I4(\bus_rsp_o_reg[data][7] [2]),
        .I5(\mar_reg[2]_1 ),
        .O(\dout_reg[7] [2]));
  LUT6 #(
    .INIT(64'h0030002000000020)) 
    \bus_rsp_o[data][2]_i_1__1 
       (.I0(\ctrl_reg[hwfc_en]__0 ),
        .I1(\mar_reg[9]_0 ),
        .I2(\mar_reg[8]_4 ),
        .I3(\bus_req_o_reg[rw]_0 ),
        .I4(\mar_reg[2]_0 ),
        .I5(\bus_rsp_o_reg[data][7]_0 [2]),
        .O(\fifo_read_sync.half_o_reg [2]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][2]_i_1__2 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][2] ),
        .O(\mar_reg[8]_5 [2]));
  LUT6 #(
    .INIT(64'hFFFF0BFB00000A0A)) 
    \bus_rsp_o[data][2]_i_2 
       (.I0(\bus_rsp_o[data][2]_i_3_n_0 ),
        .I1(\bus_rsp_o[data][2]_i_4_n_0 ),
        .I2(\mar_reg[7]_0 ),
        .I3(\bus_rsp_o_reg[data][31]_2 [1]),
        .I4(\mar_reg[6]_0 ),
        .I5(\bus_rsp_o[data][2]_i_5_n_0 ),
        .O(\bus_rsp_o[data][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \bus_rsp_o[data][2]_i_3 
       (.I0(\mar_reg[3]_1 ),
        .I1(\mar_reg[2]_3 ),
        .O(\bus_rsp_o[data][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][2]_i_4 
       (.I0(\mar_reg[5]_1 ),
        .I1(\mar_reg[4]_1 ),
        .O(\bus_rsp_o[data][2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hC7F7FFFF)) 
    \bus_rsp_o[data][2]_i_5 
       (.I0(Q[1]),
        .I1(\mar_reg[3]_1 ),
        .I2(\mar_reg[2]_3 ),
        .I3(\bus_rsp_o[data][31]_i_2_0 [1]),
        .I4(\bus_rsp_o[data][23]_i_3_n_0 ),
        .O(\bus_rsp_o[data][2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \bus_rsp_o[data][30]_i_1 
       (.I0(\bus_rsp_o[data][30]_i_2_n_0 ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\nclr_pending[0]_i_2_n_0 ),
        .I3(\dci[halt_ack]_i_2_n_0 ),
        .I4(cpu_debug),
        .I5(\bus_rsp_o[data][30]_i_3_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [30]));
  LUT4 #(
    .INIT(16'h0040)) 
    \bus_rsp_o[data][30]_i_1__0 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_2 ),
        .I2(\bus_rsp_o_reg[data][30] ),
        .I3(\bus_rsp_o[data][31]_i_2__1_n_0 ),
        .O(\fifo_read_sync.half_o_reg [25]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][30]_i_1__1 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_2 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][30]_0 ),
        .O(\mar_reg[8]_5 [30]));
  LUT6 #(
    .INIT(64'h0200000002020002)) 
    \bus_rsp_o[data][30]_i_2 
       (.I0(\mar_reg[2]_3 ),
        .I1(\mar_reg[12]_1 [4]),
        .I2(\mar_reg[12]_1 [3]),
        .I3(\mar_reg[5]_0 ),
        .I4(\mar_reg[4]_0 ),
        .I5(\mar_reg[3]_0 ),
        .O(\bus_rsp_o[data][30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF8AAA)) 
    \bus_rsp_o[data][30]_i_3 
       (.I0(\bus_rsp_o[data][31]_i_4_n_0 ),
        .I1(\dout[7]_i_2_n_0 ),
        .I2(\dm_ctrl_reg[pbuf_en]__0 ),
        .I3(Q[19]),
        .I4(\mar_reg[12]_1 [4]),
        .I5(\bus_rsp_o_reg[data][30]_1 ),
        .O(\bus_rsp_o[data][30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][31]_i_1 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_2 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o[data][31]_i_2_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [31]));
  LUT6 #(
    .INIT(64'h0404040404040400)) 
    \bus_rsp_o[data][31]_i_1__0 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_2 ),
        .I2(\bus_rsp_o[data][31]_i_2__1_n_0 ),
        .I3(\tx_fifo[avail] ),
        .I4(\bus_rsp_o_reg[data][31] ),
        .I5(\bus_rsp_o_reg[data][31]_0 ),
        .O(\fifo_read_sync.half_o_reg [26]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][31]_i_1__1 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_2 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 ),
        .O(\mar_reg[8]_5 [31]));
  LUT6 #(
    .INIT(64'h00000000AA22A0AA)) 
    \bus_rsp_o[data][31]_i_2 
       (.I0(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_2 [22]),
        .I2(\bus_rsp_o[data][31]_i_4_n_0 ),
        .I3(\mar_reg[12]_1 [3]),
        .I4(\mar_reg[12]_1 [4]),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\bus_rsp_o[data][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_rsp_o[data][31]_i_2__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_0 ),
        .O(\bus_rsp_o[data][31]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF85F8)) 
    \bus_rsp_o[data][31]_i_3 
       (.I0(\mar_reg[4]_0 ),
        .I1(\mar_reg[5]_0 ),
        .I2(\mar_reg[2]_3 ),
        .I3(\mar_reg[3]_0 ),
        .I4(\mar_reg[12]_1 [3]),
        .I5(\mar_reg[12]_1 [4]),
        .O(\bus_rsp_o[data][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \bus_rsp_o[data][31]_i_4 
       (.I0(\bus_rsp_o[data][31]_i_2_1 [9]),
        .I1(\mar_reg[2]_3 ),
        .I2(\mar_reg[3]_0 ),
        .O(\bus_rsp_o[data][31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h38080000)) 
    \bus_rsp_o[data][31]_i_5 
       (.I0(Q[20]),
        .I1(\mar_reg[3]_0 ),
        .I2(\mar_reg[2]_3 ),
        .I3(\bus_rsp_o[data][31]_i_2_0 [16]),
        .I4(\bus_rsp_o[data][23]_i_3_n_0 ),
        .O(\bus_rsp_o[data][31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][3]_i_1 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_0 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o[data][3]_i_2_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [3]));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \bus_rsp_o[data][3]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[9]_2 ),
        .I2(gpio_o[3]),
        .I3(\mar_reg[3]_0 ),
        .I4(\bus_rsp_o_reg[data][7] [3]),
        .I5(\mar_reg[2]_1 ),
        .O(\dout_reg[7] [3]));
  LUT6 #(
    .INIT(64'h0030002000000020)) 
    \bus_rsp_o[data][3]_i_1__1 
       (.I0(\bus_rsp_o_reg[data][5]_0 [0]),
        .I1(\mar_reg[9]_0 ),
        .I2(\mar_reg[8]_0 ),
        .I3(\bus_req_o_reg[rw]_0 ),
        .I4(\mar_reg[2]_1 ),
        .I5(\bus_rsp_o_reg[data][7]_0 [3]),
        .O(\fifo_read_sync.half_o_reg [3]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][3]_i_1__2 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][3] ),
        .O(\mar_reg[8]_5 [3]));
  LUT6 #(
    .INIT(64'h000000007F7F007F)) 
    \bus_rsp_o[data][3]_i_2 
       (.I0(\bus_rsp_o[data][3]_i_3_n_0 ),
        .I1(\mar_reg[4]_1 ),
        .I2(\mar_reg[5]_1 ),
        .I3(\bus_rsp_o_reg[data][31]_2 [2]),
        .I4(\dci_reg[data][31]_i_3_n_0 ),
        .I5(\bus_rsp_o[data][3]_i_4_n_0 ),
        .O(\bus_rsp_o[data][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \bus_rsp_o[data][3]_i_3 
       (.I0(\mar_reg[2]_4 ),
        .I1(\mar_reg[6]_0 ),
        .I2(\mar_reg[7]_0 ),
        .O(\bus_rsp_o[data][3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0A800080)) 
    \bus_rsp_o[data][3]_i_4 
       (.I0(\bus_rsp_o[data][23]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(\mar_reg[3]_0 ),
        .I3(\mar_reg[2]_3 ),
        .I4(\bus_rsp_o[data][31]_i_2_0 [2]),
        .O(\bus_rsp_o[data][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][4]_i_1 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_0 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o[data][4]_i_2_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [4]));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \bus_rsp_o[data][4]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[9]_2 ),
        .I2(gpio_o[4]),
        .I3(\mar_reg[3]_0 ),
        .I4(\bus_rsp_o_reg[data][7] [4]),
        .I5(\mar_reg[2]_0 ),
        .O(\dout_reg[7] [4]));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \bus_rsp_o[data][4]_i_1__1 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_0 ),
        .I2(\bus_rsp_o_reg[data][7]_0 [4]),
        .I3(\mar_reg[2]_1 ),
        .I4(\bus_rsp_o_reg[data][5]_0 [1]),
        .I5(\bus_req_o_reg[rw]_0 ),
        .O(\fifo_read_sync.half_o_reg [4]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][4]_i_1__2 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][4] ),
        .O(\mar_reg[8]_5 [4]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hFFCC550F)) 
    \bus_rsp_o[data][4]_i_2 
       (.I0(\bus_rsp_o_reg[data][31]_2 [3]),
        .I1(\bus_rsp_o_reg[data][4]_0 ),
        .I2(\bus_rsp_o[data][4]_i_4_n_0 ),
        .I3(\mar_reg[7]_0 ),
        .I4(\mar_reg[6]_0 ),
        .O(\bus_rsp_o[data][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h832C)) 
    \bus_rsp_o[data][4]_i_4 
       (.I0(\mar_reg[5]_1 ),
        .I1(\mar_reg[3]_1 ),
        .I2(\mar_reg[4]_1 ),
        .I3(\mar_reg[2]_3 ),
        .O(\bus_rsp_o[data][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][5]_i_1 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_0 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o_reg[data][5] ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [5]));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \bus_rsp_o[data][5]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[9]_2 ),
        .I2(gpio_o[5]),
        .I3(\mar_reg[3]_0 ),
        .I4(\bus_rsp_o_reg[data][7] [5]),
        .I5(\mar_reg[2]_1 ),
        .O(\dout_reg[7] [5]));
  LUT6 #(
    .INIT(64'h0030002000000020)) 
    \bus_rsp_o[data][5]_i_1__1 
       (.I0(\bus_rsp_o_reg[data][5]_0 [2]),
        .I1(\mar_reg[9]_0 ),
        .I2(\mar_reg[8]_4 ),
        .I3(\bus_req_o_reg[rw]_0 ),
        .I4(\mar_reg[2]_0 ),
        .I5(\bus_rsp_o_reg[data][7]_0 [5]),
        .O(\fifo_read_sync.half_o_reg [5]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][5]_i_1__2 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][5]_1 ),
        .O(\mar_reg[8]_5 [5]));
  LUT6 #(
    .INIT(64'hFFFF00FF00004040)) 
    \bus_rsp_o[data][5]_i_4 
       (.I0(\bus_rsp_o[data][5]_i_5_n_0 ),
        .I1(\mar_reg[4]_0 ),
        .I2(\bus_rsp_o[data][5]_i_6_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_2 [4]),
        .I4(\mar_reg[12]_1 [3]),
        .I5(\mar_reg[12]_1 [4]),
        .O(\dci_reg[data_reg][5] ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][5]_i_5 
       (.I0(\mar_reg[3]_0 ),
        .I1(\mar_reg[2]_3 ),
        .O(\bus_rsp_o[data][5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \bus_rsp_o[data][5]_i_6 
       (.I0(\mar_reg[2]_3 ),
        .I1(\mar_reg[5]_0 ),
        .O(\bus_rsp_o[data][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][6]_i_1 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_0 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o[data][6]_i_2_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [6]));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \bus_rsp_o[data][6]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[9]_2 ),
        .I2(gpio_o[6]),
        .I3(\mar_reg[3]_0 ),
        .I4(\bus_rsp_o_reg[data][7] [6]),
        .I5(\mar_reg[2]_1 ),
        .O(\dout_reg[7] [6]));
  LUT6 #(
    .INIT(64'h0030002000000020)) 
    \bus_rsp_o[data][6]_i_1__1 
       (.I0(\bus_rsp_o_reg[data][15]_0 [0]),
        .I1(\mar_reg[9]_0 ),
        .I2(\mar_reg[8]_4 ),
        .I3(\bus_req_o_reg[rw]_0 ),
        .I4(\mar_reg[2]_0 ),
        .I5(\bus_rsp_o_reg[data][7]_0 [6]),
        .O(\fifo_read_sync.half_o_reg [6]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][6]_i_1__2 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][6] ),
        .O(\mar_reg[8]_5 [6]));
  LUT5 #(
    .INIT(32'hEFEEEFAA)) 
    \bus_rsp_o[data][6]_i_2 
       (.I0(\bus_rsp_o[data][6]_i_3_n_0 ),
        .I1(\mar_reg[12]_1 [3]),
        .I2(\bus_rsp_o_reg[data][31]_2 [5]),
        .I3(\mar_reg[12]_1 [4]),
        .I4(\bus_rsp_o_reg[data][6]_0 ),
        .O(\bus_rsp_o[data][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0001030002010003)) 
    \bus_rsp_o[data][6]_i_3 
       (.I0(\mar_reg[5]_0 ),
        .I1(\mar_reg[12]_1 [4]),
        .I2(\mar_reg[12]_1 [3]),
        .I3(\mar_reg[2]_3 ),
        .I4(\mar_reg[4]_0 ),
        .I5(\mar_reg[3]_0 ),
        .O(\bus_rsp_o[data][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000200020)) 
    \bus_rsp_o[data][7]_i_1 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\nclr_pending[0]_i_2_n_0 ),
        .I3(\bus_req_o_reg[rw]_0 ),
        .I4(\bus_rsp_o[data][7]_i_2_n_0 ),
        .I5(\bus_rsp_o[data][7]_i_3_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [7]));
  LUT6 #(
    .INIT(64'h0000454000000000)) 
    \bus_rsp_o[data][7]_i_1__0 
       (.I0(\mar_reg[2]_1 ),
        .I1(gpio_o[7]),
        .I2(\mar_reg[3]_0 ),
        .I3(\bus_rsp_o_reg[data][7] [7]),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\mar_reg[9]_2 ),
        .O(\dout_reg[7] [7]));
  LUT6 #(
    .INIT(64'h0030002000000020)) 
    \bus_rsp_o[data][7]_i_1__1 
       (.I0(\bus_rsp_o_reg[data][15]_0 [1]),
        .I1(\mar_reg[9]_0 ),
        .I2(\mar_reg[8]_4 ),
        .I3(\bus_req_o_reg[rw]_0 ),
        .I4(\mar_reg[2]_0 ),
        .I5(\bus_rsp_o_reg[data][7]_0 [7]),
        .O(\fifo_read_sync.half_o_reg [7]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][7]_i_1__2 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][7]_1 ),
        .O(\mar_reg[8]_5 [7]));
  LUT6 #(
    .INIT(64'hAEF0AE00AA00AA00)) 
    \bus_rsp_o[data][7]_i_2 
       (.I0(\bus_rsp_o[data][7]_i_4_n_0 ),
        .I1(Q[3]),
        .I2(\mar_reg[2]_0 ),
        .I3(\mar_reg[3]_0 ),
        .I4(\bus_rsp_o[data][31]_i_2_0 [3]),
        .I5(\bus_rsp_o[data][23]_i_3_n_0 ),
        .O(\bus_rsp_o[data][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF5533F0FF55FFFF)) 
    \bus_rsp_o[data][7]_i_3 
       (.I0(\bus_rsp_o_reg[data][31]_2 [6]),
        .I1(\bus_rsp_o[data][31]_i_2_1 [0]),
        .I2(\mar_reg[4]_0 ),
        .I3(\mar_reg[12]_1 [3]),
        .I4(\mar_reg[12]_1 [4]),
        .I5(\mar_reg[3]_2 ),
        .O(\bus_rsp_o[data][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \bus_rsp_o[data][7]_i_4 
       (.I0(\mar_reg[2]_0 ),
        .I1(\mar_reg[7]_0 ),
        .I2(\mar_reg[6]_0 ),
        .I3(\mar_reg[4]_0 ),
        .I4(\mar_reg[5]_0 ),
        .O(\bus_rsp_o[data][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_rsp_o[data][8]_i_1 
       (.I0(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I1(\mar_reg[3]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][8]_i_1__0 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_0 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o[data][8]_i_2_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [8]));
  LUT4 #(
    .INIT(16'h0040)) 
    \bus_rsp_o[data][8]_i_1__1 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_rsp_o_reg[data][15]_0 [2]),
        .I3(\bus_rsp_o[data][31]_i_2__1_n_0 ),
        .O(\fifo_read_sync.half_o_reg [8]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][8]_i_1__2 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][8] ),
        .O(\mar_reg[8]_5 [8]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h0000AA3F)) 
    \bus_rsp_o[data][8]_i_2 
       (.I0(\bus_rsp_o_reg[data][8]_0 ),
        .I1(\bus_rsp_o_reg[data][31]_2 [7]),
        .I2(\mar_reg[12]_1 [4]),
        .I3(\mar_reg[12]_1 [3]),
        .I4(\bus_rsp_o[data][8]_i_4_n_0 ),
        .O(\bus_rsp_o[data][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000001)) 
    \bus_rsp_o[data][8]_i_4 
       (.I0(\mar_reg[4]_0 ),
        .I1(\mar_reg[12]_1 [3]),
        .I2(\mar_reg[12]_1 [4]),
        .I3(\mar_reg[2]_0 ),
        .I4(\mar_reg[5]_0 ),
        .I5(\mar_reg[3]_0 ),
        .O(\bus_rsp_o[data][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \bus_rsp_o[data][9]_i_1 
       (.I0(cpu_debug),
        .I1(\dci[halt_ack]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][0]_i_2_n_0 ),
        .I3(\mar_reg[8]_0 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(\bus_rsp_o[data][9]_i_2_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] [9]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \bus_rsp_o[data][9]_i_1__0 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_rsp_o_reg[data][15]_0 [3]),
        .I3(\bus_rsp_o[data][31]_i_2__1_n_0 ),
        .O(\fifo_read_sync.half_o_reg [9]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_rsp_o[data][9]_i_1__1 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_rsp_o_reg[data][9] ),
        .O(\mar_reg[8]_5 [9]));
  LUT6 #(
    .INIT(64'h00000000F75FF7FF)) 
    \bus_rsp_o[data][9]_i_2 
       (.I0(\bus_rsp_o[data][23]_i_3_n_0 ),
        .I1(Q[4]),
        .I2(\mar_reg[2]_3 ),
        .I3(\mar_reg[3]_0 ),
        .I4(\bus_rsp_o[data][31]_i_2_0 [4]),
        .I5(\bus_rsp_o[data][9]_i_3_n_0 ),
        .O(\bus_rsp_o[data][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0003AA000000AA00)) 
    \bus_rsp_o[data][9]_i_3 
       (.I0(\bus_rsp_o_reg[data][31]_2 [8]),
        .I1(\mar_reg[2]_3 ),
        .I2(\mar_reg[3]_0 ),
        .I3(\mar_reg[7]_0 ),
        .I4(\mar_reg[6]_0 ),
        .I5(\bus_rsp_o[data][31]_i_2_1 [1]),
        .O(\bus_rsp_o[data][9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \ctrl[enable]_i_1 
       (.I0(\mar_reg[2]_1 ),
        .I1(\mar_reg[8]_0 ),
        .I2(\mar_reg[9]_0 ),
        .I3(\bus_req_o_reg[rw]_0 ),
        .O(\mar_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \dci[exception_ack]_i_1 
       (.I0(\bus_req_o_reg[ben][3]_0 [3]),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\nclr_pending[0]_i_2_n_0 ),
        .I3(\dci[halt_ack]_i_2_n_0 ),
        .I4(cpu_debug),
        .I5(\dci[halt_ack]_i_3_n_0 ),
        .O(\dci[exception_ack] ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \dci[execute_ack]_i_1 
       (.I0(\bus_req_o_reg[ben][3]_0 [2]),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\nclr_pending[0]_i_2_n_0 ),
        .I3(\dci[halt_ack]_i_2_n_0 ),
        .I4(cpu_debug),
        .I5(\dci[halt_ack]_i_3_n_0 ),
        .O(\dci[execute_ack] ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \dci[halt_ack]_i_1 
       (.I0(\bus_req_o_reg[ben][3]_0 [0]),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\nclr_pending[0]_i_2_n_0 ),
        .I3(\dci[halt_ack]_i_2_n_0 ),
        .I4(cpu_debug),
        .I5(\dci[halt_ack]_i_3_n_0 ),
        .O(\dci[halt_ack] ));
  LUT2 #(
    .INIT(4'h7)) 
    \dci[halt_ack]_i_2 
       (.I0(\mar_reg[11]_0 ),
        .I1(\mar_reg[10]_0 ),
        .O(\dci[halt_ack]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \dci[halt_ack]_i_3 
       (.I0(\mar_reg[7]_1 [1]),
        .I1(\mar_reg[7]_1 [0]),
        .O(\dci[halt_ack]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \dci[resume_ack]_i_1 
       (.I0(\bus_req_o_reg[ben][3]_0 [1]),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\nclr_pending[0]_i_2_n_0 ),
        .I3(\dci[halt_ack]_i_2_n_0 ),
        .I4(cpu_debug),
        .I5(\dci[halt_ack]_i_3_n_0 ),
        .O(\dci[resume_ack] ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][0]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [0]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [0]),
        .O(\bus_req_o_reg[data][31]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][10]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [10]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [10]),
        .O(\bus_req_o_reg[data][31]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][11]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [11]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [11]),
        .O(\bus_req_o_reg[data][31]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][12]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [12]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [12]),
        .O(\bus_req_o_reg[data][31]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][13]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [13]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [13]),
        .O(\bus_req_o_reg[data][31]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][14]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [14]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [14]),
        .O(\bus_req_o_reg[data][31]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][15]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [15]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [15]),
        .O(\bus_req_o_reg[data][31]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][16]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [16]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [16]),
        .O(\bus_req_o_reg[data][31]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][17]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [17]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [17]),
        .O(\bus_req_o_reg[data][31]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][18]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [18]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [18]),
        .O(\bus_req_o_reg[data][31]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][19]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [19]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [19]),
        .O(\bus_req_o_reg[data][31]_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][1]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [1]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [1]),
        .O(\bus_req_o_reg[data][31]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][20]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [20]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [20]),
        .O(\bus_req_o_reg[data][31]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][21]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [21]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [21]),
        .O(\bus_req_o_reg[data][31]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][22]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [22]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [22]),
        .O(\bus_req_o_reg[data][31]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][23]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [23]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [23]),
        .O(\bus_req_o_reg[data][31]_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][24]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [24]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [24]),
        .O(\bus_req_o_reg[data][31]_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][25]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [25]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [25]),
        .O(\bus_req_o_reg[data][31]_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][26]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [26]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [26]),
        .O(\bus_req_o_reg[data][31]_1 [26]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][27]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [27]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [27]),
        .O(\bus_req_o_reg[data][31]_1 [27]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][28]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [28]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [28]),
        .O(\bus_req_o_reg[data][31]_1 [28]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][29]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [29]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [29]),
        .O(\bus_req_o_reg[data][31]_1 [29]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][2]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [2]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [2]),
        .O(\bus_req_o_reg[data][31]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][30]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [30]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [30]),
        .O(\bus_req_o_reg[data][31]_1 [30]));
  LUT6 #(
    .INIT(64'h00400000FFFFFFFF)) 
    \dci_reg[data][31]_i_1 
       (.I0(\dci_reg[data][31]_i_3_n_0 ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\nclr_pending[0]_i_2_n_0 ),
        .I3(\dci[halt_ack]_i_2_n_0 ),
        .I4(cpu_debug),
        .I5(\dci_reg[data_reg][31] ),
        .O(\debug_mode_enable.debug_ctrl_reg[running]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][31]_i_2 
       (.I0(\bus_req_o_reg[data][31]_0 [31]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [31]),
        .O(\bus_req_o_reg[data][31]_1 [31]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dci_reg[data][31]_i_3 
       (.I0(\mar_reg[6]_0 ),
        .I1(\mar_reg[7]_0 ),
        .O(\dci_reg[data][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][3]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [3]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [3]),
        .O(\bus_req_o_reg[data][31]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][4]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [4]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [4]),
        .O(\bus_req_o_reg[data][31]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][5]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [5]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [5]),
        .O(\bus_req_o_reg[data][31]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][6]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [6]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [6]),
        .O(\bus_req_o_reg[data][31]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][7]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [7]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [7]),
        .O(\bus_req_o_reg[data][31]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][8]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [8]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [8]),
        .O(\bus_req_o_reg[data][31]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][9]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [9]),
        .I1(\dci_reg[data_reg][31] ),
        .I2(\dci_reg[data_reg][31]_0 [9]),
        .O(\bus_req_o_reg[data][31]_1 [9]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dout[7]_i_1 
       (.I0(\mar_reg[9]_2 ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\dout[7]_i_2_n_0 ),
        .O(\bus_req_o_reg[rw]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dout[7]_i_2 
       (.I0(\mar_reg[2]_3 ),
        .I1(\mar_reg[3]_0 ),
        .O(\dout[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b0_reg_0_0_i_1 
       (.I0(\mar_reg[31]_0 [17]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [15]),
        .O(\mar_reg[17]_1 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b0_reg_0_0_i_10 
       (.I0(\mar_reg[31]_0 [6]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [4]),
        .O(\mar_reg[6]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b0_reg_0_0_i_11 
       (.I0(\mar_reg[31]_0 [5]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [3]),
        .O(\mar_reg[5]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b0_reg_0_0_i_12 
       (.I0(\mar_reg[31]_0 [4]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [2]),
        .O(\mar_reg[4]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b0_reg_0_0_i_13 
       (.I0(\mar_reg[31]_0 [3]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [1]),
        .O(\mar_reg[3]_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b0_reg_0_0_i_14 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [0]),
        .O(\bus_req_o_reg[ben][0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b0_reg_0_0_i_2 
       (.I0(\mar_reg[31]_0 [16]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [14]),
        .O(\mar_reg[17]_1 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b0_reg_0_0_i_4 
       (.I0(\mar_reg[31]_0 [12]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [10]),
        .O(\mar_reg[12]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b0_reg_0_0_i_5 
       (.I0(\mar_reg[31]_0 [11]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [9]),
        .O(\mar_reg[11]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b0_reg_0_0_i_6 
       (.I0(\mar_reg[31]_0 [10]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [8]),
        .O(\mar_reg[10]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b0_reg_0_0_i_7 
       (.I0(\mar_reg[31]_0 [9]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [7]),
        .O(\mar_reg[9]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b0_reg_0_0_i_8 
       (.I0(\mar_reg[31]_0 [8]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [6]),
        .O(\mar_reg[8]_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b0_reg_0_0_i_9 
       (.I0(\mar_reg[31]_0 [7]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [5]),
        .O(\mar_reg[12]_1 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b0_reg_0_1_i_1 
       (.I0(\mar_reg[31]_0 [9]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [7]),
        .O(addr[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b0_reg_0_1_i_2 
       (.I0(\mar_reg[31]_0 [8]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [6]),
        .O(addr[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b0_reg_0_1_i_3 
       (.I0(\mar_reg[31]_0 [7]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [5]),
        .O(\mar_reg[7]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b0_reg_0_1_i_4 
       (.I0(\mar_reg[31]_0 [3]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [1]),
        .O(\mar_reg[3]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b0_reg_0_1_i_5 
       (.I0(\mar_reg[31]_0 [2]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [0]),
        .O(addr[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b0_reg_0_1_i_6 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [0]),
        .O(\bus_req_o_reg[ben][0]_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b0_reg_0_2_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [0]),
        .O(\bus_req_o_reg[ben][0]_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b0_reg_0_3_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [0]),
        .O(\bus_req_o_reg[ben][0]_6 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b0_reg_0_4_i_2 
       (.I0(\mar_reg[31]_0 [12]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [10]),
        .O(\mar_reg[12]_1 [8]));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b0_reg_0_4_i_3 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [0]),
        .O(\bus_req_o_reg[ben][0]_8 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b0_reg_0_5_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [0]),
        .O(\bus_req_o_reg[ben][0]_10 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b0_reg_0_6_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [0]),
        .O(\bus_req_o_reg[ben][0]_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b0_reg_0_7_i_1 
       (.I0(\mar_reg[31]_0 [2]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [0]),
        .O(\mar_reg[2]_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b0_reg_0_7_i_2 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [0]),
        .O(\bus_req_o_reg[ben][0]_14 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b0_reg_1_0_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [0]),
        .O(\bus_req_o_reg[ben][0]_1 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b0_reg_1_1_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [0]),
        .O(\bus_req_o_reg[ben][0]_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b0_reg_1_2_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [0]),
        .O(\bus_req_o_reg[ben][0]_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b0_reg_1_3_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [0]),
        .O(\bus_req_o_reg[ben][0]_7 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b0_reg_1_4_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [0]),
        .O(\bus_req_o_reg[ben][0]_9 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b0_reg_1_5_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [0]),
        .O(\bus_req_o_reg[ben][0]_11 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b0_reg_1_6_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [0]),
        .O(\bus_req_o_reg[ben][0]_13 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b0_reg_1_7_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [0]),
        .O(\bus_req_o_reg[ben][0]_15 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b1_reg_0_0_i_1 
       (.I0(\mar_reg[31]_0 [17]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [15]),
        .O(\mar_reg[17]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b1_reg_0_0_i_10 
       (.I0(\mar_reg[31]_0 [7]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [5]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b1_reg_0_0_i_11 
       (.I0(\mar_reg[31]_0 [6]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [4]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b1_reg_0_0_i_12 
       (.I0(\mar_reg[31]_0 [5]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [3]),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b1_reg_0_0_i_13 
       (.I0(\mar_reg[31]_0 [4]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [2]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b1_reg_0_0_i_14 
       (.I0(\mar_reg[31]_0 [3]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [1]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b1_reg_0_0_i_15 
       (.I0(\mar_reg[31]_0 [2]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [0]),
        .O(\mar_reg[16]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b1_reg_0_0_i_16 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [1]),
        .O(\bus_req_o_reg[ben][1]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b1_reg_0_0_i_2 
       (.I0(\mar_reg[31]_0 [16]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [14]),
        .O(\mar_reg[16]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b1_reg_0_0_i_4 
       (.I0(\mar_reg[31]_0 [14]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [12]),
        .O(ADDRARDADDR[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b1_reg_0_0_i_5 
       (.I0(\mar_reg[31]_0 [12]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [10]),
        .O(addr[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b1_reg_0_0_i_6 
       (.I0(\mar_reg[31]_0 [11]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [9]),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b1_reg_0_0_i_7 
       (.I0(\mar_reg[31]_0 [10]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [8]),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b1_reg_0_0_i_8 
       (.I0(\mar_reg[31]_0 [9]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [7]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b1_reg_0_0_i_9 
       (.I0(\mar_reg[31]_0 [8]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [6]),
        .O(\mar_reg[8]_7 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b1_reg_0_1_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [1]),
        .O(\bus_req_o_reg[ben][1]_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b1_reg_0_2_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [1]),
        .O(\bus_req_o_reg[ben][1]_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b1_reg_0_3_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [1]),
        .O(\bus_req_o_reg[ben][1]_7 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b1_reg_0_4_i_1 
       (.I0(\mar_reg[31]_0 [17]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [15]),
        .O(ADDRARDADDR[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b1_reg_0_4_i_2 
       (.I0(\mar_reg[31]_0 [16]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [14]),
        .O(ADDRARDADDR[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b1_reg_0_4_i_3 
       (.I0(\mar_reg[31]_0 [14]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [12]),
        .O(\mar_reg[14]_1 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b1_reg_0_4_i_5 
       (.I0(\mar_reg[31]_0 [6]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [4]),
        .O(\mar_reg[12]_1 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b1_reg_0_4_i_6 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [1]),
        .O(\bus_req_o_reg[ben][1]_9 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b1_reg_0_5_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [1]),
        .O(\bus_req_o_reg[ben][1]_11 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b1_reg_0_6_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [1]),
        .O(\bus_req_o_reg[ben][1]_13 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b1_reg_0_7_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [1]),
        .O(\bus_req_o_reg[ben][1]_15 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b1_reg_1_0_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [1]),
        .O(\bus_req_o_reg[ben][1]_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b1_reg_1_1_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [1]),
        .O(\bus_req_o_reg[ben][1]_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b1_reg_1_2_i_1 
       (.I0(\mar_reg[31]_0 [5]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [3]),
        .O(\mar_reg[12]_1 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b1_reg_1_2_i_2 
       (.I0(\mar_reg[31]_0 [4]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [2]),
        .O(\mar_reg[12]_1 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b1_reg_1_2_i_3 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [1]),
        .O(\bus_req_o_reg[ben][1]_6 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b1_reg_1_3_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [1]),
        .O(\bus_req_o_reg[ben][1]_8 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b1_reg_1_4_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [1]),
        .O(\bus_req_o_reg[ben][1]_10 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b1_reg_1_5_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [1]),
        .O(\bus_req_o_reg[ben][1]_12 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b1_reg_1_6_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [1]),
        .O(\bus_req_o_reg[ben][1]_14 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b1_reg_1_7_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [1]),
        .O(\bus_req_o_reg[ben][1]_16 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b2_reg_0_0_i_10 
       (.I0(\mar_reg[31]_0 [3]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [1]),
        .O(\mar_reg[14]_1 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b2_reg_0_0_i_11 
       (.I0(\mar_reg[31]_0 [2]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [0]),
        .O(\mar_reg[2]_1 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b2_reg_0_0_i_12 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [2]),
        .O(\bus_req_o_reg[ben][2]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b2_reg_0_0_i_2 
       (.I0(\mar_reg[31]_0 [14]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [12]),
        .O(\mar_reg[14]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b2_reg_0_0_i_3 
       (.I0(\mar_reg[31]_0 [11]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [9]),
        .O(addr[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b2_reg_0_0_i_4 
       (.I0(\mar_reg[31]_0 [10]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [8]),
        .O(addr[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b2_reg_0_0_i_5 
       (.I0(\mar_reg[31]_0 [8]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [6]),
        .O(\mar_reg[8]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b2_reg_0_0_i_6 
       (.I0(\mar_reg[31]_0 [7]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [5]),
        .O(\mar_reg[14]_1 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b2_reg_0_0_i_7 
       (.I0(\mar_reg[31]_0 [6]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [4]),
        .O(addr[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b2_reg_0_0_i_8 
       (.I0(\mar_reg[31]_0 [5]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [3]),
        .O(addr[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_ram.mem_ram_b2_reg_0_0_i_9 
       (.I0(\mar_reg[31]_0 [4]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [2]),
        .O(addr[1]));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b2_reg_0_1_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [2]),
        .O(\bus_req_o_reg[ben][2]_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b2_reg_0_2_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [2]),
        .O(\bus_req_o_reg[ben][2]_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b2_reg_0_3_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [2]),
        .O(\bus_req_o_reg[ben][2]_7 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b2_reg_0_4_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [2]),
        .O(\bus_req_o_reg[ben][2]_9 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b2_reg_0_5_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [2]),
        .O(\bus_req_o_reg[ben][2]_11 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b2_reg_0_6_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [2]),
        .O(\bus_req_o_reg[ben][2]_13 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b2_reg_0_7_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [2]),
        .O(\bus_req_o_reg[ben][2]_15 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b2_reg_1_0_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [2]),
        .O(\bus_req_o_reg[ben][2]_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b2_reg_1_1_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [2]),
        .O(\bus_req_o_reg[ben][2]_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b2_reg_1_2_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [2]),
        .O(\bus_req_o_reg[ben][2]_6 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b2_reg_1_3_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [2]),
        .O(\bus_req_o_reg[ben][2]_8 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b2_reg_1_4_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [2]),
        .O(\bus_req_o_reg[ben][2]_10 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b2_reg_1_5_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [2]),
        .O(\bus_req_o_reg[ben][2]_12 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b2_reg_1_6_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [2]),
        .O(\bus_req_o_reg[ben][2]_14 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b2_reg_1_7_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [2]),
        .O(\bus_req_o_reg[ben][2]_16 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b3_reg_0_0_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [3]),
        .O(\bus_req_o_reg[ben][3]_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b3_reg_0_1_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [3]),
        .O(\bus_req_o_reg[ben][3]_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b3_reg_0_2_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [3]),
        .O(\bus_req_o_reg[ben][3]_6 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b3_reg_0_3_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [3]),
        .O(\bus_req_o_reg[ben][3]_8 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b3_reg_0_4_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [3]),
        .O(\bus_req_o_reg[ben][3]_10 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b3_reg_0_5_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [3]),
        .O(\bus_req_o_reg[ben][3]_12 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b3_reg_0_6_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [3]),
        .O(\bus_req_o_reg[ben][3]_14 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b3_reg_0_7_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [3]),
        .O(\bus_req_o_reg[ben][3]_16 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b3_reg_1_0_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [3]),
        .O(\bus_req_o_reg[ben][3]_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b3_reg_1_1_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [3]),
        .O(\bus_req_o_reg[ben][3]_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b3_reg_1_2_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [3]),
        .O(\bus_req_o_reg[ben][3]_7 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b3_reg_1_3_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [3]),
        .O(\bus_req_o_reg[ben][3]_9 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b3_reg_1_4_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [3]),
        .O(\bus_req_o_reg[ben][3]_11 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b3_reg_1_5_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [3]),
        .O(\bus_req_o_reg[ben][3]_13 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b3_reg_1_6_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [3]),
        .O(\bus_req_o_reg[ben][3]_15 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imem_ram.mem_ram_b3_reg_1_7_i_1 
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\bus_req_o_reg[ben][3]_0 [3]),
        .O(\bus_req_o_reg[ben][3]_17 ));
  LUT6 #(
    .INIT(64'hFAFAFAFAFAFAEAFA)) 
    irq_active_i_1
       (.I0(irq_active_reg_0),
        .I1(\mtimecmp_lo[31]_i_3_n_0 ),
        .I2(firq_i),
        .I3(\nclr_pending[0]_i_2_n_0 ),
        .I4(\mar_reg[10]_0 ),
        .I5(\mar_reg[11]_0 ),
        .O(irq_active_reg));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \irq_enable[0]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [0]),
        .I1(\mar_reg[3]_2 ),
        .I2(\nclr_pending[0]_i_2_n_0 ),
        .I3(\irq_enable[0]_i_3_n_0 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(p_3_in),
        .O(\bus_req_o_reg[data][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \irq_enable[0]_i_2 
       (.I0(\mar_reg[3]_0 ),
        .I1(\mar_reg[2]_0 ),
        .O(\mar_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \irq_enable[0]_i_3 
       (.I0(\mar_reg[11]_0 ),
        .I1(\mar_reg[10]_0 ),
        .O(\irq_enable[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000015005555)) 
    \keeper[halt]_i_1 
       (.I0(m_axi_awvalid_INST_0_i_4_n_0),
        .I1(\keeper[halt]_i_2_n_0 ),
        .I2(\keeper[halt]_i_3_n_0 ),
        .I3(\keeper[halt]_i_4_n_0 ),
        .I4(\keeper[halt]_i_5_n_0 ),
        .I5(m_axi_awvalid_INST_0_i_7_n_0),
        .O(port_sel_reg));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \keeper[halt]_i_2 
       (.I0(\mar_reg[31]_0 [31]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [29]),
        .O(\keeper[halt]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \keeper[halt]_i_3 
       (.I0(\mar_reg[31]_0 [30]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [28]),
        .O(\keeper[halt]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \keeper[halt]_i_4 
       (.I0(\keeper[halt]_i_6_n_0 ),
        .I1(\keeper[halt]_i_3_n_0 ),
        .I2(\keeper[halt]_i_2_n_0 ),
        .I3(\mar_reg[17]_0 ),
        .I4(\mar_reg[16]_0 [1]),
        .O(\keeper[halt]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \keeper[halt]_i_5 
       (.I0(m_axi_awvalid_INST_0_i_17_n_0),
        .I1(m_axi_awvalid_INST_0_i_16_n_0),
        .I2(m_axi_araddr[8]),
        .I3(m_axi_araddr[9]),
        .I4(m_axi_araddr[7]),
        .O(\keeper[halt]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \keeper[halt]_i_6 
       (.I0(\mar_reg[31]_0 [15]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [13]),
        .O(\keeper[halt]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_araddr[0]_INST_0 
       (.I0(\mar_reg[31]_0 [0]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .O(m_axi_araddr[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[10]_INST_0 
       (.I0(\mar_reg[31]_0 [10]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [8]),
        .O(\mar_reg[12]_1 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[11]_INST_0 
       (.I0(\mar_reg[31]_0 [11]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [9]),
        .O(\mar_reg[12]_1 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[12]_INST_0 
       (.I0(\mar_reg[31]_0 [12]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [10]),
        .O(ADDRARDADDR[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[14]_INST_0 
       (.I0(\mar_reg[31]_0 [14]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [12]),
        .O(\mar_reg[17]_1 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[16]_INST_0 
       (.I0(\mar_reg[31]_0 [16]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [14]),
        .O(addr[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[17]_INST_0 
       (.I0(\mar_reg[31]_0 [17]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [15]),
        .O(addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[18]_INST_0 
       (.I0(\mar_reg[31]_0 [18]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [16]),
        .O(m_axi_araddr[2]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_araddr[1]_INST_0 
       (.I0(\mar_reg[31]_0 [1]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .O(m_axi_araddr[1]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[20]_INST_0 
       (.I0(\mar_reg[31]_0 [20]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [18]),
        .O(m_axi_araddr[3]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[21]_INST_0 
       (.I0(\mar_reg[31]_0 [21]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [19]),
        .O(m_axi_araddr[4]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[22]_INST_0 
       (.I0(\mar_reg[31]_0 [22]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [20]),
        .O(m_axi_araddr[5]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[23]_INST_0 
       (.I0(\mar_reg[31]_0 [23]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [21]),
        .O(m_axi_araddr[6]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[24]_INST_0 
       (.I0(\mar_reg[31]_0 [24]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [22]),
        .O(m_axi_araddr[7]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[25]_INST_0 
       (.I0(\mar_reg[31]_0 [25]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [23]),
        .O(m_axi_araddr[8]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[26]_INST_0 
       (.I0(\mar_reg[31]_0 [26]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [24]),
        .O(m_axi_araddr[9]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[27]_INST_0 
       (.I0(\mar_reg[31]_0 [27]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [25]),
        .O(m_axi_araddr[10]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[28]_INST_0 
       (.I0(\mar_reg[31]_0 [28]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [26]),
        .O(m_axi_araddr[11]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[29]_INST_0 
       (.I0(\mar_reg[31]_0 [29]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [27]),
        .O(m_axi_araddr[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[2]_INST_0 
       (.I0(\mar_reg[31]_0 [2]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [0]),
        .O(\mar_reg[2]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[3]_INST_0 
       (.I0(\mar_reg[31]_0 [3]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [1]),
        .O(\mar_reg[12]_1 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[4]_INST_0 
       (.I0(\mar_reg[31]_0 [4]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [2]),
        .O(\mar_reg[4]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[5]_INST_0 
       (.I0(\mar_reg[31]_0 [5]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [3]),
        .O(\mar_reg[5]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[6]_INST_0 
       (.I0(\mar_reg[31]_0 [6]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [4]),
        .O(\mar_reg[7]_1 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[7]_INST_0 
       (.I0(\mar_reg[31]_0 [7]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [5]),
        .O(\mar_reg[7]_1 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[8]_INST_0 
       (.I0(\mar_reg[31]_0 [8]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [6]),
        .O(\mar_reg[8]_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[9]_INST_0 
       (.I0(\mar_reg[31]_0 [9]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [7]),
        .O(\mar_reg[12]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h01)) 
    m_axi_arvalid_INST_0
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(pending_reg),
        .I2(\axi_ctrl_reg[radr_received] ),
        .O(m_axi_arvalid));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h02)) 
    m_axi_awvalid_INST_0
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(pending_reg),
        .I2(\axi_ctrl_reg[wadr_received] ),
        .O(m_axi_awvalid));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_awvalid_INST_0_i_1
       (.I0(\cpu_d_req[rw] ),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .O(\bus_req_o_reg[rw]_0 ));
  LUT6 #(
    .INIT(64'hD0FFFFFFD0D0D0D0)) 
    m_axi_awvalid_INST_0_i_10
       (.I0(m_axi_araddr[8]),
        .I1(m_axi_awvalid_INST_0_i_18_n_0),
        .I2(m_axi_araddr[10]),
        .I3(m_axi_araddr[5]),
        .I4(m_axi_araddr[6]),
        .I5(m_axi_araddr[7]),
        .O(m_axi_awvalid_INST_0_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    m_axi_awvalid_INST_0_i_11
       (.I0(m_axi_awvalid_INST_0_i_4_0),
        .I1(\keeper[halt]_i_2_n_0 ),
        .I2(m_axi_awvalid_INST_0_i_20_n_0),
        .I3(m_axi_araddr[3]),
        .I4(m_axi_araddr[10]),
        .I5(\keeper[halt]_i_3_n_0 ),
        .O(m_axi_awvalid_INST_0_i_11_n_0));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    m_axi_awvalid_INST_0_i_12
       (.I0(m_axi_araddr[7]),
        .I1(\keeper[halt]_i_6_n_0 ),
        .I2(m_axi_araddr[6]),
        .I3(\mar_reg[14]_0 ),
        .I4(m_axi_araddr[2]),
        .I5(\mar_reg[17]_0 ),
        .O(m_axi_awvalid_INST_0_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    m_axi_awvalid_INST_0_i_13
       (.I0(m_axi_araddr[7]),
        .I1(m_axi_araddr[9]),
        .I2(m_axi_araddr[8]),
        .I3(m_axi_araddr[10]),
        .I4(m_axi_araddr[12]),
        .I5(m_axi_araddr[11]),
        .O(m_axi_awvalid_INST_0_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h47)) 
    m_axi_awvalid_INST_0_i_14
       (.I0(\mar_reg[31]_0 [19]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [17]),
        .O(m_axi_awvalid_INST_0_i_14_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEEE)) 
    m_axi_awvalid_INST_0_i_15
       (.I0(m_axi_araddr[6]),
        .I1(m_axi_araddr[5]),
        .I2(\mar_reg[31]_0 [21]),
        .I3(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I4(\bus_rsp_o_reg[ack] [19]),
        .I5(m_axi_araddr[3]),
        .O(m_axi_awvalid_INST_0_i_15_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    m_axi_awvalid_INST_0_i_16
       (.I0(\mar_reg[31]_0 [28]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [26]),
        .I3(\mar_reg[31]_0 [29]),
        .I4(\bus_rsp_o_reg[ack] [27]),
        .I5(m_axi_araddr[10]),
        .O(m_axi_awvalid_INST_0_i_16_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    m_axi_awvalid_INST_0_i_17
       (.I0(m_axi_araddr[2]),
        .I1(m_axi_awvalid_INST_0_i_14_n_0),
        .I2(m_axi_araddr[3]),
        .I3(m_axi_araddr[4]),
        .I4(m_axi_araddr[5]),
        .I5(m_axi_araddr[6]),
        .O(m_axi_awvalid_INST_0_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h47)) 
    m_axi_awvalid_INST_0_i_18
       (.I0(\mar_reg[31]_0 [26]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [24]),
        .O(m_axi_awvalid_INST_0_i_18_n_0));
  LUT6 #(
    .INIT(64'h5555555555555155)) 
    m_axi_awvalid_INST_0_i_2
       (.I0(pending),
        .I1(rden_reg),
        .I2(m_axi_awvalid_INST_0_i_4_n_0),
        .I3(m_axi_awvalid_INST_0_i_5_n_0),
        .I4(m_axi_awvalid_INST_0_i_6_n_0),
        .I5(m_axi_awvalid_INST_0_i_7_n_0),
        .O(pending_reg));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h47)) 
    m_axi_awvalid_INST_0_i_20
       (.I0(\mar_reg[31]_0 [29]),
        .I1(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I2(\bus_rsp_o_reg[ack] [27]),
        .O(m_axi_awvalid_INST_0_i_20_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    m_axi_awvalid_INST_0_i_4
       (.I0(rden_i_3_n_0),
        .I1(m_axi_awvalid_INST_0_i_8_n_0),
        .I2(m_axi_awvalid_INST_0_i_9_n_0),
        .I3(m_axi_awvalid_INST_0_i_10_n_0),
        .I4(m_axi_awvalid_INST_0_i_11_n_0),
        .I5(m_axi_awvalid_INST_0_i_12_n_0),
        .O(m_axi_awvalid_INST_0_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
    m_axi_awvalid_INST_0_i_5
       (.I0(\keeper[halt]_i_3_n_0 ),
        .I1(\keeper[halt]_i_2_n_0 ),
        .I2(m_axi_awvalid_INST_0_i_13_n_0),
        .I3(m_axi_araddr[2]),
        .I4(m_axi_awvalid_INST_0_i_14_n_0),
        .I5(m_axi_awvalid_INST_0_i_15_n_0),
        .O(m_axi_awvalid_INST_0_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    m_axi_awvalid_INST_0_i_6
       (.I0(m_axi_araddr[7]),
        .I1(m_axi_araddr[9]),
        .I2(m_axi_araddr[8]),
        .I3(m_axi_awvalid_INST_0_i_16_n_0),
        .I4(m_axi_awvalid_INST_0_i_17_n_0),
        .I5(\keeper[halt]_i_4_n_0 ),
        .O(m_axi_awvalid_INST_0_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    m_axi_awvalid_INST_0_i_7
       (.I0(m_axi_awvalid_INST_0_i_10_n_0),
        .I1(rden_i_3_n_0),
        .I2(m_axi_awvalid_INST_0_i_9_n_0),
        .I3(m_axi_awvalid_INST_0_i_8_n_0),
        .I4(m_axi_awvalid_INST_0_i_12_n_0),
        .I5(m_axi_awvalid_INST_0_i_11_n_0),
        .O(m_axi_awvalid_INST_0_i_7_n_0));
  LUT6 #(
    .INIT(64'hD0FFFFFFD0D0D0D0)) 
    m_axi_awvalid_INST_0_i_8
       (.I0(m_axi_araddr[3]),
        .I1(m_axi_awvalid_INST_0_i_14_n_0),
        .I2(m_axi_araddr[4]),
        .I3(\mar_reg[16]_0 [1]),
        .I4(\mar_reg[17]_0 ),
        .I5(m_axi_araddr[2]),
        .O(m_axi_awvalid_INST_0_i_8_n_0));
  LUT6 #(
    .INIT(64'hEFEAAFAAEAEAAAAA)) 
    m_axi_awvalid_INST_0_i_9
       (.I0(\keeper[halt]_i_3_n_0 ),
        .I1(\mar_reg[31]_0 [29]),
        .I2(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I3(\bus_rsp_o_reg[ack] [27]),
        .I4(\mar_reg[31]_0 [28]),
        .I5(\bus_rsp_o_reg[ack] [26]),
        .O(m_axi_awvalid_INST_0_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_bready_INST_0
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(pending_reg),
        .O(m_axi_bready));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h1)) 
    m_axi_rready_INST_0
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(pending_reg),
        .O(m_axi_rready));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h02)) 
    m_axi_wvalid_INST_0
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(pending_reg),
        .I2(\axi_ctrl_reg[wdat_received] ),
        .O(m_axi_wvalid));
  FDCE \mar_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [0]),
        .Q(\mar_reg[31]_0 [0]));
  FDCE \mar_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [10]),
        .Q(\mar_reg[31]_0 [10]));
  FDCE \mar_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [11]),
        .Q(\mar_reg[31]_0 [11]));
  FDCE \mar_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [12]),
        .Q(\mar_reg[31]_0 [12]));
  FDCE \mar_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [13]),
        .Q(\mar_reg[31]_0 [13]));
  FDCE \mar_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [14]),
        .Q(\mar_reg[31]_0 [14]));
  FDCE \mar_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [15]),
        .Q(\mar_reg[31]_0 [15]));
  FDCE \mar_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [16]),
        .Q(\mar_reg[31]_0 [16]));
  FDCE \mar_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [17]),
        .Q(\mar_reg[31]_0 [17]));
  FDCE \mar_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [18]),
        .Q(\mar_reg[31]_0 [18]));
  FDCE \mar_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [19]),
        .Q(\mar_reg[31]_0 [19]));
  FDCE \mar_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [1]),
        .Q(\mar_reg[31]_0 [1]));
  FDCE \mar_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [20]),
        .Q(\mar_reg[31]_0 [20]));
  FDCE \mar_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [21]),
        .Q(\mar_reg[31]_0 [21]));
  FDCE \mar_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [22]),
        .Q(\mar_reg[31]_0 [22]));
  FDCE \mar_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [23]),
        .Q(\mar_reg[31]_0 [23]));
  FDCE \mar_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [24]),
        .Q(\mar_reg[31]_0 [24]));
  FDCE \mar_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [25]),
        .Q(\mar_reg[31]_0 [25]));
  FDCE \mar_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [26]),
        .Q(\mar_reg[31]_0 [26]));
  FDCE \mar_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [27]),
        .Q(\mar_reg[31]_0 [27]));
  FDCE \mar_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [28]),
        .Q(\mar_reg[31]_0 [28]));
  FDCE \mar_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [29]),
        .Q(\mar_reg[31]_0 [29]));
  FDCE \mar_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [2]),
        .Q(\mar_reg[31]_0 [2]));
  FDCE \mar_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [30]),
        .Q(\mar_reg[31]_0 [30]));
  FDCE \mar_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [31]),
        .Q(\mar_reg[31]_0 [31]));
  FDCE \mar_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [3]),
        .Q(\mar_reg[31]_0 [3]));
  FDCE \mar_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [4]),
        .Q(\mar_reg[31]_0 [4]));
  FDCE \mar_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [5]),
        .Q(\mar_reg[31]_0 [5]));
  FDCE \mar_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [6]),
        .Q(\mar_reg[31]_0 [6]));
  FDCE \mar_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [7]),
        .Q(\mar_reg[31]_0 [7]));
  FDCE \mar_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [8]),
        .Q(\mar_reg[31]_0 [8]));
  FDCE \mar_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [9]),
        .Q(\mar_reg[31]_0 [9]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_ram_b0_reg_0_i_1
       (.I0(m_axi_awvalid_INST_0_i_6_n_0),
        .I1(rden_reg),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_req_o_reg[ben][3]_0 [0]),
        .O(WEA));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_ram_b1_reg_0_i_1
       (.I0(m_axi_awvalid_INST_0_i_6_n_0),
        .I1(rden_reg),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_req_o_reg[ben][3]_0 [1]),
        .O(\bus_req_o_reg[ben][1]_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_ram_b2_reg_0_i_1
       (.I0(m_axi_awvalid_INST_0_i_6_n_0),
        .I1(rden_reg),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_req_o_reg[ben][3]_0 [2]),
        .O(\bus_req_o_reg[ben][2]_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_ram_b3_reg_0_i_1
       (.I0(m_axi_awvalid_INST_0_i_6_n_0),
        .I1(rden_reg),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\bus_req_o_reg[ben][3]_0 [3]),
        .O(\bus_req_o_reg[ben][3]_1 ));
  LUT6 #(
    .INIT(64'h0000900000000000)) 
    \memory_no_reset.fifo_write_noreset_small.fifo_reg[7]_i_1 
       (.I0(r_pnt),
        .I1(w_pnt),
        .I2(\mar_reg[2]_3 ),
        .I3(\mar_reg[8]_2 ),
        .I4(\mar_reg[9]_0 ),
        .I5(\bus_req_o_reg[rw]_0 ),
        .O(\r_pnt_reg[0] ));
  FDCE misaligned_reg
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(misaligned_reg_0),
        .Q(misaligned));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \mtime_we[0]_i_1 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_2 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\mar_reg[2]_3 ),
        .I4(\mar_reg[3]_0 ),
        .O(\mar_reg[8]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \mtime_we[1]_i_1 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_2 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\mar_reg[2]_4 ),
        .O(\mar_reg[8]_1 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    \mtime_we[1]_i_2 
       (.I0(\mar_reg[9]_1 ),
        .I1(rden_reg),
        .I2(rden_i_3_n_0),
        .I3(\bus_rsp_o[ack]_i_2__1_n_0 ),
        .I4(\bus_rsp_o[ack]_i_3__0_n_0 ),
        .I5(\mtime_we[1]_i_4_n_0 ),
        .O(\mar_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mtime_we[1]_i_3 
       (.I0(\mar_reg[2]_3 ),
        .I1(\mar_reg[3]_0 ),
        .O(\mar_reg[2]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mtime_we[1]_i_4 
       (.I0(\mar_reg[11]_0 ),
        .I1(\mar_reg[10]_0 ),
        .I2(\mar_reg[12]_0 ),
        .O(\mtime_we[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \mtimecmp_hi[31]_i_1 
       (.I0(\mar_reg[9]_0 ),
        .I1(\mar_reg[8]_2 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\mar_reg[2]_3 ),
        .I4(\mar_reg[3]_0 ),
        .O(\mar_reg[8]_3 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \mtimecmp_lo[31]_i_1 
       (.I0(\mar_reg[8]_2 ),
        .I1(\mtimecmp_lo[31]_i_2_n_0 ),
        .I2(\mar_reg[12]_0 ),
        .I3(\mar_reg[10]_0 ),
        .I4(\mar_reg[11]_0 ),
        .I5(\mtimecmp_lo[31]_i_3_n_0 ),
        .O(\mar_reg[8]_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    \mtimecmp_lo[31]_i_2 
       (.I0(\mtimecmp_lo[31]_i_4_n_0 ),
        .I1(m_axi_awvalid_INST_0_i_9_n_0),
        .I2(\bus_rsp_o[ack]_i_2__1_n_0 ),
        .I3(rden_i_3_n_0),
        .I4(rden_reg),
        .I5(\mar_reg[9]_1 ),
        .O(\mtimecmp_lo[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mtimecmp_lo[31]_i_3 
       (.I0(\dout[7]_i_2_n_0 ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .O(\mtimecmp_lo[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFAABFBFBFAAAAAA)) 
    \mtimecmp_lo[31]_i_4 
       (.I0(rden_i_4_n_0),
        .I1(ADDRARDADDR[10]),
        .I2(ADDRARDADDR[11]),
        .I3(\mar_reg[31]_0 [18]),
        .I4(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I5(\bus_rsp_o_reg[ack] [16]),
        .O(\mtimecmp_lo[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
    \nclr_pending[0]_i_1 
       (.I0(\nclr_pending[0]_i_2_n_0 ),
        .I1(\mar_reg[10]_0 ),
        .I2(\mar_reg[11]_0 ),
        .I3(\bus_req_o_reg[rw]_0 ),
        .I4(\mar_reg[2]_4 ),
        .I5(\bus_req_o_reg[data][31]_0 [0]),
        .O(\bus_req_o_reg[data][0]_1 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \nclr_pending[0]_i_2 
       (.I0(\mar_reg[8]_2 ),
        .I1(\bus_rsp_o[ack]_i_2__0_n_0 ),
        .I2(rden_reg),
        .I3(rden_i_3_n_0),
        .I4(\bus_rsp_o[ack]_i_2__1_n_0 ),
        .I5(\bus_rsp_o[ack]_i_3__0_n_0 ),
        .O(\nclr_pending[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5151FF000000FF00)) 
    pending_i_1
       (.I0(m_axi_bresp_0_sn_1),
        .I1(pending_reg_1),
        .I2(pending_reg_2),
        .I3(pending_i_3_n_0),
        .I4(pending),
        .I5(\m_axi_bresp[0]_0 ),
        .O(\timeout_cnt_reg[6] ));
  LUT6 #(
    .INIT(64'h10FF100010001000)) 
    pending_i_2
       (.I0(m_axi_bresp[0]),
        .I1(m_axi_bresp[1]),
        .I2(m_axi_bvalid),
        .I3(\bus_req_o_reg[rw]_0 ),
        .I4(pending_reg_3),
        .I5(m_axi_rvalid),
        .O(m_axi_bresp_0_sn_1));
  LUT6 #(
    .INIT(64'h0000511100000000)) 
    pending_i_3
       (.I0(m_axi_awvalid_INST_0_i_7_n_0),
        .I1(\keeper[halt]_i_5_n_0 ),
        .I2(\keeper[halt]_i_4_n_0 ),
        .I3(pending_reg_0),
        .I4(m_axi_awvalid_INST_0_i_4_n_0),
        .I5(rden_reg),
        .O(pending_i_3_n_0));
  LUT6 #(
    .INIT(64'h1FFF1F001FFF1FFF)) 
    pending_i_4
       (.I0(m_axi_bresp[0]),
        .I1(m_axi_bresp[1]),
        .I2(m_axi_bvalid),
        .I3(\bus_req_o_reg[rw]_0 ),
        .I4(pending_reg_3),
        .I5(m_axi_rvalid),
        .O(\m_axi_bresp[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \r_pnt[0]_i_2 
       (.I0(\mar_reg[2]_3 ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .O(\mar_reg[2]_5 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[0]_i_1 
       (.I0(\main_rsp[data] [0]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [8]),
        .I4(\rdata_o[0]_i_2_n_0 ),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[0]_i_2 
       (.I0(\main_rsp[data] [16]),
        .I1(\main_rsp[data] [24]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[14]_0 [1]),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[10]_i_1 
       (.I0(\rdata_o_reg[8]_0 ),
        .I1(\rdata_o[15]_i_4_n_0 ),
        .I2(\main_rsp[data] [26]),
        .I3(\main_rsp[data] [10]),
        .I4(\rdata_o[14]_i_3_n_0 ),
        .O(p_0_in[10]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[11]_i_1 
       (.I0(\rdata_o_reg[8]_0 ),
        .I1(\rdata_o[15]_i_4_n_0 ),
        .I2(\main_rsp[data] [27]),
        .I3(\main_rsp[data] [11]),
        .I4(\rdata_o[14]_i_3_n_0 ),
        .O(p_0_in[11]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[12]_i_1 
       (.I0(\rdata_o_reg[8]_0 ),
        .I1(\rdata_o[15]_i_4_n_0 ),
        .I2(\main_rsp[data] [28]),
        .I3(\main_rsp[data] [12]),
        .I4(\rdata_o[14]_i_3_n_0 ),
        .O(p_0_in[12]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[13]_i_1 
       (.I0(\rdata_o_reg[8]_0 ),
        .I1(\rdata_o[15]_i_4_n_0 ),
        .I2(\main_rsp[data] [29]),
        .I3(\main_rsp[data] [13]),
        .I4(\rdata_o[14]_i_3_n_0 ),
        .O(p_0_in[13]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[14]_i_1 
       (.I0(\rdata_o_reg[8]_0 ),
        .I1(\rdata_o[15]_i_4_n_0 ),
        .I2(\main_rsp[data] [30]),
        .I3(\main_rsp[data] [14]),
        .I4(\rdata_o[14]_i_3_n_0 ),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hF040)) 
    \rdata_o[14]_i_3 
       (.I0(\mar_reg[31]_0 [1]),
        .I1(\rdata_o_reg[14]_0 [0]),
        .I2(arbiter_req_reg_0),
        .I3(\rdata_o_reg[14]_0 [1]),
        .O(\rdata_o[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \rdata_o[15]_i_1 
       (.I0(\rdata_o[15]_i_2_n_0 ),
        .I1(\rdata_o_reg[15]_0 ),
        .I2(\rdata_o[15]_i_3_n_0 ),
        .I3(\main_rsp[data] [31]),
        .I4(\rdata_o[15]_i_4_n_0 ),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'hAAAEAAAA00000000)) 
    \rdata_o[15]_i_2 
       (.I0(\rdata_o[14]_i_3_n_0 ),
        .I1(arbiter_req_reg_0),
        .I2(\rdata_o_reg[15]_1 ),
        .I3(\mar_reg[31]_0 [1]),
        .I4(\mar_reg[31]_0 [0]),
        .I5(\main_rsp[data] [15]),
        .O(\rdata_o[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \rdata_o[15]_i_3 
       (.I0(\mar_reg[31]_0 [0]),
        .I1(\mar_reg[31]_0 [1]),
        .I2(\main_rsp[data] [31]),
        .I3(\rdata_o_reg[15]_1 ),
        .I4(arbiter_req_reg_0),
        .I5(\rdata_o_reg[14]_0 [1]),
        .O(\rdata_o[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \rdata_o[15]_i_4 
       (.I0(\mar_reg[31]_0 [1]),
        .I1(arbiter_req_reg_0),
        .I2(\rdata_o_reg[14]_0 [1]),
        .I3(\rdata_o_reg[14]_0 [0]),
        .O(\rdata_o[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[1]_i_1 
       (.I0(\main_rsp[data] [1]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [9]),
        .I4(\rdata_o[1]_i_2_n_0 ),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[1]_i_2 
       (.I0(\main_rsp[data] [17]),
        .I1(\main_rsp[data] [25]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[14]_0 [1]),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAEAAAAAAAEAA)) 
    \rdata_o[23]_i_1 
       (.I0(\rdata_o[23]_i_2_n_0 ),
        .I1(\main_rsp[data] [7]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(\rdata_o_reg[23]_1 ),
        .I4(\rdata_o[31]_i_3_n_0 ),
        .I5(\rdata_o_reg[23]_0 ),
        .O(p_0_in[23]));
  LUT6 #(
    .INIT(64'hAA00BA0000000000)) 
    \rdata_o[23]_i_2 
       (.I0(\rdata_o_reg[14]_0 [1]),
        .I1(\rdata_o[31]_i_3_n_0 ),
        .I2(\mar_reg[31]_0 [1]),
        .I3(\main_rsp[data] [23]),
        .I4(\rdata_o_reg[15]_1 ),
        .I5(arbiter_req_reg_0),
        .O(\rdata_o[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[2]_i_1 
       (.I0(\main_rsp[data] [2]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [10]),
        .I4(\rdata_o[2]_i_2_n_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[2]_i_2 
       (.I0(\main_rsp[data] [18]),
        .I1(\main_rsp[data] [26]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[14]_0 [1]),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEAAAAA)) 
    \rdata_o[31]_i_1 
       (.I0(\rdata_o[31]_i_2_n_0 ),
        .I1(\rdata_o[31]_i_3_n_0 ),
        .I2(\main_rsp[data] [15]),
        .I3(\mar_reg[31]_0 [1]),
        .I4(\rdata_o_reg[23]_1 ),
        .I5(\rdata_o_reg[15]_0 ),
        .O(p_0_in[31]));
  LUT6 #(
    .INIT(64'hAA00EA0000000000)) 
    \rdata_o[31]_i_2 
       (.I0(\rdata_o_reg[14]_0 [1]),
        .I1(\rdata_o[31]_i_3_n_0 ),
        .I2(\mar_reg[31]_0 [1]),
        .I3(\main_rsp[data] [31]),
        .I4(\rdata_o_reg[15]_1 ),
        .I5(arbiter_req_reg_0),
        .O(\rdata_o[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rdata_o[31]_i_3 
       (.I0(\mar_reg[31]_0 [0]),
        .I1(\rdata_o_reg[14]_0 [0]),
        .O(\rdata_o[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[3]_i_1 
       (.I0(\main_rsp[data] [3]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [11]),
        .I4(\rdata_o[3]_i_2_n_0 ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[3]_i_2 
       (.I0(\main_rsp[data] [19]),
        .I1(\main_rsp[data] [27]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[14]_0 [1]),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[4]_i_1 
       (.I0(\main_rsp[data] [4]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [12]),
        .I4(\rdata_o[4]_i_2_n_0 ),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[4]_i_2 
       (.I0(\main_rsp[data] [20]),
        .I1(\main_rsp[data] [28]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[14]_0 [1]),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[5]_i_1 
       (.I0(\main_rsp[data] [5]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [13]),
        .I4(\rdata_o[5]_i_2_n_0 ),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[5]_i_2 
       (.I0(\main_rsp[data] [21]),
        .I1(\main_rsp[data] [29]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[14]_0 [1]),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[6]_i_1 
       (.I0(\main_rsp[data] [6]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [14]),
        .I4(\rdata_o[6]_i_3_n_0 ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \rdata_o[6]_i_2 
       (.I0(\rdata_o_reg[14]_0 [0]),
        .I1(\mar_reg[31]_0 [0]),
        .I2(arbiter_req_reg_0),
        .I3(\rdata_o_reg[14]_0 [1]),
        .I4(\mar_reg[31]_0 [1]),
        .O(\rdata_o[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[6]_i_3 
       (.I0(\main_rsp[data] [22]),
        .I1(\main_rsp[data] [30]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[14]_0 [1]),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata_o[7]_i_1 
       (.I0(\rdata_o_reg[7]_0 ),
        .I1(\rdata_o_reg[23]_0 ),
        .I2(\rdata_o[7]_i_3_n_0 ),
        .I3(\main_rsp[data] [23]),
        .I4(\main_rsp[data] [7]),
        .I5(\rdata_o[7]_i_4_n_0 ),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h08080008)) 
    \rdata_o[7]_i_3 
       (.I0(\mar_reg[31]_0 [1]),
        .I1(arbiter_req_reg_0),
        .I2(\rdata_o_reg[14]_0 [1]),
        .I3(\mar_reg[31]_0 [0]),
        .I4(\rdata_o_reg[14]_0 [0]),
        .O(\rdata_o[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hFF000B00)) 
    \rdata_o[7]_i_4 
       (.I0(\rdata_o_reg[14]_0 [0]),
        .I1(\mar_reg[31]_0 [0]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[14]_0 [1]),
        .O(\rdata_o[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[8]_i_1 
       (.I0(\rdata_o_reg[8]_0 ),
        .I1(\rdata_o[15]_i_4_n_0 ),
        .I2(\main_rsp[data] [24]),
        .I3(\main_rsp[data] [8]),
        .I4(\rdata_o[14]_i_3_n_0 ),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[9]_i_1 
       (.I0(\rdata_o_reg[8]_0 ),
        .I1(\rdata_o[15]_i_4_n_0 ),
        .I2(\main_rsp[data] [25]),
        .I3(\main_rsp[data] [9]),
        .I4(\rdata_o[14]_i_3_n_0 ),
        .O(p_0_in[9]));
  FDCE \rdata_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[0]),
        .Q(\rdata_o_reg[31]_0 [0]));
  FDCE \rdata_o_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[10]),
        .Q(\rdata_o_reg[31]_0 [10]));
  FDCE \rdata_o_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[11]),
        .Q(\rdata_o_reg[31]_0 [11]));
  FDCE \rdata_o_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[12]),
        .Q(\rdata_o_reg[31]_0 [12]));
  FDCE \rdata_o_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[13]),
        .Q(\rdata_o_reg[31]_0 [13]));
  FDCE \rdata_o_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[14]),
        .Q(\rdata_o_reg[31]_0 [14]));
  FDCE \rdata_o_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[15]),
        .Q(\rdata_o_reg[31]_0 [15]));
  FDCE \rdata_o_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [0]),
        .Q(\rdata_o_reg[31]_0 [16]));
  FDCE \rdata_o_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [1]),
        .Q(\rdata_o_reg[31]_0 [17]));
  FDCE \rdata_o_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [2]),
        .Q(\rdata_o_reg[31]_0 [18]));
  FDCE \rdata_o_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [3]),
        .Q(\rdata_o_reg[31]_0 [19]));
  FDCE \rdata_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[1]),
        .Q(\rdata_o_reg[31]_0 [1]));
  FDCE \rdata_o_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [4]),
        .Q(\rdata_o_reg[31]_0 [20]));
  FDCE \rdata_o_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [5]),
        .Q(\rdata_o_reg[31]_0 [21]));
  FDCE \rdata_o_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [6]),
        .Q(\rdata_o_reg[31]_0 [22]));
  FDCE \rdata_o_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[23]),
        .Q(\rdata_o_reg[31]_0 [23]));
  FDCE \rdata_o_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [7]),
        .Q(\rdata_o_reg[31]_0 [24]));
  FDCE \rdata_o_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [8]),
        .Q(\rdata_o_reg[31]_0 [25]));
  FDCE \rdata_o_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [9]),
        .Q(\rdata_o_reg[31]_0 [26]));
  FDCE \rdata_o_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [10]),
        .Q(\rdata_o_reg[31]_0 [27]));
  FDCE \rdata_o_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [11]),
        .Q(\rdata_o_reg[31]_0 [28]));
  FDCE \rdata_o_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [12]),
        .Q(\rdata_o_reg[31]_0 [29]));
  FDCE \rdata_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[2]),
        .Q(\rdata_o_reg[31]_0 [2]));
  FDCE \rdata_o_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [13]),
        .Q(\rdata_o_reg[31]_0 [30]));
  FDCE \rdata_o_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[31]),
        .Q(\rdata_o_reg[31]_0 [31]));
  FDCE \rdata_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[3]),
        .Q(\rdata_o_reg[31]_0 [3]));
  FDCE \rdata_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[4]),
        .Q(\rdata_o_reg[31]_0 [4]));
  FDCE \rdata_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[5]),
        .Q(\rdata_o_reg[31]_0 [5]));
  FDCE \rdata_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[6]),
        .Q(\rdata_o_reg[31]_0 [6]));
  FDCE \rdata_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[7]),
        .Q(\rdata_o_reg[31]_0 [7]));
  FDCE \rdata_o_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[8]),
        .Q(\rdata_o_reg[31]_0 [8]));
  FDCE \rdata_o_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[9]),
        .Q(\rdata_o_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    rden_i_1
       (.I0(rden_i_2_n_0),
        .I1(rden_reg),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(rden_i_3_n_0),
        .O(\FSM_onehot_arbiter_reg[state][2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h2)) 
    rden_i_1__0
       (.I0(\fetch_engine_reg[pc][31] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .O(rden0_0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h08)) 
    rden_i_1__1
       (.I0(m_axi_awvalid_INST_0_i_6_n_0),
        .I1(rden_reg),
        .I2(\bus_req_o_reg[rw]_0 ),
        .O(rden0));
  LUT6 #(
    .INIT(64'h0000000040550000)) 
    rden_i_2
       (.I0(rden_i_4_n_0),
        .I1(addr[9]),
        .I2(ADDRARDADDR[11]),
        .I3(m_axi_araddr[2]),
        .I4(m_axi_awvalid_INST_0_i_9_n_0),
        .I5(\bus_rsp_o[ack]_i_2__1_n_0 ),
        .O(rden_i_2_n_0));
  LUT6 #(
    .INIT(64'h0C000CAACCAACCAA)) 
    rden_i_3
       (.I0(\bus_rsp_o_reg[ack] [13]),
        .I1(\mar_reg[31]_0 [15]),
        .I2(\mar_reg[31]_0 [13]),
        .I3(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I4(\bus_rsp_o_reg[ack] [11]),
        .I5(\mar_reg[14]_0 ),
        .O(rden_i_3_n_0));
  LUT6 #(
    .INIT(64'h202AA0AA2A2AAAAA)) 
    rden_i_4
       (.I0(m_axi_araddr[10]),
        .I1(\mar_reg[31]_0 [26]),
        .I2(\imem_ram.mem_ram_b1_reg_1_3 ),
        .I3(\bus_rsp_o_reg[ack] [24]),
        .I4(\mar_reg[31]_0 [25]),
        .I5(\bus_rsp_o_reg[ack] [23]),
        .O(rden_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000DFFF00002000)) 
    \w_pnt[0]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[9]_0 ),
        .I2(\mar_reg[8]_2 ),
        .I3(\w_pnt_reg[0]_0 ),
        .I4(\w_pnt_reg[0]_1 ),
        .I5(w_pnt),
        .O(\w_pnt_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_regfile
   (DOADO,
    DOBDO,
    S,
    \register_file_fpga.reg_file_reg_0 ,
    \register_file_fpga.reg_file_reg_1 ,
    \register_file_fpga.reg_file_reg_2 ,
    \register_file_fpga.reg_file_reg_3 ,
    \register_file_fpga.reg_file_reg_4 ,
    \register_file_fpga.reg_file_reg_5 ,
    \register_file_fpga.reg_file_reg_6 ,
    \register_file_fpga.reg_file_reg_7 ,
    \register_file_fpga.reg_file_reg_8 ,
    \register_file_fpga.reg_file_reg_9 ,
    O,
    alu_cmp,
    \register_file_fpga.reg_file_reg_10 ,
    clk,
    \register_file_fpga.reg_file_reg_11 ,
    Q,
    DIADI,
    WEA,
    \ctrl[alu_unsigned] ,
    \ctrl[alu_opa_mux] ,
    \_inferred__4/i__carry );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [0:0]S;
  output [23:0]\register_file_fpga.reg_file_reg_0 ;
  output [0:0]\register_file_fpga.reg_file_reg_1 ;
  output \register_file_fpga.reg_file_reg_2 ;
  output [3:0]\register_file_fpga.reg_file_reg_3 ;
  output [3:0]\register_file_fpga.reg_file_reg_4 ;
  output [3:0]\register_file_fpga.reg_file_reg_5 ;
  output [3:0]\register_file_fpga.reg_file_reg_6 ;
  output [3:0]\register_file_fpga.reg_file_reg_7 ;
  output [3:0]\register_file_fpga.reg_file_reg_8 ;
  output [3:0]\register_file_fpga.reg_file_reg_9 ;
  output [2:0]O;
  output [1:0]alu_cmp;
  output [0:0]\register_file_fpga.reg_file_reg_10 ;
  input clk;
  input [4:0]\register_file_fpga.reg_file_reg_11 ;
  input [6:0]Q;
  input [31:0]DIADI;
  input [0:0]WEA;
  input \ctrl[alu_unsigned] ;
  input \ctrl[alu_opa_mux] ;
  input [0:0]\_inferred__4/i__carry ;

  wire [31:0]DIADI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire \FSM_sequential_execute_engine[state][1]_i_10_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_11_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_12_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_14_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_15_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_16_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_17_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_18_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_19_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_20_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_21_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_23_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_24_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_25_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_26_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_28_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_29_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_30_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_31_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_32_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_33_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_34_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_35_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_36_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_37_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_38_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_39_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_41_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_42_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_43_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_44_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_45_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_46_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_47_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_48_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_49_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_50_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_51_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_52_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_53_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_54_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_55_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_56_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_7_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_8_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_13_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_13_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_13_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_13_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_22_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_22_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_22_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_22_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_27_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_27_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_27_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_27_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_40_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_40_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_40_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_40_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_5_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_5_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_6_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_6_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_6_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_6_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_9_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_9_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_9_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_9_n_3 ;
  wire [2:0]O;
  wire [6:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [0:0]\_inferred__4/i__carry ;
  wire [1:0]alu_cmp;
  wire clk;
  wire \ctrl[alu_opa_mux] ;
  wire \ctrl[alu_unsigned] ;
  wire \div[sign_mod]_i_2_n_0 ;
  wire \div[sign_mod]_i_3_n_0 ;
  wire \div[sign_mod]_i_4_n_0 ;
  wire \div[sign_mod]_i_5_n_0 ;
  wire \div[sign_mod]_i_6_n_0 ;
  wire \div[sign_mod]_i_7_n_0 ;
  wire \div[sign_mod]_i_8_n_0 ;
  wire \div[sign_mod]_i_9_n_0 ;
  wire \divider_core_serial.div[quotient][12]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][12]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][12]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][12]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][31]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][31]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][31]_i_7_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_7_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_6_n_0 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][31]_i_4_n_2 ;
  wire \divider_core_serial.div_reg[quotient][31]_i_4_n_3 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_3 ;
  wire [23:0]\register_file_fpga.reg_file_reg_0 ;
  wire [0:0]\register_file_fpga.reg_file_reg_1 ;
  wire [0:0]\register_file_fpga.reg_file_reg_10 ;
  wire [4:0]\register_file_fpga.reg_file_reg_11 ;
  wire \register_file_fpga.reg_file_reg_2 ;
  wire [3:0]\register_file_fpga.reg_file_reg_3 ;
  wire [3:0]\register_file_fpga.reg_file_reg_4 ;
  wire [3:0]\register_file_fpga.reg_file_reg_5 ;
  wire [3:0]\register_file_fpga.reg_file_reg_6 ;
  wire [3:0]\register_file_fpga.reg_file_reg_7 ;
  wire [3:0]\register_file_fpga.reg_file_reg_8 ;
  wire [3:0]\register_file_fpga.reg_file_reg_9 ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_27_O_UNCONNECTED ;
  wire [3:1]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_40_O_UNCONNECTED ;
  wire [3:3]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_9_O_UNCONNECTED ;
  wire [3:2]\NLW_divider_core_serial.div_reg[quotient][31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_divider_core_serial.div_reg[quotient][31]_i_4_O_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_DBITERR_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_register_file_fpga.reg_file_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_register_file_fpga.reg_file_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_register_file_fpga.reg_file_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_register_file_fpga.reg_file_reg_RDADDRECC_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_10 
       (.I0(DOADO[31]),
        .I1(DOBDO[31]),
        .I2(DOBDO[30]),
        .I3(DOADO[30]),
        .O(\FSM_sequential_execute_engine[state][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_11 
       (.I0(DOADO[28]),
        .I1(DOBDO[28]),
        .I2(DOADO[29]),
        .I3(DOBDO[29]),
        .I4(DOBDO[27]),
        .I5(DOADO[27]),
        .O(\FSM_sequential_execute_engine[state][1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_12 
       (.I0(DOBDO[26]),
        .I1(DOADO[26]),
        .I2(DOADO[24]),
        .I3(DOBDO[24]),
        .I4(DOADO[25]),
        .I5(DOBDO[25]),
        .O(\FSM_sequential_execute_engine[state][1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \FSM_sequential_execute_engine[state][1]_i_14 
       (.I0(DOBDO[31]),
        .I1(DOADO[31]),
        .I2(DOBDO[30]),
        .I3(DOADO[30]),
        .O(\FSM_sequential_execute_engine[state][1]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_15 
       (.I0(DOADO[29]),
        .I1(DOBDO[29]),
        .I2(DOBDO[28]),
        .I3(DOADO[28]),
        .O(\FSM_sequential_execute_engine[state][1]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_16 
       (.I0(DOADO[27]),
        .I1(DOBDO[27]),
        .I2(DOBDO[26]),
        .I3(DOADO[26]),
        .O(\FSM_sequential_execute_engine[state][1]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_17 
       (.I0(DOADO[25]),
        .I1(DOBDO[25]),
        .I2(DOBDO[24]),
        .I3(DOADO[24]),
        .O(\FSM_sequential_execute_engine[state][1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_18 
       (.I0(DOADO[31]),
        .I1(DOBDO[31]),
        .I2(DOBDO[30]),
        .I3(DOADO[30]),
        .O(\FSM_sequential_execute_engine[state][1]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_19 
       (.I0(DOBDO[29]),
        .I1(DOADO[29]),
        .I2(DOBDO[28]),
        .I3(DOADO[28]),
        .O(\FSM_sequential_execute_engine[state][1]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_20 
       (.I0(DOBDO[26]),
        .I1(DOADO[26]),
        .I2(DOBDO[27]),
        .I3(DOADO[27]),
        .O(\FSM_sequential_execute_engine[state][1]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_21 
       (.I0(DOBDO[25]),
        .I1(DOADO[25]),
        .I2(DOBDO[24]),
        .I3(DOADO[24]),
        .O(\FSM_sequential_execute_engine[state][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_23 
       (.I0(DOADO[22]),
        .I1(DOBDO[22]),
        .I2(DOADO[23]),
        .I3(DOBDO[23]),
        .I4(DOBDO[21]),
        .I5(DOADO[21]),
        .O(\FSM_sequential_execute_engine[state][1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_24 
       (.I0(DOBDO[20]),
        .I1(DOADO[20]),
        .I2(DOADO[18]),
        .I3(DOBDO[18]),
        .I4(DOADO[19]),
        .I5(DOBDO[19]),
        .O(\FSM_sequential_execute_engine[state][1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_25 
       (.I0(DOADO[16]),
        .I1(DOBDO[16]),
        .I2(DOADO[17]),
        .I3(DOBDO[17]),
        .I4(DOBDO[15]),
        .I5(DOADO[15]),
        .O(\FSM_sequential_execute_engine[state][1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_26 
       (.I0(DOBDO[14]),
        .I1(DOADO[14]),
        .I2(DOADO[12]),
        .I3(DOBDO[12]),
        .I4(DOADO[13]),
        .I5(DOBDO[13]),
        .O(\FSM_sequential_execute_engine[state][1]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_28 
       (.I0(DOADO[23]),
        .I1(DOBDO[23]),
        .I2(DOBDO[22]),
        .I3(DOADO[22]),
        .O(\FSM_sequential_execute_engine[state][1]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_29 
       (.I0(DOADO[21]),
        .I1(DOBDO[21]),
        .I2(DOBDO[20]),
        .I3(DOADO[20]),
        .O(\FSM_sequential_execute_engine[state][1]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_30 
       (.I0(DOADO[19]),
        .I1(DOBDO[19]),
        .I2(DOBDO[18]),
        .I3(DOADO[18]),
        .O(\FSM_sequential_execute_engine[state][1]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_31 
       (.I0(DOADO[17]),
        .I1(DOBDO[17]),
        .I2(DOBDO[16]),
        .I3(DOADO[16]),
        .O(\FSM_sequential_execute_engine[state][1]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_32 
       (.I0(DOBDO[23]),
        .I1(DOADO[23]),
        .I2(DOBDO[22]),
        .I3(DOADO[22]),
        .O(\FSM_sequential_execute_engine[state][1]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_33 
       (.I0(DOBDO[20]),
        .I1(DOADO[20]),
        .I2(DOBDO[21]),
        .I3(DOADO[21]),
        .O(\FSM_sequential_execute_engine[state][1]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_34 
       (.I0(DOBDO[19]),
        .I1(DOADO[19]),
        .I2(DOBDO[18]),
        .I3(DOADO[18]),
        .O(\FSM_sequential_execute_engine[state][1]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_35 
       (.I0(DOBDO[17]),
        .I1(DOADO[17]),
        .I2(DOBDO[16]),
        .I3(DOADO[16]),
        .O(\FSM_sequential_execute_engine[state][1]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_36 
       (.I0(DOADO[10]),
        .I1(DOBDO[10]),
        .I2(DOADO[11]),
        .I3(DOBDO[11]),
        .I4(DOBDO[9]),
        .I5(DOADO[9]),
        .O(\FSM_sequential_execute_engine[state][1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_37 
       (.I0(DOBDO[8]),
        .I1(DOADO[8]),
        .I2(DOADO[6]),
        .I3(DOBDO[6]),
        .I4(DOADO[7]),
        .I5(DOBDO[7]),
        .O(\FSM_sequential_execute_engine[state][1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_38 
       (.I0(DOADO[4]),
        .I1(DOBDO[4]),
        .I2(DOADO[5]),
        .I3(DOBDO[5]),
        .I4(DOBDO[3]),
        .I5(DOADO[3]),
        .O(\FSM_sequential_execute_engine[state][1]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_39 
       (.I0(DOBDO[2]),
        .I1(DOADO[2]),
        .I2(DOBDO[0]),
        .I3(DOADO[0]),
        .I4(DOADO[1]),
        .I5(DOBDO[1]),
        .O(\FSM_sequential_execute_engine[state][1]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_41 
       (.I0(DOADO[15]),
        .I1(DOBDO[15]),
        .I2(DOBDO[14]),
        .I3(DOADO[14]),
        .O(\FSM_sequential_execute_engine[state][1]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_42 
       (.I0(DOADO[13]),
        .I1(DOBDO[13]),
        .I2(DOBDO[12]),
        .I3(DOADO[12]),
        .O(\FSM_sequential_execute_engine[state][1]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_43 
       (.I0(DOADO[11]),
        .I1(DOBDO[11]),
        .I2(DOBDO[10]),
        .I3(DOADO[10]),
        .O(\FSM_sequential_execute_engine[state][1]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_44 
       (.I0(DOADO[9]),
        .I1(DOBDO[9]),
        .I2(DOBDO[8]),
        .I3(DOADO[8]),
        .O(\FSM_sequential_execute_engine[state][1]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_45 
       (.I0(DOBDO[14]),
        .I1(DOADO[14]),
        .I2(DOBDO[15]),
        .I3(DOADO[15]),
        .O(\FSM_sequential_execute_engine[state][1]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_46 
       (.I0(DOBDO[13]),
        .I1(DOADO[13]),
        .I2(DOBDO[12]),
        .I3(DOADO[12]),
        .O(\FSM_sequential_execute_engine[state][1]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_47 
       (.I0(DOBDO[11]),
        .I1(DOADO[11]),
        .I2(DOBDO[10]),
        .I3(DOADO[10]),
        .O(\FSM_sequential_execute_engine[state][1]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_48 
       (.I0(DOBDO[8]),
        .I1(DOADO[8]),
        .I2(DOBDO[9]),
        .I3(DOADO[9]),
        .O(\FSM_sequential_execute_engine[state][1]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_49 
       (.I0(DOADO[7]),
        .I1(DOBDO[7]),
        .I2(DOBDO[6]),
        .I3(DOADO[6]),
        .O(\FSM_sequential_execute_engine[state][1]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_50 
       (.I0(DOADO[5]),
        .I1(DOBDO[5]),
        .I2(DOBDO[4]),
        .I3(DOADO[4]),
        .O(\FSM_sequential_execute_engine[state][1]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_51 
       (.I0(DOADO[3]),
        .I1(DOBDO[3]),
        .I2(DOBDO[2]),
        .I3(DOADO[2]),
        .O(\FSM_sequential_execute_engine[state][1]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_52 
       (.I0(DOADO[1]),
        .I1(DOBDO[1]),
        .I2(DOBDO[0]),
        .I3(DOADO[0]),
        .O(\FSM_sequential_execute_engine[state][1]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_53 
       (.I0(DOBDO[7]),
        .I1(DOADO[7]),
        .I2(DOBDO[6]),
        .I3(DOADO[6]),
        .O(\FSM_sequential_execute_engine[state][1]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_54 
       (.I0(DOBDO[5]),
        .I1(DOADO[5]),
        .I2(DOBDO[4]),
        .I3(DOADO[4]),
        .O(\FSM_sequential_execute_engine[state][1]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_55 
       (.I0(DOBDO[2]),
        .I1(DOADO[2]),
        .I2(DOBDO[3]),
        .I3(DOADO[3]),
        .O(\FSM_sequential_execute_engine[state][1]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_56 
       (.I0(DOBDO[1]),
        .I1(DOADO[1]),
        .I2(DOADO[0]),
        .I3(DOBDO[0]),
        .O(\FSM_sequential_execute_engine[state][1]_i_56_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_execute_engine[state][1]_i_7 
       (.I0(\ctrl[alu_unsigned] ),
        .I1(DOADO[31]),
        .I2(DOBDO[31]),
        .O(\FSM_sequential_execute_engine[state][1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hED)) 
    \FSM_sequential_execute_engine[state][1]_i_8 
       (.I0(DOBDO[31]),
        .I1(\ctrl[alu_unsigned] ),
        .I2(DOADO[31]),
        .O(\FSM_sequential_execute_engine[state][1]_i_8_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_13 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_27_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_13_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_13_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_13_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_execute_engine[state][1]_i_28_n_0 ,\FSM_sequential_execute_engine[state][1]_i_29_n_0 ,\FSM_sequential_execute_engine[state][1]_i_30_n_0 ,\FSM_sequential_execute_engine[state][1]_i_31_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_13_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_32_n_0 ,\FSM_sequential_execute_engine[state][1]_i_33_n_0 ,\FSM_sequential_execute_engine[state][1]_i_34_n_0 ,\FSM_sequential_execute_engine[state][1]_i_35_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_22 
       (.CI(1'b0),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_22_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_22_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_22_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_22_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_22_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_36_n_0 ,\FSM_sequential_execute_engine[state][1]_i_37_n_0 ,\FSM_sequential_execute_engine[state][1]_i_38_n_0 ,\FSM_sequential_execute_engine[state][1]_i_39_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_27 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_40_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_27_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_27_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_27_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_execute_engine[state][1]_i_41_n_0 ,\FSM_sequential_execute_engine[state][1]_i_42_n_0 ,\FSM_sequential_execute_engine[state][1]_i_43_n_0 ,\FSM_sequential_execute_engine[state][1]_i_44_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_27_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_45_n_0 ,\FSM_sequential_execute_engine[state][1]_i_46_n_0 ,\FSM_sequential_execute_engine[state][1]_i_47_n_0 ,\FSM_sequential_execute_engine[state][1]_i_48_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_4 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_6_n_0 ),
        .CO({\NLW_FSM_sequential_execute_engine_reg[state][1]_i_4_CO_UNCONNECTED [3:1],alu_cmp[1]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\FSM_sequential_execute_engine[state][1]_i_7_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\FSM_sequential_execute_engine[state][1]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_40 
       (.CI(1'b0),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_40_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_40_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_40_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_execute_engine[state][1]_i_49_n_0 ,\FSM_sequential_execute_engine[state][1]_i_50_n_0 ,\FSM_sequential_execute_engine[state][1]_i_51_n_0 ,\FSM_sequential_execute_engine[state][1]_i_52_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_40_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_53_n_0 ,\FSM_sequential_execute_engine[state][1]_i_54_n_0 ,\FSM_sequential_execute_engine[state][1]_i_55_n_0 ,\FSM_sequential_execute_engine[state][1]_i_56_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_5 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_9_n_0 ),
        .CO({\NLW_FSM_sequential_execute_engine_reg[state][1]_i_5_CO_UNCONNECTED [3],alu_cmp[0],\FSM_sequential_execute_engine_reg[state][1]_i_5_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_sequential_execute_engine[state][1]_i_10_n_0 ,\FSM_sequential_execute_engine[state][1]_i_11_n_0 ,\FSM_sequential_execute_engine[state][1]_i_12_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_6 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_13_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_6_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_6_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_6_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_execute_engine[state][1]_i_14_n_0 ,\FSM_sequential_execute_engine[state][1]_i_15_n_0 ,\FSM_sequential_execute_engine[state][1]_i_16_n_0 ,\FSM_sequential_execute_engine[state][1]_i_17_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_6_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_18_n_0 ,\FSM_sequential_execute_engine[state][1]_i_19_n_0 ,\FSM_sequential_execute_engine[state][1]_i_20_n_0 ,\FSM_sequential_execute_engine[state][1]_i_21_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_9 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_22_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_9_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_9_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_9_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_9_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_23_n_0 ,\FSM_sequential_execute_engine[state][1]_i_24_n_0 ,\FSM_sequential_execute_engine[state][1]_i_25_n_0 ,\FSM_sequential_execute_engine[state][1]_i_26_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][10]_i_1 
       (.I0(DOBDO[10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(DOBDO[2]),
        .O(\register_file_fpga.reg_file_reg_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][11]_i_1 
       (.I0(DOBDO[11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(DOBDO[3]),
        .O(\register_file_fpga.reg_file_reg_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][12]_i_1 
       (.I0(DOBDO[12]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(DOBDO[4]),
        .O(\register_file_fpga.reg_file_reg_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][13]_i_1 
       (.I0(DOBDO[13]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(DOBDO[5]),
        .O(\register_file_fpga.reg_file_reg_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][14]_i_1 
       (.I0(DOBDO[14]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(DOBDO[6]),
        .O(\register_file_fpga.reg_file_reg_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][15]_i_1 
       (.I0(DOBDO[15]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(DOBDO[7]),
        .O(\register_file_fpga.reg_file_reg_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][16]_i_1 
       (.I0(DOBDO[16]),
        .I1(Q[1]),
        .I2(DOBDO[0]),
        .O(\register_file_fpga.reg_file_reg_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][17]_i_1 
       (.I0(DOBDO[17]),
        .I1(Q[1]),
        .I2(DOBDO[1]),
        .O(\register_file_fpga.reg_file_reg_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][18]_i_1 
       (.I0(DOBDO[18]),
        .I1(Q[1]),
        .I2(DOBDO[2]),
        .O(\register_file_fpga.reg_file_reg_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][19]_i_1 
       (.I0(DOBDO[19]),
        .I1(Q[1]),
        .I2(DOBDO[3]),
        .O(\register_file_fpga.reg_file_reg_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][20]_i_1 
       (.I0(DOBDO[20]),
        .I1(Q[1]),
        .I2(DOBDO[4]),
        .O(\register_file_fpga.reg_file_reg_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][21]_i_1 
       (.I0(DOBDO[21]),
        .I1(Q[1]),
        .I2(DOBDO[5]),
        .O(\register_file_fpga.reg_file_reg_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][22]_i_1 
       (.I0(DOBDO[22]),
        .I1(Q[1]),
        .I2(DOBDO[6]),
        .O(\register_file_fpga.reg_file_reg_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][23]_i_1 
       (.I0(DOBDO[23]),
        .I1(Q[1]),
        .I2(DOBDO[7]),
        .O(\register_file_fpga.reg_file_reg_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][24]_i_1 
       (.I0(DOBDO[0]),
        .I1(Q[0]),
        .I2(DOBDO[8]),
        .I3(Q[1]),
        .I4(DOBDO[24]),
        .O(\register_file_fpga.reg_file_reg_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][25]_i_1 
       (.I0(DOBDO[1]),
        .I1(Q[0]),
        .I2(DOBDO[9]),
        .I3(Q[1]),
        .I4(DOBDO[25]),
        .O(\register_file_fpga.reg_file_reg_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][26]_i_1 
       (.I0(DOBDO[2]),
        .I1(Q[0]),
        .I2(DOBDO[10]),
        .I3(Q[1]),
        .I4(DOBDO[26]),
        .O(\register_file_fpga.reg_file_reg_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][27]_i_1 
       (.I0(DOBDO[3]),
        .I1(Q[0]),
        .I2(DOBDO[11]),
        .I3(Q[1]),
        .I4(DOBDO[27]),
        .O(\register_file_fpga.reg_file_reg_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][28]_i_1 
       (.I0(DOBDO[4]),
        .I1(Q[0]),
        .I2(DOBDO[12]),
        .I3(Q[1]),
        .I4(DOBDO[28]),
        .O(\register_file_fpga.reg_file_reg_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][29]_i_1 
       (.I0(DOBDO[5]),
        .I1(Q[0]),
        .I2(DOBDO[13]),
        .I3(Q[1]),
        .I4(DOBDO[29]),
        .O(\register_file_fpga.reg_file_reg_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][30]_i_1 
       (.I0(DOBDO[6]),
        .I1(Q[0]),
        .I2(DOBDO[14]),
        .I3(Q[1]),
        .I4(DOBDO[30]),
        .O(\register_file_fpga.reg_file_reg_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][31]_i_2 
       (.I0(DOBDO[7]),
        .I1(Q[0]),
        .I2(DOBDO[15]),
        .I3(Q[1]),
        .I4(DOBDO[31]),
        .O(\register_file_fpga.reg_file_reg_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][8]_i_1 
       (.I0(DOBDO[8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(DOBDO[0]),
        .O(\register_file_fpga.reg_file_reg_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][9]_i_1 
       (.I0(DOBDO[9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(DOBDO[1]),
        .O(\register_file_fpga.reg_file_reg_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    \ctrl[rs2_abs][3]_i_6 
       (.I0(DOBDO[0]),
        .O(S));
  LUT6 #(
    .INIT(64'h0A060A060A060A00)) 
    \div[sign_mod]_i_1 
       (.I0(DOADO[31]),
        .I1(DOBDO[31]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\div[sign_mod]_i_2_n_0 ),
        .I5(\div[sign_mod]_i_3_n_0 ),
        .O(\register_file_fpga.reg_file_reg_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \div[sign_mod]_i_2 
       (.I0(\div[sign_mod]_i_4_n_0 ),
        .I1(DOBDO[19]),
        .I2(DOBDO[13]),
        .I3(DOBDO[14]),
        .I4(DOBDO[6]),
        .I5(\div[sign_mod]_i_5_n_0 ),
        .O(\div[sign_mod]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \div[sign_mod]_i_3 
       (.I0(\div[sign_mod]_i_6_n_0 ),
        .I1(DOBDO[17]),
        .I2(DOBDO[16]),
        .I3(DOBDO[18]),
        .I4(DOBDO[31]),
        .I5(\div[sign_mod]_i_7_n_0 ),
        .O(\div[sign_mod]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div[sign_mod]_i_4 
       (.I0(DOBDO[12]),
        .I1(DOBDO[7]),
        .I2(DOBDO[11]),
        .I3(DOBDO[10]),
        .O(\div[sign_mod]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \div[sign_mod]_i_5 
       (.I0(DOBDO[3]),
        .I1(DOBDO[9]),
        .I2(DOBDO[5]),
        .I3(DOBDO[8]),
        .I4(\div[sign_mod]_i_8_n_0 ),
        .O(\div[sign_mod]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div[sign_mod]_i_6 
       (.I0(DOBDO[29]),
        .I1(DOBDO[28]),
        .I2(DOBDO[30]),
        .I3(DOBDO[15]),
        .O(\div[sign_mod]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \div[sign_mod]_i_7 
       (.I0(DOBDO[24]),
        .I1(DOBDO[27]),
        .I2(DOBDO[25]),
        .I3(DOBDO[26]),
        .I4(\div[sign_mod]_i_9_n_0 ),
        .O(\div[sign_mod]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div[sign_mod]_i_8 
       (.I0(DOBDO[4]),
        .I1(DOBDO[2]),
        .I2(DOBDO[1]),
        .I3(DOBDO[0]),
        .O(\div[sign_mod]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div[sign_mod]_i_9 
       (.I0(DOBDO[23]),
        .I1(DOBDO[22]),
        .I2(DOBDO[21]),
        .I3(DOBDO[20]),
        .O(\div[sign_mod]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_3 
       (.I0(DOADO[12]),
        .O(\divider_core_serial.div[quotient][12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_4 
       (.I0(DOADO[11]),
        .O(\divider_core_serial.div[quotient][12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_5 
       (.I0(DOADO[10]),
        .O(\divider_core_serial.div[quotient][12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_6 
       (.I0(DOADO[9]),
        .O(\divider_core_serial.div[quotient][12]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_3 
       (.I0(DOADO[16]),
        .O(\divider_core_serial.div[quotient][16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_4 
       (.I0(DOADO[15]),
        .O(\divider_core_serial.div[quotient][16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_5 
       (.I0(DOADO[14]),
        .O(\divider_core_serial.div[quotient][16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_6 
       (.I0(DOADO[13]),
        .O(\divider_core_serial.div[quotient][16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_3 
       (.I0(DOADO[20]),
        .O(\divider_core_serial.div[quotient][20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_4 
       (.I0(DOADO[19]),
        .O(\divider_core_serial.div[quotient][20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_5 
       (.I0(DOADO[18]),
        .O(\divider_core_serial.div[quotient][20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_6 
       (.I0(DOADO[17]),
        .O(\divider_core_serial.div[quotient][20]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_3 
       (.I0(DOADO[24]),
        .O(\divider_core_serial.div[quotient][24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_4 
       (.I0(DOADO[23]),
        .O(\divider_core_serial.div[quotient][24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_5 
       (.I0(DOADO[22]),
        .O(\divider_core_serial.div[quotient][24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_6 
       (.I0(DOADO[21]),
        .O(\divider_core_serial.div[quotient][24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_3 
       (.I0(DOADO[28]),
        .O(\divider_core_serial.div[quotient][28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_4 
       (.I0(DOADO[27]),
        .O(\divider_core_serial.div[quotient][28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_5 
       (.I0(DOADO[26]),
        .O(\divider_core_serial.div[quotient][28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_6 
       (.I0(DOADO[25]),
        .O(\divider_core_serial.div[quotient][28]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][31]_i_5 
       (.I0(DOADO[31]),
        .O(\divider_core_serial.div[quotient][31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][31]_i_6 
       (.I0(DOADO[30]),
        .O(\divider_core_serial.div[quotient][31]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][31]_i_7 
       (.I0(DOADO[29]),
        .O(\divider_core_serial.div[quotient][31]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_3 
       (.I0(DOADO[0]),
        .O(\divider_core_serial.div[quotient][4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_4 
       (.I0(DOADO[4]),
        .O(\divider_core_serial.div[quotient][4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_5 
       (.I0(DOADO[3]),
        .O(\divider_core_serial.div[quotient][4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_6 
       (.I0(DOADO[2]),
        .O(\divider_core_serial.div[quotient][4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_7 
       (.I0(DOADO[1]),
        .O(\divider_core_serial.div[quotient][4]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_3 
       (.I0(DOADO[8]),
        .O(\divider_core_serial.div[quotient][8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_4 
       (.I0(DOADO[7]),
        .O(\divider_core_serial.div[quotient][8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_5 
       (.I0(DOADO[6]),
        .O(\divider_core_serial.div[quotient][8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_6 
       (.I0(DOADO[5]),
        .O(\divider_core_serial.div[quotient][8]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][12]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][8]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][12]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][12]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][12]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_5 ),
        .S({\divider_core_serial.div[quotient][12]_i_3_n_0 ,\divider_core_serial.div[quotient][12]_i_4_n_0 ,\divider_core_serial.div[quotient][12]_i_5_n_0 ,\divider_core_serial.div[quotient][12]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][16]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][12]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][16]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][16]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][16]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_6 ),
        .S({\divider_core_serial.div[quotient][16]_i_3_n_0 ,\divider_core_serial.div[quotient][16]_i_4_n_0 ,\divider_core_serial.div[quotient][16]_i_5_n_0 ,\divider_core_serial.div[quotient][16]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][20]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][16]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][20]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][20]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][20]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_7 ),
        .S({\divider_core_serial.div[quotient][20]_i_3_n_0 ,\divider_core_serial.div[quotient][20]_i_4_n_0 ,\divider_core_serial.div[quotient][20]_i_5_n_0 ,\divider_core_serial.div[quotient][20]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][24]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][20]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][24]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][24]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][24]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_8 ),
        .S({\divider_core_serial.div[quotient][24]_i_3_n_0 ,\divider_core_serial.div[quotient][24]_i_4_n_0 ,\divider_core_serial.div[quotient][24]_i_5_n_0 ,\divider_core_serial.div[quotient][24]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][28]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][24]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][28]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][28]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][28]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_9 ),
        .S({\divider_core_serial.div[quotient][28]_i_3_n_0 ,\divider_core_serial.div[quotient][28]_i_4_n_0 ,\divider_core_serial.div[quotient][28]_i_5_n_0 ,\divider_core_serial.div[quotient][28]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][31]_i_4 
       (.CI(\divider_core_serial.div_reg[quotient][28]_i_2_n_0 ),
        .CO({\NLW_divider_core_serial.div_reg[quotient][31]_i_4_CO_UNCONNECTED [3:2],\divider_core_serial.div_reg[quotient][31]_i_4_n_2 ,\divider_core_serial.div_reg[quotient][31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_divider_core_serial.div_reg[quotient][31]_i_4_O_UNCONNECTED [3],O}),
        .S({1'b0,\divider_core_serial.div[quotient][31]_i_5_n_0 ,\divider_core_serial.div[quotient][31]_i_6_n_0 ,\divider_core_serial.div[quotient][31]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][4]_i_2 
       (.CI(1'b0),
        .CO({\divider_core_serial.div_reg[quotient][4]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][4]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][4]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][4]_i_2_n_3 }),
        .CYINIT(\divider_core_serial.div[quotient][4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_3 ),
        .S({\divider_core_serial.div[quotient][4]_i_4_n_0 ,\divider_core_serial.div[quotient][4]_i_5_n_0 ,\divider_core_serial.div[quotient][4]_i_6_n_0 ,\divider_core_serial.div[quotient][4]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][8]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][4]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][8]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][8]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][8]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_4 ),
        .S({\divider_core_serial.div[quotient][8]_i_3_n_0 ,\divider_core_serial.div[quotient][8]_i_4_n_0 ,\divider_core_serial.div[quotient][8]_i_5_n_0 ,\divider_core_serial.div[quotient][8]_i_6_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_5
       (.I0(DOBDO[0]),
        .I1(\_inferred__4/i__carry ),
        .O(\register_file_fpga.reg_file_reg_10 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mar[3]_i_5 
       (.I0(DOADO[0]),
        .I1(\ctrl[alu_opa_mux] ),
        .O(\register_file_fpga.reg_file_reg_1 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \register_file_fpga.reg_file_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,\register_file_fpga.reg_file_reg_11 ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,Q[6:2],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_register_file_fpga.reg_file_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_register_file_fpga.reg_file_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_register_file_fpga.reg_file_reg_DBITERR_UNCONNECTED ),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(\NLW_register_file_fpga.reg_file_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_register_file_fpga.reg_file_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_register_file_fpga.reg_file_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_register_file_fpga.reg_file_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_register_file_fpga.reg_file_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_register_file_fpga.reg_file_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_register_file_fpga.reg_file_reg_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_debug_dm
   (\FSM_onehot_dm_ctrl_reg[cmderr][0]_0 ,
    \dmi_rsp[ack] ,
    \iodev_rsp[0][ack] ,
    \dm_ctrl_reg[pbuf_en]__0 ,
    p_3_in,
    \dm_ctrl_reg[hart_halted]_0 ,
    \dm_reg_reg[abstractauto_autoexecdata]__0 ,
    \dm_ctrl_reg[hart_resume_ack]__0 ,
    \dm_reg_reg[halt_req]__0 ,
    p_0_in22_in,
    \dm_reg_reg[abstractauto_autoexecprogbuf][0]_0 ,
    \FSM_sequential_dm_ctrl_reg[state][1]_0 ,
    \dm_ctrl_reg[state] ,
    \dm_ctrl_reg[pbuf_en]_0 ,
    Q,
    \dm_ctrl_reg[pbuf_en]_1 ,
    \dci_reg[data_reg][31]_0 ,
    \dci_reg[data_reg][15]_0 ,
    \dci_reg[data_reg][17]_0 ,
    \dci_reg[data_reg][19]_0 ,
    \dm_reg_reg[progbuf][0][30]_0 ,
    \dm_reg_reg[progbuf][0][31]_0 ,
    \dm_ctrl_reg[pbuf_en]_2 ,
    \dm_ctrl_reg[ldsw_progbuf][31]_0 ,
    \dci_reg[data_reg][27]_0 ,
    \dm_reg_reg[progbuf][0][28]_0 ,
    \dm_reg_reg[progbuf][0][29]_0 ,
    \dci_reg[data_reg][1]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][20]_0 ,
    \dm_reg_reg[progbuf][0][26]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][1]_0 ,
    \dm_reg_reg[progbuf][1][4]_0 ,
    \dm_reg_reg[progbuf][1][6]_0 ,
    \FSM_sequential_dm_ctrl_reg[state][1]_1 ,
    D,
    \bus_rsp_o_reg[data][20]_0 ,
    \bus_rsp_o_reg[data][31]_0 ,
    \bus_rsp_o_reg[data][17]_0 ,
    \dm_ctrl_reg[cmderr][2]_0 ,
    \dmi_rsp_o_reg[data][31]_0 ,
    clk,
    rstn_ext,
    \dci[halt_ack] ,
    \dci[resume_ack] ,
    \dm_reg[resume_req]3_out ,
    \dm_reg[reset_ack]2_out ,
    \dm_reg[autoexec_rd] ,
    \dm_reg[autoexec_wr] ,
    \dci[execute_ack] ,
    \dci[exception_ack] ,
    \dm_reg[rd_acc_err] ,
    \dm_reg[wr_acc_err] ,
    \dm_reg[clr_acc_err]11_out ,
    \dmi_rsp_o_reg[ack]0 ,
    p_21_in,
    \dm_reg_reg[dmcontrol_dmactive]_0 ,
    \dm_reg_reg[dmcontrol_ndmreset]_0 ,
    \dm_reg_reg[abstractauto_autoexecdata]_0 ,
    \dm_reg_reg[halt_req]_0 ,
    \dm_reg_reg[abstractauto_autoexecprogbuf][1]_0 ,
    \dm_reg_reg[abstractauto_autoexecprogbuf][0]_1 ,
    \bus_rsp_o_reg[data][15]_0 ,
    \bus_rsp_o_reg[data][5]_0 ,
    \bus_rsp_o_reg[data][5]_1 ,
    \bus_rsp_o[data][29]_i_2 ,
    \bus_rsp_o[data][8]_i_2 ,
    ADDRARDADDR,
    \bus_rsp_o[data][6]_i_2 ,
    \dm_reg_reg[command][0]_0 ,
    \dci_reg[data_reg][31]_1 ,
    \dmi_rsp_o_reg[data][2]_0 ,
    \dmi_rsp_o_reg[data][13]_0 ,
    \dmi_rsp_o_reg[data][13]_1 ,
    \generators.rstn_sys_sreg_reg[3] ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7__0 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7__0_0 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7__0_1 ,
    \dm_reg_reg[command][31]_0 ,
    E,
    \dci_reg[data_reg][31]_2 ,
    \dmi_rsp_o_reg[data][25]_0 ,
    \dm_reg_reg[progbuf][1][31]_0 ,
    \dm_reg_reg[progbuf][0][31]_1 ,
    \bus_rsp_o_reg[data][31]_1 );
  output \FSM_onehot_dm_ctrl_reg[cmderr][0]_0 ;
  output \dmi_rsp[ack] ;
  output \iodev_rsp[0][ack] ;
  output \dm_ctrl_reg[pbuf_en]__0 ;
  output [1:0]p_3_in;
  output \dm_ctrl_reg[hart_halted]_0 ;
  output \dm_reg_reg[abstractauto_autoexecdata]__0 ;
  output \dm_ctrl_reg[hart_resume_ack]__0 ;
  output \dm_reg_reg[halt_req]__0 ;
  output p_0_in22_in;
  output \dm_reg_reg[abstractauto_autoexecprogbuf][0]_0 ;
  output \FSM_sequential_dm_ctrl_reg[state][1]_0 ;
  output [2:0]\dm_ctrl_reg[state] ;
  output \dm_ctrl_reg[pbuf_en]_0 ;
  output [20:0]Q;
  output \dm_ctrl_reg[pbuf_en]_1 ;
  output [26:0]\dci_reg[data_reg][31]_0 ;
  output \dci_reg[data_reg][15]_0 ;
  output \dci_reg[data_reg][17]_0 ;
  output \dci_reg[data_reg][19]_0 ;
  output \dm_reg_reg[progbuf][0][30]_0 ;
  output [16:0]\dm_reg_reg[progbuf][0][31]_0 ;
  output \dm_ctrl_reg[pbuf_en]_2 ;
  output [9:0]\dm_ctrl_reg[ldsw_progbuf][31]_0 ;
  output \dci_reg[data_reg][27]_0 ;
  output \dm_reg_reg[progbuf][0][28]_0 ;
  output \dm_reg_reg[progbuf][0][29]_0 ;
  output \dci_reg[data_reg][1]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][20]_0 ;
  output \dm_reg_reg[progbuf][0][26]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][1]_0 ;
  output \dm_reg_reg[progbuf][1][4]_0 ;
  output \dm_reg_reg[progbuf][1][6]_0 ;
  output \FSM_sequential_dm_ctrl_reg[state][1]_1 ;
  output [3:0]D;
  output \bus_rsp_o_reg[data][20]_0 ;
  output [29:0]\bus_rsp_o_reg[data][31]_0 ;
  output \bus_rsp_o_reg[data][17]_0 ;
  output [2:0]\dm_ctrl_reg[cmderr][2]_0 ;
  output [31:0]\dmi_rsp_o_reg[data][31]_0 ;
  input clk;
  input rstn_ext;
  input \dci[halt_ack] ;
  input \dci[resume_ack] ;
  input \dm_reg[resume_req]3_out ;
  input \dm_reg[reset_ack]2_out ;
  input \dm_reg[autoexec_rd] ;
  input \dm_reg[autoexec_wr] ;
  input \dci[execute_ack] ;
  input \dci[exception_ack] ;
  input \dm_reg[rd_acc_err] ;
  input \dm_reg[wr_acc_err] ;
  input \dm_reg[clr_acc_err]11_out ;
  input \dmi_rsp_o_reg[ack]0 ;
  input p_21_in;
  input \dm_reg_reg[dmcontrol_dmactive]_0 ;
  input \dm_reg_reg[dmcontrol_ndmreset]_0 ;
  input \dm_reg_reg[abstractauto_autoexecdata]_0 ;
  input \dm_reg_reg[halt_req]_0 ;
  input \dm_reg_reg[abstractauto_autoexecprogbuf][1]_0 ;
  input \dm_reg_reg[abstractauto_autoexecprogbuf][0]_1 ;
  input [2:0]\bus_rsp_o_reg[data][15]_0 ;
  input [0:0]\bus_rsp_o_reg[data][5]_0 ;
  input \bus_rsp_o_reg[data][5]_1 ;
  input \bus_rsp_o[data][29]_i_2 ;
  input \bus_rsp_o[data][8]_i_2 ;
  input [2:0]ADDRARDADDR;
  input \bus_rsp_o[data][6]_i_2 ;
  input \dm_reg_reg[command][0]_0 ;
  input [1:0]\dci_reg[data_reg][31]_1 ;
  input \dmi_rsp_o_reg[data][2]_0 ;
  input [0:0]\dmi_rsp_o_reg[data][13]_0 ;
  input \dmi_rsp_o_reg[data][13]_1 ;
  input [2:0]\generators.rstn_sys_sreg_reg[3] ;
  input [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7__0 ;
  input [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7__0_0 ;
  input [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7__0_1 ;
  input [31:0]\dm_reg_reg[command][31]_0 ;
  input [0:0]E;
  input [31:0]\dci_reg[data_reg][31]_2 ;
  input [13:0]\dmi_rsp_o_reg[data][25]_0 ;
  input [0:0]\dm_reg_reg[progbuf][1][31]_0 ;
  input [0:0]\dm_reg_reg[progbuf][0][31]_1 ;
  input [31:0]\bus_rsp_o_reg[data][31]_1 ;

  wire [2:0]ADDRARDADDR;
  wire [3:0]D;
  wire [0:0]E;
  wire \FSM_onehot_dm_ctrl[cmderr][0]_i_1_n_0 ;
  wire \FSM_onehot_dm_ctrl[cmderr][0]_i_2_n_0 ;
  wire \FSM_onehot_dm_ctrl[cmderr][0]_i_3_n_0 ;
  wire \FSM_onehot_dm_ctrl_reg[cmderr][0]_0 ;
  wire \FSM_sequential_dm_ctrl[state][0]_i_1_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][1]_i_1_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][2]_i_1_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][2]_i_2_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][2]_i_3_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][2]_i_4_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][2]_i_5_n_0 ;
  wire \FSM_sequential_dm_ctrl_reg[state][1]_0 ;
  wire \FSM_sequential_dm_ctrl_reg[state][1]_1 ;
  wire [20:0]Q;
  wire \bus_rsp_o[data][15]_i_3_n_0 ;
  wire \bus_rsp_o[data][16]_i_3_n_0 ;
  wire \bus_rsp_o[data][17]_i_3_n_0 ;
  wire \bus_rsp_o[data][19]_i_3_n_0 ;
  wire \bus_rsp_o[data][1]_i_3_n_0 ;
  wire \bus_rsp_o[data][29]_i_2 ;
  wire \bus_rsp_o[data][5]_i_3_n_0 ;
  wire \bus_rsp_o[data][6]_i_2 ;
  wire \bus_rsp_o[data][8]_i_2 ;
  wire \bus_rsp_o[data][8]_i_5_n_0 ;
  wire [2:0]\bus_rsp_o_reg[data][15]_0 ;
  wire \bus_rsp_o_reg[data][17]_0 ;
  wire \bus_rsp_o_reg[data][20]_0 ;
  wire [29:0]\bus_rsp_o_reg[data][31]_0 ;
  wire [31:0]\bus_rsp_o_reg[data][31]_1 ;
  wire [0:0]\bus_rsp_o_reg[data][5]_0 ;
  wire \bus_rsp_o_reg[data][5]_1 ;
  wire clk;
  wire [16:8]data2;
  wire \dci[exception_ack] ;
  wire \dci[execute_ack] ;
  wire \dci[execute_req]0_out ;
  wire \dci[halt_ack] ;
  wire \dci[resume_ack] ;
  wire [30:19]\dci_reg[data_reg] ;
  wire \dci_reg[data_reg][15]_0 ;
  wire \dci_reg[data_reg][17]_0 ;
  wire \dci_reg[data_reg][19]_0 ;
  wire \dci_reg[data_reg][1]_0 ;
  wire \dci_reg[data_reg][27]_0 ;
  wire [26:0]\dci_reg[data_reg][31]_0 ;
  wire [1:0]\dci_reg[data_reg][31]_1 ;
  wire [31:0]\dci_reg[data_reg][31]_2 ;
  wire \dci_reg[exception_ack_n_0_] ;
  wire \dci_reg[execute_ack_n_0_] ;
  wire \dci_reg[halt_ack]__0 ;
  wire \dci_reg[resume_ack]__0 ;
  wire \dm_ctrl[cmderr][0]_i_1_n_0 ;
  wire \dm_ctrl[cmderr][1]_i_1_n_0 ;
  wire \dm_ctrl[cmderr][1]_i_2_n_0 ;
  wire \dm_ctrl[cmderr][2]_i_1_n_0 ;
  wire \dm_ctrl[hart_halted]_i_1_n_0 ;
  wire \dm_ctrl[hart_reset]_i_1_n_0 ;
  wire \dm_ctrl[hart_resume_ack]_i_1_n_0 ;
  wire \dm_ctrl[hart_resume_req]_i_1_n_0 ;
  wire \dm_ctrl[illegal_cmd]10_out ;
  wire \dm_ctrl[illegal_cmd]_i_2_n_0 ;
  wire \dm_ctrl[illegal_cmd]_i_3_n_0 ;
  wire \dm_ctrl[illegal_cmd]_i_4_n_0 ;
  wire \dm_ctrl[illegal_cmd]_i_5_n_0 ;
  wire \dm_ctrl[illegal_cmd]_i_6_n_0 ;
  wire \dm_ctrl[illegal_cmd]_i_7_n_0 ;
  wire \dm_ctrl[illegal_state]4_out ;
  wire \dm_ctrl[ldsw_progbuf][20]_i_1_n_0 ;
  wire \dm_ctrl[ldsw_progbuf][21]_i_1_n_0 ;
  wire \dm_ctrl[ldsw_progbuf][22]_i_1_n_0 ;
  wire \dm_ctrl[ldsw_progbuf][23]_i_1_n_0 ;
  wire \dm_ctrl[ldsw_progbuf][24]_i_1_n_0 ;
  wire \dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ;
  wire \dm_ctrl[ldsw_progbuf][5]_i_1_n_0 ;
  wire [31:4]\dm_ctrl[ldsw_progbuf]__0 ;
  wire \dm_ctrl[pbuf_en] ;
  wire [2:0]\dm_ctrl_reg[cmderr][2]_0 ;
  wire \dm_ctrl_reg[hart_halted]_0 ;
  wire \dm_ctrl_reg[hart_reset]__0 ;
  wire \dm_ctrl_reg[hart_resume_ack]__0 ;
  wire \dm_ctrl_reg[illegal_cmd_n_0_] ;
  wire \dm_ctrl_reg[illegal_state_n_0_] ;
  wire [20:1]\dm_ctrl_reg[ldsw_progbuf] ;
  wire \dm_ctrl_reg[ldsw_progbuf][1]_0 ;
  wire \dm_ctrl_reg[ldsw_progbuf][20]_0 ;
  wire [9:0]\dm_ctrl_reg[ldsw_progbuf][31]_0 ;
  wire \dm_ctrl_reg[pbuf_en]_0 ;
  wire \dm_ctrl_reg[pbuf_en]_1 ;
  wire \dm_ctrl_reg[pbuf_en]_2 ;
  wire \dm_ctrl_reg[pbuf_en]__0 ;
  wire [2:0]\dm_ctrl_reg[state] ;
  wire \dm_reg[autoexec_rd] ;
  wire \dm_reg[autoexec_wr] ;
  wire \dm_reg[clr_acc_err]11_out ;
  wire \dm_reg[command][31]_i_1_n_0 ;
  wire \dm_reg[rd_acc_err] ;
  wire \dm_reg[reset_ack]2_out ;
  wire \dm_reg[resume_req]3_out ;
  wire \dm_reg[wr_acc_err] ;
  wire \dm_reg_reg[abstractauto_autoexecdata]_0 ;
  wire \dm_reg_reg[abstractauto_autoexecdata]__0 ;
  wire \dm_reg_reg[abstractauto_autoexecprogbuf][0]_0 ;
  wire \dm_reg_reg[abstractauto_autoexecprogbuf][0]_1 ;
  wire \dm_reg_reg[abstractauto_autoexecprogbuf][1]_0 ;
  wire \dm_reg_reg[autoexec_rd]__0 ;
  wire \dm_reg_reg[autoexec_wr]__0 ;
  wire \dm_reg_reg[clr_acc_err_n_0_] ;
  wire \dm_reg_reg[command][0]_0 ;
  wire [31:0]\dm_reg_reg[command][31]_0 ;
  wire \dm_reg_reg[command_n_0_][0] ;
  wire \dm_reg_reg[command_n_0_][10] ;
  wire \dm_reg_reg[command_n_0_][11] ;
  wire \dm_reg_reg[command_n_0_][12] ;
  wire \dm_reg_reg[command_n_0_][13] ;
  wire \dm_reg_reg[command_n_0_][14] ;
  wire \dm_reg_reg[command_n_0_][15] ;
  wire \dm_reg_reg[command_n_0_][16] ;
  wire \dm_reg_reg[command_n_0_][17] ;
  wire \dm_reg_reg[command_n_0_][18] ;
  wire \dm_reg_reg[command_n_0_][19] ;
  wire \dm_reg_reg[command_n_0_][1] ;
  wire \dm_reg_reg[command_n_0_][20] ;
  wire \dm_reg_reg[command_n_0_][21] ;
  wire \dm_reg_reg[command_n_0_][22] ;
  wire \dm_reg_reg[command_n_0_][24] ;
  wire \dm_reg_reg[command_n_0_][25] ;
  wire \dm_reg_reg[command_n_0_][26] ;
  wire \dm_reg_reg[command_n_0_][27] ;
  wire \dm_reg_reg[command_n_0_][28] ;
  wire \dm_reg_reg[command_n_0_][29] ;
  wire \dm_reg_reg[command_n_0_][2] ;
  wire \dm_reg_reg[command_n_0_][30] ;
  wire \dm_reg_reg[command_n_0_][31] ;
  wire \dm_reg_reg[command_n_0_][3] ;
  wire \dm_reg_reg[command_n_0_][4] ;
  wire \dm_reg_reg[command_n_0_][5] ;
  wire \dm_reg_reg[command_n_0_][6] ;
  wire \dm_reg_reg[command_n_0_][7] ;
  wire \dm_reg_reg[command_n_0_][8] ;
  wire \dm_reg_reg[command_n_0_][9] ;
  wire \dm_reg_reg[dmcontrol_dmactive]_0 ;
  wire \dm_reg_reg[dmcontrol_ndmreset]_0 ;
  wire \dm_reg_reg[halt_req]_0 ;
  wire \dm_reg_reg[halt_req]__0 ;
  wire \dm_reg_reg[progbuf][0][26]_0 ;
  wire \dm_reg_reg[progbuf][0][28]_0 ;
  wire \dm_reg_reg[progbuf][0][29]_0 ;
  wire \dm_reg_reg[progbuf][0][30]_0 ;
  wire [16:0]\dm_reg_reg[progbuf][0][31]_0 ;
  wire [0:0]\dm_reg_reg[progbuf][0][31]_1 ;
  wire [30:1]\dm_reg_reg[progbuf][0]_1 ;
  wire [0:0]\dm_reg_reg[progbuf][1][31]_0 ;
  wire \dm_reg_reg[progbuf][1][4]_0 ;
  wire \dm_reg_reg[progbuf][1][6]_0 ;
  wire [26:1]\dm_reg_reg[progbuf][1]_0 ;
  wire \dm_reg_reg[rd_acc_err]__0 ;
  wire \dm_reg_reg[reset_ack_n_0_] ;
  wire \dm_reg_reg[resume_req]__0 ;
  wire \dm_reg_reg[wr_acc_err]__0 ;
  wire \dmi_rsp[ack] ;
  wire \dmi_rsp_o[data][13]_i_1_n_0 ;
  wire \dmi_rsp_o[data][14]_i_1_n_0 ;
  wire \dmi_rsp_o[data][18]_i_1_n_0 ;
  wire \dmi_rsp_o[data][19]_i_1_n_0 ;
  wire \dmi_rsp_o[data][21]_i_1_n_0 ;
  wire \dmi_rsp_o[data][23]_i_1_n_0 ;
  wire \dmi_rsp_o[data][24]_i_1_n_0 ;
  wire \dmi_rsp_o[data][26]_i_1_n_0 ;
  wire \dmi_rsp_o[data][27]_i_1_n_0 ;
  wire \dmi_rsp_o[data][28]_i_1_n_0 ;
  wire \dmi_rsp_o[data][29]_i_1_n_0 ;
  wire \dmi_rsp_o[data][2]_i_1_n_0 ;
  wire \dmi_rsp_o[data][30]_i_1_n_0 ;
  wire \dmi_rsp_o[data][31]_i_1_n_0 ;
  wire \dmi_rsp_o[data][3]_i_1_n_0 ;
  wire \dmi_rsp_o[data][4]_i_1_n_0 ;
  wire \dmi_rsp_o[data][5]_i_1_n_0 ;
  wire \dmi_rsp_o[data][6]_i_1_n_0 ;
  wire \dmi_rsp_o_reg[ack]0 ;
  wire [0:0]\dmi_rsp_o_reg[data][13]_0 ;
  wire \dmi_rsp_o_reg[data][13]_1 ;
  wire [13:0]\dmi_rsp_o_reg[data][25]_0 ;
  wire \dmi_rsp_o_reg[data][2]_0 ;
  wire [31:0]\dmi_rsp_o_reg[data][31]_0 ;
  wire [2:0]\generators.rstn_sys_sreg_reg[3] ;
  wire \iodev_rsp[0][ack] ;
  wire [20:17]\iodev_rsp[0][data] ;
  wire [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7__0 ;
  wire [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7__0_0 ;
  wire [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7__0_1 ;
  wire p_0_in22_in;
  wire p_21_in;
  wire [1:0]p_3_in;
  wire p_4_in;
  wire rstn_ext;

  LUT4 #(
    .INIT(16'hBBFB)) 
    \FSM_onehot_dm_ctrl[cmderr][0]_i_1 
       (.I0(\FSM_onehot_dm_ctrl[cmderr][0]_i_3_n_0 ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[clr_acc_err_n_0_] ),
        .I3(\FSM_onehot_dm_ctrl_reg[cmderr][0]_0 ),
        .O(\FSM_onehot_dm_ctrl[cmderr][0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_dm_ctrl[cmderr][0]_i_2 
       (.I0(\FSM_onehot_dm_ctrl_reg[cmderr][0]_0 ),
        .I1(p_3_in[0]),
        .O(\FSM_onehot_dm_ctrl[cmderr][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \FSM_onehot_dm_ctrl[cmderr][0]_i_3 
       (.I0(\FSM_onehot_dm_ctrl_reg[cmderr][0]_0 ),
        .I1(\dm_reg_reg[wr_acc_err]__0 ),
        .I2(\dci_reg[exception_ack_n_0_] ),
        .I3(\dm_ctrl_reg[illegal_cmd_n_0_] ),
        .I4(\dm_ctrl_reg[illegal_state_n_0_] ),
        .I5(\dm_reg_reg[rd_acc_err]__0 ),
        .O(\FSM_onehot_dm_ctrl[cmderr][0]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:00001,iSTATE0:00010,iSTATE1:00100,iSTATE2:10000,iSTATE3:01000" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_dm_ctrl_reg[cmderr][0] 
       (.C(clk),
        .CE(\FSM_onehot_dm_ctrl[cmderr][0]_i_1_n_0 ),
        .D(\FSM_onehot_dm_ctrl[cmderr][0]_i_2_n_0 ),
        .PRE(rstn_ext),
        .Q(\FSM_onehot_dm_ctrl_reg[cmderr][0]_0 ));
  LUT6 #(
    .INIT(64'h00005D00AAAAAAAA)) 
    \FSM_sequential_dm_ctrl[state][0]_i_1 
       (.I0(\dm_ctrl_reg[state] [0]),
        .I1(\FSM_sequential_dm_ctrl[state][2]_i_2_n_0 ),
        .I2(\dm_ctrl_reg[state] [1]),
        .I3(p_3_in[0]),
        .I4(\dm_ctrl_reg[state] [2]),
        .I5(\FSM_sequential_dm_ctrl[state][2]_i_3_n_0 ),
        .O(\FSM_sequential_dm_ctrl[state][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0050FFFF00200000)) 
    \FSM_sequential_dm_ctrl[state][1]_i_1 
       (.I0(\dm_ctrl_reg[state] [0]),
        .I1(\FSM_sequential_dm_ctrl[state][2]_i_2_n_0 ),
        .I2(p_3_in[0]),
        .I3(\dm_ctrl_reg[state] [2]),
        .I4(\FSM_sequential_dm_ctrl[state][2]_i_3_n_0 ),
        .I5(\dm_ctrl_reg[state] [1]),
        .O(\FSM_sequential_dm_ctrl[state][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF88800000)) 
    \FSM_sequential_dm_ctrl[state][2]_i_1 
       (.I0(p_3_in[0]),
        .I1(\dm_ctrl_reg[state] [0]),
        .I2(\FSM_sequential_dm_ctrl[state][2]_i_2_n_0 ),
        .I3(\dm_ctrl_reg[state] [1]),
        .I4(\FSM_sequential_dm_ctrl[state][2]_i_3_n_0 ),
        .I5(\dm_ctrl_reg[state] [2]),
        .O(\FSM_sequential_dm_ctrl[state][2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_dm_ctrl[state][2]_i_2 
       (.I0(\dm_ctrl_reg[hart_halted]_0 ),
        .I1(\dm_ctrl[illegal_cmd]_i_2_n_0 ),
        .O(\FSM_sequential_dm_ctrl[state][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h54FF54FFFFFF54FF)) 
    \FSM_sequential_dm_ctrl[state][2]_i_3 
       (.I0(\FSM_sequential_dm_ctrl[state][2]_i_4_n_0 ),
        .I1(\dm_reg_reg[command][0]_0 ),
        .I2(\FSM_sequential_dm_ctrl[state][2]_i_5_n_0 ),
        .I3(p_3_in[0]),
        .I4(\dm_ctrl_reg[state] [0]),
        .I5(\dm_ctrl_reg[state] [1]),
        .O(\FSM_sequential_dm_ctrl[state][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'hFF4F4444)) 
    \FSM_sequential_dm_ctrl[state][2]_i_4 
       (.I0(\dci_reg[execute_ack_n_0_] ),
        .I1(\dm_ctrl_reg[state] [0]),
        .I2(\dci_reg[halt_ack]__0 ),
        .I3(\dm_ctrl_reg[state] [1]),
        .I4(\dm_ctrl_reg[state] [2]),
        .O(\FSM_sequential_dm_ctrl[state][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFEFFFEFEEEE)) 
    \FSM_sequential_dm_ctrl[state][2]_i_5 
       (.I0(\dm_ctrl_reg[state] [2]),
        .I1(\dm_ctrl_reg[state] [1]),
        .I2(\dci_reg[data_reg][31]_1 [1]),
        .I3(\dci_reg[data_reg][31]_1 [0]),
        .I4(\dm_reg_reg[autoexec_rd]__0 ),
        .I5(\dm_reg_reg[autoexec_wr]__0 ),
        .O(\FSM_sequential_dm_ctrl[state][2]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "cmd_idle:000,cmd_check:001,cmd_trigger:011,cmd_busy:100,cmd_error:101,cmd_prepare:010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_dm_ctrl_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\FSM_sequential_dm_ctrl[state][0]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[state] [0]));
  (* FSM_ENCODED_STATES = "cmd_idle:000,cmd_check:001,cmd_trigger:011,cmd_busy:100,cmd_error:101,cmd_prepare:010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_dm_ctrl_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\FSM_sequential_dm_ctrl[state][1]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[state] [1]));
  (* FSM_ENCODED_STATES = "cmd_idle:000,cmd_check:001,cmd_trigger:011,cmd_busy:100,cmd_error:101,cmd_prepare:010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_dm_ctrl_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\FSM_sequential_dm_ctrl[state][2]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[state] [2]));
  LUT4 #(
    .INIT(16'hFD01)) 
    \bus_rsp_o[data][0]_i_4 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [1]),
        .I1(\bus_rsp_o_reg[data][15]_0 [1]),
        .I2(\bus_rsp_o[data][6]_i_2 ),
        .I3(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][1]_0 ));
  LUT5 #(
    .INIT(32'hFC5FFF5F)) 
    \bus_rsp_o[data][15]_i_2 
       (.I0(\dci_reg[data_reg][31]_0 [15]),
        .I1(\bus_rsp_o[data][15]_i_3_n_0 ),
        .I2(\bus_rsp_o_reg[data][15]_0 [2]),
        .I3(\bus_rsp_o_reg[data][5]_0 ),
        .I4(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dci_reg[data_reg][15]_0 ));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \bus_rsp_o[data][15]_i_3 
       (.I0(\dm_reg_reg[progbuf][0]_1 [15]),
        .I1(\bus_rsp_o[data][6]_i_2 ),
        .I2(\bus_rsp_o_reg[data][15]_0 [1]),
        .I3(\dm_reg_reg[progbuf][1]_0 [15]),
        .O(\bus_rsp_o[data][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F00DDFF0FFFDDFF)) 
    \bus_rsp_o[data][16]_i_2 
       (.I0(\dm_ctrl_reg[pbuf_en]__0 ),
        .I1(\bus_rsp_o[data][16]_i_3_n_0 ),
        .I2(data2[16]),
        .I3(\bus_rsp_o_reg[data][5]_0 ),
        .I4(\bus_rsp_o_reg[data][15]_0 [2]),
        .I5(\dci_reg[data_reg][31]_0 [16]),
        .O(\dm_ctrl_reg[pbuf_en]_1 ));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \bus_rsp_o[data][16]_i_3 
       (.I0(\dm_reg_reg[progbuf][0]_1 [16]),
        .I1(\bus_rsp_o[data][6]_i_2 ),
        .I2(\bus_rsp_o_reg[data][15]_0 [1]),
        .I3(\dm_reg_reg[progbuf][1]_0 [16]),
        .O(\bus_rsp_o[data][16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFC5FFF5F)) 
    \bus_rsp_o[data][17]_i_2 
       (.I0(\dci_reg[data_reg][31]_0 [17]),
        .I1(\bus_rsp_o[data][17]_i_3_n_0 ),
        .I2(\bus_rsp_o_reg[data][15]_0 [2]),
        .I3(\bus_rsp_o_reg[data][5]_0 ),
        .I4(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dci_reg[data_reg][17]_0 ));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \bus_rsp_o[data][17]_i_3 
       (.I0(\dm_reg_reg[progbuf][0]_1 [17]),
        .I1(\bus_rsp_o[data][6]_i_2 ),
        .I2(\bus_rsp_o_reg[data][15]_0 [1]),
        .I3(\dm_reg_reg[progbuf][1]_0 [17]),
        .O(\bus_rsp_o[data][17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFC5FFF5F)) 
    \bus_rsp_o[data][19]_i_2 
       (.I0(\dci_reg[data_reg] [19]),
        .I1(\bus_rsp_o[data][19]_i_3_n_0 ),
        .I2(\bus_rsp_o_reg[data][15]_0 [2]),
        .I3(\bus_rsp_o_reg[data][5]_0 ),
        .I4(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dci_reg[data_reg][19]_0 ));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \bus_rsp_o[data][19]_i_3 
       (.I0(\dm_reg_reg[progbuf][0]_1 [19]),
        .I1(\bus_rsp_o[data][6]_i_2 ),
        .I2(\bus_rsp_o_reg[data][15]_0 [1]),
        .I3(\dm_reg_reg[progbuf][1]_0 [19]),
        .O(\bus_rsp_o[data][19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEE0C)) 
    \bus_rsp_o[data][1]_i_2 
       (.I0(\bus_rsp_o[data][1]_i_3_n_0 ),
        .I1(ADDRARDADDR[2]),
        .I2(\dci_reg[data_reg][31]_0 [1]),
        .I3(ADDRARDADDR[1]),
        .O(\dci_reg[data_reg][1]_0 ));
  LUT6 #(
    .INIT(64'h000300A30A030AA3)) 
    \bus_rsp_o[data][1]_i_3 
       (.I0(\dm_ctrl_reg[pbuf_en]__0 ),
        .I1(\dm_ctrl_reg[ldsw_progbuf] [1]),
        .I2(\bus_rsp_o[data][6]_i_2 ),
        .I3(ADDRARDADDR[0]),
        .I4(\dm_reg_reg[progbuf][0]_1 [1]),
        .I5(\dm_reg_reg[progbuf][1]_0 [1]),
        .O(\bus_rsp_o[data][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCCCCCE2E22222)) 
    \bus_rsp_o[data][20]_i_3 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [20]),
        .I1(\bus_rsp_o[data][6]_i_2 ),
        .I2(\dm_reg_reg[progbuf][0]_1 [20]),
        .I3(\dm_reg_reg[progbuf][1]_0 [20]),
        .I4(\dm_ctrl_reg[pbuf_en]__0 ),
        .I5(\bus_rsp_o_reg[data][15]_0 [1]),
        .O(\dm_ctrl_reg[ldsw_progbuf][20]_0 ));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \bus_rsp_o[data][26]_i_3 
       (.I0(\dm_reg_reg[progbuf][0]_1 [26]),
        .I1(\bus_rsp_o[data][6]_i_2 ),
        .I2(\bus_rsp_o_reg[data][15]_0 [1]),
        .I3(\dm_reg_reg[progbuf][1]_0 [26]),
        .O(\dm_reg_reg[progbuf][0][26]_0 ));
  LUT6 #(
    .INIT(64'h22222222F3333333)) 
    \bus_rsp_o[data][27]_i_5 
       (.I0(\dci_reg[data_reg] [27]),
        .I1(\bus_rsp_o_reg[data][5]_0 ),
        .I2(\dm_reg_reg[progbuf][0]_1 [27]),
        .I3(\bus_rsp_o[data][29]_i_2 ),
        .I4(\dm_ctrl_reg[pbuf_en]__0 ),
        .I5(\bus_rsp_o_reg[data][15]_0 [2]),
        .O(\dci_reg[data_reg][27]_0 ));
  LUT6 #(
    .INIT(64'h00800080FFFF00FF)) 
    \bus_rsp_o[data][28]_i_3 
       (.I0(\dm_reg_reg[progbuf][0]_1 [28]),
        .I1(\bus_rsp_o[data][29]_i_2 ),
        .I2(\dm_ctrl_reg[pbuf_en]__0 ),
        .I3(\bus_rsp_o_reg[data][15]_0 [2]),
        .I4(\dci_reg[data_reg] [28]),
        .I5(\bus_rsp_o_reg[data][5]_0 ),
        .O(\dm_reg_reg[progbuf][0][28]_0 ));
  LUT6 #(
    .INIT(64'h00800080FFFF00FF)) 
    \bus_rsp_o[data][29]_i_3 
       (.I0(\dm_reg_reg[progbuf][0]_1 [29]),
        .I1(\bus_rsp_o[data][29]_i_2 ),
        .I2(\dm_ctrl_reg[pbuf_en]__0 ),
        .I3(\bus_rsp_o_reg[data][15]_0 [2]),
        .I4(\dci_reg[data_reg] [29]),
        .I5(\bus_rsp_o_reg[data][5]_0 ),
        .O(\dm_reg_reg[progbuf][0][29]_0 ));
  LUT6 #(
    .INIT(64'h00800080FFFF00FF)) 
    \bus_rsp_o[data][30]_i_4 
       (.I0(\dm_reg_reg[progbuf][0]_1 [30]),
        .I1(\bus_rsp_o[data][29]_i_2 ),
        .I2(\dm_ctrl_reg[pbuf_en]__0 ),
        .I3(\bus_rsp_o_reg[data][15]_0 [2]),
        .I4(\dci_reg[data_reg] [30]),
        .I5(\bus_rsp_o_reg[data][5]_0 ),
        .O(\dm_reg_reg[progbuf][0][30]_0 ));
  LUT6 #(
    .INIT(64'h00503000005030FF)) 
    \bus_rsp_o[data][4]_i_3 
       (.I0(\dm_reg_reg[progbuf][1]_0 [4]),
        .I1(\dm_reg_reg[progbuf][0]_1 [4]),
        .I2(\dm_ctrl_reg[pbuf_en]__0 ),
        .I3(\bus_rsp_o[data][6]_i_2 ),
        .I4(ADDRARDADDR[0]),
        .I5(\dm_ctrl_reg[ldsw_progbuf] [4]),
        .O(\dm_reg_reg[progbuf][1][4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F000000)) 
    \bus_rsp_o[data][5]_i_2 
       (.I0(\dm_ctrl_reg[pbuf_en]__0 ),
        .I1(\bus_rsp_o_reg[data][15]_0 [1]),
        .I2(\dm_reg_reg[progbuf][1]_0 [5]),
        .I3(\bus_rsp_o_reg[data][5]_0 ),
        .I4(\bus_rsp_o[data][5]_i_3_n_0 ),
        .I5(\bus_rsp_o_reg[data][5]_1 ),
        .O(\dm_ctrl_reg[pbuf_en]_0 ));
  LUT5 #(
    .INIT(32'h0F700F7F)) 
    \bus_rsp_o[data][5]_i_3 
       (.I0(\dm_reg_reg[progbuf][0]_1 [5]),
        .I1(\dm_ctrl_reg[pbuf_en]__0 ),
        .I2(\bus_rsp_o[data][6]_i_2 ),
        .I3(\bus_rsp_o_reg[data][15]_0 [1]),
        .I4(\dm_ctrl_reg[ldsw_progbuf] [5]),
        .O(\bus_rsp_o[data][5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h003F5FFF)) 
    \bus_rsp_o[data][6]_i_4 
       (.I0(\dm_reg_reg[progbuf][1]_0 [6]),
        .I1(\dm_reg_reg[progbuf][0]_1 [6]),
        .I2(\dm_ctrl_reg[pbuf_en]__0 ),
        .I3(\bus_rsp_o_reg[data][15]_0 [1]),
        .I4(\bus_rsp_o[data][6]_i_2 ),
        .O(\dm_reg_reg[progbuf][1][6]_0 ));
  LUT6 #(
    .INIT(64'h00000777FFFF0777)) 
    \bus_rsp_o[data][8]_i_3 
       (.I0(\bus_rsp_o[data][8]_i_5_n_0 ),
        .I1(\dm_ctrl_reg[pbuf_en]__0 ),
        .I2(\bus_rsp_o[data][8]_i_2 ),
        .I3(\dm_ctrl_reg[ldsw_progbuf] [8]),
        .I4(\bus_rsp_o_reg[data][15]_0 [2]),
        .I5(data2[8]),
        .O(\dm_ctrl_reg[pbuf_en]_2 ));
  LUT4 #(
    .INIT(16'h2C20)) 
    \bus_rsp_o[data][8]_i_5 
       (.I0(\dm_reg_reg[progbuf][1]_0 [8]),
        .I1(\bus_rsp_o_reg[data][15]_0 [0]),
        .I2(\bus_rsp_o_reg[data][15]_0 [1]),
        .I3(\dm_reg_reg[progbuf][0]_1 [8]),
        .O(\bus_rsp_o[data][8]_i_5_n_0 ));
  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(p_21_in),
        .Q(\iodev_rsp[0][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [0]),
        .Q(\bus_rsp_o_reg[data][31]_0 [0]));
  FDCE \bus_rsp_o_reg[data][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [10]),
        .Q(\bus_rsp_o_reg[data][31]_0 [10]));
  FDCE \bus_rsp_o_reg[data][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [11]),
        .Q(\bus_rsp_o_reg[data][31]_0 [11]));
  FDCE \bus_rsp_o_reg[data][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [12]),
        .Q(\bus_rsp_o_reg[data][31]_0 [12]));
  FDCE \bus_rsp_o_reg[data][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [13]),
        .Q(\bus_rsp_o_reg[data][31]_0 [13]));
  FDCE \bus_rsp_o_reg[data][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [14]),
        .Q(\bus_rsp_o_reg[data][31]_0 [14]));
  FDCE \bus_rsp_o_reg[data][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [15]),
        .Q(\bus_rsp_o_reg[data][31]_0 [15]));
  FDCE \bus_rsp_o_reg[data][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [16]),
        .Q(\bus_rsp_o_reg[data][31]_0 [16]));
  FDCE \bus_rsp_o_reg[data][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [17]),
        .Q(\iodev_rsp[0][data] [17]));
  FDCE \bus_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [18]),
        .Q(\bus_rsp_o_reg[data][31]_0 [17]));
  FDCE \bus_rsp_o_reg[data][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [19]),
        .Q(\bus_rsp_o_reg[data][31]_0 [18]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [1]),
        .Q(\bus_rsp_o_reg[data][31]_0 [1]));
  FDCE \bus_rsp_o_reg[data][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [20]),
        .Q(\iodev_rsp[0][data] [20]));
  FDCE \bus_rsp_o_reg[data][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [21]),
        .Q(\bus_rsp_o_reg[data][31]_0 [19]));
  FDCE \bus_rsp_o_reg[data][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [22]),
        .Q(\bus_rsp_o_reg[data][31]_0 [20]));
  FDCE \bus_rsp_o_reg[data][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [23]),
        .Q(\bus_rsp_o_reg[data][31]_0 [21]));
  FDCE \bus_rsp_o_reg[data][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [24]),
        .Q(\bus_rsp_o_reg[data][31]_0 [22]));
  FDCE \bus_rsp_o_reg[data][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [25]),
        .Q(\bus_rsp_o_reg[data][31]_0 [23]));
  FDCE \bus_rsp_o_reg[data][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [26]),
        .Q(\bus_rsp_o_reg[data][31]_0 [24]));
  FDCE \bus_rsp_o_reg[data][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [27]),
        .Q(\bus_rsp_o_reg[data][31]_0 [25]));
  FDCE \bus_rsp_o_reg[data][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [28]),
        .Q(\bus_rsp_o_reg[data][31]_0 [26]));
  FDCE \bus_rsp_o_reg[data][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [29]),
        .Q(\bus_rsp_o_reg[data][31]_0 [27]));
  FDCE \bus_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [2]),
        .Q(\bus_rsp_o_reg[data][31]_0 [2]));
  FDCE \bus_rsp_o_reg[data][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [30]),
        .Q(\bus_rsp_o_reg[data][31]_0 [28]));
  FDCE \bus_rsp_o_reg[data][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [31]),
        .Q(\bus_rsp_o_reg[data][31]_0 [29]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [3]),
        .Q(\bus_rsp_o_reg[data][31]_0 [3]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [4]),
        .Q(\bus_rsp_o_reg[data][31]_0 [4]));
  FDCE \bus_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [5]),
        .Q(\bus_rsp_o_reg[data][31]_0 [5]));
  FDCE \bus_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [6]),
        .Q(\bus_rsp_o_reg[data][31]_0 [6]));
  FDCE \bus_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [7]),
        .Q(\bus_rsp_o_reg[data][31]_0 [7]));
  FDCE \bus_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [8]),
        .Q(\bus_rsp_o_reg[data][31]_0 [8]));
  FDCE \bus_rsp_o_reg[data][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [9]),
        .Q(\bus_rsp_o_reg[data][31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \dci[execute_req]_i_1 
       (.I0(\dm_ctrl_reg[state] [2]),
        .I1(p_3_in[0]),
        .I2(\dm_ctrl_reg[state] [0]),
        .I3(\dm_ctrl_reg[state] [1]),
        .O(\dci[execute_req]0_out ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \dci_reg[data][31]_i_4 
       (.I0(\dm_ctrl_reg[state] [1]),
        .I1(\dm_ctrl_reg[state] [0]),
        .I2(\dm_ctrl_reg[state] [2]),
        .I3(\dci_reg[data_reg][31]_1 [1]),
        .I4(\dci_reg[data_reg][31]_1 [0]),
        .I5(\dmi_rsp_o_reg[data][2]_0 ),
        .O(\FSM_sequential_dm_ctrl_reg[state][1]_1 ));
  FDCE \dci_reg[data_reg][0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [0]),
        .Q(\dci_reg[data_reg][31]_0 [0]));
  FDCE \dci_reg[data_reg][10] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [10]),
        .Q(\dci_reg[data_reg][31]_0 [10]));
  FDCE \dci_reg[data_reg][11] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [11]),
        .Q(\dci_reg[data_reg][31]_0 [11]));
  FDCE \dci_reg[data_reg][12] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [12]),
        .Q(\dci_reg[data_reg][31]_0 [12]));
  FDCE \dci_reg[data_reg][13] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [13]),
        .Q(\dci_reg[data_reg][31]_0 [13]));
  FDCE \dci_reg[data_reg][14] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [14]),
        .Q(\dci_reg[data_reg][31]_0 [14]));
  FDCE \dci_reg[data_reg][15] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [15]),
        .Q(\dci_reg[data_reg][31]_0 [15]));
  FDCE \dci_reg[data_reg][16] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [16]),
        .Q(\dci_reg[data_reg][31]_0 [16]));
  FDCE \dci_reg[data_reg][17] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [17]),
        .Q(\dci_reg[data_reg][31]_0 [17]));
  FDCE \dci_reg[data_reg][18] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [18]),
        .Q(\dci_reg[data_reg][31]_0 [18]));
  FDCE \dci_reg[data_reg][19] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [19]),
        .Q(\dci_reg[data_reg] [19]));
  FDCE \dci_reg[data_reg][1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [1]),
        .Q(\dci_reg[data_reg][31]_0 [1]));
  FDCE \dci_reg[data_reg][20] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [20]),
        .Q(\dci_reg[data_reg][31]_0 [19]));
  FDCE \dci_reg[data_reg][21] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [21]),
        .Q(\dci_reg[data_reg][31]_0 [20]));
  FDCE \dci_reg[data_reg][22] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [22]),
        .Q(\dci_reg[data_reg][31]_0 [21]));
  FDCE \dci_reg[data_reg][23] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [23]),
        .Q(\dci_reg[data_reg][31]_0 [22]));
  FDCE \dci_reg[data_reg][24] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [24]),
        .Q(\dci_reg[data_reg][31]_0 [23]));
  FDCE \dci_reg[data_reg][25] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [25]),
        .Q(\dci_reg[data_reg][31]_0 [24]));
  FDCE \dci_reg[data_reg][26] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [26]),
        .Q(\dci_reg[data_reg][31]_0 [25]));
  FDCE \dci_reg[data_reg][27] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [27]),
        .Q(\dci_reg[data_reg] [27]));
  FDCE \dci_reg[data_reg][28] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [28]),
        .Q(\dci_reg[data_reg] [28]));
  FDCE \dci_reg[data_reg][29] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [29]),
        .Q(\dci_reg[data_reg] [29]));
  FDCE \dci_reg[data_reg][2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [2]),
        .Q(\dci_reg[data_reg][31]_0 [2]));
  FDCE \dci_reg[data_reg][30] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [30]),
        .Q(\dci_reg[data_reg] [30]));
  FDCE \dci_reg[data_reg][31] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [31]),
        .Q(\dci_reg[data_reg][31]_0 [26]));
  FDCE \dci_reg[data_reg][3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [3]),
        .Q(\dci_reg[data_reg][31]_0 [3]));
  FDCE \dci_reg[data_reg][4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [4]),
        .Q(\dci_reg[data_reg][31]_0 [4]));
  FDCE \dci_reg[data_reg][5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [5]),
        .Q(\dci_reg[data_reg][31]_0 [5]));
  FDCE \dci_reg[data_reg][6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [6]),
        .Q(\dci_reg[data_reg][31]_0 [6]));
  FDCE \dci_reg[data_reg][7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [7]),
        .Q(\dci_reg[data_reg][31]_0 [7]));
  FDCE \dci_reg[data_reg][8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [8]),
        .Q(\dci_reg[data_reg][31]_0 [8]));
  FDCE \dci_reg[data_reg][9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_2 [9]),
        .Q(\dci_reg[data_reg][31]_0 [9]));
  FDCE \dci_reg[exception_ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dci[exception_ack] ),
        .Q(\dci_reg[exception_ack_n_0_] ));
  FDCE \dci_reg[execute_ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dci[execute_ack] ),
        .Q(\dci_reg[execute_ack_n_0_] ));
  FDCE \dci_reg[execute_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dci[execute_req]0_out ),
        .Q(data2[16]));
  FDCE \dci_reg[halt_ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dci[halt_ack] ),
        .Q(\dci_reg[halt_ack]__0 ));
  FDCE \dci_reg[resume_ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dci[resume_ack] ),
        .Q(\dci_reg[resume_ack]__0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \dm_ctrl[cmderr][0]_i_1 
       (.I0(\dm_ctrl[cmderr][1]_i_2_n_0 ),
        .I1(\dci_reg[exception_ack_n_0_] ),
        .I2(\dm_ctrl_reg[illegal_cmd_n_0_] ),
        .O(\dm_ctrl[cmderr][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \dm_ctrl[cmderr][1]_i_1 
       (.I0(\dci_reg[exception_ack_n_0_] ),
        .I1(\dm_ctrl_reg[illegal_cmd_n_0_] ),
        .I2(\dm_ctrl[cmderr][1]_i_2_n_0 ),
        .O(\dm_ctrl[cmderr][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \dm_ctrl[cmderr][1]_i_2 
       (.I0(\dm_ctrl_reg[cmderr][2]_0 [2]),
        .I1(\dm_ctrl_reg[cmderr][2]_0 [0]),
        .I2(\dm_ctrl_reg[cmderr][2]_0 [1]),
        .I3(p_3_in[0]),
        .I4(\dm_ctrl_reg[illegal_state_n_0_] ),
        .O(\dm_ctrl[cmderr][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \dm_ctrl[cmderr][2]_i_1 
       (.I0(\dm_ctrl_reg[cmderr][2]_0 [2]),
        .I1(\dm_ctrl_reg[cmderr][2]_0 [0]),
        .I2(\dm_ctrl_reg[illegal_state_n_0_] ),
        .I3(\dm_ctrl_reg[cmderr][2]_0 [1]),
        .I4(p_3_in[0]),
        .O(\dm_ctrl[cmderr][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h2322)) 
    \dm_ctrl[hart_halted]_i_1 
       (.I0(\dci_reg[halt_ack]__0 ),
        .I1(p_3_in[1]),
        .I2(\dci_reg[resume_ack]__0 ),
        .I3(\dm_ctrl_reg[hart_halted]_0 ),
        .O(\dm_ctrl[hart_halted]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    \dm_ctrl[hart_reset]_i_1 
       (.I0(\dm_reg_reg[reset_ack_n_0_] ),
        .I1(p_3_in[1]),
        .I2(\dm_ctrl_reg[hart_reset]__0 ),
        .O(\dm_ctrl[hart_reset]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h3130)) 
    \dm_ctrl[hart_resume_ack]_i_1 
       (.I0(\dm_reg_reg[resume_req]__0 ),
        .I1(p_3_in[1]),
        .I2(\dci_reg[resume_ack]__0 ),
        .I3(\dm_ctrl_reg[hart_resume_ack]__0 ),
        .O(\dm_ctrl[hart_resume_ack]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h2322)) 
    \dm_ctrl[hart_resume_req]_i_1 
       (.I0(\dm_reg_reg[resume_req]__0 ),
        .I1(p_3_in[1]),
        .I2(\dci_reg[resume_ack]__0 ),
        .I3(data2[8]),
        .O(\dm_ctrl[hart_resume_req]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \dm_ctrl[illegal_cmd]_i_1 
       (.I0(\dm_ctrl[illegal_cmd]_i_2_n_0 ),
        .I1(\dm_ctrl_reg[state] [0]),
        .I2(\dm_ctrl_reg[state] [1]),
        .I3(p_3_in[0]),
        .I4(\dm_ctrl_reg[state] [2]),
        .O(\dm_ctrl[illegal_cmd]10_out ));
  LUT6 #(
    .INIT(64'h000000000001FFFF)) 
    \dm_ctrl[illegal_cmd]_i_2 
       (.I0(\dm_reg_reg[command_n_0_][14] ),
        .I1(\dm_reg_reg[command_n_0_][10] ),
        .I2(\dm_reg_reg[command_n_0_][11] ),
        .I3(\dm_ctrl[illegal_cmd]_i_3_n_0 ),
        .I4(\dm_reg_reg[command_n_0_][17] ),
        .I5(\dm_ctrl[illegal_cmd]_i_4_n_0 ),
        .O(\dm_ctrl[illegal_cmd]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \dm_ctrl[illegal_cmd]_i_3 
       (.I0(\dm_reg_reg[command_n_0_][6] ),
        .I1(\dm_reg_reg[command_n_0_][15] ),
        .I2(\dm_reg_reg[command_n_0_][5] ),
        .I3(\dm_reg_reg[command_n_0_][13] ),
        .I4(\dm_ctrl[illegal_cmd]_i_5_n_0 ),
        .O(\dm_ctrl[illegal_cmd]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \dm_ctrl[illegal_cmd]_i_4 
       (.I0(\dm_ctrl[illegal_cmd]_i_6_n_0 ),
        .I1(\dm_ctrl[illegal_cmd]_i_7_n_0 ),
        .I2(\dm_reg_reg[command_n_0_][22] ),
        .I3(\dm_reg_reg[command_n_0_][21] ),
        .I4(\dm_reg_reg[command_n_0_][24] ),
        .O(\dm_ctrl[illegal_cmd]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \dm_ctrl[illegal_cmd]_i_5 
       (.I0(\dm_reg_reg[command_n_0_][9] ),
        .I1(\dm_reg_reg[command_n_0_][8] ),
        .I2(\dm_reg_reg[command_n_0_][12] ),
        .I3(\dm_reg_reg[command_n_0_][7] ),
        .O(\dm_ctrl[illegal_cmd]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \dm_ctrl[illegal_cmd]_i_6 
       (.I0(\dm_reg_reg[command_n_0_][29] ),
        .I1(\dm_reg_reg[command_n_0_][26] ),
        .I2(\dm_reg_reg[command_n_0_][25] ),
        .I3(\dm_reg_reg[command_n_0_][28] ),
        .I4(\dm_reg_reg[command_n_0_][30] ),
        .I5(\dm_reg_reg[command_n_0_][19] ),
        .O(\dm_ctrl[illegal_cmd]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dm_ctrl[illegal_cmd]_i_7 
       (.I0(p_4_in),
        .I1(\dm_reg_reg[command_n_0_][20] ),
        .I2(\dm_reg_reg[command_n_0_][31] ),
        .I3(\dm_reg_reg[command_n_0_][27] ),
        .O(\dm_ctrl[illegal_cmd]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \dm_ctrl[illegal_state]_i_1 
       (.I0(\dm_ctrl[illegal_cmd]_i_2_n_0 ),
        .I1(\dm_ctrl_reg[state] [2]),
        .I2(p_3_in[0]),
        .I3(\dm_ctrl_reg[state] [1]),
        .I4(\dm_ctrl_reg[state] [0]),
        .I5(\dm_ctrl_reg[hart_halted]_0 ),
        .O(\dm_ctrl[illegal_state]4_out ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \dm_ctrl[ldsw_progbuf][10]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][3] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \dm_ctrl[ldsw_progbuf][11]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][4] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dm_ctrl[ldsw_progbuf][13]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][17] ),
        .I1(p_3_in[0]),
        .O(\dm_ctrl[ldsw_progbuf]__0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \dm_ctrl[ldsw_progbuf][20]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][0] ),
        .O(\dm_ctrl[ldsw_progbuf][20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \dm_ctrl[ldsw_progbuf][21]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][1] ),
        .O(\dm_ctrl[ldsw_progbuf][21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \dm_ctrl[ldsw_progbuf][22]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][2] ),
        .O(\dm_ctrl[ldsw_progbuf][22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \dm_ctrl[ldsw_progbuf][23]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][3] ),
        .O(\dm_ctrl[ldsw_progbuf][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \dm_ctrl[ldsw_progbuf][24]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][4] ),
        .O(\dm_ctrl[ldsw_progbuf][24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h10FF)) 
    \dm_ctrl[ldsw_progbuf][31]_i_1 
       (.I0(\dm_ctrl_reg[state] [2]),
        .I1(\dm_ctrl_reg[state] [0]),
        .I2(\dm_ctrl_reg[state] [1]),
        .I3(p_3_in[0]),
        .O(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dm_ctrl[ldsw_progbuf][31]_i_2 
       (.I0(p_3_in[0]),
        .I1(\dm_reg_reg[command_n_0_][17] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [31]));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_ctrl[ldsw_progbuf][4]_i_1 
       (.I0(p_3_in[0]),
        .I1(\dm_reg_reg[command_n_0_][17] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \dm_ctrl[ldsw_progbuf][5]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(\dm_reg_reg[command_n_0_][17] ),
        .I2(p_3_in[0]),
        .O(\dm_ctrl[ldsw_progbuf][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \dm_ctrl[ldsw_progbuf][7]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][0] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \dm_ctrl[ldsw_progbuf][8]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][1] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \dm_ctrl[ldsw_progbuf][9]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][2] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dm_ctrl[pbuf_en]_i_1 
       (.I0(p_3_in[0]),
        .I1(\dm_reg_reg[command_n_0_][18] ),
        .O(\dm_ctrl[pbuf_en] ));
  FDCE \dm_ctrl_reg[cmderr][0] 
       (.C(clk),
        .CE(\FSM_onehot_dm_ctrl[cmderr][0]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[cmderr][0]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[cmderr][2]_0 [0]));
  FDCE \dm_ctrl_reg[cmderr][1] 
       (.C(clk),
        .CE(\FSM_onehot_dm_ctrl[cmderr][0]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[cmderr][1]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[cmderr][2]_0 [1]));
  FDCE \dm_ctrl_reg[cmderr][2] 
       (.C(clk),
        .CE(\FSM_onehot_dm_ctrl[cmderr][0]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[cmderr][2]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[cmderr][2]_0 [2]));
  FDCE \dm_ctrl_reg[hart_halted] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_ctrl[hart_halted]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[hart_halted]_0 ));
  FDCE \dm_ctrl_reg[hart_reset] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_ctrl[hart_reset]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[hart_reset]__0 ));
  FDCE \dm_ctrl_reg[hart_resume_ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_ctrl[hart_resume_ack]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[hart_resume_ack]__0 ));
  FDCE \dm_ctrl_reg[hart_resume_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_ctrl[hart_resume_req]_i_1_n_0 ),
        .Q(data2[8]));
  FDCE \dm_ctrl_reg[illegal_cmd] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_ctrl[illegal_cmd]10_out ),
        .Q(\dm_ctrl_reg[illegal_cmd_n_0_] ));
  FDCE \dm_ctrl_reg[illegal_state] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_ctrl[illegal_state]4_out ),
        .Q(\dm_ctrl_reg[illegal_state_n_0_] ));
  FDCE \dm_ctrl_reg[ldsw_progbuf][10] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [10]),
        .Q(\dm_ctrl_reg[ldsw_progbuf][31]_0 [2]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][11] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [11]),
        .Q(\dm_ctrl_reg[ldsw_progbuf][31]_0 [3]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][13] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [13]),
        .Q(\dm_ctrl_reg[ldsw_progbuf][31]_0 [4]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][1] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(1'b1),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [1]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][20] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf][20]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [20]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][21] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf][21]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[ldsw_progbuf][31]_0 [5]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][22] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf][22]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[ldsw_progbuf][31]_0 [6]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][23] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf][23]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[ldsw_progbuf][31]_0 [7]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][24] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf][24]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[ldsw_progbuf][31]_0 [8]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][31] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [31]),
        .Q(\dm_ctrl_reg[ldsw_progbuf][31]_0 [9]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][4] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [4]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [4]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][5] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf][5]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [5]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][7] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [7]),
        .Q(\dm_ctrl_reg[ldsw_progbuf][31]_0 [0]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][8] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [8]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [8]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][9] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [9]),
        .Q(\dm_ctrl_reg[ldsw_progbuf][31]_0 [1]));
  FDCE \dm_ctrl_reg[pbuf_en] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[pbuf_en] ),
        .Q(\dm_ctrl_reg[pbuf_en]__0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \dm_reg[command][31]_i_1 
       (.I0(\dm_ctrl_reg[state] [2]),
        .I1(\dm_ctrl_reg[state] [0]),
        .I2(\dm_ctrl_reg[state] [1]),
        .I3(\dm_reg_reg[command][0]_0 ),
        .O(\dm_reg[command][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \dm_reg[rd_acc_err]_i_4 
       (.I0(\dm_ctrl_reg[state] [1]),
        .I1(\dm_ctrl_reg[state] [0]),
        .I2(\dm_ctrl_reg[state] [2]),
        .O(\FSM_sequential_dm_ctrl_reg[state][1]_0 ));
  FDCE \dm_reg_reg[abstractauto_autoexecdata] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[abstractauto_autoexecdata]_0 ),
        .Q(\dm_reg_reg[abstractauto_autoexecdata]__0 ));
  FDCE \dm_reg_reg[abstractauto_autoexecprogbuf][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[abstractauto_autoexecprogbuf][0]_1 ),
        .Q(\dm_reg_reg[abstractauto_autoexecprogbuf][0]_0 ));
  FDCE \dm_reg_reg[abstractauto_autoexecprogbuf][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[abstractauto_autoexecprogbuf][1]_0 ),
        .Q(p_0_in22_in));
  FDCE \dm_reg_reg[autoexec_rd] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg[autoexec_rd] ),
        .Q(\dm_reg_reg[autoexec_rd]__0 ));
  FDCE \dm_reg_reg[autoexec_wr] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg[autoexec_wr] ),
        .Q(\dm_reg_reg[autoexec_wr]__0 ));
  FDCE \dm_reg_reg[clr_acc_err] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg[clr_acc_err]11_out ),
        .Q(\dm_reg_reg[clr_acc_err_n_0_] ));
  FDCE \dm_reg_reg[command][0] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [0]),
        .Q(\dm_reg_reg[command_n_0_][0] ));
  FDCE \dm_reg_reg[command][10] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [10]),
        .Q(\dm_reg_reg[command_n_0_][10] ));
  FDCE \dm_reg_reg[command][11] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [11]),
        .Q(\dm_reg_reg[command_n_0_][11] ));
  FDCE \dm_reg_reg[command][12] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [12]),
        .Q(\dm_reg_reg[command_n_0_][12] ));
  FDCE \dm_reg_reg[command][13] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [13]),
        .Q(\dm_reg_reg[command_n_0_][13] ));
  FDCE \dm_reg_reg[command][14] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [14]),
        .Q(\dm_reg_reg[command_n_0_][14] ));
  FDCE \dm_reg_reg[command][15] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [15]),
        .Q(\dm_reg_reg[command_n_0_][15] ));
  FDCE \dm_reg_reg[command][16] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [16]),
        .Q(\dm_reg_reg[command_n_0_][16] ));
  FDCE \dm_reg_reg[command][17] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [17]),
        .Q(\dm_reg_reg[command_n_0_][17] ));
  FDCE \dm_reg_reg[command][18] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [18]),
        .Q(\dm_reg_reg[command_n_0_][18] ));
  FDCE \dm_reg_reg[command][19] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [19]),
        .Q(\dm_reg_reg[command_n_0_][19] ));
  FDCE \dm_reg_reg[command][1] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [1]),
        .Q(\dm_reg_reg[command_n_0_][1] ));
  FDCE \dm_reg_reg[command][20] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [20]),
        .Q(\dm_reg_reg[command_n_0_][20] ));
  FDCE \dm_reg_reg[command][21] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [21]),
        .Q(\dm_reg_reg[command_n_0_][21] ));
  FDCE \dm_reg_reg[command][22] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [22]),
        .Q(\dm_reg_reg[command_n_0_][22] ));
  FDCE \dm_reg_reg[command][23] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [23]),
        .Q(p_4_in));
  FDCE \dm_reg_reg[command][24] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [24]),
        .Q(\dm_reg_reg[command_n_0_][24] ));
  FDCE \dm_reg_reg[command][25] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [25]),
        .Q(\dm_reg_reg[command_n_0_][25] ));
  FDCE \dm_reg_reg[command][26] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [26]),
        .Q(\dm_reg_reg[command_n_0_][26] ));
  FDCE \dm_reg_reg[command][27] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [27]),
        .Q(\dm_reg_reg[command_n_0_][27] ));
  FDCE \dm_reg_reg[command][28] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [28]),
        .Q(\dm_reg_reg[command_n_0_][28] ));
  FDCE \dm_reg_reg[command][29] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [29]),
        .Q(\dm_reg_reg[command_n_0_][29] ));
  FDCE \dm_reg_reg[command][2] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [2]),
        .Q(\dm_reg_reg[command_n_0_][2] ));
  FDCE \dm_reg_reg[command][30] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [30]),
        .Q(\dm_reg_reg[command_n_0_][30] ));
  FDCE \dm_reg_reg[command][31] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [31]),
        .Q(\dm_reg_reg[command_n_0_][31] ));
  FDCE \dm_reg_reg[command][3] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [3]),
        .Q(\dm_reg_reg[command_n_0_][3] ));
  FDCE \dm_reg_reg[command][4] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [4]),
        .Q(\dm_reg_reg[command_n_0_][4] ));
  FDCE \dm_reg_reg[command][5] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [5]),
        .Q(\dm_reg_reg[command_n_0_][5] ));
  FDCE \dm_reg_reg[command][6] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [6]),
        .Q(\dm_reg_reg[command_n_0_][6] ));
  FDCE \dm_reg_reg[command][7] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [7]),
        .Q(\dm_reg_reg[command_n_0_][7] ));
  FDCE \dm_reg_reg[command][8] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [8]),
        .Q(\dm_reg_reg[command_n_0_][8] ));
  FDCE \dm_reg_reg[command][9] 
       (.C(clk),
        .CE(\dm_reg[command][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [9]),
        .Q(\dm_reg_reg[command_n_0_][9] ));
  FDCE \dm_reg_reg[dmcontrol_dmactive] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[dmcontrol_dmactive]_0 ),
        .Q(p_3_in[0]));
  FDCE \dm_reg_reg[dmcontrol_ndmreset] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[dmcontrol_ndmreset]_0 ),
        .Q(p_3_in[1]));
  FDCE \dm_reg_reg[halt_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[halt_req]_0 ),
        .Q(\dm_reg_reg[halt_req]__0 ));
  FDPE \dm_reg_reg[progbuf][0][0] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .D(\dm_reg_reg[command][31]_0 [0]),
        .PRE(rstn_ext),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [0]));
  FDCE \dm_reg_reg[progbuf][0][10] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [10]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [5]));
  FDCE \dm_reg_reg[progbuf][0][11] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [11]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [6]));
  FDCE \dm_reg_reg[progbuf][0][12] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [12]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [7]));
  FDCE \dm_reg_reg[progbuf][0][13] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [13]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [8]));
  FDCE \dm_reg_reg[progbuf][0][14] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [14]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [9]));
  FDCE \dm_reg_reg[progbuf][0][15] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [15]),
        .Q(\dm_reg_reg[progbuf][0]_1 [15]));
  FDCE \dm_reg_reg[progbuf][0][16] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [16]),
        .Q(\dm_reg_reg[progbuf][0]_1 [16]));
  FDCE \dm_reg_reg[progbuf][0][17] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [17]),
        .Q(\dm_reg_reg[progbuf][0]_1 [17]));
  FDCE \dm_reg_reg[progbuf][0][18] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [18]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [10]));
  FDCE \dm_reg_reg[progbuf][0][19] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [19]),
        .Q(\dm_reg_reg[progbuf][0]_1 [19]));
  FDPE \dm_reg_reg[progbuf][0][1] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .D(\dm_reg_reg[command][31]_0 [1]),
        .PRE(rstn_ext),
        .Q(\dm_reg_reg[progbuf][0]_1 [1]));
  FDCE \dm_reg_reg[progbuf][0][20] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [20]),
        .Q(\dm_reg_reg[progbuf][0]_1 [20]));
  FDCE \dm_reg_reg[progbuf][0][21] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [21]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [11]));
  FDCE \dm_reg_reg[progbuf][0][22] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [22]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [12]));
  FDCE \dm_reg_reg[progbuf][0][23] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [23]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [13]));
  FDCE \dm_reg_reg[progbuf][0][24] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [24]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [14]));
  FDCE \dm_reg_reg[progbuf][0][25] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [25]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [15]));
  FDCE \dm_reg_reg[progbuf][0][26] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [26]),
        .Q(\dm_reg_reg[progbuf][0]_1 [26]));
  FDCE \dm_reg_reg[progbuf][0][27] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [27]),
        .Q(\dm_reg_reg[progbuf][0]_1 [27]));
  FDCE \dm_reg_reg[progbuf][0][28] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [28]),
        .Q(\dm_reg_reg[progbuf][0]_1 [28]));
  FDCE \dm_reg_reg[progbuf][0][29] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [29]),
        .Q(\dm_reg_reg[progbuf][0]_1 [29]));
  FDCE \dm_reg_reg[progbuf][0][2] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [2]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [1]));
  FDCE \dm_reg_reg[progbuf][0][30] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [30]),
        .Q(\dm_reg_reg[progbuf][0]_1 [30]));
  FDCE \dm_reg_reg[progbuf][0][31] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [31]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [16]));
  FDCE \dm_reg_reg[progbuf][0][3] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [3]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [2]));
  FDPE \dm_reg_reg[progbuf][0][4] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .D(\dm_reg_reg[command][31]_0 [4]),
        .PRE(rstn_ext),
        .Q(\dm_reg_reg[progbuf][0]_1 [4]));
  FDCE \dm_reg_reg[progbuf][0][5] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [5]),
        .Q(\dm_reg_reg[progbuf][0]_1 [5]));
  FDCE \dm_reg_reg[progbuf][0][6] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [6]),
        .Q(\dm_reg_reg[progbuf][0]_1 [6]));
  FDCE \dm_reg_reg[progbuf][0][7] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [7]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [3]));
  FDCE \dm_reg_reg[progbuf][0][8] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [8]),
        .Q(\dm_reg_reg[progbuf][0]_1 [8]));
  FDCE \dm_reg_reg[progbuf][0][9] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [9]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [4]));
  FDPE \dm_reg_reg[progbuf][1][0] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .D(\dm_reg_reg[command][31]_0 [0]),
        .PRE(rstn_ext),
        .Q(Q[0]));
  FDCE \dm_reg_reg[progbuf][1][10] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [10]),
        .Q(Q[5]));
  FDCE \dm_reg_reg[progbuf][1][11] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [11]),
        .Q(Q[6]));
  FDCE \dm_reg_reg[progbuf][1][12] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [12]),
        .Q(Q[7]));
  FDCE \dm_reg_reg[progbuf][1][13] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [13]),
        .Q(Q[8]));
  FDCE \dm_reg_reg[progbuf][1][14] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [14]),
        .Q(Q[9]));
  FDCE \dm_reg_reg[progbuf][1][15] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [15]),
        .Q(\dm_reg_reg[progbuf][1]_0 [15]));
  FDCE \dm_reg_reg[progbuf][1][16] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [16]),
        .Q(\dm_reg_reg[progbuf][1]_0 [16]));
  FDCE \dm_reg_reg[progbuf][1][17] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [17]),
        .Q(\dm_reg_reg[progbuf][1]_0 [17]));
  FDCE \dm_reg_reg[progbuf][1][18] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [18]),
        .Q(Q[10]));
  FDCE \dm_reg_reg[progbuf][1][19] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [19]),
        .Q(\dm_reg_reg[progbuf][1]_0 [19]));
  FDPE \dm_reg_reg[progbuf][1][1] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .D(\dm_reg_reg[command][31]_0 [1]),
        .PRE(rstn_ext),
        .Q(\dm_reg_reg[progbuf][1]_0 [1]));
  FDCE \dm_reg_reg[progbuf][1][20] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [20]),
        .Q(\dm_reg_reg[progbuf][1]_0 [20]));
  FDCE \dm_reg_reg[progbuf][1][21] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [21]),
        .Q(Q[11]));
  FDCE \dm_reg_reg[progbuf][1][22] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [22]),
        .Q(Q[12]));
  FDCE \dm_reg_reg[progbuf][1][23] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [23]),
        .Q(Q[13]));
  FDCE \dm_reg_reg[progbuf][1][24] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [24]),
        .Q(Q[14]));
  FDCE \dm_reg_reg[progbuf][1][25] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [25]),
        .Q(Q[15]));
  FDCE \dm_reg_reg[progbuf][1][26] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [26]),
        .Q(\dm_reg_reg[progbuf][1]_0 [26]));
  FDCE \dm_reg_reg[progbuf][1][27] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [27]),
        .Q(Q[16]));
  FDCE \dm_reg_reg[progbuf][1][28] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [28]),
        .Q(Q[17]));
  FDCE \dm_reg_reg[progbuf][1][29] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [29]),
        .Q(Q[18]));
  FDCE \dm_reg_reg[progbuf][1][2] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [2]),
        .Q(Q[1]));
  FDCE \dm_reg_reg[progbuf][1][30] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [30]),
        .Q(Q[19]));
  FDCE \dm_reg_reg[progbuf][1][31] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [31]),
        .Q(Q[20]));
  FDCE \dm_reg_reg[progbuf][1][3] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [3]),
        .Q(Q[2]));
  FDPE \dm_reg_reg[progbuf][1][4] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .D(\dm_reg_reg[command][31]_0 [4]),
        .PRE(rstn_ext),
        .Q(\dm_reg_reg[progbuf][1]_0 [4]));
  FDCE \dm_reg_reg[progbuf][1][5] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [5]),
        .Q(\dm_reg_reg[progbuf][1]_0 [5]));
  FDCE \dm_reg_reg[progbuf][1][6] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [6]),
        .Q(\dm_reg_reg[progbuf][1]_0 [6]));
  FDCE \dm_reg_reg[progbuf][1][7] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [7]),
        .Q(Q[3]));
  FDCE \dm_reg_reg[progbuf][1][8] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [8]),
        .Q(\dm_reg_reg[progbuf][1]_0 [8]));
  FDCE \dm_reg_reg[progbuf][1][9] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_0 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [9]),
        .Q(Q[4]));
  FDCE \dm_reg_reg[rd_acc_err] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg[rd_acc_err] ),
        .Q(\dm_reg_reg[rd_acc_err]__0 ));
  FDCE \dm_reg_reg[reset_ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg[reset_ack]2_out ),
        .Q(\dm_reg_reg[reset_ack_n_0_] ));
  FDCE \dm_reg_reg[resume_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg[resume_req]3_out ),
        .Q(\dm_reg_reg[resume_req]__0 ));
  FDCE \dm_reg_reg[wr_acc_err] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg[wr_acc_err] ),
        .Q(\dm_reg_reg[wr_acc_err]__0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \dmi_rsp_o[data][13]_i_1 
       (.I0(\dci_reg[data_reg][31]_0 [13]),
        .I1(\dmi_rsp_o_reg[data][13]_0 ),
        .I2(p_3_in[1]),
        .I3(\dmi_rsp_o_reg[data][13]_1 ),
        .O(\dmi_rsp_o[data][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][14]_i_1 
       (.I0(\dci_reg[data_reg][31]_0 [14]),
        .I1(\dmi_rsp_o_reg[data][2]_0 ),
        .O(\dmi_rsp_o[data][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \dmi_rsp_o[data][18]_i_1 
       (.I0(\dci_reg[data_reg][31]_0 [18]),
        .I1(\dmi_rsp_o_reg[data][13]_0 ),
        .I2(\dm_ctrl_reg[hart_reset]__0 ),
        .I3(\dmi_rsp_o_reg[data][13]_1 ),
        .O(\dmi_rsp_o[data][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \dmi_rsp_o[data][19]_i_1 
       (.I0(\dci_reg[data_reg] [19]),
        .I1(\dmi_rsp_o_reg[data][13]_0 ),
        .I2(\dm_ctrl_reg[hart_reset]__0 ),
        .I3(\dmi_rsp_o_reg[data][13]_1 ),
        .O(\dmi_rsp_o[data][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][21]_i_1 
       (.I0(\dci_reg[data_reg][31]_0 [20]),
        .I1(\dmi_rsp_o_reg[data][2]_0 ),
        .O(\dmi_rsp_o[data][21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][23]_i_1 
       (.I0(\dci_reg[data_reg][31]_0 [22]),
        .I1(\dmi_rsp_o_reg[data][2]_0 ),
        .O(\dmi_rsp_o[data][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][24]_i_1 
       (.I0(\dci_reg[data_reg][31]_0 [23]),
        .I1(\dmi_rsp_o_reg[data][2]_0 ),
        .O(\dmi_rsp_o[data][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][26]_i_1 
       (.I0(\dci_reg[data_reg][31]_0 [25]),
        .I1(\dmi_rsp_o_reg[data][2]_0 ),
        .O(\dmi_rsp_o[data][26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][27]_i_1 
       (.I0(\dci_reg[data_reg] [27]),
        .I1(\dmi_rsp_o_reg[data][2]_0 ),
        .O(\dmi_rsp_o[data][27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][28]_i_1 
       (.I0(\dci_reg[data_reg] [28]),
        .I1(\dmi_rsp_o_reg[data][2]_0 ),
        .O(\dmi_rsp_o[data][28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][29]_i_1 
       (.I0(\dci_reg[data_reg] [29]),
        .I1(\dmi_rsp_o_reg[data][2]_0 ),
        .O(\dmi_rsp_o[data][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][2]_i_1 
       (.I0(\dci_reg[data_reg][31]_0 [2]),
        .I1(\dmi_rsp_o_reg[data][2]_0 ),
        .O(\dmi_rsp_o[data][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][30]_i_1 
       (.I0(\dci_reg[data_reg] [30]),
        .I1(\dmi_rsp_o_reg[data][2]_0 ),
        .O(\dmi_rsp_o[data][30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][31]_i_1 
       (.I0(\dci_reg[data_reg][31]_0 [26]),
        .I1(\dmi_rsp_o_reg[data][2]_0 ),
        .O(\dmi_rsp_o[data][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][3]_i_1 
       (.I0(\dci_reg[data_reg][31]_0 [3]),
        .I1(\dmi_rsp_o_reg[data][2]_0 ),
        .O(\dmi_rsp_o[data][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][4]_i_1 
       (.I0(\dci_reg[data_reg][31]_0 [4]),
        .I1(\dmi_rsp_o_reg[data][2]_0 ),
        .O(\dmi_rsp_o[data][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][5]_i_1 
       (.I0(\dci_reg[data_reg][31]_0 [5]),
        .I1(\dmi_rsp_o_reg[data][2]_0 ),
        .O(\dmi_rsp_o[data][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][6]_i_1 
       (.I0(\dci_reg[data_reg][31]_0 [6]),
        .I1(\dmi_rsp_o_reg[data][2]_0 ),
        .O(\dmi_rsp_o[data][6]_i_1_n_0 ));
  FDCE \dmi_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[ack]0 ),
        .Q(\dmi_rsp[ack] ));
  FDCE \dmi_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][25]_0 [0]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [0]));
  FDCE \dmi_rsp_o_reg[data][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][25]_0 [5]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [10]));
  FDCE \dmi_rsp_o_reg[data][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][25]_0 [6]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [11]));
  FDCE \dmi_rsp_o_reg[data][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][25]_0 [7]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [12]));
  FDCE \dmi_rsp_o_reg[data][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o[data][13]_i_1_n_0 ),
        .Q(\dmi_rsp_o_reg[data][31]_0 [13]));
  FDCE \dmi_rsp_o_reg[data][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o[data][14]_i_1_n_0 ),
        .Q(\dmi_rsp_o_reg[data][31]_0 [14]));
  FDCE \dmi_rsp_o_reg[data][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][25]_0 [8]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [15]));
  FDCE \dmi_rsp_o_reg[data][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][25]_0 [9]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [16]));
  FDCE \dmi_rsp_o_reg[data][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][25]_0 [10]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [17]));
  FDCE \dmi_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o[data][18]_i_1_n_0 ),
        .Q(\dmi_rsp_o_reg[data][31]_0 [18]));
  FDCE \dmi_rsp_o_reg[data][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o[data][19]_i_1_n_0 ),
        .Q(\dmi_rsp_o_reg[data][31]_0 [19]));
  FDCE \dmi_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][25]_0 [1]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [1]));
  FDCE \dmi_rsp_o_reg[data][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][25]_0 [11]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [20]));
  FDCE \dmi_rsp_o_reg[data][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o[data][21]_i_1_n_0 ),
        .Q(\dmi_rsp_o_reg[data][31]_0 [21]));
  FDCE \dmi_rsp_o_reg[data][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][25]_0 [12]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [22]));
  FDCE \dmi_rsp_o_reg[data][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o[data][23]_i_1_n_0 ),
        .Q(\dmi_rsp_o_reg[data][31]_0 [23]));
  FDCE \dmi_rsp_o_reg[data][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o[data][24]_i_1_n_0 ),
        .Q(\dmi_rsp_o_reg[data][31]_0 [24]));
  FDCE \dmi_rsp_o_reg[data][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][25]_0 [13]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [25]));
  FDCE \dmi_rsp_o_reg[data][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o[data][26]_i_1_n_0 ),
        .Q(\dmi_rsp_o_reg[data][31]_0 [26]));
  FDCE \dmi_rsp_o_reg[data][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o[data][27]_i_1_n_0 ),
        .Q(\dmi_rsp_o_reg[data][31]_0 [27]));
  FDCE \dmi_rsp_o_reg[data][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o[data][28]_i_1_n_0 ),
        .Q(\dmi_rsp_o_reg[data][31]_0 [28]));
  FDCE \dmi_rsp_o_reg[data][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o[data][29]_i_1_n_0 ),
        .Q(\dmi_rsp_o_reg[data][31]_0 [29]));
  FDCE \dmi_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o[data][2]_i_1_n_0 ),
        .Q(\dmi_rsp_o_reg[data][31]_0 [2]));
  FDCE \dmi_rsp_o_reg[data][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o[data][30]_i_1_n_0 ),
        .Q(\dmi_rsp_o_reg[data][31]_0 [30]));
  FDCE \dmi_rsp_o_reg[data][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o[data][31]_i_1_n_0 ),
        .Q(\dmi_rsp_o_reg[data][31]_0 [31]));
  FDCE \dmi_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o[data][3]_i_1_n_0 ),
        .Q(\dmi_rsp_o_reg[data][31]_0 [3]));
  FDCE \dmi_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o[data][4]_i_1_n_0 ),
        .Q(\dmi_rsp_o_reg[data][31]_0 [4]));
  FDCE \dmi_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o[data][5]_i_1_n_0 ),
        .Q(\dmi_rsp_o_reg[data][31]_0 [5]));
  FDCE \dmi_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o[data][6]_i_1_n_0 ),
        .Q(\dmi_rsp_o_reg[data][31]_0 [6]));
  FDCE \dmi_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][25]_0 [2]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [7]));
  FDCE \dmi_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][25]_0 [3]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [8]));
  FDCE \dmi_rsp_o_reg[data][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][25]_0 [4]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \generators.rstn_sys_sreg[0]_i_1 
       (.I0(p_3_in[0]),
        .I1(p_3_in[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \generators.rstn_sys_sreg[1]_i_1 
       (.I0(\generators.rstn_sys_sreg_reg[3] [0]),
        .I1(p_3_in[0]),
        .I2(p_3_in[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \generators.rstn_sys_sreg[2]_i_1 
       (.I0(\generators.rstn_sys_sreg_reg[3] [1]),
        .I1(p_3_in[0]),
        .I2(p_3_in[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \generators.rstn_sys_sreg[3]_i_1 
       (.I0(\generators.rstn_sys_sreg_reg[3] [2]),
        .I1(p_3_in[0]),
        .I2(p_3_in[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_19__0 
       (.I0(\iodev_rsp[0][data] [20]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7__0 [1]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7__0_0 [1]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7__0_1 [1]),
        .O(\bus_rsp_o_reg[data][20]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_9__0 
       (.I0(\iodev_rsp[0][data] [17]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7__0 [0]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7__0_0 [0]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7__0_1 [0]),
        .O(\bus_rsp_o_reg[data][17]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_debug_dtm
   (jtag_tdo_o,
    Q,
    \dmi_ctrl_reg[op][1]_0 ,
    \dmi_ctrl_reg[addr][2]_0 ,
    \dmi_ctrl_reg[addr][1]_0 ,
    \dmi_ctrl_reg[wdata][0]_0 ,
    \dmi_ctrl_reg[wdata][31]_0 ,
    \dmi_ctrl_reg[wdata][31]_1 ,
    \dmi_ctrl_reg[wdata][1]_0 ,
    \dmi_ctrl_reg[wdata][0]_1 ,
    \dmi_ctrl_reg[wdata][17]_0 ,
    \dmi_ctrl_reg[wdata][16]_0 ,
    \dm_reg[resume_req]3_out ,
    \dm_reg[reset_ack]2_out ,
    \dm_reg[wr_acc_err] ,
    \FSM_sequential_dm_ctrl_reg[state][2] ,
    \dmi_ctrl_reg[addr][0]_0 ,
    \dm_reg[clr_acc_err]11_out ,
    \FSM_onehot_dm_ctrl_reg[cmderr][0] ,
    \dm_reg[autoexec_wr] ,
    \dmi_ctrl_reg[addr][4]_0 ,
    \dm_reg[rd_acc_err] ,
    \dm_reg[autoexec_rd] ,
    \dmi_rsp_o_reg[ack]0 ,
    clk,
    rstn_ext,
    \dmi_rsp_o_reg[data][25] ,
    \dmi_rsp[ack] ,
    \dm_reg_reg[abstractauto_autoexecdata]__0 ,
    \dm_reg_reg[halt_req]__0 ,
    p_3_in,
    p_0_in22_in,
    \dm_reg_reg[abstractauto_autoexecprogbuf][0] ,
    \dm_reg_reg[wr_acc_err] ,
    \dm_ctrl_reg[state] ,
    \dm_reg_reg[command][0] ,
    \dmi_rsp_o_reg[data][10] ,
    \dmi_rsp_o_reg[data][0] ,
    \dm_ctrl_reg[hart_resume_ack]__0 ,
    jtag_tck_i,
    jtag_tdi_i,
    D,
    jtag_trst_i,
    jtag_tms_i);
  output jtag_tdo_o;
  output [0:0]Q;
  output [1:0]\dmi_ctrl_reg[op][1]_0 ;
  output [13:0]\dmi_ctrl_reg[addr][2]_0 ;
  output \dmi_ctrl_reg[addr][1]_0 ;
  output \dmi_ctrl_reg[wdata][0]_0 ;
  output [31:0]\dmi_ctrl_reg[wdata][31]_0 ;
  output \dmi_ctrl_reg[wdata][31]_1 ;
  output \dmi_ctrl_reg[wdata][1]_0 ;
  output \dmi_ctrl_reg[wdata][0]_1 ;
  output \dmi_ctrl_reg[wdata][17]_0 ;
  output \dmi_ctrl_reg[wdata][16]_0 ;
  output \dm_reg[resume_req]3_out ;
  output \dm_reg[reset_ack]2_out ;
  output \dm_reg[wr_acc_err] ;
  output [0:0]\FSM_sequential_dm_ctrl_reg[state][2] ;
  output [0:0]\dmi_ctrl_reg[addr][0]_0 ;
  output \dm_reg[clr_acc_err]11_out ;
  output \FSM_onehot_dm_ctrl_reg[cmderr][0] ;
  output \dm_reg[autoexec_wr] ;
  output \dmi_ctrl_reg[addr][4]_0 ;
  output \dm_reg[rd_acc_err] ;
  output \dm_reg[autoexec_rd] ;
  output \dmi_rsp_o_reg[ack]0 ;
  input clk;
  input rstn_ext;
  input [13:0]\dmi_rsp_o_reg[data][25] ;
  input \dmi_rsp[ack] ;
  input \dm_reg_reg[abstractauto_autoexecdata]__0 ;
  input \dm_reg_reg[halt_req]__0 ;
  input [1:0]p_3_in;
  input p_0_in22_in;
  input \dm_reg_reg[abstractauto_autoexecprogbuf][0] ;
  input \dm_reg_reg[wr_acc_err] ;
  input [2:0]\dm_ctrl_reg[state] ;
  input \dm_reg_reg[command][0] ;
  input [2:0]\dmi_rsp_o_reg[data][10] ;
  input \dmi_rsp_o_reg[data][0] ;
  input \dm_ctrl_reg[hart_resume_ack]__0 ;
  input jtag_tck_i;
  input jtag_tdi_i;
  input [31:0]D;
  input jtag_trst_i;
  input jtag_tms_i;

  wire [31:0]D;
  wire \FSM_onehot_dm_ctrl_reg[cmderr][0] ;
  wire [0:0]\FSM_sequential_dm_ctrl_reg[state][2] ;
  wire \FSM_sequential_tap_ctrl_state[0]_i_1_n_0 ;
  wire \FSM_sequential_tap_ctrl_state[1]_i_1_n_0 ;
  wire \FSM_sequential_tap_ctrl_state[2]_i_1_n_0 ;
  wire \FSM_sequential_tap_ctrl_state[3]_i_1_n_0 ;
  wire \FSM_sequential_tap_ctrl_state[3]_i_2_n_0 ;
  wire \FSM_sequential_tap_ctrl_state[3]_i_3_n_0 ;
  wire [0:0]Q;
  wire clk;
  wire \dm_ctrl_reg[hart_resume_ack]__0 ;
  wire [2:0]\dm_ctrl_reg[state] ;
  wire \dm_reg[abstractauto_autoexecprogbuf][1]_i_2_n_0 ;
  wire \dm_reg[autoexec_rd] ;
  wire \dm_reg[autoexec_rd]_i_2_n_0 ;
  wire \dm_reg[autoexec_wr] ;
  wire \dm_reg[clr_acc_err]11_out ;
  wire \dm_reg[clr_acc_err]_i_2_n_0 ;
  wire \dm_reg[clr_acc_err]_i_3_n_0 ;
  wire \dm_reg[command][31]_i_3_n_0 ;
  wire \dm_reg[dmcontrol_dmactive]_i_2_n_0 ;
  wire \dm_reg[progbuf][1][31]_i_2_n_0 ;
  wire \dm_reg[rd_acc_err] ;
  wire \dm_reg[rd_acc_err]_i_2_n_0 ;
  wire \dm_reg[rd_acc_err]_i_5_n_0 ;
  wire \dm_reg[reset_ack]2_out ;
  wire \dm_reg[resume_req]3_out ;
  wire \dm_reg[resume_req]_i_2_n_0 ;
  wire \dm_reg[wr_acc_err] ;
  wire \dm_reg[wr_acc_err]_i_2_n_0 ;
  wire \dm_reg_reg[abstractauto_autoexecdata]__0 ;
  wire \dm_reg_reg[abstractauto_autoexecprogbuf][0] ;
  wire \dm_reg_reg[command][0] ;
  wire \dm_reg_reg[halt_req]__0 ;
  wire \dm_reg_reg[wr_acc_err] ;
  wire \dmi_ctrl[addr][6]_i_2_n_0 ;
  wire \dmi_ctrl[busy]_i_1_n_0 ;
  wire \dmi_ctrl[busy]_i_2_n_0 ;
  wire \dmi_ctrl[dmihardreset]_i_1_n_0 ;
  wire \dmi_ctrl[dmireset]_i_1_n_0 ;
  wire \dmi_ctrl[dmireset]_i_2_n_0 ;
  wire \dmi_ctrl[err]_i_1_n_0 ;
  wire \dmi_ctrl[err]_i_2_n_0 ;
  wire \dmi_ctrl[op][0]_i_1_n_0 ;
  wire \dmi_ctrl[op][1]_i_1_n_0 ;
  wire \dmi_ctrl[wdata] ;
  wire [0:0]\dmi_ctrl_reg[addr][0]_0 ;
  wire \dmi_ctrl_reg[addr][1]_0 ;
  wire [13:0]\dmi_ctrl_reg[addr][2]_0 ;
  wire \dmi_ctrl_reg[addr][4]_0 ;
  wire \dmi_ctrl_reg[busy]__0 ;
  wire \dmi_ctrl_reg[dmihardreset]__0 ;
  wire \dmi_ctrl_reg[dmireset]__0 ;
  wire \dmi_ctrl_reg[err]__0 ;
  wire [1:0]\dmi_ctrl_reg[op][1]_0 ;
  wire [31:0]\dmi_ctrl_reg[rdata] ;
  wire \dmi_ctrl_reg[wdata][0]_0 ;
  wire \dmi_ctrl_reg[wdata][0]_1 ;
  wire \dmi_ctrl_reg[wdata][16]_0 ;
  wire \dmi_ctrl_reg[wdata][17]_0 ;
  wire \dmi_ctrl_reg[wdata][1]_0 ;
  wire [31:0]\dmi_ctrl_reg[wdata][31]_0 ;
  wire \dmi_ctrl_reg[wdata][31]_1 ;
  wire [6:0]\dmi_req[addr] ;
  wire \dmi_rsp[ack] ;
  wire \dmi_rsp_o[data][0]_i_2_n_0 ;
  wire \dmi_rsp_o[data][0]_i_3_n_0 ;
  wire \dmi_rsp_o[data][0]_i_4_n_0 ;
  wire \dmi_rsp_o[data][11]_i_2_n_0 ;
  wire \dmi_rsp_o[data][12]_i_2_n_0 ;
  wire \dmi_rsp_o[data][16]_i_2_n_0 ;
  wire \dmi_rsp_o[data][16]_i_3_n_0 ;
  wire \dmi_rsp_o[data][16]_i_4_n_0 ;
  wire \dmi_rsp_o[data][16]_i_5_n_0 ;
  wire \dmi_rsp_o[data][17]_i_2_n_0 ;
  wire \dmi_rsp_o[data][1]_i_2_n_0 ;
  wire \dmi_rsp_o[data][25]_i_2_n_0 ;
  wire \dmi_rsp_o[data][8]_i_2_n_0 ;
  wire \dmi_rsp_o[data][9]_i_2_n_0 ;
  wire \dmi_rsp_o_reg[ack]0 ;
  wire \dmi_rsp_o_reg[data][0] ;
  wire [2:0]\dmi_rsp_o_reg[data][10] ;
  wire [13:0]\dmi_rsp_o_reg[data][25] ;
  wire \dr_trigger[sreg] ;
  wire \dr_trigger_reg[sreg_n_0_][0] ;
  wire \dr_trigger_reg[sreg_n_0_][1] ;
  wire jtag_tck_i;
  wire jtag_tdi_i;
  wire jtag_tdo_o;
  wire jtag_tdo_o_i_1_n_0;
  wire jtag_tdo_o_i_2_n_0;
  wire jtag_tdo_o_i_3_n_0;
  wire jtag_tdo_o_i_4_n_0;
  wire jtag_tdo_o_i_5_n_0;
  wire jtag_tms_i;
  wire jtag_trst_i;
  wire [1:0]p_0_in;
  wire p_0_in22_in;
  wire [6:0]p_0_in__0;
  wire p_1_in;
  wire [1:0]p_3_in;
  wire rstn_ext;
  wire [3:0]tap_ctrl_state;
  wire \tap_reg[bypass] ;
  wire \tap_reg[bypass]_i_1_n_0 ;
  wire \tap_reg[bypass]_i_2_n_0 ;
  wire \tap_reg[bypass]_i_3_n_0 ;
  wire [40:0]\tap_reg[dmi] ;
  wire \tap_reg[dmi][40]_i_1_n_0 ;
  wire [30:0]\tap_reg[dtmcs] ;
  wire \tap_reg[dtmcs][31]_i_1_n_0 ;
  wire \tap_reg[dtmcs][31]_i_3_n_0 ;
  wire [30:0]\tap_reg[idcode] ;
  wire \tap_reg[idcode][31]_i_1_n_0 ;
  wire \tap_reg[ireg][0]_i_1_n_0 ;
  wire \tap_reg[ireg][1]_i_1_n_0 ;
  wire \tap_reg[ireg][2]_i_1_n_0 ;
  wire \tap_reg[ireg][3]_i_1_n_0 ;
  wire \tap_reg[ireg][4]_i_1_n_0 ;
  wire \tap_reg[ireg][4]_i_2_n_0 ;
  wire \tap_reg_reg[bypass]__0 ;
  wire \tap_reg_reg[dmi_n_0_][0] ;
  wire \tap_reg_reg[dmi_n_0_][10] ;
  wire \tap_reg_reg[dmi_n_0_][11] ;
  wire \tap_reg_reg[dmi_n_0_][12] ;
  wire \tap_reg_reg[dmi_n_0_][13] ;
  wire \tap_reg_reg[dmi_n_0_][14] ;
  wire \tap_reg_reg[dmi_n_0_][15] ;
  wire \tap_reg_reg[dmi_n_0_][16] ;
  wire \tap_reg_reg[dmi_n_0_][17] ;
  wire \tap_reg_reg[dmi_n_0_][18] ;
  wire \tap_reg_reg[dmi_n_0_][19] ;
  wire \tap_reg_reg[dmi_n_0_][1] ;
  wire \tap_reg_reg[dmi_n_0_][20] ;
  wire \tap_reg_reg[dmi_n_0_][21] ;
  wire \tap_reg_reg[dmi_n_0_][22] ;
  wire \tap_reg_reg[dmi_n_0_][23] ;
  wire \tap_reg_reg[dmi_n_0_][24] ;
  wire \tap_reg_reg[dmi_n_0_][25] ;
  wire \tap_reg_reg[dmi_n_0_][26] ;
  wire \tap_reg_reg[dmi_n_0_][27] ;
  wire \tap_reg_reg[dmi_n_0_][28] ;
  wire \tap_reg_reg[dmi_n_0_][29] ;
  wire \tap_reg_reg[dmi_n_0_][2] ;
  wire \tap_reg_reg[dmi_n_0_][30] ;
  wire \tap_reg_reg[dmi_n_0_][31] ;
  wire \tap_reg_reg[dmi_n_0_][32] ;
  wire \tap_reg_reg[dmi_n_0_][33] ;
  wire \tap_reg_reg[dmi_n_0_][3] ;
  wire \tap_reg_reg[dmi_n_0_][4] ;
  wire \tap_reg_reg[dmi_n_0_][5] ;
  wire \tap_reg_reg[dmi_n_0_][6] ;
  wire \tap_reg_reg[dmi_n_0_][7] ;
  wire \tap_reg_reg[dmi_n_0_][8] ;
  wire \tap_reg_reg[dmi_n_0_][9] ;
  wire [31:0]\tap_reg_reg[dtmcs] ;
  wire \tap_reg_reg[dtmcs_n_0_][17] ;
  wire [31:0]\tap_reg_reg[idcode] ;
  wire \tap_reg_reg[ireg_n_0_][0] ;
  wire \tap_reg_reg[ireg_n_0_][1] ;
  wire \tap_reg_reg[ireg_n_0_][2] ;
  wire \tap_reg_reg[ireg_n_0_][3] ;
  wire \tap_reg_reg[ireg_n_0_][4] ;
  wire \tap_sync[tdi] ;
  wire \tap_sync[tms] ;
  wire \tap_sync_reg[tck_ff_n_0_][0] ;
  wire [1:0]\tap_sync_reg[tdi_ff] ;
  wire \tap_sync_reg[tms_ff_n_0_][0] ;
  wire \tap_sync_reg[tms_ff_n_0_][1] ;
  wire \tap_sync_reg[trst_ff_n_0_][0] ;
  wire \tap_sync_reg[trst_ff_n_0_][1] ;
  wire \tap_sync_reg[trst_ff_n_0_][2] ;

  LUT6 #(
    .INIT(64'h1220111122211131)) 
    \FSM_sequential_tap_ctrl_state[0]_i_1 
       (.I0(\tap_sync[tms] ),
        .I1(\FSM_sequential_tap_ctrl_state[3]_i_3_n_0 ),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[2]),
        .I4(tap_ctrl_state[3]),
        .I5(tap_ctrl_state[0]),
        .O(\FSM_sequential_tap_ctrl_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ADA25AF0)) 
    \FSM_sequential_tap_ctrl_state[1]_i_1 
       (.I0(tap_ctrl_state[3]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[0]),
        .I4(\tap_sync[tms] ),
        .I5(\FSM_sequential_tap_ctrl_state[3]_i_3_n_0 ),
        .O(\FSM_sequential_tap_ctrl_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007C207CF8)) 
    \FSM_sequential_tap_ctrl_state[2]_i_1 
       (.I0(tap_ctrl_state[3]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[2]),
        .I3(tap_ctrl_state[0]),
        .I4(\tap_sync[tms] ),
        .I5(\FSM_sequential_tap_ctrl_state[3]_i_3_n_0 ),
        .O(\FSM_sequential_tap_ctrl_state[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \FSM_sequential_tap_ctrl_state[3]_i_1 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(\tap_sync_reg[trst_ff_n_0_][1] ),
        .I3(\tap_sync_reg[trst_ff_n_0_][2] ),
        .O(\FSM_sequential_tap_ctrl_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0030323230103200)) 
    \FSM_sequential_tap_ctrl_state[3]_i_2 
       (.I0(\tap_sync[tms] ),
        .I1(\FSM_sequential_tap_ctrl_state[3]_i_3_n_0 ),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(tap_ctrl_state[2]),
        .O(\FSM_sequential_tap_ctrl_state[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_tap_ctrl_state[3]_i_3 
       (.I0(\tap_sync_reg[trst_ff_n_0_][2] ),
        .I1(\tap_sync_reg[trst_ff_n_0_][1] ),
        .O(\FSM_sequential_tap_ctrl_state[3]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "dr_exit1:0100,dr_shift:0111,ir_pause:1100,dr_capture:0011,ir_shift:1110,ir_exit1:1011,ir_capture:1010,dr_scan:0010,logic_reset:0000,dr_update:1000,ir_scan:1001,dr_exit2:0110,run_idle:0001,ir_update:1111,ir_exit2:1101,dr_pause:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_tap_ctrl_state_reg[0] 
       (.C(clk),
        .CE(\FSM_sequential_tap_ctrl_state[3]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\FSM_sequential_tap_ctrl_state[0]_i_1_n_0 ),
        .Q(tap_ctrl_state[0]));
  (* FSM_ENCODED_STATES = "dr_exit1:0100,dr_shift:0111,ir_pause:1100,dr_capture:0011,ir_shift:1110,ir_exit1:1011,ir_capture:1010,dr_scan:0010,logic_reset:0000,dr_update:1000,ir_scan:1001,dr_exit2:0110,run_idle:0001,ir_update:1111,ir_exit2:1101,dr_pause:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_tap_ctrl_state_reg[1] 
       (.C(clk),
        .CE(\FSM_sequential_tap_ctrl_state[3]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\FSM_sequential_tap_ctrl_state[1]_i_1_n_0 ),
        .Q(tap_ctrl_state[1]));
  (* FSM_ENCODED_STATES = "dr_exit1:0100,dr_shift:0111,ir_pause:1100,dr_capture:0011,ir_shift:1110,ir_exit1:1011,ir_capture:1010,dr_scan:0010,logic_reset:0000,dr_update:1000,ir_scan:1001,dr_exit2:0110,run_idle:0001,ir_update:1111,ir_exit2:1101,dr_pause:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_tap_ctrl_state_reg[2] 
       (.C(clk),
        .CE(\FSM_sequential_tap_ctrl_state[3]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\FSM_sequential_tap_ctrl_state[2]_i_1_n_0 ),
        .Q(tap_ctrl_state[2]));
  (* FSM_ENCODED_STATES = "dr_exit1:0100,dr_shift:0111,ir_pause:1100,dr_capture:0011,ir_shift:1110,ir_exit1:1011,ir_capture:1010,dr_scan:0010,logic_reset:0000,dr_update:1000,ir_scan:1001,dr_exit2:0110,run_idle:0001,ir_update:1111,ir_exit2:1101,dr_pause:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_tap_ctrl_state_reg[3] 
       (.C(clk),
        .CE(\FSM_sequential_tap_ctrl_state[3]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\FSM_sequential_tap_ctrl_state[3]_i_2_n_0 ),
        .Q(tap_ctrl_state[3]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_reg[abstractauto_autoexecdata]_i_1 
       (.I0(\dmi_ctrl_reg[wdata][31]_0 [0]),
        .I1(\dm_reg[abstractauto_autoexecprogbuf][1]_i_2_n_0 ),
        .I2(\dm_reg_reg[abstractauto_autoexecdata]__0 ),
        .O(\dmi_ctrl_reg[wdata][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_reg[abstractauto_autoexecprogbuf][0]_i_1 
       (.I0(\dmi_ctrl_reg[wdata][31]_0 [16]),
        .I1(\dm_reg[abstractauto_autoexecprogbuf][1]_i_2_n_0 ),
        .I2(\dm_reg_reg[abstractauto_autoexecprogbuf][0] ),
        .O(\dmi_ctrl_reg[wdata][16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_reg[abstractauto_autoexecprogbuf][1]_i_1 
       (.I0(\dmi_ctrl_reg[wdata][31]_0 [17]),
        .I1(\dm_reg[abstractauto_autoexecprogbuf][1]_i_2_n_0 ),
        .I2(p_0_in22_in),
        .O(\dmi_ctrl_reg[wdata][17]_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \dm_reg[abstractauto_autoexecprogbuf][1]_i_2 
       (.I0(\dm_reg[resume_req]_i_2_n_0 ),
        .I1(\dm_reg_reg[wr_acc_err] ),
        .I2(\dmi_req[addr] [3]),
        .I3(Q),
        .I4(\dmi_req[addr] [2]),
        .O(\dm_reg[abstractauto_autoexecprogbuf][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dm_reg[autoexec_rd]_i_1 
       (.I0(\dm_reg[autoexec_rd]_i_2_n_0 ),
        .I1(\dmi_ctrl_reg[op][1]_0 [0]),
        .I2(\dmi_ctrl_reg[op][1]_0 [1]),
        .O(\dm_reg[autoexec_rd] ));
  LUT6 #(
    .INIT(64'h0700077777777777)) 
    \dm_reg[autoexec_rd]_i_2 
       (.I0(\dmi_ctrl_reg[addr][1]_0 ),
        .I1(\dm_reg_reg[abstractauto_autoexecdata]__0 ),
        .I2(p_0_in22_in),
        .I3(\dmi_req[addr] [0]),
        .I4(\dm_reg_reg[abstractauto_autoexecprogbuf][0] ),
        .I5(\dm_reg[rd_acc_err]_i_2_n_0 ),
        .O(\dm_reg[autoexec_rd]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dm_reg[autoexec_wr]_i_1 
       (.I0(\dmi_ctrl_reg[op][1]_0 [0]),
        .I1(\dmi_ctrl_reg[op][1]_0 [1]),
        .I2(\dm_reg[autoexec_rd]_i_2_n_0 ),
        .O(\dm_reg[autoexec_wr] ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \dm_reg[clr_acc_err]_i_1 
       (.I0(\dmi_req[addr] [2]),
        .I1(\dm_reg[clr_acc_err]_i_2_n_0 ),
        .I2(\dmi_ctrl_reg[wdata][31]_0 [8]),
        .I3(\dmi_ctrl_reg[wdata][31]_0 [9]),
        .I4(\dmi_ctrl_reg[wdata][31]_0 [10]),
        .I5(\dm_reg[clr_acc_err]_i_3_n_0 ),
        .O(\dm_reg[clr_acc_err]11_out ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \dm_reg[clr_acc_err]_i_2 
       (.I0(\dmi_req[addr] [0]),
        .I1(\dmi_req[addr] [6]),
        .I2(\dmi_req[addr] [5]),
        .I3(\dmi_req[addr] [3]),
        .O(\dm_reg[clr_acc_err]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \dm_reg[clr_acc_err]_i_3 
       (.I0(\dmi_req[addr] [1]),
        .I1(Q),
        .I2(\dmi_ctrl_reg[op][1]_0 [0]),
        .I3(\dmi_ctrl_reg[op][1]_0 [1]),
        .O(\dm_reg[clr_acc_err]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \dm_reg[command][31]_i_2 
       (.I0(\dmi_rsp_o[data][25]_i_2_n_0 ),
        .I1(\dm_reg_reg[command][0] ),
        .I2(\dmi_req[addr] [2]),
        .I3(\dmi_req[addr] [0]),
        .I4(\dm_reg[command][31]_i_3_n_0 ),
        .I5(\dm_reg[progbuf][1][31]_i_2_n_0 ),
        .O(\FSM_onehot_dm_ctrl_reg[cmderr][0] ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \dm_reg[command][31]_i_3 
       (.I0(Q),
        .I1(\dmi_req[addr] [1]),
        .O(\dm_reg[command][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_reg[dmcontrol_dmactive]_i_1 
       (.I0(\dmi_ctrl_reg[wdata][31]_0 [0]),
        .I1(\dm_reg[dmcontrol_dmactive]_i_2_n_0 ),
        .I2(p_3_in[0]),
        .O(\dmi_ctrl_reg[wdata][0]_1 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dm_reg[dmcontrol_dmactive]_i_2 
       (.I0(\dmi_rsp_o[data][25]_i_2_n_0 ),
        .I1(\dmi_req[addr] [0]),
        .I2(\dmi_req[addr] [1]),
        .I3(\dm_reg[progbuf][1][31]_i_2_n_0 ),
        .I4(\dmi_req[addr] [2]),
        .I5(Q),
        .O(\dm_reg[dmcontrol_dmactive]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_reg[dmcontrol_ndmreset]_i_1 
       (.I0(\dmi_ctrl_reg[wdata][31]_0 [1]),
        .I1(\dm_reg[dmcontrol_dmactive]_i_2_n_0 ),
        .I2(p_3_in[1]),
        .O(\dmi_ctrl_reg[wdata][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_reg[halt_req]_i_1 
       (.I0(\dmi_ctrl_reg[wdata][31]_0 [31]),
        .I1(\dm_reg[dmcontrol_dmactive]_i_2_n_0 ),
        .I2(\dm_reg_reg[halt_req]__0 ),
        .O(\dmi_ctrl_reg[wdata][31]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \dm_reg[progbuf][0][31]_i_1 
       (.I0(\dm_reg[rd_acc_err]_i_2_n_0 ),
        .I1(\dm_reg[progbuf][1][31]_i_2_n_0 ),
        .I2(\dm_ctrl_reg[state] [2]),
        .I3(\dm_ctrl_reg[state] [0]),
        .I4(\dm_ctrl_reg[state] [1]),
        .I5(\dmi_req[addr] [0]),
        .O(\FSM_sequential_dm_ctrl_reg[state][2] ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \dm_reg[progbuf][1][31]_i_1 
       (.I0(\dmi_req[addr] [0]),
        .I1(\dm_reg[rd_acc_err]_i_2_n_0 ),
        .I2(\dm_ctrl_reg[state] [1]),
        .I3(\dm_ctrl_reg[state] [0]),
        .I4(\dm_ctrl_reg[state] [2]),
        .I5(\dm_reg[progbuf][1][31]_i_2_n_0 ),
        .O(\dmi_ctrl_reg[addr][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dm_reg[progbuf][1][31]_i_2 
       (.I0(\dmi_ctrl_reg[op][1]_0 [1]),
        .I1(\dmi_ctrl_reg[op][1]_0 [0]),
        .O(\dm_reg[progbuf][1][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'h00000E00)) 
    \dm_reg[rd_acc_err]_i_1 
       (.I0(\dm_reg[rd_acc_err]_i_2_n_0 ),
        .I1(\dmi_ctrl_reg[addr][1]_0 ),
        .I2(\dmi_ctrl_reg[op][1]_0 [1]),
        .I3(\dmi_ctrl_reg[op][1]_0 [0]),
        .I4(\dm_reg_reg[wr_acc_err] ),
        .O(\dm_reg[rd_acc_err] ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \dm_reg[rd_acc_err]_i_2 
       (.I0(\dmi_req[addr] [3]),
        .I1(Q),
        .I2(\dmi_req[addr] [1]),
        .I3(\dmi_req[addr] [5]),
        .I4(\dmi_req[addr] [2]),
        .I5(\dmi_req[addr] [6]),
        .O(\dm_reg[rd_acc_err]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \dm_reg[rd_acc_err]_i_3 
       (.I0(\dmi_req[addr] [1]),
        .I1(\dm_reg[rd_acc_err]_i_5_n_0 ),
        .I2(\dmi_req[addr] [0]),
        .I3(Q),
        .I4(\dmi_req[addr] [2]),
        .I5(\dmi_req[addr] [3]),
        .O(\dmi_ctrl_reg[addr][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \dm_reg[rd_acc_err]_i_5 
       (.I0(\dmi_req[addr] [6]),
        .I1(\dmi_req[addr] [5]),
        .O(\dm_reg[rd_acc_err]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \dm_reg[reset_ack]_i_1 
       (.I0(\dm_reg[resume_req]_i_2_n_0 ),
        .I1(\dmi_req[addr] [3]),
        .I2(Q),
        .I3(\dmi_req[addr] [2]),
        .I4(\dmi_ctrl_reg[wdata][31]_0 [28]),
        .O(\dm_reg[reset_ack]2_out ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \dm_reg[resume_req]_i_1 
       (.I0(\dm_reg[resume_req]_i_2_n_0 ),
        .I1(\dmi_req[addr] [3]),
        .I2(Q),
        .I3(\dmi_req[addr] [2]),
        .I4(\dmi_ctrl_reg[wdata][31]_0 [30]),
        .O(\dm_reg[resume_req]3_out ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \dm_reg[resume_req]_i_2 
       (.I0(\dmi_req[addr] [0]),
        .I1(\dmi_req[addr] [1]),
        .I2(\dmi_req[addr] [6]),
        .I3(\dmi_req[addr] [5]),
        .I4(\dmi_ctrl_reg[op][1]_0 [0]),
        .I5(\dmi_ctrl_reg[op][1]_0 [1]),
        .O(\dm_reg[resume_req]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FE00)) 
    \dm_reg[wr_acc_err]_i_1 
       (.I0(\dm_reg[wr_acc_err]_i_2_n_0 ),
        .I1(\dmi_ctrl_reg[addr][1]_0 ),
        .I2(\dm_reg[rd_acc_err]_i_2_n_0 ),
        .I3(\dmi_ctrl_reg[op][1]_0 [1]),
        .I4(\dmi_ctrl_reg[op][1]_0 [0]),
        .I5(\dm_reg_reg[wr_acc_err] ),
        .O(\dm_reg[wr_acc_err] ));
  LUT6 #(
    .INIT(64'h00C0100000000000)) 
    \dm_reg[wr_acc_err]_i_2 
       (.I0(\dmi_req[addr] [0]),
        .I1(\dmi_req[addr] [1]),
        .I2(Q),
        .I3(\dmi_req[addr] [3]),
        .I4(\dmi_req[addr] [2]),
        .I5(\dm_reg[rd_acc_err]_i_5_n_0 ),
        .O(\dm_reg[wr_acc_err]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \dmi_ctrl[addr][6]_i_1 
       (.I0(\dr_trigger_reg[sreg_n_0_][0] ),
        .I1(\dr_trigger_reg[sreg_n_0_][1] ),
        .I2(\dmi_ctrl[addr][6]_i_2_n_0 ),
        .I3(\dmi_ctrl_reg[dmihardreset]__0 ),
        .I4(\dmi_ctrl_reg[busy]__0 ),
        .O(\dmi_ctrl[wdata] ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \dmi_ctrl[addr][6]_i_2 
       (.I0(\tap_reg_reg[ireg_n_0_][1] ),
        .I1(\tap_reg_reg[ireg_n_0_][2] ),
        .I2(\tap_reg_reg[ireg_n_0_][3] ),
        .I3(\tap_reg_reg[ireg_n_0_][4] ),
        .I4(\tap_reg_reg[ireg_n_0_][0] ),
        .O(\dmi_ctrl[addr][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h47744444)) 
    \dmi_ctrl[busy]_i_1 
       (.I0(\dmi_rsp[ack] ),
        .I1(\dmi_ctrl_reg[busy]__0 ),
        .I2(\tap_reg_reg[dmi_n_0_][1] ),
        .I3(\tap_reg_reg[dmi_n_0_][0] ),
        .I4(\dmi_ctrl[busy]_i_2_n_0 ),
        .O(\dmi_ctrl[busy]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \dmi_ctrl[busy]_i_2 
       (.I0(\dmi_ctrl_reg[dmihardreset]__0 ),
        .I1(jtag_tdo_o_i_5_n_0),
        .I2(\tap_reg_reg[ireg_n_0_][4] ),
        .I3(\tap_reg_reg[ireg_n_0_][0] ),
        .I4(\dr_trigger_reg[sreg_n_0_][1] ),
        .I5(\dr_trigger_reg[sreg_n_0_][0] ),
        .O(\dmi_ctrl[busy]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \dmi_ctrl[dmihardreset]_i_1 
       (.I0(\tap_reg_reg[dtmcs_n_0_][17] ),
        .I1(\dmi_ctrl[dmireset]_i_2_n_0 ),
        .I2(\dmi_ctrl_reg[busy]__0 ),
        .I3(\dmi_ctrl_reg[dmihardreset]__0 ),
        .O(\dmi_ctrl[dmihardreset]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \dmi_ctrl[dmireset]_i_1 
       (.I0(p_1_in),
        .I1(\dmi_ctrl[dmireset]_i_2_n_0 ),
        .I2(\dmi_ctrl_reg[busy]__0 ),
        .I3(\dmi_ctrl_reg[dmireset]__0 ),
        .O(\dmi_ctrl[dmireset]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \dmi_ctrl[dmireset]_i_2 
       (.I0(\dr_trigger_reg[sreg_n_0_][0] ),
        .I1(\dr_trigger_reg[sreg_n_0_][1] ),
        .I2(\tap_reg_reg[ireg_n_0_][4] ),
        .I3(\tap_reg_reg[ireg_n_0_][0] ),
        .I4(jtag_tdo_o_i_5_n_0),
        .O(\dmi_ctrl[dmireset]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0302)) 
    \dmi_ctrl[err]_i_1 
       (.I0(\dmi_ctrl[err]_i_2_n_0 ),
        .I1(\dmi_ctrl_reg[dmireset]__0 ),
        .I2(\dmi_ctrl_reg[dmihardreset]__0 ),
        .I3(\dmi_ctrl_reg[err]__0 ),
        .O(\dmi_ctrl[err]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \dmi_ctrl[err]_i_2 
       (.I0(\dmi_ctrl_reg[busy]__0 ),
        .I1(jtag_tdo_o_i_5_n_0),
        .I2(\tap_reg_reg[ireg_n_0_][4] ),
        .I3(\tap_reg_reg[ireg_n_0_][0] ),
        .I4(\dr_trigger_reg[sreg_n_0_][1] ),
        .I5(\dr_trigger_reg[sreg_n_0_][0] ),
        .O(\dmi_ctrl[err]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dmi_ctrl[op][0]_i_1 
       (.I0(\tap_reg_reg[dmi_n_0_][1] ),
        .I1(\tap_reg_reg[dmi_n_0_][0] ),
        .I2(\dmi_ctrl[wdata] ),
        .O(\dmi_ctrl[op][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dmi_ctrl[op][1]_i_1 
       (.I0(\tap_reg_reg[dmi_n_0_][0] ),
        .I1(\tap_reg_reg[dmi_n_0_][1] ),
        .I2(\dmi_ctrl[wdata] ),
        .O(\dmi_ctrl[op][1]_i_1_n_0 ));
  FDCE \dmi_ctrl_reg[addr][0] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(p_0_in__0[0]),
        .Q(\dmi_req[addr] [0]));
  FDCE \dmi_ctrl_reg[addr][1] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(p_0_in__0[1]),
        .Q(\dmi_req[addr] [1]));
  FDCE \dmi_ctrl_reg[addr][2] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(p_0_in__0[2]),
        .Q(\dmi_req[addr] [2]));
  FDCE \dmi_ctrl_reg[addr][3] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(p_0_in__0[3]),
        .Q(\dmi_req[addr] [3]));
  FDCE \dmi_ctrl_reg[addr][4] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(p_0_in__0[4]),
        .Q(Q));
  FDCE \dmi_ctrl_reg[addr][5] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(p_0_in__0[5]),
        .Q(\dmi_req[addr] [5]));
  FDCE \dmi_ctrl_reg[addr][6] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(p_0_in__0[6]),
        .Q(\dmi_req[addr] [6]));
  FDCE \dmi_ctrl_reg[busy] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_ctrl[busy]_i_1_n_0 ),
        .Q(\dmi_ctrl_reg[busy]__0 ));
  FDPE \dmi_ctrl_reg[dmihardreset] 
       (.C(clk),
        .CE(1'b1),
        .D(\dmi_ctrl[dmihardreset]_i_1_n_0 ),
        .PRE(rstn_ext),
        .Q(\dmi_ctrl_reg[dmihardreset]__0 ));
  FDCE \dmi_ctrl_reg[dmireset] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_ctrl[dmireset]_i_1_n_0 ),
        .Q(\dmi_ctrl_reg[dmireset]__0 ));
  FDCE \dmi_ctrl_reg[err] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_ctrl[err]_i_1_n_0 ),
        .Q(\dmi_ctrl_reg[err]__0 ));
  FDCE \dmi_ctrl_reg[op][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_ctrl[op][0]_i_1_n_0 ),
        .Q(\dmi_ctrl_reg[op][1]_0 [0]));
  FDCE \dmi_ctrl_reg[op][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_ctrl[op][1]_i_1_n_0 ),
        .Q(\dmi_ctrl_reg[op][1]_0 [1]));
  FDCE \dmi_ctrl_reg[rdata][0] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[0]),
        .Q(\dmi_ctrl_reg[rdata] [0]));
  FDCE \dmi_ctrl_reg[rdata][10] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[10]),
        .Q(\dmi_ctrl_reg[rdata] [10]));
  FDCE \dmi_ctrl_reg[rdata][11] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[11]),
        .Q(\dmi_ctrl_reg[rdata] [11]));
  FDCE \dmi_ctrl_reg[rdata][12] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[12]),
        .Q(\dmi_ctrl_reg[rdata] [12]));
  FDCE \dmi_ctrl_reg[rdata][13] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[13]),
        .Q(\dmi_ctrl_reg[rdata] [13]));
  FDCE \dmi_ctrl_reg[rdata][14] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[14]),
        .Q(\dmi_ctrl_reg[rdata] [14]));
  FDCE \dmi_ctrl_reg[rdata][15] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[15]),
        .Q(\dmi_ctrl_reg[rdata] [15]));
  FDCE \dmi_ctrl_reg[rdata][16] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[16]),
        .Q(\dmi_ctrl_reg[rdata] [16]));
  FDCE \dmi_ctrl_reg[rdata][17] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[17]),
        .Q(\dmi_ctrl_reg[rdata] [17]));
  FDCE \dmi_ctrl_reg[rdata][18] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[18]),
        .Q(\dmi_ctrl_reg[rdata] [18]));
  FDCE \dmi_ctrl_reg[rdata][19] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[19]),
        .Q(\dmi_ctrl_reg[rdata] [19]));
  FDCE \dmi_ctrl_reg[rdata][1] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[1]),
        .Q(\dmi_ctrl_reg[rdata] [1]));
  FDCE \dmi_ctrl_reg[rdata][20] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[20]),
        .Q(\dmi_ctrl_reg[rdata] [20]));
  FDCE \dmi_ctrl_reg[rdata][21] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[21]),
        .Q(\dmi_ctrl_reg[rdata] [21]));
  FDCE \dmi_ctrl_reg[rdata][22] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[22]),
        .Q(\dmi_ctrl_reg[rdata] [22]));
  FDCE \dmi_ctrl_reg[rdata][23] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[23]),
        .Q(\dmi_ctrl_reg[rdata] [23]));
  FDCE \dmi_ctrl_reg[rdata][24] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[24]),
        .Q(\dmi_ctrl_reg[rdata] [24]));
  FDCE \dmi_ctrl_reg[rdata][25] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[25]),
        .Q(\dmi_ctrl_reg[rdata] [25]));
  FDCE \dmi_ctrl_reg[rdata][26] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[26]),
        .Q(\dmi_ctrl_reg[rdata] [26]));
  FDCE \dmi_ctrl_reg[rdata][27] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[27]),
        .Q(\dmi_ctrl_reg[rdata] [27]));
  FDCE \dmi_ctrl_reg[rdata][28] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[28]),
        .Q(\dmi_ctrl_reg[rdata] [28]));
  FDCE \dmi_ctrl_reg[rdata][29] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[29]),
        .Q(\dmi_ctrl_reg[rdata] [29]));
  FDCE \dmi_ctrl_reg[rdata][2] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[2]),
        .Q(\dmi_ctrl_reg[rdata] [2]));
  FDCE \dmi_ctrl_reg[rdata][30] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[30]),
        .Q(\dmi_ctrl_reg[rdata] [30]));
  FDCE \dmi_ctrl_reg[rdata][31] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[31]),
        .Q(\dmi_ctrl_reg[rdata] [31]));
  FDCE \dmi_ctrl_reg[rdata][3] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[3]),
        .Q(\dmi_ctrl_reg[rdata] [3]));
  FDCE \dmi_ctrl_reg[rdata][4] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[4]),
        .Q(\dmi_ctrl_reg[rdata] [4]));
  FDCE \dmi_ctrl_reg[rdata][5] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[5]),
        .Q(\dmi_ctrl_reg[rdata] [5]));
  FDCE \dmi_ctrl_reg[rdata][6] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[6]),
        .Q(\dmi_ctrl_reg[rdata] [6]));
  FDCE \dmi_ctrl_reg[rdata][7] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[7]),
        .Q(\dmi_ctrl_reg[rdata] [7]));
  FDCE \dmi_ctrl_reg[rdata][8] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[8]),
        .Q(\dmi_ctrl_reg[rdata] [8]));
  FDCE \dmi_ctrl_reg[rdata][9] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[9]),
        .Q(\dmi_ctrl_reg[rdata] [9]));
  FDCE \dmi_ctrl_reg[wdata][0] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][2] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [0]));
  FDCE \dmi_ctrl_reg[wdata][10] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][12] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [10]));
  FDCE \dmi_ctrl_reg[wdata][11] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][13] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [11]));
  FDCE \dmi_ctrl_reg[wdata][12] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][14] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [12]));
  FDCE \dmi_ctrl_reg[wdata][13] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][15] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [13]));
  FDCE \dmi_ctrl_reg[wdata][14] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][16] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [14]));
  FDCE \dmi_ctrl_reg[wdata][15] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][17] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [15]));
  FDCE \dmi_ctrl_reg[wdata][16] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][18] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [16]));
  FDCE \dmi_ctrl_reg[wdata][17] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][19] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [17]));
  FDCE \dmi_ctrl_reg[wdata][18] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][20] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [18]));
  FDCE \dmi_ctrl_reg[wdata][19] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][21] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [19]));
  FDCE \dmi_ctrl_reg[wdata][1] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][3] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [1]));
  FDCE \dmi_ctrl_reg[wdata][20] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][22] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [20]));
  FDCE \dmi_ctrl_reg[wdata][21] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][23] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [21]));
  FDCE \dmi_ctrl_reg[wdata][22] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][24] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [22]));
  FDCE \dmi_ctrl_reg[wdata][23] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][25] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [23]));
  FDCE \dmi_ctrl_reg[wdata][24] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][26] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [24]));
  FDCE \dmi_ctrl_reg[wdata][25] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][27] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [25]));
  FDCE \dmi_ctrl_reg[wdata][26] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][28] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [26]));
  FDCE \dmi_ctrl_reg[wdata][27] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][29] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [27]));
  FDCE \dmi_ctrl_reg[wdata][28] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][30] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [28]));
  FDCE \dmi_ctrl_reg[wdata][29] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][31] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [29]));
  FDCE \dmi_ctrl_reg[wdata][2] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][4] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [2]));
  FDCE \dmi_ctrl_reg[wdata][30] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][32] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [30]));
  FDCE \dmi_ctrl_reg[wdata][31] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][33] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [31]));
  FDCE \dmi_ctrl_reg[wdata][3] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][5] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [3]));
  FDCE \dmi_ctrl_reg[wdata][4] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][6] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [4]));
  FDCE \dmi_ctrl_reg[wdata][5] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][7] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [5]));
  FDCE \dmi_ctrl_reg[wdata][6] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][8] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [6]));
  FDCE \dmi_ctrl_reg[wdata][7] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][9] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [7]));
  FDCE \dmi_ctrl_reg[wdata][8] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][10] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [8]));
  FDCE \dmi_ctrl_reg[wdata][9] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][11] ),
        .Q(\dmi_ctrl_reg[wdata][31]_0 [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \dmi_rsp_o[ack]_i_1 
       (.I0(\dmi_ctrl_reg[op][1]_0 [0]),
        .I1(\dmi_ctrl_reg[op][1]_0 [1]),
        .O(\dmi_rsp_o_reg[ack]0 ));
  LUT6 #(
    .INIT(64'h0000000323232323)) 
    \dmi_rsp_o[data][0]_i_1 
       (.I0(\dmi_rsp_o_reg[data][0] ),
        .I1(\dmi_req[addr] [5]),
        .I2(\dmi_req[addr] [6]),
        .I3(\dmi_req[addr] [1]),
        .I4(\dmi_rsp_o[data][0]_i_2_n_0 ),
        .I5(\dmi_rsp_o[data][0]_i_3_n_0 ),
        .O(\dmi_ctrl_reg[addr][2]_0 [0]));
  LUT6 #(
    .INIT(64'h00000000FFFBFFFF)) 
    \dmi_rsp_o[data][0]_i_2 
       (.I0(\dmi_req[addr] [3]),
        .I1(\dmi_req[addr] [2]),
        .I2(Q),
        .I3(\dmi_req[addr] [0]),
        .I4(\dmi_rsp_o_reg[data][25] [0]),
        .I5(\dmi_rsp_o[data][0]_i_4_n_0 ),
        .O(\dmi_rsp_o[data][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFD)) 
    \dmi_rsp_o[data][0]_i_3 
       (.I0(\dmi_req[addr] [6]),
        .I1(\dmi_req[addr] [0]),
        .I2(\dmi_req[addr] [2]),
        .I3(\dmi_req[addr] [3]),
        .I4(Q),
        .I5(\dmi_req[addr] [1]),
        .O(\dmi_rsp_o[data][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000AFC0000)) 
    \dmi_rsp_o[data][0]_i_4 
       (.I0(\dm_reg_reg[abstractauto_autoexecdata]__0 ),
        .I1(p_3_in[0]),
        .I2(\dmi_req[addr] [0]),
        .I3(\dmi_req[addr] [3]),
        .I4(Q),
        .I5(\dmi_req[addr] [2]),
        .O(\dmi_rsp_o[data][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA800A8A8A820A8A8)) 
    \dmi_rsp_o[data][10]_i_1 
       (.I0(\dmi_rsp_o[data][11]_i_2_n_0 ),
        .I1(Q),
        .I2(\dmi_rsp_o_reg[data][25] [5]),
        .I3(\dmi_rsp_o_reg[data][10] [2]),
        .I4(\dmi_req[addr] [2]),
        .I5(\dmi_req[addr] [1]),
        .O(\dmi_ctrl_reg[addr][2]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \dmi_rsp_o[data][11]_i_1 
       (.I0(\dmi_rsp_o[data][11]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][25] [6]),
        .I2(Q),
        .O(\dmi_ctrl_reg[addr][2]_0 [6]));
  LUT6 #(
    .INIT(64'h000000000A040A24)) 
    \dmi_rsp_o[data][11]_i_2 
       (.I0(Q),
        .I1(\dmi_req[addr] [2]),
        .I2(\dmi_req[addr] [0]),
        .I3(\dmi_req[addr] [1]),
        .I4(\dmi_rsp_o_reg[data][0] ),
        .I5(\dmi_rsp_o[data][25]_i_2_n_0 ),
        .O(\dmi_rsp_o[data][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000A8)) 
    \dmi_rsp_o[data][12]_i_1 
       (.I0(\dmi_rsp_o[data][12]_i_2_n_0 ),
        .I1(Q),
        .I2(\dmi_rsp_o_reg[data][25] [7]),
        .I3(\dmi_req[addr] [3]),
        .I4(\dmi_req[addr] [5]),
        .I5(\dmi_req[addr] [6]),
        .O(\dmi_ctrl_reg[addr][2]_0 [7]));
  LUT6 #(
    .INIT(64'h00000A003F0000F0)) 
    \dmi_rsp_o[data][12]_i_2 
       (.I0(p_3_in[1]),
        .I1(\dm_reg_reg[wr_acc_err] ),
        .I2(\dmi_req[addr] [2]),
        .I3(Q),
        .I4(\dmi_req[addr] [1]),
        .I5(\dmi_req[addr] [0]),
        .O(\dmi_rsp_o[data][12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][15]_i_1 
       (.I0(\dmi_ctrl_reg[addr][1]_0 ),
        .I1(\dmi_rsp_o_reg[data][25] [8]),
        .O(\dmi_ctrl_reg[addr][2]_0 [8]));
  LUT6 #(
    .INIT(64'h00000000FFFF5540)) 
    \dmi_rsp_o[data][16]_i_1 
       (.I0(\dmi_req[addr] [0]),
        .I1(\dm_reg_reg[abstractauto_autoexecprogbuf][0] ),
        .I2(\dmi_rsp_o[data][16]_i_2_n_0 ),
        .I3(\dmi_req[addr] [1]),
        .I4(\dmi_rsp_o[data][16]_i_3_n_0 ),
        .I5(\dmi_rsp_o[data][16]_i_4_n_0 ),
        .O(\dmi_ctrl_reg[addr][2]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dmi_rsp_o[data][16]_i_2 
       (.I0(\dmi_req[addr] [3]),
        .I1(Q),
        .I2(\dmi_req[addr] [2]),
        .O(\dmi_rsp_o[data][16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00050800)) 
    \dmi_rsp_o[data][16]_i_3 
       (.I0(\dmi_req[addr] [0]),
        .I1(\dm_ctrl_reg[hart_resume_ack]__0 ),
        .I2(\dmi_req[addr] [3]),
        .I3(Q),
        .I4(\dmi_req[addr] [2]),
        .O(\dmi_rsp_o[data][16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF1FFF1F1F1F1F)) 
    \dmi_rsp_o[data][16]_i_4 
       (.I0(Q),
        .I1(\dmi_rsp_o_reg[data][25] [9]),
        .I2(\dm_reg[rd_acc_err]_i_5_n_0 ),
        .I3(\dmi_rsp_o[data][16]_i_5_n_0 ),
        .I4(\dmi_req[addr] [0]),
        .I5(\dmi_req[addr] [1]),
        .O(\dmi_rsp_o[data][16]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dmi_rsp_o[data][16]_i_5 
       (.I0(\dmi_req[addr] [3]),
        .I1(Q),
        .I2(\dmi_req[addr] [2]),
        .O(\dmi_rsp_o[data][16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000A8)) 
    \dmi_rsp_o[data][17]_i_1 
       (.I0(\dmi_rsp_o[data][17]_i_2_n_0 ),
        .I1(Q),
        .I2(\dmi_rsp_o_reg[data][25] [10]),
        .I3(\dmi_req[addr] [5]),
        .I4(\dmi_req[addr] [6]),
        .I5(\dmi_req[addr] [1]),
        .O(\dmi_ctrl_reg[addr][2]_0 [10]));
  LUT6 #(
    .INIT(64'h00300000200C200C)) 
    \dmi_rsp_o[data][17]_i_2 
       (.I0(p_0_in22_in),
        .I1(\dmi_req[addr] [2]),
        .I2(Q),
        .I3(\dmi_req[addr] [3]),
        .I4(\dm_ctrl_reg[hart_resume_ack]__0 ),
        .I5(\dmi_req[addr] [0]),
        .O(\dmi_rsp_o[data][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0820200A080000)) 
    \dmi_rsp_o[data][1]_i_1 
       (.I0(\dmi_rsp_o[data][1]_i_2_n_0 ),
        .I1(\dmi_req[addr] [0]),
        .I2(\dmi_req[addr] [2]),
        .I3(p_3_in[1]),
        .I4(Q),
        .I5(\dmi_rsp_o_reg[data][25] [1]),
        .O(\dmi_ctrl_reg[addr][2]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \dmi_rsp_o[data][1]_i_2 
       (.I0(\dmi_req[addr] [1]),
        .I1(\dmi_req[addr] [6]),
        .I2(\dmi_req[addr] [5]),
        .I3(\dmi_req[addr] [3]),
        .O(\dmi_rsp_o[data][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004240)) 
    \dmi_rsp_o[data][20]_i_1 
       (.I0(\dmi_req[addr] [2]),
        .I1(\dmi_req[addr] [1]),
        .I2(Q),
        .I3(\dmi_rsp_o_reg[data][25] [11]),
        .I4(\dmi_req[addr] [0]),
        .I5(\dmi_rsp_o[data][25]_i_2_n_0 ),
        .O(\dmi_ctrl_reg[addr][2]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \dmi_rsp_o[data][22]_i_1 
       (.I0(\dmi_rsp_o_reg[data][25] [12]),
        .I1(Q),
        .I2(\dmi_ctrl_reg[addr][4]_0 ),
        .O(\dmi_ctrl_reg[addr][2]_0 [12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDBFFFF)) 
    \dmi_rsp_o[data][22]_i_2 
       (.I0(Q),
        .I1(\dmi_req[addr] [2]),
        .I2(\dmi_req[addr] [0]),
        .I3(\dmi_req[addr] [3]),
        .I4(\dm_reg[rd_acc_err]_i_5_n_0 ),
        .I5(\dmi_req[addr] [1]),
        .O(\dmi_ctrl_reg[addr][4]_0 ));
  LUT6 #(
    .INIT(64'h0202000000000200)) 
    \dmi_rsp_o[data][25]_i_1 
       (.I0(\dmi_req[addr] [2]),
        .I1(\dmi_req[addr] [0]),
        .I2(\dmi_rsp_o[data][25]_i_2_n_0 ),
        .I3(\dmi_rsp_o_reg[data][25] [13]),
        .I4(\dmi_req[addr] [1]),
        .I5(Q),
        .O(\dmi_ctrl_reg[addr][2]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \dmi_rsp_o[data][25]_i_2 
       (.I0(\dmi_req[addr] [3]),
        .I1(\dmi_req[addr] [5]),
        .I2(\dmi_req[addr] [6]),
        .O(\dmi_rsp_o[data][25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000014021400)) 
    \dmi_rsp_o[data][7]_i_1 
       (.I0(\dmi_req[addr] [2]),
        .I1(\dmi_req[addr] [1]),
        .I2(\dmi_req[addr] [0]),
        .I3(Q),
        .I4(\dmi_rsp_o_reg[data][25] [2]),
        .I5(\dmi_rsp_o[data][25]_i_2_n_0 ),
        .O(\dmi_ctrl_reg[addr][2]_0 [2]));
  LUT6 #(
    .INIT(64'h00000000000000A8)) 
    \dmi_rsp_o[data][8]_i_1 
       (.I0(\dmi_rsp_o[data][8]_i_2_n_0 ),
        .I1(Q),
        .I2(\dmi_rsp_o_reg[data][25] [3]),
        .I3(\dmi_req[addr] [3]),
        .I4(\dmi_req[addr] [5]),
        .I5(\dmi_req[addr] [6]),
        .O(\dmi_ctrl_reg[addr][2]_0 [3]));
  LUT6 #(
    .INIT(64'h00000A00CF0000F0)) 
    \dmi_rsp_o[data][8]_i_2 
       (.I0(\dmi_rsp_o_reg[data][0] ),
        .I1(\dmi_rsp_o_reg[data][10] [0]),
        .I2(\dmi_req[addr] [2]),
        .I3(Q),
        .I4(\dmi_req[addr] [1]),
        .I5(\dmi_req[addr] [0]),
        .O(\dmi_rsp_o[data][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000A8)) 
    \dmi_rsp_o[data][9]_i_1 
       (.I0(\dmi_rsp_o[data][9]_i_2_n_0 ),
        .I1(Q),
        .I2(\dmi_rsp_o_reg[data][25] [4]),
        .I3(\dmi_req[addr] [3]),
        .I4(\dmi_req[addr] [5]),
        .I5(\dmi_req[addr] [6]),
        .O(\dmi_ctrl_reg[addr][2]_0 [4]));
  LUT6 #(
    .INIT(64'h00000A00CF0000F0)) 
    \dmi_rsp_o[data][9]_i_2 
       (.I0(\dmi_rsp_o_reg[data][0] ),
        .I1(\dmi_rsp_o_reg[data][10] [1]),
        .I2(\dmi_req[addr] [2]),
        .I3(Q),
        .I4(\dmi_req[addr] [1]),
        .I5(\dmi_req[addr] [0]),
        .O(\dmi_rsp_o[data][9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \dr_trigger[sreg][0]_i_1 
       (.I0(tap_ctrl_state[2]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .O(\dr_trigger[sreg] ));
  FDCE \dr_trigger_reg[sreg][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dr_trigger[sreg] ),
        .Q(\dr_trigger_reg[sreg_n_0_][0] ));
  FDCE \dr_trigger_reg[sreg][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dr_trigger_reg[sreg_n_0_][0] ),
        .Q(\dr_trigger_reg[sreg_n_0_][1] ));
  LUT6 #(
    .INIT(64'hFFFFF8FF0000F800)) 
    jtag_tdo_o_i_1
       (.I0(jtag_tdo_o_i_2_n_0),
        .I1(\tap_reg_reg[ireg_n_0_][0] ),
        .I2(jtag_tdo_o_i_3_n_0),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(jtag_tdo_o),
        .O(jtag_tdo_o_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    jtag_tdo_o_i_2
       (.I0(tap_ctrl_state[2]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .O(jtag_tdo_o_i_2_n_0));
  LUT6 #(
    .INIT(64'hAAA88888A0A88888)) 
    jtag_tdo_o_i_3
       (.I0(jtag_tdo_o_i_4_n_0),
        .I1(\tap_reg_reg[bypass]__0 ),
        .I2(\tap_reg_reg[ireg_n_0_][0] ),
        .I3(\tap_reg_reg[ireg_n_0_][4] ),
        .I4(jtag_tdo_o_i_5_n_0),
        .I5(\tap_reg_reg[dtmcs] [0]),
        .O(jtag_tdo_o_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000BFFFB3FF)) 
    jtag_tdo_o_i_4
       (.I0(\tap_reg_reg[dmi_n_0_][0] ),
        .I1(jtag_tdo_o_i_5_n_0),
        .I2(\tap_reg_reg[ireg_n_0_][4] ),
        .I3(\tap_reg_reg[ireg_n_0_][0] ),
        .I4(\tap_reg_reg[idcode] [0]),
        .I5(jtag_tdo_o_i_2_n_0),
        .O(jtag_tdo_o_i_4_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    jtag_tdo_o_i_5
       (.I0(\tap_reg_reg[ireg_n_0_][3] ),
        .I1(\tap_reg_reg[ireg_n_0_][2] ),
        .I2(\tap_reg_reg[ireg_n_0_][1] ),
        .O(jtag_tdo_o_i_5_n_0));
  FDCE jtag_tdo_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(jtag_tdo_o_i_1_n_0),
        .Q(jtag_tdo_o));
  LUT5 #(
    .INIT(32'hFFF20002)) 
    \tap_reg[bypass]_i_1 
       (.I0(\tap_sync[tdi] ),
        .I1(\tap_reg[bypass]_i_2_n_0 ),
        .I2(\tap_reg[dtmcs][31]_i_3_n_0 ),
        .I3(\tap_reg[bypass]_i_3_n_0 ),
        .I4(\tap_reg_reg[bypass]__0 ),
        .O(\tap_reg[bypass]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \tap_reg[bypass]_i_2 
       (.I0(tap_ctrl_state[2]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .O(\tap_reg[bypass]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'h01010100)) 
    \tap_reg[bypass]_i_3 
       (.I0(\tap_reg_reg[ireg_n_0_][1] ),
        .I1(\tap_reg_reg[ireg_n_0_][2] ),
        .I2(\tap_reg_reg[ireg_n_0_][3] ),
        .I3(\tap_reg_reg[ireg_n_0_][4] ),
        .I4(\tap_reg_reg[ireg_n_0_][0] ),
        .O(\tap_reg[bypass]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][0]_i_1 
       (.I0(\dmi_ctrl_reg[err]__0 ),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][1] ),
        .O(\tap_reg[dmi] [0]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][10]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [8]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][11] ),
        .O(\tap_reg[dmi] [10]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][11]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [9]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][12] ),
        .O(\tap_reg[dmi] [11]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][12]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [10]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][13] ),
        .O(\tap_reg[dmi] [12]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][13]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [11]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][14] ),
        .O(\tap_reg[dmi] [13]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][14]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [12]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][15] ),
        .O(\tap_reg[dmi] [14]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][15]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [13]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][16] ),
        .O(\tap_reg[dmi] [15]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][16]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [14]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][17] ),
        .O(\tap_reg[dmi] [16]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][17]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [15]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][18] ),
        .O(\tap_reg[dmi] [17]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][18]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [16]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][19] ),
        .O(\tap_reg[dmi] [18]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][19]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [17]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][20] ),
        .O(\tap_reg[dmi] [19]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][1]_i_1 
       (.I0(\dmi_ctrl_reg[err]__0 ),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][2] ),
        .O(\tap_reg[dmi] [1]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][20]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [18]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][21] ),
        .O(\tap_reg[dmi] [20]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][21]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [19]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][22] ),
        .O(\tap_reg[dmi] [21]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][22]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [20]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][23] ),
        .O(\tap_reg[dmi] [22]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][23]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [21]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][24] ),
        .O(\tap_reg[dmi] [23]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][24]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [22]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][25] ),
        .O(\tap_reg[dmi] [24]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][25]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [23]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][26] ),
        .O(\tap_reg[dmi] [25]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][26]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [24]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][27] ),
        .O(\tap_reg[dmi] [26]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][27]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [25]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][28] ),
        .O(\tap_reg[dmi] [27]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][28]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [26]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][29] ),
        .O(\tap_reg[dmi] [28]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][29]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [27]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][30] ),
        .O(\tap_reg[dmi] [29]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][2]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [0]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][3] ),
        .O(\tap_reg[dmi] [2]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][30]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [28]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][31] ),
        .O(\tap_reg[dmi] [30]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][31]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [29]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][32] ),
        .O(\tap_reg[dmi] [31]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][32]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [30]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][33] ),
        .O(\tap_reg[dmi] [32]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][33]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [31]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(p_0_in__0[0]),
        .O(\tap_reg[dmi] [33]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][34]_i_1 
       (.I0(\dmi_req[addr] [0]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(p_0_in__0[1]),
        .O(\tap_reg[dmi] [34]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][35]_i_1 
       (.I0(\dmi_req[addr] [1]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(p_0_in__0[2]),
        .O(\tap_reg[dmi] [35]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][36]_i_1 
       (.I0(\dmi_req[addr] [2]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(p_0_in__0[3]),
        .O(\tap_reg[dmi] [36]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][37]_i_1 
       (.I0(\dmi_req[addr] [3]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(p_0_in__0[4]),
        .O(\tap_reg[dmi] [37]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][38]_i_1 
       (.I0(Q),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(p_0_in__0[5]),
        .O(\tap_reg[dmi] [38]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][39]_i_1 
       (.I0(\dmi_req[addr] [5]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(p_0_in__0[6]),
        .O(\tap_reg[dmi] [39]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][3]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [1]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][4] ),
        .O(\tap_reg[dmi] [3]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \tap_reg[dmi][40]_i_1 
       (.I0(\tap_reg_reg[ireg_n_0_][4] ),
        .I1(\tap_reg_reg[ireg_n_0_][0] ),
        .I2(\tap_reg[dtmcs][31]_i_3_n_0 ),
        .I3(\tap_reg_reg[ireg_n_0_][3] ),
        .I4(\tap_reg_reg[ireg_n_0_][2] ),
        .I5(\tap_reg_reg[ireg_n_0_][1] ),
        .O(\tap_reg[dmi][40]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][40]_i_2 
       (.I0(\dmi_req[addr] [6]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_sync[tdi] ),
        .O(\tap_reg[dmi] [40]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][4]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [2]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][5] ),
        .O(\tap_reg[dmi] [4]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][5]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [3]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][6] ),
        .O(\tap_reg[dmi] [5]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][6]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [4]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][7] ),
        .O(\tap_reg[dmi] [6]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][7]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [5]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][8] ),
        .O(\tap_reg[dmi] [7]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][8]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [6]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][9] ),
        .O(\tap_reg[dmi] [8]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dmi][9]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [7]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dmi_n_0_][10] ),
        .O(\tap_reg[dmi] [9]));
  LUT5 #(
    .INIT(32'hAAAAAEAA)) 
    \tap_reg[dtmcs][0]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [1]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [0]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dtmcs][10]_i_1 
       (.I0(\dmi_ctrl_reg[err]__0 ),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dtmcs] [11]),
        .O(\tap_reg[dtmcs] [10]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dtmcs][11]_i_1 
       (.I0(\dmi_ctrl_reg[err]__0 ),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dtmcs] [12]),
        .O(\tap_reg[dtmcs] [11]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[dtmcs][12]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [13]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [12]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[dtmcs][13]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [14]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [13]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[dtmcs][14]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [15]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [14]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[dtmcs][15]_i_1 
       (.I0(p_1_in),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [15]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dtmcs][16]_i_1 
       (.I0(\dmi_ctrl_reg[dmireset]__0 ),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dtmcs_n_0_][17] ),
        .O(\tap_reg[dtmcs] [16]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \tap_reg[dtmcs][17]_i_1 
       (.I0(\dmi_ctrl_reg[dmihardreset]__0 ),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[1]),
        .I5(\tap_reg_reg[dtmcs] [18]),
        .O(\tap_reg[dtmcs] [17]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[dtmcs][18]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [19]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [18]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[dtmcs][19]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [20]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [19]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[dtmcs][1]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [2]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [1]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[dtmcs][20]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [21]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [20]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[dtmcs][21]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [22]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [21]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[dtmcs][22]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [23]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [22]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[dtmcs][23]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [24]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [23]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[dtmcs][24]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [25]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [24]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[dtmcs][25]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [26]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [25]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[dtmcs][26]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [27]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [26]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[dtmcs][27]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [28]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [27]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[dtmcs][28]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [29]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [28]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[dtmcs][29]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [30]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [29]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[dtmcs][2]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [3]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [2]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[dtmcs][30]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [31]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [30]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \tap_reg[dtmcs][31]_i_1 
       (.I0(\tap_reg_reg[ireg_n_0_][0] ),
        .I1(\tap_reg_reg[ireg_n_0_][4] ),
        .I2(\tap_reg[dtmcs][31]_i_3_n_0 ),
        .I3(\tap_reg_reg[ireg_n_0_][3] ),
        .I4(\tap_reg_reg[ireg_n_0_][2] ),
        .I5(\tap_reg_reg[ireg_n_0_][1] ),
        .O(\tap_reg[dtmcs][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[dtmcs][31]_i_2 
       (.I0(\tap_sync[tdi] ),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[bypass] ));
  LUT6 #(
    .INIT(64'hFFDFFFFFFF0FFFFF)) 
    \tap_reg[dtmcs][31]_i_3 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[0]),
        .I5(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs][31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[dtmcs][3]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [4]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [3]));
  LUT5 #(
    .INIT(32'hAAAAAEAA)) 
    \tap_reg[dtmcs][4]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [5]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [4]));
  LUT5 #(
    .INIT(32'hAAAAAEAA)) 
    \tap_reg[dtmcs][5]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [6]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [5]));
  LUT5 #(
    .INIT(32'hAAAAAEAA)) 
    \tap_reg[dtmcs][6]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [7]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [6]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[dtmcs][7]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [8]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [7]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[dtmcs][8]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [9]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [8]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[dtmcs][9]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [10]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [9]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'hAAAAAEAA)) 
    \tap_reg[idcode][0]_i_1 
       (.I0(\tap_reg_reg[idcode] [1]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [0]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][10]_i_1 
       (.I0(\tap_reg_reg[idcode] [11]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [10]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][11]_i_1 
       (.I0(\tap_reg_reg[idcode] [12]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [11]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][12]_i_1 
       (.I0(\tap_reg_reg[idcode] [13]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [12]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][13]_i_1 
       (.I0(\tap_reg_reg[idcode] [14]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [13]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][14]_i_1 
       (.I0(\tap_reg_reg[idcode] [15]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [14]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][15]_i_1 
       (.I0(\tap_reg_reg[idcode] [16]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [15]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][16]_i_1 
       (.I0(\tap_reg_reg[idcode] [17]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [16]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][17]_i_1 
       (.I0(\tap_reg_reg[idcode] [18]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [17]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][18]_i_1 
       (.I0(\tap_reg_reg[idcode] [19]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [18]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][19]_i_1 
       (.I0(\tap_reg_reg[idcode] [20]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [19]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][1]_i_1 
       (.I0(\tap_reg_reg[idcode] [2]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [1]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][20]_i_1 
       (.I0(\tap_reg_reg[idcode] [21]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [20]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][21]_i_1 
       (.I0(\tap_reg_reg[idcode] [22]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [21]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][22]_i_1 
       (.I0(\tap_reg_reg[idcode] [23]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [22]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][23]_i_1 
       (.I0(\tap_reg_reg[idcode] [24]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [23]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][24]_i_1 
       (.I0(\tap_reg_reg[idcode] [25]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [24]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][25]_i_1 
       (.I0(\tap_reg_reg[idcode] [26]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [25]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][26]_i_1 
       (.I0(\tap_reg_reg[idcode] [27]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [26]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][27]_i_1 
       (.I0(\tap_reg_reg[idcode] [28]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [27]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][28]_i_1 
       (.I0(\tap_reg_reg[idcode] [29]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [28]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][29]_i_1 
       (.I0(\tap_reg_reg[idcode] [30]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [29]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][2]_i_1 
       (.I0(\tap_reg_reg[idcode] [3]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [2]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][30]_i_1 
       (.I0(\tap_reg_reg[idcode] [31]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [30]));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \tap_reg[idcode][31]_i_1 
       (.I0(\tap_reg[dtmcs][31]_i_3_n_0 ),
        .I1(\tap_reg_reg[ireg_n_0_][3] ),
        .I2(\tap_reg_reg[ireg_n_0_][2] ),
        .I3(\tap_reg_reg[ireg_n_0_][1] ),
        .I4(\tap_reg_reg[ireg_n_0_][0] ),
        .I5(\tap_reg_reg[ireg_n_0_][4] ),
        .O(\tap_reg[idcode][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][3]_i_1 
       (.I0(\tap_reg_reg[idcode] [4]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [3]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][4]_i_1 
       (.I0(\tap_reg_reg[idcode] [5]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [4]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][5]_i_1 
       (.I0(\tap_reg_reg[idcode] [6]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [5]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][6]_i_1 
       (.I0(\tap_reg_reg[idcode] [7]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [6]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][7]_i_1 
       (.I0(\tap_reg_reg[idcode] [8]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [7]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][8]_i_1 
       (.I0(\tap_reg_reg[idcode] [9]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [8]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \tap_reg[idcode][9]_i_1 
       (.I0(\tap_reg_reg[idcode] [10]),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [9]));
  LUT4 #(
    .INIT(16'hAAEB)) 
    \tap_reg[ireg][0]_i_1 
       (.I0(\tap_reg_reg[ireg_n_0_][1] ),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[2]),
        .O(\tap_reg[ireg][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'hAA28)) 
    \tap_reg[ireg][1]_i_1 
       (.I0(\tap_reg_reg[ireg_n_0_][2] ),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[2]),
        .O(\tap_reg[ireg][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'hAA28)) 
    \tap_reg[ireg][2]_i_1 
       (.I0(\tap_reg_reg[ireg_n_0_][3] ),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[2]),
        .O(\tap_reg[ireg][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'hAA28)) 
    \tap_reg[ireg][3]_i_1 
       (.I0(\tap_reg_reg[ireg_n_0_][4] ),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[2]),
        .O(\tap_reg[ireg][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000020000000F00F)) 
    \tap_reg[ireg][4]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[0]),
        .I5(tap_ctrl_state[2]),
        .O(\tap_reg[ireg][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'hAA28)) 
    \tap_reg[ireg][4]_i_2 
       (.I0(\tap_sync[tdi] ),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[2]),
        .O(\tap_reg[ireg][4]_i_2_n_0 ));
  FDCE \tap_reg_reg[bypass] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\tap_reg[bypass]_i_1_n_0 ),
        .Q(\tap_reg_reg[bypass]__0 ));
  FDCE \tap_reg_reg[dmi][0] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [0]),
        .Q(\tap_reg_reg[dmi_n_0_][0] ));
  FDCE \tap_reg_reg[dmi][10] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [10]),
        .Q(\tap_reg_reg[dmi_n_0_][10] ));
  FDCE \tap_reg_reg[dmi][11] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [11]),
        .Q(\tap_reg_reg[dmi_n_0_][11] ));
  FDCE \tap_reg_reg[dmi][12] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [12]),
        .Q(\tap_reg_reg[dmi_n_0_][12] ));
  FDCE \tap_reg_reg[dmi][13] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [13]),
        .Q(\tap_reg_reg[dmi_n_0_][13] ));
  FDCE \tap_reg_reg[dmi][14] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [14]),
        .Q(\tap_reg_reg[dmi_n_0_][14] ));
  FDCE \tap_reg_reg[dmi][15] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [15]),
        .Q(\tap_reg_reg[dmi_n_0_][15] ));
  FDCE \tap_reg_reg[dmi][16] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [16]),
        .Q(\tap_reg_reg[dmi_n_0_][16] ));
  FDCE \tap_reg_reg[dmi][17] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [17]),
        .Q(\tap_reg_reg[dmi_n_0_][17] ));
  FDCE \tap_reg_reg[dmi][18] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [18]),
        .Q(\tap_reg_reg[dmi_n_0_][18] ));
  FDCE \tap_reg_reg[dmi][19] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [19]),
        .Q(\tap_reg_reg[dmi_n_0_][19] ));
  FDCE \tap_reg_reg[dmi][1] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [1]),
        .Q(\tap_reg_reg[dmi_n_0_][1] ));
  FDCE \tap_reg_reg[dmi][20] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [20]),
        .Q(\tap_reg_reg[dmi_n_0_][20] ));
  FDCE \tap_reg_reg[dmi][21] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [21]),
        .Q(\tap_reg_reg[dmi_n_0_][21] ));
  FDCE \tap_reg_reg[dmi][22] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [22]),
        .Q(\tap_reg_reg[dmi_n_0_][22] ));
  FDCE \tap_reg_reg[dmi][23] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [23]),
        .Q(\tap_reg_reg[dmi_n_0_][23] ));
  FDCE \tap_reg_reg[dmi][24] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [24]),
        .Q(\tap_reg_reg[dmi_n_0_][24] ));
  FDCE \tap_reg_reg[dmi][25] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [25]),
        .Q(\tap_reg_reg[dmi_n_0_][25] ));
  FDCE \tap_reg_reg[dmi][26] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [26]),
        .Q(\tap_reg_reg[dmi_n_0_][26] ));
  FDCE \tap_reg_reg[dmi][27] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [27]),
        .Q(\tap_reg_reg[dmi_n_0_][27] ));
  FDCE \tap_reg_reg[dmi][28] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [28]),
        .Q(\tap_reg_reg[dmi_n_0_][28] ));
  FDCE \tap_reg_reg[dmi][29] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [29]),
        .Q(\tap_reg_reg[dmi_n_0_][29] ));
  FDCE \tap_reg_reg[dmi][2] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [2]),
        .Q(\tap_reg_reg[dmi_n_0_][2] ));
  FDCE \tap_reg_reg[dmi][30] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [30]),
        .Q(\tap_reg_reg[dmi_n_0_][30] ));
  FDCE \tap_reg_reg[dmi][31] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [31]),
        .Q(\tap_reg_reg[dmi_n_0_][31] ));
  FDCE \tap_reg_reg[dmi][32] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [32]),
        .Q(\tap_reg_reg[dmi_n_0_][32] ));
  FDCE \tap_reg_reg[dmi][33] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [33]),
        .Q(\tap_reg_reg[dmi_n_0_][33] ));
  FDCE \tap_reg_reg[dmi][34] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [34]),
        .Q(p_0_in__0[0]));
  FDCE \tap_reg_reg[dmi][35] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [35]),
        .Q(p_0_in__0[1]));
  FDCE \tap_reg_reg[dmi][36] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [36]),
        .Q(p_0_in__0[2]));
  FDCE \tap_reg_reg[dmi][37] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [37]),
        .Q(p_0_in__0[3]));
  FDCE \tap_reg_reg[dmi][38] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [38]),
        .Q(p_0_in__0[4]));
  FDCE \tap_reg_reg[dmi][39] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [39]),
        .Q(p_0_in__0[5]));
  FDCE \tap_reg_reg[dmi][3] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [3]),
        .Q(\tap_reg_reg[dmi_n_0_][3] ));
  FDCE \tap_reg_reg[dmi][40] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [40]),
        .Q(p_0_in__0[6]));
  FDCE \tap_reg_reg[dmi][4] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [4]),
        .Q(\tap_reg_reg[dmi_n_0_][4] ));
  FDCE \tap_reg_reg[dmi][5] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [5]),
        .Q(\tap_reg_reg[dmi_n_0_][5] ));
  FDCE \tap_reg_reg[dmi][6] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [6]),
        .Q(\tap_reg_reg[dmi_n_0_][6] ));
  FDCE \tap_reg_reg[dmi][7] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [7]),
        .Q(\tap_reg_reg[dmi_n_0_][7] ));
  FDCE \tap_reg_reg[dmi][8] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [8]),
        .Q(\tap_reg_reg[dmi_n_0_][8] ));
  FDCE \tap_reg_reg[dmi][9] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [9]),
        .Q(\tap_reg_reg[dmi_n_0_][9] ));
  FDCE \tap_reg_reg[dtmcs][0] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [0]),
        .Q(\tap_reg_reg[dtmcs] [0]));
  FDCE \tap_reg_reg[dtmcs][10] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [10]),
        .Q(\tap_reg_reg[dtmcs] [10]));
  FDCE \tap_reg_reg[dtmcs][11] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [11]),
        .Q(\tap_reg_reg[dtmcs] [11]));
  FDCE \tap_reg_reg[dtmcs][12] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [12]),
        .Q(\tap_reg_reg[dtmcs] [12]));
  FDCE \tap_reg_reg[dtmcs][13] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [13]),
        .Q(\tap_reg_reg[dtmcs] [13]));
  FDCE \tap_reg_reg[dtmcs][14] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [14]),
        .Q(\tap_reg_reg[dtmcs] [14]));
  FDCE \tap_reg_reg[dtmcs][15] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [15]),
        .Q(\tap_reg_reg[dtmcs] [15]));
  FDCE \tap_reg_reg[dtmcs][16] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [16]),
        .Q(p_1_in));
  FDCE \tap_reg_reg[dtmcs][17] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [17]),
        .Q(\tap_reg_reg[dtmcs_n_0_][17] ));
  FDCE \tap_reg_reg[dtmcs][18] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [18]),
        .Q(\tap_reg_reg[dtmcs] [18]));
  FDCE \tap_reg_reg[dtmcs][19] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [19]),
        .Q(\tap_reg_reg[dtmcs] [19]));
  FDCE \tap_reg_reg[dtmcs][1] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [1]),
        .Q(\tap_reg_reg[dtmcs] [1]));
  FDCE \tap_reg_reg[dtmcs][20] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [20]),
        .Q(\tap_reg_reg[dtmcs] [20]));
  FDCE \tap_reg_reg[dtmcs][21] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [21]),
        .Q(\tap_reg_reg[dtmcs] [21]));
  FDCE \tap_reg_reg[dtmcs][22] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [22]),
        .Q(\tap_reg_reg[dtmcs] [22]));
  FDCE \tap_reg_reg[dtmcs][23] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [23]),
        .Q(\tap_reg_reg[dtmcs] [23]));
  FDCE \tap_reg_reg[dtmcs][24] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [24]),
        .Q(\tap_reg_reg[dtmcs] [24]));
  FDCE \tap_reg_reg[dtmcs][25] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [25]),
        .Q(\tap_reg_reg[dtmcs] [25]));
  FDCE \tap_reg_reg[dtmcs][26] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [26]),
        .Q(\tap_reg_reg[dtmcs] [26]));
  FDCE \tap_reg_reg[dtmcs][27] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [27]),
        .Q(\tap_reg_reg[dtmcs] [27]));
  FDCE \tap_reg_reg[dtmcs][28] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [28]),
        .Q(\tap_reg_reg[dtmcs] [28]));
  FDCE \tap_reg_reg[dtmcs][29] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [29]),
        .Q(\tap_reg_reg[dtmcs] [29]));
  FDCE \tap_reg_reg[dtmcs][2] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [2]),
        .Q(\tap_reg_reg[dtmcs] [2]));
  FDCE \tap_reg_reg[dtmcs][30] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [30]),
        .Q(\tap_reg_reg[dtmcs] [30]));
  FDCE \tap_reg_reg[dtmcs][31] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[bypass] ),
        .Q(\tap_reg_reg[dtmcs] [31]));
  FDCE \tap_reg_reg[dtmcs][3] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [3]),
        .Q(\tap_reg_reg[dtmcs] [3]));
  FDCE \tap_reg_reg[dtmcs][4] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [4]),
        .Q(\tap_reg_reg[dtmcs] [4]));
  FDCE \tap_reg_reg[dtmcs][5] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [5]),
        .Q(\tap_reg_reg[dtmcs] [5]));
  FDCE \tap_reg_reg[dtmcs][6] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [6]),
        .Q(\tap_reg_reg[dtmcs] [6]));
  FDCE \tap_reg_reg[dtmcs][7] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [7]),
        .Q(\tap_reg_reg[dtmcs] [7]));
  FDCE \tap_reg_reg[dtmcs][8] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [8]),
        .Q(\tap_reg_reg[dtmcs] [8]));
  FDCE \tap_reg_reg[dtmcs][9] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [9]),
        .Q(\tap_reg_reg[dtmcs] [9]));
  FDCE \tap_reg_reg[idcode][0] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [0]),
        .Q(\tap_reg_reg[idcode] [0]));
  FDCE \tap_reg_reg[idcode][10] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [10]),
        .Q(\tap_reg_reg[idcode] [10]));
  FDCE \tap_reg_reg[idcode][11] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [11]),
        .Q(\tap_reg_reg[idcode] [11]));
  FDCE \tap_reg_reg[idcode][12] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [12]),
        .Q(\tap_reg_reg[idcode] [12]));
  FDCE \tap_reg_reg[idcode][13] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [13]),
        .Q(\tap_reg_reg[idcode] [13]));
  FDCE \tap_reg_reg[idcode][14] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [14]),
        .Q(\tap_reg_reg[idcode] [14]));
  FDCE \tap_reg_reg[idcode][15] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [15]),
        .Q(\tap_reg_reg[idcode] [15]));
  FDCE \tap_reg_reg[idcode][16] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [16]),
        .Q(\tap_reg_reg[idcode] [16]));
  FDCE \tap_reg_reg[idcode][17] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [17]),
        .Q(\tap_reg_reg[idcode] [17]));
  FDCE \tap_reg_reg[idcode][18] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [18]),
        .Q(\tap_reg_reg[idcode] [18]));
  FDCE \tap_reg_reg[idcode][19] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [19]),
        .Q(\tap_reg_reg[idcode] [19]));
  FDCE \tap_reg_reg[idcode][1] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [1]),
        .Q(\tap_reg_reg[idcode] [1]));
  FDCE \tap_reg_reg[idcode][20] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [20]),
        .Q(\tap_reg_reg[idcode] [20]));
  FDCE \tap_reg_reg[idcode][21] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [21]),
        .Q(\tap_reg_reg[idcode] [21]));
  FDCE \tap_reg_reg[idcode][22] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [22]),
        .Q(\tap_reg_reg[idcode] [22]));
  FDCE \tap_reg_reg[idcode][23] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [23]),
        .Q(\tap_reg_reg[idcode] [23]));
  FDCE \tap_reg_reg[idcode][24] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [24]),
        .Q(\tap_reg_reg[idcode] [24]));
  FDCE \tap_reg_reg[idcode][25] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [25]),
        .Q(\tap_reg_reg[idcode] [25]));
  FDCE \tap_reg_reg[idcode][26] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [26]),
        .Q(\tap_reg_reg[idcode] [26]));
  FDCE \tap_reg_reg[idcode][27] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [27]),
        .Q(\tap_reg_reg[idcode] [27]));
  FDCE \tap_reg_reg[idcode][28] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [28]),
        .Q(\tap_reg_reg[idcode] [28]));
  FDCE \tap_reg_reg[idcode][29] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [29]),
        .Q(\tap_reg_reg[idcode] [29]));
  FDCE \tap_reg_reg[idcode][2] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [2]),
        .Q(\tap_reg_reg[idcode] [2]));
  FDCE \tap_reg_reg[idcode][30] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [30]),
        .Q(\tap_reg_reg[idcode] [30]));
  FDCE \tap_reg_reg[idcode][31] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[bypass] ),
        .Q(\tap_reg_reg[idcode] [31]));
  FDCE \tap_reg_reg[idcode][3] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [3]),
        .Q(\tap_reg_reg[idcode] [3]));
  FDCE \tap_reg_reg[idcode][4] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [4]),
        .Q(\tap_reg_reg[idcode] [4]));
  FDCE \tap_reg_reg[idcode][5] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [5]),
        .Q(\tap_reg_reg[idcode] [5]));
  FDCE \tap_reg_reg[idcode][6] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [6]),
        .Q(\tap_reg_reg[idcode] [6]));
  FDCE \tap_reg_reg[idcode][7] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [7]),
        .Q(\tap_reg_reg[idcode] [7]));
  FDCE \tap_reg_reg[idcode][8] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [8]),
        .Q(\tap_reg_reg[idcode] [8]));
  FDCE \tap_reg_reg[idcode][9] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [9]),
        .Q(\tap_reg_reg[idcode] [9]));
  FDCE \tap_reg_reg[ireg][0] 
       (.C(clk),
        .CE(\tap_reg[ireg][4]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[ireg][0]_i_1_n_0 ),
        .Q(\tap_reg_reg[ireg_n_0_][0] ));
  FDCE \tap_reg_reg[ireg][1] 
       (.C(clk),
        .CE(\tap_reg[ireg][4]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[ireg][1]_i_1_n_0 ),
        .Q(\tap_reg_reg[ireg_n_0_][1] ));
  FDCE \tap_reg_reg[ireg][2] 
       (.C(clk),
        .CE(\tap_reg[ireg][4]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[ireg][2]_i_1_n_0 ),
        .Q(\tap_reg_reg[ireg_n_0_][2] ));
  FDCE \tap_reg_reg[ireg][3] 
       (.C(clk),
        .CE(\tap_reg[ireg][4]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[ireg][3]_i_1_n_0 ),
        .Q(\tap_reg_reg[ireg_n_0_][3] ));
  FDCE \tap_reg_reg[ireg][4] 
       (.C(clk),
        .CE(\tap_reg[ireg][4]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[ireg][4]_i_2_n_0 ),
        .Q(\tap_reg_reg[ireg_n_0_][4] ));
  FDCE \tap_sync_reg[tck_ff][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(jtag_tck_i),
        .Q(\tap_sync_reg[tck_ff_n_0_][0] ));
  FDCE \tap_sync_reg[tck_ff][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\tap_sync_reg[tck_ff_n_0_][0] ),
        .Q(p_0_in[0]));
  FDCE \tap_sync_reg[tck_ff][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(p_0_in[0]),
        .Q(p_0_in[1]));
  FDCE \tap_sync_reg[tdi_ff][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(jtag_tdi_i),
        .Q(\tap_sync_reg[tdi_ff] [0]));
  FDCE \tap_sync_reg[tdi_ff][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\tap_sync_reg[tdi_ff] [0]),
        .Q(\tap_sync_reg[tdi_ff] [1]));
  FDCE \tap_sync_reg[tdi_ff][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\tap_sync_reg[tdi_ff] [1]),
        .Q(\tap_sync[tdi] ));
  FDCE \tap_sync_reg[tms_ff][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(jtag_tms_i),
        .Q(\tap_sync_reg[tms_ff_n_0_][0] ));
  FDCE \tap_sync_reg[tms_ff][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\tap_sync_reg[tms_ff_n_0_][0] ),
        .Q(\tap_sync_reg[tms_ff_n_0_][1] ));
  FDCE \tap_sync_reg[tms_ff][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\tap_sync_reg[tms_ff_n_0_][1] ),
        .Q(\tap_sync[tms] ));
  FDCE \tap_sync_reg[trst_ff][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(jtag_trst_i),
        .Q(\tap_sync_reg[trst_ff_n_0_][0] ));
  FDCE \tap_sync_reg[trst_ff][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\tap_sync_reg[trst_ff_n_0_][0] ),
        .Q(\tap_sync_reg[trst_ff_n_0_][1] ));
  FDCE \tap_sync_reg[trst_ff][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\tap_sync_reg[trst_ff_n_0_][1] ),
        .Q(\tap_sync_reg[trst_ff_n_0_][2] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_dmem
   (rden,
    \dmem_rsp[ack] ,
    \main_rsp[data] ,
    mem_ram_b3_reg_1_0,
    rden_reg_0,
    rden_reg_1,
    mem_ram_b2_reg_1_0,
    mem_ram_b2_reg_0_0,
    rden_reg_2,
    rden_reg_3,
    mem_ram_b1_reg_1_0,
    rden_reg_4,
    rden_reg_5,
    rden_reg_6,
    rden_reg_7,
    rden_reg_8,
    rden_reg_9,
    rden0,
    clk,
    rstn_sys,
    \bus_rsp_o_reg[ack]_0 ,
    \rdata_o_reg[0] ,
    DOADO,
    \boot_rsp[ack] ,
    \rdata_o_reg[0]_0 ,
    \imem_ram.rdata_reg ,
    rden_0,
    ADDRARDADDR,
    mem_ram_b2_reg_0_1,
    addr,
    mem_ram_b3_reg_1_1,
    WEA,
    mem_ram_b1_reg_0_0,
    mem_ram_b3_reg_1_2,
    mem_ram_b1_reg_1_1,
    mem_ram_b1_reg_1_2,
    mem_ram_b2_reg_1_1,
    mem_ram_b3_reg_1_3);
  output rden;
  output \dmem_rsp[ack] ;
  output [0:0]\main_rsp[data] ;
  output [17:0]mem_ram_b3_reg_1_0;
  output rden_reg_0;
  output rden_reg_1;
  output mem_ram_b2_reg_1_0;
  output mem_ram_b2_reg_0_0;
  output rden_reg_2;
  output rden_reg_3;
  output mem_ram_b1_reg_1_0;
  output rden_reg_4;
  output rden_reg_5;
  output rden_reg_6;
  output rden_reg_7;
  output rden_reg_8;
  output rden_reg_9;
  input rden0;
  input clk;
  input rstn_sys;
  input \bus_rsp_o_reg[ack]_0 ;
  input \rdata_o_reg[0] ;
  input [13:0]DOADO;
  input \boot_rsp[ack] ;
  input \rdata_o_reg[0]_0 ;
  input [12:0]\imem_ram.rdata_reg ;
  input rden_0;
  input [3:0]ADDRARDADDR;
  input [9:0]mem_ram_b2_reg_0_1;
  input [4:0]addr;
  input [31:0]mem_ram_b3_reg_1_1;
  input [0:0]WEA;
  input [11:0]mem_ram_b1_reg_0_0;
  input [2:0]mem_ram_b3_reg_1_2;
  input [0:0]mem_ram_b1_reg_1_1;
  input [0:0]mem_ram_b1_reg_1_2;
  input [0:0]mem_ram_b2_reg_1_1;
  input [0:0]mem_ram_b3_reg_1_3;

  wire [3:0]ADDRARDADDR;
  wire [13:0]DOADO;
  wire [0:0]WEA;
  wire [4:0]addr;
  wire \boot_rsp[ack] ;
  wire \bus_rsp_o_reg[ack]_0 ;
  wire clk;
  wire \dmem_rsp[ack] ;
  wire [12:0]\imem_ram.rdata_reg ;
  wire [0:0]\main_rsp[data] ;
  wire [11:0]mem_ram_b1_reg_0_0;
  wire mem_ram_b1_reg_1_0;
  wire [0:0]mem_ram_b1_reg_1_1;
  wire [0:0]mem_ram_b1_reg_1_2;
  wire mem_ram_b2_reg_0_0;
  wire [9:0]mem_ram_b2_reg_0_1;
  wire mem_ram_b2_reg_1_0;
  wire [0:0]mem_ram_b2_reg_1_1;
  wire [17:0]mem_ram_b3_reg_1_0;
  wire [31:0]mem_ram_b3_reg_1_1;
  wire [2:0]mem_ram_b3_reg_1_2;
  wire [0:0]mem_ram_b3_reg_1_3;
  wire \rdata_o_reg[0] ;
  wire \rdata_o_reg[0]_0 ;
  wire [26:0]rdata_reg;
  wire rden;
  wire rden0;
  wire rden_0;
  wire rden_reg_0;
  wire rden_reg_1;
  wire rden_reg_2;
  wire rden_reg_3;
  wire rden_reg_4;
  wire rden_reg_5;
  wire rden_reg_6;
  wire rden_reg_7;
  wire rden_reg_8;
  wire rden_reg_9;
  wire rstn_sys;
  wire NLW_mem_ram_b0_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b0_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b0_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b0_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b0_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b0_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b0_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b0_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b0_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b0_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b0_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b0_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b0_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b1_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b1_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b1_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b1_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b1_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b1_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b1_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b1_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b1_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b1_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b1_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b1_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b2_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b2_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b2_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b2_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b2_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b2_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b2_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b2_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b2_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b2_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b2_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b2_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b3_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b3_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b3_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b3_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b3_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b3_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b3_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b3_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b3_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b3_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b3_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b3_reg_1_RDADDRECC_UNCONNECTED;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[ack]_0 ),
        .Q(\dmem_rsp[ack] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b0_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR[3:1],mem_ram_b2_reg_0_1[7:5],addr[1],mem_ram_b2_reg_0_1[4:0],addr[0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b0_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b0_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b0_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_1[3:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b0_reg_0_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[2:0],rdata_reg[0]}),
        .DOBDO(NLW_mem_ram_b0_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b0_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b0_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b0_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b0_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b0_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b0_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b0_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b0_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR[3],addr[3],ADDRARDADDR[1],mem_ram_b2_reg_0_1[7:5],addr[1],mem_ram_b2_reg_0_1[4:0],addr[0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b0_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b0_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b0_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_1[7:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b0_reg_1_DOADO_UNCONNECTED[31:4],rdata_reg[7:5],mem_ram_b3_reg_1_0[3]}),
        .DOBDO(NLW_mem_ram_b0_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b0_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b0_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b0_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b0_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b0_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b0_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b0_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b1_reg_0
       (.ADDRARDADDR({1'b1,mem_ram_b1_reg_0_0[11],ADDRARDADDR[2],addr[2],mem_ram_b1_reg_0_0[8:7],mem_ram_b3_reg_1_2[2],mem_ram_b1_reg_0_0[6:0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b1_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b1_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b1_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_1[11:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b1_reg_0_DOADO_UNCONNECTED[31:4],rdata_reg[11:10],mem_ram_b3_reg_1_0[4],rdata_reg[8]}),
        .DOBDO(NLW_mem_ram_b1_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b1_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b1_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b1_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b1_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b1_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b1_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b1_reg_0_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b1_reg_1_1,mem_ram_b1_reg_1_1,mem_ram_b1_reg_1_1,mem_ram_b1_reg_1_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b1_reg_1
       (.ADDRARDADDR({1'b1,mem_ram_b1_reg_1_2,mem_ram_b1_reg_0_0[10],mem_ram_b2_reg_0_1[8],mem_ram_b1_reg_0_0[8:7],mem_ram_b3_reg_1_2[2],mem_ram_b1_reg_0_0[6:4],mem_ram_b3_reg_1_2[1:0],mem_ram_b1_reg_0_0[1:0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b1_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b1_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b1_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_1[15:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b1_reg_1_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[6],rdata_reg[14],mem_ram_b3_reg_1_0[5],rdata_reg[12]}),
        .DOBDO(NLW_mem_ram_b1_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b1_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b1_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b1_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b1_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b1_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b1_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b1_reg_1_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b1_reg_1_1,mem_ram_b1_reg_1_1,mem_ram_b1_reg_1_1,mem_ram_b1_reg_1_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b2_reg_0
       (.ADDRARDADDR({1'b1,addr[4],mem_ram_b2_reg_0_1[9:5],addr[1],mem_ram_b2_reg_0_1[4:0],addr[0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b2_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b2_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b2_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_1[19:16]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b2_reg_0_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[8],rdata_reg[18],mem_ram_b3_reg_1_0[7],rdata_reg[16]}),
        .DOBDO(NLW_mem_ram_b2_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b2_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b2_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b2_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b2_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b2_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b2_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b2_reg_0_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b2_reg_1_1,mem_ram_b2_reg_1_1,mem_ram_b2_reg_1_1,mem_ram_b2_reg_1_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b2_reg_1
       (.ADDRARDADDR({1'b1,addr[4:2],mem_ram_b2_reg_0_1[7:5],addr[1],mem_ram_b2_reg_0_1[4:0],addr[0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b2_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b2_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b2_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_1[23:20]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b2_reg_1_DOADO_UNCONNECTED[31:4],rdata_reg[23],mem_ram_b3_reg_1_0[11:9]}),
        .DOBDO(NLW_mem_ram_b2_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b2_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b2_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b2_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b2_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b2_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b2_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b2_reg_1_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b2_reg_1_1,mem_ram_b2_reg_1_1,mem_ram_b2_reg_1_1,mem_ram_b2_reg_1_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b3_reg_0
       (.ADDRARDADDR({1'b1,mem_ram_b1_reg_0_0[11:7],ADDRARDADDR[0],mem_ram_b1_reg_0_0[6:0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b3_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b3_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b3_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_1[27:24]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b3_reg_0_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[13],rdata_reg[26:25],mem_ram_b3_reg_1_0[12]}),
        .DOBDO(NLW_mem_ram_b3_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b3_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b3_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b3_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b3_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b3_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b3_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b3_reg_0_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b3_reg_1_3,mem_ram_b3_reg_1_3,mem_ram_b3_reg_1_3,mem_ram_b3_reg_1_3}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b3_reg_1
       (.ADDRARDADDR({1'b1,mem_ram_b1_reg_1_2,mem_ram_b2_reg_0_1[9],mem_ram_b1_reg_0_0[9:7],mem_ram_b3_reg_1_2[2],mem_ram_b1_reg_0_0[6:0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b3_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b3_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b3_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_1[31:28]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b3_reg_1_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[17:14]}),
        .DOBDO(NLW_mem_ram_b3_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b3_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b3_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b3_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b3_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b3_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b3_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b3_reg_1_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b3_reg_1_3,mem_ram_b3_reg_1_3,mem_ram_b3_reg_1_3,mem_ram_b3_reg_1_3}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_12 
       (.I0(rden),
        .I1(rdata_reg[16]),
        .I2(\boot_rsp[ack] ),
        .I3(DOADO[9]),
        .I4(\imem_ram.rdata_reg [8]),
        .I5(rden_0),
        .O(rden_reg_2));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_15__0 
       (.I0(rdata_reg[18]),
        .I1(rden),
        .I2(rden_0),
        .I3(\imem_ram.rdata_reg [9]),
        .I4(\boot_rsp[ack] ),
        .I5(DOADO[10]),
        .O(mem_ram_b2_reg_0_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_17__0 
       (.I0(rden),
        .I1(rdata_reg[5]),
        .I2(\boot_rsp[ack] ),
        .I3(DOADO[1]),
        .I4(\imem_ram.rdata_reg [0]),
        .I5(rden_0),
        .O(rden_reg_9));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3 
       (.I0(\rdata_o_reg[0] ),
        .I1(rden),
        .I2(rdata_reg[0]),
        .I3(DOADO[0]),
        .I4(\boot_rsp[ack] ),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\main_rsp[data] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_13 
       (.I0(rden),
        .I1(rdata_reg[14]),
        .I2(\boot_rsp[ack] ),
        .I3(DOADO[8]),
        .I4(\imem_ram.rdata_reg [7]),
        .I5(rden_0),
        .O(rden_reg_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_9__0 
       (.I0(rdata_reg[12]),
        .I1(rden),
        .I2(\boot_rsp[ack] ),
        .I3(DOADO[7]),
        .I4(rden_0),
        .I5(\imem_ram.rdata_reg [6]),
        .O(mem_ram_b1_reg_1_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_10__0 
       (.I0(rden),
        .I1(rdata_reg[6]),
        .I2(\boot_rsp[ack] ),
        .I3(DOADO[2]),
        .I4(\imem_ram.rdata_reg [1]),
        .I5(rden_0),
        .O(rden_reg_8));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_12 
       (.I0(rden),
        .I1(rdata_reg[25]),
        .I2(\boot_rsp[ack] ),
        .I3(DOADO[12]),
        .I4(\imem_ram.rdata_reg [11]),
        .I5(rden_0),
        .O(rden_reg_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_14__0 
       (.I0(rden),
        .I1(rdata_reg[8]),
        .I2(\boot_rsp[ack] ),
        .I3(DOADO[4]),
        .I4(\imem_ram.rdata_reg [3]),
        .I5(rden_0),
        .O(rden_reg_6));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_16__0 
       (.I0(rden),
        .I1(rdata_reg[11]),
        .I2(\boot_rsp[ack] ),
        .I3(DOADO[6]),
        .I4(\imem_ram.rdata_reg [5]),
        .I5(rden_0),
        .O(rden_reg_4));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_17 
       (.I0(rden),
        .I1(rdata_reg[26]),
        .I2(\boot_rsp[ack] ),
        .I3(DOADO[13]),
        .I4(\imem_ram.rdata_reg [12]),
        .I5(rden_0),
        .O(rden_reg_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_18 
       (.I0(rden),
        .I1(rdata_reg[10]),
        .I2(\boot_rsp[ack] ),
        .I3(DOADO[5]),
        .I4(\imem_ram.rdata_reg [4]),
        .I5(rden_0),
        .O(rden_reg_5));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_8 
       (.I0(rdata_reg[23]),
        .I1(rden),
        .I2(rden_0),
        .I3(\imem_ram.rdata_reg [10]),
        .I4(\boot_rsp[ack] ),
        .I5(DOADO[11]),
        .O(mem_ram_b2_reg_1_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_8__0 
       (.I0(rden),
        .I1(rdata_reg[7]),
        .I2(\boot_rsp[ack] ),
        .I3(DOADO[3]),
        .I4(\imem_ram.rdata_reg [2]),
        .I5(rden_0),
        .O(rden_reg_7));
  FDCE rden_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rden0),
        .Q(rden));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo
   (D,
    clk_0,
    \issue_engine_enabled.issue_engine_reg[align] ,
    \issue_engine_enabled.issue_engine_reg[align]_0 ,
    E,
    \trigger_module_enable.hw_trigger_fired_reg ,
    \execute_engine[ir_nxt] ,
    clk_1,
    \r_pnt_reg[0]_0 ,
    \issue_engine_enabled.issue_engine_reg[align]_1 ,
    \w_pnt_reg[1]_0 ,
    \issue_engine_enabled.issue_engine_reg[align]_2 ,
    \issue_engine_enabled.issue_engine_reg[align]_3 ,
    \issue_engine_enabled.issue_engine_reg[align]_4 ,
    \issue_engine_enabled.issue_engine_reg[align]_5 ,
    \issue_engine_enabled.issue_engine_reg[align]_6 ,
    \issue_engine_enabled.issue_engine_reg[align]_7 ,
    \issue_engine_enabled.issue_engine_reg[align]_8 ,
    \issue_engine_enabled.issue_engine_reg[align]_9 ,
    \issue_engine_enabled.issue_engine_reg[align]_10 ,
    \issue_engine_enabled.issue_engine_reg[align]_11 ,
    \issue_engine_enabled.issue_engine_reg[align]_12 ,
    \execute_engine_reg[next_pc][1] ,
    clk,
    \trap_ctrl_reg[env_pending]__0 ,
    Q,
    \trap_ctrl_reg[exc_buf][0] ,
    DOC,
    \issue_engine[valid]1 ,
    \issue_engine_enabled.issue_engine_reg[align]__0 ,
    \fetch_engine_reg[restart]__0 ,
    \csr[tdata1_rd] ,
    CO,
    \FSM_sequential_execute_engine_reg[state][0] ,
    \r_pnt[1]_i_2_0 ,
    rdata_o0_out,
    \w_pnt_reg[0]_0 ,
    \w_pnt_reg[0]_1 ,
    \FSM_sequential_execute_engine_reg[state][0]_0 ,
    \FSM_sequential_execute_engine_reg[state][0]_1 ,
    \FSM_sequential_execute_engine_reg[state][0]_2 ,
    \execute_engine_reg[pc][1] ,
    \FSM_sequential_execute_engine_reg[state][0]_3 ,
    \r_pnt_reg[1]_0 ,
    \r_pnt_reg[0]_1 ,
    \execute_engine[ir][25]_i_3 ,
    \execute_engine[ir][26]_i_5 ,
    \issue_engine_enabled.issue_engine_reg[align]_13 ,
    \issue_engine_enabled.issue_engine_reg[align]_14 ,
    rstn_sys,
    wdata_i);
  output [0:0]D;
  output [15:0]clk_0;
  output \issue_engine_enabled.issue_engine_reg[align] ;
  output \issue_engine_enabled.issue_engine_reg[align]_0 ;
  output [0:0]E;
  output [0:0]\trigger_module_enable.hw_trigger_fired_reg ;
  output \execute_engine[ir_nxt] ;
  output clk_1;
  output [0:0]\r_pnt_reg[0]_0 ;
  output \issue_engine_enabled.issue_engine_reg[align]_1 ;
  output \w_pnt_reg[1]_0 ;
  output \issue_engine_enabled.issue_engine_reg[align]_2 ;
  output \issue_engine_enabled.issue_engine_reg[align]_3 ;
  output \issue_engine_enabled.issue_engine_reg[align]_4 ;
  output \issue_engine_enabled.issue_engine_reg[align]_5 ;
  output \issue_engine_enabled.issue_engine_reg[align]_6 ;
  output \issue_engine_enabled.issue_engine_reg[align]_7 ;
  output \issue_engine_enabled.issue_engine_reg[align]_8 ;
  output \issue_engine_enabled.issue_engine_reg[align]_9 ;
  output \issue_engine_enabled.issue_engine_reg[align]_10 ;
  output \issue_engine_enabled.issue_engine_reg[align]_11 ;
  output \issue_engine_enabled.issue_engine_reg[align]_12 ;
  output \execute_engine_reg[next_pc][1] ;
  input clk;
  input \trap_ctrl_reg[env_pending]__0 ;
  input [3:0]Q;
  input [0:0]\trap_ctrl_reg[exc_buf][0] ;
  input [0:0]DOC;
  input \issue_engine[valid]1 ;
  input \issue_engine_enabled.issue_engine_reg[align]__0 ;
  input \fetch_engine_reg[restart]__0 ;
  input [1:0]\csr[tdata1_rd] ;
  input [0:0]CO;
  input \FSM_sequential_execute_engine_reg[state][0] ;
  input \r_pnt[1]_i_2_0 ;
  input [10:0]rdata_o0_out;
  input [0:0]\w_pnt_reg[0]_0 ;
  input [0:0]\w_pnt_reg[0]_1 ;
  input \FSM_sequential_execute_engine_reg[state][0]_0 ;
  input \FSM_sequential_execute_engine_reg[state][0]_1 ;
  input \FSM_sequential_execute_engine_reg[state][0]_2 ;
  input \execute_engine_reg[pc][1] ;
  input \FSM_sequential_execute_engine_reg[state][0]_3 ;
  input \r_pnt_reg[1]_0 ;
  input [0:0]\r_pnt_reg[0]_1 ;
  input \execute_engine[ir][25]_i_3 ;
  input \execute_engine[ir][26]_i_5 ;
  input [0:0]\issue_engine_enabled.issue_engine_reg[align]_13 ;
  input \issue_engine_enabled.issue_engine_reg[align]_14 ;
  input rstn_sys;
  input [16:0]wdata_i;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DOC;
  wire [0:0]E;
  wire \FSM_sequential_execute_engine[state][3]_i_3_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][0] ;
  wire \FSM_sequential_execute_engine_reg[state][0]_0 ;
  wire \FSM_sequential_execute_engine_reg[state][0]_1 ;
  wire \FSM_sequential_execute_engine_reg[state][0]_2 ;
  wire \FSM_sequential_execute_engine_reg[state][0]_3 ;
  wire [3:0]Q;
  wire clk;
  wire [15:0]clk_0;
  wire clk_1;
  wire [1:0]\csr[tdata1_rd] ;
  wire \execute_engine[ir][25]_i_3 ;
  wire \execute_engine[ir][26]_i_5 ;
  wire \execute_engine[ir_nxt] ;
  wire \execute_engine[pc][31]_i_3_n_0 ;
  wire \execute_engine_reg[next_pc][1] ;
  wire \execute_engine_reg[pc][1] ;
  wire \fetch_engine_reg[restart]__0 ;
  wire [0:0]\ipb[we] ;
  wire \issue_engine[valid]1 ;
  wire \issue_engine_enabled.issue_engine[align]_i_2_n_0 ;
  wire \issue_engine_enabled.issue_engine[align]_i_4_n_0 ;
  wire \issue_engine_enabled.issue_engine[align]_i_5_n_0 ;
  wire \issue_engine_enabled.issue_engine_reg[align] ;
  wire \issue_engine_enabled.issue_engine_reg[align]_0 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_1 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_10 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_11 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_12 ;
  wire [0:0]\issue_engine_enabled.issue_engine_reg[align]_13 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_14 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_2 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_3 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_4 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_5 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_6 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_7 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_8 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_9 ;
  wire \issue_engine_enabled.issue_engine_reg[align]__0 ;
  wire p_0_in;
  wire p_1_in__0;
  wire [0:0]r_nxt;
  wire \r_pnt[1]_i_1_n_0 ;
  wire \r_pnt[1]_i_2_0 ;
  wire \r_pnt[1]_i_2_n_0 ;
  wire \r_pnt[1]_i_4_n_0 ;
  wire \r_pnt[1]_i_5_n_0 ;
  wire r_pnt_ff;
  wire [0:0]\r_pnt_reg[0]_0 ;
  wire [0:0]\r_pnt_reg[0]_1 ;
  wire \r_pnt_reg[1]_0 ;
  wire \r_pnt_reg_n_0_[0] ;
  wire [16:16]rdata_o;
  wire [10:0]rdata_o0_out;
  wire rstn_sys;
  wire \trap_ctrl[exc_buf][0]_i_2_n_0 ;
  wire \trap_ctrl_reg[env_pending]__0 ;
  wire [0:0]\trap_ctrl_reg[exc_buf][0] ;
  wire [0:0]\trigger_module_enable.hw_trigger_fired_reg ;
  wire \w_pnt[0]_i_1__2_n_0 ;
  wire \w_pnt[1]_i_1__0_n_0 ;
  wire [0:0]\w_pnt_reg[0]_0 ;
  wire [0:0]\w_pnt_reg[0]_1 ;
  wire \w_pnt_reg[1]_0 ;
  wire \w_pnt_reg_n_0_[0] ;
  wire [16:0]wdata_i;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:1]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOC_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOD_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_DOD_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFBAAAFFFFFEEE)) 
    \FSM_sequential_execute_engine[state][3]_i_1 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_3_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\FSM_sequential_execute_engine_reg[state][0]_0 ),
        .I4(\FSM_sequential_execute_engine_reg[state][0]_1 ),
        .I5(\FSM_sequential_execute_engine_reg[state][0]_2 ),
        .O(E));
  LUT5 #(
    .INIT(32'h11101111)) 
    \FSM_sequential_execute_engine[state][3]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\FSM_sequential_execute_engine_reg[state][0]_3 ),
        .I3(\FSM_sequential_execute_engine_reg[state][0] ),
        .I4(\execute_engine[pc][31]_i_3_n_0 ),
        .O(\FSM_sequential_execute_engine[state][3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \execute_engine[ir][12]_i_6 
       (.I0(clk_0[10]),
        .I1(rdata_o0_out[5]),
        .I2(clk_0[11]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[6]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_6 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \execute_engine[ir][15]_i_6 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I1(clk_0[12]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[7]),
        .O(\issue_engine_enabled.issue_engine_reg[align] ));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \execute_engine[ir][1]_i_3 
       (.I0(clk_0[15]),
        .I1(rdata_o0_out[10]),
        .I2(clk_0[12]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[7]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_5 ));
  LUT6 #(
    .INIT(64'h232223330F000FFF)) 
    \execute_engine[ir][25]_i_6 
       (.I0(\execute_engine[ir][25]_i_3 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_3 ),
        .I2(rdata_o0_out[2]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(clk_0[2]),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_4 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \execute_engine[ir][26]_i_7 
       (.I0(clk_0[0]),
        .I1(rdata_o0_out[0]),
        .I2(clk_0[1]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[1]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_11 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \execute_engine[ir][26]_i_9 
       (.I0(clk_0[13]),
        .I1(rdata_o0_out[8]),
        .I2(clk_0[0]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[0]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_9 ));
  LUT6 #(
    .INIT(64'h0000000045400000)) 
    \execute_engine[ir][27]_i_6 
       (.I0(\execute_engine[ir][26]_i_5 ),
        .I1(rdata_o0_out[6]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(clk_0[11]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_5 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \execute_engine[ir][2]_i_3 
       (.I0(clk_0[15]),
        .I1(rdata_o0_out[10]),
        .I2(clk_0[14]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[9]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \execute_engine[ir][30]_i_5 
       (.I0(clk_0[15]),
        .I1(rdata_o0_out[10]),
        .I2(clk_0[14]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[9]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \execute_engine[ir][30]_i_6 
       (.I0(clk_0[13]),
        .I1(rdata_o0_out[8]),
        .I2(clk_0[14]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[9]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \execute_engine[ir][30]_i_8 
       (.I0(clk_0[6]),
        .I1(rdata_o0_out[4]),
        .I2(clk_0[5]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[3]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \execute_engine[ir][31]_i_1 
       (.I0(\issue_engine_enabled.issue_engine[align]_i_4_n_0 ),
        .O(\execute_engine[ir_nxt] ));
  LUT6 #(
    .INIT(64'h8A80AAA08A8AAAAA)) 
    \execute_engine[ir][31]_i_10 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_8 ),
        .I1(rdata_o0_out[5]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(clk_0[10]),
        .I4(rdata_o0_out[6]),
        .I5(clk_0[11]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \execute_engine[ir][31]_i_11 
       (.I0(clk_0[14]),
        .I1(rdata_o0_out[9]),
        .I2(clk_0[13]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[8]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \execute_engine[ir][31]_i_4 
       (.I0(clk_0[0]),
        .I1(clk_0[1]),
        .O(clk_1));
  LUT5 #(
    .INIT(32'h004000FF)) 
    \execute_engine[pc][31]_i_1 
       (.I0(\csr[tdata1_rd] [1]),
        .I1(CO),
        .I2(\csr[tdata1_rd] [0]),
        .I3(\execute_engine_reg[pc][1] ),
        .I4(\execute_engine[pc][31]_i_3_n_0 ),
        .O(\trigger_module_enable.hw_trigger_fired_reg ));
  LUT6 #(
    .INIT(64'hFF00FFF0F8F0F8F0)) 
    \execute_engine[pc][31]_i_3 
       (.I0(clk_0[1]),
        .I1(clk_0[0]),
        .I2(\r_pnt[1]_i_4_n_0 ),
        .I3(\r_pnt_reg[1]_0 ),
        .I4(\issue_engine[valid]1 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .O(\execute_engine[pc][31]_i_3_n_0 ));
  FDRE \fifo_read_async.fifo_read_async_large.r_pnt_ff_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(r_nxt),
        .Q(r_pnt_ff),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFAACFAA00AACC)) 
    \issue_engine_enabled.issue_engine[align]_i_1 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_13 ),
        .I1(\issue_engine_enabled.issue_engine[align]_i_2_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_14 ),
        .I3(\fetch_engine_reg[restart]__0 ),
        .I4(\issue_engine_enabled.issue_engine[align]_i_4_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .O(\execute_engine_reg[next_pc][1] ));
  LUT6 #(
    .INIT(64'h0000000000006FF6)) 
    \issue_engine_enabled.issue_engine[align]_i_2 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(p_1_in__0),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(clk_1),
        .O(\issue_engine_enabled.issue_engine[align]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \issue_engine_enabled.issue_engine[align]_i_4 
       (.I0(\csr[tdata1_rd] [0]),
        .I1(CO),
        .I2(\csr[tdata1_rd] [1]),
        .I3(\issue_engine_enabled.issue_engine[align]_i_5_n_0 ),
        .O(\issue_engine_enabled.issue_engine[align]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \issue_engine_enabled.issue_engine[align]_i_5 
       (.I0(\execute_engine[pc][31]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\FSM_sequential_execute_engine_reg[state][0] ),
        .O(\issue_engine_enabled.issue_engine[align]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h6006)) 
    \m_axi_araddr[31]_INST_0_i_5 
       (.I0(p_0_in),
        .I1(p_1_in__0),
        .I2(\w_pnt_reg_n_0_[0] ),
        .I3(\r_pnt_reg_n_0_[0] ),
        .O(\w_pnt_reg[1]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(wdata_i[1:0]),
        .DIB(wdata_i[3:2]),
        .DIC(wdata_i[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(clk_0[1:0]),
        .DOB(clk_0[3:2]),
        .DOC(clk_0[5:4]),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\ipb[we] ));
  LUT2 #(
    .INIT(4'h2)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_1 
       (.I0(\w_pnt_reg[0]_0 ),
        .I1(\w_pnt_reg[0]_1 ),
        .O(\ipb[we] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "16" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(wdata_i[13:12]),
        .DIB(wdata_i[15:14]),
        .DIC({1'b0,wdata_i[16]}),
        .DID({1'b0,1'b0}),
        .DOA(clk_0[13:12]),
        .DOB(clk_0[15:14]),
        .DOC({\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOC_UNCONNECTED [1],rdata_o}),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\ipb[we] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(wdata_i[7:6]),
        .DIB(wdata_i[9:8]),
        .DIC(wdata_i[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(clk_0[7:6]),
        .DOB(clk_0[9:8]),
        .DOC(clk_0[11:10]),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\ipb[we] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \r_pnt[0]_i_1 
       (.I0(\r_pnt[1]_i_2_n_0 ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .I2(\fetch_engine_reg[restart]__0 ),
        .O(r_nxt));
  LUT3 #(
    .INIT(8'h06)) 
    \r_pnt[0]_i_1__0 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I1(\r_pnt_reg[0]_1 ),
        .I2(\fetch_engine_reg[restart]__0 ),
        .O(\r_pnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \r_pnt[1]_i_1 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .I2(\r_pnt[1]_i_2_n_0 ),
        .I3(p_1_in__0),
        .O(\r_pnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000003005F)) 
    \r_pnt[1]_i_2 
       (.I0(clk_1),
        .I1(\issue_engine[valid]1 ),
        .I2(\r_pnt_reg[1]_0 ),
        .I3(\r_pnt[1]_i_4_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(\r_pnt[1]_i_5_n_0 ),
        .O(\r_pnt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000DC0054)) 
    \r_pnt[1]_i_2__0 
       (.I0(\r_pnt[1]_i_4_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(clk_1),
        .I3(\r_pnt_reg[1]_0 ),
        .I4(\issue_engine[valid]1 ),
        .I5(\r_pnt[1]_i_5_n_0 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \r_pnt[1]_i_4 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(p_1_in__0),
        .O(\r_pnt[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF08FFFFFFFF)) 
    \r_pnt[1]_i_5 
       (.I0(\csr[tdata1_rd] [0]),
        .I1(CO),
        .I2(\csr[tdata1_rd] [1]),
        .I3(\execute_engine[pc][31]_i_3_n_0 ),
        .I4(\FSM_sequential_execute_engine_reg[state][0] ),
        .I5(\r_pnt[1]_i_2_0 ),
        .O(\r_pnt[1]_i_5_n_0 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(r_nxt),
        .Q(\r_pnt_reg_n_0_[0] ));
  FDCE \r_pnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\r_pnt[1]_i_1_n_0 ),
        .Q(p_1_in__0));
  LUT6 #(
    .INIT(64'h00000000FFFFFDFF)) 
    \trap_ctrl[exc_buf][0]_i_1 
       (.I0(\trap_ctrl_reg[env_pending]__0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\trap_ctrl[exc_buf][0]_i_2_n_0 ),
        .O(D));
  LUT6 #(
    .INIT(64'h4544444445555555)) 
    \trap_ctrl[exc_buf][0]_i_2 
       (.I0(\trap_ctrl_reg[exc_buf][0] ),
        .I1(\issue_engine_enabled.issue_engine[align]_i_4_n_0 ),
        .I2(DOC),
        .I3(\issue_engine[valid]1 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o),
        .O(\trap_ctrl[exc_buf][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0D02)) 
    \w_pnt[0]_i_1__2 
       (.I0(\w_pnt_reg[0]_0 ),
        .I1(\w_pnt_reg[0]_1 ),
        .I2(\fetch_engine_reg[restart]__0 ),
        .I3(\w_pnt_reg_n_0_[0] ),
        .O(\w_pnt[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \w_pnt[1]_i_1__0 
       (.I0(\w_pnt_reg[0]_0 ),
        .I1(\w_pnt_reg[0]_1 ),
        .I2(\w_pnt_reg_n_0_[0] ),
        .I3(\fetch_engine_reg[restart]__0 ),
        .I4(p_0_in),
        .O(\w_pnt[1]_i_1__0_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[0]_i_1__2_n_0 ),
        .Q(\w_pnt_reg_n_0_[0] ));
  FDCE \w_pnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[1]_i_1__0_n_0 ),
        .Q(p_0_in));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo_1
   (rdata_o0_out,
    \FSM_sequential_fetch_engine_reg[state][0] ,
    DOC,
    Q,
    \issue_engine_enabled.issue_engine_reg[align] ,
    \FSM_sequential_fetch_engine_reg[state][1] ,
    \arbiter_reg[b_req]0 ,
    \r_pnt_reg[1]_0 ,
    \trap_ctrl_reg[env_pending] ,
    \trap_ctrl_reg[exc_buf][4] ,
    \trap_ctrl_reg[exc_buf][5] ,
    \FSM_sequential_execute_engine_reg[state][1] ,
    \w_pnt_reg[1]_0 ,
    \r_pnt_reg[1]_1 ,
    \w_pnt_reg[0]_0 ,
    \issue_engine[valid]1 ,
    \issue_engine_enabled.issue_engine_reg[align]_0 ,
    CO,
    \FSM_sequential_fetch_engine_reg[state][1]_0 ,
    \issue_engine_enabled.issue_engine_reg[align]_1 ,
    p_0_in__0,
    \issue_engine_enabled.issue_engine_reg[align]_2 ,
    \issue_engine_enabled.issue_engine_reg[align]_3 ,
    \issue_engine_enabled.issue_engine_reg[align]_4 ,
    D,
    clk,
    \main_rsp[data] ,
    wdata_i,
    \fetch_engine_reg[restart]__0 ,
    \r_pnt_reg[1]_2 ,
    \execute_engine_reg[ir][15] ,
    \issue_engine_enabled.issue_engine_reg[align]__0 ,
    \FSM_sequential_execute_engine_reg[state][3]_i_7_0 ,
    \FSM_sequential_execute_engine_reg[state][3]_i_7_1 ,
    \FSM_sequential_fetch_engine_reg[state][1]_1 ,
    \fetch_engine_reg[state] ,
    \FSM_sequential_fetch_engine_reg[state][0]_0 ,
    \arbiter_reg[b_req] ,
    \arbiter_reg[b_req]_0 ,
    \arbiter_reg[b_req]_1 ,
    \arbiter_reg[b_req]__0 ,
    \main_rsp[err] ,
    \w_pnt_reg[1]_1 ,
    \w_pnt_reg[1]_2 ,
    \trap_ctrl_reg[env_pending]__0 ,
    \FSM_sequential_execute_engine[state][3]_i_8_0 ,
    \FSM_sequential_execute_engine_reg[state][3] ,
    \execute_engine_reg[ir][12] ,
    \execute_engine_reg[ir][30] ,
    \execute_engine_reg[ir][30]_0 ,
    \execute_engine[ir][26]_i_2_0 ,
    \execute_engine[ir][25]_i_2_0 ,
    \execute_engine[ir][12]_i_3_0 ,
    \execute_engine[ir][20]_i_2_0 ,
    \execute_engine[ir][15]_i_2_0 ,
    \execute_engine_reg[ir][2] ,
    \execute_engine[ir][7]_i_3_0 ,
    \execute_engine[ir][26]_i_2_1 ,
    \execute_engine_reg[ir][31] ,
    \execute_engine_reg[ir][1] ,
    \execute_engine_reg[ir][2]_0 ,
    rstn_sys);
  output [10:0]rdata_o0_out;
  output [0:0]\FSM_sequential_fetch_engine_reg[state][0] ;
  output [0:0]DOC;
  output [0:0]Q;
  output \issue_engine_enabled.issue_engine_reg[align] ;
  output \FSM_sequential_fetch_engine_reg[state][1] ;
  output \arbiter_reg[b_req]0 ;
  output \r_pnt_reg[1]_0 ;
  output \trap_ctrl_reg[env_pending] ;
  output \trap_ctrl_reg[exc_buf][4] ;
  output \trap_ctrl_reg[exc_buf][5] ;
  output \FSM_sequential_execute_engine_reg[state][1] ;
  output \w_pnt_reg[1]_0 ;
  output \r_pnt_reg[1]_1 ;
  output \w_pnt_reg[0]_0 ;
  output \issue_engine[valid]1 ;
  output \issue_engine_enabled.issue_engine_reg[align]_0 ;
  output [0:0]CO;
  output \FSM_sequential_fetch_engine_reg[state][1]_0 ;
  output [31:0]\issue_engine_enabled.issue_engine_reg[align]_1 ;
  output p_0_in__0;
  output \issue_engine_enabled.issue_engine_reg[align]_2 ;
  output \issue_engine_enabled.issue_engine_reg[align]_3 ;
  output \issue_engine_enabled.issue_engine_reg[align]_4 ;
  input [0:0]D;
  input clk;
  input [15:0]\main_rsp[data] ;
  input [0:0]wdata_i;
  input \fetch_engine_reg[restart]__0 ;
  input \r_pnt_reg[1]_2 ;
  input [15:0]\execute_engine_reg[ir][15] ;
  input \issue_engine_enabled.issue_engine_reg[align]__0 ;
  input [30:0]\FSM_sequential_execute_engine_reg[state][3]_i_7_0 ;
  input [30:0]\FSM_sequential_execute_engine_reg[state][3]_i_7_1 ;
  input \FSM_sequential_fetch_engine_reg[state][1]_1 ;
  input [1:0]\fetch_engine_reg[state] ;
  input \FSM_sequential_fetch_engine_reg[state][0]_0 ;
  input [0:0]\arbiter_reg[b_req] ;
  input \arbiter_reg[b_req]_0 ;
  input \arbiter_reg[b_req]_1 ;
  input \arbiter_reg[b_req]__0 ;
  input \main_rsp[err] ;
  input \w_pnt_reg[1]_1 ;
  input \w_pnt_reg[1]_2 ;
  input \trap_ctrl_reg[env_pending]__0 ;
  input [9:0]\FSM_sequential_execute_engine[state][3]_i_8_0 ;
  input [3:0]\FSM_sequential_execute_engine_reg[state][3] ;
  input \execute_engine_reg[ir][12] ;
  input \execute_engine_reg[ir][30] ;
  input \execute_engine_reg[ir][30]_0 ;
  input \execute_engine[ir][26]_i_2_0 ;
  input \execute_engine[ir][25]_i_2_0 ;
  input \execute_engine[ir][12]_i_3_0 ;
  input \execute_engine[ir][20]_i_2_0 ;
  input \execute_engine[ir][15]_i_2_0 ;
  input \execute_engine_reg[ir][2] ;
  input \execute_engine[ir][7]_i_3_0 ;
  input \execute_engine[ir][26]_i_2_1 ;
  input \execute_engine_reg[ir][31] ;
  input \execute_engine_reg[ir][1] ;
  input \execute_engine_reg[ir][2]_0 ;
  input rstn_sys;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DOC;
  wire \FSM_sequential_execute_engine[state][3]_i_16_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_17_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_18_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_19_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_23_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_24_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_25_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_26_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_27_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_28_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_29_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_30_n_0 ;
  wire [9:0]\FSM_sequential_execute_engine[state][3]_i_8_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1] ;
  wire [3:0]\FSM_sequential_execute_engine_reg[state][3] ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_15_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_15_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_15_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_15_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_22_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_22_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_22_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_22_n_3 ;
  wire [30:0]\FSM_sequential_execute_engine_reg[state][3]_i_7_0 ;
  wire [30:0]\FSM_sequential_execute_engine_reg[state][3]_i_7_1 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_7_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_7_n_3 ;
  wire \FSM_sequential_fetch_engine[state][1]_i_3_n_0 ;
  wire [0:0]\FSM_sequential_fetch_engine_reg[state][0] ;
  wire \FSM_sequential_fetch_engine_reg[state][0]_0 ;
  wire \FSM_sequential_fetch_engine_reg[state][1] ;
  wire \FSM_sequential_fetch_engine_reg[state][1]_0 ;
  wire \FSM_sequential_fetch_engine_reg[state][1]_1 ;
  wire [0:0]Q;
  wire \arbiter[b_req]_i_3_n_0 ;
  wire [0:0]\arbiter_reg[b_req] ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]_0 ;
  wire \arbiter_reg[b_req]_1 ;
  wire \arbiter_reg[b_req]__0 ;
  wire clk;
  wire \execute_engine[ir][0]_i_2_n_0 ;
  wire \execute_engine[ir][0]_i_3_n_0 ;
  wire \execute_engine[ir][0]_i_4_n_0 ;
  wire \execute_engine[ir][10]_i_3_n_0 ;
  wire \execute_engine[ir][10]_i_4_n_0 ;
  wire \execute_engine[ir][11]_i_3_n_0 ;
  wire \execute_engine[ir][12]_i_3_0 ;
  wire \execute_engine[ir][12]_i_3_n_0 ;
  wire \execute_engine[ir][12]_i_4_n_0 ;
  wire \execute_engine[ir][12]_i_5_n_0 ;
  wire \execute_engine[ir][12]_i_7_n_0 ;
  wire \execute_engine[ir][13]_i_3_n_0 ;
  wire \execute_engine[ir][13]_i_4_n_0 ;
  wire \execute_engine[ir][13]_i_5_n_0 ;
  wire \execute_engine[ir][14]_i_3_n_0 ;
  wire \execute_engine[ir][14]_i_4_n_0 ;
  wire \execute_engine[ir][15]_i_2_0 ;
  wire \execute_engine[ir][15]_i_3_n_0 ;
  wire \execute_engine[ir][15]_i_4_n_0 ;
  wire \execute_engine[ir][15]_i_5_n_0 ;
  wire \execute_engine[ir][16]_i_3_n_0 ;
  wire \execute_engine[ir][16]_i_4_n_0 ;
  wire \execute_engine[ir][16]_i_5_n_0 ;
  wire \execute_engine[ir][16]_i_6_n_0 ;
  wire \execute_engine[ir][16]_i_7_n_0 ;
  wire \execute_engine[ir][17]_i_3_n_0 ;
  wire \execute_engine[ir][17]_i_4_n_0 ;
  wire \execute_engine[ir][18]_i_3_n_0 ;
  wire \execute_engine[ir][18]_i_4_n_0 ;
  wire \execute_engine[ir][19]_i_3_n_0 ;
  wire \execute_engine[ir][19]_i_4_n_0 ;
  wire \execute_engine[ir][19]_i_5_n_0 ;
  wire \execute_engine[ir][19]_i_6_n_0 ;
  wire \execute_engine[ir][1]_i_4_n_0 ;
  wire \execute_engine[ir][1]_i_5_n_0 ;
  wire \execute_engine[ir][20]_i_2_0 ;
  wire \execute_engine[ir][20]_i_3_n_0 ;
  wire \execute_engine[ir][20]_i_4_n_0 ;
  wire \execute_engine[ir][20]_i_5_n_0 ;
  wire \execute_engine[ir][21]_i_3_n_0 ;
  wire \execute_engine[ir][21]_i_4_n_0 ;
  wire \execute_engine[ir][22]_i_3_n_0 ;
  wire \execute_engine[ir][22]_i_4_n_0 ;
  wire \execute_engine[ir][22]_i_5_n_0 ;
  wire \execute_engine[ir][23]_i_3_n_0 ;
  wire \execute_engine[ir][23]_i_4_n_0 ;
  wire \execute_engine[ir][23]_i_5_n_0 ;
  wire \execute_engine[ir][23]_i_6_n_0 ;
  wire \execute_engine[ir][24]_i_3_n_0 ;
  wire \execute_engine[ir][24]_i_4_n_0 ;
  wire \execute_engine[ir][24]_i_5_n_0 ;
  wire \execute_engine[ir][24]_i_6_n_0 ;
  wire \execute_engine[ir][24]_i_7_n_0 ;
  wire \execute_engine[ir][24]_i_8_n_0 ;
  wire \execute_engine[ir][25]_i_2_0 ;
  wire \execute_engine[ir][25]_i_3_n_0 ;
  wire \execute_engine[ir][25]_i_4_n_0 ;
  wire \execute_engine[ir][25]_i_5_n_0 ;
  wire \execute_engine[ir][25]_i_7_n_0 ;
  wire \execute_engine[ir][26]_i_10_n_0 ;
  wire \execute_engine[ir][26]_i_12_n_0 ;
  wire \execute_engine[ir][26]_i_2_0 ;
  wire \execute_engine[ir][26]_i_2_1 ;
  wire \execute_engine[ir][26]_i_3_n_0 ;
  wire \execute_engine[ir][26]_i_4_n_0 ;
  wire \execute_engine[ir][26]_i_5_n_0 ;
  wire \execute_engine[ir][26]_i_6_n_0 ;
  wire \execute_engine[ir][26]_i_8_n_0 ;
  wire \execute_engine[ir][27]_i_3_n_0 ;
  wire \execute_engine[ir][27]_i_4_n_0 ;
  wire \execute_engine[ir][27]_i_5_n_0 ;
  wire \execute_engine[ir][27]_i_7_n_0 ;
  wire \execute_engine[ir][28]_i_3_n_0 ;
  wire \execute_engine[ir][28]_i_4_n_0 ;
  wire \execute_engine[ir][28]_i_5_n_0 ;
  wire \execute_engine[ir][28]_i_6_n_0 ;
  wire \execute_engine[ir][29]_i_3_n_0 ;
  wire \execute_engine[ir][29]_i_5_n_0 ;
  wire \execute_engine[ir][2]_i_4_n_0 ;
  wire \execute_engine[ir][2]_i_5_n_0 ;
  wire \execute_engine[ir][2]_i_6_n_0 ;
  wire \execute_engine[ir][30]_i_3_n_0 ;
  wire \execute_engine[ir][30]_i_4_n_0 ;
  wire \execute_engine[ir][30]_i_7_n_0 ;
  wire \execute_engine[ir][31]_i_6_n_0 ;
  wire \execute_engine[ir][31]_i_7_n_0 ;
  wire \execute_engine[ir][31]_i_8_n_0 ;
  wire \execute_engine[ir][31]_i_9_n_0 ;
  wire \execute_engine[ir][4]_i_3_n_0 ;
  wire \execute_engine[ir][4]_i_4_n_0 ;
  wire \execute_engine[ir][5]_i_3_n_0 ;
  wire \execute_engine[ir][6]_i_3_n_0 ;
  wire \execute_engine[ir][7]_i_3_0 ;
  wire \execute_engine[ir][7]_i_3_n_0 ;
  wire \execute_engine[ir][7]_i_5_n_0 ;
  wire \execute_engine[ir][7]_i_6_n_0 ;
  wire \execute_engine[ir][7]_i_7_n_0 ;
  wire \execute_engine[ir][8]_i_3_n_0 ;
  wire \execute_engine[ir][8]_i_4_n_0 ;
  wire \execute_engine[ir][8]_i_5_n_0 ;
  wire \execute_engine[ir][9]_i_3_n_0 ;
  wire \execute_engine[ir][9]_i_4_n_0 ;
  wire \execute_engine_reg[ir][12] ;
  wire [15:0]\execute_engine_reg[ir][15] ;
  wire \execute_engine_reg[ir][1] ;
  wire \execute_engine_reg[ir][2] ;
  wire \execute_engine_reg[ir][2]_0 ;
  wire \execute_engine_reg[ir][30] ;
  wire \execute_engine_reg[ir][30]_0 ;
  wire \execute_engine_reg[ir][31] ;
  wire \execute_engine_reg[ir][7]_i_4_n_0 ;
  wire \fetch_engine_reg[restart]__0 ;
  wire [1:0]\fetch_engine_reg[state] ;
  wire \fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] ;
  wire [31:1]\issue_engine[ci_i32] ;
  wire \issue_engine[valid]1 ;
  wire \issue_engine_enabled.issue_engine_reg[align] ;
  wire \issue_engine_enabled.issue_engine_reg[align]_0 ;
  wire [31:0]\issue_engine_enabled.issue_engine_reg[align]_1 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_2 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_3 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_4 ;
  wire \issue_engine_enabled.issue_engine_reg[align]__0 ;
  wire [15:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ;
  wire p_0_in;
  wire p_0_in__0;
  wire \r_pnt[1]_i_1__0_n_0 ;
  wire \r_pnt_reg[1]_0 ;
  wire \r_pnt_reg[1]_1 ;
  wire \r_pnt_reg[1]_2 ;
  wire \r_pnt_reg_n_0_[1] ;
  wire [10:0]rdata_o0_out;
  wire rstn_sys;
  wire \trap_ctrl_reg[env_pending] ;
  wire \trap_ctrl_reg[env_pending]__0 ;
  wire \trap_ctrl_reg[exc_buf][4] ;
  wire \trap_ctrl_reg[exc_buf][5] ;
  wire \w_pnt[0]_i_1_n_0 ;
  wire \w_pnt[1]_i_1_n_0 ;
  wire \w_pnt_reg[0]_0 ;
  wire \w_pnt_reg[1]_0 ;
  wire \w_pnt_reg[1]_1 ;
  wire \w_pnt_reg[1]_2 ;
  wire \w_pnt_reg_n_0_[0] ;
  wire [0:0]wdata_i;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][3]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][3]_i_22_O_UNCONNECTED ;
  wire [3:3]\NLW_FSM_sequential_execute_engine_reg[state][3]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][3]_i_7_O_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:1]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOC_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOD_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_DOD_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_execute_engine[state][3]_i_16 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [30]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [30]),
        .O(\FSM_sequential_execute_engine[state][3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_17 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [29]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [29]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [27]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [27]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [28]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [28]),
        .O(\FSM_sequential_execute_engine[state][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_18 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [24]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [24]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [25]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [25]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [26]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [26]),
        .O(\FSM_sequential_execute_engine[state][3]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_execute_engine[state][3]_i_19 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_8_0 [8]),
        .I1(\FSM_sequential_execute_engine[state][3]_i_8_0 [9]),
        .O(\FSM_sequential_execute_engine[state][3]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_execute_engine[state][3]_i_20 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_8_0 [3]),
        .I1(\FSM_sequential_execute_engine[state][3]_i_8_0 [2]),
        .O(\trap_ctrl_reg[exc_buf][4] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_23 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [23]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [23]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [21]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [21]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [22]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [22]),
        .O(\FSM_sequential_execute_engine[state][3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_24 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [20]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [20]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [18]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [18]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [19]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [19]),
        .O(\FSM_sequential_execute_engine[state][3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_25 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [15]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [15]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [16]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [16]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [17]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [17]),
        .O(\FSM_sequential_execute_engine[state][3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_26 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [14]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [14]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [12]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [12]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [13]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [13]),
        .O(\FSM_sequential_execute_engine[state][3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_27 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [9]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [9]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [10]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [10]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [11]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [11]),
        .O(\FSM_sequential_execute_engine[state][3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_28 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [6]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [6]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [7]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [7]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [8]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [8]),
        .O(\FSM_sequential_execute_engine[state][3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_29 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [5]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [5]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [4]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [4]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [3]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [3]),
        .O(\FSM_sequential_execute_engine[state][3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_30 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [2]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [2]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [0]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [0]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [1]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [1]),
        .O(\FSM_sequential_execute_engine[state][3]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \FSM_sequential_execute_engine[state][3]_i_8 
       (.I0(\trap_ctrl_reg[env_pending]__0 ),
        .I1(\FSM_sequential_execute_engine[state][3]_i_19_n_0 ),
        .I2(\FSM_sequential_execute_engine[state][3]_i_8_0 [0]),
        .I3(\trap_ctrl_reg[exc_buf][4] ),
        .I4(\FSM_sequential_execute_engine[state][3]_i_8_0 [1]),
        .I5(\trap_ctrl_reg[exc_buf][5] ),
        .O(\trap_ctrl_reg[env_pending] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_execute_engine[state][3]_i_9 
       (.I0(\FSM_sequential_execute_engine_reg[state][3] [1]),
        .I1(\FSM_sequential_execute_engine_reg[state][3] [0]),
        .I2(\FSM_sequential_execute_engine_reg[state][3] [2]),
        .I3(\FSM_sequential_execute_engine_reg[state][3] [3]),
        .O(\FSM_sequential_execute_engine_reg[state][1] ));
  CARRY4 \FSM_sequential_execute_engine_reg[state][3]_i_15 
       (.CI(\FSM_sequential_execute_engine_reg[state][3]_i_22_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][3]_i_15_n_0 ,\FSM_sequential_execute_engine_reg[state][3]_i_15_n_1 ,\FSM_sequential_execute_engine_reg[state][3]_i_15_n_2 ,\FSM_sequential_execute_engine_reg[state][3]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][3]_i_15_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][3]_i_23_n_0 ,\FSM_sequential_execute_engine[state][3]_i_24_n_0 ,\FSM_sequential_execute_engine[state][3]_i_25_n_0 ,\FSM_sequential_execute_engine[state][3]_i_26_n_0 }));
  CARRY4 \FSM_sequential_execute_engine_reg[state][3]_i_22 
       (.CI(1'b0),
        .CO({\FSM_sequential_execute_engine_reg[state][3]_i_22_n_0 ,\FSM_sequential_execute_engine_reg[state][3]_i_22_n_1 ,\FSM_sequential_execute_engine_reg[state][3]_i_22_n_2 ,\FSM_sequential_execute_engine_reg[state][3]_i_22_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][3]_i_22_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][3]_i_27_n_0 ,\FSM_sequential_execute_engine[state][3]_i_28_n_0 ,\FSM_sequential_execute_engine[state][3]_i_29_n_0 ,\FSM_sequential_execute_engine[state][3]_i_30_n_0 }));
  CARRY4 \FSM_sequential_execute_engine_reg[state][3]_i_7 
       (.CI(\FSM_sequential_execute_engine_reg[state][3]_i_15_n_0 ),
        .CO({\NLW_FSM_sequential_execute_engine_reg[state][3]_i_7_CO_UNCONNECTED [3],CO,\FSM_sequential_execute_engine_reg[state][3]_i_7_n_2 ,\FSM_sequential_execute_engine_reg[state][3]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][3]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_sequential_execute_engine[state][3]_i_16_n_0 ,\FSM_sequential_execute_engine[state][3]_i_17_n_0 ,\FSM_sequential_execute_engine[state][3]_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hF7AAF50A)) 
    \FSM_sequential_fetch_engine[state][0]_i_1 
       (.I0(\FSM_sequential_fetch_engine_reg[state][1]_1 ),
        .I1(\FSM_sequential_fetch_engine[state][1]_i_3_n_0 ),
        .I2(\fetch_engine_reg[state] [1]),
        .I3(\fetch_engine_reg[state] [0]),
        .I4(\FSM_sequential_fetch_engine_reg[state][0]_0 ),
        .O(\FSM_sequential_fetch_engine_reg[state][1] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h5850)) 
    \FSM_sequential_fetch_engine[state][1]_i_1 
       (.I0(\FSM_sequential_fetch_engine_reg[state][1]_1 ),
        .I1(\FSM_sequential_fetch_engine[state][1]_i_3_n_0 ),
        .I2(\fetch_engine_reg[state] [1]),
        .I3(\fetch_engine_reg[state] [0]),
        .O(\FSM_sequential_fetch_engine_reg[state][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h0000F66F)) 
    \FSM_sequential_fetch_engine[state][1]_i_3 
       (.I0(Q),
        .I1(\w_pnt_reg_n_0_[0] ),
        .I2(\r_pnt_reg_n_0_[1] ),
        .I3(p_0_in),
        .I4(\arbiter_reg[b_req]_1 ),
        .O(\FSM_sequential_fetch_engine[state][1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \arbiter[b_req]_i_1 
       (.I0(\r_pnt_reg[1]_0 ),
        .I1(\arbiter_reg[b_req] ),
        .O(\arbiter_reg[b_req]0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000A88A)) 
    \arbiter[b_req]_i_2 
       (.I0(\arbiter_reg[b_req]_0 ),
        .I1(\arbiter[b_req]_i_3_n_0 ),
        .I2(\r_pnt_reg_n_0_[1] ),
        .I3(p_0_in),
        .I4(\arbiter_reg[b_req]_1 ),
        .I5(\arbiter_reg[b_req]__0 ),
        .O(\r_pnt_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \arbiter[b_req]_i_3 
       (.I0(Q),
        .I1(\w_pnt_reg_n_0_[0] ),
        .O(\arbiter[b_req]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFE4)) 
    \execute_engine[ir][0]_i_1 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I1(\execute_engine_reg[ir][15] [0]),
        .I2(rdata_o0_out[0]),
        .I3(\execute_engine[ir][0]_i_2_n_0 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \execute_engine[ir][0]_i_2 
       (.I0(\issue_engine[ci_i32] [1]),
        .I1(\execute_engine[ir][0]_i_3_n_0 ),
        .O(\execute_engine[ir][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABAAAAAAAAAA)) 
    \execute_engine[ir][0]_i_3 
       (.I0(\execute_engine[ir][0]_i_4_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][31]_i_8_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .I5(\execute_engine[ir][31]_i_6_n_0 ),
        .O(\execute_engine[ir][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0080008008800080)) 
    \execute_engine[ir][0]_i_4 
       (.I0(\execute_engine[ir][7]_i_5_n_0 ),
        .I1(\execute_engine[ir][31]_i_6_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][19]_i_6_n_0 ),
        .I5(\execute_engine[ir][31]_i_8_n_0 ),
        .O(\execute_engine[ir][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][10]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[5]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [10]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [10]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [10]));
  LUT6 #(
    .INIT(64'h1F10FFFF0F000000)) 
    \execute_engine[ir][10]_i_2 
       (.I0(\execute_engine[ir][10]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir][30] ),
        .I2(\execute_engine[ir][31]_i_6_n_0 ),
        .I3(\execute_engine[ir][10]_i_4_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\issue_engine[ci_i32] [10]));
  LUT6 #(
    .INIT(64'h000000A0888800A0)) 
    \execute_engine[ir][10]_i_3 
       (.I0(\execute_engine[ir][19]_i_6_n_0 ),
        .I1(rdata_o0_out[10]),
        .I2(\execute_engine_reg[ir][15] [15]),
        .I3(\execute_engine_reg[ir][15] [14]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o0_out[9]),
        .O(\execute_engine[ir][10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hC0CE00D5)) 
    \execute_engine[ir][10]_i_4 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align] ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][13]_i_4_n_0 ),
        .I4(\execute_engine[ir][31]_i_7_n_0 ),
        .O(\execute_engine[ir][10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][11]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[6]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [11]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [11]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \execute_engine[ir][11]_i_2 
       (.I0(\execute_engine_reg[ir][15] [11]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[6]),
        .I3(\execute_engine[ir][11]_i_3_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .O(\issue_engine[ci_i32] [11]));
  LUT6 #(
    .INIT(64'hF0F3F3F3B0A2B0A2)) 
    \execute_engine[ir][11]_i_3 
       (.I0(\execute_engine[ir][31]_i_7_n_0 ),
        .I1(\execute_engine[ir][13]_i_4_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][19]_i_6_n_0 ),
        .I5(\execute_engine[ir][31]_i_6_n_0 ),
        .O(\execute_engine[ir][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][12]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[7]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [12]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [12]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [12]));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \execute_engine[ir][12]_i_2 
       (.I0(\execute_engine[ir][12]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir][12] ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][12]_i_4_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][31]_i_8_n_0 ),
        .O(\issue_engine[ci_i32] [12]));
  LUT6 #(
    .INIT(64'h00000000DFDDDFFF)) 
    \execute_engine[ir][12]_i_3 
       (.I0(\execute_engine[ir][24]_i_8_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(rdata_o0_out[2]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\execute_engine_reg[ir][15] [2]),
        .I5(\execute_engine[ir][12]_i_5_n_0 ),
        .O(\execute_engine[ir][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \execute_engine[ir][12]_i_4 
       (.I0(rdata_o0_out[8]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [13]),
        .I3(rdata_o0_out[9]),
        .I4(\execute_engine_reg[ir][15] [14]),
        .I5(\execute_engine[ir][31]_i_6_n_0 ),
        .O(\execute_engine[ir][12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF0F0D00FC000D00)) 
    \execute_engine[ir][12]_i_5 
       (.I0(\execute_engine[ir][12]_i_3_0 ),
        .I1(\execute_engine[ir][12]_i_7_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .I5(\execute_engine[ir][31]_i_8_n_0 ),
        .O(\execute_engine[ir][12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hC0AAC00000000000)) 
    \execute_engine[ir][12]_i_7 
       (.I0(\execute_engine_reg[ir][15] [5]),
        .I1(rdata_o0_out[3]),
        .I2(rdata_o0_out[4]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\execute_engine_reg[ir][15] [6]),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\execute_engine[ir][12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][13]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[8]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [13]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [13]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [13]));
  LUT6 #(
    .INIT(64'hF202FFFFF7020000)) 
    \execute_engine[ir][13]_i_2 
       (.I0(\execute_engine[ir][31]_i_7_n_0 ),
        .I1(\execute_engine[ir][13]_i_3_n_0 ),
        .I2(\execute_engine[ir][31]_i_6_n_0 ),
        .I3(\execute_engine[ir][16]_i_3_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][13]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [13]));
  LUT6 #(
    .INIT(64'hAA00AA2AAA2AAA2A)) 
    \execute_engine[ir][13]_i_3 
       (.I0(\execute_engine[ir][13]_i_5_n_0 ),
        .I1(\execute_engine[ir][24]_i_8_n_0 ),
        .I2(\execute_engine[ir][21]_i_4_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][31]_i_8_n_0 ),
        .I5(\execute_engine_reg[ir][30] ),
        .O(\execute_engine[ir][13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][13]_i_4 
       (.I0(rdata_o0_out[8]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [13]),
        .O(\execute_engine[ir][13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5757F757F7F7F7F7)) 
    \execute_engine[ir][13]_i_5 
       (.I0(\execute_engine_reg[ir][30]_0 ),
        .I1(\execute_engine[ir][31]_i_8_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align] ),
        .I4(\execute_engine[ir][24]_i_4_n_0 ),
        .I5(\execute_engine[ir][19]_i_4_n_0 ),
        .O(\execute_engine[ir][13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][14]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [14]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [14]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [14]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \execute_engine[ir][14]_i_2 
       (.I0(\execute_engine_reg[ir][12] ),
        .I1(\execute_engine[ir][14]_i_3_n_0 ),
        .I2(\execute_engine[ir][0]_i_2_n_0 ),
        .I3(rdata_o0_out[9]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(\execute_engine_reg[ir][15] [14]),
        .O(\issue_engine[ci_i32] [14]));
  LUT6 #(
    .INIT(64'hA0A0A2AAA2AAA2AA)) 
    \execute_engine[ir][14]_i_3 
       (.I0(\execute_engine[ir][14]_i_4_n_0 ),
        .I1(\execute_engine[ir][22]_i_5_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][24]_i_8_n_0 ),
        .I4(\execute_engine[ir][31]_i_8_n_0 ),
        .I5(\execute_engine_reg[ir][30] ),
        .O(\execute_engine[ir][14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5D5555557F777777)) 
    \execute_engine[ir][14]_i_4 
       (.I0(\execute_engine_reg[ir][30]_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I2(\execute_engine[ir][7]_i_3_0 ),
        .I3(\execute_engine[ir][19]_i_4_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align] ),
        .I5(\execute_engine[ir][31]_i_8_n_0 ),
        .O(\execute_engine[ir][14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][14]_rep__0_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [14]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [14]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][14]_rep__1_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [14]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [14]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_4 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][14]_rep_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [14]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [14]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_2 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][15]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[10]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [15]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [15]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [15]));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \execute_engine[ir][15]_i_2 
       (.I0(\execute_engine[ir][15]_i_3_n_0 ),
        .I1(\execute_engine[ir][15]_i_4_n_0 ),
        .I2(\execute_engine[ir][15]_i_5_n_0 ),
        .I3(\execute_engine_reg[ir][12] ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\issue_engine[ci_i32] [15]));
  LUT6 #(
    .INIT(64'h00000000FFFF5CDF)) 
    \execute_engine[ir][15]_i_3 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][13]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_7_n_0 ),
        .I3(\execute_engine[ir][16]_i_3_n_0 ),
        .I4(\execute_engine[ir][31]_i_6_n_0 ),
        .I5(\execute_engine[ir][19]_i_5_n_0 ),
        .O(\execute_engine[ir][15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][15]_i_4 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [7]),
        .O(\execute_engine[ir][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0777)) 
    \execute_engine[ir][15]_i_5 
       (.I0(\execute_engine[ir][24]_i_8_n_0 ),
        .I1(\execute_engine[ir][26]_i_8_n_0 ),
        .I2(\execute_engine[ir][15]_i_4_n_0 ),
        .I3(\execute_engine[ir][20]_i_2_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine[ir][15]_i_2_0 ),
        .O(\execute_engine[ir][15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFC7FFF7FB0008000)) 
    \execute_engine[ir][16]_i_1 
       (.I0(rdata_o0_out[1]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[0]),
        .I3(\execute_engine_reg[ir][15] [0]),
        .I4(\execute_engine_reg[ir][15] [1]),
        .I5(\issue_engine[ci_i32] [16]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [16]));
  LUT6 #(
    .INIT(64'h808080AAA2A2A2AA)) 
    \execute_engine[ir][16]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][31]_i_6_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][16]_i_4_n_0 ),
        .I4(\execute_engine[ir][16]_i_5_n_0 ),
        .I5(\execute_engine[ir][16]_i_6_n_0 ),
        .O(\issue_engine[ci_i32] [16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][16]_i_3 
       (.I0(rdata_o0_out[9]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [14]),
        .O(\execute_engine[ir][16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h757FF5FF7F7FFFFF)) 
    \execute_engine[ir][16]_i_4 
       (.I0(\execute_engine[ir][8]_i_3_n_0 ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [8]),
        .I4(rdata_o0_out[1]),
        .I5(\execute_engine_reg[ir][15] [1]),
        .O(\execute_engine[ir][16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000404005004540)) 
    \execute_engine[ir][16]_i_5 
       (.I0(\execute_engine[ir][19]_i_6_n_0 ),
        .I1(rdata_o0_out[10]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [15]),
        .I4(rdata_o0_out[7]),
        .I5(\execute_engine_reg[ir][15] [12]),
        .O(\execute_engine[ir][16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3BFB08FBBBBB38F8)) 
    \execute_engine[ir][16]_i_6 
       (.I0(\execute_engine[ir][16]_i_7_n_0 ),
        .I1(\execute_engine[ir][31]_i_7_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][30]_i_7_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .I5(\execute_engine[ir][16]_i_3_n_0 ),
        .O(\execute_engine[ir][16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h101FF0F0101FFFFF)) 
    \execute_engine[ir][16]_i_7 
       (.I0(\execute_engine[ir][25]_i_7_n_0 ),
        .I1(\execute_engine[ir][24]_i_4_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][31]_i_8_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .I5(\execute_engine[ir][30]_i_7_n_0 ),
        .O(\execute_engine[ir][16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFCFF7F7FB0800000)) 
    \execute_engine[ir][17]_i_1 
       (.I0(rdata_o0_out[0]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[1]),
        .I3(\execute_engine_reg[ir][15] [0]),
        .I4(\execute_engine_reg[ir][15] [1]),
        .I5(\issue_engine[ci_i32] [17]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [17]));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \execute_engine[ir][17]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir][12] ),
        .I2(\execute_engine[ir][17]_i_3_n_0 ),
        .I3(\execute_engine[ir][28]_i_3_n_0 ),
        .I4(\execute_engine[ir][17]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [17]));
  LUT6 #(
    .INIT(64'h0000000070757F75)) 
    \execute_engine[ir][17]_i_3 
       (.I0(\execute_engine[ir][28]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][13]_i_4_n_0 ),
        .I4(\execute_engine[ir][31]_i_8_n_0 ),
        .I5(\execute_engine[ir][23]_i_4_n_0 ),
        .O(\execute_engine[ir][17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \execute_engine[ir][17]_i_4 
       (.I0(\execute_engine[ir][19]_i_5_n_0 ),
        .I1(\execute_engine[ir][31]_i_6_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][31]_i_7_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .O(\execute_engine[ir][17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][18]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [2]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[2]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [18]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [18]));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \execute_engine[ir][18]_i_2 
       (.I0(\execute_engine[ir][18]_i_3_n_0 ),
        .I1(\execute_engine[ir][30]_i_3_n_0 ),
        .I2(\execute_engine[ir][18]_i_4_n_0 ),
        .I3(\execute_engine[ir][19]_i_5_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\issue_engine[ci_i32] [18]));
  LUT6 #(
    .INIT(64'h110055F0110155F5)) 
    \execute_engine[ir][18]_i_3 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][24]_i_8_n_0 ),
        .I2(\execute_engine[ir][13]_i_4_n_0 ),
        .I3(\execute_engine[ir][16]_i_3_n_0 ),
        .I4(\execute_engine[ir][31]_i_8_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\execute_engine[ir][18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001D0000)) 
    \execute_engine[ir][18]_i_4 
       (.I0(\execute_engine_reg[ir][15] [13]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[8]),
        .I3(\execute_engine[ir][31]_i_7_n_0 ),
        .I4(\execute_engine[ir][16]_i_3_n_0 ),
        .I5(\execute_engine[ir][31]_i_6_n_0 ),
        .O(\execute_engine[ir][18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][19]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [3]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [19]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [19]));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \execute_engine[ir][19]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir][12] ),
        .I2(\execute_engine[ir][19]_i_3_n_0 ),
        .I3(\execute_engine[ir][19]_i_4_n_0 ),
        .I4(\execute_engine[ir][19]_i_5_n_0 ),
        .O(\issue_engine[ci_i32] [19]));
  LUT6 #(
    .INIT(64'h00000000CFCDFFFD)) 
    \execute_engine[ir][19]_i_3 
       (.I0(\execute_engine[ir][19]_i_4_n_0 ),
        .I1(\execute_engine[ir][16]_i_3_n_0 ),
        .I2(\execute_engine[ir][13]_i_4_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][31]_i_8_n_0 ),
        .I5(\execute_engine[ir][23]_i_4_n_0 ),
        .O(\execute_engine[ir][19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][19]_i_4 
       (.I0(rdata_o0_out[6]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [11]),
        .O(\execute_engine[ir][19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202000202)) 
    \execute_engine[ir][19]_i_5 
       (.I0(\execute_engine[ir][31]_i_6_n_0 ),
        .I1(\execute_engine[ir][16]_i_3_n_0 ),
        .I2(\execute_engine[ir][13]_i_4_n_0 ),
        .I3(\execute_engine[ir][31]_i_8_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine[ir][19]_i_6_n_0 ),
        .O(\execute_engine[ir][19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000151)) 
    \execute_engine[ir][19]_i_6 
       (.I0(\execute_engine[ir][7]_i_3_0 ),
        .I1(\execute_engine_reg[ir][15] [4]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I4(\execute_engine[ir][21]_i_4_n_0 ),
        .I5(\execute_engine[ir][2]_i_6_n_0 ),
        .O(\execute_engine[ir][19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F808080)) 
    \execute_engine[ir][1]_i_1 
       (.I0(rdata_o0_out[0]),
        .I1(rdata_o0_out[1]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [0]),
        .I4(\execute_engine_reg[ir][15] [1]),
        .I5(\issue_engine[ci_i32] [1]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [1]));
  LUT6 #(
    .INIT(64'hAFEEFFEEAAAAAAAA)) 
    \execute_engine[ir][1]_i_2 
       (.I0(\execute_engine[ir][31]_i_6_n_0 ),
        .I1(\execute_engine[ir][25]_i_4_n_0 ),
        .I2(\execute_engine_reg[ir][1] ),
        .I3(\execute_engine[ir][31]_i_7_n_0 ),
        .I4(\execute_engine_reg[ir][31] ),
        .I5(\execute_engine[ir][1]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [1]));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBBBBBB)) 
    \execute_engine[ir][1]_i_4 
       (.I0(\execute_engine[ir][31]_i_8_n_0 ),
        .I1(\execute_engine[ir][1]_i_5_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][31]_i_7_n_0 ),
        .I4(\execute_engine[ir][7]_i_3_0 ),
        .I5(\execute_engine[ir][7]_i_5_n_0 ),
        .O(\execute_engine[ir][1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \execute_engine[ir][1]_i_5 
       (.I0(\execute_engine[ir][19]_i_6_n_0 ),
        .I1(\execute_engine[ir][13]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_7_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][16]_i_3_n_0 ),
        .O(\execute_engine[ir][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][20]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [4]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [20]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [20]));
  LUT4 #(
    .INIT(16'h8A88)) 
    \execute_engine[ir][20]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][20]_i_3_n_0 ),
        .I2(\execute_engine[ir][20]_i_4_n_0 ),
        .I3(\execute_engine_reg[ir][12] ),
        .O(\issue_engine[ci_i32] [20]));
  LUT6 #(
    .INIT(64'hFFA0F0A0E0A0E0A0)) 
    \execute_engine[ir][20]_i_3 
       (.I0(\execute_engine[ir][20]_i_5_n_0 ),
        .I1(\execute_engine[ir][20]_i_2_0 ),
        .I2(\execute_engine[ir][31]_i_6_n_0 ),
        .I3(\execute_engine[ir][2]_i_6_n_0 ),
        .I4(\execute_engine[ir][26]_i_2_1 ),
        .I5(\execute_engine_reg[ir][2] ),
        .O(\execute_engine[ir][20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF1BBB1B)) 
    \execute_engine[ir][20]_i_4 
       (.I0(\execute_engine[ir][13]_i_4_n_0 ),
        .I1(\execute_engine[ir][2]_i_6_n_0 ),
        .I2(\execute_engine[ir][31]_i_8_n_0 ),
        .I3(\execute_engine[ir][16]_i_3_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine[ir][23]_i_4_n_0 ),
        .O(\execute_engine[ir][20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0008880800000000)) 
    \execute_engine[ir][20]_i_5 
       (.I0(\execute_engine[ir][10]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_8_n_0 ),
        .I2(\execute_engine_reg[ir][15] [13]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[8]),
        .I5(\execute_engine[ir][7]_i_5_n_0 ),
        .O(\execute_engine[ir][20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][21]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [5]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[3]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [21]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [21]));
  LUT6 #(
    .INIT(64'hA8AAA8A888888888)) 
    \execute_engine[ir][21]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][21]_i_3_n_0 ),
        .I2(\execute_engine[ir][23]_i_4_n_0 ),
        .I3(\execute_engine[ir][22]_i_4_n_0 ),
        .I4(\execute_engine[ir][21]_i_4_n_0 ),
        .I5(\execute_engine_reg[ir][12] ),
        .O(\issue_engine[ci_i32] [21]));
  LUT6 #(
    .INIT(64'hC000D0CC00000000)) 
    \execute_engine[ir][21]_i_3 
       (.I0(\execute_engine[ir][31]_i_7_n_0 ),
        .I1(\execute_engine[ir][31]_i_6_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][16]_i_3_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .I5(\execute_engine[ir][21]_i_4_n_0 ),
        .O(\execute_engine[ir][21]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][21]_i_4 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [3]),
        .O(\execute_engine[ir][21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][22]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [6]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[4]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [22]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [22]));
  LUT6 #(
    .INIT(64'hA8AAA8A888888888)) 
    \execute_engine[ir][22]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][22]_i_3_n_0 ),
        .I2(\execute_engine[ir][23]_i_4_n_0 ),
        .I3(\execute_engine[ir][22]_i_4_n_0 ),
        .I4(\execute_engine[ir][22]_i_5_n_0 ),
        .I5(\execute_engine_reg[ir][12] ),
        .O(\issue_engine[ci_i32] [22]));
  LUT6 #(
    .INIT(64'hFE0CAE0CAA00AA00)) 
    \execute_engine[ir][22]_i_3 
       (.I0(\execute_engine[ir][24]_i_7_n_0 ),
        .I1(\execute_engine[ir][24]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][22]_i_5_n_0 ),
        .I4(\execute_engine[ir][16]_i_3_n_0 ),
        .I5(\execute_engine[ir][23]_i_6_n_0 ),
        .O(\execute_engine[ir][22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF000A0CCA000)) 
    \execute_engine[ir][22]_i_4 
       (.I0(rdata_o0_out[8]),
        .I1(\execute_engine_reg[ir][15] [13]),
        .I2(rdata_o0_out[9]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\execute_engine_reg[ir][15] [14]),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][22]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][22]_i_5 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [4]),
        .O(\execute_engine[ir][22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][23]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [7]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [23]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [23]));
  LUT5 #(
    .INIT(32'hA8AA8888)) 
    \execute_engine[ir][23]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][23]_i_3_n_0 ),
        .I2(\execute_engine[ir][23]_i_4_n_0 ),
        .I3(\execute_engine[ir][23]_i_5_n_0 ),
        .I4(\execute_engine_reg[ir][12] ),
        .O(\issue_engine[ci_i32] [23]));
  LUT6 #(
    .INIT(64'hEECCAE00EAC0AE00)) 
    \execute_engine[ir][23]_i_3 
       (.I0(\execute_engine[ir][24]_i_7_n_0 ),
        .I1(\execute_engine[ir][23]_i_6_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][26]_i_8_n_0 ),
        .I4(\execute_engine[ir][16]_i_3_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\execute_engine[ir][23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000C0A0A000C0)) 
    \execute_engine[ir][23]_i_4 
       (.I0(rdata_o0_out[7]),
        .I1(\execute_engine_reg[ir][15] [12]),
        .I2(\execute_engine[ir][24]_i_8_n_0 ),
        .I3(\execute_engine_reg[ir][15] [15]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o0_out[10]),
        .O(\execute_engine[ir][23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00FFF0FF007F)) 
    \execute_engine[ir][23]_i_5 
       (.I0(\issue_engine_enabled.issue_engine_reg[align] ),
        .I1(\execute_engine[ir][19]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][26]_i_8_n_0 ),
        .I4(\execute_engine[ir][16]_i_3_n_0 ),
        .I5(\execute_engine[ir][13]_i_4_n_0 ),
        .O(\execute_engine[ir][23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \execute_engine[ir][23]_i_6 
       (.I0(rdata_o0_out[0]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [0]),
        .I3(rdata_o0_out[8]),
        .I4(\execute_engine_reg[ir][15] [13]),
        .I5(\execute_engine[ir][31]_i_6_n_0 ),
        .O(\execute_engine[ir][23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][24]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [8]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [24]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [24]));
  LUT6 #(
    .INIT(64'hA0A0A8A80000A888)) 
    \execute_engine[ir][24]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][24]_i_3_n_0 ),
        .I2(\execute_engine[ir][24]_i_4_n_0 ),
        .I3(\execute_engine[ir][24]_i_5_n_0 ),
        .I4(\execute_engine[ir][24]_i_6_n_0 ),
        .I5(\execute_engine[ir][24]_i_7_n_0 ),
        .O(\issue_engine[ci_i32] [24]));
  LUT6 #(
    .INIT(64'hFEAEAAAAFFFFFFFF)) 
    \execute_engine[ir][24]_i_3 
       (.I0(\execute_engine[ir][23]_i_4_n_0 ),
        .I1(\execute_engine_reg[ir][15] [11]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[6]),
        .I4(\execute_engine_reg[ir][30] ),
        .I5(\execute_engine[ir][31]_i_7_n_0 ),
        .O(\execute_engine[ir][24]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][24]_i_4 
       (.I0(rdata_o0_out[4]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [6]),
        .O(\execute_engine[ir][24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00150015000000FF)) 
    \execute_engine[ir][24]_i_5 
       (.I0(\execute_engine[ir][16]_i_3_n_0 ),
        .I1(\execute_engine[ir][19]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align] ),
        .I3(\execute_engine_reg[ir][30] ),
        .I4(\execute_engine[ir][24]_i_8_n_0 ),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF5F5F4F5)) 
    \execute_engine[ir][24]_i_6 
       (.I0(\execute_engine[ir][31]_i_7_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][31]_i_6_n_0 ),
        .I3(\execute_engine[ir][19]_i_4_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .O(\execute_engine[ir][24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8A80AAA08A8AAAAA)) 
    \execute_engine[ir][24]_i_7 
       (.I0(\execute_engine[ir][31]_i_6_n_0 ),
        .I1(rdata_o0_out[9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [14]),
        .I4(rdata_o0_out[8]),
        .I5(\execute_engine_reg[ir][15] [13]),
        .O(\execute_engine[ir][24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8308800)) 
    \execute_engine[ir][24]_i_8 
       (.I0(rdata_o0_out[8]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [13]),
        .I3(rdata_o0_out[9]),
        .I4(\execute_engine_reg[ir][15] [14]),
        .I5(\execute_engine[ir][25]_i_7_n_0 ),
        .O(\execute_engine[ir][24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][25]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [25]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [25]));
  LUT6 #(
    .INIT(64'h44C04400FFFF4400)) 
    \execute_engine[ir][25]_i_2 
       (.I0(\execute_engine[ir][25]_i_3_n_0 ),
        .I1(\execute_engine[ir][27]_i_4_n_0 ),
        .I2(\execute_engine[ir][25]_i_4_n_0 ),
        .I3(\execute_engine[ir][31]_i_7_n_0 ),
        .I4(\execute_engine[ir][31]_i_8_n_0 ),
        .I5(\execute_engine[ir][25]_i_5_n_0 ),
        .O(\issue_engine[ci_i32] [25]));
  LUT6 #(
    .INIT(64'hCCCCCCCCC555CC55)) 
    \execute_engine[ir][25]_i_3 
       (.I0(\execute_engine[ir][31]_i_8_n_0 ),
        .I1(\execute_engine[ir][25]_i_2_0 ),
        .I2(\execute_engine[ir][25]_i_7_n_0 ),
        .I3(\execute_engine[ir][13]_i_4_n_0 ),
        .I4(\execute_engine[ir][16]_i_3_n_0 ),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3055300033553355)) 
    \execute_engine[ir][25]_i_4 
       (.I0(\execute_engine_reg[ir][15] [13]),
        .I1(rdata_o0_out[8]),
        .I2(rdata_o0_out[9]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\execute_engine_reg[ir][15] [14]),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBABFFAFFBFBFFFFF)) 
    \execute_engine[ir][25]_i_5 
       (.I0(\execute_engine[ir][0]_i_3_n_0 ),
        .I1(rdata_o0_out[1]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [1]),
        .I4(rdata_o0_out[9]),
        .I5(\execute_engine_reg[ir][15] [14]),
        .O(\execute_engine[ir][25]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \execute_engine[ir][25]_i_7 
       (.I0(\execute_engine[ir][30]_i_7_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align] ),
        .I2(\execute_engine[ir][19]_i_4_n_0 ),
        .I3(\execute_engine[ir][15]_i_4_n_0 ),
        .I4(\execute_engine[ir][28]_i_3_n_0 ),
        .O(\execute_engine[ir][25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][26]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [10]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[5]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [26]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [26]));
  LUT6 #(
    .INIT(64'h8A800A0080800000)) 
    \execute_engine[ir][26]_i_10 
       (.I0(\execute_engine[ir][25]_i_7_n_0 ),
        .I1(rdata_o0_out[8]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [13]),
        .I4(rdata_o0_out[9]),
        .I5(\execute_engine_reg[ir][15] [14]),
        .O(\execute_engine[ir][26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8A80AAA08A8AAAAA)) 
    \execute_engine[ir][26]_i_11 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(rdata_o0_out[9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [14]),
        .I4(rdata_o0_out[8]),
        .I5(\execute_engine_reg[ir][15] [13]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_0 ));
  LUT6 #(
    .INIT(64'h0F000FFFAFCCAFFF)) 
    \execute_engine[ir][26]_i_12 
       (.I0(rdata_o0_out[8]),
        .I1(\execute_engine_reg[ir][15] [13]),
        .I2(rdata_o0_out[7]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\execute_engine_reg[ir][15] [12]),
        .I5(\execute_engine[ir][24]_i_8_n_0 ),
        .O(\execute_engine[ir][26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAAAA8A8A8A8)) 
    \execute_engine[ir][26]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][26]_i_3_n_0 ),
        .I2(\execute_engine[ir][26]_i_4_n_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][26]_i_6_n_0 ),
        .I5(\execute_engine_reg[ir][12] ),
        .O(\issue_engine[ci_i32] [26]));
  LUT6 #(
    .INIT(64'h808080C080808000)) 
    \execute_engine[ir][26]_i_3 
       (.I0(\execute_engine[ir][15]_i_4_n_0 ),
        .I1(\execute_engine[ir][16]_i_3_n_0 ),
        .I2(\execute_engine[ir][31]_i_6_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine_reg[ir][30] ),
        .I5(\execute_engine[ir][2]_i_6_n_0 ),
        .O(\execute_engine[ir][26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000F40400000000)) 
    \execute_engine[ir][26]_i_4 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][15]_i_4_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][26]_i_8_n_0 ),
        .I4(\execute_engine[ir][31]_i_6_n_0 ),
        .I5(\execute_engine[ir][26]_i_2_1 ),
        .O(\execute_engine[ir][26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0EFE0E0E0)) 
    \execute_engine[ir][26]_i_5 
       (.I0(\execute_engine[ir][26]_i_2_0 ),
        .I1(\execute_engine[ir][15]_i_4_n_0 ),
        .I2(\execute_engine_reg[ir][30]_0 ),
        .I3(\execute_engine[ir][26]_i_8_n_0 ),
        .I4(\execute_engine[ir][26]_i_10_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\execute_engine[ir][26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF02A2FFFFAAAA)) 
    \execute_engine[ir][26]_i_6 
       (.I0(\execute_engine[ir][26]_i_12_n_0 ),
        .I1(\execute_engine_reg[ir][15] [7]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine_reg[ir][30] ),
        .O(\execute_engine[ir][26]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][26]_i_8 
       (.I0(rdata_o0_out[3]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [5]),
        .O(\execute_engine[ir][26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][27]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [11]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[6]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [27]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [27]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0404040)) 
    \execute_engine[ir][27]_i_2 
       (.I0(\execute_engine[ir][27]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_7_n_0 ),
        .I2(\execute_engine[ir][27]_i_4_n_0 ),
        .I3(\execute_engine[ir][29]_i_5_n_0 ),
        .I4(\execute_engine[ir][30]_i_7_n_0 ),
        .I5(\execute_engine[ir][27]_i_5_n_0 ),
        .O(\issue_engine[ci_i32] [27]));
  LUT6 #(
    .INIT(64'h00003704BF04BF8C)) 
    \execute_engine[ir][27]_i_3 
       (.I0(\execute_engine[ir][16]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][26]_i_2_0 ),
        .I3(\execute_engine[ir][27]_i_7_n_0 ),
        .I4(\execute_engine_reg[ir][30] ),
        .I5(\execute_engine[ir][24]_i_4_n_0 ),
        .O(\execute_engine[ir][27]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00044404)) 
    \execute_engine[ir][27]_i_4 
       (.I0(\execute_engine[ir][0]_i_3_n_0 ),
        .I1(\issue_engine[ci_i32] [1]),
        .I2(\execute_engine_reg[ir][15] [1]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[1]),
        .O(\execute_engine[ir][27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \execute_engine[ir][27]_i_5 
       (.I0(\execute_engine[ir][30]_i_7_n_0 ),
        .I1(\execute_engine[ir][8]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir][15] [3]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ),
        .I5(\execute_engine[ir][25]_i_5_n_0 ),
        .O(\execute_engine[ir][27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h15F5D5F5)) 
    \execute_engine[ir][27]_i_7 
       (.I0(\execute_engine[ir][31]_i_8_n_0 ),
        .I1(\execute_engine[ir][25]_i_7_n_0 ),
        .I2(\execute_engine[ir][13]_i_4_n_0 ),
        .I3(\execute_engine[ir][16]_i_3_n_0 ),
        .I4(\execute_engine[ir][21]_i_4_n_0 ),
        .O(\execute_engine[ir][27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][28]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [12]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[7]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [28]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [28]));
  LUT6 #(
    .INIT(64'h00008F8800000000)) 
    \execute_engine[ir][28]_i_2 
       (.I0(\execute_engine[ir][28]_i_3_n_0 ),
        .I1(\execute_engine[ir][29]_i_5_n_0 ),
        .I2(\execute_engine[ir][28]_i_4_n_0 ),
        .I3(\execute_engine[ir][31]_i_7_n_0 ),
        .I4(\execute_engine[ir][31]_i_6_n_0 ),
        .I5(\execute_engine[ir][0]_i_2_n_0 ),
        .O(\issue_engine[ci_i32] [28]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][28]_i_3 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [9]),
        .O(\execute_engine[ir][28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h47FF000047FF47FF)) 
    \execute_engine[ir][28]_i_4 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [9]),
        .I3(\execute_engine_reg[ir][30] ),
        .I4(\execute_engine[ir][28]_i_5_n_0 ),
        .I5(\execute_engine[ir][28]_i_6_n_0 ),
        .O(\execute_engine[ir][28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5500550045005500)) 
    \execute_engine[ir][28]_i_5 
       (.I0(\execute_engine[ir][16]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir][30] ),
        .I2(\execute_engine[ir][31]_i_8_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][19]_i_4_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\execute_engine[ir][28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF70080FF33FF00)) 
    \execute_engine[ir][28]_i_6 
       (.I0(\execute_engine[ir][25]_i_7_n_0 ),
        .I1(\execute_engine[ir][13]_i_4_n_0 ),
        .I2(\execute_engine[ir][22]_i_5_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][31]_i_8_n_0 ),
        .I5(\execute_engine[ir][16]_i_3_n_0 ),
        .O(\execute_engine[ir][28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][29]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [13]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[8]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [29]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [29]));
  LUT5 #(
    .INIT(32'h0000F888)) 
    \execute_engine[ir][29]_i_2 
       (.I0(\execute_engine[ir][31]_i_7_n_0 ),
        .I1(\execute_engine[ir][29]_i_3_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align] ),
        .I3(\execute_engine[ir][29]_i_5_n_0 ),
        .I4(\execute_engine[ir][31]_i_6_n_0 ),
        .O(\issue_engine[ci_i32] [29]));
  LUT6 #(
    .INIT(64'hFFFFD0D00000F0D0)) 
    \execute_engine[ir][29]_i_3 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][16]_i_3_n_0 ),
        .I2(\execute_engine[ir][31]_i_8_n_0 ),
        .I3(\execute_engine[ir][19]_i_4_n_0 ),
        .I4(\execute_engine_reg[ir][30] ),
        .I5(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\execute_engine[ir][29]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][29]_i_4 
       (.I0(rdata_o0_out[5]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [10]),
        .O(\issue_engine_enabled.issue_engine_reg[align] ));
  LUT6 #(
    .INIT(64'h0001000000010101)) 
    \execute_engine[ir][29]_i_5 
       (.I0(\execute_engine[ir][16]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][31]_i_7_n_0 ),
        .I3(rdata_o0_out[8]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(\execute_engine_reg[ir][15] [13]),
        .O(\execute_engine[ir][29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][2]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[2]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [2]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [2]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [2]));
  LUT6 #(
    .INIT(64'hFF40FFFFFF400000)) 
    \execute_engine[ir][2]_i_2 
       (.I0(\execute_engine_reg[ir][2] ),
        .I1(\execute_engine_reg[ir][12] ),
        .I2(\execute_engine[ir][2]_i_4_n_0 ),
        .I3(\execute_engine[ir][2]_i_5_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][2]_i_6_n_0 ),
        .O(\issue_engine[ci_i32] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF47034400)) 
    \execute_engine[ir][2]_i_4 
       (.I0(rdata_o0_out[9]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [14]),
        .I3(rdata_o0_out[8]),
        .I4(\execute_engine_reg[ir][15] [13]),
        .I5(\execute_engine[ir][24]_i_8_n_0 ),
        .O(\execute_engine[ir][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0002020200000000)) 
    \execute_engine[ir][2]_i_5 
       (.I0(\execute_engine[ir][31]_i_6_n_0 ),
        .I1(\execute_engine[ir][16]_i_3_n_0 ),
        .I2(\execute_engine[ir][13]_i_4_n_0 ),
        .I3(\execute_engine[ir][7]_i_5_n_0 ),
        .I4(\execute_engine[ir][31]_i_8_n_0 ),
        .I5(\execute_engine[ir][6]_i_3_n_0 ),
        .O(\execute_engine[ir][2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][2]_i_6 
       (.I0(rdata_o0_out[2]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [2]),
        .O(\execute_engine[ir][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][30]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [14]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[9]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [30]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [30]));
  LUT6 #(
    .INIT(64'h2A2A2A2000002A20)) 
    \execute_engine[ir][30]_i_2 
       (.I0(\execute_engine[ir][30]_i_3_n_0 ),
        .I1(\execute_engine[ir][30]_i_4_n_0 ),
        .I2(\execute_engine_reg[ir][30]_0 ),
        .I3(\execute_engine[ir][31]_i_8_n_0 ),
        .I4(\execute_engine_reg[ir][30] ),
        .I5(\execute_engine[ir][30]_i_7_n_0 ),
        .O(\issue_engine[ci_i32] [30]));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \execute_engine[ir][30]_i_3 
       (.I0(\execute_engine_reg[ir][15] [0]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[0]),
        .I3(\execute_engine[ir][31]_i_6_n_0 ),
        .I4(\issue_engine[ci_i32] [1]),
        .I5(\execute_engine[ir][0]_i_3_n_0 ),
        .O(\execute_engine[ir][30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7700077700000777)) 
    \execute_engine[ir][30]_i_4 
       (.I0(\execute_engine[ir][30]_i_7_n_0 ),
        .I1(\execute_engine[ir][13]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_8_n_0 ),
        .I3(\execute_engine[ir][19]_i_4_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align] ),
        .I5(\execute_engine[ir][7]_i_3_0 ),
        .O(\execute_engine[ir][30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][30]_i_7 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [8]),
        .O(\execute_engine[ir][30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][31]_i_2 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [15]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[10]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [31]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [31]));
  LUT2 #(
    .INIT(4'h7)) 
    \execute_engine[ir][31]_i_3 
       (.I0(rdata_o0_out[0]),
        .I1(rdata_o0_out[1]),
        .O(\issue_engine[valid]1 ));
  LUT6 #(
    .INIT(64'h0000200020002000)) 
    \execute_engine[ir][31]_i_5 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][31]_i_6_n_0 ),
        .I2(\execute_engine[ir][31]_i_7_n_0 ),
        .I3(\execute_engine[ir][31]_i_8_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine_reg[ir][31] ),
        .O(\issue_engine[ci_i32] [31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][31]_i_6 
       (.I0(rdata_o0_out[1]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [1]),
        .O(\execute_engine[ir][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][31]_i_7 
       (.I0(rdata_o0_out[0]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [0]),
        .O(\execute_engine[ir][31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][31]_i_8 
       (.I0(rdata_o0_out[7]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [12]),
        .O(\execute_engine[ir][31]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][31]_i_9 
       (.I0(rdata_o0_out[10]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [15]),
        .O(\execute_engine[ir][31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][3]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [3]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [3]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [3]));
  LUT5 #(
    .INIT(32'h0CAA00AA)) 
    \execute_engine[ir][3]_i_2 
       (.I0(\execute_engine[ir][21]_i_4_n_0 ),
        .I1(\execute_engine[ir][31]_i_7_n_0 ),
        .I2(\execute_engine[ir][31]_i_6_n_0 ),
        .I3(\execute_engine[ir][0]_i_2_n_0 ),
        .I4(\execute_engine_reg[ir][30] ),
        .O(\issue_engine[ci_i32] [3]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][4]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [4]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [4]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[ir][4]_i_2 
       (.I0(\execute_engine[ir][4]_i_3_n_0 ),
        .I1(\execute_engine[ir][0]_i_2_n_0 ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\execute_engine_reg[ir][15] [4]),
        .O(\issue_engine[ci_i32] [4]));
  LUT6 #(
    .INIT(64'h0300037700000047)) 
    \execute_engine[ir][4]_i_3 
       (.I0(\execute_engine[ir][4]_i_4_n_0 ),
        .I1(\execute_engine[ir][31]_i_6_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][16]_i_3_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .I5(\execute_engine[ir][31]_i_7_n_0 ),
        .O(\execute_engine[ir][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h202AAAAA)) 
    \execute_engine[ir][4]_i_4 
       (.I0(\execute_engine[ir][6]_i_3_n_0 ),
        .I1(rdata_o0_out[7]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [12]),
        .I4(\execute_engine[ir][7]_i_5_n_0 ),
        .O(\execute_engine[ir][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][5]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[3]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [5]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [5]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[ir][5]_i_2 
       (.I0(\execute_engine[ir][5]_i_3_n_0 ),
        .I1(\execute_engine[ir][0]_i_2_n_0 ),
        .I2(rdata_o0_out[3]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\execute_engine_reg[ir][15] [5]),
        .O(\issue_engine[ci_i32] [5]));
  LUT6 #(
    .INIT(64'h88AA000888AAF0F8)) 
    \execute_engine[ir][5]_i_3 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][16]_i_3_n_0 ),
        .I2(\execute_engine[ir][31]_i_7_n_0 ),
        .I3(\execute_engine[ir][13]_i_4_n_0 ),
        .I4(\execute_engine[ir][31]_i_6_n_0 ),
        .I5(\execute_engine[ir][24]_i_5_n_0 ),
        .O(\execute_engine[ir][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][6]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[4]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [6]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [6]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [6]));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    \execute_engine[ir][6]_i_2 
       (.I0(\execute_engine[ir][8]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir][12] ),
        .I2(\execute_engine[ir][12]_i_4_n_0 ),
        .I3(\execute_engine[ir][6]_i_3_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][24]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [6]));
  LUT4 #(
    .INIT(16'hE200)) 
    \execute_engine[ir][6]_i_3 
       (.I0(\execute_engine_reg[ir][15] [15]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[10]),
        .I3(\execute_engine[ir][19]_i_6_n_0 ),
        .O(\execute_engine[ir][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][7]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [7]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [7]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_engine[ir][7]_i_2 
       (.I0(\execute_engine[ir][7]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_6_n_0 ),
        .I2(\execute_engine_reg[ir][7]_i_4_n_0 ),
        .I3(\execute_engine[ir][0]_i_2_n_0 ),
        .I4(\execute_engine[ir][15]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [7]));
  LUT6 #(
    .INIT(64'h0AAA8AAA00008000)) 
    \execute_engine[ir][7]_i_3 
       (.I0(\execute_engine[ir][8]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_8_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][19]_i_6_n_0 ),
        .I4(\execute_engine[ir][7]_i_5_n_0 ),
        .I5(\execute_engine[ir][15]_i_4_n_0 ),
        .O(\execute_engine[ir][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \execute_engine[ir][7]_i_5 
       (.I0(\issue_engine_enabled.issue_engine_reg[align] ),
        .I1(\execute_engine[ir][19]_i_4_n_0 ),
        .I2(\execute_engine[ir][15]_i_4_n_0 ),
        .I3(\execute_engine[ir][28]_i_3_n_0 ),
        .I4(\execute_engine[ir][30]_i_7_n_0 ),
        .O(\execute_engine[ir][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000005044440050)) 
    \execute_engine[ir][7]_i_6 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(rdata_o0_out[2]),
        .I2(\execute_engine_reg[ir][15] [2]),
        .I3(\execute_engine_reg[ir][15] [13]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o0_out[8]),
        .O(\execute_engine[ir][7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA3A0FF0C)) 
    \execute_engine[ir][7]_i_7 
       (.I0(\execute_engine[ir][31]_i_8_n_0 ),
        .I1(\execute_engine[ir][13]_i_4_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][15]_i_4_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][8]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [8]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [8]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [8]));
  LUT6 #(
    .INIT(64'hFF08FFFFFF000000)) 
    \execute_engine[ir][8]_i_2 
       (.I0(\execute_engine[ir][8]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_6_n_0 ),
        .I2(\execute_engine[ir][10]_i_3_n_0 ),
        .I3(\execute_engine[ir][8]_i_4_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][30]_i_7_n_0 ),
        .O(\issue_engine[ci_i32] [8]));
  LUT6 #(
    .INIT(64'h05000533F5FFF533)) 
    \execute_engine[ir][8]_i_3 
       (.I0(rdata_o0_out[8]),
        .I1(\execute_engine_reg[ir][15] [13]),
        .I2(rdata_o0_out[9]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\execute_engine_reg[ir][15] [14]),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FF0404)) 
    \execute_engine[ir][8]_i_4 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][21]_i_4_n_0 ),
        .I2(\execute_engine[ir][13]_i_4_n_0 ),
        .I3(\execute_engine[ir][8]_i_5_n_0 ),
        .I4(\execute_engine[ir][31]_i_7_n_0 ),
        .I5(\execute_engine[ir][31]_i_6_n_0 ),
        .O(\execute_engine[ir][8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h35FF3555)) 
    \execute_engine[ir][8]_i_5 
       (.I0(\execute_engine[ir][30]_i_7_n_0 ),
        .I1(\execute_engine[ir][21]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][16]_i_3_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .O(\execute_engine[ir][8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][9]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [9]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [9]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [9]));
  LUT6 #(
    .INIT(64'h1010F0F0FF00F0F0)) 
    \execute_engine[ir][9]_i_2 
       (.I0(\execute_engine_reg[ir][30] ),
        .I1(\execute_engine[ir][10]_i_3_n_0 ),
        .I2(\execute_engine[ir][28]_i_3_n_0 ),
        .I3(\execute_engine[ir][9]_i_3_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][31]_i_6_n_0 ),
        .O(\issue_engine[ci_i32] [9]));
  LUT6 #(
    .INIT(64'hEAFAAAFAEAAAAAAA)) 
    \execute_engine[ir][9]_i_3 
       (.I0(\execute_engine[ir][9]_i_4_n_0 ),
        .I1(\execute_engine[ir][24]_i_4_n_0 ),
        .I2(\execute_engine[ir][26]_i_2_1 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][16]_i_3_n_0 ),
        .I5(\execute_engine[ir][22]_i_5_n_0 ),
        .O(\execute_engine[ir][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA2A202A2A0000000)) 
    \execute_engine[ir][9]_i_4 
       (.I0(\execute_engine[ir][31]_i_7_n_0 ),
        .I1(\execute_engine[ir][13]_i_4_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][22]_i_5_n_0 ),
        .I5(\execute_engine[ir][28]_i_3_n_0 ),
        .O(\execute_engine[ir][9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h707F7F7F)) 
    \execute_engine[is_ci]_i_1 
       (.I0(rdata_o0_out[0]),
        .I1(rdata_o0_out[1]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [1]),
        .I4(\execute_engine_reg[ir][15] [0]),
        .O(p_0_in__0));
  MUXF7 \execute_engine_reg[ir][7]_i_4 
       (.I0(\execute_engine[ir][7]_i_6_n_0 ),
        .I1(\execute_engine[ir][7]_i_7_n_0 ),
        .O(\execute_engine_reg[ir][7]_i_4_n_0 ),
        .S(\execute_engine[ir][31]_i_7_n_0 ));
  FDRE \fifo_read_async.fifo_read_async_large.r_pnt_ff_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D),
        .Q(\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0770777777770770)) 
    \issue_engine_enabled.issue_engine[align]_i_3 
       (.I0(rdata_o0_out[1]),
        .I1(rdata_o0_out[0]),
        .I2(\r_pnt_reg_n_0_[1] ),
        .I3(p_0_in),
        .I4(Q),
        .I5(\w_pnt_reg_n_0_[0] ),
        .O(\r_pnt_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h6006)) 
    \m_axi_araddr[31]_INST_0_i_4 
       (.I0(p_0_in),
        .I1(\r_pnt_reg_n_0_[1] ),
        .I2(\w_pnt_reg_n_0_[0] ),
        .I3(Q),
        .O(\w_pnt_reg[1]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[1].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(\main_rsp[data] [1:0]),
        .DIB(\main_rsp[data] [3:2]),
        .DIC(\main_rsp[data] [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(rdata_o0_out[1:0]),
        .DOB({\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ,rdata_o0_out[2]}),
        .DOC({rdata_o0_out[3],\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 }),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\FSM_sequential_fetch_engine_reg[state][0] ));
  LUT5 #(
    .INIT(32'h00400044)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_1__0 
       (.I0(\fetch_engine_reg[state] [0]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\main_rsp[err] ),
        .I3(\w_pnt_reg[1]_1 ),
        .I4(\w_pnt_reg[1]_2 ),
        .O(\FSM_sequential_fetch_engine_reg[state][0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[1].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "16" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(\main_rsp[data] [13:12]),
        .DIB(\main_rsp[data] [15:14]),
        .DIC({1'b0,wdata_i}),
        .DID({1'b0,1'b0}),
        .DOA(rdata_o0_out[8:7]),
        .DOB(rdata_o0_out[10:9]),
        .DOC({\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOC_UNCONNECTED [1],DOC}),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\FSM_sequential_fetch_engine_reg[state][0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[1].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(\main_rsp[data] [7:6]),
        .DIB(\main_rsp[data] [9:8]),
        .DIC(\main_rsp[data] [11:10]),
        .DID({1'b0,1'b0}),
        .DOA({\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ,rdata_o0_out[4]}),
        .DOB({\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ,\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 }),
        .DOC(rdata_o0_out[6:5]),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\FSM_sequential_fetch_engine_reg[state][0] ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \r_pnt[1]_i_1__0 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(Q),
        .I2(\r_pnt_reg[1]_2 ),
        .I3(\r_pnt_reg_n_0_[1] ),
        .O(\r_pnt[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \r_pnt[1]_i_3 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(Q),
        .I2(p_0_in),
        .I3(\r_pnt_reg_n_0_[1] ),
        .O(\w_pnt_reg[0]_0 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D),
        .Q(Q));
  FDCE \r_pnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\r_pnt[1]_i_1__0_n_0 ),
        .Q(\r_pnt_reg_n_0_[1] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \register_file_fpga.reg_file_reg_i_74 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_8_0 [4]),
        .I1(\FSM_sequential_execute_engine[state][3]_i_8_0 [5]),
        .I2(\FSM_sequential_execute_engine[state][3]_i_8_0 [6]),
        .I3(\FSM_sequential_execute_engine[state][3]_i_8_0 [7]),
        .O(\trap_ctrl_reg[exc_buf][5] ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \w_pnt[0]_i_1 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(\FSM_sequential_fetch_engine_reg[state][0] ),
        .I2(\w_pnt_reg_n_0_[0] ),
        .O(\w_pnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h1320)) 
    \w_pnt[1]_i_1 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\fetch_engine_reg[restart]__0 ),
        .I2(\FSM_sequential_fetch_engine_reg[state][0] ),
        .I3(p_0_in),
        .O(\w_pnt[1]_i_1_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[0]_i_1_n_0 ),
        .Q(\w_pnt_reg_n_0_[0] ));
  FDCE \w_pnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[1]_i_1_n_0 ),
        .Q(p_0_in));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo__parameterized0
   (\rx_fifo[avail] ,
    \rx_fifo[free] ,
    \fifo_read_sync.free_o_reg_0 ,
    \ctrl_reg[hwfc_en] ,
    irq_rx_o0,
    \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 ,
    clk,
    rstn_sys,
    \r_pnt_reg[0]_0 ,
    \r_pnt_reg[0]_1 ,
    ADDRARDADDR,
    \r_pnt_reg[0]_2 ,
    irq_rx_o_reg,
    \ctrl_reg[sim_mode]__0 ,
    \rx_engine_reg[done]__0 ,
    \rx_engine_reg[over] ,
    \ctrl_reg[hwfc_en]__0 ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    Q);
  output \rx_fifo[avail] ;
  output \rx_fifo[free] ;
  output \fifo_read_sync.free_o_reg_0 ;
  output \ctrl_reg[hwfc_en] ;
  output irq_rx_o0;
  output [7:0]\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 ;
  input clk;
  input rstn_sys;
  input \r_pnt_reg[0]_0 ;
  input \r_pnt_reg[0]_1 ;
  input [0:0]ADDRARDADDR;
  input \r_pnt_reg[0]_2 ;
  input irq_rx_o_reg;
  input \ctrl_reg[sim_mode]__0 ;
  input \rx_engine_reg[done]__0 ;
  input \rx_engine_reg[over] ;
  input \ctrl_reg[hwfc_en]__0 ;
  input \ctrl_reg[irq_rx_nempty]__0 ;
  input \ctrl_reg[irq_rx_half]__0 ;
  input \ctrl_reg[irq_rx_full]__0 ;
  input [7:0]Q;

  wire [0:0]ADDRARDADDR;
  wire [7:0]Q;
  wire avail;
  wire clk;
  wire \ctrl_reg[hwfc_en] ;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire [7:0]\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 ;
  wire \fifo_read_sync.free_o_i_1__0_n_0 ;
  wire \fifo_read_sync.free_o_reg_0 ;
  wire irq_rx_o0;
  wire irq_rx_o_reg;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[0] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[1] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[2] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[3] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[4] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[5] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[6] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[7] ;
  wire \r_pnt[0]_i_1__1_n_0 ;
  wire \r_pnt_reg[0]_0 ;
  wire \r_pnt_reg[0]_1 ;
  wire \r_pnt_reg[0]_2 ;
  wire \r_pnt_reg_n_0_[0] ;
  wire rstn_sys;
  wire \rx_engine_reg[done]__0 ;
  wire \rx_engine_reg[over] ;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire \w_pnt[0]_i_1__1_n_0 ;
  wire \w_pnt_reg_n_0_[0] ;
  wire we;

  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[0] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[1] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[2] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[3] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[4] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[5] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[6] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[7] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \fifo_read_sync.free_o_i_1__0 
       (.I0(\r_pnt_reg_n_0_[0] ),
        .I1(\w_pnt_reg_n_0_[0] ),
        .O(\fifo_read_sync.free_o_i_1__0_n_0 ));
  FDCE \fifo_read_sync.free_o_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo_read_sync.free_o_i_1__0_n_0 ),
        .Q(\rx_fifo[free] ));
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_read_sync.half_o_i_1__0 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .O(avail));
  FDCE \fifo_read_sync.half_o_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(avail),
        .Q(\rx_fifo[avail] ));
  LUT6 #(
    .INIT(64'h8880AAAA88808880)) 
    irq_rx_o_i_1
       (.I0(irq_rx_o_reg),
        .I1(\rx_fifo[avail] ),
        .I2(\ctrl_reg[irq_rx_nempty]__0 ),
        .I3(\ctrl_reg[irq_rx_half]__0 ),
        .I4(\rx_fifo[free] ),
        .I5(\ctrl_reg[irq_rx_full]__0 ),
        .O(irq_rx_o0));
  LUT3 #(
    .INIT(8'h82)) 
    \memory_no_reset.fifo_write_noreset_small.fifo_reg[7]_i_1__0 
       (.I0(\rx_engine_reg[done]__0 ),
        .I1(\w_pnt_reg_n_0_[0] ),
        .I2(\r_pnt_reg_n_0_[0] ),
        .O(we));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0] 
       (.C(clk),
        .CE(we),
        .D(Q[0]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[1] 
       (.C(clk),
        .CE(we),
        .D(Q[1]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[2] 
       (.C(clk),
        .CE(we),
        .D(Q[2]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[3] 
       (.C(clk),
        .CE(we),
        .D(Q[3]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[4] 
       (.C(clk),
        .CE(we),
        .D(Q[4]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[5] 
       (.C(clk),
        .CE(we),
        .D(Q[5]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[6] 
       (.C(clk),
        .CE(we),
        .D(Q[6]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7] 
       (.C(clk),
        .CE(we),
        .D(Q[7]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555100045550000)) 
    \r_pnt[0]_i_1__1 
       (.I0(\r_pnt_reg[0]_0 ),
        .I1(\r_pnt_reg[0]_1 ),
        .I2(ADDRARDADDR),
        .I3(\r_pnt_reg[0]_2 ),
        .I4(\r_pnt_reg_n_0_[0] ),
        .I5(\w_pnt_reg_n_0_[0] ),
        .O(\r_pnt[0]_i_1__1_n_0 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\r_pnt[0]_i_1__1_n_0 ),
        .Q(\r_pnt_reg_n_0_[0] ));
  LUT4 #(
    .INIT(16'hF040)) 
    \rx_engine[over]_i_1 
       (.I0(\rx_fifo[free] ),
        .I1(\rx_engine_reg[done]__0 ),
        .I2(irq_rx_o_reg),
        .I3(\rx_engine_reg[over] ),
        .O(\fifo_read_sync.free_o_reg_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    uart_rts_o_i_1
       (.I0(\ctrl_reg[hwfc_en]__0 ),
        .I1(\rx_fifo[avail] ),
        .I2(irq_rx_o_reg),
        .O(\ctrl_reg[hwfc_en] ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h02022200)) 
    \w_pnt[0]_i_1__1 
       (.I0(irq_rx_o_reg),
        .I1(\ctrl_reg[sim_mode]__0 ),
        .I2(\r_pnt_reg_n_0_[0] ),
        .I3(\w_pnt_reg_n_0_[0] ),
        .I4(\rx_engine_reg[done]__0 ),
        .O(\w_pnt[0]_i_1__1_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[0]_i_1__1_n_0 ),
        .Q(\w_pnt_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo__parameterized0_0
   (\tx_fifo[avail] ,
    \tx_fifo[free] ,
    \w_pnt_reg[0]_0 ,
    \r_pnt_reg[0]_0 ,
    \w_pnt_reg[0]_1 ,
    \ctrl_reg[sim_mode] ,
    irq_tx_o0,
    D,
    \tx_engine_reg[state][2] ,
    clk,
    rstn_sys,
    \w_pnt_reg[0]_2 ,
    \w_pnt_reg[0]_3 ,
    \tx_engine_reg[state][0] ,
    \tx_engine_reg[state][0]_0 ,
    \tx_engine_reg[state][0]_1 ,
    \ctrl_reg[sim_mode]__0 ,
    irq_tx_o_reg,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    Q,
    \tx_engine_reg[state][0]_2 ,
    E,
    \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 );
  output \tx_fifo[avail] ;
  output \tx_fifo[free] ;
  output \w_pnt_reg[0]_0 ;
  output \r_pnt_reg[0]_0 ;
  output \w_pnt_reg[0]_1 ;
  output \ctrl_reg[sim_mode] ;
  output irq_tx_o0;
  output [7:0]D;
  output \tx_engine_reg[state][2] ;
  input clk;
  input rstn_sys;
  input \w_pnt_reg[0]_2 ;
  input \w_pnt_reg[0]_3 ;
  input \tx_engine_reg[state][0] ;
  input \tx_engine_reg[state][0]_0 ;
  input \tx_engine_reg[state][0]_1 ;
  input \ctrl_reg[sim_mode]__0 ;
  input irq_tx_o_reg;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input \ctrl_reg[irq_tx_nhalf]__0 ;
  input [6:0]Q;
  input \tx_engine_reg[state][0]_2 ;
  input [0:0]E;
  input [7:0]\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire avail;
  wire clk;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[sim_mode] ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire \fifo_read_sync.free_o_i_1_n_0 ;
  wire [7:0]fifo_reg;
  wire irq_tx_o0;
  wire irq_tx_o_reg;
  wire [7:0]\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 ;
  wire \r_pnt[0]_i_1__2_n_0 ;
  wire \r_pnt_reg[0]_0 ;
  wire [7:0]rdata_o;
  wire rstn_sys;
  wire \tx_engine_reg[state][0] ;
  wire \tx_engine_reg[state][0]_0 ;
  wire \tx_engine_reg[state][0]_1 ;
  wire \tx_engine_reg[state][0]_2 ;
  wire \tx_engine_reg[state][2] ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire \w_pnt_reg[0]_0 ;
  wire \w_pnt_reg[0]_1 ;
  wire \w_pnt_reg[0]_2 ;
  wire \w_pnt_reg[0]_3 ;

  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[0]),
        .Q(rdata_o[0]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[1]),
        .Q(rdata_o[1]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[2]),
        .Q(rdata_o[2]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[3]),
        .Q(rdata_o[3]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[4]),
        .Q(rdata_o[4]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[5]),
        .Q(rdata_o[5]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[6]),
        .Q(rdata_o[6]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[7]),
        .Q(rdata_o[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \fifo_read_sync.free_o_i_1 
       (.I0(\r_pnt_reg[0]_0 ),
        .I1(\w_pnt_reg[0]_0 ),
        .O(\fifo_read_sync.free_o_i_1_n_0 ));
  FDCE \fifo_read_sync.free_o_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo_read_sync.free_o_i_1_n_0 ),
        .Q(\tx_fifo[free] ));
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_read_sync.half_o_i_1 
       (.I0(\w_pnt_reg[0]_0 ),
        .I1(\r_pnt_reg[0]_0 ),
        .O(avail));
  FDCE \fifo_read_sync.half_o_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(avail),
        .Q(\tx_fifo[avail] ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    irq_tx_o_i_1
       (.I0(\ctrl_reg[irq_tx_empty]__0 ),
        .I1(\ctrl_reg[irq_tx_nhalf]__0 ),
        .I2(irq_tx_o_reg),
        .I3(\tx_fifo[avail] ),
        .O(irq_tx_o0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [0]),
        .Q(fifo_reg[0]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [1]),
        .Q(fifo_reg[1]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [2]),
        .Q(fifo_reg[2]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [3]),
        .Q(fifo_reg[3]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [4]),
        .Q(fifo_reg[4]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [5]),
        .Q(fifo_reg[5]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [6]),
        .Q(fifo_reg[6]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [7]),
        .Q(fifo_reg[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444444444445044)) 
    \r_pnt[0]_i_1__2 
       (.I0(\ctrl_reg[sim_mode] ),
        .I1(\r_pnt_reg[0]_0 ),
        .I2(\w_pnt_reg[0]_0 ),
        .I3(\tx_engine_reg[state][0] ),
        .I4(\tx_engine_reg[state][0]_0 ),
        .I5(\tx_engine_reg[state][0]_1 ),
        .O(\r_pnt[0]_i_1__2_n_0 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\r_pnt[0]_i_1__2_n_0 ),
        .Q(\r_pnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][1]_i_1 
       (.I0(Q[0]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][2]_i_1 
       (.I0(Q[1]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][3]_i_1 
       (.I0(Q[2]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][4]_i_1 
       (.I0(Q[3]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][5]_i_1 
       (.I0(Q[4]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][6]_i_1 
       (.I0(Q[5]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][7]_i_1 
       (.I0(Q[6]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tx_engine[sreg][8]_i_1 
       (.I0(\tx_engine_reg[state][0]_1 ),
        .I1(rdata_o[7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h00A8A0A8)) 
    \tx_engine[state][0]_i_1 
       (.I0(\tx_engine_reg[state][0] ),
        .I1(\tx_fifo[avail] ),
        .I2(\tx_engine_reg[state][0]_0 ),
        .I3(\tx_engine_reg[state][0]_1 ),
        .I4(\tx_engine_reg[state][0]_2 ),
        .O(\tx_engine_reg[state][2] ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \w_pnt[0]_i_2 
       (.I0(\w_pnt_reg[0]_3 ),
        .I1(\w_pnt_reg[0]_0 ),
        .I2(\r_pnt_reg[0]_0 ),
        .O(\w_pnt_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \w_pnt[0]_i_3 
       (.I0(\ctrl_reg[sim_mode]__0 ),
        .I1(irq_tx_o_reg),
        .O(\ctrl_reg[sim_mode] ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt_reg[0]_2 ),
        .Q(\w_pnt_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_gpio
   (\iodev_rsp[3][ack] ,
    \bus_rsp_o_reg[data][7]_0 ,
    Q,
    \bus_rsp_o_reg[data][6]_0 ,
    \bus_rsp_o_reg[data][5]_0 ,
    gpio_o,
    \din_reg[7]_0 ,
    \iodev_req[3][stb] ,
    clk,
    rstn_sys,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1_0 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1_1 ,
    E,
    \bus_req_i[data] ,
    gpio_i,
    D);
  output \iodev_rsp[3][ack] ;
  output \bus_rsp_o_reg[data][7]_0 ;
  output [4:0]Q;
  output \bus_rsp_o_reg[data][6]_0 ;
  output \bus_rsp_o_reg[data][5]_0 ;
  output [7:0]gpio_o;
  output [7:0]\din_reg[7]_0 ;
  input \iodev_req[3][stb] ;
  input clk;
  input rstn_sys;
  input [2:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1 ;
  input [2:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1_0 ;
  input [2:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1_1 ;
  input [0:0]E;
  input [7:0]\bus_req_i[data] ;
  input [7:0]gpio_i;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [7:0]\bus_req_i[data] ;
  wire \bus_rsp_o_reg[data][5]_0 ;
  wire \bus_rsp_o_reg[data][6]_0 ;
  wire \bus_rsp_o_reg[data][7]_0 ;
  wire clk;
  wire [7:0]\din_reg[7]_0 ;
  wire [7:0]gpio_i;
  wire [7:0]gpio_o;
  wire \iodev_req[3][stb] ;
  wire \iodev_rsp[3][ack] ;
  wire [7:5]\iodev_rsp[3][data] ;
  wire [2:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1 ;
  wire [2:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1_0 ;
  wire [2:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1_1 ;
  wire rstn_sys;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[3][stb] ),
        .Q(\iodev_rsp[3][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \bus_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \bus_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[5]),
        .Q(\iodev_rsp[3][data] [5]));
  FDCE \bus_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[6]),
        .Q(\iodev_rsp[3][data] [6]));
  FDCE \bus_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[7]),
        .Q(\iodev_rsp[3][data] [7]));
  FDCE \din_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[0]),
        .Q(\din_reg[7]_0 [0]));
  FDCE \din_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[1]),
        .Q(\din_reg[7]_0 [1]));
  FDCE \din_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[2]),
        .Q(\din_reg[7]_0 [2]));
  FDCE \din_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[3]),
        .Q(\din_reg[7]_0 [3]));
  FDCE \din_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[4]),
        .Q(\din_reg[7]_0 [4]));
  FDCE \din_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[5]),
        .Q(\din_reg[7]_0 [5]));
  FDCE \din_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[6]),
        .Q(\din_reg[7]_0 [6]));
  FDCE \din_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[7]),
        .Q(\din_reg[7]_0 [7]));
  FDCE \dout_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [0]),
        .Q(gpio_o[0]));
  FDCE \dout_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [1]),
        .Q(gpio_o[1]));
  FDCE \dout_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [2]),
        .Q(gpio_o[2]));
  FDCE \dout_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [3]),
        .Q(gpio_o[3]));
  FDCE \dout_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [4]),
        .Q(gpio_o[4]));
  FDCE \dout_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [5]),
        .Q(gpio_o[5]));
  FDCE \dout_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [6]),
        .Q(gpio_o[6]));
  FDCE \dout_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [7]),
        .Q(gpio_o[7]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16__0 
       (.I0(\iodev_rsp[3][data] [5]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1 [0]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1_0 [0]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1_1 [0]),
        .O(\bus_rsp_o_reg[data][5]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_7__0 
       (.I0(\iodev_rsp[3][data] [7]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1 [2]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1_0 [2]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1_1 [2]),
        .O(\bus_rsp_o_reg[data][7]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_9__0 
       (.I0(\iodev_rsp[3][data] [6]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1 [1]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1_0 [1]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1_1 [1]),
        .O(\bus_rsp_o_reg[data][6]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_imem
   (rden,
    \imem_rsp[ack] ,
    \main_rsp[data] ,
    \imem_ram.mem_ram_b3_reg_1_6_0 ,
    \imem_ram.mem_ram_b3_reg_1_7_0 ,
    \imem_ram.mem_ram_b3_reg_1_5_0 ,
    \imem_ram.mem_ram_b3_reg_1_4_0 ,
    \imem_ram.mem_ram_b3_reg_1_0_0 ,
    \imem_ram.mem_ram_b2_reg_1_6_0 ,
    \imem_ram.mem_ram_b2_reg_1_4_0 ,
    \imem_ram.mem_ram_b2_reg_1_3_0 ,
    \imem_ram.mem_ram_b0_reg_1_4_0 ,
    \imem_ram.mem_ram_b0_reg_1_3_0 ,
    \imem_ram.mem_ram_b0_reg_1_2_0 ,
    \imem_ram.mem_ram_b0_reg_1_1_0 ,
    rden_reg_0,
    rden0,
    clk,
    rstn_sys,
    \imem_req[stb] ,
    m_axi_rdata,
    \rdata_o_reg[11] ,
    Q,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0_0 ,
    rden_0,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_4__0 ,
    \boot_rsp[ack] ,
    DOADO,
    \iodev_rsp[12][data] ,
    ADDRARDADDR,
    \imem_ram.mem_ram_b3_reg_0_4_0 ,
    \imem_ram.mem_ram_b3_reg_0_7_0 ,
    \imem_ram.mem_ram_b0_reg_0_0_0 ,
    \imem_ram.mem_ram_b0_reg_1_0_0 ,
    \imem_ram.mem_ram_b3_reg_0_1_0 ,
    \imem_ram.mem_ram_b0_reg_0_1_0 ,
    \imem_ram.mem_ram_b0_reg_1_1_1 ,
    \imem_ram.mem_ram_b0_reg_0_2_0 ,
    addr,
    \imem_ram.mem_ram_b0_reg_1_2_1 ,
    \imem_ram.mem_ram_b0_reg_0_3_0 ,
    \imem_ram.mem_ram_b0_reg_1_3_1 ,
    \imem_ram.mem_ram_b0_reg_0_5_0 ,
    \imem_ram.mem_ram_b0_reg_0_4_0 ,
    \imem_ram.mem_ram_b0_reg_1_4_1 ,
    \imem_ram.mem_ram_b0_reg_0_5_1 ,
    \imem_ram.mem_ram_b0_reg_1_5_0 ,
    \imem_ram.mem_ram_b0_reg_0_6_0 ,
    \imem_ram.mem_ram_b0_reg_1_6_0 ,
    \imem_ram.mem_ram_b3_reg_0_4_1 ,
    \imem_ram.mem_ram_b0_reg_0_7_0 ,
    \imem_ram.mem_ram_b0_reg_1_7_0 ,
    \imem_ram.mem_ram_b1_reg_1_7_0 ,
    \imem_ram.mem_ram_b1_reg_0_0_0 ,
    \imem_ram.mem_ram_b1_reg_1_0_0 ,
    \imem_ram.mem_ram_b1_reg_0_1_0 ,
    \imem_ram.mem_ram_b1_reg_1_1_0 ,
    \imem_ram.mem_ram_b1_reg_0_2_0 ,
    \imem_ram.mem_ram_b1_reg_1_2_0 ,
    \imem_ram.mem_ram_b1_reg_0_3_0 ,
    \imem_ram.mem_ram_b1_reg_1_3_0 ,
    \imem_ram.mem_ram_b1_reg_0_7_0 ,
    \imem_ram.mem_ram_b3_reg_0_3_0 ,
    \imem_ram.mem_ram_b1_reg_0_4_0 ,
    \imem_ram.mem_ram_b1_reg_1_4_0 ,
    \imem_ram.mem_ram_b1_reg_0_5_0 ,
    \imem_ram.mem_ram_b1_reg_1_5_0 ,
    \imem_ram.mem_ram_b1_reg_0_6_0 ,
    \imem_ram.mem_ram_b1_reg_1_6_0 ,
    \imem_ram.mem_ram_b1_reg_1_6_1 ,
    \imem_ram.mem_ram_b1_reg_0_7_1 ,
    \imem_ram.mem_ram_b1_reg_1_7_1 ,
    \imem_ram.mem_ram_b2_reg_0_0_0 ,
    \imem_ram.mem_ram_b2_reg_1_0_0 ,
    \imem_ram.mem_ram_b2_reg_0_1_0 ,
    \imem_ram.mem_ram_b2_reg_1_1_0 ,
    \imem_ram.mem_ram_b2_reg_0_2_0 ,
    \imem_ram.mem_ram_b2_reg_1_2_0 ,
    \imem_ram.mem_ram_b2_reg_0_3_0 ,
    \imem_ram.mem_ram_b2_reg_1_3_1 ,
    \imem_ram.mem_ram_b2_reg_0_4_0 ,
    \imem_ram.mem_ram_b2_reg_1_4_1 ,
    \imem_ram.mem_ram_b2_reg_0_5_0 ,
    \imem_ram.mem_ram_b2_reg_1_5_0 ,
    \imem_ram.mem_ram_b2_reg_0_6_0 ,
    \imem_ram.mem_ram_b2_reg_1_6_1 ,
    \imem_ram.mem_ram_b2_reg_0_7_0 ,
    \imem_ram.mem_ram_b2_reg_1_7_0 ,
    \imem_ram.mem_ram_b3_reg_0_0_0 ,
    \imem_ram.mem_ram_b3_reg_1_0_1 ,
    \imem_ram.mem_ram_b3_reg_0_1_1 ,
    \imem_ram.mem_ram_b3_reg_1_1_0 ,
    \imem_ram.mem_ram_b3_reg_0_2_0 ,
    \imem_ram.mem_ram_b3_reg_1_2_0 ,
    \imem_ram.mem_ram_b3_reg_0_3_1 ,
    \imem_ram.mem_ram_b3_reg_1_3_0 ,
    \imem_ram.mem_ram_b3_reg_0_4_2 ,
    \imem_ram.mem_ram_b3_reg_0_4_3 ,
    \imem_ram.mem_ram_b3_reg_1_4_1 ,
    \imem_ram.mem_ram_b3_reg_0_5_0 ,
    \imem_ram.mem_ram_b3_reg_1_5_1 ,
    \imem_ram.mem_ram_b3_reg_0_6_0 ,
    \imem_ram.mem_ram_b3_reg_1_6_1 ,
    \imem_ram.mem_ram_b3_reg_0_7_1 ,
    \imem_ram.mem_ram_b3_reg_1_7_1 );
  output rden;
  output \imem_rsp[ack] ;
  output [0:0]\main_rsp[data] ;
  output \imem_ram.mem_ram_b3_reg_1_6_0 ;
  output [18:0]\imem_ram.mem_ram_b3_reg_1_7_0 ;
  output \imem_ram.mem_ram_b3_reg_1_5_0 ;
  output \imem_ram.mem_ram_b3_reg_1_4_0 ;
  output \imem_ram.mem_ram_b3_reg_1_0_0 ;
  output \imem_ram.mem_ram_b2_reg_1_6_0 ;
  output \imem_ram.mem_ram_b2_reg_1_4_0 ;
  output \imem_ram.mem_ram_b2_reg_1_3_0 ;
  output \imem_ram.mem_ram_b0_reg_1_4_0 ;
  output \imem_ram.mem_ram_b0_reg_1_3_0 ;
  output \imem_ram.mem_ram_b0_reg_1_2_0 ;
  output \imem_ram.mem_ram_b0_reg_1_1_0 ;
  output rden_reg_0;
  input rden0;
  input clk;
  input rstn_sys;
  input \imem_req[stb] ;
  input [0:0]m_axi_rdata;
  input \rdata_o_reg[11] ;
  input [0:0]Q;
  input [3:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 ;
  input [2:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0_0 ;
  input rden_0;
  input [9:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_4__0 ;
  input \boot_rsp[ack] ;
  input [5:0]DOADO;
  input [0:0]\iodev_rsp[12][data] ;
  input [15:0]ADDRARDADDR;
  input [3:0]\imem_ram.mem_ram_b3_reg_0_4_0 ;
  input [31:0]\imem_ram.mem_ram_b3_reg_0_7_0 ;
  input [0:0]\imem_ram.mem_ram_b0_reg_0_0_0 ;
  input [0:0]\imem_ram.mem_ram_b0_reg_1_0_0 ;
  input [15:0]\imem_ram.mem_ram_b3_reg_0_1_0 ;
  input [0:0]\imem_ram.mem_ram_b0_reg_0_1_0 ;
  input [0:0]\imem_ram.mem_ram_b0_reg_1_1_1 ;
  input [0:0]\imem_ram.mem_ram_b0_reg_0_2_0 ;
  input [3:0]addr;
  input [0:0]\imem_ram.mem_ram_b0_reg_1_2_1 ;
  input [0:0]\imem_ram.mem_ram_b0_reg_0_3_0 ;
  input [0:0]\imem_ram.mem_ram_b0_reg_1_3_1 ;
  input [7:0]\imem_ram.mem_ram_b0_reg_0_5_0 ;
  input [0:0]\imem_ram.mem_ram_b0_reg_0_4_0 ;
  input [0:0]\imem_ram.mem_ram_b0_reg_1_4_1 ;
  input [0:0]\imem_ram.mem_ram_b0_reg_0_5_1 ;
  input [0:0]\imem_ram.mem_ram_b0_reg_1_5_0 ;
  input [0:0]\imem_ram.mem_ram_b0_reg_0_6_0 ;
  input [0:0]\imem_ram.mem_ram_b0_reg_1_6_0 ;
  input \imem_ram.mem_ram_b3_reg_0_4_1 ;
  input [0:0]\imem_ram.mem_ram_b0_reg_0_7_0 ;
  input [0:0]\imem_ram.mem_ram_b0_reg_1_7_0 ;
  input [13:0]\imem_ram.mem_ram_b1_reg_1_7_0 ;
  input [0:0]\imem_ram.mem_ram_b1_reg_0_0_0 ;
  input [0:0]\imem_ram.mem_ram_b1_reg_1_0_0 ;
  input [0:0]\imem_ram.mem_ram_b1_reg_0_1_0 ;
  input [0:0]\imem_ram.mem_ram_b1_reg_1_1_0 ;
  input [0:0]\imem_ram.mem_ram_b1_reg_0_2_0 ;
  input [0:0]\imem_ram.mem_ram_b1_reg_1_2_0 ;
  input [0:0]\imem_ram.mem_ram_b1_reg_0_3_0 ;
  input [0:0]\imem_ram.mem_ram_b1_reg_1_3_0 ;
  input [0:0]\imem_ram.mem_ram_b1_reg_0_7_0 ;
  input [0:0]\imem_ram.mem_ram_b3_reg_0_3_0 ;
  input [0:0]\imem_ram.mem_ram_b1_reg_0_4_0 ;
  input [0:0]\imem_ram.mem_ram_b1_reg_1_4_0 ;
  input [0:0]\imem_ram.mem_ram_b1_reg_0_5_0 ;
  input [0:0]\imem_ram.mem_ram_b1_reg_1_5_0 ;
  input [0:0]\imem_ram.mem_ram_b1_reg_0_6_0 ;
  input [0:0]\imem_ram.mem_ram_b1_reg_1_6_0 ;
  input [0:0]\imem_ram.mem_ram_b1_reg_1_6_1 ;
  input [0:0]\imem_ram.mem_ram_b1_reg_0_7_1 ;
  input [0:0]\imem_ram.mem_ram_b1_reg_1_7_1 ;
  input [0:0]\imem_ram.mem_ram_b2_reg_0_0_0 ;
  input [0:0]\imem_ram.mem_ram_b2_reg_1_0_0 ;
  input [0:0]\imem_ram.mem_ram_b2_reg_0_1_0 ;
  input [0:0]\imem_ram.mem_ram_b2_reg_1_1_0 ;
  input [0:0]\imem_ram.mem_ram_b2_reg_0_2_0 ;
  input [0:0]\imem_ram.mem_ram_b2_reg_1_2_0 ;
  input [0:0]\imem_ram.mem_ram_b2_reg_0_3_0 ;
  input [0:0]\imem_ram.mem_ram_b2_reg_1_3_1 ;
  input [0:0]\imem_ram.mem_ram_b2_reg_0_4_0 ;
  input [0:0]\imem_ram.mem_ram_b2_reg_1_4_1 ;
  input [0:0]\imem_ram.mem_ram_b2_reg_0_5_0 ;
  input [0:0]\imem_ram.mem_ram_b2_reg_1_5_0 ;
  input [0:0]\imem_ram.mem_ram_b2_reg_0_6_0 ;
  input [0:0]\imem_ram.mem_ram_b2_reg_1_6_1 ;
  input [0:0]\imem_ram.mem_ram_b2_reg_0_7_0 ;
  input [0:0]\imem_ram.mem_ram_b2_reg_1_7_0 ;
  input [0:0]\imem_ram.mem_ram_b3_reg_0_0_0 ;
  input [0:0]\imem_ram.mem_ram_b3_reg_1_0_1 ;
  input [0:0]\imem_ram.mem_ram_b3_reg_0_1_1 ;
  input [0:0]\imem_ram.mem_ram_b3_reg_1_1_0 ;
  input [0:0]\imem_ram.mem_ram_b3_reg_0_2_0 ;
  input [0:0]\imem_ram.mem_ram_b3_reg_1_2_0 ;
  input [0:0]\imem_ram.mem_ram_b3_reg_0_3_1 ;
  input [0:0]\imem_ram.mem_ram_b3_reg_1_3_0 ;
  input [3:0]\imem_ram.mem_ram_b3_reg_0_4_2 ;
  input [0:0]\imem_ram.mem_ram_b3_reg_0_4_3 ;
  input [0:0]\imem_ram.mem_ram_b3_reg_1_4_1 ;
  input [0:0]\imem_ram.mem_ram_b3_reg_0_5_0 ;
  input [0:0]\imem_ram.mem_ram_b3_reg_1_5_1 ;
  input [0:0]\imem_ram.mem_ram_b3_reg_0_6_0 ;
  input [0:0]\imem_ram.mem_ram_b3_reg_1_6_1 ;
  input [0:0]\imem_ram.mem_ram_b3_reg_0_7_1 ;
  input [0:0]\imem_ram.mem_ram_b3_reg_1_7_1 ;

  wire [15:0]ADDRARDADDR;
  wire [5:0]DOADO;
  wire [0:0]Q;
  wire [3:0]addr;
  wire \boot_rsp[ack] ;
  wire clk;
  wire [0:0]\imem_ram.mem_ram_b0_reg_0_0_0 ;
  wire \imem_ram.mem_ram_b0_reg_0_0_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b0_reg_0_1_0 ;
  wire \imem_ram.mem_ram_b0_reg_0_1_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b0_reg_0_2_0 ;
  wire \imem_ram.mem_ram_b0_reg_0_2_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b0_reg_0_3_0 ;
  wire \imem_ram.mem_ram_b0_reg_0_3_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b0_reg_0_4_0 ;
  wire \imem_ram.mem_ram_b0_reg_0_4_n_0 ;
  wire [7:0]\imem_ram.mem_ram_b0_reg_0_5_0 ;
  wire [0:0]\imem_ram.mem_ram_b0_reg_0_5_1 ;
  wire \imem_ram.mem_ram_b0_reg_0_5_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b0_reg_0_6_0 ;
  wire \imem_ram.mem_ram_b0_reg_0_6_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b0_reg_0_7_0 ;
  wire \imem_ram.mem_ram_b0_reg_0_7_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b0_reg_1_0_0 ;
  wire \imem_ram.mem_ram_b0_reg_1_1_0 ;
  wire [0:0]\imem_ram.mem_ram_b0_reg_1_1_1 ;
  wire \imem_ram.mem_ram_b0_reg_1_2_0 ;
  wire [0:0]\imem_ram.mem_ram_b0_reg_1_2_1 ;
  wire \imem_ram.mem_ram_b0_reg_1_3_0 ;
  wire [0:0]\imem_ram.mem_ram_b0_reg_1_3_1 ;
  wire \imem_ram.mem_ram_b0_reg_1_4_0 ;
  wire [0:0]\imem_ram.mem_ram_b0_reg_1_4_1 ;
  wire [0:0]\imem_ram.mem_ram_b0_reg_1_5_0 ;
  wire [0:0]\imem_ram.mem_ram_b0_reg_1_6_0 ;
  wire [0:0]\imem_ram.mem_ram_b0_reg_1_7_0 ;
  wire [0:0]\imem_ram.mem_ram_b1_reg_0_0_0 ;
  wire \imem_ram.mem_ram_b1_reg_0_0_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b1_reg_0_1_0 ;
  wire \imem_ram.mem_ram_b1_reg_0_1_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b1_reg_0_2_0 ;
  wire \imem_ram.mem_ram_b1_reg_0_2_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b1_reg_0_3_0 ;
  wire \imem_ram.mem_ram_b1_reg_0_3_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b1_reg_0_4_0 ;
  wire \imem_ram.mem_ram_b1_reg_0_4_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b1_reg_0_5_0 ;
  wire \imem_ram.mem_ram_b1_reg_0_5_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b1_reg_0_6_0 ;
  wire \imem_ram.mem_ram_b1_reg_0_6_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b1_reg_0_7_0 ;
  wire [0:0]\imem_ram.mem_ram_b1_reg_0_7_1 ;
  wire \imem_ram.mem_ram_b1_reg_0_7_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b1_reg_1_0_0 ;
  wire [0:0]\imem_ram.mem_ram_b1_reg_1_1_0 ;
  wire [0:0]\imem_ram.mem_ram_b1_reg_1_2_0 ;
  wire [0:0]\imem_ram.mem_ram_b1_reg_1_3_0 ;
  wire [0:0]\imem_ram.mem_ram_b1_reg_1_4_0 ;
  wire [0:0]\imem_ram.mem_ram_b1_reg_1_5_0 ;
  wire [0:0]\imem_ram.mem_ram_b1_reg_1_6_0 ;
  wire [0:0]\imem_ram.mem_ram_b1_reg_1_6_1 ;
  wire [13:0]\imem_ram.mem_ram_b1_reg_1_7_0 ;
  wire [0:0]\imem_ram.mem_ram_b1_reg_1_7_1 ;
  wire [0:0]\imem_ram.mem_ram_b2_reg_0_0_0 ;
  wire \imem_ram.mem_ram_b2_reg_0_0_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b2_reg_0_1_0 ;
  wire \imem_ram.mem_ram_b2_reg_0_1_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b2_reg_0_2_0 ;
  wire \imem_ram.mem_ram_b2_reg_0_2_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b2_reg_0_3_0 ;
  wire \imem_ram.mem_ram_b2_reg_0_3_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b2_reg_0_4_0 ;
  wire \imem_ram.mem_ram_b2_reg_0_4_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b2_reg_0_5_0 ;
  wire \imem_ram.mem_ram_b2_reg_0_5_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b2_reg_0_6_0 ;
  wire \imem_ram.mem_ram_b2_reg_0_6_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b2_reg_0_7_0 ;
  wire \imem_ram.mem_ram_b2_reg_0_7_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b2_reg_1_0_0 ;
  wire [0:0]\imem_ram.mem_ram_b2_reg_1_1_0 ;
  wire [0:0]\imem_ram.mem_ram_b2_reg_1_2_0 ;
  wire \imem_ram.mem_ram_b2_reg_1_3_0 ;
  wire [0:0]\imem_ram.mem_ram_b2_reg_1_3_1 ;
  wire \imem_ram.mem_ram_b2_reg_1_4_0 ;
  wire [0:0]\imem_ram.mem_ram_b2_reg_1_4_1 ;
  wire [0:0]\imem_ram.mem_ram_b2_reg_1_5_0 ;
  wire \imem_ram.mem_ram_b2_reg_1_6_0 ;
  wire [0:0]\imem_ram.mem_ram_b2_reg_1_6_1 ;
  wire [0:0]\imem_ram.mem_ram_b2_reg_1_7_0 ;
  wire [0:0]\imem_ram.mem_ram_b3_reg_0_0_0 ;
  wire \imem_ram.mem_ram_b3_reg_0_0_n_0 ;
  wire [15:0]\imem_ram.mem_ram_b3_reg_0_1_0 ;
  wire [0:0]\imem_ram.mem_ram_b3_reg_0_1_1 ;
  wire \imem_ram.mem_ram_b3_reg_0_1_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b3_reg_0_2_0 ;
  wire \imem_ram.mem_ram_b3_reg_0_2_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b3_reg_0_3_0 ;
  wire [0:0]\imem_ram.mem_ram_b3_reg_0_3_1 ;
  wire \imem_ram.mem_ram_b3_reg_0_3_n_0 ;
  wire [3:0]\imem_ram.mem_ram_b3_reg_0_4_0 ;
  wire \imem_ram.mem_ram_b3_reg_0_4_1 ;
  wire [3:0]\imem_ram.mem_ram_b3_reg_0_4_2 ;
  wire [0:0]\imem_ram.mem_ram_b3_reg_0_4_3 ;
  wire \imem_ram.mem_ram_b3_reg_0_4_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b3_reg_0_5_0 ;
  wire \imem_ram.mem_ram_b3_reg_0_5_n_0 ;
  wire [0:0]\imem_ram.mem_ram_b3_reg_0_6_0 ;
  wire \imem_ram.mem_ram_b3_reg_0_6_n_0 ;
  wire [31:0]\imem_ram.mem_ram_b3_reg_0_7_0 ;
  wire [0:0]\imem_ram.mem_ram_b3_reg_0_7_1 ;
  wire \imem_ram.mem_ram_b3_reg_0_7_n_0 ;
  wire \imem_ram.mem_ram_b3_reg_1_0_0 ;
  wire [0:0]\imem_ram.mem_ram_b3_reg_1_0_1 ;
  wire [0:0]\imem_ram.mem_ram_b3_reg_1_1_0 ;
  wire [0:0]\imem_ram.mem_ram_b3_reg_1_2_0 ;
  wire [0:0]\imem_ram.mem_ram_b3_reg_1_3_0 ;
  wire \imem_ram.mem_ram_b3_reg_1_4_0 ;
  wire [0:0]\imem_ram.mem_ram_b3_reg_1_4_1 ;
  wire \imem_ram.mem_ram_b3_reg_1_5_0 ;
  wire [0:0]\imem_ram.mem_ram_b3_reg_1_5_1 ;
  wire \imem_ram.mem_ram_b3_reg_1_6_0 ;
  wire [0:0]\imem_ram.mem_ram_b3_reg_1_6_1 ;
  wire [18:0]\imem_ram.mem_ram_b3_reg_1_7_0 ;
  wire [0:0]\imem_ram.mem_ram_b3_reg_1_7_1 ;
  wire [30:0]\imem_ram.rdata_reg ;
  wire \imem_req[stb] ;
  wire \imem_rsp[ack] ;
  wire [0:0]\iodev_rsp[12][data] ;
  wire [0:0]m_axi_rdata;
  wire [0:0]\main_rsp[data] ;
  wire [3:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 ;
  wire [2:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0_0 ;
  wire [9:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_4__0 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_15_n_0 ;
  wire \rdata_o_reg[11] ;
  wire rden;
  wire rden0;
  wire rden_0;
  wire rden_reg_0;
  wire rstn_sys;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_0_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_0_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b0_reg_0_0_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b0_reg_0_0_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b0_reg_0_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_0_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_0_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b0_reg_0_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b0_reg_0_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_1_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_1_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b0_reg_0_1_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b0_reg_0_1_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b0_reg_0_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_0_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_0_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b0_reg_0_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b0_reg_0_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_2_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_2_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b0_reg_0_2_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b0_reg_0_2_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b0_reg_0_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_0_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_0_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b0_reg_0_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b0_reg_0_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_3_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_3_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b0_reg_0_3_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b0_reg_0_3_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b0_reg_0_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_0_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_0_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b0_reg_0_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b0_reg_0_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_4_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_4_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_4_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_4_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_4_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b0_reg_0_4_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b0_reg_0_4_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b0_reg_0_4_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_0_4_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_0_4_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b0_reg_0_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b0_reg_0_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_5_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_5_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_5_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_5_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_5_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b0_reg_0_5_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b0_reg_0_5_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b0_reg_0_5_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_0_5_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_0_5_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b0_reg_0_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b0_reg_0_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_6_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_6_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_6_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_6_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_6_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b0_reg_0_6_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b0_reg_0_6_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b0_reg_0_6_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_0_6_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_0_6_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b0_reg_0_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b0_reg_0_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_7_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_7_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_7_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_7_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_0_7_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b0_reg_0_7_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b0_reg_0_7_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b0_reg_0_7_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_0_7_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_0_7_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b0_reg_0_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b0_reg_0_7_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_0_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_0_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b0_reg_1_0_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b0_reg_1_0_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b0_reg_1_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_1_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_1_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b0_reg_1_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b0_reg_1_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_1_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_1_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b0_reg_1_1_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b0_reg_1_1_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b0_reg_1_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_1_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_1_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b0_reg_1_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b0_reg_1_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_2_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_2_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b0_reg_1_2_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b0_reg_1_2_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b0_reg_1_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_1_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_1_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b0_reg_1_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b0_reg_1_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_3_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_3_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_3_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b0_reg_1_3_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b0_reg_1_3_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b0_reg_1_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_1_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_1_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b0_reg_1_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b0_reg_1_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_4_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_4_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_4_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_4_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_4_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_4_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b0_reg_1_4_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b0_reg_1_4_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b0_reg_1_4_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_1_4_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_1_4_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b0_reg_1_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b0_reg_1_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_5_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_5_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_5_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_5_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_5_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_5_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b0_reg_1_5_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b0_reg_1_5_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b0_reg_1_5_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_1_5_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_1_5_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b0_reg_1_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b0_reg_1_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_6_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_6_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_6_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_6_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_6_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_6_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b0_reg_1_6_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b0_reg_1_6_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b0_reg_1_6_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_1_6_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_1_6_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b0_reg_1_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b0_reg_1_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_7_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_7_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_7_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_7_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_7_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b0_reg_1_7_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b0_reg_1_7_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b0_reg_1_7_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b0_reg_1_7_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_1_7_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b0_reg_1_7_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b0_reg_1_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b0_reg_1_7_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_0_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_0_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b1_reg_0_0_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b1_reg_0_0_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b1_reg_0_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_0_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_0_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b1_reg_0_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b1_reg_0_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_1_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_1_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b1_reg_0_1_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b1_reg_0_1_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b1_reg_0_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_0_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_0_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b1_reg_0_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b1_reg_0_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_2_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_2_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b1_reg_0_2_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b1_reg_0_2_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b1_reg_0_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_0_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_0_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b1_reg_0_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b1_reg_0_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_3_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_3_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b1_reg_0_3_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b1_reg_0_3_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b1_reg_0_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_0_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_0_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b1_reg_0_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b1_reg_0_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_4_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_4_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_4_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_4_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_4_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b1_reg_0_4_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b1_reg_0_4_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b1_reg_0_4_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_0_4_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_0_4_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b1_reg_0_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b1_reg_0_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_5_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_5_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_5_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_5_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_5_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b1_reg_0_5_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b1_reg_0_5_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b1_reg_0_5_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_0_5_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_0_5_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b1_reg_0_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b1_reg_0_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_6_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_6_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_6_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_6_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_6_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b1_reg_0_6_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b1_reg_0_6_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b1_reg_0_6_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_0_6_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_0_6_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b1_reg_0_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b1_reg_0_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_7_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_7_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_7_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_7_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_0_7_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b1_reg_0_7_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b1_reg_0_7_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b1_reg_0_7_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_0_7_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_0_7_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b1_reg_0_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b1_reg_0_7_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_0_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_0_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b1_reg_1_0_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b1_reg_1_0_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b1_reg_1_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_1_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_1_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b1_reg_1_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b1_reg_1_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_1_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_1_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b1_reg_1_1_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b1_reg_1_1_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b1_reg_1_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_1_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_1_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b1_reg_1_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b1_reg_1_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_2_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_2_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b1_reg_1_2_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b1_reg_1_2_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b1_reg_1_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_1_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_1_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b1_reg_1_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b1_reg_1_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_3_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_3_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_3_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b1_reg_1_3_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b1_reg_1_3_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b1_reg_1_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_1_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_1_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b1_reg_1_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b1_reg_1_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_4_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_4_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_4_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_4_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_4_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_4_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b1_reg_1_4_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b1_reg_1_4_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b1_reg_1_4_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_1_4_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_1_4_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b1_reg_1_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b1_reg_1_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_5_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_5_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_5_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_5_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_5_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_5_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b1_reg_1_5_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b1_reg_1_5_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b1_reg_1_5_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_1_5_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_1_5_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b1_reg_1_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b1_reg_1_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_6_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_6_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_6_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_6_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_6_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_6_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b1_reg_1_6_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b1_reg_1_6_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b1_reg_1_6_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_1_6_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_1_6_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b1_reg_1_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b1_reg_1_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_7_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_7_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_7_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_7_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_7_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b1_reg_1_7_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b1_reg_1_7_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b1_reg_1_7_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b1_reg_1_7_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_1_7_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b1_reg_1_7_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b1_reg_1_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b1_reg_1_7_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_0_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_0_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b2_reg_0_0_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b2_reg_0_0_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b2_reg_0_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_0_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_0_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b2_reg_0_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b2_reg_0_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_1_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_1_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b2_reg_0_1_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b2_reg_0_1_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b2_reg_0_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_0_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_0_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b2_reg_0_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b2_reg_0_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_2_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_2_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b2_reg_0_2_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b2_reg_0_2_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b2_reg_0_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_0_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_0_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b2_reg_0_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b2_reg_0_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_3_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_3_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b2_reg_0_3_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b2_reg_0_3_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b2_reg_0_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_0_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_0_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b2_reg_0_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b2_reg_0_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_4_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_4_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_4_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_4_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_4_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b2_reg_0_4_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b2_reg_0_4_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b2_reg_0_4_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_0_4_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_0_4_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b2_reg_0_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b2_reg_0_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_5_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_5_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_5_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_5_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_5_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b2_reg_0_5_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b2_reg_0_5_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b2_reg_0_5_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_0_5_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_0_5_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b2_reg_0_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b2_reg_0_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_6_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_6_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_6_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_6_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_6_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b2_reg_0_6_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b2_reg_0_6_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b2_reg_0_6_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_0_6_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_0_6_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b2_reg_0_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b2_reg_0_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_7_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_7_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_7_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_7_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_0_7_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b2_reg_0_7_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b2_reg_0_7_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b2_reg_0_7_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_0_7_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_0_7_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b2_reg_0_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b2_reg_0_7_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_0_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_0_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b2_reg_1_0_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b2_reg_1_0_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b2_reg_1_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_1_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_1_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b2_reg_1_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b2_reg_1_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_1_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_1_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b2_reg_1_1_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b2_reg_1_1_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b2_reg_1_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_1_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_1_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b2_reg_1_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b2_reg_1_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_2_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_2_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b2_reg_1_2_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b2_reg_1_2_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b2_reg_1_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_1_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_1_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b2_reg_1_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b2_reg_1_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_3_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_3_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_3_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b2_reg_1_3_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b2_reg_1_3_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b2_reg_1_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_1_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_1_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b2_reg_1_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b2_reg_1_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_4_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_4_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_4_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_4_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_4_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_4_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b2_reg_1_4_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b2_reg_1_4_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b2_reg_1_4_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_1_4_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_1_4_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b2_reg_1_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b2_reg_1_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_5_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_5_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_5_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_5_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_5_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_5_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b2_reg_1_5_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b2_reg_1_5_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b2_reg_1_5_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_1_5_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_1_5_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b2_reg_1_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b2_reg_1_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_6_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_6_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_6_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_6_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_6_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_6_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b2_reg_1_6_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b2_reg_1_6_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b2_reg_1_6_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_1_6_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_1_6_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b2_reg_1_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b2_reg_1_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_7_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_7_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_7_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_7_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_7_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b2_reg_1_7_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b2_reg_1_7_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b2_reg_1_7_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b2_reg_1_7_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_1_7_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b2_reg_1_7_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b2_reg_1_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b2_reg_1_7_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_0_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_0_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b3_reg_0_0_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b3_reg_0_0_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b3_reg_0_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_0_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_0_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b3_reg_0_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b3_reg_0_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_1_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_1_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b3_reg_0_1_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b3_reg_0_1_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b3_reg_0_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_0_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_0_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b3_reg_0_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b3_reg_0_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_2_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_2_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b3_reg_0_2_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b3_reg_0_2_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b3_reg_0_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_0_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_0_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b3_reg_0_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b3_reg_0_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_3_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_3_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b3_reg_0_3_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b3_reg_0_3_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b3_reg_0_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_0_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_0_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b3_reg_0_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b3_reg_0_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_4_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_4_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_4_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_4_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_4_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b3_reg_0_4_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b3_reg_0_4_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b3_reg_0_4_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_0_4_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_0_4_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b3_reg_0_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b3_reg_0_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_5_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_5_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_5_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_5_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_5_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b3_reg_0_5_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b3_reg_0_5_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b3_reg_0_5_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_0_5_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_0_5_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b3_reg_0_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b3_reg_0_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_6_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_6_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_6_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_6_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_6_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b3_reg_0_6_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b3_reg_0_6_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b3_reg_0_6_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_0_6_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_0_6_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b3_reg_0_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b3_reg_0_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_7_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_7_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_7_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_7_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_0_7_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b3_reg_0_7_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b3_reg_0_7_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b3_reg_0_7_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_0_7_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_0_7_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b3_reg_0_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b3_reg_0_7_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_0_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_0_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b3_reg_1_0_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b3_reg_1_0_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b3_reg_1_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_1_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_1_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b3_reg_1_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b3_reg_1_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_1_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_1_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b3_reg_1_1_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b3_reg_1_1_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b3_reg_1_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_1_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_1_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b3_reg_1_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b3_reg_1_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_2_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_2_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b3_reg_1_2_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b3_reg_1_2_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b3_reg_1_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_1_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_1_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b3_reg_1_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b3_reg_1_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_3_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_3_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_3_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b3_reg_1_3_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b3_reg_1_3_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b3_reg_1_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_1_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_1_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b3_reg_1_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b3_reg_1_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_4_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_4_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_4_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_4_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_4_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_4_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b3_reg_1_4_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b3_reg_1_4_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b3_reg_1_4_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_1_4_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_1_4_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b3_reg_1_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b3_reg_1_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_5_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_5_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_5_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_5_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_5_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_5_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b3_reg_1_5_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b3_reg_1_5_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b3_reg_1_5_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_1_5_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_1_5_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b3_reg_1_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b3_reg_1_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_6_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_6_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_6_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_6_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_6_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_6_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b3_reg_1_6_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b3_reg_1_6_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b3_reg_1_6_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_1_6_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_1_6_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b3_reg_1_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b3_reg_1_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_7_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_7_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_7_DBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_7_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_7_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_ram.mem_ram_b3_reg_1_7_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_ram.mem_ram_b3_reg_1_7_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_ram.mem_ram_b3_reg_1_7_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_ram.mem_ram_b3_reg_1_7_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_1_7_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_ram.mem_ram_b3_reg_1_7_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_ram.mem_ram_b3_reg_1_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_ram.mem_ram_b3_reg_1_7_RDADDRECC_UNCONNECTED ;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imem_req[stb] ),
        .Q(\imem_rsp[ack] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b0_reg_0_0 
       (.ADDRARDADDR({ADDRARDADDR[15:7],\imem_ram.mem_ram_b3_reg_0_4_0 [3:2],ADDRARDADDR[4:2],\imem_ram.mem_ram_b3_reg_0_4_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b0_reg_0_0_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b0_reg_0_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b0_reg_0_0_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b0_reg_0_0_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b0_reg_0_0_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b0_reg_0_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b0_reg_0_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b0_reg_0_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b0_reg_0_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_0_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b0_reg_0_0_0 ,\imem_ram.mem_ram_b0_reg_0_0_0 ,\imem_ram.mem_ram_b0_reg_0_0_0 ,\imem_ram.mem_ram_b0_reg_0_0_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b0_reg_0_1 
       (.ADDRARDADDR({ADDRARDADDR[15:8],\imem_ram.mem_ram_b3_reg_0_1_0 [7],ADDRARDADDR[6:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b0_reg_0_1_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b0_reg_0_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b0_reg_0_1_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b0_reg_0_1_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b0_reg_0_1_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b0_reg_0_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b0_reg_0_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b0_reg_0_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b0_reg_0_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_1_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b0_reg_0_1_0 ,\imem_ram.mem_ram_b0_reg_0_1_0 ,\imem_ram.mem_ram_b0_reg_0_1_0 ,\imem_ram.mem_ram_b0_reg_0_1_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b0_reg_0_2 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b0_reg_0_2_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b0_reg_0_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b0_reg_0_2_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b0_reg_0_2_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b0_reg_0_2_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b0_reg_0_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b0_reg_0_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b0_reg_0_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b0_reg_0_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_2_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b0_reg_0_2_0 ,\imem_ram.mem_ram_b0_reg_0_2_0 ,\imem_ram.mem_ram_b0_reg_0_2_0 ,\imem_ram.mem_ram_b0_reg_0_2_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_3" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b0_reg_0_3 
       (.ADDRARDADDR({addr[3:2],ADDRARDADDR[13:7],\imem_ram.mem_ram_b3_reg_0_4_0 [3],ADDRARDADDR[5:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b0_reg_0_3_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b0_reg_0_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b0_reg_0_3_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b0_reg_0_3_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b0_reg_0_3_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b0_reg_0_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b0_reg_0_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b0_reg_0_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b0_reg_0_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_3_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b0_reg_0_3_0 ,\imem_ram.mem_ram_b0_reg_0_3_0 ,\imem_ram.mem_ram_b0_reg_0_3_0 ,\imem_ram.mem_ram_b0_reg_0_3_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_4" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b0_reg_0_4 
       (.ADDRARDADDR({addr[3:2],ADDRARDADDR[13:12],addr[1],\imem_ram.mem_ram_b0_reg_0_5_0 [7],ADDRARDADDR[9:7],\imem_ram.mem_ram_b3_reg_0_4_0 [3],ADDRARDADDR[5:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b0_reg_0_4_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b0_reg_0_4_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_4_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b0_reg_0_4_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b0_reg_0_4_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b0_reg_0_4_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b0_reg_0_4_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b0_reg_0_4_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b0_reg_0_4_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_4_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_4_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b0_reg_0_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_4_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b0_reg_0_4_0 ,\imem_ram.mem_ram_b0_reg_0_4_0 ,\imem_ram.mem_ram_b0_reg_0_4_0 ,\imem_ram.mem_ram_b0_reg_0_4_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b0_reg_0_5 
       (.ADDRARDADDR({addr[3:2],ADDRARDADDR[13:12],addr[1],\imem_ram.mem_ram_b0_reg_0_5_0 [7],ADDRARDADDR[9:7],\imem_ram.mem_ram_b3_reg_0_4_0 [3],ADDRARDADDR[5:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b0_reg_0_5_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b0_reg_0_5_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_5_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b0_reg_0_5_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b0_reg_0_5_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b0_reg_0_5_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b0_reg_0_5_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b0_reg_0_5_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b0_reg_0_5_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_5_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_5_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b0_reg_0_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_5_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b0_reg_0_5_1 ,\imem_ram.mem_ram_b0_reg_0_5_1 ,\imem_ram.mem_ram_b0_reg_0_5_1 ,\imem_ram.mem_ram_b0_reg_0_5_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_6" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b0_reg_0_6 
       (.ADDRARDADDR({addr[3:2],ADDRARDADDR[13:12],addr[1],ADDRARDADDR[10:7],\imem_ram.mem_ram_b3_reg_0_4_0 [3],ADDRARDADDR[5:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b0_reg_0_6_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b0_reg_0_6_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_6_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b0_reg_0_6_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b0_reg_0_6_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b0_reg_0_6_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b0_reg_0_6_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b0_reg_0_6_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b0_reg_0_6_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_6_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_6_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b0_reg_0_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_6_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b0_reg_0_6_0 ,\imem_ram.mem_ram_b0_reg_0_6_0 ,\imem_ram.mem_ram_b0_reg_0_6_0 ,\imem_ram.mem_ram_b0_reg_0_6_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_7" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b0_reg_0_7 
       (.ADDRARDADDR({addr[3:2],ADDRARDADDR[13:12],addr[1],ADDRARDADDR[10:7],\imem_ram.mem_ram_b3_reg_0_4_0 [3],ADDRARDADDR[5:1],\imem_ram.mem_ram_b3_reg_0_4_1 }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b0_reg_0_7_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b0_reg_0_7_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_7_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b0_reg_0_7_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b0_reg_0_7_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b0_reg_0_7_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b0_reg_0_7_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b0_reg_0_7_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b0_reg_0_7_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_7_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_7_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b0_reg_0_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b0_reg_0_7_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b0_reg_0_7_0 ,\imem_ram.mem_ram_b0_reg_0_7_0 ,\imem_ram.mem_ram_b0_reg_0_7_0 ,\imem_ram.mem_ram_b0_reg_0_7_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_1_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b0_reg_1_0 
       (.ADDRARDADDR({ADDRARDADDR[15:7],\imem_ram.mem_ram_b3_reg_0_4_0 [3:2],ADDRARDADDR[4:2],\imem_ram.mem_ram_b3_reg_0_4_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b0_reg_0_0_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b0_reg_1_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b0_reg_1_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b0_reg_1_0_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b0_reg_1_0_DOADO_UNCONNECTED [31:1],\imem_ram.rdata_reg [0]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b0_reg_1_0_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b0_reg_1_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b0_reg_1_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b0_reg_1_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b0_reg_1_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_0_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b0_reg_1_0_0 ,\imem_ram.mem_ram_b0_reg_1_0_0 ,\imem_ram.mem_ram_b0_reg_1_0_0 ,\imem_ram.mem_ram_b0_reg_1_0_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_1_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b0_reg_1_1 
       (.ADDRARDADDR({ADDRARDADDR[15:8],\imem_ram.mem_ram_b3_reg_0_1_0 [7],ADDRARDADDR[6:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b0_reg_0_1_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b0_reg_1_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b0_reg_1_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b0_reg_1_1_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b0_reg_1_1_DOADO_UNCONNECTED [31:1],\imem_ram.rdata_reg [1]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b0_reg_1_1_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b0_reg_1_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b0_reg_1_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b0_reg_1_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b0_reg_1_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_1_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b0_reg_1_1_1 ,\imem_ram.mem_ram_b0_reg_1_1_1 ,\imem_ram.mem_ram_b0_reg_1_1_1 ,\imem_ram.mem_ram_b0_reg_1_1_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_1_2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b0_reg_1_2 
       (.ADDRARDADDR({addr[3:2],ADDRARDADDR[13:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b0_reg_0_2_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b0_reg_1_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b0_reg_1_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b0_reg_1_2_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b0_reg_1_2_DOADO_UNCONNECTED [31:1],\imem_ram.rdata_reg [2]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b0_reg_1_2_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b0_reg_1_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b0_reg_1_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b0_reg_1_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b0_reg_1_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_2_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b0_reg_1_2_1 ,\imem_ram.mem_ram_b0_reg_1_2_1 ,\imem_ram.mem_ram_b0_reg_1_2_1 ,\imem_ram.mem_ram_b0_reg_1_2_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_1_3" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b0_reg_1_3 
       (.ADDRARDADDR({addr[3:2],ADDRARDADDR[13:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b0_reg_0_3_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b0_reg_1_3_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b0_reg_1_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b0_reg_1_3_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b0_reg_1_3_DOADO_UNCONNECTED [31:1],\imem_ram.rdata_reg [3]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b0_reg_1_3_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b0_reg_1_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b0_reg_1_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b0_reg_1_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b0_reg_1_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_3_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b0_reg_1_3_1 ,\imem_ram.mem_ram_b0_reg_1_3_1 ,\imem_ram.mem_ram_b0_reg_1_3_1 ,\imem_ram.mem_ram_b0_reg_1_3_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_1_4" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b0_reg_1_4 
       (.ADDRARDADDR({addr[3:2],ADDRARDADDR[13:12],addr[1],\imem_ram.mem_ram_b0_reg_0_5_0 [7],ADDRARDADDR[9:7],\imem_ram.mem_ram_b3_reg_0_4_0 [3],ADDRARDADDR[5:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b0_reg_0_4_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b0_reg_1_4_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b0_reg_1_4_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_4_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b0_reg_1_4_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b0_reg_1_4_DOADO_UNCONNECTED [31:1],\imem_ram.rdata_reg [4]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b0_reg_1_4_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b0_reg_1_4_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b0_reg_1_4_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b0_reg_1_4_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_4_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_4_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b0_reg_1_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_4_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b0_reg_1_4_1 ,\imem_ram.mem_ram_b0_reg_1_4_1 ,\imem_ram.mem_ram_b0_reg_1_4_1 ,\imem_ram.mem_ram_b0_reg_1_4_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_1_5" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b0_reg_1_5 
       (.ADDRARDADDR({addr[3:2],ADDRARDADDR[13:12],addr[1],\imem_ram.mem_ram_b0_reg_0_5_0 [7],ADDRARDADDR[9:7],\imem_ram.mem_ram_b3_reg_0_4_0 [3],ADDRARDADDR[5:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b0_reg_0_5_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b0_reg_1_5_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b0_reg_1_5_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_5_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b0_reg_1_5_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b0_reg_1_5_DOADO_UNCONNECTED [31:1],\imem_ram.mem_ram_b3_reg_1_7_0 [0]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b0_reg_1_5_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b0_reg_1_5_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b0_reg_1_5_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b0_reg_1_5_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_5_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_5_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b0_reg_1_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_5_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b0_reg_1_5_0 ,\imem_ram.mem_ram_b0_reg_1_5_0 ,\imem_ram.mem_ram_b0_reg_1_5_0 ,\imem_ram.mem_ram_b0_reg_1_5_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_1_6" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b0_reg_1_6 
       (.ADDRARDADDR({addr[3:2],ADDRARDADDR[13:12],addr[1],ADDRARDADDR[10:7],\imem_ram.mem_ram_b3_reg_0_4_0 [3],ADDRARDADDR[5:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b0_reg_0_6_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b0_reg_1_6_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b0_reg_1_6_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_6_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b0_reg_1_6_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b0_reg_1_6_DOADO_UNCONNECTED [31:1],\imem_ram.mem_ram_b3_reg_1_7_0 [1]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b0_reg_1_6_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b0_reg_1_6_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b0_reg_1_6_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b0_reg_1_6_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_6_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_6_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b0_reg_1_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_6_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b0_reg_1_6_0 ,\imem_ram.mem_ram_b0_reg_1_6_0 ,\imem_ram.mem_ram_b0_reg_1_6_0 ,\imem_ram.mem_ram_b0_reg_1_6_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_1_7" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b0_reg_1_7 
       (.ADDRARDADDR({addr[3:2],ADDRARDADDR[13:12],addr[1],ADDRARDADDR[10:7],\imem_ram.mem_ram_b3_reg_0_4_0 [3],ADDRARDADDR[5:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b0_reg_0_7_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b0_reg_1_7_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b0_reg_1_7_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_7_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b0_reg_1_7_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b0_reg_1_7_DOADO_UNCONNECTED [31:1],\imem_ram.mem_ram_b3_reg_1_7_0 [2]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b0_reg_1_7_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b0_reg_1_7_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b0_reg_1_7_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b0_reg_1_7_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_7_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_7_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b0_reg_1_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b0_reg_1_7_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b0_reg_1_7_0 ,\imem_ram.mem_ram_b0_reg_1_7_0 ,\imem_ram.mem_ram_b0_reg_1_7_0 ,\imem_ram.mem_ram_b0_reg_1_7_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b1_reg_0_0 
       (.ADDRARDADDR({\imem_ram.mem_ram_b1_reg_1_7_0 [13:10],ADDRARDADDR[11],addr[0],\imem_ram.mem_ram_b1_reg_1_7_0 [9:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b1_reg_0_0_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b1_reg_0_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b1_reg_0_0_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b1_reg_0_0_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b1_reg_0_0_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b1_reg_0_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b1_reg_0_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b1_reg_0_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b1_reg_0_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_0_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b1_reg_0_0_0 ,\imem_ram.mem_ram_b1_reg_0_0_0 ,\imem_ram.mem_ram_b1_reg_0_0_0 ,\imem_ram.mem_ram_b1_reg_0_0_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b1_reg_0_1 
       (.ADDRARDADDR({\imem_ram.mem_ram_b1_reg_1_7_0 [13:10],ADDRARDADDR[11],addr[0],\imem_ram.mem_ram_b1_reg_1_7_0 [9:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b1_reg_0_1_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b1_reg_0_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [9]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b1_reg_0_1_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b1_reg_0_1_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b1_reg_0_1_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b1_reg_0_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b1_reg_0_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b1_reg_0_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b1_reg_0_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_1_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b1_reg_0_1_0 ,\imem_ram.mem_ram_b1_reg_0_1_0 ,\imem_ram.mem_ram_b1_reg_0_1_0 ,\imem_ram.mem_ram_b1_reg_0_1_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b1_reg_0_2 
       (.ADDRARDADDR({\imem_ram.mem_ram_b1_reg_1_7_0 [13:10],ADDRARDADDR[11],addr[0],\imem_ram.mem_ram_b1_reg_1_7_0 [9:8],\imem_ram.mem_ram_b0_reg_0_5_0 [4],\imem_ram.mem_ram_b1_reg_1_7_0 [6:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b1_reg_0_2_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b1_reg_0_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [10]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b1_reg_0_2_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b1_reg_0_2_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b1_reg_0_2_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b1_reg_0_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b1_reg_0_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b1_reg_0_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b1_reg_0_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_2_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b1_reg_0_2_0 ,\imem_ram.mem_ram_b1_reg_0_2_0 ,\imem_ram.mem_ram_b1_reg_0_2_0 ,\imem_ram.mem_ram_b1_reg_0_2_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_3" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b1_reg_0_3 
       (.ADDRARDADDR({\imem_ram.mem_ram_b1_reg_1_7_0 [13:10],ADDRARDADDR[11],addr[0],\imem_ram.mem_ram_b1_reg_1_7_0 [9:8],\imem_ram.mem_ram_b0_reg_0_5_0 [4],\imem_ram.mem_ram_b1_reg_1_7_0 [6:4],\imem_ram.mem_ram_b0_reg_0_5_0 [2:0],\imem_ram.mem_ram_b1_reg_1_7_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b1_reg_0_3_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b1_reg_0_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [11]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b1_reg_0_3_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b1_reg_0_3_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b1_reg_0_3_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b1_reg_0_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b1_reg_0_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b1_reg_0_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b1_reg_0_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_3_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b1_reg_0_3_0 ,\imem_ram.mem_ram_b1_reg_0_3_0 ,\imem_ram.mem_ram_b1_reg_0_3_0 ,\imem_ram.mem_ram_b1_reg_0_3_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_4" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b1_reg_0_4 
       (.ADDRARDADDR({\imem_ram.mem_ram_b3_reg_0_1_0 [15:14],\imem_ram.mem_ram_b1_reg_1_7_0 [11],\imem_ram.mem_ram_b1_reg_0_7_0 ,\imem_ram.mem_ram_b3_reg_0_3_0 ,\imem_ram.mem_ram_b0_reg_0_5_0 [7:4],\imem_ram.mem_ram_b1_reg_1_7_0 [6:5],\imem_ram.mem_ram_b0_reg_0_5_0 [3:0],\imem_ram.mem_ram_b1_reg_1_7_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b1_reg_0_4_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b1_reg_0_4_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_4_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b1_reg_0_4_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b1_reg_0_4_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b1_reg_0_4_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b1_reg_0_4_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b1_reg_0_4_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b1_reg_0_4_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_4_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_4_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b1_reg_0_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_4_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b1_reg_0_4_0 ,\imem_ram.mem_ram_b1_reg_0_4_0 ,\imem_ram.mem_ram_b1_reg_0_4_0 ,\imem_ram.mem_ram_b1_reg_0_4_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b1_reg_0_5 
       (.ADDRARDADDR({\imem_ram.mem_ram_b1_reg_1_7_0 [13:11],\imem_ram.mem_ram_b1_reg_0_7_0 ,\imem_ram.mem_ram_b3_reg_0_3_0 ,\imem_ram.mem_ram_b0_reg_0_5_0 [7:4],\imem_ram.mem_ram_b1_reg_1_7_0 [6],\imem_ram.mem_ram_b3_reg_0_4_0 [2],\imem_ram.mem_ram_b0_reg_0_5_0 [3:0],\imem_ram.mem_ram_b3_reg_0_4_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b1_reg_0_5_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b1_reg_0_5_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_5_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [13]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b1_reg_0_5_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b1_reg_0_5_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b1_reg_0_5_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b1_reg_0_5_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b1_reg_0_5_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b1_reg_0_5_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_5_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_5_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b1_reg_0_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_5_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b1_reg_0_5_0 ,\imem_ram.mem_ram_b1_reg_0_5_0 ,\imem_ram.mem_ram_b1_reg_0_5_0 ,\imem_ram.mem_ram_b1_reg_0_5_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_6" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b1_reg_0_6 
       (.ADDRARDADDR({\imem_ram.mem_ram_b1_reg_1_7_0 [13:11],\imem_ram.mem_ram_b1_reg_0_7_0 ,\imem_ram.mem_ram_b3_reg_0_3_0 ,\imem_ram.mem_ram_b0_reg_0_5_0 [7:4],\imem_ram.mem_ram_b1_reg_1_7_0 [6],\imem_ram.mem_ram_b3_reg_0_4_0 [2],\imem_ram.mem_ram_b0_reg_0_5_0 [3:0],\imem_ram.mem_ram_b3_reg_0_4_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b1_reg_0_6_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b1_reg_0_6_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_6_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [14]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b1_reg_0_6_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b1_reg_0_6_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b1_reg_0_6_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b1_reg_0_6_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b1_reg_0_6_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b1_reg_0_6_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_6_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_6_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b1_reg_0_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_6_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b1_reg_0_6_0 ,\imem_ram.mem_ram_b1_reg_0_6_0 ,\imem_ram.mem_ram_b1_reg_0_6_0 ,\imem_ram.mem_ram_b1_reg_0_6_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_7" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b1_reg_0_7 
       (.ADDRARDADDR({\imem_ram.mem_ram_b1_reg_1_7_0 [13:11],\imem_ram.mem_ram_b1_reg_0_7_0 ,\imem_ram.mem_ram_b3_reg_0_3_0 ,\imem_ram.mem_ram_b0_reg_0_5_0 [7:4],\imem_ram.mem_ram_b1_reg_1_6_0 ,\imem_ram.mem_ram_b3_reg_0_4_0 [2],\imem_ram.mem_ram_b0_reg_0_5_0 [3:0],\imem_ram.mem_ram_b3_reg_0_4_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b1_reg_0_7_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b1_reg_0_7_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_7_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [15]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b1_reg_0_7_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b1_reg_0_7_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b1_reg_0_7_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b1_reg_0_7_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b1_reg_0_7_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b1_reg_0_7_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_7_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_7_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b1_reg_0_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b1_reg_0_7_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b1_reg_0_7_1 ,\imem_ram.mem_ram_b1_reg_0_7_1 ,\imem_ram.mem_ram_b1_reg_0_7_1 ,\imem_ram.mem_ram_b1_reg_0_7_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_1_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b1_reg_1_0 
       (.ADDRARDADDR({\imem_ram.mem_ram_b1_reg_1_7_0 [13:10],ADDRARDADDR[11],addr[0],\imem_ram.mem_ram_b1_reg_1_7_0 [9:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b1_reg_0_0_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b1_reg_1_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b1_reg_1_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b1_reg_1_0_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b1_reg_1_0_DOADO_UNCONNECTED [31:1],\imem_ram.mem_ram_b3_reg_1_7_0 [3]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b1_reg_1_0_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b1_reg_1_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b1_reg_1_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b1_reg_1_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b1_reg_1_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_0_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b1_reg_1_0_0 ,\imem_ram.mem_ram_b1_reg_1_0_0 ,\imem_ram.mem_ram_b1_reg_1_0_0 ,\imem_ram.mem_ram_b1_reg_1_0_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_1_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b1_reg_1_1 
       (.ADDRARDADDR({\imem_ram.mem_ram_b1_reg_1_7_0 [13:10],ADDRARDADDR[11],addr[0],\imem_ram.mem_ram_b1_reg_1_7_0 [9:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b1_reg_0_1_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b1_reg_1_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b1_reg_1_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [9]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b1_reg_1_1_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b1_reg_1_1_DOADO_UNCONNECTED [31:1],\imem_ram.mem_ram_b3_reg_1_7_0 [4]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b1_reg_1_1_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b1_reg_1_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b1_reg_1_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b1_reg_1_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b1_reg_1_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_1_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b1_reg_1_1_0 ,\imem_ram.mem_ram_b1_reg_1_1_0 ,\imem_ram.mem_ram_b1_reg_1_1_0 ,\imem_ram.mem_ram_b1_reg_1_1_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_1_2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b1_reg_1_2 
       (.ADDRARDADDR({\imem_ram.mem_ram_b1_reg_1_7_0 [13:10],ADDRARDADDR[11],addr[0],\imem_ram.mem_ram_b1_reg_1_7_0 [9:8],\imem_ram.mem_ram_b0_reg_0_5_0 [4],\imem_ram.mem_ram_b1_reg_1_7_0 [6:4],\imem_ram.mem_ram_b0_reg_0_5_0 [2:0],\imem_ram.mem_ram_b1_reg_1_7_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b1_reg_0_2_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b1_reg_1_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b1_reg_1_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [10]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b1_reg_1_2_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b1_reg_1_2_DOADO_UNCONNECTED [31:1],\imem_ram.mem_ram_b3_reg_1_7_0 [5]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b1_reg_1_2_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b1_reg_1_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b1_reg_1_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b1_reg_1_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b1_reg_1_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_2_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b1_reg_1_2_0 ,\imem_ram.mem_ram_b1_reg_1_2_0 ,\imem_ram.mem_ram_b1_reg_1_2_0 ,\imem_ram.mem_ram_b1_reg_1_2_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_1_3" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b1_reg_1_3 
       (.ADDRARDADDR({\imem_ram.mem_ram_b1_reg_1_7_0 [13:10],ADDRARDADDR[11],addr[0],\imem_ram.mem_ram_b0_reg_0_5_0 [6:4],\imem_ram.mem_ram_b1_reg_1_7_0 [6:4],\imem_ram.mem_ram_b0_reg_0_5_0 [2:0],\imem_ram.mem_ram_b1_reg_1_7_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b1_reg_0_3_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b1_reg_1_3_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b1_reg_1_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [11]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b1_reg_1_3_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b1_reg_1_3_DOADO_UNCONNECTED [31:1],\imem_ram.mem_ram_b3_reg_1_7_0 [6]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b1_reg_1_3_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b1_reg_1_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b1_reg_1_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b1_reg_1_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b1_reg_1_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_3_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b1_reg_1_3_0 ,\imem_ram.mem_ram_b1_reg_1_3_0 ,\imem_ram.mem_ram_b1_reg_1_3_0 ,\imem_ram.mem_ram_b1_reg_1_3_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_1_4" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b1_reg_1_4 
       (.ADDRARDADDR({\imem_ram.mem_ram_b3_reg_0_1_0 [15:14],\imem_ram.mem_ram_b1_reg_1_7_0 [11],\imem_ram.mem_ram_b1_reg_0_7_0 ,\imem_ram.mem_ram_b3_reg_0_3_0 ,\imem_ram.mem_ram_b0_reg_0_5_0 [7:4],\imem_ram.mem_ram_b1_reg_1_7_0 [6:5],\imem_ram.mem_ram_b0_reg_0_5_0 [3:0],\imem_ram.mem_ram_b1_reg_1_7_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b1_reg_0_4_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b1_reg_1_4_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b1_reg_1_4_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_4_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b1_reg_1_4_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b1_reg_1_4_DOADO_UNCONNECTED [31:1],\imem_ram.mem_ram_b3_reg_1_7_0 [7]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b1_reg_1_4_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b1_reg_1_4_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b1_reg_1_4_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b1_reg_1_4_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_4_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_4_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b1_reg_1_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_4_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b1_reg_1_4_0 ,\imem_ram.mem_ram_b1_reg_1_4_0 ,\imem_ram.mem_ram_b1_reg_1_4_0 ,\imem_ram.mem_ram_b1_reg_1_4_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_1_5" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b1_reg_1_5 
       (.ADDRARDADDR({\imem_ram.mem_ram_b1_reg_1_7_0 [13:11],\imem_ram.mem_ram_b1_reg_0_7_0 ,\imem_ram.mem_ram_b3_reg_0_3_0 ,\imem_ram.mem_ram_b0_reg_0_5_0 [7:4],\imem_ram.mem_ram_b1_reg_1_7_0 [6],\imem_ram.mem_ram_b3_reg_0_4_0 [2],\imem_ram.mem_ram_b0_reg_0_5_0 [3:0],\imem_ram.mem_ram_b3_reg_0_4_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b1_reg_0_5_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b1_reg_1_5_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b1_reg_1_5_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_5_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [13]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b1_reg_1_5_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b1_reg_1_5_DOADO_UNCONNECTED [31:1],\imem_ram.mem_ram_b3_reg_1_7_0 [8]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b1_reg_1_5_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b1_reg_1_5_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b1_reg_1_5_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b1_reg_1_5_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_5_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_5_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b1_reg_1_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_5_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b1_reg_1_5_0 ,\imem_ram.mem_ram_b1_reg_1_5_0 ,\imem_ram.mem_ram_b1_reg_1_5_0 ,\imem_ram.mem_ram_b1_reg_1_5_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_1_6" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b1_reg_1_6 
       (.ADDRARDADDR({\imem_ram.mem_ram_b1_reg_1_7_0 [13:11],\imem_ram.mem_ram_b1_reg_0_7_0 ,\imem_ram.mem_ram_b3_reg_0_3_0 ,\imem_ram.mem_ram_b0_reg_0_5_0 [7:4],\imem_ram.mem_ram_b1_reg_1_6_0 ,\imem_ram.mem_ram_b3_reg_0_4_0 [2],\imem_ram.mem_ram_b0_reg_0_5_0 [3:0],\imem_ram.mem_ram_b3_reg_0_4_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b1_reg_0_6_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b1_reg_1_6_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b1_reg_1_6_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_6_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [14]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b1_reg_1_6_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b1_reg_1_6_DOADO_UNCONNECTED [31:1],\imem_ram.mem_ram_b3_reg_1_7_0 [9]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b1_reg_1_6_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b1_reg_1_6_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b1_reg_1_6_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b1_reg_1_6_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_6_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_6_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b1_reg_1_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_6_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b1_reg_1_6_1 ,\imem_ram.mem_ram_b1_reg_1_6_1 ,\imem_ram.mem_ram_b1_reg_1_6_1 ,\imem_ram.mem_ram_b1_reg_1_6_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_1_7" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b1_reg_1_7 
       (.ADDRARDADDR({\imem_ram.mem_ram_b1_reg_1_7_0 [13:11],\imem_ram.mem_ram_b1_reg_0_7_0 ,\imem_ram.mem_ram_b3_reg_0_3_0 ,\imem_ram.mem_ram_b0_reg_0_5_0 [7:4],\imem_ram.mem_ram_b1_reg_1_6_0 ,\imem_ram.mem_ram_b3_reg_0_4_0 [2],\imem_ram.mem_ram_b0_reg_0_5_0 [3:0],\imem_ram.mem_ram_b3_reg_0_4_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b1_reg_0_7_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b1_reg_1_7_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b1_reg_1_7_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_7_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [15]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b1_reg_1_7_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b1_reg_1_7_DOADO_UNCONNECTED [31:1],\imem_ram.mem_ram_b3_reg_1_7_0 [10]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b1_reg_1_7_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b1_reg_1_7_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b1_reg_1_7_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b1_reg_1_7_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_7_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_7_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b1_reg_1_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b1_reg_1_7_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b1_reg_1_7_1 ,\imem_ram.mem_ram_b1_reg_1_7_1 ,\imem_ram.mem_ram_b1_reg_1_7_1 ,\imem_ram.mem_ram_b1_reg_1_7_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg_0_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b2_reg_0_0 
       (.ADDRARDADDR(\imem_ram.mem_ram_b3_reg_0_1_0 ),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b2_reg_0_0_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b2_reg_0_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [16]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b2_reg_0_0_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b2_reg_0_0_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b2_reg_0_0_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b2_reg_0_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b2_reg_0_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b2_reg_0_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b2_reg_0_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_0_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b2_reg_0_0_0 ,\imem_ram.mem_ram_b2_reg_0_0_0 ,\imem_ram.mem_ram_b2_reg_0_0_0 ,\imem_ram.mem_ram_b2_reg_0_0_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg_0_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b2_reg_0_1 
       (.ADDRARDADDR({\imem_ram.mem_ram_b3_reg_0_1_0 [15:11],\imem_ram.mem_ram_b0_reg_0_5_0 [7],\imem_ram.mem_ram_b3_reg_0_1_0 [9:7],ADDRARDADDR[6],\imem_ram.mem_ram_b3_reg_0_1_0 [5:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b2_reg_0_1_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b2_reg_0_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [17]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b2_reg_0_1_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b2_reg_0_1_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b2_reg_0_1_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b2_reg_0_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b2_reg_0_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b2_reg_0_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b2_reg_0_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_1_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b2_reg_0_1_0 ,\imem_ram.mem_ram_b2_reg_0_1_0 ,\imem_ram.mem_ram_b2_reg_0_1_0 ,\imem_ram.mem_ram_b2_reg_0_1_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b2_reg_0_2 
       (.ADDRARDADDR({\imem_ram.mem_ram_b3_reg_0_1_0 [15:11],\imem_ram.mem_ram_b0_reg_0_5_0 [7],\imem_ram.mem_ram_b3_reg_0_1_0 [9:7],ADDRARDADDR[6],\imem_ram.mem_ram_b3_reg_0_1_0 [5:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b2_reg_0_2_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b2_reg_0_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [18]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b2_reg_0_2_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b2_reg_0_2_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b2_reg_0_2_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b2_reg_0_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b2_reg_0_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b2_reg_0_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b2_reg_0_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_2_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b2_reg_0_2_0 ,\imem_ram.mem_ram_b2_reg_0_2_0 ,\imem_ram.mem_ram_b2_reg_0_2_0 ,\imem_ram.mem_ram_b2_reg_0_2_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg_0_3" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b2_reg_0_3 
       (.ADDRARDADDR({\imem_ram.mem_ram_b3_reg_0_1_0 [15:11],\imem_ram.mem_ram_b0_reg_0_5_0 [7],\imem_ram.mem_ram_b3_reg_0_1_0 [9:7],ADDRARDADDR[6],\imem_ram.mem_ram_b3_reg_0_1_0 [5:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b2_reg_0_3_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b2_reg_0_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [19]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b2_reg_0_3_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b2_reg_0_3_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b2_reg_0_3_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b2_reg_0_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b2_reg_0_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b2_reg_0_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b2_reg_0_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_3_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b2_reg_0_3_0 ,\imem_ram.mem_ram_b2_reg_0_3_0 ,\imem_ram.mem_ram_b2_reg_0_3_0 ,\imem_ram.mem_ram_b2_reg_0_3_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg_0_4" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b2_reg_0_4 
       (.ADDRARDADDR({\imem_ram.mem_ram_b3_reg_0_1_0 [15:12],addr[1:0],\imem_ram.mem_ram_b3_reg_0_1_0 [9:7],ADDRARDADDR[6],\imem_ram.mem_ram_b3_reg_0_1_0 [5:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b2_reg_0_4_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b2_reg_0_4_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_4_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [20]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b2_reg_0_4_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b2_reg_0_4_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b2_reg_0_4_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b2_reg_0_4_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b2_reg_0_4_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b2_reg_0_4_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_4_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_4_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b2_reg_0_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_4_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b2_reg_0_4_0 ,\imem_ram.mem_ram_b2_reg_0_4_0 ,\imem_ram.mem_ram_b2_reg_0_4_0 ,\imem_ram.mem_ram_b2_reg_0_4_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b2_reg_0_5 
       (.ADDRARDADDR({ADDRARDADDR[15:14],\imem_ram.mem_ram_b3_reg_0_1_0 [13:12],addr[1:0],\imem_ram.mem_ram_b3_reg_0_1_0 [9:7],ADDRARDADDR[6],\imem_ram.mem_ram_b3_reg_0_1_0 [5:1],ADDRARDADDR[0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b2_reg_0_5_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b2_reg_0_5_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_5_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [21]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b2_reg_0_5_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b2_reg_0_5_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b2_reg_0_5_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b2_reg_0_5_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b2_reg_0_5_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b2_reg_0_5_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_5_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_5_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b2_reg_0_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_5_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b2_reg_0_5_0 ,\imem_ram.mem_ram_b2_reg_0_5_0 ,\imem_ram.mem_ram_b2_reg_0_5_0 ,\imem_ram.mem_ram_b2_reg_0_5_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg_0_6" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b2_reg_0_6 
       (.ADDRARDADDR({addr[3:2],ADDRARDADDR[13],\imem_ram.mem_ram_b3_reg_0_1_0 [12],addr[1:0],\imem_ram.mem_ram_b3_reg_0_1_0 [9:7],ADDRARDADDR[6],\imem_ram.mem_ram_b3_reg_0_1_0 [5:2],ADDRARDADDR[1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b2_reg_0_6_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b2_reg_0_6_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_6_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [22]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b2_reg_0_6_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b2_reg_0_6_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b2_reg_0_6_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b2_reg_0_6_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b2_reg_0_6_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b2_reg_0_6_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_6_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_6_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b2_reg_0_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_6_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b2_reg_0_6_0 ,\imem_ram.mem_ram_b2_reg_0_6_0 ,\imem_ram.mem_ram_b2_reg_0_6_0 ,\imem_ram.mem_ram_b2_reg_0_6_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg_0_7" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b2_reg_0_7 
       (.ADDRARDADDR({addr[3:2],ADDRARDADDR[13],\imem_ram.mem_ram_b3_reg_0_1_0 [12],addr[1:0],ADDRARDADDR[9:8],\imem_ram.mem_ram_b3_reg_0_1_0 [7],ADDRARDADDR[6:5],\imem_ram.mem_ram_b3_reg_0_1_0 [4],ADDRARDADDR[3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b2_reg_0_7_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b2_reg_0_7_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_7_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [23]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b2_reg_0_7_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b2_reg_0_7_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b2_reg_0_7_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b2_reg_0_7_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b2_reg_0_7_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b2_reg_0_7_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_7_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_7_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b2_reg_0_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b2_reg_0_7_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b2_reg_0_7_0 ,\imem_ram.mem_ram_b2_reg_0_7_0 ,\imem_ram.mem_ram_b2_reg_0_7_0 ,\imem_ram.mem_ram_b2_reg_0_7_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg_1_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b2_reg_1_0 
       (.ADDRARDADDR(\imem_ram.mem_ram_b3_reg_0_1_0 ),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b2_reg_0_0_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b2_reg_1_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b2_reg_1_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [16]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b2_reg_1_0_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b2_reg_1_0_DOADO_UNCONNECTED [31:1],\imem_ram.mem_ram_b3_reg_1_7_0 [11]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b2_reg_1_0_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b2_reg_1_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b2_reg_1_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b2_reg_1_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b2_reg_1_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_0_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b2_reg_1_0_0 ,\imem_ram.mem_ram_b2_reg_1_0_0 ,\imem_ram.mem_ram_b2_reg_1_0_0 ,\imem_ram.mem_ram_b2_reg_1_0_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg_1_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b2_reg_1_1 
       (.ADDRARDADDR(\imem_ram.mem_ram_b3_reg_0_1_0 ),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b2_reg_0_1_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b2_reg_1_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b2_reg_1_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [17]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b2_reg_1_1_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b2_reg_1_1_DOADO_UNCONNECTED [31:1],\imem_ram.mem_ram_b3_reg_1_7_0 [12]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b2_reg_1_1_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b2_reg_1_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b2_reg_1_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b2_reg_1_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b2_reg_1_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_1_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b2_reg_1_1_0 ,\imem_ram.mem_ram_b2_reg_1_1_0 ,\imem_ram.mem_ram_b2_reg_1_1_0 ,\imem_ram.mem_ram_b2_reg_1_1_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg_1_2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b2_reg_1_2 
       (.ADDRARDADDR({\imem_ram.mem_ram_b3_reg_0_1_0 [15:11],\imem_ram.mem_ram_b0_reg_0_5_0 [7],\imem_ram.mem_ram_b3_reg_0_1_0 [9:7],ADDRARDADDR[6],\imem_ram.mem_ram_b3_reg_0_1_0 [5:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b2_reg_0_2_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b2_reg_1_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b2_reg_1_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [18]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b2_reg_1_2_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b2_reg_1_2_DOADO_UNCONNECTED [31:1],\imem_ram.mem_ram_b3_reg_1_7_0 [13]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b2_reg_1_2_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b2_reg_1_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b2_reg_1_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b2_reg_1_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b2_reg_1_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_2_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b2_reg_1_2_0 ,\imem_ram.mem_ram_b2_reg_1_2_0 ,\imem_ram.mem_ram_b2_reg_1_2_0 ,\imem_ram.mem_ram_b2_reg_1_2_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg_1_3" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b2_reg_1_3 
       (.ADDRARDADDR({\imem_ram.mem_ram_b3_reg_0_1_0 [15:11],\imem_ram.mem_ram_b0_reg_0_5_0 [7],\imem_ram.mem_ram_b3_reg_0_1_0 [9:7],ADDRARDADDR[6],\imem_ram.mem_ram_b3_reg_0_1_0 [5:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b2_reg_0_3_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b2_reg_1_3_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b2_reg_1_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [19]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b2_reg_1_3_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b2_reg_1_3_DOADO_UNCONNECTED [31:1],\imem_ram.rdata_reg [19]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b2_reg_1_3_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b2_reg_1_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b2_reg_1_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b2_reg_1_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b2_reg_1_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_3_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b2_reg_1_3_1 ,\imem_ram.mem_ram_b2_reg_1_3_1 ,\imem_ram.mem_ram_b2_reg_1_3_1 ,\imem_ram.mem_ram_b2_reg_1_3_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg_1_4" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b2_reg_1_4 
       (.ADDRARDADDR({\imem_ram.mem_ram_b3_reg_0_1_0 [15:12],addr[1:0],\imem_ram.mem_ram_b3_reg_0_1_0 [9:7],ADDRARDADDR[6],\imem_ram.mem_ram_b3_reg_0_1_0 [5:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b2_reg_0_4_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b2_reg_1_4_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b2_reg_1_4_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_4_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [20]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b2_reg_1_4_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b2_reg_1_4_DOADO_UNCONNECTED [31:1],\imem_ram.rdata_reg [20]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b2_reg_1_4_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b2_reg_1_4_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b2_reg_1_4_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b2_reg_1_4_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_4_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_4_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b2_reg_1_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_4_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b2_reg_1_4_1 ,\imem_ram.mem_ram_b2_reg_1_4_1 ,\imem_ram.mem_ram_b2_reg_1_4_1 ,\imem_ram.mem_ram_b2_reg_1_4_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg_1_5" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b2_reg_1_5 
       (.ADDRARDADDR({ADDRARDADDR[15:14],\imem_ram.mem_ram_b3_reg_0_1_0 [13:12],addr[1:0],\imem_ram.mem_ram_b3_reg_0_1_0 [9:7],ADDRARDADDR[6],\imem_ram.mem_ram_b3_reg_0_1_0 [5:1],ADDRARDADDR[0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b2_reg_0_5_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b2_reg_1_5_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b2_reg_1_5_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_5_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [21]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b2_reg_1_5_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b2_reg_1_5_DOADO_UNCONNECTED [31:1],\imem_ram.mem_ram_b3_reg_1_7_0 [14]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b2_reg_1_5_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b2_reg_1_5_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b2_reg_1_5_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b2_reg_1_5_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_5_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_5_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b2_reg_1_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_5_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b2_reg_1_5_0 ,\imem_ram.mem_ram_b2_reg_1_5_0 ,\imem_ram.mem_ram_b2_reg_1_5_0 ,\imem_ram.mem_ram_b2_reg_1_5_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg_1_6" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b2_reg_1_6 
       (.ADDRARDADDR({addr[3:2],ADDRARDADDR[13],\imem_ram.mem_ram_b3_reg_0_1_0 [12],addr[1:0],\imem_ram.mem_ram_b3_reg_0_1_0 [9:7],ADDRARDADDR[6],\imem_ram.mem_ram_b3_reg_0_1_0 [5:1],ADDRARDADDR[0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b2_reg_0_6_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b2_reg_1_6_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b2_reg_1_6_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_6_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [22]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b2_reg_1_6_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b2_reg_1_6_DOADO_UNCONNECTED [31:1],\imem_ram.rdata_reg [22]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b2_reg_1_6_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b2_reg_1_6_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b2_reg_1_6_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b2_reg_1_6_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_6_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_6_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b2_reg_1_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_6_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b2_reg_1_6_1 ,\imem_ram.mem_ram_b2_reg_1_6_1 ,\imem_ram.mem_ram_b2_reg_1_6_1 ,\imem_ram.mem_ram_b2_reg_1_6_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg_1_7" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b2_reg_1_7 
       (.ADDRARDADDR({addr[3:2],ADDRARDADDR[13],\imem_ram.mem_ram_b3_reg_0_1_0 [12],addr[1:0],\imem_ram.mem_ram_b3_reg_0_1_0 [9:7],ADDRARDADDR[6:5],\imem_ram.mem_ram_b3_reg_0_1_0 [4:2],ADDRARDADDR[1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b2_reg_0_7_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b2_reg_1_7_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b2_reg_1_7_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_7_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [23]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b2_reg_1_7_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b2_reg_1_7_DOADO_UNCONNECTED [31:1],\imem_ram.mem_ram_b3_reg_1_7_0 [15]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b2_reg_1_7_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b2_reg_1_7_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b2_reg_1_7_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b2_reg_1_7_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_7_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_7_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b2_reg_1_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b2_reg_1_7_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b2_reg_1_7_0 ,\imem_ram.mem_ram_b2_reg_1_7_0 ,\imem_ram.mem_ram_b2_reg_1_7_0 ,\imem_ram.mem_ram_b2_reg_1_7_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b3_reg_0_0 
       (.ADDRARDADDR({\imem_ram.mem_ram_b3_reg_0_1_0 [15:13],\imem_ram.mem_ram_b1_reg_1_7_0 [10],\imem_ram.mem_ram_b3_reg_0_3_0 ,\imem_ram.mem_ram_b3_reg_0_1_0 [10],\imem_ram.mem_ram_b1_reg_1_7_0 [9:7],\imem_ram.mem_ram_b3_reg_0_1_0 [6:5],\imem_ram.mem_ram_b1_reg_1_7_0 [4:1],\imem_ram.mem_ram_b3_reg_0_1_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b3_reg_0_0_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b3_reg_0_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [24]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b3_reg_0_0_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b3_reg_0_0_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b3_reg_0_0_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b3_reg_0_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b3_reg_0_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b3_reg_0_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b3_reg_0_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_0_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b3_reg_0_0_0 ,\imem_ram.mem_ram_b3_reg_0_0_0 ,\imem_ram.mem_ram_b3_reg_0_0_0 ,\imem_ram.mem_ram_b3_reg_0_0_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b3_reg_0_1 
       (.ADDRARDADDR({\imem_ram.mem_ram_b3_reg_0_1_0 [15:13],\imem_ram.mem_ram_b1_reg_1_7_0 [10],\imem_ram.mem_ram_b3_reg_0_3_0 ,\imem_ram.mem_ram_b3_reg_0_1_0 [10],\imem_ram.mem_ram_b1_reg_1_7_0 [9:7],\imem_ram.mem_ram_b3_reg_0_1_0 [6],\imem_ram.mem_ram_b1_reg_1_7_0 [5:1],\imem_ram.mem_ram_b3_reg_0_1_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b3_reg_0_1_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b3_reg_0_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [25]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b3_reg_0_1_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b3_reg_0_1_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b3_reg_0_1_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b3_reg_0_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b3_reg_0_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b3_reg_0_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b3_reg_0_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_1_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b3_reg_0_1_1 ,\imem_ram.mem_ram_b3_reg_0_1_1 ,\imem_ram.mem_ram_b3_reg_0_1_1 ,\imem_ram.mem_ram_b3_reg_0_1_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b3_reg_0_2 
       (.ADDRARDADDR({\imem_ram.mem_ram_b1_reg_1_7_0 [13:12],\imem_ram.mem_ram_b3_reg_0_1_0 [13],\imem_ram.mem_ram_b1_reg_1_7_0 [10],\imem_ram.mem_ram_b3_reg_0_3_0 ,\imem_ram.mem_ram_b3_reg_0_1_0 [10],\imem_ram.mem_ram_b1_reg_1_7_0 [9:7],\imem_ram.mem_ram_b3_reg_0_1_0 [6],\imem_ram.mem_ram_b1_reg_1_7_0 [5:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b3_reg_0_2_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b3_reg_0_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [26]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b3_reg_0_2_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b3_reg_0_2_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b3_reg_0_2_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b3_reg_0_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b3_reg_0_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b3_reg_0_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b3_reg_0_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_2_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b3_reg_0_2_0 ,\imem_ram.mem_ram_b3_reg_0_2_0 ,\imem_ram.mem_ram_b3_reg_0_2_0 ,\imem_ram.mem_ram_b3_reg_0_2_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0_3" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b3_reg_0_3 
       (.ADDRARDADDR({ADDRARDADDR[15:14],\imem_ram.mem_ram_b3_reg_0_1_0 [13],\imem_ram.mem_ram_b1_reg_1_7_0 [10],\imem_ram.mem_ram_b3_reg_0_3_0 ,\imem_ram.mem_ram_b3_reg_0_1_0 [10],\imem_ram.mem_ram_b1_reg_1_7_0 [9:7],\imem_ram.mem_ram_b3_reg_0_1_0 [6],\imem_ram.mem_ram_b1_reg_1_7_0 [5:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b3_reg_0_3_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b3_reg_0_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [27]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b3_reg_0_3_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b3_reg_0_3_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b3_reg_0_3_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b3_reg_0_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b3_reg_0_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b3_reg_0_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b3_reg_0_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_3_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b3_reg_0_3_1 ,\imem_ram.mem_ram_b3_reg_0_3_1 ,\imem_ram.mem_ram_b3_reg_0_3_1 ,\imem_ram.mem_ram_b3_reg_0_3_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0_4" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b3_reg_0_4 
       (.ADDRARDADDR({ADDRARDADDR[15:14],\imem_ram.mem_ram_b3_reg_0_1_0 [13],\imem_ram.mem_ram_b1_reg_0_7_0 ,\imem_ram.mem_ram_b3_reg_0_1_0 [11],ADDRARDADDR[10],\imem_ram.mem_ram_b0_reg_0_5_0 [6:5],ADDRARDADDR[7],\imem_ram.mem_ram_b3_reg_0_4_0 [3],\imem_ram.mem_ram_b3_reg_0_4_2 ,\imem_ram.mem_ram_b3_reg_0_4_0 [1],\imem_ram.mem_ram_b3_reg_0_4_1 }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b3_reg_0_4_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b3_reg_0_4_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_4_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [28]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b3_reg_0_4_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b3_reg_0_4_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b3_reg_0_4_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b3_reg_0_4_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b3_reg_0_4_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b3_reg_0_4_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_4_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_4_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b3_reg_0_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_4_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b3_reg_0_4_3 ,\imem_ram.mem_ram_b3_reg_0_4_3 ,\imem_ram.mem_ram_b3_reg_0_4_3 ,\imem_ram.mem_ram_b3_reg_0_4_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b3_reg_0_5 
       (.ADDRARDADDR({ADDRARDADDR[15:14],\imem_ram.mem_ram_b1_reg_1_7_0 [11],\imem_ram.mem_ram_b1_reg_0_7_0 ,\imem_ram.mem_ram_b3_reg_0_1_0 [11],ADDRARDADDR[10],\imem_ram.mem_ram_b0_reg_0_5_0 [6:5],ADDRARDADDR[7],\imem_ram.mem_ram_b3_reg_0_4_0 [3],\imem_ram.mem_ram_b3_reg_0_4_2 ,\imem_ram.mem_ram_b3_reg_0_4_0 [1],\imem_ram.mem_ram_b3_reg_0_4_1 }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b3_reg_0_5_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b3_reg_0_5_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_5_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [29]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b3_reg_0_5_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b3_reg_0_5_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b3_reg_0_5_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b3_reg_0_5_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b3_reg_0_5_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b3_reg_0_5_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_5_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_5_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b3_reg_0_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_5_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b3_reg_0_5_0 ,\imem_ram.mem_ram_b3_reg_0_5_0 ,\imem_ram.mem_ram_b3_reg_0_5_0 ,\imem_ram.mem_ram_b3_reg_0_5_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0_6" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b3_reg_0_6 
       (.ADDRARDADDR({ADDRARDADDR[15:14],\imem_ram.mem_ram_b1_reg_1_7_0 [11],\imem_ram.mem_ram_b1_reg_0_7_0 ,\imem_ram.mem_ram_b3_reg_0_1_0 [11:10],\imem_ram.mem_ram_b1_reg_1_7_0 [9:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b3_reg_0_6_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b3_reg_0_6_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_6_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [30]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b3_reg_0_6_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b3_reg_0_6_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b3_reg_0_6_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b3_reg_0_6_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b3_reg_0_6_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b3_reg_0_6_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_6_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_6_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b3_reg_0_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_6_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b3_reg_0_6_0 ,\imem_ram.mem_ram_b3_reg_0_6_0 ,\imem_ram.mem_ram_b3_reg_0_6_0 ,\imem_ram.mem_ram_b3_reg_0_6_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0_7" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b3_reg_0_7 
       (.ADDRARDADDR({ADDRARDADDR[15:14],\imem_ram.mem_ram_b1_reg_1_7_0 [11],\imem_ram.mem_ram_b1_reg_0_7_0 ,\imem_ram.mem_ram_b3_reg_0_1_0 [11:10],\imem_ram.mem_ram_b1_reg_1_7_0 [9:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_ram.mem_ram_b3_reg_0_7_n_0 ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b3_reg_0_7_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_7_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [31]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b3_reg_0_7_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_ram.mem_ram_b3_reg_0_7_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_ram.mem_ram_b3_reg_0_7_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b3_reg_0_7_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b3_reg_0_7_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b3_reg_0_7_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_7_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_7_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b3_reg_0_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b3_reg_0_7_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b3_reg_0_7_1 ,\imem_ram.mem_ram_b3_reg_0_7_1 ,\imem_ram.mem_ram_b3_reg_0_7_1 ,\imem_ram.mem_ram_b3_reg_0_7_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_1_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b3_reg_1_0 
       (.ADDRARDADDR({\imem_ram.mem_ram_b3_reg_0_1_0 [15:13],\imem_ram.mem_ram_b1_reg_1_7_0 [10],\imem_ram.mem_ram_b3_reg_0_3_0 ,\imem_ram.mem_ram_b3_reg_0_1_0 [10],\imem_ram.mem_ram_b1_reg_1_7_0 [9:7],\imem_ram.mem_ram_b3_reg_0_1_0 [6:5],\imem_ram.mem_ram_b1_reg_1_7_0 [4:1],\imem_ram.mem_ram_b3_reg_0_1_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b3_reg_0_0_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b3_reg_1_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b3_reg_1_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [24]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b3_reg_1_0_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b3_reg_1_0_DOADO_UNCONNECTED [31:1],\imem_ram.rdata_reg [24]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b3_reg_1_0_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b3_reg_1_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b3_reg_1_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b3_reg_1_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b3_reg_1_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_0_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b3_reg_1_0_1 ,\imem_ram.mem_ram_b3_reg_1_0_1 ,\imem_ram.mem_ram_b3_reg_1_0_1 ,\imem_ram.mem_ram_b3_reg_1_0_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_1_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b3_reg_1_1 
       (.ADDRARDADDR({\imem_ram.mem_ram_b3_reg_0_1_0 [15:13],\imem_ram.mem_ram_b1_reg_1_7_0 [10],\imem_ram.mem_ram_b3_reg_0_3_0 ,\imem_ram.mem_ram_b3_reg_0_1_0 [10],\imem_ram.mem_ram_b1_reg_1_7_0 [9:7],\imem_ram.mem_ram_b3_reg_0_1_0 [6],\imem_ram.mem_ram_b1_reg_1_7_0 [5:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b3_reg_0_1_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b3_reg_1_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b3_reg_1_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [25]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b3_reg_1_1_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b3_reg_1_1_DOADO_UNCONNECTED [31:1],\imem_ram.mem_ram_b3_reg_1_7_0 [16]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b3_reg_1_1_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b3_reg_1_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b3_reg_1_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b3_reg_1_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b3_reg_1_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_1_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b3_reg_1_1_0 ,\imem_ram.mem_ram_b3_reg_1_1_0 ,\imem_ram.mem_ram_b3_reg_1_1_0 ,\imem_ram.mem_ram_b3_reg_1_1_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_1_2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b3_reg_1_2 
       (.ADDRARDADDR({\imem_ram.mem_ram_b1_reg_1_7_0 [13:12],\imem_ram.mem_ram_b3_reg_0_1_0 [13],\imem_ram.mem_ram_b1_reg_1_7_0 [10],\imem_ram.mem_ram_b3_reg_0_3_0 ,\imem_ram.mem_ram_b3_reg_0_1_0 [10],\imem_ram.mem_ram_b1_reg_1_7_0 [9:7],\imem_ram.mem_ram_b3_reg_0_1_0 [6],\imem_ram.mem_ram_b1_reg_1_7_0 [5:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b3_reg_0_2_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b3_reg_1_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b3_reg_1_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [26]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b3_reg_1_2_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b3_reg_1_2_DOADO_UNCONNECTED [31:1],\imem_ram.mem_ram_b3_reg_1_7_0 [17]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b3_reg_1_2_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b3_reg_1_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b3_reg_1_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b3_reg_1_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b3_reg_1_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_2_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b3_reg_1_2_0 ,\imem_ram.mem_ram_b3_reg_1_2_0 ,\imem_ram.mem_ram_b3_reg_1_2_0 ,\imem_ram.mem_ram_b3_reg_1_2_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_1_3" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b3_reg_1_3 
       (.ADDRARDADDR({ADDRARDADDR[15:14],\imem_ram.mem_ram_b3_reg_0_1_0 [13],\imem_ram.mem_ram_b1_reg_1_7_0 [10],\imem_ram.mem_ram_b3_reg_0_3_0 ,\imem_ram.mem_ram_b3_reg_0_1_0 [10],\imem_ram.mem_ram_b1_reg_1_7_0 [9:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b3_reg_0_3_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b3_reg_1_3_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b3_reg_1_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [27]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b3_reg_1_3_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b3_reg_1_3_DOADO_UNCONNECTED [31:1],\imem_ram.rdata_reg [27]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b3_reg_1_3_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b3_reg_1_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b3_reg_1_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b3_reg_1_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b3_reg_1_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_3_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b3_reg_1_3_0 ,\imem_ram.mem_ram_b3_reg_1_3_0 ,\imem_ram.mem_ram_b3_reg_1_3_0 ,\imem_ram.mem_ram_b3_reg_1_3_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_1_4" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b3_reg_1_4 
       (.ADDRARDADDR({ADDRARDADDR[15:14],\imem_ram.mem_ram_b3_reg_0_1_0 [13],\imem_ram.mem_ram_b1_reg_0_7_0 ,\imem_ram.mem_ram_b3_reg_0_1_0 [11],ADDRARDADDR[10],\imem_ram.mem_ram_b0_reg_0_5_0 [6:5],ADDRARDADDR[7],\imem_ram.mem_ram_b3_reg_0_4_0 [3],\imem_ram.mem_ram_b3_reg_0_4_2 ,\imem_ram.mem_ram_b3_reg_0_4_0 [1],\imem_ram.mem_ram_b3_reg_0_4_1 }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b3_reg_0_4_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b3_reg_1_4_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b3_reg_1_4_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_4_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [28]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b3_reg_1_4_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b3_reg_1_4_DOADO_UNCONNECTED [31:1],\imem_ram.rdata_reg [28]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b3_reg_1_4_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b3_reg_1_4_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b3_reg_1_4_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b3_reg_1_4_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_4_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_4_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b3_reg_1_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_4_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b3_reg_1_4_1 ,\imem_ram.mem_ram_b3_reg_1_4_1 ,\imem_ram.mem_ram_b3_reg_1_4_1 ,\imem_ram.mem_ram_b3_reg_1_4_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_1_5" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b3_reg_1_5 
       (.ADDRARDADDR({ADDRARDADDR[15:14],\imem_ram.mem_ram_b1_reg_1_7_0 [11],\imem_ram.mem_ram_b1_reg_0_7_0 ,\imem_ram.mem_ram_b3_reg_0_1_0 [11],ADDRARDADDR[10],\imem_ram.mem_ram_b0_reg_0_5_0 [6:5],ADDRARDADDR[7],\imem_ram.mem_ram_b3_reg_0_4_0 [3],\imem_ram.mem_ram_b3_reg_0_4_2 ,\imem_ram.mem_ram_b3_reg_0_4_0 [1],\imem_ram.mem_ram_b3_reg_0_4_1 }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b3_reg_0_5_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b3_reg_1_5_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b3_reg_1_5_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_5_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [29]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b3_reg_1_5_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b3_reg_1_5_DOADO_UNCONNECTED [31:1],\imem_ram.rdata_reg [29]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b3_reg_1_5_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b3_reg_1_5_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b3_reg_1_5_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b3_reg_1_5_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_5_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_5_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b3_reg_1_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_5_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b3_reg_1_5_1 ,\imem_ram.mem_ram_b3_reg_1_5_1 ,\imem_ram.mem_ram_b3_reg_1_5_1 ,\imem_ram.mem_ram_b3_reg_1_5_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_1_6" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b3_reg_1_6 
       (.ADDRARDADDR({ADDRARDADDR[15:14],\imem_ram.mem_ram_b1_reg_1_7_0 [11],\imem_ram.mem_ram_b1_reg_0_7_0 ,\imem_ram.mem_ram_b3_reg_0_1_0 [11:10],\imem_ram.mem_ram_b1_reg_1_7_0 [9:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b3_reg_0_6_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b3_reg_1_6_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b3_reg_1_6_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_6_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [30]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b3_reg_1_6_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b3_reg_1_6_DOADO_UNCONNECTED [31:1],\imem_ram.rdata_reg [30]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b3_reg_1_6_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b3_reg_1_6_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b3_reg_1_6_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b3_reg_1_6_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_6_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_6_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b3_reg_1_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_6_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b3_reg_1_6_1 ,\imem_ram.mem_ram_b3_reg_1_6_1 ,\imem_ram.mem_ram_b3_reg_1_6_1 ,\imem_ram.mem_ram_b3_reg_1_6_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_1_7" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_ram.mem_ram_b3_reg_1_7 
       (.ADDRARDADDR({ADDRARDADDR[15:14],\imem_ram.mem_ram_b1_reg_1_7_0 [11],\imem_ram.mem_ram_b1_reg_0_7_0 ,\imem_ram.mem_ram_b3_reg_0_1_0 [11:10],\imem_ram.mem_ram_b1_reg_1_7_0 [9:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_ram.mem_ram_b3_reg_0_7_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_ram.mem_ram_b3_reg_1_7_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_ram.mem_ram_b3_reg_1_7_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_7_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\imem_ram.mem_ram_b3_reg_0_7_0 [31]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_ram.mem_ram_b3_reg_1_7_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_ram.mem_ram_b3_reg_1_7_DOADO_UNCONNECTED [31:1],\imem_ram.mem_ram_b3_reg_1_7_0 [18]}),
        .DOBDO(\NLW_imem_ram.mem_ram_b3_reg_1_7_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_ram.mem_ram_b3_reg_1_7_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_ram.mem_ram_b3_reg_1_7_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_ram.mem_ram_b3_reg_1_7_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_7_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_7_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_ram.mem_ram_b3_reg_1_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_ram.mem_ram_b3_reg_1_7_SBITERR_UNCONNECTED ),
        .WEA({\imem_ram.mem_ram_b3_reg_1_7_1 ,\imem_ram.mem_ram_b3_reg_1_7_1 ,\imem_ram.mem_ram_b3_reg_1_7_1 ,\imem_ram.mem_ram_b3_reg_1_7_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_10__0 
       (.I0(rden),
        .I1(\imem_ram.rdata_reg [0]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [0]),
        .I3(\iodev_rsp[12][data] ),
        .O(rden_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_12__0 
       (.I0(\imem_ram.rdata_reg [3]),
        .I1(rden),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_4__0 [2]),
        .I3(rden_0),
        .O(\imem_ram.mem_ram_b0_reg_1_3_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_13__0 
       (.I0(\imem_ram.rdata_reg [19]),
        .I1(rden),
        .I2(rden_0),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_4__0 [4]),
        .I4(\boot_rsp[ack] ),
        .I5(DOADO[0]),
        .O(\imem_ram.mem_ram_b2_reg_1_3_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_14__0 
       (.I0(\imem_ram.rdata_reg [2]),
        .I1(rden),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_4__0 [1]),
        .I3(rden_0),
        .O(\imem_ram.mem_ram_b0_reg_1_2_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_18 
       (.I0(\imem_ram.rdata_reg [20]),
        .I1(rden),
        .I2(rden_0),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_4__0 [5]),
        .I4(\boot_rsp[ack] ),
        .I5(DOADO[1]),
        .O(\imem_ram.mem_ram_b2_reg_1_4_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_18__0 
       (.I0(\imem_ram.rdata_reg [4]),
        .I1(rden),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_4__0 [3]),
        .I3(rden_0),
        .O(\imem_ram.mem_ram_b0_reg_1_4_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_8__0 
       (.I0(\imem_ram.rdata_reg [1]),
        .I1(rden),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_4__0 [0]),
        .I3(rden_0),
        .O(\imem_ram.mem_ram_b0_reg_1_1_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_10 
       (.I0(\imem_ram.rdata_reg [30]),
        .I1(rden),
        .I2(rden_0),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_4__0 [9]),
        .I4(\boot_rsp[ack] ),
        .I5(DOADO[5]),
        .O(\imem_ram.mem_ram_b3_reg_1_6_0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_6 
       (.I0(\imem_ram.rdata_reg [29]),
        .I1(rden),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [3]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0_0 [2]),
        .O(\imem_ram.mem_ram_b3_reg_1_5_0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_8__0 
       (.I0(\imem_ram.rdata_reg [28]),
        .I1(rden),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [2]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0_0 [1]),
        .O(\imem_ram.mem_ram_b3_reg_1_4_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_13 
       (.I0(\imem_ram.rdata_reg [24]),
        .I1(rden),
        .I2(\boot_rsp[ack] ),
        .I3(DOADO[3]),
        .I4(rden_0),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_4__0 [7]),
        .O(\imem_ram.mem_ram_b3_reg_1_0_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_15 
       (.I0(\imem_ram.rdata_reg [27]),
        .I1(rden),
        .I2(rden_0),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_4__0 [8]),
        .I4(\boot_rsp[ack] ),
        .I5(DOADO[4]),
        .O(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_5__0 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_15_n_0 ),
        .I1(m_axi_rdata),
        .I2(\rdata_o_reg[11] ),
        .I3(Q),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [1]),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0_0 [0]),
        .O(\main_rsp[data] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_9 
       (.I0(\imem_ram.rdata_reg [22]),
        .I1(rden),
        .I2(\boot_rsp[ack] ),
        .I3(DOADO[2]),
        .I4(rden_0),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_4__0 [6]),
        .O(\imem_ram.mem_ram_b2_reg_1_6_0 ));
  FDCE rden_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rden0),
        .Q(rden));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_mtime
   (\iodev_rsp[11][ack] ,
    mti_i,
    \mtime_hi_reg[0]_0 ,
    \mtime_hi_reg[1]_0 ,
    \mtime_hi_reg[2]_0 ,
    \mtime_hi_reg[3]_0 ,
    \mtime_hi_reg[4]_0 ,
    \mtime_hi_reg[5]_0 ,
    \mtime_hi_reg[6]_0 ,
    \mtime_hi_reg[7]_0 ,
    \mtime_hi_reg[8]_0 ,
    \mtime_hi_reg[9]_0 ,
    \mtime_hi_reg[10]_0 ,
    \mtime_hi_reg[11]_0 ,
    \mtime_hi_reg[12]_0 ,
    \mtime_hi_reg[13]_0 ,
    \mtime_hi_reg[14]_0 ,
    \mtime_hi_reg[15]_0 ,
    \mtime_hi_reg[16]_0 ,
    \mtime_hi_reg[17]_0 ,
    \mtime_hi_reg[18]_0 ,
    \mtime_hi_reg[19]_0 ,
    \mtime_hi_reg[20]_0 ,
    \mtime_hi_reg[21]_0 ,
    \mtime_hi_reg[22]_0 ,
    \mtime_hi_reg[23]_0 ,
    \mtime_hi_reg[24]_0 ,
    \mtime_hi_reg[25]_0 ,
    \mtime_hi_reg[26]_0 ,
    \mtime_hi_reg[27]_0 ,
    \mtime_hi_reg[28]_0 ,
    \mtime_hi_reg[29]_0 ,
    \mtime_hi_reg[30]_0 ,
    \mtime_hi_reg[31]_0 ,
    Q,
    \mtime_hi_reg[0]_1 ,
    \mtimecmp_hi_reg[1]_0 ,
    \mtimecmp_hi_reg[2]_0 ,
    \mtimecmp_hi_reg[3]_0 ,
    \mtimecmp_lo_reg[4]_0 ,
    \mtimecmp_hi_reg[5]_0 ,
    \mtimecmp_hi_reg[6]_0 ,
    \mtime_lo_reg[7]_0 ,
    \mtimecmp_hi_reg[8]_0 ,
    \mtimecmp_lo_reg[9]_0 ,
    \mtimecmp_hi_reg[10]_0 ,
    \mtimecmp_lo_reg[11]_0 ,
    \mtimecmp_hi_reg[12]_0 ,
    \mtimecmp_lo_reg[13]_0 ,
    \mtimecmp_lo_reg[14]_0 ,
    \mtimecmp_hi_reg[15]_0 ,
    \mtimecmp_hi_reg[16]_0 ,
    \mtimecmp_lo_reg[17]_0 ,
    \mtime_lo_reg[18]_0 ,
    \mtime_hi_reg[19]_1 ,
    \mtimecmp_hi_reg[20]_0 ,
    \mtime_lo_reg[21]_0 ,
    \mtimecmp_hi_reg[22]_0 ,
    \mtime_lo_reg[23]_0 ,
    \mtimecmp_hi_reg[24]_0 ,
    \mtimecmp_hi_reg[25]_0 ,
    \mtimecmp_hi_reg[26]_0 ,
    \mtimecmp_lo_reg[27]_0 ,
    \mtimecmp_hi_reg[28]_0 ,
    \mtimecmp_hi_reg[29]_0 ,
    \mtimecmp_hi_reg[30]_0 ,
    \mtimecmp_hi_reg[31]_0 ,
    \bus_rsp_o_reg[data][26]_0 ,
    \bus_rsp_o_reg[data][31]_0 ,
    \bus_rsp_o_reg[data][25]_0 ,
    \bus_rsp_o_reg[data][24]_0 ,
    \bus_rsp_o_reg[data][23]_0 ,
    \bus_rsp_o_reg[data][22]_0 ,
    \bus_rsp_o_reg[data][21]_0 ,
    \bus_rsp_o_reg[data][18]_0 ,
    \bus_rsp_o_reg[data][16]_0 ,
    \bus_rsp_o_reg[data][15]_0 ,
    \bus_rsp_o_reg[data][14]_0 ,
    \bus_rsp_o_reg[data][13]_0 ,
    \bus_rsp_o_reg[data][11]_0 ,
    \bus_rsp_o_reg[data][10]_0 ,
    \bus_rsp_o_reg[data][9]_0 ,
    clk,
    rstn_sys,
    \iodev_req[11][stb] ,
    \bus_rsp_o_reg[data][0]_0 ,
    \bus_rsp_o_reg[data][0]_1 ,
    \mtimecmp_lo_reg[31]_0 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0_0 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 ,
    D,
    E,
    \mtimecmp_lo_reg[31]_1 ,
    \bus_rsp_o_reg[data][31]_1 );
  output \iodev_rsp[11][ack] ;
  output mti_i;
  output \mtime_hi_reg[0]_0 ;
  output \mtime_hi_reg[1]_0 ;
  output \mtime_hi_reg[2]_0 ;
  output \mtime_hi_reg[3]_0 ;
  output \mtime_hi_reg[4]_0 ;
  output \mtime_hi_reg[5]_0 ;
  output \mtime_hi_reg[6]_0 ;
  output \mtime_hi_reg[7]_0 ;
  output \mtime_hi_reg[8]_0 ;
  output \mtime_hi_reg[9]_0 ;
  output \mtime_hi_reg[10]_0 ;
  output \mtime_hi_reg[11]_0 ;
  output \mtime_hi_reg[12]_0 ;
  output \mtime_hi_reg[13]_0 ;
  output \mtime_hi_reg[14]_0 ;
  output \mtime_hi_reg[15]_0 ;
  output \mtime_hi_reg[16]_0 ;
  output \mtime_hi_reg[17]_0 ;
  output \mtime_hi_reg[18]_0 ;
  output \mtime_hi_reg[19]_0 ;
  output \mtime_hi_reg[20]_0 ;
  output \mtime_hi_reg[21]_0 ;
  output \mtime_hi_reg[22]_0 ;
  output \mtime_hi_reg[23]_0 ;
  output \mtime_hi_reg[24]_0 ;
  output \mtime_hi_reg[25]_0 ;
  output \mtime_hi_reg[26]_0 ;
  output \mtime_hi_reg[27]_0 ;
  output \mtime_hi_reg[28]_0 ;
  output \mtime_hi_reg[29]_0 ;
  output \mtime_hi_reg[30]_0 ;
  output \mtime_hi_reg[31]_0 ;
  output [31:0]Q;
  output \mtime_hi_reg[0]_1 ;
  output \mtimecmp_hi_reg[1]_0 ;
  output \mtimecmp_hi_reg[2]_0 ;
  output \mtimecmp_hi_reg[3]_0 ;
  output \mtimecmp_lo_reg[4]_0 ;
  output \mtimecmp_hi_reg[5]_0 ;
  output \mtimecmp_hi_reg[6]_0 ;
  output \mtime_lo_reg[7]_0 ;
  output \mtimecmp_hi_reg[8]_0 ;
  output \mtimecmp_lo_reg[9]_0 ;
  output \mtimecmp_hi_reg[10]_0 ;
  output \mtimecmp_lo_reg[11]_0 ;
  output \mtimecmp_hi_reg[12]_0 ;
  output \mtimecmp_lo_reg[13]_0 ;
  output \mtimecmp_lo_reg[14]_0 ;
  output \mtimecmp_hi_reg[15]_0 ;
  output \mtimecmp_hi_reg[16]_0 ;
  output \mtimecmp_lo_reg[17]_0 ;
  output \mtime_lo_reg[18]_0 ;
  output \mtime_hi_reg[19]_1 ;
  output \mtimecmp_hi_reg[20]_0 ;
  output \mtime_lo_reg[21]_0 ;
  output \mtimecmp_hi_reg[22]_0 ;
  output \mtime_lo_reg[23]_0 ;
  output \mtimecmp_hi_reg[24]_0 ;
  output \mtimecmp_hi_reg[25]_0 ;
  output \mtimecmp_hi_reg[26]_0 ;
  output \mtimecmp_lo_reg[27]_0 ;
  output \mtimecmp_hi_reg[28]_0 ;
  output \mtimecmp_hi_reg[29]_0 ;
  output \mtimecmp_hi_reg[30]_0 ;
  output \mtimecmp_hi_reg[31]_0 ;
  output \bus_rsp_o_reg[data][26]_0 ;
  output [17:0]\bus_rsp_o_reg[data][31]_0 ;
  output \bus_rsp_o_reg[data][25]_0 ;
  output \bus_rsp_o_reg[data][24]_0 ;
  output \bus_rsp_o_reg[data][23]_0 ;
  output \bus_rsp_o_reg[data][22]_0 ;
  output \bus_rsp_o_reg[data][21]_0 ;
  output \bus_rsp_o_reg[data][18]_0 ;
  output \bus_rsp_o_reg[data][16]_0 ;
  output \bus_rsp_o_reg[data][15]_0 ;
  output \bus_rsp_o_reg[data][14]_0 ;
  output \bus_rsp_o_reg[data][13]_0 ;
  output \bus_rsp_o_reg[data][11]_0 ;
  output \bus_rsp_o_reg[data][10]_0 ;
  output \bus_rsp_o_reg[data][9]_0 ;
  input clk;
  input rstn_sys;
  input \iodev_req[11][stb] ;
  input \bus_rsp_o_reg[data][0]_0 ;
  input \bus_rsp_o_reg[data][0]_1 ;
  input [31:0]\mtimecmp_lo_reg[31]_0 ;
  input [13:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0 ;
  input [13:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0_0 ;
  input [2:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 ;
  input [1:0]D;
  input [0:0]E;
  input [0:0]\mtimecmp_lo_reg[31]_1 ;
  input [31:0]\bus_rsp_o_reg[data][31]_1 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire \bus_rsp_o_reg[data][0]_0 ;
  wire \bus_rsp_o_reg[data][0]_1 ;
  wire \bus_rsp_o_reg[data][10]_0 ;
  wire \bus_rsp_o_reg[data][11]_0 ;
  wire \bus_rsp_o_reg[data][13]_0 ;
  wire \bus_rsp_o_reg[data][14]_0 ;
  wire \bus_rsp_o_reg[data][15]_0 ;
  wire \bus_rsp_o_reg[data][16]_0 ;
  wire \bus_rsp_o_reg[data][18]_0 ;
  wire \bus_rsp_o_reg[data][21]_0 ;
  wire \bus_rsp_o_reg[data][22]_0 ;
  wire \bus_rsp_o_reg[data][23]_0 ;
  wire \bus_rsp_o_reg[data][24]_0 ;
  wire \bus_rsp_o_reg[data][25]_0 ;
  wire \bus_rsp_o_reg[data][26]_0 ;
  wire [17:0]\bus_rsp_o_reg[data][31]_0 ;
  wire [31:0]\bus_rsp_o_reg[data][31]_1 ;
  wire \bus_rsp_o_reg[data][9]_0 ;
  wire clk;
  wire cmp_hi_eq;
  wire cmp_hi_gt;
  wire cmp_lo_ge;
  wire cmp_lo_ge_ff;
  wire cmp_lo_ge_ff0_carry__0_i_1_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_2_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_3_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_4_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_5_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_6_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_7_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_8_n_0;
  wire cmp_lo_ge_ff0_carry__0_n_0;
  wire cmp_lo_ge_ff0_carry__0_n_1;
  wire cmp_lo_ge_ff0_carry__0_n_2;
  wire cmp_lo_ge_ff0_carry__0_n_3;
  wire cmp_lo_ge_ff0_carry__1_i_1_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_2_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_3_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_4_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_5_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_6_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_7_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_8_n_0;
  wire cmp_lo_ge_ff0_carry__1_n_0;
  wire cmp_lo_ge_ff0_carry__1_n_1;
  wire cmp_lo_ge_ff0_carry__1_n_2;
  wire cmp_lo_ge_ff0_carry__1_n_3;
  wire cmp_lo_ge_ff0_carry__2_i_1_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_2_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_3_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_4_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_5_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_6_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_7_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_8_n_0;
  wire cmp_lo_ge_ff0_carry__2_n_1;
  wire cmp_lo_ge_ff0_carry__2_n_2;
  wire cmp_lo_ge_ff0_carry__2_n_3;
  wire cmp_lo_ge_ff0_carry_i_1_n_0;
  wire cmp_lo_ge_ff0_carry_i_2_n_0;
  wire cmp_lo_ge_ff0_carry_i_3_n_0;
  wire cmp_lo_ge_ff0_carry_i_4_n_0;
  wire cmp_lo_ge_ff0_carry_i_5_n_0;
  wire cmp_lo_ge_ff0_carry_i_6_n_0;
  wire cmp_lo_ge_ff0_carry_i_7_n_0;
  wire cmp_lo_ge_ff0_carry_i_8_n_0;
  wire cmp_lo_ge_ff0_carry_n_0;
  wire cmp_lo_ge_ff0_carry_n_1;
  wire cmp_lo_ge_ff0_carry_n_2;
  wire cmp_lo_ge_ff0_carry_n_3;
  wire \iodev_req[11][stb] ;
  wire \iodev_rsp[11][ack] ;
  wire [26:9]\iodev_rsp[11][data] ;
  wire irq_o1_carry__0_i_1_n_0;
  wire irq_o1_carry__0_i_2_n_0;
  wire irq_o1_carry__0_i_3_n_0;
  wire irq_o1_carry__0_i_4_n_0;
  wire irq_o1_carry__0_i_5_n_0;
  wire irq_o1_carry__0_i_6_n_0;
  wire irq_o1_carry__0_i_7_n_0;
  wire irq_o1_carry__0_i_8_n_0;
  wire irq_o1_carry__0_n_0;
  wire irq_o1_carry__0_n_1;
  wire irq_o1_carry__0_n_2;
  wire irq_o1_carry__0_n_3;
  wire irq_o1_carry__1_i_1_n_0;
  wire irq_o1_carry__1_i_2_n_0;
  wire irq_o1_carry__1_i_3_n_0;
  wire irq_o1_carry__1_i_4_n_0;
  wire irq_o1_carry__1_i_5_n_0;
  wire irq_o1_carry__1_i_6_n_0;
  wire irq_o1_carry__1_i_7_n_0;
  wire irq_o1_carry__1_i_8_n_0;
  wire irq_o1_carry__1_n_0;
  wire irq_o1_carry__1_n_1;
  wire irq_o1_carry__1_n_2;
  wire irq_o1_carry__1_n_3;
  wire irq_o1_carry__2_i_1_n_0;
  wire irq_o1_carry__2_i_2_n_0;
  wire irq_o1_carry__2_i_3_n_0;
  wire irq_o1_carry__2_i_4_n_0;
  wire irq_o1_carry__2_i_5_n_0;
  wire irq_o1_carry__2_i_6_n_0;
  wire irq_o1_carry__2_i_7_n_0;
  wire irq_o1_carry__2_i_8_n_0;
  wire irq_o1_carry__2_n_1;
  wire irq_o1_carry__2_n_2;
  wire irq_o1_carry__2_n_3;
  wire irq_o1_carry_i_1_n_0;
  wire irq_o1_carry_i_2_n_0;
  wire irq_o1_carry_i_3_n_0;
  wire irq_o1_carry_i_4_n_0;
  wire irq_o1_carry_i_5_n_0;
  wire irq_o1_carry_i_6_n_0;
  wire irq_o1_carry_i_7_n_0;
  wire irq_o1_carry_i_8_n_0;
  wire irq_o1_carry_n_0;
  wire irq_o1_carry_n_1;
  wire irq_o1_carry_n_2;
  wire irq_o1_carry_n_3;
  wire irq_o2_carry__0_i_1_n_0;
  wire irq_o2_carry__0_i_2_n_0;
  wire irq_o2_carry__0_i_3_n_0;
  wire irq_o2_carry__0_i_4_n_0;
  wire irq_o2_carry__0_n_0;
  wire irq_o2_carry__0_n_1;
  wire irq_o2_carry__0_n_2;
  wire irq_o2_carry__0_n_3;
  wire irq_o2_carry__1_i_1_n_0;
  wire irq_o2_carry__1_i_2_n_0;
  wire irq_o2_carry__1_i_3_n_0;
  wire irq_o2_carry__1_n_2;
  wire irq_o2_carry__1_n_3;
  wire irq_o2_carry_i_1_n_0;
  wire irq_o2_carry_i_2_n_0;
  wire irq_o2_carry_i_3_n_0;
  wire irq_o2_carry_i_4_n_0;
  wire irq_o2_carry_n_0;
  wire irq_o2_carry_n_1;
  wire irq_o2_carry_n_2;
  wire irq_o2_carry_n_3;
  wire irq_o_i_1_n_0;
  wire load;
  wire [2:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 ;
  wire [13:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0 ;
  wire [13:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0_0 ;
  wire mti_i;
  wire \mtime_hi[11]_i_2_n_0 ;
  wire \mtime_hi[11]_i_3_n_0 ;
  wire \mtime_hi[11]_i_4_n_0 ;
  wire \mtime_hi[11]_i_5_n_0 ;
  wire \mtime_hi[15]_i_2_n_0 ;
  wire \mtime_hi[15]_i_3_n_0 ;
  wire \mtime_hi[15]_i_4_n_0 ;
  wire \mtime_hi[15]_i_5_n_0 ;
  wire \mtime_hi[19]_i_2_n_0 ;
  wire \mtime_hi[19]_i_3_n_0 ;
  wire \mtime_hi[19]_i_4_n_0 ;
  wire \mtime_hi[19]_i_5_n_0 ;
  wire \mtime_hi[23]_i_2_n_0 ;
  wire \mtime_hi[23]_i_3_n_0 ;
  wire \mtime_hi[23]_i_4_n_0 ;
  wire \mtime_hi[23]_i_5_n_0 ;
  wire \mtime_hi[27]_i_2_n_0 ;
  wire \mtime_hi[27]_i_3_n_0 ;
  wire \mtime_hi[27]_i_4_n_0 ;
  wire \mtime_hi[27]_i_5_n_0 ;
  wire \mtime_hi[31]_i_2_n_0 ;
  wire \mtime_hi[31]_i_3_n_0 ;
  wire \mtime_hi[31]_i_4_n_0 ;
  wire \mtime_hi[31]_i_5_n_0 ;
  wire \mtime_hi[3]_i_2_n_0 ;
  wire \mtime_hi[3]_i_3_n_0 ;
  wire \mtime_hi[3]_i_4_n_0 ;
  wire \mtime_hi[3]_i_5_n_0 ;
  wire \mtime_hi[3]_i_6_n_0 ;
  wire \mtime_hi[7]_i_2_n_0 ;
  wire \mtime_hi[7]_i_3_n_0 ;
  wire \mtime_hi[7]_i_4_n_0 ;
  wire \mtime_hi[7]_i_5_n_0 ;
  wire \mtime_hi_reg[0]_0 ;
  wire \mtime_hi_reg[0]_1 ;
  wire \mtime_hi_reg[10]_0 ;
  wire \mtime_hi_reg[11]_0 ;
  wire \mtime_hi_reg[11]_i_1_n_0 ;
  wire \mtime_hi_reg[11]_i_1_n_1 ;
  wire \mtime_hi_reg[11]_i_1_n_2 ;
  wire \mtime_hi_reg[11]_i_1_n_3 ;
  wire \mtime_hi_reg[11]_i_1_n_4 ;
  wire \mtime_hi_reg[11]_i_1_n_5 ;
  wire \mtime_hi_reg[11]_i_1_n_6 ;
  wire \mtime_hi_reg[11]_i_1_n_7 ;
  wire \mtime_hi_reg[12]_0 ;
  wire \mtime_hi_reg[13]_0 ;
  wire \mtime_hi_reg[14]_0 ;
  wire \mtime_hi_reg[15]_0 ;
  wire \mtime_hi_reg[15]_i_1_n_0 ;
  wire \mtime_hi_reg[15]_i_1_n_1 ;
  wire \mtime_hi_reg[15]_i_1_n_2 ;
  wire \mtime_hi_reg[15]_i_1_n_3 ;
  wire \mtime_hi_reg[15]_i_1_n_4 ;
  wire \mtime_hi_reg[15]_i_1_n_5 ;
  wire \mtime_hi_reg[15]_i_1_n_6 ;
  wire \mtime_hi_reg[15]_i_1_n_7 ;
  wire \mtime_hi_reg[16]_0 ;
  wire \mtime_hi_reg[17]_0 ;
  wire \mtime_hi_reg[18]_0 ;
  wire \mtime_hi_reg[19]_0 ;
  wire \mtime_hi_reg[19]_1 ;
  wire \mtime_hi_reg[19]_i_1_n_0 ;
  wire \mtime_hi_reg[19]_i_1_n_1 ;
  wire \mtime_hi_reg[19]_i_1_n_2 ;
  wire \mtime_hi_reg[19]_i_1_n_3 ;
  wire \mtime_hi_reg[19]_i_1_n_4 ;
  wire \mtime_hi_reg[19]_i_1_n_5 ;
  wire \mtime_hi_reg[19]_i_1_n_6 ;
  wire \mtime_hi_reg[19]_i_1_n_7 ;
  wire \mtime_hi_reg[1]_0 ;
  wire \mtime_hi_reg[20]_0 ;
  wire \mtime_hi_reg[21]_0 ;
  wire \mtime_hi_reg[22]_0 ;
  wire \mtime_hi_reg[23]_0 ;
  wire \mtime_hi_reg[23]_i_1_n_0 ;
  wire \mtime_hi_reg[23]_i_1_n_1 ;
  wire \mtime_hi_reg[23]_i_1_n_2 ;
  wire \mtime_hi_reg[23]_i_1_n_3 ;
  wire \mtime_hi_reg[23]_i_1_n_4 ;
  wire \mtime_hi_reg[23]_i_1_n_5 ;
  wire \mtime_hi_reg[23]_i_1_n_6 ;
  wire \mtime_hi_reg[23]_i_1_n_7 ;
  wire \mtime_hi_reg[24]_0 ;
  wire \mtime_hi_reg[25]_0 ;
  wire \mtime_hi_reg[26]_0 ;
  wire \mtime_hi_reg[27]_0 ;
  wire \mtime_hi_reg[27]_i_1_n_0 ;
  wire \mtime_hi_reg[27]_i_1_n_1 ;
  wire \mtime_hi_reg[27]_i_1_n_2 ;
  wire \mtime_hi_reg[27]_i_1_n_3 ;
  wire \mtime_hi_reg[27]_i_1_n_4 ;
  wire \mtime_hi_reg[27]_i_1_n_5 ;
  wire \mtime_hi_reg[27]_i_1_n_6 ;
  wire \mtime_hi_reg[27]_i_1_n_7 ;
  wire \mtime_hi_reg[28]_0 ;
  wire \mtime_hi_reg[29]_0 ;
  wire \mtime_hi_reg[2]_0 ;
  wire \mtime_hi_reg[30]_0 ;
  wire \mtime_hi_reg[31]_0 ;
  wire \mtime_hi_reg[31]_i_1_n_1 ;
  wire \mtime_hi_reg[31]_i_1_n_2 ;
  wire \mtime_hi_reg[31]_i_1_n_3 ;
  wire \mtime_hi_reg[31]_i_1_n_4 ;
  wire \mtime_hi_reg[31]_i_1_n_5 ;
  wire \mtime_hi_reg[31]_i_1_n_6 ;
  wire \mtime_hi_reg[31]_i_1_n_7 ;
  wire \mtime_hi_reg[3]_0 ;
  wire \mtime_hi_reg[3]_i_1_n_0 ;
  wire \mtime_hi_reg[3]_i_1_n_1 ;
  wire \mtime_hi_reg[3]_i_1_n_2 ;
  wire \mtime_hi_reg[3]_i_1_n_3 ;
  wire \mtime_hi_reg[3]_i_1_n_4 ;
  wire \mtime_hi_reg[3]_i_1_n_5 ;
  wire \mtime_hi_reg[3]_i_1_n_6 ;
  wire \mtime_hi_reg[3]_i_1_n_7 ;
  wire \mtime_hi_reg[4]_0 ;
  wire \mtime_hi_reg[5]_0 ;
  wire \mtime_hi_reg[6]_0 ;
  wire \mtime_hi_reg[7]_0 ;
  wire \mtime_hi_reg[7]_i_1_n_0 ;
  wire \mtime_hi_reg[7]_i_1_n_1 ;
  wire \mtime_hi_reg[7]_i_1_n_2 ;
  wire \mtime_hi_reg[7]_i_1_n_3 ;
  wire \mtime_hi_reg[7]_i_1_n_4 ;
  wire \mtime_hi_reg[7]_i_1_n_5 ;
  wire \mtime_hi_reg[7]_i_1_n_6 ;
  wire \mtime_hi_reg[7]_i_1_n_7 ;
  wire \mtime_hi_reg[8]_0 ;
  wire \mtime_hi_reg[9]_0 ;
  wire \mtime_lo[0]_i_1_n_0 ;
  wire \mtime_lo[10]_i_1_n_0 ;
  wire \mtime_lo[11]_i_1_n_0 ;
  wire \mtime_lo[12]_i_1_n_0 ;
  wire \mtime_lo[13]_i_1_n_0 ;
  wire \mtime_lo[14]_i_1_n_0 ;
  wire \mtime_lo[15]_i_1_n_0 ;
  wire \mtime_lo[16]_i_1_n_0 ;
  wire \mtime_lo[17]_i_1_n_0 ;
  wire \mtime_lo[18]_i_1_n_0 ;
  wire \mtime_lo[19]_i_1_n_0 ;
  wire \mtime_lo[1]_i_1_n_0 ;
  wire \mtime_lo[20]_i_1_n_0 ;
  wire \mtime_lo[21]_i_1_n_0 ;
  wire \mtime_lo[22]_i_1_n_0 ;
  wire \mtime_lo[23]_i_1_n_0 ;
  wire \mtime_lo[24]_i_1_n_0 ;
  wire \mtime_lo[25]_i_1_n_0 ;
  wire \mtime_lo[26]_i_1_n_0 ;
  wire \mtime_lo[27]_i_1_n_0 ;
  wire \mtime_lo[28]_i_1_n_0 ;
  wire \mtime_lo[29]_i_1_n_0 ;
  wire \mtime_lo[2]_i_1_n_0 ;
  wire \mtime_lo[30]_i_1_n_0 ;
  wire \mtime_lo[31]_i_1_n_0 ;
  wire \mtime_lo[3]_i_1_n_0 ;
  wire \mtime_lo[4]_i_1_n_0 ;
  wire \mtime_lo[5]_i_1_n_0 ;
  wire \mtime_lo[6]_i_1_n_0 ;
  wire \mtime_lo[7]_i_1_n_0 ;
  wire \mtime_lo[8]_i_1_n_0 ;
  wire \mtime_lo[9]_i_1_n_0 ;
  wire mtime_lo_cry;
  wire \mtime_lo_reg[18]_0 ;
  wire \mtime_lo_reg[21]_0 ;
  wire \mtime_lo_reg[23]_0 ;
  wire \mtime_lo_reg[7]_0 ;
  wire \mtime_we_reg_n_0_[0] ;
  wire \mtimecmp_hi_reg[10]_0 ;
  wire \mtimecmp_hi_reg[12]_0 ;
  wire \mtimecmp_hi_reg[15]_0 ;
  wire \mtimecmp_hi_reg[16]_0 ;
  wire \mtimecmp_hi_reg[1]_0 ;
  wire \mtimecmp_hi_reg[20]_0 ;
  wire \mtimecmp_hi_reg[22]_0 ;
  wire \mtimecmp_hi_reg[24]_0 ;
  wire \mtimecmp_hi_reg[25]_0 ;
  wire \mtimecmp_hi_reg[26]_0 ;
  wire \mtimecmp_hi_reg[28]_0 ;
  wire \mtimecmp_hi_reg[29]_0 ;
  wire \mtimecmp_hi_reg[2]_0 ;
  wire \mtimecmp_hi_reg[30]_0 ;
  wire \mtimecmp_hi_reg[31]_0 ;
  wire \mtimecmp_hi_reg[3]_0 ;
  wire \mtimecmp_hi_reg[5]_0 ;
  wire \mtimecmp_hi_reg[6]_0 ;
  wire \mtimecmp_hi_reg[8]_0 ;
  wire \mtimecmp_hi_reg_n_0_[0] ;
  wire \mtimecmp_hi_reg_n_0_[10] ;
  wire \mtimecmp_hi_reg_n_0_[11] ;
  wire \mtimecmp_hi_reg_n_0_[12] ;
  wire \mtimecmp_hi_reg_n_0_[13] ;
  wire \mtimecmp_hi_reg_n_0_[14] ;
  wire \mtimecmp_hi_reg_n_0_[15] ;
  wire \mtimecmp_hi_reg_n_0_[16] ;
  wire \mtimecmp_hi_reg_n_0_[17] ;
  wire \mtimecmp_hi_reg_n_0_[18] ;
  wire \mtimecmp_hi_reg_n_0_[19] ;
  wire \mtimecmp_hi_reg_n_0_[1] ;
  wire \mtimecmp_hi_reg_n_0_[20] ;
  wire \mtimecmp_hi_reg_n_0_[21] ;
  wire \mtimecmp_hi_reg_n_0_[22] ;
  wire \mtimecmp_hi_reg_n_0_[23] ;
  wire \mtimecmp_hi_reg_n_0_[24] ;
  wire \mtimecmp_hi_reg_n_0_[25] ;
  wire \mtimecmp_hi_reg_n_0_[26] ;
  wire \mtimecmp_hi_reg_n_0_[27] ;
  wire \mtimecmp_hi_reg_n_0_[28] ;
  wire \mtimecmp_hi_reg_n_0_[29] ;
  wire \mtimecmp_hi_reg_n_0_[2] ;
  wire \mtimecmp_hi_reg_n_0_[30] ;
  wire \mtimecmp_hi_reg_n_0_[31] ;
  wire \mtimecmp_hi_reg_n_0_[3] ;
  wire \mtimecmp_hi_reg_n_0_[4] ;
  wire \mtimecmp_hi_reg_n_0_[5] ;
  wire \mtimecmp_hi_reg_n_0_[6] ;
  wire \mtimecmp_hi_reg_n_0_[7] ;
  wire \mtimecmp_hi_reg_n_0_[8] ;
  wire \mtimecmp_hi_reg_n_0_[9] ;
  wire \mtimecmp_lo_reg[11]_0 ;
  wire \mtimecmp_lo_reg[13]_0 ;
  wire \mtimecmp_lo_reg[14]_0 ;
  wire \mtimecmp_lo_reg[17]_0 ;
  wire \mtimecmp_lo_reg[27]_0 ;
  wire [31:0]\mtimecmp_lo_reg[31]_0 ;
  wire [0:0]\mtimecmp_lo_reg[31]_1 ;
  wire \mtimecmp_lo_reg[4]_0 ;
  wire \mtimecmp_lo_reg[9]_0 ;
  wire \mtimecmp_lo_reg_n_0_[0] ;
  wire \mtimecmp_lo_reg_n_0_[10] ;
  wire \mtimecmp_lo_reg_n_0_[11] ;
  wire \mtimecmp_lo_reg_n_0_[12] ;
  wire \mtimecmp_lo_reg_n_0_[13] ;
  wire \mtimecmp_lo_reg_n_0_[14] ;
  wire \mtimecmp_lo_reg_n_0_[15] ;
  wire \mtimecmp_lo_reg_n_0_[16] ;
  wire \mtimecmp_lo_reg_n_0_[17] ;
  wire \mtimecmp_lo_reg_n_0_[18] ;
  wire \mtimecmp_lo_reg_n_0_[19] ;
  wire \mtimecmp_lo_reg_n_0_[1] ;
  wire \mtimecmp_lo_reg_n_0_[20] ;
  wire \mtimecmp_lo_reg_n_0_[21] ;
  wire \mtimecmp_lo_reg_n_0_[22] ;
  wire \mtimecmp_lo_reg_n_0_[23] ;
  wire \mtimecmp_lo_reg_n_0_[24] ;
  wire \mtimecmp_lo_reg_n_0_[25] ;
  wire \mtimecmp_lo_reg_n_0_[26] ;
  wire \mtimecmp_lo_reg_n_0_[27] ;
  wire \mtimecmp_lo_reg_n_0_[28] ;
  wire \mtimecmp_lo_reg_n_0_[29] ;
  wire \mtimecmp_lo_reg_n_0_[2] ;
  wire \mtimecmp_lo_reg_n_0_[30] ;
  wire \mtimecmp_lo_reg_n_0_[31] ;
  wire \mtimecmp_lo_reg_n_0_[3] ;
  wire \mtimecmp_lo_reg_n_0_[4] ;
  wire \mtimecmp_lo_reg_n_0_[5] ;
  wire \mtimecmp_lo_reg_n_0_[6] ;
  wire \mtimecmp_lo_reg_n_0_[7] ;
  wire \mtimecmp_lo_reg_n_0_[8] ;
  wire \mtimecmp_lo_reg_n_0_[9] ;
  wire p_0_in;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_4;
  wire plusOp_carry__2_n_5;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__3_n_4;
  wire plusOp_carry__3_n_5;
  wire plusOp_carry__3_n_6;
  wire plusOp_carry__3_n_7;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__4_n_4;
  wire plusOp_carry__4_n_5;
  wire plusOp_carry__4_n_6;
  wire plusOp_carry__4_n_7;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__5_n_4;
  wire plusOp_carry__5_n_5;
  wire plusOp_carry__5_n_6;
  wire plusOp_carry__5_n_7;
  wire plusOp_carry__6_n_2;
  wire plusOp_carry__6_n_3;
  wire plusOp_carry__6_n_5;
  wire plusOp_carry__6_n_6;
  wire plusOp_carry__6_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire rstn_sys;
  wire [3:0]NLW_cmp_lo_ge_ff0_carry_O_UNCONNECTED;
  wire [3:0]NLW_cmp_lo_ge_ff0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_cmp_lo_ge_ff0_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_cmp_lo_ge_ff0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_irq_o1_carry_O_UNCONNECTED;
  wire [3:0]NLW_irq_o1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_irq_o1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_irq_o1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_irq_o2_carry_O_UNCONNECTED;
  wire [3:0]NLW_irq_o2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_irq_o2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_irq_o2_carry__1_O_UNCONNECTED;
  wire [3:3]\NLW_mtime_hi_reg[31]_i_1_CO_UNCONNECTED ;
  wire [2:2]NLW_plusOp_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__6_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h33550F0033550FFF)) 
    \bus_rsp_o[data][0]_i_2__1 
       (.I0(\mtime_hi_reg[0]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[0] ),
        .I2(\mtimecmp_lo_reg_n_0_[0] ),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(Q[0]),
        .O(\mtime_hi_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h5500330F55FF330F)) 
    \bus_rsp_o[data][10]_i_2__0 
       (.I0(\mtimecmp_hi_reg_n_0_[10] ),
        .I1(\mtime_hi_reg[10]_0 ),
        .I2(Q[10]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .I4(\bus_rsp_o_reg[data][0]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[10] ),
        .O(\mtimecmp_hi_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h000F5533FF0F5533)) 
    \bus_rsp_o[data][11]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[11] ),
        .I1(Q[11]),
        .I2(\mtime_hi_reg[11]_0 ),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtimecmp_hi_reg_n_0_[11] ),
        .O(\mtimecmp_lo_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h5533000F5533FF0F)) 
    \bus_rsp_o[data][12]_i_2__0 
       (.I0(\mtimecmp_hi_reg_n_0_[12] ),
        .I1(\mtimecmp_lo_reg_n_0_[12] ),
        .I2(Q[12]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .I4(\bus_rsp_o_reg[data][0]_0 ),
        .I5(\mtime_hi_reg[12]_0 ),
        .O(\mtimecmp_hi_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h000F5533FF0F5533)) 
    \bus_rsp_o[data][13]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[13] ),
        .I1(Q[13]),
        .I2(\mtime_hi_reg[13]_0 ),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtimecmp_hi_reg_n_0_[13] ),
        .O(\mtimecmp_lo_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h330F5500330F55FF)) 
    \bus_rsp_o[data][14]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[14] ),
        .I1(\mtimecmp_hi_reg_n_0_[14] ),
        .I2(\mtime_hi_reg[14]_0 ),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(Q[14]),
        .O(\mtimecmp_lo_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h5500330F55FF330F)) 
    \bus_rsp_o[data][15]_i_2__0 
       (.I0(\mtimecmp_hi_reg_n_0_[15] ),
        .I1(\mtime_hi_reg[15]_0 ),
        .I2(Q[15]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .I4(\bus_rsp_o_reg[data][0]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[15] ),
        .O(\mtimecmp_hi_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h5500330F55FF330F)) 
    \bus_rsp_o[data][16]_i_2__0 
       (.I0(\mtimecmp_hi_reg_n_0_[16] ),
        .I1(\mtime_hi_reg[16]_0 ),
        .I2(Q[16]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .I4(\bus_rsp_o_reg[data][0]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[16] ),
        .O(\mtimecmp_hi_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h000F5533FF0F5533)) 
    \bus_rsp_o[data][17]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[17] ),
        .I1(Q[17]),
        .I2(\mtime_hi_reg[17]_0 ),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtimecmp_hi_reg_n_0_[17] ),
        .O(\mtimecmp_lo_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h33000F5533FF0F55)) 
    \bus_rsp_o[data][18]_i_2__0 
       (.I0(Q[18]),
        .I1(\mtimecmp_hi_reg_n_0_[18] ),
        .I2(\mtimecmp_lo_reg_n_0_[18] ),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[18]_0 ),
        .O(\mtime_lo_reg[18]_0 ));
  LUT6 #(
    .INIT(64'h0F3355000F3355FF)) 
    \bus_rsp_o[data][19]_i_2__0 
       (.I0(\mtime_hi_reg[19]_0 ),
        .I1(\mtimecmp_lo_reg_n_0_[19] ),
        .I2(\mtimecmp_hi_reg_n_0_[19] ),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .I4(\bus_rsp_o_reg[data][0]_0 ),
        .I5(Q[19]),
        .O(\mtime_hi_reg[19]_1 ));
  LUT6 #(
    .INIT(64'h5533000F5533FF0F)) 
    \bus_rsp_o[data][1]_i_2__0 
       (.I0(\mtimecmp_hi_reg_n_0_[1] ),
        .I1(\mtimecmp_lo_reg_n_0_[1] ),
        .I2(Q[1]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .I4(\bus_rsp_o_reg[data][0]_0 ),
        .I5(\mtime_hi_reg[1]_0 ),
        .O(\mtimecmp_hi_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h5500330F55FF330F)) 
    \bus_rsp_o[data][20]_i_2__0 
       (.I0(\mtimecmp_hi_reg_n_0_[20] ),
        .I1(\mtime_hi_reg[20]_0 ),
        .I2(Q[20]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .I4(\bus_rsp_o_reg[data][0]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[20] ),
        .O(\mtimecmp_hi_reg[20]_0 ));
  LUT6 #(
    .INIT(64'h33000F5533FF0F55)) 
    \bus_rsp_o[data][21]_i_2__0 
       (.I0(Q[21]),
        .I1(\mtimecmp_hi_reg_n_0_[21] ),
        .I2(\mtimecmp_lo_reg_n_0_[21] ),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[21]_0 ),
        .O(\mtime_lo_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h5500330F55FF330F)) 
    \bus_rsp_o[data][22]_i_2__0 
       (.I0(\mtimecmp_hi_reg_n_0_[22] ),
        .I1(\mtime_hi_reg[22]_0 ),
        .I2(Q[22]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .I4(\bus_rsp_o_reg[data][0]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[22] ),
        .O(\mtimecmp_hi_reg[22]_0 ));
  LUT6 #(
    .INIT(64'h33000F5533FF0F55)) 
    \bus_rsp_o[data][23]_i_2__0 
       (.I0(Q[23]),
        .I1(\mtimecmp_hi_reg_n_0_[23] ),
        .I2(\mtimecmp_lo_reg_n_0_[23] ),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[23]_0 ),
        .O(\mtime_lo_reg[23]_0 ));
  LUT6 #(
    .INIT(64'h5500330F55FF330F)) 
    \bus_rsp_o[data][24]_i_2__0 
       (.I0(\mtimecmp_hi_reg_n_0_[24] ),
        .I1(\mtime_hi_reg[24]_0 ),
        .I2(Q[24]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .I4(\bus_rsp_o_reg[data][0]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[24] ),
        .O(\mtimecmp_hi_reg[24]_0 ));
  LUT6 #(
    .INIT(64'h5533000F5533FF0F)) 
    \bus_rsp_o[data][25]_i_2__0 
       (.I0(\mtimecmp_hi_reg_n_0_[25] ),
        .I1(\mtimecmp_lo_reg_n_0_[25] ),
        .I2(Q[25]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .I4(\bus_rsp_o_reg[data][0]_0 ),
        .I5(\mtime_hi_reg[25]_0 ),
        .O(\mtimecmp_hi_reg[25]_0 ));
  LUT6 #(
    .INIT(64'h5533000F5533FF0F)) 
    \bus_rsp_o[data][26]_i_2__0 
       (.I0(\mtimecmp_hi_reg_n_0_[26] ),
        .I1(\mtimecmp_lo_reg_n_0_[26] ),
        .I2(Q[26]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .I4(\bus_rsp_o_reg[data][0]_0 ),
        .I5(\mtime_hi_reg[26]_0 ),
        .O(\mtimecmp_hi_reg[26]_0 ));
  LUT6 #(
    .INIT(64'h000F5533FF0F5533)) 
    \bus_rsp_o[data][27]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[27] ),
        .I1(Q[27]),
        .I2(\mtime_hi_reg[27]_0 ),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtimecmp_hi_reg_n_0_[27] ),
        .O(\mtimecmp_lo_reg[27]_0 ));
  LUT6 #(
    .INIT(64'h5500330F55FF330F)) 
    \bus_rsp_o[data][28]_i_2__0 
       (.I0(\mtimecmp_hi_reg_n_0_[28] ),
        .I1(\mtime_hi_reg[28]_0 ),
        .I2(Q[28]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .I4(\bus_rsp_o_reg[data][0]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[28] ),
        .O(\mtimecmp_hi_reg[28]_0 ));
  LUT6 #(
    .INIT(64'h5533000F5533FF0F)) 
    \bus_rsp_o[data][29]_i_2__0 
       (.I0(\mtimecmp_hi_reg_n_0_[29] ),
        .I1(\mtimecmp_lo_reg_n_0_[29] ),
        .I2(Q[29]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .I4(\bus_rsp_o_reg[data][0]_0 ),
        .I5(\mtime_hi_reg[29]_0 ),
        .O(\mtimecmp_hi_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h5500330F55FF330F)) 
    \bus_rsp_o[data][2]_i_2__0 
       (.I0(\mtimecmp_hi_reg_n_0_[2] ),
        .I1(\mtime_hi_reg[2]_0 ),
        .I2(Q[2]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .I4(\bus_rsp_o_reg[data][0]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[2] ),
        .O(\mtimecmp_hi_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h5500330F55FF330F)) 
    \bus_rsp_o[data][30]_i_2__0 
       (.I0(\mtimecmp_hi_reg_n_0_[30] ),
        .I1(\mtime_hi_reg[30]_0 ),
        .I2(Q[30]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .I4(\bus_rsp_o_reg[data][0]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[30] ),
        .O(\mtimecmp_hi_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h5533000F5533FF0F)) 
    \bus_rsp_o[data][31]_i_2__0 
       (.I0(\mtimecmp_hi_reg_n_0_[31] ),
        .I1(\mtimecmp_lo_reg_n_0_[31] ),
        .I2(Q[31]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .I4(\bus_rsp_o_reg[data][0]_0 ),
        .I5(\mtime_hi_reg[31]_0 ),
        .O(\mtimecmp_hi_reg[31]_0 ));
  LUT6 #(
    .INIT(64'h5533000F5533FF0F)) 
    \bus_rsp_o[data][3]_i_2__0 
       (.I0(\mtimecmp_hi_reg_n_0_[3] ),
        .I1(\mtimecmp_lo_reg_n_0_[3] ),
        .I2(Q[3]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .I4(\bus_rsp_o_reg[data][0]_0 ),
        .I5(\mtime_hi_reg[3]_0 ),
        .O(\mtimecmp_hi_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h000F5533FF0F5533)) 
    \bus_rsp_o[data][4]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(\mtime_hi_reg[4]_0 ),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtimecmp_hi_reg_n_0_[4] ),
        .O(\mtimecmp_lo_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h5500330F55FF330F)) 
    \bus_rsp_o[data][5]_i_2__0 
       (.I0(\mtimecmp_hi_reg_n_0_[5] ),
        .I1(\mtime_hi_reg[5]_0 ),
        .I2(Q[5]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .I4(\bus_rsp_o_reg[data][0]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[5] ),
        .O(\mtimecmp_hi_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h5533000F5533FF0F)) 
    \bus_rsp_o[data][6]_i_2__0 
       (.I0(\mtimecmp_hi_reg_n_0_[6] ),
        .I1(\mtimecmp_lo_reg_n_0_[6] ),
        .I2(Q[6]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .I4(\bus_rsp_o_reg[data][0]_0 ),
        .I5(\mtime_hi_reg[6]_0 ),
        .O(\mtimecmp_hi_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h33000F5533FF0F55)) 
    \bus_rsp_o[data][7]_i_2__0 
       (.I0(Q[7]),
        .I1(\mtimecmp_hi_reg_n_0_[7] ),
        .I2(\mtimecmp_lo_reg_n_0_[7] ),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[7]_0 ),
        .O(\mtime_lo_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h5533000F5533FF0F)) 
    \bus_rsp_o[data][8]_i_2__0 
       (.I0(\mtimecmp_hi_reg_n_0_[8] ),
        .I1(\mtimecmp_lo_reg_n_0_[8] ),
        .I2(Q[8]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .I4(\bus_rsp_o_reg[data][0]_0 ),
        .I5(\mtime_hi_reg[8]_0 ),
        .O(\mtimecmp_hi_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h000F5533FF0F5533)) 
    \bus_rsp_o[data][9]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[9] ),
        .I1(Q[9]),
        .I2(\mtime_hi_reg[9]_0 ),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtimecmp_hi_reg_n_0_[9] ),
        .O(\mtimecmp_lo_reg[9]_0 ));
  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[11][stb] ),
        .Q(\iodev_rsp[11][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [0]),
        .Q(\bus_rsp_o_reg[data][31]_0 [0]));
  FDCE \bus_rsp_o_reg[data][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [10]),
        .Q(\iodev_rsp[11][data] [10]));
  FDCE \bus_rsp_o_reg[data][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [11]),
        .Q(\iodev_rsp[11][data] [11]));
  FDCE \bus_rsp_o_reg[data][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [12]),
        .Q(\bus_rsp_o_reg[data][31]_0 [9]));
  FDCE \bus_rsp_o_reg[data][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [13]),
        .Q(\iodev_rsp[11][data] [13]));
  FDCE \bus_rsp_o_reg[data][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [14]),
        .Q(\iodev_rsp[11][data] [14]));
  FDCE \bus_rsp_o_reg[data][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [15]),
        .Q(\iodev_rsp[11][data] [15]));
  FDCE \bus_rsp_o_reg[data][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [16]),
        .Q(\iodev_rsp[11][data] [16]));
  FDCE \bus_rsp_o_reg[data][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [17]),
        .Q(\bus_rsp_o_reg[data][31]_0 [10]));
  FDCE \bus_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [18]),
        .Q(\iodev_rsp[11][data] [18]));
  FDCE \bus_rsp_o_reg[data][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [19]),
        .Q(\bus_rsp_o_reg[data][31]_0 [11]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [1]),
        .Q(\bus_rsp_o_reg[data][31]_0 [1]));
  FDCE \bus_rsp_o_reg[data][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [20]),
        .Q(\bus_rsp_o_reg[data][31]_0 [12]));
  FDCE \bus_rsp_o_reg[data][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [21]),
        .Q(\iodev_rsp[11][data] [21]));
  FDCE \bus_rsp_o_reg[data][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [22]),
        .Q(\iodev_rsp[11][data] [22]));
  FDCE \bus_rsp_o_reg[data][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [23]),
        .Q(\iodev_rsp[11][data] [23]));
  FDCE \bus_rsp_o_reg[data][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [24]),
        .Q(\iodev_rsp[11][data] [24]));
  FDCE \bus_rsp_o_reg[data][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [25]),
        .Q(\iodev_rsp[11][data] [25]));
  FDCE \bus_rsp_o_reg[data][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [26]),
        .Q(\iodev_rsp[11][data] [26]));
  FDCE \bus_rsp_o_reg[data][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [27]),
        .Q(\bus_rsp_o_reg[data][31]_0 [13]));
  FDCE \bus_rsp_o_reg[data][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [28]),
        .Q(\bus_rsp_o_reg[data][31]_0 [14]));
  FDCE \bus_rsp_o_reg[data][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [29]),
        .Q(\bus_rsp_o_reg[data][31]_0 [15]));
  FDCE \bus_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [2]),
        .Q(\bus_rsp_o_reg[data][31]_0 [2]));
  FDCE \bus_rsp_o_reg[data][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [30]),
        .Q(\bus_rsp_o_reg[data][31]_0 [16]));
  FDCE \bus_rsp_o_reg[data][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [31]),
        .Q(\bus_rsp_o_reg[data][31]_0 [17]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [3]),
        .Q(\bus_rsp_o_reg[data][31]_0 [3]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [4]),
        .Q(\bus_rsp_o_reg[data][31]_0 [4]));
  FDCE \bus_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [5]),
        .Q(\bus_rsp_o_reg[data][31]_0 [5]));
  FDCE \bus_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [6]),
        .Q(\bus_rsp_o_reg[data][31]_0 [6]));
  FDCE \bus_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [7]),
        .Q(\bus_rsp_o_reg[data][31]_0 [7]));
  FDCE \bus_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [8]),
        .Q(\bus_rsp_o_reg[data][31]_0 [8]));
  FDCE \bus_rsp_o_reg[data][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [9]),
        .Q(\iodev_rsp[11][data] [9]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff0_carry
       (.CI(1'b0),
        .CO({cmp_lo_ge_ff0_carry_n_0,cmp_lo_ge_ff0_carry_n_1,cmp_lo_ge_ff0_carry_n_2,cmp_lo_ge_ff0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({cmp_lo_ge_ff0_carry_i_1_n_0,cmp_lo_ge_ff0_carry_i_2_n_0,cmp_lo_ge_ff0_carry_i_3_n_0,cmp_lo_ge_ff0_carry_i_4_n_0}),
        .O(NLW_cmp_lo_ge_ff0_carry_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff0_carry_i_5_n_0,cmp_lo_ge_ff0_carry_i_6_n_0,cmp_lo_ge_ff0_carry_i_7_n_0,cmp_lo_ge_ff0_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff0_carry__0
       (.CI(cmp_lo_ge_ff0_carry_n_0),
        .CO({cmp_lo_ge_ff0_carry__0_n_0,cmp_lo_ge_ff0_carry__0_n_1,cmp_lo_ge_ff0_carry__0_n_2,cmp_lo_ge_ff0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({cmp_lo_ge_ff0_carry__0_i_1_n_0,cmp_lo_ge_ff0_carry__0_i_2_n_0,cmp_lo_ge_ff0_carry__0_i_3_n_0,cmp_lo_ge_ff0_carry__0_i_4_n_0}),
        .O(NLW_cmp_lo_ge_ff0_carry__0_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff0_carry__0_i_5_n_0,cmp_lo_ge_ff0_carry__0_i_6_n_0,cmp_lo_ge_ff0_carry__0_i_7_n_0,cmp_lo_ge_ff0_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__0_i_1
       (.I0(Q[15]),
        .I1(\mtimecmp_lo_reg_n_0_[15] ),
        .I2(Q[14]),
        .I3(\mtimecmp_lo_reg_n_0_[14] ),
        .O(cmp_lo_ge_ff0_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__0_i_2
       (.I0(Q[13]),
        .I1(\mtimecmp_lo_reg_n_0_[13] ),
        .I2(Q[12]),
        .I3(\mtimecmp_lo_reg_n_0_[12] ),
        .O(cmp_lo_ge_ff0_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__0_i_3
       (.I0(Q[11]),
        .I1(\mtimecmp_lo_reg_n_0_[11] ),
        .I2(Q[10]),
        .I3(\mtimecmp_lo_reg_n_0_[10] ),
        .O(cmp_lo_ge_ff0_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__0_i_4
       (.I0(Q[9]),
        .I1(\mtimecmp_lo_reg_n_0_[9] ),
        .I2(Q[8]),
        .I3(\mtimecmp_lo_reg_n_0_[8] ),
        .O(cmp_lo_ge_ff0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__0_i_5
       (.I0(\mtimecmp_lo_reg_n_0_[15] ),
        .I1(Q[15]),
        .I2(\mtimecmp_lo_reg_n_0_[14] ),
        .I3(Q[14]),
        .O(cmp_lo_ge_ff0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__0_i_6
       (.I0(\mtimecmp_lo_reg_n_0_[13] ),
        .I1(Q[13]),
        .I2(\mtimecmp_lo_reg_n_0_[12] ),
        .I3(Q[12]),
        .O(cmp_lo_ge_ff0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__0_i_7
       (.I0(\mtimecmp_lo_reg_n_0_[11] ),
        .I1(Q[11]),
        .I2(\mtimecmp_lo_reg_n_0_[10] ),
        .I3(Q[10]),
        .O(cmp_lo_ge_ff0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__0_i_8
       (.I0(\mtimecmp_lo_reg_n_0_[9] ),
        .I1(Q[9]),
        .I2(\mtimecmp_lo_reg_n_0_[8] ),
        .I3(Q[8]),
        .O(cmp_lo_ge_ff0_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff0_carry__1
       (.CI(cmp_lo_ge_ff0_carry__0_n_0),
        .CO({cmp_lo_ge_ff0_carry__1_n_0,cmp_lo_ge_ff0_carry__1_n_1,cmp_lo_ge_ff0_carry__1_n_2,cmp_lo_ge_ff0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({cmp_lo_ge_ff0_carry__1_i_1_n_0,cmp_lo_ge_ff0_carry__1_i_2_n_0,cmp_lo_ge_ff0_carry__1_i_3_n_0,cmp_lo_ge_ff0_carry__1_i_4_n_0}),
        .O(NLW_cmp_lo_ge_ff0_carry__1_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff0_carry__1_i_5_n_0,cmp_lo_ge_ff0_carry__1_i_6_n_0,cmp_lo_ge_ff0_carry__1_i_7_n_0,cmp_lo_ge_ff0_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__1_i_1
       (.I0(Q[23]),
        .I1(\mtimecmp_lo_reg_n_0_[23] ),
        .I2(Q[22]),
        .I3(\mtimecmp_lo_reg_n_0_[22] ),
        .O(cmp_lo_ge_ff0_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__1_i_2
       (.I0(Q[21]),
        .I1(\mtimecmp_lo_reg_n_0_[21] ),
        .I2(Q[20]),
        .I3(\mtimecmp_lo_reg_n_0_[20] ),
        .O(cmp_lo_ge_ff0_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__1_i_3
       (.I0(Q[19]),
        .I1(\mtimecmp_lo_reg_n_0_[19] ),
        .I2(Q[18]),
        .I3(\mtimecmp_lo_reg_n_0_[18] ),
        .O(cmp_lo_ge_ff0_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__1_i_4
       (.I0(Q[17]),
        .I1(\mtimecmp_lo_reg_n_0_[17] ),
        .I2(Q[16]),
        .I3(\mtimecmp_lo_reg_n_0_[16] ),
        .O(cmp_lo_ge_ff0_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__1_i_5
       (.I0(\mtimecmp_lo_reg_n_0_[23] ),
        .I1(Q[23]),
        .I2(\mtimecmp_lo_reg_n_0_[22] ),
        .I3(Q[22]),
        .O(cmp_lo_ge_ff0_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__1_i_6
       (.I0(\mtimecmp_lo_reg_n_0_[21] ),
        .I1(Q[21]),
        .I2(\mtimecmp_lo_reg_n_0_[20] ),
        .I3(Q[20]),
        .O(cmp_lo_ge_ff0_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__1_i_7
       (.I0(\mtimecmp_lo_reg_n_0_[19] ),
        .I1(Q[19]),
        .I2(\mtimecmp_lo_reg_n_0_[18] ),
        .I3(Q[18]),
        .O(cmp_lo_ge_ff0_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__1_i_8
       (.I0(\mtimecmp_lo_reg_n_0_[17] ),
        .I1(Q[17]),
        .I2(\mtimecmp_lo_reg_n_0_[16] ),
        .I3(Q[16]),
        .O(cmp_lo_ge_ff0_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff0_carry__2
       (.CI(cmp_lo_ge_ff0_carry__1_n_0),
        .CO({cmp_lo_ge,cmp_lo_ge_ff0_carry__2_n_1,cmp_lo_ge_ff0_carry__2_n_2,cmp_lo_ge_ff0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({cmp_lo_ge_ff0_carry__2_i_1_n_0,cmp_lo_ge_ff0_carry__2_i_2_n_0,cmp_lo_ge_ff0_carry__2_i_3_n_0,cmp_lo_ge_ff0_carry__2_i_4_n_0}),
        .O(NLW_cmp_lo_ge_ff0_carry__2_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff0_carry__2_i_5_n_0,cmp_lo_ge_ff0_carry__2_i_6_n_0,cmp_lo_ge_ff0_carry__2_i_7_n_0,cmp_lo_ge_ff0_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__2_i_1
       (.I0(Q[31]),
        .I1(\mtimecmp_lo_reg_n_0_[31] ),
        .I2(Q[30]),
        .I3(\mtimecmp_lo_reg_n_0_[30] ),
        .O(cmp_lo_ge_ff0_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__2_i_2
       (.I0(Q[29]),
        .I1(\mtimecmp_lo_reg_n_0_[29] ),
        .I2(Q[28]),
        .I3(\mtimecmp_lo_reg_n_0_[28] ),
        .O(cmp_lo_ge_ff0_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__2_i_3
       (.I0(Q[27]),
        .I1(\mtimecmp_lo_reg_n_0_[27] ),
        .I2(Q[26]),
        .I3(\mtimecmp_lo_reg_n_0_[26] ),
        .O(cmp_lo_ge_ff0_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__2_i_4
       (.I0(Q[25]),
        .I1(\mtimecmp_lo_reg_n_0_[25] ),
        .I2(Q[24]),
        .I3(\mtimecmp_lo_reg_n_0_[24] ),
        .O(cmp_lo_ge_ff0_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__2_i_5
       (.I0(\mtimecmp_lo_reg_n_0_[31] ),
        .I1(Q[31]),
        .I2(\mtimecmp_lo_reg_n_0_[30] ),
        .I3(Q[30]),
        .O(cmp_lo_ge_ff0_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__2_i_6
       (.I0(\mtimecmp_lo_reg_n_0_[29] ),
        .I1(Q[29]),
        .I2(\mtimecmp_lo_reg_n_0_[28] ),
        .I3(Q[28]),
        .O(cmp_lo_ge_ff0_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__2_i_7
       (.I0(\mtimecmp_lo_reg_n_0_[27] ),
        .I1(Q[27]),
        .I2(\mtimecmp_lo_reg_n_0_[26] ),
        .I3(Q[26]),
        .O(cmp_lo_ge_ff0_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__2_i_8
       (.I0(\mtimecmp_lo_reg_n_0_[25] ),
        .I1(Q[25]),
        .I2(\mtimecmp_lo_reg_n_0_[24] ),
        .I3(Q[24]),
        .O(cmp_lo_ge_ff0_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry_i_1
       (.I0(Q[7]),
        .I1(\mtimecmp_lo_reg_n_0_[7] ),
        .I2(Q[6]),
        .I3(\mtimecmp_lo_reg_n_0_[6] ),
        .O(cmp_lo_ge_ff0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry_i_2
       (.I0(Q[5]),
        .I1(\mtimecmp_lo_reg_n_0_[5] ),
        .I2(Q[4]),
        .I3(\mtimecmp_lo_reg_n_0_[4] ),
        .O(cmp_lo_ge_ff0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry_i_3
       (.I0(Q[3]),
        .I1(\mtimecmp_lo_reg_n_0_[3] ),
        .I2(Q[2]),
        .I3(\mtimecmp_lo_reg_n_0_[2] ),
        .O(cmp_lo_ge_ff0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry_i_4
       (.I0(Q[1]),
        .I1(\mtimecmp_lo_reg_n_0_[1] ),
        .I2(Q[0]),
        .I3(\mtimecmp_lo_reg_n_0_[0] ),
        .O(cmp_lo_ge_ff0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry_i_5
       (.I0(\mtimecmp_lo_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\mtimecmp_lo_reg_n_0_[6] ),
        .I3(Q[6]),
        .O(cmp_lo_ge_ff0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry_i_6
       (.I0(\mtimecmp_lo_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\mtimecmp_lo_reg_n_0_[4] ),
        .I3(Q[4]),
        .O(cmp_lo_ge_ff0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry_i_7
       (.I0(\mtimecmp_lo_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\mtimecmp_lo_reg_n_0_[2] ),
        .I3(Q[2]),
        .O(cmp_lo_ge_ff0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry_i_8
       (.I0(\mtimecmp_lo_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\mtimecmp_lo_reg_n_0_[0] ),
        .I3(Q[0]),
        .O(cmp_lo_ge_ff0_carry_i_8_n_0));
  FDCE cmp_lo_ge_ff_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cmp_lo_ge),
        .Q(cmp_lo_ge_ff));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o1_carry
       (.CI(1'b0),
        .CO({irq_o1_carry_n_0,irq_o1_carry_n_1,irq_o1_carry_n_2,irq_o1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o1_carry_i_1_n_0,irq_o1_carry_i_2_n_0,irq_o1_carry_i_3_n_0,irq_o1_carry_i_4_n_0}),
        .O(NLW_irq_o1_carry_O_UNCONNECTED[3:0]),
        .S({irq_o1_carry_i_5_n_0,irq_o1_carry_i_6_n_0,irq_o1_carry_i_7_n_0,irq_o1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o1_carry__0
       (.CI(irq_o1_carry_n_0),
        .CO({irq_o1_carry__0_n_0,irq_o1_carry__0_n_1,irq_o1_carry__0_n_2,irq_o1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o1_carry__0_i_1_n_0,irq_o1_carry__0_i_2_n_0,irq_o1_carry__0_i_3_n_0,irq_o1_carry__0_i_4_n_0}),
        .O(NLW_irq_o1_carry__0_O_UNCONNECTED[3:0]),
        .S({irq_o1_carry__0_i_5_n_0,irq_o1_carry__0_i_6_n_0,irq_o1_carry__0_i_7_n_0,irq_o1_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__0_i_1
       (.I0(\mtime_hi_reg[15]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[15] ),
        .I2(\mtime_hi_reg[14]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[14] ),
        .O(irq_o1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__0_i_2
       (.I0(\mtime_hi_reg[13]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[13] ),
        .I2(\mtime_hi_reg[12]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[12] ),
        .O(irq_o1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__0_i_3
       (.I0(\mtime_hi_reg[11]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[11] ),
        .I2(\mtime_hi_reg[10]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[10] ),
        .O(irq_o1_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__0_i_4
       (.I0(\mtime_hi_reg[9]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[9] ),
        .I2(\mtime_hi_reg[8]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[8] ),
        .O(irq_o1_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__0_i_5
       (.I0(\mtime_hi_reg[14]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[14] ),
        .I2(\mtimecmp_hi_reg_n_0_[15] ),
        .I3(\mtime_hi_reg[15]_0 ),
        .O(irq_o1_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__0_i_6
       (.I0(\mtimecmp_hi_reg_n_0_[13] ),
        .I1(\mtime_hi_reg[13]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[12] ),
        .I3(\mtime_hi_reg[12]_0 ),
        .O(irq_o1_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__0_i_7
       (.I0(\mtimecmp_hi_reg_n_0_[11] ),
        .I1(\mtime_hi_reg[11]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[10] ),
        .I3(\mtime_hi_reg[10]_0 ),
        .O(irq_o1_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__0_i_8
       (.I0(\mtimecmp_hi_reg_n_0_[8] ),
        .I1(\mtime_hi_reg[8]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[9] ),
        .I3(\mtime_hi_reg[9]_0 ),
        .O(irq_o1_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o1_carry__1
       (.CI(irq_o1_carry__0_n_0),
        .CO({irq_o1_carry__1_n_0,irq_o1_carry__1_n_1,irq_o1_carry__1_n_2,irq_o1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o1_carry__1_i_1_n_0,irq_o1_carry__1_i_2_n_0,irq_o1_carry__1_i_3_n_0,irq_o1_carry__1_i_4_n_0}),
        .O(NLW_irq_o1_carry__1_O_UNCONNECTED[3:0]),
        .S({irq_o1_carry__1_i_5_n_0,irq_o1_carry__1_i_6_n_0,irq_o1_carry__1_i_7_n_0,irq_o1_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__1_i_1
       (.I0(\mtime_hi_reg[23]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[23] ),
        .I2(\mtime_hi_reg[22]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[22] ),
        .O(irq_o1_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__1_i_2
       (.I0(\mtime_hi_reg[21]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[21] ),
        .I2(\mtime_hi_reg[20]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[20] ),
        .O(irq_o1_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__1_i_3
       (.I0(\mtime_hi_reg[19]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[19] ),
        .I2(\mtime_hi_reg[18]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[18] ),
        .O(irq_o1_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__1_i_4
       (.I0(\mtime_hi_reg[17]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[17] ),
        .I2(\mtime_hi_reg[16]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[16] ),
        .O(irq_o1_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__1_i_5
       (.I0(\mtimecmp_hi_reg_n_0_[23] ),
        .I1(\mtime_hi_reg[23]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[22] ),
        .I3(\mtime_hi_reg[22]_0 ),
        .O(irq_o1_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__1_i_6
       (.I0(\mtime_hi_reg[20]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[20] ),
        .I2(\mtimecmp_hi_reg_n_0_[21] ),
        .I3(\mtime_hi_reg[21]_0 ),
        .O(irq_o1_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__1_i_7
       (.I0(\mtimecmp_hi_reg_n_0_[19] ),
        .I1(\mtime_hi_reg[19]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[18] ),
        .I3(\mtime_hi_reg[18]_0 ),
        .O(irq_o1_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__1_i_8
       (.I0(\mtimecmp_hi_reg_n_0_[17] ),
        .I1(\mtime_hi_reg[17]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[16] ),
        .I3(\mtime_hi_reg[16]_0 ),
        .O(irq_o1_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o1_carry__2
       (.CI(irq_o1_carry__1_n_0),
        .CO({cmp_hi_gt,irq_o1_carry__2_n_1,irq_o1_carry__2_n_2,irq_o1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o1_carry__2_i_1_n_0,irq_o1_carry__2_i_2_n_0,irq_o1_carry__2_i_3_n_0,irq_o1_carry__2_i_4_n_0}),
        .O(NLW_irq_o1_carry__2_O_UNCONNECTED[3:0]),
        .S({irq_o1_carry__2_i_5_n_0,irq_o1_carry__2_i_6_n_0,irq_o1_carry__2_i_7_n_0,irq_o1_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__2_i_1
       (.I0(\mtime_hi_reg[31]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[31] ),
        .I2(\mtime_hi_reg[30]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[30] ),
        .O(irq_o1_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__2_i_2
       (.I0(\mtime_hi_reg[29]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[29] ),
        .I2(\mtime_hi_reg[28]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[28] ),
        .O(irq_o1_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__2_i_3
       (.I0(\mtime_hi_reg[27]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[27] ),
        .I2(\mtime_hi_reg[26]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[26] ),
        .O(irq_o1_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__2_i_4
       (.I0(\mtime_hi_reg[25]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[25] ),
        .I2(\mtime_hi_reg[24]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[24] ),
        .O(irq_o1_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__2_i_5
       (.I0(\mtimecmp_hi_reg_n_0_[31] ),
        .I1(\mtime_hi_reg[31]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[30] ),
        .I3(\mtime_hi_reg[30]_0 ),
        .O(irq_o1_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__2_i_6
       (.I0(\mtimecmp_hi_reg_n_0_[29] ),
        .I1(\mtime_hi_reg[29]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[28] ),
        .I3(\mtime_hi_reg[28]_0 ),
        .O(irq_o1_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__2_i_7
       (.I0(\mtimecmp_hi_reg_n_0_[26] ),
        .I1(\mtime_hi_reg[26]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[27] ),
        .I3(\mtime_hi_reg[27]_0 ),
        .O(irq_o1_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__2_i_8
       (.I0(\mtimecmp_hi_reg_n_0_[25] ),
        .I1(\mtime_hi_reg[25]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[24] ),
        .I3(\mtime_hi_reg[24]_0 ),
        .O(irq_o1_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry_i_1
       (.I0(\mtime_hi_reg[7]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[7] ),
        .I2(\mtime_hi_reg[6]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[6] ),
        .O(irq_o1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry_i_2
       (.I0(\mtime_hi_reg[5]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[5] ),
        .I2(\mtime_hi_reg[4]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[4] ),
        .O(irq_o1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry_i_3
       (.I0(\mtime_hi_reg[3]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[3] ),
        .I2(\mtime_hi_reg[2]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[2] ),
        .O(irq_o1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry_i_4
       (.I0(\mtime_hi_reg[1]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[1] ),
        .I2(\mtime_hi_reg[0]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[0] ),
        .O(irq_o1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry_i_5
       (.I0(\mtimecmp_hi_reg_n_0_[7] ),
        .I1(\mtime_hi_reg[7]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[6] ),
        .I3(\mtime_hi_reg[6]_0 ),
        .O(irq_o1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry_i_6
       (.I0(\mtimecmp_hi_reg_n_0_[5] ),
        .I1(\mtime_hi_reg[5]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[4] ),
        .I3(\mtime_hi_reg[4]_0 ),
        .O(irq_o1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry_i_7
       (.I0(\mtime_hi_reg[2]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[2] ),
        .I2(\mtimecmp_hi_reg_n_0_[3] ),
        .I3(\mtime_hi_reg[3]_0 ),
        .O(irq_o1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry_i_8
       (.I0(\mtimecmp_hi_reg_n_0_[1] ),
        .I1(\mtime_hi_reg[1]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[0] ),
        .I3(\mtime_hi_reg[0]_0 ),
        .O(irq_o1_carry_i_8_n_0));
  CARRY4 irq_o2_carry
       (.CI(1'b0),
        .CO({irq_o2_carry_n_0,irq_o2_carry_n_1,irq_o2_carry_n_2,irq_o2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_irq_o2_carry_O_UNCONNECTED[3:0]),
        .S({irq_o2_carry_i_1_n_0,irq_o2_carry_i_2_n_0,irq_o2_carry_i_3_n_0,irq_o2_carry_i_4_n_0}));
  CARRY4 irq_o2_carry__0
       (.CI(irq_o2_carry_n_0),
        .CO({irq_o2_carry__0_n_0,irq_o2_carry__0_n_1,irq_o2_carry__0_n_2,irq_o2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_irq_o2_carry__0_O_UNCONNECTED[3:0]),
        .S({irq_o2_carry__0_i_1_n_0,irq_o2_carry__0_i_2_n_0,irq_o2_carry__0_i_3_n_0,irq_o2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__0_i_1
       (.I0(\mtime_hi_reg[22]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[22] ),
        .I2(\mtime_hi_reg[23]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[23] ),
        .I4(\mtimecmp_hi_reg_n_0_[21] ),
        .I5(\mtime_hi_reg[21]_0 ),
        .O(irq_o2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__0_i_2
       (.I0(\mtime_hi_reg[20]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[20] ),
        .I2(\mtime_hi_reg[18]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[18] ),
        .I4(\mtime_hi_reg[19]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[19] ),
        .O(irq_o2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__0_i_3
       (.I0(\mtime_hi_reg[16]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[16] ),
        .I2(\mtime_hi_reg[17]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[17] ),
        .I4(\mtimecmp_hi_reg_n_0_[15] ),
        .I5(\mtime_hi_reg[15]_0 ),
        .O(irq_o2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__0_i_4
       (.I0(\mtime_hi_reg[14]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[14] ),
        .I2(\mtime_hi_reg[12]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[12] ),
        .I4(\mtime_hi_reg[13]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[13] ),
        .O(irq_o2_carry__0_i_4_n_0));
  CARRY4 irq_o2_carry__1
       (.CI(irq_o2_carry__0_n_0),
        .CO({NLW_irq_o2_carry__1_CO_UNCONNECTED[3],cmp_hi_eq,irq_o2_carry__1_n_2,irq_o2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_irq_o2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,irq_o2_carry__1_i_1_n_0,irq_o2_carry__1_i_2_n_0,irq_o2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o2_carry__1_i_1
       (.I0(\mtimecmp_hi_reg_n_0_[31] ),
        .I1(\mtime_hi_reg[31]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[30] ),
        .I3(\mtime_hi_reg[30]_0 ),
        .O(irq_o2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__1_i_2
       (.I0(\mtime_hi_reg[28]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[28] ),
        .I2(\mtime_hi_reg[29]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[29] ),
        .I4(\mtimecmp_hi_reg_n_0_[27] ),
        .I5(\mtime_hi_reg[27]_0 ),
        .O(irq_o2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__1_i_3
       (.I0(\mtime_hi_reg[24]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[24] ),
        .I2(\mtime_hi_reg[25]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[25] ),
        .I4(\mtimecmp_hi_reg_n_0_[26] ),
        .I5(\mtime_hi_reg[26]_0 ),
        .O(irq_o2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry_i_1
       (.I0(\mtime_hi_reg[10]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[10] ),
        .I2(\mtime_hi_reg[11]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[11] ),
        .I4(\mtimecmp_hi_reg_n_0_[9] ),
        .I5(\mtime_hi_reg[9]_0 ),
        .O(irq_o2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry_i_2
       (.I0(\mtime_hi_reg[6]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[6] ),
        .I2(\mtime_hi_reg[7]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[7] ),
        .I4(\mtimecmp_hi_reg_n_0_[8] ),
        .I5(\mtime_hi_reg[8]_0 ),
        .O(irq_o2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry_i_3
       (.I0(\mtime_hi_reg[4]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[4] ),
        .I2(\mtime_hi_reg[5]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[5] ),
        .I4(\mtimecmp_hi_reg_n_0_[3] ),
        .I5(\mtime_hi_reg[3]_0 ),
        .O(irq_o2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry_i_4
       (.I0(\mtime_hi_reg[2]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[2] ),
        .I2(\mtime_hi_reg[0]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[0] ),
        .I4(\mtime_hi_reg[1]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[1] ),
        .O(irq_o2_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    irq_o_i_1
       (.I0(cmp_hi_gt),
        .I1(cmp_hi_eq),
        .I2(cmp_lo_ge_ff),
        .O(irq_o_i_1_n_0));
  FDCE irq_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_o_i_1_n_0),
        .Q(mti_i));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_11__0 
       (.I0(\iodev_rsp[11][data] [16]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0 [6]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0_0 [6]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [0]),
        .O(\bus_rsp_o_reg[data][16]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_14 
       (.I0(\iodev_rsp[11][data] [18]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0 [7]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0_0 [7]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [1]),
        .O(\bus_rsp_o_reg[data][18]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16 
       (.I0(\iodev_rsp[11][data] [21]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [1]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0_0 [8]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0 [8]),
        .O(\bus_rsp_o_reg[data][21]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_10__0 
       (.I0(\iodev_rsp[11][data] [15]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0 [5]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0_0 [5]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [0]),
        .O(\bus_rsp_o_reg[data][15]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_12 
       (.I0(\iodev_rsp[11][data] [14]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0 [4]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0_0 [4]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [1]),
        .O(\bus_rsp_o_reg[data][14]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_6__0 
       (.I0(\iodev_rsp[11][data] [13]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0 [3]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0_0 [3]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [1]),
        .O(\bus_rsp_o_reg[data][13]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_10 
       (.I0(\iodev_rsp[11][data] [22]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0 [9]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0_0 [9]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [1]),
        .O(\bus_rsp_o_reg[data][22]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_11 
       (.I0(\iodev_rsp[11][data] [25]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0 [12]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0_0 [12]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [2]),
        .O(\bus_rsp_o_reg[data][25]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_11__0 
       (.I0(\iodev_rsp[11][data] [9]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0 [0]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0_0 [0]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [2]),
        .O(\bus_rsp_o_reg[data][9]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_14 
       (.I0(\iodev_rsp[11][data] [24]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0 [11]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0_0 [11]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [1]),
        .O(\bus_rsp_o_reg[data][24]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_15__0 
       (.I0(\iodev_rsp[11][data] [11]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0 [2]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0_0 [2]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [2]),
        .O(\bus_rsp_o_reg[data][11]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_16 
       (.I0(\iodev_rsp[11][data] [26]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0 [13]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0_0 [13]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [1]),
        .O(\bus_rsp_o_reg[data][26]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_17__0 
       (.I0(\iodev_rsp[11][data] [10]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0 [1]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0_0 [1]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [2]),
        .O(\bus_rsp_o_reg[data][10]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_7 
       (.I0(\iodev_rsp[11][data] [23]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0 [10]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0_0 [10]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [1]),
        .O(\bus_rsp_o_reg[data][23]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[11]_i_2 
       (.I0(\mtimecmp_lo_reg[31]_0 [11]),
        .I1(load),
        .I2(\mtime_hi_reg[11]_0 ),
        .O(\mtime_hi[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[11]_i_3 
       (.I0(\mtimecmp_lo_reg[31]_0 [10]),
        .I1(load),
        .I2(\mtime_hi_reg[10]_0 ),
        .O(\mtime_hi[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[11]_i_4 
       (.I0(\mtimecmp_lo_reg[31]_0 [9]),
        .I1(load),
        .I2(\mtime_hi_reg[9]_0 ),
        .O(\mtime_hi[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[11]_i_5 
       (.I0(\mtimecmp_lo_reg[31]_0 [8]),
        .I1(load),
        .I2(\mtime_hi_reg[8]_0 ),
        .O(\mtime_hi[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[15]_i_2 
       (.I0(\mtimecmp_lo_reg[31]_0 [15]),
        .I1(load),
        .I2(\mtime_hi_reg[15]_0 ),
        .O(\mtime_hi[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[15]_i_3 
       (.I0(\mtimecmp_lo_reg[31]_0 [14]),
        .I1(load),
        .I2(\mtime_hi_reg[14]_0 ),
        .O(\mtime_hi[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[15]_i_4 
       (.I0(\mtimecmp_lo_reg[31]_0 [13]),
        .I1(load),
        .I2(\mtime_hi_reg[13]_0 ),
        .O(\mtime_hi[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[15]_i_5 
       (.I0(\mtimecmp_lo_reg[31]_0 [12]),
        .I1(load),
        .I2(\mtime_hi_reg[12]_0 ),
        .O(\mtime_hi[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[19]_i_2 
       (.I0(\mtimecmp_lo_reg[31]_0 [19]),
        .I1(load),
        .I2(\mtime_hi_reg[19]_0 ),
        .O(\mtime_hi[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[19]_i_3 
       (.I0(\mtimecmp_lo_reg[31]_0 [18]),
        .I1(load),
        .I2(\mtime_hi_reg[18]_0 ),
        .O(\mtime_hi[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[19]_i_4 
       (.I0(\mtimecmp_lo_reg[31]_0 [17]),
        .I1(load),
        .I2(\mtime_hi_reg[17]_0 ),
        .O(\mtime_hi[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[19]_i_5 
       (.I0(\mtimecmp_lo_reg[31]_0 [16]),
        .I1(load),
        .I2(\mtime_hi_reg[16]_0 ),
        .O(\mtime_hi[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[23]_i_2 
       (.I0(\mtimecmp_lo_reg[31]_0 [23]),
        .I1(load),
        .I2(\mtime_hi_reg[23]_0 ),
        .O(\mtime_hi[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[23]_i_3 
       (.I0(\mtimecmp_lo_reg[31]_0 [22]),
        .I1(load),
        .I2(\mtime_hi_reg[22]_0 ),
        .O(\mtime_hi[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[23]_i_4 
       (.I0(\mtimecmp_lo_reg[31]_0 [21]),
        .I1(load),
        .I2(\mtime_hi_reg[21]_0 ),
        .O(\mtime_hi[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[23]_i_5 
       (.I0(\mtimecmp_lo_reg[31]_0 [20]),
        .I1(load),
        .I2(\mtime_hi_reg[20]_0 ),
        .O(\mtime_hi[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[27]_i_2 
       (.I0(\mtimecmp_lo_reg[31]_0 [27]),
        .I1(load),
        .I2(\mtime_hi_reg[27]_0 ),
        .O(\mtime_hi[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[27]_i_3 
       (.I0(\mtimecmp_lo_reg[31]_0 [26]),
        .I1(load),
        .I2(\mtime_hi_reg[26]_0 ),
        .O(\mtime_hi[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[27]_i_4 
       (.I0(\mtimecmp_lo_reg[31]_0 [25]),
        .I1(load),
        .I2(\mtime_hi_reg[25]_0 ),
        .O(\mtime_hi[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[27]_i_5 
       (.I0(\mtimecmp_lo_reg[31]_0 [24]),
        .I1(load),
        .I2(\mtime_hi_reg[24]_0 ),
        .O(\mtime_hi[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[31]_i_2 
       (.I0(\mtimecmp_lo_reg[31]_0 [31]),
        .I1(load),
        .I2(\mtime_hi_reg[31]_0 ),
        .O(\mtime_hi[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[31]_i_3 
       (.I0(\mtimecmp_lo_reg[31]_0 [30]),
        .I1(load),
        .I2(\mtime_hi_reg[30]_0 ),
        .O(\mtime_hi[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[31]_i_4 
       (.I0(\mtimecmp_lo_reg[31]_0 [29]),
        .I1(load),
        .I2(\mtime_hi_reg[29]_0 ),
        .O(\mtime_hi[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[31]_i_5 
       (.I0(\mtimecmp_lo_reg[31]_0 [28]),
        .I1(load),
        .I2(\mtime_hi_reg[28]_0 ),
        .O(\mtime_hi[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mtime_hi[3]_i_2 
       (.I0(mtime_lo_cry),
        .I1(load),
        .O(\mtime_hi[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[3]_i_3 
       (.I0(\mtimecmp_lo_reg[31]_0 [3]),
        .I1(load),
        .I2(\mtime_hi_reg[3]_0 ),
        .O(\mtime_hi[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[3]_i_4 
       (.I0(\mtimecmp_lo_reg[31]_0 [2]),
        .I1(load),
        .I2(\mtime_hi_reg[2]_0 ),
        .O(\mtime_hi[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[3]_i_5 
       (.I0(\mtimecmp_lo_reg[31]_0 [1]),
        .I1(load),
        .I2(\mtime_hi_reg[1]_0 ),
        .O(\mtime_hi[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \mtime_hi[3]_i_6 
       (.I0(mtime_lo_cry),
        .I1(\mtime_hi_reg[0]_0 ),
        .I2(load),
        .I3(\mtimecmp_lo_reg[31]_0 [0]),
        .O(\mtime_hi[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[7]_i_2 
       (.I0(\mtimecmp_lo_reg[31]_0 [7]),
        .I1(load),
        .I2(\mtime_hi_reg[7]_0 ),
        .O(\mtime_hi[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[7]_i_3 
       (.I0(\mtimecmp_lo_reg[31]_0 [6]),
        .I1(load),
        .I2(\mtime_hi_reg[6]_0 ),
        .O(\mtime_hi[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[7]_i_4 
       (.I0(\mtimecmp_lo_reg[31]_0 [5]),
        .I1(load),
        .I2(\mtime_hi_reg[5]_0 ),
        .O(\mtime_hi[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[7]_i_5 
       (.I0(\mtimecmp_lo_reg[31]_0 [4]),
        .I1(load),
        .I2(\mtime_hi_reg[4]_0 ),
        .O(\mtime_hi[7]_i_5_n_0 ));
  FDCE \mtime_hi_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[3]_i_1_n_7 ),
        .Q(\mtime_hi_reg[0]_0 ));
  FDCE \mtime_hi_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[11]_i_1_n_5 ),
        .Q(\mtime_hi_reg[10]_0 ));
  FDCE \mtime_hi_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[11]_i_1_n_4 ),
        .Q(\mtime_hi_reg[11]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[11]_i_1 
       (.CI(\mtime_hi_reg[7]_i_1_n_0 ),
        .CO({\mtime_hi_reg[11]_i_1_n_0 ,\mtime_hi_reg[11]_i_1_n_1 ,\mtime_hi_reg[11]_i_1_n_2 ,\mtime_hi_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[11]_i_1_n_4 ,\mtime_hi_reg[11]_i_1_n_5 ,\mtime_hi_reg[11]_i_1_n_6 ,\mtime_hi_reg[11]_i_1_n_7 }),
        .S({\mtime_hi[11]_i_2_n_0 ,\mtime_hi[11]_i_3_n_0 ,\mtime_hi[11]_i_4_n_0 ,\mtime_hi[11]_i_5_n_0 }));
  FDCE \mtime_hi_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[15]_i_1_n_7 ),
        .Q(\mtime_hi_reg[12]_0 ));
  FDCE \mtime_hi_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[15]_i_1_n_6 ),
        .Q(\mtime_hi_reg[13]_0 ));
  FDCE \mtime_hi_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[15]_i_1_n_5 ),
        .Q(\mtime_hi_reg[14]_0 ));
  FDCE \mtime_hi_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[15]_i_1_n_4 ),
        .Q(\mtime_hi_reg[15]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[15]_i_1 
       (.CI(\mtime_hi_reg[11]_i_1_n_0 ),
        .CO({\mtime_hi_reg[15]_i_1_n_0 ,\mtime_hi_reg[15]_i_1_n_1 ,\mtime_hi_reg[15]_i_1_n_2 ,\mtime_hi_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[15]_i_1_n_4 ,\mtime_hi_reg[15]_i_1_n_5 ,\mtime_hi_reg[15]_i_1_n_6 ,\mtime_hi_reg[15]_i_1_n_7 }),
        .S({\mtime_hi[15]_i_2_n_0 ,\mtime_hi[15]_i_3_n_0 ,\mtime_hi[15]_i_4_n_0 ,\mtime_hi[15]_i_5_n_0 }));
  FDCE \mtime_hi_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[19]_i_1_n_7 ),
        .Q(\mtime_hi_reg[16]_0 ));
  FDCE \mtime_hi_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[19]_i_1_n_6 ),
        .Q(\mtime_hi_reg[17]_0 ));
  FDCE \mtime_hi_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[19]_i_1_n_5 ),
        .Q(\mtime_hi_reg[18]_0 ));
  FDCE \mtime_hi_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[19]_i_1_n_4 ),
        .Q(\mtime_hi_reg[19]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[19]_i_1 
       (.CI(\mtime_hi_reg[15]_i_1_n_0 ),
        .CO({\mtime_hi_reg[19]_i_1_n_0 ,\mtime_hi_reg[19]_i_1_n_1 ,\mtime_hi_reg[19]_i_1_n_2 ,\mtime_hi_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[19]_i_1_n_4 ,\mtime_hi_reg[19]_i_1_n_5 ,\mtime_hi_reg[19]_i_1_n_6 ,\mtime_hi_reg[19]_i_1_n_7 }),
        .S({\mtime_hi[19]_i_2_n_0 ,\mtime_hi[19]_i_3_n_0 ,\mtime_hi[19]_i_4_n_0 ,\mtime_hi[19]_i_5_n_0 }));
  FDCE \mtime_hi_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[3]_i_1_n_6 ),
        .Q(\mtime_hi_reg[1]_0 ));
  FDCE \mtime_hi_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[23]_i_1_n_7 ),
        .Q(\mtime_hi_reg[20]_0 ));
  FDCE \mtime_hi_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[23]_i_1_n_6 ),
        .Q(\mtime_hi_reg[21]_0 ));
  FDCE \mtime_hi_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[23]_i_1_n_5 ),
        .Q(\mtime_hi_reg[22]_0 ));
  FDCE \mtime_hi_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[23]_i_1_n_4 ),
        .Q(\mtime_hi_reg[23]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[23]_i_1 
       (.CI(\mtime_hi_reg[19]_i_1_n_0 ),
        .CO({\mtime_hi_reg[23]_i_1_n_0 ,\mtime_hi_reg[23]_i_1_n_1 ,\mtime_hi_reg[23]_i_1_n_2 ,\mtime_hi_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[23]_i_1_n_4 ,\mtime_hi_reg[23]_i_1_n_5 ,\mtime_hi_reg[23]_i_1_n_6 ,\mtime_hi_reg[23]_i_1_n_7 }),
        .S({\mtime_hi[23]_i_2_n_0 ,\mtime_hi[23]_i_3_n_0 ,\mtime_hi[23]_i_4_n_0 ,\mtime_hi[23]_i_5_n_0 }));
  FDCE \mtime_hi_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[27]_i_1_n_7 ),
        .Q(\mtime_hi_reg[24]_0 ));
  FDCE \mtime_hi_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[27]_i_1_n_6 ),
        .Q(\mtime_hi_reg[25]_0 ));
  FDCE \mtime_hi_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[27]_i_1_n_5 ),
        .Q(\mtime_hi_reg[26]_0 ));
  FDCE \mtime_hi_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[27]_i_1_n_4 ),
        .Q(\mtime_hi_reg[27]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[27]_i_1 
       (.CI(\mtime_hi_reg[23]_i_1_n_0 ),
        .CO({\mtime_hi_reg[27]_i_1_n_0 ,\mtime_hi_reg[27]_i_1_n_1 ,\mtime_hi_reg[27]_i_1_n_2 ,\mtime_hi_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[27]_i_1_n_4 ,\mtime_hi_reg[27]_i_1_n_5 ,\mtime_hi_reg[27]_i_1_n_6 ,\mtime_hi_reg[27]_i_1_n_7 }),
        .S({\mtime_hi[27]_i_2_n_0 ,\mtime_hi[27]_i_3_n_0 ,\mtime_hi[27]_i_4_n_0 ,\mtime_hi[27]_i_5_n_0 }));
  FDCE \mtime_hi_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[31]_i_1_n_7 ),
        .Q(\mtime_hi_reg[28]_0 ));
  FDCE \mtime_hi_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[31]_i_1_n_6 ),
        .Q(\mtime_hi_reg[29]_0 ));
  FDCE \mtime_hi_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[3]_i_1_n_5 ),
        .Q(\mtime_hi_reg[2]_0 ));
  FDCE \mtime_hi_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[31]_i_1_n_5 ),
        .Q(\mtime_hi_reg[30]_0 ));
  FDCE \mtime_hi_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[31]_i_1_n_4 ),
        .Q(\mtime_hi_reg[31]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[31]_i_1 
       (.CI(\mtime_hi_reg[27]_i_1_n_0 ),
        .CO({\NLW_mtime_hi_reg[31]_i_1_CO_UNCONNECTED [3],\mtime_hi_reg[31]_i_1_n_1 ,\mtime_hi_reg[31]_i_1_n_2 ,\mtime_hi_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[31]_i_1_n_4 ,\mtime_hi_reg[31]_i_1_n_5 ,\mtime_hi_reg[31]_i_1_n_6 ,\mtime_hi_reg[31]_i_1_n_7 }),
        .S({\mtime_hi[31]_i_2_n_0 ,\mtime_hi[31]_i_3_n_0 ,\mtime_hi[31]_i_4_n_0 ,\mtime_hi[31]_i_5_n_0 }));
  FDCE \mtime_hi_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[3]_i_1_n_4 ),
        .Q(\mtime_hi_reg[3]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mtime_hi_reg[3]_i_1_n_0 ,\mtime_hi_reg[3]_i_1_n_1 ,\mtime_hi_reg[3]_i_1_n_2 ,\mtime_hi_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mtime_hi[3]_i_2_n_0 }),
        .O({\mtime_hi_reg[3]_i_1_n_4 ,\mtime_hi_reg[3]_i_1_n_5 ,\mtime_hi_reg[3]_i_1_n_6 ,\mtime_hi_reg[3]_i_1_n_7 }),
        .S({\mtime_hi[3]_i_3_n_0 ,\mtime_hi[3]_i_4_n_0 ,\mtime_hi[3]_i_5_n_0 ,\mtime_hi[3]_i_6_n_0 }));
  FDCE \mtime_hi_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[7]_i_1_n_7 ),
        .Q(\mtime_hi_reg[4]_0 ));
  FDCE \mtime_hi_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[7]_i_1_n_6 ),
        .Q(\mtime_hi_reg[5]_0 ));
  FDCE \mtime_hi_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[7]_i_1_n_5 ),
        .Q(\mtime_hi_reg[6]_0 ));
  FDCE \mtime_hi_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[7]_i_1_n_4 ),
        .Q(\mtime_hi_reg[7]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[7]_i_1 
       (.CI(\mtime_hi_reg[3]_i_1_n_0 ),
        .CO({\mtime_hi_reg[7]_i_1_n_0 ,\mtime_hi_reg[7]_i_1_n_1 ,\mtime_hi_reg[7]_i_1_n_2 ,\mtime_hi_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[7]_i_1_n_4 ,\mtime_hi_reg[7]_i_1_n_5 ,\mtime_hi_reg[7]_i_1_n_6 ,\mtime_hi_reg[7]_i_1_n_7 }),
        .S({\mtime_hi[7]_i_2_n_0 ,\mtime_hi[7]_i_3_n_0 ,\mtime_hi[7]_i_4_n_0 ,\mtime_hi[7]_i_5_n_0 }));
  FDCE \mtime_hi_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[11]_i_1_n_7 ),
        .Q(\mtime_hi_reg[8]_0 ));
  FDCE \mtime_hi_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[11]_i_1_n_6 ),
        .Q(\mtime_hi_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \mtime_lo[0]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [0]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(Q[0]),
        .O(\mtime_lo[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[10]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [10]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__1_n_6),
        .O(\mtime_lo[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[11]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [11]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__1_n_5),
        .O(\mtime_lo[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[12]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [12]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__1_n_4),
        .O(\mtime_lo[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[13]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [13]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__2_n_7),
        .O(\mtime_lo[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[14]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [14]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__2_n_6),
        .O(\mtime_lo[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[15]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [15]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__2_n_5),
        .O(\mtime_lo[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[16]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [16]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__2_n_4),
        .O(\mtime_lo[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[17]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [17]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__3_n_7),
        .O(\mtime_lo[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[18]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [18]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__3_n_6),
        .O(\mtime_lo[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[19]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [19]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__3_n_5),
        .O(\mtime_lo[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[1]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [1]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry_n_7),
        .O(\mtime_lo[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[20]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [20]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__3_n_4),
        .O(\mtime_lo[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[21]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [21]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__4_n_7),
        .O(\mtime_lo[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[22]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [22]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__4_n_6),
        .O(\mtime_lo[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[23]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [23]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__4_n_5),
        .O(\mtime_lo[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[24]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [24]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__4_n_4),
        .O(\mtime_lo[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[25]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [25]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__5_n_7),
        .O(\mtime_lo[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[26]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [26]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__5_n_6),
        .O(\mtime_lo[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[27]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [27]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__5_n_5),
        .O(\mtime_lo[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[28]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [28]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__5_n_4),
        .O(\mtime_lo[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[29]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [29]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__6_n_7),
        .O(\mtime_lo[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[2]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [2]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry_n_6),
        .O(\mtime_lo[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[30]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [30]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__6_n_6),
        .O(\mtime_lo[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[31]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [31]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__6_n_5),
        .O(\mtime_lo[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[3]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [3]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry_n_5),
        .O(\mtime_lo[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[4]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [4]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry_n_4),
        .O(\mtime_lo[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[5]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [5]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__0_n_7),
        .O(\mtime_lo[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[6]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [6]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__0_n_6),
        .O(\mtime_lo[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[7]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [7]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__0_n_5),
        .O(\mtime_lo[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[8]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [8]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__0_n_4),
        .O(\mtime_lo[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[9]_i_1 
       (.I0(\mtimecmp_lo_reg[31]_0 [9]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__1_n_7),
        .O(\mtime_lo[9]_i_1_n_0 ));
  FDCE \mtime_lo_cry_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in),
        .Q(mtime_lo_cry));
  FDCE \mtime_lo_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \mtime_lo_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[10]_i_1_n_0 ),
        .Q(Q[10]));
  FDCE \mtime_lo_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[11]_i_1_n_0 ),
        .Q(Q[11]));
  FDCE \mtime_lo_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[12]_i_1_n_0 ),
        .Q(Q[12]));
  FDCE \mtime_lo_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[13]_i_1_n_0 ),
        .Q(Q[13]));
  FDCE \mtime_lo_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[14]_i_1_n_0 ),
        .Q(Q[14]));
  FDCE \mtime_lo_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[15]_i_1_n_0 ),
        .Q(Q[15]));
  FDCE \mtime_lo_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[16]_i_1_n_0 ),
        .Q(Q[16]));
  FDCE \mtime_lo_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[17]_i_1_n_0 ),
        .Q(Q[17]));
  FDCE \mtime_lo_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[18]_i_1_n_0 ),
        .Q(Q[18]));
  FDCE \mtime_lo_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[19]_i_1_n_0 ),
        .Q(Q[19]));
  FDCE \mtime_lo_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \mtime_lo_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[20]_i_1_n_0 ),
        .Q(Q[20]));
  FDCE \mtime_lo_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[21]_i_1_n_0 ),
        .Q(Q[21]));
  FDCE \mtime_lo_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[22]_i_1_n_0 ),
        .Q(Q[22]));
  FDCE \mtime_lo_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[23]_i_1_n_0 ),
        .Q(Q[23]));
  FDCE \mtime_lo_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[24]_i_1_n_0 ),
        .Q(Q[24]));
  FDCE \mtime_lo_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[25]_i_1_n_0 ),
        .Q(Q[25]));
  FDCE \mtime_lo_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[26]_i_1_n_0 ),
        .Q(Q[26]));
  FDCE \mtime_lo_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[27]_i_1_n_0 ),
        .Q(Q[27]));
  FDCE \mtime_lo_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[28]_i_1_n_0 ),
        .Q(Q[28]));
  FDCE \mtime_lo_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[29]_i_1_n_0 ),
        .Q(Q[29]));
  FDCE \mtime_lo_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \mtime_lo_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[30]_i_1_n_0 ),
        .Q(Q[30]));
  FDCE \mtime_lo_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[31]_i_1_n_0 ),
        .Q(Q[31]));
  FDCE \mtime_lo_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \mtime_lo_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \mtime_lo_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \mtime_lo_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \mtime_lo_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[7]_i_1_n_0 ),
        .Q(Q[7]));
  FDCE \mtime_lo_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[8]_i_1_n_0 ),
        .Q(Q[8]));
  FDCE \mtime_lo_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[9]_i_1_n_0 ),
        .Q(Q[9]));
  FDCE \mtime_we_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\mtime_we_reg_n_0_[0] ));
  FDCE \mtime_we_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(load));
  FDCE \mtimecmp_hi_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [0]),
        .Q(\mtimecmp_hi_reg_n_0_[0] ));
  FDCE \mtimecmp_hi_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [10]),
        .Q(\mtimecmp_hi_reg_n_0_[10] ));
  FDCE \mtimecmp_hi_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [11]),
        .Q(\mtimecmp_hi_reg_n_0_[11] ));
  FDCE \mtimecmp_hi_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [12]),
        .Q(\mtimecmp_hi_reg_n_0_[12] ));
  FDCE \mtimecmp_hi_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [13]),
        .Q(\mtimecmp_hi_reg_n_0_[13] ));
  FDCE \mtimecmp_hi_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [14]),
        .Q(\mtimecmp_hi_reg_n_0_[14] ));
  FDCE \mtimecmp_hi_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [15]),
        .Q(\mtimecmp_hi_reg_n_0_[15] ));
  FDCE \mtimecmp_hi_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [16]),
        .Q(\mtimecmp_hi_reg_n_0_[16] ));
  FDCE \mtimecmp_hi_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [17]),
        .Q(\mtimecmp_hi_reg_n_0_[17] ));
  FDCE \mtimecmp_hi_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [18]),
        .Q(\mtimecmp_hi_reg_n_0_[18] ));
  FDCE \mtimecmp_hi_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [19]),
        .Q(\mtimecmp_hi_reg_n_0_[19] ));
  FDCE \mtimecmp_hi_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [1]),
        .Q(\mtimecmp_hi_reg_n_0_[1] ));
  FDCE \mtimecmp_hi_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [20]),
        .Q(\mtimecmp_hi_reg_n_0_[20] ));
  FDCE \mtimecmp_hi_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [21]),
        .Q(\mtimecmp_hi_reg_n_0_[21] ));
  FDCE \mtimecmp_hi_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [22]),
        .Q(\mtimecmp_hi_reg_n_0_[22] ));
  FDCE \mtimecmp_hi_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [23]),
        .Q(\mtimecmp_hi_reg_n_0_[23] ));
  FDCE \mtimecmp_hi_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [24]),
        .Q(\mtimecmp_hi_reg_n_0_[24] ));
  FDCE \mtimecmp_hi_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [25]),
        .Q(\mtimecmp_hi_reg_n_0_[25] ));
  FDCE \mtimecmp_hi_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [26]),
        .Q(\mtimecmp_hi_reg_n_0_[26] ));
  FDCE \mtimecmp_hi_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [27]),
        .Q(\mtimecmp_hi_reg_n_0_[27] ));
  FDCE \mtimecmp_hi_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [28]),
        .Q(\mtimecmp_hi_reg_n_0_[28] ));
  FDCE \mtimecmp_hi_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [29]),
        .Q(\mtimecmp_hi_reg_n_0_[29] ));
  FDCE \mtimecmp_hi_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [2]),
        .Q(\mtimecmp_hi_reg_n_0_[2] ));
  FDCE \mtimecmp_hi_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [30]),
        .Q(\mtimecmp_hi_reg_n_0_[30] ));
  FDCE \mtimecmp_hi_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [31]),
        .Q(\mtimecmp_hi_reg_n_0_[31] ));
  FDCE \mtimecmp_hi_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [3]),
        .Q(\mtimecmp_hi_reg_n_0_[3] ));
  FDCE \mtimecmp_hi_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [4]),
        .Q(\mtimecmp_hi_reg_n_0_[4] ));
  FDCE \mtimecmp_hi_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [5]),
        .Q(\mtimecmp_hi_reg_n_0_[5] ));
  FDCE \mtimecmp_hi_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [6]),
        .Q(\mtimecmp_hi_reg_n_0_[6] ));
  FDCE \mtimecmp_hi_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [7]),
        .Q(\mtimecmp_hi_reg_n_0_[7] ));
  FDCE \mtimecmp_hi_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [8]),
        .Q(\mtimecmp_hi_reg_n_0_[8] ));
  FDCE \mtimecmp_hi_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [9]),
        .Q(\mtimecmp_hi_reg_n_0_[9] ));
  FDCE \mtimecmp_lo_reg[0] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [0]),
        .Q(\mtimecmp_lo_reg_n_0_[0] ));
  FDCE \mtimecmp_lo_reg[10] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [10]),
        .Q(\mtimecmp_lo_reg_n_0_[10] ));
  FDCE \mtimecmp_lo_reg[11] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [11]),
        .Q(\mtimecmp_lo_reg_n_0_[11] ));
  FDCE \mtimecmp_lo_reg[12] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [12]),
        .Q(\mtimecmp_lo_reg_n_0_[12] ));
  FDCE \mtimecmp_lo_reg[13] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [13]),
        .Q(\mtimecmp_lo_reg_n_0_[13] ));
  FDCE \mtimecmp_lo_reg[14] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [14]),
        .Q(\mtimecmp_lo_reg_n_0_[14] ));
  FDCE \mtimecmp_lo_reg[15] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [15]),
        .Q(\mtimecmp_lo_reg_n_0_[15] ));
  FDCE \mtimecmp_lo_reg[16] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [16]),
        .Q(\mtimecmp_lo_reg_n_0_[16] ));
  FDCE \mtimecmp_lo_reg[17] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [17]),
        .Q(\mtimecmp_lo_reg_n_0_[17] ));
  FDCE \mtimecmp_lo_reg[18] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [18]),
        .Q(\mtimecmp_lo_reg_n_0_[18] ));
  FDCE \mtimecmp_lo_reg[19] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [19]),
        .Q(\mtimecmp_lo_reg_n_0_[19] ));
  FDCE \mtimecmp_lo_reg[1] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [1]),
        .Q(\mtimecmp_lo_reg_n_0_[1] ));
  FDCE \mtimecmp_lo_reg[20] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [20]),
        .Q(\mtimecmp_lo_reg_n_0_[20] ));
  FDCE \mtimecmp_lo_reg[21] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [21]),
        .Q(\mtimecmp_lo_reg_n_0_[21] ));
  FDCE \mtimecmp_lo_reg[22] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [22]),
        .Q(\mtimecmp_lo_reg_n_0_[22] ));
  FDCE \mtimecmp_lo_reg[23] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [23]),
        .Q(\mtimecmp_lo_reg_n_0_[23] ));
  FDCE \mtimecmp_lo_reg[24] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [24]),
        .Q(\mtimecmp_lo_reg_n_0_[24] ));
  FDCE \mtimecmp_lo_reg[25] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [25]),
        .Q(\mtimecmp_lo_reg_n_0_[25] ));
  FDCE \mtimecmp_lo_reg[26] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [26]),
        .Q(\mtimecmp_lo_reg_n_0_[26] ));
  FDCE \mtimecmp_lo_reg[27] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [27]),
        .Q(\mtimecmp_lo_reg_n_0_[27] ));
  FDCE \mtimecmp_lo_reg[28] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [28]),
        .Q(\mtimecmp_lo_reg_n_0_[28] ));
  FDCE \mtimecmp_lo_reg[29] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [29]),
        .Q(\mtimecmp_lo_reg_n_0_[29] ));
  FDCE \mtimecmp_lo_reg[2] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [2]),
        .Q(\mtimecmp_lo_reg_n_0_[2] ));
  FDCE \mtimecmp_lo_reg[30] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [30]),
        .Q(\mtimecmp_lo_reg_n_0_[30] ));
  FDCE \mtimecmp_lo_reg[31] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [31]),
        .Q(\mtimecmp_lo_reg_n_0_[31] ));
  FDCE \mtimecmp_lo_reg[3] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [3]),
        .Q(\mtimecmp_lo_reg_n_0_[3] ));
  FDCE \mtimecmp_lo_reg[4] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [4]),
        .Q(\mtimecmp_lo_reg_n_0_[4] ));
  FDCE \mtimecmp_lo_reg[5] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [5]),
        .Q(\mtimecmp_lo_reg_n_0_[5] ));
  FDCE \mtimecmp_lo_reg[6] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [6]),
        .Q(\mtimecmp_lo_reg_n_0_[6] ));
  FDCE \mtimecmp_lo_reg[7] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [7]),
        .Q(\mtimecmp_lo_reg_n_0_[7] ));
  FDCE \mtimecmp_lo_reg[8] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [8]),
        .Q(\mtimecmp_lo_reg_n_0_[8] ));
  FDCE \mtimecmp_lo_reg[9] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_lo_reg[31]_0 [9]),
        .Q(\mtimecmp_lo_reg_n_0_[9] ));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S(Q[4:1]));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S(Q[8:5]));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S(Q[12:9]));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .S(Q[16:13]));
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .S(Q[20:17]));
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .S(Q[24:21]));
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .S(Q[28:25]));
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO({p_0_in,NLW_plusOp_carry__6_CO_UNCONNECTED[2],plusOp_carry__6_n_2,plusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__6_O_UNCONNECTED[3],plusOp_carry__6_n_5,plusOp_carry__6_n_6,plusOp_carry__6_n_7}),
        .S({1'b1,Q[31:29]}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_sysinfo
   (\iodev_rsp[1][ack] ,
    \bus_rsp_o_reg[data][8]_0 ,
    Q,
    \bus_rsp_o_reg[ack]_0 ,
    clk,
    rstn_sys,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4_0 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4_1 ,
    D);
  output \iodev_rsp[1][ack] ;
  output \bus_rsp_o_reg[data][8]_0 ;
  output [4:0]Q;
  input \bus_rsp_o_reg[ack]_0 ;
  input clk;
  input rstn_sys;
  input [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4 ;
  input [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4_0 ;
  input [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4_1 ;
  input [5:0]D;

  wire [5:0]D;
  wire [4:0]Q;
  wire \bus_rsp_o_reg[ack]_0 ;
  wire \bus_rsp_o_reg[data][8]_0 ;
  wire clk;
  wire \iodev_rsp[1][ack] ;
  wire [8:8]\iodev_rsp[1][data] ;
  wire [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4 ;
  wire [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4_0 ;
  wire [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4_1 ;
  wire rstn_sys;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[ack]_0 ),
        .Q(\iodev_rsp[1][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \bus_rsp_o_reg[data][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(Q[2]));
  FDCE \bus_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(Q[3]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \bus_rsp_o_reg[data][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[5]),
        .Q(Q[4]));
  FDCE \bus_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(\iodev_rsp[1][data] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_13__0 
       (.I0(\iodev_rsp[1][data] ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4 ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4_0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4_1 ),
        .O(\bus_rsp_o_reg[data][8]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_top
   (ADDRARDADDR,
    addr,
    Q,
    uart0_txd_o,
    uart0_rts_o,
    jtag_tdo_o,
    resetn_0,
    m_axi_rready,
    \fetch_engine_reg[pc][13] ,
    m_axi_wvalid,
    m_axi_awvalid,
    m_axi_arvalid,
    \bus_req_o_reg[ben][3] ,
    m_axi_awready_0,
    m_axi_wready_0,
    m_axi_arready_0,
    \mar_reg[17] ,
    \mar_reg[14] ,
    \mar_reg[12] ,
    gpio_o,
    mtime_time_o,
    m_axi_bready,
    m_axi_araddr,
    clk,
    xirq_i,
    \axi_ctrl_reg[wdat_received] ,
    \axi_ctrl_reg[wadr_received] ,
    \axi_ctrl_reg[radr_received] ,
    m_axi_awready,
    m_axi_wready,
    m_axi_arready,
    resetn,
    gpio_i,
    uart0_cts_i,
    uart0_rxd_i,
    jtag_tck_i,
    jtag_tdi_i,
    jtag_trst_i,
    jtag_tms_i,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_rvalid,
    m_axi_rresp,
    m_axi_rdata,
    D);
  output [3:0]ADDRARDADDR;
  output [1:0]addr;
  output [31:0]Q;
  output uart0_txd_o;
  output uart0_rts_o;
  output jtag_tdo_o;
  output resetn_0;
  output m_axi_rready;
  output [4:0]\fetch_engine_reg[pc][13] ;
  output m_axi_wvalid;
  output m_axi_awvalid;
  output m_axi_arvalid;
  output [3:0]\bus_req_o_reg[ben][3] ;
  output m_axi_awready_0;
  output m_axi_wready_0;
  output m_axi_arready_0;
  output [2:0]\mar_reg[17] ;
  output [0:0]\mar_reg[14] ;
  output [0:0]\mar_reg[12] ;
  output [7:0]gpio_o;
  output [63:0]mtime_time_o;
  output m_axi_bready;
  output [15:0]m_axi_araddr;
  input clk;
  input [0:0]xirq_i;
  input \axi_ctrl_reg[wdat_received] ;
  input \axi_ctrl_reg[wadr_received] ;
  input \axi_ctrl_reg[radr_received] ;
  input m_axi_awready;
  input m_axi_wready;
  input m_axi_arready;
  input resetn;
  input [7:0]gpio_i;
  input uart0_cts_i;
  input uart0_rxd_i;
  input jtag_tck_i;
  input jtag_tdi_i;
  input jtag_trst_i;
  input jtag_tms_i;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input m_axi_rvalid;
  input [1:0]m_axi_rresp;
  input [31:0]m_axi_rdata;
  input [1:0]D;

  wire [3:0]ADDRARDADDR;
  wire [1:0]D;
  wire [31:0]Q;
  wire [1:0]addr;
  wire and_reduce_f;
  wire and_reduce_f5_out;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]__0 ;
  wire [1:1]\arbiter_reg[state] ;
  wire \axi_ctrl_reg[radr_received] ;
  wire \axi_ctrl_reg[wadr_received] ;
  wire \axi_ctrl_reg[wdat_received] ;
  wire \boot_rsp[ack] ;
  wire [3:0]\bus_req_o_reg[ben][3] ;
  wire cg_en_9;
  wire clk;
  wire \core_complex.neorv32_core_bus_switch_inst_n_1 ;
  wire \core_complex.neorv32_core_bus_switch_inst_n_4 ;
  wire \core_complex.neorv32_cpu_inst_n_10 ;
  wire \core_complex.neorv32_cpu_inst_n_100 ;
  wire \core_complex.neorv32_cpu_inst_n_101 ;
  wire \core_complex.neorv32_cpu_inst_n_102 ;
  wire \core_complex.neorv32_cpu_inst_n_103 ;
  wire \core_complex.neorv32_cpu_inst_n_104 ;
  wire \core_complex.neorv32_cpu_inst_n_105 ;
  wire \core_complex.neorv32_cpu_inst_n_106 ;
  wire \core_complex.neorv32_cpu_inst_n_107 ;
  wire \core_complex.neorv32_cpu_inst_n_108 ;
  wire \core_complex.neorv32_cpu_inst_n_109 ;
  wire \core_complex.neorv32_cpu_inst_n_11 ;
  wire \core_complex.neorv32_cpu_inst_n_110 ;
  wire \core_complex.neorv32_cpu_inst_n_111 ;
  wire \core_complex.neorv32_cpu_inst_n_112 ;
  wire \core_complex.neorv32_cpu_inst_n_113 ;
  wire \core_complex.neorv32_cpu_inst_n_114 ;
  wire \core_complex.neorv32_cpu_inst_n_115 ;
  wire \core_complex.neorv32_cpu_inst_n_116 ;
  wire \core_complex.neorv32_cpu_inst_n_117 ;
  wire \core_complex.neorv32_cpu_inst_n_118 ;
  wire \core_complex.neorv32_cpu_inst_n_119 ;
  wire \core_complex.neorv32_cpu_inst_n_12 ;
  wire \core_complex.neorv32_cpu_inst_n_120 ;
  wire \core_complex.neorv32_cpu_inst_n_121 ;
  wire \core_complex.neorv32_cpu_inst_n_122 ;
  wire \core_complex.neorv32_cpu_inst_n_123 ;
  wire \core_complex.neorv32_cpu_inst_n_124 ;
  wire \core_complex.neorv32_cpu_inst_n_125 ;
  wire \core_complex.neorv32_cpu_inst_n_126 ;
  wire \core_complex.neorv32_cpu_inst_n_127 ;
  wire \core_complex.neorv32_cpu_inst_n_128 ;
  wire \core_complex.neorv32_cpu_inst_n_129 ;
  wire \core_complex.neorv32_cpu_inst_n_130 ;
  wire \core_complex.neorv32_cpu_inst_n_131 ;
  wire \core_complex.neorv32_cpu_inst_n_132 ;
  wire \core_complex.neorv32_cpu_inst_n_133 ;
  wire \core_complex.neorv32_cpu_inst_n_134 ;
  wire \core_complex.neorv32_cpu_inst_n_135 ;
  wire \core_complex.neorv32_cpu_inst_n_136 ;
  wire \core_complex.neorv32_cpu_inst_n_137 ;
  wire \core_complex.neorv32_cpu_inst_n_138 ;
  wire \core_complex.neorv32_cpu_inst_n_139 ;
  wire \core_complex.neorv32_cpu_inst_n_14 ;
  wire \core_complex.neorv32_cpu_inst_n_140 ;
  wire \core_complex.neorv32_cpu_inst_n_141 ;
  wire \core_complex.neorv32_cpu_inst_n_142 ;
  wire \core_complex.neorv32_cpu_inst_n_143 ;
  wire \core_complex.neorv32_cpu_inst_n_144 ;
  wire \core_complex.neorv32_cpu_inst_n_145 ;
  wire \core_complex.neorv32_cpu_inst_n_146 ;
  wire \core_complex.neorv32_cpu_inst_n_147 ;
  wire \core_complex.neorv32_cpu_inst_n_148 ;
  wire \core_complex.neorv32_cpu_inst_n_15 ;
  wire \core_complex.neorv32_cpu_inst_n_152 ;
  wire \core_complex.neorv32_cpu_inst_n_16 ;
  wire \core_complex.neorv32_cpu_inst_n_17 ;
  wire \core_complex.neorv32_cpu_inst_n_18 ;
  wire \core_complex.neorv32_cpu_inst_n_185 ;
  wire \core_complex.neorv32_cpu_inst_n_186 ;
  wire \core_complex.neorv32_cpu_inst_n_187 ;
  wire \core_complex.neorv32_cpu_inst_n_189 ;
  wire \core_complex.neorv32_cpu_inst_n_190 ;
  wire \core_complex.neorv32_cpu_inst_n_191 ;
  wire \core_complex.neorv32_cpu_inst_n_192 ;
  wire \core_complex.neorv32_cpu_inst_n_193 ;
  wire \core_complex.neorv32_cpu_inst_n_194 ;
  wire \core_complex.neorv32_cpu_inst_n_195 ;
  wire \core_complex.neorv32_cpu_inst_n_196 ;
  wire \core_complex.neorv32_cpu_inst_n_197 ;
  wire \core_complex.neorv32_cpu_inst_n_198 ;
  wire \core_complex.neorv32_cpu_inst_n_199 ;
  wire \core_complex.neorv32_cpu_inst_n_20 ;
  wire \core_complex.neorv32_cpu_inst_n_200 ;
  wire \core_complex.neorv32_cpu_inst_n_201 ;
  wire \core_complex.neorv32_cpu_inst_n_202 ;
  wire \core_complex.neorv32_cpu_inst_n_203 ;
  wire \core_complex.neorv32_cpu_inst_n_204 ;
  wire \core_complex.neorv32_cpu_inst_n_205 ;
  wire \core_complex.neorv32_cpu_inst_n_206 ;
  wire \core_complex.neorv32_cpu_inst_n_207 ;
  wire \core_complex.neorv32_cpu_inst_n_208 ;
  wire \core_complex.neorv32_cpu_inst_n_209 ;
  wire \core_complex.neorv32_cpu_inst_n_21 ;
  wire \core_complex.neorv32_cpu_inst_n_210 ;
  wire \core_complex.neorv32_cpu_inst_n_211 ;
  wire \core_complex.neorv32_cpu_inst_n_212 ;
  wire \core_complex.neorv32_cpu_inst_n_213 ;
  wire \core_complex.neorv32_cpu_inst_n_214 ;
  wire \core_complex.neorv32_cpu_inst_n_215 ;
  wire \core_complex.neorv32_cpu_inst_n_216 ;
  wire \core_complex.neorv32_cpu_inst_n_217 ;
  wire \core_complex.neorv32_cpu_inst_n_218 ;
  wire \core_complex.neorv32_cpu_inst_n_219 ;
  wire \core_complex.neorv32_cpu_inst_n_22 ;
  wire \core_complex.neorv32_cpu_inst_n_220 ;
  wire \core_complex.neorv32_cpu_inst_n_222 ;
  wire \core_complex.neorv32_cpu_inst_n_228 ;
  wire \core_complex.neorv32_cpu_inst_n_229 ;
  wire \core_complex.neorv32_cpu_inst_n_23 ;
  wire \core_complex.neorv32_cpu_inst_n_230 ;
  wire \core_complex.neorv32_cpu_inst_n_233 ;
  wire \core_complex.neorv32_cpu_inst_n_237 ;
  wire \core_complex.neorv32_cpu_inst_n_238 ;
  wire \core_complex.neorv32_cpu_inst_n_239 ;
  wire \core_complex.neorv32_cpu_inst_n_24 ;
  wire \core_complex.neorv32_cpu_inst_n_240 ;
  wire \core_complex.neorv32_cpu_inst_n_244 ;
  wire \core_complex.neorv32_cpu_inst_n_245 ;
  wire \core_complex.neorv32_cpu_inst_n_246 ;
  wire \core_complex.neorv32_cpu_inst_n_247 ;
  wire \core_complex.neorv32_cpu_inst_n_248 ;
  wire \core_complex.neorv32_cpu_inst_n_249 ;
  wire \core_complex.neorv32_cpu_inst_n_25 ;
  wire \core_complex.neorv32_cpu_inst_n_250 ;
  wire \core_complex.neorv32_cpu_inst_n_251 ;
  wire \core_complex.neorv32_cpu_inst_n_252 ;
  wire \core_complex.neorv32_cpu_inst_n_253 ;
  wire \core_complex.neorv32_cpu_inst_n_254 ;
  wire \core_complex.neorv32_cpu_inst_n_256 ;
  wire \core_complex.neorv32_cpu_inst_n_257 ;
  wire \core_complex.neorv32_cpu_inst_n_258 ;
  wire \core_complex.neorv32_cpu_inst_n_259 ;
  wire \core_complex.neorv32_cpu_inst_n_26 ;
  wire \core_complex.neorv32_cpu_inst_n_260 ;
  wire \core_complex.neorv32_cpu_inst_n_261 ;
  wire \core_complex.neorv32_cpu_inst_n_262 ;
  wire \core_complex.neorv32_cpu_inst_n_263 ;
  wire \core_complex.neorv32_cpu_inst_n_264 ;
  wire \core_complex.neorv32_cpu_inst_n_265 ;
  wire \core_complex.neorv32_cpu_inst_n_266 ;
  wire \core_complex.neorv32_cpu_inst_n_267 ;
  wire \core_complex.neorv32_cpu_inst_n_268 ;
  wire \core_complex.neorv32_cpu_inst_n_269 ;
  wire \core_complex.neorv32_cpu_inst_n_27 ;
  wire \core_complex.neorv32_cpu_inst_n_270 ;
  wire \core_complex.neorv32_cpu_inst_n_271 ;
  wire \core_complex.neorv32_cpu_inst_n_272 ;
  wire \core_complex.neorv32_cpu_inst_n_273 ;
  wire \core_complex.neorv32_cpu_inst_n_274 ;
  wire \core_complex.neorv32_cpu_inst_n_275 ;
  wire \core_complex.neorv32_cpu_inst_n_276 ;
  wire \core_complex.neorv32_cpu_inst_n_277 ;
  wire \core_complex.neorv32_cpu_inst_n_278 ;
  wire \core_complex.neorv32_cpu_inst_n_279 ;
  wire \core_complex.neorv32_cpu_inst_n_28 ;
  wire \core_complex.neorv32_cpu_inst_n_280 ;
  wire \core_complex.neorv32_cpu_inst_n_281 ;
  wire \core_complex.neorv32_cpu_inst_n_282 ;
  wire \core_complex.neorv32_cpu_inst_n_284 ;
  wire \core_complex.neorv32_cpu_inst_n_285 ;
  wire \core_complex.neorv32_cpu_inst_n_286 ;
  wire \core_complex.neorv32_cpu_inst_n_287 ;
  wire \core_complex.neorv32_cpu_inst_n_288 ;
  wire \core_complex.neorv32_cpu_inst_n_289 ;
  wire \core_complex.neorv32_cpu_inst_n_29 ;
  wire \core_complex.neorv32_cpu_inst_n_290 ;
  wire \core_complex.neorv32_cpu_inst_n_291 ;
  wire \core_complex.neorv32_cpu_inst_n_292 ;
  wire \core_complex.neorv32_cpu_inst_n_293 ;
  wire \core_complex.neorv32_cpu_inst_n_294 ;
  wire \core_complex.neorv32_cpu_inst_n_295 ;
  wire \core_complex.neorv32_cpu_inst_n_296 ;
  wire \core_complex.neorv32_cpu_inst_n_297 ;
  wire \core_complex.neorv32_cpu_inst_n_298 ;
  wire \core_complex.neorv32_cpu_inst_n_299 ;
  wire \core_complex.neorv32_cpu_inst_n_3 ;
  wire \core_complex.neorv32_cpu_inst_n_30 ;
  wire \core_complex.neorv32_cpu_inst_n_300 ;
  wire \core_complex.neorv32_cpu_inst_n_301 ;
  wire \core_complex.neorv32_cpu_inst_n_302 ;
  wire \core_complex.neorv32_cpu_inst_n_303 ;
  wire \core_complex.neorv32_cpu_inst_n_304 ;
  wire \core_complex.neorv32_cpu_inst_n_305 ;
  wire \core_complex.neorv32_cpu_inst_n_306 ;
  wire \core_complex.neorv32_cpu_inst_n_307 ;
  wire \core_complex.neorv32_cpu_inst_n_308 ;
  wire \core_complex.neorv32_cpu_inst_n_309 ;
  wire \core_complex.neorv32_cpu_inst_n_31 ;
  wire \core_complex.neorv32_cpu_inst_n_310 ;
  wire \core_complex.neorv32_cpu_inst_n_311 ;
  wire \core_complex.neorv32_cpu_inst_n_312 ;
  wire \core_complex.neorv32_cpu_inst_n_313 ;
  wire \core_complex.neorv32_cpu_inst_n_314 ;
  wire \core_complex.neorv32_cpu_inst_n_315 ;
  wire \core_complex.neorv32_cpu_inst_n_318 ;
  wire \core_complex.neorv32_cpu_inst_n_33 ;
  wire \core_complex.neorv32_cpu_inst_n_336 ;
  wire \core_complex.neorv32_cpu_inst_n_337 ;
  wire \core_complex.neorv32_cpu_inst_n_34 ;
  wire \core_complex.neorv32_cpu_inst_n_340 ;
  wire \core_complex.neorv32_cpu_inst_n_342 ;
  wire \core_complex.neorv32_cpu_inst_n_343 ;
  wire \core_complex.neorv32_cpu_inst_n_344 ;
  wire \core_complex.neorv32_cpu_inst_n_346 ;
  wire \core_complex.neorv32_cpu_inst_n_347 ;
  wire \core_complex.neorv32_cpu_inst_n_348 ;
  wire \core_complex.neorv32_cpu_inst_n_349 ;
  wire \core_complex.neorv32_cpu_inst_n_35 ;
  wire \core_complex.neorv32_cpu_inst_n_350 ;
  wire \core_complex.neorv32_cpu_inst_n_351 ;
  wire \core_complex.neorv32_cpu_inst_n_352 ;
  wire \core_complex.neorv32_cpu_inst_n_353 ;
  wire \core_complex.neorv32_cpu_inst_n_354 ;
  wire \core_complex.neorv32_cpu_inst_n_355 ;
  wire \core_complex.neorv32_cpu_inst_n_356 ;
  wire \core_complex.neorv32_cpu_inst_n_357 ;
  wire \core_complex.neorv32_cpu_inst_n_358 ;
  wire \core_complex.neorv32_cpu_inst_n_359 ;
  wire \core_complex.neorv32_cpu_inst_n_36 ;
  wire \core_complex.neorv32_cpu_inst_n_360 ;
  wire \core_complex.neorv32_cpu_inst_n_361 ;
  wire \core_complex.neorv32_cpu_inst_n_362 ;
  wire \core_complex.neorv32_cpu_inst_n_363 ;
  wire \core_complex.neorv32_cpu_inst_n_364 ;
  wire \core_complex.neorv32_cpu_inst_n_365 ;
  wire \core_complex.neorv32_cpu_inst_n_366 ;
  wire \core_complex.neorv32_cpu_inst_n_367 ;
  wire \core_complex.neorv32_cpu_inst_n_368 ;
  wire \core_complex.neorv32_cpu_inst_n_369 ;
  wire \core_complex.neorv32_cpu_inst_n_370 ;
  wire \core_complex.neorv32_cpu_inst_n_371 ;
  wire \core_complex.neorv32_cpu_inst_n_372 ;
  wire \core_complex.neorv32_cpu_inst_n_373 ;
  wire \core_complex.neorv32_cpu_inst_n_374 ;
  wire \core_complex.neorv32_cpu_inst_n_375 ;
  wire \core_complex.neorv32_cpu_inst_n_376 ;
  wire \core_complex.neorv32_cpu_inst_n_377 ;
  wire \core_complex.neorv32_cpu_inst_n_378 ;
  wire \core_complex.neorv32_cpu_inst_n_379 ;
  wire \core_complex.neorv32_cpu_inst_n_380 ;
  wire \core_complex.neorv32_cpu_inst_n_381 ;
  wire \core_complex.neorv32_cpu_inst_n_383 ;
  wire \core_complex.neorv32_cpu_inst_n_4 ;
  wire \core_complex.neorv32_cpu_inst_n_40 ;
  wire \core_complex.neorv32_cpu_inst_n_41 ;
  wire \core_complex.neorv32_cpu_inst_n_42 ;
  wire \core_complex.neorv32_cpu_inst_n_43 ;
  wire \core_complex.neorv32_cpu_inst_n_44 ;
  wire \core_complex.neorv32_cpu_inst_n_45 ;
  wire \core_complex.neorv32_cpu_inst_n_46 ;
  wire \core_complex.neorv32_cpu_inst_n_47 ;
  wire \core_complex.neorv32_cpu_inst_n_48 ;
  wire \core_complex.neorv32_cpu_inst_n_49 ;
  wire \core_complex.neorv32_cpu_inst_n_5 ;
  wire \core_complex.neorv32_cpu_inst_n_50 ;
  wire \core_complex.neorv32_cpu_inst_n_51 ;
  wire \core_complex.neorv32_cpu_inst_n_52 ;
  wire \core_complex.neorv32_cpu_inst_n_53 ;
  wire \core_complex.neorv32_cpu_inst_n_54 ;
  wire \core_complex.neorv32_cpu_inst_n_56 ;
  wire \core_complex.neorv32_cpu_inst_n_57 ;
  wire \core_complex.neorv32_cpu_inst_n_58 ;
  wire \core_complex.neorv32_cpu_inst_n_59 ;
  wire \core_complex.neorv32_cpu_inst_n_60 ;
  wire \core_complex.neorv32_cpu_inst_n_61 ;
  wire \core_complex.neorv32_cpu_inst_n_62 ;
  wire \core_complex.neorv32_cpu_inst_n_63 ;
  wire \core_complex.neorv32_cpu_inst_n_72 ;
  wire \core_complex.neorv32_cpu_inst_n_77 ;
  wire \core_complex.neorv32_cpu_inst_n_78 ;
  wire \core_complex.neorv32_cpu_inst_n_79 ;
  wire \core_complex.neorv32_cpu_inst_n_81 ;
  wire \core_complex.neorv32_cpu_inst_n_83 ;
  wire \core_complex.neorv32_cpu_inst_n_84 ;
  wire \core_complex.neorv32_cpu_inst_n_85 ;
  wire \core_complex.neorv32_cpu_inst_n_86 ;
  wire \core_complex.neorv32_cpu_inst_n_87 ;
  wire \core_complex.neorv32_cpu_inst_n_88 ;
  wire \core_complex.neorv32_cpu_inst_n_89 ;
  wire \core_complex.neorv32_cpu_inst_n_90 ;
  wire \core_complex.neorv32_cpu_inst_n_91 ;
  wire \core_complex.neorv32_cpu_inst_n_92 ;
  wire \core_complex.neorv32_cpu_inst_n_93 ;
  wire \core_complex.neorv32_cpu_inst_n_94 ;
  wire \core_complex.neorv32_cpu_inst_n_95 ;
  wire \core_complex.neorv32_cpu_inst_n_96 ;
  wire \core_complex.neorv32_cpu_inst_n_97 ;
  wire \core_complex.neorv32_cpu_inst_n_98 ;
  wire \core_complex.neorv32_cpu_inst_n_99 ;
  wire [1:1]\cpu_d_req[addr] ;
  wire \cpu_d_rsp[ack] ;
  wire \cpu_d_rsp[err] ;
  wire [8:2]cpu_firq;
  wire \cpu_i_rsp[err] ;
  wire \csr[we]_i_4_n_0 ;
  wire [1:0]\ctrl[ir_funct3] ;
  wire \ctrl[lsu_req] ;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire \dci[exception_ack] ;
  wire \dci[execute_ack] ;
  wire \dci[halt_ack] ;
  wire \dci[resume_ack] ;
  wire dci_ndmrstn;
  wire [31:0]\dci_reg[data_reg] ;
  wire [7:0]din;
  wire \dm_ctrl_reg[hart_resume_ack]__0 ;
  wire [31:7]\dm_ctrl_reg[ldsw_progbuf] ;
  wire \dm_ctrl_reg[pbuf_en]__0 ;
  wire [2:0]\dm_ctrl_reg[state] ;
  wire \dm_reg[autoexec_rd] ;
  wire \dm_reg[autoexec_wr] ;
  wire \dm_reg[clr_acc_err]11_out ;
  wire \dm_reg[rd_acc_err] ;
  wire \dm_reg[reset_ack]2_out ;
  wire \dm_reg[resume_req]3_out ;
  wire \dm_reg[wr_acc_err] ;
  wire \dm_reg_reg[abstractauto_autoexecdata]__0 ;
  wire \dm_reg_reg[halt_req]__0 ;
  wire [31:0]\dm_reg_reg[progbuf][0]_1 ;
  wire [31:0]\dm_reg_reg[progbuf][1]_0 ;
  wire \dmem_rsp[ack] ;
  wire [4:4]\dmi_req[addr] ;
  wire [31:0]\dmi_req[data] ;
  wire [1:0]\dmi_req[op] ;
  wire \dmi_rsp[ack] ;
  wire [31:0]\dmi_rsp[data] ;
  wire \dmi_rsp_o_reg[ack]0 ;
  wire [4:0]\fetch_engine_reg[pc][13] ;
  wire \generators.clk_div_ff_reg_n_0_[0] ;
  wire \generators.clk_div_ff_reg_n_0_[11] ;
  wire [11:0]\generators.clk_div_reg ;
  wire \generators.clk_div_reg_n_0_[3] ;
  wire \generators.clk_div_reg_n_0_[4] ;
  wire \generators.clk_div_reg_n_0_[7] ;
  wire \generators.clk_div_reg_n_0_[8] ;
  wire \generators.rstn_ext_sreg_reg_n_0_[0] ;
  wire \generators.rstn_ext_sreg_reg_n_0_[3] ;
  wire \generators.rstn_sys_sreg_reg_n_0_[3] ;
  wire [7:0]gpio_i;
  wire [7:0]gpio_o;
  wire \i_/i_/i__carry__0_n_0 ;
  wire \i_/i_/i__carry__0_n_1 ;
  wire \i_/i_/i__carry__0_n_2 ;
  wire \i_/i_/i__carry__0_n_3 ;
  wire \i_/i_/i__carry__0_n_4 ;
  wire \i_/i_/i__carry__0_n_5 ;
  wire \i_/i_/i__carry__0_n_6 ;
  wire \i_/i_/i__carry__0_n_7 ;
  wire \i_/i_/i__carry__1_n_1 ;
  wire \i_/i_/i__carry__1_n_2 ;
  wire \i_/i_/i__carry__1_n_3 ;
  wire \i_/i_/i__carry__1_n_4 ;
  wire \i_/i_/i__carry__1_n_5 ;
  wire \i_/i_/i__carry__1_n_6 ;
  wire \i_/i_/i__carry__1_n_7 ;
  wire \i_/i_/i__carry_n_0 ;
  wire \i_/i_/i__carry_n_1 ;
  wire \i_/i_/i__carry_n_2 ;
  wire \i_/i_/i__carry_n_3 ;
  wire \i_/i_/i__carry_n_4 ;
  wire \i_/i_/i__carry_n_5 ;
  wire \i_/i_/i__carry_n_6 ;
  wire \i_/i_/i__carry_n_7 ;
  wire [31:5]\imem_ram.rdata_reg ;
  wire \imem_req[stb] ;
  wire \imem_rsp[ack] ;
  wire \io_system.neorv32_gpio_inst_true.neorv32_gpio_inst_n_1 ;
  wire \io_system.neorv32_gpio_inst_true.neorv32_gpio_inst_n_7 ;
  wire \io_system.neorv32_gpio_inst_true.neorv32_gpio_inst_n_8 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_117 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_118 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_119 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_120 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_121 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_122 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_123 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_124 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_125 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_126 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_127 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_128 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_129 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_66 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_67 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_68 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_69 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_70 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_71 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_72 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_73 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_74 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_75 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_76 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_77 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_78 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_79 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_80 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_81 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_82 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_83 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_84 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_85 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_86 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_87 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_88 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_89 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_90 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_91 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_92 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_93 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_94 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_95 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_96 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_97 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_98 ;
  wire \io_system.neorv32_sysinfo_inst_n_1 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_16 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_19 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_20 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_21 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_22 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_23 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_24 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_25 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_26 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_27 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_28 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_29 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_30 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_31 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_32 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_33 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_34 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_35 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_36 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_37 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_38 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_39 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_68 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_69 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_70 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_71 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_72 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_73 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_74 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_75 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_76 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_77 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_78 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_79 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_80 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_81 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_82 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_83 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_84 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_85 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_86 ;
  wire \io_system.neorv32_xirq_inst_true.neorv32_xirq_inst_n_5 ;
  wire \iodev_req[10][stb] ;
  wire \iodev_req[11][stb] ;
  wire \iodev_req[12][stb] ;
  wire \iodev_req[3][stb] ;
  wire \iodev_rsp[0][ack] ;
  wire [31:0]\iodev_rsp[0][data] ;
  wire [26:0]\iodev_rsp[10][data] ;
  wire \iodev_rsp[11][ack] ;
  wire [31:0]\iodev_rsp[11][data] ;
  wire \iodev_rsp[12][ack] ;
  wire [0:0]\iodev_rsp[12][data] ;
  wire \iodev_rsp[1][ack] ;
  wire [25:0]\iodev_rsp[1][data] ;
  wire \iodev_rsp[3][ack] ;
  wire [4:0]\iodev_rsp[3][data] ;
  wire jtag_tck_i;
  wire jtag_tdi_i;
  wire jtag_tdo_o;
  wire jtag_tms_i;
  wire jtag_trst_i;
  wire \keeper_reg[busy]__0 ;
  wire [15:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arready_0;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awready_0;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire m_axi_wready_0;
  wire m_axi_wvalid;
  wire [31:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire [0:0]\mar_reg[12] ;
  wire [0:0]\mar_reg[14] ;
  wire [2:0]\mar_reg[17] ;
  wire \memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst_n_21 ;
  wire \memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst_n_26 ;
  wire \memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst_n_27 ;
  wire \memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst_n_28 ;
  wire \memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst_n_29 ;
  wire \memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst_n_30 ;
  wire \memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst_n_31 ;
  wire \memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst_n_32 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_21 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_22 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_23 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_24 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_25 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_26 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_27 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_28 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_29 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_30 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_31 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_32 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_33 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_23 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_24 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_25 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_26 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_27 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_28 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_29 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_3 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_30 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_31 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_32 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_33 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_1 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_10 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_11 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_3 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_34 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_4 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_5 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_6 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_7 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_8 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_9 ;
  wire mtime_irq;
  wire [31:0]mtime_time;
  wire [63:0]mtime_time_o;
  wire mtimecmp_lo;
  wire neorv32_bus_gateway_inst_n_4;
  wire neorv32_bus_gateway_inst_n_5;
  wire \neorv32_cpu_lsu_inst/misaligned ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_0 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_100 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_101 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_102 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_103 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_104 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_105 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_106 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_107 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_108 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_109 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_11 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_110 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_112 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_12 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_143 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_144 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_145 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_146 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_16 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_38 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_6 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_66 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_67 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_68 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_69 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_87 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_98 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_99 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_10 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_11 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_12 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_13 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_14 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_15 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_16 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_17 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_18 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_19 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_4 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_5 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_52 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_53 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_54 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_55 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_56 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_6 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_60 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_61 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_63 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_65 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_7 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_8 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_9 ;
  wire [7:7]p_0_in;
  wire p_0_in22_in;
  wire p_0_in2_in;
  wire [3:1]p_0_in_0;
  wire [18:1]p_0_in_1;
  wire p_10_in;
  wire p_12_in;
  wire p_1_in3_in;
  wire [1:1]p_1_out;
  wire p_21_in;
  wire p_2_in;
  wire [0:0]p_2_in_2;
  wire [0:0]p_3_in;
  wire [1:0]p_3_in_4;
  wire p_4_in;
  wire p_6_in;
  wire p_8_in;
  wire pending;
  wire port_sel_reg;
  wire r_pnt;
  wire [31:1]rdata_reg;
  wire [30:0]rdata_reg__0;
  wire rden;
  wire rden0;
  wire rden0_0;
  wire rden_3;
  wire \register_file_fpga.reg_file_reg_i_173_n_0 ;
  wire resetn;
  wire resetn_0;
  wire rstn_ext;
  wire rstn_sys;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire [6:6]timeout_cnt_reg;
  wire \tx_engine_fifo_inst/we ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire w_pnt;
  wire \wb_core[we] ;
  wire [0:0]xirq_i;
  wire [3:3]\NLW_i_/i_/i__carry__1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h7FFF)) 
    \and_reduce_f_inferred__0/i_ 
       (.I0(\generators.rstn_ext_sreg_reg_n_0_[0] ),
        .I1(\generators.rstn_ext_sreg_reg_n_0_[3] ),
        .I2(p_0_in2_in),
        .I3(p_1_in3_in),
        .O(and_reduce_f5_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_switch \core_complex.neorv32_core_bus_switch_inst 
       (.\FSM_onehot_arbiter_reg[state][2]_0 (\core_complex.neorv32_core_bus_switch_inst_n_1 ),
        .\FSM_onehot_arbiter_reg[state][2]_1 (\arbiter_reg[state] ),
        .\FSM_onehot_arbiter_reg[state][2]_2 (\core_complex.neorv32_core_bus_switch_inst_n_4 ),
        .\FSM_onehot_arbiter_reg[state][2]_3 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_5 ),
        .arbiter_err_reg(\core_complex.neorv32_cpu_inst_n_347 ),
        .arbiter_err_reg_0(\core_complex.neorv32_cpu_inst_n_383 ),
        .arbiter_err_reg_1(\core_complex.neorv32_cpu_inst_n_348 ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[b_req]__0 (\arbiter_reg[b_req]__0 ),
        .clk(clk),
        .\cpu_d_rsp[ack] (\cpu_d_rsp[ack] ),
        .\ctrl_o[lsu_req] (\ctrl[lsu_req] ),
        .\keeper_reg[busy] (\core_complex.neorv32_cpu_inst_n_346 ),
        .\main_rsp[err] (\main_rsp[err] ),
        .misaligned(\neorv32_cpu_lsu_inst/misaligned ),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu \core_complex.neorv32_cpu_inst 
       (.ADDRARDADDR({\core_complex.neorv32_cpu_inst_n_14 ,\core_complex.neorv32_cpu_inst_n_15 ,\core_complex.neorv32_cpu_inst_n_16 ,\core_complex.neorv32_cpu_inst_n_17 ,\core_complex.neorv32_cpu_inst_n_18 ,\mar_reg[12] ,\core_complex.neorv32_cpu_inst_n_20 ,\core_complex.neorv32_cpu_inst_n_21 ,\core_complex.neorv32_cpu_inst_n_22 ,\core_complex.neorv32_cpu_inst_n_23 ,\core_complex.neorv32_cpu_inst_n_24 ,\core_complex.neorv32_cpu_inst_n_25 ,\core_complex.neorv32_cpu_inst_n_26 ,\core_complex.neorv32_cpu_inst_n_27 ,\core_complex.neorv32_cpu_inst_n_28 ,\core_complex.neorv32_cpu_inst_n_29 }),
        .D({\core_complex.neorv32_cpu_inst_n_5 ,p_0_in_1[18],p_0_in_1[16],p_0_in_1[8],p_0_in_1[1],\core_complex.neorv32_cpu_inst_n_10 }),
        .E(\core_complex.neorv32_cpu_inst_n_36 ),
        .\FSM_onehot_arbiter_reg[state][2] (\core_complex.neorv32_cpu_inst_n_4 ),
        .\FSM_onehot_arbiter_reg[state][2]_0 (\core_complex.neorv32_cpu_inst_n_12 ),
        .\FSM_onehot_arbiter_reg[state][2]_1 (\core_complex.neorv32_cpu_inst_n_318 ),
        .\FSM_sequential_fetch_engine_reg[state][0] (\core_complex.neorv32_cpu_inst_n_347 ),
        .Q({\dm_reg_reg[progbuf][1]_0 [31:27],\dm_reg_reg[progbuf][1]_0 [25:21],\dm_reg_reg[progbuf][1]_0 [18],\dm_reg_reg[progbuf][1]_0 [14:9],\dm_reg_reg[progbuf][1]_0 [7],\dm_reg_reg[progbuf][1]_0 [3:2],\dm_reg_reg[progbuf][1]_0 [0]}),
        .WEA(\core_complex.neorv32_cpu_inst_n_72 ),
        .addr({\mar_reg[17] ,\core_complex.neorv32_cpu_inst_n_40 ,\core_complex.neorv32_cpu_inst_n_41 ,\core_complex.neorv32_cpu_inst_n_42 ,\core_complex.neorv32_cpu_inst_n_43 ,\core_complex.neorv32_cpu_inst_n_44 ,\core_complex.neorv32_cpu_inst_n_45 ,\core_complex.neorv32_cpu_inst_n_46 ,\core_complex.neorv32_cpu_inst_n_47 ,\core_complex.neorv32_cpu_inst_n_48 ,\core_complex.neorv32_cpu_inst_n_49 ,\core_complex.neorv32_cpu_inst_n_50 ,\core_complex.neorv32_cpu_inst_n_51 ,\core_complex.neorv32_cpu_inst_n_52 }),
        .\arbiter_reg[b_req] (\arbiter_reg[state] ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[b_req]__0 (\arbiter_reg[b_req]__0 ),
        .arbiter_req_reg(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_5 ),
        .\axi_ctrl_reg[radr_received] (\axi_ctrl_reg[radr_received] ),
        .\axi_ctrl_reg[wadr_received] (\axi_ctrl_reg[wadr_received] ),
        .\axi_ctrl_reg[wdat_received] (\axi_ctrl_reg[wdat_received] ),
        .\bus_req_o_reg[ben][0] (\core_complex.neorv32_cpu_inst_n_130 ),
        .\bus_req_o_reg[ben][0]_0 (\core_complex.neorv32_cpu_inst_n_131 ),
        .\bus_req_o_reg[ben][0]_1 (\core_complex.neorv32_cpu_inst_n_132 ),
        .\bus_req_o_reg[ben][0]_10 (\core_complex.neorv32_cpu_inst_n_141 ),
        .\bus_req_o_reg[ben][0]_11 (\core_complex.neorv32_cpu_inst_n_142 ),
        .\bus_req_o_reg[ben][0]_12 (\core_complex.neorv32_cpu_inst_n_143 ),
        .\bus_req_o_reg[ben][0]_13 (\core_complex.neorv32_cpu_inst_n_144 ),
        .\bus_req_o_reg[ben][0]_14 (\core_complex.neorv32_cpu_inst_n_145 ),
        .\bus_req_o_reg[ben][0]_2 (\core_complex.neorv32_cpu_inst_n_133 ),
        .\bus_req_o_reg[ben][0]_3 (\core_complex.neorv32_cpu_inst_n_134 ),
        .\bus_req_o_reg[ben][0]_4 (\core_complex.neorv32_cpu_inst_n_135 ),
        .\bus_req_o_reg[ben][0]_5 (\core_complex.neorv32_cpu_inst_n_136 ),
        .\bus_req_o_reg[ben][0]_6 (\core_complex.neorv32_cpu_inst_n_137 ),
        .\bus_req_o_reg[ben][0]_7 (\core_complex.neorv32_cpu_inst_n_138 ),
        .\bus_req_o_reg[ben][0]_8 (\core_complex.neorv32_cpu_inst_n_139 ),
        .\bus_req_o_reg[ben][0]_9 (\core_complex.neorv32_cpu_inst_n_140 ),
        .\bus_req_o_reg[ben][1] (\core_complex.neorv32_cpu_inst_n_77 ),
        .\bus_req_o_reg[ben][1]_0 (\core_complex.neorv32_cpu_inst_n_114 ),
        .\bus_req_o_reg[ben][1]_1 (\core_complex.neorv32_cpu_inst_n_115 ),
        .\bus_req_o_reg[ben][1]_10 (\core_complex.neorv32_cpu_inst_n_124 ),
        .\bus_req_o_reg[ben][1]_11 (\core_complex.neorv32_cpu_inst_n_125 ),
        .\bus_req_o_reg[ben][1]_12 (\core_complex.neorv32_cpu_inst_n_126 ),
        .\bus_req_o_reg[ben][1]_13 (\core_complex.neorv32_cpu_inst_n_127 ),
        .\bus_req_o_reg[ben][1]_14 (\core_complex.neorv32_cpu_inst_n_128 ),
        .\bus_req_o_reg[ben][1]_15 (\core_complex.neorv32_cpu_inst_n_129 ),
        .\bus_req_o_reg[ben][1]_2 (\core_complex.neorv32_cpu_inst_n_116 ),
        .\bus_req_o_reg[ben][1]_3 (\core_complex.neorv32_cpu_inst_n_117 ),
        .\bus_req_o_reg[ben][1]_4 (\core_complex.neorv32_cpu_inst_n_118 ),
        .\bus_req_o_reg[ben][1]_5 (\core_complex.neorv32_cpu_inst_n_119 ),
        .\bus_req_o_reg[ben][1]_6 (\core_complex.neorv32_cpu_inst_n_120 ),
        .\bus_req_o_reg[ben][1]_7 (\core_complex.neorv32_cpu_inst_n_121 ),
        .\bus_req_o_reg[ben][1]_8 (\core_complex.neorv32_cpu_inst_n_122 ),
        .\bus_req_o_reg[ben][1]_9 (\core_complex.neorv32_cpu_inst_n_123 ),
        .\bus_req_o_reg[ben][2] (\core_complex.neorv32_cpu_inst_n_78 ),
        .\bus_req_o_reg[ben][2]_0 (\core_complex.neorv32_cpu_inst_n_98 ),
        .\bus_req_o_reg[ben][2]_1 (\core_complex.neorv32_cpu_inst_n_99 ),
        .\bus_req_o_reg[ben][2]_10 (\core_complex.neorv32_cpu_inst_n_108 ),
        .\bus_req_o_reg[ben][2]_11 (\core_complex.neorv32_cpu_inst_n_109 ),
        .\bus_req_o_reg[ben][2]_12 (\core_complex.neorv32_cpu_inst_n_110 ),
        .\bus_req_o_reg[ben][2]_13 (\core_complex.neorv32_cpu_inst_n_111 ),
        .\bus_req_o_reg[ben][2]_14 (\core_complex.neorv32_cpu_inst_n_112 ),
        .\bus_req_o_reg[ben][2]_15 (\core_complex.neorv32_cpu_inst_n_113 ),
        .\bus_req_o_reg[ben][2]_2 (\core_complex.neorv32_cpu_inst_n_100 ),
        .\bus_req_o_reg[ben][2]_3 (\core_complex.neorv32_cpu_inst_n_101 ),
        .\bus_req_o_reg[ben][2]_4 (\core_complex.neorv32_cpu_inst_n_102 ),
        .\bus_req_o_reg[ben][2]_5 (\core_complex.neorv32_cpu_inst_n_103 ),
        .\bus_req_o_reg[ben][2]_6 (\core_complex.neorv32_cpu_inst_n_104 ),
        .\bus_req_o_reg[ben][2]_7 (\core_complex.neorv32_cpu_inst_n_105 ),
        .\bus_req_o_reg[ben][2]_8 (\core_complex.neorv32_cpu_inst_n_106 ),
        .\bus_req_o_reg[ben][2]_9 (\core_complex.neorv32_cpu_inst_n_107 ),
        .\bus_req_o_reg[ben][3] (\bus_req_o_reg[ben][3] ),
        .\bus_req_o_reg[ben][3]_0 (\core_complex.neorv32_cpu_inst_n_79 ),
        .\bus_req_o_reg[ben][3]_1 (\core_complex.neorv32_cpu_inst_n_81 ),
        .\bus_req_o_reg[ben][3]_10 (\core_complex.neorv32_cpu_inst_n_91 ),
        .\bus_req_o_reg[ben][3]_11 (\core_complex.neorv32_cpu_inst_n_92 ),
        .\bus_req_o_reg[ben][3]_12 (\core_complex.neorv32_cpu_inst_n_93 ),
        .\bus_req_o_reg[ben][3]_13 (\core_complex.neorv32_cpu_inst_n_94 ),
        .\bus_req_o_reg[ben][3]_14 (\core_complex.neorv32_cpu_inst_n_95 ),
        .\bus_req_o_reg[ben][3]_15 (\core_complex.neorv32_cpu_inst_n_96 ),
        .\bus_req_o_reg[ben][3]_16 (\core_complex.neorv32_cpu_inst_n_97 ),
        .\bus_req_o_reg[ben][3]_2 (\core_complex.neorv32_cpu_inst_n_83 ),
        .\bus_req_o_reg[ben][3]_3 (\core_complex.neorv32_cpu_inst_n_84 ),
        .\bus_req_o_reg[ben][3]_4 (\core_complex.neorv32_cpu_inst_n_85 ),
        .\bus_req_o_reg[ben][3]_5 (\core_complex.neorv32_cpu_inst_n_86 ),
        .\bus_req_o_reg[ben][3]_6 (\core_complex.neorv32_cpu_inst_n_87 ),
        .\bus_req_o_reg[ben][3]_7 (\core_complex.neorv32_cpu_inst_n_88 ),
        .\bus_req_o_reg[ben][3]_8 (\core_complex.neorv32_cpu_inst_n_89 ),
        .\bus_req_o_reg[ben][3]_9 (\core_complex.neorv32_cpu_inst_n_90 ),
        .\bus_req_o_reg[data][0] (\core_complex.neorv32_cpu_inst_n_152 ),
        .\bus_req_o_reg[data][0]_0 (\core_complex.neorv32_cpu_inst_n_229 ),
        .\bus_req_o_reg[data][31] (Q),
        .\bus_req_o_reg[data][31]_0 ({\core_complex.neorv32_cpu_inst_n_349 ,\core_complex.neorv32_cpu_inst_n_350 ,\core_complex.neorv32_cpu_inst_n_351 ,\core_complex.neorv32_cpu_inst_n_352 ,\core_complex.neorv32_cpu_inst_n_353 ,\core_complex.neorv32_cpu_inst_n_354 ,\core_complex.neorv32_cpu_inst_n_355 ,\core_complex.neorv32_cpu_inst_n_356 ,\core_complex.neorv32_cpu_inst_n_357 ,\core_complex.neorv32_cpu_inst_n_358 ,\core_complex.neorv32_cpu_inst_n_359 ,\core_complex.neorv32_cpu_inst_n_360 ,\core_complex.neorv32_cpu_inst_n_361 ,\core_complex.neorv32_cpu_inst_n_362 ,\core_complex.neorv32_cpu_inst_n_363 ,\core_complex.neorv32_cpu_inst_n_364 ,\core_complex.neorv32_cpu_inst_n_365 ,\core_complex.neorv32_cpu_inst_n_366 ,\core_complex.neorv32_cpu_inst_n_367 ,\core_complex.neorv32_cpu_inst_n_368 ,\core_complex.neorv32_cpu_inst_n_369 ,\core_complex.neorv32_cpu_inst_n_370 ,\core_complex.neorv32_cpu_inst_n_371 ,\core_complex.neorv32_cpu_inst_n_372 ,\core_complex.neorv32_cpu_inst_n_373 ,\core_complex.neorv32_cpu_inst_n_374 ,\core_complex.neorv32_cpu_inst_n_375 ,\core_complex.neorv32_cpu_inst_n_376 ,\core_complex.neorv32_cpu_inst_n_377 ,\core_complex.neorv32_cpu_inst_n_378 ,\core_complex.neorv32_cpu_inst_n_379 ,\core_complex.neorv32_cpu_inst_n_380 }),
        .\bus_req_o_reg[rw] (p_0_in),
        .\bus_rsp_o[data][27]_i_2 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_98 ),
        .\bus_rsp_o[data][31]_i_2 ({\dm_reg_reg[progbuf][0]_1 [31],\dm_reg_reg[progbuf][0]_1 [25:21],\dm_reg_reg[progbuf][0]_1 [18],\dm_reg_reg[progbuf][0]_1 [14:9],\dm_reg_reg[progbuf][0]_1 [7],\dm_reg_reg[progbuf][0]_1 [3:2],\dm_reg_reg[progbuf][0]_1 [0]}),
        .\bus_rsp_o[data][31]_i_2_0 ({\dm_ctrl_reg[ldsw_progbuf] [31],\dm_ctrl_reg[ldsw_progbuf] [24:21],\dm_ctrl_reg[ldsw_progbuf] [13],\dm_ctrl_reg[ldsw_progbuf] [11:9],\dm_ctrl_reg[ldsw_progbuf] [7]}),
        .\bus_rsp_o_reg[data][0] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_66 ),
        .\bus_rsp_o_reg[data][0]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_104 ),
        .\bus_rsp_o_reg[data][10] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_76 ),
        .\bus_rsp_o_reg[data][11] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_77 ),
        .\bus_rsp_o_reg[data][12] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_78 ),
        .\bus_rsp_o_reg[data][13] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_79 ),
        .\bus_rsp_o_reg[data][14] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_80 ),
        .\bus_rsp_o_reg[data][15] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_66 ),
        .\bus_rsp_o_reg[data][15]_0 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_68 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_69 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_70 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_71 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_72 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_73 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_74 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_75 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_76 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_77 }),
        .\bus_rsp_o_reg[data][15]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_81 ),
        .\bus_rsp_o_reg[data][16] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_38 ),
        .\bus_rsp_o_reg[data][16]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_82 ),
        .\bus_rsp_o_reg[data][17] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_67 ),
        .\bus_rsp_o_reg[data][17]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_83 ),
        .\bus_rsp_o_reg[data][18] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_84 ),
        .\bus_rsp_o_reg[data][19] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_68 ),
        .\bus_rsp_o_reg[data][19]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_85 ),
        .\bus_rsp_o_reg[data][1] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_101 ),
        .\bus_rsp_o_reg[data][1]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_67 ),
        .\bus_rsp_o_reg[data][20] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_86 ),
        .\bus_rsp_o_reg[data][20]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_102 ),
        .\bus_rsp_o_reg[data][21] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_87 ),
        .\bus_rsp_o_reg[data][22] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_88 ),
        .\bus_rsp_o_reg[data][23] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_89 ),
        .\bus_rsp_o_reg[data][24] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_90 ),
        .\bus_rsp_o_reg[data][25] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_91 ),
        .\bus_rsp_o_reg[data][26] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_92 ),
        .\bus_rsp_o_reg[data][26]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_103 ),
        .\bus_rsp_o_reg[data][27] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_93 ),
        .\bus_rsp_o_reg[data][28] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_94 ),
        .\bus_rsp_o_reg[data][28]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_99 ),
        .\bus_rsp_o_reg[data][29] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_95 ),
        .\bus_rsp_o_reg[data][29]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_100 ),
        .\bus_rsp_o_reg[data][2] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_68 ),
        .\bus_rsp_o_reg[data][30] (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_19 ),
        .\bus_rsp_o_reg[data][30]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_96 ),
        .\bus_rsp_o_reg[data][30]_1 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_69 ),
        .\bus_rsp_o_reg[data][31] (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_22 ),
        .\bus_rsp_o_reg[data][31]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_21 ),
        .\bus_rsp_o_reg[data][31]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_97 ),
        .\bus_rsp_o_reg[data][31]_2 ({\dci_reg[data_reg] [31],\dci_reg[data_reg] [26:20],\dci_reg[data_reg] [18],\dci_reg[data_reg] [14:2],\dci_reg[data_reg] [0]}),
        .\bus_rsp_o_reg[data][3] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_69 ),
        .\bus_rsp_o_reg[data][4] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_70 ),
        .\bus_rsp_o_reg[data][4]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_105 ),
        .\bus_rsp_o_reg[data][5] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_16 ),
        .\bus_rsp_o_reg[data][5]_0 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_25 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_26 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_27 }),
        .\bus_rsp_o_reg[data][5]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_71 ),
        .\bus_rsp_o_reg[data][6] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_72 ),
        .\bus_rsp_o_reg[data][6]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_106 ),
        .\bus_rsp_o_reg[data][7] (din),
        .\bus_rsp_o_reg[data][7]_0 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_79 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_80 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_81 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_82 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_83 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_84 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_85 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_86 }),
        .\bus_rsp_o_reg[data][7]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_73 ),
        .\bus_rsp_o_reg[data][8] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_74 ),
        .\bus_rsp_o_reg[data][8]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_87 ),
        .\bus_rsp_o_reg[data][9] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_75 ),
        .cg_en_9(cg_en_9),
        .clk(clk),
        .\cpu_d_rsp[ack] (\cpu_d_rsp[ack] ),
        .\cpu_d_rsp[err] (\cpu_d_rsp[err] ),
        .\csr_reg[we] (\csr[we]_i_4_n_0 ),
        .\ctrl_o[lsu_req] (\ctrl[lsu_req] ),
        .\ctrl_reg[hwfc_en]__0 (\ctrl_reg[hwfc_en]__0 ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\dci[exception_ack] (\dci[exception_ack] ),
        .\dci[execute_ack] (\dci[execute_ack] ),
        .\dci[halt_ack] (\dci[halt_ack] ),
        .\dci[resume_ack] (\dci[resume_ack] ),
        .\dci_reg[data_reg][31] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_107 ),
        .\dci_reg[data_reg][31]_0 (\dmi_req[data] ),
        .\dci_reg[data_reg][5] (\core_complex.neorv32_cpu_inst_n_336 ),
        .\debug_mode_enable.debug_ctrl_reg[running] ({\core_complex.neorv32_cpu_inst_n_189 ,\core_complex.neorv32_cpu_inst_n_190 ,\core_complex.neorv32_cpu_inst_n_191 ,\core_complex.neorv32_cpu_inst_n_192 ,\core_complex.neorv32_cpu_inst_n_193 ,\core_complex.neorv32_cpu_inst_n_194 ,\core_complex.neorv32_cpu_inst_n_195 ,\core_complex.neorv32_cpu_inst_n_196 ,\core_complex.neorv32_cpu_inst_n_197 ,\core_complex.neorv32_cpu_inst_n_198 ,\core_complex.neorv32_cpu_inst_n_199 ,\core_complex.neorv32_cpu_inst_n_200 ,\core_complex.neorv32_cpu_inst_n_201 ,\core_complex.neorv32_cpu_inst_n_202 ,\core_complex.neorv32_cpu_inst_n_203 ,\core_complex.neorv32_cpu_inst_n_204 ,\core_complex.neorv32_cpu_inst_n_205 ,\core_complex.neorv32_cpu_inst_n_206 ,\core_complex.neorv32_cpu_inst_n_207 ,\core_complex.neorv32_cpu_inst_n_208 ,\core_complex.neorv32_cpu_inst_n_209 ,\core_complex.neorv32_cpu_inst_n_210 ,\core_complex.neorv32_cpu_inst_n_211 ,\core_complex.neorv32_cpu_inst_n_212 ,\core_complex.neorv32_cpu_inst_n_213 ,\core_complex.neorv32_cpu_inst_n_214 ,\core_complex.neorv32_cpu_inst_n_215 ,\core_complex.neorv32_cpu_inst_n_216 ,\core_complex.neorv32_cpu_inst_n_217 ,\core_complex.neorv32_cpu_inst_n_218 ,\core_complex.neorv32_cpu_inst_n_219 ,\core_complex.neorv32_cpu_inst_n_220 }),
        .\debug_mode_enable.debug_ctrl_reg[running]_0 (\core_complex.neorv32_cpu_inst_n_222 ),
        .\dm_ctrl_reg[pbuf_en]__0 (\dm_ctrl_reg[pbuf_en]__0 ),
        .\dm_reg_reg[halt_req]__0 (\dm_reg_reg[halt_req]__0 ),
        .\dout_reg[7] ({\core_complex.neorv32_cpu_inst_n_244 ,\core_complex.neorv32_cpu_inst_n_245 ,\core_complex.neorv32_cpu_inst_n_246 ,\core_complex.neorv32_cpu_inst_n_247 ,\core_complex.neorv32_cpu_inst_n_248 ,\core_complex.neorv32_cpu_inst_n_249 ,\core_complex.neorv32_cpu_inst_n_250 ,\core_complex.neorv32_cpu_inst_n_251 }),
        .\execute_engine_reg[ir] (\ctrl[ir_funct3] ),
        .\fetch_engine_reg[pc][13] ({\fetch_engine_reg[pc][13] [4],\core_complex.neorv32_cpu_inst_n_233 ,ADDRARDADDR[3:1],\core_complex.neorv32_cpu_inst_n_237 ,\core_complex.neorv32_cpu_inst_n_238 ,\core_complex.neorv32_cpu_inst_n_239 ,\core_complex.neorv32_cpu_inst_n_240 ,ADDRARDADDR[0]}),
        .\fetch_engine_reg[pc][15] ({\core_complex.neorv32_cpu_inst_n_337 ,\fetch_engine_reg[pc][13] [3:2]}),
        .\fifo_read_sync.half_o_reg ({\core_complex.neorv32_cpu_inst_n_256 ,\core_complex.neorv32_cpu_inst_n_257 ,\core_complex.neorv32_cpu_inst_n_258 ,\core_complex.neorv32_cpu_inst_n_259 ,\core_complex.neorv32_cpu_inst_n_260 ,\core_complex.neorv32_cpu_inst_n_261 ,\core_complex.neorv32_cpu_inst_n_262 ,\core_complex.neorv32_cpu_inst_n_263 ,\core_complex.neorv32_cpu_inst_n_264 ,\core_complex.neorv32_cpu_inst_n_265 ,\core_complex.neorv32_cpu_inst_n_266 ,\core_complex.neorv32_cpu_inst_n_267 ,\core_complex.neorv32_cpu_inst_n_268 ,\core_complex.neorv32_cpu_inst_n_269 ,\core_complex.neorv32_cpu_inst_n_270 ,\core_complex.neorv32_cpu_inst_n_271 ,\core_complex.neorv32_cpu_inst_n_272 ,\core_complex.neorv32_cpu_inst_n_273 ,\core_complex.neorv32_cpu_inst_n_274 ,\core_complex.neorv32_cpu_inst_n_275 ,\core_complex.neorv32_cpu_inst_n_276 ,\core_complex.neorv32_cpu_inst_n_277 ,\core_complex.neorv32_cpu_inst_n_278 ,\core_complex.neorv32_cpu_inst_n_279 ,\core_complex.neorv32_cpu_inst_n_280 ,\core_complex.neorv32_cpu_inst_n_281 ,\core_complex.neorv32_cpu_inst_n_282 }),
        .firq_i({cpu_firq[8],cpu_firq[3:2]}),
        .gpio_o(gpio_o),
        .\imem_ram.mem_ram_b1_reg_1_3 (\core_complex.neorv32_core_bus_switch_inst_n_4 ),
        .\imem_req[stb] (\imem_req[stb] ),
        .\iodev_req[10][stb] (\iodev_req[10][stb] ),
        .\iodev_req[11][stb] (\iodev_req[11][stb] ),
        .\iodev_req[12][stb] (\iodev_req[12][stb] ),
        .\iodev_req[3][stb] (\iodev_req[3][stb] ),
        .irq_active_reg(\core_complex.neorv32_cpu_inst_n_186 ),
        .irq_active_reg_0(\io_system.neorv32_xirq_inst_true.neorv32_xirq_inst_n_5 ),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arready(m_axi_arready),
        .m_axi_arready_0(m_axi_arready_0),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awready_0(m_axi_awready_0),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .\m_axi_bresp[0]_0 (\core_complex.neorv32_cpu_inst_n_148 ),
        .m_axi_bresp_0_sp_1(\core_complex.neorv32_cpu_inst_n_147 ),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wready_0(m_axi_wready_0),
        .m_axi_wvalid(m_axi_wvalid),
        .\main_rsp[data] (\main_rsp[data] ),
        .\main_rsp[err] (\main_rsp[err] ),
        .\mar_reg[11] (\core_complex.neorv32_cpu_inst_n_230 ),
        .\mar_reg[14] ({\core_complex.neorv32_cpu_inst_n_252 ,\core_complex.neorv32_cpu_inst_n_253 ,\core_complex.neorv32_cpu_inst_n_254 }),
        .\mar_reg[16] ({\core_complex.neorv32_cpu_inst_n_343 ,\core_complex.neorv32_cpu_inst_n_344 }),
        .\mar_reg[17] ({\core_complex.neorv32_cpu_inst_n_53 ,\core_complex.neorv32_cpu_inst_n_54 ,\mar_reg[14] ,\core_complex.neorv32_cpu_inst_n_56 ,\core_complex.neorv32_cpu_inst_n_57 ,\core_complex.neorv32_cpu_inst_n_58 ,\core_complex.neorv32_cpu_inst_n_59 ,\core_complex.neorv32_cpu_inst_n_60 ,\core_complex.neorv32_cpu_inst_n_61 ,\core_complex.neorv32_cpu_inst_n_62 }),
        .\mar_reg[17]_0 (\core_complex.neorv32_cpu_inst_n_342 ),
        .\mar_reg[1] (\cpu_d_req[addr] ),
        .\mar_reg[2] (addr[0]),
        .\mar_reg[2]_0 (\core_complex.neorv32_cpu_inst_n_30 ),
        .\mar_reg[2]_1 (\core_complex.neorv32_cpu_inst_n_35 ),
        .\mar_reg[2]_2 (\core_complex.neorv32_cpu_inst_n_63 ),
        .\mar_reg[2]_3 (\core_complex.neorv32_cpu_inst_n_340 ),
        .\mar_reg[3] (\core_complex.neorv32_cpu_inst_n_11 ),
        .\mar_reg[3]_0 (\core_complex.neorv32_cpu_inst_n_185 ),
        .\mar_reg[4] (\fetch_engine_reg[pc][13] [0]),
        .\mar_reg[5] (\fetch_engine_reg[pc][13] [1]),
        .\mar_reg[8] ({p_1_out,\core_complex.neorv32_cpu_inst_n_33 }),
        .\mar_reg[8]_0 (\core_complex.neorv32_cpu_inst_n_34 ),
        .\mar_reg[8]_1 (addr[1]),
        .\mar_reg[8]_2 ({\core_complex.neorv32_cpu_inst_n_284 ,\core_complex.neorv32_cpu_inst_n_285 ,\core_complex.neorv32_cpu_inst_n_286 ,\core_complex.neorv32_cpu_inst_n_287 ,\core_complex.neorv32_cpu_inst_n_288 ,\core_complex.neorv32_cpu_inst_n_289 ,\core_complex.neorv32_cpu_inst_n_290 ,\core_complex.neorv32_cpu_inst_n_291 ,\core_complex.neorv32_cpu_inst_n_292 ,\core_complex.neorv32_cpu_inst_n_293 ,\core_complex.neorv32_cpu_inst_n_294 ,\core_complex.neorv32_cpu_inst_n_295 ,\core_complex.neorv32_cpu_inst_n_296 ,\core_complex.neorv32_cpu_inst_n_297 ,\core_complex.neorv32_cpu_inst_n_298 ,\core_complex.neorv32_cpu_inst_n_299 ,\core_complex.neorv32_cpu_inst_n_300 ,\core_complex.neorv32_cpu_inst_n_301 ,\core_complex.neorv32_cpu_inst_n_302 ,\core_complex.neorv32_cpu_inst_n_303 ,\core_complex.neorv32_cpu_inst_n_304 ,\core_complex.neorv32_cpu_inst_n_305 ,\core_complex.neorv32_cpu_inst_n_306 ,\core_complex.neorv32_cpu_inst_n_307 ,\core_complex.neorv32_cpu_inst_n_308 ,\core_complex.neorv32_cpu_inst_n_309 ,\core_complex.neorv32_cpu_inst_n_310 ,\core_complex.neorv32_cpu_inst_n_311 ,\core_complex.neorv32_cpu_inst_n_312 ,\core_complex.neorv32_cpu_inst_n_313 ,\core_complex.neorv32_cpu_inst_n_314 ,\core_complex.neorv32_cpu_inst_n_315 }),
        .\mar_reg[8]_3 (mtimecmp_lo),
        .\mar_reg[8]_4 (\core_complex.neorv32_cpu_inst_n_381 ),
        .\mar_reg[9] (\core_complex.neorv32_cpu_inst_n_31 ),
        .\mar_reg[9]_0 (\core_complex.neorv32_cpu_inst_n_228 ),
        .misaligned(\neorv32_cpu_lsu_inst/misaligned ),
        .mti_i(mtime_irq),
        .p_21_in(p_21_in),
        .p_2_in(p_2_in_2),
        .p_3_in(p_3_in),
        .p_3_in_1(p_3_in_4[0]),
        .pending(pending),
        .pending_reg(\core_complex.neorv32_cpu_inst_n_3 ),
        .pending_reg_0(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_3 ),
        .pending_reg_1(timeout_cnt_reg),
        .pending_reg_2(neorv32_bus_gateway_inst_n_4),
        .port_sel_reg(port_sel_reg),
        .r_pnt(r_pnt),
        .\r_pnt_reg[0] (\tx_engine_fifo_inst/we ),
        .\r_pnt_reg[1] (\core_complex.neorv32_cpu_inst_n_346 ),
        .\rdata_o_reg[23] (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_78 ),
        .\rdata_o_reg[8] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_34 ),
        .rden0(rden0_0),
        .rden0_0(rden0),
        .rden_reg(\core_complex.neorv32_core_bus_switch_inst_n_1 ),
        .\register_file_fpga.reg_file_reg_i_75 (\register_file_fpga.reg_file_reg_i_173_n_0 ),
        .rstn_sys(rstn_sys),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\rx_fifo[free] (\rx_fifo[free] ),
        .\timeout_cnt_reg[6] (\core_complex.neorv32_cpu_inst_n_146 ),
        .\trap_ctrl_reg[irq_pnd][2] (D),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .\tx_fifo[free] (\tx_fifo[free] ),
        .w_pnt(w_pnt),
        .\w_pnt_reg[0] (\core_complex.neorv32_cpu_inst_n_187 ),
        .\w_pnt_reg[0]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_20 ),
        .\w_pnt_reg[0]_1 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_23 ),
        .\w_pnt_reg[1] (\core_complex.neorv32_cpu_inst_n_348 ),
        .\w_pnt_reg[1]_0 (\core_complex.neorv32_cpu_inst_n_383 ),
        .\wb_core[we] (\wb_core[we] ),
        .wdata_i(\cpu_i_rsp[err] ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[we]_i_4 
       (.I0(\ctrl[ir_funct3] [0]),
        .I1(\ctrl[ir_funct3] [1]),
        .O(\csr[we]_i_4_n_0 ));
  FDCE \generators.clk_div_ff_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [0]),
        .Q(\generators.clk_div_ff_reg_n_0_[0] ));
  FDCE \generators.clk_div_ff_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [10]),
        .Q(p_12_in));
  FDCE \generators.clk_div_ff_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [11]),
        .Q(\generators.clk_div_ff_reg_n_0_[11] ));
  FDCE \generators.clk_div_ff_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [1]),
        .Q(p_2_in));
  FDCE \generators.clk_div_ff_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [2]),
        .Q(p_4_in));
  FDCE \generators.clk_div_ff_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [5]),
        .Q(p_6_in));
  FDCE \generators.clk_div_ff_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [6]),
        .Q(p_8_in));
  FDCE \generators.clk_div_ff_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [9]),
        .Q(p_10_in));
  FDCE \generators.clk_div_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry_n_7 ),
        .Q(\generators.clk_div_reg [0]));
  FDCE \generators.clk_div_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__1_n_5 ),
        .Q(\generators.clk_div_reg [10]));
  FDCE \generators.clk_div_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__1_n_4 ),
        .Q(\generators.clk_div_reg [11]));
  FDCE \generators.clk_div_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry_n_6 ),
        .Q(\generators.clk_div_reg [1]));
  FDCE \generators.clk_div_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry_n_5 ),
        .Q(\generators.clk_div_reg [2]));
  FDCE \generators.clk_div_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry_n_4 ),
        .Q(\generators.clk_div_reg_n_0_[3] ));
  FDCE \generators.clk_div_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__0_n_7 ),
        .Q(\generators.clk_div_reg_n_0_[4] ));
  FDCE \generators.clk_div_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__0_n_6 ),
        .Q(\generators.clk_div_reg [5]));
  FDCE \generators.clk_div_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__0_n_5 ),
        .Q(\generators.clk_div_reg [6]));
  FDCE \generators.clk_div_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__0_n_4 ),
        .Q(\generators.clk_div_reg_n_0_[7] ));
  FDCE \generators.clk_div_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__1_n_7 ),
        .Q(\generators.clk_div_reg_n_0_[8] ));
  FDCE \generators.clk_div_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__1_n_6 ),
        .Q(\generators.clk_div_reg [9]));
  (* inverted = "yes" *) 
  FDPE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_ext_reg_inv 
       (.C(clk),
        .CE(1'b1),
        .D(and_reduce_f5_out),
        .PRE(resetn_0),
        .Q(rstn_ext));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_ext_sreg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(1'b1),
        .Q(\generators.rstn_ext_sreg_reg_n_0_[0] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_ext_sreg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(\generators.rstn_ext_sreg_reg_n_0_[0] ),
        .Q(p_1_in3_in));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_ext_sreg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(p_1_in3_in),
        .Q(p_0_in2_in));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_ext_sreg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(p_0_in2_in),
        .Q(\generators.rstn_ext_sreg_reg_n_0_[3] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \generators.rstn_sys_inv_i_1 
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[1]),
        .I2(\generators.rstn_sys_sreg_reg_n_0_[3] ),
        .I3(p_0_in_0[3]),
        .O(and_reduce_f));
  (* inverted = "yes" *) 
  FDPE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_reg_inv 
       (.C(clk),
        .CE(1'b1),
        .D(and_reduce_f),
        .PRE(resetn_0),
        .Q(rstn_sys));
  LUT1 #(
    .INIT(2'h1)) 
    \generators.rstn_sys_sreg[3]_i_2 
       (.I0(resetn),
        .O(resetn_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(dci_ndmrstn),
        .Q(p_0_in_0[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_110 ),
        .Q(p_0_in_0[2]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_109 ),
        .Q(p_0_in_0[3]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_108 ),
        .Q(\generators.rstn_sys_sreg_reg_n_0_[3] ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry 
       (.CI(1'b0),
        .CO({\i_/i_/i__carry_n_0 ,\i_/i_/i__carry_n_1 ,\i_/i_/i__carry_n_2 ,\i_/i_/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_16 }),
        .O({\i_/i_/i__carry_n_4 ,\i_/i_/i__carry_n_5 ,\i_/i_/i__carry_n_6 ,\i_/i_/i__carry_n_7 }),
        .S({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_28 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_29 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_30 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_31 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__0 
       (.CI(\i_/i_/i__carry_n_0 ),
        .CO({\i_/i_/i__carry__0_n_0 ,\i_/i_/i__carry__0_n_1 ,\i_/i_/i__carry__0_n_2 ,\i_/i_/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__0_n_4 ,\i_/i_/i__carry__0_n_5 ,\i_/i_/i__carry__0_n_6 ,\i_/i_/i__carry__0_n_7 }),
        .S({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_32 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_33 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_34 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_35 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__1 
       (.CI(\i_/i_/i__carry__0_n_0 ),
        .CO({\NLW_i_/i_/i__carry__1_CO_UNCONNECTED [3],\i_/i_/i__carry__1_n_1 ,\i_/i_/i__carry__1_n_2 ,\i_/i_/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__1_n_4 ,\i_/i_/i__carry__1_n_5 ,\i_/i_/i__carry__1_n_6 ,\i_/i_/i__carry__1_n_7 }),
        .S({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_36 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_37 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_38 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_39 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_gpio \io_system.neorv32_gpio_inst_true.neorv32_gpio_inst 
       (.D({\core_complex.neorv32_cpu_inst_n_244 ,\core_complex.neorv32_cpu_inst_n_245 ,\core_complex.neorv32_cpu_inst_n_246 ,\core_complex.neorv32_cpu_inst_n_247 ,\core_complex.neorv32_cpu_inst_n_248 ,\core_complex.neorv32_cpu_inst_n_249 ,\core_complex.neorv32_cpu_inst_n_250 ,\core_complex.neorv32_cpu_inst_n_251 }),
        .E(p_0_in),
        .Q(\iodev_rsp[3][data] ),
        .\bus_req_i[data] (Q[7:0]),
        .\bus_rsp_o_reg[data][5]_0 (\io_system.neorv32_gpio_inst_true.neorv32_gpio_inst_n_8 ),
        .\bus_rsp_o_reg[data][6]_0 (\io_system.neorv32_gpio_inst_true.neorv32_gpio_inst_n_7 ),
        .\bus_rsp_o_reg[data][7]_0 (\io_system.neorv32_gpio_inst_true.neorv32_gpio_inst_n_1 ),
        .clk(clk),
        .\din_reg[7]_0 (din),
        .gpio_i(gpio_i),
        .gpio_o(gpio_o),
        .\iodev_req[3][stb] (\iodev_req[3][stb] ),
        .\iodev_rsp[3][ack] (\iodev_rsp[3][ack] ),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1 (\iodev_rsp[11][data] [7:5]),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1_0 (\iodev_rsp[0][data] [7:5]),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1_1 (\iodev_rsp[10][data] [7:5]),
        .rstn_sys(rstn_sys));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[0]),
        .Q(mtime_time_o[0]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[10]),
        .Q(mtime_time_o[10]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[11]),
        .Q(mtime_time_o[11]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[12]),
        .Q(mtime_time_o[12]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[13]),
        .Q(mtime_time_o[13]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[14]),
        .Q(mtime_time_o[14]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[15]),
        .Q(mtime_time_o[15]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[16]),
        .Q(mtime_time_o[16]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[17]),
        .Q(mtime_time_o[17]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[18]),
        .Q(mtime_time_o[18]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[19]),
        .Q(mtime_time_o[19]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[1]),
        .Q(mtime_time_o[1]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[20]),
        .Q(mtime_time_o[20]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[21]),
        .Q(mtime_time_o[21]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[22]),
        .Q(mtime_time_o[22]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[23]),
        .Q(mtime_time_o[23]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[24]),
        .Q(mtime_time_o[24]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[25]),
        .Q(mtime_time_o[25]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[26]),
        .Q(mtime_time_o[26]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[27]),
        .Q(mtime_time_o[27]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[28]),
        .Q(mtime_time_o[28]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[29]),
        .Q(mtime_time_o[29]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[2]),
        .Q(mtime_time_o[2]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[30]),
        .Q(mtime_time_o[30]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[31]),
        .Q(mtime_time_o[31]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[3]),
        .Q(mtime_time_o[3]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[4]),
        .Q(mtime_time_o[4]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[5]),
        .Q(mtime_time_o[5]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[6]),
        .Q(mtime_time_o[6]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[7]),
        .Q(mtime_time_o[7]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[8]),
        .Q(mtime_time_o[8]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[9]),
        .Q(mtime_time_o[9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_mtime \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst 
       (.D({p_1_out,\core_complex.neorv32_cpu_inst_n_33 }),
        .E(\core_complex.neorv32_cpu_inst_n_36 ),
        .Q(mtime_time),
        .\bus_rsp_o_reg[data][0]_0 (\core_complex.neorv32_cpu_inst_n_11 ),
        .\bus_rsp_o_reg[data][0]_1 (\core_complex.neorv32_cpu_inst_n_35 ),
        .\bus_rsp_o_reg[data][10]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_128 ),
        .\bus_rsp_o_reg[data][11]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_127 ),
        .\bus_rsp_o_reg[data][13]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_126 ),
        .\bus_rsp_o_reg[data][14]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_125 ),
        .\bus_rsp_o_reg[data][15]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_124 ),
        .\bus_rsp_o_reg[data][16]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_123 ),
        .\bus_rsp_o_reg[data][18]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_122 ),
        .\bus_rsp_o_reg[data][21]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_121 ),
        .\bus_rsp_o_reg[data][22]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_120 ),
        .\bus_rsp_o_reg[data][23]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_119 ),
        .\bus_rsp_o_reg[data][24]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_118 ),
        .\bus_rsp_o_reg[data][25]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_117 ),
        .\bus_rsp_o_reg[data][26]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_98 ),
        .\bus_rsp_o_reg[data][31]_0 ({\iodev_rsp[11][data] [31:27],\iodev_rsp[11][data] [20:19],\iodev_rsp[11][data] [17],\iodev_rsp[11][data] [12],\iodev_rsp[11][data] [8:0]}),
        .\bus_rsp_o_reg[data][31]_1 ({\core_complex.neorv32_cpu_inst_n_284 ,\core_complex.neorv32_cpu_inst_n_285 ,\core_complex.neorv32_cpu_inst_n_286 ,\core_complex.neorv32_cpu_inst_n_287 ,\core_complex.neorv32_cpu_inst_n_288 ,\core_complex.neorv32_cpu_inst_n_289 ,\core_complex.neorv32_cpu_inst_n_290 ,\core_complex.neorv32_cpu_inst_n_291 ,\core_complex.neorv32_cpu_inst_n_292 ,\core_complex.neorv32_cpu_inst_n_293 ,\core_complex.neorv32_cpu_inst_n_294 ,\core_complex.neorv32_cpu_inst_n_295 ,\core_complex.neorv32_cpu_inst_n_296 ,\core_complex.neorv32_cpu_inst_n_297 ,\core_complex.neorv32_cpu_inst_n_298 ,\core_complex.neorv32_cpu_inst_n_299 ,\core_complex.neorv32_cpu_inst_n_300 ,\core_complex.neorv32_cpu_inst_n_301 ,\core_complex.neorv32_cpu_inst_n_302 ,\core_complex.neorv32_cpu_inst_n_303 ,\core_complex.neorv32_cpu_inst_n_304 ,\core_complex.neorv32_cpu_inst_n_305 ,\core_complex.neorv32_cpu_inst_n_306 ,\core_complex.neorv32_cpu_inst_n_307 ,\core_complex.neorv32_cpu_inst_n_308 ,\core_complex.neorv32_cpu_inst_n_309 ,\core_complex.neorv32_cpu_inst_n_310 ,\core_complex.neorv32_cpu_inst_n_311 ,\core_complex.neorv32_cpu_inst_n_312 ,\core_complex.neorv32_cpu_inst_n_313 ,\core_complex.neorv32_cpu_inst_n_314 ,\core_complex.neorv32_cpu_inst_n_315 }),
        .\bus_rsp_o_reg[data][9]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_129 ),
        .clk(clk),
        .\iodev_req[11][stb] (\iodev_req[11][stb] ),
        .\iodev_rsp[11][ack] (\iodev_rsp[11][ack] ),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 ({\iodev_rsp[1][data] [25],\iodev_rsp[1][data] [18],\iodev_rsp[1][data] [16]}),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0 ({\iodev_rsp[10][data] [26:21],\iodev_rsp[10][data] [18:17],\iodev_rsp[10][data] [15:13],\iodev_rsp[10][data] [11:9]}),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0_0 ({\iodev_rsp[0][data] [26:21],\iodev_rsp[0][data] [18],\iodev_rsp[0][data] [16:13],\iodev_rsp[0][data] [11:9]}),
        .mti_i(mtime_irq),
        .\mtime_hi_reg[0]_0 (mtime_time_o[32]),
        .\mtime_hi_reg[0]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_66 ),
        .\mtime_hi_reg[10]_0 (mtime_time_o[42]),
        .\mtime_hi_reg[11]_0 (mtime_time_o[43]),
        .\mtime_hi_reg[12]_0 (mtime_time_o[44]),
        .\mtime_hi_reg[13]_0 (mtime_time_o[45]),
        .\mtime_hi_reg[14]_0 (mtime_time_o[46]),
        .\mtime_hi_reg[15]_0 (mtime_time_o[47]),
        .\mtime_hi_reg[16]_0 (mtime_time_o[48]),
        .\mtime_hi_reg[17]_0 (mtime_time_o[49]),
        .\mtime_hi_reg[18]_0 (mtime_time_o[50]),
        .\mtime_hi_reg[19]_0 (mtime_time_o[51]),
        .\mtime_hi_reg[19]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_85 ),
        .\mtime_hi_reg[1]_0 (mtime_time_o[33]),
        .\mtime_hi_reg[20]_0 (mtime_time_o[52]),
        .\mtime_hi_reg[21]_0 (mtime_time_o[53]),
        .\mtime_hi_reg[22]_0 (mtime_time_o[54]),
        .\mtime_hi_reg[23]_0 (mtime_time_o[55]),
        .\mtime_hi_reg[24]_0 (mtime_time_o[56]),
        .\mtime_hi_reg[25]_0 (mtime_time_o[57]),
        .\mtime_hi_reg[26]_0 (mtime_time_o[58]),
        .\mtime_hi_reg[27]_0 (mtime_time_o[59]),
        .\mtime_hi_reg[28]_0 (mtime_time_o[60]),
        .\mtime_hi_reg[29]_0 (mtime_time_o[61]),
        .\mtime_hi_reg[2]_0 (mtime_time_o[34]),
        .\mtime_hi_reg[30]_0 (mtime_time_o[62]),
        .\mtime_hi_reg[31]_0 (mtime_time_o[63]),
        .\mtime_hi_reg[3]_0 (mtime_time_o[35]),
        .\mtime_hi_reg[4]_0 (mtime_time_o[36]),
        .\mtime_hi_reg[5]_0 (mtime_time_o[37]),
        .\mtime_hi_reg[6]_0 (mtime_time_o[38]),
        .\mtime_hi_reg[7]_0 (mtime_time_o[39]),
        .\mtime_hi_reg[8]_0 (mtime_time_o[40]),
        .\mtime_hi_reg[9]_0 (mtime_time_o[41]),
        .\mtime_lo_reg[18]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_84 ),
        .\mtime_lo_reg[21]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_87 ),
        .\mtime_lo_reg[23]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_89 ),
        .\mtime_lo_reg[7]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_73 ),
        .\mtimecmp_hi_reg[10]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_76 ),
        .\mtimecmp_hi_reg[12]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_78 ),
        .\mtimecmp_hi_reg[15]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_81 ),
        .\mtimecmp_hi_reg[16]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_82 ),
        .\mtimecmp_hi_reg[1]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_67 ),
        .\mtimecmp_hi_reg[20]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_86 ),
        .\mtimecmp_hi_reg[22]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_88 ),
        .\mtimecmp_hi_reg[24]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_90 ),
        .\mtimecmp_hi_reg[25]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_91 ),
        .\mtimecmp_hi_reg[26]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_92 ),
        .\mtimecmp_hi_reg[28]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_94 ),
        .\mtimecmp_hi_reg[29]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_95 ),
        .\mtimecmp_hi_reg[2]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_68 ),
        .\mtimecmp_hi_reg[30]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_96 ),
        .\mtimecmp_hi_reg[31]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_97 ),
        .\mtimecmp_hi_reg[3]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_69 ),
        .\mtimecmp_hi_reg[5]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_71 ),
        .\mtimecmp_hi_reg[6]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_72 ),
        .\mtimecmp_hi_reg[8]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_74 ),
        .\mtimecmp_lo_reg[11]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_77 ),
        .\mtimecmp_lo_reg[13]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_79 ),
        .\mtimecmp_lo_reg[14]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_80 ),
        .\mtimecmp_lo_reg[17]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_83 ),
        .\mtimecmp_lo_reg[27]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_93 ),
        .\mtimecmp_lo_reg[31]_0 (Q),
        .\mtimecmp_lo_reg[31]_1 (mtimecmp_lo),
        .\mtimecmp_lo_reg[4]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_70 ),
        .\mtimecmp_lo_reg[9]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_75 ),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_sysinfo \io_system.neorv32_sysinfo_inst 
       (.D({\core_complex.neorv32_cpu_inst_n_5 ,p_0_in_1[18],p_0_in_1[16],p_0_in_1[8],p_0_in_1[1],\core_complex.neorv32_cpu_inst_n_10 }),
        .Q({\iodev_rsp[1][data] [25],\iodev_rsp[1][data] [18],\iodev_rsp[1][data] [16],\iodev_rsp[1][data] [1:0]}),
        .\bus_rsp_o_reg[ack]_0 (\core_complex.neorv32_cpu_inst_n_12 ),
        .\bus_rsp_o_reg[data][8]_0 (\io_system.neorv32_sysinfo_inst_n_1 ),
        .clk(clk),
        .\iodev_rsp[1][ack] (\iodev_rsp[1][ack] ),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4 (\iodev_rsp[11][data] [8]),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4_0 (\iodev_rsp[0][data] [8]),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4_1 (\iodev_rsp[10][data] [8]),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_uart \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst 
       (.ADDRARDADDR(\core_complex.neorv32_cpu_inst_n_23 ),
        .D({\generators.clk_div_reg [11:9],\generators.clk_div_reg [6:5],\generators.clk_div_reg [2:0]}),
        .E(\tx_engine_fifo_inst/we ),
        .Q({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_25 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_26 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_27 }),
        .S({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_28 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_29 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_30 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_31 }),
        .\bus_rsp_o_reg[ack]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_24 ),
        .\bus_rsp_o_reg[data][26]_0 ({\iodev_rsp[10][data] [26:21],\iodev_rsp[10][data] [19:17],\iodev_rsp[10][data] [15:13],\iodev_rsp[10][data] [11:0]}),
        .\bus_rsp_o_reg[data][31]_0 ({\core_complex.neorv32_cpu_inst_n_256 ,\core_complex.neorv32_cpu_inst_n_257 ,\core_complex.neorv32_cpu_inst_n_258 ,\core_complex.neorv32_cpu_inst_n_259 ,\core_complex.neorv32_cpu_inst_n_260 ,\core_complex.neorv32_cpu_inst_n_261 ,\core_complex.neorv32_cpu_inst_n_262 ,\core_complex.neorv32_cpu_inst_n_263 ,\core_complex.neorv32_cpu_inst_n_264 ,\core_complex.neorv32_cpu_inst_n_265 ,\core_complex.neorv32_cpu_inst_n_266 ,\core_complex.neorv32_cpu_inst_n_267 ,\core_complex.neorv32_cpu_inst_n_268 ,\core_complex.neorv32_cpu_inst_n_269 ,\core_complex.neorv32_cpu_inst_n_270 ,\core_complex.neorv32_cpu_inst_n_271 ,\core_complex.neorv32_cpu_inst_n_272 ,\core_complex.neorv32_cpu_inst_n_273 ,\core_complex.neorv32_cpu_inst_n_274 ,\core_complex.neorv32_cpu_inst_n_275 ,\core_complex.neorv32_cpu_inst_n_276 ,\core_complex.neorv32_cpu_inst_n_277 ,\core_complex.neorv32_cpu_inst_n_278 ,\core_complex.neorv32_cpu_inst_n_279 ,\core_complex.neorv32_cpu_inst_n_280 ,\core_complex.neorv32_cpu_inst_n_281 ,\core_complex.neorv32_cpu_inst_n_282 }),
        .cg_en_9(cg_en_9),
        .clk(clk),
        .\ctrl_reg[baud][9]_0 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_68 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_69 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_70 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_71 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_72 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_73 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_74 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_75 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_76 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_77 }),
        .\ctrl_reg[hwfc_en]__0 (\ctrl_reg[hwfc_en]__0 ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]_0 ({Q[26:22],Q[15:0]}),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\ctrl_reg[prsc][2]_0 (\core_complex.neorv32_cpu_inst_n_30 ),
        .\ctrl_reg[sim_mode]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_23 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\dmem_rsp[ack] (\dmem_rsp[ack] ),
        .\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_79 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_80 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_81 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_82 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_83 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_84 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_85 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_86 }),
        .firq_i(cpu_firq[3:2]),
        .\generators.clk_div_reg[11] (\generators.clk_div_reg_n_0_[8] ),
        .\generators.clk_div_reg[3] (\generators.clk_div_reg_n_0_[3] ),
        .\generators.clk_div_reg[7] (\generators.clk_div_reg_n_0_[4] ),
        .\generators.clk_div_reg[7]_0 (\generators.clk_div_reg_n_0_[7] ),
        .\iodev_req[10][stb] (\iodev_req[10][stb] ),
        .\iodev_rsp[0][ack] (\iodev_rsp[0][ack] ),
        .\iodev_rsp[11][ack] (\iodev_rsp[11][ack] ),
        .\iodev_rsp[1][ack] (\iodev_rsp[1][ack] ),
        .\iodev_rsp[3][ack] (\iodev_rsp[3][ack] ),
        .m_axi_rdata({m_axi_rdata[31:30],m_axi_rdata[19],m_axi_rdata[12]}),
        .\main_rsp[data] ({\main_rsp[data] [31:30],\main_rsp[data] [19],\main_rsp[data] [12]}),
        .\mar_reg[1] (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_78 ),
        .r_pnt(r_pnt),
        .\r_pnt_reg[0] (\core_complex.neorv32_cpu_inst_n_31 ),
        .\r_pnt_reg[0]_0 (\core_complex.neorv32_cpu_inst_n_340 ),
        .\rdata_o_reg[12] (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_27 ),
        .\rdata_o_reg[14] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_3 ),
        .\rdata_o_reg[15] ({\iodev_rsp[0][data] [31:30],\iodev_rsp[0][data] [19],\iodev_rsp[0][data] [12]}),
        .\rdata_o_reg[15]_0 ({\iodev_rsp[11][data] [31:30],\iodev_rsp[11][data] [19],\iodev_rsp[11][data] [12]}),
        .\rdata_o_reg[15]_1 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_7 ),
        .\rdata_o_reg[15]_2 (\memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst_n_21 ),
        .\rdata_o_reg[19] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_28 ),
        .\rdata_o_reg[23] (\cpu_d_req[addr] ),
        .\rdata_o_reg[23]_0 (\main_rsp[data] [15]),
        .rstn_sys(rstn_sys),
        .\rx_engine_reg[over]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_19 ),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\rx_fifo[free] (\rx_fifo[free] ),
        .\tx_engine[baudcnt][9]_i_3_0 ({\generators.clk_div_ff_reg_n_0_[11] ,p_12_in,p_10_in,p_8_in,p_6_in,p_4_in,p_2_in,\generators.clk_div_ff_reg_n_0_[0] }),
        .\tx_engine_reg[state][0]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_22 ),
        .\tx_engine_reg[state][1]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_21 ),
        .\tx_engine_reg[state][2]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_16 ),
        .\tx_engine_reg[state][2]_1 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_32 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_33 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_34 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_35 }),
        .\tx_engine_reg[state][2]_2 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_36 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_37 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_38 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_39 }),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .\tx_fifo[free] (\tx_fifo[free] ),
        .uart0_cts_i(uart0_cts_i),
        .uart0_rts_o(uart0_rts_o),
        .uart0_rxd_i(uart0_rxd_i),
        .uart0_txd_o(uart0_txd_o),
        .w_pnt(w_pnt),
        .\w_pnt_reg[0] (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_20 ),
        .\w_pnt_reg[0]_0 (\core_complex.neorv32_cpu_inst_n_187 ),
        .\w_pnt_reg[0]_1 (\core_complex.neorv32_cpu_inst_n_35 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_xirq \io_system.neorv32_xirq_inst_true.neorv32_xirq_inst 
       (.\bus_rsp_o_reg[data][0]_0 (\core_complex.neorv32_cpu_inst_n_230 ),
        .clk(clk),
        .firq_i(cpu_firq[8]),
        .\iodev_req[12][stb] (\iodev_req[12][stb] ),
        .\iodev_rsp[12][ack] (\iodev_rsp[12][ack] ),
        .\iodev_rsp[12][data] (\iodev_rsp[12][data] ),
        .irq_active_reg_0(\io_system.neorv32_xirq_inst_true.neorv32_xirq_inst_n_5 ),
        .irq_active_reg_1(\core_complex.neorv32_cpu_inst_n_186 ),
        .\irq_enable_reg[0]_0 (\core_complex.neorv32_cpu_inst_n_152 ),
        .\nclr_pending_reg[0]_0 (\core_complex.neorv32_cpu_inst_n_229 ),
        .p_2_in(p_2_in_2),
        .p_3_in(p_3_in),
        .rstn_sys(rstn_sys),
        .xirq_i(xirq_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_boot_rom \memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst 
       (.DOADO({rdata_reg__0[30],rdata_reg__0[27:22],rdata_reg__0[20:18],rdata_reg__0[16],rdata_reg__0[14],rdata_reg__0[12:10],rdata_reg__0[8:5],rdata_reg__0[0]}),
        .Q(\iodev_rsp[0][data] [4:1]),
        .addr(addr),
        .\boot_rsp[ack] (\boot_rsp[ack] ),
        .clk(clk),
        .\imem_ram.rdata_reg ({\imem_ram.rdata_reg [31],\imem_ram.rdata_reg [21],\imem_ram.rdata_reg [17],\imem_ram.rdata_reg [15],\imem_ram.rdata_reg [13],\imem_ram.rdata_reg [9]}),
        .\main_rsp[data] (\main_rsp[data] [4:1]),
        .\rdata_o_reg[1] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_32 ),
        .\rdata_o_reg[1]_0 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_8 ),
        .\rdata_o_reg[2] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_31 ),
        .\rdata_o_reg[2]_0 (\iodev_rsp[3][data] [2]),
        .\rdata_o_reg[2]_1 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_9 ),
        .\rdata_o_reg[3] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_30 ),
        .\rdata_o_reg[3]_0 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_10 ),
        .\rdata_o_reg[4] ({\iodev_rsp[10][data] [4:3],\iodev_rsp[10][data] [1]}),
        .\rdata_o_reg[4]_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_29 ),
        .\rdata_o_reg[4]_1 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_11 ),
        .rdata_reg({rdata_reg[31],rdata_reg[29:28],rdata_reg[21],rdata_reg[17],rdata_reg[15],rdata_reg[13],rdata_reg[9]}),
        .rdata_reg__0_0(\memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst_n_21 ),
        .rdata_reg__0_1(\memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst_n_26 ),
        .rdata_reg__0_2(\memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst_n_27 ),
        .rdata_reg__0_3(\memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst_n_29 ),
        .rdata_reg__0_4(\memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst_n_30 ),
        .rdata_reg__0_5(\memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst_n_31 ),
        .rdata_reg__0_6(\memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst_n_32 ),
        .rdata_reg__0_7({ADDRARDADDR[3:1],\core_complex.neorv32_cpu_inst_n_237 ,\core_complex.neorv32_cpu_inst_n_238 ,\core_complex.neorv32_cpu_inst_n_239 ,\core_complex.neorv32_cpu_inst_n_240 ,ADDRARDADDR[0]}),
        .rden(rden),
        .rden_0(rden_3),
        .rden_reg_0(\memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst_n_28 ),
        .rden_reg_1(\core_complex.neorv32_cpu_inst_n_318 ),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_dmem \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst 
       (.ADDRARDADDR({\mar_reg[14] ,\core_complex.neorv32_cpu_inst_n_56 ,\core_complex.neorv32_cpu_inst_n_57 ,\core_complex.neorv32_cpu_inst_n_45 }),
        .DOADO({rdata_reg__0[26:25],rdata_reg__0[23],rdata_reg__0[18],rdata_reg__0[16],rdata_reg__0[14],rdata_reg__0[12:10],rdata_reg__0[8:5],rdata_reg__0[0]}),
        .WEA(\core_complex.neorv32_cpu_inst_n_72 ),
        .addr({\core_complex.neorv32_cpu_inst_n_40 ,\core_complex.neorv32_cpu_inst_n_41 ,\core_complex.neorv32_cpu_inst_n_42 ,addr}),
        .\boot_rsp[ack] (\boot_rsp[ack] ),
        .\bus_rsp_o_reg[ack]_0 (\core_complex.neorv32_cpu_inst_n_4 ),
        .clk(clk),
        .\dmem_rsp[ack] (\dmem_rsp[ack] ),
        .\imem_ram.rdata_reg ({\imem_ram.rdata_reg [26:25],\imem_ram.rdata_reg [23],\imem_ram.rdata_reg [18],\imem_ram.rdata_reg [16],\imem_ram.rdata_reg [14],\imem_ram.rdata_reg [12:10],\imem_ram.rdata_reg [8:5]}),
        .\main_rsp[data] (\main_rsp[data] [0]),
        .mem_ram_b1_reg_0_0({\core_complex.neorv32_cpu_inst_n_17 ,\core_complex.neorv32_cpu_inst_n_18 ,\mar_reg[12] ,\core_complex.neorv32_cpu_inst_n_43 ,\core_complex.neorv32_cpu_inst_n_44 ,\core_complex.neorv32_cpu_inst_n_23 ,\core_complex.neorv32_cpu_inst_n_253 ,\core_complex.neorv32_cpu_inst_n_48 ,\core_complex.neorv32_cpu_inst_n_49 ,\core_complex.neorv32_cpu_inst_n_50 ,\core_complex.neorv32_cpu_inst_n_254 ,\core_complex.neorv32_cpu_inst_n_29 }),
        .mem_ram_b1_reg_1_0(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_27 ),
        .mem_ram_b1_reg_1_1(\core_complex.neorv32_cpu_inst_n_77 ),
        .mem_ram_b1_reg_1_2(\core_complex.neorv32_cpu_inst_n_252 ),
        .mem_ram_b2_reg_0_0(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_24 ),
        .mem_ram_b2_reg_0_1({\fetch_engine_reg[pc][13] [4],\core_complex.neorv32_cpu_inst_n_233 ,ADDRARDADDR[3:1],\core_complex.neorv32_cpu_inst_n_237 ,\core_complex.neorv32_cpu_inst_n_238 ,\core_complex.neorv32_cpu_inst_n_239 ,\core_complex.neorv32_cpu_inst_n_240 ,ADDRARDADDR[0]}),
        .mem_ram_b2_reg_1_0(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_23 ),
        .mem_ram_b2_reg_1_1(\core_complex.neorv32_cpu_inst_n_78 ),
        .mem_ram_b3_reg_1_0({rdata_reg[31:27],rdata_reg[24],rdata_reg[22:19],rdata_reg[17],rdata_reg[15],rdata_reg[13],rdata_reg[9],rdata_reg[4:1]}),
        .mem_ram_b3_reg_1_1(Q),
        .mem_ram_b3_reg_1_2({\core_complex.neorv32_cpu_inst_n_22 ,\core_complex.neorv32_cpu_inst_n_26 ,\core_complex.neorv32_cpu_inst_n_27 }),
        .mem_ram_b3_reg_1_3(\core_complex.neorv32_cpu_inst_n_79 ),
        .\rdata_o_reg[0] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_33 ),
        .\rdata_o_reg[0]_0 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_6 ),
        .rden(rden),
        .rden0(rden0_0),
        .rden_0(rden_3),
        .rden_reg_0(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_21 ),
        .rden_reg_1(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_22 ),
        .rden_reg_2(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_25 ),
        .rden_reg_3(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_26 ),
        .rden_reg_4(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_28 ),
        .rden_reg_5(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_29 ),
        .rden_reg_6(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_30 ),
        .rden_reg_7(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_31 ),
        .rden_reg_8(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_32 ),
        .rden_reg_9(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_33 ),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_imem \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst 
       (.ADDRARDADDR({\core_complex.neorv32_cpu_inst_n_53 ,\core_complex.neorv32_cpu_inst_n_54 ,\mar_reg[17] [0],\mar_reg[14] ,\core_complex.neorv32_cpu_inst_n_56 ,\core_complex.neorv32_cpu_inst_n_57 ,\core_complex.neorv32_cpu_inst_n_58 ,\core_complex.neorv32_cpu_inst_n_59 ,\core_complex.neorv32_cpu_inst_n_228 ,\core_complex.neorv32_cpu_inst_n_46 ,\core_complex.neorv32_cpu_inst_n_47 ,\core_complex.neorv32_cpu_inst_n_60 ,\core_complex.neorv32_cpu_inst_n_61 ,\core_complex.neorv32_cpu_inst_n_62 ,\core_complex.neorv32_cpu_inst_n_51 ,\core_complex.neorv32_cpu_inst_n_52 }),
        .DOADO({rdata_reg__0[30],rdata_reg__0[27],rdata_reg__0[24],rdata_reg__0[22],rdata_reg__0[20:19]}),
        .Q(\iodev_rsp[1][data] [0]),
        .addr({\mar_reg[17] [2:1],\core_complex.neorv32_cpu_inst_n_41 ,\core_complex.neorv32_cpu_inst_n_42 }),
        .\boot_rsp[ack] (\boot_rsp[ack] ),
        .clk(clk),
        .\imem_ram.mem_ram_b0_reg_0_0_0 (\core_complex.neorv32_cpu_inst_n_130 ),
        .\imem_ram.mem_ram_b0_reg_0_1_0 (\core_complex.neorv32_cpu_inst_n_132 ),
        .\imem_ram.mem_ram_b0_reg_0_2_0 (\core_complex.neorv32_cpu_inst_n_134 ),
        .\imem_ram.mem_ram_b0_reg_0_3_0 (\core_complex.neorv32_cpu_inst_n_136 ),
        .\imem_ram.mem_ram_b0_reg_0_4_0 (\core_complex.neorv32_cpu_inst_n_138 ),
        .\imem_ram.mem_ram_b0_reg_0_5_0 ({\core_complex.neorv32_cpu_inst_n_233 ,ADDRARDADDR[3:1],\core_complex.neorv32_cpu_inst_n_238 ,\core_complex.neorv32_cpu_inst_n_239 ,\core_complex.neorv32_cpu_inst_n_240 ,ADDRARDADDR[0]}),
        .\imem_ram.mem_ram_b0_reg_0_5_1 (\core_complex.neorv32_cpu_inst_n_140 ),
        .\imem_ram.mem_ram_b0_reg_0_6_0 (\core_complex.neorv32_cpu_inst_n_142 ),
        .\imem_ram.mem_ram_b0_reg_0_7_0 (\core_complex.neorv32_cpu_inst_n_144 ),
        .\imem_ram.mem_ram_b0_reg_1_0_0 (\core_complex.neorv32_cpu_inst_n_131 ),
        .\imem_ram.mem_ram_b0_reg_1_1_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_32 ),
        .\imem_ram.mem_ram_b0_reg_1_1_1 (\core_complex.neorv32_cpu_inst_n_133 ),
        .\imem_ram.mem_ram_b0_reg_1_2_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_31 ),
        .\imem_ram.mem_ram_b0_reg_1_2_1 (\core_complex.neorv32_cpu_inst_n_135 ),
        .\imem_ram.mem_ram_b0_reg_1_3_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_30 ),
        .\imem_ram.mem_ram_b0_reg_1_3_1 (\core_complex.neorv32_cpu_inst_n_137 ),
        .\imem_ram.mem_ram_b0_reg_1_4_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_29 ),
        .\imem_ram.mem_ram_b0_reg_1_4_1 (\core_complex.neorv32_cpu_inst_n_139 ),
        .\imem_ram.mem_ram_b0_reg_1_5_0 (\core_complex.neorv32_cpu_inst_n_141 ),
        .\imem_ram.mem_ram_b0_reg_1_6_0 (\core_complex.neorv32_cpu_inst_n_143 ),
        .\imem_ram.mem_ram_b0_reg_1_7_0 (\core_complex.neorv32_cpu_inst_n_145 ),
        .\imem_ram.mem_ram_b1_reg_0_0_0 (\core_complex.neorv32_cpu_inst_n_114 ),
        .\imem_ram.mem_ram_b1_reg_0_1_0 (\core_complex.neorv32_cpu_inst_n_116 ),
        .\imem_ram.mem_ram_b1_reg_0_2_0 (\core_complex.neorv32_cpu_inst_n_118 ),
        .\imem_ram.mem_ram_b1_reg_0_3_0 (\core_complex.neorv32_cpu_inst_n_120 ),
        .\imem_ram.mem_ram_b1_reg_0_4_0 (\core_complex.neorv32_cpu_inst_n_122 ),
        .\imem_ram.mem_ram_b1_reg_0_5_0 (\core_complex.neorv32_cpu_inst_n_124 ),
        .\imem_ram.mem_ram_b1_reg_0_6_0 (\core_complex.neorv32_cpu_inst_n_126 ),
        .\imem_ram.mem_ram_b1_reg_0_7_0 (\core_complex.neorv32_cpu_inst_n_252 ),
        .\imem_ram.mem_ram_b1_reg_0_7_1 (\core_complex.neorv32_cpu_inst_n_128 ),
        .\imem_ram.mem_ram_b1_reg_1_0_0 (\core_complex.neorv32_cpu_inst_n_115 ),
        .\imem_ram.mem_ram_b1_reg_1_1_0 (\core_complex.neorv32_cpu_inst_n_117 ),
        .\imem_ram.mem_ram_b1_reg_1_2_0 (\core_complex.neorv32_cpu_inst_n_119 ),
        .\imem_ram.mem_ram_b1_reg_1_3_0 (\core_complex.neorv32_cpu_inst_n_121 ),
        .\imem_ram.mem_ram_b1_reg_1_4_0 (\core_complex.neorv32_cpu_inst_n_123 ),
        .\imem_ram.mem_ram_b1_reg_1_5_0 (\core_complex.neorv32_cpu_inst_n_125 ),
        .\imem_ram.mem_ram_b1_reg_1_6_0 (addr[1]),
        .\imem_ram.mem_ram_b1_reg_1_6_1 (\core_complex.neorv32_cpu_inst_n_127 ),
        .\imem_ram.mem_ram_b1_reg_1_7_0 ({\core_complex.neorv32_cpu_inst_n_342 ,\core_complex.neorv32_cpu_inst_n_343 ,\core_complex.neorv32_cpu_inst_n_337 ,\core_complex.neorv32_cpu_inst_n_17 ,\core_complex.neorv32_cpu_inst_n_20 ,\core_complex.neorv32_cpu_inst_n_21 ,\core_complex.neorv32_cpu_inst_n_22 ,\core_complex.neorv32_cpu_inst_n_381 ,\core_complex.neorv32_cpu_inst_n_24 ,\core_complex.neorv32_cpu_inst_n_25 ,\core_complex.neorv32_cpu_inst_n_26 ,\core_complex.neorv32_cpu_inst_n_27 ,\core_complex.neorv32_cpu_inst_n_28 ,\core_complex.neorv32_cpu_inst_n_344 }),
        .\imem_ram.mem_ram_b1_reg_1_7_1 (\core_complex.neorv32_cpu_inst_n_129 ),
        .\imem_ram.mem_ram_b2_reg_0_0_0 (\core_complex.neorv32_cpu_inst_n_98 ),
        .\imem_ram.mem_ram_b2_reg_0_1_0 (\core_complex.neorv32_cpu_inst_n_100 ),
        .\imem_ram.mem_ram_b2_reg_0_2_0 (\core_complex.neorv32_cpu_inst_n_102 ),
        .\imem_ram.mem_ram_b2_reg_0_3_0 (\core_complex.neorv32_cpu_inst_n_104 ),
        .\imem_ram.mem_ram_b2_reg_0_4_0 (\core_complex.neorv32_cpu_inst_n_106 ),
        .\imem_ram.mem_ram_b2_reg_0_5_0 (\core_complex.neorv32_cpu_inst_n_108 ),
        .\imem_ram.mem_ram_b2_reg_0_6_0 (\core_complex.neorv32_cpu_inst_n_110 ),
        .\imem_ram.mem_ram_b2_reg_0_7_0 (\core_complex.neorv32_cpu_inst_n_112 ),
        .\imem_ram.mem_ram_b2_reg_1_0_0 (\core_complex.neorv32_cpu_inst_n_99 ),
        .\imem_ram.mem_ram_b2_reg_1_1_0 (\core_complex.neorv32_cpu_inst_n_101 ),
        .\imem_ram.mem_ram_b2_reg_1_2_0 (\core_complex.neorv32_cpu_inst_n_103 ),
        .\imem_ram.mem_ram_b2_reg_1_3_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_28 ),
        .\imem_ram.mem_ram_b2_reg_1_3_1 (\core_complex.neorv32_cpu_inst_n_105 ),
        .\imem_ram.mem_ram_b2_reg_1_4_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_27 ),
        .\imem_ram.mem_ram_b2_reg_1_4_1 (\core_complex.neorv32_cpu_inst_n_107 ),
        .\imem_ram.mem_ram_b2_reg_1_5_0 (\core_complex.neorv32_cpu_inst_n_109 ),
        .\imem_ram.mem_ram_b2_reg_1_6_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_26 ),
        .\imem_ram.mem_ram_b2_reg_1_6_1 (\core_complex.neorv32_cpu_inst_n_111 ),
        .\imem_ram.mem_ram_b2_reg_1_7_0 (\core_complex.neorv32_cpu_inst_n_113 ),
        .\imem_ram.mem_ram_b3_reg_0_0_0 (\core_complex.neorv32_cpu_inst_n_81 ),
        .\imem_ram.mem_ram_b3_reg_0_1_0 ({\core_complex.neorv32_cpu_inst_n_14 ,\core_complex.neorv32_cpu_inst_n_15 ,\core_complex.neorv32_cpu_inst_n_16 ,\core_complex.neorv32_cpu_inst_n_40 ,\fetch_engine_reg[pc][13] [4],\mar_reg[12] ,\core_complex.neorv32_cpu_inst_n_43 ,\core_complex.neorv32_cpu_inst_n_44 ,\core_complex.neorv32_cpu_inst_n_45 ,\core_complex.neorv32_cpu_inst_n_23 ,\core_complex.neorv32_cpu_inst_n_253 ,\core_complex.neorv32_cpu_inst_n_48 ,\core_complex.neorv32_cpu_inst_n_49 ,\core_complex.neorv32_cpu_inst_n_50 ,\core_complex.neorv32_cpu_inst_n_254 ,\core_complex.neorv32_cpu_inst_n_29 }),
        .\imem_ram.mem_ram_b3_reg_0_1_1 (\core_complex.neorv32_cpu_inst_n_84 ),
        .\imem_ram.mem_ram_b3_reg_0_2_0 (\core_complex.neorv32_cpu_inst_n_86 ),
        .\imem_ram.mem_ram_b3_reg_0_3_0 (\core_complex.neorv32_cpu_inst_n_18 ),
        .\imem_ram.mem_ram_b3_reg_0_3_1 (\core_complex.neorv32_cpu_inst_n_88 ),
        .\imem_ram.mem_ram_b3_reg_0_4_0 ({\core_complex.neorv32_cpu_inst_n_34 ,\core_complex.neorv32_cpu_inst_n_237 ,\core_complex.neorv32_cpu_inst_n_11 ,addr[0]}),
        .\imem_ram.mem_ram_b3_reg_0_4_1 (\core_complex.neorv32_cpu_inst_n_35 ),
        .\imem_ram.mem_ram_b3_reg_0_4_2 (\fetch_engine_reg[pc][13] [3:0]),
        .\imem_ram.mem_ram_b3_reg_0_4_3 (\core_complex.neorv32_cpu_inst_n_90 ),
        .\imem_ram.mem_ram_b3_reg_0_5_0 (\core_complex.neorv32_cpu_inst_n_92 ),
        .\imem_ram.mem_ram_b3_reg_0_6_0 (\core_complex.neorv32_cpu_inst_n_94 ),
        .\imem_ram.mem_ram_b3_reg_0_7_0 (Q),
        .\imem_ram.mem_ram_b3_reg_0_7_1 (\core_complex.neorv32_cpu_inst_n_96 ),
        .\imem_ram.mem_ram_b3_reg_1_0_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_25 ),
        .\imem_ram.mem_ram_b3_reg_1_0_1 (\core_complex.neorv32_cpu_inst_n_83 ),
        .\imem_ram.mem_ram_b3_reg_1_1_0 (\core_complex.neorv32_cpu_inst_n_85 ),
        .\imem_ram.mem_ram_b3_reg_1_2_0 (\core_complex.neorv32_cpu_inst_n_87 ),
        .\imem_ram.mem_ram_b3_reg_1_3_0 (\core_complex.neorv32_cpu_inst_n_89 ),
        .\imem_ram.mem_ram_b3_reg_1_4_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_24 ),
        .\imem_ram.mem_ram_b3_reg_1_4_1 (\core_complex.neorv32_cpu_inst_n_91 ),
        .\imem_ram.mem_ram_b3_reg_1_5_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_23 ),
        .\imem_ram.mem_ram_b3_reg_1_5_1 (\core_complex.neorv32_cpu_inst_n_93 ),
        .\imem_ram.mem_ram_b3_reg_1_6_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_3 ),
        .\imem_ram.mem_ram_b3_reg_1_6_1 (\core_complex.neorv32_cpu_inst_n_95 ),
        .\imem_ram.mem_ram_b3_reg_1_7_0 ({\imem_ram.rdata_reg [31],\imem_ram.rdata_reg [26:25],\imem_ram.rdata_reg [23],\imem_ram.rdata_reg [21],\imem_ram.rdata_reg [18:5]}),
        .\imem_ram.mem_ram_b3_reg_1_7_1 (\core_complex.neorv32_cpu_inst_n_97 ),
        .\imem_req[stb] (\imem_req[stb] ),
        .\imem_rsp[ack] (\imem_rsp[ack] ),
        .\iodev_rsp[12][data] (\iodev_rsp[12][data] ),
        .m_axi_rdata(m_axi_rdata[27]),
        .\main_rsp[data] (\main_rsp[data] [27]),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 ({\iodev_rsp[0][data] [29:27],\iodev_rsp[0][data] [0]}),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0_0 (\iodev_rsp[11][data] [29:27]),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_4__0 ({rdata_reg[30],rdata_reg[27],rdata_reg[24],rdata_reg[22],rdata_reg[20:19],rdata_reg[4:1]}),
        .\rdata_o_reg[11] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_7 ),
        .rden(rden_3),
        .rden0(rden0),
        .rden_0(rden),
        .rden_reg_0(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_33 ),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_xbus \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst 
       (.Q(timeout_cnt_reg),
        .\boot_rsp[ack] (\boot_rsp[ack] ),
        .bus_rw_reg_0(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_7 ),
        .bus_rw_reg_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_8 ),
        .bus_rw_reg_2(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_9 ),
        .bus_rw_reg_3(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_10 ),
        .bus_rw_reg_4(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_11 ),
        .clk(clk),
        .\imem_rsp[ack] (\imem_rsp[ack] ),
        .\iodev_rsp[12][ack] (\iodev_rsp[12][ack] ),
        .\keeper_reg[busy] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_1 ),
        .\keeper_reg[busy]_0 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_4 ),
        .\keeper_reg[busy]_1 (\core_complex.neorv32_core_bus_switch_inst_n_1 ),
        .\keeper_reg[busy]_2 (neorv32_bus_gateway_inst_n_5),
        .\keeper_reg[busy]_3 (\core_complex.neorv32_cpu_inst_n_148 ),
        .\keeper_reg[busy]_4 (\core_complex.neorv32_cpu_inst_n_3 ),
        .\keeper_reg[busy]_5 (\core_complex.neorv32_cpu_inst_n_147 ),
        .\keeper_reg[busy]_6 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_24 ),
        .\keeper_reg[busy]__0 (\keeper_reg[busy]__0 ),
        .m_axi_rdata({m_axi_rdata[29:28],m_axi_rdata[26:20],m_axi_rdata[18:13],m_axi_rdata[11:0]}),
        .m_axi_rdata_0_sp_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_6 ),
        .\main_rsp[data] ({\main_rsp[data] [29:28],\main_rsp[data] [26:20],\main_rsp[data] [18:13],\main_rsp[data] [11:5]}),
        .\mar_reg[1] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_34 ),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 ({\iodev_rsp[10][data] [2],\iodev_rsp[10][data] [0]}),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 (\iodev_rsp[1][data] [1:0]),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 ({\iodev_rsp[3][data] [4:3],\iodev_rsp[3][data] [1:0]}),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 (\iodev_rsp[11][data] [4:0]),
        .pending(pending),
        .pending_reg_0(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_5 ),
        .pending_reg_1(\core_complex.neorv32_cpu_inst_n_146 ),
        .\rdata_o[30]_i_2 (\cpu_d_req[addr] ),
        .\rdata_o_reg[10] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_128 ),
        .\rdata_o_reg[10]_0 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_29 ),
        .\rdata_o_reg[10]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_98 ),
        .\rdata_o_reg[10]_2 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_21 ),
        .\rdata_o_reg[11] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_127 ),
        .\rdata_o_reg[11]_0 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_28 ),
        .\rdata_o_reg[12] (\memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst_n_27 ),
        .\rdata_o_reg[12]_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_24 ),
        .\rdata_o_reg[13] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_126 ),
        .\rdata_o_reg[13]_0 (\memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst_n_31 ),
        .\rdata_o_reg[13]_1 (\memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst_n_26 ),
        .\rdata_o_reg[13]_2 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_23 ),
        .\rdata_o_reg[14] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_125 ),
        .\rdata_o_reg[14]_0 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_26 ),
        .\rdata_o_reg[16] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_123 ),
        .\rdata_o_reg[16]_0 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_25 ),
        .\rdata_o_reg[17] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_143 ),
        .\rdata_o_reg[17]_0 (\memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst_n_29 ),
        .\rdata_o_reg[18] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_122 ),
        .\rdata_o_reg[18]_0 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_24 ),
        .\rdata_o_reg[20] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_27 ),
        .\rdata_o_reg[20]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_112 ),
        .\rdata_o_reg[21] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_121 ),
        .\rdata_o_reg[21]_0 (\memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst_n_28 ),
        .\rdata_o_reg[22] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_26 ),
        .\rdata_o_reg[22]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_120 ),
        .\rdata_o_reg[23] (\io_system.neorv32_gpio_inst_true.neorv32_gpio_inst_n_1 ),
        .\rdata_o_reg[23]_0 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_31 ),
        .\rdata_o_reg[31] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_124 ),
        .\rdata_o_reg[31]_0 (\memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst_n_30 ),
        .\rdata_o_reg[5] (\io_system.neorv32_gpio_inst_true.neorv32_gpio_inst_n_8 ),
        .\rdata_o_reg[5]_0 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_33 ),
        .\rdata_o_reg[6] (\io_system.neorv32_gpio_inst_true.neorv32_gpio_inst_n_7 ),
        .\rdata_o_reg[6]_0 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_32 ),
        .\rdata_o_reg[7] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_119 ),
        .\rdata_o_reg[7]_0 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_23 ),
        .\rdata_o_reg[8] (\io_system.neorv32_sysinfo_inst_n_1 ),
        .\rdata_o_reg[8]_0 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_30 ),
        .\rdata_o_reg[8]_1 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_25 ),
        .\rdata_o_reg[8]_2 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_118 ),
        .\rdata_o_reg[9] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_129 ),
        .\rdata_o_reg[9]_0 (\memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst_n_32 ),
        .\rdata_o_reg[9]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_117 ),
        .\rdata_o_reg[9]_2 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_22 ),
        .rstn_sys(rstn_sys),
        .\timeout_cnt_reg[4]_0 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_3 ),
        .\wb_core[we] (\wb_core[we] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_gateway neorv32_bus_gateway_inst
       (.arbiter_err_reg(\core_complex.neorv32_core_bus_switch_inst_n_4 ),
        .clk(clk),
        .\cpu_d_rsp[err] (\cpu_d_rsp[err] ),
        .\keeper_reg[busy]_0 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_4 ),
        .\keeper_reg[busy]__0 (\keeper_reg[busy]__0 ),
        .\keeper_reg[cnt][4]_0 (neorv32_bus_gateway_inst_n_5),
        .\keeper_reg[err]_0 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_1 ),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rresp_1_sp_1(neorv32_bus_gateway_inst_n_4),
        .\main_rsp[err] (\main_rsp[err] ),
        .port_sel_reg(port_sel_reg),
        .rstn_sys(rstn_sys),
        .wdata_i(\cpu_i_rsp[err] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_debug_dm \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst 
       (.ADDRARDADDR({\core_complex.neorv32_cpu_inst_n_47 ,\core_complex.neorv32_cpu_inst_n_60 ,\core_complex.neorv32_cpu_inst_n_51 }),
        .D({\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_108 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_109 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_110 ,dci_ndmrstn}),
        .E(\core_complex.neorv32_cpu_inst_n_222 ),
        .\FSM_onehot_dm_ctrl_reg[cmderr][0]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_0 ),
        .\FSM_sequential_dm_ctrl_reg[state][1]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_12 ),
        .\FSM_sequential_dm_ctrl_reg[state][1]_1 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_107 ),
        .Q({\dm_reg_reg[progbuf][1]_0 [31:27],\dm_reg_reg[progbuf][1]_0 [25:21],\dm_reg_reg[progbuf][1]_0 [18],\dm_reg_reg[progbuf][1]_0 [14:9],\dm_reg_reg[progbuf][1]_0 [7],\dm_reg_reg[progbuf][1]_0 [3:2],\dm_reg_reg[progbuf][1]_0 [0]}),
        .\bus_rsp_o[data][29]_i_2 (\core_complex.neorv32_cpu_inst_n_63 ),
        .\bus_rsp_o[data][6]_i_2 (\core_complex.neorv32_cpu_inst_n_35 ),
        .\bus_rsp_o[data][8]_i_2 (\core_complex.neorv32_cpu_inst_n_185 ),
        .\bus_rsp_o_reg[data][15]_0 ({\core_complex.neorv32_cpu_inst_n_237 ,\core_complex.neorv32_cpu_inst_n_11 ,addr[0]}),
        .\bus_rsp_o_reg[data][17]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_143 ),
        .\bus_rsp_o_reg[data][20]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_112 ),
        .\bus_rsp_o_reg[data][31]_0 ({\iodev_rsp[0][data] [31:21],\iodev_rsp[0][data] [19:18],\iodev_rsp[0][data] [16:0]}),
        .\bus_rsp_o_reg[data][31]_1 ({\core_complex.neorv32_cpu_inst_n_189 ,\core_complex.neorv32_cpu_inst_n_190 ,\core_complex.neorv32_cpu_inst_n_191 ,\core_complex.neorv32_cpu_inst_n_192 ,\core_complex.neorv32_cpu_inst_n_193 ,\core_complex.neorv32_cpu_inst_n_194 ,\core_complex.neorv32_cpu_inst_n_195 ,\core_complex.neorv32_cpu_inst_n_196 ,\core_complex.neorv32_cpu_inst_n_197 ,\core_complex.neorv32_cpu_inst_n_198 ,\core_complex.neorv32_cpu_inst_n_199 ,\core_complex.neorv32_cpu_inst_n_200 ,\core_complex.neorv32_cpu_inst_n_201 ,\core_complex.neorv32_cpu_inst_n_202 ,\core_complex.neorv32_cpu_inst_n_203 ,\core_complex.neorv32_cpu_inst_n_204 ,\core_complex.neorv32_cpu_inst_n_205 ,\core_complex.neorv32_cpu_inst_n_206 ,\core_complex.neorv32_cpu_inst_n_207 ,\core_complex.neorv32_cpu_inst_n_208 ,\core_complex.neorv32_cpu_inst_n_209 ,\core_complex.neorv32_cpu_inst_n_210 ,\core_complex.neorv32_cpu_inst_n_211 ,\core_complex.neorv32_cpu_inst_n_212 ,\core_complex.neorv32_cpu_inst_n_213 ,\core_complex.neorv32_cpu_inst_n_214 ,\core_complex.neorv32_cpu_inst_n_215 ,\core_complex.neorv32_cpu_inst_n_216 ,\core_complex.neorv32_cpu_inst_n_217 ,\core_complex.neorv32_cpu_inst_n_218 ,\core_complex.neorv32_cpu_inst_n_219 ,\core_complex.neorv32_cpu_inst_n_220 }),
        .\bus_rsp_o_reg[data][5]_0 (\core_complex.neorv32_cpu_inst_n_238 ),
        .\bus_rsp_o_reg[data][5]_1 (\core_complex.neorv32_cpu_inst_n_336 ),
        .clk(clk),
        .\dci[exception_ack] (\dci[exception_ack] ),
        .\dci[execute_ack] (\dci[execute_ack] ),
        .\dci[halt_ack] (\dci[halt_ack] ),
        .\dci[resume_ack] (\dci[resume_ack] ),
        .\dci_reg[data_reg][15]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_66 ),
        .\dci_reg[data_reg][17]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_67 ),
        .\dci_reg[data_reg][19]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_68 ),
        .\dci_reg[data_reg][1]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_101 ),
        .\dci_reg[data_reg][27]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_98 ),
        .\dci_reg[data_reg][31]_0 ({\dci_reg[data_reg] [31],\dci_reg[data_reg] [26:20],\dci_reg[data_reg] [18:0]}),
        .\dci_reg[data_reg][31]_1 (\dmi_req[op] ),
        .\dci_reg[data_reg][31]_2 ({\core_complex.neorv32_cpu_inst_n_349 ,\core_complex.neorv32_cpu_inst_n_350 ,\core_complex.neorv32_cpu_inst_n_351 ,\core_complex.neorv32_cpu_inst_n_352 ,\core_complex.neorv32_cpu_inst_n_353 ,\core_complex.neorv32_cpu_inst_n_354 ,\core_complex.neorv32_cpu_inst_n_355 ,\core_complex.neorv32_cpu_inst_n_356 ,\core_complex.neorv32_cpu_inst_n_357 ,\core_complex.neorv32_cpu_inst_n_358 ,\core_complex.neorv32_cpu_inst_n_359 ,\core_complex.neorv32_cpu_inst_n_360 ,\core_complex.neorv32_cpu_inst_n_361 ,\core_complex.neorv32_cpu_inst_n_362 ,\core_complex.neorv32_cpu_inst_n_363 ,\core_complex.neorv32_cpu_inst_n_364 ,\core_complex.neorv32_cpu_inst_n_365 ,\core_complex.neorv32_cpu_inst_n_366 ,\core_complex.neorv32_cpu_inst_n_367 ,\core_complex.neorv32_cpu_inst_n_368 ,\core_complex.neorv32_cpu_inst_n_369 ,\core_complex.neorv32_cpu_inst_n_370 ,\core_complex.neorv32_cpu_inst_n_371 ,\core_complex.neorv32_cpu_inst_n_372 ,\core_complex.neorv32_cpu_inst_n_373 ,\core_complex.neorv32_cpu_inst_n_374 ,\core_complex.neorv32_cpu_inst_n_375 ,\core_complex.neorv32_cpu_inst_n_376 ,\core_complex.neorv32_cpu_inst_n_377 ,\core_complex.neorv32_cpu_inst_n_378 ,\core_complex.neorv32_cpu_inst_n_379 ,\core_complex.neorv32_cpu_inst_n_380 }),
        .\dm_ctrl_reg[cmderr][2]_0 ({\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_144 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_145 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_146 }),
        .\dm_ctrl_reg[hart_halted]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_6 ),
        .\dm_ctrl_reg[hart_resume_ack]__0 (\dm_ctrl_reg[hart_resume_ack]__0 ),
        .\dm_ctrl_reg[ldsw_progbuf][1]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_104 ),
        .\dm_ctrl_reg[ldsw_progbuf][20]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_102 ),
        .\dm_ctrl_reg[ldsw_progbuf][31]_0 ({\dm_ctrl_reg[ldsw_progbuf] [31],\dm_ctrl_reg[ldsw_progbuf] [24:21],\dm_ctrl_reg[ldsw_progbuf] [13],\dm_ctrl_reg[ldsw_progbuf] [11:9],\dm_ctrl_reg[ldsw_progbuf] [7]}),
        .\dm_ctrl_reg[pbuf_en]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_16 ),
        .\dm_ctrl_reg[pbuf_en]_1 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_38 ),
        .\dm_ctrl_reg[pbuf_en]_2 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_87 ),
        .\dm_ctrl_reg[pbuf_en]__0 (\dm_ctrl_reg[pbuf_en]__0 ),
        .\dm_ctrl_reg[state] (\dm_ctrl_reg[state] ),
        .\dm_reg[autoexec_rd] (\dm_reg[autoexec_rd] ),
        .\dm_reg[autoexec_wr] (\dm_reg[autoexec_wr] ),
        .\dm_reg[clr_acc_err]11_out (\dm_reg[clr_acc_err]11_out ),
        .\dm_reg[rd_acc_err] (\dm_reg[rd_acc_err] ),
        .\dm_reg[reset_ack]2_out (\dm_reg[reset_ack]2_out ),
        .\dm_reg[resume_req]3_out (\dm_reg[resume_req]3_out ),
        .\dm_reg[wr_acc_err] (\dm_reg[wr_acc_err] ),
        .\dm_reg_reg[abstractauto_autoexecdata]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_19 ),
        .\dm_reg_reg[abstractauto_autoexecdata]__0 (\dm_reg_reg[abstractauto_autoexecdata]__0 ),
        .\dm_reg_reg[abstractauto_autoexecprogbuf][0]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_11 ),
        .\dm_reg_reg[abstractauto_autoexecprogbuf][0]_1 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_56 ),
        .\dm_reg_reg[abstractauto_autoexecprogbuf][1]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_55 ),
        .\dm_reg_reg[command][0]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_63 ),
        .\dm_reg_reg[command][31]_0 (\dmi_req[data] ),
        .\dm_reg_reg[dmcontrol_dmactive]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_54 ),
        .\dm_reg_reg[dmcontrol_ndmreset]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_53 ),
        .\dm_reg_reg[halt_req]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_52 ),
        .\dm_reg_reg[halt_req]__0 (\dm_reg_reg[halt_req]__0 ),
        .\dm_reg_reg[progbuf][0][26]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_103 ),
        .\dm_reg_reg[progbuf][0][28]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_99 ),
        .\dm_reg_reg[progbuf][0][29]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_100 ),
        .\dm_reg_reg[progbuf][0][30]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_69 ),
        .\dm_reg_reg[progbuf][0][31]_0 ({\dm_reg_reg[progbuf][0]_1 [31],\dm_reg_reg[progbuf][0]_1 [25:21],\dm_reg_reg[progbuf][0]_1 [18],\dm_reg_reg[progbuf][0]_1 [14:9],\dm_reg_reg[progbuf][0]_1 [7],\dm_reg_reg[progbuf][0]_1 [3:2],\dm_reg_reg[progbuf][0]_1 [0]}),
        .\dm_reg_reg[progbuf][0][31]_1 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_60 ),
        .\dm_reg_reg[progbuf][1][31]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_61 ),
        .\dm_reg_reg[progbuf][1][4]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_105 ),
        .\dm_reg_reg[progbuf][1][6]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_106 ),
        .\dmi_rsp[ack] (\dmi_rsp[ack] ),
        .\dmi_rsp_o_reg[ack]0 (\dmi_rsp_o_reg[ack]0 ),
        .\dmi_rsp_o_reg[data][13]_0 (\dmi_req[addr] ),
        .\dmi_rsp_o_reg[data][13]_1 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_65 ),
        .\dmi_rsp_o_reg[data][25]_0 ({\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_4 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_5 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_6 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_7 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_8 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_9 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_10 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_11 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_12 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_13 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_14 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_15 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_16 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_17 }),
        .\dmi_rsp_o_reg[data][2]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_18 ),
        .\dmi_rsp_o_reg[data][31]_0 (\dmi_rsp[data] ),
        .\generators.rstn_sys_sreg_reg[3] (p_0_in_0),
        .\iodev_rsp[0][ack] (\iodev_rsp[0][ack] ),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7__0 ({\iodev_rsp[10][data] [19],\iodev_rsp[10][data] [17]}),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7__0_0 ({\iodev_rsp[11][data] [20],\iodev_rsp[11][data] [17]}),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7__0_1 ({\iodev_rsp[1][data] [18],\iodev_rsp[1][data] [0]}),
        .p_0_in22_in(p_0_in22_in),
        .p_21_in(p_21_in),
        .p_3_in(p_3_in_4),
        .rstn_ext(rstn_ext));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_debug_dtm \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst 
       (.D(\dmi_rsp[data] ),
        .\FSM_onehot_dm_ctrl_reg[cmderr][0] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_63 ),
        .\FSM_sequential_dm_ctrl_reg[state][2] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_60 ),
        .Q(\dmi_req[addr] ),
        .clk(clk),
        .\dm_ctrl_reg[hart_resume_ack]__0 (\dm_ctrl_reg[hart_resume_ack]__0 ),
        .\dm_ctrl_reg[state] (\dm_ctrl_reg[state] ),
        .\dm_reg[autoexec_rd] (\dm_reg[autoexec_rd] ),
        .\dm_reg[autoexec_wr] (\dm_reg[autoexec_wr] ),
        .\dm_reg[clr_acc_err]11_out (\dm_reg[clr_acc_err]11_out ),
        .\dm_reg[rd_acc_err] (\dm_reg[rd_acc_err] ),
        .\dm_reg[reset_ack]2_out (\dm_reg[reset_ack]2_out ),
        .\dm_reg[resume_req]3_out (\dm_reg[resume_req]3_out ),
        .\dm_reg[wr_acc_err] (\dm_reg[wr_acc_err] ),
        .\dm_reg_reg[abstractauto_autoexecdata]__0 (\dm_reg_reg[abstractauto_autoexecdata]__0 ),
        .\dm_reg_reg[abstractauto_autoexecprogbuf][0] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_11 ),
        .\dm_reg_reg[command][0] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_0 ),
        .\dm_reg_reg[halt_req]__0 (\dm_reg_reg[halt_req]__0 ),
        .\dm_reg_reg[wr_acc_err] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_12 ),
        .\dmi_ctrl_reg[addr][0]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_61 ),
        .\dmi_ctrl_reg[addr][1]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_18 ),
        .\dmi_ctrl_reg[addr][2]_0 ({\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_4 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_5 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_6 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_7 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_8 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_9 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_10 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_11 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_12 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_13 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_14 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_15 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_16 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_17 }),
        .\dmi_ctrl_reg[addr][4]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_65 ),
        .\dmi_ctrl_reg[op][1]_0 (\dmi_req[op] ),
        .\dmi_ctrl_reg[wdata][0]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_19 ),
        .\dmi_ctrl_reg[wdata][0]_1 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_54 ),
        .\dmi_ctrl_reg[wdata][16]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_56 ),
        .\dmi_ctrl_reg[wdata][17]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_55 ),
        .\dmi_ctrl_reg[wdata][1]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_53 ),
        .\dmi_ctrl_reg[wdata][31]_0 (\dmi_req[data] ),
        .\dmi_ctrl_reg[wdata][31]_1 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_52 ),
        .\dmi_rsp[ack] (\dmi_rsp[ack] ),
        .\dmi_rsp_o_reg[ack]0 (\dmi_rsp_o_reg[ack]0 ),
        .\dmi_rsp_o_reg[data][0] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_6 ),
        .\dmi_rsp_o_reg[data][10] ({\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_144 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_145 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_146 }),
        .\dmi_rsp_o_reg[data][25] ({\dci_reg[data_reg] [25],\dci_reg[data_reg] [22],\dci_reg[data_reg] [20],\dci_reg[data_reg] [17:15],\dci_reg[data_reg] [12:7],\dci_reg[data_reg] [1:0]}),
        .jtag_tck_i(jtag_tck_i),
        .jtag_tdi_i(jtag_tdi_i),
        .jtag_tdo_o(jtag_tdo_o),
        .jtag_tms_i(jtag_tms_i),
        .jtag_trst_i(jtag_trst_i),
        .p_0_in22_in(p_0_in22_in),
        .p_3_in(p_3_in_4),
        .rstn_ext(rstn_ext));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \register_file_fpga.reg_file_reg_i_173 
       (.I0(\ctrl[ir_funct3] [1]),
        .I1(\ctrl[ir_funct3] [0]),
        .O(\register_file_fpga.reg_file_reg_i_173_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_uart
   (\tx_fifo[avail] ,
    \tx_fifo[free] ,
    \rx_fifo[avail] ,
    \rx_fifo[free] ,
    cg_en_9,
    \ctrl_reg[sim_mode]__0 ,
    \ctrl_reg[hwfc_en]__0 ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    uart0_txd_o,
    uart0_rts_o,
    firq_i,
    \tx_engine_reg[state][2]_0 ,
    w_pnt,
    r_pnt,
    \rx_engine_reg[over]_0 ,
    \w_pnt_reg[0] ,
    \tx_engine_reg[state][1]_0 ,
    \tx_engine_reg[state][0]_0 ,
    \ctrl_reg[sim_mode]_0 ,
    \bus_rsp_o_reg[ack]_0 ,
    Q,
    S,
    \tx_engine_reg[state][2]_1 ,
    \tx_engine_reg[state][2]_2 ,
    \main_rsp[data] ,
    \bus_rsp_o_reg[data][26]_0 ,
    \ctrl_reg[baud][9]_0 ,
    \mar_reg[1] ,
    \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] ,
    clk,
    rstn_sys,
    \ctrl_reg[prsc][2]_0 ,
    \ctrl_reg[irq_tx_nhalf]_0 ,
    \iodev_req[10][stb] ,
    \w_pnt_reg[0]_0 ,
    \w_pnt_reg[0]_1 ,
    \r_pnt_reg[0] ,
    ADDRARDADDR,
    \r_pnt_reg[0]_0 ,
    \iodev_rsp[3][ack] ,
    \iodev_rsp[1][ack] ,
    \iodev_rsp[11][ack] ,
    \dmem_rsp[ack] ,
    \iodev_rsp[0][ack] ,
    \tx_engine[baudcnt][9]_i_3_0 ,
    D,
    \generators.clk_div_reg[3] ,
    \generators.clk_div_reg[7] ,
    \generators.clk_div_reg[7]_0 ,
    \generators.clk_div_reg[11] ,
    \rdata_o_reg[15] ,
    \rdata_o_reg[15]_0 ,
    m_axi_rdata,
    \rdata_o_reg[15]_1 ,
    \rdata_o_reg[15]_2 ,
    \rdata_o_reg[12] ,
    \rdata_o_reg[19] ,
    \rdata_o_reg[14] ,
    \rdata_o_reg[23] ,
    \rdata_o_reg[23]_0 ,
    uart0_cts_i,
    uart0_rxd_i,
    \bus_rsp_o_reg[data][31]_0 ,
    E);
  output \tx_fifo[avail] ;
  output \tx_fifo[free] ;
  output \rx_fifo[avail] ;
  output \rx_fifo[free] ;
  output cg_en_9;
  output \ctrl_reg[sim_mode]__0 ;
  output \ctrl_reg[hwfc_en]__0 ;
  output \ctrl_reg[irq_rx_nempty]__0 ;
  output \ctrl_reg[irq_rx_half]__0 ;
  output \ctrl_reg[irq_rx_full]__0 ;
  output \ctrl_reg[irq_tx_empty]__0 ;
  output \ctrl_reg[irq_tx_nhalf]__0 ;
  output uart0_txd_o;
  output uart0_rts_o;
  output [1:0]firq_i;
  output \tx_engine_reg[state][2]_0 ;
  output w_pnt;
  output r_pnt;
  output \rx_engine_reg[over]_0 ;
  output \w_pnt_reg[0] ;
  output \tx_engine_reg[state][1]_0 ;
  output \tx_engine_reg[state][0]_0 ;
  output \ctrl_reg[sim_mode]_0 ;
  output \bus_rsp_o_reg[ack]_0 ;
  output [2:0]Q;
  output [3:0]S;
  output [3:0]\tx_engine_reg[state][2]_1 ;
  output [3:0]\tx_engine_reg[state][2]_2 ;
  output [3:0]\main_rsp[data] ;
  output [23:0]\bus_rsp_o_reg[data][26]_0 ;
  output [9:0]\ctrl_reg[baud][9]_0 ;
  output \mar_reg[1] ;
  output [7:0]\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] ;
  input clk;
  input rstn_sys;
  input \ctrl_reg[prsc][2]_0 ;
  input [20:0]\ctrl_reg[irq_tx_nhalf]_0 ;
  input \iodev_req[10][stb] ;
  input \w_pnt_reg[0]_0 ;
  input \w_pnt_reg[0]_1 ;
  input \r_pnt_reg[0] ;
  input [0:0]ADDRARDADDR;
  input \r_pnt_reg[0]_0 ;
  input \iodev_rsp[3][ack] ;
  input \iodev_rsp[1][ack] ;
  input \iodev_rsp[11][ack] ;
  input \dmem_rsp[ack] ;
  input \iodev_rsp[0][ack] ;
  input [7:0]\tx_engine[baudcnt][9]_i_3_0 ;
  input [7:0]D;
  input \generators.clk_div_reg[3] ;
  input \generators.clk_div_reg[7] ;
  input \generators.clk_div_reg[7]_0 ;
  input \generators.clk_div_reg[11] ;
  input [3:0]\rdata_o_reg[15] ;
  input [3:0]\rdata_o_reg[15]_0 ;
  input [3:0]m_axi_rdata;
  input \rdata_o_reg[15]_1 ;
  input \rdata_o_reg[15]_2 ;
  input \rdata_o_reg[12] ;
  input \rdata_o_reg[19] ;
  input \rdata_o_reg[14] ;
  input [0:0]\rdata_o_reg[23] ;
  input [0:0]\rdata_o_reg[23]_0 ;
  input uart0_cts_i;
  input uart0_rxd_i;
  input [26:0]\bus_rsp_o_reg[data][31]_0 ;
  input [0:0]E;

  wire [0:0]ADDRARDADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire \bus_rsp_o_reg[ack]_0 ;
  wire [23:0]\bus_rsp_o_reg[data][26]_0 ;
  wire [26:0]\bus_rsp_o_reg[data][31]_0 ;
  wire cg_en_9;
  wire clk;
  wire [9:0]\ctrl_reg[baud][9]_0 ;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire [20:0]\ctrl_reg[irq_tx_nhalf]_0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[prsc][2]_0 ;
  wire \ctrl_reg[sim_mode]_0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire \dmem_rsp[ack] ;
  wire [7:0]\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] ;
  wire [1:0]firq_i;
  wire \generators.clk_div_reg[11] ;
  wire \generators.clk_div_reg[3] ;
  wire \generators.clk_div_reg[7] ;
  wire \generators.clk_div_reg[7]_0 ;
  wire \iodev_req[10][stb] ;
  wire \iodev_rsp[0][ack] ;
  wire \iodev_rsp[10][ack] ;
  wire [31:12]\iodev_rsp[10][data] ;
  wire \iodev_rsp[11][ack] ;
  wire \iodev_rsp[1][ack] ;
  wire \iodev_rsp[3][ack] ;
  wire irq_rx_o0;
  wire irq_tx_o0;
  wire [3:0]m_axi_rdata;
  wire [3:0]\main_rsp[data] ;
  wire \mar_reg[1] ;
  wire p_0_in;
  wire [9:0]p_1_in;
  wire r_pnt;
  wire \r_pnt_reg[0] ;
  wire \r_pnt_reg[0]_0 ;
  wire \rdata_o_reg[12] ;
  wire \rdata_o_reg[14] ;
  wire [3:0]\rdata_o_reg[15] ;
  wire [3:0]\rdata_o_reg[15]_0 ;
  wire \rdata_o_reg[15]_1 ;
  wire \rdata_o_reg[15]_2 ;
  wire \rdata_o_reg[19] ;
  wire [0:0]\rdata_o_reg[23] ;
  wire [0:0]\rdata_o_reg[23]_0 ;
  wire rstn_sys;
  wire \rx_engine[baudcnt][0]_i_1_n_0 ;
  wire \rx_engine[baudcnt][1]_i_1_n_0 ;
  wire \rx_engine[baudcnt][2]_i_1_n_0 ;
  wire \rx_engine[baudcnt][2]_i_2_n_0 ;
  wire \rx_engine[baudcnt][3]_i_1_n_0 ;
  wire \rx_engine[baudcnt][3]_i_2_n_0 ;
  wire \rx_engine[baudcnt][4]_i_1_n_0 ;
  wire \rx_engine[baudcnt][4]_i_2_n_0 ;
  wire \rx_engine[baudcnt][5]_i_1_n_0 ;
  wire \rx_engine[baudcnt][5]_i_2_n_0 ;
  wire \rx_engine[baudcnt][6]_i_1_n_0 ;
  wire \rx_engine[baudcnt][6]_i_2_n_0 ;
  wire \rx_engine[baudcnt][7]_i_1_n_0 ;
  wire \rx_engine[baudcnt][7]_i_2_n_0 ;
  wire \rx_engine[baudcnt][7]_i_3_n_0 ;
  wire \rx_engine[baudcnt][8]_i_1_n_0 ;
  wire \rx_engine[baudcnt][8]_i_2_n_0 ;
  wire \rx_engine[baudcnt][9]_i_1_n_0 ;
  wire \rx_engine[baudcnt][9]_i_2_n_0 ;
  wire \rx_engine[baudcnt][9]_i_3_n_0 ;
  wire \rx_engine[bitcnt][0]_i_1_n_0 ;
  wire \rx_engine[bitcnt][1]_i_1_n_0 ;
  wire \rx_engine[bitcnt][2]_i_1_n_0 ;
  wire \rx_engine[bitcnt][3]_i_1_n_0 ;
  wire \rx_engine[bitcnt][3]_i_2_n_0 ;
  wire \rx_engine[done]_i_1_n_0 ;
  wire \rx_engine[sreg][8]_i_1_n_0 ;
  wire \rx_engine[state][0]_i_1_n_0 ;
  wire \rx_engine[state][0]_i_2_n_0 ;
  wire \rx_engine[sync][0]_i_1_n_0 ;
  wire \rx_engine[sync][1]_i_1_n_0 ;
  wire rx_engine_fifo_inst_n_2;
  wire rx_engine_fifo_inst_n_3;
  wire [9:0]\rx_engine_reg[baudcnt] ;
  wire [3:0]\rx_engine_reg[bitcnt] ;
  wire \rx_engine_reg[done]__0 ;
  wire \rx_engine_reg[over]_0 ;
  wire [8:0]\rx_engine_reg[sreg] ;
  wire \rx_engine_reg[state_n_0_][0] ;
  wire [2:2]\rx_engine_reg[sync] ;
  wire \rx_engine_reg[sync_n_0_][0] ;
  wire \rx_engine_reg[sync_n_0_][1] ;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire \tx_engine[baudcnt][4]_i_2_n_0 ;
  wire \tx_engine[baudcnt][5]_i_2_n_0 ;
  wire \tx_engine[baudcnt][8]_i_2_n_0 ;
  wire \tx_engine[baudcnt][9]_i_1_n_0 ;
  wire [7:0]\tx_engine[baudcnt][9]_i_3_0 ;
  wire \tx_engine[baudcnt][9]_i_3_n_0 ;
  wire \tx_engine[baudcnt][9]_i_4_n_0 ;
  wire \tx_engine[baudcnt][9]_i_5_n_0 ;
  wire \tx_engine[baudcnt][9]_i_6_n_0 ;
  wire \tx_engine[baudcnt][9]_i_7_n_0 ;
  wire \tx_engine[baudcnt][9]_i_8_n_0 ;
  wire \tx_engine[baudcnt][9]_i_9_n_0 ;
  wire \tx_engine[bitcnt][0]_i_1_n_0 ;
  wire \tx_engine[bitcnt][1]_i_1_n_0 ;
  wire \tx_engine[bitcnt][2]_i_1_n_0 ;
  wire \tx_engine[bitcnt][3]_i_1_n_0 ;
  wire \tx_engine[bitcnt][3]_i_2_n_0 ;
  wire \tx_engine[bitcnt][3]_i_3_n_0 ;
  wire \tx_engine[sreg][0]_i_1_n_0 ;
  wire \tx_engine[state][1]_i_1_n_0 ;
  wire \tx_engine[state][1]_i_2_n_0 ;
  wire \tx_engine[state][1]_i_3_n_0 ;
  wire \tx_engine[txd]_i_1_n_0 ;
  wire tx_engine_fifo_inst_n_10;
  wire tx_engine_fifo_inst_n_11;
  wire tx_engine_fifo_inst_n_12;
  wire tx_engine_fifo_inst_n_13;
  wire tx_engine_fifo_inst_n_14;
  wire tx_engine_fifo_inst_n_15;
  wire tx_engine_fifo_inst_n_7;
  wire tx_engine_fifo_inst_n_8;
  wire tx_engine_fifo_inst_n_9;
  wire [9:0]\tx_engine_reg[baudcnt] ;
  wire [3:0]\tx_engine_reg[bitcnt] ;
  wire \tx_engine_reg[cts_sync_n_0_][0] ;
  wire \tx_engine_reg[sreg_n_0_][0] ;
  wire \tx_engine_reg[sreg_n_0_][1] ;
  wire \tx_engine_reg[sreg_n_0_][2] ;
  wire \tx_engine_reg[sreg_n_0_][3] ;
  wire \tx_engine_reg[sreg_n_0_][4] ;
  wire \tx_engine_reg[sreg_n_0_][5] ;
  wire \tx_engine_reg[sreg_n_0_][6] ;
  wire \tx_engine_reg[sreg_n_0_][7] ;
  wire \tx_engine_reg[sreg_n_0_][8] ;
  wire \tx_engine_reg[state][0]_0 ;
  wire \tx_engine_reg[state][1]_0 ;
  wire \tx_engine_reg[state][2]_0 ;
  wire [3:0]\tx_engine_reg[state][2]_1 ;
  wire [3:0]\tx_engine_reg[state][2]_2 ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire w_pnt;
  wire \w_pnt_reg[0] ;
  wire \w_pnt_reg[0]_0 ;
  wire \w_pnt_reg[0]_1 ;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[10][stb] ),
        .Q(\iodev_rsp[10][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [0]),
        .Q(\bus_rsp_o_reg[data][26]_0 [0]));
  FDCE \bus_rsp_o_reg[data][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [10]),
        .Q(\bus_rsp_o_reg[data][26]_0 [10]));
  FDCE \bus_rsp_o_reg[data][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [11]),
        .Q(\bus_rsp_o_reg[data][26]_0 [11]));
  FDCE \bus_rsp_o_reg[data][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [12]),
        .Q(\iodev_rsp[10][data] [12]));
  FDCE \bus_rsp_o_reg[data][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [13]),
        .Q(\bus_rsp_o_reg[data][26]_0 [12]));
  FDCE \bus_rsp_o_reg[data][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [14]),
        .Q(\bus_rsp_o_reg[data][26]_0 [13]));
  FDCE \bus_rsp_o_reg[data][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [15]),
        .Q(\bus_rsp_o_reg[data][26]_0 [14]));
  FDCE \bus_rsp_o_reg[data][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [16]),
        .Q(\bus_rsp_o_reg[data][26]_0 [15]));
  FDCE \bus_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [17]),
        .Q(\bus_rsp_o_reg[data][26]_0 [16]));
  FDCE \bus_rsp_o_reg[data][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [18]),
        .Q(\bus_rsp_o_reg[data][26]_0 [17]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [1]),
        .Q(\bus_rsp_o_reg[data][26]_0 [1]));
  FDCE \bus_rsp_o_reg[data][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [19]),
        .Q(\bus_rsp_o_reg[data][26]_0 [18]));
  FDCE \bus_rsp_o_reg[data][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [20]),
        .Q(\bus_rsp_o_reg[data][26]_0 [19]));
  FDCE \bus_rsp_o_reg[data][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [21]),
        .Q(\bus_rsp_o_reg[data][26]_0 [20]));
  FDCE \bus_rsp_o_reg[data][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [22]),
        .Q(\bus_rsp_o_reg[data][26]_0 [21]));
  FDCE \bus_rsp_o_reg[data][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [23]),
        .Q(\bus_rsp_o_reg[data][26]_0 [22]));
  FDCE \bus_rsp_o_reg[data][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [24]),
        .Q(\bus_rsp_o_reg[data][26]_0 [23]));
  FDCE \bus_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [2]),
        .Q(\bus_rsp_o_reg[data][26]_0 [2]));
  FDCE \bus_rsp_o_reg[data][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [25]),
        .Q(\iodev_rsp[10][data] [30]));
  FDCE \bus_rsp_o_reg[data][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [26]),
        .Q(\iodev_rsp[10][data] [31]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [3]),
        .Q(\bus_rsp_o_reg[data][26]_0 [3]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [4]),
        .Q(\bus_rsp_o_reg[data][26]_0 [4]));
  FDCE \bus_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [5]),
        .Q(\bus_rsp_o_reg[data][26]_0 [5]));
  FDCE \bus_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [6]),
        .Q(\bus_rsp_o_reg[data][26]_0 [6]));
  FDCE \bus_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [7]),
        .Q(\bus_rsp_o_reg[data][26]_0 [7]));
  FDCE \bus_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [8]),
        .Q(\bus_rsp_o_reg[data][26]_0 [8]));
  FDCE \bus_rsp_o_reg[data][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_0 [9]),
        .Q(\bus_rsp_o_reg[data][26]_0 [9]));
  FDCE \ctrl_reg[baud][0] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [6]),
        .Q(\ctrl_reg[baud][9]_0 [0]));
  FDCE \ctrl_reg[baud][1] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [7]),
        .Q(\ctrl_reg[baud][9]_0 [1]));
  FDCE \ctrl_reg[baud][2] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [8]),
        .Q(\ctrl_reg[baud][9]_0 [2]));
  FDCE \ctrl_reg[baud][3] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [9]),
        .Q(\ctrl_reg[baud][9]_0 [3]));
  FDCE \ctrl_reg[baud][4] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [10]),
        .Q(\ctrl_reg[baud][9]_0 [4]));
  FDCE \ctrl_reg[baud][5] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [11]),
        .Q(\ctrl_reg[baud][9]_0 [5]));
  FDCE \ctrl_reg[baud][6] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [12]),
        .Q(\ctrl_reg[baud][9]_0 [6]));
  FDCE \ctrl_reg[baud][7] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [13]),
        .Q(\ctrl_reg[baud][9]_0 [7]));
  FDCE \ctrl_reg[baud][8] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [14]),
        .Q(\ctrl_reg[baud][9]_0 [8]));
  FDCE \ctrl_reg[baud][9] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [15]),
        .Q(\ctrl_reg[baud][9]_0 [9]));
  FDCE \ctrl_reg[enable] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [0]),
        .Q(cg_en_9));
  FDCE \ctrl_reg[hwfc_en] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [2]),
        .Q(\ctrl_reg[hwfc_en]__0 ));
  FDCE \ctrl_reg[irq_rx_full] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [18]),
        .Q(\ctrl_reg[irq_rx_full]__0 ));
  FDCE \ctrl_reg[irq_rx_half] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [17]),
        .Q(\ctrl_reg[irq_rx_half]__0 ));
  FDCE \ctrl_reg[irq_rx_nempty] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [16]),
        .Q(\ctrl_reg[irq_rx_nempty]__0 ));
  FDCE \ctrl_reg[irq_tx_empty] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [19]),
        .Q(\ctrl_reg[irq_tx_empty]__0 ));
  FDCE \ctrl_reg[irq_tx_nhalf] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [20]),
        .Q(\ctrl_reg[irq_tx_nhalf]__0 ));
  FDCE \ctrl_reg[prsc][0] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [3]),
        .Q(Q[0]));
  FDCE \ctrl_reg[prsc][1] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [4]),
        .Q(Q[1]));
  FDCE \ctrl_reg[prsc][2] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [5]),
        .Q(Q[2]));
  FDCE \ctrl_reg[sim_mode] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [1]),
        .Q(\ctrl_reg[sim_mode]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_1__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\generators.clk_div_reg[7]_0 ),
        .O(\tx_engine_reg[state][2]_1 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_2__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[4]),
        .O(\tx_engine_reg[state][2]_1 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_3__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[3]),
        .O(\tx_engine_reg[state][2]_1 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_4__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\generators.clk_div_reg[7] ),
        .O(\tx_engine_reg[state][2]_1 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_1__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[7]),
        .O(\tx_engine_reg[state][2]_2 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_2__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[6]),
        .O(\tx_engine_reg[state][2]_2 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_3__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[5]),
        .O(\tx_engine_reg[state][2]_2 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_4__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\generators.clk_div_reg[11] ),
        .O(\tx_engine_reg[state][2]_2 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_1
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\generators.clk_div_reg[3] ),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_2__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_3__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h4)) 
    i__carry_i_4__0
       (.I0(D[0]),
        .I1(\tx_engine_reg[state][2]_0 ),
        .O(S[0]));
  FDCE irq_rx_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_rx_o0),
        .Q(firq_i[0]));
  FDCE irq_tx_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_tx_o0),
        .Q(firq_i[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_20 
       (.I0(\iodev_rsp[10][ack] ),
        .I1(\iodev_rsp[3][ack] ),
        .I2(\iodev_rsp[1][ack] ),
        .I3(\iodev_rsp[11][ack] ),
        .I4(\dmem_rsp[ack] ),
        .I5(\iodev_rsp[0][ack] ),
        .O(\bus_rsp_o_reg[ack]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4__0 
       (.I0(\bus_rsp_o_reg[data][26]_0 [17]),
        .I1(\rdata_o_reg[15] [1]),
        .I2(\rdata_o_reg[15]_0 [1]),
        .I3(m_axi_rdata[1]),
        .I4(\rdata_o_reg[15]_1 ),
        .I5(\rdata_o_reg[19] ),
        .O(\main_rsp[data] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_2 
       (.I0(\iodev_rsp[10][data] [12]),
        .I1(\rdata_o_reg[15] [0]),
        .I2(\rdata_o_reg[15]_0 [0]),
        .I3(m_axi_rdata[0]),
        .I4(\rdata_o_reg[15]_1 ),
        .I5(\rdata_o_reg[12] ),
        .O(\main_rsp[data] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 
       (.I0(\iodev_rsp[10][data] [31]),
        .I1(\rdata_o_reg[15] [3]),
        .I2(\rdata_o_reg[15]_0 [3]),
        .I3(m_axi_rdata[3]),
        .I4(\rdata_o_reg[15]_1 ),
        .I5(\rdata_o_reg[15]_2 ),
        .O(\main_rsp[data] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_4__0 
       (.I0(\iodev_rsp[10][data] [30]),
        .I1(\rdata_o_reg[15] [2]),
        .I2(\rdata_o_reg[15]_0 [2]),
        .I3(m_axi_rdata[2]),
        .I4(\rdata_o_reg[15]_1 ),
        .I5(\rdata_o_reg[14] ),
        .O(\main_rsp[data] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[23]_i_3 
       (.I0(\main_rsp[data] [3]),
        .I1(\rdata_o_reg[23] ),
        .I2(\rdata_o_reg[23]_0 ),
        .O(\mar_reg[1] ));
  LUT5 #(
    .INIT(32'h8BFF8B00)) 
    \rx_engine[baudcnt][0]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [0]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [0]),
        .I3(\rx_engine_reg[state_n_0_][0] ),
        .I4(\ctrl_reg[baud][9]_0 [1]),
        .O(\rx_engine[baudcnt][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB88BFFFFB88B0000)) 
    \rx_engine[baudcnt][1]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [1]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [1]),
        .I3(\rx_engine_reg[baudcnt] [0]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [2]),
        .O(\rx_engine[baudcnt][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \rx_engine[baudcnt][2]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [2]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [2]),
        .I3(\rx_engine[baudcnt][2]_i_2_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [3]),
        .O(\rx_engine[baudcnt][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rx_engine[baudcnt][2]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [1]),
        .I1(\rx_engine_reg[baudcnt] [0]),
        .O(\rx_engine[baudcnt][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \rx_engine[baudcnt][3]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [3]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [3]),
        .I3(\rx_engine[baudcnt][3]_i_2_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [4]),
        .O(\rx_engine[baudcnt][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rx_engine[baudcnt][3]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [0]),
        .I1(\rx_engine_reg[baudcnt] [1]),
        .I2(\rx_engine_reg[baudcnt] [2]),
        .O(\rx_engine[baudcnt][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB88BFFFFB88B0000)) 
    \rx_engine[baudcnt][4]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [4]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [4]),
        .I3(\rx_engine[baudcnt][4]_i_2_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [5]),
        .O(\rx_engine[baudcnt][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rx_engine[baudcnt][4]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [3]),
        .I1(\rx_engine_reg[baudcnt] [2]),
        .I2(\rx_engine_reg[baudcnt] [1]),
        .I3(\rx_engine_reg[baudcnt] [0]),
        .O(\rx_engine[baudcnt][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \rx_engine[baudcnt][5]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [5]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [5]),
        .I3(\rx_engine[baudcnt][5]_i_2_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [6]),
        .O(\rx_engine[baudcnt][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \rx_engine[baudcnt][5]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [4]),
        .I1(\rx_engine_reg[baudcnt] [0]),
        .I2(\rx_engine_reg[baudcnt] [1]),
        .I3(\rx_engine_reg[baudcnt] [2]),
        .I4(\rx_engine_reg[baudcnt] [3]),
        .O(\rx_engine[baudcnt][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \rx_engine[baudcnt][6]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [6]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [6]),
        .I3(\rx_engine[baudcnt][6]_i_2_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [7]),
        .O(\rx_engine[baudcnt][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rx_engine[baudcnt][6]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [3]),
        .I1(\rx_engine_reg[baudcnt] [2]),
        .I2(\rx_engine_reg[baudcnt] [1]),
        .I3(\rx_engine_reg[baudcnt] [0]),
        .I4(\rx_engine_reg[baudcnt] [4]),
        .I5(\rx_engine_reg[baudcnt] [5]),
        .O(\rx_engine[baudcnt][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \rx_engine[baudcnt][7]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [7]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [7]),
        .I3(\rx_engine[baudcnt][7]_i_3_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [8]),
        .O(\rx_engine[baudcnt][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \rx_engine[baudcnt][7]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [8]),
        .I1(\rx_engine_reg[baudcnt] [6]),
        .I2(\rx_engine[baudcnt][6]_i_2_n_0 ),
        .I3(\rx_engine_reg[baudcnt] [7]),
        .I4(\rx_engine_reg[baudcnt] [9]),
        .O(\rx_engine[baudcnt][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rx_engine[baudcnt][7]_i_3 
       (.I0(\rx_engine[baudcnt][6]_i_2_n_0 ),
        .I1(\rx_engine_reg[baudcnt] [6]),
        .O(\rx_engine[baudcnt][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3C2CFFFF3C2C0000)) 
    \rx_engine[baudcnt][8]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [8]),
        .I1(\rx_engine_reg[baudcnt] [8]),
        .I2(\rx_engine[baudcnt][8]_i_2_n_0 ),
        .I3(\rx_engine_reg[baudcnt] [9]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [9]),
        .O(\rx_engine[baudcnt][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \rx_engine[baudcnt][8]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [6]),
        .I1(\rx_engine[baudcnt][6]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [7]),
        .O(\rx_engine[baudcnt][8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \rx_engine[baudcnt][9]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[baudcnt][9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2808)) 
    \rx_engine[baudcnt][9]_i_2 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\rx_engine_reg[baudcnt] [9]),
        .I2(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I3(\ctrl_reg[baud][9]_0 [9]),
        .O(\rx_engine[baudcnt][9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \rx_engine[baudcnt][9]_i_3 
       (.I0(\rx_engine_reg[baudcnt] [7]),
        .I1(\rx_engine[baudcnt][6]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [6]),
        .I3(\rx_engine_reg[baudcnt] [8]),
        .O(\rx_engine[baudcnt][9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rx_engine[bitcnt][0]_i_1 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .O(\rx_engine[bitcnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \rx_engine[bitcnt][1]_i_1 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .I2(\rx_engine_reg[bitcnt] [1]),
        .O(\rx_engine[bitcnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'hE100)) 
    \rx_engine[bitcnt][2]_i_1 
       (.I0(\rx_engine_reg[bitcnt] [1]),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .I2(\rx_engine_reg[bitcnt] [2]),
        .I3(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[bitcnt][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h20AA)) 
    \rx_engine[bitcnt][3]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I3(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[bitcnt][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hFE01FFFF)) 
    \rx_engine[bitcnt][3]_i_2 
       (.I0(\rx_engine_reg[bitcnt] [0]),
        .I1(\rx_engine_reg[bitcnt] [1]),
        .I2(\rx_engine_reg[bitcnt] [2]),
        .I3(\rx_engine_reg[bitcnt] [3]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[bitcnt][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \rx_engine[done]_i_1 
       (.I0(\rx_engine_reg[bitcnt] [3]),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .I2(\rx_engine_reg[bitcnt] [1]),
        .I3(\rx_engine_reg[bitcnt] [2]),
        .I4(\tx_engine_reg[state][2]_0 ),
        .I5(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[done]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \rx_engine[sreg][8]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I3(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[sreg][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0400F400)) 
    \rx_engine[state][0]_i_1 
       (.I0(\rx_engine_reg[sync_n_0_][1] ),
        .I1(\rx_engine_reg[sync_n_0_][0] ),
        .I2(\rx_engine_reg[state_n_0_][0] ),
        .I3(\tx_engine_reg[state][2]_0 ),
        .I4(\rx_engine[state][0]_i_2_n_0 ),
        .O(\rx_engine[state][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rx_engine[state][0]_i_2 
       (.I0(\rx_engine_reg[bitcnt] [2]),
        .I1(\rx_engine_reg[bitcnt] [1]),
        .I2(\rx_engine_reg[bitcnt] [0]),
        .I3(\rx_engine_reg[bitcnt] [3]),
        .O(\rx_engine[state][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rx_engine[sync][0]_i_1 
       (.I0(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I1(\rx_engine_reg[sync_n_0_][1] ),
        .I2(\rx_engine_reg[sync_n_0_][0] ),
        .O(\rx_engine[sync][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rx_engine[sync][1]_i_1 
       (.I0(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I1(\rx_engine_reg[sync] ),
        .I2(\rx_engine_reg[sync_n_0_][1] ),
        .O(\rx_engine[sync][1]_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo__parameterized0 rx_engine_fifo_inst
       (.ADDRARDADDR(ADDRARDADDR),
        .Q(\rx_engine_reg[sreg] [7:0]),
        .clk(clk),
        .\ctrl_reg[hwfc_en] (rx_engine_fifo_inst_n_3),
        .\ctrl_reg[hwfc_en]__0 (\ctrl_reg[hwfc_en]__0 ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 (\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] ),
        .\fifo_read_sync.free_o_reg_0 (rx_engine_fifo_inst_n_2),
        .irq_rx_o0(irq_rx_o0),
        .irq_rx_o_reg(cg_en_9),
        .\r_pnt_reg[0]_0 (\ctrl_reg[sim_mode]_0 ),
        .\r_pnt_reg[0]_1 (\r_pnt_reg[0] ),
        .\r_pnt_reg[0]_2 (\r_pnt_reg[0]_0 ),
        .rstn_sys(rstn_sys),
        .\rx_engine_reg[done]__0 (\rx_engine_reg[done]__0 ),
        .\rx_engine_reg[over] (\rx_engine_reg[over]_0 ),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\rx_fifo[free] (\rx_fifo[free] ));
  FDCE \rx_engine_reg[baudcnt][0] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [0]));
  FDCE \rx_engine_reg[baudcnt][1] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][1]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [1]));
  FDCE \rx_engine_reg[baudcnt][2] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][2]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [2]));
  FDCE \rx_engine_reg[baudcnt][3] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][3]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [3]));
  FDCE \rx_engine_reg[baudcnt][4] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][4]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [4]));
  FDCE \rx_engine_reg[baudcnt][5] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][5]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [5]));
  FDCE \rx_engine_reg[baudcnt][6] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][6]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [6]));
  FDCE \rx_engine_reg[baudcnt][7] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][7]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [7]));
  FDCE \rx_engine_reg[baudcnt][8] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][8]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [8]));
  FDCE \rx_engine_reg[baudcnt][9] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][9]_i_2_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [9]));
  FDCE \rx_engine_reg[bitcnt][0] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [0]));
  FDCE \rx_engine_reg[bitcnt][1] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][1]_i_1_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [1]));
  FDCE \rx_engine_reg[bitcnt][2] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][2]_i_1_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [2]));
  FDCE \rx_engine_reg[bitcnt][3] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][3]_i_2_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [3]));
  FDCE \rx_engine_reg[done] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rx_engine[done]_i_1_n_0 ),
        .Q(\rx_engine_reg[done]__0 ));
  FDCE \rx_engine_reg[over] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_2),
        .Q(\rx_engine_reg[over]_0 ));
  FDCE \rx_engine_reg[sreg][0] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [1]),
        .Q(\rx_engine_reg[sreg] [0]));
  FDCE \rx_engine_reg[sreg][1] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [2]),
        .Q(\rx_engine_reg[sreg] [1]));
  FDCE \rx_engine_reg[sreg][2] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [3]),
        .Q(\rx_engine_reg[sreg] [2]));
  FDCE \rx_engine_reg[sreg][3] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [4]),
        .Q(\rx_engine_reg[sreg] [3]));
  FDCE \rx_engine_reg[sreg][4] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [5]),
        .Q(\rx_engine_reg[sreg] [4]));
  FDCE \rx_engine_reg[sreg][5] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [6]),
        .Q(\rx_engine_reg[sreg] [5]));
  FDCE \rx_engine_reg[sreg][6] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [7]),
        .Q(\rx_engine_reg[sreg] [6]));
  FDCE \rx_engine_reg[sreg][7] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [8]),
        .Q(\rx_engine_reg[sreg] [7]));
  FDCE \rx_engine_reg[sreg][8] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sync] ),
        .Q(\rx_engine_reg[sreg] [8]));
  FDCE \rx_engine_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rx_engine[state][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[state_n_0_][0] ));
  FDCE \rx_engine_reg[sync][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rx_engine[sync][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[sync_n_0_][0] ));
  FDCE \rx_engine_reg[sync][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rx_engine[sync][1]_i_1_n_0 ),
        .Q(\rx_engine_reg[sync_n_0_][1] ));
  FDCE \rx_engine_reg[sync][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(uart0_rxd_i),
        .Q(\rx_engine_reg[sync] ));
  LUT3 #(
    .INIT(8'h3A)) 
    \tx_engine[baudcnt][0]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [0]),
        .I1(\tx_engine_reg[baudcnt] [0]),
        .I2(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hE00EEEEE)) 
    \tx_engine[baudcnt][1]_i_1 
       (.I0(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I1(\ctrl_reg[baud][9]_0 [1]),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine_reg[baudcnt] [0]),
        .I4(\tx_engine_reg[state][1]_0 ),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \tx_engine[baudcnt][2]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [2]),
        .I1(\tx_engine_reg[baudcnt] [0]),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I4(\ctrl_reg[baud][9]_0 [2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \tx_engine[baudcnt][3]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [3]),
        .I1(\tx_engine_reg[baudcnt] [2]),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine_reg[baudcnt] [0]),
        .I4(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I5(\ctrl_reg[baud][9]_0 [3]),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hAAA6FFFFAAA60000)) 
    \tx_engine[baudcnt][4]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [4]),
        .I1(\tx_engine[baudcnt][4]_i_2_n_0 ),
        .I2(\tx_engine_reg[baudcnt] [2]),
        .I3(\tx_engine_reg[baudcnt] [3]),
        .I4(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I5(\ctrl_reg[baud][9]_0 [4]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tx_engine[baudcnt][4]_i_2 
       (.I0(\tx_engine_reg[baudcnt] [1]),
        .I1(\tx_engine_reg[baudcnt] [0]),
        .O(\tx_engine[baudcnt][4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \tx_engine[baudcnt][5]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [5]),
        .I1(\tx_engine[baudcnt][5]_i_2_n_0 ),
        .I2(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I3(\ctrl_reg[baud][9]_0 [5]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \tx_engine[baudcnt][5]_i_2 
       (.I0(\tx_engine_reg[baudcnt] [4]),
        .I1(\tx_engine_reg[baudcnt] [0]),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine_reg[baudcnt] [2]),
        .I4(\tx_engine_reg[baudcnt] [3]),
        .O(\tx_engine[baudcnt][5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \tx_engine[baudcnt][6]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [6]),
        .I1(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .I2(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I3(\ctrl_reg[baud][9]_0 [6]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \tx_engine[baudcnt][7]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [7]),
        .I1(\tx_engine_reg[baudcnt] [6]),
        .I2(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .I3(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I4(\ctrl_reg[baud][9]_0 [7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
    \tx_engine[baudcnt][8]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [8]),
        .I1(\tx_engine_reg[baudcnt] [7]),
        .I2(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .I3(\tx_engine_reg[baudcnt] [6]),
        .I4(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I5(\ctrl_reg[baud][9]_0 [8]),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tx_engine[baudcnt][8]_i_2 
       (.I0(\tx_engine_reg[baudcnt] [3]),
        .I1(\tx_engine_reg[baudcnt] [2]),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine_reg[baudcnt] [0]),
        .I4(\tx_engine_reg[baudcnt] [4]),
        .I5(\tx_engine_reg[baudcnt] [5]),
        .O(\tx_engine[baudcnt][8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0282)) 
    \tx_engine[baudcnt][9]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\tx_engine_reg[state][0]_0 ),
        .I2(\tx_engine_reg[state][1]_0 ),
        .I3(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .O(\tx_engine[baudcnt][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8AFF8A00)) 
    \tx_engine[baudcnt][9]_i_2 
       (.I0(\tx_engine_reg[baudcnt] [9]),
        .I1(\tx_engine_reg[baudcnt] [8]),
        .I2(\tx_engine[baudcnt][9]_i_4_n_0 ),
        .I3(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I4(\ctrl_reg[baud][9]_0 [9]),
        .O(p_1_in[9]));
  LUT6 #(
    .INIT(64'hF0FFF000AACCAACC)) 
    \tx_engine[baudcnt][9]_i_3 
       (.I0(\tx_engine[baudcnt][9]_i_6_n_0 ),
        .I1(\tx_engine[baudcnt][9]_i_7_n_0 ),
        .I2(\tx_engine[baudcnt][9]_i_8_n_0 ),
        .I3(Q[1]),
        .I4(\tx_engine[baudcnt][9]_i_9_n_0 ),
        .I5(Q[2]),
        .O(\tx_engine[baudcnt][9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \tx_engine[baudcnt][9]_i_4 
       (.I0(\tx_engine_reg[baudcnt] [6]),
        .I1(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .I2(\tx_engine_reg[baudcnt] [7]),
        .O(\tx_engine[baudcnt][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \tx_engine[baudcnt][9]_i_5 
       (.I0(\tx_engine_reg[state][1]_0 ),
        .I1(\tx_engine_reg[baudcnt] [8]),
        .I2(\tx_engine_reg[baudcnt] [7]),
        .I3(\tx_engine_reg[baudcnt] [9]),
        .I4(\tx_engine_reg[baudcnt] [6]),
        .I5(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .O(\tx_engine[baudcnt][9]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \tx_engine[baudcnt][9]_i_6 
       (.I0(\tx_engine[baudcnt][9]_i_3_0 [3]),
        .I1(D[3]),
        .I2(Q[0]),
        .I3(\tx_engine[baudcnt][9]_i_3_0 [2]),
        .I4(D[2]),
        .O(\tx_engine[baudcnt][9]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \tx_engine[baudcnt][9]_i_7 
       (.I0(\tx_engine[baudcnt][9]_i_3_0 [1]),
        .I1(D[1]),
        .I2(Q[0]),
        .I3(\tx_engine[baudcnt][9]_i_3_0 [0]),
        .I4(D[0]),
        .O(\tx_engine[baudcnt][9]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \tx_engine[baudcnt][9]_i_8 
       (.I0(\tx_engine[baudcnt][9]_i_3_0 [7]),
        .I1(D[7]),
        .I2(Q[0]),
        .I3(\tx_engine[baudcnt][9]_i_3_0 [6]),
        .I4(D[6]),
        .O(\tx_engine[baudcnt][9]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \tx_engine[baudcnt][9]_i_9 
       (.I0(\tx_engine[baudcnt][9]_i_3_0 [5]),
        .I1(D[5]),
        .I2(Q[0]),
        .I3(\tx_engine[baudcnt][9]_i_3_0 [4]),
        .I4(D[4]),
        .O(\tx_engine[baudcnt][9]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tx_engine[bitcnt][0]_i_1 
       (.I0(\tx_engine_reg[state][1]_0 ),
        .I1(\tx_engine_reg[bitcnt] [0]),
        .O(\tx_engine[bitcnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \tx_engine[bitcnt][1]_i_1 
       (.I0(\tx_engine_reg[state][1]_0 ),
        .I1(\tx_engine_reg[bitcnt] [0]),
        .I2(\tx_engine_reg[bitcnt] [1]),
        .O(\tx_engine[bitcnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'hE100)) 
    \tx_engine[bitcnt][2]_i_1 
       (.I0(\tx_engine_reg[bitcnt] [1]),
        .I1(\tx_engine_reg[bitcnt] [0]),
        .I2(\tx_engine_reg[bitcnt] [2]),
        .I3(\tx_engine_reg[state][1]_0 ),
        .O(\tx_engine[bitcnt][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02820202)) 
    \tx_engine[bitcnt][3]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\tx_engine_reg[state][0]_0 ),
        .I2(\tx_engine_reg[state][1]_0 ),
        .I3(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I4(\tx_engine[bitcnt][3]_i_3_n_0 ),
        .O(\tx_engine[bitcnt][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hFE01FFFF)) 
    \tx_engine[bitcnt][3]_i_2 
       (.I0(\tx_engine_reg[bitcnt] [0]),
        .I1(\tx_engine_reg[bitcnt] [1]),
        .I2(\tx_engine_reg[bitcnt] [2]),
        .I3(\tx_engine_reg[bitcnt] [3]),
        .I4(\tx_engine_reg[state][1]_0 ),
        .O(\tx_engine[bitcnt][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \tx_engine[bitcnt][3]_i_3 
       (.I0(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .I1(\tx_engine_reg[baudcnt] [6]),
        .I2(\tx_engine_reg[baudcnt] [9]),
        .I3(\tx_engine_reg[baudcnt] [7]),
        .I4(\tx_engine_reg[baudcnt] [8]),
        .O(\tx_engine[bitcnt][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tx_engine[sreg][0]_i_1 
       (.I0(\tx_engine_reg[state][1]_0 ),
        .I1(\tx_engine_reg[sreg_n_0_][1] ),
        .O(\tx_engine[sreg][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0020A020)) 
    \tx_engine[state][1]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\tx_engine[state][1]_i_2_n_0 ),
        .I2(\tx_engine_reg[state][0]_0 ),
        .I3(\tx_engine_reg[state][1]_0 ),
        .I4(\tx_engine[state][1]_i_3_n_0 ),
        .O(\tx_engine[state][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \tx_engine[state][1]_i_2 
       (.I0(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I1(p_0_in),
        .I2(\ctrl_reg[hwfc_en]__0 ),
        .O(\tx_engine[state][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tx_engine[state][1]_i_3 
       (.I0(\tx_engine_reg[bitcnt] [2]),
        .I1(\tx_engine_reg[bitcnt] [1]),
        .I2(\tx_engine_reg[bitcnt] [0]),
        .I3(\tx_engine_reg[bitcnt] [3]),
        .O(\tx_engine[state][1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \tx_engine[txd]_i_1 
       (.I0(\tx_engine_reg[sreg_n_0_][0] ),
        .I1(\tx_engine_reg[state][1]_0 ),
        .I2(\tx_engine_reg[state][0]_0 ),
        .I3(\tx_engine_reg[state][2]_0 ),
        .O(\tx_engine[txd]_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo__parameterized0_0 tx_engine_fifo_inst
       (.D({tx_engine_fifo_inst_n_7,tx_engine_fifo_inst_n_8,tx_engine_fifo_inst_n_9,tx_engine_fifo_inst_n_10,tx_engine_fifo_inst_n_11,tx_engine_fifo_inst_n_12,tx_engine_fifo_inst_n_13,tx_engine_fifo_inst_n_14}),
        .E(E),
        .Q({\tx_engine_reg[sreg_n_0_][8] ,\tx_engine_reg[sreg_n_0_][7] ,\tx_engine_reg[sreg_n_0_][6] ,\tx_engine_reg[sreg_n_0_][5] ,\tx_engine_reg[sreg_n_0_][4] ,\tx_engine_reg[sreg_n_0_][3] ,\tx_engine_reg[sreg_n_0_][2] }),
        .clk(clk),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\ctrl_reg[sim_mode] (\ctrl_reg[sim_mode]_0 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .irq_tx_o0(irq_tx_o0),
        .irq_tx_o_reg(cg_en_9),
        .\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 (\ctrl_reg[irq_tx_nhalf]_0 [7:0]),
        .\r_pnt_reg[0]_0 (r_pnt),
        .rstn_sys(rstn_sys),
        .\tx_engine_reg[state][0] (\tx_engine_reg[state][2]_0 ),
        .\tx_engine_reg[state][0]_0 (\tx_engine_reg[state][0]_0 ),
        .\tx_engine_reg[state][0]_1 (\tx_engine_reg[state][1]_0 ),
        .\tx_engine_reg[state][0]_2 (\tx_engine[state][1]_i_3_n_0 ),
        .\tx_engine_reg[state][2] (tx_engine_fifo_inst_n_15),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .\tx_fifo[free] (\tx_fifo[free] ),
        .\w_pnt_reg[0]_0 (w_pnt),
        .\w_pnt_reg[0]_1 (\w_pnt_reg[0] ),
        .\w_pnt_reg[0]_2 (\w_pnt_reg[0]_0 ),
        .\w_pnt_reg[0]_3 (\w_pnt_reg[0]_1 ));
  FDCE \tx_engine_reg[baudcnt][0] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[0]),
        .Q(\tx_engine_reg[baudcnt] [0]));
  FDCE \tx_engine_reg[baudcnt][1] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[1]),
        .Q(\tx_engine_reg[baudcnt] [1]));
  FDCE \tx_engine_reg[baudcnt][2] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[2]),
        .Q(\tx_engine_reg[baudcnt] [2]));
  FDCE \tx_engine_reg[baudcnt][3] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[3]),
        .Q(\tx_engine_reg[baudcnt] [3]));
  FDCE \tx_engine_reg[baudcnt][4] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[4]),
        .Q(\tx_engine_reg[baudcnt] [4]));
  FDCE \tx_engine_reg[baudcnt][5] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[5]),
        .Q(\tx_engine_reg[baudcnt] [5]));
  FDCE \tx_engine_reg[baudcnt][6] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[6]),
        .Q(\tx_engine_reg[baudcnt] [6]));
  FDCE \tx_engine_reg[baudcnt][7] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[7]),
        .Q(\tx_engine_reg[baudcnt] [7]));
  FDCE \tx_engine_reg[baudcnt][8] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[8]),
        .Q(\tx_engine_reg[baudcnt] [8]));
  FDCE \tx_engine_reg[baudcnt][9] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[9]),
        .Q(\tx_engine_reg[baudcnt] [9]));
  FDCE \tx_engine_reg[bitcnt][0] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][0]_i_1_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [0]));
  FDCE \tx_engine_reg[bitcnt][1] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][1]_i_1_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [1]));
  FDCE \tx_engine_reg[bitcnt][2] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][2]_i_1_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [2]));
  FDCE \tx_engine_reg[bitcnt][3] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][3]_i_2_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [3]));
  FDCE \tx_engine_reg[cts_sync][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(uart0_cts_i),
        .Q(\tx_engine_reg[cts_sync_n_0_][0] ));
  FDCE \tx_engine_reg[cts_sync][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\tx_engine_reg[cts_sync_n_0_][0] ),
        .Q(p_0_in));
  FDCE \tx_engine_reg[sreg][0] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[sreg][0]_i_1_n_0 ),
        .Q(\tx_engine_reg[sreg_n_0_][0] ));
  FDCE \tx_engine_reg[sreg][1] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_14),
        .Q(\tx_engine_reg[sreg_n_0_][1] ));
  FDCE \tx_engine_reg[sreg][2] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_13),
        .Q(\tx_engine_reg[sreg_n_0_][2] ));
  FDCE \tx_engine_reg[sreg][3] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_12),
        .Q(\tx_engine_reg[sreg_n_0_][3] ));
  FDCE \tx_engine_reg[sreg][4] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_11),
        .Q(\tx_engine_reg[sreg_n_0_][4] ));
  FDCE \tx_engine_reg[sreg][5] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_10),
        .Q(\tx_engine_reg[sreg_n_0_][5] ));
  FDCE \tx_engine_reg[sreg][6] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_9),
        .Q(\tx_engine_reg[sreg_n_0_][6] ));
  FDCE \tx_engine_reg[sreg][7] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_8),
        .Q(\tx_engine_reg[sreg_n_0_][7] ));
  FDCE \tx_engine_reg[sreg][8] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_7),
        .Q(\tx_engine_reg[sreg_n_0_][8] ));
  FDCE \tx_engine_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_15),
        .Q(\tx_engine_reg[state][0]_0 ));
  FDCE \tx_engine_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\tx_engine[state][1]_i_1_n_0 ),
        .Q(\tx_engine_reg[state][1]_0 ));
  FDCE \tx_engine_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cg_en_9),
        .Q(\tx_engine_reg[state][2]_0 ));
  FDPE \tx_engine_reg[txd] 
       (.C(clk),
        .CE(1'b1),
        .D(\tx_engine[txd]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(uart0_txd_o));
  FDCE uart_rts_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_3),
        .Q(uart0_rts_o));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_vivado_ip
   (m_axi_rready,
    m_axi_araddr,
    m_axi_wvalid,
    m_axi_awvalid,
    m_axi_arvalid,
    \dbus_req_o[ben] ,
    \dbus_req_o[data] ,
    gpio_o,
    uart0_txd_o,
    uart0_rts_o,
    mtime_time_o,
    m_axi_bready,
    jtag_tdo_o,
    clk,
    mext_irq_i,
    msw_irq_i,
    gpio_i,
    uart0_cts_i,
    uart0_rxd_i,
    xirq_i,
    jtag_tck_i,
    jtag_tdi_i,
    jtag_trst_i,
    jtag_tms_i,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_rvalid,
    m_axi_rresp,
    m_axi_rdata,
    m_axi_awready,
    m_axi_wready,
    m_axi_arready,
    resetn);
  output m_axi_rready;
  output [31:0]m_axi_araddr;
  output m_axi_wvalid;
  output m_axi_awvalid;
  output m_axi_arvalid;
  output [3:0]\dbus_req_o[ben] ;
  output [31:0]\dbus_req_o[data] ;
  output [7:0]gpio_o;
  output uart0_txd_o;
  output uart0_rts_o;
  output [63:0]mtime_time_o;
  output m_axi_bready;
  output jtag_tdo_o;
  input clk;
  input mext_irq_i;
  input msw_irq_i;
  input [7:0]gpio_i;
  input uart0_cts_i;
  input uart0_rxd_i;
  input [0:0]xirq_i;
  input jtag_tck_i;
  input jtag_tdi_i;
  input jtag_trst_i;
  input jtag_tms_i;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input m_axi_rvalid;
  input [1:0]m_axi_rresp;
  input [31:0]m_axi_rdata;
  input m_axi_awready;
  input m_axi_wready;
  input m_axi_arready;
  input resetn;

  wire \axi_ctrl_reg[radr_received_n_0_] ;
  wire \axi_ctrl_reg[wadr_received_n_0_] ;
  wire \axi_ctrl_reg[wdat_received_n_0_] ;
  wire clk;
  wire [3:0]\dbus_req_o[ben] ;
  wire [31:0]\dbus_req_o[data] ;
  wire [7:0]gpio_i;
  wire [7:0]gpio_o;
  wire jtag_tck_i;
  wire jtag_tdi_i;
  wire jtag_tdo_o;
  wire jtag_tms_i;
  wire jtag_trst_i;
  wire [31:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire mext_irq_i;
  wire msw_irq_i;
  wire [63:0]mtime_time_o;
  wire neorv32_top_inst_n_41;
  wire neorv32_top_inst_n_55;
  wire neorv32_top_inst_n_56;
  wire neorv32_top_inst_n_57;
  wire resetn;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire [0:0]xirq_i;

  FDCE \axi_ctrl_reg[radr_received] 
       (.C(clk),
        .CE(1'b1),
        .CLR(neorv32_top_inst_n_41),
        .D(neorv32_top_inst_n_57),
        .Q(\axi_ctrl_reg[radr_received_n_0_] ));
  FDCE \axi_ctrl_reg[wadr_received] 
       (.C(clk),
        .CE(1'b1),
        .CLR(neorv32_top_inst_n_41),
        .D(neorv32_top_inst_n_55),
        .Q(\axi_ctrl_reg[wadr_received_n_0_] ));
  FDCE \axi_ctrl_reg[wdat_received] 
       (.C(clk),
        .CE(1'b1),
        .CLR(neorv32_top_inst_n_41),
        .D(neorv32_top_inst_n_56),
        .Q(\axi_ctrl_reg[wdat_received_n_0_] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_top neorv32_top_inst
       (.ADDRARDADDR({m_axi_araddr[11:9],m_axi_araddr[3]}),
        .D({mext_irq_i,msw_irq_i}),
        .Q(\dbus_req_o[data] ),
        .addr({m_axi_araddr[8],m_axi_araddr[2]}),
        .\axi_ctrl_reg[radr_received] (\axi_ctrl_reg[radr_received_n_0_] ),
        .\axi_ctrl_reg[wadr_received] (\axi_ctrl_reg[wadr_received_n_0_] ),
        .\axi_ctrl_reg[wdat_received] (\axi_ctrl_reg[wdat_received_n_0_] ),
        .\bus_req_o_reg[ben][3] (\dbus_req_o[ben] ),
        .clk(clk),
        .\fetch_engine_reg[pc][13] ({m_axi_araddr[13],m_axi_araddr[7:4]}),
        .gpio_i(gpio_i),
        .gpio_o(gpio_o),
        .jtag_tck_i(jtag_tck_i),
        .jtag_tdi_i(jtag_tdi_i),
        .jtag_tdo_o(jtag_tdo_o),
        .jtag_tms_i(jtag_tms_i),
        .jtag_trst_i(jtag_trst_i),
        .m_axi_araddr({m_axi_araddr[31:18],m_axi_araddr[1:0]}),
        .m_axi_arready(m_axi_arready),
        .m_axi_arready_0(neorv32_top_inst_n_57),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awready_0(neorv32_top_inst_n_55),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wready_0(neorv32_top_inst_n_56),
        .m_axi_wvalid(m_axi_wvalid),
        .\mar_reg[12] (m_axi_araddr[12]),
        .\mar_reg[14] (m_axi_araddr[14]),
        .\mar_reg[17] (m_axi_araddr[17:15]),
        .mtime_time_o(mtime_time_o),
        .resetn(resetn),
        .resetn_0(neorv32_top_inst_n_41),
        .uart0_cts_i(uart0_cts_i),
        .uart0_rts_o(uart0_rts_o),
        .uart0_rxd_i(uart0_rxd_i),
        .uart0_txd_o(uart0_txd_o),
        .xirq_i(xirq_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_xbus
   (pending,
    \keeper_reg[busy] ,
    Q,
    \timeout_cnt_reg[4]_0 ,
    \keeper_reg[busy]_0 ,
    pending_reg_0,
    m_axi_rdata_0_sp_1,
    bus_rw_reg_0,
    bus_rw_reg_1,
    bus_rw_reg_2,
    bus_rw_reg_3,
    bus_rw_reg_4,
    \main_rsp[data] ,
    \mar_reg[1] ,
    \wb_core[we] ,
    clk,
    rstn_sys,
    pending_reg_1,
    \keeper_reg[busy]__0 ,
    \keeper_reg[busy]_1 ,
    \keeper_reg[busy]_2 ,
    \keeper_reg[busy]_3 ,
    \keeper_reg[busy]_4 ,
    \keeper_reg[busy]_5 ,
    \keeper_reg[busy]_6 ,
    \boot_rsp[ack] ,
    \iodev_rsp[12][ack] ,
    \imem_rsp[ack] ,
    m_axi_rdata,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 ,
    \rdata_o_reg[5] ,
    \rdata_o_reg[5]_0 ,
    \rdata_o_reg[6] ,
    \rdata_o_reg[6]_0 ,
    \rdata_o_reg[23] ,
    \rdata_o_reg[23]_0 ,
    \rdata_o_reg[8] ,
    \rdata_o_reg[8]_0 ,
    \rdata_o_reg[9] ,
    \rdata_o_reg[9]_0 ,
    \rdata_o_reg[10] ,
    \rdata_o_reg[10]_0 ,
    \rdata_o_reg[11] ,
    \rdata_o_reg[11]_0 ,
    \rdata_o_reg[13] ,
    \rdata_o_reg[13]_0 ,
    \rdata_o_reg[14] ,
    \rdata_o_reg[14]_0 ,
    \rdata_o_reg[31] ,
    \rdata_o_reg[31]_0 ,
    \rdata_o_reg[16] ,
    \rdata_o_reg[16]_0 ,
    \rdata_o_reg[17] ,
    \rdata_o_reg[17]_0 ,
    \rdata_o_reg[18] ,
    \rdata_o_reg[18]_0 ,
    \rdata_o_reg[20] ,
    \rdata_o_reg[20]_0 ,
    \rdata_o_reg[21] ,
    \rdata_o_reg[21]_0 ,
    \rdata_o_reg[22] ,
    \rdata_o_reg[22]_0 ,
    \rdata_o_reg[7] ,
    \rdata_o_reg[7]_0 ,
    \rdata_o_reg[8]_1 ,
    \rdata_o_reg[8]_2 ,
    \rdata_o_reg[9]_1 ,
    \rdata_o_reg[9]_2 ,
    \rdata_o_reg[10]_1 ,
    \rdata_o_reg[10]_2 ,
    \rdata_o_reg[12] ,
    \rdata_o_reg[12]_0 ,
    \rdata_o_reg[13]_1 ,
    \rdata_o_reg[13]_2 ,
    \rdata_o[30]_i_2 );
  output pending;
  output \keeper_reg[busy] ;
  output [0:0]Q;
  output \timeout_cnt_reg[4]_0 ;
  output \keeper_reg[busy]_0 ;
  output pending_reg_0;
  output m_axi_rdata_0_sp_1;
  output bus_rw_reg_0;
  output bus_rw_reg_1;
  output bus_rw_reg_2;
  output bus_rw_reg_3;
  output bus_rw_reg_4;
  output [21:0]\main_rsp[data] ;
  output \mar_reg[1] ;
  input \wb_core[we] ;
  input clk;
  input rstn_sys;
  input pending_reg_1;
  input \keeper_reg[busy]__0 ;
  input \keeper_reg[busy]_1 ;
  input \keeper_reg[busy]_2 ;
  input \keeper_reg[busy]_3 ;
  input \keeper_reg[busy]_4 ;
  input \keeper_reg[busy]_5 ;
  input \keeper_reg[busy]_6 ;
  input \boot_rsp[ack] ;
  input \iodev_rsp[12][ack] ;
  input \imem_rsp[ack] ;
  input [26:0]m_axi_rdata;
  input [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 ;
  input [3:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 ;
  input [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 ;
  input [4:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 ;
  input \rdata_o_reg[5] ;
  input \rdata_o_reg[5]_0 ;
  input \rdata_o_reg[6] ;
  input \rdata_o_reg[6]_0 ;
  input \rdata_o_reg[23] ;
  input \rdata_o_reg[23]_0 ;
  input \rdata_o_reg[8] ;
  input \rdata_o_reg[8]_0 ;
  input \rdata_o_reg[9] ;
  input \rdata_o_reg[9]_0 ;
  input \rdata_o_reg[10] ;
  input \rdata_o_reg[10]_0 ;
  input \rdata_o_reg[11] ;
  input \rdata_o_reg[11]_0 ;
  input \rdata_o_reg[13] ;
  input \rdata_o_reg[13]_0 ;
  input \rdata_o_reg[14] ;
  input \rdata_o_reg[14]_0 ;
  input \rdata_o_reg[31] ;
  input \rdata_o_reg[31]_0 ;
  input \rdata_o_reg[16] ;
  input \rdata_o_reg[16]_0 ;
  input \rdata_o_reg[17] ;
  input \rdata_o_reg[17]_0 ;
  input \rdata_o_reg[18] ;
  input \rdata_o_reg[18]_0 ;
  input \rdata_o_reg[20] ;
  input \rdata_o_reg[20]_0 ;
  input \rdata_o_reg[21] ;
  input \rdata_o_reg[21]_0 ;
  input \rdata_o_reg[22] ;
  input \rdata_o_reg[22]_0 ;
  input \rdata_o_reg[7] ;
  input \rdata_o_reg[7]_0 ;
  input \rdata_o_reg[8]_1 ;
  input \rdata_o_reg[8]_2 ;
  input \rdata_o_reg[9]_1 ;
  input \rdata_o_reg[9]_2 ;
  input \rdata_o_reg[10]_1 ;
  input \rdata_o_reg[10]_2 ;
  input \rdata_o_reg[12] ;
  input \rdata_o_reg[12]_0 ;
  input \rdata_o_reg[13]_1 ;
  input \rdata_o_reg[13]_2 ;
  input [0:0]\rdata_o[30]_i_2 ;

  wire [0:0]Q;
  wire \boot_rsp[ack] ;
  wire bus_rw;
  wire bus_rw_reg_0;
  wire bus_rw_reg_1;
  wire bus_rw_reg_2;
  wire bus_rw_reg_3;
  wire bus_rw_reg_4;
  wire clk;
  wire \imem_rsp[ack] ;
  wire \iodev_rsp[12][ack] ;
  wire \keeper[err]_i_2_n_0 ;
  wire \keeper_reg[busy] ;
  wire \keeper_reg[busy]_0 ;
  wire \keeper_reg[busy]_1 ;
  wire \keeper_reg[busy]_2 ;
  wire \keeper_reg[busy]_3 ;
  wire \keeper_reg[busy]_4 ;
  wire \keeper_reg[busy]_5 ;
  wire \keeper_reg[busy]_6 ;
  wire \keeper_reg[busy]__0 ;
  wire [26:0]m_axi_rdata;
  wire m_axi_rdata_0_sn_1;
  wire [21:0]\main_rsp[data] ;
  wire \mar_reg[1] ;
  wire [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 ;
  wire [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 ;
  wire [3:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 ;
  wire [4:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 ;
  wire [1:0]p_0_in__0;
  wire pending;
  wire pending_reg_0;
  wire pending_reg_1;
  wire [0:0]\rdata_o[30]_i_2 ;
  wire \rdata_o_reg[10] ;
  wire \rdata_o_reg[10]_0 ;
  wire \rdata_o_reg[10]_1 ;
  wire \rdata_o_reg[10]_2 ;
  wire \rdata_o_reg[11] ;
  wire \rdata_o_reg[11]_0 ;
  wire \rdata_o_reg[12] ;
  wire \rdata_o_reg[12]_0 ;
  wire \rdata_o_reg[13] ;
  wire \rdata_o_reg[13]_0 ;
  wire \rdata_o_reg[13]_1 ;
  wire \rdata_o_reg[13]_2 ;
  wire \rdata_o_reg[14] ;
  wire \rdata_o_reg[14]_0 ;
  wire \rdata_o_reg[16] ;
  wire \rdata_o_reg[16]_0 ;
  wire \rdata_o_reg[17] ;
  wire \rdata_o_reg[17]_0 ;
  wire \rdata_o_reg[18] ;
  wire \rdata_o_reg[18]_0 ;
  wire \rdata_o_reg[20] ;
  wire \rdata_o_reg[20]_0 ;
  wire \rdata_o_reg[21] ;
  wire \rdata_o_reg[21]_0 ;
  wire \rdata_o_reg[22] ;
  wire \rdata_o_reg[22]_0 ;
  wire \rdata_o_reg[23] ;
  wire \rdata_o_reg[23]_0 ;
  wire \rdata_o_reg[31] ;
  wire \rdata_o_reg[31]_0 ;
  wire \rdata_o_reg[5] ;
  wire \rdata_o_reg[5]_0 ;
  wire \rdata_o_reg[6] ;
  wire \rdata_o_reg[6]_0 ;
  wire \rdata_o_reg[7] ;
  wire \rdata_o_reg[7]_0 ;
  wire \rdata_o_reg[8] ;
  wire \rdata_o_reg[8]_0 ;
  wire \rdata_o_reg[8]_1 ;
  wire \rdata_o_reg[8]_2 ;
  wire \rdata_o_reg[9] ;
  wire \rdata_o_reg[9]_0 ;
  wire \rdata_o_reg[9]_1 ;
  wire \rdata_o_reg[9]_2 ;
  wire rstn_sys;
  wire \timeout_cnt[2]_i_1_n_0 ;
  wire \timeout_cnt[3]_i_1_n_0 ;
  wire \timeout_cnt[4]_i_1_n_0 ;
  wire \timeout_cnt[5]_i_1_n_0 ;
  wire \timeout_cnt[5]_i_2_n_0 ;
  wire \timeout_cnt[6]_i_1_n_0 ;
  wire [5:0]timeout_cnt_reg;
  wire \timeout_cnt_reg[4]_0 ;
  wire \wb_core[we] ;

  assign m_axi_rdata_0_sp_1 = m_axi_rdata_0_sn_1;
  FDCE bus_rw_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\wb_core[we] ),
        .Q(bus_rw));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h30AA)) 
    \keeper[busy]_i_1 
       (.I0(\keeper_reg[busy]_1 ),
        .I1(\keeper[err]_i_2_n_0 ),
        .I2(pending_reg_0),
        .I3(\keeper_reg[busy]__0 ),
        .O(\keeper_reg[busy]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \keeper[err]_i_1 
       (.I0(\keeper[err]_i_2_n_0 ),
        .I1(\keeper_reg[busy]__0 ),
        .O(\keeper_reg[busy] ));
  LUT6 #(
    .INIT(64'hAAAEEEEEAAAEAAAE)) 
    \keeper[err]_i_2 
       (.I0(\keeper_reg[busy]_2 ),
        .I1(pending),
        .I2(\keeper_reg[busy]_3 ),
        .I3(\keeper_reg[busy]_4 ),
        .I4(Q),
        .I5(\timeout_cnt_reg[4]_0 ),
        .O(\keeper[err]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_11 
       (.I0(bus_rw_reg_0),
        .I1(m_axi_rdata[0]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 [0]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 [0]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 [0]),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 [0]),
        .O(m_axi_rdata_0_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF40)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_13 
       (.I0(bus_rw),
        .I1(pending),
        .I2(m_axi_rdata[3]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 [0]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 [3]),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 [2]),
        .O(bus_rw_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF40)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_15 
       (.I0(bus_rw),
        .I1(pending),
        .I2(m_axi_rdata[2]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 [0]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 [2]),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 [1]),
        .O(bus_rw_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF40)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_19 
       (.I0(bus_rw),
        .I1(pending),
        .I2(m_axi_rdata[4]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 [1]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 [4]),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 [3]),
        .O(bus_rw_reg_4));
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2__0 
       (.I0(\rdata_o_reg[17] ),
        .I1(m_axi_rdata[16]),
        .I2(pending),
        .I3(bus_rw),
        .I4(\rdata_o_reg[17]_0 ),
        .O(\main_rsp[data] [11]));
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3__0 
       (.I0(\rdata_o_reg[16] ),
        .I1(m_axi_rdata[15]),
        .I2(pending),
        .I3(bus_rw),
        .I4(\rdata_o_reg[16]_0 ),
        .O(\main_rsp[data] [10]));
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5__0 
       (.I0(\rdata_o_reg[18] ),
        .I1(m_axi_rdata[17]),
        .I2(pending),
        .I3(bus_rw),
        .I4(\rdata_o_reg[18]_0 ),
        .O(\main_rsp[data] [12]));
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_6 
       (.I0(\rdata_o_reg[5] ),
        .I1(m_axi_rdata[5]),
        .I2(pending),
        .I3(bus_rw),
        .I4(\rdata_o_reg[5]_0 ),
        .O(\main_rsp[data] [0]));
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_6__0 
       (.I0(\rdata_o_reg[21] ),
        .I1(m_axi_rdata[19]),
        .I2(pending),
        .I3(bus_rw),
        .I4(\rdata_o_reg[21]_0 ),
        .O(\main_rsp[data] [14]));
  LUT5 #(
    .INIT(32'hEEEEFEEE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7__0 
       (.I0(\rdata_o_reg[20] ),
        .I1(\rdata_o_reg[20]_0 ),
        .I2(m_axi_rdata[18]),
        .I3(pending),
        .I4(bus_rw),
        .O(\main_rsp[data] [13]));
  LUT6 #(
    .INIT(64'h0000000000000007)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_8 
       (.I0(pending),
        .I1(\keeper_reg[busy]_5 ),
        .I2(\keeper_reg[busy]_6 ),
        .I3(\boot_rsp[ack] ),
        .I4(\iodev_rsp[12][ack] ),
        .I5(\imem_rsp[ack] ),
        .O(pending_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF40)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_9 
       (.I0(bus_rw),
        .I1(pending),
        .I2(m_axi_rdata[1]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 [1]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 [1]),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 [1]),
        .O(bus_rw_reg_1));
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1 
       (.I0(\rdata_o_reg[13] ),
        .I1(m_axi_rdata[12]),
        .I2(pending),
        .I3(bus_rw),
        .I4(\rdata_o_reg[13]_0 ),
        .O(\main_rsp[data] [7]));
  LUT5 #(
    .INIT(32'hFFFFFF40)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 
       (.I0(bus_rw),
        .I1(pending),
        .I2(m_axi_rdata[26]),
        .I3(\rdata_o_reg[13]_1 ),
        .I4(\rdata_o_reg[13]_2 ),
        .O(\main_rsp[data] [21]));
  LUT5 #(
    .INIT(32'hFFFFFF40)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_2__0 
       (.I0(bus_rw),
        .I1(pending),
        .I2(m_axi_rdata[25]),
        .I3(\rdata_o_reg[12] ),
        .I4(\rdata_o_reg[12]_0 ),
        .O(\main_rsp[data] [20]));
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3__0 
       (.I0(\rdata_o_reg[31] ),
        .I1(m_axi_rdata[14]),
        .I2(pending),
        .I3(bus_rw),
        .I4(\rdata_o_reg[31]_0 ),
        .O(\main_rsp[data] [9]));
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_4 
       (.I0(\rdata_o_reg[14] ),
        .I1(m_axi_rdata[13]),
        .I2(pending),
        .I3(bus_rw),
        .I4(\rdata_o_reg[14]_0 ),
        .O(\main_rsp[data] [8]));
  LUT2 #(
    .INIT(4'hB)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_8 
       (.I0(bus_rw),
        .I1(pending),
        .O(bus_rw_reg_0));
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1 
       (.I0(\rdata_o_reg[23] ),
        .I1(m_axi_rdata[7]),
        .I2(pending),
        .I3(bus_rw),
        .I4(\rdata_o_reg[23]_0 ),
        .O(\main_rsp[data] [2]));
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1__0 
       (.I0(\rdata_o_reg[7] ),
        .I1(m_axi_rdata[21]),
        .I2(pending),
        .I3(bus_rw),
        .I4(\rdata_o_reg[7]_0 ),
        .O(\main_rsp[data] [16]));
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_2 
       (.I0(\rdata_o_reg[6] ),
        .I1(m_axi_rdata[6]),
        .I2(pending),
        .I3(bus_rw),
        .I4(\rdata_o_reg[6]_0 ),
        .O(\main_rsp[data] [1]));
  LUT5 #(
    .INIT(32'hEEEEFEEE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_2__0 
       (.I0(\rdata_o_reg[22] ),
        .I1(\rdata_o_reg[22]_0 ),
        .I2(m_axi_rdata[20]),
        .I3(pending),
        .I4(bus_rw),
        .O(\main_rsp[data] [15]));
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 
       (.I0(\rdata_o_reg[9] ),
        .I1(m_axi_rdata[9]),
        .I2(pending),
        .I3(bus_rw),
        .I4(\rdata_o_reg[9]_0 ),
        .O(\main_rsp[data] [4]));
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3__0 
       (.I0(\rdata_o_reg[9]_1 ),
        .I1(m_axi_rdata[23]),
        .I2(pending),
        .I3(bus_rw),
        .I4(\rdata_o_reg[9]_2 ),
        .O(\main_rsp[data] [18]));
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4 
       (.I0(\rdata_o_reg[8] ),
        .I1(m_axi_rdata[8]),
        .I2(pending),
        .I3(bus_rw),
        .I4(\rdata_o_reg[8]_0 ),
        .O(\main_rsp[data] [3]));
  LUT5 #(
    .INIT(32'hEEEEFEEE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4__0 
       (.I0(\rdata_o_reg[8]_1 ),
        .I1(\rdata_o_reg[8]_2 ),
        .I2(m_axi_rdata[22]),
        .I3(pending),
        .I4(bus_rw),
        .O(\main_rsp[data] [17]));
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_5 
       (.I0(\rdata_o_reg[11] ),
        .I1(m_axi_rdata[11]),
        .I2(pending),
        .I3(bus_rw),
        .I4(\rdata_o_reg[11]_0 ),
        .O(\main_rsp[data] [6]));
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6 
       (.I0(\rdata_o_reg[10] ),
        .I1(m_axi_rdata[10]),
        .I2(pending),
        .I3(bus_rw),
        .I4(\rdata_o_reg[10]_0 ),
        .O(\main_rsp[data] [5]));
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0 
       (.I0(\rdata_o_reg[10]_1 ),
        .I1(m_axi_rdata[24]),
        .I2(pending),
        .I3(bus_rw),
        .I4(\rdata_o_reg[10]_2 ),
        .O(\main_rsp[data] [19]));
  FDCE pending_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(pending_reg_1),
        .Q(pending));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[31]_i_6 
       (.I0(\main_rsp[data] [16]),
        .I1(\rdata_o[30]_i_2 ),
        .I2(\main_rsp[data] [2]),
        .O(\mar_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_cnt[0]_i_1 
       (.I0(pending),
        .I1(timeout_cnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \timeout_cnt[1]_i_1 
       (.I0(pending),
        .I1(timeout_cnt_reg[1]),
        .I2(timeout_cnt_reg[0]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'hE100)) 
    \timeout_cnt[2]_i_1 
       (.I0(timeout_cnt_reg[0]),
        .I1(timeout_cnt_reg[1]),
        .I2(timeout_cnt_reg[2]),
        .I3(pending),
        .O(\timeout_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'hFE010000)) 
    \timeout_cnt[3]_i_1 
       (.I0(timeout_cnt_reg[1]),
        .I1(timeout_cnt_reg[0]),
        .I2(timeout_cnt_reg[2]),
        .I3(timeout_cnt_reg[3]),
        .I4(pending),
        .O(\timeout_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000100000000)) 
    \timeout_cnt[4]_i_1 
       (.I0(timeout_cnt_reg[2]),
        .I1(timeout_cnt_reg[0]),
        .I2(timeout_cnt_reg[1]),
        .I3(timeout_cnt_reg[3]),
        .I4(timeout_cnt_reg[4]),
        .I5(pending),
        .O(\timeout_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \timeout_cnt[5]_i_1 
       (.I0(\timeout_cnt[5]_i_2_n_0 ),
        .I1(timeout_cnt_reg[5]),
        .I2(pending),
        .O(\timeout_cnt[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \timeout_cnt[5]_i_2 
       (.I0(timeout_cnt_reg[3]),
        .I1(timeout_cnt_reg[1]),
        .I2(timeout_cnt_reg[0]),
        .I3(timeout_cnt_reg[2]),
        .I4(timeout_cnt_reg[4]),
        .O(\timeout_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \timeout_cnt[6]_i_1 
       (.I0(\timeout_cnt_reg[4]_0 ),
        .I1(Q),
        .I2(pending),
        .O(\timeout_cnt[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \timeout_cnt[6]_i_2 
       (.I0(timeout_cnt_reg[4]),
        .I1(timeout_cnt_reg[2]),
        .I2(timeout_cnt_reg[0]),
        .I3(timeout_cnt_reg[1]),
        .I4(timeout_cnt_reg[3]),
        .I5(timeout_cnt_reg[5]),
        .O(\timeout_cnt_reg[4]_0 ));
  FDCE \timeout_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in__0[0]),
        .Q(timeout_cnt_reg[0]));
  FDCE \timeout_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in__0[1]),
        .Q(timeout_cnt_reg[1]));
  FDCE \timeout_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\timeout_cnt[2]_i_1_n_0 ),
        .Q(timeout_cnt_reg[2]));
  FDCE \timeout_cnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\timeout_cnt[3]_i_1_n_0 ),
        .Q(timeout_cnt_reg[3]));
  FDCE \timeout_cnt_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\timeout_cnt[4]_i_1_n_0 ),
        .Q(timeout_cnt_reg[4]));
  FDCE \timeout_cnt_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\timeout_cnt[5]_i_1_n_0 ),
        .Q(timeout_cnt_reg[5]));
  FDCE \timeout_cnt_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\timeout_cnt[6]_i_1_n_0 ),
        .Q(Q));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_xirq
   (p_2_in,
    \iodev_rsp[12][data] ,
    \iodev_rsp[12][ack] ,
    p_3_in,
    firq_i,
    irq_active_reg_0,
    \nclr_pending_reg[0]_0 ,
    clk,
    rstn_sys,
    xirq_i,
    \bus_rsp_o_reg[data][0]_0 ,
    \iodev_req[12][stb] ,
    \irq_enable_reg[0]_0 ,
    irq_active_reg_1);
  output [0:0]p_2_in;
  output [0:0]\iodev_rsp[12][data] ;
  output \iodev_rsp[12][ack] ;
  output [0:0]p_3_in;
  output [0:0]firq_i;
  output irq_active_reg_0;
  input \nclr_pending_reg[0]_0 ;
  input clk;
  input rstn_sys;
  input [0:0]xirq_i;
  input \bus_rsp_o_reg[data][0]_0 ;
  input \iodev_req[12][stb] ;
  input \irq_enable_reg[0]_0 ;
  input irq_active_reg_1;

  wire \bus_rsp_o_reg[data][0]_0 ;
  wire clk;
  wire [0:0]firq_i;
  wire \iodev_req[12][stb] ;
  wire \iodev_rsp[12][ack] ;
  wire [0:0]\iodev_rsp[12][data] ;
  wire irq_active_reg_0;
  wire irq_active_reg_1;
  wire \irq_enable_reg[0]_0 ;
  wire \irq_pending[0]_i_1_n_0 ;
  wire irq_sync;
  wire nclr_pending;
  wire \nclr_pending_reg[0]_0 ;
  wire [0:0]p_2_in;
  wire [0:0]p_3_in;
  wire rstn_sys;
  wire [0:0]xirq_i;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[12][stb] ),
        .Q(\iodev_rsp[12][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][0]_0 ),
        .Q(\iodev_rsp[12][data] ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h40)) 
    irq_active_i_2
       (.I0(firq_i),
        .I1(p_3_in),
        .I2(p_2_in),
        .O(irq_active_reg_0));
  FDCE irq_active_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_active_reg_1),
        .Q(firq_i));
  FDCE \irq_enable_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_enable_reg[0]_0 ),
        .Q(p_3_in));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \irq_pending[0]_i_1 
       (.I0(irq_sync),
        .I1(nclr_pending),
        .I2(p_2_in),
        .O(\irq_pending[0]_i_1_n_0 ));
  FDCE \irq_pending_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_pending[0]_i_1_n_0 ),
        .Q(p_2_in));
  FDCE \irq_sync_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(xirq_i),
        .Q(irq_sync));
  FDCE \nclr_pending_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\nclr_pending_reg[0]_0 ),
        .Q(nclr_pending));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
