
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../IPC-traces//server_025.champsimtrace.xz
.xz
NUM_OF_IPS_IN_CRITICAL_IP_TRAINING: 64
NUM_OF_CRITICAL_IP_TRAINING_TABLE_WAYS: 2
NUM_OF_CRITICAL_IP_TRAINING_TABLE_SETS: 32
WOBBLY_CRITICAL_IP_CACHE_SETS: 32
WOBBLY_CRITICAL_IP_CACHE_WAYS: 4
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
CPU 0 L1I next line prefetcher
L1I has LRU replacement policy
L1D has LRU replacement policy
Bingo PHT WAYS: 16 and PHT_SIZE: 16384
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000000 cycles: 2887391 heartbeat IPC: 3.46333 cumulative IPC: 3.46333 (Simulation time: 0 hr 3 min 5 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5773112 heartbeat IPC: 3.46534 cumulative IPC: 3.46434 (Simulation time: 0 hr 5 min 47 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 8654958 heartbeat IPC: 3.47 cumulative IPC: 3.46622 (Simulation time: 0 hr 8 min 21 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 11540045 heartbeat IPC: 3.4661 cumulative IPC: 3.46619 (Simulation time: 0 hr 10 min 36 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 14423866 heartbeat IPC: 3.46762 cumulative IPC: 3.46648 (Simulation time: 0 hr 12 min 45 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 14423866 (Simulation time: 0 hr 12 min 45 sec) 

% increase in all ip prefetch 420.298
% increase in all ip prefetch 0.147055
Heartbeat CPU 0 instructions: 60000000 cycles: 30821179 heartbeat IPC: 0.609856 cumulative IPC: 0.609856 (Simulation time: 0 hr 15 min 15 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 47301055 heartbeat IPC: 0.606801 cumulative IPC: 0.608324 (Simulation time: 0 hr 17 min 46 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 63696465 heartbeat IPC: 0.609927 cumulative IPC: 0.608858 (Simulation time: 0 hr 20 min 17 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 78721217 heartbeat IPC: 0.665568 cumulative IPC: 0.62211 (Simulation time: 0 hr 22 min 42 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 92573575 heartbeat IPC: 0.721899 cumulative IPC: 0.639798 (Simulation time: 0 hr 25 min 26 sec) 
Finished CPU 0 instructions: 50000002 cycles: 78149709 cumulative IPC: 0.639798 (Simulation time: 0 hr 25 min 26 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.639798 instructions: 50000002 cycles: 78149709

CPU 0 Average Load ROB stall cycles: 1.94594e+07
CPU 0 Fraction of times ROB stalled by Loads: 36.223
CPU 0 Percentage of Load stall cycles in Total stall cycles: 2.81135e+08
Issued all: 27627420
Issued LT all: 21856844
rob_not_full_when_issued_lt_all: 21596515
Issued LT one: 16807565
rob_not_full_when_issued_lt_one: 16581930
critical_ip_candidate_identification_operations: 6804780
critical_ip_candidate_identification_operation_per_cycle: 0.0870736
 Total stall cycles: 65015048
 Total load stall cycles: 182780210061929
Unique Load IPs: 13966
CPU 0 NUM of IPS identified critical: 14
CPU 0 Num of Load IPs stalling ROB: 12138
Threshold modification factor: -1
Max PIST entries: 64
Min PIST entries: 0
Avg PIST entries: 31.95
Trouble in retire width: 0.906883
MaC = Marked as critical.
lt_50_percent_before_Mac: 14
gt_90_percent_before_Mac: 0
gt_75_percent_before_Mac: 0
gt_50_percent_before_Mac: 0
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: 0.0718251
average_stall_proportion_after: 0.0782823
Critical IP stalls, total frequency: 220355
Non-critical IP stalls, total frequency: 3182035
Total Freq all stalling IPs: 3402390
Critical_IP_Detector_Accuracy_70: 0.928571
Critical_IP_Detector_Accuracy_80: 1
Critical_IP_Detector_Accuracy_90: 1
Critical_IP_Detector_Coverage_70: 0.00925267
Critical_IP_Detector_Coverage_80: 0.0065666
Critical_IP_Detector_Coverage_90: 0.00416915
stat_90_percent_critical_ip_stalls_freq: 3062295
stat_90_percent_non_critical_ip_stalls_freq: 340095
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 50.5821
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 26.5945
Critical_IP_ROB_Stalls_Bucket_0: 28905
Non-critical_IP_ROB_Stalls_Bucket_0: 2243957
Critical_IP_ROB_Stalls_Bucket_1: 96026
Non-critical_IP_ROB_Stalls_Bucket_1: 634251
Critical_IP_ROB_Stalls_Bucket_2: 59595
Non-critical_IP_ROB_Stalls_Bucket_2: 215986
Critical_IP_ROB_Stalls_Bucket_3: 14467
Non-critical_IP_ROB_Stalls_Bucket_3: 65098
Critical_IP_ROB_Stalls_Bucket_4: 5051
Non-critical_IP_ROB_Stalls_Bucket_4: 14299
Critical_IP_ROB_Stalls_Bucket_5: 4013
Non-critical_IP_ROB_Stalls_Bucket_5: 5109
Critical_IP_ROB_Stalls_Bucket_6: 12298
Non-critical_IP_ROB_Stalls_Bucket_6: 3335
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: 50.0253 num IPs:  430
percent55: 55.0135 num IPs: 618
percent60: 60.0145 num IPs: 867
percent65: 65.0158 num IPs: 1131
percent70: 70.0003 num IPs: 1405
percent75: 75.0124 num IPs: 1749
percent80: 80.0048 num IPs: 2132
percent85: 85.0039 num IPs: 2602
percent90: 90.0049 num IPs: 3358
Critical_ROB_Stalls_Percent_0_Bucket_0: 866284
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 1406578
Critical_ROB_Stalls_Percent_0_Bucket_1: 504230
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 226047
Critical_ROB_Stalls_Percent_0_Bucket_2: 220780
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 54801
Critical_ROB_Stalls_Percent_0_Bucket_3: 71910
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 7655
Critical_ROB_Stalls_Percent_0_Bucket_4: 16743
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 2607
Critical_ROB_Stalls_Percent_0_Bucket_5: 7962
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 1160
Critical_ROB_Stalls_Percent_0_Bucket_6: 14145
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 1488
Critical_ROB_Stalls_Percent_1_Bucket_0: 985787
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 1287075
Critical_ROB_Stalls_Percent_1_Bucket_1: 542203
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 188074
Critical_ROB_Stalls_Percent_1_Bucket_2: 231113
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 44468
Critical_ROB_Stalls_Percent_1_Bucket_3: 73223
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 6342
Critical_ROB_Stalls_Percent_1_Bucket_4: 17268
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 2082
Critical_ROB_Stalls_Percent_1_Bucket_5: 8017
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 1105
Critical_ROB_Stalls_Percent_1_Bucket_6: 14164
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 1469
Critical_ROB_Stalls_Percent_2_Bucket_0: 1118394
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 1154468
Critical_ROB_Stalls_Percent_2_Bucket_1: 572417
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 157860
Critical_ROB_Stalls_Percent_2_Bucket_2: 236845
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 38736
Critical_ROB_Stalls_Percent_2_Bucket_3: 74436
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 5129
Critical_ROB_Stalls_Percent_2_Bucket_4: 17597
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 1753
Critical_ROB_Stalls_Percent_2_Bucket_5: 8046
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 1076
Critical_ROB_Stalls_Percent_2_Bucket_6: 14197
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 1436
Critical_ROB_Stalls_Percent_3_Bucket_0: 1241144
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 1031718
Critical_ROB_Stalls_Percent_3_Bucket_1: 610557
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 119720
Critical_ROB_Stalls_Percent_3_Bucket_2: 245737
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 29844
Critical_ROB_Stalls_Percent_3_Bucket_3: 74799
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 4766
Critical_ROB_Stalls_Percent_3_Bucket_4: 17603
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 1747
Critical_ROB_Stalls_Percent_3_Bucket_5: 8047
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 1075
Critical_ROB_Stalls_Percent_3_Bucket_6: 14197
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 1436
Critical_ROB_Stalls_Percent_4_Bucket_0: 1387542
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 885320
Critical_ROB_Stalls_Percent_4_Bucket_1: 630246
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 100031
Critical_ROB_Stalls_Percent_4_Bucket_2: 248748
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 26833
Critical_ROB_Stalls_Percent_4_Bucket_3: 75105
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 4460
Critical_ROB_Stalls_Percent_4_Bucket_4: 17792
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 1558
Critical_ROB_Stalls_Percent_4_Bucket_5: 8047
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 1075
Critical_ROB_Stalls_Percent_4_Bucket_6: 14197
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 1436
Critical_ROB_Stalls_Percent_5_Bucket_0: 1532416
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 740446
Critical_ROB_Stalls_Percent_5_Bucket_1: 648879
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 81398
Critical_ROB_Stalls_Percent_5_Bucket_2: 254028
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 21553
Critical_ROB_Stalls_Percent_5_Bucket_3: 76032
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 3533
Critical_ROB_Stalls_Percent_5_Bucket_4: 18113
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 1237
Critical_ROB_Stalls_Percent_5_Bucket_5: 8159
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 963
Critical_ROB_Stalls_Percent_5_Bucket_6: 14576
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 1057
Critical_ROB_Stalls_Percent_6_Bucket_0: 1674450
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 598412
Critical_ROB_Stalls_Percent_6_Bucket_1: 669190
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 61087
Critical_ROB_Stalls_Percent_6_Bucket_2: 261028
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 14553
Critical_ROB_Stalls_Percent_6_Bucket_3: 76377
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 3188
Critical_ROB_Stalls_Percent_6_Bucket_4: 18212
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 1138
Critical_ROB_Stalls_Percent_6_Bucket_5: 8186
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 936
Critical_ROB_Stalls_Percent_6_Bucket_6: 14605
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 1028
Critical_ROB_Stalls_Percent_7_Bucket_0: 1820566
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 452296
Critical_ROB_Stalls_Percent_7_Bucket_1: 688010
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 42267
Critical_ROB_Stalls_Percent_7_Bucket_2: 264939
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 10642
Critical_ROB_Stalls_Percent_7_Bucket_3: 77099
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 2466
Critical_ROB_Stalls_Percent_7_Bucket_4: 18362
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 988
Critical_ROB_Stalls_Percent_7_Bucket_5: 8459
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 663
Critical_ROB_Stalls_Percent_7_Bucket_6: 14701
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 932
Critical_ROB_Stalls_Percent_8_Bucket_0: 1973384
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 299478
Critical_ROB_Stalls_Percent_8_Bucket_1: 701389
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 28888
Critical_ROB_Stalls_Percent_8_Bucket_2: 267943
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 7638
Critical_ROB_Stalls_Percent_8_Bucket_3: 77680
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 1885
Critical_ROB_Stalls_Percent_8_Bucket_4: 18542
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 808
Critical_ROB_Stalls_Percent_8_Bucket_5: 8539
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 583
Critical_ROB_Stalls_Percent_8_Bucket_6: 14818
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 815
Average ROB occupancy Load Stall Begin: 39.8973
Average ROB occupancy Load Stall End: 48.1843
Min ROB occupancy Load Stall Begin: 1
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 1
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: 101.559
Average ROB occupancy Critical Load Stall End: 114.558
Min ROB occupancy Critical Load Stall Begin: 2
Max ROB occupancy Critical Load Stall Begin: 352
Min ROB occupancy Critical Load Stall End: 2
Max ROB occupancy Critical Load Stall End: 352
 ROB Load Stall Begin Bucket Count 0: 2509415
 ROB Load Stall End Bucket Count 0: 2272862
 ROB Critical Load Stall Begin Bucket Count 0: 40281
 ROB Critical Load Stall End Bucket Count 0: 24197
 ROB Load Stall Begin Bucket Count 1: 592020
 ROB Load Stall End Bucket Count 1: 730277
 ROB Critical Load Stall Begin Bucket Count 1: 98563
 ROB Critical Load Stall End Bucket Count 1: 91500
 ROB Load Stall Begin Bucket Count 2: 205698
 ROB Load Stall End Bucket Count 2: 275581
 ROB Critical Load Stall Begin Bucket Count 2: 39989
 ROB Critical Load Stall End Bucket Count 2: 57522
 ROB Load Stall Begin Bucket Count 3: 57036
 ROB Load Stall End Bucket Count 3: 79565
 ROB Critical Load Stall Begin Bucket Count 3: 9229
 ROB Critical Load Stall End Bucket Count 3: 13954
 ROB Load Stall Begin Bucket Count 4: 15657
 ROB Load Stall End Bucket Count 4: 19350
 ROB Critical Load Stall Begin Bucket Count 4: 4500
 ROB Critical Load Stall End Bucket Count 4: 5007
 ROB Load Stall Begin Bucket Count 5: 8291
 ROB Load Stall End Bucket Count 5: 9122
 ROB Critical Load Stall Begin Bucket Count 5: 4026
 ROB Critical Load Stall End Bucket Count 5: 4005
 ROB Load Stall Begin Bucket Count 6: 14273
 ROB Load Stall End Bucket Count 6: 15633
 ROB Critical Load Stall Begin Bucket Count 6: 11811
 ROB Critical Load Stall End Bucket Count 6: 12214
PIST Tag Read Accesses: 2353906
PIST Read Accesses: 1176953
PIST Tag Write Accesses: 2353906
PIST Write Accesses: 1176953
Criticality detector called times: 3193991
Max global_stall_cycles_count: 2561735
Threshold Modified: 1 times, factor: -1
Sturdy critical IP cache stats: 
 Unused entries: 0
CIC Tag Read Accesses: 0
CIC Read Accesses: 0
CIC Tag Write Accesses: 0
CIC Write Accesses: 0
Wobbly critical IP cache stats: 
 Unused entries: 114
CIC Tag Read Accesses: 85361496
CIC Read Accesses: 0
CIC Tag Write Accesses: 13925
CIC Write Accesses: 0
ITLB TOTAL     ACCESS:    9970546  HIT:    9367579  MISS:     602967  HIT %:    93.9525  MISS %:    6.04748   MPKI: 12.0593
ITLB LOAD TRANSLATION ACCESS:    8165948  HIT:    8087245  MISS:      78703  HIT %:    99.0362  MISS %:   0.963795   MPKI: 1.57406
ITLB TRANSLATION FROM L1D PREFETCHER ACCESS:    1804598  HIT:    1280334  MISS:     524264  HIT %:    70.9484  MISS %:    29.0516   MPKI: 10.4853
ITLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:     415783  USELESS:     108484
ITLB USEFUL LOAD PREFETCHES:     415783 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
ITLB TIMELY PREFETCHES:     415783 LATE PREFETCHES: 270 DROPPED PREFETCHES: 3270
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 23021.3 cycles
ITLB RQ	ACCESS:   14623663	FORWARD:          0	MERGED:    4612223	TO_CACHE:   10011440

DTLB TOTAL     ACCESS:   11442017  HIT:   10989775  MISS:     452242  HIT %:    96.0475  MISS %:    3.95247   MPKI: 9.04484
DTLB LOAD TRANSLATION ACCESS:   11442017  HIT:   10989775  MISS:     452242  HIT %:    96.0475  MISS %:    3.95247   MPKI: 9.04484
DTLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 9.30592 cycles
DTLB RQ	ACCESS:   14985339	FORWARD:          0	MERGED:    3520076	TO_CACHE:   11465263

STLB TOTAL     ACCESS:    1055209  HIT:    1053011  MISS:       2198  HIT %:    99.7917  MISS %:     0.2083   MPKI: 0.04396
STLB LOAD TRANSLATION ACCESS:     530675  HIT:     528789  MISS:       1886  HIT %:    99.6446  MISS %:   0.355396   MPKI: 0.03772
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:     524534  HIT:     524222  MISS:        312  HIT %:    99.9405  MISS %:  0.0594814   MPKI: 0.00624
STLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        274  USELESS:         38
STLB USEFUL LOAD PREFETCHES:        274 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
STLB TIMELY PREFETCHES:        274 LATE PREFETCHES: 0 DROPPED PREFETCHES: 3270
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 70.1565 cycles
STLB RQ	ACCESS:    1058479	FORWARD:          0	MERGED:          0	TO_CACHE:    1058479

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   14550883  HIT:   13650012  MISS:     900871  HIT %:    93.8088  MISS %:    6.19118   MPKI: 18.0174
L1D LOAD      ACCESS:    8073844  HIT:    7424578  MISS:     649266  HIT %:    91.9584  MISS %:     8.0416   MPKI: 12.9853
L1D RFO       ACCESS:    6477039  HIT:    6225434  MISS:     251605  HIT %:    96.1154  MISS %:    3.88457   MPKI: 5.0321
L1Dprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 23.5703 cycles
L1D RQ	ACCESS:   11585121	FORWARD:          0	MERGED:    3332492	TO_CACHE:    8100129
L1D WQ	ACCESS:    6957599	FORWARD:     152500	MERGED:      72389	TO_CACHE:    6885210

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   14500321  HIT:   10842240  MISS:    3658081  HIT %:    74.7724  MISS %:    25.2276   MPKI: 73.1616
L1I LOAD      ACCESS:    9570577  HIT:    9343668  MISS:     226909  HIT %:    97.6291  MISS %:     2.3709   MPKI: 4.53818
L1I PREFETCH  ACCESS:    4929744  HIT:    1498572  MISS:    3431172  HIT %:    30.3986  MISS %:    69.6014   MPKI: 68.6234
L1Iprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: inf
L1I PREFETCH  REQUESTED:    5147594  ISSUED:    5138964  USEFUL:    2319115  USELESS:    1112095
L1I USEFUL LOAD PREFETCHES:    2319115 PREFETCH ISSUED TO LOWER LEVEL:    3455978  ACCURACY: 67.1044
L1I TIMELY PREFETCHES:    2319115 LATE PREFETCHES: 24257 DROPPED PREFETCHES: 8483
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 3455978 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 334488 cycles
L1I RQ	ACCESS:   13670433	FORWARD:          0	MERGED:    4081094	TO_CACHE:    9589339
L1I PQ	ACCESS:    5138964	FORWARD:          0	MERGED:     104640	TO_CACHE:    5034324

BTB TOTAL     ACCESS:    6187548  HIT:    4393594  MISS:    1793954  HIT %:     71.007  MISS %:     28.993   MPKI: 35.8791
BTB BRANCH_DIRECT_JUMP	ACCESS:     531697  HIT:     378294  MISS:     153403
BTB BRANCH_INDIRECT	ACCESS:     199023  HIT:     166589  MISS:      32434
BTB BRANCH_CONDITIONAL	ACCESS:    3068015  HIT:    2579394  MISS:     488621
BTB BRANCH_DIRECT_CALL	ACCESS:    1010905  HIT:     656135  MISS:     354770
BTB BRANCH_INDIRECT_CALL	ACCESS:     183501  HIT:     115238  MISS:      68263
BTB BRANCH_RETURN	ACCESS:    1194407  HIT:     497944  MISS:     696463
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    5031113  HIT:    4577344  MISS:     453769  HIT %:    90.9807  MISS %:    9.01926   MPKI: 9.07538
L2C LOAD      ACCESS:     851874  HIT:     721346  MISS:     130528  HIT %:    84.6775  MISS %:    15.3225   MPKI: 2.61056
L2C DATA LOAD MPKI: 2.0589
L2C INSTRUCTION LOAD MPKI: 0.55166
L2C RFO       ACCESS:     251605  HIT:     198374  MISS:      53231  HIT %:    78.8434  MISS %:    21.1566   MPKI: 1.06462
L2C PREFETCH  ACCESS:    3471744  HIT:    3226075  MISS:     245669  HIT %:    92.9238  MISS %:    7.07624   MPKI: 4.91338
L2C DATA PREFETCH MPKI: 0.06312
L2C INSTRUCTION PREFETCH MPKI: 4.85026
L2C WRITEBACK ACCESS:     449928  HIT:     427437  MISS:      22491  HIT %:    95.0012  MISS %:     4.9988   MPKI: 0.44982
L2C LOAD TRANSLATION ACCESS:       2030  HIT:        540  MISS:       1490  HIT %:     26.601  MISS %:     73.399   MPKI: 0.0298
L2C TRANSLATION FROM L1D PREFETCHER ACCESS:       3932  HIT:       3572  MISS:        360  HIT %:    90.8444  MISS %:    9.15565   MPKI: 0.0072
L2Cprefetch_cycle_count: 5901 prefetches_per_prefetch_cycle: 2.84782
L2C PREFETCH  REQUESTED:      16805  ISSUED:      16805  USEFUL:       7429  USELESS:     238743
L2C USEFUL LOAD PREFETCHES:       7429 PREFETCH ISSUED TO LOWER LEVEL:     245878  ACCURACY: 3.02142
L2C TIMELY PREFETCHES:       7429 LATE PREFETCHES: 209 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 3365 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 35.6742 cycles
L2C RQ	ACCESS:    1109485	FORWARD:          0	MERGED:          0	TO_CACHE:    1109441
L2C WQ	ACCESS:     449928	FORWARD:         44	MERGED:          0	TO_CACHE:     449928
L2C PQ	ACCESS:    3472235	FORWARD:          0	MERGED:          0	TO_CACHE:    3472235

L2C Instructions Evicting Data 103263
L2C Translations Evicting Data 1047
L2C Data Evicting Data 69351
L2C Instructions Evicting Instructions 166075
L2C Translations Evicting Instructions 783
L2C Data Evicting Instructions 88989
L2C Instructions Evicting Translations 758
L2C Translations Evicting Translations 20
L2C Data Evicting Translations 992
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       5468  HIT:       5468  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:       1886  HIT:       1886  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 TRANSLATION FROM L1D PREFETCHER ACCESS:       3582  HIT:       3582  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:       4536  HIT:       4519  MISS:         17  HIT %:    99.6252  MISS %:    0.37478   MPKI: 0.00034
PSCL4 LOAD TRANSLATION ACCESS:       1556  HIT:       1539  MISS:         17  HIT %:    98.9075  MISS %:    1.09254   MPKI: 0.00034
PSCL4 TRANSLATION FROM L1D PREFETCHER ACCESS:       2980  HIT:       2980  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:       4860  HIT:       4835  MISS:         25  HIT %:    99.4856  MISS %:   0.514403   MPKI: 0.0005
PSCL3 LOAD TRANSLATION ACCESS:       1688  HIT:       1663  MISS:         25  HIT %:     98.519  MISS %:    1.48104   MPKI: 0.0005
PSCL3 TRANSLATION FROM L1D PREFETCHER ACCESS:       3172  HIT:       3172  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:       5173  HIT:       5035  MISS:        138  HIT %:    97.3323  MISS %:     2.6677   MPKI: 0.00276
PSCL2 LOAD TRANSLATION ACCESS:       1911  HIT:       1773  MISS:        138  HIT %:    92.7786  MISS %:    7.22135   MPKI: 0.00276
PSCL2 TRANSLATION FROM L1D PREFETCHER ACCESS:       3262  HIT:       3262  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:     506107  HIT:     485240  MISS:      20867  HIT %:     95.877  MISS %:    4.12304   MPKI: 0.41734
LLC LOAD      ACCESS:     130317  HIT:     122080  MISS:       8237  HIT %:    93.6793  MISS %:    6.32074   MPKI: 0.16474
LLC RFO       ACCESS:      53231  HIT:      41958  MISS:      11273  HIT %:    78.8225  MISS %:    21.1775   MPKI: 0.22546
LLC PREFETCH  ACCESS:     245878  HIT:     244914  MISS:        964  HIT %:    99.6079  MISS %:   0.392064   MPKI: 0.01928
LLC WRITEBACK ACCESS:      74831  HIT:      74547  MISS:        284  HIT %:    99.6205  MISS %:   0.379522   MPKI: 0.00568
LLC LOAD TRANSLATION ACCESS:       1490  HIT:       1390  MISS:        100  HIT %:    93.2886  MISS %:    6.71141   MPKI: 0.002
LLC TRANSLATION FROM L1D PREFETCHER ACCESS:        360  HIT:        351  MISS:          9  HIT %:       97.5  MISS %:        2.5   MPKI: 0.00018
LLCprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        131  USELESS:        692
LLC USEFUL LOAD PREFETCHES:        131 PREFETCH ISSUED TO LOWER LEVEL:        964  ACCURACY: 13.5892
LLC TIMELY PREFETCHES:        131 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 154.814 cycles
LLC RQ	ACCESS:     185400	FORWARD:          0	MERGED:          0	TO_CACHE:     185398
LLC WQ	ACCESS:      74831	FORWARD:          2	MERGED:          0	TO_CACHE:      74831
LLC PQ	ACCESS:     245878	FORWARD:          0	MERGED:          0	TO_CACHE:     245878

LLC Dense regions hint to LLC: 0

RAW hits: 1155524
Loads Generated: 12740644
Loads sent to L1D: 11585121
Stores Generated: 6957596
Stores sent to L1D: 6957599
Major fault: 0 Minor fault: 2563
Allocated PAGES: 2563
I-Shadow cache 408 bytes
Touched + WorthPF tables 6144 bytes 
MMA filter 174 bytes 
FNL filter 272 bytes 
TOTAL PREFETCHER STORAGE SIZE: 25174 bytes
CPU 0 L1I next line prefetcher final stats
total_pref_operate_instances_l2: 3225085
dynamic_config_counter_instances_l2_1: 3145927
dynamic_config_counter_instances_l2_2: 44159
dynamic_config_counter_instances_l2_3: 34999
dynamic_config_counter_instances_l2_4: 0
dynamic_config_counter_instances_l2_5: 0
[Bingo] PHT Access: 9718
[Bingo] PHT Hit PC+Addr: 5547
[Bingo] PHT Hit PC+Offs: 589
[Bingo] PHT Miss: 3582
[Bingo] Prefetch PC+Addr: 0
[Bingo] Prefetch PC+Offs: 0
[Bingo] Useful PC+Addr: 0
[Bingo] Useful PC+Offs: 0
[Bingo] Useless PC+Addr: 0
[Bingo] Useless PC+Offs: 0
[Bingo] L1 Prefetch per Region: 0
[Bingo] L2 Prefetch per Region: 4.31323
[Bingo] L3 Prefetch per Region: 0
[Bingo] No Prefetch per Region: 27.6868
[Bingo] Number of Voters Mean: 3.82173
[Bingo] Number of Voters SD: 6.87905
PHT read accesses: 23890
PHT write accesses: 5009
AT read accesses: 25786
AT write accesses: 29169
FT read accesses: 15838
FT write accesses: 9718
PS read accesses: 12362
PS write accesses: 6136
PHT tag read accesses: 160947
PHT tag write accesses: 10556
AT tag read accesses: 8032154
AT tag write accesses: 30735
FT tag read accesses: 7843428
FT tag write accesses: 20420
PS tag read accesses: 748514
PS tag write accesses: 18498

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       7467  ROW_BUFFER_MISS:      13113
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:       1123  ROW_BUFFER_MISS:       9392  FULL:          0

 AVG_CONGESTED_CYCLE: -
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 76007637
0banks busy for write cycles: 2382
1banks busy for read cycles: 990236
1banks busy for write cycles: 331083
2banks busy for read cycles: 112668
2banks busy for write cycles: 115443
3banks busy for read cycles: 52045
3banks busy for write cycles: 78117
4banks busy for read cycles: 26369
4banks busy for write cycles: 62960
5banks busy for read cycles: 21494
5banks busy for write cycles: 57828
6banks busy for read cycles: 22285
6banks busy for write cycles: 54399
7banks busy for read cycles: 25578
7banks busy for write cycles: 49561
8banks busy for read cycles: 56458
8banks busy for write cycles: 83167

CPU 0 Branch Prediction Accuracy: 99.8142% MPKI: 0.34676 Average ROB Occupancy at Mispredict: 70.1532
Branch types
NOT_BRANCH: 40668669 81.3373%
BRANCH_DIRECT_JUMP: 531697 1.06339%
BRANCH_INDIRECT: 199023 0.398046%
BRANCH_CONDITIONAL: 6211452 12.4229%
BRANCH_DIRECT_CALL: 1010905 2.02181%
BRANCH_INDIRECT_CALL: 183501 0.367002%
BRANCH_RETURN: 1194407 2.38881%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 2563
