Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Sep 12 16:49:33 2019
| Host         : DESKTOP-FFC8DUG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.631      -59.339                     59                 2019        0.040        0.000                      0                 2019        7.000        0.000                       0                   902  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_fpga_0                         {0.000 10.000}     20.000          50.000          
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_design_1_clk_wiz_0_0    {0.000 31.250}     62.500          16.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                              13.855        0.000                      0                 1824        0.040        0.000                      0                 1824        9.020        0.000                       0                   827  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         57.980        0.000                      0                  104        0.147        0.000                      0                  104       30.750        0.000                       0                    71  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0  clk_fpga_0                          -1.228      -19.780                     24                   36        0.060        0.000                      0                   36  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -1.631      -39.559                     35                   35        0.064        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_fpga_0                     clk_fpga_0                          15.647        0.000                      0                    6        1.572        0.000                      0                    6  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       57.708        0.000                      0                   67        0.488        0.000                      0                   67  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.855ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 1.582ns (28.822%)  route 3.907ns (71.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.633     6.040    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y48          LUT4 (Prop_lut4_I2_O)        0.124     6.164 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_3/O
                         net (fo=26, routed)          1.674     7.838    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_3_n_0
    SLICE_X15Y44         LUT5 (Prop_lut5_I2_O)        0.124     7.962 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5[7]_i_1/O
                         net (fo=8, routed)           0.600     8.562    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5[7]_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.501    22.694    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[0]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X14Y44         FDRE (Setup_fdre_C_CE)      -0.205    22.417    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[0]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                 13.855    

Slack (MET) :             13.855ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 1.582ns (28.822%)  route 3.907ns (71.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.633     6.040    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y48          LUT4 (Prop_lut4_I2_O)        0.124     6.164 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_3/O
                         net (fo=26, routed)          1.674     7.838    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_3_n_0
    SLICE_X15Y44         LUT5 (Prop_lut5_I2_O)        0.124     7.962 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5[7]_i_1/O
                         net (fo=8, routed)           0.600     8.562    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5[7]_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.501    22.694    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[1]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X14Y44         FDRE (Setup_fdre_C_CE)      -0.205    22.417    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[1]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                 13.855    

Slack (MET) :             13.855ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 1.582ns (28.822%)  route 3.907ns (71.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.633     6.040    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y48          LUT4 (Prop_lut4_I2_O)        0.124     6.164 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_3/O
                         net (fo=26, routed)          1.674     7.838    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_3_n_0
    SLICE_X15Y44         LUT5 (Prop_lut5_I2_O)        0.124     7.962 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5[7]_i_1/O
                         net (fo=8, routed)           0.600     8.562    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5[7]_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.501    22.694    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[2]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X14Y44         FDRE (Setup_fdre_C_CE)      -0.205    22.417    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[2]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                 13.855    

Slack (MET) :             13.855ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 1.582ns (28.822%)  route 3.907ns (71.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.633     6.040    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y48          LUT4 (Prop_lut4_I2_O)        0.124     6.164 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_3/O
                         net (fo=26, routed)          1.674     7.838    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_3_n_0
    SLICE_X15Y44         LUT5 (Prop_lut5_I2_O)        0.124     7.962 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5[7]_i_1/O
                         net (fo=8, routed)           0.600     8.562    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5[7]_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.501    22.694    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[3]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X14Y44         FDRE (Setup_fdre_C_CE)      -0.205    22.417    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[3]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                 13.855    

Slack (MET) :             13.855ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 1.582ns (28.822%)  route 3.907ns (71.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.633     6.040    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y48          LUT4 (Prop_lut4_I2_O)        0.124     6.164 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_3/O
                         net (fo=26, routed)          1.674     7.838    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_3_n_0
    SLICE_X15Y44         LUT5 (Prop_lut5_I2_O)        0.124     7.962 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5[7]_i_1/O
                         net (fo=8, routed)           0.600     8.562    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5[7]_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.501    22.694    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[4]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X14Y44         FDRE (Setup_fdre_C_CE)      -0.205    22.417    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[4]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                 13.855    

Slack (MET) :             13.855ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 1.582ns (28.822%)  route 3.907ns (71.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.633     6.040    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y48          LUT4 (Prop_lut4_I2_O)        0.124     6.164 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_3/O
                         net (fo=26, routed)          1.674     7.838    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_3_n_0
    SLICE_X15Y44         LUT5 (Prop_lut5_I2_O)        0.124     7.962 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5[7]_i_1/O
                         net (fo=8, routed)           0.600     8.562    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5[7]_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.501    22.694    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[5]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X14Y44         FDRE (Setup_fdre_C_CE)      -0.205    22.417    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[5]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                 13.855    

Slack (MET) :             13.855ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 1.582ns (28.822%)  route 3.907ns (71.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.633     6.040    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y48          LUT4 (Prop_lut4_I2_O)        0.124     6.164 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_3/O
                         net (fo=26, routed)          1.674     7.838    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_3_n_0
    SLICE_X15Y44         LUT5 (Prop_lut5_I2_O)        0.124     7.962 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5[7]_i_1/O
                         net (fo=8, routed)           0.600     8.562    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5[7]_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.501    22.694    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[6]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X14Y44         FDRE (Setup_fdre_C_CE)      -0.205    22.417    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[6]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                 13.855    

Slack (MET) :             13.855ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 1.582ns (28.822%)  route 3.907ns (71.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.633     6.040    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y48          LUT4 (Prop_lut4_I2_O)        0.124     6.164 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_3/O
                         net (fo=26, routed)          1.674     7.838    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_3_n_0
    SLICE_X15Y44         LUT5 (Prop_lut5_I2_O)        0.124     7.962 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5[7]_i_1/O
                         net (fo=8, routed)           0.600     8.562    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5[7]_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.501    22.694    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[7]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X14Y44         FDRE (Setup_fdre_C_CE)      -0.205    22.417    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5_reg[7]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                 13.855    

Slack (MET) :             13.915ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 1.582ns (29.139%)  route 3.847ns (70.861%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.633     6.040    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y48          LUT4 (Prop_lut4_I2_O)        0.124     6.164 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_3/O
                         net (fo=26, routed)          1.313     7.477    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_3_n_0
    SLICE_X13Y41         LUT5 (Prop_lut5_I2_O)        0.124     7.601 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.901     8.502    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_1_in[7]
    SLICE_X14Y43         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.501    22.694    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y43         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1_reg[0]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X14Y43         FDRE (Setup_fdre_C_CE)      -0.205    22.417    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                 13.915    

Slack (MET) :             13.915ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 1.582ns (29.139%)  route 3.847ns (70.861%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.633     6.040    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y48          LUT4 (Prop_lut4_I2_O)        0.124     6.164 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_3/O
                         net (fo=26, routed)          1.313     7.477    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_3_n_0
    SLICE_X13Y41         LUT5 (Prop_lut5_I2_O)        0.124     7.601 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.901     8.502    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_1_in[7]
    SLICE_X14Y43         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.501    22.694    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y43         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1_reg[1]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X14Y43         FDRE (Setup_fdre_C_CE)      -0.205    22.417    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                 13.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.271ns (65.201%)  route 0.145ns (34.799%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.565     0.906    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y51         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1_reg[25]/Q
                         net (fo=1, routed)           0.145     1.214    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1_reg_n_0_[25]
    SLICE_X11Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.259 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata[25]_i_2/O
                         net (fo=1, routed)           0.000     1.259    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata[25]_i_2_n_0
    SLICE_X11Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     1.321 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     1.321    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/reg_data_out[25]
    SLICE_X11Y49         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.835     1.205    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y49         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.105     1.281    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.282ns (60.692%)  route 0.183ns (39.308%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.565     0.906    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y50          FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[28]/Q
                         net (fo=1, routed)           0.183     1.252    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2[28]
    SLICE_X6Y48          LUT5 (Prop_lut5_I1_O)        0.045     1.297 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata[28]_i_2/O
                         net (fo=1, routed)           0.000     1.297    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata[28]_i_2_n_0
    SLICE_X6Y48          MUXF7 (Prop_muxf7_I0_O)      0.073     1.370 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     1.370    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/reg_data_out[28]
    SLICE_X6Y48          FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.835     1.205    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y48          FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y48          FDRE (Hold_fdre_C_D)         0.134     1.310    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.702%)  route 0.194ns (60.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.245    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.566     0.907    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.056     1.103    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X10Y44         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y44         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.284     0.920    
    SLICE_X10Y44         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.037    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.282ns (58.779%)  route 0.198ns (41.221%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.567     0.908    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y49          FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1_reg[30]/Q
                         net (fo=1, routed)           0.198     1.269    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1_reg_n_0_[30]
    SLICE_X8Y50          LUT5 (Prop_lut5_I3_O)        0.045     1.314 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata[30]_i_2/O
                         net (fo=1, routed)           0.000     1.314    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata[30]_i_2_n_0
    SLICE_X8Y50          MUXF7 (Prop_muxf7_I0_O)      0.073     1.387 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     1.387    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/reg_data_out[30]
    SLICE_X8Y50          FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.834     1.204    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y50          FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.134     1.309    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.271ns (54.737%)  route 0.224ns (45.263%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.567     0.908    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y49          FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1_reg[24]/Q
                         net (fo=1, routed)           0.224     1.296    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1_reg_n_0_[24]
    SLICE_X8Y50          LUT5 (Prop_lut5_I3_O)        0.045     1.341 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata[24]_i_2/O
                         net (fo=1, routed)           0.000     1.341    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata[24]_i_2_n_0
    SLICE_X8Y50          MUXF7 (Prop_muxf7_I0_O)      0.062     1.403 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     1.403    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/reg_data_out[24]
    SLICE_X8Y50          FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.834     1.204    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y50          FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.134     1.309    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.257ns (53.897%)  route 0.220ns (46.103%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.565     0.906    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y51         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[31]/Q
                         net (fo=1, routed)           0.220     1.266    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2[31]
    SLICE_X11Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.311 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata[31]_i_3/O
                         net (fo=1, routed)           0.000     1.311    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata[31]_i_3_n_0
    SLICE_X11Y49         MUXF7 (Prop_muxf7_I0_O)      0.071     1.382 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[31]_i_2/O
                         net (fo=1, routed)           0.000     1.382    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/reg_data_out[31]
    SLICE_X11Y49         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.835     1.205    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y49         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.105     1.281    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y40          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.117     1.183    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X0Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.850     1.220    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.067    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.194%)  route 0.246ns (65.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.246     1.297    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.564     0.905    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X13Y39         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.101    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X13Y39         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.832     1.202    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X13Y39         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.905    
    SLICE_X13Y39         FDRE (Hold_fdre_C_D)         0.075     0.979    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X8Y42    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X8Y42    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X9Y44    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X8Y49    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X8Y51    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X8Y51    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_awaddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X9Y48    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X8Y49    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X17Y44   design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[15]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       57.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.980ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[11]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.580ns (14.315%)  route 3.472ns (85.685%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 64.000 - 62.500 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.669     1.669    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X23Y46         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[3]/Q
                         net (fo=30, routed)          2.044     4.169    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg_n_0_[3]
    SLICE_X17Y43         LUT4 (Prop_lut4_I0_O)        0.124     4.293 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[15]_i_1/O
                         net (fo=16, routed)          1.428     5.721    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[15]_i_1_n_0
    SLICE_X16Y46         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.500    64.000    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X16Y46         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[11]/C
                         clock pessimism              0.004    64.004    
                         clock uncertainty           -0.135    63.869    
    SLICE_X16Y46         FDPE (Setup_fdpe_C_CE)      -0.169    63.700    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[11]
  -------------------------------------------------------------------
                         required time                         63.700    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                 57.980    

Slack (MET) :             57.980ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.580ns (14.315%)  route 3.472ns (85.685%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 64.000 - 62.500 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.669     1.669    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X23Y46         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[3]/Q
                         net (fo=30, routed)          2.044     4.169    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg_n_0_[3]
    SLICE_X17Y43         LUT4 (Prop_lut4_I0_O)        0.124     4.293 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[15]_i_1/O
                         net (fo=16, routed)          1.428     5.721    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[15]_i_1_n_0
    SLICE_X16Y46         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.500    64.000    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X16Y46         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[8]/C
                         clock pessimism              0.004    64.004    
                         clock uncertainty           -0.135    63.869    
    SLICE_X16Y46         FDPE (Setup_fdpe_C_CE)      -0.169    63.700    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[8]
  -------------------------------------------------------------------
                         required time                         63.700    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                 57.980    

Slack (MET) :             57.980ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[9]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.580ns (14.315%)  route 3.472ns (85.685%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 64.000 - 62.500 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.669     1.669    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X23Y46         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[3]/Q
                         net (fo=30, routed)          2.044     4.169    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg_n_0_[3]
    SLICE_X17Y43         LUT4 (Prop_lut4_I0_O)        0.124     4.293 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[15]_i_1/O
                         net (fo=16, routed)          1.428     5.721    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[15]_i_1_n_0
    SLICE_X16Y46         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.500    64.000    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X16Y46         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[9]/C
                         clock pessimism              0.004    64.004    
                         clock uncertainty           -0.135    63.869    
    SLICE_X16Y46         FDPE (Setup_fdpe_C_CE)      -0.169    63.700    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[9]
  -------------------------------------------------------------------
                         required time                         63.700    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                 57.980    

Slack (MET) :             58.117ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.758ns (17.402%)  route 3.598ns (82.598%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 64.000 - 62.500 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.674     1.674    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X16Y43         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDPE (Prop_fdpe_C_Q)         0.518     2.192 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=61, routed)          2.899     5.091    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/out[0]
    SLICE_X16Y44         LUT6 (Prop_lut6_I5_O)        0.124     5.215 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=1, routed)           0.699     5.914    design_1_i/axi_isa_0/inst/ISA_Controller_inst/int_ap_start_reg
    SLICE_X16Y43         LUT5 (Prop_lut5_I2_O)        0.116     6.030 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.030    design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X16Y43         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.500    64.000    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X16Y43         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.164    64.164    
                         clock uncertainty           -0.135    64.029    
    SLICE_X16Y43         FDCE (Setup_fdce_C_D)        0.118    64.147    design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         64.147    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                 58.117    

Slack (MET) :             58.244ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_iow_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.766ns (19.004%)  route 3.265ns (80.996%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 63.998 - 62.500 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.674     1.674    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X16Y43         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDPE (Prop_fdpe_C_Q)         0.518     2.192 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=61, routed)          2.460     4.652    design_1_i/axi_isa_0/inst/ISA_Controller_inst/out[0]
    SLICE_X29Y41         LUT5 (Prop_lut5_I4_O)        0.124     4.776 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_iow_i_2/O
                         net (fo=2, routed)           0.805     5.581    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_iow_i_2_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I0_O)        0.124     5.705 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_iow_i_1/O
                         net (fo=1, routed)           0.000     5.705    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_iow_i_1_n_0
    SLICE_X30Y41         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_iow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.498    63.998    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X30Y41         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_iow_reg/C
                         clock pessimism              0.004    64.002    
                         clock uncertainty           -0.135    63.867    
    SLICE_X30Y41         FDPE (Setup_fdpe_C_D)        0.081    63.948    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_iow_reg
  -------------------------------------------------------------------
                         required time                         63.948    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                 58.244    

Slack (MET) :             58.319ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ior_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.766ns (19.627%)  route 3.137ns (80.373%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 63.998 - 62.500 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.674     1.674    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X16Y43         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDPE (Prop_fdpe_C_Q)         0.518     2.192 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=61, routed)          2.460     4.652    design_1_i/axi_isa_0/inst/ISA_Controller_inst/out[0]
    SLICE_X29Y41         LUT5 (Prop_lut5_I4_O)        0.124     4.776 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_iow_i_2/O
                         net (fo=2, routed)           0.677     5.453    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_iow_i_2_n_0
    SLICE_X29Y41         LUT5 (Prop_lut5_I0_O)        0.124     5.577 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ior_i_1/O
                         net (fo=1, routed)           0.000     5.577    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ior_i_1_n_0
    SLICE_X29Y41         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ior_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.498    63.998    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X29Y41         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ior_reg/C
                         clock pessimism              0.004    64.002    
                         clock uncertainty           -0.135    63.867    
    SLICE_X29Y41         FDPE (Setup_fdpe_C_D)        0.029    63.896    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ior_reg
  -------------------------------------------------------------------
                         required time                         63.896    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                 58.319    

Slack (MET) :             58.323ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[10]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 0.580ns (15.790%)  route 3.093ns (84.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 64.001 - 62.500 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.669     1.669    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X23Y46         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[3]/Q
                         net (fo=30, routed)          2.044     4.169    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg_n_0_[3]
    SLICE_X17Y43         LUT4 (Prop_lut4_I0_O)        0.124     4.293 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[15]_i_1/O
                         net (fo=16, routed)          1.049     5.342    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[15]_i_1_n_0
    SLICE_X17Y47         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.501    64.001    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X17Y47         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[10]/C
                         clock pessimism              0.004    64.005    
                         clock uncertainty           -0.135    63.870    
    SLICE_X17Y47         FDPE (Setup_fdpe_C_CE)      -0.205    63.665    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[10]
  -------------------------------------------------------------------
                         required time                         63.665    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                 58.323    

Slack (MET) :             58.327ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.580ns (15.820%)  route 3.086ns (84.180%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 63.998 - 62.500 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.669     1.669    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X23Y46         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[3]/Q
                         net (fo=30, routed)          2.044     4.169    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg_n_0_[3]
    SLICE_X17Y43         LUT4 (Prop_lut4_I0_O)        0.124     4.293 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[15]_i_1/O
                         net (fo=16, routed)          1.043     5.335    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[15]_i_1_n_0
    SLICE_X18Y39         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.498    63.998    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X18Y39         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[4]/C
                         clock pessimism              0.004    64.002    
                         clock uncertainty           -0.135    63.867    
    SLICE_X18Y39         FDPE (Setup_fdpe_C_CE)      -0.205    63.662    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[4]
  -------------------------------------------------------------------
                         required time                         63.662    
                         arrival time                          -5.335    
  -------------------------------------------------------------------
                         slack                                 58.327    

Slack (MET) :             58.368ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.580ns (15.838%)  route 3.082ns (84.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 63.999 - 62.500 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.669     1.669    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X23Y46         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[3]/Q
                         net (fo=30, routed)          2.044     4.169    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg_n_0_[3]
    SLICE_X17Y43         LUT4 (Prop_lut4_I0_O)        0.124     4.293 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[15]_i_1/O
                         net (fo=16, routed)          1.038     5.331    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[15]_i_1_n_0
    SLICE_X16Y41         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.499    63.999    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X16Y41         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[0]/C
                         clock pessimism              0.004    64.003    
                         clock uncertainty           -0.135    63.868    
    SLICE_X16Y41         FDPE (Setup_fdpe_C_CE)      -0.169    63.699    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[0]
  -------------------------------------------------------------------
                         required time                         63.699    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                 58.368    

Slack (MET) :             58.408ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_rd_done_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.704ns (18.142%)  route 3.176ns (81.858%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 64.007 - 62.500 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.669     1.669    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X23Y46         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDCE (Prop_fdce_C_Q)         0.456     2.125 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[0]/Q
                         net (fo=32, routed)          2.538     4.663    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg_n_0_[0]
    SLICE_X13Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.787 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_rd_done_i_2/O
                         net (fo=1, routed)           0.639     5.425    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_rd_done_i_2_n_0
    SLICE_X12Y43         LUT6 (Prop_lut6_I4_O)        0.124     5.549 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_rd_done_i_1/O
                         net (fo=1, routed)           0.000     5.549    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_rd_done_i_1_n_0
    SLICE_X12Y43         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_rd_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.507    64.007    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X12Y43         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_rd_done_reg/C
                         clock pessimism              0.004    64.011    
                         clock uncertainty           -0.135    63.876    
    SLICE_X12Y43         FDCE (Setup_fdce_C_D)        0.081    63.957    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_rd_done_reg
  -------------------------------------------------------------------
                         required time                         63.957    
                         arrival time                          -5.549    
  -------------------------------------------------------------------
                         slack                                 58.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.822%)  route 0.319ns (63.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.560     0.560    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X23Y46         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[2]/Q
                         net (fo=47, routed)          0.319     1.020    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg_n_0_[2]
    SLICE_X18Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.065 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.065    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[3]_i_1_n_0
    SLICE_X18Y45         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.831     0.831    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X18Y45         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[3]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X18Y45         FDPE (Hold_fdpe_C_D)         0.092     0.918    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.561     0.561    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X17Y39         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[2]/Q
                         net (fo=5, routed)           0.099     0.800    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[2]
    SLICE_X16Y39         LUT6 (Prop_lut6_I3_O)        0.045     0.845 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.845    design_1_i/axi_isa_0/inst/ISA_Controller_inst/p_0_in__0[4]
    SLICE_X16Y39         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.829     0.829    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X16Y39         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[4]/C
                         clock pessimism             -0.255     0.574    
    SLICE_X16Y39         FDCE (Hold_fdce_C_D)         0.121     0.695    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.917%)  route 0.101ns (35.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.561     0.561    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X17Y39         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[2]/Q
                         net (fo=5, routed)           0.101     0.802    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[2]
    SLICE_X16Y39         LUT5 (Prop_lut5_I0_O)        0.045     0.847 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.847    design_1_i/axi_isa_0/inst/ISA_Controller_inst/p_0_in__0[3]
    SLICE_X16Y39         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.829     0.829    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X16Y39         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[3]/C
                         clock pessimism             -0.255     0.574    
    SLICE_X16Y39         FDCE (Hold_fdce_C_D)         0.120     0.694    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.947%)  route 0.346ns (65.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.560     0.560    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X23Y46         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[2]/Q
                         net (fo=47, routed)          0.346     1.047    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg_n_0_[2]
    SLICE_X19Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.092 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[15]_i_2/O
                         net (fo=1, routed)           0.000     1.092    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[15]_i_2_n_0
    SLICE_X19Y43         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.831     0.831    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X19Y43         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[15]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X19Y43         FDPE (Hold_fdpe_C_D)         0.092     0.918    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.373%)  route 0.389ns (67.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.560     0.560    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X23Y46         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[1]/Q
                         net (fo=30, routed)          0.389     1.089    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg_n_0_[1]
    SLICE_X18Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.134 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.134    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[1]_i_1_n_0
    SLICE_X18Y45         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.831     0.831    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X18Y45         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[1]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X18Y45         FDPE (Hold_fdpe_C_D)         0.091     0.917    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.763%)  route 0.167ns (47.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.561     0.561    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X17Y39         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[2]/Q
                         net (fo=5, routed)           0.167     0.868    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[2]
    SLICE_X16Y39         LUT6 (Prop_lut6_I3_O)        0.045     0.913 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_i_1/O
                         net (fo=1, routed)           0.000     0.913    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout0_out
    SLICE_X16Y39         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.829     0.829    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X16Y39         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_reg/C
                         clock pessimism             -0.255     0.574    
    SLICE_X16Y39         FDCE (Hold_fdce_C_D)         0.121     0.695    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_reg
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.391%)  route 0.407ns (68.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.560     0.560    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X23Y46         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[2]/Q
                         net (fo=47, routed)          0.407     1.107    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg_n_0_[2]
    SLICE_X18Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.152 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.152    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[2]_i_1_n_0
    SLICE_X18Y45         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.831     0.831    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X18Y45         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[2]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X18Y45         FDPE (Hold_fdpe_C_D)         0.092     0.918    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.472%)  route 0.183ns (49.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.561     0.561    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X17Y39         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[2]/Q
                         net (fo=5, routed)           0.183     0.884    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[2]
    SLICE_X16Y39         LUT6 (Prop_lut6_I1_O)        0.045     0.929 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.929    design_1_i/axi_isa_0/inst/ISA_Controller_inst/p_0_in__0[5]
    SLICE_X16Y39         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.829     0.829    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X16Y39         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[5]/C
                         clock pessimism             -0.255     0.574    
    SLICE_X16Y39         FDCE (Hold_fdce_C_D)         0.121     0.695    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.331%)  route 0.448ns (70.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.560     0.560    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X23Y46         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[2]/Q
                         net (fo=47, routed)          0.448     1.149    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg_n_0_[2]
    SLICE_X16Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.194 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[8]_i_1/O
                         net (fo=1, routed)           0.000     1.194    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[8]_i_1_n_0
    SLICE_X16Y45         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.831     0.831    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X16Y45         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[8]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X16Y45         FDPE (Hold_fdpe_C_D)         0.121     0.947    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.186ns (30.233%)  route 0.429ns (69.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.560     0.560    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X23Y46         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[2]/Q
                         net (fo=47, routed)          0.429     1.130    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg_n_0_[2]
    SLICE_X19Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.175 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.175    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[0]_i_1_n_0
    SLICE_X19Y43         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.831     0.831    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X19Y43         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[0]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X19Y43         FDPE (Hold_fdpe_C_D)         0.092     0.918    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         62.500      61.500     SLICE_X16Y43     design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         62.500      61.500     SLICE_X16Y43     design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         62.500      61.500     SLICE_X30Y41     design_1_i/axi_isa_0/inst/ISA_Controller_inst/dir_isa_sd1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         62.500      61.500     SLICE_X23Y46     design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         62.500      61.500     SLICE_X23Y46     design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         62.500      61.500     SLICE_X23Y46     design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         62.500      61.500     SLICE_X23Y46     design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         62.500      61.500     SLICE_X29Y41     design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ior_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         31.250      30.750     SLICE_X17Y47     design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         31.250      30.750     SLICE_X18Y39     design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[4]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         31.250      30.750     SLICE_X20Y40     design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X17Y39     design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X17Y39     design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X17Y39     design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X16Y39     design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X16Y39     design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X16Y39     design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X16Y39     design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         31.250      30.750     SLICE_X16Y43     design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         31.250      30.750     SLICE_X16Y43     design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X16Y43     design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X16Y43     design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         31.250      30.750     SLICE_X30Y41     design_1_i/axi_isa_0/inst/ISA_Controller_inst/dir_isa_sd1_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         31.250      30.750     SLICE_X30Y41     design_1_i/axi_isa_0/inst/ISA_Controller_inst/dir_isa_sd1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X23Y46     design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X23Y46     design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X23Y46     design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X23Y46     design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :           24  Failing Endpoints,  Worst Slack       -1.228ns,  Total Violation      -19.780ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.228ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@440.000ns - clk_out1_design_1_clk_wiz_0_0 rise@437.500ns)
  Data Path Delay:        4.040ns  (logic 0.642ns (15.890%)  route 3.398ns (84.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 442.693 - 440.000 ) 
    Source Clock Delay      (SCD):    1.681ns = ( 439.181 - 437.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    437.500   437.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   437.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677   439.177    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   435.639 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   437.399    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   437.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.681   439.181    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X12Y43         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.518   439.699 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/Q
                         net (fo=6, routed)           1.707   441.406    design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[1]_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I0_O)        0.124   441.530 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_rd_data[15]_i_1/O
                         net (fo=16, routed)          1.691   443.221    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/E[0]
    SLICE_X17Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    440.000   440.000 r  
    PS7_X0Y0             PS7                          0.000   440.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   441.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   441.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.500   442.693    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[10]/C
                         clock pessimism              0.000   442.693    
                         clock uncertainty           -0.494   442.199    
    SLICE_X17Y44         FDRE (Setup_fdre_C_CE)      -0.205   441.994    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                        441.993    
                         arrival time                        -443.221    
  -------------------------------------------------------------------
                         slack                                 -1.228    

Slack (VIOLATED) :        -1.228ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@440.000ns - clk_out1_design_1_clk_wiz_0_0 rise@437.500ns)
  Data Path Delay:        4.040ns  (logic 0.642ns (15.890%)  route 3.398ns (84.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 442.693 - 440.000 ) 
    Source Clock Delay      (SCD):    1.681ns = ( 439.181 - 437.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    437.500   437.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   437.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677   439.177    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   435.639 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   437.399    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   437.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.681   439.181    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X12Y43         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.518   439.699 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/Q
                         net (fo=6, routed)           1.707   441.406    design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[1]_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I0_O)        0.124   441.530 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_rd_data[15]_i_1/O
                         net (fo=16, routed)          1.691   443.221    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/E[0]
    SLICE_X17Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    440.000   440.000 r  
    PS7_X0Y0             PS7                          0.000   440.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   441.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   441.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.500   442.693    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[12]/C
                         clock pessimism              0.000   442.693    
                         clock uncertainty           -0.494   442.199    
    SLICE_X17Y44         FDRE (Setup_fdre_C_CE)      -0.205   441.994    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                        441.993    
                         arrival time                        -443.221    
  -------------------------------------------------------------------
                         slack                                 -1.228    

Slack (VIOLATED) :        -1.228ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@440.000ns - clk_out1_design_1_clk_wiz_0_0 rise@437.500ns)
  Data Path Delay:        4.040ns  (logic 0.642ns (15.890%)  route 3.398ns (84.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 442.693 - 440.000 ) 
    Source Clock Delay      (SCD):    1.681ns = ( 439.181 - 437.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    437.500   437.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   437.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677   439.177    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   435.639 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   437.399    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   437.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.681   439.181    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X12Y43         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.518   439.699 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/Q
                         net (fo=6, routed)           1.707   441.406    design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[1]_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I0_O)        0.124   441.530 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_rd_data[15]_i_1/O
                         net (fo=16, routed)          1.691   443.221    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/E[0]
    SLICE_X17Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    440.000   440.000 r  
    PS7_X0Y0             PS7                          0.000   440.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   441.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   441.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.500   442.693    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[13]/C
                         clock pessimism              0.000   442.693    
                         clock uncertainty           -0.494   442.199    
    SLICE_X17Y44         FDRE (Setup_fdre_C_CE)      -0.205   441.994    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                        441.993    
                         arrival time                        -443.221    
  -------------------------------------------------------------------
                         slack                                 -1.228    

Slack (VIOLATED) :        -1.228ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@440.000ns - clk_out1_design_1_clk_wiz_0_0 rise@437.500ns)
  Data Path Delay:        4.040ns  (logic 0.642ns (15.890%)  route 3.398ns (84.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 442.693 - 440.000 ) 
    Source Clock Delay      (SCD):    1.681ns = ( 439.181 - 437.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    437.500   437.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   437.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677   439.177    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   435.639 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   437.399    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   437.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.681   439.181    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X12Y43         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.518   439.699 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/Q
                         net (fo=6, routed)           1.707   441.406    design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[1]_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I0_O)        0.124   441.530 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_rd_data[15]_i_1/O
                         net (fo=16, routed)          1.691   443.221    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/E[0]
    SLICE_X17Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    440.000   440.000 r  
    PS7_X0Y0             PS7                          0.000   440.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   441.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   441.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.500   442.693    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[14]/C
                         clock pessimism              0.000   442.693    
                         clock uncertainty           -0.494   442.199    
    SLICE_X17Y44         FDRE (Setup_fdre_C_CE)      -0.205   441.994    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                        441.993    
                         arrival time                        -443.221    
  -------------------------------------------------------------------
                         slack                                 -1.228    

Slack (VIOLATED) :        -1.228ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@440.000ns - clk_out1_design_1_clk_wiz_0_0 rise@437.500ns)
  Data Path Delay:        4.040ns  (logic 0.642ns (15.890%)  route 3.398ns (84.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 442.693 - 440.000 ) 
    Source Clock Delay      (SCD):    1.681ns = ( 439.181 - 437.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    437.500   437.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   437.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677   439.177    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   435.639 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   437.399    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   437.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.681   439.181    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X12Y43         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.518   439.699 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/Q
                         net (fo=6, routed)           1.707   441.406    design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[1]_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I0_O)        0.124   441.530 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_rd_data[15]_i_1/O
                         net (fo=16, routed)          1.691   443.221    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/E[0]
    SLICE_X17Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    440.000   440.000 r  
    PS7_X0Y0             PS7                          0.000   440.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   441.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   441.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.500   442.693    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[15]/C
                         clock pessimism              0.000   442.693    
                         clock uncertainty           -0.494   442.199    
    SLICE_X17Y44         FDRE (Setup_fdre_C_CE)      -0.205   441.994    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                        441.993    
                         arrival time                        -443.221    
  -------------------------------------------------------------------
                         slack                                 -1.228    

Slack (VIOLATED) :        -1.228ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@440.000ns - clk_out1_design_1_clk_wiz_0_0 rise@437.500ns)
  Data Path Delay:        4.040ns  (logic 0.642ns (15.890%)  route 3.398ns (84.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 442.693 - 440.000 ) 
    Source Clock Delay      (SCD):    1.681ns = ( 439.181 - 437.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    437.500   437.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   437.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677   439.177    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   435.639 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   437.399    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   437.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.681   439.181    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X12Y43         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.518   439.699 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/Q
                         net (fo=6, routed)           1.707   441.406    design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[1]_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I0_O)        0.124   441.530 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_rd_data[15]_i_1/O
                         net (fo=16, routed)          1.691   443.221    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/E[0]
    SLICE_X17Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    440.000   440.000 r  
    PS7_X0Y0             PS7                          0.000   440.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   441.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   441.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.500   442.693    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[3]/C
                         clock pessimism              0.000   442.693    
                         clock uncertainty           -0.494   442.199    
    SLICE_X17Y44         FDRE (Setup_fdre_C_CE)      -0.205   441.994    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                        441.993    
                         arrival time                        -443.221    
  -------------------------------------------------------------------
                         slack                                 -1.228    

Slack (VIOLATED) :        -1.228ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@440.000ns - clk_out1_design_1_clk_wiz_0_0 rise@437.500ns)
  Data Path Delay:        4.040ns  (logic 0.642ns (15.890%)  route 3.398ns (84.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 442.693 - 440.000 ) 
    Source Clock Delay      (SCD):    1.681ns = ( 439.181 - 437.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    437.500   437.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   437.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677   439.177    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   435.639 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   437.399    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   437.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.681   439.181    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X12Y43         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.518   439.699 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/Q
                         net (fo=6, routed)           1.707   441.406    design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[1]_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I0_O)        0.124   441.530 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_rd_data[15]_i_1/O
                         net (fo=16, routed)          1.691   443.221    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/E[0]
    SLICE_X17Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    440.000   440.000 r  
    PS7_X0Y0             PS7                          0.000   440.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   441.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   441.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.500   442.693    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[6]/C
                         clock pessimism              0.000   442.693    
                         clock uncertainty           -0.494   442.199    
    SLICE_X17Y44         FDRE (Setup_fdre_C_CE)      -0.205   441.994    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                        441.993    
                         arrival time                        -443.221    
  -------------------------------------------------------------------
                         slack                                 -1.228    

Slack (VIOLATED) :        -1.228ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@440.000ns - clk_out1_design_1_clk_wiz_0_0 rise@437.500ns)
  Data Path Delay:        4.040ns  (logic 0.642ns (15.890%)  route 3.398ns (84.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 442.693 - 440.000 ) 
    Source Clock Delay      (SCD):    1.681ns = ( 439.181 - 437.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    437.500   437.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   437.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677   439.177    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   435.639 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   437.399    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   437.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.681   439.181    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X12Y43         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.518   439.699 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/Q
                         net (fo=6, routed)           1.707   441.406    design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[1]_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I0_O)        0.124   441.530 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_rd_data[15]_i_1/O
                         net (fo=16, routed)          1.691   443.221    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/E[0]
    SLICE_X17Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    440.000   440.000 r  
    PS7_X0Y0             PS7                          0.000   440.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   441.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   441.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.500   442.693    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[9]/C
                         clock pessimism              0.000   442.693    
                         clock uncertainty           -0.494   442.199    
    SLICE_X17Y44         FDRE (Setup_fdre_C_CE)      -0.205   441.994    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                        441.993    
                         arrival time                        -443.221    
  -------------------------------------------------------------------
                         slack                                 -1.228    

Slack (VIOLATED) :        -1.111ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@440.000ns - clk_out1_design_1_clk_wiz_0_0 rise@437.500ns)
  Data Path Delay:        3.923ns  (logic 0.642ns (16.363%)  route 3.281ns (83.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 442.693 - 440.000 ) 
    Source Clock Delay      (SCD):    1.681ns = ( 439.181 - 437.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    437.500   437.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   437.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677   439.177    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   435.639 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   437.399    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   437.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.681   439.181    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X12Y43         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.518   439.699 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/Q
                         net (fo=6, routed)           1.707   441.406    design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[1]_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I0_O)        0.124   441.530 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_rd_data[15]_i_1/O
                         net (fo=16, routed)          1.574   443.104    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/E[0]
    SLICE_X18Y43         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    440.000   440.000 r  
    PS7_X0Y0             PS7                          0.000   440.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   441.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   441.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.500   442.693    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y43         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[11]/C
                         clock pessimism              0.000   442.693    
                         clock uncertainty           -0.494   442.199    
    SLICE_X18Y43         FDRE (Setup_fdre_C_CE)      -0.205   441.994    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                        441.993    
                         arrival time                        -443.104    
  -------------------------------------------------------------------
                         slack                                 -1.111    

Slack (VIOLATED) :        -1.111ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@440.000ns - clk_out1_design_1_clk_wiz_0_0 rise@437.500ns)
  Data Path Delay:        3.923ns  (logic 0.642ns (16.363%)  route 3.281ns (83.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 442.693 - 440.000 ) 
    Source Clock Delay      (SCD):    1.681ns = ( 439.181 - 437.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    437.500   437.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   437.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677   439.177    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   435.639 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   437.399    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   437.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.681   439.181    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X12Y43         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.518   439.699 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/Q
                         net (fo=6, routed)           1.707   441.406    design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[1]_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I0_O)        0.124   441.530 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_rd_data[15]_i_1/O
                         net (fo=16, routed)          1.574   443.104    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/E[0]
    SLICE_X18Y43         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    440.000   440.000 r  
    PS7_X0Y0             PS7                          0.000   440.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   441.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   441.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.500   442.693    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y43         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[2]/C
                         clock pessimism              0.000   442.693    
                         clock uncertainty           -0.494   442.199    
    SLICE_X18Y43         FDRE (Setup_fdre_C_CE)      -0.205   441.994    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                        441.993    
                         arrival time                        -443.104    
  -------------------------------------------------------------------
                         slack                                 -1.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_ap_timeout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.389%)  route 1.796ns (77.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487     1.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.498     1.498    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X16Y39         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.418     1.916 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_timeout_reg/Q
                         net (fo=4, routed)           1.796     3.712    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/ap_timeout
    SLICE_X11Y42         LUT6 (Prop_lut6_I4_O)        0.100     3.812 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_ap_timeout_i_1/O
                         net (fo=1, routed)           0.000     3.812    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_ap_timeout_i_1_n_0
    SLICE_X11Y42         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_ap_timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.680     2.988    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y42         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_ap_timeout_reg/C
                         clock pessimism              0.000     2.988    
                         clock uncertainty            0.494     3.482    
    SLICE_X11Y42         FDRE (Hold_fdre_C_D)         0.270     3.752    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_ap_timeout_reg
  -------------------------------------------------------------------
                         required time                         -3.752    
                         arrival time                           3.812    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.141ns (11.123%)  route 1.127ns (88.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.562     0.562    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X18Y42         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[11]/Q
                         net (fo=1, routed)           1.127     1.829    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/D[11]
    SLICE_X18Y43         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.831     1.201    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y43         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[11]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.494     1.695    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.070     1.765    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.141ns (10.873%)  route 1.156ns (89.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.560     0.560    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X21Y44         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[10]/Q
                         net (fo=1, routed)           1.156     1.856    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/D[10]
    SLICE_X17Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.831     1.201    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[10]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.494     1.695    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.046     1.741    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.141ns (10.677%)  route 1.180ns (89.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.563     0.563    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X19Y45         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[3]/Q
                         net (fo=1, routed)           1.180     1.883    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/D[3]
    SLICE_X17Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.831     1.201    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[3]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.494     1.695    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.071     1.766    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.141ns (10.854%)  route 1.158ns (89.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.563     0.563    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X19Y46         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[0]/Q
                         net (fo=1, routed)           1.158     1.862    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/D[0]
    SLICE_X15Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.831     1.201    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[0]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.494     1.695    
    SLICE_X15Y46         FDRE (Hold_fdre_C_D)         0.046     1.741    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.164ns (12.330%)  route 1.166ns (87.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.560     0.560    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X20Y44         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDCE (Prop_fdce_C_Q)         0.164     0.724 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[14]/Q
                         net (fo=1, routed)           1.166     1.890    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/D[14]
    SLICE_X17Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.831     1.201    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[14]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.494     1.695    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.047     1.742    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.141ns (10.504%)  route 1.201ns (89.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.560     0.560    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X21Y44         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[12]/Q
                         net (fo=1, routed)           1.201     1.902    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/D[12]
    SLICE_X17Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.831     1.201    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[12]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.494     1.695    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.047     1.742    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.164ns (12.202%)  route 1.180ns (87.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.560     0.560    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X20Y44         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDCE (Prop_fdce_C_Q)         0.164     0.724 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[13]/Q
                         net (fo=1, routed)           1.180     1.904    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/D[13]
    SLICE_X17Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.831     1.201    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[13]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.494     1.695    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.047     1.742    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.141ns (10.287%)  route 1.230ns (89.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.563     0.563    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X19Y46         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[4]/Q
                         net (fo=1, routed)           1.230     1.933    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/D[4]
    SLICE_X15Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.831     1.201    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[4]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.494     1.695    
    SLICE_X15Y46         FDRE (Hold_fdre_C_D)         0.070     1.765    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.141ns (10.298%)  route 1.228ns (89.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.562     0.562    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X18Y42         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data_reg[2]/Q
                         net (fo=1, routed)           1.228     1.931    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/D[2]
    SLICE_X18Y43         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.831     1.201    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y43         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[2]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.494     1.695    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.066     1.761    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/isa_rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           35  Failing Endpoints,  Worst Slack       -1.631ns,  Total Violation      -39.559ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.631ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        2.271ns  (logic 0.696ns (30.643%)  route 1.575ns (69.357%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 64.000 - 62.500 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 62.984 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    61.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    61.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.676    62.984    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y43         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.456    63.440 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=3, routed)           0.876    64.316    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/master_isa_state[0]
    SLICE_X16Y44         LUT6 (Prop_lut6_I2_O)        0.124    64.440 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=1, routed)           0.699    65.139    design_1_i/axi_isa_0/inst/ISA_Controller_inst/int_ap_start_reg
    SLICE_X16Y43         LUT5 (Prop_lut5_I2_O)        0.116    65.255 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    65.255    design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X16Y43         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.500    64.000    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X16Y43         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.000    64.000    
                         clock uncertainty           -0.494    63.506    
    SLICE_X16Y43         FDCE (Setup_fdce_C_D)        0.118    63.624    design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         63.624    
                         arrival time                         -65.255    
  -------------------------------------------------------------------
                         slack                                 -1.631    

Slack (VIOLATED) :        -1.602ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        2.203ns  (logic 0.704ns (31.952%)  route 1.499ns (68.048%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 64.000 - 62.500 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 62.984 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    61.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    61.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.676    62.984    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y43         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.456    63.440 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=3, routed)           0.848    64.288    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/master_isa_state[0]
    SLICE_X18Y43         LUT5 (Prop_lut5_I1_O)        0.124    64.412 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/FSM_sequential_current_state[0]_i_3/O
                         net (fo=1, routed)           0.651    65.063    design_1_i/axi_isa_0/inst/ISA_Controller_inst/slv_reg1_reg[2]
    SLICE_X16Y43         LUT5 (Prop_lut5_I1_O)        0.124    65.187 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    65.187    design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X16Y43         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.500    64.000    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X16Y43         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000    64.000    
                         clock uncertainty           -0.494    63.506    
    SLICE_X16Y43         FDPE (Setup_fdpe_C_D)        0.079    63.585    design_1_i/axi_isa_0/inst/ISA_Controller_inst/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         63.585    
                         arrival time                         -65.187    
  -------------------------------------------------------------------
                         slack                                 -1.602    

Slack (VIOLATED) :        -1.257ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        1.814ns  (logic 0.580ns (31.968%)  route 1.234ns (68.032%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 63.999 - 62.500 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 62.980 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    61.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    61.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.672    62.980    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y40         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.456    63.436 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=2, routed)           1.234    64.670    design_1_i/axi_isa_0/inst/ISA_Controller_inst/Q[2]
    SLICE_X17Y41         LUT4 (Prop_lut4_I0_O)        0.124    64.794 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[2]_i_1/O
                         net (fo=1, routed)           0.000    64.794    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[2]_i_1_n_0
    SLICE_X17Y41         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.499    63.999    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X17Y41         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[2]/C
                         clock pessimism              0.000    63.999    
                         clock uncertainty           -0.494    63.505    
    SLICE_X17Y41         FDPE (Setup_fdpe_C_D)        0.032    63.537    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[2]
  -------------------------------------------------------------------
                         required time                         63.537    
                         arrival time                         -64.794    
  -------------------------------------------------------------------
                         slack                                 -1.257    

Slack (VIOLATED) :        -1.257ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        1.810ns  (logic 0.580ns (32.042%)  route 1.230ns (67.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 63.999 - 62.500 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 62.983 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    61.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    61.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.675    62.983    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y41         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.456    63.439 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[12]/Q
                         net (fo=2, routed)           1.230    64.669    design_1_i/axi_isa_0/inst/ISA_Controller_inst/Q[12]
    SLICE_X14Y40         LUT4 (Prop_lut4_I0_O)        0.124    64.793 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[12]_i_1/O
                         net (fo=1, routed)           0.000    64.793    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[12]_i_1_n_0
    SLICE_X14Y40         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.499    63.999    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X14Y40         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[12]/C
                         clock pessimism              0.000    63.999    
                         clock uncertainty           -0.494    63.505    
    SLICE_X14Y40         FDPE (Setup_fdpe_C_D)        0.031    63.536    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[12]
  -------------------------------------------------------------------
                         required time                         63.536    
                         arrival time                         -64.793    
  -------------------------------------------------------------------
                         slack                                 -1.257    

Slack (VIOLATED) :        -1.242ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        1.796ns  (logic 0.580ns (32.286%)  route 1.216ns (67.714%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 63.999 - 62.500 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 62.983 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    61.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    61.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.675    62.983    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y41         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.456    63.439 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[14]/Q
                         net (fo=2, routed)           1.216    64.655    design_1_i/axi_isa_0/inst/ISA_Controller_inst/Q[14]
    SLICE_X15Y40         LUT4 (Prop_lut4_I0_O)        0.124    64.779 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[14]_i_1/O
                         net (fo=1, routed)           0.000    64.779    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[14]_i_1_n_0
    SLICE_X15Y40         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.499    63.999    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X15Y40         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[14]/C
                         clock pessimism              0.000    63.999    
                         clock uncertainty           -0.494    63.505    
    SLICE_X15Y40         FDPE (Setup_fdpe_C_D)        0.032    63.537    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[14]
  -------------------------------------------------------------------
                         required time                         63.537    
                         arrival time                         -64.779    
  -------------------------------------------------------------------
                         slack                                 -1.242    

Slack (VIOLATED) :        -1.242ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        1.699ns  (logic 0.456ns (26.838%)  route 1.243ns (73.162%))
  Logic Levels:           0  
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 64.000 - 62.500 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 62.982 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    61.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    61.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.674    62.982    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/s00_axi_aclk
    SLICE_X18Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.456    63.438 r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D0_reg/Q
                         net (fo=1, routed)           1.243    64.681    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D0
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.500    64.000    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/clk_16m_i
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D1_reg/C
                         clock pessimism              0.000    64.000    
                         clock uncertainty           -0.494    63.506    
    SLICE_X17Y46         FDRE (Setup_fdre_C_D)       -0.067    63.439    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D1_reg
  -------------------------------------------------------------------
                         required time                         63.439    
                         arrival time                         -64.681    
  -------------------------------------------------------------------
                         slack                                 -1.242    

Slack (VIOLATED) :        -1.231ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        1.787ns  (logic 0.718ns (40.188%)  route 1.069ns (59.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 64.000 - 62.500 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 62.982 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    61.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    61.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.674    62.982    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.419    63.401 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg3_reg[7]/Q
                         net (fo=2, routed)           1.069    64.470    design_1_i/axi_isa_0/inst/ISA_Controller_inst/slv_reg3_reg[15][7]
    SLICE_X19Y44         LUT6 (Prop_lut6_I1_O)        0.299    64.769 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[7]_i_1/O
                         net (fo=1, routed)           0.000    64.769    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[7]_i_1_n_0
    SLICE_X19Y44         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.500    64.000    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X19Y44         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[7]/C
                         clock pessimism              0.000    64.000    
                         clock uncertainty           -0.494    63.506    
    SLICE_X19Y44         FDPE (Setup_fdpe_C_D)        0.031    63.537    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[7]
  -------------------------------------------------------------------
                         required time                         63.537    
                         arrival time                         -64.769    
  -------------------------------------------------------------------
                         slack                                 -1.231    

Slack (VIOLATED) :        -1.226ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        1.780ns  (logic 0.774ns (43.495%)  route 1.006ns (56.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 63.999 - 62.500 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 62.981 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    61.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    61.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.673    62.981    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y42         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.478    63.459 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=2, routed)           1.006    64.465    design_1_i/axi_isa_0/inst/ISA_Controller_inst/Q[1]
    SLICE_X17Y42         LUT4 (Prop_lut4_I0_O)        0.296    64.761 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[1]_i_1/O
                         net (fo=1, routed)           0.000    64.761    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[1]_i_1_n_0
    SLICE_X17Y42         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.499    63.999    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X17Y42         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[1]/C
                         clock pessimism              0.000    63.999    
                         clock uncertainty           -0.494    63.505    
    SLICE_X17Y42         FDPE (Setup_fdpe_C_D)        0.029    63.534    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[1]
  -------------------------------------------------------------------
                         required time                         63.534    
                         arrival time                         -64.761    
  -------------------------------------------------------------------
                         slack                                 -1.226    

Slack (VIOLATED) :        -1.218ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        1.773ns  (logic 0.580ns (32.718%)  route 1.193ns (67.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 63.999 - 62.500 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 62.983 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    61.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    61.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.675    62.983    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y41         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.456    63.439 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[15]/Q
                         net (fo=2, routed)           1.193    64.632    design_1_i/axi_isa_0/inst/ISA_Controller_inst/Q[15]
    SLICE_X14Y40         LUT4 (Prop_lut4_I0_O)        0.124    64.756 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[15]_i_2/O
                         net (fo=1, routed)           0.000    64.756    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[15]_i_2_n_0
    SLICE_X14Y40         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.499    63.999    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X14Y40         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[15]/C
                         clock pessimism              0.000    63.999    
                         clock uncertainty           -0.494    63.505    
    SLICE_X14Y40         FDPE (Setup_fdpe_C_D)        0.032    63.537    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[15]
  -------------------------------------------------------------------
                         required time                         63.537    
                         arrival time                         -64.756    
  -------------------------------------------------------------------
                         slack                                 -1.218    

Slack (VIOLATED) :        -1.215ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        1.769ns  (logic 0.580ns (32.790%)  route 1.189ns (67.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 64.000 - 62.500 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 62.982 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    61.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    61.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.674    62.982    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456    63.438 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=2, routed)           1.189    64.627    design_1_i/axi_isa_0/inst/ISA_Controller_inst/slv_reg3_reg[15][1]
    SLICE_X18Y45         LUT6 (Prop_lut6_I1_O)        0.124    64.751 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[1]_i_1/O
                         net (fo=1, routed)           0.000    64.751    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[1]_i_1_n_0
    SLICE_X18Y45         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.500    64.000    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X18Y45         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[1]/C
                         clock pessimism              0.000    64.000    
                         clock uncertainty           -0.494    63.506    
    SLICE_X18Y45         FDPE (Setup_fdpe_C_D)        0.029    63.535    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[1]
  -------------------------------------------------------------------
                         required time                         63.535    
                         arrival time                         -64.751    
  -------------------------------------------------------------------
                         slack                                 -1.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.032%)  route 0.395ns (67.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.560     0.901    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y43         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg3_reg[6]/Q
                         net (fo=2, routed)           0.395     1.436    design_1_i/axi_isa_0/inst/ISA_Controller_inst/slv_reg3_reg[15][6]
    SLICE_X19Y43         LUT6 (Prop_lut6_I1_O)        0.045     1.481 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.481    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[6]_i_1_n_0
    SLICE_X19Y43         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.831     0.831    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X19Y43         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[6]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.494     1.325    
    SLICE_X19Y43         FDPE (Hold_fdpe_C_D)         0.092     1.417    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.105%)  route 0.393ns (67.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.562     0.903    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y41         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg3_reg[10]/Q
                         net (fo=2, routed)           0.393     1.437    design_1_i/axi_isa_0/inst/ISA_Controller_inst/slv_reg3_reg[15][10]
    SLICE_X18Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.482 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[10]_i_1/O
                         net (fo=1, routed)           0.000     1.482    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[10]_i_1_n_0
    SLICE_X18Y41         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.830     0.830    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X18Y41         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[10]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.494     1.324    
    SLICE_X18Y41         FDPE (Hold_fdpe_C_D)         0.092     1.416    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.209ns (34.169%)  route 0.403ns (65.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.564     0.905    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y47         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[9]/Q
                         net (fo=2, routed)           0.403     1.471    design_1_i/axi_isa_0/inst/ISA_Controller_inst/Q[9]
    SLICE_X16Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.516 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[9]_i_1/O
                         net (fo=1, routed)           0.000     1.516    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[9]_i_1_n_0
    SLICE_X16Y46         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.831     0.831    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X16Y46         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[9]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.494     1.325    
    SLICE_X16Y46         FDPE (Hold_fdpe_C_D)         0.121     1.446    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.227ns (38.848%)  route 0.357ns (61.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.563     0.904    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg3_reg[4]/Q
                         net (fo=2, routed)           0.357     1.389    design_1_i/axi_isa_0/inst/ISA_Controller_inst/slv_reg3_reg[15][4]
    SLICE_X19Y44         LUT6 (Prop_lut6_I1_O)        0.099     1.488 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.488    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[4]_i_1_n_0
    SLICE_X19Y44         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.831     0.831    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X19Y44         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[4]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.494     1.325    
    SLICE_X19Y44         FDPE (Hold_fdpe_C_D)         0.092     1.417    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.766%)  route 0.400ns (68.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.563     0.904    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[10]/Q
                         net (fo=2, routed)           0.400     1.444    design_1_i/axi_isa_0/inst/ISA_Controller_inst/Q[10]
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.045     1.489 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[10]_i_1/O
                         net (fo=1, routed)           0.000     1.489    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[10]_i_1_n_0
    SLICE_X17Y47         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.832     0.832    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X17Y47         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[10]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.494     1.326    
    SLICE_X17Y47         FDPE (Hold_fdpe_C_D)         0.091     1.417    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.226ns (38.332%)  route 0.364ns (61.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.563     0.904    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y44         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg3_reg[7]/Q
                         net (fo=2, routed)           0.364     1.395    design_1_i/axi_isa_0/inst/ISA_Controller_inst/slv_reg3_reg[15][7]
    SLICE_X19Y44         LUT6 (Prop_lut6_I1_O)        0.098     1.493 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.493    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[7]_i_1_n_0
    SLICE_X19Y44         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.831     0.831    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X19Y44         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[7]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.494     1.325    
    SLICE_X19Y44         FDPE (Hold_fdpe_C_D)         0.092     1.417    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.226ns (36.308%)  route 0.396ns (63.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.559     0.900    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y42         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg3_reg[9]/Q
                         net (fo=2, routed)           0.396     1.424    design_1_i/axi_isa_0/inst/ISA_Controller_inst/slv_reg3_reg[15][9]
    SLICE_X20Y42         LUT6 (Prop_lut6_I1_O)        0.098     1.522 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[9]_i_1/O
                         net (fo=1, routed)           0.000     1.522    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[9]_i_1_n_0
    SLICE_X20Y42         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.829     0.829    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X20Y42         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[9]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.494     1.323    
    SLICE_X20Y42         FDPE (Hold_fdpe_C_D)         0.121     1.444    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.247ns (41.454%)  route 0.349ns (58.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.562     0.903    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y42         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.148     1.051 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[7]/Q
                         net (fo=2, routed)           0.349     1.399    design_1_i/axi_isa_0/inst/ISA_Controller_inst/Q[7]
    SLICE_X17Y42         LUT4 (Prop_lut4_I0_O)        0.099     1.498 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[7]_i_1/O
                         net (fo=1, routed)           0.000     1.498    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[7]_i_1_n_0
    SLICE_X17Y42         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.830     0.830    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X17Y42         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[7]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.494     1.324    
    SLICE_X17Y42         FDPE (Hold_fdpe_C_D)         0.092     1.416    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.209ns (35.022%)  route 0.388ns (64.978%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.562     0.903    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y40         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[4]/Q
                         net (fo=2, routed)           0.388     1.454    design_1_i/axi_isa_0/inst/ISA_Controller_inst/Q[4]
    SLICE_X18Y39         LUT4 (Prop_lut4_I0_O)        0.045     1.499 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[4]_i_1/O
                         net (fo=1, routed)           0.000     1.499    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[4]_i_1_n_0
    SLICE_X18Y39         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.829     0.829    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X18Y39         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[4]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.494     1.323    
    SLICE_X18Y39         FDPE (Hold_fdpe_C_D)         0.092     1.415    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.246ns (41.102%)  route 0.353ns (58.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.562     0.903    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y42         FDRE                                         r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.148     1.051 r  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=2, routed)           0.353     1.403    design_1_i/axi_isa_0/inst/ISA_Controller_inst/Q[1]
    SLICE_X17Y42         LUT4 (Prop_lut4_I0_O)        0.098     1.501 r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[1]_i_1/O
                         net (fo=1, routed)           0.000     1.501    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[1]_i_1_n_0
    SLICE_X17Y42         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.830     0.830    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X17Y42         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[1]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.494     1.324    
    SLICE_X17Y42         FDPE (Hold_fdpe_C_D)         0.091     1.415    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.086    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.572ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.647ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.637ns (18.996%)  route 2.716ns (81.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.679     2.987    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.921     4.426    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.119     4.545 f  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_1/O
                         net (fo=248, routed)         1.795     6.340    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/p_0_in
    SLICE_X14Y48         FDCE                                         f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.502    22.694    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/s00_axi_aclk
    SLICE_X14Y48         FDCE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[1]/C
                         clock pessimism              0.230    22.925    
                         clock uncertainty           -0.302    22.623    
    SLICE_X14Y48         FDCE (Recov_fdce_C_CLR)     -0.636    21.987    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.987    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                 15.647    

Slack (MET) :             15.647ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.637ns (18.996%)  route 2.716ns (81.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.679     2.987    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.921     4.426    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.119     4.545 f  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_1/O
                         net (fo=248, routed)         1.795     6.340    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/p_0_in
    SLICE_X14Y48         FDCE                                         f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.502    22.694    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/s00_axi_aclk
    SLICE_X14Y48         FDCE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[2]/C
                         clock pessimism              0.230    22.925    
                         clock uncertainty           -0.302    22.623    
    SLICE_X14Y48         FDCE (Recov_fdce_C_CLR)     -0.636    21.987    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.987    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                 15.647    

Slack (MET) :             15.647ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.637ns (18.996%)  route 2.716ns (81.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.679     2.987    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.921     4.426    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.119     4.545 f  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_1/O
                         net (fo=248, routed)         1.795     6.340    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/p_0_in
    SLICE_X14Y48         FDCE                                         f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.502    22.694    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/s00_axi_aclk
    SLICE_X14Y48         FDCE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[3]/C
                         clock pessimism              0.230    22.925    
                         clock uncertainty           -0.302    22.623    
    SLICE_X14Y48         FDCE (Recov_fdce_C_CLR)     -0.636    21.987    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.987    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                 15.647    

Slack (MET) :             15.647ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.637ns (18.996%)  route 2.716ns (81.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.679     2.987    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.921     4.426    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.119     4.545 f  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_1/O
                         net (fo=248, routed)         1.795     6.340    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/p_0_in
    SLICE_X14Y48         FDCE                                         f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.502    22.694    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/s00_axi_aclk
    SLICE_X14Y48         FDCE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[4]/C
                         clock pessimism              0.230    22.925    
                         clock uncertainty           -0.302    22.623    
    SLICE_X14Y48         FDCE (Recov_fdce_C_CLR)     -0.636    21.987    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         21.987    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                 15.647    

Slack (MET) :             15.651ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.637ns (19.021%)  route 2.712ns (80.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.679     2.987    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.921     4.426    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.119     4.545 f  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_1/O
                         net (fo=248, routed)         1.791     6.336    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/p_0_in
    SLICE_X15Y48         FDCE                                         f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.502    22.694    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/s00_axi_aclk
    SLICE_X15Y48         FDCE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[0]/C
                         clock pessimism              0.230    22.925    
                         clock uncertainty           -0.302    22.623    
    SLICE_X15Y48         FDCE (Recov_fdce_C_CLR)     -0.636    21.987    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.987    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                 15.651    

Slack (MET) :             15.697ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/state_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.637ns (19.021%)  route 2.712ns (80.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.679     2.987    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.921     4.426    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.119     4.545 f  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_1/O
                         net (fo=248, routed)         1.791     6.336    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/p_0_in
    SLICE_X15Y48         FDPE                                         f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/state_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.502    22.694    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/s00_axi_aclk
    SLICE_X15Y48         FDPE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/state_reg/C
                         clock pessimism              0.230    22.925    
                         clock uncertainty           -0.302    22.623    
    SLICE_X15Y48         FDPE (Recov_fdpe_C_PRE)     -0.590    22.033    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/state_reg
  -------------------------------------------------------------------
                         required time                         22.033    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                 15.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.572ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.213ns (14.792%)  route 1.227ns (85.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.565     0.906    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.358     1.428    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.049     1.477 f  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_1/O
                         net (fo=248, routed)         0.869     2.345    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/p_0_in
    SLICE_X15Y48         FDCE                                         f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.832     1.202    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/s00_axi_aclk
    SLICE_X15Y48         FDCE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[0]/C
                         clock pessimism             -0.262     0.940    
    SLICE_X15Y48         FDCE (Remov_fdce_C_CLR)     -0.166     0.774    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  1.572    

Slack (MET) :             1.575ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/state_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.213ns (14.792%)  route 1.227ns (85.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.565     0.906    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.358     1.428    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.049     1.477 f  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_1/O
                         net (fo=248, routed)         0.869     2.345    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/p_0_in
    SLICE_X15Y48         FDPE                                         f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/state_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.832     1.202    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/s00_axi_aclk
    SLICE_X15Y48         FDPE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/state_reg/C
                         clock pessimism             -0.262     0.940    
    SLICE_X15Y48         FDPE (Remov_fdpe_C_PRE)     -0.169     0.771    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/state_reg
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.576ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.213ns (14.748%)  route 1.231ns (85.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.565     0.906    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.358     1.428    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.049     1.477 f  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_1/O
                         net (fo=248, routed)         0.873     2.350    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/p_0_in
    SLICE_X14Y48         FDCE                                         f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.832     1.202    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/s00_axi_aclk
    SLICE_X14Y48         FDCE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[1]/C
                         clock pessimism             -0.262     0.940    
    SLICE_X14Y48         FDCE (Remov_fdce_C_CLR)     -0.166     0.774    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.576ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.213ns (14.748%)  route 1.231ns (85.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.565     0.906    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.358     1.428    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.049     1.477 f  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_1/O
                         net (fo=248, routed)         0.873     2.350    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/p_0_in
    SLICE_X14Y48         FDCE                                         f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.832     1.202    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/s00_axi_aclk
    SLICE_X14Y48         FDCE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[2]/C
                         clock pessimism             -0.262     0.940    
    SLICE_X14Y48         FDCE (Remov_fdce_C_CLR)     -0.166     0.774    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.576ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.213ns (14.748%)  route 1.231ns (85.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.565     0.906    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.358     1.428    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.049     1.477 f  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_1/O
                         net (fo=248, routed)         0.873     2.350    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/p_0_in
    SLICE_X14Y48         FDCE                                         f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.832     1.202    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/s00_axi_aclk
    SLICE_X14Y48         FDCE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[3]/C
                         clock pessimism             -0.262     0.940    
    SLICE_X14Y48         FDCE (Remov_fdce_C_CLR)     -0.166     0.774    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.576ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.213ns (14.748%)  route 1.231ns (85.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.565     0.906    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.358     1.428    design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.049     1.477 f  design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/int_rst_drv_i_1/O
                         net (fo=248, routed)         0.873     2.350    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/p_0_in
    SLICE_X14Y48         FDCE                                         f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.832     1.202    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/s00_axi_aclk
    SLICE_X14Y48         FDCE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[4]/C
                         clock pessimism             -0.262     0.940    
    SLICE_X14Y48         FDCE (Remov_fdce_C_CLR)     -0.166     0.774    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  1.576    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       57.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.488ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.708ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/dir_isa_sd1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.580ns (14.064%)  route 3.544ns (85.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 63.998 - 62.500 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.674     1.674    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/clk_16m_i
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/Q
                         net (fo=1, routed)           0.656     2.786    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/isa_rst_n
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.910 f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/oe_isa_sd1_i_2/O
                         net (fo=67, routed)          2.888     5.798    design_1_i/axi_isa_0/inst/ISA_Controller_inst/D2_reg
    SLICE_X30Y41         FDPE                                         f  design_1_i/axi_isa_0/inst/ISA_Controller_inst/dir_isa_sd1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.498    63.998    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X30Y41         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/dir_isa_sd1_reg/C
                         clock pessimism              0.004    64.002    
                         clock uncertainty           -0.135    63.867    
    SLICE_X30Y41         FDPE (Recov_fdpe_C_PRE)     -0.361    63.506    design_1_i/axi_isa_0/inst/ISA_Controller_inst/dir_isa_sd1_reg
  -------------------------------------------------------------------
                         required time                         63.506    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                 57.708    

Slack (MET) :             57.708ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_iow_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.580ns (14.064%)  route 3.544ns (85.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 63.998 - 62.500 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.674     1.674    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/clk_16m_i
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/Q
                         net (fo=1, routed)           0.656     2.786    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/isa_rst_n
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.910 f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/oe_isa_sd1_i_2/O
                         net (fo=67, routed)          2.888     5.798    design_1_i/axi_isa_0/inst/ISA_Controller_inst/D2_reg
    SLICE_X30Y41         FDPE                                         f  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_iow_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.498    63.998    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X30Y41         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_iow_reg/C
                         clock pessimism              0.004    64.002    
                         clock uncertainty           -0.135    63.867    
    SLICE_X30Y41         FDPE (Recov_fdpe_C_PRE)     -0.361    63.506    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_iow_reg
  -------------------------------------------------------------------
                         required time                         63.506    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                 57.708    

Slack (MET) :             57.708ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/oe_isa_sd1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.580ns (14.064%)  route 3.544ns (85.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 63.998 - 62.500 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.674     1.674    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/clk_16m_i
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/Q
                         net (fo=1, routed)           0.656     2.786    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/isa_rst_n
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.910 f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/oe_isa_sd1_i_2/O
                         net (fo=67, routed)          2.888     5.798    design_1_i/axi_isa_0/inst/ISA_Controller_inst/D2_reg
    SLICE_X30Y41         FDPE                                         f  design_1_i/axi_isa_0/inst/ISA_Controller_inst/oe_isa_sd1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.498    63.998    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X30Y41         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/oe_isa_sd1_reg/C
                         clock pessimism              0.004    64.002    
                         clock uncertainty           -0.135    63.867    
    SLICE_X30Y41         FDPE (Recov_fdpe_C_PRE)     -0.361    63.506    design_1_i/axi_isa_0/inst/ISA_Controller_inst/oe_isa_sd1_reg
  -------------------------------------------------------------------
                         required time                         63.506    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                 57.708    

Slack (MET) :             58.031ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ior_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.580ns (15.248%)  route 3.224ns (84.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 63.998 - 62.500 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.674     1.674    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/clk_16m_i
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/Q
                         net (fo=1, routed)           0.656     2.786    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/isa_rst_n
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.910 f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/oe_isa_sd1_i_2/O
                         net (fo=67, routed)          2.568     5.478    design_1_i/axi_isa_0/inst/ISA_Controller_inst/D2_reg
    SLICE_X29Y41         FDPE                                         f  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ior_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.498    63.998    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X29Y41         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ior_reg/C
                         clock pessimism              0.004    64.002    
                         clock uncertainty           -0.135    63.867    
    SLICE_X29Y41         FDPE (Recov_fdpe_C_PRE)     -0.359    63.508    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ior_reg
  -------------------------------------------------------------------
                         required time                         63.508    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                 58.031    

Slack (MET) :             58.190ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_rd_done_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.580ns (15.289%)  route 3.213ns (84.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 64.007 - 62.500 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.674     1.674    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/clk_16m_i
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/Q
                         net (fo=1, routed)           0.656     2.786    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/isa_rst_n
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.910 f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/oe_isa_sd1_i_2/O
                         net (fo=67, routed)          2.557     5.467    design_1_i/axi_isa_0/inst/ISA_Controller_inst/D2_reg
    SLICE_X12Y43         FDCE                                         f  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_rd_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.507    64.007    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X12Y43         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_rd_done_reg/C
                         clock pessimism              0.105    64.112    
                         clock uncertainty           -0.135    63.977    
    SLICE_X12Y43         FDCE (Recov_fdce_C_CLR)     -0.319    63.658    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_rd_done_reg
  -------------------------------------------------------------------
                         required time                         63.658    
                         arrival time                          -5.467    
  -------------------------------------------------------------------
                         slack                                 58.190    

Slack (MET) :             58.190ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.580ns (15.289%)  route 3.213ns (84.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 64.007 - 62.500 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.674     1.674    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/clk_16m_i
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/Q
                         net (fo=1, routed)           0.656     2.786    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/isa_rst_n
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.910 f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/oe_isa_sd1_i_2/O
                         net (fo=67, routed)          2.557     5.467    design_1_i/axi_isa_0/inst/ISA_Controller_inst/D2_reg
    SLICE_X12Y43         FDCE                                         f  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.507    64.007    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X12Y43         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg/C
                         clock pessimism              0.105    64.112    
                         clock uncertainty           -0.135    63.977    
    SLICE_X12Y43         FDCE (Recov_fdce_C_CLR)     -0.319    63.658    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_wr_done_reg
  -------------------------------------------------------------------
                         required time                         63.658    
                         arrival time                          -5.467    
  -------------------------------------------------------------------
                         slack                                 58.190    

Slack (MET) :             58.311ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.580ns (15.856%)  route 3.078ns (84.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 63.998 - 62.500 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.674     1.674    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/clk_16m_i
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/Q
                         net (fo=1, routed)           0.656     2.786    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/isa_rst_n
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.910 f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/oe_isa_sd1_i_2/O
                         net (fo=67, routed)          2.422     5.332    design_1_i/axi_isa_0/inst/ISA_Controller_inst/D2_reg
    SLICE_X18Y39         FDPE                                         f  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.498    63.998    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X18Y39         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[4]/C
                         clock pessimism              0.139    64.137    
                         clock uncertainty           -0.135    64.002    
    SLICE_X18Y39         FDPE (Recov_fdpe_C_PRE)     -0.359    63.643    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[4]
  -------------------------------------------------------------------
                         required time                         63.643    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                 58.311    

Slack (MET) :             58.405ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[12]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 0.580ns (16.428%)  route 2.951ns (83.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 63.999 - 62.500 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.674     1.674    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/clk_16m_i
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/Q
                         net (fo=1, routed)           0.656     2.786    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/isa_rst_n
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.910 f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/oe_isa_sd1_i_2/O
                         net (fo=67, routed)          2.294     5.205    design_1_i/axi_isa_0/inst/ISA_Controller_inst/D2_reg
    SLICE_X14Y40         FDPE                                         f  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.499    63.999    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X14Y40         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[12]/C
                         clock pessimism              0.105    64.104    
                         clock uncertainty           -0.135    63.969    
    SLICE_X14Y40         FDPE (Recov_fdpe_C_PRE)     -0.359    63.610    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[12]
  -------------------------------------------------------------------
                         required time                         63.610    
                         arrival time                          -5.205    
  -------------------------------------------------------------------
                         slack                                 58.405    

Slack (MET) :             58.405ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[15]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 0.580ns (16.428%)  route 2.951ns (83.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 63.999 - 62.500 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.674     1.674    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/clk_16m_i
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/Q
                         net (fo=1, routed)           0.656     2.786    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/isa_rst_n
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.910 f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/oe_isa_sd1_i_2/O
                         net (fo=67, routed)          2.294     5.205    design_1_i/axi_isa_0/inst/ISA_Controller_inst/D2_reg
    SLICE_X14Y40         FDPE                                         f  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.499    63.999    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X14Y40         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[15]/C
                         clock pessimism              0.105    64.104    
                         clock uncertainty           -0.135    63.969    
    SLICE_X14Y40         FDPE (Recov_fdpe_C_PRE)     -0.359    63.610    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[15]
  -------------------------------------------------------------------
                         required time                         63.610    
                         arrival time                          -5.205    
  -------------------------------------------------------------------
                         slack                                 58.405    

Slack (MET) :             58.410ns  (required time - arrival time)
  Source:                 design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[14]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.580ns (16.448%)  route 2.946ns (83.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 63.999 - 62.500 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.674     1.674    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/clk_16m_i
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/Q
                         net (fo=1, routed)           0.656     2.786    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/isa_rst_n
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.910 f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/oe_isa_sd1_i_2/O
                         net (fo=67, routed)          2.290     5.200    design_1_i/axi_isa_0/inst/ISA_Controller_inst/D2_reg
    SLICE_X15Y40         FDPE                                         f  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.487    63.987    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    60.810 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    62.409    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.499    63.999    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X15Y40         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[14]/C
                         clock pessimism              0.105    64.104    
                         clock uncertainty           -0.135    63.969    
    SLICE_X15Y40         FDPE (Recov_fdpe_C_PRE)     -0.359    63.610    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[14]
  -------------------------------------------------------------------
                         required time                         63.610    
                         arrival time                          -5.200    
  -------------------------------------------------------------------
                         slack                                 58.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.354%)  route 0.470ns (71.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.563     0.563    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/clk_16m_i
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/Q
                         net (fo=1, routed)           0.219     0.923    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/isa_rst_n
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.968 f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/oe_isa_sd1_i_2/O
                         net (fo=67, routed)          0.251     1.219    design_1_i/axi_isa_0/inst/ISA_Controller_inst/D2_reg
    SLICE_X23Y46         FDCE                                         f  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.828     0.828    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X23Y46         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[0]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X23Y46         FDCE (Remov_fdce_C_CLR)     -0.092     0.731    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.354%)  route 0.470ns (71.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.563     0.563    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/clk_16m_i
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/Q
                         net (fo=1, routed)           0.219     0.923    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/isa_rst_n
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.968 f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/oe_isa_sd1_i_2/O
                         net (fo=67, routed)          0.251     1.219    design_1_i/axi_isa_0/inst/ISA_Controller_inst/D2_reg
    SLICE_X23Y46         FDCE                                         f  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.828     0.828    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X23Y46         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[1]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X23Y46         FDCE (Remov_fdce_C_CLR)     -0.092     0.731    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.354%)  route 0.470ns (71.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.563     0.563    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/clk_16m_i
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/Q
                         net (fo=1, routed)           0.219     0.923    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/isa_rst_n
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.968 f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/oe_isa_sd1_i_2/O
                         net (fo=67, routed)          0.251     1.219    design_1_i/axi_isa_0/inst/ISA_Controller_inst/D2_reg
    SLICE_X23Y46         FDCE                                         f  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.828     0.828    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X23Y46         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[2]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X23Y46         FDCE (Remov_fdce_C_CLR)     -0.092     0.731    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.354%)  route 0.470ns (71.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.563     0.563    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/clk_16m_i
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/Q
                         net (fo=1, routed)           0.219     0.923    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/isa_rst_n
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.968 f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/oe_isa_sd1_i_2/O
                         net (fo=67, routed)          0.251     1.219    design_1_i/axi_isa_0/inst/ISA_Controller_inst/D2_reg
    SLICE_X23Y46         FDCE                                         f  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.828     0.828    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X23Y46         FDCE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[3]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X23Y46         FDCE (Remov_fdce_C_CLR)     -0.092     0.731    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[14]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.729%)  route 0.419ns (69.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.563     0.563    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/clk_16m_i
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/Q
                         net (fo=1, routed)           0.219     0.923    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/isa_rst_n
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.968 f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/oe_isa_sd1_i_2/O
                         net (fo=67, routed)          0.200     1.168    design_1_i/axi_isa_0/inst/ISA_Controller_inst/D2_reg
    SLICE_X16Y45         FDPE                                         f  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.831     0.831    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X16Y45         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[14]/C
                         clock pessimism             -0.252     0.579    
    SLICE_X16Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     0.508    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[5]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.729%)  route 0.419ns (69.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.563     0.563    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/clk_16m_i
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/Q
                         net (fo=1, routed)           0.219     0.923    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/isa_rst_n
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.968 f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/oe_isa_sd1_i_2/O
                         net (fo=67, routed)          0.200     1.168    design_1_i/axi_isa_0/inst/ISA_Controller_inst/D2_reg
    SLICE_X16Y45         FDPE                                         f  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.831     0.831    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X16Y45         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[5]/C
                         clock pessimism             -0.252     0.579    
    SLICE_X16Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     0.508    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[8]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.729%)  route 0.419ns (69.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.563     0.563    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/clk_16m_i
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/Q
                         net (fo=1, routed)           0.219     0.923    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/isa_rst_n
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.968 f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/oe_isa_sd1_i_2/O
                         net (fo=67, routed)          0.200     1.168    design_1_i/axi_isa_0/inst/ISA_Controller_inst/D2_reg
    SLICE_X16Y45         FDPE                                         f  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.831     0.831    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X16Y45         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[8]/C
                         clock pessimism             -0.252     0.579    
    SLICE_X16Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     0.508    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[11]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.183%)  route 0.430ns (69.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.563     0.563    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/clk_16m_i
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/Q
                         net (fo=1, routed)           0.219     0.923    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/isa_rst_n
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.968 f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/oe_isa_sd1_i_2/O
                         net (fo=67, routed)          0.211     1.179    design_1_i/axi_isa_0/inst/ISA_Controller_inst/D2_reg
    SLICE_X16Y46         FDPE                                         f  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.831     0.831    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X16Y46         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[11]/C
                         clock pessimism             -0.255     0.576    
    SLICE_X16Y46         FDPE (Remov_fdpe_C_PRE)     -0.071     0.505    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.505    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[8]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.183%)  route 0.430ns (69.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.563     0.563    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/clk_16m_i
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/Q
                         net (fo=1, routed)           0.219     0.923    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/isa_rst_n
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.968 f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/oe_isa_sd1_i_2/O
                         net (fo=67, routed)          0.211     1.179    design_1_i/axi_isa_0/inst/ISA_Controller_inst/D2_reg
    SLICE_X16Y46         FDPE                                         f  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.831     0.831    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X16Y46         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[8]/C
                         clock pessimism             -0.255     0.576    
    SLICE_X16Y46         FDPE (Remov_fdpe_C_PRE)     -0.071     0.505    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.505    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[9]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.183%)  route 0.430ns (69.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.563     0.563    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/clk_16m_i
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/D2_reg/Q
                         net (fo=1, routed)           0.219     0.923    design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/isa_rst_n
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.968 f  design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/oe_isa_sd1_i_2/O
                         net (fo=67, routed)          0.211     1.179    design_1_i/axi_isa_0/inst/ISA_Controller_inst/D2_reg
    SLICE_X16Y46         FDPE                                         f  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.831     0.831    design_1_i/axi_isa_0/inst/ISA_Controller_inst/clk_16m_i
    SLICE_X16Y46         FDPE                                         r  design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[9]/C
                         clock pessimism             -0.255     0.576    
    SLICE_X16Y46         FDPE (Remov_fdpe_C_PRE)     -0.071     0.505    design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.505    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.674    





