library ieee;
	use ieee.std_logic_1164.all;
	use ieee.std_logic_arith.all;
	use ieee.std_logic_unsigned.all;

entity mux2x1 is
   port(
      SEL : in std_logic;
      A   : in std_logic_vector (7 downto 0);
      B   : in std_logic_vector (7 downto 0);
      Q   : out std_logic_vector (7 downto 0)
    );
end mux2x1

architecture BEH of mux2x1 is
  begin
      Q <= A when SEL = '0' else 
           B when SEL = '1' else
           (others => '0');
      
end BEH;
