#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5e86039d3d80 .scope module, "tb_conv2d" "tb_conv2d" 2 3;
 .timescale -9 -12;
P_0x5e8603a03780 .param/l "ADDR_WIDTH" 0 2 14, +C4<00000000000000000000000000010000>;
P_0x5e8603a037c0 .param/l "BATCH_SIZE" 0 2 5, +C4<00000000000000000000000000000001>;
P_0x5e8603a03800 .param/l "DATA_WIDTH" 0 2 13, +C4<00000000000000000000000000001000>;
P_0x5e8603a03840 .param/l "INPUT_MEM_SIZE" 0 2 20, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000>;
P_0x5e8603a03880 .param/l "IN_CHANNELS" 0 2 6, +C4<00000000000000000000000000000010>;
P_0x5e8603a038c0 .param/l "IN_HEIGHT" 0 2 8, +C4<00000000000000000000000000000100>;
P_0x5e8603a03900 .param/l "IN_WIDTH" 0 2 9, +C4<00000000000000000000000000000100>;
P_0x5e8603a03940 .param/l "KERNEL_SIZE" 0 2 10, +C4<00000000000000000000000000000010>;
P_0x5e8603a03980 .param/l "OUTPUT_MEM_SIZE" 0 2 21, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100>;
P_0x5e8603a039c0 .param/l "OUT_CHANNELS" 0 2 7, +C4<00000000000000000000000000000001>;
P_0x5e8603a03a00 .param/l "OUT_HEIGHT" 0 2 16, +C4<0000000000000000000000000000000000000000000000000000000000000000010>;
P_0x5e8603a03a40 .param/l "OUT_WIDTH" 0 2 17, +C4<0000000000000000000000000000000000000000000000000000000000000000010>;
P_0x5e8603a03a80 .param/l "PADDING" 0 2 12, +C4<00000000000000000000000000000000>;
P_0x5e8603a03ac0 .param/l "STRIDE" 0 2 11, +C4<00000000000000000000000000000010>;
L_0x5e8603a58dd0 .functor AND 1, v0x5e8603a540e0_0, L_0x5e8603a544e0, C4<1>, C4<1>;
v0x5e8603a567c0_0 .net *"_ivl_0", 127 0, L_0x5e8603a5a960;  1 drivers
v0x5e8603a568c0_0 .net *"_ivl_10", 7 0, L_0x5e8603a6ab00;  1 drivers
v0x5e8603a569a0_0 .net *"_ivl_12", 31 0, L_0x5e8603a6aba0;  1 drivers
L_0x723dc87860a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e8603a56a60_0 .net *"_ivl_15", 23 0, L_0x723dc87860a8;  1 drivers
L_0x723dc87860f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e8603a56b40_0 .net/2u *"_ivl_16", 31 0, L_0x723dc87860f0;  1 drivers
v0x5e8603a56c70_0 .net *"_ivl_18", 31 0, L_0x5e8603a6ace0;  1 drivers
L_0x723dc8786018 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e8603a56d50_0 .net *"_ivl_3", 111 0, L_0x723dc8786018;  1 drivers
L_0x723dc8786060 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x5e8603a56e30_0 .net/2u *"_ivl_4", 127 0, L_0x723dc8786060;  1 drivers
v0x5e8603a56f10_0 .net *"_ivl_6", 0 0, L_0x5e8603a544e0;  1 drivers
v0x5e8603a56fd0_0 .net *"_ivl_9", 0 0, L_0x5e8603a58dd0;  1 drivers
v0x5e8603a57090 .array "bias", 0 0, 7 0;
v0x5e8603a57170_0 .var "clk", 0 0;
v0x5e8603a57210_0 .var "counting", 0 0;
v0x5e8603a572b0_0 .var/i "cycle_count", 31 0;
v0x5e8603a57390_0 .net "done", 0 0, v0x5e8603a53ca0_0;  1 drivers
v0x5e8603a57460_0 .var/real "execution_time_us", 0 0;
v0x5e8603a57500_0 .var/i "f", 31 0;
v0x5e8603a575e0_0 .var/i "i", 31 0;
v0x5e8603a576c0_0 .net "input_addr", 15 0, v0x5e8603a53e40_0;  1 drivers
v0x5e8603a577b0_0 .net "input_data", 7 0, L_0x5e8603a6ae70;  1 drivers
v0x5e8603a57880_0 .net "input_en", 0 0, v0x5e8603a540e0_0;  1 drivers
v0x5e8603a57950 .array "input_mem", 31 0, 7 0;
v0x5e8603a579f0_0 .net "output_addr", 15 0, v0x5e8603a55840_0;  1 drivers
v0x5e8603a57ac0_0 .net "output_data", 7 0, v0x5e8603a55920_0;  1 drivers
v0x5e8603a57b90_0 .net "output_en", 0 0, v0x5e8603a55a00_0;  1 drivers
v0x5e8603a57c60 .array "output_mem", 3 0, 7 0;
v0x5e8603a57d00_0 .net "output_we", 0 0, v0x5e8603a55ac0_0;  1 drivers
v0x5e8603a57dd0_0 .var "rst", 0 0;
v0x5e8603a57ea0_0 .var "start", 0 0;
v0x5e8603a57f70_0 .net "valid", 0 0, v0x5e8603a55de0_0;  1 drivers
v0x5e8603a58040 .array "weights", 7 0, 7 0;
E_0x5e86039c42f0 .event anyedge, v0x5e8603a53ca0_0;
L_0x5e8603a5a960 .concat [ 16 112 0 0], v0x5e8603a53e40_0, L_0x723dc8786018;
L_0x5e8603a544e0 .cmp/gt 128, L_0x723dc8786060, L_0x5e8603a5a960;
L_0x5e8603a6ab00 .array/port v0x5e8603a57950, v0x5e8603a53e40_0;
L_0x5e8603a6aba0 .concat [ 8 24 0 0], L_0x5e8603a6ab00, L_0x723dc87860a8;
L_0x5e8603a6ace0 .functor MUXZ 32, L_0x723dc87860f0, L_0x5e8603a6aba0, L_0x5e8603a58dd0, C4<>;
L_0x5e8603a6ae70 .part L_0x5e8603a6ace0, 0, 8;
S_0x5e86039d4f90 .scope module, "uut" "conv2d" 2 57, 3 1 0, S_0x5e86039d3d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /OUTPUT 1 "valid";
    .port_info 5 /OUTPUT 16 "input_addr";
    .port_info 6 /INPUT 8 "input_data";
    .port_info 7 /OUTPUT 1 "input_en";
    .port_info 8 /OUTPUT 16 "output_addr";
    .port_info 9 /OUTPUT 8 "output_data";
    .port_info 10 /OUTPUT 1 "output_we";
    .port_info 11 /OUTPUT 1 "output_en";
P_0x5e8603a385a0 .param/l "ADDR_WIDTH" 0 3 11, +C4<00000000000000000000000000010000>;
P_0x5e8603a385e0 .param/l "BATCH_SIZE" 0 3 2, +C4<00000000000000000000000000000001>;
P_0x5e8603a38620 .param/l "COMPUTE_CONV" 1 3 56, C4<0101>;
P_0x5e8603a38660 .param/l "DATA_WIDTH" 0 3 10, +C4<00000000000000000000000000001000>;
P_0x5e8603a386a0 .param/l "DONE_ST" 1 3 59, C4<1000>;
P_0x5e8603a386e0 .param/l "IDLE" 1 3 51, C4<0000>;
P_0x5e8603a38720 .param/l "INIT_WINDOW" 1 3 52, C4<0001>;
P_0x5e8603a38760 .param/l "IN_CHANNELS" 0 3 3, +C4<00000000000000000000000000000010>;
P_0x5e8603a387a0 .param/l "IN_HEIGHT" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x5e8603a387e0 .param/l "IN_WIDTH" 0 3 6, +C4<00000000000000000000000000000100>;
P_0x5e8603a38820 .param/l "KERNEL_SIZE" 0 3 7, +C4<00000000000000000000000000000010>;
P_0x5e8603a38860 .param/l "MAX_CHANNELS" 1 3 36, +C4<00000000000000000000000000001000>;
P_0x5e8603a388a0 .param/l "OUT_CHANNELS" 0 3 4, +C4<00000000000000000000000000000001>;
P_0x5e8603a388e0 .param/l "OUT_HEIGHT" 1 3 33, +C4<0000000000000000000000000000000000000000000000000000000000000000010>;
P_0x5e8603a38920 .param/l "OUT_WIDTH" 1 3 34, +C4<0000000000000000000000000000000000000000000000000000000000000000010>;
P_0x5e8603a38960 .param/l "PADDING" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x5e8603a389a0 .param/l "READ_BIAS" 1 3 53, C4<0010>;
P_0x5e8603a389e0 .param/l "READ_INPUT" 1 3 55, C4<0100>;
P_0x5e8603a38a20 .param/l "SLIDE_WINDOW" 1 3 54, C4<0011>;
P_0x5e8603a38a60 .param/l "STORE_RESULT" 1 3 57, C4<0110>;
P_0x5e8603a38aa0 .param/l "STRIDE" 0 3 8, +C4<00000000000000000000000000000010>;
P_0x5e8603a38ae0 .param/l "WEIGHT_SIZE" 1 3 35, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000>;
P_0x5e8603a38b20 .param/l "WRITE_OUTPUT" 1 3 58, C4<0111>;
v0x5e8603a2f080_0 .net/s *"_ivl_1", 15 0, L_0x5e8603a580e0;  1 drivers
v0x5e8603a2fee0_0 .net/s *"_ivl_12", 15 0, L_0x5e8603a584d0;  1 drivers
v0x5e8603a31a40_0 .net/s *"_ivl_17", 15 0, L_0x5e8603a58780;  1 drivers
v0x5e8603a31ea0_0 .net/s *"_ivl_20", 15 0, L_0x5e8603a58820;  1 drivers
v0x5e8603a33ed0_0 .net/s *"_ivl_25", 15 0, L_0x5e8603a58ab0;  1 drivers
v0x5e8603a1cc50_0 .net/s *"_ivl_28", 15 0, L_0x5e8603a58bb0;  1 drivers
v0x5e8603a52c70_0 .net/s *"_ivl_33", 15 0, L_0x5e8603a58e40;  1 drivers
v0x5e8603a52d50_0 .net/s *"_ivl_36", 15 0, L_0x5e8603a58ee0;  1 drivers
v0x5e8603a52e30_0 .net/s *"_ivl_4", 15 0, L_0x5e8603a581e0;  1 drivers
v0x5e8603a52fa0_0 .net/s *"_ivl_41", 15 0, L_0x5e8603a591d0;  1 drivers
v0x5e8603a53080_0 .net/s *"_ivl_44", 15 0, L_0x5e8603a59300;  1 drivers
v0x5e8603a53160_0 .net/s *"_ivl_49", 15 0, L_0x5e8603a59610;  1 drivers
v0x5e8603a53240_0 .net/s *"_ivl_52", 15 0, L_0x5e8603a596b0;  1 drivers
v0x5e8603a53320_0 .net/s *"_ivl_57", 15 0, L_0x5e8603a59930;  1 drivers
v0x5e8603a53400_0 .net/s *"_ivl_60", 15 0, L_0x5e8603a59a90;  1 drivers
v0x5e8603a534e0_0 .net/s *"_ivl_9", 15 0, L_0x5e8603a58400;  1 drivers
v0x5e8603a535c0_0 .var/s "accumulator", 15 0;
v0x5e8603a536a0_0 .var "batch_idx", 7 0;
v0x5e8603a53780 .array/s "bias", 0 0, 7 0;
v0x5e8603a53860_0 .var/s "bias_val", 7 0;
v0x5e8603a53940_0 .net "clk", 0 0, v0x5e8603a57170_0;  1 drivers
v0x5e8603a53a00_0 .var "computed_input_addr", 15 0;
v0x5e8603a53ae0_0 .var "computed_output_addr", 15 0;
v0x5e8603a53bc0_0 .var "computed_weight_addr", 15 0;
v0x5e8603a53ca0_0 .var "done", 0 0;
v0x5e8603a53d60_0 .var "in_ch_idx", 7 0;
v0x5e8603a53e40_0 .var "input_addr", 15 0;
v0x5e8603a53f20_0 .var/s "input_col", 15 0;
v0x5e8603a54000_0 .net "input_data", 7 0, L_0x5e8603a6ae70;  alias, 1 drivers
v0x5e8603a540e0_0 .var "input_en", 0 0;
v0x5e8603a541a0_0 .var/s "input_row", 15 0;
v0x5e8603a54280_0 .var/s "input_val", 7 0;
v0x5e8603a54360_0 .var "input_valid", 0 0;
v0x5e8603a54420 .array/s "input_vals", 7 0, 7 0;
v0x5e8603a545e0_0 .var "kernel_col", 7 0;
v0x5e8603a546c0_0 .var "kernel_row", 7 0;
v0x5e8603a547a0_0 .net/s "mac_ch0", 15 0, L_0x5e8603a582e0;  1 drivers
v0x5e8603a54880_0 .net/s "mac_ch1", 15 0, L_0x5e8603a585d0;  1 drivers
v0x5e8603a54960_0 .net/s "mac_ch2", 15 0, L_0x5e8603a58940;  1 drivers
v0x5e8603a54a40_0 .net/s "mac_ch3", 15 0, L_0x5e8603a58cb0;  1 drivers
v0x5e8603a54b20_0 .net/s "mac_ch4", 15 0, L_0x5e8603a59060;  1 drivers
v0x5e8603a54c00_0 .net/s "mac_ch5", 15 0, L_0x5e8603a59400;  1 drivers
v0x5e8603a54ce0_0 .net/s "mac_ch6", 15 0, L_0x5e8603a59570;  1 drivers
v0x5e8603a54dc0_0 .net/s "mac_ch7", 15 0, L_0x5e8603a59b90;  1 drivers
v0x5e8603a54ea0_0 .var/s "mac_result", 15 0;
v0x5e8603a54f80_0 .net/s "mac_sum_01", 15 0, L_0x5e8603a59dd0;  1 drivers
v0x5e8603a55060_0 .net/s "mac_sum_0123", 15 0, L_0x5e8603a5a4a0;  1 drivers
v0x5e8603a55140_0 .net/s "mac_sum_23", 15 0, L_0x5e8603a59f10;  1 drivers
v0x5e8603a55220_0 .net/s "mac_sum_45", 15 0, L_0x5e8603a5a130;  1 drivers
v0x5e8603a55300_0 .net/s "mac_sum_4567", 15 0, L_0x5e8603a5a5e0;  1 drivers
v0x5e8603a553e0_0 .net/s "mac_sum_67", 15 0, L_0x5e8603a5a270;  1 drivers
v0x5e8603a554c0_0 .net/s "mac_sum_final", 15 0, L_0x5e8603a5a820;  1 drivers
v0x5e8603a555a0_0 .var "out_ch_idx", 7 0;
v0x5e8603a55680_0 .var "out_col", 7 0;
v0x5e8603a55760_0 .var "out_row", 7 0;
v0x5e8603a55840_0 .var "output_addr", 15 0;
v0x5e8603a55920_0 .var "output_data", 7 0;
v0x5e8603a55a00_0 .var "output_en", 0 0;
v0x5e8603a55ac0_0 .var "output_we", 0 0;
v0x5e8603a55b80_0 .net "rst", 0 0, v0x5e8603a57dd0_0;  1 drivers
v0x5e8603a55c40_0 .net "start", 0 0, v0x5e8603a57ea0_0;  1 drivers
v0x5e8603a55d00_0 .var "state", 3 0;
v0x5e8603a55de0_0 .var "valid", 0 0;
v0x5e8603a55ea0 .array/s "weight_vals", 7 0, 7 0;
v0x5e8603a560b0 .array/s "weights", 7 0, 7 0;
v0x5e8603a56580_0 .var "within_bounds", 0 0;
E_0x5e8603a36740 .event posedge, v0x5e8603a53940_0;
E_0x5e8603a36bc0/0 .event anyedge, v0x5e8603a55760_0, v0x5e8603a546c0_0, v0x5e8603a55680_0, v0x5e8603a545e0_0;
E_0x5e8603a36bc0/1 .event anyedge, v0x5e8603a541a0_0, v0x5e8603a53f20_0, v0x5e8603a536a0_0, v0x5e8603a53d60_0;
E_0x5e8603a36bc0/2 .event anyedge, v0x5e8603a555a0_0;
E_0x5e8603a36bc0 .event/or E_0x5e8603a36bc0/0, E_0x5e8603a36bc0/1, E_0x5e8603a36bc0/2;
E_0x5e8603a36d70/0 .event anyedge, v0x5e8603a547a0_0, v0x5e8603a54f80_0, v0x5e8603a54960_0, v0x5e8603a55060_0;
E_0x5e8603a36d70/1 .event anyedge, v0x5e8603a54b20_0, v0x5e8603a55220_0, v0x5e8603a54ce0_0, v0x5e8603a554c0_0;
E_0x5e8603a36d70 .event/or E_0x5e8603a36d70/0, E_0x5e8603a36d70/1;
v0x5e8603a54420_0 .array/port v0x5e8603a54420, 0;
L_0x5e8603a580e0 .extend/s 16, v0x5e8603a54420_0;
v0x5e8603a55ea0_0 .array/port v0x5e8603a55ea0, 0;
L_0x5e8603a581e0 .extend/s 16, v0x5e8603a55ea0_0;
L_0x5e8603a582e0 .arith/mult 16, L_0x5e8603a580e0, L_0x5e8603a581e0;
v0x5e8603a54420_1 .array/port v0x5e8603a54420, 1;
L_0x5e8603a58400 .extend/s 16, v0x5e8603a54420_1;
v0x5e8603a55ea0_1 .array/port v0x5e8603a55ea0, 1;
L_0x5e8603a584d0 .extend/s 16, v0x5e8603a55ea0_1;
L_0x5e8603a585d0 .arith/mult 16, L_0x5e8603a58400, L_0x5e8603a584d0;
v0x5e8603a54420_2 .array/port v0x5e8603a54420, 2;
L_0x5e8603a58780 .extend/s 16, v0x5e8603a54420_2;
v0x5e8603a55ea0_2 .array/port v0x5e8603a55ea0, 2;
L_0x5e8603a58820 .extend/s 16, v0x5e8603a55ea0_2;
L_0x5e8603a58940 .arith/mult 16, L_0x5e8603a58780, L_0x5e8603a58820;
v0x5e8603a54420_3 .array/port v0x5e8603a54420, 3;
L_0x5e8603a58ab0 .extend/s 16, v0x5e8603a54420_3;
v0x5e8603a55ea0_3 .array/port v0x5e8603a55ea0, 3;
L_0x5e8603a58bb0 .extend/s 16, v0x5e8603a55ea0_3;
L_0x5e8603a58cb0 .arith/mult 16, L_0x5e8603a58ab0, L_0x5e8603a58bb0;
v0x5e8603a54420_4 .array/port v0x5e8603a54420, 4;
L_0x5e8603a58e40 .extend/s 16, v0x5e8603a54420_4;
v0x5e8603a55ea0_4 .array/port v0x5e8603a55ea0, 4;
L_0x5e8603a58ee0 .extend/s 16, v0x5e8603a55ea0_4;
L_0x5e8603a59060 .arith/mult 16, L_0x5e8603a58e40, L_0x5e8603a58ee0;
v0x5e8603a54420_5 .array/port v0x5e8603a54420, 5;
L_0x5e8603a591d0 .extend/s 16, v0x5e8603a54420_5;
v0x5e8603a55ea0_5 .array/port v0x5e8603a55ea0, 5;
L_0x5e8603a59300 .extend/s 16, v0x5e8603a55ea0_5;
L_0x5e8603a59400 .arith/mult 16, L_0x5e8603a591d0, L_0x5e8603a59300;
v0x5e8603a54420_6 .array/port v0x5e8603a54420, 6;
L_0x5e8603a59610 .extend/s 16, v0x5e8603a54420_6;
v0x5e8603a55ea0_6 .array/port v0x5e8603a55ea0, 6;
L_0x5e8603a596b0 .extend/s 16, v0x5e8603a55ea0_6;
L_0x5e8603a59570 .arith/mult 16, L_0x5e8603a59610, L_0x5e8603a596b0;
v0x5e8603a54420_7 .array/port v0x5e8603a54420, 7;
L_0x5e8603a59930 .extend/s 16, v0x5e8603a54420_7;
v0x5e8603a55ea0_7 .array/port v0x5e8603a55ea0, 7;
L_0x5e8603a59a90 .extend/s 16, v0x5e8603a55ea0_7;
L_0x5e8603a59b90 .arith/mult 16, L_0x5e8603a59930, L_0x5e8603a59a90;
L_0x5e8603a59dd0 .arith/sum 16, L_0x5e8603a582e0, L_0x5e8603a585d0;
L_0x5e8603a59f10 .arith/sum 16, L_0x5e8603a58940, L_0x5e8603a58cb0;
L_0x5e8603a5a130 .arith/sum 16, L_0x5e8603a59060, L_0x5e8603a59400;
L_0x5e8603a5a270 .arith/sum 16, L_0x5e8603a59570, L_0x5e8603a59b90;
L_0x5e8603a5a4a0 .arith/sum 16, L_0x5e8603a59dd0, L_0x5e8603a59f10;
L_0x5e8603a5a5e0 .arith/sum 16, L_0x5e8603a5a130, L_0x5e8603a5a270;
L_0x5e8603a5a820 .arith/sum 16, L_0x5e8603a5a4a0, L_0x5e8603a5a5e0;
    .scope S_0x5e86039d4f90;
T_0 ;
    %wait E_0x5e8603a36740;
    %load/vec4 v0x5e8603a55b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 3 45 "$readmemh", "weights.txt", v0x5e8603a560b0 {0 0 0};
    %vpi_call 3 46 "$readmemh", "bias.txt", v0x5e8603a53780 {0 0 0};
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5e86039d4f90;
T_1 ;
    %wait E_0x5e8603a36d70;
    %pushi/vec4 2, 0, 32;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %load/vec4 v0x5e8603a54f80_0;
    %store/vec4 v0x5e8603a54ea0_0, 0, 16;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0x5e8603a547a0_0;
    %store/vec4 v0x5e8603a54ea0_0, 0, 16;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v0x5e8603a54f80_0;
    %store/vec4 v0x5e8603a54ea0_0, 0, 16;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v0x5e8603a54f80_0;
    %load/vec4 v0x5e8603a54960_0;
    %add;
    %store/vec4 v0x5e8603a54ea0_0, 0, 16;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v0x5e8603a55060_0;
    %store/vec4 v0x5e8603a54ea0_0, 0, 16;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0x5e8603a55060_0;
    %load/vec4 v0x5e8603a54b20_0;
    %add;
    %store/vec4 v0x5e8603a54ea0_0, 0, 16;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v0x5e8603a55060_0;
    %load/vec4 v0x5e8603a55220_0;
    %add;
    %store/vec4 v0x5e8603a54ea0_0, 0, 16;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0x5e8603a55060_0;
    %load/vec4 v0x5e8603a55220_0;
    %add;
    %load/vec4 v0x5e8603a54ce0_0;
    %add;
    %store/vec4 v0x5e8603a54ea0_0, 0, 16;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v0x5e8603a554c0_0;
    %store/vec4 v0x5e8603a54ea0_0, 0, 16;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5e86039d4f90;
T_2 ;
    %wait E_0x5e8603a36bc0;
    %load/vec4 v0x5e8603a55760_0;
    %pad/s 32;
    %muli 2, 0, 32;
    %load/vec4 v0x5e8603a546c0_0;
    %pad/s 32;
    %add;
    %subi 0, 0, 32;
    %pad/s 16;
    %store/vec4 v0x5e8603a541a0_0, 0, 16;
    %load/vec4 v0x5e8603a55680_0;
    %pad/s 32;
    %muli 2, 0, 32;
    %load/vec4 v0x5e8603a545e0_0;
    %pad/s 32;
    %add;
    %subi 0, 0, 32;
    %pad/s 16;
    %store/vec4 v0x5e8603a53f20_0, 0, 16;
    %load/vec4 v0x5e8603a541a0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_2.2, 5;
    %load/vec4 v0x5e8603a541a0_0;
    %pad/s 32;
    %cmpi/s 4, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.1, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5e8603a53f20_0;
    %pad/s 32;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_2.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0x5e8603a53f20_0;
    %pad/s 32;
    %cmpi/s 4, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.0;
    %store/vec4 v0x5e8603a56580_0, 0, 1;
    %load/vec4 v0x5e8603a536a0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x5e8603a53d60_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %load/vec4 v0x5e8603a541a0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x5e8603a53f20_0;
    %pad/u 32;
    %add;
    %pad/u 16;
    %store/vec4 v0x5e8603a53a00_0, 0, 16;
    %load/vec4 v0x5e8603a555a0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %load/vec4 v0x5e8603a53d60_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x5e8603a546c0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %add;
    %load/vec4 v0x5e8603a545e0_0;
    %pad/u 32;
    %add;
    %pad/u 16;
    %store/vec4 v0x5e8603a53bc0_0, 0, 16;
    %load/vec4 v0x5e8603a536a0_0;
    %pad/u 67;
    %muli 4, 0, 67;
    %load/vec4 v0x5e8603a555a0_0;
    %pad/u 67;
    %muli 4, 0, 67;
    %add;
    %load/vec4 v0x5e8603a55760_0;
    %pad/u 67;
    %muli 2, 0, 67;
    %add;
    %load/vec4 v0x5e8603a55680_0;
    %pad/u 67;
    %add;
    %pad/u 16;
    %store/vec4 v0x5e8603a53ae0_0, 0, 16;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5e86039d4f90;
T_3 ;
    %wait E_0x5e8603a36740;
    %load/vec4 v0x5e8603a55b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e8603a55d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e8603a53ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e8603a55de0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e8603a536a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e8603a555a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e8603a55760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e8603a55680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e8603a53d60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e8603a546c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e8603a545e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e8603a535c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e8603a540e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e8603a55a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e8603a55ac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e8603a54420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e8603a54420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e8603a54420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e8603a54420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e8603a54420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e8603a54420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e8603a54420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e8603a54420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e8603a55ea0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e8603a55ea0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e8603a55ea0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e8603a55ea0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e8603a55ea0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e8603a55ea0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e8603a55ea0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e8603a55ea0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5e8603a55d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e8603a55d00_0, 0;
    %jmp T_3.12;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e8603a53ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e8603a55de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e8603a540e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e8603a55a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e8603a55ac0_0, 0;
    %load/vec4 v0x5e8603a55c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5e8603a55d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e8603a536a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e8603a555a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e8603a55760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e8603a55680_0, 0;
T_3.13 ;
    %jmp T_3.12;
T_3.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e8603a53d60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e8603a546c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e8603a545e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5e8603a55d00_0, 0;
    %jmp T_3.12;
T_3.4 ;
    %ix/getv 4, v0x5e8603a555a0_0;
    %load/vec4a v0x5e8603a53780, 4;
    %assign/vec4 v0x5e8603a53860_0, 0;
    %ix/getv 4, v0x5e8603a555a0_0;
    %load/vec4a v0x5e8603a53780, 4;
    %pad/s 16;
    %assign/vec4 v0x5e8603a535c0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5e8603a55d00_0, 0;
    %jmp T_3.12;
T_3.5 ;
    %load/vec4 v0x5e8603a56580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %load/vec4 v0x5e8603a53a00_0;
    %assign/vec4 v0x5e8603a53e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e8603a540e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e8603a54360_0, 0;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e8603a540e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e8603a54360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e8603a54280_0, 0;
T_3.16 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5e8603a55d00_0, 0;
    %jmp T_3.12;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e8603a540e0_0, 0;
    %load/vec4 v0x5e8603a54360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.17, 8;
    %load/vec4 v0x5e8603a54000_0;
    %ix/getv 3, v0x5e8603a53d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e8603a54420, 0, 4;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv 3, v0x5e8603a53d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e8603a54420, 0, 4;
T_3.18 ;
    %ix/getv 4, v0x5e8603a53bc0_0;
    %load/vec4a v0x5e8603a560b0, 4;
    %ix/getv 3, v0x5e8603a53d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e8603a55ea0, 0, 4;
    %load/vec4 v0x5e8603a53d60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.19, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5e8603a55d00_0, 0;
    %jmp T_3.20;
T_3.19 ;
    %load/vec4 v0x5e8603a53d60_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5e8603a53d60_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5e8603a55d00_0, 0;
T_3.20 ;
    %jmp T_3.12;
T_3.7 ;
    %load/vec4 v0x5e8603a535c0_0;
    %load/vec4 v0x5e8603a54ea0_0;
    %add;
    %assign/vec4 v0x5e8603a535c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e8603a53d60_0, 0;
    %load/vec4 v0x5e8603a545e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.21, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e8603a545e0_0, 0;
    %load/vec4 v0x5e8603a546c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e8603a546c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5e8603a55d00_0, 0;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v0x5e8603a546c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5e8603a546c0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5e8603a55d00_0, 0;
T_3.24 ;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v0x5e8603a545e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5e8603a545e0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5e8603a55d00_0, 0;
T_3.22 ;
    %jmp T_3.12;
T_3.8 ;
    %load/vec4 v0x5e8603a53ae0_0;
    %assign/vec4 v0x5e8603a55840_0, 0;
    %load/vec4 v0x5e8603a535c0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5e8603a55920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e8603a55a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e8603a55ac0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5e8603a55d00_0, 0;
    %jmp T_3.12;
T_3.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e8603a55a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e8603a55ac0_0, 0;
    %load/vec4 v0x5e8603a55680_0;
    %pad/u 67;
    %cmpi/e 1, 0, 67;
    %jmp/0xz  T_3.25, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e8603a55680_0, 0;
    %load/vec4 v0x5e8603a55760_0;
    %pad/u 67;
    %cmpi/e 1, 0, 67;
    %jmp/0xz  T_3.27, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e8603a55760_0, 0;
    %load/vec4 v0x5e8603a555a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.29, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e8603a555a0_0, 0;
    %load/vec4 v0x5e8603a536a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.31, 4;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5e8603a55d00_0, 0;
    %jmp T_3.32;
T_3.31 ;
    %load/vec4 v0x5e8603a536a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5e8603a536a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5e8603a55d00_0, 0;
T_3.32 ;
    %jmp T_3.30;
T_3.29 ;
    %load/vec4 v0x5e8603a555a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5e8603a555a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5e8603a55d00_0, 0;
T_3.30 ;
    %jmp T_3.28;
T_3.27 ;
    %load/vec4 v0x5e8603a55760_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5e8603a55760_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5e8603a55d00_0, 0;
T_3.28 ;
    %jmp T_3.26;
T_3.25 ;
    %load/vec4 v0x5e8603a55680_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5e8603a55680_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5e8603a55d00_0, 0;
T_3.26 ;
    %jmp T_3.12;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e8603a53ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e8603a55de0_0, 0;
    %load/vec4 v0x5e8603a55c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.33, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e8603a55d00_0, 0;
T_3.33 ;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5e86039d3d80;
T_4 ;
    %wait E_0x5e8603a36740;
    %load/vec4 v0x5e8603a57b90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.3, 10;
    %load/vec4 v0x5e8603a57d00_0;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x5e8603a579f0_0;
    %pad/u 198;
    %cmpi/u 4, 0, 198;
    %flag_get/vec4 5;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5e8603a57ac0_0;
    %ix/getv 3, v0x5e8603a579f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e8603a57c60, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5e86039d3d80;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e8603a57170_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5e8603a57170_0;
    %inv;
    %store/vec4 v0x5e8603a57170_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5e86039d3d80;
T_6 ;
    %wait E_0x5e8603a36740;
    %load/vec4 v0x5e8603a57dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e8603a572b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5e8603a57210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v0x5e8603a57390_0;
    %nor/r;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5e8603a572b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5e8603a572b0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5e86039d3d80;
T_7 ;
    %vpi_call 2 100 "$readmemh", "weights.txt", v0x5e8603a58040 {0 0 0};
    %vpi_call 2 101 "$readmemh", "bias.txt", v0x5e8603a57090 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e8603a57dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e8603a57ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e8603a57210_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e8603a572b0_0, 0, 32;
    %vpi_call 2 109 "$readmemh", "input_data.txt", v0x5e8603a57950 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e8603a575e0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x5e8603a575e0_0;
    %pad/s 198;
    %cmpi/s 4, 0, 198;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5e8603a575e0_0;
    %store/vec4a v0x5e8603a57c60, 4, 0;
    %load/vec4 v0x5e8603a575e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e8603a575e0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e8603a57dd0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 117 "$readmemh", "input_data.txt", v0x5e8603a57950 {0 0 0};
    %pushi/vec4 3, 0, 32;
T_7.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.3, 5;
    %jmp/1 T_7.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e8603a36740;
    %jmp T_7.2;
T_7.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e8603a57ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e8603a57210_0, 0, 1;
    %wait E_0x5e8603a36740;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e8603a57ea0_0, 0, 1;
T_7.4 ;
    %load/vec4 v0x5e8603a57390_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.5, 6;
    %wait E_0x5e86039c42f0;
    %jmp T_7.4;
T_7.5 ;
    %vpi_func 2 129 "$fopen" 32, "verilog_output.txt", "w" {0 0 0};
    %store/vec4 v0x5e8603a57500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e8603a575e0_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x5e8603a575e0_0;
    %pad/s 198;
    %cmpi/s 4, 0, 198;
    %jmp/0xz T_7.7, 5;
    %vpi_call 2 131 "$fwrite", v0x5e8603a57500_0, "%d\012", &A<v0x5e8603a57c60, v0x5e8603a575e0_0 > {0 0 0};
    %load/vec4 v0x5e8603a575e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e8603a575e0_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %vpi_call 2 133 "$fclose", v0x5e8603a57500_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e8603a57210_0, 0, 1;
    %wait E_0x5e8603a36740;
    %load/vec4 v0x5e8603a572b0_0;
    %cvt/rv/s;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %pushi/real 2097152000, 4075; load=1000.00
    %div/wr;
    %store/real v0x5e8603a57460_0;
    %vpi_call 2 140 "$display", "Output Tensor:" {0 0 0};
    %vpi_call 2 141 "$display", "  [[[[%0d, %0d],", &A<v0x5e8603a57c60, 0>, &A<v0x5e8603a57c60, 1> {0 0 0};
    %vpi_call 2 142 "$display", "      [%0d, %0d]]]]", &A<v0x5e8603a57c60, 2>, &A<v0x5e8603a57c60, 3> {0 0 0};
    %vpi_call 2 144 "$display", "Execution Time: %.2f \302\265s", v0x5e8603a57460_0 {0 0 0};
    %vpi_call 2 145 "$display", "Clock Cycles: %0d", v0x5e8603a572b0_0 {0 0 0};
    %vpi_call 2 146 "$display", "Clock Frequency: 100 MHz" {0 0 0};
    %pushi/real 1073741824, 4071; load=32.0000
    %load/vec4 v0x5e8603a572b0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 147 "$display", "Operations per cycle: %.2f", W<0,r> {0 1 0};
    %vpi_call 2 149 "$display", "Total MAC operations: %0d", 67'sb0000000000000000000000000000000000000000000000000000000000000100000 {0 0 0};
    %vpi_call 2 152 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5e86039d3d80;
T_8 ;
    %delay 100000000, 0;
    %vpi_call 2 158 "$display", "ERROR: Simulation timeout!" {0 0 0};
    %vpi_call 2 159 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "conv2d_tb.v";
    "conv2d.v";
