
sensor_acelerometro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b480  08000258  08000258  00001258  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  0800b6d8  0800b6d8  0000c6d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bb28  0800bb28  0000d1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bb28  0800bb28  0000cb28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bb30  0800bb30  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bb30  0800bb30  0000cb30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bb34  0800bb34  0000cb34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800bb38  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000384  200001d4  0800bd0c  0000d1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000558  0800bd0c  0000d558  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013d3e  00000000  00000000  0000d20a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025aa  00000000  00000000  00020f48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f20  00000000  00000000  000234f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bd3  00000000  00000000  00024418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020b15  00000000  00000000  00024feb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001517d  00000000  00000000  00045b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c730a  00000000  00000000  0005ac7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00121f87  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005450  00000000  00000000  00121fcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0012741c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	200001d4 	.word	0x200001d4
 8000274:	00000000 	.word	0x00000000
 8000278:	0800b6c0 	.word	0x0800b6c0

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	200001d8 	.word	0x200001d8
 8000294:	0800b6c0 	.word	0x0800b6c0

08000298 <strlen>:
 8000298:	4603      	mov	r3, r0
 800029a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800029e:	2a00      	cmp	r2, #0
 80002a0:	d1fb      	bne.n	800029a <strlen+0x2>
 80002a2:	1a18      	subs	r0, r3, r0
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr

080002a8 <__aeabi_drsub>:
 80002a8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002ac:	e002      	b.n	80002b4 <__adddf3>
 80002ae:	bf00      	nop

080002b0 <__aeabi_dsub>:
 80002b0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002b4 <__adddf3>:
 80002b4:	b530      	push	{r4, r5, lr}
 80002b6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ba:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002be:	ea94 0f05 	teq	r4, r5
 80002c2:	bf08      	it	eq
 80002c4:	ea90 0f02 	teqeq	r0, r2
 80002c8:	bf1f      	itttt	ne
 80002ca:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ce:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002d2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002d6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002da:	f000 80e2 	beq.w	80004a2 <__adddf3+0x1ee>
 80002de:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002e2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002e6:	bfb8      	it	lt
 80002e8:	426d      	neglt	r5, r5
 80002ea:	dd0c      	ble.n	8000306 <__adddf3+0x52>
 80002ec:	442c      	add	r4, r5
 80002ee:	ea80 0202 	eor.w	r2, r0, r2
 80002f2:	ea81 0303 	eor.w	r3, r1, r3
 80002f6:	ea82 0000 	eor.w	r0, r2, r0
 80002fa:	ea83 0101 	eor.w	r1, r3, r1
 80002fe:	ea80 0202 	eor.w	r2, r0, r2
 8000302:	ea81 0303 	eor.w	r3, r1, r3
 8000306:	2d36      	cmp	r5, #54	@ 0x36
 8000308:	bf88      	it	hi
 800030a:	bd30      	pophi	{r4, r5, pc}
 800030c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000310:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000314:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000318:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800031c:	d002      	beq.n	8000324 <__adddf3+0x70>
 800031e:	4240      	negs	r0, r0
 8000320:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000324:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000328:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800032c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000330:	d002      	beq.n	8000338 <__adddf3+0x84>
 8000332:	4252      	negs	r2, r2
 8000334:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000338:	ea94 0f05 	teq	r4, r5
 800033c:	f000 80a7 	beq.w	800048e <__adddf3+0x1da>
 8000340:	f1a4 0401 	sub.w	r4, r4, #1
 8000344:	f1d5 0e20 	rsbs	lr, r5, #32
 8000348:	db0d      	blt.n	8000366 <__adddf3+0xb2>
 800034a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800034e:	fa22 f205 	lsr.w	r2, r2, r5
 8000352:	1880      	adds	r0, r0, r2
 8000354:	f141 0100 	adc.w	r1, r1, #0
 8000358:	fa03 f20e 	lsl.w	r2, r3, lr
 800035c:	1880      	adds	r0, r0, r2
 800035e:	fa43 f305 	asr.w	r3, r3, r5
 8000362:	4159      	adcs	r1, r3
 8000364:	e00e      	b.n	8000384 <__adddf3+0xd0>
 8000366:	f1a5 0520 	sub.w	r5, r5, #32
 800036a:	f10e 0e20 	add.w	lr, lr, #32
 800036e:	2a01      	cmp	r2, #1
 8000370:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000374:	bf28      	it	cs
 8000376:	f04c 0c02 	orrcs.w	ip, ip, #2
 800037a:	fa43 f305 	asr.w	r3, r3, r5
 800037e:	18c0      	adds	r0, r0, r3
 8000380:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000384:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000388:	d507      	bpl.n	800039a <__adddf3+0xe6>
 800038a:	f04f 0e00 	mov.w	lr, #0
 800038e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000392:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000396:	eb6e 0101 	sbc.w	r1, lr, r1
 800039a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800039e:	d31b      	bcc.n	80003d8 <__adddf3+0x124>
 80003a0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003a4:	d30c      	bcc.n	80003c0 <__adddf3+0x10c>
 80003a6:	0849      	lsrs	r1, r1, #1
 80003a8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003ac:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b0:	f104 0401 	add.w	r4, r4, #1
 80003b4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003bc:	f080 809a 	bcs.w	80004f4 <__adddf3+0x240>
 80003c0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003c4:	bf08      	it	eq
 80003c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ca:	f150 0000 	adcs.w	r0, r0, #0
 80003ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003d2:	ea41 0105 	orr.w	r1, r1, r5
 80003d6:	bd30      	pop	{r4, r5, pc}
 80003d8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003dc:	4140      	adcs	r0, r0
 80003de:	eb41 0101 	adc.w	r1, r1, r1
 80003e2:	3c01      	subs	r4, #1
 80003e4:	bf28      	it	cs
 80003e6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ea:	d2e9      	bcs.n	80003c0 <__adddf3+0x10c>
 80003ec:	f091 0f00 	teq	r1, #0
 80003f0:	bf04      	itt	eq
 80003f2:	4601      	moveq	r1, r0
 80003f4:	2000      	moveq	r0, #0
 80003f6:	fab1 f381 	clz	r3, r1
 80003fa:	bf08      	it	eq
 80003fc:	3320      	addeq	r3, #32
 80003fe:	f1a3 030b 	sub.w	r3, r3, #11
 8000402:	f1b3 0220 	subs.w	r2, r3, #32
 8000406:	da0c      	bge.n	8000422 <__adddf3+0x16e>
 8000408:	320c      	adds	r2, #12
 800040a:	dd08      	ble.n	800041e <__adddf3+0x16a>
 800040c:	f102 0c14 	add.w	ip, r2, #20
 8000410:	f1c2 020c 	rsb	r2, r2, #12
 8000414:	fa01 f00c 	lsl.w	r0, r1, ip
 8000418:	fa21 f102 	lsr.w	r1, r1, r2
 800041c:	e00c      	b.n	8000438 <__adddf3+0x184>
 800041e:	f102 0214 	add.w	r2, r2, #20
 8000422:	bfd8      	it	le
 8000424:	f1c2 0c20 	rsble	ip, r2, #32
 8000428:	fa01 f102 	lsl.w	r1, r1, r2
 800042c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000430:	bfdc      	itt	le
 8000432:	ea41 010c 	orrle.w	r1, r1, ip
 8000436:	4090      	lslle	r0, r2
 8000438:	1ae4      	subs	r4, r4, r3
 800043a:	bfa2      	ittt	ge
 800043c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000440:	4329      	orrge	r1, r5
 8000442:	bd30      	popge	{r4, r5, pc}
 8000444:	ea6f 0404 	mvn.w	r4, r4
 8000448:	3c1f      	subs	r4, #31
 800044a:	da1c      	bge.n	8000486 <__adddf3+0x1d2>
 800044c:	340c      	adds	r4, #12
 800044e:	dc0e      	bgt.n	800046e <__adddf3+0x1ba>
 8000450:	f104 0414 	add.w	r4, r4, #20
 8000454:	f1c4 0220 	rsb	r2, r4, #32
 8000458:	fa20 f004 	lsr.w	r0, r0, r4
 800045c:	fa01 f302 	lsl.w	r3, r1, r2
 8000460:	ea40 0003 	orr.w	r0, r0, r3
 8000464:	fa21 f304 	lsr.w	r3, r1, r4
 8000468:	ea45 0103 	orr.w	r1, r5, r3
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f1c4 040c 	rsb	r4, r4, #12
 8000472:	f1c4 0220 	rsb	r2, r4, #32
 8000476:	fa20 f002 	lsr.w	r0, r0, r2
 800047a:	fa01 f304 	lsl.w	r3, r1, r4
 800047e:	ea40 0003 	orr.w	r0, r0, r3
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	fa21 f004 	lsr.w	r0, r1, r4
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f094 0f00 	teq	r4, #0
 8000492:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000496:	bf06      	itte	eq
 8000498:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800049c:	3401      	addeq	r4, #1
 800049e:	3d01      	subne	r5, #1
 80004a0:	e74e      	b.n	8000340 <__adddf3+0x8c>
 80004a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004a6:	bf18      	it	ne
 80004a8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004ac:	d029      	beq.n	8000502 <__adddf3+0x24e>
 80004ae:	ea94 0f05 	teq	r4, r5
 80004b2:	bf08      	it	eq
 80004b4:	ea90 0f02 	teqeq	r0, r2
 80004b8:	d005      	beq.n	80004c6 <__adddf3+0x212>
 80004ba:	ea54 0c00 	orrs.w	ip, r4, r0
 80004be:	bf04      	itt	eq
 80004c0:	4619      	moveq	r1, r3
 80004c2:	4610      	moveq	r0, r2
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	ea91 0f03 	teq	r1, r3
 80004ca:	bf1e      	ittt	ne
 80004cc:	2100      	movne	r1, #0
 80004ce:	2000      	movne	r0, #0
 80004d0:	bd30      	popne	{r4, r5, pc}
 80004d2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004d6:	d105      	bne.n	80004e4 <__adddf3+0x230>
 80004d8:	0040      	lsls	r0, r0, #1
 80004da:	4149      	adcs	r1, r1
 80004dc:	bf28      	it	cs
 80004de:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004e2:	bd30      	pop	{r4, r5, pc}
 80004e4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e8:	bf3c      	itt	cc
 80004ea:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ee:	bd30      	popcc	{r4, r5, pc}
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004fc:	f04f 0000 	mov.w	r0, #0
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000506:	bf1a      	itte	ne
 8000508:	4619      	movne	r1, r3
 800050a:	4610      	movne	r0, r2
 800050c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000510:	bf1c      	itt	ne
 8000512:	460b      	movne	r3, r1
 8000514:	4602      	movne	r2, r0
 8000516:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800051a:	bf06      	itte	eq
 800051c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000520:	ea91 0f03 	teqeq	r1, r3
 8000524:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	bf00      	nop

0800052c <__aeabi_ui2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f04f 0500 	mov.w	r5, #0
 8000544:	f04f 0100 	mov.w	r1, #0
 8000548:	e750      	b.n	80003ec <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_i2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000564:	bf48      	it	mi
 8000566:	4240      	negmi	r0, r0
 8000568:	f04f 0100 	mov.w	r1, #0
 800056c:	e73e      	b.n	80003ec <__adddf3+0x138>
 800056e:	bf00      	nop

08000570 <__aeabi_f2d>:
 8000570:	0042      	lsls	r2, r0, #1
 8000572:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000576:	ea4f 0131 	mov.w	r1, r1, rrx
 800057a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800057e:	bf1f      	itttt	ne
 8000580:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000584:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000588:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800058c:	4770      	bxne	lr
 800058e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000592:	bf08      	it	eq
 8000594:	4770      	bxeq	lr
 8000596:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800059a:	bf04      	itt	eq
 800059c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a0:	4770      	bxeq	lr
 80005a2:	b530      	push	{r4, r5, lr}
 80005a4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ac:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b0:	e71c      	b.n	80003ec <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_ul2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	e00a      	b.n	80005da <__aeabi_l2d+0x16>

080005c4 <__aeabi_l2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005d2:	d502      	bpl.n	80005da <__aeabi_l2d+0x16>
 80005d4:	4240      	negs	r0, r0
 80005d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005da:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005de:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005e2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005e6:	f43f aed8 	beq.w	800039a <__adddf3+0xe6>
 80005ea:	f04f 0203 	mov.w	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000602:	f1c2 0320 	rsb	r3, r2, #32
 8000606:	fa00 fc03 	lsl.w	ip, r0, r3
 800060a:	fa20 f002 	lsr.w	r0, r0, r2
 800060e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000612:	ea40 000e 	orr.w	r0, r0, lr
 8000616:	fa21 f102 	lsr.w	r1, r1, r2
 800061a:	4414      	add	r4, r2
 800061c:	e6bd      	b.n	800039a <__adddf3+0xe6>
 800061e:	bf00      	nop

08000620 <__aeabi_dmul>:
 8000620:	b570      	push	{r4, r5, r6, lr}
 8000622:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000626:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800062a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800062e:	bf1d      	ittte	ne
 8000630:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000634:	ea94 0f0c 	teqne	r4, ip
 8000638:	ea95 0f0c 	teqne	r5, ip
 800063c:	f000 f8de 	bleq	80007fc <__aeabi_dmul+0x1dc>
 8000640:	442c      	add	r4, r5
 8000642:	ea81 0603 	eor.w	r6, r1, r3
 8000646:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800064a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800064e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000652:	bf18      	it	ne
 8000654:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000658:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800065c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000660:	d038      	beq.n	80006d4 <__aeabi_dmul+0xb4>
 8000662:	fba0 ce02 	umull	ip, lr, r0, r2
 8000666:	f04f 0500 	mov.w	r5, #0
 800066a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800066e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000672:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000676:	f04f 0600 	mov.w	r6, #0
 800067a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800067e:	f09c 0f00 	teq	ip, #0
 8000682:	bf18      	it	ne
 8000684:	f04e 0e01 	orrne.w	lr, lr, #1
 8000688:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800068c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000690:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000694:	d204      	bcs.n	80006a0 <__aeabi_dmul+0x80>
 8000696:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800069a:	416d      	adcs	r5, r5
 800069c:	eb46 0606 	adc.w	r6, r6, r6
 80006a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006b4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b8:	bf88      	it	hi
 80006ba:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006be:	d81e      	bhi.n	80006fe <__aeabi_dmul+0xde>
 80006c0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006c4:	bf08      	it	eq
 80006c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ca:	f150 0000 	adcs.w	r0, r0, #0
 80006ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d8:	ea46 0101 	orr.w	r1, r6, r1
 80006dc:	ea40 0002 	orr.w	r0, r0, r2
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e8:	bfc2      	ittt	gt
 80006ea:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	popgt	{r4, r5, r6, pc}
 80006f4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f8:	f04f 0e00 	mov.w	lr, #0
 80006fc:	3c01      	subs	r4, #1
 80006fe:	f300 80ab 	bgt.w	8000858 <__aeabi_dmul+0x238>
 8000702:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000706:	bfde      	ittt	le
 8000708:	2000      	movle	r0, #0
 800070a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800070e:	bd70      	pople	{r4, r5, r6, pc}
 8000710:	f1c4 0400 	rsb	r4, r4, #0
 8000714:	3c20      	subs	r4, #32
 8000716:	da35      	bge.n	8000784 <__aeabi_dmul+0x164>
 8000718:	340c      	adds	r4, #12
 800071a:	dc1b      	bgt.n	8000754 <__aeabi_dmul+0x134>
 800071c:	f104 0414 	add.w	r4, r4, #20
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f305 	lsl.w	r3, r0, r5
 8000728:	fa20 f004 	lsr.w	r0, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000738:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800073c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000740:	fa21 f604 	lsr.w	r6, r1, r4
 8000744:	eb42 0106 	adc.w	r1, r2, r6
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 040c 	rsb	r4, r4, #12
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f304 	lsl.w	r3, r0, r4
 8000760:	fa20 f005 	lsr.w	r0, r0, r5
 8000764:	fa01 f204 	lsl.w	r2, r1, r4
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000770:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000774:	f141 0100 	adc.w	r1, r1, #0
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f1c4 0520 	rsb	r5, r4, #32
 8000788:	fa00 f205 	lsl.w	r2, r0, r5
 800078c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000790:	fa20 f304 	lsr.w	r3, r0, r4
 8000794:	fa01 f205 	lsl.w	r2, r1, r5
 8000798:	ea43 0302 	orr.w	r3, r3, r2
 800079c:	fa21 f004 	lsr.w	r0, r1, r4
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	fa21 f204 	lsr.w	r2, r1, r4
 80007a8:	ea20 0002 	bic.w	r0, r0, r2
 80007ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f094 0f00 	teq	r4, #0
 80007c0:	d10f      	bne.n	80007e2 <__aeabi_dmul+0x1c2>
 80007c2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007c6:	0040      	lsls	r0, r0, #1
 80007c8:	eb41 0101 	adc.w	r1, r1, r1
 80007cc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3c01      	subeq	r4, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1a6>
 80007d6:	ea41 0106 	orr.w	r1, r1, r6
 80007da:	f095 0f00 	teq	r5, #0
 80007de:	bf18      	it	ne
 80007e0:	4770      	bxne	lr
 80007e2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007e6:	0052      	lsls	r2, r2, #1
 80007e8:	eb43 0303 	adc.w	r3, r3, r3
 80007ec:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3d01      	subeq	r5, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1c6>
 80007f6:	ea43 0306 	orr.w	r3, r3, r6
 80007fa:	4770      	bx	lr
 80007fc:	ea94 0f0c 	teq	r4, ip
 8000800:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000804:	bf18      	it	ne
 8000806:	ea95 0f0c 	teqne	r5, ip
 800080a:	d00c      	beq.n	8000826 <__aeabi_dmul+0x206>
 800080c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000810:	bf18      	it	ne
 8000812:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000816:	d1d1      	bne.n	80007bc <__aeabi_dmul+0x19c>
 8000818:	ea81 0103 	eor.w	r1, r1, r3
 800081c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000820:	f04f 0000 	mov.w	r0, #0
 8000824:	bd70      	pop	{r4, r5, r6, pc}
 8000826:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800082a:	bf06      	itte	eq
 800082c:	4610      	moveq	r0, r2
 800082e:	4619      	moveq	r1, r3
 8000830:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000834:	d019      	beq.n	800086a <__aeabi_dmul+0x24a>
 8000836:	ea94 0f0c 	teq	r4, ip
 800083a:	d102      	bne.n	8000842 <__aeabi_dmul+0x222>
 800083c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000840:	d113      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000842:	ea95 0f0c 	teq	r5, ip
 8000846:	d105      	bne.n	8000854 <__aeabi_dmul+0x234>
 8000848:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800084c:	bf1c      	itt	ne
 800084e:	4610      	movne	r0, r2
 8000850:	4619      	movne	r1, r3
 8000852:	d10a      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000854:	ea81 0103 	eor.w	r1, r1, r3
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800085c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000860:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000864:	f04f 0000 	mov.w	r0, #0
 8000868:	bd70      	pop	{r4, r5, r6, pc}
 800086a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800086e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000872:	bd70      	pop	{r4, r5, r6, pc}

08000874 <__aeabi_ddiv>:
 8000874:	b570      	push	{r4, r5, r6, lr}
 8000876:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800087a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800087e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000882:	bf1d      	ittte	ne
 8000884:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000888:	ea94 0f0c 	teqne	r4, ip
 800088c:	ea95 0f0c 	teqne	r5, ip
 8000890:	f000 f8a7 	bleq	80009e2 <__aeabi_ddiv+0x16e>
 8000894:	eba4 0405 	sub.w	r4, r4, r5
 8000898:	ea81 0e03 	eor.w	lr, r1, r3
 800089c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008a4:	f000 8088 	beq.w	80009b8 <__aeabi_ddiv+0x144>
 80008a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008ac:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008b4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008bc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008c4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008cc:	429d      	cmp	r5, r3
 80008ce:	bf08      	it	eq
 80008d0:	4296      	cmpeq	r6, r2
 80008d2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008d6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008da:	d202      	bcs.n	80008e2 <__aeabi_ddiv+0x6e>
 80008dc:	085b      	lsrs	r3, r3, #1
 80008de:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e2:	1ab6      	subs	r6, r6, r2
 80008e4:	eb65 0503 	sbc.w	r5, r5, r3
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008f2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 000c 	orrcs.w	r0, r0, ip
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000950:	ea55 0e06 	orrs.w	lr, r5, r6
 8000954:	d018      	beq.n	8000988 <__aeabi_ddiv+0x114>
 8000956:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800095a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800095e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000962:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000966:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800096a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800096e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000972:	d1c0      	bne.n	80008f6 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000978:	d10b      	bne.n	8000992 <__aeabi_ddiv+0x11e>
 800097a:	ea41 0100 	orr.w	r1, r1, r0
 800097e:	f04f 0000 	mov.w	r0, #0
 8000982:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000986:	e7b6      	b.n	80008f6 <__aeabi_ddiv+0x82>
 8000988:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800098c:	bf04      	itt	eq
 800098e:	4301      	orreq	r1, r0
 8000990:	2000      	moveq	r0, #0
 8000992:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000996:	bf88      	it	hi
 8000998:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800099c:	f63f aeaf 	bhi.w	80006fe <__aeabi_dmul+0xde>
 80009a0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009a4:	bf04      	itt	eq
 80009a6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ae:	f150 0000 	adcs.w	r0, r0, #0
 80009b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	pop	{r4, r5, r6, pc}
 80009b8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009bc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009c4:	bfc2      	ittt	gt
 80009c6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	popgt	{r4, r5, r6, pc}
 80009d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009d4:	f04f 0e00 	mov.w	lr, #0
 80009d8:	3c01      	subs	r4, #1
 80009da:	e690      	b.n	80006fe <__aeabi_dmul+0xde>
 80009dc:	ea45 0e06 	orr.w	lr, r5, r6
 80009e0:	e68d      	b.n	80006fe <__aeabi_dmul+0xde>
 80009e2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009e6:	ea94 0f0c 	teq	r4, ip
 80009ea:	bf08      	it	eq
 80009ec:	ea95 0f0c 	teqeq	r5, ip
 80009f0:	f43f af3b 	beq.w	800086a <__aeabi_dmul+0x24a>
 80009f4:	ea94 0f0c 	teq	r4, ip
 80009f8:	d10a      	bne.n	8000a10 <__aeabi_ddiv+0x19c>
 80009fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009fe:	f47f af34 	bne.w	800086a <__aeabi_dmul+0x24a>
 8000a02:	ea95 0f0c 	teq	r5, ip
 8000a06:	f47f af25 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e72c      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a10:	ea95 0f0c 	teq	r5, ip
 8000a14:	d106      	bne.n	8000a24 <__aeabi_ddiv+0x1b0>
 8000a16:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a1a:	f43f aefd 	beq.w	8000818 <__aeabi_dmul+0x1f8>
 8000a1e:	4610      	mov	r0, r2
 8000a20:	4619      	mov	r1, r3
 8000a22:	e722      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a24:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a28:	bf18      	it	ne
 8000a2a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a2e:	f47f aec5 	bne.w	80007bc <__aeabi_dmul+0x19c>
 8000a32:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a36:	f47f af0d 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a3a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a3e:	f47f aeeb 	bne.w	8000818 <__aeabi_dmul+0x1f8>
 8000a42:	e712      	b.n	800086a <__aeabi_dmul+0x24a>

08000a44 <__gedf2>:
 8000a44:	f04f 3cff 	mov.w	ip, #4294967295
 8000a48:	e006      	b.n	8000a58 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__ledf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	e002      	b.n	8000a58 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__cmpdf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a68:	bf18      	it	ne
 8000a6a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a6e:	d01b      	beq.n	8000aa8 <__cmpdf2+0x54>
 8000a70:	b001      	add	sp, #4
 8000a72:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a76:	bf0c      	ite	eq
 8000a78:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a7c:	ea91 0f03 	teqne	r1, r3
 8000a80:	bf02      	ittt	eq
 8000a82:	ea90 0f02 	teqeq	r0, r2
 8000a86:	2000      	moveq	r0, #0
 8000a88:	4770      	bxeq	lr
 8000a8a:	f110 0f00 	cmn.w	r0, #0
 8000a8e:	ea91 0f03 	teq	r1, r3
 8000a92:	bf58      	it	pl
 8000a94:	4299      	cmppl	r1, r3
 8000a96:	bf08      	it	eq
 8000a98:	4290      	cmpeq	r0, r2
 8000a9a:	bf2c      	ite	cs
 8000a9c:	17d8      	asrcs	r0, r3, #31
 8000a9e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aa2:	f040 0001 	orr.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d102      	bne.n	8000ab8 <__cmpdf2+0x64>
 8000ab2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ab6:	d107      	bne.n	8000ac8 <__cmpdf2+0x74>
 8000ab8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d1d6      	bne.n	8000a70 <__cmpdf2+0x1c>
 8000ac2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ac6:	d0d3      	beq.n	8000a70 <__cmpdf2+0x1c>
 8000ac8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop

08000ad0 <__aeabi_cdrcmple>:
 8000ad0:	4684      	mov	ip, r0
 8000ad2:	4610      	mov	r0, r2
 8000ad4:	4662      	mov	r2, ip
 8000ad6:	468c      	mov	ip, r1
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4663      	mov	r3, ip
 8000adc:	e000      	b.n	8000ae0 <__aeabi_cdcmpeq>
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdcmpeq>:
 8000ae0:	b501      	push	{r0, lr}
 8000ae2:	f7ff ffb7 	bl	8000a54 <__cmpdf2>
 8000ae6:	2800      	cmp	r0, #0
 8000ae8:	bf48      	it	mi
 8000aea:	f110 0f00 	cmnmi.w	r0, #0
 8000aee:	bd01      	pop	{r0, pc}

08000af0 <__aeabi_dcmpeq>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff fff4 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000af8:	bf0c      	ite	eq
 8000afa:	2001      	moveq	r0, #1
 8000afc:	2000      	movne	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmplt>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffea 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000b0c:	bf34      	ite	cc
 8000b0e:	2001      	movcc	r0, #1
 8000b10:	2000      	movcs	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmple>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffe0 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000b20:	bf94      	ite	ls
 8000b22:	2001      	movls	r0, #1
 8000b24:	2000      	movhi	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpge>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffce 	bl	8000ad0 <__aeabi_cdrcmple>
 8000b34:	bf94      	ite	ls
 8000b36:	2001      	movls	r0, #1
 8000b38:	2000      	movhi	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmpgt>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffc4 	bl	8000ad0 <__aeabi_cdrcmple>
 8000b48:	bf34      	ite	cc
 8000b4a:	2001      	movcc	r0, #1
 8000b4c:	2000      	movcs	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpun>:
 8000b54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	d102      	bne.n	8000b64 <__aeabi_dcmpun+0x10>
 8000b5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b62:	d10a      	bne.n	8000b7a <__aeabi_dcmpun+0x26>
 8000b64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x20>
 8000b6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b72:	d102      	bne.n	8000b7a <__aeabi_dcmpun+0x26>
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	f04f 0001 	mov.w	r0, #1
 8000b7e:	4770      	bx	lr

08000b80 <__aeabi_d2iz>:
 8000b80:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b84:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b88:	d215      	bcs.n	8000bb6 <__aeabi_d2iz+0x36>
 8000b8a:	d511      	bpl.n	8000bb0 <__aeabi_d2iz+0x30>
 8000b8c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b90:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b94:	d912      	bls.n	8000bbc <__aeabi_d2iz+0x3c>
 8000b96:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b9a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b9e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ba2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ba6:	fa23 f002 	lsr.w	r0, r3, r2
 8000baa:	bf18      	it	ne
 8000bac:	4240      	negne	r0, r0
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bba:	d105      	bne.n	8000bc8 <__aeabi_d2iz+0x48>
 8000bbc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc0:	bf08      	it	eq
 8000bc2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_d2f>:
 8000bd0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bd4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bd8:	bf24      	itt	cs
 8000bda:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bde:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000be2:	d90d      	bls.n	8000c00 <__aeabi_d2f+0x30>
 8000be4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000be8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bec:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bf4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf8:	bf08      	it	eq
 8000bfa:	f020 0001 	biceq.w	r0, r0, #1
 8000bfe:	4770      	bx	lr
 8000c00:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c04:	d121      	bne.n	8000c4a <__aeabi_d2f+0x7a>
 8000c06:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c0a:	bfbc      	itt	lt
 8000c0c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c10:	4770      	bxlt	lr
 8000c12:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c16:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c1a:	f1c2 0218 	rsb	r2, r2, #24
 8000c1e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c22:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c26:	fa20 f002 	lsr.w	r0, r0, r2
 8000c2a:	bf18      	it	ne
 8000c2c:	f040 0001 	orrne.w	r0, r0, #1
 8000c30:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c34:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c38:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c3c:	ea40 000c 	orr.w	r0, r0, ip
 8000c40:	fa23 f302 	lsr.w	r3, r3, r2
 8000c44:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c48:	e7cc      	b.n	8000be4 <__aeabi_d2f+0x14>
 8000c4a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c4e:	d107      	bne.n	8000c60 <__aeabi_d2f+0x90>
 8000c50:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c54:	bf1e      	ittt	ne
 8000c56:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c5a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c5e:	4770      	bxne	lr
 8000c60:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c64:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c68:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c6c:	4770      	bx	lr
 8000c6e:	bf00      	nop

08000c70 <__aeabi_uldivmod>:
 8000c70:	b953      	cbnz	r3, 8000c88 <__aeabi_uldivmod+0x18>
 8000c72:	b94a      	cbnz	r2, 8000c88 <__aeabi_uldivmod+0x18>
 8000c74:	2900      	cmp	r1, #0
 8000c76:	bf08      	it	eq
 8000c78:	2800      	cmpeq	r0, #0
 8000c7a:	bf1c      	itt	ne
 8000c7c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c80:	f04f 30ff 	movne.w	r0, #4294967295
 8000c84:	f000 b9b0 	b.w	8000fe8 <__aeabi_idiv0>
 8000c88:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c8c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c90:	f000 f806 	bl	8000ca0 <__udivmoddi4>
 8000c94:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c9c:	b004      	add	sp, #16
 8000c9e:	4770      	bx	lr

08000ca0 <__udivmoddi4>:
 8000ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ca4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000ca6:	4688      	mov	r8, r1
 8000ca8:	4604      	mov	r4, r0
 8000caa:	468e      	mov	lr, r1
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d14a      	bne.n	8000d46 <__udivmoddi4+0xa6>
 8000cb0:	428a      	cmp	r2, r1
 8000cb2:	4617      	mov	r7, r2
 8000cb4:	d95f      	bls.n	8000d76 <__udivmoddi4+0xd6>
 8000cb6:	fab2 f682 	clz	r6, r2
 8000cba:	b14e      	cbz	r6, 8000cd0 <__udivmoddi4+0x30>
 8000cbc:	f1c6 0320 	rsb	r3, r6, #32
 8000cc0:	fa01 fe06 	lsl.w	lr, r1, r6
 8000cc4:	40b7      	lsls	r7, r6
 8000cc6:	40b4      	lsls	r4, r6
 8000cc8:	fa20 f303 	lsr.w	r3, r0, r3
 8000ccc:	ea43 0e0e 	orr.w	lr, r3, lr
 8000cd0:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cd4:	fa1f fc87 	uxth.w	ip, r7
 8000cd8:	0c23      	lsrs	r3, r4, #16
 8000cda:	fbbe f1f8 	udiv	r1, lr, r8
 8000cde:	fb08 ee11 	mls	lr, r8, r1, lr
 8000ce2:	fb01 f20c 	mul.w	r2, r1, ip
 8000ce6:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000cea:	429a      	cmp	r2, r3
 8000cec:	d907      	bls.n	8000cfe <__udivmoddi4+0x5e>
 8000cee:	18fb      	adds	r3, r7, r3
 8000cf0:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cf4:	d202      	bcs.n	8000cfc <__udivmoddi4+0x5c>
 8000cf6:	429a      	cmp	r2, r3
 8000cf8:	f200 8154 	bhi.w	8000fa4 <__udivmoddi4+0x304>
 8000cfc:	4601      	mov	r1, r0
 8000cfe:	1a9b      	subs	r3, r3, r2
 8000d00:	b2a2      	uxth	r2, r4
 8000d02:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d06:	fb08 3310 	mls	r3, r8, r0, r3
 8000d0a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d0e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000d12:	4594      	cmp	ip, r2
 8000d14:	d90b      	bls.n	8000d2e <__udivmoddi4+0x8e>
 8000d16:	18ba      	adds	r2, r7, r2
 8000d18:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1c:	bf2c      	ite	cs
 8000d1e:	2401      	movcs	r4, #1
 8000d20:	2400      	movcc	r4, #0
 8000d22:	4594      	cmp	ip, r2
 8000d24:	d902      	bls.n	8000d2c <__udivmoddi4+0x8c>
 8000d26:	2c00      	cmp	r4, #0
 8000d28:	f000 813f 	beq.w	8000faa <__udivmoddi4+0x30a>
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d32:	eba2 020c 	sub.w	r2, r2, ip
 8000d36:	2100      	movs	r1, #0
 8000d38:	b11d      	cbz	r5, 8000d42 <__udivmoddi4+0xa2>
 8000d3a:	40f2      	lsrs	r2, r6
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	e9c5 2300 	strd	r2, r3, [r5]
 8000d42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d46:	428b      	cmp	r3, r1
 8000d48:	d905      	bls.n	8000d56 <__udivmoddi4+0xb6>
 8000d4a:	b10d      	cbz	r5, 8000d50 <__udivmoddi4+0xb0>
 8000d4c:	e9c5 0100 	strd	r0, r1, [r5]
 8000d50:	2100      	movs	r1, #0
 8000d52:	4608      	mov	r0, r1
 8000d54:	e7f5      	b.n	8000d42 <__udivmoddi4+0xa2>
 8000d56:	fab3 f183 	clz	r1, r3
 8000d5a:	2900      	cmp	r1, #0
 8000d5c:	d14e      	bne.n	8000dfc <__udivmoddi4+0x15c>
 8000d5e:	4543      	cmp	r3, r8
 8000d60:	f0c0 8112 	bcc.w	8000f88 <__udivmoddi4+0x2e8>
 8000d64:	4282      	cmp	r2, r0
 8000d66:	f240 810f 	bls.w	8000f88 <__udivmoddi4+0x2e8>
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	2d00      	cmp	r5, #0
 8000d6e:	d0e8      	beq.n	8000d42 <__udivmoddi4+0xa2>
 8000d70:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d74:	e7e5      	b.n	8000d42 <__udivmoddi4+0xa2>
 8000d76:	2a00      	cmp	r2, #0
 8000d78:	f000 80ac 	beq.w	8000ed4 <__udivmoddi4+0x234>
 8000d7c:	fab2 f682 	clz	r6, r2
 8000d80:	2e00      	cmp	r6, #0
 8000d82:	f040 80bb 	bne.w	8000efc <__udivmoddi4+0x25c>
 8000d86:	1a8b      	subs	r3, r1, r2
 8000d88:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000d8c:	b2bc      	uxth	r4, r7
 8000d8e:	2101      	movs	r1, #1
 8000d90:	0c02      	lsrs	r2, r0, #16
 8000d92:	b280      	uxth	r0, r0
 8000d94:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d98:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d9c:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000da0:	fb04 f20c 	mul.w	r2, r4, ip
 8000da4:	429a      	cmp	r2, r3
 8000da6:	d90e      	bls.n	8000dc6 <__udivmoddi4+0x126>
 8000da8:	18fb      	adds	r3, r7, r3
 8000daa:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dae:	bf2c      	ite	cs
 8000db0:	f04f 0901 	movcs.w	r9, #1
 8000db4:	f04f 0900 	movcc.w	r9, #0
 8000db8:	429a      	cmp	r2, r3
 8000dba:	d903      	bls.n	8000dc4 <__udivmoddi4+0x124>
 8000dbc:	f1b9 0f00 	cmp.w	r9, #0
 8000dc0:	f000 80ec 	beq.w	8000f9c <__udivmoddi4+0x2fc>
 8000dc4:	46c4      	mov	ip, r8
 8000dc6:	1a9b      	subs	r3, r3, r2
 8000dc8:	fbb3 f8fe 	udiv	r8, r3, lr
 8000dcc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000dd0:	fb04 f408 	mul.w	r4, r4, r8
 8000dd4:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000dd8:	4294      	cmp	r4, r2
 8000dda:	d90b      	bls.n	8000df4 <__udivmoddi4+0x154>
 8000ddc:	18ba      	adds	r2, r7, r2
 8000dde:	f108 33ff 	add.w	r3, r8, #4294967295
 8000de2:	bf2c      	ite	cs
 8000de4:	2001      	movcs	r0, #1
 8000de6:	2000      	movcc	r0, #0
 8000de8:	4294      	cmp	r4, r2
 8000dea:	d902      	bls.n	8000df2 <__udivmoddi4+0x152>
 8000dec:	2800      	cmp	r0, #0
 8000dee:	f000 80d1 	beq.w	8000f94 <__udivmoddi4+0x2f4>
 8000df2:	4698      	mov	r8, r3
 8000df4:	1b12      	subs	r2, r2, r4
 8000df6:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000dfa:	e79d      	b.n	8000d38 <__udivmoddi4+0x98>
 8000dfc:	f1c1 0620 	rsb	r6, r1, #32
 8000e00:	408b      	lsls	r3, r1
 8000e02:	fa08 f401 	lsl.w	r4, r8, r1
 8000e06:	fa00 f901 	lsl.w	r9, r0, r1
 8000e0a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e0e:	fa28 f806 	lsr.w	r8, r8, r6
 8000e12:	408a      	lsls	r2, r1
 8000e14:	431f      	orrs	r7, r3
 8000e16:	fa20 f306 	lsr.w	r3, r0, r6
 8000e1a:	0c38      	lsrs	r0, r7, #16
 8000e1c:	4323      	orrs	r3, r4
 8000e1e:	fa1f fc87 	uxth.w	ip, r7
 8000e22:	0c1c      	lsrs	r4, r3, #16
 8000e24:	fbb8 fef0 	udiv	lr, r8, r0
 8000e28:	fb00 881e 	mls	r8, r0, lr, r8
 8000e2c:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000e30:	fb0e f80c 	mul.w	r8, lr, ip
 8000e34:	45a0      	cmp	r8, r4
 8000e36:	d90e      	bls.n	8000e56 <__udivmoddi4+0x1b6>
 8000e38:	193c      	adds	r4, r7, r4
 8000e3a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e3e:	bf2c      	ite	cs
 8000e40:	f04f 0b01 	movcs.w	fp, #1
 8000e44:	f04f 0b00 	movcc.w	fp, #0
 8000e48:	45a0      	cmp	r8, r4
 8000e4a:	d903      	bls.n	8000e54 <__udivmoddi4+0x1b4>
 8000e4c:	f1bb 0f00 	cmp.w	fp, #0
 8000e50:	f000 80b8 	beq.w	8000fc4 <__udivmoddi4+0x324>
 8000e54:	46d6      	mov	lr, sl
 8000e56:	eba4 0408 	sub.w	r4, r4, r8
 8000e5a:	fa1f f883 	uxth.w	r8, r3
 8000e5e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e62:	fb00 4413 	mls	r4, r0, r3, r4
 8000e66:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e6a:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000e6e:	45a4      	cmp	ip, r4
 8000e70:	d90e      	bls.n	8000e90 <__udivmoddi4+0x1f0>
 8000e72:	193c      	adds	r4, r7, r4
 8000e74:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e78:	bf2c      	ite	cs
 8000e7a:	f04f 0801 	movcs.w	r8, #1
 8000e7e:	f04f 0800 	movcc.w	r8, #0
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d903      	bls.n	8000e8e <__udivmoddi4+0x1ee>
 8000e86:	f1b8 0f00 	cmp.w	r8, #0
 8000e8a:	f000 809f 	beq.w	8000fcc <__udivmoddi4+0x32c>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e94:	eba4 040c 	sub.w	r4, r4, ip
 8000e98:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e9c:	4564      	cmp	r4, ip
 8000e9e:	4673      	mov	r3, lr
 8000ea0:	46e0      	mov	r8, ip
 8000ea2:	d302      	bcc.n	8000eaa <__udivmoddi4+0x20a>
 8000ea4:	d107      	bne.n	8000eb6 <__udivmoddi4+0x216>
 8000ea6:	45f1      	cmp	r9, lr
 8000ea8:	d205      	bcs.n	8000eb6 <__udivmoddi4+0x216>
 8000eaa:	ebbe 0302 	subs.w	r3, lr, r2
 8000eae:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000eb2:	3801      	subs	r0, #1
 8000eb4:	46e0      	mov	r8, ip
 8000eb6:	b15d      	cbz	r5, 8000ed0 <__udivmoddi4+0x230>
 8000eb8:	ebb9 0203 	subs.w	r2, r9, r3
 8000ebc:	eb64 0408 	sbc.w	r4, r4, r8
 8000ec0:	fa04 f606 	lsl.w	r6, r4, r6
 8000ec4:	fa22 f301 	lsr.w	r3, r2, r1
 8000ec8:	40cc      	lsrs	r4, r1
 8000eca:	431e      	orrs	r6, r3
 8000ecc:	e9c5 6400 	strd	r6, r4, [r5]
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	e736      	b.n	8000d42 <__udivmoddi4+0xa2>
 8000ed4:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ed8:	0c01      	lsrs	r1, r0, #16
 8000eda:	4614      	mov	r4, r2
 8000edc:	b280      	uxth	r0, r0
 8000ede:	4696      	mov	lr, r2
 8000ee0:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000ee4:	2620      	movs	r6, #32
 8000ee6:	4690      	mov	r8, r2
 8000ee8:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000eec:	4610      	mov	r0, r2
 8000eee:	fbb1 f1f2 	udiv	r1, r1, r2
 8000ef2:	eba3 0308 	sub.w	r3, r3, r8
 8000ef6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000efa:	e74b      	b.n	8000d94 <__udivmoddi4+0xf4>
 8000efc:	40b7      	lsls	r7, r6
 8000efe:	f1c6 0320 	rsb	r3, r6, #32
 8000f02:	fa01 f206 	lsl.w	r2, r1, r6
 8000f06:	fa21 f803 	lsr.w	r8, r1, r3
 8000f0a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f0e:	fa20 f303 	lsr.w	r3, r0, r3
 8000f12:	b2bc      	uxth	r4, r7
 8000f14:	40b0      	lsls	r0, r6
 8000f16:	4313      	orrs	r3, r2
 8000f18:	0c02      	lsrs	r2, r0, #16
 8000f1a:	0c19      	lsrs	r1, r3, #16
 8000f1c:	b280      	uxth	r0, r0
 8000f1e:	fbb8 f9fe 	udiv	r9, r8, lr
 8000f22:	fb0e 8819 	mls	r8, lr, r9, r8
 8000f26:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f2a:	fb09 f804 	mul.w	r8, r9, r4
 8000f2e:	4588      	cmp	r8, r1
 8000f30:	d951      	bls.n	8000fd6 <__udivmoddi4+0x336>
 8000f32:	1879      	adds	r1, r7, r1
 8000f34:	f109 3cff 	add.w	ip, r9, #4294967295
 8000f38:	bf2c      	ite	cs
 8000f3a:	f04f 0a01 	movcs.w	sl, #1
 8000f3e:	f04f 0a00 	movcc.w	sl, #0
 8000f42:	4588      	cmp	r8, r1
 8000f44:	d902      	bls.n	8000f4c <__udivmoddi4+0x2ac>
 8000f46:	f1ba 0f00 	cmp.w	sl, #0
 8000f4a:	d031      	beq.n	8000fb0 <__udivmoddi4+0x310>
 8000f4c:	eba1 0108 	sub.w	r1, r1, r8
 8000f50:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f54:	fb09 f804 	mul.w	r8, r9, r4
 8000f58:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f5c:	b29b      	uxth	r3, r3
 8000f5e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f62:	4543      	cmp	r3, r8
 8000f64:	d235      	bcs.n	8000fd2 <__udivmoddi4+0x332>
 8000f66:	18fb      	adds	r3, r7, r3
 8000f68:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f6c:	bf2c      	ite	cs
 8000f6e:	f04f 0a01 	movcs.w	sl, #1
 8000f72:	f04f 0a00 	movcc.w	sl, #0
 8000f76:	4543      	cmp	r3, r8
 8000f78:	d2bb      	bcs.n	8000ef2 <__udivmoddi4+0x252>
 8000f7a:	f1ba 0f00 	cmp.w	sl, #0
 8000f7e:	d1b8      	bne.n	8000ef2 <__udivmoddi4+0x252>
 8000f80:	f1a9 0102 	sub.w	r1, r9, #2
 8000f84:	443b      	add	r3, r7
 8000f86:	e7b4      	b.n	8000ef2 <__udivmoddi4+0x252>
 8000f88:	1a84      	subs	r4, r0, r2
 8000f8a:	eb68 0203 	sbc.w	r2, r8, r3
 8000f8e:	2001      	movs	r0, #1
 8000f90:	4696      	mov	lr, r2
 8000f92:	e6eb      	b.n	8000d6c <__udivmoddi4+0xcc>
 8000f94:	443a      	add	r2, r7
 8000f96:	f1a8 0802 	sub.w	r8, r8, #2
 8000f9a:	e72b      	b.n	8000df4 <__udivmoddi4+0x154>
 8000f9c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa0:	443b      	add	r3, r7
 8000fa2:	e710      	b.n	8000dc6 <__udivmoddi4+0x126>
 8000fa4:	3902      	subs	r1, #2
 8000fa6:	443b      	add	r3, r7
 8000fa8:	e6a9      	b.n	8000cfe <__udivmoddi4+0x5e>
 8000faa:	443a      	add	r2, r7
 8000fac:	3802      	subs	r0, #2
 8000fae:	e6be      	b.n	8000d2e <__udivmoddi4+0x8e>
 8000fb0:	eba7 0808 	sub.w	r8, r7, r8
 8000fb4:	f1a9 0c02 	sub.w	ip, r9, #2
 8000fb8:	4441      	add	r1, r8
 8000fba:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fbe:	fb09 f804 	mul.w	r8, r9, r4
 8000fc2:	e7c9      	b.n	8000f58 <__udivmoddi4+0x2b8>
 8000fc4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000fc8:	443c      	add	r4, r7
 8000fca:	e744      	b.n	8000e56 <__udivmoddi4+0x1b6>
 8000fcc:	3b02      	subs	r3, #2
 8000fce:	443c      	add	r4, r7
 8000fd0:	e75e      	b.n	8000e90 <__udivmoddi4+0x1f0>
 8000fd2:	4649      	mov	r1, r9
 8000fd4:	e78d      	b.n	8000ef2 <__udivmoddi4+0x252>
 8000fd6:	eba1 0108 	sub.w	r1, r1, r8
 8000fda:	46cc      	mov	ip, r9
 8000fdc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe0:	fb09 f804 	mul.w	r8, r9, r4
 8000fe4:	e7b8      	b.n	8000f58 <__udivmoddi4+0x2b8>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	0000      	movs	r0, r0
	...

08000ff0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff0:	b5b0      	push	{r4, r5, r7, lr}
 8000ff2:	b086      	sub	sp, #24
 8000ff4:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ff6:	f000 ff27 	bl	8001e48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ffa:	f000 f971 	bl	80012e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ffe:	f000 fab9 	bl	8001574 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001002:	f000 f9df 	bl	80013c4 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8001006:	f000 fa69 	bl	80014dc <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 800100a:	f000 fa1b 	bl	8001444 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  datos.startMeasure=false;
 800100e:	4bac      	ldr	r3, [pc, #688]	@ (80012c0 <main+0x2d0>)
 8001010:	2200      	movs	r2, #0
 8001012:	761a      	strb	r2, [r3, #24]
  datos.x_axis=0;
 8001014:	4baa      	ldr	r3, [pc, #680]	@ (80012c0 <main+0x2d0>)
 8001016:	f04f 0200 	mov.w	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
  datos.y_axis=0;
 800101c:	4ba8      	ldr	r3, [pc, #672]	@ (80012c0 <main+0x2d0>)
 800101e:	f04f 0200 	mov.w	r2, #0
 8001022:	605a      	str	r2, [r3, #4]
  datos.z_axis=0;
 8001024:	4ba6      	ldr	r3, [pc, #664]	@ (80012c0 <main+0x2d0>)
 8001026:	f04f 0200 	mov.w	r2, #0
 800102a:	609a      	str	r2, [r3, #8]
  datos.acelX_filtrada=0;
 800102c:	4ba4      	ldr	r3, [pc, #656]	@ (80012c0 <main+0x2d0>)
 800102e:	f04f 0200 	mov.w	r2, #0
 8001032:	60da      	str	r2, [r3, #12]
  datos.acelY_filtrada=0;
 8001034:	4ba2      	ldr	r3, [pc, #648]	@ (80012c0 <main+0x2d0>)
 8001036:	f04f 0200 	mov.w	r2, #0
 800103a:	611a      	str	r2, [r3, #16]
  datos.acelZ_filtrada=0;
 800103c:	4ba0      	ldr	r3, [pc, #640]	@ (80012c0 <main+0x2d0>)
 800103e:	f04f 0200 	mov.w	r2, #0
 8001042:	615a      	str	r2, [r3, #20]


  //confirmacion de que existe acelerometro
  HAL_I2C_Mem_Read(&hi2c1, ADXL345_ADDR, REG_DEVID, 1, &acelerometro.ID, 1, 100);
 8001044:	2364      	movs	r3, #100	@ 0x64
 8001046:	9302      	str	r3, [sp, #8]
 8001048:	2301      	movs	r3, #1
 800104a:	9301      	str	r3, [sp, #4]
 800104c:	4b9d      	ldr	r3, [pc, #628]	@ (80012c4 <main+0x2d4>)
 800104e:	9300      	str	r3, [sp, #0]
 8001050:	2301      	movs	r3, #1
 8001052:	2200      	movs	r2, #0
 8001054:	21a6      	movs	r1, #166	@ 0xa6
 8001056:	489c      	ldr	r0, [pc, #624]	@ (80012c8 <main+0x2d8>)
 8001058:	f001 fcd4 	bl	8002a04 <HAL_I2C_Mem_Read>
  if (acelerometro.ID==0xE5) {
 800105c:	4b99      	ldr	r3, [pc, #612]	@ (80012c4 <main+0x2d4>)
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	2be5      	cmp	r3, #229	@ 0xe5
 8001062:	d103      	bne.n	800106c <main+0x7c>
	  acelerometro.deviceReady=true;
 8001064:	4b97      	ldr	r3, [pc, #604]	@ (80012c4 <main+0x2d4>)
 8001066:	2201      	movs	r2, #1
 8001068:	705a      	strb	r2, [r3, #1]
 800106a:	e002      	b.n	8001072 <main+0x82>
  } else{
	  acelerometro.deviceReady=false;
 800106c:	4b95      	ldr	r3, [pc, #596]	@ (80012c4 <main+0x2d4>)
 800106e:	2200      	movs	r2, #0
 8001070:	705a      	strb	r2, [r3, #1]
  }

  //configuracion de acelerometro
  if(acelerometro.deviceReady){
 8001072:	4b94      	ldr	r3, [pc, #592]	@ (80012c4 <main+0x2d4>)
 8001074:	785b      	ldrb	r3, [r3, #1]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <main+0x8e>
	  ADXL_Init();
 800107a:	f000 fadf 	bl	800163c <ADXL_Init>
  {
	  //obtencion de datos crudos
	    uint8_t buffer[2];

	    // Leer X
	    HAL_I2C_Mem_Read(&hi2c1, ADXL345_ADDR, REG_DATAX0, 1, buffer, 2, 100);
 800107e:	2364      	movs	r3, #100	@ 0x64
 8001080:	9302      	str	r3, [sp, #8]
 8001082:	2302      	movs	r3, #2
 8001084:	9301      	str	r3, [sp, #4]
 8001086:	463b      	mov	r3, r7
 8001088:	9300      	str	r3, [sp, #0]
 800108a:	2301      	movs	r3, #1
 800108c:	2232      	movs	r2, #50	@ 0x32
 800108e:	21a6      	movs	r1, #166	@ 0xa6
 8001090:	488d      	ldr	r0, [pc, #564]	@ (80012c8 <main+0x2d8>)
 8001092:	f001 fcb7 	bl	8002a04 <HAL_I2C_Mem_Read>
	    acelerometro.rawX = (buffer[1] << 8 | buffer[0]);
 8001096:	787b      	ldrb	r3, [r7, #1]
 8001098:	b21b      	sxth	r3, r3
 800109a:	021b      	lsls	r3, r3, #8
 800109c:	b21a      	sxth	r2, r3
 800109e:	783b      	ldrb	r3, [r7, #0]
 80010a0:	b21b      	sxth	r3, r3
 80010a2:	4313      	orrs	r3, r2
 80010a4:	b21a      	sxth	r2, r3
 80010a6:	4b87      	ldr	r3, [pc, #540]	@ (80012c4 <main+0x2d4>)
 80010a8:	815a      	strh	r2, [r3, #10]

	    // Leer Y
	    HAL_I2C_Mem_Read(&hi2c1, ADXL345_ADDR, REG_DATAY0, 1, buffer, 2, 100);
 80010aa:	2364      	movs	r3, #100	@ 0x64
 80010ac:	9302      	str	r3, [sp, #8]
 80010ae:	2302      	movs	r3, #2
 80010b0:	9301      	str	r3, [sp, #4]
 80010b2:	463b      	mov	r3, r7
 80010b4:	9300      	str	r3, [sp, #0]
 80010b6:	2301      	movs	r3, #1
 80010b8:	2234      	movs	r2, #52	@ 0x34
 80010ba:	21a6      	movs	r1, #166	@ 0xa6
 80010bc:	4882      	ldr	r0, [pc, #520]	@ (80012c8 <main+0x2d8>)
 80010be:	f001 fca1 	bl	8002a04 <HAL_I2C_Mem_Read>
	    acelerometro.rawY =(buffer[1] << 8 | buffer[0]);
 80010c2:	787b      	ldrb	r3, [r7, #1]
 80010c4:	b21b      	sxth	r3, r3
 80010c6:	021b      	lsls	r3, r3, #8
 80010c8:	b21a      	sxth	r2, r3
 80010ca:	783b      	ldrb	r3, [r7, #0]
 80010cc:	b21b      	sxth	r3, r3
 80010ce:	4313      	orrs	r3, r2
 80010d0:	b21a      	sxth	r2, r3
 80010d2:	4b7c      	ldr	r3, [pc, #496]	@ (80012c4 <main+0x2d4>)
 80010d4:	819a      	strh	r2, [r3, #12]

	    //Leer Z
	    HAL_I2C_Mem_Read(&hi2c1, ADXL345_ADDR, REG_DATAZ0, 1, buffer, 2, 100);
 80010d6:	2364      	movs	r3, #100	@ 0x64
 80010d8:	9302      	str	r3, [sp, #8]
 80010da:	2302      	movs	r3, #2
 80010dc:	9301      	str	r3, [sp, #4]
 80010de:	463b      	mov	r3, r7
 80010e0:	9300      	str	r3, [sp, #0]
 80010e2:	2301      	movs	r3, #1
 80010e4:	2236      	movs	r2, #54	@ 0x36
 80010e6:	21a6      	movs	r1, #166	@ 0xa6
 80010e8:	4877      	ldr	r0, [pc, #476]	@ (80012c8 <main+0x2d8>)
 80010ea:	f001 fc8b 	bl	8002a04 <HAL_I2C_Mem_Read>
	    acelerometro.rawZ = (buffer[1] << 8 | buffer[0]);
 80010ee:	787b      	ldrb	r3, [r7, #1]
 80010f0:	b21b      	sxth	r3, r3
 80010f2:	021b      	lsls	r3, r3, #8
 80010f4:	b21a      	sxth	r2, r3
 80010f6:	783b      	ldrb	r3, [r7, #0]
 80010f8:	b21b      	sxth	r3, r3
 80010fa:	4313      	orrs	r3, r2
 80010fc:	b21a      	sxth	r2, r3
 80010fe:	4b71      	ldr	r3, [pc, #452]	@ (80012c4 <main+0x2d4>)
 8001100:	81da      	strh	r2, [r3, #14]

	    Value_Conversion();
 8001102:	f000 fad7 	bl	80016b4 <Value_Conversion>
	    Send_USART();
 8001106:	f000 fb1b 	bl	8001740 <Send_USART>

	    datos.acelX_filtrada = filtroSuavizado(datos.x_axis, datos.acelX_filtrada);
 800110a:	4b6d      	ldr	r3, [pc, #436]	@ (80012c0 <main+0x2d0>)
 800110c:	edd3 7a00 	vldr	s15, [r3]
 8001110:	4b6b      	ldr	r3, [pc, #428]	@ (80012c0 <main+0x2d0>)
 8001112:	ed93 7a03 	vldr	s14, [r3, #12]
 8001116:	eef0 0a47 	vmov.f32	s1, s14
 800111a:	eeb0 0a67 	vmov.f32	s0, s15
 800111e:	f000 fb53 	bl	80017c8 <filtroSuavizado>
 8001122:	eef0 7a40 	vmov.f32	s15, s0
 8001126:	4b66      	ldr	r3, [pc, #408]	@ (80012c0 <main+0x2d0>)
 8001128:	edc3 7a03 	vstr	s15, [r3, #12]
	    datos.acelY_filtrada = filtroSuavizado(datos.y_axis, datos.acelY_filtrada);
 800112c:	4b64      	ldr	r3, [pc, #400]	@ (80012c0 <main+0x2d0>)
 800112e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001132:	4b63      	ldr	r3, [pc, #396]	@ (80012c0 <main+0x2d0>)
 8001134:	ed93 7a04 	vldr	s14, [r3, #16]
 8001138:	eef0 0a47 	vmov.f32	s1, s14
 800113c:	eeb0 0a67 	vmov.f32	s0, s15
 8001140:	f000 fb42 	bl	80017c8 <filtroSuavizado>
 8001144:	eef0 7a40 	vmov.f32	s15, s0
 8001148:	4b5d      	ldr	r3, [pc, #372]	@ (80012c0 <main+0x2d0>)
 800114a:	edc3 7a04 	vstr	s15, [r3, #16]
	    datos.acelZ_filtrada = filtroSuavizado(datos.z_axis, datos.acelZ_filtrada);
 800114e:	4b5c      	ldr	r3, [pc, #368]	@ (80012c0 <main+0x2d0>)
 8001150:	edd3 7a02 	vldr	s15, [r3, #8]
 8001154:	4b5a      	ldr	r3, [pc, #360]	@ (80012c0 <main+0x2d0>)
 8001156:	ed93 7a05 	vldr	s14, [r3, #20]
 800115a:	eef0 0a47 	vmov.f32	s1, s14
 800115e:	eeb0 0a67 	vmov.f32	s0, s15
 8001162:	f000 fb31 	bl	80017c8 <filtroSuavizado>
 8001166:	eef0 7a40 	vmov.f32	s15, s0
 800116a:	4b55      	ldr	r3, [pc, #340]	@ (80012c0 <main+0x2d0>)
 800116c:	edc3 7a05 	vstr	s15, [r3, #20]

	    float magnitud = sqrt(pow(datos.acelX_filtrada,2) + pow(datos.acelY_filtrada,2) + pow(datos.acelZ_filtrada,2));
 8001170:	4b53      	ldr	r3, [pc, #332]	@ (80012c0 <main+0x2d0>)
 8001172:	68db      	ldr	r3, [r3, #12]
 8001174:	4618      	mov	r0, r3
 8001176:	f7ff f9fb 	bl	8000570 <__aeabi_f2d>
 800117a:	4602      	mov	r2, r0
 800117c:	460b      	mov	r3, r1
 800117e:	ed9f 1b4c 	vldr	d1, [pc, #304]	@ 80012b0 <main+0x2c0>
 8001182:	ec43 2b10 	vmov	d0, r2, r3
 8001186:	f009 fb0d 	bl	800a7a4 <pow>
 800118a:	ec55 4b10 	vmov	r4, r5, d0
 800118e:	4b4c      	ldr	r3, [pc, #304]	@ (80012c0 <main+0x2d0>)
 8001190:	691b      	ldr	r3, [r3, #16]
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff f9ec 	bl	8000570 <__aeabi_f2d>
 8001198:	4602      	mov	r2, r0
 800119a:	460b      	mov	r3, r1
 800119c:	ed9f 1b44 	vldr	d1, [pc, #272]	@ 80012b0 <main+0x2c0>
 80011a0:	ec43 2b10 	vmov	d0, r2, r3
 80011a4:	f009 fafe 	bl	800a7a4 <pow>
 80011a8:	ec53 2b10 	vmov	r2, r3, d0
 80011ac:	4620      	mov	r0, r4
 80011ae:	4629      	mov	r1, r5
 80011b0:	f7ff f880 	bl	80002b4 <__adddf3>
 80011b4:	4602      	mov	r2, r0
 80011b6:	460b      	mov	r3, r1
 80011b8:	4614      	mov	r4, r2
 80011ba:	461d      	mov	r5, r3
 80011bc:	4b40      	ldr	r3, [pc, #256]	@ (80012c0 <main+0x2d0>)
 80011be:	695b      	ldr	r3, [r3, #20]
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff f9d5 	bl	8000570 <__aeabi_f2d>
 80011c6:	4602      	mov	r2, r0
 80011c8:	460b      	mov	r3, r1
 80011ca:	ed9f 1b39 	vldr	d1, [pc, #228]	@ 80012b0 <main+0x2c0>
 80011ce:	ec43 2b10 	vmov	d0, r2, r3
 80011d2:	f009 fae7 	bl	800a7a4 <pow>
 80011d6:	ec53 2b10 	vmov	r2, r3, d0
 80011da:	4620      	mov	r0, r4
 80011dc:	4629      	mov	r1, r5
 80011de:	f7ff f869 	bl	80002b4 <__adddf3>
 80011e2:	4602      	mov	r2, r0
 80011e4:	460b      	mov	r3, r1
 80011e6:	ec43 2b17 	vmov	d7, r2, r3
 80011ea:	eeb0 0a47 	vmov.f32	s0, s14
 80011ee:	eef0 0a67 	vmov.f32	s1, s15
 80011f2:	f009 fb47 	bl	800a884 <sqrt>
 80011f6:	ec53 2b10 	vmov	r2, r3, d0
 80011fa:	4610      	mov	r0, r2
 80011fc:	4619      	mov	r1, r3
 80011fe:	f7ff fce7 	bl	8000bd0 <__aeabi_d2f>
 8001202:	4603      	mov	r3, r0
 8001204:	607b      	str	r3, [r7, #4]

	    if (magnitud > 1.3 && magnitud < 2.0) {
 8001206:	6878      	ldr	r0, [r7, #4]
 8001208:	f7ff f9b2 	bl	8000570 <__aeabi_f2d>
 800120c:	a32a      	add	r3, pc, #168	@ (adr r3, 80012b8 <main+0x2c8>)
 800120e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001212:	f7ff fc95 	bl	8000b40 <__aeabi_dcmpgt>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d024      	beq.n	8001266 <main+0x276>
 800121c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001220:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001224:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800122c:	d51b      	bpl.n	8001266 <main+0x276>
	        snprintf((char*)tx.bytes, sizeof(tx.bytes), "Temblor leve detectado\r\n");
 800122e:	4a27      	ldr	r2, [pc, #156]	@ (80012cc <main+0x2dc>)
 8001230:	2164      	movs	r1, #100	@ 0x64
 8001232:	4827      	ldr	r0, [pc, #156]	@ (80012d0 <main+0x2e0>)
 8001234:	f007 f954 	bl	80084e0 <sniprintf>
	        HAL_UART_Transmit(&huart3, tx.bytes, strlen((char*)tx.bytes), 1000);
 8001238:	4825      	ldr	r0, [pc, #148]	@ (80012d0 <main+0x2e0>)
 800123a:	f7ff f82d 	bl	8000298 <strlen>
 800123e:	4603      	mov	r3, r0
 8001240:	b29a      	uxth	r2, r3
 8001242:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001246:	4922      	ldr	r1, [pc, #136]	@ (80012d0 <main+0x2e0>)
 8001248:	4822      	ldr	r0, [pc, #136]	@ (80012d4 <main+0x2e4>)
 800124a:	f005 fef1 	bl	8007030 <HAL_UART_Transmit>
	        HAL_UART_Transmit(&huart1, tx.bytes, strlen((char*)tx.bytes), 1000);
 800124e:	4820      	ldr	r0, [pc, #128]	@ (80012d0 <main+0x2e0>)
 8001250:	f7ff f822 	bl	8000298 <strlen>
 8001254:	4603      	mov	r3, r0
 8001256:	b29a      	uxth	r2, r3
 8001258:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800125c:	491c      	ldr	r1, [pc, #112]	@ (80012d0 <main+0x2e0>)
 800125e:	481e      	ldr	r0, [pc, #120]	@ (80012d8 <main+0x2e8>)
 8001260:	f005 fee6 	bl	8007030 <HAL_UART_Transmit>
	    if (magnitud > 1.3 && magnitud < 2.0) {
 8001264:	e023      	b.n	80012ae <main+0x2be>

	    }
	    else if (magnitud >= 2.0) {
 8001266:	edd7 7a01 	vldr	s15, [r7, #4]
 800126a:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800126e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001272:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001276:	db1a      	blt.n	80012ae <main+0x2be>
	        snprintf((char*)tx.bytes, sizeof(tx.bytes), "Temblor fuerte detectado\r\n");
 8001278:	4a18      	ldr	r2, [pc, #96]	@ (80012dc <main+0x2ec>)
 800127a:	2164      	movs	r1, #100	@ 0x64
 800127c:	4814      	ldr	r0, [pc, #80]	@ (80012d0 <main+0x2e0>)
 800127e:	f007 f92f 	bl	80084e0 <sniprintf>
	        HAL_UART_Transmit(&huart3, tx.bytes, strlen((char*)tx.bytes), 1000);
 8001282:	4813      	ldr	r0, [pc, #76]	@ (80012d0 <main+0x2e0>)
 8001284:	f7ff f808 	bl	8000298 <strlen>
 8001288:	4603      	mov	r3, r0
 800128a:	b29a      	uxth	r2, r3
 800128c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001290:	490f      	ldr	r1, [pc, #60]	@ (80012d0 <main+0x2e0>)
 8001292:	4810      	ldr	r0, [pc, #64]	@ (80012d4 <main+0x2e4>)
 8001294:	f005 fecc 	bl	8007030 <HAL_UART_Transmit>
	        HAL_UART_Transmit(&huart1, tx.bytes, strlen((char*)tx.bytes), 1000);
 8001298:	480d      	ldr	r0, [pc, #52]	@ (80012d0 <main+0x2e0>)
 800129a:	f7fe fffd 	bl	8000298 <strlen>
 800129e:	4603      	mov	r3, r0
 80012a0:	b29a      	uxth	r2, r3
 80012a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012a6:	490a      	ldr	r1, [pc, #40]	@ (80012d0 <main+0x2e0>)
 80012a8:	480b      	ldr	r0, [pc, #44]	@ (80012d8 <main+0x2e8>)
 80012aa:	f005 fec1 	bl	8007030 <HAL_UART_Transmit>
  {
 80012ae:	e6e6      	b.n	800107e <main+0x8e>
 80012b0:	00000000 	.word	0x00000000
 80012b4:	40000000 	.word	0x40000000
 80012b8:	cccccccd 	.word	0xcccccccd
 80012bc:	3ff4cccc 	.word	0x3ff4cccc
 80012c0:	200001f0 	.word	0x200001f0
 80012c4:	2000020c 	.word	0x2000020c
 80012c8:	20000288 	.word	0x20000288
 80012cc:	0800b6d8 	.word	0x0800b6d8
 80012d0:	20000220 	.word	0x20000220
 80012d4:	20000370 	.word	0x20000370
 80012d8:	200002dc 	.word	0x200002dc
 80012dc:	0800b6f4 	.word	0x0800b6f4

080012e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b09c      	sub	sp, #112	@ 0x70
 80012e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012e6:	f107 0320 	add.w	r3, r7, #32
 80012ea:	2250      	movs	r2, #80	@ 0x50
 80012ec:	2100      	movs	r1, #0
 80012ee:	4618      	mov	r0, r3
 80012f0:	f007 f96f 	bl	80085d2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012f4:	f107 0308 	add.w	r3, r7, #8
 80012f8:	2200      	movs	r2, #0
 80012fa:	601a      	str	r2, [r3, #0]
 80012fc:	605a      	str	r2, [r3, #4]
 80012fe:	609a      	str	r2, [r3, #8]
 8001300:	60da      	str	r2, [r3, #12]
 8001302:	611a      	str	r2, [r3, #16]
 8001304:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001306:	4b2d      	ldr	r3, [pc, #180]	@ (80013bc <SystemClock_Config+0xdc>)
 8001308:	691b      	ldr	r3, [r3, #16]
 800130a:	4a2c      	ldr	r2, [pc, #176]	@ (80013bc <SystemClock_Config+0xdc>)
 800130c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001310:	6113      	str	r3, [r2, #16]
 8001312:	4b2a      	ldr	r3, [pc, #168]	@ (80013bc <SystemClock_Config+0xdc>)
 8001314:	691b      	ldr	r3, [r3, #16]
 8001316:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800131a:	607b      	str	r3, [r7, #4]
 800131c:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800131e:	bf00      	nop
 8001320:	4b26      	ldr	r3, [pc, #152]	@ (80013bc <SystemClock_Config+0xdc>)
 8001322:	695b      	ldr	r3, [r3, #20]
 8001324:	f003 0308 	and.w	r3, r3, #8
 8001328:	2b08      	cmp	r3, #8
 800132a:	d1f9      	bne.n	8001320 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
 800132c:	2310      	movs	r3, #16
 800132e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8001330:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001334:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 8001336:	2320      	movs	r3, #32
 8001338:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800133a:	2302      	movs	r3, #2
 800133c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_CSI;
 800133e:	2302      	movs	r3, #2
 8001340:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001342:	2301      	movs	r3, #1
 8001344:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 50;
 8001346:	2332      	movs	r3, #50	@ 0x32
 8001348:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800134a:	2302      	movs	r3, #2
 800134c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800134e:	2302      	movs	r3, #2
 8001350:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001352:	2302      	movs	r3, #2
 8001354:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 8001356:	2308      	movs	r3, #8
 8001358:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 800135a:	2300      	movs	r3, #0
 800135c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800135e:	2300      	movs	r3, #0
 8001360:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001362:	f107 0320 	add.w	r3, r7, #32
 8001366:	4618      	mov	r0, r3
 8001368:	f002 fdc6 	bl	8003ef8 <HAL_RCC_OscConfig>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001372:	f000 fa61 	bl	8001838 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001376:	231f      	movs	r3, #31
 8001378:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800137a:	2303      	movs	r3, #3
 800137c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800137e:	2300      	movs	r3, #0
 8001380:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001382:	2300      	movs	r3, #0
 8001384:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001386:	2300      	movs	r3, #0
 8001388:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800138a:	2300      	movs	r3, #0
 800138c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800138e:	f107 0308 	add.w	r3, r7, #8
 8001392:	2104      	movs	r1, #4
 8001394:	4618      	mov	r0, r3
 8001396:	f003 f9e7 	bl	8004768 <HAL_RCC_ClockConfig>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80013a0:	f000 fa4a 	bl	8001838 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 80013a4:	4b06      	ldr	r3, [pc, #24]	@ (80013c0 <SystemClock_Config+0xe0>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80013ac:	4a04      	ldr	r2, [pc, #16]	@ (80013c0 <SystemClock_Config+0xe0>)
 80013ae:	f043 0320 	orr.w	r3, r3, #32
 80013b2:	6013      	str	r3, [r2, #0]
}
 80013b4:	bf00      	nop
 80013b6:	3770      	adds	r7, #112	@ 0x70
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	44020800 	.word	0x44020800
 80013c0:	40022000 	.word	0x40022000

080013c4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001438 <MX_I2C1_Init+0x74>)
 80013ca:	4a1c      	ldr	r2, [pc, #112]	@ (800143c <MX_I2C1_Init+0x78>)
 80013cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10C0ECFF;
 80013ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001438 <MX_I2C1_Init+0x74>)
 80013d0:	4a1b      	ldr	r2, [pc, #108]	@ (8001440 <MX_I2C1_Init+0x7c>)
 80013d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80013d4:	4b18      	ldr	r3, [pc, #96]	@ (8001438 <MX_I2C1_Init+0x74>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013da:	4b17      	ldr	r3, [pc, #92]	@ (8001438 <MX_I2C1_Init+0x74>)
 80013dc:	2201      	movs	r2, #1
 80013de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013e0:	4b15      	ldr	r3, [pc, #84]	@ (8001438 <MX_I2C1_Init+0x74>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80013e6:	4b14      	ldr	r3, [pc, #80]	@ (8001438 <MX_I2C1_Init+0x74>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80013ec:	4b12      	ldr	r3, [pc, #72]	@ (8001438 <MX_I2C1_Init+0x74>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013f2:	4b11      	ldr	r3, [pc, #68]	@ (8001438 <MX_I2C1_Init+0x74>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001438 <MX_I2C1_Init+0x74>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013fe:	480e      	ldr	r0, [pc, #56]	@ (8001438 <MX_I2C1_Init+0x74>)
 8001400:	f001 f950 	bl	80026a4 <HAL_I2C_Init>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800140a:	f000 fa15 	bl	8001838 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800140e:	2100      	movs	r1, #0
 8001410:	4809      	ldr	r0, [pc, #36]	@ (8001438 <MX_I2C1_Init+0x74>)
 8001412:	f002 fcd9 	bl	8003dc8 <HAL_I2CEx_ConfigAnalogFilter>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800141c:	f000 fa0c 	bl	8001838 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001420:	2100      	movs	r1, #0
 8001422:	4805      	ldr	r0, [pc, #20]	@ (8001438 <MX_I2C1_Init+0x74>)
 8001424:	f002 fd1b 	bl	8003e5e <HAL_I2CEx_ConfigDigitalFilter>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800142e:	f000 fa03 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001432:	bf00      	nop
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20000288 	.word	0x20000288
 800143c:	40005400 	.word	0x40005400
 8001440:	10c0ecff 	.word	0x10c0ecff

08001444 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001448:	4b22      	ldr	r3, [pc, #136]	@ (80014d4 <MX_USART1_UART_Init+0x90>)
 800144a:	4a23      	ldr	r2, [pc, #140]	@ (80014d8 <MX_USART1_UART_Init+0x94>)
 800144c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800144e:	4b21      	ldr	r3, [pc, #132]	@ (80014d4 <MX_USART1_UART_Init+0x90>)
 8001450:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001454:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001456:	4b1f      	ldr	r3, [pc, #124]	@ (80014d4 <MX_USART1_UART_Init+0x90>)
 8001458:	2200      	movs	r2, #0
 800145a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800145c:	4b1d      	ldr	r3, [pc, #116]	@ (80014d4 <MX_USART1_UART_Init+0x90>)
 800145e:	2200      	movs	r2, #0
 8001460:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001462:	4b1c      	ldr	r3, [pc, #112]	@ (80014d4 <MX_USART1_UART_Init+0x90>)
 8001464:	2200      	movs	r2, #0
 8001466:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001468:	4b1a      	ldr	r3, [pc, #104]	@ (80014d4 <MX_USART1_UART_Init+0x90>)
 800146a:	220c      	movs	r2, #12
 800146c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800146e:	4b19      	ldr	r3, [pc, #100]	@ (80014d4 <MX_USART1_UART_Init+0x90>)
 8001470:	2200      	movs	r2, #0
 8001472:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001474:	4b17      	ldr	r3, [pc, #92]	@ (80014d4 <MX_USART1_UART_Init+0x90>)
 8001476:	2200      	movs	r2, #0
 8001478:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800147a:	4b16      	ldr	r3, [pc, #88]	@ (80014d4 <MX_USART1_UART_Init+0x90>)
 800147c:	2200      	movs	r2, #0
 800147e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001480:	4b14      	ldr	r3, [pc, #80]	@ (80014d4 <MX_USART1_UART_Init+0x90>)
 8001482:	2200      	movs	r2, #0
 8001484:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001486:	4b13      	ldr	r3, [pc, #76]	@ (80014d4 <MX_USART1_UART_Init+0x90>)
 8001488:	2200      	movs	r2, #0
 800148a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800148c:	4811      	ldr	r0, [pc, #68]	@ (80014d4 <MX_USART1_UART_Init+0x90>)
 800148e:	f005 fd7f 	bl	8006f90 <HAL_UART_Init>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001498:	f000 f9ce 	bl	8001838 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800149c:	2100      	movs	r1, #0
 800149e:	480d      	ldr	r0, [pc, #52]	@ (80014d4 <MX_USART1_UART_Init+0x90>)
 80014a0:	f006 fa3a 	bl	8007918 <HAL_UARTEx_SetTxFifoThreshold>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80014aa:	f000 f9c5 	bl	8001838 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014ae:	2100      	movs	r1, #0
 80014b0:	4808      	ldr	r0, [pc, #32]	@ (80014d4 <MX_USART1_UART_Init+0x90>)
 80014b2:	f006 fa6f 	bl	8007994 <HAL_UARTEx_SetRxFifoThreshold>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80014bc:	f000 f9bc 	bl	8001838 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80014c0:	4804      	ldr	r0, [pc, #16]	@ (80014d4 <MX_USART1_UART_Init+0x90>)
 80014c2:	f006 f9f0 	bl	80078a6 <HAL_UARTEx_DisableFifoMode>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80014cc:	f000 f9b4 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80014d0:	bf00      	nop
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	200002dc 	.word	0x200002dc
 80014d8:	40013800 	.word	0x40013800

080014dc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80014e0:	4b22      	ldr	r3, [pc, #136]	@ (800156c <MX_USART3_UART_Init+0x90>)
 80014e2:	4a23      	ldr	r2, [pc, #140]	@ (8001570 <MX_USART3_UART_Init+0x94>)
 80014e4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80014e6:	4b21      	ldr	r3, [pc, #132]	@ (800156c <MX_USART3_UART_Init+0x90>)
 80014e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014ec:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80014ee:	4b1f      	ldr	r3, [pc, #124]	@ (800156c <MX_USART3_UART_Init+0x90>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80014f4:	4b1d      	ldr	r3, [pc, #116]	@ (800156c <MX_USART3_UART_Init+0x90>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80014fa:	4b1c      	ldr	r3, [pc, #112]	@ (800156c <MX_USART3_UART_Init+0x90>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001500:	4b1a      	ldr	r3, [pc, #104]	@ (800156c <MX_USART3_UART_Init+0x90>)
 8001502:	220c      	movs	r2, #12
 8001504:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001506:	4b19      	ldr	r3, [pc, #100]	@ (800156c <MX_USART3_UART_Init+0x90>)
 8001508:	2200      	movs	r2, #0
 800150a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800150c:	4b17      	ldr	r3, [pc, #92]	@ (800156c <MX_USART3_UART_Init+0x90>)
 800150e:	2200      	movs	r2, #0
 8001510:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001512:	4b16      	ldr	r3, [pc, #88]	@ (800156c <MX_USART3_UART_Init+0x90>)
 8001514:	2200      	movs	r2, #0
 8001516:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001518:	4b14      	ldr	r3, [pc, #80]	@ (800156c <MX_USART3_UART_Init+0x90>)
 800151a:	2200      	movs	r2, #0
 800151c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800151e:	4b13      	ldr	r3, [pc, #76]	@ (800156c <MX_USART3_UART_Init+0x90>)
 8001520:	2200      	movs	r2, #0
 8001522:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001524:	4811      	ldr	r0, [pc, #68]	@ (800156c <MX_USART3_UART_Init+0x90>)
 8001526:	f005 fd33 	bl	8006f90 <HAL_UART_Init>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001530:	f000 f982 	bl	8001838 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001534:	2100      	movs	r1, #0
 8001536:	480d      	ldr	r0, [pc, #52]	@ (800156c <MX_USART3_UART_Init+0x90>)
 8001538:	f006 f9ee 	bl	8007918 <HAL_UARTEx_SetTxFifoThreshold>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001542:	f000 f979 	bl	8001838 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001546:	2100      	movs	r1, #0
 8001548:	4808      	ldr	r0, [pc, #32]	@ (800156c <MX_USART3_UART_Init+0x90>)
 800154a:	f006 fa23 	bl	8007994 <HAL_UARTEx_SetRxFifoThreshold>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001554:	f000 f970 	bl	8001838 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001558:	4804      	ldr	r0, [pc, #16]	@ (800156c <MX_USART3_UART_Init+0x90>)
 800155a:	f006 f9a4 	bl	80078a6 <HAL_UARTEx_DisableFifoMode>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001564:	f000 f968 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001568:	bf00      	nop
 800156a:	bd80      	pop	{r7, pc}
 800156c:	20000370 	.word	0x20000370
 8001570:	40004800 	.word	0x40004800

08001574 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b088      	sub	sp, #32
 8001578:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800157a:	f107 030c 	add.w	r3, r7, #12
 800157e:	2200      	movs	r2, #0
 8001580:	601a      	str	r2, [r3, #0]
 8001582:	605a      	str	r2, [r3, #4]
 8001584:	609a      	str	r2, [r3, #8]
 8001586:	60da      	str	r2, [r3, #12]
 8001588:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800158a:	4b28      	ldr	r3, [pc, #160]	@ (800162c <MX_GPIO_Init+0xb8>)
 800158c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001590:	4a26      	ldr	r2, [pc, #152]	@ (800162c <MX_GPIO_Init+0xb8>)
 8001592:	f043 0304 	orr.w	r3, r3, #4
 8001596:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800159a:	4b24      	ldr	r3, [pc, #144]	@ (800162c <MX_GPIO_Init+0xb8>)
 800159c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015a0:	f003 0304 	and.w	r3, r3, #4
 80015a4:	60bb      	str	r3, [r7, #8]
 80015a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015a8:	4b20      	ldr	r3, [pc, #128]	@ (800162c <MX_GPIO_Init+0xb8>)
 80015aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015ae:	4a1f      	ldr	r2, [pc, #124]	@ (800162c <MX_GPIO_Init+0xb8>)
 80015b0:	f043 0301 	orr.w	r3, r3, #1
 80015b4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80015b8:	4b1c      	ldr	r3, [pc, #112]	@ (800162c <MX_GPIO_Init+0xb8>)
 80015ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015be:	f003 0301 	and.w	r3, r3, #1
 80015c2:	607b      	str	r3, [r7, #4]
 80015c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015c6:	4b19      	ldr	r3, [pc, #100]	@ (800162c <MX_GPIO_Init+0xb8>)
 80015c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015cc:	4a17      	ldr	r2, [pc, #92]	@ (800162c <MX_GPIO_Init+0xb8>)
 80015ce:	f043 0302 	orr.w	r3, r3, #2
 80015d2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80015d6:	4b15      	ldr	r3, [pc, #84]	@ (800162c <MX_GPIO_Init+0xb8>)
 80015d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015dc:	f003 0302 	and.w	r3, r3, #2
 80015e0:	603b      	str	r3, [r7, #0]
 80015e2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_VERDE_GPIO_Port, LED_VERDE_Pin, GPIO_PIN_RESET);
 80015e4:	2200      	movs	r2, #0
 80015e6:	2120      	movs	r1, #32
 80015e8:	4811      	ldr	r0, [pc, #68]	@ (8001630 <MX_GPIO_Init+0xbc>)
 80015ea:	f001 f843 	bl	8002674 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 80015ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001634 <MX_GPIO_Init+0xc0>)
 80015f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f8:	2300      	movs	r3, #0
 80015fa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 80015fc:	f107 030c 	add.w	r3, r7, #12
 8001600:	4619      	mov	r1, r3
 8001602:	480d      	ldr	r0, [pc, #52]	@ (8001638 <MX_GPIO_Init+0xc4>)
 8001604:	f000 fed8 	bl	80023b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_VERDE_Pin */
  GPIO_InitStruct.Pin = LED_VERDE_Pin;
 8001608:	2320      	movs	r3, #32
 800160a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800160c:	2301      	movs	r3, #1
 800160e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001610:	2300      	movs	r3, #0
 8001612:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001614:	2300      	movs	r3, #0
 8001616:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_VERDE_GPIO_Port, &GPIO_InitStruct);
 8001618:	f107 030c 	add.w	r3, r7, #12
 800161c:	4619      	mov	r1, r3
 800161e:	4804      	ldr	r0, [pc, #16]	@ (8001630 <MX_GPIO_Init+0xbc>)
 8001620:	f000 feca 	bl	80023b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001624:	bf00      	nop
 8001626:	3720      	adds	r7, #32
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	44020c00 	.word	0x44020c00
 8001630:	42020000 	.word	0x42020000
 8001634:	10110000 	.word	0x10110000
 8001638:	42020800 	.word	0x42020800

0800163c <ADXL_Init>:

/* USER CODE BEGIN 4 */

//FUNCIONEEEEEEEEEESSS
void ADXL_Init(void){
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af04      	add	r7, sp, #16
	  values.bw_rate=0x0A; //100MHZ
 8001642:	4b18      	ldr	r3, [pc, #96]	@ (80016a4 <ADXL_Init+0x68>)
 8001644:	220a      	movs	r2, #10
 8001646:	709a      	strb	r2, [r3, #2]
	  values.data_format=0x00; //Rango +2g
 8001648:	4b16      	ldr	r3, [pc, #88]	@ (80016a4 <ADXL_Init+0x68>)
 800164a:	2200      	movs	r2, #0
 800164c:	701a      	strb	r2, [r3, #0]
	  values.power_ctl=0x08; //medicion activado
 800164e:	4b15      	ldr	r3, [pc, #84]	@ (80016a4 <ADXL_Init+0x68>)
 8001650:	2208      	movs	r2, #8
 8001652:	705a      	strb	r2, [r3, #1]

	  HAL_I2C_Mem_Write(&hi2c1, ADXL345_ADDR, REG_POWER_CTL, 1, &values.power_ctl, 1, 100);
 8001654:	2364      	movs	r3, #100	@ 0x64
 8001656:	9302      	str	r3, [sp, #8]
 8001658:	2301      	movs	r3, #1
 800165a:	9301      	str	r3, [sp, #4]
 800165c:	4b12      	ldr	r3, [pc, #72]	@ (80016a8 <ADXL_Init+0x6c>)
 800165e:	9300      	str	r3, [sp, #0]
 8001660:	2301      	movs	r3, #1
 8001662:	222d      	movs	r2, #45	@ 0x2d
 8001664:	21a6      	movs	r1, #166	@ 0xa6
 8001666:	4811      	ldr	r0, [pc, #68]	@ (80016ac <ADXL_Init+0x70>)
 8001668:	f001 f8b8 	bl	80027dc <HAL_I2C_Mem_Write>
	  HAL_I2C_Mem_Write(&hi2c1, ADXL345_ADDR, REG_DATA_FORMAT, 1, &values.data_format, 1, 100);
 800166c:	2364      	movs	r3, #100	@ 0x64
 800166e:	9302      	str	r3, [sp, #8]
 8001670:	2301      	movs	r3, #1
 8001672:	9301      	str	r3, [sp, #4]
 8001674:	4b0b      	ldr	r3, [pc, #44]	@ (80016a4 <ADXL_Init+0x68>)
 8001676:	9300      	str	r3, [sp, #0]
 8001678:	2301      	movs	r3, #1
 800167a:	2231      	movs	r2, #49	@ 0x31
 800167c:	21a6      	movs	r1, #166	@ 0xa6
 800167e:	480b      	ldr	r0, [pc, #44]	@ (80016ac <ADXL_Init+0x70>)
 8001680:	f001 f8ac 	bl	80027dc <HAL_I2C_Mem_Write>
	  HAL_I2C_Mem_Write(&hi2c1, ADXL345_ADDR, REG_BW_RATE, 1, &values.bw_rate, 1, 100);
 8001684:	2364      	movs	r3, #100	@ 0x64
 8001686:	9302      	str	r3, [sp, #8]
 8001688:	2301      	movs	r3, #1
 800168a:	9301      	str	r3, [sp, #4]
 800168c:	4b08      	ldr	r3, [pc, #32]	@ (80016b0 <ADXL_Init+0x74>)
 800168e:	9300      	str	r3, [sp, #0]
 8001690:	2301      	movs	r3, #1
 8001692:	222c      	movs	r2, #44	@ 0x2c
 8001694:	21a6      	movs	r1, #166	@ 0xa6
 8001696:	4805      	ldr	r0, [pc, #20]	@ (80016ac <ADXL_Init+0x70>)
 8001698:	f001 f8a0 	bl	80027dc <HAL_I2C_Mem_Write>
}
 800169c:	bf00      	nop
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	2000021c 	.word	0x2000021c
 80016a8:	2000021d 	.word	0x2000021d
 80016ac:	20000288 	.word	0x20000288
 80016b0:	2000021e 	.word	0x2000021e

080016b4 <Value_Conversion>:

void Value_Conversion(void){
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
	datos.x_axis = acelerometro.rawX / 256.0;
 80016b8:	4b1e      	ldr	r3, [pc, #120]	@ (8001734 <Value_Conversion+0x80>)
 80016ba:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80016be:	4618      	mov	r0, r3
 80016c0:	f7fe ff44 	bl	800054c <__aeabi_i2d>
 80016c4:	f04f 0200 	mov.w	r2, #0
 80016c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001738 <Value_Conversion+0x84>)
 80016ca:	f7ff f8d3 	bl	8000874 <__aeabi_ddiv>
 80016ce:	4602      	mov	r2, r0
 80016d0:	460b      	mov	r3, r1
 80016d2:	4610      	mov	r0, r2
 80016d4:	4619      	mov	r1, r3
 80016d6:	f7ff fa7b 	bl	8000bd0 <__aeabi_d2f>
 80016da:	4603      	mov	r3, r0
 80016dc:	4a17      	ldr	r2, [pc, #92]	@ (800173c <Value_Conversion+0x88>)
 80016de:	6013      	str	r3, [r2, #0]
	datos.y_axis = acelerometro.rawY / 256.0;
 80016e0:	4b14      	ldr	r3, [pc, #80]	@ (8001734 <Value_Conversion+0x80>)
 80016e2:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7fe ff30 	bl	800054c <__aeabi_i2d>
 80016ec:	f04f 0200 	mov.w	r2, #0
 80016f0:	4b11      	ldr	r3, [pc, #68]	@ (8001738 <Value_Conversion+0x84>)
 80016f2:	f7ff f8bf 	bl	8000874 <__aeabi_ddiv>
 80016f6:	4602      	mov	r2, r0
 80016f8:	460b      	mov	r3, r1
 80016fa:	4610      	mov	r0, r2
 80016fc:	4619      	mov	r1, r3
 80016fe:	f7ff fa67 	bl	8000bd0 <__aeabi_d2f>
 8001702:	4603      	mov	r3, r0
 8001704:	4a0d      	ldr	r2, [pc, #52]	@ (800173c <Value_Conversion+0x88>)
 8001706:	6053      	str	r3, [r2, #4]
	datos.z_axis = acelerometro.rawZ / 256.0;
 8001708:	4b0a      	ldr	r3, [pc, #40]	@ (8001734 <Value_Conversion+0x80>)
 800170a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800170e:	4618      	mov	r0, r3
 8001710:	f7fe ff1c 	bl	800054c <__aeabi_i2d>
 8001714:	f04f 0200 	mov.w	r2, #0
 8001718:	4b07      	ldr	r3, [pc, #28]	@ (8001738 <Value_Conversion+0x84>)
 800171a:	f7ff f8ab 	bl	8000874 <__aeabi_ddiv>
 800171e:	4602      	mov	r2, r0
 8001720:	460b      	mov	r3, r1
 8001722:	4610      	mov	r0, r2
 8001724:	4619      	mov	r1, r3
 8001726:	f7ff fa53 	bl	8000bd0 <__aeabi_d2f>
 800172a:	4603      	mov	r3, r0
 800172c:	4a03      	ldr	r2, [pc, #12]	@ (800173c <Value_Conversion+0x88>)
 800172e:	6093      	str	r3, [r2, #8]
}
 8001730:	bf00      	nop
 8001732:	bd80      	pop	{r7, pc}
 8001734:	2000020c 	.word	0x2000020c
 8001738:	40700000 	.word	0x40700000
 800173c:	200001f0 	.word	0x200001f0

08001740 <Send_USART>:

void Send_USART() {
 8001740:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001744:	b086      	sub	sp, #24
 8001746:	af06      	add	r7, sp, #24
    tx.longitud = (uint16_t)snprintf(
        (char*)tx.bytes,               // destino
        sizeof(tx.bytes),              // tamao del buffer
        "X: %.2f  Y: %.2f  Z: %.2f\r\n", // formato con dos decimales
        (double)datos.x_axis,
 8001748:	4b1a      	ldr	r3, [pc, #104]	@ (80017b4 <Send_USART+0x74>)
 800174a:	681b      	ldr	r3, [r3, #0]
    tx.longitud = (uint16_t)snprintf(
 800174c:	4618      	mov	r0, r3
 800174e:	f7fe ff0f 	bl	8000570 <__aeabi_f2d>
 8001752:	4604      	mov	r4, r0
 8001754:	460d      	mov	r5, r1
        (double)datos.y_axis,
 8001756:	4b17      	ldr	r3, [pc, #92]	@ (80017b4 <Send_USART+0x74>)
 8001758:	685b      	ldr	r3, [r3, #4]
    tx.longitud = (uint16_t)snprintf(
 800175a:	4618      	mov	r0, r3
 800175c:	f7fe ff08 	bl	8000570 <__aeabi_f2d>
 8001760:	4680      	mov	r8, r0
 8001762:	4689      	mov	r9, r1
        (double)datos.z_axis
 8001764:	4b13      	ldr	r3, [pc, #76]	@ (80017b4 <Send_USART+0x74>)
 8001766:	689b      	ldr	r3, [r3, #8]
    tx.longitud = (uint16_t)snprintf(
 8001768:	4618      	mov	r0, r3
 800176a:	f7fe ff01 	bl	8000570 <__aeabi_f2d>
 800176e:	4602      	mov	r2, r0
 8001770:	460b      	mov	r3, r1
 8001772:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001776:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800177a:	e9cd 4500 	strd	r4, r5, [sp]
 800177e:	4a0e      	ldr	r2, [pc, #56]	@ (80017b8 <Send_USART+0x78>)
 8001780:	2164      	movs	r1, #100	@ 0x64
 8001782:	480e      	ldr	r0, [pc, #56]	@ (80017bc <Send_USART+0x7c>)
 8001784:	f006 feac 	bl	80084e0 <sniprintf>
 8001788:	4603      	mov	r3, r0
 800178a:	b29a      	uxth	r2, r3
 800178c:	4b0b      	ldr	r3, [pc, #44]	@ (80017bc <Send_USART+0x7c>)
 800178e:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    );

    HAL_UART_Transmit(&huart3, tx.bytes, tx.longitud, 1000);
 8001792:	4b0a      	ldr	r3, [pc, #40]	@ (80017bc <Send_USART+0x7c>)
 8001794:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8001798:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800179c:	4907      	ldr	r1, [pc, #28]	@ (80017bc <Send_USART+0x7c>)
 800179e:	4808      	ldr	r0, [pc, #32]	@ (80017c0 <Send_USART+0x80>)
 80017a0:	f005 fc46 	bl	8007030 <HAL_UART_Transmit>
    HAL_Delay(100);
 80017a4:	2064      	movs	r0, #100	@ 0x64
 80017a6:	f000 fc0d 	bl	8001fc4 <HAL_Delay>
}
 80017aa:	bf00      	nop
 80017ac:	46bd      	mov	sp, r7
 80017ae:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80017b2:	bf00      	nop
 80017b4:	200001f0 	.word	0x200001f0
 80017b8:	0800b710 	.word	0x0800b710
 80017bc:	20000220 	.word	0x20000220
 80017c0:	20000370 	.word	0x20000370
 80017c4:	00000000 	.word	0x00000000

080017c8 <filtroSuavizado>:

float filtroSuavizado(float nuevo, float anterior) {
 80017c8:	b5b0      	push	{r4, r5, r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	ed87 0a01 	vstr	s0, [r7, #4]
 80017d2:	edc7 0a00 	vstr	s1, [r7]
    return 0.8 * anterior + 0.2 * nuevo;  // Filtro paso bajo
 80017d6:	6838      	ldr	r0, [r7, #0]
 80017d8:	f7fe feca 	bl	8000570 <__aeabi_f2d>
 80017dc:	a312      	add	r3, pc, #72	@ (adr r3, 8001828 <filtroSuavizado+0x60>)
 80017de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017e2:	f7fe ff1d 	bl	8000620 <__aeabi_dmul>
 80017e6:	4602      	mov	r2, r0
 80017e8:	460b      	mov	r3, r1
 80017ea:	4614      	mov	r4, r2
 80017ec:	461d      	mov	r5, r3
 80017ee:	6878      	ldr	r0, [r7, #4]
 80017f0:	f7fe febe 	bl	8000570 <__aeabi_f2d>
 80017f4:	a30e      	add	r3, pc, #56	@ (adr r3, 8001830 <filtroSuavizado+0x68>)
 80017f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017fa:	f7fe ff11 	bl	8000620 <__aeabi_dmul>
 80017fe:	4602      	mov	r2, r0
 8001800:	460b      	mov	r3, r1
 8001802:	4620      	mov	r0, r4
 8001804:	4629      	mov	r1, r5
 8001806:	f7fe fd55 	bl	80002b4 <__adddf3>
 800180a:	4602      	mov	r2, r0
 800180c:	460b      	mov	r3, r1
 800180e:	4610      	mov	r0, r2
 8001810:	4619      	mov	r1, r3
 8001812:	f7ff f9dd 	bl	8000bd0 <__aeabi_d2f>
 8001816:	4603      	mov	r3, r0
 8001818:	ee07 3a90 	vmov	s15, r3
}
 800181c:	eeb0 0a67 	vmov.f32	s0, s15
 8001820:	3708      	adds	r7, #8
 8001822:	46bd      	mov	sp, r7
 8001824:	bdb0      	pop	{r4, r5, r7, pc}
 8001826:	bf00      	nop
 8001828:	9999999a 	.word	0x9999999a
 800182c:	3fe99999 	.word	0x3fe99999
 8001830:	9999999a 	.word	0x9999999a
 8001834:	3fc99999 	.word	0x3fc99999

08001838 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800183c:	b672      	cpsid	i
}
 800183e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001840:	bf00      	nop
 8001842:	e7fd      	b.n	8001840 <Error_Handler+0x8>

08001844 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001848:	bf00      	nop
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr
	...

08001854 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b0ae      	sub	sp, #184	@ 0xb8
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800185c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001860:	2200      	movs	r2, #0
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	605a      	str	r2, [r3, #4]
 8001866:	609a      	str	r2, [r3, #8]
 8001868:	60da      	str	r2, [r3, #12]
 800186a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800186c:	f107 0318 	add.w	r3, r7, #24
 8001870:	2288      	movs	r2, #136	@ 0x88
 8001872:	2100      	movs	r1, #0
 8001874:	4618      	mov	r0, r3
 8001876:	f006 feac 	bl	80085d2 <memset>
  if(hi2c->Instance==I2C1)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a41      	ldr	r2, [pc, #260]	@ (8001984 <HAL_I2C_MspInit+0x130>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d17a      	bne.n	800197a <HAL_I2C_MspInit+0x126>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001884:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001888:	f04f 0300 	mov.w	r3, #0
 800188c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001890:	2300      	movs	r3, #0
 8001892:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001894:	f107 0318 	add.w	r3, r7, #24
 8001898:	4618      	mov	r0, r3
 800189a:	f003 faa7 	bl	8004dec <HAL_RCCEx_PeriphCLKConfig>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 80018a4:	f7ff ffc8 	bl	8001838 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018a8:	4b37      	ldr	r3, [pc, #220]	@ (8001988 <HAL_I2C_MspInit+0x134>)
 80018aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80018ae:	4a36      	ldr	r2, [pc, #216]	@ (8001988 <HAL_I2C_MspInit+0x134>)
 80018b0:	f043 0302 	orr.w	r3, r3, #2
 80018b4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80018b8:	4b33      	ldr	r3, [pc, #204]	@ (8001988 <HAL_I2C_MspInit+0x134>)
 80018ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80018be:	f003 0302 	and.w	r3, r3, #2
 80018c2:	617b      	str	r3, [r7, #20]
 80018c4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018c6:	4b30      	ldr	r3, [pc, #192]	@ (8001988 <HAL_I2C_MspInit+0x134>)
 80018c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80018cc:	4a2e      	ldr	r2, [pc, #184]	@ (8001988 <HAL_I2C_MspInit+0x134>)
 80018ce:	f043 0304 	orr.w	r3, r3, #4
 80018d2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80018d6:	4b2c      	ldr	r3, [pc, #176]	@ (8001988 <HAL_I2C_MspInit+0x134>)
 80018d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80018dc:	f003 0304 	and.w	r3, r3, #4
 80018e0:	613b      	str	r3, [r7, #16]
 80018e2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB10     ------> I2C1_SDA
    PC8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80018e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018e8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018ec:	2312      	movs	r3, #18
 80018ee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f2:	2300      	movs	r3, #0
 80018f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f8:	2300      	movs	r3, #0
 80018fa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_I2C1;
 80018fe:	230b      	movs	r3, #11
 8001900:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001904:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001908:	4619      	mov	r1, r3
 800190a:	4820      	ldr	r0, [pc, #128]	@ (800198c <HAL_I2C_MspInit+0x138>)
 800190c:	f000 fd54 	bl	80023b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001910:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001914:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001918:	2312      	movs	r3, #18
 800191a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191e:	2300      	movs	r3, #0
 8001920:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001924:	2300      	movs	r3, #0
 8001926:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800192a:	2304      	movs	r3, #4
 800192c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001930:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001934:	4619      	mov	r1, r3
 8001936:	4816      	ldr	r0, [pc, #88]	@ (8001990 <HAL_I2C_MspInit+0x13c>)
 8001938:	f000 fd3e 	bl	80023b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800193c:	4b12      	ldr	r3, [pc, #72]	@ (8001988 <HAL_I2C_MspInit+0x134>)
 800193e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001942:	4a11      	ldr	r2, [pc, #68]	@ (8001988 <HAL_I2C_MspInit+0x134>)
 8001944:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001948:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800194c:	4b0e      	ldr	r3, [pc, #56]	@ (8001988 <HAL_I2C_MspInit+0x134>)
 800194e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001952:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001956:	60fb      	str	r3, [r7, #12]
 8001958:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800195a:	2200      	movs	r2, #0
 800195c:	2100      	movs	r1, #0
 800195e:	2033      	movs	r0, #51	@ 0x33
 8001960:	f000 fc0c 	bl	800217c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001964:	2033      	movs	r0, #51	@ 0x33
 8001966:	f000 fc23 	bl	80021b0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800196a:	2200      	movs	r2, #0
 800196c:	2100      	movs	r1, #0
 800196e:	2034      	movs	r0, #52	@ 0x34
 8001970:	f000 fc04 	bl	800217c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001974:	2034      	movs	r0, #52	@ 0x34
 8001976:	f000 fc1b 	bl	80021b0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800197a:	bf00      	nop
 800197c:	37b8      	adds	r7, #184	@ 0xb8
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	40005400 	.word	0x40005400
 8001988:	44020c00 	.word	0x44020c00
 800198c:	42020400 	.word	0x42020400
 8001990:	42020800 	.word	0x42020800

08001994 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b0ae      	sub	sp, #184	@ 0xb8
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800199c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	605a      	str	r2, [r3, #4]
 80019a6:	609a      	str	r2, [r3, #8]
 80019a8:	60da      	str	r2, [r3, #12]
 80019aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019ac:	f107 0318 	add.w	r3, r7, #24
 80019b0:	2288      	movs	r2, #136	@ 0x88
 80019b2:	2100      	movs	r1, #0
 80019b4:	4618      	mov	r0, r3
 80019b6:	f006 fe0c 	bl	80085d2 <memset>
  if(huart->Instance==USART1)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a4b      	ldr	r2, [pc, #300]	@ (8001aec <HAL_UART_MspInit+0x158>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d145      	bne.n	8001a50 <HAL_UART_MspInit+0xbc>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80019c4:	f04f 0201 	mov.w	r2, #1
 80019c8:	f04f 0300 	mov.w	r3, #0
 80019cc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80019d0:	2300      	movs	r3, #0
 80019d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019d4:	f107 0318 	add.w	r3, r7, #24
 80019d8:	4618      	mov	r0, r3
 80019da:	f003 fa07 	bl	8004dec <HAL_RCCEx_PeriphCLKConfig>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 80019e4:	f7ff ff28 	bl	8001838 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80019e8:	4b41      	ldr	r3, [pc, #260]	@ (8001af0 <HAL_UART_MspInit+0x15c>)
 80019ea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80019ee:	4a40      	ldr	r2, [pc, #256]	@ (8001af0 <HAL_UART_MspInit+0x15c>)
 80019f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019f4:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80019f8:	4b3d      	ldr	r3, [pc, #244]	@ (8001af0 <HAL_UART_MspInit+0x15c>)
 80019fa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80019fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a02:	617b      	str	r3, [r7, #20]
 8001a04:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a06:	4b3a      	ldr	r3, [pc, #232]	@ (8001af0 <HAL_UART_MspInit+0x15c>)
 8001a08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a0c:	4a38      	ldr	r2, [pc, #224]	@ (8001af0 <HAL_UART_MspInit+0x15c>)
 8001a0e:	f043 0301 	orr.w	r3, r3, #1
 8001a12:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a16:	4b36      	ldr	r3, [pc, #216]	@ (8001af0 <HAL_UART_MspInit+0x15c>)
 8001a18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a1c:	f003 0301 	and.w	r3, r3, #1
 8001a20:	613b      	str	r3, [r7, #16]
 8001a22:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA1     ------> USART1_RX
    PA2     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001a24:	2306      	movs	r3, #6
 8001a26:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a2a:	2302      	movs	r3, #2
 8001a2c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a30:	2300      	movs	r3, #0
 8001a32:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a36:	2300      	movs	r3, #0
 8001a38:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART1;
 8001a3c:	2308      	movs	r3, #8
 8001a3e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a42:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001a46:	4619      	mov	r1, r3
 8001a48:	482a      	ldr	r0, [pc, #168]	@ (8001af4 <HAL_UART_MspInit+0x160>)
 8001a4a:	f000 fcb5 	bl	80023b8 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001a4e:	e049      	b.n	8001ae4 <HAL_UART_MspInit+0x150>
  else if(huart->Instance==USART3)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a28      	ldr	r2, [pc, #160]	@ (8001af8 <HAL_UART_MspInit+0x164>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d144      	bne.n	8001ae4 <HAL_UART_MspInit+0x150>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001a5a:	f04f 0204 	mov.w	r2, #4
 8001a5e:	f04f 0300 	mov.w	r3, #0
 8001a62:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001a66:	2300      	movs	r3, #0
 8001a68:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a6a:	f107 0318 	add.w	r3, r7, #24
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f003 f9bc 	bl	8004dec <HAL_RCCEx_PeriphCLKConfig>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <HAL_UART_MspInit+0xea>
      Error_Handler();
 8001a7a:	f7ff fedd 	bl	8001838 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001a7e:	4b1c      	ldr	r3, [pc, #112]	@ (8001af0 <HAL_UART_MspInit+0x15c>)
 8001a80:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001a84:	4a1a      	ldr	r2, [pc, #104]	@ (8001af0 <HAL_UART_MspInit+0x15c>)
 8001a86:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a8a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001a8e:	4b18      	ldr	r3, [pc, #96]	@ (8001af0 <HAL_UART_MspInit+0x15c>)
 8001a90:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001a94:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a98:	60fb      	str	r3, [r7, #12]
 8001a9a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a9c:	4b14      	ldr	r3, [pc, #80]	@ (8001af0 <HAL_UART_MspInit+0x15c>)
 8001a9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001aa2:	4a13      	ldr	r2, [pc, #76]	@ (8001af0 <HAL_UART_MspInit+0x15c>)
 8001aa4:	f043 0301 	orr.w	r3, r3, #1
 8001aa8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001aac:	4b10      	ldr	r3, [pc, #64]	@ (8001af0 <HAL_UART_MspInit+0x15c>)
 8001aae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ab2:	f003 0301 	and.w	r3, r3, #1
 8001ab6:	60bb      	str	r3, [r7, #8]
 8001ab8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_TX_Pin;
 8001aba:	2318      	movs	r3, #24
 8001abc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac0:	2302      	movs	r3, #2
 8001ac2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001acc:	2300      	movs	r3, #0
 8001ace:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF13_USART3;
 8001ad2:	230d      	movs	r3, #13
 8001ad4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ad8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001adc:	4619      	mov	r1, r3
 8001ade:	4805      	ldr	r0, [pc, #20]	@ (8001af4 <HAL_UART_MspInit+0x160>)
 8001ae0:	f000 fc6a 	bl	80023b8 <HAL_GPIO_Init>
}
 8001ae4:	bf00      	nop
 8001ae6:	37b8      	adds	r7, #184	@ 0xb8
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	40013800 	.word	0x40013800
 8001af0:	44020c00 	.word	0x44020c00
 8001af4:	42020000 	.word	0x42020000
 8001af8:	40004800 	.word	0x40004800

08001afc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b00:	bf00      	nop
 8001b02:	e7fd      	b.n	8001b00 <NMI_Handler+0x4>

08001b04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b08:	bf00      	nop
 8001b0a:	e7fd      	b.n	8001b08 <HardFault_Handler+0x4>

08001b0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b10:	bf00      	nop
 8001b12:	e7fd      	b.n	8001b10 <MemManage_Handler+0x4>

08001b14 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b18:	bf00      	nop
 8001b1a:	e7fd      	b.n	8001b18 <BusFault_Handler+0x4>

08001b1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b20:	bf00      	nop
 8001b22:	e7fd      	b.n	8001b20 <UsageFault_Handler+0x4>

08001b24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b28:	bf00      	nop
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr

08001b32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b32:	b480      	push	{r7}
 8001b34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b36:	bf00      	nop
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr

08001b40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b44:	bf00      	nop
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr

08001b4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b52:	f000 fa17 	bl	8001f84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b56:	bf00      	nop
 8001b58:	bd80      	pop	{r7, pc}
	...

08001b5c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 Event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001b60:	4802      	ldr	r0, [pc, #8]	@ (8001b6c <I2C1_EV_IRQHandler+0x10>)
 8001b62:	f001 f869 	bl	8002c38 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001b66:	bf00      	nop
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	20000288 	.word	0x20000288

08001b70 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 Error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001b74:	4802      	ldr	r0, [pc, #8]	@ (8001b80 <I2C1_ER_IRQHandler+0x10>)
 8001b76:	f001 f879 	bl	8002c6c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001b7a:	bf00      	nop
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	20000288 	.word	0x20000288

08001b84 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  return 1;
 8001b88:	2301      	movs	r3, #1
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr

08001b94 <_kill>:

int _kill(int pid, int sig)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
 8001b9c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b9e:	f006 fd6b 	bl	8008678 <__errno>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2216      	movs	r2, #22
 8001ba6:	601a      	str	r2, [r3, #0]
  return -1;
 8001ba8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	3708      	adds	r7, #8
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}

08001bb4 <_exit>:

void _exit (int status)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001bbc:	f04f 31ff 	mov.w	r1, #4294967295
 8001bc0:	6878      	ldr	r0, [r7, #4]
 8001bc2:	f7ff ffe7 	bl	8001b94 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001bc6:	bf00      	nop
 8001bc8:	e7fd      	b.n	8001bc6 <_exit+0x12>

08001bca <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bca:	b580      	push	{r7, lr}
 8001bcc:	b086      	sub	sp, #24
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	60f8      	str	r0, [r7, #12]
 8001bd2:	60b9      	str	r1, [r7, #8]
 8001bd4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	617b      	str	r3, [r7, #20]
 8001bda:	e00a      	b.n	8001bf2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001bdc:	f3af 8000 	nop.w
 8001be0:	4601      	mov	r1, r0
 8001be2:	68bb      	ldr	r3, [r7, #8]
 8001be4:	1c5a      	adds	r2, r3, #1
 8001be6:	60ba      	str	r2, [r7, #8]
 8001be8:	b2ca      	uxtb	r2, r1
 8001bea:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	3301      	adds	r3, #1
 8001bf0:	617b      	str	r3, [r7, #20]
 8001bf2:	697a      	ldr	r2, [r7, #20]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	dbf0      	blt.n	8001bdc <_read+0x12>
  }

  return len;
 8001bfa:	687b      	ldr	r3, [r7, #4]
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3718      	adds	r7, #24
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}

08001c04 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b086      	sub	sp, #24
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	60f8      	str	r0, [r7, #12]
 8001c0c:	60b9      	str	r1, [r7, #8]
 8001c0e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c10:	2300      	movs	r3, #0
 8001c12:	617b      	str	r3, [r7, #20]
 8001c14:	e009      	b.n	8001c2a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c16:	68bb      	ldr	r3, [r7, #8]
 8001c18:	1c5a      	adds	r2, r3, #1
 8001c1a:	60ba      	str	r2, [r7, #8]
 8001c1c:	781b      	ldrb	r3, [r3, #0]
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	3301      	adds	r3, #1
 8001c28:	617b      	str	r3, [r7, #20]
 8001c2a:	697a      	ldr	r2, [r7, #20]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	429a      	cmp	r2, r3
 8001c30:	dbf1      	blt.n	8001c16 <_write+0x12>
  }
  return len;
 8001c32:	687b      	ldr	r3, [r7, #4]
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	3718      	adds	r7, #24
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}

08001c3c <_close>:

int _close(int file)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	370c      	adds	r7, #12
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr

08001c54 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c64:	605a      	str	r2, [r3, #4]
  return 0;
 8001c66:	2300      	movs	r3, #0
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	370c      	adds	r7, #12
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr

08001c74 <_isatty>:

int _isatty(int file)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c7c:	2301      	movs	r3, #1
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr

08001c8a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	b085      	sub	sp, #20
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	60f8      	str	r0, [r7, #12]
 8001c92:	60b9      	str	r1, [r7, #8]
 8001c94:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c96:	2300      	movs	r3, #0
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3714      	adds	r7, #20
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr

08001ca4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b086      	sub	sp, #24
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cac:	4a14      	ldr	r2, [pc, #80]	@ (8001d00 <_sbrk+0x5c>)
 8001cae:	4b15      	ldr	r3, [pc, #84]	@ (8001d04 <_sbrk+0x60>)
 8001cb0:	1ad3      	subs	r3, r2, r3
 8001cb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cb8:	4b13      	ldr	r3, [pc, #76]	@ (8001d08 <_sbrk+0x64>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d102      	bne.n	8001cc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cc0:	4b11      	ldr	r3, [pc, #68]	@ (8001d08 <_sbrk+0x64>)
 8001cc2:	4a12      	ldr	r2, [pc, #72]	@ (8001d0c <_sbrk+0x68>)
 8001cc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cc6:	4b10      	ldr	r3, [pc, #64]	@ (8001d08 <_sbrk+0x64>)
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4413      	add	r3, r2
 8001cce:	693a      	ldr	r2, [r7, #16]
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	d207      	bcs.n	8001ce4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cd4:	f006 fcd0 	bl	8008678 <__errno>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	220c      	movs	r2, #12
 8001cdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cde:	f04f 33ff 	mov.w	r3, #4294967295
 8001ce2:	e009      	b.n	8001cf8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ce4:	4b08      	ldr	r3, [pc, #32]	@ (8001d08 <_sbrk+0x64>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cea:	4b07      	ldr	r3, [pc, #28]	@ (8001d08 <_sbrk+0x64>)
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4413      	add	r3, r2
 8001cf2:	4a05      	ldr	r2, [pc, #20]	@ (8001d08 <_sbrk+0x64>)
 8001cf4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	3718      	adds	r7, #24
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	20008000 	.word	0x20008000
 8001d04:	00000400 	.word	0x00000400
 8001d08:	20000404 	.word	0x20000404
 8001d0c:	20000558 	.word	0x20000558

08001d10 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001d16:	4b30      	ldr	r3, [pc, #192]	@ (8001dd8 <SystemInit+0xc8>)
 8001d18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d1c:	4a2e      	ldr	r2, [pc, #184]	@ (8001dd8 <SystemInit+0xc8>)
 8001d1e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d22:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8001d26:	4b2d      	ldr	r3, [pc, #180]	@ (8001ddc <SystemInit+0xcc>)
 8001d28:	2201      	movs	r2, #1
 8001d2a:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8001d2c:	4b2b      	ldr	r3, [pc, #172]	@ (8001ddc <SystemInit+0xcc>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001d32:	4b2a      	ldr	r3, [pc, #168]	@ (8001ddc <SystemInit+0xcc>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	621a      	str	r2, [r3, #32]
  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
#else
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8001d38:	4b28      	ldr	r3, [pc, #160]	@ (8001ddc <SystemInit+0xcc>)
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	4927      	ldr	r1, [pc, #156]	@ (8001ddc <SystemInit+0xcc>)
 8001d3e:	4b28      	ldr	r3, [pc, #160]	@ (8001de0 <SystemInit+0xd0>)
 8001d40:	4013      	ands	r3, r2
 8001d42:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8001d44:	4b25      	ldr	r3, [pc, #148]	@ (8001ddc <SystemInit+0xcc>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8001d4a:	4b24      	ldr	r3, [pc, #144]	@ (8001ddc <SystemInit+0xcc>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8001d50:	4b22      	ldr	r3, [pc, #136]	@ (8001ddc <SystemInit+0xcc>)
 8001d52:	4a24      	ldr	r2, [pc, #144]	@ (8001de4 <SystemInit+0xd4>)
 8001d54:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8001d56:	4b21      	ldr	r3, [pc, #132]	@ (8001ddc <SystemInit+0xcc>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8001d5c:	4b1f      	ldr	r3, [pc, #124]	@ (8001ddc <SystemInit+0xcc>)
 8001d5e:	4a21      	ldr	r2, [pc, #132]	@ (8001de4 <SystemInit+0xd4>)
 8001d60:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8001d62:	4b1e      	ldr	r3, [pc, #120]	@ (8001ddc <SystemInit+0xcc>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8001d68:	4b1c      	ldr	r3, [pc, #112]	@ (8001ddc <SystemInit+0xcc>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a1b      	ldr	r2, [pc, #108]	@ (8001ddc <SystemInit+0xcc>)
 8001d6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d72:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8001d74:	4b19      	ldr	r3, [pc, #100]	@ (8001ddc <SystemInit+0xcc>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001d7a:	4b17      	ldr	r3, [pc, #92]	@ (8001dd8 <SystemInit+0xc8>)
 8001d7c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001d80:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8001d82:	4b19      	ldr	r3, [pc, #100]	@ (8001de8 <SystemInit+0xd8>)
 8001d84:	699b      	ldr	r3, [r3, #24]
 8001d86:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8001d8a:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8001d92:	d003      	beq.n	8001d9c <SystemInit+0x8c>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001d9a:	d117      	bne.n	8001dcc <SystemInit+0xbc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8001d9c:	4b12      	ldr	r3, [pc, #72]	@ (8001de8 <SystemInit+0xd8>)
 8001d9e:	69db      	ldr	r3, [r3, #28]
 8001da0:	f003 0301 	and.w	r3, r3, #1
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d005      	beq.n	8001db4 <SystemInit+0xa4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8001da8:	4b0f      	ldr	r3, [pc, #60]	@ (8001de8 <SystemInit+0xd8>)
 8001daa:	4a10      	ldr	r2, [pc, #64]	@ (8001dec <SystemInit+0xdc>)
 8001dac:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8001dae:	4b0e      	ldr	r3, [pc, #56]	@ (8001de8 <SystemInit+0xd8>)
 8001db0:	4a0f      	ldr	r2, [pc, #60]	@ (8001df0 <SystemInit+0xe0>)
 8001db2:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8001db4:	4b0c      	ldr	r3, [pc, #48]	@ (8001de8 <SystemInit+0xd8>)
 8001db6:	69db      	ldr	r3, [r3, #28]
 8001db8:	4a0b      	ldr	r2, [pc, #44]	@ (8001de8 <SystemInit+0xd8>)
 8001dba:	f043 0302 	orr.w	r3, r3, #2
 8001dbe:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8001dc0:	4b09      	ldr	r3, [pc, #36]	@ (8001de8 <SystemInit+0xd8>)
 8001dc2:	69db      	ldr	r3, [r3, #28]
 8001dc4:	4a08      	ldr	r2, [pc, #32]	@ (8001de8 <SystemInit+0xd8>)
 8001dc6:	f043 0301 	orr.w	r3, r3, #1
 8001dca:	61d3      	str	r3, [r2, #28]
  }
}
 8001dcc:	bf00      	nop
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr
 8001dd8:	e000ed00 	.word	0xe000ed00
 8001ddc:	44020c00 	.word	0x44020c00
 8001de0:	fae2eae3 	.word	0xfae2eae3
 8001de4:	01010280 	.word	0x01010280
 8001de8:	40022000 	.word	0x40022000
 8001dec:	08192a3b 	.word	0x08192a3b
 8001df0:	4c5d6e7f 	.word	0x4c5d6e7f

08001df4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8001df4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e2c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001df8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001dfa:	e003      	b.n	8001e04 <LoopCopyDataInit>

08001dfc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001dfc:	4b0c      	ldr	r3, [pc, #48]	@ (8001e30 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001dfe:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001e00:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001e02:	3104      	adds	r1, #4

08001e04 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001e04:	480b      	ldr	r0, [pc, #44]	@ (8001e34 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001e06:	4b0c      	ldr	r3, [pc, #48]	@ (8001e38 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001e08:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001e0a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001e0c:	d3f6      	bcc.n	8001dfc <CopyDataInit>
	ldr	r2, =_sbss
 8001e0e:	4a0b      	ldr	r2, [pc, #44]	@ (8001e3c <LoopForever+0x12>)
	b	LoopFillZerobss
 8001e10:	e002      	b.n	8001e18 <LoopFillZerobss>

08001e12 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001e12:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001e14:	f842 3b04 	str.w	r3, [r2], #4

08001e18 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001e18:	4b09      	ldr	r3, [pc, #36]	@ (8001e40 <LoopForever+0x16>)
	cmp	r2, r3
 8001e1a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001e1c:	d3f9      	bcc.n	8001e12 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e1e:	f7ff ff77 	bl	8001d10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e22:	f006 fc2f 	bl	8008684 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e26:	f7ff f8e3 	bl	8000ff0 <main>

08001e2a <LoopForever>:

LoopForever:
    b LoopForever
 8001e2a:	e7fe      	b.n	8001e2a <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8001e2c:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 8001e30:	0800bb38 	.word	0x0800bb38
	ldr	r0, =_sdata
 8001e34:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001e38:	200001d4 	.word	0x200001d4
	ldr	r2, =_sbss
 8001e3c:	200001d4 	.word	0x200001d4
	ldr	r3, = _ebss
 8001e40:	20000558 	.word	0x20000558

08001e44 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e44:	e7fe      	b.n	8001e44 <ADC1_IRQHandler>
	...

08001e48 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e4c:	2003      	movs	r0, #3
 8001e4e:	f000 f98a 	bl	8002166 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001e52:	f002 fe41 	bl	8004ad8 <HAL_RCC_GetSysClockFreq>
 8001e56:	4602      	mov	r2, r0
 8001e58:	4b0c      	ldr	r3, [pc, #48]	@ (8001e8c <HAL_Init+0x44>)
 8001e5a:	6a1b      	ldr	r3, [r3, #32]
 8001e5c:	f003 030f 	and.w	r3, r3, #15
 8001e60:	490b      	ldr	r1, [pc, #44]	@ (8001e90 <HAL_Init+0x48>)
 8001e62:	5ccb      	ldrb	r3, [r1, r3]
 8001e64:	fa22 f303 	lsr.w	r3, r2, r3
 8001e68:	4a0a      	ldr	r2, [pc, #40]	@ (8001e94 <HAL_Init+0x4c>)
 8001e6a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001e6c:	2004      	movs	r0, #4
 8001e6e:	f000 f9cf 	bl	8002210 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e72:	200f      	movs	r0, #15
 8001e74:	f000 f810 	bl	8001e98 <HAL_InitTick>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d001      	beq.n	8001e82 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e002      	b.n	8001e88 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001e82:	f7ff fcdf 	bl	8001844 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e86:	2300      	movs	r3, #0
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	44020c00 	.word	0x44020c00
 8001e90:	0800b72c 	.word	0x0800b72c
 8001e94:	20000000 	.word	0x20000000

08001e98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b084      	sub	sp, #16
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8001ea4:	4b33      	ldr	r3, [pc, #204]	@ (8001f74 <HAL_InitTick+0xdc>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d101      	bne.n	8001eb0 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8001eac:	2301      	movs	r3, #1
 8001eae:	e05c      	b.n	8001f6a <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8001eb0:	4b31      	ldr	r3, [pc, #196]	@ (8001f78 <HAL_InitTick+0xe0>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f003 0304 	and.w	r3, r3, #4
 8001eb8:	2b04      	cmp	r3, #4
 8001eba:	d10c      	bne.n	8001ed6 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8001ebc:	4b2f      	ldr	r3, [pc, #188]	@ (8001f7c <HAL_InitTick+0xe4>)
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	4b2c      	ldr	r3, [pc, #176]	@ (8001f74 <HAL_InitTick+0xdc>)
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001eca:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ece:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ed2:	60fb      	str	r3, [r7, #12]
 8001ed4:	e037      	b.n	8001f46 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8001ed6:	f000 f9f3 	bl	80022c0 <HAL_SYSTICK_GetCLKSourceConfig>
 8001eda:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	2b02      	cmp	r3, #2
 8001ee0:	d023      	beq.n	8001f2a <HAL_InitTick+0x92>
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d82d      	bhi.n	8001f44 <HAL_InitTick+0xac>
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d003      	beq.n	8001ef6 <HAL_InitTick+0x5e>
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	2b01      	cmp	r3, #1
 8001ef2:	d00d      	beq.n	8001f10 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8001ef4:	e026      	b.n	8001f44 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8001ef6:	4b21      	ldr	r3, [pc, #132]	@ (8001f7c <HAL_InitTick+0xe4>)
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	4b1e      	ldr	r3, [pc, #120]	@ (8001f74 <HAL_InitTick+0xdc>)
 8001efc:	781b      	ldrb	r3, [r3, #0]
 8001efe:	4619      	mov	r1, r3
 8001f00:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001f04:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f08:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f0c:	60fb      	str	r3, [r7, #12]
        break;
 8001f0e:	e01a      	b.n	8001f46 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001f10:	4b18      	ldr	r3, [pc, #96]	@ (8001f74 <HAL_InitTick+0xdc>)
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	461a      	mov	r2, r3
 8001f16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f1a:	fbb3 f3f2 	udiv	r3, r3, r2
 8001f1e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001f22:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f26:	60fb      	str	r3, [r7, #12]
        break;
 8001f28:	e00d      	b.n	8001f46 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001f2a:	4b12      	ldr	r3, [pc, #72]	@ (8001f74 <HAL_InitTick+0xdc>)
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	461a      	mov	r2, r3
 8001f30:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f34:	fbb3 f3f2 	udiv	r3, r3, r2
 8001f38:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001f3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f40:	60fb      	str	r3, [r7, #12]
        break;
 8001f42:	e000      	b.n	8001f46 <HAL_InitTick+0xae>
        break;
 8001f44:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8001f46:	68f8      	ldr	r0, [r7, #12]
 8001f48:	f000 f940 	bl	80021cc <HAL_SYSTICK_Config>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e009      	b.n	8001f6a <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f56:	2200      	movs	r2, #0
 8001f58:	6879      	ldr	r1, [r7, #4]
 8001f5a:	f04f 30ff 	mov.w	r0, #4294967295
 8001f5e:	f000 f90d 	bl	800217c <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8001f62:	4a07      	ldr	r2, [pc, #28]	@ (8001f80 <HAL_InitTick+0xe8>)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001f68:	2300      	movs	r3, #0
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3710      	adds	r7, #16
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	20000008 	.word	0x20000008
 8001f78:	e000e010 	.word	0xe000e010
 8001f7c:	20000000 	.word	0x20000000
 8001f80:	20000004 	.word	0x20000004

08001f84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f88:	4b06      	ldr	r3, [pc, #24]	@ (8001fa4 <HAL_IncTick+0x20>)
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	4b06      	ldr	r3, [pc, #24]	@ (8001fa8 <HAL_IncTick+0x24>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4413      	add	r3, r2
 8001f94:	4a04      	ldr	r2, [pc, #16]	@ (8001fa8 <HAL_IncTick+0x24>)
 8001f96:	6013      	str	r3, [r2, #0]
}
 8001f98:	bf00      	nop
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	20000008 	.word	0x20000008
 8001fa8:	20000408 	.word	0x20000408

08001fac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  return uwTick;
 8001fb0:	4b03      	ldr	r3, [pc, #12]	@ (8001fc0 <HAL_GetTick+0x14>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	20000408 	.word	0x20000408

08001fc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b084      	sub	sp, #16
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fcc:	f7ff ffee 	bl	8001fac <HAL_GetTick>
 8001fd0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fdc:	d005      	beq.n	8001fea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fde:	4b0a      	ldr	r3, [pc, #40]	@ (8002008 <HAL_Delay+0x44>)
 8001fe0:	781b      	ldrb	r3, [r3, #0]
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	4413      	add	r3, r2
 8001fe8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001fea:	bf00      	nop
 8001fec:	f7ff ffde 	bl	8001fac <HAL_GetTick>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	68fa      	ldr	r2, [r7, #12]
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d8f7      	bhi.n	8001fec <HAL_Delay+0x28>
  {
  }
}
 8001ffc:	bf00      	nop
 8001ffe:	bf00      	nop
 8002000:	3710      	adds	r7, #16
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	20000008 	.word	0x20000008

0800200c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800200c:	b480      	push	{r7}
 800200e:	b085      	sub	sp, #20
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f003 0307 	and.w	r3, r3, #7
 800201a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800201c:	4b0c      	ldr	r3, [pc, #48]	@ (8002050 <__NVIC_SetPriorityGrouping+0x44>)
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002022:	68ba      	ldr	r2, [r7, #8]
 8002024:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002028:	4013      	ands	r3, r2
 800202a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002034:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002038:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800203c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800203e:	4a04      	ldr	r2, [pc, #16]	@ (8002050 <__NVIC_SetPriorityGrouping+0x44>)
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	60d3      	str	r3, [r2, #12]
}
 8002044:	bf00      	nop
 8002046:	3714      	adds	r7, #20
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr
 8002050:	e000ed00 	.word	0xe000ed00

08002054 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002058:	4b04      	ldr	r3, [pc, #16]	@ (800206c <__NVIC_GetPriorityGrouping+0x18>)
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	0a1b      	lsrs	r3, r3, #8
 800205e:	f003 0307 	and.w	r3, r3, #7
}
 8002062:	4618      	mov	r0, r3
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr
 800206c:	e000ed00 	.word	0xe000ed00

08002070 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	4603      	mov	r3, r0
 8002078:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800207a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800207e:	2b00      	cmp	r3, #0
 8002080:	db0b      	blt.n	800209a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002082:	88fb      	ldrh	r3, [r7, #6]
 8002084:	f003 021f 	and.w	r2, r3, #31
 8002088:	4907      	ldr	r1, [pc, #28]	@ (80020a8 <__NVIC_EnableIRQ+0x38>)
 800208a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800208e:	095b      	lsrs	r3, r3, #5
 8002090:	2001      	movs	r0, #1
 8002092:	fa00 f202 	lsl.w	r2, r0, r2
 8002096:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800209a:	bf00      	nop
 800209c:	370c      	adds	r7, #12
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	e000e100 	.word	0xe000e100

080020ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	4603      	mov	r3, r0
 80020b4:	6039      	str	r1, [r7, #0]
 80020b6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80020b8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	db0a      	blt.n	80020d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	b2da      	uxtb	r2, r3
 80020c4:	490c      	ldr	r1, [pc, #48]	@ (80020f8 <__NVIC_SetPriority+0x4c>)
 80020c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020ca:	0112      	lsls	r2, r2, #4
 80020cc:	b2d2      	uxtb	r2, r2
 80020ce:	440b      	add	r3, r1
 80020d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020d4:	e00a      	b.n	80020ec <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	b2da      	uxtb	r2, r3
 80020da:	4908      	ldr	r1, [pc, #32]	@ (80020fc <__NVIC_SetPriority+0x50>)
 80020dc:	88fb      	ldrh	r3, [r7, #6]
 80020de:	f003 030f 	and.w	r3, r3, #15
 80020e2:	3b04      	subs	r3, #4
 80020e4:	0112      	lsls	r2, r2, #4
 80020e6:	b2d2      	uxtb	r2, r2
 80020e8:	440b      	add	r3, r1
 80020ea:	761a      	strb	r2, [r3, #24]
}
 80020ec:	bf00      	nop
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	e000e100 	.word	0xe000e100
 80020fc:	e000ed00 	.word	0xe000ed00

08002100 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002100:	b480      	push	{r7}
 8002102:	b089      	sub	sp, #36	@ 0x24
 8002104:	af00      	add	r7, sp, #0
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	60b9      	str	r1, [r7, #8]
 800210a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	f003 0307 	and.w	r3, r3, #7
 8002112:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	f1c3 0307 	rsb	r3, r3, #7
 800211a:	2b04      	cmp	r3, #4
 800211c:	bf28      	it	cs
 800211e:	2304      	movcs	r3, #4
 8002120:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	3304      	adds	r3, #4
 8002126:	2b06      	cmp	r3, #6
 8002128:	d902      	bls.n	8002130 <NVIC_EncodePriority+0x30>
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	3b03      	subs	r3, #3
 800212e:	e000      	b.n	8002132 <NVIC_EncodePriority+0x32>
 8002130:	2300      	movs	r3, #0
 8002132:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002134:	f04f 32ff 	mov.w	r2, #4294967295
 8002138:	69bb      	ldr	r3, [r7, #24]
 800213a:	fa02 f303 	lsl.w	r3, r2, r3
 800213e:	43da      	mvns	r2, r3
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	401a      	ands	r2, r3
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002148:	f04f 31ff 	mov.w	r1, #4294967295
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	fa01 f303 	lsl.w	r3, r1, r3
 8002152:	43d9      	mvns	r1, r3
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002158:	4313      	orrs	r3, r2
         );
}
 800215a:	4618      	mov	r0, r3
 800215c:	3724      	adds	r7, #36	@ 0x24
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr

08002166 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002166:	b580      	push	{r7, lr}
 8002168:	b082      	sub	sp, #8
 800216a:	af00      	add	r7, sp, #0
 800216c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800216e:	6878      	ldr	r0, [r7, #4]
 8002170:	f7ff ff4c 	bl	800200c <__NVIC_SetPriorityGrouping>
}
 8002174:	bf00      	nop
 8002176:	3708      	adds	r7, #8
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}

0800217c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af00      	add	r7, sp, #0
 8002182:	4603      	mov	r3, r0
 8002184:	60b9      	str	r1, [r7, #8]
 8002186:	607a      	str	r2, [r7, #4]
 8002188:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800218a:	f7ff ff63 	bl	8002054 <__NVIC_GetPriorityGrouping>
 800218e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002190:	687a      	ldr	r2, [r7, #4]
 8002192:	68b9      	ldr	r1, [r7, #8]
 8002194:	6978      	ldr	r0, [r7, #20]
 8002196:	f7ff ffb3 	bl	8002100 <NVIC_EncodePriority>
 800219a:	4602      	mov	r2, r0
 800219c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80021a0:	4611      	mov	r1, r2
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7ff ff82 	bl	80020ac <__NVIC_SetPriority>
}
 80021a8:	bf00      	nop
 80021aa:	3718      	adds	r7, #24
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}

080021b0 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	4603      	mov	r3, r0
 80021b8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80021be:	4618      	mov	r0, r3
 80021c0:	f7ff ff56 	bl	8002070 <__NVIC_EnableIRQ>
}
 80021c4:	bf00      	nop
 80021c6:	3708      	adds	r7, #8
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}

080021cc <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b083      	sub	sp, #12
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	3b01      	subs	r3, #1
 80021d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80021dc:	d301      	bcc.n	80021e2 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80021de:	2301      	movs	r3, #1
 80021e0:	e00d      	b.n	80021fe <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80021e2:	4a0a      	ldr	r2, [pc, #40]	@ (800220c <HAL_SYSTICK_Config+0x40>)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	3b01      	subs	r3, #1
 80021e8:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80021ea:	4b08      	ldr	r3, [pc, #32]	@ (800220c <HAL_SYSTICK_Config+0x40>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80021f0:	4b06      	ldr	r3, [pc, #24]	@ (800220c <HAL_SYSTICK_Config+0x40>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a05      	ldr	r2, [pc, #20]	@ (800220c <HAL_SYSTICK_Config+0x40>)
 80021f6:	f043 0303 	orr.w	r3, r3, #3
 80021fa:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80021fc:	2300      	movs	r3, #0
}
 80021fe:	4618      	mov	r0, r3
 8002200:	370c      	adds	r7, #12
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	e000e010 	.word	0xe000e010

08002210 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002210:	b480      	push	{r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2b04      	cmp	r3, #4
 800221c:	d844      	bhi.n	80022a8 <HAL_SYSTICK_CLKSourceConfig+0x98>
 800221e:	a201      	add	r2, pc, #4	@ (adr r2, 8002224 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8002220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002224:	08002247 	.word	0x08002247
 8002228:	08002265 	.word	0x08002265
 800222c:	08002287 	.word	0x08002287
 8002230:	080022a9 	.word	0x080022a9
 8002234:	08002239 	.word	0x08002239
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002238:	4b1f      	ldr	r3, [pc, #124]	@ (80022b8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a1e      	ldr	r2, [pc, #120]	@ (80022b8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800223e:	f043 0304 	orr.w	r3, r3, #4
 8002242:	6013      	str	r3, [r2, #0]
      break;
 8002244:	e031      	b.n	80022aa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002246:	4b1c      	ldr	r3, [pc, #112]	@ (80022b8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a1b      	ldr	r2, [pc, #108]	@ (80022b8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800224c:	f023 0304 	bic.w	r3, r3, #4
 8002250:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8002252:	4b1a      	ldr	r3, [pc, #104]	@ (80022bc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002254:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002258:	4a18      	ldr	r2, [pc, #96]	@ (80022bc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800225a:	f023 030c 	bic.w	r3, r3, #12
 800225e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8002262:	e022      	b.n	80022aa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002264:	4b14      	ldr	r3, [pc, #80]	@ (80022b8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a13      	ldr	r2, [pc, #76]	@ (80022b8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800226a:	f023 0304 	bic.w	r3, r3, #4
 800226e:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8002270:	4b12      	ldr	r3, [pc, #72]	@ (80022bc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002272:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002276:	f023 030c 	bic.w	r3, r3, #12
 800227a:	4a10      	ldr	r2, [pc, #64]	@ (80022bc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800227c:	f043 0304 	orr.w	r3, r3, #4
 8002280:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8002284:	e011      	b.n	80022aa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002286:	4b0c      	ldr	r3, [pc, #48]	@ (80022b8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a0b      	ldr	r2, [pc, #44]	@ (80022b8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800228c:	f023 0304 	bic.w	r3, r3, #4
 8002290:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8002292:	4b0a      	ldr	r3, [pc, #40]	@ (80022bc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002294:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002298:	f023 030c 	bic.w	r3, r3, #12
 800229c:	4a07      	ldr	r2, [pc, #28]	@ (80022bc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800229e:	f043 0308 	orr.w	r3, r3, #8
 80022a2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80022a6:	e000      	b.n	80022aa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80022a8:	bf00      	nop
  }
}
 80022aa:	bf00      	nop
 80022ac:	370c      	adds	r7, #12
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	e000e010 	.word	0xe000e010
 80022bc:	44020c00 	.word	0x44020c00

080022c0 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80022c6:	4b17      	ldr	r3, [pc, #92]	@ (8002324 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 0304 	and.w	r3, r3, #4
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d002      	beq.n	80022d8 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80022d2:	2304      	movs	r3, #4
 80022d4:	607b      	str	r3, [r7, #4]
 80022d6:	e01e      	b.n	8002316 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 80022d8:	4b13      	ldr	r3, [pc, #76]	@ (8002328 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 80022da:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80022de:	f003 030c 	and.w	r3, r3, #12
 80022e2:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	2b08      	cmp	r3, #8
 80022e8:	d00f      	beq.n	800230a <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	2b08      	cmp	r3, #8
 80022ee:	d80f      	bhi.n	8002310 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d003      	beq.n	80022fe <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	2b04      	cmp	r3, #4
 80022fa:	d003      	beq.n	8002304 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80022fc:	e008      	b.n	8002310 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80022fe:	2300      	movs	r3, #0
 8002300:	607b      	str	r3, [r7, #4]
        break;
 8002302:	e008      	b.n	8002316 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8002304:	2301      	movs	r3, #1
 8002306:	607b      	str	r3, [r7, #4]
        break;
 8002308:	e005      	b.n	8002316 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 800230a:	2302      	movs	r3, #2
 800230c:	607b      	str	r3, [r7, #4]
        break;
 800230e:	e002      	b.n	8002316 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002310:	2300      	movs	r3, #0
 8002312:	607b      	str	r3, [r7, #4]
        break;
 8002314:	bf00      	nop
    }
  }
  return systick_source;
 8002316:	687b      	ldr	r3, [r7, #4]
}
 8002318:	4618      	mov	r0, r3
 800231a:	370c      	adds	r7, #12
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr
 8002324:	e000e010 	.word	0xe000e010
 8002328:	44020c00 	.word	0x44020c00

0800232c <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 800232c:	b480      	push	{r7}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d101      	bne.n	800233e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e019      	b.n	8002372 <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002344:	b2db      	uxtb	r3, r3
 8002346:	2b02      	cmp	r3, #2
 8002348:	d004      	beq.n	8002354 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2220      	movs	r2, #32
 800234e:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	e00e      	b.n	8002372 <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2204      	movs	r2, #4
 8002358:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	695b      	ldr	r3, [r3, #20]
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	6812      	ldr	r2, [r2, #0]
 8002366:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800236a:	f043 0304 	orr.w	r3, r3, #4
 800236e:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8002370:	2300      	movs	r3, #0
}
 8002372:	4618      	mov	r0, r3
 8002374:	370c      	adds	r7, #12
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr

0800237e <HAL_DMA_GetState>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval DMA state.
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef const *const hdma)
{
 800237e:	b480      	push	{r7}
 8002380:	b083      	sub	sp, #12
 8002382:	af00      	add	r7, sp, #0
 8002384:	6078      	str	r0, [r7, #4]
  /* Return the DMA channel state */
  return hdma->State;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800238c:	b2db      	uxtb	r3, r3
}
 800238e:	4618      	mov	r0, r3
 8002390:	370c      	adds	r7, #12
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr

0800239a <HAL_DMAEx_GetFifoLevel>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval Returns the number of available beats in FIFO.
  */
uint32_t HAL_DMAEx_GetFifoLevel(DMA_HandleTypeDef const *const hdma)
{
 800239a:	b480      	push	{r7}
 800239c:	b083      	sub	sp, #12
 800239e:	af00      	add	r7, sp, #0
 80023a0:	6078      	str	r0, [r7, #4]
  return ((hdma->Instance->CSR & DMA_CSR_FIFOL) >> DMA_CSR_FIFOL_Pos);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	691b      	ldr	r3, [r3, #16]
 80023a8:	0c1b      	lsrs	r3, r3, #16
 80023aa:	b2db      	uxtb	r3, r3
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	370c      	adds	r7, #12
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b087      	sub	sp, #28
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80023c2:	2300      	movs	r3, #0
 80023c4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80023c6:	e142      	b.n	800264e <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	2101      	movs	r1, #1
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	fa01 f303 	lsl.w	r3, r1, r3
 80023d4:	4013      	ands	r3, r2
 80023d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	f000 8134 	beq.w	8002648 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	2b02      	cmp	r3, #2
 80023e6:	d003      	beq.n	80023f0 <HAL_GPIO_Init+0x38>
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	2b12      	cmp	r3, #18
 80023ee:	d125      	bne.n	800243c <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	08da      	lsrs	r2, r3, #3
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	3208      	adds	r2, #8
 80023f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023fc:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	f003 0307 	and.w	r3, r3, #7
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	220f      	movs	r2, #15
 8002408:	fa02 f303 	lsl.w	r3, r2, r3
 800240c:	43db      	mvns	r3, r3
 800240e:	697a      	ldr	r2, [r7, #20]
 8002410:	4013      	ands	r3, r2
 8002412:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	691b      	ldr	r3, [r3, #16]
 8002418:	f003 020f 	and.w	r2, r3, #15
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	f003 0307 	and.w	r3, r3, #7
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	fa02 f303 	lsl.w	r3, r2, r3
 8002428:	697a      	ldr	r2, [r7, #20]
 800242a:	4313      	orrs	r3, r2
 800242c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	08da      	lsrs	r2, r3, #3
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	3208      	adds	r2, #8
 8002436:	6979      	ldr	r1, [r7, #20]
 8002438:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	005b      	lsls	r3, r3, #1
 8002446:	2203      	movs	r2, #3
 8002448:	fa02 f303 	lsl.w	r3, r2, r3
 800244c:	43db      	mvns	r3, r3
 800244e:	697a      	ldr	r2, [r7, #20]
 8002450:	4013      	ands	r3, r2
 8002452:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	f003 0203 	and.w	r2, r3, #3
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	005b      	lsls	r3, r3, #1
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	697a      	ldr	r2, [r7, #20]
 8002466:	4313      	orrs	r3, r2
 8002468:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	697a      	ldr	r2, [r7, #20]
 800246e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	2b01      	cmp	r3, #1
 8002476:	d00b      	beq.n	8002490 <HAL_GPIO_Init+0xd8>
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	2b02      	cmp	r3, #2
 800247e:	d007      	beq.n	8002490 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002484:	2b11      	cmp	r3, #17
 8002486:	d003      	beq.n	8002490 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	2b12      	cmp	r3, #18
 800248e:	d130      	bne.n	80024f2 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	005b      	lsls	r3, r3, #1
 800249a:	2203      	movs	r2, #3
 800249c:	fa02 f303 	lsl.w	r3, r2, r3
 80024a0:	43db      	mvns	r3, r3
 80024a2:	697a      	ldr	r2, [r7, #20]
 80024a4:	4013      	ands	r3, r2
 80024a6:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	68da      	ldr	r2, [r3, #12]
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	005b      	lsls	r3, r3, #1
 80024b0:	fa02 f303 	lsl.w	r3, r2, r3
 80024b4:	697a      	ldr	r2, [r7, #20]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	697a      	ldr	r2, [r7, #20]
 80024be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80024c6:	2201      	movs	r2, #1
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	fa02 f303 	lsl.w	r3, r2, r3
 80024ce:	43db      	mvns	r3, r3
 80024d0:	697a      	ldr	r2, [r7, #20]
 80024d2:	4013      	ands	r3, r2
 80024d4:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	091b      	lsrs	r3, r3, #4
 80024dc:	f003 0201 	and.w	r2, r3, #1
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	fa02 f303 	lsl.w	r3, r2, r3
 80024e6:	697a      	ldr	r2, [r7, #20]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	697a      	ldr	r2, [r7, #20]
 80024f0:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	f003 0303 	and.w	r3, r3, #3
 80024fa:	2b03      	cmp	r3, #3
 80024fc:	d109      	bne.n	8002512 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8002506:	2b03      	cmp	r3, #3
 8002508:	d11b      	bne.n	8002542 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	2b01      	cmp	r3, #1
 8002510:	d017      	beq.n	8002542 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	68db      	ldr	r3, [r3, #12]
 8002516:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	005b      	lsls	r3, r3, #1
 800251c:	2203      	movs	r2, #3
 800251e:	fa02 f303 	lsl.w	r3, r2, r3
 8002522:	43db      	mvns	r3, r3
 8002524:	697a      	ldr	r2, [r7, #20]
 8002526:	4013      	ands	r3, r2
 8002528:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	689a      	ldr	r2, [r3, #8]
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	005b      	lsls	r3, r3, #1
 8002532:	fa02 f303 	lsl.w	r3, r2, r3
 8002536:	697a      	ldr	r2, [r7, #20]
 8002538:	4313      	orrs	r3, r2
 800253a:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	697a      	ldr	r2, [r7, #20]
 8002540:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d07c      	beq.n	8002648 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800254e:	4a47      	ldr	r2, [pc, #284]	@ (800266c <HAL_GPIO_Init+0x2b4>)
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	089b      	lsrs	r3, r3, #2
 8002554:	3318      	adds	r3, #24
 8002556:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800255a:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	f003 0303 	and.w	r3, r3, #3
 8002562:	00db      	lsls	r3, r3, #3
 8002564:	220f      	movs	r2, #15
 8002566:	fa02 f303 	lsl.w	r3, r2, r3
 800256a:	43db      	mvns	r3, r3
 800256c:	697a      	ldr	r2, [r7, #20]
 800256e:	4013      	ands	r3, r2
 8002570:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	0a9a      	lsrs	r2, r3, #10
 8002576:	4b3e      	ldr	r3, [pc, #248]	@ (8002670 <HAL_GPIO_Init+0x2b8>)
 8002578:	4013      	ands	r3, r2
 800257a:	693a      	ldr	r2, [r7, #16]
 800257c:	f002 0203 	and.w	r2, r2, #3
 8002580:	00d2      	lsls	r2, r2, #3
 8002582:	4093      	lsls	r3, r2
 8002584:	697a      	ldr	r2, [r7, #20]
 8002586:	4313      	orrs	r3, r2
 8002588:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 800258a:	4938      	ldr	r1, [pc, #224]	@ (800266c <HAL_GPIO_Init+0x2b4>)
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	089b      	lsrs	r3, r3, #2
 8002590:	3318      	adds	r3, #24
 8002592:	697a      	ldr	r2, [r7, #20]
 8002594:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002598:	4b34      	ldr	r3, [pc, #208]	@ (800266c <HAL_GPIO_Init+0x2b4>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	43db      	mvns	r3, r3
 80025a2:	697a      	ldr	r2, [r7, #20]
 80025a4:	4013      	ands	r3, r2
 80025a6:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d003      	beq.n	80025bc <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 80025b4:	697a      	ldr	r2, [r7, #20]
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	4313      	orrs	r3, r2
 80025ba:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80025bc:	4a2b      	ldr	r2, [pc, #172]	@ (800266c <HAL_GPIO_Init+0x2b4>)
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80025c2:	4b2a      	ldr	r3, [pc, #168]	@ (800266c <HAL_GPIO_Init+0x2b4>)
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	43db      	mvns	r3, r3
 80025cc:	697a      	ldr	r2, [r7, #20]
 80025ce:	4013      	ands	r3, r2
 80025d0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d003      	beq.n	80025e6 <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 80025de:	697a      	ldr	r2, [r7, #20]
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	4313      	orrs	r3, r2
 80025e4:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80025e6:	4a21      	ldr	r2, [pc, #132]	@ (800266c <HAL_GPIO_Init+0x2b4>)
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80025ec:	4b1f      	ldr	r3, [pc, #124]	@ (800266c <HAL_GPIO_Init+0x2b4>)
 80025ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80025f2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	43db      	mvns	r3, r3
 80025f8:	697a      	ldr	r2, [r7, #20]
 80025fa:	4013      	ands	r3, r2
 80025fc:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d003      	beq.n	8002612 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 800260a:	697a      	ldr	r2, [r7, #20]
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	4313      	orrs	r3, r2
 8002610:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8002612:	4a16      	ldr	r2, [pc, #88]	@ (800266c <HAL_GPIO_Init+0x2b4>)
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800261a:	4b14      	ldr	r3, [pc, #80]	@ (800266c <HAL_GPIO_Init+0x2b4>)
 800261c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002620:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	43db      	mvns	r3, r3
 8002626:	697a      	ldr	r2, [r7, #20]
 8002628:	4013      	ands	r3, r2
 800262a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002634:	2b00      	cmp	r3, #0
 8002636:	d003      	beq.n	8002640 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8002638:	697a      	ldr	r2, [r7, #20]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	4313      	orrs	r3, r2
 800263e:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8002640:	4a0a      	ldr	r2, [pc, #40]	@ (800266c <HAL_GPIO_Init+0x2b4>)
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	3301      	adds	r3, #1
 800264c:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	fa22 f303 	lsr.w	r3, r2, r3
 8002658:	2b00      	cmp	r3, #0
 800265a:	f47f aeb5 	bne.w	80023c8 <HAL_GPIO_Init+0x10>
  }
}
 800265e:	bf00      	nop
 8002660:	bf00      	nop
 8002662:	371c      	adds	r7, #28
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr
 800266c:	44022000 	.word	0x44022000
 8002670:	002f7f7f 	.word	0x002f7f7f

08002674 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002674:	b480      	push	{r7}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
 800267c:	460b      	mov	r3, r1
 800267e:	807b      	strh	r3, [r7, #2]
 8002680:	4613      	mov	r3, r2
 8002682:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002684:	787b      	ldrb	r3, [r7, #1]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d003      	beq.n	8002692 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800268a:	887a      	ldrh	r2, [r7, #2]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002690:	e002      	b.n	8002698 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002692:	887a      	ldrh	r2, [r7, #2]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002698:	bf00      	nop
 800269a:	370c      	adds	r7, #12
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr

080026a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b082      	sub	sp, #8
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d101      	bne.n	80026b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	e08d      	b.n	80027d2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d106      	bne.n	80026d0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2200      	movs	r2, #0
 80026c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f7ff f8c2 	bl	8001854 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2224      	movs	r2, #36	@ 0x24
 80026d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f022 0201 	bic.w	r2, r2, #1
 80026e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685a      	ldr	r2, [r3, #4]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80026f4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	689a      	ldr	r2, [r3, #8]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002704:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	68db      	ldr	r3, [r3, #12]
 800270a:	2b01      	cmp	r3, #1
 800270c:	d107      	bne.n	800271e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	689a      	ldr	r2, [r3, #8]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800271a:	609a      	str	r2, [r3, #8]
 800271c:	e006      	b.n	800272c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	689a      	ldr	r2, [r3, #8]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800272a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	2b02      	cmp	r3, #2
 8002732:	d108      	bne.n	8002746 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	685a      	ldr	r2, [r3, #4]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002742:	605a      	str	r2, [r3, #4]
 8002744:	e007      	b.n	8002756 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	685a      	ldr	r2, [r3, #4]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002754:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	687a      	ldr	r2, [r7, #4]
 800275e:	6812      	ldr	r2, [r2, #0]
 8002760:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002764:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002768:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	68da      	ldr	r2, [r3, #12]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002778:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	691a      	ldr	r2, [r3, #16]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	695b      	ldr	r3, [r3, #20]
 8002782:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	699b      	ldr	r3, [r3, #24]
 800278a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	430a      	orrs	r2, r1
 8002792:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	69d9      	ldr	r1, [r3, #28]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6a1a      	ldr	r2, [r3, #32]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	430a      	orrs	r2, r1
 80027a2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f042 0201 	orr.w	r2, r2, #1
 80027b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2200      	movs	r2, #0
 80027b8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2220      	movs	r2, #32
 80027be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2200      	movs	r2, #0
 80027c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2200      	movs	r2, #0
 80027cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80027d0:	2300      	movs	r3, #0
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3708      	adds	r7, #8
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
	...

080027dc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b088      	sub	sp, #32
 80027e0:	af02      	add	r7, sp, #8
 80027e2:	60f8      	str	r0, [r7, #12]
 80027e4:	4608      	mov	r0, r1
 80027e6:	4611      	mov	r1, r2
 80027e8:	461a      	mov	r2, r3
 80027ea:	4603      	mov	r3, r0
 80027ec:	817b      	strh	r3, [r7, #10]
 80027ee:	460b      	mov	r3, r1
 80027f0:	813b      	strh	r3, [r7, #8]
 80027f2:	4613      	mov	r3, r2
 80027f4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	2b20      	cmp	r3, #32
 8002800:	f040 80f9 	bne.w	80029f6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002804:	6a3b      	ldr	r3, [r7, #32]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d002      	beq.n	8002810 <HAL_I2C_Mem_Write+0x34>
 800280a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800280c:	2b00      	cmp	r3, #0
 800280e:	d105      	bne.n	800281c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002816:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	e0ed      	b.n	80029f8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002822:	2b01      	cmp	r3, #1
 8002824:	d101      	bne.n	800282a <HAL_I2C_Mem_Write+0x4e>
 8002826:	2302      	movs	r3, #2
 8002828:	e0e6      	b.n	80029f8 <HAL_I2C_Mem_Write+0x21c>
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	2201      	movs	r2, #1
 800282e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002832:	f7ff fbbb 	bl	8001fac <HAL_GetTick>
 8002836:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	9300      	str	r3, [sp, #0]
 800283c:	2319      	movs	r3, #25
 800283e:	2201      	movs	r2, #1
 8002840:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002844:	68f8      	ldr	r0, [r7, #12]
 8002846:	f001 f86c 	bl	8003922 <I2C_WaitOnFlagUntilTimeout>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d001      	beq.n	8002854 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e0d1      	b.n	80029f8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2221      	movs	r2, #33	@ 0x21
 8002858:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2240      	movs	r2, #64	@ 0x40
 8002860:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2200      	movs	r2, #0
 8002868:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	6a3a      	ldr	r2, [r7, #32]
 800286e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002874:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2200      	movs	r2, #0
 800287a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800287c:	88f8      	ldrh	r0, [r7, #6]
 800287e:	893a      	ldrh	r2, [r7, #8]
 8002880:	8979      	ldrh	r1, [r7, #10]
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	9301      	str	r3, [sp, #4]
 8002886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002888:	9300      	str	r3, [sp, #0]
 800288a:	4603      	mov	r3, r0
 800288c:	68f8      	ldr	r0, [r7, #12]
 800288e:	f000 fb93 	bl	8002fb8 <I2C_RequestMemoryWrite>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d005      	beq.n	80028a4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2200      	movs	r2, #0
 800289c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	e0a9      	b.n	80029f8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028a8:	b29b      	uxth	r3, r3
 80028aa:	2bff      	cmp	r3, #255	@ 0xff
 80028ac:	d90e      	bls.n	80028cc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	22ff      	movs	r2, #255	@ 0xff
 80028b2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028b8:	b2da      	uxtb	r2, r3
 80028ba:	8979      	ldrh	r1, [r7, #10]
 80028bc:	2300      	movs	r3, #0
 80028be:	9300      	str	r3, [sp, #0]
 80028c0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80028c4:	68f8      	ldr	r0, [r7, #12]
 80028c6:	f001 f9ef 	bl	8003ca8 <I2C_TransferConfig>
 80028ca:	e00f      	b.n	80028ec <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028d0:	b29a      	uxth	r2, r3
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028da:	b2da      	uxtb	r2, r3
 80028dc:	8979      	ldrh	r1, [r7, #10]
 80028de:	2300      	movs	r3, #0
 80028e0:	9300      	str	r3, [sp, #0]
 80028e2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028e6:	68f8      	ldr	r0, [r7, #12]
 80028e8:	f001 f9de 	bl	8003ca8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028ec:	697a      	ldr	r2, [r7, #20]
 80028ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80028f0:	68f8      	ldr	r0, [r7, #12]
 80028f2:	f001 f86f 	bl	80039d4 <I2C_WaitOnTXISFlagUntilTimeout>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d001      	beq.n	8002900 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e07b      	b.n	80029f8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002904:	781a      	ldrb	r2, [r3, #0]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002910:	1c5a      	adds	r2, r3, #1
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800291a:	b29b      	uxth	r3, r3
 800291c:	3b01      	subs	r3, #1
 800291e:	b29a      	uxth	r2, r3
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002928:	3b01      	subs	r3, #1
 800292a:	b29a      	uxth	r2, r3
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002934:	b29b      	uxth	r3, r3
 8002936:	2b00      	cmp	r3, #0
 8002938:	d034      	beq.n	80029a4 <HAL_I2C_Mem_Write+0x1c8>
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800293e:	2b00      	cmp	r3, #0
 8002940:	d130      	bne.n	80029a4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	9300      	str	r3, [sp, #0]
 8002946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002948:	2200      	movs	r2, #0
 800294a:	2180      	movs	r1, #128	@ 0x80
 800294c:	68f8      	ldr	r0, [r7, #12]
 800294e:	f000 ffe8 	bl	8003922 <I2C_WaitOnFlagUntilTimeout>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d001      	beq.n	800295c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	e04d      	b.n	80029f8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002960:	b29b      	uxth	r3, r3
 8002962:	2bff      	cmp	r3, #255	@ 0xff
 8002964:	d90e      	bls.n	8002984 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	22ff      	movs	r2, #255	@ 0xff
 800296a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002970:	b2da      	uxtb	r2, r3
 8002972:	8979      	ldrh	r1, [r7, #10]
 8002974:	2300      	movs	r3, #0
 8002976:	9300      	str	r3, [sp, #0]
 8002978:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800297c:	68f8      	ldr	r0, [r7, #12]
 800297e:	f001 f993 	bl	8003ca8 <I2C_TransferConfig>
 8002982:	e00f      	b.n	80029a4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002988:	b29a      	uxth	r2, r3
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002992:	b2da      	uxtb	r2, r3
 8002994:	8979      	ldrh	r1, [r7, #10]
 8002996:	2300      	movs	r3, #0
 8002998:	9300      	str	r3, [sp, #0]
 800299a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800299e:	68f8      	ldr	r0, [r7, #12]
 80029a0:	f001 f982 	bl	8003ca8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d19e      	bne.n	80028ec <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029ae:	697a      	ldr	r2, [r7, #20]
 80029b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80029b2:	68f8      	ldr	r0, [r7, #12]
 80029b4:	f001 f855 	bl	8003a62 <I2C_WaitOnSTOPFlagUntilTimeout>
 80029b8:	4603      	mov	r3, r0
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d001      	beq.n	80029c2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e01a      	b.n	80029f8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	2220      	movs	r2, #32
 80029c8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	6859      	ldr	r1, [r3, #4]
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002a00 <HAL_I2C_Mem_Write+0x224>)
 80029d6:	400b      	ands	r3, r1
 80029d8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2220      	movs	r2, #32
 80029de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2200      	movs	r2, #0
 80029e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2200      	movs	r2, #0
 80029ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80029f2:	2300      	movs	r3, #0
 80029f4:	e000      	b.n	80029f8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80029f6:	2302      	movs	r3, #2
  }
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3718      	adds	r7, #24
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	fe00e800 	.word	0xfe00e800

08002a04 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b088      	sub	sp, #32
 8002a08:	af02      	add	r7, sp, #8
 8002a0a:	60f8      	str	r0, [r7, #12]
 8002a0c:	4608      	mov	r0, r1
 8002a0e:	4611      	mov	r1, r2
 8002a10:	461a      	mov	r2, r3
 8002a12:	4603      	mov	r3, r0
 8002a14:	817b      	strh	r3, [r7, #10]
 8002a16:	460b      	mov	r3, r1
 8002a18:	813b      	strh	r3, [r7, #8]
 8002a1a:	4613      	mov	r3, r2
 8002a1c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	2b20      	cmp	r3, #32
 8002a28:	f040 80fd 	bne.w	8002c26 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a2c:	6a3b      	ldr	r3, [r7, #32]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d002      	beq.n	8002a38 <HAL_I2C_Mem_Read+0x34>
 8002a32:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d105      	bne.n	8002a44 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a3e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e0f1      	b.n	8002c28 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002a4a:	2b01      	cmp	r3, #1
 8002a4c:	d101      	bne.n	8002a52 <HAL_I2C_Mem_Read+0x4e>
 8002a4e:	2302      	movs	r3, #2
 8002a50:	e0ea      	b.n	8002c28 <HAL_I2C_Mem_Read+0x224>
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2201      	movs	r2, #1
 8002a56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002a5a:	f7ff faa7 	bl	8001fac <HAL_GetTick>
 8002a5e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	9300      	str	r3, [sp, #0]
 8002a64:	2319      	movs	r3, #25
 8002a66:	2201      	movs	r2, #1
 8002a68:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002a6c:	68f8      	ldr	r0, [r7, #12]
 8002a6e:	f000 ff58 	bl	8003922 <I2C_WaitOnFlagUntilTimeout>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d001      	beq.n	8002a7c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e0d5      	b.n	8002c28 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2222      	movs	r2, #34	@ 0x22
 8002a80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2240      	movs	r2, #64	@ 0x40
 8002a88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	6a3a      	ldr	r2, [r7, #32]
 8002a96:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002a9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002aa4:	88f8      	ldrh	r0, [r7, #6]
 8002aa6:	893a      	ldrh	r2, [r7, #8]
 8002aa8:	8979      	ldrh	r1, [r7, #10]
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	9301      	str	r3, [sp, #4]
 8002aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ab0:	9300      	str	r3, [sp, #0]
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	68f8      	ldr	r0, [r7, #12]
 8002ab6:	f000 fad3 	bl	8003060 <I2C_RequestMemoryRead>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d005      	beq.n	8002acc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e0ad      	b.n	8002c28 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ad0:	b29b      	uxth	r3, r3
 8002ad2:	2bff      	cmp	r3, #255	@ 0xff
 8002ad4:	d90e      	bls.n	8002af4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	22ff      	movs	r2, #255	@ 0xff
 8002ada:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ae0:	b2da      	uxtb	r2, r3
 8002ae2:	8979      	ldrh	r1, [r7, #10]
 8002ae4:	4b52      	ldr	r3, [pc, #328]	@ (8002c30 <HAL_I2C_Mem_Read+0x22c>)
 8002ae6:	9300      	str	r3, [sp, #0]
 8002ae8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002aec:	68f8      	ldr	r0, [r7, #12]
 8002aee:	f001 f8db 	bl	8003ca8 <I2C_TransferConfig>
 8002af2:	e00f      	b.n	8002b14 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002af8:	b29a      	uxth	r2, r3
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b02:	b2da      	uxtb	r2, r3
 8002b04:	8979      	ldrh	r1, [r7, #10]
 8002b06:	4b4a      	ldr	r3, [pc, #296]	@ (8002c30 <HAL_I2C_Mem_Read+0x22c>)
 8002b08:	9300      	str	r3, [sp, #0]
 8002b0a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b0e:	68f8      	ldr	r0, [r7, #12]
 8002b10:	f001 f8ca 	bl	8003ca8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	9300      	str	r3, [sp, #0]
 8002b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	2104      	movs	r1, #4
 8002b1e:	68f8      	ldr	r0, [r7, #12]
 8002b20:	f000 feff 	bl	8003922 <I2C_WaitOnFlagUntilTimeout>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d001      	beq.n	8002b2e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e07c      	b.n	8002c28 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b38:	b2d2      	uxtb	r2, r2
 8002b3a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b40:	1c5a      	adds	r2, r3, #1
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b4a:	3b01      	subs	r3, #1
 8002b4c:	b29a      	uxth	r2, r3
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b56:	b29b      	uxth	r3, r3
 8002b58:	3b01      	subs	r3, #1
 8002b5a:	b29a      	uxth	r2, r3
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b64:	b29b      	uxth	r3, r3
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d034      	beq.n	8002bd4 <HAL_I2C_Mem_Read+0x1d0>
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d130      	bne.n	8002bd4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	9300      	str	r3, [sp, #0]
 8002b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b78:	2200      	movs	r2, #0
 8002b7a:	2180      	movs	r1, #128	@ 0x80
 8002b7c:	68f8      	ldr	r0, [r7, #12]
 8002b7e:	f000 fed0 	bl	8003922 <I2C_WaitOnFlagUntilTimeout>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d001      	beq.n	8002b8c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e04d      	b.n	8002c28 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b90:	b29b      	uxth	r3, r3
 8002b92:	2bff      	cmp	r3, #255	@ 0xff
 8002b94:	d90e      	bls.n	8002bb4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	22ff      	movs	r2, #255	@ 0xff
 8002b9a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ba0:	b2da      	uxtb	r2, r3
 8002ba2:	8979      	ldrh	r1, [r7, #10]
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	9300      	str	r3, [sp, #0]
 8002ba8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002bac:	68f8      	ldr	r0, [r7, #12]
 8002bae:	f001 f87b 	bl	8003ca8 <I2C_TransferConfig>
 8002bb2:	e00f      	b.n	8002bd4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bb8:	b29a      	uxth	r2, r3
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bc2:	b2da      	uxtb	r2, r3
 8002bc4:	8979      	ldrh	r1, [r7, #10]
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	9300      	str	r3, [sp, #0]
 8002bca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002bce:	68f8      	ldr	r0, [r7, #12]
 8002bd0:	f001 f86a 	bl	8003ca8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bd8:	b29b      	uxth	r3, r3
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d19a      	bne.n	8002b14 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bde:	697a      	ldr	r2, [r7, #20]
 8002be0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002be2:	68f8      	ldr	r0, [r7, #12]
 8002be4:	f000 ff3d 	bl	8003a62 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d001      	beq.n	8002bf2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e01a      	b.n	8002c28 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	2220      	movs	r2, #32
 8002bf8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	6859      	ldr	r1, [r3, #4]
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	4b0b      	ldr	r3, [pc, #44]	@ (8002c34 <HAL_I2C_Mem_Read+0x230>)
 8002c06:	400b      	ands	r3, r1
 8002c08:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2220      	movs	r2, #32
 8002c0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2200      	movs	r2, #0
 8002c16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002c22:	2300      	movs	r3, #0
 8002c24:	e000      	b.n	8002c28 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002c26:	2302      	movs	r3, #2
  }
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	3718      	adds	r7, #24
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	80002400 	.word	0x80002400
 8002c34:	fe00e800 	.word	0xfe00e800

08002c38 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	699b      	ldr	r3, [r3, #24]
 8002c46:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d005      	beq.n	8002c64 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c5c:	68ba      	ldr	r2, [r7, #8]
 8002c5e:	68f9      	ldr	r1, [r7, #12]
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	4798      	blx	r3
  }
}
 8002c64:	bf00      	nop
 8002c66:	3710      	adds	r7, #16
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}

08002c6c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b086      	sub	sp, #24
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	699b      	ldr	r3, [r3, #24]
 8002c7a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	0a1b      	lsrs	r3, r3, #8
 8002c88:	f003 0301 	and.w	r3, r3, #1
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d010      	beq.n	8002cb2 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	09db      	lsrs	r3, r3, #7
 8002c94:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d00a      	beq.n	8002cb2 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ca0:	f043 0201 	orr.w	r2, r3, #1
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002cb0:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	0a9b      	lsrs	r3, r3, #10
 8002cb6:	f003 0301 	and.w	r3, r3, #1
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d010      	beq.n	8002ce0 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	09db      	lsrs	r3, r3, #7
 8002cc2:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d00a      	beq.n	8002ce0 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cce:	f043 0208 	orr.w	r2, r3, #8
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002cde:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	0a5b      	lsrs	r3, r3, #9
 8002ce4:	f003 0301 	and.w	r3, r3, #1
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d010      	beq.n	8002d0e <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	09db      	lsrs	r3, r3, #7
 8002cf0:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d00a      	beq.n	8002d0e <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cfc:	f043 0202 	orr.w	r2, r3, #2
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d0c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d12:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f003 030b 	and.w	r3, r3, #11
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d003      	beq.n	8002d26 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8002d1e:	68f9      	ldr	r1, [r7, #12]
 8002d20:	6878      	ldr	r0, [r7, #4]
 8002d22:	f000 fca5 	bl	8003670 <I2C_ITError>
  }
}
 8002d26:	bf00      	nop
 8002d28:	3718      	adds	r7, #24
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}

08002d2e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d2e:	b480      	push	{r7}
 8002d30:	b083      	sub	sp, #12
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002d36:	bf00      	nop
 8002d38:	370c      	adds	r7, #12
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d40:	4770      	bx	lr

08002d42 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d42:	b480      	push	{r7}
 8002d44:	b083      	sub	sp, #12
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002d4a:	bf00      	nop
 8002d4c:	370c      	adds	r7, #12
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr

08002d56 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002d56:	b480      	push	{r7}
 8002d58:	b083      	sub	sp, #12
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	6078      	str	r0, [r7, #4]
 8002d5e:	460b      	mov	r3, r1
 8002d60:	70fb      	strb	r3, [r7, #3]
 8002d62:	4613      	mov	r3, r2
 8002d64:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002d66:	bf00      	nop
 8002d68:	370c      	adds	r7, #12
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr

08002d72 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d72:	b480      	push	{r7}
 8002d74:	b083      	sub	sp, #12
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8002d7a:	bf00      	nop
 8002d7c:	370c      	adds	r7, #12
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d84:	4770      	bx	lr

08002d86 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002d86:	b480      	push	{r7}
 8002d88:	b083      	sub	sp, #12
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002d8e:	bf00      	nop
 8002d90:	370c      	adds	r7, #12
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr

08002d9a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d9a:	b480      	push	{r7}
 8002d9c:	b083      	sub	sp, #12
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002da2:	bf00      	nop
 8002da4:	370c      	adds	r7, #12
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr

08002dae <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8002dae:	b580      	push	{r7, lr}
 8002db0:	b086      	sub	sp, #24
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	60f8      	str	r0, [r7, #12]
 8002db6:	60b9      	str	r1, [r7, #8]
 8002db8:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dbe:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d101      	bne.n	8002dd2 <I2C_Slave_ISR_IT+0x24>
 8002dce:	2302      	movs	r3, #2
 8002dd0:	e0ed      	b.n	8002fae <I2C_Slave_ISR_IT+0x200>
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	095b      	lsrs	r3, r3, #5
 8002dde:	f003 0301 	and.w	r3, r3, #1
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d00a      	beq.n	8002dfc <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	095b      	lsrs	r3, r3, #5
 8002dea:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d004      	beq.n	8002dfc <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8002df2:	6939      	ldr	r1, [r7, #16]
 8002df4:	68f8      	ldr	r0, [r7, #12]
 8002df6:	f000 fa69 	bl	80032cc <I2C_ITSlaveCplt>
 8002dfa:	e0d3      	b.n	8002fa4 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	091b      	lsrs	r3, r3, #4
 8002e00:	f003 0301 	and.w	r3, r3, #1
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d04d      	beq.n	8002ea4 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	091b      	lsrs	r3, r3, #4
 8002e0c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d047      	beq.n	8002ea4 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e18:	b29b      	uxth	r3, r3
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d128      	bne.n	8002e70 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	2b28      	cmp	r3, #40	@ 0x28
 8002e28:	d108      	bne.n	8002e3c <I2C_Slave_ISR_IT+0x8e>
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002e30:	d104      	bne.n	8002e3c <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002e32:	6939      	ldr	r1, [r7, #16]
 8002e34:	68f8      	ldr	r0, [r7, #12]
 8002e36:	f000 fbc5 	bl	80035c4 <I2C_ITListenCplt>
 8002e3a:	e032      	b.n	8002ea2 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	2b29      	cmp	r3, #41	@ 0x29
 8002e46:	d10e      	bne.n	8002e66 <I2C_Slave_ISR_IT+0xb8>
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002e4e:	d00a      	beq.n	8002e66 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2210      	movs	r2, #16
 8002e56:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002e58:	68f8      	ldr	r0, [r7, #12]
 8002e5a:	f000 fd20 	bl	800389e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002e5e:	68f8      	ldr	r0, [r7, #12]
 8002e60:	f000 f9d6 	bl	8003210 <I2C_ITSlaveSeqCplt>
 8002e64:	e01d      	b.n	8002ea2 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	2210      	movs	r2, #16
 8002e6c:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8002e6e:	e096      	b.n	8002f9e <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2210      	movs	r2, #16
 8002e76:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e7c:	f043 0204 	orr.w	r2, r3, #4
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d004      	beq.n	8002e94 <I2C_Slave_ISR_IT+0xe6>
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e90:	f040 8085 	bne.w	8002f9e <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e98:	4619      	mov	r1, r3
 8002e9a:	68f8      	ldr	r0, [r7, #12]
 8002e9c:	f000 fbe8 	bl	8003670 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002ea0:	e07d      	b.n	8002f9e <I2C_Slave_ISR_IT+0x1f0>
 8002ea2:	e07c      	b.n	8002f9e <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	089b      	lsrs	r3, r3, #2
 8002ea8:	f003 0301 	and.w	r3, r3, #1
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d030      	beq.n	8002f12 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	089b      	lsrs	r3, r3, #2
 8002eb4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d02a      	beq.n	8002f12 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ec0:	b29b      	uxth	r3, r3
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d018      	beq.n	8002ef8 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed0:	b2d2      	uxtb	r2, r2
 8002ed2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed8:	1c5a      	adds	r2, r3, #1
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ee2:	3b01      	subs	r3, #1
 8002ee4:	b29a      	uxth	r2, r3
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	3b01      	subs	r3, #1
 8002ef2:	b29a      	uxth	r2, r3
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002efc:	b29b      	uxth	r3, r3
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d14f      	bne.n	8002fa2 <I2C_Slave_ISR_IT+0x1f4>
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002f08:	d04b      	beq.n	8002fa2 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8002f0a:	68f8      	ldr	r0, [r7, #12]
 8002f0c:	f000 f980 	bl	8003210 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8002f10:	e047      	b.n	8002fa2 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	08db      	lsrs	r3, r3, #3
 8002f16:	f003 0301 	and.w	r3, r3, #1
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d00a      	beq.n	8002f34 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	08db      	lsrs	r3, r3, #3
 8002f22:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d004      	beq.n	8002f34 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8002f2a:	6939      	ldr	r1, [r7, #16]
 8002f2c:	68f8      	ldr	r0, [r7, #12]
 8002f2e:	f000 f8eb 	bl	8003108 <I2C_ITAddrCplt>
 8002f32:	e037      	b.n	8002fa4 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	085b      	lsrs	r3, r3, #1
 8002f38:	f003 0301 	and.w	r3, r3, #1
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d031      	beq.n	8002fa4 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	085b      	lsrs	r3, r3, #1
 8002f44:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d02b      	beq.n	8002fa4 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f50:	b29b      	uxth	r3, r3
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d018      	beq.n	8002f88 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f5a:	781a      	ldrb	r2, [r3, #0]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f66:	1c5a      	adds	r2, r3, #1
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f70:	b29b      	uxth	r3, r3
 8002f72:	3b01      	subs	r3, #1
 8002f74:	b29a      	uxth	r2, r3
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f7e:	3b01      	subs	r3, #1
 8002f80:	b29a      	uxth	r2, r3
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	851a      	strh	r2, [r3, #40]	@ 0x28
 8002f86:	e00d      	b.n	8002fa4 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f8e:	d002      	beq.n	8002f96 <I2C_Slave_ISR_IT+0x1e8>
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d106      	bne.n	8002fa4 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002f96:	68f8      	ldr	r0, [r7, #12]
 8002f98:	f000 f93a 	bl	8003210 <I2C_ITSlaveSeqCplt>
 8002f9c:	e002      	b.n	8002fa4 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 8002f9e:	bf00      	nop
 8002fa0:	e000      	b.n	8002fa4 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8002fa2:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8002fac:	2300      	movs	r3, #0
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3718      	adds	r7, #24
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
	...

08002fb8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b086      	sub	sp, #24
 8002fbc:	af02      	add	r7, sp, #8
 8002fbe:	60f8      	str	r0, [r7, #12]
 8002fc0:	4608      	mov	r0, r1
 8002fc2:	4611      	mov	r1, r2
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	817b      	strh	r3, [r7, #10]
 8002fca:	460b      	mov	r3, r1
 8002fcc:	813b      	strh	r3, [r7, #8]
 8002fce:	4613      	mov	r3, r2
 8002fd0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002fd2:	88fb      	ldrh	r3, [r7, #6]
 8002fd4:	b2da      	uxtb	r2, r3
 8002fd6:	8979      	ldrh	r1, [r7, #10]
 8002fd8:	4b20      	ldr	r3, [pc, #128]	@ (800305c <I2C_RequestMemoryWrite+0xa4>)
 8002fda:	9300      	str	r3, [sp, #0]
 8002fdc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002fe0:	68f8      	ldr	r0, [r7, #12]
 8002fe2:	f000 fe61 	bl	8003ca8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fe6:	69fa      	ldr	r2, [r7, #28]
 8002fe8:	69b9      	ldr	r1, [r7, #24]
 8002fea:	68f8      	ldr	r0, [r7, #12]
 8002fec:	f000 fcf2 	bl	80039d4 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d001      	beq.n	8002ffa <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e02c      	b.n	8003054 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002ffa:	88fb      	ldrh	r3, [r7, #6]
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d105      	bne.n	800300c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003000:	893b      	ldrh	r3, [r7, #8]
 8003002:	b2da      	uxtb	r2, r3
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	629a      	str	r2, [r3, #40]	@ 0x28
 800300a:	e015      	b.n	8003038 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800300c:	893b      	ldrh	r3, [r7, #8]
 800300e:	0a1b      	lsrs	r3, r3, #8
 8003010:	b29b      	uxth	r3, r3
 8003012:	b2da      	uxtb	r2, r3
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800301a:	69fa      	ldr	r2, [r7, #28]
 800301c:	69b9      	ldr	r1, [r7, #24]
 800301e:	68f8      	ldr	r0, [r7, #12]
 8003020:	f000 fcd8 	bl	80039d4 <I2C_WaitOnTXISFlagUntilTimeout>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d001      	beq.n	800302e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	e012      	b.n	8003054 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800302e:	893b      	ldrh	r3, [r7, #8]
 8003030:	b2da      	uxtb	r2, r3
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003038:	69fb      	ldr	r3, [r7, #28]
 800303a:	9300      	str	r3, [sp, #0]
 800303c:	69bb      	ldr	r3, [r7, #24]
 800303e:	2200      	movs	r2, #0
 8003040:	2180      	movs	r1, #128	@ 0x80
 8003042:	68f8      	ldr	r0, [r7, #12]
 8003044:	f000 fc6d 	bl	8003922 <I2C_WaitOnFlagUntilTimeout>
 8003048:	4603      	mov	r3, r0
 800304a:	2b00      	cmp	r3, #0
 800304c:	d001      	beq.n	8003052 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e000      	b.n	8003054 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003052:	2300      	movs	r3, #0
}
 8003054:	4618      	mov	r0, r3
 8003056:	3710      	adds	r7, #16
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}
 800305c:	80002000 	.word	0x80002000

08003060 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b086      	sub	sp, #24
 8003064:	af02      	add	r7, sp, #8
 8003066:	60f8      	str	r0, [r7, #12]
 8003068:	4608      	mov	r0, r1
 800306a:	4611      	mov	r1, r2
 800306c:	461a      	mov	r2, r3
 800306e:	4603      	mov	r3, r0
 8003070:	817b      	strh	r3, [r7, #10]
 8003072:	460b      	mov	r3, r1
 8003074:	813b      	strh	r3, [r7, #8]
 8003076:	4613      	mov	r3, r2
 8003078:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800307a:	88fb      	ldrh	r3, [r7, #6]
 800307c:	b2da      	uxtb	r2, r3
 800307e:	8979      	ldrh	r1, [r7, #10]
 8003080:	4b20      	ldr	r3, [pc, #128]	@ (8003104 <I2C_RequestMemoryRead+0xa4>)
 8003082:	9300      	str	r3, [sp, #0]
 8003084:	2300      	movs	r3, #0
 8003086:	68f8      	ldr	r0, [r7, #12]
 8003088:	f000 fe0e 	bl	8003ca8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800308c:	69fa      	ldr	r2, [r7, #28]
 800308e:	69b9      	ldr	r1, [r7, #24]
 8003090:	68f8      	ldr	r0, [r7, #12]
 8003092:	f000 fc9f 	bl	80039d4 <I2C_WaitOnTXISFlagUntilTimeout>
 8003096:	4603      	mov	r3, r0
 8003098:	2b00      	cmp	r3, #0
 800309a:	d001      	beq.n	80030a0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	e02c      	b.n	80030fa <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80030a0:	88fb      	ldrh	r3, [r7, #6]
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d105      	bne.n	80030b2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80030a6:	893b      	ldrh	r3, [r7, #8]
 80030a8:	b2da      	uxtb	r2, r3
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	629a      	str	r2, [r3, #40]	@ 0x28
 80030b0:	e015      	b.n	80030de <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80030b2:	893b      	ldrh	r3, [r7, #8]
 80030b4:	0a1b      	lsrs	r3, r3, #8
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	b2da      	uxtb	r2, r3
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80030c0:	69fa      	ldr	r2, [r7, #28]
 80030c2:	69b9      	ldr	r1, [r7, #24]
 80030c4:	68f8      	ldr	r0, [r7, #12]
 80030c6:	f000 fc85 	bl	80039d4 <I2C_WaitOnTXISFlagUntilTimeout>
 80030ca:	4603      	mov	r3, r0
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d001      	beq.n	80030d4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e012      	b.n	80030fa <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80030d4:	893b      	ldrh	r3, [r7, #8]
 80030d6:	b2da      	uxtb	r2, r3
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	9300      	str	r3, [sp, #0]
 80030e2:	69bb      	ldr	r3, [r7, #24]
 80030e4:	2200      	movs	r2, #0
 80030e6:	2140      	movs	r1, #64	@ 0x40
 80030e8:	68f8      	ldr	r0, [r7, #12]
 80030ea:	f000 fc1a 	bl	8003922 <I2C_WaitOnFlagUntilTimeout>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d001      	beq.n	80030f8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e000      	b.n	80030fa <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80030f8:	2300      	movs	r3, #0
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3710      	adds	r7, #16
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	80002000 	.word	0x80002000

08003108 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b084      	sub	sp, #16
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
 8003110:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003118:	b2db      	uxtb	r3, r3
 800311a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800311e:	2b28      	cmp	r3, #40	@ 0x28
 8003120:	d16a      	bne.n	80031f8 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	699b      	ldr	r3, [r3, #24]
 8003128:	0c1b      	lsrs	r3, r3, #16
 800312a:	b2db      	uxtb	r3, r3
 800312c:	f003 0301 	and.w	r3, r3, #1
 8003130:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	699b      	ldr	r3, [r3, #24]
 8003138:	0c1b      	lsrs	r3, r3, #16
 800313a:	b29b      	uxth	r3, r3
 800313c:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8003140:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	b29b      	uxth	r3, r3
 800314a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800314e:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	68db      	ldr	r3, [r3, #12]
 8003156:	b29b      	uxth	r3, r3
 8003158:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800315c:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	2b02      	cmp	r3, #2
 8003164:	d138      	bne.n	80031d8 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8003166:	897b      	ldrh	r3, [r7, #10]
 8003168:	09db      	lsrs	r3, r3, #7
 800316a:	b29a      	uxth	r2, r3
 800316c:	89bb      	ldrh	r3, [r7, #12]
 800316e:	4053      	eors	r3, r2
 8003170:	b29b      	uxth	r3, r3
 8003172:	f003 0306 	and.w	r3, r3, #6
 8003176:	2b00      	cmp	r3, #0
 8003178:	d11c      	bne.n	80031b4 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800317a:	897b      	ldrh	r3, [r7, #10]
 800317c:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003182:	1c5a      	adds	r2, r3, #1
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800318c:	2b02      	cmp	r3, #2
 800318e:	d13b      	bne.n	8003208 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2200      	movs	r2, #0
 8003194:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	2208      	movs	r2, #8
 800319c:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2200      	movs	r2, #0
 80031a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80031a6:	89ba      	ldrh	r2, [r7, #12]
 80031a8:	7bfb      	ldrb	r3, [r7, #15]
 80031aa:	4619      	mov	r1, r3
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	f7ff fdd2 	bl	8002d56 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80031b2:	e029      	b.n	8003208 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80031b4:	893b      	ldrh	r3, [r7, #8]
 80031b6:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80031b8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80031bc:	6878      	ldr	r0, [r7, #4]
 80031be:	f000 fda5 	bl	8003d0c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2200      	movs	r2, #0
 80031c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80031ca:	89ba      	ldrh	r2, [r7, #12]
 80031cc:	7bfb      	ldrb	r3, [r7, #15]
 80031ce:	4619      	mov	r1, r3
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f7ff fdc0 	bl	8002d56 <HAL_I2C_AddrCallback>
}
 80031d6:	e017      	b.n	8003208 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80031d8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f000 fd95 	bl	8003d0c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2200      	movs	r2, #0
 80031e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80031ea:	89ba      	ldrh	r2, [r7, #12]
 80031ec:	7bfb      	ldrb	r3, [r7, #15]
 80031ee:	4619      	mov	r1, r3
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	f7ff fdb0 	bl	8002d56 <HAL_I2C_AddrCallback>
}
 80031f6:	e007      	b.n	8003208 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	2208      	movs	r2, #8
 80031fe:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2200      	movs	r2, #0
 8003204:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8003208:	bf00      	nop
 800320a:	3710      	adds	r7, #16
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}

08003210 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b084      	sub	sp, #16
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2200      	movs	r2, #0
 8003224:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

#if defined(HAL_DMA_MODULE_ENABLED)
  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	0b9b      	lsrs	r3, r3, #14
 800322c:	f003 0301 	and.w	r3, r3, #1
 8003230:	2b00      	cmp	r3, #0
 8003232:	d008      	beq.n	8003246 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003242:	601a      	str	r2, [r3, #0]
 8003244:	e00d      	b.n	8003262 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	0bdb      	lsrs	r3, r3, #15
 800324a:	f003 0301 	and.w	r3, r3, #1
 800324e:	2b00      	cmp	r3, #0
 8003250:	d007      	beq.n	8003262 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003260:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003268:	b2db      	uxtb	r3, r3
 800326a:	2b29      	cmp	r3, #41	@ 0x29
 800326c:	d112      	bne.n	8003294 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2228      	movs	r2, #40	@ 0x28
 8003272:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2221      	movs	r2, #33	@ 0x21
 800327a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800327c:	2101      	movs	r1, #1
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f000 fd44 	bl	8003d0c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2200      	movs	r2, #0
 8003288:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	f7ff fd4e 	bl	8002d2e <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8003292:	e017      	b.n	80032c4 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800329a:	b2db      	uxtb	r3, r3
 800329c:	2b2a      	cmp	r3, #42	@ 0x2a
 800329e:	d111      	bne.n	80032c4 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2228      	movs	r2, #40	@ 0x28
 80032a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2222      	movs	r2, #34	@ 0x22
 80032ac:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80032ae:	2102      	movs	r1, #2
 80032b0:	6878      	ldr	r0, [r7, #4]
 80032b2:	f000 fd2b 	bl	8003d0c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	f7ff fd3f 	bl	8002d42 <HAL_I2C_SlaveRxCpltCallback>
}
 80032c4:	bf00      	nop
 80032c6:	3710      	adds	r7, #16
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}

080032cc <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80032cc:	b590      	push	{r4, r7, lr}
 80032ce:	b087      	sub	sp, #28
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032e6:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032ee:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	2220      	movs	r2, #32
 80032f6:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80032f8:	7afb      	ldrb	r3, [r7, #11]
 80032fa:	2b21      	cmp	r3, #33	@ 0x21
 80032fc:	d002      	beq.n	8003304 <I2C_ITSlaveCplt+0x38>
 80032fe:	7afb      	ldrb	r3, [r7, #11]
 8003300:	2b29      	cmp	r3, #41	@ 0x29
 8003302:	d108      	bne.n	8003316 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8003304:	f248 0101 	movw	r1, #32769	@ 0x8001
 8003308:	6878      	ldr	r0, [r7, #4]
 800330a:	f000 fcff 	bl	8003d0c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2221      	movs	r2, #33	@ 0x21
 8003312:	631a      	str	r2, [r3, #48]	@ 0x30
 8003314:	e019      	b.n	800334a <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003316:	7afb      	ldrb	r3, [r7, #11]
 8003318:	2b22      	cmp	r3, #34	@ 0x22
 800331a:	d002      	beq.n	8003322 <I2C_ITSlaveCplt+0x56>
 800331c:	7afb      	ldrb	r3, [r7, #11]
 800331e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003320:	d108      	bne.n	8003334 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8003322:	f248 0102 	movw	r1, #32770	@ 0x8002
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f000 fcf0 	bl	8003d0c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2222      	movs	r2, #34	@ 0x22
 8003330:	631a      	str	r2, [r3, #48]	@ 0x30
 8003332:	e00a      	b.n	800334a <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8003334:	7afb      	ldrb	r3, [r7, #11]
 8003336:	2b28      	cmp	r3, #40	@ 0x28
 8003338:	d107      	bne.n	800334a <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800333a:	f248 0103 	movw	r1, #32771	@ 0x8003
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	f000 fce4 	bl	8003d0c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2200      	movs	r2, #0
 8003348:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	685a      	ldr	r2, [r3, #4]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003358:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	6859      	ldr	r1, [r3, #4]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	4b95      	ldr	r3, [pc, #596]	@ (80035bc <I2C_ITSlaveCplt+0x2f0>)
 8003366:	400b      	ands	r3, r1
 8003368:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f000 fa97 	bl	800389e <I2C_Flush_TXDR>

#if defined(HAL_DMA_MODULE_ENABLED)
  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	0b9b      	lsrs	r3, r3, #14
 8003374:	f003 0301 	and.w	r3, r3, #1
 8003378:	2b00      	cmp	r3, #0
 800337a:	d01c      	beq.n	80033b6 <I2C_ITSlaveCplt+0xea>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800338a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003390:	2b00      	cmp	r3, #0
 8003392:	d032      	beq.n	80033fa <I2C_ITSlaveCplt+0x12e>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800339c:	b29c      	uxth	r4, r3
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033a2:	4618      	mov	r0, r3
 80033a4:	f7fe fff9 	bl	800239a <HAL_DMAEx_GetFifoLevel>
 80033a8:	4603      	mov	r3, r0
 80033aa:	b29b      	uxth	r3, r3
 80033ac:	4423      	add	r3, r4
 80033ae:	b29a      	uxth	r2, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80033b4:	e021      	b.n	80033fa <I2C_ITSlaveCplt+0x12e>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	0bdb      	lsrs	r3, r3, #15
 80033ba:	f003 0301 	and.w	r3, r3, #1
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d01b      	beq.n	80033fa <I2C_ITSlaveCplt+0x12e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80033d0:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d00f      	beq.n	80033fa <I2C_ITSlaveCplt+0x12e>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033e2:	b29c      	uxth	r4, r3
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033e8:	4618      	mov	r0, r3
 80033ea:	f7fe ffd6 	bl	800239a <HAL_DMAEx_GetFifoLevel>
 80033ee:	4603      	mov	r3, r0
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	4423      	add	r3, r4
 80033f4:	b29a      	uxth	r2, r3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    /* Do nothing */
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	089b      	lsrs	r3, r3, #2
 80033fe:	f003 0301 	and.w	r3, r3, #1
 8003402:	2b00      	cmp	r3, #0
 8003404:	d020      	beq.n	8003448 <I2C_ITSlaveCplt+0x17c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	f023 0304 	bic.w	r3, r3, #4
 800340c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003418:	b2d2      	uxtb	r2, r2
 800341a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003420:	1c5a      	adds	r2, r3, #1
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800342a:	2b00      	cmp	r3, #0
 800342c:	d00c      	beq.n	8003448 <I2C_ITSlaveCplt+0x17c>
    {
      hi2c->XferSize--;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003432:	3b01      	subs	r3, #1
 8003434:	b29a      	uxth	r2, r3
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800343e:	b29b      	uxth	r3, r3
 8003440:	3b01      	subs	r3, #1
 8003442:	b29a      	uxth	r2, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800344c:	b29b      	uxth	r3, r3
 800344e:	2b00      	cmp	r3, #0
 8003450:	d005      	beq.n	800345e <I2C_ITSlaveCplt+0x192>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003456:	f043 0204 	orr.w	r2, r3, #4
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	091b      	lsrs	r3, r3, #4
 8003462:	f003 0301 	and.w	r3, r3, #1
 8003466:	2b00      	cmp	r3, #0
 8003468:	d04a      	beq.n	8003500 <I2C_ITSlaveCplt+0x234>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	091b      	lsrs	r3, r3, #4
 800346e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003472:	2b00      	cmp	r3, #0
 8003474:	d044      	beq.n	8003500 <I2C_ITSlaveCplt+0x234>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800347a:	b29b      	uxth	r3, r3
 800347c:	2b00      	cmp	r3, #0
 800347e:	d128      	bne.n	80034d2 <I2C_ITSlaveCplt+0x206>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003486:	b2db      	uxtb	r3, r3
 8003488:	2b28      	cmp	r3, #40	@ 0x28
 800348a:	d108      	bne.n	800349e <I2C_ITSlaveCplt+0x1d2>
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003492:	d104      	bne.n	800349e <I2C_ITSlaveCplt+0x1d2>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003494:	6979      	ldr	r1, [r7, #20]
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f000 f894 	bl	80035c4 <I2C_ITListenCplt>
 800349c:	e030      	b.n	8003500 <I2C_ITSlaveCplt+0x234>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	2b29      	cmp	r3, #41	@ 0x29
 80034a8:	d10e      	bne.n	80034c8 <I2C_ITSlaveCplt+0x1fc>
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80034b0:	d00a      	beq.n	80034c8 <I2C_ITSlaveCplt+0x1fc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	2210      	movs	r2, #16
 80034b8:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f000 f9ef 	bl	800389e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f7ff fea5 	bl	8003210 <I2C_ITSlaveSeqCplt>
 80034c6:	e01b      	b.n	8003500 <I2C_ITSlaveCplt+0x234>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2210      	movs	r2, #16
 80034ce:	61da      	str	r2, [r3, #28]
 80034d0:	e016      	b.n	8003500 <I2C_ITSlaveCplt+0x234>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	2210      	movs	r2, #16
 80034d8:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034de:	f043 0204 	orr.w	r2, r3, #4
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d003      	beq.n	80034f4 <I2C_ITSlaveCplt+0x228>
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80034f2:	d105      	bne.n	8003500 <I2C_ITSlaveCplt+0x234>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034f8:	4619      	mov	r1, r3
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f000 f8b8 	bl	8003670 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2200      	movs	r2, #0
 8003504:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2200      	movs	r2, #0
 800350c:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003512:	2b00      	cmp	r3, #0
 8003514:	d010      	beq.n	8003538 <I2C_ITSlaveCplt+0x26c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800351a:	4619      	mov	r1, r3
 800351c:	6878      	ldr	r0, [r7, #4]
 800351e:	f000 f8a7 	bl	8003670 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003528:	b2db      	uxtb	r3, r3
 800352a:	2b28      	cmp	r3, #40	@ 0x28
 800352c:	d141      	bne.n	80035b2 <I2C_ITSlaveCplt+0x2e6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800352e:	6979      	ldr	r1, [r7, #20]
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	f000 f847 	bl	80035c4 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003536:	e03c      	b.n	80035b2 <I2C_ITSlaveCplt+0x2e6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800353c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003540:	d014      	beq.n	800356c <I2C_ITSlaveCplt+0x2a0>
    I2C_ITSlaveSeqCplt(hi2c);
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f7ff fe64 	bl	8003210 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	4a1d      	ldr	r2, [pc, #116]	@ (80035c0 <I2C_ITSlaveCplt+0x2f4>)
 800354c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2220      	movs	r2, #32
 8003552:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2200      	movs	r2, #0
 800355a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2200      	movs	r2, #0
 8003560:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8003564:	6878      	ldr	r0, [r7, #4]
 8003566:	f7ff fc04 	bl	8002d72 <HAL_I2C_ListenCpltCallback>
}
 800356a:	e022      	b.n	80035b2 <I2C_ITSlaveCplt+0x2e6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003572:	b2db      	uxtb	r3, r3
 8003574:	2b22      	cmp	r3, #34	@ 0x22
 8003576:	d10e      	bne.n	8003596 <I2C_ITSlaveCplt+0x2ca>
    hi2c->State = HAL_I2C_STATE_READY;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2220      	movs	r2, #32
 800357c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2200      	movs	r2, #0
 8003584:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2200      	movs	r2, #0
 800358a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f7ff fbd7 	bl	8002d42 <HAL_I2C_SlaveRxCpltCallback>
}
 8003594:	e00d      	b.n	80035b2 <I2C_ITSlaveCplt+0x2e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2220      	movs	r2, #32
 800359a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2200      	movs	r2, #0
 80035a2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f7ff fbbe 	bl	8002d2e <HAL_I2C_SlaveTxCpltCallback>
}
 80035b2:	bf00      	nop
 80035b4:	371c      	adds	r7, #28
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd90      	pop	{r4, r7, pc}
 80035ba:	bf00      	nop
 80035bc:	fe00e800 	.word	0xfe00e800
 80035c0:	ffff0000 	.word	0xffff0000

080035c4 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b082      	sub	sp, #8
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
 80035cc:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	4a26      	ldr	r2, [pc, #152]	@ (800366c <I2C_ITListenCplt+0xa8>)
 80035d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2220      	movs	r2, #32
 80035de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	089b      	lsrs	r3, r3, #2
 80035f4:	f003 0301 	and.w	r3, r3, #1
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d022      	beq.n	8003642 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003606:	b2d2      	uxtb	r2, r2
 8003608:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800360e:	1c5a      	adds	r2, r3, #1
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003618:	2b00      	cmp	r3, #0
 800361a:	d012      	beq.n	8003642 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003620:	3b01      	subs	r3, #1
 8003622:	b29a      	uxth	r2, r3
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800362c:	b29b      	uxth	r3, r3
 800362e:	3b01      	subs	r3, #1
 8003630:	b29a      	uxth	r2, r3
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800363a:	f043 0204 	orr.w	r2, r3, #4
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003642:	f248 0103 	movw	r1, #32771	@ 0x8003
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f000 fb60 	bl	8003d0c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	2210      	movs	r2, #16
 8003652:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2200      	movs	r2, #0
 8003658:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800365c:	6878      	ldr	r0, [r7, #4]
 800365e:	f7ff fb88 	bl	8002d72 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8003662:	bf00      	nop
 8003664:	3708      	adds	r7, #8
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
 800366a:	bf00      	nop
 800366c:	ffff0000 	.word	0xffff0000

08003670 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b084      	sub	sp, #16
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
 8003678:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003680:	73fb      	strb	r3, [r7, #15]
#if defined(HAL_DMA_MODULE_ENABLED)
  uint32_t tmppreviousstate;
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	4a6d      	ldr	r2, [pc, #436]	@ (8003844 <I2C_ITError+0x1d4>)
 800368e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2200      	movs	r2, #0
 8003694:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	431a      	orrs	r2, r3
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80036a2:	7bfb      	ldrb	r3, [r7, #15]
 80036a4:	2b28      	cmp	r3, #40	@ 0x28
 80036a6:	d005      	beq.n	80036b4 <I2C_ITError+0x44>
 80036a8:	7bfb      	ldrb	r3, [r7, #15]
 80036aa:	2b29      	cmp	r3, #41	@ 0x29
 80036ac:	d002      	beq.n	80036b4 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80036ae:	7bfb      	ldrb	r3, [r7, #15]
 80036b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80036b2:	d10b      	bne.n	80036cc <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80036b4:	2103      	movs	r1, #3
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f000 fb28 	bl	8003d0c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2228      	movs	r2, #40	@ 0x28
 80036c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	4a60      	ldr	r2, [pc, #384]	@ (8003848 <I2C_ITError+0x1d8>)
 80036c8:	635a      	str	r2, [r3, #52]	@ 0x34
 80036ca:	e030      	b.n	800372e <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80036cc:	f248 0103 	movw	r1, #32771	@ 0x8003
 80036d0:	6878      	ldr	r0, [r7, #4]
 80036d2:	f000 fb1b 	bl	8003d0c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	f000 f8e1 	bl	800389e <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	2b60      	cmp	r3, #96	@ 0x60
 80036e6:	d01f      	beq.n	8003728 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2220      	movs	r2, #32
 80036ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	699b      	ldr	r3, [r3, #24]
 80036f6:	f003 0320 	and.w	r3, r3, #32
 80036fa:	2b20      	cmp	r3, #32
 80036fc:	d114      	bne.n	8003728 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	699b      	ldr	r3, [r3, #24]
 8003704:	f003 0310 	and.w	r3, r3, #16
 8003708:	2b10      	cmp	r3, #16
 800370a:	d109      	bne.n	8003720 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	2210      	movs	r2, #16
 8003712:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003718:	f043 0204 	orr.w	r2, r3, #4
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	2220      	movs	r2, #32
 8003726:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2200      	movs	r2, #0
 800372c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003732:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003738:	2b00      	cmp	r3, #0
 800373a:	d039      	beq.n	80037b0 <I2C_ITError+0x140>
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	2b11      	cmp	r3, #17
 8003740:	d002      	beq.n	8003748 <I2C_ITError+0xd8>
 8003742:	68bb      	ldr	r3, [r7, #8]
 8003744:	2b21      	cmp	r3, #33	@ 0x21
 8003746:	d133      	bne.n	80037b0 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003752:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003756:	d107      	bne.n	8003768 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003766:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800376c:	4618      	mov	r0, r3
 800376e:	f7fe fe06 	bl	800237e <HAL_DMA_GetState>
 8003772:	4603      	mov	r3, r0
 8003774:	2b01      	cmp	r3, #1
 8003776:	d017      	beq.n	80037a8 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800377c:	4a33      	ldr	r2, [pc, #204]	@ (800384c <I2C_ITError+0x1dc>)
 800377e:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2200      	movs	r2, #0
 8003784:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800378c:	4618      	mov	r0, r3
 800378e:	f7fe fdcd 	bl	800232c <HAL_DMA_Abort_IT>
 8003792:	4603      	mov	r3, r0
 8003794:	2b00      	cmp	r3, #0
 8003796:	d04d      	beq.n	8003834 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800379c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80037a2:	4610      	mov	r0, r2
 80037a4:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80037a6:	e045      	b.n	8003834 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80037a8:	6878      	ldr	r0, [r7, #4]
 80037aa:	f000 f851 	bl	8003850 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80037ae:	e041      	b.n	8003834 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d039      	beq.n	800382c <I2C_ITError+0x1bc>
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	2b12      	cmp	r3, #18
 80037bc:	d002      	beq.n	80037c4 <I2C_ITError+0x154>
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	2b22      	cmp	r3, #34	@ 0x22
 80037c2:	d133      	bne.n	800382c <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80037ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037d2:	d107      	bne.n	80037e4 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80037e2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037e8:	4618      	mov	r0, r3
 80037ea:	f7fe fdc8 	bl	800237e <HAL_DMA_GetState>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d017      	beq.n	8003824 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037f8:	4a14      	ldr	r2, [pc, #80]	@ (800384c <I2C_ITError+0x1dc>)
 80037fa:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2200      	movs	r2, #0
 8003800:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003808:	4618      	mov	r0, r3
 800380a:	f7fe fd8f 	bl	800232c <HAL_DMA_Abort_IT>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d011      	beq.n	8003838 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003818:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800381e:	4610      	mov	r0, r2
 8003820:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003822:	e009      	b.n	8003838 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	f000 f813 	bl	8003850 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800382a:	e005      	b.n	8003838 <I2C_ITError+0x1c8>
    }
  }
  else
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    I2C_TreatErrorCallback(hi2c);
 800382c:	6878      	ldr	r0, [r7, #4]
 800382e:	f000 f80f 	bl	8003850 <I2C_TreatErrorCallback>
  }
}
 8003832:	e002      	b.n	800383a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003834:	bf00      	nop
 8003836:	e000      	b.n	800383a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003838:	bf00      	nop
}
 800383a:	bf00      	nop
 800383c:	3710      	adds	r7, #16
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	ffff0000 	.word	0xffff0000
 8003848:	08002daf 	.word	0x08002daf
 800384c:	080038e7 	.word	0x080038e7

08003850 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b082      	sub	sp, #8
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800385e:	b2db      	uxtb	r3, r3
 8003860:	2b60      	cmp	r3, #96	@ 0x60
 8003862:	d10e      	bne.n	8003882 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2220      	movs	r2, #32
 8003868:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2200      	movs	r2, #0
 8003870:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f7ff fa8d 	bl	8002d9a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003880:	e009      	b.n	8003896 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2200      	movs	r2, #0
 8003886:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2200      	movs	r2, #0
 800388c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8003890:	6878      	ldr	r0, [r7, #4]
 8003892:	f7ff fa78 	bl	8002d86 <HAL_I2C_ErrorCallback>
}
 8003896:	bf00      	nop
 8003898:	3708      	adds	r7, #8
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}

0800389e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800389e:	b480      	push	{r7}
 80038a0:	b083      	sub	sp, #12
 80038a2:	af00      	add	r7, sp, #0
 80038a4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	699b      	ldr	r3, [r3, #24]
 80038ac:	f003 0302 	and.w	r3, r3, #2
 80038b0:	2b02      	cmp	r3, #2
 80038b2:	d103      	bne.n	80038bc <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	2200      	movs	r2, #0
 80038ba:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	699b      	ldr	r3, [r3, #24]
 80038c2:	f003 0301 	and.w	r3, r3, #1
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d007      	beq.n	80038da <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	699a      	ldr	r2, [r3, #24]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f042 0201 	orr.w	r2, r2, #1
 80038d8:	619a      	str	r2, [r3, #24]
  }
}
 80038da:	bf00      	nop
 80038dc:	370c      	adds	r7, #12
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr

080038e6 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80038e6:	b580      	push	{r7, lr}
 80038e8:	b084      	sub	sp, #16
 80038ea:	af00      	add	r7, sp, #0
 80038ec:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038f2:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d003      	beq.n	8003904 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003900:	2200      	movs	r2, #0
 8003902:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
  if (hi2c->hdmarx != NULL)
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003908:	2b00      	cmp	r3, #0
 800390a:	d003      	beq.n	8003914 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003910:	2200      	movs	r2, #0
 8003912:	66da      	str	r2, [r3, #108]	@ 0x6c
  }

  I2C_TreatErrorCallback(hi2c);
 8003914:	68f8      	ldr	r0, [r7, #12]
 8003916:	f7ff ff9b 	bl	8003850 <I2C_TreatErrorCallback>
}
 800391a:	bf00      	nop
 800391c:	3710      	adds	r7, #16
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}

08003922 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003922:	b580      	push	{r7, lr}
 8003924:	b084      	sub	sp, #16
 8003926:	af00      	add	r7, sp, #0
 8003928:	60f8      	str	r0, [r7, #12]
 800392a:	60b9      	str	r1, [r7, #8]
 800392c:	603b      	str	r3, [r7, #0]
 800392e:	4613      	mov	r3, r2
 8003930:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003932:	e03b      	b.n	80039ac <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003934:	69ba      	ldr	r2, [r7, #24]
 8003936:	6839      	ldr	r1, [r7, #0]
 8003938:	68f8      	ldr	r0, [r7, #12]
 800393a:	f000 f8d5 	bl	8003ae8 <I2C_IsErrorOccurred>
 800393e:	4603      	mov	r3, r0
 8003940:	2b00      	cmp	r3, #0
 8003942:	d001      	beq.n	8003948 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e041      	b.n	80039cc <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800394e:	d02d      	beq.n	80039ac <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003950:	f7fe fb2c 	bl	8001fac <HAL_GetTick>
 8003954:	4602      	mov	r2, r0
 8003956:	69bb      	ldr	r3, [r7, #24]
 8003958:	1ad3      	subs	r3, r2, r3
 800395a:	683a      	ldr	r2, [r7, #0]
 800395c:	429a      	cmp	r2, r3
 800395e:	d302      	bcc.n	8003966 <I2C_WaitOnFlagUntilTimeout+0x44>
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d122      	bne.n	80039ac <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	699a      	ldr	r2, [r3, #24]
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	4013      	ands	r3, r2
 8003970:	68ba      	ldr	r2, [r7, #8]
 8003972:	429a      	cmp	r2, r3
 8003974:	bf0c      	ite	eq
 8003976:	2301      	moveq	r3, #1
 8003978:	2300      	movne	r3, #0
 800397a:	b2db      	uxtb	r3, r3
 800397c:	461a      	mov	r2, r3
 800397e:	79fb      	ldrb	r3, [r7, #7]
 8003980:	429a      	cmp	r2, r3
 8003982:	d113      	bne.n	80039ac <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003988:	f043 0220 	orr.w	r2, r3, #32
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2220      	movs	r2, #32
 8003994:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2200      	movs	r2, #0
 800399c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2200      	movs	r2, #0
 80039a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	e00f      	b.n	80039cc <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	699a      	ldr	r2, [r3, #24]
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	4013      	ands	r3, r2
 80039b6:	68ba      	ldr	r2, [r7, #8]
 80039b8:	429a      	cmp	r2, r3
 80039ba:	bf0c      	ite	eq
 80039bc:	2301      	moveq	r3, #1
 80039be:	2300      	movne	r3, #0
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	461a      	mov	r2, r3
 80039c4:	79fb      	ldrb	r3, [r7, #7]
 80039c6:	429a      	cmp	r2, r3
 80039c8:	d0b4      	beq.n	8003934 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80039ca:	2300      	movs	r3, #0
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	3710      	adds	r7, #16
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}

080039d4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b084      	sub	sp, #16
 80039d8:	af00      	add	r7, sp, #0
 80039da:	60f8      	str	r0, [r7, #12]
 80039dc:	60b9      	str	r1, [r7, #8]
 80039de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80039e0:	e033      	b.n	8003a4a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80039e2:	687a      	ldr	r2, [r7, #4]
 80039e4:	68b9      	ldr	r1, [r7, #8]
 80039e6:	68f8      	ldr	r0, [r7, #12]
 80039e8:	f000 f87e 	bl	8003ae8 <I2C_IsErrorOccurred>
 80039ec:	4603      	mov	r3, r0
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d001      	beq.n	80039f6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e031      	b.n	8003a5a <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039fc:	d025      	beq.n	8003a4a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039fe:	f7fe fad5 	bl	8001fac <HAL_GetTick>
 8003a02:	4602      	mov	r2, r0
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	1ad3      	subs	r3, r2, r3
 8003a08:	68ba      	ldr	r2, [r7, #8]
 8003a0a:	429a      	cmp	r2, r3
 8003a0c:	d302      	bcc.n	8003a14 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003a0e:	68bb      	ldr	r3, [r7, #8]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d11a      	bne.n	8003a4a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	699b      	ldr	r3, [r3, #24]
 8003a1a:	f003 0302 	and.w	r3, r3, #2
 8003a1e:	2b02      	cmp	r3, #2
 8003a20:	d013      	beq.n	8003a4a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a26:	f043 0220 	orr.w	r2, r3, #32
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2220      	movs	r2, #32
 8003a32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2200      	movs	r2, #0
 8003a42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e007      	b.n	8003a5a <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	699b      	ldr	r3, [r3, #24]
 8003a50:	f003 0302 	and.w	r3, r3, #2
 8003a54:	2b02      	cmp	r3, #2
 8003a56:	d1c4      	bne.n	80039e2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a58:	2300      	movs	r3, #0
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	3710      	adds	r7, #16
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}

08003a62 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003a62:	b580      	push	{r7, lr}
 8003a64:	b084      	sub	sp, #16
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	60f8      	str	r0, [r7, #12]
 8003a6a:	60b9      	str	r1, [r7, #8]
 8003a6c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a6e:	e02f      	b.n	8003ad0 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a70:	687a      	ldr	r2, [r7, #4]
 8003a72:	68b9      	ldr	r1, [r7, #8]
 8003a74:	68f8      	ldr	r0, [r7, #12]
 8003a76:	f000 f837 	bl	8003ae8 <I2C_IsErrorOccurred>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d001      	beq.n	8003a84 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e02d      	b.n	8003ae0 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a84:	f7fe fa92 	bl	8001fac <HAL_GetTick>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	68ba      	ldr	r2, [r7, #8]
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d302      	bcc.n	8003a9a <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d11a      	bne.n	8003ad0 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	699b      	ldr	r3, [r3, #24]
 8003aa0:	f003 0320 	and.w	r3, r3, #32
 8003aa4:	2b20      	cmp	r3, #32
 8003aa6:	d013      	beq.n	8003ad0 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aac:	f043 0220 	orr.w	r2, r3, #32
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2220      	movs	r2, #32
 8003ab8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e007      	b.n	8003ae0 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	699b      	ldr	r3, [r3, #24]
 8003ad6:	f003 0320 	and.w	r3, r3, #32
 8003ada:	2b20      	cmp	r3, #32
 8003adc:	d1c8      	bne.n	8003a70 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003ade:	2300      	movs	r3, #0
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3710      	adds	r7, #16
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}

08003ae8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b08a      	sub	sp, #40	@ 0x28
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003af4:	2300      	movs	r3, #0
 8003af6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	699b      	ldr	r3, [r3, #24]
 8003b00:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003b02:	2300      	movs	r3, #0
 8003b04:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003b0a:	69bb      	ldr	r3, [r7, #24]
 8003b0c:	f003 0310 	and.w	r3, r3, #16
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d068      	beq.n	8003be6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	2210      	movs	r2, #16
 8003b1a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003b1c:	e049      	b.n	8003bb2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b24:	d045      	beq.n	8003bb2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003b26:	f7fe fa41 	bl	8001fac <HAL_GetTick>
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	69fb      	ldr	r3, [r7, #28]
 8003b2e:	1ad3      	subs	r3, r2, r3
 8003b30:	68ba      	ldr	r2, [r7, #8]
 8003b32:	429a      	cmp	r2, r3
 8003b34:	d302      	bcc.n	8003b3c <I2C_IsErrorOccurred+0x54>
 8003b36:	68bb      	ldr	r3, [r7, #8]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d13a      	bne.n	8003bb2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b46:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003b4e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	699b      	ldr	r3, [r3, #24]
 8003b56:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b5e:	d121      	bne.n	8003ba4 <I2C_IsErrorOccurred+0xbc>
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b66:	d01d      	beq.n	8003ba4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003b68:	7cfb      	ldrb	r3, [r7, #19]
 8003b6a:	2b20      	cmp	r3, #32
 8003b6c:	d01a      	beq.n	8003ba4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	685a      	ldr	r2, [r3, #4]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b7c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003b7e:	f7fe fa15 	bl	8001fac <HAL_GetTick>
 8003b82:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b84:	e00e      	b.n	8003ba4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003b86:	f7fe fa11 	bl	8001fac <HAL_GetTick>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	69fb      	ldr	r3, [r7, #28]
 8003b8e:	1ad3      	subs	r3, r2, r3
 8003b90:	2b19      	cmp	r3, #25
 8003b92:	d907      	bls.n	8003ba4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003b94:	6a3b      	ldr	r3, [r7, #32]
 8003b96:	f043 0320 	orr.w	r3, r3, #32
 8003b9a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003ba2:	e006      	b.n	8003bb2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	699b      	ldr	r3, [r3, #24]
 8003baa:	f003 0320 	and.w	r3, r3, #32
 8003bae:	2b20      	cmp	r3, #32
 8003bb0:	d1e9      	bne.n	8003b86 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	699b      	ldr	r3, [r3, #24]
 8003bb8:	f003 0320 	and.w	r3, r3, #32
 8003bbc:	2b20      	cmp	r3, #32
 8003bbe:	d003      	beq.n	8003bc8 <I2C_IsErrorOccurred+0xe0>
 8003bc0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d0aa      	beq.n	8003b1e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003bc8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d103      	bne.n	8003bd8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	2220      	movs	r2, #32
 8003bd6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003bd8:	6a3b      	ldr	r3, [r7, #32]
 8003bda:	f043 0304 	orr.w	r3, r3, #4
 8003bde:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	699b      	ldr	r3, [r3, #24]
 8003bec:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003bee:	69bb      	ldr	r3, [r7, #24]
 8003bf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d00b      	beq.n	8003c10 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003bf8:	6a3b      	ldr	r3, [r7, #32]
 8003bfa:	f043 0301 	orr.w	r3, r3, #1
 8003bfe:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003c08:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003c10:	69bb      	ldr	r3, [r7, #24]
 8003c12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d00b      	beq.n	8003c32 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003c1a:	6a3b      	ldr	r3, [r7, #32]
 8003c1c:	f043 0308 	orr.w	r3, r3, #8
 8003c20:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003c2a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003c32:	69bb      	ldr	r3, [r7, #24]
 8003c34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d00b      	beq.n	8003c54 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003c3c:	6a3b      	ldr	r3, [r7, #32]
 8003c3e:	f043 0302 	orr.w	r3, r3, #2
 8003c42:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c4c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003c54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d01c      	beq.n	8003c96 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003c5c:	68f8      	ldr	r0, [r7, #12]
 8003c5e:	f7ff fe1e 	bl	800389e <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	6859      	ldr	r1, [r3, #4]
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	4b0d      	ldr	r3, [pc, #52]	@ (8003ca4 <I2C_IsErrorOccurred+0x1bc>)
 8003c6e:	400b      	ands	r3, r1
 8003c70:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003c76:	6a3b      	ldr	r3, [r7, #32]
 8003c78:	431a      	orrs	r2, r3
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2220      	movs	r2, #32
 8003c82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2200      	movs	r2, #0
 8003c92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003c96:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3728      	adds	r7, #40	@ 0x28
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	fe00e800 	.word	0xfe00e800

08003ca8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b087      	sub	sp, #28
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	607b      	str	r3, [r7, #4]
 8003cb2:	460b      	mov	r3, r1
 8003cb4:	817b      	strh	r3, [r7, #10]
 8003cb6:	4613      	mov	r3, r2
 8003cb8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003cba:	897b      	ldrh	r3, [r7, #10]
 8003cbc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003cc0:	7a7b      	ldrb	r3, [r7, #9]
 8003cc2:	041b      	lsls	r3, r3, #16
 8003cc4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003cc8:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003cce:	6a3b      	ldr	r3, [r7, #32]
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003cd6:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	685a      	ldr	r2, [r3, #4]
 8003cde:	6a3b      	ldr	r3, [r7, #32]
 8003ce0:	0d5b      	lsrs	r3, r3, #21
 8003ce2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003ce6:	4b08      	ldr	r3, [pc, #32]	@ (8003d08 <I2C_TransferConfig+0x60>)
 8003ce8:	430b      	orrs	r3, r1
 8003cea:	43db      	mvns	r3, r3
 8003cec:	ea02 0103 	and.w	r1, r2, r3
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	697a      	ldr	r2, [r7, #20]
 8003cf6:	430a      	orrs	r2, r1
 8003cf8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003cfa:	bf00      	nop
 8003cfc:	371c      	adds	r7, #28
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d04:	4770      	bx	lr
 8003d06:	bf00      	nop
 8003d08:	03ff63ff 	.word	0x03ff63ff

08003d0c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b085      	sub	sp, #20
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
 8003d14:	460b      	mov	r3, r1
 8003d16:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003d1c:	887b      	ldrh	r3, [r7, #2]
 8003d1e:	f003 0301 	and.w	r3, r3, #1
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d00f      	beq.n	8003d46 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8003d2c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003d3a:	2b28      	cmp	r3, #40	@ 0x28
 8003d3c:	d003      	beq.n	8003d46 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8003d44:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003d46:	887b      	ldrh	r3, [r7, #2]
 8003d48:	f003 0302 	and.w	r3, r3, #2
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d00f      	beq.n	8003d70 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8003d56:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003d64:	2b28      	cmp	r3, #40	@ 0x28
 8003d66:	d003      	beq.n	8003d70 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8003d6e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003d70:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	da03      	bge.n	8003d80 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8003d7e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003d80:	887b      	ldrh	r3, [r7, #2]
 8003d82:	2b10      	cmp	r3, #16
 8003d84:	d103      	bne.n	8003d8e <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8003d8c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003d8e:	887b      	ldrh	r3, [r7, #2]
 8003d90:	2b20      	cmp	r3, #32
 8003d92:	d103      	bne.n	8003d9c <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	f043 0320 	orr.w	r3, r3, #32
 8003d9a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003d9c:	887b      	ldrh	r3, [r7, #2]
 8003d9e:	2b40      	cmp	r3, #64	@ 0x40
 8003da0:	d103      	bne.n	8003daa <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003da8:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	6819      	ldr	r1, [r3, #0]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	43da      	mvns	r2, r3
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	400a      	ands	r2, r1
 8003dba:	601a      	str	r2, [r3, #0]
}
 8003dbc:	bf00      	nop
 8003dbe:	3714      	adds	r7, #20
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr

08003dc8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b083      	sub	sp, #12
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
 8003dd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	2b20      	cmp	r3, #32
 8003ddc:	d138      	bne.n	8003e50 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003de4:	2b01      	cmp	r3, #1
 8003de6:	d101      	bne.n	8003dec <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003de8:	2302      	movs	r3, #2
 8003dea:	e032      	b.n	8003e52 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2201      	movs	r2, #1
 8003df0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2224      	movs	r2, #36	@ 0x24
 8003df8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f022 0201 	bic.w	r2, r2, #1
 8003e0a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003e1a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	6819      	ldr	r1, [r3, #0]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	683a      	ldr	r2, [r7, #0]
 8003e28:	430a      	orrs	r2, r1
 8003e2a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f042 0201 	orr.w	r2, r2, #1
 8003e3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2220      	movs	r2, #32
 8003e40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2200      	movs	r2, #0
 8003e48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	e000      	b.n	8003e52 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003e50:	2302      	movs	r3, #2
  }
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	370c      	adds	r7, #12
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr

08003e5e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003e5e:	b480      	push	{r7}
 8003e60:	b085      	sub	sp, #20
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	6078      	str	r0, [r7, #4]
 8003e66:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	2b20      	cmp	r3, #32
 8003e72:	d139      	bne.n	8003ee8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d101      	bne.n	8003e82 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003e7e:	2302      	movs	r3, #2
 8003e80:	e033      	b.n	8003eea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2201      	movs	r2, #1
 8003e86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2224      	movs	r2, #36	@ 0x24
 8003e8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f022 0201 	bic.w	r2, r2, #1
 8003ea0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003eb0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	021b      	lsls	r3, r3, #8
 8003eb6:	68fa      	ldr	r2, [r7, #12]
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	68fa      	ldr	r2, [r7, #12]
 8003ec2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f042 0201 	orr.w	r2, r2, #1
 8003ed2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2220      	movs	r2, #32
 8003ed8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	e000      	b.n	8003eea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003ee8:	2302      	movs	r3, #2
  }
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	3714      	adds	r7, #20
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef4:	4770      	bx	lr
	...

08003ef8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b088      	sub	sp, #32
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d102      	bne.n	8003f0c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	f000 bc28 	b.w	800475c <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f0c:	4b94      	ldr	r3, [pc, #592]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8003f0e:	69db      	ldr	r3, [r3, #28]
 8003f10:	f003 0318 	and.w	r3, r3, #24
 8003f14:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8003f16:	4b92      	ldr	r3, [pc, #584]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8003f18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f1a:	f003 0303 	and.w	r3, r3, #3
 8003f1e:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 0310 	and.w	r3, r3, #16
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d05b      	beq.n	8003fe4 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8003f2c:	69fb      	ldr	r3, [r7, #28]
 8003f2e:	2b08      	cmp	r3, #8
 8003f30:	d005      	beq.n	8003f3e <HAL_RCC_OscConfig+0x46>
 8003f32:	69fb      	ldr	r3, [r7, #28]
 8003f34:	2b18      	cmp	r3, #24
 8003f36:	d114      	bne.n	8003f62 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8003f38:	69bb      	ldr	r3, [r7, #24]
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	d111      	bne.n	8003f62 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	69db      	ldr	r3, [r3, #28]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d102      	bne.n	8003f4c <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	f000 bc08 	b.w	800475c <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003f4c:	4b84      	ldr	r3, [pc, #528]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8003f4e:	699b      	ldr	r3, [r3, #24]
 8003f50:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6a1b      	ldr	r3, [r3, #32]
 8003f58:	041b      	lsls	r3, r3, #16
 8003f5a:	4981      	ldr	r1, [pc, #516]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8003f60:	e040      	b.n	8003fe4 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	69db      	ldr	r3, [r3, #28]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d023      	beq.n	8003fb2 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003f6a:	4b7d      	ldr	r3, [pc, #500]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a7c      	ldr	r2, [pc, #496]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8003f70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f76:	f7fe f819 	bl	8001fac <HAL_GetTick>
 8003f7a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003f7c:	e008      	b.n	8003f90 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8003f7e:	f7fe f815 	bl	8001fac <HAL_GetTick>
 8003f82:	4602      	mov	r2, r0
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	1ad3      	subs	r3, r2, r3
 8003f88:	2b02      	cmp	r3, #2
 8003f8a:	d901      	bls.n	8003f90 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8003f8c:	2303      	movs	r3, #3
 8003f8e:	e3e5      	b.n	800475c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003f90:	4b73      	ldr	r3, [pc, #460]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d0f0      	beq.n	8003f7e <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003f9c:	4b70      	ldr	r3, [pc, #448]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8003f9e:	699b      	ldr	r3, [r3, #24]
 8003fa0:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6a1b      	ldr	r3, [r3, #32]
 8003fa8:	041b      	lsls	r3, r3, #16
 8003faa:	496d      	ldr	r1, [pc, #436]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8003fac:	4313      	orrs	r3, r2
 8003fae:	618b      	str	r3, [r1, #24]
 8003fb0:	e018      	b.n	8003fe4 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003fb2:	4b6b      	ldr	r3, [pc, #428]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a6a      	ldr	r2, [pc, #424]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8003fb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003fbc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fbe:	f7fd fff5 	bl	8001fac <HAL_GetTick>
 8003fc2:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8003fc4:	e008      	b.n	8003fd8 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8003fc6:	f7fd fff1 	bl	8001fac <HAL_GetTick>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	1ad3      	subs	r3, r2, r3
 8003fd0:	2b02      	cmp	r3, #2
 8003fd2:	d901      	bls.n	8003fd8 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8003fd4:	2303      	movs	r3, #3
 8003fd6:	e3c1      	b.n	800475c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8003fd8:	4b61      	ldr	r3, [pc, #388]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d1f0      	bne.n	8003fc6 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 0301 	and.w	r3, r3, #1
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	f000 80a0 	beq.w	8004132 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003ff2:	69fb      	ldr	r3, [r7, #28]
 8003ff4:	2b10      	cmp	r3, #16
 8003ff6:	d005      	beq.n	8004004 <HAL_RCC_OscConfig+0x10c>
 8003ff8:	69fb      	ldr	r3, [r7, #28]
 8003ffa:	2b18      	cmp	r3, #24
 8003ffc:	d109      	bne.n	8004012 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8003ffe:	69bb      	ldr	r3, [r7, #24]
 8004000:	2b03      	cmp	r3, #3
 8004002:	d106      	bne.n	8004012 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	2b00      	cmp	r3, #0
 800400a:	f040 8092 	bne.w	8004132 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e3a4      	b.n	800475c <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800401a:	d106      	bne.n	800402a <HAL_RCC_OscConfig+0x132>
 800401c:	4b50      	ldr	r3, [pc, #320]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a4f      	ldr	r2, [pc, #316]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8004022:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004026:	6013      	str	r3, [r2, #0]
 8004028:	e058      	b.n	80040dc <HAL_RCC_OscConfig+0x1e4>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d112      	bne.n	8004058 <HAL_RCC_OscConfig+0x160>
 8004032:	4b4b      	ldr	r3, [pc, #300]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a4a      	ldr	r2, [pc, #296]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8004038:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800403c:	6013      	str	r3, [r2, #0]
 800403e:	4b48      	ldr	r3, [pc, #288]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a47      	ldr	r2, [pc, #284]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8004044:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004048:	6013      	str	r3, [r2, #0]
 800404a:	4b45      	ldr	r3, [pc, #276]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a44      	ldr	r2, [pc, #272]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8004050:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004054:	6013      	str	r3, [r2, #0]
 8004056:	e041      	b.n	80040dc <HAL_RCC_OscConfig+0x1e4>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004060:	d112      	bne.n	8004088 <HAL_RCC_OscConfig+0x190>
 8004062:	4b3f      	ldr	r3, [pc, #252]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a3e      	ldr	r2, [pc, #248]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8004068:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800406c:	6013      	str	r3, [r2, #0]
 800406e:	4b3c      	ldr	r3, [pc, #240]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a3b      	ldr	r2, [pc, #236]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8004074:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004078:	6013      	str	r3, [r2, #0]
 800407a:	4b39      	ldr	r3, [pc, #228]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a38      	ldr	r2, [pc, #224]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8004080:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004084:	6013      	str	r3, [r2, #0]
 8004086:	e029      	b.n	80040dc <HAL_RCC_OscConfig+0x1e4>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8004090:	d112      	bne.n	80040b8 <HAL_RCC_OscConfig+0x1c0>
 8004092:	4b33      	ldr	r3, [pc, #204]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a32      	ldr	r2, [pc, #200]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8004098:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800409c:	6013      	str	r3, [r2, #0]
 800409e:	4b30      	ldr	r3, [pc, #192]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a2f      	ldr	r2, [pc, #188]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 80040a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80040a8:	6013      	str	r3, [r2, #0]
 80040aa:	4b2d      	ldr	r3, [pc, #180]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a2c      	ldr	r2, [pc, #176]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 80040b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040b4:	6013      	str	r3, [r2, #0]
 80040b6:	e011      	b.n	80040dc <HAL_RCC_OscConfig+0x1e4>
 80040b8:	4b29      	ldr	r3, [pc, #164]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a28      	ldr	r2, [pc, #160]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 80040be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040c2:	6013      	str	r3, [r2, #0]
 80040c4:	4b26      	ldr	r3, [pc, #152]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a25      	ldr	r2, [pc, #148]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 80040ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040ce:	6013      	str	r3, [r2, #0]
 80040d0:	4b23      	ldr	r3, [pc, #140]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a22      	ldr	r2, [pc, #136]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 80040d6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80040da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d013      	beq.n	800410c <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040e4:	f7fd ff62 	bl	8001fac <HAL_GetTick>
 80040e8:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040ea:	e008      	b.n	80040fe <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80040ec:	f7fd ff5e 	bl	8001fac <HAL_GetTick>
 80040f0:	4602      	mov	r2, r0
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	1ad3      	subs	r3, r2, r3
 80040f6:	2b64      	cmp	r3, #100	@ 0x64
 80040f8:	d901      	bls.n	80040fe <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80040fa:	2303      	movs	r3, #3
 80040fc:	e32e      	b.n	800475c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040fe:	4b18      	ldr	r3, [pc, #96]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004106:	2b00      	cmp	r3, #0
 8004108:	d0f0      	beq.n	80040ec <HAL_RCC_OscConfig+0x1f4>
 800410a:	e012      	b.n	8004132 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800410c:	f7fd ff4e 	bl	8001fac <HAL_GetTick>
 8004110:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004112:	e008      	b.n	8004126 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8004114:	f7fd ff4a 	bl	8001fac <HAL_GetTick>
 8004118:	4602      	mov	r2, r0
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	1ad3      	subs	r3, r2, r3
 800411e:	2b64      	cmp	r3, #100	@ 0x64
 8004120:	d901      	bls.n	8004126 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8004122:	2303      	movs	r3, #3
 8004124:	e31a      	b.n	800475c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004126:	4b0e      	ldr	r3, [pc, #56]	@ (8004160 <HAL_RCC_OscConfig+0x268>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d1f0      	bne.n	8004114 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 0302 	and.w	r3, r3, #2
 800413a:	2b00      	cmp	r3, #0
 800413c:	f000 809a 	beq.w	8004274 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8004140:	69fb      	ldr	r3, [r7, #28]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d005      	beq.n	8004152 <HAL_RCC_OscConfig+0x25a>
 8004146:	69fb      	ldr	r3, [r7, #28]
 8004148:	2b18      	cmp	r3, #24
 800414a:	d149      	bne.n	80041e0 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 800414c:	69bb      	ldr	r3, [r7, #24]
 800414e:	2b01      	cmp	r3, #1
 8004150:	d146      	bne.n	80041e0 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	68db      	ldr	r3, [r3, #12]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d104      	bne.n	8004164 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e2fe      	b.n	800475c <HAL_RCC_OscConfig+0x864>
 800415e:	bf00      	nop
 8004160:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004164:	69fb      	ldr	r3, [r7, #28]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d11c      	bne.n	80041a4 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 800416a:	4b9a      	ldr	r3, [pc, #616]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 0218 	and.w	r2, r3, #24
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	691b      	ldr	r3, [r3, #16]
 8004176:	429a      	cmp	r2, r3
 8004178:	d014      	beq.n	80041a4 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 800417a:	4b96      	ldr	r3, [pc, #600]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f023 0218 	bic.w	r2, r3, #24
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	691b      	ldr	r3, [r3, #16]
 8004186:	4993      	ldr	r1, [pc, #588]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 8004188:	4313      	orrs	r3, r2
 800418a:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 800418c:	f000 fdd0 	bl	8004d30 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004190:	4b91      	ldr	r3, [pc, #580]	@ (80043d8 <HAL_RCC_OscConfig+0x4e0>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4618      	mov	r0, r3
 8004196:	f7fd fe7f 	bl	8001e98 <HAL_InitTick>
 800419a:	4603      	mov	r3, r0
 800419c:	2b00      	cmp	r3, #0
 800419e:	d001      	beq.n	80041a4 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	e2db      	b.n	800475c <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041a4:	f7fd ff02 	bl	8001fac <HAL_GetTick>
 80041a8:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041aa:	e008      	b.n	80041be <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80041ac:	f7fd fefe 	bl	8001fac <HAL_GetTick>
 80041b0:	4602      	mov	r2, r0
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	2b02      	cmp	r3, #2
 80041b8:	d901      	bls.n	80041be <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 80041ba:	2303      	movs	r3, #3
 80041bc:	e2ce      	b.n	800475c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041be:	4b85      	ldr	r3, [pc, #532]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 0302 	and.w	r3, r3, #2
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d0f0      	beq.n	80041ac <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80041ca:	4b82      	ldr	r3, [pc, #520]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 80041cc:	691b      	ldr	r3, [r3, #16]
 80041ce:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	695b      	ldr	r3, [r3, #20]
 80041d6:	041b      	lsls	r3, r3, #16
 80041d8:	497e      	ldr	r1, [pc, #504]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 80041da:	4313      	orrs	r3, r2
 80041dc:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80041de:	e049      	b.n	8004274 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d02c      	beq.n	8004242 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80041e8:	4b7a      	ldr	r3, [pc, #488]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f023 0218 	bic.w	r2, r3, #24
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	691b      	ldr	r3, [r3, #16]
 80041f4:	4977      	ldr	r1, [pc, #476]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 80041f6:	4313      	orrs	r3, r2
 80041f8:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 80041fa:	4b76      	ldr	r3, [pc, #472]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a75      	ldr	r2, [pc, #468]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 8004200:	f043 0301 	orr.w	r3, r3, #1
 8004204:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004206:	f7fd fed1 	bl	8001fac <HAL_GetTick>
 800420a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800420c:	e008      	b.n	8004220 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800420e:	f7fd fecd 	bl	8001fac <HAL_GetTick>
 8004212:	4602      	mov	r2, r0
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	1ad3      	subs	r3, r2, r3
 8004218:	2b02      	cmp	r3, #2
 800421a:	d901      	bls.n	8004220 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 800421c:	2303      	movs	r3, #3
 800421e:	e29d      	b.n	800475c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004220:	4b6c      	ldr	r3, [pc, #432]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f003 0302 	and.w	r3, r3, #2
 8004228:	2b00      	cmp	r3, #0
 800422a:	d0f0      	beq.n	800420e <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 800422c:	4b69      	ldr	r3, [pc, #420]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 800422e:	691b      	ldr	r3, [r3, #16]
 8004230:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	695b      	ldr	r3, [r3, #20]
 8004238:	041b      	lsls	r3, r3, #16
 800423a:	4966      	ldr	r1, [pc, #408]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 800423c:	4313      	orrs	r3, r2
 800423e:	610b      	str	r3, [r1, #16]
 8004240:	e018      	b.n	8004274 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004242:	4b64      	ldr	r3, [pc, #400]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a63      	ldr	r2, [pc, #396]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 8004248:	f023 0301 	bic.w	r3, r3, #1
 800424c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800424e:	f7fd fead 	bl	8001fac <HAL_GetTick>
 8004252:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004254:	e008      	b.n	8004268 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8004256:	f7fd fea9 	bl	8001fac <HAL_GetTick>
 800425a:	4602      	mov	r2, r0
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	1ad3      	subs	r3, r2, r3
 8004260:	2b02      	cmp	r3, #2
 8004262:	d901      	bls.n	8004268 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8004264:	2303      	movs	r3, #3
 8004266:	e279      	b.n	800475c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004268:	4b5a      	ldr	r3, [pc, #360]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f003 0302 	and.w	r3, r3, #2
 8004270:	2b00      	cmp	r3, #0
 8004272:	d1f0      	bne.n	8004256 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 0308 	and.w	r3, r3, #8
 800427c:	2b00      	cmp	r3, #0
 800427e:	d03c      	beq.n	80042fa <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	699b      	ldr	r3, [r3, #24]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d01c      	beq.n	80042c2 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004288:	4b52      	ldr	r3, [pc, #328]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 800428a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800428e:	4a51      	ldr	r2, [pc, #324]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 8004290:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004294:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004298:	f7fd fe88 	bl	8001fac <HAL_GetTick>
 800429c:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800429e:	e008      	b.n	80042b2 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80042a0:	f7fd fe84 	bl	8001fac <HAL_GetTick>
 80042a4:	4602      	mov	r2, r0
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	2b02      	cmp	r3, #2
 80042ac:	d901      	bls.n	80042b2 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 80042ae:	2303      	movs	r3, #3
 80042b0:	e254      	b.n	800475c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80042b2:	4b48      	ldr	r3, [pc, #288]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 80042b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80042b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d0ef      	beq.n	80042a0 <HAL_RCC_OscConfig+0x3a8>
 80042c0:	e01b      	b.n	80042fa <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042c2:	4b44      	ldr	r3, [pc, #272]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 80042c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80042c8:	4a42      	ldr	r2, [pc, #264]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 80042ca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80042ce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042d2:	f7fd fe6b 	bl	8001fac <HAL_GetTick>
 80042d6:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80042d8:	e008      	b.n	80042ec <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80042da:	f7fd fe67 	bl	8001fac <HAL_GetTick>
 80042de:	4602      	mov	r2, r0
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	1ad3      	subs	r3, r2, r3
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d901      	bls.n	80042ec <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80042e8:	2303      	movs	r3, #3
 80042ea:	e237      	b.n	800475c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80042ec:	4b39      	ldr	r3, [pc, #228]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 80042ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80042f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d1ef      	bne.n	80042da <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 0304 	and.w	r3, r3, #4
 8004302:	2b00      	cmp	r3, #0
 8004304:	f000 80d2 	beq.w	80044ac <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8004308:	4b34      	ldr	r3, [pc, #208]	@ (80043dc <HAL_RCC_OscConfig+0x4e4>)
 800430a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800430c:	f003 0301 	and.w	r3, r3, #1
 8004310:	2b00      	cmp	r3, #0
 8004312:	d118      	bne.n	8004346 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8004314:	4b31      	ldr	r3, [pc, #196]	@ (80043dc <HAL_RCC_OscConfig+0x4e4>)
 8004316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004318:	4a30      	ldr	r2, [pc, #192]	@ (80043dc <HAL_RCC_OscConfig+0x4e4>)
 800431a:	f043 0301 	orr.w	r3, r3, #1
 800431e:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004320:	f7fd fe44 	bl	8001fac <HAL_GetTick>
 8004324:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8004326:	e008      	b.n	800433a <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004328:	f7fd fe40 	bl	8001fac <HAL_GetTick>
 800432c:	4602      	mov	r2, r0
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	2b02      	cmp	r3, #2
 8004334:	d901      	bls.n	800433a <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8004336:	2303      	movs	r3, #3
 8004338:	e210      	b.n	800475c <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800433a:	4b28      	ldr	r3, [pc, #160]	@ (80043dc <HAL_RCC_OscConfig+0x4e4>)
 800433c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800433e:	f003 0301 	and.w	r3, r3, #1
 8004342:	2b00      	cmp	r3, #0
 8004344:	d0f0      	beq.n	8004328 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	689b      	ldr	r3, [r3, #8]
 800434a:	2b01      	cmp	r3, #1
 800434c:	d108      	bne.n	8004360 <HAL_RCC_OscConfig+0x468>
 800434e:	4b21      	ldr	r3, [pc, #132]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 8004350:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004354:	4a1f      	ldr	r2, [pc, #124]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 8004356:	f043 0301 	orr.w	r3, r3, #1
 800435a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800435e:	e074      	b.n	800444a <HAL_RCC_OscConfig+0x552>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d118      	bne.n	800439a <HAL_RCC_OscConfig+0x4a2>
 8004368:	4b1a      	ldr	r3, [pc, #104]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 800436a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800436e:	4a19      	ldr	r2, [pc, #100]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 8004370:	f023 0301 	bic.w	r3, r3, #1
 8004374:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004378:	4b16      	ldr	r3, [pc, #88]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 800437a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800437e:	4a15      	ldr	r2, [pc, #84]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 8004380:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004384:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004388:	4b12      	ldr	r3, [pc, #72]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 800438a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800438e:	4a11      	ldr	r2, [pc, #68]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 8004390:	f023 0304 	bic.w	r3, r3, #4
 8004394:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004398:	e057      	b.n	800444a <HAL_RCC_OscConfig+0x552>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	2b05      	cmp	r3, #5
 80043a0:	d11e      	bne.n	80043e0 <HAL_RCC_OscConfig+0x4e8>
 80043a2:	4b0c      	ldr	r3, [pc, #48]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 80043a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043a8:	4a0a      	ldr	r2, [pc, #40]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 80043aa:	f043 0304 	orr.w	r3, r3, #4
 80043ae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80043b2:	4b08      	ldr	r3, [pc, #32]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 80043b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043b8:	4a06      	ldr	r2, [pc, #24]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 80043ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80043be:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80043c2:	4b04      	ldr	r3, [pc, #16]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 80043c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043c8:	4a02      	ldr	r2, [pc, #8]	@ (80043d4 <HAL_RCC_OscConfig+0x4dc>)
 80043ca:	f043 0301 	orr.w	r3, r3, #1
 80043ce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80043d2:	e03a      	b.n	800444a <HAL_RCC_OscConfig+0x552>
 80043d4:	44020c00 	.word	0x44020c00
 80043d8:	20000004 	.word	0x20000004
 80043dc:	44020800 	.word	0x44020800
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	2b85      	cmp	r3, #133	@ 0x85
 80043e6:	d118      	bne.n	800441a <HAL_RCC_OscConfig+0x522>
 80043e8:	4ba2      	ldr	r3, [pc, #648]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 80043ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043ee:	4aa1      	ldr	r2, [pc, #644]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 80043f0:	f043 0304 	orr.w	r3, r3, #4
 80043f4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80043f8:	4b9e      	ldr	r3, [pc, #632]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 80043fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043fe:	4a9d      	ldr	r2, [pc, #628]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 8004400:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004404:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004408:	4b9a      	ldr	r3, [pc, #616]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 800440a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800440e:	4a99      	ldr	r2, [pc, #612]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 8004410:	f043 0301 	orr.w	r3, r3, #1
 8004414:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004418:	e017      	b.n	800444a <HAL_RCC_OscConfig+0x552>
 800441a:	4b96      	ldr	r3, [pc, #600]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 800441c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004420:	4a94      	ldr	r2, [pc, #592]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 8004422:	f023 0301 	bic.w	r3, r3, #1
 8004426:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800442a:	4b92      	ldr	r3, [pc, #584]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 800442c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004430:	4a90      	ldr	r2, [pc, #576]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 8004432:	f023 0304 	bic.w	r3, r3, #4
 8004436:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800443a:	4b8e      	ldr	r3, [pc, #568]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 800443c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004440:	4a8c      	ldr	r2, [pc, #560]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 8004442:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004446:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d016      	beq.n	8004480 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004452:	f7fd fdab 	bl	8001fac <HAL_GetTick>
 8004456:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004458:	e00a      	b.n	8004470 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800445a:	f7fd fda7 	bl	8001fac <HAL_GetTick>
 800445e:	4602      	mov	r2, r0
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	1ad3      	subs	r3, r2, r3
 8004464:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004468:	4293      	cmp	r3, r2
 800446a:	d901      	bls.n	8004470 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 800446c:	2303      	movs	r3, #3
 800446e:	e175      	b.n	800475c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004470:	4b80      	ldr	r3, [pc, #512]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 8004472:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004476:	f003 0302 	and.w	r3, r3, #2
 800447a:	2b00      	cmp	r3, #0
 800447c:	d0ed      	beq.n	800445a <HAL_RCC_OscConfig+0x562>
 800447e:	e015      	b.n	80044ac <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004480:	f7fd fd94 	bl	8001fac <HAL_GetTick>
 8004484:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004486:	e00a      	b.n	800449e <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004488:	f7fd fd90 	bl	8001fac <HAL_GetTick>
 800448c:	4602      	mov	r2, r0
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	1ad3      	subs	r3, r2, r3
 8004492:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004496:	4293      	cmp	r3, r2
 8004498:	d901      	bls.n	800449e <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 800449a:	2303      	movs	r3, #3
 800449c:	e15e      	b.n	800475c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800449e:	4b75      	ldr	r3, [pc, #468]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 80044a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80044a4:	f003 0302 	and.w	r3, r3, #2
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d1ed      	bne.n	8004488 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f003 0320 	and.w	r3, r3, #32
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d036      	beq.n	8004526 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d019      	beq.n	80044f4 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80044c0:	4b6c      	ldr	r3, [pc, #432]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a6b      	ldr	r2, [pc, #428]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 80044c6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80044ca:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044cc:	f7fd fd6e 	bl	8001fac <HAL_GetTick>
 80044d0:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80044d2:	e008      	b.n	80044e6 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80044d4:	f7fd fd6a 	bl	8001fac <HAL_GetTick>
 80044d8:	4602      	mov	r2, r0
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	2b02      	cmp	r3, #2
 80044e0:	d901      	bls.n	80044e6 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 80044e2:	2303      	movs	r3, #3
 80044e4:	e13a      	b.n	800475c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80044e6:	4b63      	ldr	r3, [pc, #396]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d0f0      	beq.n	80044d4 <HAL_RCC_OscConfig+0x5dc>
 80044f2:	e018      	b.n	8004526 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80044f4:	4b5f      	ldr	r3, [pc, #380]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a5e      	ldr	r2, [pc, #376]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 80044fa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80044fe:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004500:	f7fd fd54 	bl	8001fac <HAL_GetTick>
 8004504:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004506:	e008      	b.n	800451a <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8004508:	f7fd fd50 	bl	8001fac <HAL_GetTick>
 800450c:	4602      	mov	r2, r0
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	1ad3      	subs	r3, r2, r3
 8004512:	2b02      	cmp	r3, #2
 8004514:	d901      	bls.n	800451a <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8004516:	2303      	movs	r3, #3
 8004518:	e120      	b.n	800475c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800451a:	4b56      	ldr	r3, [pc, #344]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004522:	2b00      	cmp	r3, #0
 8004524:	d1f0      	bne.n	8004508 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800452a:	2b00      	cmp	r3, #0
 800452c:	f000 8115 	beq.w	800475a <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004530:	69fb      	ldr	r3, [r7, #28]
 8004532:	2b18      	cmp	r3, #24
 8004534:	f000 80af 	beq.w	8004696 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800453c:	2b02      	cmp	r3, #2
 800453e:	f040 8086 	bne.w	800464e <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8004542:	4b4c      	ldr	r3, [pc, #304]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a4b      	ldr	r2, [pc, #300]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 8004548:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800454c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800454e:	f7fd fd2d 	bl	8001fac <HAL_GetTick>
 8004552:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004554:	e008      	b.n	8004568 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8004556:	f7fd fd29 	bl	8001fac <HAL_GetTick>
 800455a:	4602      	mov	r2, r0
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	1ad3      	subs	r3, r2, r3
 8004560:	2b02      	cmp	r3, #2
 8004562:	d901      	bls.n	8004568 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8004564:	2303      	movs	r3, #3
 8004566:	e0f9      	b.n	800475c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004568:	4b42      	ldr	r3, [pc, #264]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004570:	2b00      	cmp	r3, #0
 8004572:	d1f0      	bne.n	8004556 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8004574:	4b3f      	ldr	r3, [pc, #252]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 8004576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004578:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800457c:	f023 0303 	bic.w	r3, r3, #3
 8004580:	687a      	ldr	r2, [r7, #4]
 8004582:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004584:	687a      	ldr	r2, [r7, #4]
 8004586:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004588:	0212      	lsls	r2, r2, #8
 800458a:	430a      	orrs	r2, r1
 800458c:	4939      	ldr	r1, [pc, #228]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 800458e:	4313      	orrs	r3, r2
 8004590:	628b      	str	r3, [r1, #40]	@ 0x28
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004596:	3b01      	subs	r3, #1
 8004598:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045a0:	3b01      	subs	r3, #1
 80045a2:	025b      	lsls	r3, r3, #9
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	431a      	orrs	r2, r3
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045ac:	3b01      	subs	r3, #1
 80045ae:	041b      	lsls	r3, r3, #16
 80045b0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80045b4:	431a      	orrs	r2, r3
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ba:	3b01      	subs	r3, #1
 80045bc:	061b      	lsls	r3, r3, #24
 80045be:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80045c2:	492c      	ldr	r1, [pc, #176]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 80045c4:	4313      	orrs	r3, r2
 80045c6:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80045c8:	4b2a      	ldr	r3, [pc, #168]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 80045ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045cc:	4a29      	ldr	r2, [pc, #164]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 80045ce:	f023 0310 	bic.w	r3, r3, #16
 80045d2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045d8:	4a26      	ldr	r2, [pc, #152]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 80045da:	00db      	lsls	r3, r3, #3
 80045dc:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80045de:	4b25      	ldr	r3, [pc, #148]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 80045e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045e2:	4a24      	ldr	r2, [pc, #144]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 80045e4:	f043 0310 	orr.w	r3, r3, #16
 80045e8:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 80045ea:	4b22      	ldr	r3, [pc, #136]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 80045ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045ee:	f023 020c 	bic.w	r2, r3, #12
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045f6:	491f      	ldr	r1, [pc, #124]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 80045f8:	4313      	orrs	r3, r2
 80045fa:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 80045fc:	4b1d      	ldr	r3, [pc, #116]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 80045fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004600:	f023 0220 	bic.w	r2, r3, #32
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004608:	491a      	ldr	r1, [pc, #104]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 800460a:	4313      	orrs	r3, r2
 800460c:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 800460e:	4b19      	ldr	r3, [pc, #100]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 8004610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004612:	4a18      	ldr	r2, [pc, #96]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 8004614:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004618:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 800461a:	4b16      	ldr	r3, [pc, #88]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a15      	ldr	r2, [pc, #84]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 8004620:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004624:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004626:	f7fd fcc1 	bl	8001fac <HAL_GetTick>
 800462a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800462c:	e008      	b.n	8004640 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800462e:	f7fd fcbd 	bl	8001fac <HAL_GetTick>
 8004632:	4602      	mov	r2, r0
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	1ad3      	subs	r3, r2, r3
 8004638:	2b02      	cmp	r3, #2
 800463a:	d901      	bls.n	8004640 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 800463c:	2303      	movs	r3, #3
 800463e:	e08d      	b.n	800475c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004640:	4b0c      	ldr	r3, [pc, #48]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004648:	2b00      	cmp	r3, #0
 800464a:	d0f0      	beq.n	800462e <HAL_RCC_OscConfig+0x736>
 800464c:	e085      	b.n	800475a <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800464e:	4b09      	ldr	r3, [pc, #36]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a08      	ldr	r2, [pc, #32]	@ (8004674 <HAL_RCC_OscConfig+0x77c>)
 8004654:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004658:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800465a:	f7fd fca7 	bl	8001fac <HAL_GetTick>
 800465e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004660:	e00a      	b.n	8004678 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8004662:	f7fd fca3 	bl	8001fac <HAL_GetTick>
 8004666:	4602      	mov	r2, r0
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	1ad3      	subs	r3, r2, r3
 800466c:	2b02      	cmp	r3, #2
 800466e:	d903      	bls.n	8004678 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8004670:	2303      	movs	r3, #3
 8004672:	e073      	b.n	800475c <HAL_RCC_OscConfig+0x864>
 8004674:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004678:	4b3a      	ldr	r3, [pc, #232]	@ (8004764 <HAL_RCC_OscConfig+0x86c>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004680:	2b00      	cmp	r3, #0
 8004682:	d1ee      	bne.n	8004662 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8004684:	4b37      	ldr	r3, [pc, #220]	@ (8004764 <HAL_RCC_OscConfig+0x86c>)
 8004686:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004688:	4a36      	ldr	r2, [pc, #216]	@ (8004764 <HAL_RCC_OscConfig+0x86c>)
 800468a:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800468e:	f023 0303 	bic.w	r3, r3, #3
 8004692:	6293      	str	r3, [r2, #40]	@ 0x28
 8004694:	e061      	b.n	800475a <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8004696:	4b33      	ldr	r3, [pc, #204]	@ (8004764 <HAL_RCC_OscConfig+0x86c>)
 8004698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800469a:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800469c:	4b31      	ldr	r3, [pc, #196]	@ (8004764 <HAL_RCC_OscConfig+0x86c>)
 800469e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046a0:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046a6:	2b01      	cmp	r3, #1
 80046a8:	d031      	beq.n	800470e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	f003 0203 	and.w	r2, r3, #3
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d12a      	bne.n	800470e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	0a1b      	lsrs	r3, r3, #8
 80046bc:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 80046c4:	429a      	cmp	r2, r3
 80046c6:	d122      	bne.n	800470e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046d2:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d11a      	bne.n	800470e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	0a5b      	lsrs	r3, r3, #9
 80046dc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046e4:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d111      	bne.n	800470e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	0c1b      	lsrs	r3, r3, #16
 80046ee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046f6:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d108      	bne.n	800470e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	0e1b      	lsrs	r3, r3, #24
 8004700:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004708:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800470a:	429a      	cmp	r2, r3
 800470c:	d001      	beq.n	8004712 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	e024      	b.n	800475c <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004712:	4b14      	ldr	r3, [pc, #80]	@ (8004764 <HAL_RCC_OscConfig+0x86c>)
 8004714:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004716:	08db      	lsrs	r3, r3, #3
 8004718:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004720:	429a      	cmp	r2, r3
 8004722:	d01a      	beq.n	800475a <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8004724:	4b0f      	ldr	r3, [pc, #60]	@ (8004764 <HAL_RCC_OscConfig+0x86c>)
 8004726:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004728:	4a0e      	ldr	r2, [pc, #56]	@ (8004764 <HAL_RCC_OscConfig+0x86c>)
 800472a:	f023 0310 	bic.w	r3, r3, #16
 800472e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004730:	f7fd fc3c 	bl	8001fac <HAL_GetTick>
 8004734:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8004736:	bf00      	nop
 8004738:	f7fd fc38 	bl	8001fac <HAL_GetTick>
 800473c:	4602      	mov	r2, r0
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	4293      	cmp	r3, r2
 8004742:	d0f9      	beq.n	8004738 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004748:	4a06      	ldr	r2, [pc, #24]	@ (8004764 <HAL_RCC_OscConfig+0x86c>)
 800474a:	00db      	lsls	r3, r3, #3
 800474c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800474e:	4b05      	ldr	r3, [pc, #20]	@ (8004764 <HAL_RCC_OscConfig+0x86c>)
 8004750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004752:	4a04      	ldr	r2, [pc, #16]	@ (8004764 <HAL_RCC_OscConfig+0x86c>)
 8004754:	f043 0310 	orr.w	r3, r3, #16
 8004758:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 800475a:	2300      	movs	r3, #0
}
 800475c:	4618      	mov	r0, r3
 800475e:	3720      	adds	r7, #32
 8004760:	46bd      	mov	sp, r7
 8004762:	bd80      	pop	{r7, pc}
 8004764:	44020c00 	.word	0x44020c00

08004768 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b084      	sub	sp, #16
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
 8004770:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d101      	bne.n	800477c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004778:	2301      	movs	r3, #1
 800477a:	e19e      	b.n	8004aba <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800477c:	4b83      	ldr	r3, [pc, #524]	@ (800498c <HAL_RCC_ClockConfig+0x224>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f003 030f 	and.w	r3, r3, #15
 8004784:	683a      	ldr	r2, [r7, #0]
 8004786:	429a      	cmp	r2, r3
 8004788:	d910      	bls.n	80047ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800478a:	4b80      	ldr	r3, [pc, #512]	@ (800498c <HAL_RCC_ClockConfig+0x224>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f023 020f 	bic.w	r2, r3, #15
 8004792:	497e      	ldr	r1, [pc, #504]	@ (800498c <HAL_RCC_ClockConfig+0x224>)
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	4313      	orrs	r3, r2
 8004798:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800479a:	4b7c      	ldr	r3, [pc, #496]	@ (800498c <HAL_RCC_ClockConfig+0x224>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 030f 	and.w	r3, r3, #15
 80047a2:	683a      	ldr	r2, [r7, #0]
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d001      	beq.n	80047ac <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e186      	b.n	8004aba <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 0310 	and.w	r3, r3, #16
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d012      	beq.n	80047de <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	695a      	ldr	r2, [r3, #20]
 80047bc:	4b74      	ldr	r3, [pc, #464]	@ (8004990 <HAL_RCC_ClockConfig+0x228>)
 80047be:	6a1b      	ldr	r3, [r3, #32]
 80047c0:	0a1b      	lsrs	r3, r3, #8
 80047c2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80047c6:	429a      	cmp	r2, r3
 80047c8:	d909      	bls.n	80047de <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80047ca:	4b71      	ldr	r3, [pc, #452]	@ (8004990 <HAL_RCC_ClockConfig+0x228>)
 80047cc:	6a1b      	ldr	r3, [r3, #32]
 80047ce:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	695b      	ldr	r3, [r3, #20]
 80047d6:	021b      	lsls	r3, r3, #8
 80047d8:	496d      	ldr	r1, [pc, #436]	@ (8004990 <HAL_RCC_ClockConfig+0x228>)
 80047da:	4313      	orrs	r3, r2
 80047dc:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f003 0308 	and.w	r3, r3, #8
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d012      	beq.n	8004810 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	691a      	ldr	r2, [r3, #16]
 80047ee:	4b68      	ldr	r3, [pc, #416]	@ (8004990 <HAL_RCC_ClockConfig+0x228>)
 80047f0:	6a1b      	ldr	r3, [r3, #32]
 80047f2:	091b      	lsrs	r3, r3, #4
 80047f4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80047f8:	429a      	cmp	r2, r3
 80047fa:	d909      	bls.n	8004810 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80047fc:	4b64      	ldr	r3, [pc, #400]	@ (8004990 <HAL_RCC_ClockConfig+0x228>)
 80047fe:	6a1b      	ldr	r3, [r3, #32]
 8004800:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	691b      	ldr	r3, [r3, #16]
 8004808:	011b      	lsls	r3, r3, #4
 800480a:	4961      	ldr	r1, [pc, #388]	@ (8004990 <HAL_RCC_ClockConfig+0x228>)
 800480c:	4313      	orrs	r3, r2
 800480e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f003 0304 	and.w	r3, r3, #4
 8004818:	2b00      	cmp	r3, #0
 800481a:	d010      	beq.n	800483e <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	68da      	ldr	r2, [r3, #12]
 8004820:	4b5b      	ldr	r3, [pc, #364]	@ (8004990 <HAL_RCC_ClockConfig+0x228>)
 8004822:	6a1b      	ldr	r3, [r3, #32]
 8004824:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004828:	429a      	cmp	r2, r3
 800482a:	d908      	bls.n	800483e <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800482c:	4b58      	ldr	r3, [pc, #352]	@ (8004990 <HAL_RCC_ClockConfig+0x228>)
 800482e:	6a1b      	ldr	r3, [r3, #32]
 8004830:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	68db      	ldr	r3, [r3, #12]
 8004838:	4955      	ldr	r1, [pc, #340]	@ (8004990 <HAL_RCC_ClockConfig+0x228>)
 800483a:	4313      	orrs	r3, r2
 800483c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f003 0302 	and.w	r3, r3, #2
 8004846:	2b00      	cmp	r3, #0
 8004848:	d010      	beq.n	800486c <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	689a      	ldr	r2, [r3, #8]
 800484e:	4b50      	ldr	r3, [pc, #320]	@ (8004990 <HAL_RCC_ClockConfig+0x228>)
 8004850:	6a1b      	ldr	r3, [r3, #32]
 8004852:	f003 030f 	and.w	r3, r3, #15
 8004856:	429a      	cmp	r2, r3
 8004858:	d908      	bls.n	800486c <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 800485a:	4b4d      	ldr	r3, [pc, #308]	@ (8004990 <HAL_RCC_ClockConfig+0x228>)
 800485c:	6a1b      	ldr	r3, [r3, #32]
 800485e:	f023 020f 	bic.w	r2, r3, #15
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	689b      	ldr	r3, [r3, #8]
 8004866:	494a      	ldr	r1, [pc, #296]	@ (8004990 <HAL_RCC_ClockConfig+0x228>)
 8004868:	4313      	orrs	r3, r2
 800486a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f003 0301 	and.w	r3, r3, #1
 8004874:	2b00      	cmp	r3, #0
 8004876:	f000 8093 	beq.w	80049a0 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	2b03      	cmp	r3, #3
 8004880:	d107      	bne.n	8004892 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004882:	4b43      	ldr	r3, [pc, #268]	@ (8004990 <HAL_RCC_ClockConfig+0x228>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800488a:	2b00      	cmp	r3, #0
 800488c:	d121      	bne.n	80048d2 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e113      	b.n	8004aba <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	2b02      	cmp	r3, #2
 8004898:	d107      	bne.n	80048aa <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800489a:	4b3d      	ldr	r3, [pc, #244]	@ (8004990 <HAL_RCC_ClockConfig+0x228>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d115      	bne.n	80048d2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	e107      	b.n	8004aba <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	d107      	bne.n	80048c2 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80048b2:	4b37      	ldr	r3, [pc, #220]	@ (8004990 <HAL_RCC_ClockConfig+0x228>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d109      	bne.n	80048d2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e0fb      	b.n	8004aba <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048c2:	4b33      	ldr	r3, [pc, #204]	@ (8004990 <HAL_RCC_ClockConfig+0x228>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 0302 	and.w	r3, r3, #2
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d101      	bne.n	80048d2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	e0f3      	b.n	8004aba <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 80048d2:	4b2f      	ldr	r3, [pc, #188]	@ (8004990 <HAL_RCC_ClockConfig+0x228>)
 80048d4:	69db      	ldr	r3, [r3, #28]
 80048d6:	f023 0203 	bic.w	r2, r3, #3
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	492c      	ldr	r1, [pc, #176]	@ (8004990 <HAL_RCC_ClockConfig+0x228>)
 80048e0:	4313      	orrs	r3, r2
 80048e2:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048e4:	f7fd fb62 	bl	8001fac <HAL_GetTick>
 80048e8:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	2b03      	cmp	r3, #3
 80048f0:	d112      	bne.n	8004918 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80048f2:	e00a      	b.n	800490a <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80048f4:	f7fd fb5a 	bl	8001fac <HAL_GetTick>
 80048f8:	4602      	mov	r2, r0
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	1ad3      	subs	r3, r2, r3
 80048fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004902:	4293      	cmp	r3, r2
 8004904:	d901      	bls.n	800490a <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8004906:	2303      	movs	r3, #3
 8004908:	e0d7      	b.n	8004aba <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800490a:	4b21      	ldr	r3, [pc, #132]	@ (8004990 <HAL_RCC_ClockConfig+0x228>)
 800490c:	69db      	ldr	r3, [r3, #28]
 800490e:	f003 0318 	and.w	r3, r3, #24
 8004912:	2b18      	cmp	r3, #24
 8004914:	d1ee      	bne.n	80048f4 <HAL_RCC_ClockConfig+0x18c>
 8004916:	e043      	b.n	80049a0 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	2b02      	cmp	r3, #2
 800491e:	d112      	bne.n	8004946 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004920:	e00a      	b.n	8004938 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004922:	f7fd fb43 	bl	8001fac <HAL_GetTick>
 8004926:	4602      	mov	r2, r0
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	1ad3      	subs	r3, r2, r3
 800492c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004930:	4293      	cmp	r3, r2
 8004932:	d901      	bls.n	8004938 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8004934:	2303      	movs	r3, #3
 8004936:	e0c0      	b.n	8004aba <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004938:	4b15      	ldr	r3, [pc, #84]	@ (8004990 <HAL_RCC_ClockConfig+0x228>)
 800493a:	69db      	ldr	r3, [r3, #28]
 800493c:	f003 0318 	and.w	r3, r3, #24
 8004940:	2b10      	cmp	r3, #16
 8004942:	d1ee      	bne.n	8004922 <HAL_RCC_ClockConfig+0x1ba>
 8004944:	e02c      	b.n	80049a0 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	2b01      	cmp	r3, #1
 800494c:	d122      	bne.n	8004994 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800494e:	e00a      	b.n	8004966 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004950:	f7fd fb2c 	bl	8001fac <HAL_GetTick>
 8004954:	4602      	mov	r2, r0
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	1ad3      	subs	r3, r2, r3
 800495a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800495e:	4293      	cmp	r3, r2
 8004960:	d901      	bls.n	8004966 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8004962:	2303      	movs	r3, #3
 8004964:	e0a9      	b.n	8004aba <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8004966:	4b0a      	ldr	r3, [pc, #40]	@ (8004990 <HAL_RCC_ClockConfig+0x228>)
 8004968:	69db      	ldr	r3, [r3, #28]
 800496a:	f003 0318 	and.w	r3, r3, #24
 800496e:	2b08      	cmp	r3, #8
 8004970:	d1ee      	bne.n	8004950 <HAL_RCC_ClockConfig+0x1e8>
 8004972:	e015      	b.n	80049a0 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004974:	f7fd fb1a 	bl	8001fac <HAL_GetTick>
 8004978:	4602      	mov	r2, r0
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	1ad3      	subs	r3, r2, r3
 800497e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004982:	4293      	cmp	r3, r2
 8004984:	d906      	bls.n	8004994 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8004986:	2303      	movs	r3, #3
 8004988:	e097      	b.n	8004aba <HAL_RCC_ClockConfig+0x352>
 800498a:	bf00      	nop
 800498c:	40022000 	.word	0x40022000
 8004990:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004994:	4b4b      	ldr	r3, [pc, #300]	@ (8004ac4 <HAL_RCC_ClockConfig+0x35c>)
 8004996:	69db      	ldr	r3, [r3, #28]
 8004998:	f003 0318 	and.w	r3, r3, #24
 800499c:	2b00      	cmp	r3, #0
 800499e:	d1e9      	bne.n	8004974 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0302 	and.w	r3, r3, #2
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d010      	beq.n	80049ce <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	689a      	ldr	r2, [r3, #8]
 80049b0:	4b44      	ldr	r3, [pc, #272]	@ (8004ac4 <HAL_RCC_ClockConfig+0x35c>)
 80049b2:	6a1b      	ldr	r3, [r3, #32]
 80049b4:	f003 030f 	and.w	r3, r3, #15
 80049b8:	429a      	cmp	r2, r3
 80049ba:	d208      	bcs.n	80049ce <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80049bc:	4b41      	ldr	r3, [pc, #260]	@ (8004ac4 <HAL_RCC_ClockConfig+0x35c>)
 80049be:	6a1b      	ldr	r3, [r3, #32]
 80049c0:	f023 020f 	bic.w	r2, r3, #15
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	493e      	ldr	r1, [pc, #248]	@ (8004ac4 <HAL_RCC_ClockConfig+0x35c>)
 80049ca:	4313      	orrs	r3, r2
 80049cc:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049ce:	4b3e      	ldr	r3, [pc, #248]	@ (8004ac8 <HAL_RCC_ClockConfig+0x360>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f003 030f 	and.w	r3, r3, #15
 80049d6:	683a      	ldr	r2, [r7, #0]
 80049d8:	429a      	cmp	r2, r3
 80049da:	d210      	bcs.n	80049fe <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049dc:	4b3a      	ldr	r3, [pc, #232]	@ (8004ac8 <HAL_RCC_ClockConfig+0x360>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f023 020f 	bic.w	r2, r3, #15
 80049e4:	4938      	ldr	r1, [pc, #224]	@ (8004ac8 <HAL_RCC_ClockConfig+0x360>)
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	4313      	orrs	r3, r2
 80049ea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049ec:	4b36      	ldr	r3, [pc, #216]	@ (8004ac8 <HAL_RCC_ClockConfig+0x360>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f003 030f 	and.w	r3, r3, #15
 80049f4:	683a      	ldr	r2, [r7, #0]
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d001      	beq.n	80049fe <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e05d      	b.n	8004aba <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f003 0304 	and.w	r3, r3, #4
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d010      	beq.n	8004a2c <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	68da      	ldr	r2, [r3, #12]
 8004a0e:	4b2d      	ldr	r3, [pc, #180]	@ (8004ac4 <HAL_RCC_ClockConfig+0x35c>)
 8004a10:	6a1b      	ldr	r3, [r3, #32]
 8004a12:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d208      	bcs.n	8004a2c <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8004a1a:	4b2a      	ldr	r3, [pc, #168]	@ (8004ac4 <HAL_RCC_ClockConfig+0x35c>)
 8004a1c:	6a1b      	ldr	r3, [r3, #32]
 8004a1e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	68db      	ldr	r3, [r3, #12]
 8004a26:	4927      	ldr	r1, [pc, #156]	@ (8004ac4 <HAL_RCC_ClockConfig+0x35c>)
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f003 0308 	and.w	r3, r3, #8
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d012      	beq.n	8004a5e <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	691a      	ldr	r2, [r3, #16]
 8004a3c:	4b21      	ldr	r3, [pc, #132]	@ (8004ac4 <HAL_RCC_ClockConfig+0x35c>)
 8004a3e:	6a1b      	ldr	r3, [r3, #32]
 8004a40:	091b      	lsrs	r3, r3, #4
 8004a42:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004a46:	429a      	cmp	r2, r3
 8004a48:	d209      	bcs.n	8004a5e <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8004a4a:	4b1e      	ldr	r3, [pc, #120]	@ (8004ac4 <HAL_RCC_ClockConfig+0x35c>)
 8004a4c:	6a1b      	ldr	r3, [r3, #32]
 8004a4e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	691b      	ldr	r3, [r3, #16]
 8004a56:	011b      	lsls	r3, r3, #4
 8004a58:	491a      	ldr	r1, [pc, #104]	@ (8004ac4 <HAL_RCC_ClockConfig+0x35c>)
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f003 0310 	and.w	r3, r3, #16
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d012      	beq.n	8004a90 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	695a      	ldr	r2, [r3, #20]
 8004a6e:	4b15      	ldr	r3, [pc, #84]	@ (8004ac4 <HAL_RCC_ClockConfig+0x35c>)
 8004a70:	6a1b      	ldr	r3, [r3, #32]
 8004a72:	0a1b      	lsrs	r3, r3, #8
 8004a74:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d209      	bcs.n	8004a90 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8004a7c:	4b11      	ldr	r3, [pc, #68]	@ (8004ac4 <HAL_RCC_ClockConfig+0x35c>)
 8004a7e:	6a1b      	ldr	r3, [r3, #32]
 8004a80:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	695b      	ldr	r3, [r3, #20]
 8004a88:	021b      	lsls	r3, r3, #8
 8004a8a:	490e      	ldr	r1, [pc, #56]	@ (8004ac4 <HAL_RCC_ClockConfig+0x35c>)
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004a90:	f000 f822 	bl	8004ad8 <HAL_RCC_GetSysClockFreq>
 8004a94:	4602      	mov	r2, r0
 8004a96:	4b0b      	ldr	r3, [pc, #44]	@ (8004ac4 <HAL_RCC_ClockConfig+0x35c>)
 8004a98:	6a1b      	ldr	r3, [r3, #32]
 8004a9a:	f003 030f 	and.w	r3, r3, #15
 8004a9e:	490b      	ldr	r1, [pc, #44]	@ (8004acc <HAL_RCC_ClockConfig+0x364>)
 8004aa0:	5ccb      	ldrb	r3, [r1, r3]
 8004aa2:	fa22 f303 	lsr.w	r3, r2, r3
 8004aa6:	4a0a      	ldr	r2, [pc, #40]	@ (8004ad0 <HAL_RCC_ClockConfig+0x368>)
 8004aa8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004aaa:	4b0a      	ldr	r3, [pc, #40]	@ (8004ad4 <HAL_RCC_ClockConfig+0x36c>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f7fd f9f2 	bl	8001e98 <HAL_InitTick>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8004ab8:	7afb      	ldrb	r3, [r7, #11]
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3710      	adds	r7, #16
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	bf00      	nop
 8004ac4:	44020c00 	.word	0x44020c00
 8004ac8:	40022000 	.word	0x40022000
 8004acc:	0800b72c 	.word	0x0800b72c
 8004ad0:	20000000 	.word	0x20000000
 8004ad4:	20000004 	.word	0x20000004

08004ad8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b089      	sub	sp, #36	@ 0x24
 8004adc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8004ade:	4b8c      	ldr	r3, [pc, #560]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x238>)
 8004ae0:	69db      	ldr	r3, [r3, #28]
 8004ae2:	f003 0318 	and.w	r3, r3, #24
 8004ae6:	2b08      	cmp	r3, #8
 8004ae8:	d102      	bne.n	8004af0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8004aea:	4b8a      	ldr	r3, [pc, #552]	@ (8004d14 <HAL_RCC_GetSysClockFreq+0x23c>)
 8004aec:	61fb      	str	r3, [r7, #28]
 8004aee:	e107      	b.n	8004d00 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004af0:	4b87      	ldr	r3, [pc, #540]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x238>)
 8004af2:	69db      	ldr	r3, [r3, #28]
 8004af4:	f003 0318 	and.w	r3, r3, #24
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d112      	bne.n	8004b22 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8004afc:	4b84      	ldr	r3, [pc, #528]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x238>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 0320 	and.w	r3, r3, #32
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d009      	beq.n	8004b1c <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004b08:	4b81      	ldr	r3, [pc, #516]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x238>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	08db      	lsrs	r3, r3, #3
 8004b0e:	f003 0303 	and.w	r3, r3, #3
 8004b12:	4a81      	ldr	r2, [pc, #516]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x240>)
 8004b14:	fa22 f303 	lsr.w	r3, r2, r3
 8004b18:	61fb      	str	r3, [r7, #28]
 8004b1a:	e0f1      	b.n	8004d00 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8004b1c:	4b7e      	ldr	r3, [pc, #504]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x240>)
 8004b1e:	61fb      	str	r3, [r7, #28]
 8004b20:	e0ee      	b.n	8004d00 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004b22:	4b7b      	ldr	r3, [pc, #492]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x238>)
 8004b24:	69db      	ldr	r3, [r3, #28]
 8004b26:	f003 0318 	and.w	r3, r3, #24
 8004b2a:	2b10      	cmp	r3, #16
 8004b2c:	d102      	bne.n	8004b34 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004b2e:	4b7b      	ldr	r3, [pc, #492]	@ (8004d1c <HAL_RCC_GetSysClockFreq+0x244>)
 8004b30:	61fb      	str	r3, [r7, #28]
 8004b32:	e0e5      	b.n	8004d00 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004b34:	4b76      	ldr	r3, [pc, #472]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x238>)
 8004b36:	69db      	ldr	r3, [r3, #28]
 8004b38:	f003 0318 	and.w	r3, r3, #24
 8004b3c:	2b18      	cmp	r3, #24
 8004b3e:	f040 80dd 	bne.w	8004cfc <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8004b42:	4b73      	ldr	r3, [pc, #460]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x238>)
 8004b44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b46:	f003 0303 	and.w	r3, r3, #3
 8004b4a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8004b4c:	4b70      	ldr	r3, [pc, #448]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x238>)
 8004b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b50:	0a1b      	lsrs	r3, r3, #8
 8004b52:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b56:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004b58:	4b6d      	ldr	r3, [pc, #436]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x238>)
 8004b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b5c:	091b      	lsrs	r3, r3, #4
 8004b5e:	f003 0301 	and.w	r3, r3, #1
 8004b62:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8004b64:	4b6a      	ldr	r3, [pc, #424]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x238>)
 8004b66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8004b68:	08db      	lsrs	r3, r3, #3
 8004b6a:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8004b6e:	68fa      	ldr	r2, [r7, #12]
 8004b70:	fb02 f303 	mul.w	r3, r2, r3
 8004b74:	ee07 3a90 	vmov	s15, r3
 8004b78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b7c:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	f000 80b7 	beq.w	8004cf6 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d003      	beq.n	8004b96 <HAL_RCC_GetSysClockFreq+0xbe>
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	2b03      	cmp	r3, #3
 8004b92:	d056      	beq.n	8004c42 <HAL_RCC_GetSysClockFreq+0x16a>
 8004b94:	e077      	b.n	8004c86 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8004b96:	4b5e      	ldr	r3, [pc, #376]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x238>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 0320 	and.w	r3, r3, #32
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d02d      	beq.n	8004bfe <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004ba2:	4b5b      	ldr	r3, [pc, #364]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x238>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	08db      	lsrs	r3, r3, #3
 8004ba8:	f003 0303 	and.w	r3, r3, #3
 8004bac:	4a5a      	ldr	r2, [pc, #360]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x240>)
 8004bae:	fa22 f303 	lsr.w	r3, r2, r3
 8004bb2:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	ee07 3a90 	vmov	s15, r3
 8004bba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	ee07 3a90 	vmov	s15, r3
 8004bc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bc8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004bcc:	4b50      	ldr	r3, [pc, #320]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x238>)
 8004bce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bd4:	ee07 3a90 	vmov	s15, r3
 8004bd8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8004bdc:	ed97 6a02 	vldr	s12, [r7, #8]
 8004be0:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8004d20 <HAL_RCC_GetSysClockFreq+0x248>
 8004be4:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004be8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8004bec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004bf0:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004bf4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bf8:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8004bfc:	e065      	b.n	8004cca <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	ee07 3a90 	vmov	s15, r3
 8004c04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c08:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8004d24 <HAL_RCC_GetSysClockFreq+0x24c>
 8004c0c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c10:	4b3f      	ldr	r3, [pc, #252]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x238>)
 8004c12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c18:	ee07 3a90 	vmov	s15, r3
 8004c1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8004c20:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c24:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8004d20 <HAL_RCC_GetSysClockFreq+0x248>
 8004c28:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004c2c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8004c30:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c34:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004c38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c3c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8004c40:	e043      	b.n	8004cca <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	ee07 3a90 	vmov	s15, r3
 8004c48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c4c:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8004d28 <HAL_RCC_GetSysClockFreq+0x250>
 8004c50:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c54:	4b2e      	ldr	r3, [pc, #184]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x238>)
 8004c56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c5c:	ee07 3a90 	vmov	s15, r3
 8004c60:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004c64:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c68:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8004d20 <HAL_RCC_GetSysClockFreq+0x248>
 8004c6c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004c70:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004c74:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c78:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004c7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c80:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8004c84:	e021      	b.n	8004cca <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	ee07 3a90 	vmov	s15, r3
 8004c8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c90:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004d2c <HAL_RCC_GetSysClockFreq+0x254>
 8004c94:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c98:	4b1d      	ldr	r3, [pc, #116]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x238>)
 8004c9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ca0:	ee07 3a90 	vmov	s15, r3
 8004ca4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004ca8:	ed97 6a02 	vldr	s12, [r7, #8]
 8004cac:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8004d20 <HAL_RCC_GetSysClockFreq+0x248>
 8004cb0:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004cb4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004cb8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004cbc:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004cc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cc4:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8004cc8:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8004cca:	4b11      	ldr	r3, [pc, #68]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x238>)
 8004ccc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cce:	0a5b      	lsrs	r3, r3, #9
 8004cd0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cd4:	3301      	adds	r3, #1
 8004cd6:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	ee07 3a90 	vmov	s15, r3
 8004cde:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004ce2:	edd7 6a06 	vldr	s13, [r7, #24]
 8004ce6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004cea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004cee:	ee17 3a90 	vmov	r3, s15
 8004cf2:	61fb      	str	r3, [r7, #28]
 8004cf4:	e004      	b.n	8004d00 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	61fb      	str	r3, [r7, #28]
 8004cfa:	e001      	b.n	8004d00 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8004cfc:	4b06      	ldr	r3, [pc, #24]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x240>)
 8004cfe:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8004d00:	69fb      	ldr	r3, [r7, #28]
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3724      	adds	r7, #36	@ 0x24
 8004d06:	46bd      	mov	sp, r7
 8004d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0c:	4770      	bx	lr
 8004d0e:	bf00      	nop
 8004d10:	44020c00 	.word	0x44020c00
 8004d14:	003d0900 	.word	0x003d0900
 8004d18:	03d09000 	.word	0x03d09000
 8004d1c:	016e3600 	.word	0x016e3600
 8004d20:	46000000 	.word	0x46000000
 8004d24:	4c742400 	.word	0x4c742400
 8004d28:	4bb71b00 	.word	0x4bb71b00
 8004d2c:	4a742400 	.word	0x4a742400

08004d30 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004d34:	f7ff fed0 	bl	8004ad8 <HAL_RCC_GetSysClockFreq>
 8004d38:	4602      	mov	r2, r0
 8004d3a:	4b08      	ldr	r3, [pc, #32]	@ (8004d5c <HAL_RCC_GetHCLKFreq+0x2c>)
 8004d3c:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8004d3e:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004d42:	4907      	ldr	r1, [pc, #28]	@ (8004d60 <HAL_RCC_GetHCLKFreq+0x30>)
 8004d44:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8004d46:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004d4a:	fa22 f303 	lsr.w	r3, r2, r3
 8004d4e:	4a05      	ldr	r2, [pc, #20]	@ (8004d64 <HAL_RCC_GetHCLKFreq+0x34>)
 8004d50:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8004d52:	4b04      	ldr	r3, [pc, #16]	@ (8004d64 <HAL_RCC_GetHCLKFreq+0x34>)
 8004d54:	681b      	ldr	r3, [r3, #0]
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	bd80      	pop	{r7, pc}
 8004d5a:	bf00      	nop
 8004d5c:	44020c00 	.word	0x44020c00
 8004d60:	0800b72c 	.word	0x0800b72c
 8004d64:	20000000 	.word	0x20000000

08004d68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8004d6c:	f7ff ffe0 	bl	8004d30 <HAL_RCC_GetHCLKFreq>
 8004d70:	4602      	mov	r2, r0
 8004d72:	4b06      	ldr	r3, [pc, #24]	@ (8004d8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d74:	6a1b      	ldr	r3, [r3, #32]
 8004d76:	091b      	lsrs	r3, r3, #4
 8004d78:	f003 0307 	and.w	r3, r3, #7
 8004d7c:	4904      	ldr	r1, [pc, #16]	@ (8004d90 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004d7e:	5ccb      	ldrb	r3, [r1, r3]
 8004d80:	f003 031f 	and.w	r3, r3, #31
 8004d84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	bd80      	pop	{r7, pc}
 8004d8c:	44020c00 	.word	0x44020c00
 8004d90:	0800b73c 	.word	0x0800b73c

08004d94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8004d98:	f7ff ffca 	bl	8004d30 <HAL_RCC_GetHCLKFreq>
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	4b06      	ldr	r3, [pc, #24]	@ (8004db8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004da0:	6a1b      	ldr	r3, [r3, #32]
 8004da2:	0a1b      	lsrs	r3, r3, #8
 8004da4:	f003 0307 	and.w	r3, r3, #7
 8004da8:	4904      	ldr	r1, [pc, #16]	@ (8004dbc <HAL_RCC_GetPCLK2Freq+0x28>)
 8004daa:	5ccb      	ldrb	r3, [r1, r3]
 8004dac:	f003 031f 	and.w	r3, r3, #31
 8004db0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	bd80      	pop	{r7, pc}
 8004db8:	44020c00 	.word	0x44020c00
 8004dbc:	0800b73c 	.word	0x0800b73c

08004dc0 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8004dc4:	f7ff ffb4 	bl	8004d30 <HAL_RCC_GetHCLKFreq>
 8004dc8:	4602      	mov	r2, r0
 8004dca:	4b06      	ldr	r3, [pc, #24]	@ (8004de4 <HAL_RCC_GetPCLK3Freq+0x24>)
 8004dcc:	6a1b      	ldr	r3, [r3, #32]
 8004dce:	0b1b      	lsrs	r3, r3, #12
 8004dd0:	f003 0307 	and.w	r3, r3, #7
 8004dd4:	4904      	ldr	r1, [pc, #16]	@ (8004de8 <HAL_RCC_GetPCLK3Freq+0x28>)
 8004dd6:	5ccb      	ldrb	r3, [r1, r3]
 8004dd8:	f003 031f 	and.w	r3, r3, #31
 8004ddc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	44020c00 	.word	0x44020c00
 8004de8:	0800b73c 	.word	0x0800b73c

08004dec <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8004dec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004df0:	b0aa      	sub	sp, #168	@ 0xa8
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004df8:	2300      	movs	r3, #0
 8004dfa:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004dfe:	2300      	movs	r3, #0
 8004e00:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004e04:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e0c:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8004e10:	2500      	movs	r5, #0
 8004e12:	ea54 0305 	orrs.w	r3, r4, r5
 8004e16:	d00b      	beq.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8004e18:	4bb8      	ldr	r3, [pc, #736]	@ (80050fc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004e1a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004e1e:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8004e22:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e28:	4ab4      	ldr	r2, [pc, #720]	@ (80050fc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004e2a:	430b      	orrs	r3, r1
 8004e2c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004e30:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e38:	f002 0801 	and.w	r8, r2, #1
 8004e3c:	f04f 0900 	mov.w	r9, #0
 8004e40:	ea58 0309 	orrs.w	r3, r8, r9
 8004e44:	d038      	beq.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8004e46:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e4c:	2b05      	cmp	r3, #5
 8004e4e:	d819      	bhi.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004e50:	a201      	add	r2, pc, #4	@ (adr r2, 8004e58 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8004e52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e56:	bf00      	nop
 8004e58:	08004e8d 	.word	0x08004e8d
 8004e5c:	08004e71 	.word	0x08004e71
 8004e60:	08004e85 	.word	0x08004e85
 8004e64:	08004e8d 	.word	0x08004e8d
 8004e68:	08004e8d 	.word	0x08004e8d
 8004e6c:	08004e8d 	.word	0x08004e8d
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004e70:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e74:	3308      	adds	r3, #8
 8004e76:	4618      	mov	r0, r3
 8004e78:	f001 fff2 	bl	8006e60 <RCCEx_PLL2_Config>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART1 clock source config set later after clock selection check */
        break;
 8004e82:	e004      	b.n	8004e8e <HAL_RCCEx_PeriphCLKConfig+0xa2>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e84:	2301      	movs	r3, #1
 8004e86:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004e8a:	e000      	b.n	8004e8e <HAL_RCCEx_PeriphCLKConfig+0xa2>
        break;
 8004e8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e8e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d10c      	bne.n	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8004e96:	4b99      	ldr	r3, [pc, #612]	@ (80050fc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004e98:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004e9c:	f023 0107 	bic.w	r1, r3, #7
 8004ea0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ea4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ea6:	4a95      	ldr	r2, [pc, #596]	@ (80050fc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004ea8:	430b      	orrs	r3, r1
 8004eaa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004eae:	e003      	b.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eb0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004eb4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004eb8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ec0:	f002 0a02 	and.w	sl, r2, #2
 8004ec4:	f04f 0b00 	mov.w	fp, #0
 8004ec8:	ea5a 030b 	orrs.w	r3, sl, fp
 8004ecc:	d03c      	beq.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8004ece:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ed2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ed4:	2b28      	cmp	r3, #40	@ 0x28
 8004ed6:	d01b      	beq.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x124>
 8004ed8:	2b28      	cmp	r3, #40	@ 0x28
 8004eda:	d815      	bhi.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8004edc:	2b20      	cmp	r3, #32
 8004ede:	d019      	beq.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8004ee0:	2b20      	cmp	r3, #32
 8004ee2:	d811      	bhi.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8004ee4:	2b18      	cmp	r3, #24
 8004ee6:	d017      	beq.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8004ee8:	2b18      	cmp	r3, #24
 8004eea:	d80d      	bhi.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d015      	beq.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x130>
 8004ef0:	2b08      	cmp	r3, #8
 8004ef2:	d109      	bne.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004ef4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ef8:	3308      	adds	r3, #8
 8004efa:	4618      	mov	r0, r3
 8004efc:	f001 ffb0 	bl	8006e60 <RCCEx_PLL2_Config>
 8004f00:	4603      	mov	r3, r0
 8004f02:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART2 clock source config set later after clock selection check */
        break;
 8004f06:	e00a      	b.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x132>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004f0e:	e006      	b.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8004f10:	bf00      	nop
 8004f12:	e004      	b.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8004f14:	bf00      	nop
 8004f16:	e002      	b.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8004f18:	bf00      	nop
 8004f1a:	e000      	b.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8004f1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f1e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d10c      	bne.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8004f26:	4b75      	ldr	r3, [pc, #468]	@ (80050fc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004f28:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004f2c:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004f30:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f36:	4a71      	ldr	r2, [pc, #452]	@ (80050fc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004f38:	430b      	orrs	r3, r1
 8004f3a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004f3e:	e003      	b.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x15c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f40:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004f44:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004f48:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f50:	f002 0304 	and.w	r3, r2, #4
 8004f54:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004f58:	2300      	movs	r3, #0
 8004f5a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004f5e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004f62:	460b      	mov	r3, r1
 8004f64:	4313      	orrs	r3, r2
 8004f66:	d040      	beq.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8004f68:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f6e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004f72:	d01e      	beq.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 8004f74:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004f78:	d817      	bhi.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8004f7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f7e:	d01a      	beq.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 8004f80:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f84:	d811      	bhi.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8004f86:	2bc0      	cmp	r3, #192	@ 0xc0
 8004f88:	d017      	beq.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8004f8a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004f8c:	d80d      	bhi.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d015      	beq.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 8004f92:	2b40      	cmp	r3, #64	@ 0x40
 8004f94:	d109      	bne.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x1be>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004f96:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f9a:	3308      	adds	r3, #8
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f001 ff5f 	bl	8006e60 <RCCEx_PLL2_Config>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART3 clock source config set later after clock selection check */
        break;
 8004fa8:	e00a      	b.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004fb0:	e006      	b.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8004fb2:	bf00      	nop
 8004fb4:	e004      	b.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8004fb6:	bf00      	nop
 8004fb8:	e002      	b.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8004fba:	bf00      	nop
 8004fbc:	e000      	b.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8004fbe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fc0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d10c      	bne.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8004fc8:	4b4c      	ldr	r3, [pc, #304]	@ (80050fc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004fca:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004fce:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004fd2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004fd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fd8:	4a48      	ldr	r2, [pc, #288]	@ (80050fc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004fda:	430b      	orrs	r3, r1
 8004fdc:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004fe0:	e003      	b.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fe2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004fe6:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004fea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ff2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004ff6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005000:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005004:	460b      	mov	r3, r1
 8005006:	4313      	orrs	r3, r2
 8005008:	d043      	beq.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 800500a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800500e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005010:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005014:	d021      	beq.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8005016:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800501a:	d81a      	bhi.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x266>
 800501c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005020:	d01d      	beq.n	800505e <HAL_RCCEx_PeriphCLKConfig+0x272>
 8005022:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005026:	d814      	bhi.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x266>
 8005028:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800502c:	d019      	beq.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0x276>
 800502e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005032:	d80e      	bhi.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x266>
 8005034:	2b00      	cmp	r3, #0
 8005036:	d016      	beq.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0x27a>
 8005038:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800503c:	d109      	bne.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x266>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800503e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005042:	3308      	adds	r3, #8
 8005044:	4618      	mov	r0, r3
 8005046:	f001 ff0b 	bl	8006e60 <RCCEx_PLL2_Config>
 800504a:	4603      	mov	r3, r0
 800504c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8005050:	e00a      	b.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005052:	2301      	movs	r3, #1
 8005054:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005058:	e006      	b.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 800505a:	bf00      	nop
 800505c:	e004      	b.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 800505e:	bf00      	nop
 8005060:	e002      	b.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8005062:	bf00      	nop
 8005064:	e000      	b.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8005066:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005068:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800506c:	2b00      	cmp	r3, #0
 800506e:	d10c      	bne.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8005070:	4b22      	ldr	r3, [pc, #136]	@ (80050fc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005072:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005076:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800507a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800507e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005080:	4a1e      	ldr	r2, [pc, #120]	@ (80050fc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005082:	430b      	orrs	r3, r1
 8005084:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005088:	e003      	b.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800508a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800508e:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005092:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800509a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800509e:	67bb      	str	r3, [r7, #120]	@ 0x78
 80050a0:	2300      	movs	r3, #0
 80050a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80050a4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80050a8:	460b      	mov	r3, r1
 80050aa:	4313      	orrs	r3, r2
 80050ac:	d03e      	beq.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 80050ae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80050b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050b4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80050b8:	d01b      	beq.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x306>
 80050ba:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80050be:	d814      	bhi.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 80050c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80050c4:	d017      	beq.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x30a>
 80050c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80050ca:	d80e      	bhi.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d017      	beq.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x314>
 80050d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050d4:	d109      	bne.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80050d6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80050da:	3308      	adds	r3, #8
 80050dc:	4618      	mov	r0, r3
 80050de:	f001 febf 	bl	8006e60 <RCCEx_PLL2_Config>
 80050e2:	4603      	mov	r3, r0
 80050e4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 80050e8:	e00b      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x316>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80050f0:	e007      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 80050f2:	bf00      	nop
 80050f4:	e005      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 80050f6:	bf00      	nop
 80050f8:	e003      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x316>
 80050fa:	bf00      	nop
 80050fc:	44020c00 	.word	0x44020c00
        break;
 8005100:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005102:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005106:	2b00      	cmp	r3, #0
 8005108:	d10c      	bne.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0x338>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 800510a:	4ba5      	ldr	r3, [pc, #660]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800510c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005110:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005114:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800511a:	4aa1      	ldr	r2, [pc, #644]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800511c:	430b      	orrs	r3, r1
 800511e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005122:	e003      	b.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x340>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005124:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005128:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800512c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005130:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005134:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005138:	673b      	str	r3, [r7, #112]	@ 0x70
 800513a:	2300      	movs	r3, #0
 800513c:	677b      	str	r3, [r7, #116]	@ 0x74
 800513e:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005142:	460b      	mov	r3, r1
 8005144:	4313      	orrs	r3, r2
 8005146:	d03b      	beq.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8005148:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800514c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800514e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005152:	d01b      	beq.n	800518c <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 8005154:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005158:	d814      	bhi.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x398>
 800515a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800515e:	d017      	beq.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8005160:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005164:	d80e      	bhi.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x398>
 8005166:	2b00      	cmp	r3, #0
 8005168:	d014      	beq.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 800516a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800516e:	d109      	bne.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x398>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005170:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005174:	3308      	adds	r3, #8
 8005176:	4618      	mov	r0, r3
 8005178:	f001 fe72 	bl	8006e60 <RCCEx_PLL2_Config>
 800517c:	4603      	mov	r3, r0
 800517e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8005182:	e008      	b.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005184:	2301      	movs	r3, #1
 8005186:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800518a:	e004      	b.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 800518c:	bf00      	nop
 800518e:	e002      	b.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8005190:	bf00      	nop
 8005192:	e000      	b.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8005194:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005196:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800519a:	2b00      	cmp	r3, #0
 800519c:	d10c      	bne.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800519e:	4b80      	ldr	r3, [pc, #512]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80051a0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80051a4:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80051a8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80051ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051ae:	4a7c      	ldr	r2, [pc, #496]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80051b0:	430b      	orrs	r3, r1
 80051b2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80051b6:	e003      	b.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051b8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80051bc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 80051c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80051c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051c8:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80051cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80051ce:	2300      	movs	r3, #0
 80051d0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80051d2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80051d6:	460b      	mov	r3, r1
 80051d8:	4313      	orrs	r3, r2
 80051da:	d033      	beq.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 80051dc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80051e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80051e6:	d015      	beq.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x428>
 80051e8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80051ec:	d80e      	bhi.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x420>
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d012      	beq.n	8005218 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 80051f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051f6:	d109      	bne.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x420>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80051f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80051fc:	3308      	adds	r3, #8
 80051fe:	4618      	mov	r0, r3
 8005200:	f001 fe2e 	bl	8006e60 <RCCEx_PLL2_Config>
 8005204:	4603      	mov	r3, r0
 8005206:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 800520a:	e006      	b.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x42e>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800520c:	2301      	movs	r3, #1
 800520e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005212:	e002      	b.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8005214:	bf00      	nop
 8005216:	e000      	b.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8005218:	bf00      	nop
    }

    if (ret == HAL_OK)
 800521a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800521e:	2b00      	cmp	r3, #0
 8005220:	d10c      	bne.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8005222:	4b5f      	ldr	r3, [pc, #380]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8005224:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005228:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 800522c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005230:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005232:	4a5b      	ldr	r2, [pc, #364]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8005234:	430b      	orrs	r3, r1
 8005236:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800523a:	e003      	b.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800523c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005240:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8005244:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800524c:	2100      	movs	r1, #0
 800524e:	6639      	str	r1, [r7, #96]	@ 0x60
 8005250:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005254:	667b      	str	r3, [r7, #100]	@ 0x64
 8005256:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800525a:	460b      	mov	r3, r1
 800525c:	4313      	orrs	r3, r2
 800525e:	d033      	beq.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 8005260:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005264:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005266:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800526a:	d015      	beq.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 800526c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005270:	d80e      	bhi.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8005272:	2b00      	cmp	r3, #0
 8005274:	d012      	beq.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8005276:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800527a:	d109      	bne.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800527c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005280:	3308      	adds	r3, #8
 8005282:	4618      	mov	r0, r3
 8005284:	f001 fdec 	bl	8006e60 <RCCEx_PLL2_Config>
 8005288:	4603      	mov	r3, r0
 800528a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 800528e:	e006      	b.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005296:	e002      	b.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8005298:	bf00      	nop
 800529a:	e000      	b.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 800529c:	bf00      	nop
    }
    if (ret == HAL_OK)
 800529e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d10c      	bne.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 80052a6:	4b3e      	ldr	r3, [pc, #248]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80052a8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80052ac:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80052b0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80052b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052b6:	4a3a      	ldr	r2, [pc, #232]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80052b8:	430b      	orrs	r3, r1
 80052ba:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80052be:	e003      	b.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052c0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80052c4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80052c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80052cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052d0:	2100      	movs	r1, #0
 80052d2:	65b9      	str	r1, [r7, #88]	@ 0x58
 80052d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80052da:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80052de:	460b      	mov	r3, r1
 80052e0:	4313      	orrs	r3, r2
 80052e2:	d00e      	beq.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x516>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 80052e4:	4b2e      	ldr	r3, [pc, #184]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80052e6:	69db      	ldr	r3, [r3, #28]
 80052e8:	4a2d      	ldr	r2, [pc, #180]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80052ea:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80052ee:	61d3      	str	r3, [r2, #28]
 80052f0:	4b2b      	ldr	r3, [pc, #172]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80052f2:	69d9      	ldr	r1, [r3, #28]
 80052f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80052f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052fc:	4a28      	ldr	r2, [pc, #160]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80052fe:	430b      	orrs	r3, r1
 8005300:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005302:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800530a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800530e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005310:	2300      	movs	r3, #0
 8005312:	657b      	str	r3, [r7, #84]	@ 0x54
 8005314:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005318:	460b      	mov	r3, r1
 800531a:	4313      	orrs	r3, r2
 800531c:	d046      	beq.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x5c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 800531e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005322:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005324:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005328:	d021      	beq.n	800536e <HAL_RCCEx_PeriphCLKConfig+0x582>
 800532a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800532e:	d81a      	bhi.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8005330:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005334:	d01d      	beq.n	8005372 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8005336:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800533a:	d814      	bhi.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 800533c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005340:	d019      	beq.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0x58a>
 8005342:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005346:	d80e      	bhi.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8005348:	2b00      	cmp	r3, #0
 800534a:	d016      	beq.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x58e>
 800534c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005350:	d109      	bne.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005352:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005356:	3308      	adds	r3, #8
 8005358:	4618      	mov	r0, r3
 800535a:	f001 fd81 	bl	8006e60 <RCCEx_PLL2_Config>
 800535e:	4603      	mov	r3, r0
 8005360:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8005364:	e00a      	b.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x590>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800536c:	e006      	b.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 800536e:	bf00      	nop
 8005370:	e004      	b.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8005372:	bf00      	nop
 8005374:	e002      	b.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8005376:	bf00      	nop
 8005378:	e000      	b.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 800537a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800537c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005380:	2b00      	cmp	r3, #0
 8005382:	d10f      	bne.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8005384:	4b06      	ldr	r3, [pc, #24]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8005386:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800538a:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800538e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005392:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005394:	4a02      	ldr	r2, [pc, #8]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8005396:	430b      	orrs	r3, r1
 8005398:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800539c:	e006      	b.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800539e:	bf00      	nop
 80053a0:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053a4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80053a8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80053ac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80053b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053b4:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80053b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80053ba:	2300      	movs	r3, #0
 80053bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80053be:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80053c2:	460b      	mov	r3, r1
 80053c4:	4313      	orrs	r3, r2
 80053c6:	d043      	beq.n	8005450 <HAL_RCCEx_PeriphCLKConfig+0x664>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 80053c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80053cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053ce:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80053d2:	d021      	beq.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x62c>
 80053d4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80053d8:	d81a      	bhi.n	8005410 <HAL_RCCEx_PeriphCLKConfig+0x624>
 80053da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80053de:	d01d      	beq.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x630>
 80053e0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80053e4:	d814      	bhi.n	8005410 <HAL_RCCEx_PeriphCLKConfig+0x624>
 80053e6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80053ea:	d019      	beq.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x634>
 80053ec:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80053f0:	d80e      	bhi.n	8005410 <HAL_RCCEx_PeriphCLKConfig+0x624>
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d016      	beq.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x638>
 80053f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053fa:	d109      	bne.n	8005410 <HAL_RCCEx_PeriphCLKConfig+0x624>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80053fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005400:	3308      	adds	r3, #8
 8005402:	4618      	mov	r0, r3
 8005404:	f001 fd2c 	bl	8006e60 <RCCEx_PLL2_Config>
 8005408:	4603      	mov	r3, r0
 800540a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800540e:	e00a      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x63a>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005410:	2301      	movs	r3, #1
 8005412:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005416:	e006      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8005418:	bf00      	nop
 800541a:	e004      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 800541c:	bf00      	nop
 800541e:	e002      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8005420:	bf00      	nop
 8005422:	e000      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8005424:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005426:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800542a:	2b00      	cmp	r3, #0
 800542c:	d10c      	bne.n	8005448 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 800542e:	4bb6      	ldr	r3, [pc, #728]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005430:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005434:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005438:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800543c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800543e:	4ab2      	ldr	r2, [pc, #712]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005440:	430b      	orrs	r3, r1
 8005442:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005446:	e003      	b.n	8005450 <HAL_RCCEx_PeriphCLKConfig+0x664>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005448:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800544c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8005450:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005458:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800545c:	643b      	str	r3, [r7, #64]	@ 0x40
 800545e:	2300      	movs	r3, #0
 8005460:	647b      	str	r3, [r7, #68]	@ 0x44
 8005462:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005466:	460b      	mov	r3, r1
 8005468:	4313      	orrs	r3, r2
 800546a:	d030      	beq.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800546c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005470:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005472:	2b05      	cmp	r3, #5
 8005474:	d80f      	bhi.n	8005496 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8005476:	2b03      	cmp	r3, #3
 8005478:	d211      	bcs.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 800547a:	2b01      	cmp	r3, #1
 800547c:	d911      	bls.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 800547e:	2b02      	cmp	r3, #2
 8005480:	d109      	bne.n	8005496 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005482:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005486:	3308      	adds	r3, #8
 8005488:	4618      	mov	r0, r3
 800548a:	f001 fce9 	bl	8006e60 <RCCEx_PLL2_Config>
 800548e:	4603      	mov	r3, r0
 8005490:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005494:	e006      	b.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800549c:	e002      	b.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 800549e:	bf00      	nop
 80054a0:	e000      	b.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 80054a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054a4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d10c      	bne.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0x6da>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80054ac:	4b96      	ldr	r3, [pc, #600]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80054ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80054b2:	f023 0107 	bic.w	r1, r3, #7
 80054b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80054ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80054bc:	4a92      	ldr	r2, [pc, #584]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80054be:	430b      	orrs	r3, r1
 80054c0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80054c4:	e003      	b.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054c6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80054ca:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 80054ce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80054d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054d6:	2100      	movs	r1, #0
 80054d8:	63b9      	str	r1, [r7, #56]	@ 0x38
 80054da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80054e0:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80054e4:	460b      	mov	r3, r1
 80054e6:	4313      	orrs	r3, r2
 80054e8:	d022      	beq.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x744>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 80054ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80054ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d005      	beq.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x714>
 80054f4:	2b08      	cmp	r3, #8
 80054f6:	d005      	beq.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x718>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80054f8:	2301      	movs	r3, #1
 80054fa:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80054fe:	e002      	b.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8005500:	bf00      	nop
 8005502:	e000      	b.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8005504:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005506:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800550a:	2b00      	cmp	r3, #0
 800550c:	d10c      	bne.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 800550e:	4b7e      	ldr	r3, [pc, #504]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005510:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005514:	f023 0108 	bic.w	r1, r3, #8
 8005518:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800551c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800551e:	4a7a      	ldr	r2, [pc, #488]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005520:	430b      	orrs	r3, r1
 8005522:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005526:	e003      	b.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x744>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005528:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800552c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005530:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005538:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800553c:	633b      	str	r3, [r7, #48]	@ 0x30
 800553e:	2300      	movs	r3, #0
 8005540:	637b      	str	r3, [r7, #52]	@ 0x34
 8005542:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005546:	460b      	mov	r3, r1
 8005548:	4313      	orrs	r3, r2
 800554a:	f000 80b0 	beq.w	80056ae <HAL_RCCEx_PeriphCLKConfig+0x8c2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 800554e:	4b6f      	ldr	r3, [pc, #444]	@ (800570c <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8005550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005552:	4a6e      	ldr	r2, [pc, #440]	@ (800570c <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8005554:	f043 0301 	orr.w	r3, r3, #1
 8005558:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800555a:	f7fc fd27 	bl	8001fac <HAL_GetTick>
 800555e:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005562:	e00b      	b.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x790>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005564:	f7fc fd22 	bl	8001fac <HAL_GetTick>
 8005568:	4602      	mov	r2, r0
 800556a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800556e:	1ad3      	subs	r3, r2, r3
 8005570:	2b02      	cmp	r3, #2
 8005572:	d903      	bls.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x790>
      {
        ret = HAL_TIMEOUT;
 8005574:	2303      	movs	r3, #3
 8005576:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800557a:	e005      	b.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800557c:	4b63      	ldr	r3, [pc, #396]	@ (800570c <HAL_RCCEx_PeriphCLKConfig+0x920>)
 800557e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005580:	f003 0301 	and.w	r3, r3, #1
 8005584:	2b00      	cmp	r3, #0
 8005586:	d0ed      	beq.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x778>
      }
    }

    if (ret == HAL_OK)
 8005588:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800558c:	2b00      	cmp	r3, #0
 800558e:	f040 808a 	bne.w	80056a6 <HAL_RCCEx_PeriphCLKConfig+0x8ba>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005592:	4b5d      	ldr	r3, [pc, #372]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005594:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005598:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800559c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80055a0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d022      	beq.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x802>
 80055a8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80055ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80055ae:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80055b2:	429a      	cmp	r2, r3
 80055b4:	d01b      	beq.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x802>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80055b6:	4b54      	ldr	r3, [pc, #336]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80055b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80055bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055c0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80055c4:	4b50      	ldr	r3, [pc, #320]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80055c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80055ca:	4a4f      	ldr	r2, [pc, #316]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80055cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055d0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 80055d4:	4b4c      	ldr	r3, [pc, #304]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80055d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80055da:	4a4b      	ldr	r2, [pc, #300]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80055dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055e0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80055e4:	4a48      	ldr	r2, [pc, #288]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80055e6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80055ea:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80055ee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80055f2:	f003 0301 	and.w	r3, r3, #1
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d019      	beq.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x842>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055fa:	f7fc fcd7 	bl	8001fac <HAL_GetTick>
 80055fe:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005602:	e00d      	b.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0x834>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005604:	f7fc fcd2 	bl	8001fac <HAL_GetTick>
 8005608:	4602      	mov	r2, r0
 800560a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800560e:	1ad3      	subs	r3, r2, r3
 8005610:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005614:	4293      	cmp	r3, r2
 8005616:	d903      	bls.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0x834>
          {
            ret = HAL_TIMEOUT;
 8005618:	2303      	movs	r3, #3
 800561a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            break;
 800561e:	e006      	b.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005620:	4b39      	ldr	r3, [pc, #228]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005622:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005626:	f003 0302 	and.w	r3, r3, #2
 800562a:	2b00      	cmp	r3, #0
 800562c:	d0ea      	beq.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0x818>
          }
        }
      }

      if (ret == HAL_OK)
 800562e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005632:	2b00      	cmp	r3, #0
 8005634:	d132      	bne.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8005636:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800563a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800563c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005640:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005644:	d10f      	bne.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0x87a>
 8005646:	4b30      	ldr	r3, [pc, #192]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005648:	69db      	ldr	r3, [r3, #28]
 800564a:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800564e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005652:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005654:	091b      	lsrs	r3, r3, #4
 8005656:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800565a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800565e:	4a2a      	ldr	r2, [pc, #168]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005660:	430b      	orrs	r3, r1
 8005662:	61d3      	str	r3, [r2, #28]
 8005664:	e005      	b.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0x886>
 8005666:	4b28      	ldr	r3, [pc, #160]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005668:	69db      	ldr	r3, [r3, #28]
 800566a:	4a27      	ldr	r2, [pc, #156]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800566c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005670:	61d3      	str	r3, [r2, #28]
 8005672:	4b25      	ldr	r3, [pc, #148]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005674:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005678:	4a23      	ldr	r2, [pc, #140]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800567a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800567e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005682:	4b21      	ldr	r3, [pc, #132]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005684:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8005688:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800568c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800568e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005692:	4a1d      	ldr	r2, [pc, #116]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8005694:	430b      	orrs	r3, r1
 8005696:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800569a:	e008      	b.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800569c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80056a0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 80056a4:	e003      	b.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056a6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80056aa:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80056ae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80056b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056b6:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 80056ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 80056bc:	2300      	movs	r3, #0
 80056be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056c0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80056c4:	460b      	mov	r3, r1
 80056c6:	4313      	orrs	r3, r2
 80056c8:	d038      	beq.n	800573c <HAL_RCCEx_PeriphCLKConfig+0x950>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 80056ca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80056ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056d0:	2b30      	cmp	r3, #48	@ 0x30
 80056d2:	d014      	beq.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0x912>
 80056d4:	2b30      	cmp	r3, #48	@ 0x30
 80056d6:	d80e      	bhi.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 80056d8:	2b20      	cmp	r3, #32
 80056da:	d012      	beq.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x916>
 80056dc:	2b20      	cmp	r3, #32
 80056de:	d80a      	bhi.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d015      	beq.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80056e4:	2b10      	cmp	r3, #16
 80056e6:	d106      	bne.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0x90a>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056e8:	4b07      	ldr	r3, [pc, #28]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80056ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ec:	4a06      	ldr	r2, [pc, #24]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80056ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056f2:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 80056f4:	e00d      	b.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x926>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056f6:	2301      	movs	r3, #1
 80056f8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80056fc:	e009      	b.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 80056fe:	bf00      	nop
 8005700:	e007      	b.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8005702:	bf00      	nop
 8005704:	e005      	b.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x926>
 8005706:	bf00      	nop
 8005708:	44020c00 	.word	0x44020c00
 800570c:	44020800 	.word	0x44020800
        break;
 8005710:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005712:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005716:	2b00      	cmp	r3, #0
 8005718:	d10c      	bne.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 800571a:	4bb5      	ldr	r3, [pc, #724]	@ (80059f0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800571c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005720:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005724:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005728:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800572a:	49b1      	ldr	r1, [pc, #708]	@ (80059f0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800572c:	4313      	orrs	r3, r2
 800572e:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8005732:	e003      	b.n	800573c <HAL_RCCEx_PeriphCLKConfig+0x950>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005734:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005738:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 800573c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005744:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8005748:	623b      	str	r3, [r7, #32]
 800574a:	2300      	movs	r3, #0
 800574c:	627b      	str	r3, [r7, #36]	@ 0x24
 800574e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005752:	460b      	mov	r3, r1
 8005754:	4313      	orrs	r3, r2
 8005756:	d03c      	beq.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8005758:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800575c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800575e:	2b04      	cmp	r3, #4
 8005760:	d81d      	bhi.n	800579e <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 8005762:	a201      	add	r2, pc, #4	@ (adr r2, 8005768 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8005764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005768:	0800577d 	.word	0x0800577d
 800576c:	0800578b 	.word	0x0800578b
 8005770:	0800579f 	.word	0x0800579f
 8005774:	080057a7 	.word	0x080057a7
 8005778:	080057a7 	.word	0x080057a7
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800577c:	4b9c      	ldr	r3, [pc, #624]	@ (80059f0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800577e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005780:	4a9b      	ldr	r2, [pc, #620]	@ (80059f0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005782:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005786:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005788:	e00e      	b.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800578a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800578e:	3308      	adds	r3, #8
 8005790:	4618      	mov	r0, r3
 8005792:	f001 fb65 	bl	8006e60 <RCCEx_PLL2_Config>
 8005796:	4603      	mov	r3, r0
 8005798:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 800579c:	e004      	b.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80057a4:	e000      	b.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        break;
 80057a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057a8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d10c      	bne.n	80057ca <HAL_RCCEx_PeriphCLKConfig+0x9de>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 80057b0:	4b8f      	ldr	r3, [pc, #572]	@ (80059f0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80057b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80057b6:	f023 0207 	bic.w	r2, r3, #7
 80057ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80057be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80057c0:	498b      	ldr	r1, [pc, #556]	@ (80059f0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80057c2:	4313      	orrs	r3, r2
 80057c4:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80057c8:	e003      	b.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057ca:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80057ce:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 80057d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80057d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057da:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80057de:	61bb      	str	r3, [r7, #24]
 80057e0:	2300      	movs	r3, #0
 80057e2:	61fb      	str	r3, [r7, #28]
 80057e4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80057e8:	460b      	mov	r3, r1
 80057ea:	4313      	orrs	r3, r2
 80057ec:	d03c      	beq.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 80057ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80057f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057f4:	2b20      	cmp	r3, #32
 80057f6:	d01f      	beq.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 80057f8:	2b20      	cmp	r3, #32
 80057fa:	d819      	bhi.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 80057fc:	2b18      	cmp	r3, #24
 80057fe:	d01d      	beq.n	800583c <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8005800:	2b18      	cmp	r3, #24
 8005802:	d815      	bhi.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8005804:	2b00      	cmp	r3, #0
 8005806:	d002      	beq.n	800580e <HAL_RCCEx_PeriphCLKConfig+0xa22>
 8005808:	2b08      	cmp	r3, #8
 800580a:	d007      	beq.n	800581c <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800580c:	e010      	b.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0xa44>
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800580e:	4b78      	ldr	r3, [pc, #480]	@ (80059f0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005812:	4a77      	ldr	r2, [pc, #476]	@ (80059f0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005814:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005818:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800581a:	e010      	b.n	800583e <HAL_RCCEx_PeriphCLKConfig+0xa52>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800581c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005820:	3308      	adds	r3, #8
 8005822:	4618      	mov	r0, r3
 8005824:	f001 fb1c 	bl	8006e60 <RCCEx_PLL2_Config>
 8005828:	4603      	mov	r3, r0
 800582a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800582e:	e006      	b.n	800583e <HAL_RCCEx_PeriphCLKConfig+0xa52>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005830:	2301      	movs	r3, #1
 8005832:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005836:	e002      	b.n	800583e <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8005838:	bf00      	nop
 800583a:	e000      	b.n	800583e <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 800583c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800583e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005842:	2b00      	cmp	r3, #0
 8005844:	d10c      	bne.n	8005860 <HAL_RCCEx_PeriphCLKConfig+0xa74>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8005846:	4b6a      	ldr	r3, [pc, #424]	@ (80059f0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005848:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800584c:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8005850:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005854:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005856:	4966      	ldr	r1, [pc, #408]	@ (80059f0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005858:	4313      	orrs	r3, r2
 800585a:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800585e:	e003      	b.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005860:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005864:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8005868:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800586c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005870:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005874:	613b      	str	r3, [r7, #16]
 8005876:	2300      	movs	r3, #0
 8005878:	617b      	str	r3, [r7, #20]
 800587a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800587e:	460b      	mov	r3, r1
 8005880:	4313      	orrs	r3, r2
 8005882:	d03e      	beq.n	8005902 <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8005884:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005888:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800588a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800588e:	d020      	beq.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0xae6>
 8005890:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005894:	d819      	bhi.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0xade>
 8005896:	2bc0      	cmp	r3, #192	@ 0xc0
 8005898:	d01d      	beq.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0xaea>
 800589a:	2bc0      	cmp	r3, #192	@ 0xc0
 800589c:	d815      	bhi.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0xade>
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d002      	beq.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0xabc>
 80058a2:	2b40      	cmp	r3, #64	@ 0x40
 80058a4:	d007      	beq.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0xaca>
 80058a6:	e010      	b.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0xade>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058a8:	4b51      	ldr	r3, [pc, #324]	@ (80059f0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80058aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058ac:	4a50      	ldr	r2, [pc, #320]	@ (80059f0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80058ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80058b2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80058b4:	e010      	b.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0xaec>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80058b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80058ba:	3308      	adds	r3, #8
 80058bc:	4618      	mov	r0, r3
 80058be:	f001 facf 	bl	8006e60 <RCCEx_PLL2_Config>
 80058c2:	4603      	mov	r3, r0
 80058c4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80058c8:	e006      	b.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80058d0:	e002      	b.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 80058d2:	bf00      	nop
 80058d4:	e000      	b.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 80058d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058d8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d10c      	bne.n	80058fa <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 80058e0:	4b43      	ldr	r3, [pc, #268]	@ (80059f0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80058e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80058e6:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 80058ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80058ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058f0:	493f      	ldr	r1, [pc, #252]	@ (80059f0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80058f2:	4313      	orrs	r3, r2
 80058f4:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80058f8:	e003      	b.n	8005902 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058fa:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80058fe:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005902:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800590a:	2100      	movs	r1, #0
 800590c:	60b9      	str	r1, [r7, #8]
 800590e:	f003 0304 	and.w	r3, r3, #4
 8005912:	60fb      	str	r3, [r7, #12]
 8005914:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005918:	460b      	mov	r3, r1
 800591a:	4313      	orrs	r3, r2
 800591c:	d038      	beq.n	8005990 <HAL_RCCEx_PeriphCLKConfig+0xba4>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 800591e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005922:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005924:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005928:	d00e      	beq.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 800592a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800592e:	d815      	bhi.n	800595c <HAL_RCCEx_PeriphCLKConfig+0xb70>
 8005930:	2b00      	cmp	r3, #0
 8005932:	d017      	beq.n	8005964 <HAL_RCCEx_PeriphCLKConfig+0xb78>
 8005934:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005938:	d110      	bne.n	800595c <HAL_RCCEx_PeriphCLKConfig+0xb70>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800593a:	4b2d      	ldr	r3, [pc, #180]	@ (80059f0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800593c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800593e:	4a2c      	ldr	r2, [pc, #176]	@ (80059f0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005940:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005944:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8005946:	e00e      	b.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005948:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800594c:	3308      	adds	r3, #8
 800594e:	4618      	mov	r0, r3
 8005950:	f001 fa86 	bl	8006e60 <RCCEx_PLL2_Config>
 8005954:	4603      	mov	r3, r0
 8005956:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800595a:	e004      	b.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      default:
        ret = HAL_ERROR;
 800595c:	2301      	movs	r3, #1
 800595e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8005962:	e000      	b.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0xb7a>
        break;
 8005964:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005966:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800596a:	2b00      	cmp	r3, #0
 800596c:	d10c      	bne.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 800596e:	4b20      	ldr	r3, [pc, #128]	@ (80059f0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005970:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005974:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005978:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800597c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800597e:	491c      	ldr	r1, [pc, #112]	@ (80059f0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8005980:	4313      	orrs	r3, r2
 8005982:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8005986:	e003      	b.n	8005990 <HAL_RCCEx_PeriphCLKConfig+0xba4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005988:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800598c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005990:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005998:	2100      	movs	r1, #0
 800599a:	6039      	str	r1, [r7, #0]
 800599c:	f003 0310 	and.w	r3, r3, #16
 80059a0:	607b      	str	r3, [r7, #4]
 80059a2:	e9d7 1200 	ldrd	r1, r2, [r7]
 80059a6:	460b      	mov	r3, r1
 80059a8:	4313      	orrs	r3, r2
 80059aa:	d039      	beq.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0xc34>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 80059ac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80059b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80059b2:	2b30      	cmp	r3, #48	@ 0x30
 80059b4:	d01e      	beq.n	80059f4 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 80059b6:	2b30      	cmp	r3, #48	@ 0x30
 80059b8:	d815      	bhi.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 80059ba:	2b10      	cmp	r3, #16
 80059bc:	d002      	beq.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 80059be:	2b20      	cmp	r3, #32
 80059c0:	d007      	beq.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 80059c2:	e010      	b.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059c4:	4b0a      	ldr	r3, [pc, #40]	@ (80059f0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80059c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059c8:	4a09      	ldr	r2, [pc, #36]	@ (80059f0 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80059ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059ce:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 80059d0:	e011      	b.n	80059f6 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80059d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80059d6:	3308      	adds	r3, #8
 80059d8:	4618      	mov	r0, r3
 80059da:	f001 fa41 	bl	8006e60 <RCCEx_PLL2_Config>
 80059de:	4603      	mov	r3, r0
 80059e0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 80059e4:	e007      	b.n	80059f6 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059e6:	2301      	movs	r3, #1
 80059e8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80059ec:	e003      	b.n	80059f6 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 80059ee:	bf00      	nop
 80059f0:	44020c00 	.word	0x44020c00
        break;
 80059f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059f6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d10c      	bne.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0xc2c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 80059fe:	4b0c      	ldr	r3, [pc, #48]	@ (8005a30 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005a00:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005a04:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005a08:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005a0c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005a0e:	4908      	ldr	r1, [pc, #32]	@ (8005a30 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005a10:	4313      	orrs	r3, r2
 8005a12:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8005a16:	e003      	b.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0xc34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a18:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8005a1c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);

  }
#endif /* CEC */

  return status;
 8005a20:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	37a8      	adds	r7, #168	@ 0xa8
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a2e:	bf00      	nop
 8005a30:	44020c00 	.word	0x44020c00

08005a34 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b08b      	sub	sp, #44	@ 0x2c
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8005a3c:	4bae      	ldr	r3, [pc, #696]	@ (8005cf8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005a3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a44:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8005a46:	4bac      	ldr	r3, [pc, #688]	@ (8005cf8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005a48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a4a:	f003 0303 	and.w	r3, r3, #3
 8005a4e:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8005a50:	4ba9      	ldr	r3, [pc, #676]	@ (8005cf8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a54:	0a1b      	lsrs	r3, r3, #8
 8005a56:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a5a:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8005a5c:	4ba6      	ldr	r3, [pc, #664]	@ (8005cf8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a60:	091b      	lsrs	r3, r3, #4
 8005a62:	f003 0301 	and.w	r3, r3, #1
 8005a66:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8005a68:	4ba3      	ldr	r3, [pc, #652]	@ (8005cf8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005a6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a6c:	08db      	lsrs	r3, r3, #3
 8005a6e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005a72:	697a      	ldr	r2, [r7, #20]
 8005a74:	fb02 f303 	mul.w	r3, r2, r3
 8005a78:	ee07 3a90 	vmov	s15, r3
 8005a7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a80:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8005a84:	69bb      	ldr	r3, [r7, #24]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	f000 8126 	beq.w	8005cd8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8005a8c:	69fb      	ldr	r3, [r7, #28]
 8005a8e:	2b03      	cmp	r3, #3
 8005a90:	d053      	beq.n	8005b3a <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8005a92:	69fb      	ldr	r3, [r7, #28]
 8005a94:	2b03      	cmp	r3, #3
 8005a96:	d86f      	bhi.n	8005b78 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	2b01      	cmp	r3, #1
 8005a9c:	d003      	beq.n	8005aa6 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 8005a9e:	69fb      	ldr	r3, [r7, #28]
 8005aa0:	2b02      	cmp	r3, #2
 8005aa2:	d02b      	beq.n	8005afc <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8005aa4:	e068      	b.n	8005b78 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005aa6:	4b94      	ldr	r3, [pc, #592]	@ (8005cf8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	08db      	lsrs	r3, r3, #3
 8005aac:	f003 0303 	and.w	r3, r3, #3
 8005ab0:	4a92      	ldr	r2, [pc, #584]	@ (8005cfc <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8005ab2:	fa22 f303 	lsr.w	r3, r2, r3
 8005ab6:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	ee07 3a90 	vmov	s15, r3
 8005abe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ac2:	69bb      	ldr	r3, [r7, #24]
 8005ac4:	ee07 3a90 	vmov	s15, r3
 8005ac8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005acc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ad0:	6a3b      	ldr	r3, [r7, #32]
 8005ad2:	ee07 3a90 	vmov	s15, r3
 8005ad6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ada:	ed97 6a04 	vldr	s12, [r7, #16]
 8005ade:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8005d00 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8005ae2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ae6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005aea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005aee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005af2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005af6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005afa:	e068      	b.n	8005bce <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005afc:	69bb      	ldr	r3, [r7, #24]
 8005afe:	ee07 3a90 	vmov	s15, r3
 8005b02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b06:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8005d04 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8005b0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b0e:	6a3b      	ldr	r3, [r7, #32]
 8005b10:	ee07 3a90 	vmov	s15, r3
 8005b14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b18:	ed97 6a04 	vldr	s12, [r7, #16]
 8005b1c:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005d00 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8005b20:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b24:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b28:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b2c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b34:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005b38:	e049      	b.n	8005bce <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005b3a:	69bb      	ldr	r3, [r7, #24]
 8005b3c:	ee07 3a90 	vmov	s15, r3
 8005b40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b44:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8005d08 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8005b48:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b4c:	6a3b      	ldr	r3, [r7, #32]
 8005b4e:	ee07 3a90 	vmov	s15, r3
 8005b52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b56:	ed97 6a04 	vldr	s12, [r7, #16]
 8005b5a:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8005d00 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8005b5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b72:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005b76:	e02a      	b.n	8005bce <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005b78:	4b5f      	ldr	r3, [pc, #380]	@ (8005cf8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	08db      	lsrs	r3, r3, #3
 8005b7e:	f003 0303 	and.w	r3, r3, #3
 8005b82:	4a5e      	ldr	r2, [pc, #376]	@ (8005cfc <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8005b84:	fa22 f303 	lsr.w	r3, r2, r3
 8005b88:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	ee07 3a90 	vmov	s15, r3
 8005b90:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b94:	69bb      	ldr	r3, [r7, #24]
 8005b96:	ee07 3a90 	vmov	s15, r3
 8005b9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ba2:	6a3b      	ldr	r3, [r7, #32]
 8005ba4:	ee07 3a90 	vmov	s15, r3
 8005ba8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005bac:	ed97 6a04 	vldr	s12, [r7, #16]
 8005bb0:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8005d00 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8005bb4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005bb8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bbc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005bc0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005bc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bc8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005bcc:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005bce:	4b4a      	ldr	r3, [pc, #296]	@ (8005cf8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bd6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005bda:	d121      	bne.n	8005c20 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8005bdc:	4b46      	ldr	r3, [pc, #280]	@ (8005cf8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005be0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d017      	beq.n	8005c18 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005be8:	4b43      	ldr	r3, [pc, #268]	@ (8005cf8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005bea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bec:	0a5b      	lsrs	r3, r3, #9
 8005bee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005bf2:	ee07 3a90 	vmov	s15, r3
 8005bf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8005bfa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005bfe:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8005c02:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005c06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c0e:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	601a      	str	r2, [r3, #0]
 8005c16:	e006      	b.n	8005c26 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	601a      	str	r2, [r3, #0]
 8005c1e:	e002      	b.n	8005c26 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2200      	movs	r2, #0
 8005c24:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005c26:	4b34      	ldr	r3, [pc, #208]	@ (8005cf8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c2e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005c32:	d121      	bne.n	8005c78 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8005c34:	4b30      	ldr	r3, [pc, #192]	@ (8005cf8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d017      	beq.n	8005c70 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005c40:	4b2d      	ldr	r3, [pc, #180]	@ (8005cf8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005c42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c44:	0c1b      	lsrs	r3, r3, #16
 8005c46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c4a:	ee07 3a90 	vmov	s15, r3
 8005c4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8005c52:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005c56:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8005c5a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005c5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c66:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	605a      	str	r2, [r3, #4]
 8005c6e:	e006      	b.n	8005c7e <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2200      	movs	r2, #0
 8005c74:	605a      	str	r2, [r3, #4]
 8005c76:	e002      	b.n	8005c7e <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005c7e:	4b1e      	ldr	r3, [pc, #120]	@ (8005cf8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c86:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005c8a:	d121      	bne.n	8005cd0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8005c8c:	4b1a      	ldr	r3, [pc, #104]	@ (8005cf8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c90:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d017      	beq.n	8005cc8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005c98:	4b17      	ldr	r3, [pc, #92]	@ (8005cf8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005c9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c9c:	0e1b      	lsrs	r3, r3, #24
 8005c9e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ca2:	ee07 3a90 	vmov	s15, r3
 8005ca6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8005caa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005cae:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8005cb2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005cb6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005cba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005cbe:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8005cc6:	e010      	b.n	8005cea <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	609a      	str	r2, [r3, #8]
}
 8005cce:	e00c      	b.n	8005cea <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	609a      	str	r2, [r3, #8]
}
 8005cd6:	e008      	b.n	8005cea <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	609a      	str	r2, [r3, #8]
}
 8005cea:	bf00      	nop
 8005cec:	372c      	adds	r7, #44	@ 0x2c
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf4:	4770      	bx	lr
 8005cf6:	bf00      	nop
 8005cf8:	44020c00 	.word	0x44020c00
 8005cfc:	03d09000 	.word	0x03d09000
 8005d00:	46000000 	.word	0x46000000
 8005d04:	4a742400 	.word	0x4a742400
 8005d08:	4bb71b00 	.word	0x4bb71b00

08005d0c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b08b      	sub	sp, #44	@ 0x2c
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8005d14:	4bae      	ldr	r3, [pc, #696]	@ (8005fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005d16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d1c:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8005d1e:	4bac      	ldr	r3, [pc, #688]	@ (8005fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005d20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d22:	f003 0303 	and.w	r3, r3, #3
 8005d26:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8005d28:	4ba9      	ldr	r3, [pc, #676]	@ (8005fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d2c:	0a1b      	lsrs	r3, r3, #8
 8005d2e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d32:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8005d34:	4ba6      	ldr	r3, [pc, #664]	@ (8005fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d38:	091b      	lsrs	r3, r3, #4
 8005d3a:	f003 0301 	and.w	r3, r3, #1
 8005d3e:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8005d40:	4ba3      	ldr	r3, [pc, #652]	@ (8005fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005d42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d44:	08db      	lsrs	r3, r3, #3
 8005d46:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005d4a:	697a      	ldr	r2, [r7, #20]
 8005d4c:	fb02 f303 	mul.w	r3, r2, r3
 8005d50:	ee07 3a90 	vmov	s15, r3
 8005d54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d58:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8005d5c:	69bb      	ldr	r3, [r7, #24]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	f000 8126 	beq.w	8005fb0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8005d64:	69fb      	ldr	r3, [r7, #28]
 8005d66:	2b03      	cmp	r3, #3
 8005d68:	d053      	beq.n	8005e12 <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8005d6a:	69fb      	ldr	r3, [r7, #28]
 8005d6c:	2b03      	cmp	r3, #3
 8005d6e:	d86f      	bhi.n	8005e50 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8005d70:	69fb      	ldr	r3, [r7, #28]
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	d003      	beq.n	8005d7e <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8005d76:	69fb      	ldr	r3, [r7, #28]
 8005d78:	2b02      	cmp	r3, #2
 8005d7a:	d02b      	beq.n	8005dd4 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8005d7c:	e068      	b.n	8005e50 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005d7e:	4b94      	ldr	r3, [pc, #592]	@ (8005fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	08db      	lsrs	r3, r3, #3
 8005d84:	f003 0303 	and.w	r3, r3, #3
 8005d88:	4a92      	ldr	r2, [pc, #584]	@ (8005fd4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8005d8a:	fa22 f303 	lsr.w	r3, r2, r3
 8005d8e:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	ee07 3a90 	vmov	s15, r3
 8005d96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d9a:	69bb      	ldr	r3, [r7, #24]
 8005d9c:	ee07 3a90 	vmov	s15, r3
 8005da0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005da4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005da8:	6a3b      	ldr	r3, [r7, #32]
 8005daa:	ee07 3a90 	vmov	s15, r3
 8005dae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005db2:	ed97 6a04 	vldr	s12, [r7, #16]
 8005db6:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8005fd8 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8005dba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005dbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005dc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005dc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005dca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005dce:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005dd2:	e068      	b.n	8005ea6 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005dd4:	69bb      	ldr	r3, [r7, #24]
 8005dd6:	ee07 3a90 	vmov	s15, r3
 8005dda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dde:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8005fdc <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8005de2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005de6:	6a3b      	ldr	r3, [r7, #32]
 8005de8:	ee07 3a90 	vmov	s15, r3
 8005dec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005df0:	ed97 6a04 	vldr	s12, [r7, #16]
 8005df4:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005fd8 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8005df8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005dfc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e00:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e04:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e0c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005e10:	e049      	b.n	8005ea6 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005e12:	69bb      	ldr	r3, [r7, #24]
 8005e14:	ee07 3a90 	vmov	s15, r3
 8005e18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e1c:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8005fe0 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8005e20:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e24:	6a3b      	ldr	r3, [r7, #32]
 8005e26:	ee07 3a90 	vmov	s15, r3
 8005e2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e2e:	ed97 6a04 	vldr	s12, [r7, #16]
 8005e32:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8005fd8 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8005e36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e4a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005e4e:	e02a      	b.n	8005ea6 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005e50:	4b5f      	ldr	r3, [pc, #380]	@ (8005fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	08db      	lsrs	r3, r3, #3
 8005e56:	f003 0303 	and.w	r3, r3, #3
 8005e5a:	4a5e      	ldr	r2, [pc, #376]	@ (8005fd4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8005e5c:	fa22 f303 	lsr.w	r3, r2, r3
 8005e60:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	ee07 3a90 	vmov	s15, r3
 8005e68:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e6c:	69bb      	ldr	r3, [r7, #24]
 8005e6e:	ee07 3a90 	vmov	s15, r3
 8005e72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e7a:	6a3b      	ldr	r3, [r7, #32]
 8005e7c:	ee07 3a90 	vmov	s15, r3
 8005e80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e84:	ed97 6a04 	vldr	s12, [r7, #16]
 8005e88:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8005fd8 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8005e8c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e90:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e94:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e98:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ea0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005ea4:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005ea6:	4b4a      	ldr	r3, [pc, #296]	@ (8005fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005eae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005eb2:	d121      	bne.n	8005ef8 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8005eb4:	4b46      	ldr	r3, [pc, #280]	@ (8005fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d017      	beq.n	8005ef0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005ec0:	4b43      	ldr	r3, [pc, #268]	@ (8005fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ec4:	0a5b      	lsrs	r3, r3, #9
 8005ec6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005eca:	ee07 3a90 	vmov	s15, r3
 8005ece:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8005ed2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005ed6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8005eda:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005ede:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005ee2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005ee6:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	601a      	str	r2, [r3, #0]
 8005eee:	e006      	b.n	8005efe <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	601a      	str	r2, [r3, #0]
 8005ef6:	e002      	b.n	8005efe <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2200      	movs	r2, #0
 8005efc:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005efe:	4b34      	ldr	r3, [pc, #208]	@ (8005fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f06:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005f0a:	d121      	bne.n	8005f50 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8005f0c:	4b30      	ldr	r3, [pc, #192]	@ (8005fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d017      	beq.n	8005f48 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005f18:	4b2d      	ldr	r3, [pc, #180]	@ (8005fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f1c:	0c1b      	lsrs	r3, r3, #16
 8005f1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f22:	ee07 3a90 	vmov	s15, r3
 8005f26:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8005f2a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005f2e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8005f32:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005f36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f3e:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	605a      	str	r2, [r3, #4]
 8005f46:	e006      	b.n	8005f56 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	605a      	str	r2, [r3, #4]
 8005f4e:	e002      	b.n	8005f56 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2200      	movs	r2, #0
 8005f54:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005f56:	4b1e      	ldr	r3, [pc, #120]	@ (8005fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f5e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005f62:	d121      	bne.n	8005fa8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8005f64:	4b1a      	ldr	r3, [pc, #104]	@ (8005fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f68:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d017      	beq.n	8005fa0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005f70:	4b17      	ldr	r3, [pc, #92]	@ (8005fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005f72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f74:	0e1b      	lsrs	r3, r3, #24
 8005f76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f7a:	ee07 3a90 	vmov	s15, r3
 8005f7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8005f82:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005f86:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8005f8a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005f8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f96:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005f9e:	e010      	b.n	8005fc2 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	609a      	str	r2, [r3, #8]
}
 8005fa6:	e00c      	b.n	8005fc2 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2200      	movs	r2, #0
 8005fac:	609a      	str	r2, [r3, #8]
}
 8005fae:	e008      	b.n	8005fc2 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	609a      	str	r2, [r3, #8]
}
 8005fc2:	bf00      	nop
 8005fc4:	372c      	adds	r7, #44	@ 0x2c
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fcc:	4770      	bx	lr
 8005fce:	bf00      	nop
 8005fd0:	44020c00 	.word	0x44020c00
 8005fd4:	03d09000 	.word	0x03d09000
 8005fd8:	46000000 	.word	0x46000000
 8005fdc:	4a742400 	.word	0x4a742400
 8005fe0:	4bb71b00 	.word	0x4bb71b00

08005fe4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b08c      	sub	sp, #48	@ 0x30
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8005fee:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ff2:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8005ff6:	430b      	orrs	r3, r1
 8005ff8:	d14b      	bne.n	8006092 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8005ffa:	4bc4      	ldr	r3, [pc, #784]	@ (800630c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8005ffc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006000:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006004:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8006006:	4bc1      	ldr	r3, [pc, #772]	@ (800630c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8006008:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800600c:	f003 0302 	and.w	r3, r3, #2
 8006010:	2b02      	cmp	r3, #2
 8006012:	d108      	bne.n	8006026 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8006014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006016:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800601a:	d104      	bne.n	8006026 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 800601c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006020:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006022:	f000 bf14 	b.w	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8006026:	4bb9      	ldr	r3, [pc, #740]	@ (800630c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8006028:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800602c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006030:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006034:	d108      	bne.n	8006048 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8006036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006038:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800603c:	d104      	bne.n	8006048 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 800603e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006042:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006044:	f000 bf03 	b.w	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8006048:	4bb0      	ldr	r3, [pc, #704]	@ (800630c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006050:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006054:	d119      	bne.n	800608a <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8006056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006058:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800605c:	d115      	bne.n	800608a <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800605e:	4bab      	ldr	r3, [pc, #684]	@ (800630c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8006060:	69db      	ldr	r3, [r3, #28]
 8006062:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8006066:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800606a:	d30a      	bcc.n	8006082 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 800606c:	4ba7      	ldr	r3, [pc, #668]	@ (800630c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800606e:	69db      	ldr	r3, [r3, #28]
 8006070:	0a1b      	lsrs	r3, r3, #8
 8006072:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006076:	4aa6      	ldr	r2, [pc, #664]	@ (8006310 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 8006078:	fbb2 f3f3 	udiv	r3, r2, r3
 800607c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800607e:	f000 bee6 	b.w	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
      }
      else
      {
        frequency = 0U;
 8006082:	2300      	movs	r3, #0
 8006084:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8006086:	f000 bee2 	b.w	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 800608a:	2300      	movs	r3, #0
 800608c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800608e:	f000 bede 	b.w	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8006092:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006096:	f5a3 5180 	sub.w	r1, r3, #4096	@ 0x1000
 800609a:	ea52 0301 	orrs.w	r3, r2, r1
 800609e:	f000 838e 	beq.w	80067be <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 80060a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060a6:	2a01      	cmp	r2, #1
 80060a8:	f573 5380 	sbcs.w	r3, r3, #4096	@ 0x1000
 80060ac:	f080 86cc 	bcs.w	8006e48 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80060b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060b4:	f5a3 7100 	sub.w	r1, r3, #512	@ 0x200
 80060b8:	ea52 0301 	orrs.w	r3, r2, r1
 80060bc:	f000 82aa 	beq.w	8006614 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 80060c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060c4:	2a01      	cmp	r2, #1
 80060c6:	f573 7300 	sbcs.w	r3, r3, #512	@ 0x200
 80060ca:	f080 86bd 	bcs.w	8006e48 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80060ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060d2:	f1a3 0110 	sub.w	r1, r3, #16
 80060d6:	ea52 0301 	orrs.w	r3, r2, r1
 80060da:	f000 8681 	beq.w	8006de0 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 80060de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060e2:	2a01      	cmp	r2, #1
 80060e4:	f173 0310 	sbcs.w	r3, r3, #16
 80060e8:	f080 86ae 	bcs.w	8006e48 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80060ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060f0:	1f19      	subs	r1, r3, #4
 80060f2:	ea52 0301 	orrs.w	r3, r2, r1
 80060f6:	f000 84b1 	beq.w	8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 80060fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060fe:	2a01      	cmp	r2, #1
 8006100:	f173 0304 	sbcs.w	r3, r3, #4
 8006104:	f080 86a0 	bcs.w	8006e48 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8006108:	e9d7 2300 	ldrd	r2, r3, [r7]
 800610c:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 8006110:	430b      	orrs	r3, r1
 8006112:	f000 85aa 	beq.w	8006c6a <HAL_RCCEx_GetPeriphCLKFreq+0xc86>
 8006116:	e9d7 2300 	ldrd	r2, r3, [r7]
 800611a:	497e      	ldr	r1, [pc, #504]	@ (8006314 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 800611c:	428a      	cmp	r2, r1
 800611e:	f173 0300 	sbcs.w	r3, r3, #0
 8006122:	f080 8691 	bcs.w	8006e48 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8006126:	e9d7 2300 	ldrd	r2, r3, [r7]
 800612a:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 800612e:	430b      	orrs	r3, r1
 8006130:	f000 8532 	beq.w	8006b98 <HAL_RCCEx_GetPeriphCLKFreq+0xbb4>
 8006134:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006138:	4977      	ldr	r1, [pc, #476]	@ (8006318 <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 800613a:	428a      	cmp	r2, r1
 800613c:	f173 0300 	sbcs.w	r3, r3, #0
 8006140:	f080 8682 	bcs.w	8006e48 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8006144:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006148:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 800614c:	430b      	orrs	r3, r1
 800614e:	f000 84bc 	beq.w	8006aca <HAL_RCCEx_GetPeriphCLKFreq+0xae6>
 8006152:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006156:	4971      	ldr	r1, [pc, #452]	@ (800631c <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 8006158:	428a      	cmp	r2, r1
 800615a:	f173 0300 	sbcs.w	r3, r3, #0
 800615e:	f080 8673 	bcs.w	8006e48 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8006162:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006166:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 800616a:	430b      	orrs	r3, r1
 800616c:	f000 85f2 	beq.w	8006d54 <HAL_RCCEx_GetPeriphCLKFreq+0xd70>
 8006170:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006174:	496a      	ldr	r1, [pc, #424]	@ (8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 8006176:	428a      	cmp	r2, r1
 8006178:	f173 0300 	sbcs.w	r3, r3, #0
 800617c:	f080 8664 	bcs.w	8006e48 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8006180:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006184:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8006188:	430b      	orrs	r3, r1
 800618a:	f000 81e5 	beq.w	8006558 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 800618e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006192:	4964      	ldr	r1, [pc, #400]	@ (8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 8006194:	428a      	cmp	r2, r1
 8006196:	f173 0300 	sbcs.w	r3, r3, #0
 800619a:	f080 8655 	bcs.w	8006e48 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800619e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061a2:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 80061a6:	430b      	orrs	r3, r1
 80061a8:	f000 83cc 	beq.w	8006944 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80061ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061b0:	495d      	ldr	r1, [pc, #372]	@ (8006328 <HAL_RCCEx_GetPeriphCLKFreq+0x344>)
 80061b2:	428a      	cmp	r2, r1
 80061b4:	f173 0300 	sbcs.w	r3, r3, #0
 80061b8:	f080 8646 	bcs.w	8006e48 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80061bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061c0:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 80061c4:	430b      	orrs	r3, r1
 80061c6:	f000 8331 	beq.w	800682c <HAL_RCCEx_GetPeriphCLKFreq+0x848>
 80061ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061ce:	4957      	ldr	r1, [pc, #348]	@ (800632c <HAL_RCCEx_GetPeriphCLKFreq+0x348>)
 80061d0:	428a      	cmp	r2, r1
 80061d2:	f173 0300 	sbcs.w	r3, r3, #0
 80061d6:	f080 8637 	bcs.w	8006e48 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80061da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061de:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80061e2:	430b      	orrs	r3, r1
 80061e4:	f000 82bb 	beq.w	800675e <HAL_RCCEx_GetPeriphCLKFreq+0x77a>
 80061e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061ec:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 80061f0:	f173 0300 	sbcs.w	r3, r3, #0
 80061f4:	f080 8628 	bcs.w	8006e48 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80061f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061fc:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8006200:	430b      	orrs	r3, r1
 8006202:	f000 826d 	beq.w	80066e0 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
 8006206:	e9d7 2300 	ldrd	r2, r3, [r7]
 800620a:	f244 0101 	movw	r1, #16385	@ 0x4001
 800620e:	428a      	cmp	r2, r1
 8006210:	f173 0300 	sbcs.w	r3, r3, #0
 8006214:	f080 8618 	bcs.w	8006e48 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8006218:	e9d7 2300 	ldrd	r2, r3, [r7]
 800621c:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8006220:	430b      	orrs	r3, r1
 8006222:	f000 821e 	beq.w	8006662 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
 8006226:	e9d7 2300 	ldrd	r2, r3, [r7]
 800622a:	f242 0101 	movw	r1, #8193	@ 0x2001
 800622e:	428a      	cmp	r2, r1
 8006230:	f173 0300 	sbcs.w	r3, r3, #0
 8006234:	f080 8608 	bcs.w	8006e48 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8006238:	e9d7 2300 	ldrd	r2, r3, [r7]
 800623c:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8006240:	430b      	orrs	r3, r1
 8006242:	f000 8137 	beq.w	80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8006246:	e9d7 2300 	ldrd	r2, r3, [r7]
 800624a:	f241 0101 	movw	r1, #4097	@ 0x1001
 800624e:	428a      	cmp	r2, r1
 8006250:	f173 0300 	sbcs.w	r3, r3, #0
 8006254:	f080 85f8 	bcs.w	8006e48 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8006258:	e9d7 2300 	ldrd	r2, r3, [r7]
 800625c:	1f11      	subs	r1, r2, #4
 800625e:	430b      	orrs	r3, r1
 8006260:	f000 80d2 	beq.w	8006408 <HAL_RCCEx_GetPeriphCLKFreq+0x424>
 8006264:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006268:	2a05      	cmp	r2, #5
 800626a:	f173 0300 	sbcs.w	r3, r3, #0
 800626e:	f080 85eb 	bcs.w	8006e48 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8006272:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006276:	1e51      	subs	r1, r2, #1
 8006278:	430b      	orrs	r3, r1
 800627a:	d006      	beq.n	800628a <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 800627c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006280:	1e91      	subs	r1, r2, #2
 8006282:	430b      	orrs	r3, r1
 8006284:	d06c      	beq.n	8006360 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8006286:	f000 bddf 	b.w	8006e48 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800628a:	4b20      	ldr	r3, [pc, #128]	@ (800630c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800628c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006290:	f003 0307 	and.w	r3, r3, #7
 8006294:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8006296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006298:	2b00      	cmp	r3, #0
 800629a:	d104      	bne.n	80062a6 <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800629c:	f7fe fd7a 	bl	8004d94 <HAL_RCC_GetPCLK2Freq>
 80062a0:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 80062a2:	f000 bdd4 	b.w	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 80062a6:	4b19      	ldr	r3, [pc, #100]	@ (800630c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80062ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80062b2:	d10a      	bne.n	80062ca <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
 80062b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062b6:	2b01      	cmp	r3, #1
 80062b8:	d107      	bne.n	80062ca <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80062ba:	f107 030c 	add.w	r3, r7, #12
 80062be:	4618      	mov	r0, r3
 80062c0:	f7ff fd24 	bl	8005d0c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80062c8:	e048      	b.n	800635c <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 80062ca:	4b10      	ldr	r3, [pc, #64]	@ (800630c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f003 0302 	and.w	r3, r3, #2
 80062d2:	2b02      	cmp	r3, #2
 80062d4:	d10c      	bne.n	80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 80062d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062d8:	2b03      	cmp	r3, #3
 80062da:	d109      	bne.n	80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80062dc:	4b0b      	ldr	r3, [pc, #44]	@ (800630c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	08db      	lsrs	r3, r3, #3
 80062e2:	f003 0303 	and.w	r3, r3, #3
 80062e6:	4a12      	ldr	r2, [pc, #72]	@ (8006330 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80062e8:	fa22 f303 	lsr.w	r3, r2, r3
 80062ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80062ee:	e035      	b.n	800635c <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 80062f0:	4b06      	ldr	r3, [pc, #24]	@ (800630c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80062f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80062fc:	d11c      	bne.n	8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 80062fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006300:	2b04      	cmp	r3, #4
 8006302:	d119      	bne.n	8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
          frequency = CSI_VALUE;
 8006304:	4b0b      	ldr	r3, [pc, #44]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 8006306:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006308:	e028      	b.n	800635c <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 800630a:	bf00      	nop
 800630c:	44020c00 	.word	0x44020c00
 8006310:	016e3600 	.word	0x016e3600
 8006314:	20000001 	.word	0x20000001
 8006318:	10000001 	.word	0x10000001
 800631c:	08000001 	.word	0x08000001
 8006320:	04000001 	.word	0x04000001
 8006324:	00200001 	.word	0x00200001
 8006328:	00040001 	.word	0x00040001
 800632c:	00020001 	.word	0x00020001
 8006330:	03d09000 	.word	0x03d09000
 8006334:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8006338:	4b9f      	ldr	r3, [pc, #636]	@ (80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800633a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800633e:	f003 0302 	and.w	r3, r3, #2
 8006342:	2b02      	cmp	r3, #2
 8006344:	d106      	bne.n	8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 8006346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006348:	2b05      	cmp	r3, #5
 800634a:	d103      	bne.n	8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
          frequency = LSE_VALUE;
 800634c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006350:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006352:	e003      	b.n	800635c <HAL_RCCEx_GetPeriphCLKFreq+0x378>
          frequency = 0U;
 8006354:	2300      	movs	r3, #0
 8006356:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006358:	f000 bd79 	b.w	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800635c:	f000 bd77 	b.w	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8006360:	4b95      	ldr	r3, [pc, #596]	@ (80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8006362:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006366:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800636a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800636c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800636e:	2b00      	cmp	r3, #0
 8006370:	d104      	bne.n	800637c <HAL_RCCEx_GetPeriphCLKFreq+0x398>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006372:	f7fe fcf9 	bl	8004d68 <HAL_RCC_GetPCLK1Freq>
 8006376:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8006378:	f000 bd69 	b.w	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 800637c:	4b8e      	ldr	r3, [pc, #568]	@ (80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006384:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006388:	d10a      	bne.n	80063a0 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 800638a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800638c:	2b08      	cmp	r3, #8
 800638e:	d107      	bne.n	80063a0 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006390:	f107 030c 	add.w	r3, r7, #12
 8006394:	4618      	mov	r0, r3
 8006396:	f7ff fcb9 	bl	8005d0c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800639e:	e031      	b.n	8006404 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 80063a0:	4b85      	ldr	r3, [pc, #532]	@ (80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f003 0302 	and.w	r3, r3, #2
 80063a8:	2b02      	cmp	r3, #2
 80063aa:	d10c      	bne.n	80063c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 80063ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ae:	2b18      	cmp	r3, #24
 80063b0:	d109      	bne.n	80063c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80063b2:	4b81      	ldr	r3, [pc, #516]	@ (80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	08db      	lsrs	r3, r3, #3
 80063b8:	f003 0303 	and.w	r3, r3, #3
 80063bc:	4a7f      	ldr	r2, [pc, #508]	@ (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 80063be:	fa22 f303 	lsr.w	r3, r2, r3
 80063c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80063c4:	e01e      	b.n	8006404 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 80063c6:	4b7c      	ldr	r3, [pc, #496]	@ (80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80063ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063d2:	d105      	bne.n	80063e0 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 80063d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063d6:	2b20      	cmp	r3, #32
 80063d8:	d102      	bne.n	80063e0 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
          frequency = CSI_VALUE;
 80063da:	4b79      	ldr	r3, [pc, #484]	@ (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 80063dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80063de:	e011      	b.n	8006404 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 80063e0:	4b75      	ldr	r3, [pc, #468]	@ (80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80063e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80063e6:	f003 0302 	and.w	r3, r3, #2
 80063ea:	2b02      	cmp	r3, #2
 80063ec:	d106      	bne.n	80063fc <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 80063ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063f0:	2b28      	cmp	r3, #40	@ 0x28
 80063f2:	d103      	bne.n	80063fc <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = LSE_VALUE;
 80063f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80063f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80063fa:	e003      	b.n	8006404 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
          frequency = 0U;
 80063fc:	2300      	movs	r3, #0
 80063fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006400:	f000 bd25 	b.w	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006404:	f000 bd23 	b.w	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8006408:	4b6b      	ldr	r3, [pc, #428]	@ (80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800640a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800640e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8006412:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8006414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006416:	2b00      	cmp	r3, #0
 8006418:	d104      	bne.n	8006424 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800641a:	f7fe fca5 	bl	8004d68 <HAL_RCC_GetPCLK1Freq>
 800641e:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8006420:	f000 bd15 	b.w	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8006424:	4b64      	ldr	r3, [pc, #400]	@ (80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800642c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006430:	d10a      	bne.n	8006448 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
 8006432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006434:	2b40      	cmp	r3, #64	@ 0x40
 8006436:	d107      	bne.n	8006448 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006438:	f107 030c 	add.w	r3, r7, #12
 800643c:	4618      	mov	r0, r3
 800643e:	f7ff fc65 	bl	8005d0c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006442:	693b      	ldr	r3, [r7, #16]
 8006444:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006446:	e033      	b.n	80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8006448:	4b5b      	ldr	r3, [pc, #364]	@ (80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f003 0302 	and.w	r3, r3, #2
 8006450:	2b02      	cmp	r3, #2
 8006452:	d10c      	bne.n	800646e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8006454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006456:	2bc0      	cmp	r3, #192	@ 0xc0
 8006458:	d109      	bne.n	800646e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800645a:	4b57      	ldr	r3, [pc, #348]	@ (80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	08db      	lsrs	r3, r3, #3
 8006460:	f003 0303 	and.w	r3, r3, #3
 8006464:	4a55      	ldr	r2, [pc, #340]	@ (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8006466:	fa22 f303 	lsr.w	r3, r2, r3
 800646a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800646c:	e020      	b.n	80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 800646e:	4b52      	ldr	r3, [pc, #328]	@ (80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006476:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800647a:	d106      	bne.n	800648a <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 800647c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800647e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006482:	d102      	bne.n	800648a <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          frequency = CSI_VALUE;
 8006484:	4b4e      	ldr	r3, [pc, #312]	@ (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8006486:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006488:	e012      	b.n	80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800648a:	4b4b      	ldr	r3, [pc, #300]	@ (80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800648c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006490:	f003 0302 	and.w	r3, r3, #2
 8006494:	2b02      	cmp	r3, #2
 8006496:	d107      	bne.n	80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 8006498:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800649a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800649e:	d103      	bne.n	80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
          frequency = LSE_VALUE;
 80064a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064a6:	e003      	b.n	80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          frequency = 0U;
 80064a8:	2300      	movs	r3, #0
 80064aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80064ac:	f000 bccf 	b.w	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80064b0:	f000 bccd 	b.w	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80064b4:	4b40      	ldr	r3, [pc, #256]	@ (80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80064b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80064ba:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80064be:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 80064c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d104      	bne.n	80064d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 80064c6:	f7fe fc7b 	bl	8004dc0 <HAL_RCC_GetPCLK3Freq>
 80064ca:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 80064cc:	f000 bcbf 	b.w	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 80064d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80064d6:	d108      	bne.n	80064ea <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80064d8:	f107 030c 	add.w	r3, r7, #12
 80064dc:	4618      	mov	r0, r3
 80064de:	f7ff fc15 	bl	8005d0c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80064e2:	693b      	ldr	r3, [r7, #16]
 80064e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80064e6:	f000 bcb2 	b.w	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 80064ea:	4b33      	ldr	r3, [pc, #204]	@ (80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f003 0302 	and.w	r3, r3, #2
 80064f2:	2b02      	cmp	r3, #2
 80064f4:	d10d      	bne.n	8006512 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 80064f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064f8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80064fc:	d109      	bne.n	8006512 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80064fe:	4b2e      	ldr	r3, [pc, #184]	@ (80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	08db      	lsrs	r3, r3, #3
 8006504:	f003 0303 	and.w	r3, r3, #3
 8006508:	4a2c      	ldr	r2, [pc, #176]	@ (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 800650a:	fa22 f303 	lsr.w	r3, r2, r3
 800650e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006510:	e020      	b.n	8006554 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8006512:	4b29      	ldr	r3, [pc, #164]	@ (80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800651a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800651e:	d106      	bne.n	800652e <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 8006520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006522:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006526:	d102      	bne.n	800652e <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = CSI_VALUE;
 8006528:	4b25      	ldr	r3, [pc, #148]	@ (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 800652a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800652c:	e012      	b.n	8006554 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800652e:	4b22      	ldr	r3, [pc, #136]	@ (80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8006530:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006534:	f003 0302 	and.w	r3, r3, #2
 8006538:	2b02      	cmp	r3, #2
 800653a:	d107      	bne.n	800654c <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 800653c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800653e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006542:	d103      	bne.n	800654c <HAL_RCCEx_GetPeriphCLKFreq+0x568>
          frequency = LSE_VALUE;
 8006544:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006548:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800654a:	e003      	b.n	8006554 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
          frequency = 0U;
 800654c:	2300      	movs	r3, #0
 800654e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006550:	f000 bc7d 	b.w	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006554:	f000 bc7b 	b.w	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8006558:	4b17      	ldr	r3, [pc, #92]	@ (80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800655a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800655e:	f003 0307 	and.w	r3, r3, #7
 8006562:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8006564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006566:	2b00      	cmp	r3, #0
 8006568:	d104      	bne.n	8006574 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 800656a:	f7fe fbe1 	bl	8004d30 <HAL_RCC_GetHCLKFreq>
 800656e:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8006570:	f000 bc6d 	b.w	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8006574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006576:	2b01      	cmp	r3, #1
 8006578:	d104      	bne.n	8006584 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          frequency = HAL_RCC_GetSysClockFreq();
 800657a:	f7fe faad 	bl	8004ad8 <HAL_RCC_GetSysClockFreq>
 800657e:	62f8      	str	r0, [r7, #44]	@ 0x2c
        break;
 8006580:	f000 bc65 	b.w	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8006584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006586:	2b02      	cmp	r3, #2
 8006588:	d108      	bne.n	800659c <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800658a:	f107 030c 	add.w	r3, r7, #12
 800658e:	4618      	mov	r0, r3
 8006590:	f7ff fbbc 	bl	8005d0c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006594:	697b      	ldr	r3, [r7, #20]
 8006596:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006598:	f000 bc59 	b.w	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800659c:	4b06      	ldr	r3, [pc, #24]	@ (80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80065a8:	d10e      	bne.n	80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 80065aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ac:	2b03      	cmp	r3, #3
 80065ae:	d10b      	bne.n	80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
          frequency = HSE_VALUE;
 80065b0:	4b04      	ldr	r3, [pc, #16]	@ (80065c4 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 80065b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80065b4:	e02c      	b.n	8006610 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
 80065b6:	bf00      	nop
 80065b8:	44020c00 	.word	0x44020c00
 80065bc:	03d09000 	.word	0x03d09000
 80065c0:	003d0900 	.word	0x003d0900
 80065c4:	016e3600 	.word	0x016e3600
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 80065c8:	4b95      	ldr	r3, [pc, #596]	@ (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f003 0302 	and.w	r3, r3, #2
 80065d0:	2b02      	cmp	r3, #2
 80065d2:	d10c      	bne.n	80065ee <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 80065d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065d6:	2b04      	cmp	r3, #4
 80065d8:	d109      	bne.n	80065ee <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80065da:	4b91      	ldr	r3, [pc, #580]	@ (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	08db      	lsrs	r3, r3, #3
 80065e0:	f003 0303 	and.w	r3, r3, #3
 80065e4:	4a8f      	ldr	r2, [pc, #572]	@ (8006824 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80065e6:	fa22 f303 	lsr.w	r3, r2, r3
 80065ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80065ec:	e010      	b.n	8006610 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 80065ee:	4b8c      	ldr	r3, [pc, #560]	@ (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80065f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80065fa:	d105      	bne.n	8006608 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 80065fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065fe:	2b05      	cmp	r3, #5
 8006600:	d102      	bne.n	8006608 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          frequency = CSI_VALUE;
 8006602:	4b89      	ldr	r3, [pc, #548]	@ (8006828 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8006604:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006606:	e003      	b.n	8006610 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
          frequency = 0U;
 8006608:	2300      	movs	r3, #0
 800660a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800660c:	f000 bc1f 	b.w	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006610:	f000 bc1d 	b.w	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8006614:	4b82      	ldr	r3, [pc, #520]	@ (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006616:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800661a:	f003 0308 	and.w	r3, r3, #8
 800661e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8006620:	4b7f      	ldr	r3, [pc, #508]	@ (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006622:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006626:	f003 0302 	and.w	r3, r3, #2
 800662a:	2b02      	cmp	r3, #2
 800662c:	d106      	bne.n	800663c <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 800662e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006630:	2b00      	cmp	r3, #0
 8006632:	d103      	bne.n	800663c <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        {
          frequency = LSE_VALUE;
 8006634:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006638:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800663a:	e011      	b.n	8006660 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 800663c:	4b78      	ldr	r3, [pc, #480]	@ (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800663e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006642:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006646:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800664a:	d106      	bne.n	800665a <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 800664c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800664e:	2b08      	cmp	r3, #8
 8006650:	d103      	bne.n	800665a <HAL_RCCEx_GetPeriphCLKFreq+0x676>
        {
          frequency = LSI_VALUE;
 8006652:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006656:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006658:	e002      	b.n	8006660 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 800665a:	2300      	movs	r3, #0
 800665c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 800665e:	e3f6      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006660:	e3f5      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8006662:	4b6f      	ldr	r3, [pc, #444]	@ (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006664:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006668:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800666c:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800666e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006670:	2b00      	cmp	r3, #0
 8006672:	d103      	bne.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006674:	f7fe fb78 	bl	8004d68 <HAL_RCC_GetPCLK1Freq>
 8006678:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800667a:	e3e8      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL2R)
 800667c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800667e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006682:	d107      	bne.n	8006694 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006684:	f107 030c 	add.w	r3, r7, #12
 8006688:	4618      	mov	r0, r3
 800668a:	f7ff fb3f 	bl	8005d0c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800668e:	697b      	ldr	r3, [r7, #20]
 8006690:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006692:	e3dc      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8006694:	4b62      	ldr	r3, [pc, #392]	@ (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f003 0302 	and.w	r3, r3, #2
 800669c:	2b02      	cmp	r3, #2
 800669e:	d10d      	bne.n	80066bc <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 80066a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066a2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80066a6:	d109      	bne.n	80066bc <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80066a8:	4b5d      	ldr	r3, [pc, #372]	@ (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	08db      	lsrs	r3, r3, #3
 80066ae:	f003 0303 	and.w	r3, r3, #3
 80066b2:	4a5c      	ldr	r2, [pc, #368]	@ (8006824 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80066b4:	fa22 f303 	lsr.w	r3, r2, r3
 80066b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066ba:	e010      	b.n	80066de <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 80066bc:	4b58      	ldr	r3, [pc, #352]	@ (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80066c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066c8:	d106      	bne.n	80066d8 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 80066ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066cc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80066d0:	d102      	bne.n	80066d8 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
          frequency = CSI_VALUE;
 80066d2:	4b55      	ldr	r3, [pc, #340]	@ (8006828 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80066d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066d6:	e002      	b.n	80066de <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
          frequency = 0U;
 80066d8:	2300      	movs	r3, #0
 80066da:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80066dc:	e3b7      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80066de:	e3b6      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80066e0:	4b4f      	ldr	r3, [pc, #316]	@ (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80066e2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80066e6:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80066ea:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 80066ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d103      	bne.n	80066fa <HAL_RCCEx_GetPeriphCLKFreq+0x716>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80066f2:	f7fe fb39 	bl	8004d68 <HAL_RCC_GetPCLK1Freq>
 80066f6:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 80066f8:	e3a9      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL2R)
 80066fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066fc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006700:	d107      	bne.n	8006712 <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006702:	f107 030c 	add.w	r3, r7, #12
 8006706:	4618      	mov	r0, r3
 8006708:	f7ff fb00 	bl	8005d0c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800670c:	697b      	ldr	r3, [r7, #20]
 800670e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006710:	e39d      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8006712:	4b43      	ldr	r3, [pc, #268]	@ (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f003 0302 	and.w	r3, r3, #2
 800671a:	2b02      	cmp	r3, #2
 800671c:	d10d      	bne.n	800673a <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 800671e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006720:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006724:	d109      	bne.n	800673a <HAL_RCCEx_GetPeriphCLKFreq+0x756>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006726:	4b3e      	ldr	r3, [pc, #248]	@ (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	08db      	lsrs	r3, r3, #3
 800672c:	f003 0303 	and.w	r3, r3, #3
 8006730:	4a3c      	ldr	r2, [pc, #240]	@ (8006824 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006732:	fa22 f303 	lsr.w	r3, r2, r3
 8006736:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006738:	e010      	b.n	800675c <HAL_RCCEx_GetPeriphCLKFreq+0x778>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 800673a:	4b39      	ldr	r3, [pc, #228]	@ (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006742:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006746:	d106      	bne.n	8006756 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 8006748:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800674a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800674e:	d102      	bne.n	8006756 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          frequency = CSI_VALUE;
 8006750:	4b35      	ldr	r3, [pc, #212]	@ (8006828 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8006752:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006754:	e002      	b.n	800675c <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = 0U;
 8006756:	2300      	movs	r3, #0
 8006758:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800675a:	e378      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800675c:	e377      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 800675e:	4b30      	ldr	r3, [pc, #192]	@ (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006760:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006764:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8006768:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 800676a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800676c:	2b00      	cmp	r3, #0
 800676e:	d103      	bne.n	8006778 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006770:	f7fe fafa 	bl	8004d68 <HAL_RCC_GetPCLK1Freq>
 8006774:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8006776:	e36a      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL2R)
 8006778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800677a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800677e:	d107      	bne.n	8006790 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006780:	f107 030c 	add.w	r3, r7, #12
 8006784:	4618      	mov	r0, r3
 8006786:	f7ff fac1 	bl	8005d0c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800678e:	e35e      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8006790:	4b23      	ldr	r3, [pc, #140]	@ (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f003 0302 	and.w	r3, r3, #2
 8006798:	2b02      	cmp	r3, #2
 800679a:	d10d      	bne.n	80067b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
 800679c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800679e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80067a2:	d109      	bne.n	80067b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80067a4:	4b1e      	ldr	r3, [pc, #120]	@ (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	08db      	lsrs	r3, r3, #3
 80067aa:	f003 0303 	and.w	r3, r3, #3
 80067ae:	4a1d      	ldr	r2, [pc, #116]	@ (8006824 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80067b0:	fa22 f303 	lsr.w	r3, r2, r3
 80067b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80067b6:	e34a      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 80067b8:	2300      	movs	r3, #0
 80067ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80067bc:	e347      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 80067be:	4b18      	ldr	r3, [pc, #96]	@ (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80067c0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80067c4:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80067c8:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 80067ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d103      	bne.n	80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 80067d0:	f7fe faf6 	bl	8004dc0 <HAL_RCC_GetPCLK3Freq>
 80067d4:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 80067d6:	e33a      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL2R)
 80067d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067da:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80067de:	d107      	bne.n	80067f0 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80067e0:	f107 030c 	add.w	r3, r7, #12
 80067e4:	4618      	mov	r0, r3
 80067e6:	f7ff fa91 	bl	8005d0c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80067ea:	697b      	ldr	r3, [r7, #20]
 80067ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80067ee:	e32e      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 80067f0:	4b0b      	ldr	r3, [pc, #44]	@ (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f003 0302 	and.w	r3, r3, #2
 80067f8:	2b02      	cmp	r3, #2
 80067fa:	d10d      	bne.n	8006818 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
 80067fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006802:	d109      	bne.n	8006818 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006804:	4b06      	ldr	r3, [pc, #24]	@ (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	08db      	lsrs	r3, r3, #3
 800680a:	f003 0303 	and.w	r3, r3, #3
 800680e:	4a05      	ldr	r2, [pc, #20]	@ (8006824 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006810:	fa22 f303 	lsr.w	r3, r2, r3
 8006814:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006816:	e31a      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8006818:	2300      	movs	r3, #0
 800681a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800681c:	e317      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800681e:	bf00      	nop
 8006820:	44020c00 	.word	0x44020c00
 8006824:	03d09000 	.word	0x03d09000
 8006828:	003d0900 	.word	0x003d0900
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800682c:	4b9b      	ldr	r3, [pc, #620]	@ (8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800682e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006832:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006836:	62bb      	str	r3, [r7, #40]	@ 0x28

        switch (srcclk)
 8006838:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800683a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800683e:	d044      	beq.n	80068ca <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8006840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006842:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8006846:	d879      	bhi.n	800693c <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8006848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800684a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800684e:	d02d      	beq.n	80068ac <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8006850:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006852:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006856:	d871      	bhi.n	800693c <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8006858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800685a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800685e:	d017      	beq.n	8006890 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 8006860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006862:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006866:	d869      	bhi.n	800693c <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8006868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800686a:	2b00      	cmp	r3, #0
 800686c:	d004      	beq.n	8006878 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 800686e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006870:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006874:	d004      	beq.n	8006880 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 8006876:	e061      	b.n	800693c <HAL_RCCEx_GetPeriphCLKFreq+0x958>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8006878:	f7fe faa2 	bl	8004dc0 <HAL_RCC_GetPCLK3Freq>
 800687c:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 800687e:	e060      	b.n	8006942 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006880:	f107 030c 	add.w	r3, r7, #12
 8006884:	4618      	mov	r0, r3
 8006886:	f7ff fa41 	bl	8005d0c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800688e:	e058      	b.n	8006942 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
            break;
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006890:	4b82      	ldr	r3, [pc, #520]	@ (8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006892:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006896:	f003 0302 	and.w	r3, r3, #2
 800689a:	2b02      	cmp	r3, #2
 800689c:	d103      	bne.n	80068a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
            {
              frequency = LSE_VALUE;
 800689e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80068a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 80068a4:	e04d      	b.n	8006942 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 80068a6:	2300      	movs	r3, #0
 80068a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80068aa:	e04a      	b.n	8006942 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80068ac:	4b7b      	ldr	r3, [pc, #492]	@ (8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80068ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80068b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80068b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80068ba:	d103      	bne.n	80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
            {
              frequency = LSI_VALUE;
 80068bc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80068c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 80068c2:	e03e      	b.n	8006942 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 80068c4:	2300      	movs	r3, #0
 80068c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80068c8:	e03b      	b.n	8006942 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80068ca:	4b74      	ldr	r3, [pc, #464]	@ (8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80068cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80068d0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80068d4:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80068d6:	4b71      	ldr	r3, [pc, #452]	@ (8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f003 0302 	and.w	r3, r3, #2
 80068de:	2b02      	cmp	r3, #2
 80068e0:	d10c      	bne.n	80068fc <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 80068e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d109      	bne.n	80068fc <HAL_RCCEx_GetPeriphCLKFreq+0x918>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80068e8:	4b6c      	ldr	r3, [pc, #432]	@ (8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	08db      	lsrs	r3, r3, #3
 80068ee:	f003 0303 	and.w	r3, r3, #3
 80068f2:	4a6b      	ldr	r2, [pc, #428]	@ (8006aa0 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 80068f4:	fa22 f303 	lsr.w	r3, r2, r3
 80068f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80068fa:	e01e      	b.n	800693a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80068fc:	4b67      	ldr	r3, [pc, #412]	@ (8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006904:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006908:	d106      	bne.n	8006918 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 800690a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800690c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006910:	d102      	bne.n	8006918 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006912:	4b64      	ldr	r3, [pc, #400]	@ (8006aa4 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 8006914:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006916:	e010      	b.n	800693a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006918:	4b60      	ldr	r3, [pc, #384]	@ (8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006920:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006924:	d106      	bne.n	8006934 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 8006926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006928:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800692c:	d102      	bne.n	8006934 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800692e:	4b5e      	ldr	r3, [pc, #376]	@ (8006aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8006930:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006932:	e002      	b.n	800693a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006934:	2300      	movs	r3, #0
 8006936:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8006938:	e003      	b.n	8006942 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
 800693a:	e002      	b.n	8006942 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          default :
          {
            frequency = 0U;
 800693c:	2300      	movs	r3, #0
 800693e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006940:	bf00      	nop
          }
        }
        break;
 8006942:	e284      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8006944:	4b55      	ldr	r3, [pc, #340]	@ (8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006946:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800694a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800694e:	62bb      	str	r3, [r7, #40]	@ 0x28

        switch (srcclk)
 8006950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006952:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006956:	d044      	beq.n	80069e2 <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 8006958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800695a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800695e:	d879      	bhi.n	8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8006960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006962:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006966:	d02d      	beq.n	80069c4 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 8006968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800696a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800696e:	d871      	bhi.n	8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8006970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006972:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006976:	d017      	beq.n	80069a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 8006978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800697a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800697e:	d869      	bhi.n	8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8006980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006982:	2b00      	cmp	r3, #0
 8006984:	d004      	beq.n	8006990 <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
 8006986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006988:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800698c:	d004      	beq.n	8006998 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 800698e:	e061      	b.n	8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8006990:	f7fe f9ea 	bl	8004d68 <HAL_RCC_GetPCLK1Freq>
 8006994:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 8006996:	e060      	b.n	8006a5a <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006998:	f107 030c 	add.w	r3, r7, #12
 800699c:	4618      	mov	r0, r3
 800699e:	f7ff f9b5 	bl	8005d0c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80069a6:	e058      	b.n	8006a5a <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
            break;
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80069a8:	4b3c      	ldr	r3, [pc, #240]	@ (8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80069aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80069ae:	f003 0302 	and.w	r3, r3, #2
 80069b2:	2b02      	cmp	r3, #2
 80069b4:	d103      	bne.n	80069be <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            {
              frequency = LSE_VALUE;
 80069b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80069ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 80069bc:	e04d      	b.n	8006a5a <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 80069be:	2300      	movs	r3, #0
 80069c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80069c2:	e04a      	b.n	8006a5a <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80069c4:	4b35      	ldr	r3, [pc, #212]	@ (8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80069c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80069ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80069ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80069d2:	d103      	bne.n	80069dc <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
            {
              frequency = LSI_VALUE;
 80069d4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80069d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 80069da:	e03e      	b.n	8006a5a <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 80069dc:	2300      	movs	r3, #0
 80069de:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80069e0:	e03b      	b.n	8006a5a <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80069e2:	4b2e      	ldr	r3, [pc, #184]	@ (8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80069e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80069e8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80069ec:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80069ee:	4b2b      	ldr	r3, [pc, #172]	@ (8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f003 0302 	and.w	r3, r3, #2
 80069f6:	2b02      	cmp	r3, #2
 80069f8:	d10c      	bne.n	8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
 80069fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d109      	bne.n	8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006a00:	4b26      	ldr	r3, [pc, #152]	@ (8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	08db      	lsrs	r3, r3, #3
 8006a06:	f003 0303 	and.w	r3, r3, #3
 8006a0a:	4a25      	ldr	r2, [pc, #148]	@ (8006aa0 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8006a0c:	fa22 f303 	lsr.w	r3, r2, r3
 8006a10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a12:	e01e      	b.n	8006a52 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006a14:	4b21      	ldr	r3, [pc, #132]	@ (8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a20:	d106      	bne.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8006a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a28:	d102      	bne.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006a2a:	4b1e      	ldr	r3, [pc, #120]	@ (8006aa4 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 8006a2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a2e:	e010      	b.n	8006a52 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006a30:	4b1a      	ldr	r3, [pc, #104]	@ (8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a38:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006a3c:	d106      	bne.n	8006a4c <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 8006a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a40:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006a44:	d102      	bne.n	8006a4c <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006a46:	4b18      	ldr	r3, [pc, #96]	@ (8006aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8006a48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a4a:	e002      	b.n	8006a52 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8006a50:	e003      	b.n	8006a5a <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 8006a52:	e002      	b.n	8006a5a <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          default :
          {
            frequency = 0U;
 8006a54:	2300      	movs	r3, #0
 8006a56:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006a58:	bf00      	nop
          }
        }
        break;
 8006a5a:	e1f8      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8006a5c:	4b0f      	ldr	r3, [pc, #60]	@ (8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006a5e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006a62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a66:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8006a68:	4b0c      	ldr	r3, [pc, #48]	@ (8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006a74:	d105      	bne.n	8006a82 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 8006a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d102      	bne.n	8006a82 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
        {
          frequency = HSE_VALUE;
 8006a7c:	4b0a      	ldr	r3, [pc, #40]	@ (8006aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8006a7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8006a80:	e1e5      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8006a82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a88:	d110      	bne.n	8006aac <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006a8a:	f107 0318 	add.w	r3, r7, #24
 8006a8e:	4618      	mov	r0, r3
 8006a90:	f7fe ffd0 	bl	8005a34 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006a94:	69fb      	ldr	r3, [r7, #28]
 8006a96:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006a98:	e1d9      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006a9a:	bf00      	nop
 8006a9c:	44020c00 	.word	0x44020c00
 8006aa0:	03d09000 	.word	0x03d09000
 8006aa4:	003d0900 	.word	0x003d0900
 8006aa8:	016e3600 	.word	0x016e3600
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8006aac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ab2:	d107      	bne.n	8006ac4 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006ab4:	f107 030c 	add.w	r3, r7, #12
 8006ab8:	4618      	mov	r0, r3
 8006aba:	f7ff f927 	bl	8005d0c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006ac2:	e1c4      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006ac8:	e1c1      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8006aca:	4b9d      	ldr	r3, [pc, #628]	@ (8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006acc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006ad0:	f003 0307 	and.w	r3, r3, #7
 8006ad4:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 8006ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ad8:	2b04      	cmp	r3, #4
 8006ada:	d859      	bhi.n	8006b90 <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
 8006adc:	a201      	add	r2, pc, #4	@ (adr r2, 8006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ae2:	bf00      	nop
 8006ae4:	08006af9 	.word	0x08006af9
 8006ae8:	08006b09 	.word	0x08006b09
 8006aec:	08006b91 	.word	0x08006b91
 8006af0:	08006b19 	.word	0x08006b19
 8006af4:	08006b1f 	.word	0x08006b1f
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006af8:	f107 0318 	add.w	r3, r7, #24
 8006afc:	4618      	mov	r0, r3
 8006afe:	f7fe ff99 	bl	8005a34 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8006b02:	69fb      	ldr	r3, [r7, #28]
 8006b04:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006b06:	e046      	b.n	8006b96 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006b08:	f107 030c 	add.w	r3, r7, #12
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	f7ff f8fd 	bl	8005d0c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006b16:	e03e      	b.n	8006b96 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
            break;
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8006b18:	4b8a      	ldr	r3, [pc, #552]	@ (8006d44 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8006b1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006b1c:	e03b      	b.n	8006b96 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006b1e:	4b88      	ldr	r3, [pc, #544]	@ (8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006b20:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006b24:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006b28:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006b2a:	4b85      	ldr	r3, [pc, #532]	@ (8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f003 0302 	and.w	r3, r3, #2
 8006b32:	2b02      	cmp	r3, #2
 8006b34:	d10c      	bne.n	8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 8006b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d109      	bne.n	8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006b3c:	4b80      	ldr	r3, [pc, #512]	@ (8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	08db      	lsrs	r3, r3, #3
 8006b42:	f003 0303 	and.w	r3, r3, #3
 8006b46:	4a80      	ldr	r2, [pc, #512]	@ (8006d48 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8006b48:	fa22 f303 	lsr.w	r3, r2, r3
 8006b4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b4e:	e01e      	b.n	8006b8e <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006b50:	4b7b      	ldr	r3, [pc, #492]	@ (8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006b58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b5c:	d106      	bne.n	8006b6c <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 8006b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b64:	d102      	bne.n	8006b6c <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006b66:	4b79      	ldr	r3, [pc, #484]	@ (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8006b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b6a:	e010      	b.n	8006b8e <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006b6c:	4b74      	ldr	r3, [pc, #464]	@ (8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006b78:	d106      	bne.n	8006b88 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8006b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b7c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006b80:	d102      	bne.n	8006b88 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006b82:	4b73      	ldr	r3, [pc, #460]	@ (8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8006b84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b86:	e002      	b.n	8006b8e <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006b88:	2300      	movs	r3, #0
 8006b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8006b8c:	e003      	b.n	8006b96 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
 8006b8e:	e002      	b.n	8006b96 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          default:
          {
            frequency = 0;
 8006b90:	2300      	movs	r3, #0
 8006b92:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006b94:	bf00      	nop
          }
        }
        break;
 8006b96:	e15a      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8006b98:	4b69      	ldr	r3, [pc, #420]	@ (8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006b9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006b9e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 8006ba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ba6:	2b20      	cmp	r3, #32
 8006ba8:	d022      	beq.n	8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
 8006baa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bac:	2b20      	cmp	r3, #32
 8006bae:	d858      	bhi.n	8006c62 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8006bb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bb2:	2b18      	cmp	r3, #24
 8006bb4:	d019      	beq.n	8006bea <HAL_RCCEx_GetPeriphCLKFreq+0xc06>
 8006bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bb8:	2b18      	cmp	r3, #24
 8006bba:	d852      	bhi.n	8006c62 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8006bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d003      	beq.n	8006bca <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 8006bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bc4:	2b08      	cmp	r3, #8
 8006bc6:	d008      	beq.n	8006bda <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 8006bc8:	e04b      	b.n	8006c62 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006bca:	f107 0318 	add.w	r3, r7, #24
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f7fe ff30 	bl	8005a34 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8006bd4:	69fb      	ldr	r3, [r7, #28]
 8006bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006bd8:	e046      	b.n	8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006bda:	f107 030c 	add.w	r3, r7, #12
 8006bde:	4618      	mov	r0, r3
 8006be0:	f7ff f894 	bl	8005d0c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006be8:	e03e      	b.n	8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
            break;
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8006bea:	4b56      	ldr	r3, [pc, #344]	@ (8006d44 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8006bec:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006bee:	e03b      	b.n	8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006bf0:	4b53      	ldr	r3, [pc, #332]	@ (8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006bf2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006bf6:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006bfa:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006bfc:	4b50      	ldr	r3, [pc, #320]	@ (8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f003 0302 	and.w	r3, r3, #2
 8006c04:	2b02      	cmp	r3, #2
 8006c06:	d10c      	bne.n	8006c22 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8006c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d109      	bne.n	8006c22 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006c0e:	4b4c      	ldr	r3, [pc, #304]	@ (8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	08db      	lsrs	r3, r3, #3
 8006c14:	f003 0303 	and.w	r3, r3, #3
 8006c18:	4a4b      	ldr	r2, [pc, #300]	@ (8006d48 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8006c1a:	fa22 f303 	lsr.w	r3, r2, r3
 8006c1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006c20:	e01e      	b.n	8006c60 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006c22:	4b47      	ldr	r3, [pc, #284]	@ (8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006c2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c2e:	d106      	bne.n	8006c3e <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 8006c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c36:	d102      	bne.n	8006c3e <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006c38:	4b44      	ldr	r3, [pc, #272]	@ (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8006c3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006c3c:	e010      	b.n	8006c60 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006c3e:	4b40      	ldr	r3, [pc, #256]	@ (8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c46:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c4a:	d106      	bne.n	8006c5a <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
 8006c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c4e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006c52:	d102      	bne.n	8006c5a <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006c54:	4b3e      	ldr	r3, [pc, #248]	@ (8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8006c56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006c58:	e002      	b.n	8006c60 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8006c5e:	e003      	b.n	8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 8006c60:	e002      	b.n	8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          default:
          {
            frequency = 0;
 8006c62:	2300      	movs	r3, #0
 8006c64:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006c66:	bf00      	nop
          }
        }
        break;
 8006c68:	e0f1      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8006c6a:	4b35      	ldr	r3, [pc, #212]	@ (8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006c6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006c70:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8006c74:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 8006c76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c7c:	d023      	beq.n	8006cc6 <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 8006c7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c80:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c84:	d858      	bhi.n	8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 8006c86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c88:	2bc0      	cmp	r3, #192	@ 0xc0
 8006c8a:	d019      	beq.n	8006cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xcdc>
 8006c8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c8e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006c90:	d852      	bhi.n	8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 8006c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d003      	beq.n	8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>
 8006c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c9a:	2b40      	cmp	r3, #64	@ 0x40
 8006c9c:	d008      	beq.n	8006cb0 <HAL_RCCEx_GetPeriphCLKFreq+0xccc>
 8006c9e:	e04b      	b.n	8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006ca0:	f107 0318 	add.w	r3, r7, #24
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	f7fe fec5 	bl	8005a34 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8006caa:	69fb      	ldr	r3, [r7, #28]
 8006cac:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006cae:	e046      	b.n	8006d3e <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006cb0:	f107 030c 	add.w	r3, r7, #12
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	f7ff f829 	bl	8005d0c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006cbe:	e03e      	b.n	8006d3e <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
            break;
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8006cc0:	4b20      	ldr	r3, [pc, #128]	@ (8006d44 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8006cc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006cc4:	e03b      	b.n	8006d3e <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006cc6:	4b1e      	ldr	r3, [pc, #120]	@ (8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006cc8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006ccc:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006cd0:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006cd2:	4b1b      	ldr	r3, [pc, #108]	@ (8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f003 0302 	and.w	r3, r3, #2
 8006cda:	2b02      	cmp	r3, #2
 8006cdc:	d10c      	bne.n	8006cf8 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8006cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d109      	bne.n	8006cf8 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006ce4:	4b16      	ldr	r3, [pc, #88]	@ (8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	08db      	lsrs	r3, r3, #3
 8006cea:	f003 0303 	and.w	r3, r3, #3
 8006cee:	4a16      	ldr	r2, [pc, #88]	@ (8006d48 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8006cf0:	fa22 f303 	lsr.w	r3, r2, r3
 8006cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006cf6:	e01e      	b.n	8006d36 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006cf8:	4b11      	ldr	r3, [pc, #68]	@ (8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006d00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d04:	d106      	bne.n	8006d14 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
 8006d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d0c:	d102      	bne.n	8006d14 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006d0e:	4b0f      	ldr	r3, [pc, #60]	@ (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8006d10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d12:	e010      	b.n	8006d36 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006d14:	4b0a      	ldr	r3, [pc, #40]	@ (8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d1c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d20:	d106      	bne.n	8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 8006d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d24:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006d28:	d102      	bne.n	8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006d2a:	4b09      	ldr	r3, [pc, #36]	@ (8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8006d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d2e:	e002      	b.n	8006d36 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006d30:	2300      	movs	r3, #0
 8006d32:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8006d34:	e003      	b.n	8006d3e <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 8006d36:	e002      	b.n	8006d3e <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          default:
          {
            frequency = 0;
 8006d38:	2300      	movs	r3, #0
 8006d3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006d3c:	bf00      	nop
          }
        }
        break;
 8006d3e:	e086      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006d40:	44020c00 	.word	0x44020c00
 8006d44:	00bb8000 	.word	0x00bb8000
 8006d48:	03d09000 	.word	0x03d09000
 8006d4c:	003d0900 	.word	0x003d0900
 8006d50:	016e3600 	.word	0x016e3600
        break;
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8006d54:	4b40      	ldr	r3, [pc, #256]	@ (8006e58 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006d56:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006d5a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006d5e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8006d60:	4b3d      	ldr	r3, [pc, #244]	@ (8006e58 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006d68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d6c:	d105      	bne.n	8006d7a <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
 8006d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d102      	bne.n	8006d7a <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
        {
          frequency = HSI48_VALUE;
 8006d74:	4b39      	ldr	r3, [pc, #228]	@ (8006e5c <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 8006d76:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d78:	e031      	b.n	8006dde <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8006d7a:	4b37      	ldr	r3, [pc, #220]	@ (8006e58 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d82:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006d86:	d10a      	bne.n	8006d9e <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 8006d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d8a:	2b10      	cmp	r3, #16
 8006d8c:	d107      	bne.n	8006d9e <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006d8e:	f107 0318 	add.w	r3, r7, #24
 8006d92:	4618      	mov	r0, r3
 8006d94:	f7fe fe4e 	bl	8005a34 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006d98:	69fb      	ldr	r3, [r7, #28]
 8006d9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d9c:	e01f      	b.n	8006dde <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8006d9e:	4b2e      	ldr	r3, [pc, #184]	@ (8006e58 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006da0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006da4:	f003 0302 	and.w	r3, r3, #2
 8006da8:	2b02      	cmp	r3, #2
 8006daa:	d106      	bne.n	8006dba <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
 8006dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dae:	2b20      	cmp	r3, #32
 8006db0:	d103      	bne.n	8006dba <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = LSE_VALUE;
 8006db2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006db6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006db8:	e011      	b.n	8006dde <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8006dba:	4b27      	ldr	r3, [pc, #156]	@ (8006e58 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006dbc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006dc0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006dc4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006dc8:	d106      	bne.n	8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
 8006dca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dcc:	2b30      	cmp	r3, #48	@ 0x30
 8006dce:	d103      	bne.n	8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
        {
          frequency = LSI_VALUE;
 8006dd0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006dd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006dd6:	e002      	b.n	8006dde <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8006ddc:	e037      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006dde:	e036      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8006de0:	4b1d      	ldr	r3, [pc, #116]	@ (8006e58 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006de2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006de6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006dea:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8006dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dee:	2b10      	cmp	r3, #16
 8006df0:	d107      	bne.n	8006e02 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006df2:	f107 0318 	add.w	r3, r7, #24
 8006df6:	4618      	mov	r0, r3
 8006df8:	f7fe fe1c 	bl	8005a34 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006dfc:	69fb      	ldr	r3, [r7, #28]
 8006dfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
          break;
 8006e00:	e025      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
          frequency = pll3_clocks.PLL3_Q_Frequency;
        }
#else
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL2Q))
 8006e02:	4b15      	ldr	r3, [pc, #84]	@ (8006e58 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e0a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e0e:	d10a      	bne.n	8006e26 <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
 8006e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e12:	2b20      	cmp	r3, #32
 8006e14:	d107      	bne.n	8006e26 <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e16:	f107 030c 	add.w	r3, r7, #12
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	f7fe ff76 	bl	8005d0c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e24:	e00f      	b.n	8006e46 <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 8006e26:	4b0c      	ldr	r3, [pc, #48]	@ (8006e58 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006e2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e32:	d105      	bne.n	8006e40 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
 8006e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e36:	2b30      	cmp	r3, #48	@ 0x30
 8006e38:	d102      	bne.n	8006e40 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
        {
          frequency = HSI48_VALUE;
 8006e3a:	4b08      	ldr	r3, [pc, #32]	@ (8006e5c <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 8006e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e3e:	e002      	b.n	8006e46 <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 8006e40:	2300      	movs	r3, #0
 8006e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        break;
 8006e44:	e003      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006e46:	e002      	b.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      default:
        frequency = 0U;
 8006e48:	2300      	movs	r3, #0
 8006e4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006e4c:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 8006e4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8006e50:	4618      	mov	r0, r3
 8006e52:	3730      	adds	r7, #48	@ 0x30
 8006e54:	46bd      	mov	sp, r7
 8006e56:	bd80      	pop	{r7, pc}
 8006e58:	44020c00 	.word	0x44020c00
 8006e5c:	02dc6c00 	.word	0x02dc6c00

08006e60 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b084      	sub	sp, #16
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8006e68:	4b48      	ldr	r3, [pc, #288]	@ (8006f8c <RCCEx_PLL2_Config+0x12c>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4a47      	ldr	r2, [pc, #284]	@ (8006f8c <RCCEx_PLL2_Config+0x12c>)
 8006e6e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006e72:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006e74:	f7fb f89a 	bl	8001fac <HAL_GetTick>
 8006e78:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006e7a:	e008      	b.n	8006e8e <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006e7c:	f7fb f896 	bl	8001fac <HAL_GetTick>
 8006e80:	4602      	mov	r2, r0
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	1ad3      	subs	r3, r2, r3
 8006e86:	2b02      	cmp	r3, #2
 8006e88:	d901      	bls.n	8006e8e <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8006e8a:	2303      	movs	r3, #3
 8006e8c:	e07a      	b.n	8006f84 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006e8e:	4b3f      	ldr	r3, [pc, #252]	@ (8006f8c <RCCEx_PLL2_Config+0x12c>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d1f0      	bne.n	8006e7c <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8006e9a:	4b3c      	ldr	r3, [pc, #240]	@ (8006f8c <RCCEx_PLL2_Config+0x12c>)
 8006e9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e9e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006ea2:	f023 0303 	bic.w	r3, r3, #3
 8006ea6:	687a      	ldr	r2, [r7, #4]
 8006ea8:	6811      	ldr	r1, [r2, #0]
 8006eaa:	687a      	ldr	r2, [r7, #4]
 8006eac:	6852      	ldr	r2, [r2, #4]
 8006eae:	0212      	lsls	r2, r2, #8
 8006eb0:	430a      	orrs	r2, r1
 8006eb2:	4936      	ldr	r1, [pc, #216]	@ (8006f8c <RCCEx_PLL2_Config+0x12c>)
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	689b      	ldr	r3, [r3, #8]
 8006ebc:	3b01      	subs	r3, #1
 8006ebe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	68db      	ldr	r3, [r3, #12]
 8006ec6:	3b01      	subs	r3, #1
 8006ec8:	025b      	lsls	r3, r3, #9
 8006eca:	b29b      	uxth	r3, r3
 8006ecc:	431a      	orrs	r2, r3
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	691b      	ldr	r3, [r3, #16]
 8006ed2:	3b01      	subs	r3, #1
 8006ed4:	041b      	lsls	r3, r3, #16
 8006ed6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006eda:	431a      	orrs	r2, r3
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	695b      	ldr	r3, [r3, #20]
 8006ee0:	3b01      	subs	r3, #1
 8006ee2:	061b      	lsls	r3, r3, #24
 8006ee4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006ee8:	4928      	ldr	r1, [pc, #160]	@ (8006f8c <RCCEx_PLL2_Config+0x12c>)
 8006eea:	4313      	orrs	r3, r2
 8006eec:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8006eee:	4b27      	ldr	r3, [pc, #156]	@ (8006f8c <RCCEx_PLL2_Config+0x12c>)
 8006ef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ef2:	f023 020c 	bic.w	r2, r3, #12
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	699b      	ldr	r3, [r3, #24]
 8006efa:	4924      	ldr	r1, [pc, #144]	@ (8006f8c <RCCEx_PLL2_Config+0x12c>)
 8006efc:	4313      	orrs	r3, r2
 8006efe:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8006f00:	4b22      	ldr	r3, [pc, #136]	@ (8006f8c <RCCEx_PLL2_Config+0x12c>)
 8006f02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f04:	f023 0220 	bic.w	r2, r3, #32
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	69db      	ldr	r3, [r3, #28]
 8006f0c:	491f      	ldr	r1, [pc, #124]	@ (8006f8c <RCCEx_PLL2_Config+0x12c>)
 8006f0e:	4313      	orrs	r3, r2
 8006f10:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8006f12:	4b1e      	ldr	r3, [pc, #120]	@ (8006f8c <RCCEx_PLL2_Config+0x12c>)
 8006f14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f1a:	491c      	ldr	r1, [pc, #112]	@ (8006f8c <RCCEx_PLL2_Config+0x12c>)
 8006f1c:	4313      	orrs	r3, r2
 8006f1e:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8006f20:	4b1a      	ldr	r3, [pc, #104]	@ (8006f8c <RCCEx_PLL2_Config+0x12c>)
 8006f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f24:	4a19      	ldr	r2, [pc, #100]	@ (8006f8c <RCCEx_PLL2_Config+0x12c>)
 8006f26:	f023 0310 	bic.w	r3, r3, #16
 8006f2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8006f2c:	4b17      	ldr	r3, [pc, #92]	@ (8006f8c <RCCEx_PLL2_Config+0x12c>)
 8006f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f30:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006f34:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8006f38:	687a      	ldr	r2, [r7, #4]
 8006f3a:	6a12      	ldr	r2, [r2, #32]
 8006f3c:	00d2      	lsls	r2, r2, #3
 8006f3e:	4913      	ldr	r1, [pc, #76]	@ (8006f8c <RCCEx_PLL2_Config+0x12c>)
 8006f40:	4313      	orrs	r3, r2
 8006f42:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8006f44:	4b11      	ldr	r3, [pc, #68]	@ (8006f8c <RCCEx_PLL2_Config+0x12c>)
 8006f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f48:	4a10      	ldr	r2, [pc, #64]	@ (8006f8c <RCCEx_PLL2_Config+0x12c>)
 8006f4a:	f043 0310 	orr.w	r3, r3, #16
 8006f4e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8006f50:	4b0e      	ldr	r3, [pc, #56]	@ (8006f8c <RCCEx_PLL2_Config+0x12c>)
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4a0d      	ldr	r2, [pc, #52]	@ (8006f8c <RCCEx_PLL2_Config+0x12c>)
 8006f56:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006f5a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006f5c:	f7fb f826 	bl	8001fac <HAL_GetTick>
 8006f60:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006f62:	e008      	b.n	8006f76 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006f64:	f7fb f822 	bl	8001fac <HAL_GetTick>
 8006f68:	4602      	mov	r2, r0
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	1ad3      	subs	r3, r2, r3
 8006f6e:	2b02      	cmp	r3, #2
 8006f70:	d901      	bls.n	8006f76 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8006f72:	2303      	movs	r3, #3
 8006f74:	e006      	b.n	8006f84 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006f76:	4b05      	ldr	r3, [pc, #20]	@ (8006f8c <RCCEx_PLL2_Config+0x12c>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d0f0      	beq.n	8006f64 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8006f82:	2300      	movs	r3, #0

}
 8006f84:	4618      	mov	r0, r3
 8006f86:	3710      	adds	r7, #16
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	bd80      	pop	{r7, pc}
 8006f8c:	44020c00 	.word	0x44020c00

08006f90 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b082      	sub	sp, #8
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d101      	bne.n	8006fa2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	e042      	b.n	8007028 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d106      	bne.n	8006fba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006fb4:	6878      	ldr	r0, [r7, #4]
 8006fb6:	f7fa fced 	bl	8001994 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2224      	movs	r2, #36	@ 0x24
 8006fbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	681a      	ldr	r2, [r3, #0]
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f022 0201 	bic.w	r2, r2, #1
 8006fd0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d002      	beq.n	8006fe0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f000 fa44 	bl	8007468 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006fe0:	6878      	ldr	r0, [r7, #4]
 8006fe2:	f000 f8c3 	bl	800716c <UART_SetConfig>
 8006fe6:	4603      	mov	r3, r0
 8006fe8:	2b01      	cmp	r3, #1
 8006fea:	d101      	bne.n	8006ff0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006fec:	2301      	movs	r3, #1
 8006fee:	e01b      	b.n	8007028 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	685a      	ldr	r2, [r3, #4]
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006ffe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	689a      	ldr	r2, [r3, #8]
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800700e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	681a      	ldr	r2, [r3, #0]
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f042 0201 	orr.w	r2, r2, #1
 800701e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007020:	6878      	ldr	r0, [r7, #4]
 8007022:	f000 fac3 	bl	80075ac <UART_CheckIdleState>
 8007026:	4603      	mov	r3, r0
}
 8007028:	4618      	mov	r0, r3
 800702a:	3708      	adds	r7, #8
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}

08007030 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b08a      	sub	sp, #40	@ 0x28
 8007034:	af02      	add	r7, sp, #8
 8007036:	60f8      	str	r0, [r7, #12]
 8007038:	60b9      	str	r1, [r7, #8]
 800703a:	603b      	str	r3, [r7, #0]
 800703c:	4613      	mov	r3, r2
 800703e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007046:	2b20      	cmp	r3, #32
 8007048:	f040 808b 	bne.w	8007162 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d002      	beq.n	8007058 <HAL_UART_Transmit+0x28>
 8007052:	88fb      	ldrh	r3, [r7, #6]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d101      	bne.n	800705c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007058:	2301      	movs	r3, #1
 800705a:	e083      	b.n	8007164 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	689b      	ldr	r3, [r3, #8]
 8007062:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007066:	2b80      	cmp	r3, #128	@ 0x80
 8007068:	d107      	bne.n	800707a <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	689a      	ldr	r2, [r3, #8]
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007078:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	2200      	movs	r2, #0
 800707e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	2221      	movs	r2, #33	@ 0x21
 8007086:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800708a:	f7fa ff8f 	bl	8001fac <HAL_GetTick>
 800708e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	88fa      	ldrh	r2, [r7, #6]
 8007094:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	88fa      	ldrh	r2, [r7, #6]
 800709c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	689b      	ldr	r3, [r3, #8]
 80070a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070a8:	d108      	bne.n	80070bc <HAL_UART_Transmit+0x8c>
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	691b      	ldr	r3, [r3, #16]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d104      	bne.n	80070bc <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 80070b2:	2300      	movs	r3, #0
 80070b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	61bb      	str	r3, [r7, #24]
 80070ba:	e003      	b.n	80070c4 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80070c0:	2300      	movs	r3, #0
 80070c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80070c4:	e030      	b.n	8007128 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	9300      	str	r3, [sp, #0]
 80070ca:	697b      	ldr	r3, [r7, #20]
 80070cc:	2200      	movs	r2, #0
 80070ce:	2180      	movs	r1, #128	@ 0x80
 80070d0:	68f8      	ldr	r0, [r7, #12]
 80070d2:	f000 fb15 	bl	8007700 <UART_WaitOnFlagUntilTimeout>
 80070d6:	4603      	mov	r3, r0
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d005      	beq.n	80070e8 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2220      	movs	r2, #32
 80070e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80070e4:	2303      	movs	r3, #3
 80070e6:	e03d      	b.n	8007164 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 80070e8:	69fb      	ldr	r3, [r7, #28]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d10b      	bne.n	8007106 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80070ee:	69bb      	ldr	r3, [r7, #24]
 80070f0:	881b      	ldrh	r3, [r3, #0]
 80070f2:	461a      	mov	r2, r3
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80070fc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80070fe:	69bb      	ldr	r3, [r7, #24]
 8007100:	3302      	adds	r3, #2
 8007102:	61bb      	str	r3, [r7, #24]
 8007104:	e007      	b.n	8007116 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007106:	69fb      	ldr	r3, [r7, #28]
 8007108:	781a      	ldrb	r2, [r3, #0]
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007110:	69fb      	ldr	r3, [r7, #28]
 8007112:	3301      	adds	r3, #1
 8007114:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800711c:	b29b      	uxth	r3, r3
 800711e:	3b01      	subs	r3, #1
 8007120:	b29a      	uxth	r2, r3
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800712e:	b29b      	uxth	r3, r3
 8007130:	2b00      	cmp	r3, #0
 8007132:	d1c8      	bne.n	80070c6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	9300      	str	r3, [sp, #0]
 8007138:	697b      	ldr	r3, [r7, #20]
 800713a:	2200      	movs	r2, #0
 800713c:	2140      	movs	r1, #64	@ 0x40
 800713e:	68f8      	ldr	r0, [r7, #12]
 8007140:	f000 fade 	bl	8007700 <UART_WaitOnFlagUntilTimeout>
 8007144:	4603      	mov	r3, r0
 8007146:	2b00      	cmp	r3, #0
 8007148:	d005      	beq.n	8007156 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	2220      	movs	r2, #32
 800714e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007152:	2303      	movs	r3, #3
 8007154:	e006      	b.n	8007164 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	2220      	movs	r2, #32
 800715a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800715e:	2300      	movs	r3, #0
 8007160:	e000      	b.n	8007164 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 8007162:	2302      	movs	r3, #2
  }
}
 8007164:	4618      	mov	r0, r3
 8007166:	3720      	adds	r7, #32
 8007168:	46bd      	mov	sp, r7
 800716a:	bd80      	pop	{r7, pc}

0800716c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800716c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007170:	b094      	sub	sp, #80	@ 0x50
 8007172:	af00      	add	r7, sp, #0
 8007174:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007176:	2300      	movs	r3, #0
 8007178:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800717c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800717e:	689a      	ldr	r2, [r3, #8]
 8007180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007182:	691b      	ldr	r3, [r3, #16]
 8007184:	431a      	orrs	r2, r3
 8007186:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007188:	695b      	ldr	r3, [r3, #20]
 800718a:	431a      	orrs	r2, r3
 800718c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800718e:	69db      	ldr	r3, [r3, #28]
 8007190:	4313      	orrs	r3, r2
 8007192:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	498a      	ldr	r1, [pc, #552]	@ (80073c4 <UART_SetConfig+0x258>)
 800719c:	4019      	ands	r1, r3
 800719e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071a0:	681a      	ldr	r2, [r3, #0]
 80071a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071a4:	430b      	orrs	r3, r1
 80071a6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80071a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	685b      	ldr	r3, [r3, #4]
 80071ae:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80071b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071b4:	68d9      	ldr	r1, [r3, #12]
 80071b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071b8:	681a      	ldr	r2, [r3, #0]
 80071ba:	ea40 0301 	orr.w	r3, r0, r1
 80071be:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80071c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071c2:	699b      	ldr	r3, [r3, #24]
 80071c4:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80071c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071c8:	681a      	ldr	r2, [r3, #0]
 80071ca:	4b7f      	ldr	r3, [pc, #508]	@ (80073c8 <UART_SetConfig+0x25c>)
 80071cc:	429a      	cmp	r2, r3
 80071ce:	d004      	beq.n	80071da <UART_SetConfig+0x6e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80071d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071d2:	6a1a      	ldr	r2, [r3, #32]
 80071d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071d6:	4313      	orrs	r3, r2
 80071d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80071da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	689b      	ldr	r3, [r3, #8]
 80071e0:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 80071e4:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 80071e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071ea:	681a      	ldr	r2, [r3, #0]
 80071ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071ee:	430b      	orrs	r3, r1
 80071f0:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80071f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071f8:	f023 000f 	bic.w	r0, r3, #15
 80071fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071fe:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007202:	681a      	ldr	r2, [r3, #0]
 8007204:	ea40 0301 	orr.w	r3, r0, r1
 8007208:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800720a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800720c:	681a      	ldr	r2, [r3, #0]
 800720e:	4b6f      	ldr	r3, [pc, #444]	@ (80073cc <UART_SetConfig+0x260>)
 8007210:	429a      	cmp	r2, r3
 8007212:	d102      	bne.n	800721a <UART_SetConfig+0xae>
 8007214:	2301      	movs	r3, #1
 8007216:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007218:	e01a      	b.n	8007250 <UART_SetConfig+0xe4>
 800721a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800721c:	681a      	ldr	r2, [r3, #0]
 800721e:	4b6c      	ldr	r3, [pc, #432]	@ (80073d0 <UART_SetConfig+0x264>)
 8007220:	429a      	cmp	r2, r3
 8007222:	d102      	bne.n	800722a <UART_SetConfig+0xbe>
 8007224:	2302      	movs	r3, #2
 8007226:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007228:	e012      	b.n	8007250 <UART_SetConfig+0xe4>
 800722a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800722c:	681a      	ldr	r2, [r3, #0]
 800722e:	4b69      	ldr	r3, [pc, #420]	@ (80073d4 <UART_SetConfig+0x268>)
 8007230:	429a      	cmp	r2, r3
 8007232:	d102      	bne.n	800723a <UART_SetConfig+0xce>
 8007234:	2304      	movs	r3, #4
 8007236:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007238:	e00a      	b.n	8007250 <UART_SetConfig+0xe4>
 800723a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800723c:	681a      	ldr	r2, [r3, #0]
 800723e:	4b62      	ldr	r3, [pc, #392]	@ (80073c8 <UART_SetConfig+0x25c>)
 8007240:	429a      	cmp	r2, r3
 8007242:	d103      	bne.n	800724c <UART_SetConfig+0xe0>
 8007244:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007248:	64bb      	str	r3, [r7, #72]	@ 0x48
 800724a:	e001      	b.n	8007250 <UART_SetConfig+0xe4>
 800724c:	2300      	movs	r3, #0
 800724e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007250:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007252:	681a      	ldr	r2, [r3, #0]
 8007254:	4b5c      	ldr	r3, [pc, #368]	@ (80073c8 <UART_SetConfig+0x25c>)
 8007256:	429a      	cmp	r2, r3
 8007258:	d171      	bne.n	800733e <UART_SetConfig+0x1d2>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800725a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800725c:	2200      	movs	r2, #0
 800725e:	623b      	str	r3, [r7, #32]
 8007260:	627a      	str	r2, [r7, #36]	@ 0x24
 8007262:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8007266:	f7fe febd 	bl	8005fe4 <HAL_RCCEx_GetPeriphCLKFreq>
 800726a:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800726c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800726e:	2b00      	cmp	r3, #0
 8007270:	f000 80e2 	beq.w	8007438 <UART_SetConfig+0x2cc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007278:	4a57      	ldr	r2, [pc, #348]	@ (80073d8 <UART_SetConfig+0x26c>)
 800727a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800727e:	461a      	mov	r2, r3
 8007280:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007282:	fbb3 f3f2 	udiv	r3, r3, r2
 8007286:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007288:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800728a:	685a      	ldr	r2, [r3, #4]
 800728c:	4613      	mov	r3, r2
 800728e:	005b      	lsls	r3, r3, #1
 8007290:	4413      	add	r3, r2
 8007292:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007294:	429a      	cmp	r2, r3
 8007296:	d305      	bcc.n	80072a4 <UART_SetConfig+0x138>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800729a:	685b      	ldr	r3, [r3, #4]
 800729c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800729e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80072a0:	429a      	cmp	r2, r3
 80072a2:	d903      	bls.n	80072ac <UART_SetConfig+0x140>
      {
        ret = HAL_ERROR;
 80072a4:	2301      	movs	r3, #1
 80072a6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80072aa:	e0c5      	b.n	8007438 <UART_SetConfig+0x2cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80072ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072ae:	2200      	movs	r2, #0
 80072b0:	61bb      	str	r3, [r7, #24]
 80072b2:	61fa      	str	r2, [r7, #28]
 80072b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072b8:	4a47      	ldr	r2, [pc, #284]	@ (80073d8 <UART_SetConfig+0x26c>)
 80072ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80072be:	b29b      	uxth	r3, r3
 80072c0:	2200      	movs	r2, #0
 80072c2:	613b      	str	r3, [r7, #16]
 80072c4:	617a      	str	r2, [r7, #20]
 80072c6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80072ca:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80072ce:	f7f9 fccf 	bl	8000c70 <__aeabi_uldivmod>
 80072d2:	4602      	mov	r2, r0
 80072d4:	460b      	mov	r3, r1
 80072d6:	4610      	mov	r0, r2
 80072d8:	4619      	mov	r1, r3
 80072da:	f04f 0200 	mov.w	r2, #0
 80072de:	f04f 0300 	mov.w	r3, #0
 80072e2:	020b      	lsls	r3, r1, #8
 80072e4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80072e8:	0202      	lsls	r2, r0, #8
 80072ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80072ec:	6849      	ldr	r1, [r1, #4]
 80072ee:	0849      	lsrs	r1, r1, #1
 80072f0:	2000      	movs	r0, #0
 80072f2:	460c      	mov	r4, r1
 80072f4:	4605      	mov	r5, r0
 80072f6:	eb12 0804 	adds.w	r8, r2, r4
 80072fa:	eb43 0905 	adc.w	r9, r3, r5
 80072fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	2200      	movs	r2, #0
 8007304:	60bb      	str	r3, [r7, #8]
 8007306:	60fa      	str	r2, [r7, #12]
 8007308:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800730c:	4640      	mov	r0, r8
 800730e:	4649      	mov	r1, r9
 8007310:	f7f9 fcae 	bl	8000c70 <__aeabi_uldivmod>
 8007314:	4602      	mov	r2, r0
 8007316:	460b      	mov	r3, r1
 8007318:	4613      	mov	r3, r2
 800731a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800731c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800731e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007322:	d308      	bcc.n	8007336 <UART_SetConfig+0x1ca>
 8007324:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007326:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800732a:	d204      	bcs.n	8007336 <UART_SetConfig+0x1ca>
        {
          huart->Instance->BRR = usartdiv;
 800732c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007332:	60da      	str	r2, [r3, #12]
 8007334:	e080      	b.n	8007438 <UART_SetConfig+0x2cc>
        }
        else
        {
          ret = HAL_ERROR;
 8007336:	2301      	movs	r3, #1
 8007338:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800733c:	e07c      	b.n	8007438 <UART_SetConfig+0x2cc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800733e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007340:	69db      	ldr	r3, [r3, #28]
 8007342:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007346:	d149      	bne.n	80073dc <UART_SetConfig+0x270>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007348:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800734a:	2200      	movs	r2, #0
 800734c:	603b      	str	r3, [r7, #0]
 800734e:	607a      	str	r2, [r7, #4]
 8007350:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007354:	f7fe fe46 	bl	8005fe4 <HAL_RCCEx_GetPeriphCLKFreq>
 8007358:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800735a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800735c:	2b00      	cmp	r3, #0
 800735e:	d06b      	beq.n	8007438 <UART_SetConfig+0x2cc>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007364:	4a1c      	ldr	r2, [pc, #112]	@ (80073d8 <UART_SetConfig+0x26c>)
 8007366:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800736a:	461a      	mov	r2, r3
 800736c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800736e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007372:	005a      	lsls	r2, r3, #1
 8007374:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	085b      	lsrs	r3, r3, #1
 800737a:	441a      	add	r2, r3
 800737c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	fbb2 f3f3 	udiv	r3, r2, r3
 8007384:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007386:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007388:	2b0f      	cmp	r3, #15
 800738a:	d916      	bls.n	80073ba <UART_SetConfig+0x24e>
 800738c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800738e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007392:	d212      	bcs.n	80073ba <UART_SetConfig+0x24e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007394:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007396:	b29b      	uxth	r3, r3
 8007398:	f023 030f 	bic.w	r3, r3, #15
 800739c:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800739e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073a0:	085b      	lsrs	r3, r3, #1
 80073a2:	b29b      	uxth	r3, r3
 80073a4:	f003 0307 	and.w	r3, r3, #7
 80073a8:	b29a      	uxth	r2, r3
 80073aa:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80073ac:	4313      	orrs	r3, r2
 80073ae:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 80073b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80073b6:	60da      	str	r2, [r3, #12]
 80073b8:	e03e      	b.n	8007438 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 80073ba:	2301      	movs	r3, #1
 80073bc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80073c0:	e03a      	b.n	8007438 <UART_SetConfig+0x2cc>
 80073c2:	bf00      	nop
 80073c4:	cfff69f3 	.word	0xcfff69f3
 80073c8:	44002400 	.word	0x44002400
 80073cc:	40013800 	.word	0x40013800
 80073d0:	40004400 	.word	0x40004400
 80073d4:	40004800 	.word	0x40004800
 80073d8:	0800b744 	.word	0x0800b744
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80073dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80073de:	2200      	movs	r2, #0
 80073e0:	469a      	mov	sl, r3
 80073e2:	4693      	mov	fp, r2
 80073e4:	4650      	mov	r0, sl
 80073e6:	4659      	mov	r1, fp
 80073e8:	f7fe fdfc 	bl	8005fe4 <HAL_RCCEx_GetPeriphCLKFreq>
 80073ec:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 80073ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d021      	beq.n	8007438 <UART_SetConfig+0x2cc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80073f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073f8:	4a1a      	ldr	r2, [pc, #104]	@ (8007464 <UART_SetConfig+0x2f8>)
 80073fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80073fe:	461a      	mov	r2, r3
 8007400:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007402:	fbb3 f2f2 	udiv	r2, r3, r2
 8007406:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	085b      	lsrs	r3, r3, #1
 800740c:	441a      	add	r2, r3
 800740e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007410:	685b      	ldr	r3, [r3, #4]
 8007412:	fbb2 f3f3 	udiv	r3, r2, r3
 8007416:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007418:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800741a:	2b0f      	cmp	r3, #15
 800741c:	d909      	bls.n	8007432 <UART_SetConfig+0x2c6>
 800741e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007420:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007424:	d205      	bcs.n	8007432 <UART_SetConfig+0x2c6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007426:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007428:	b29a      	uxth	r2, r3
 800742a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	60da      	str	r2, [r3, #12]
 8007430:	e002      	b.n	8007438 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 8007432:	2301      	movs	r3, #1
 8007434:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800743a:	2201      	movs	r2, #1
 800743c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007440:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007442:	2201      	movs	r2, #1
 8007444:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800744a:	2200      	movs	r2, #0
 800744c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800744e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007450:	2200      	movs	r2, #0
 8007452:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007454:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8007458:	4618      	mov	r0, r3
 800745a:	3750      	adds	r7, #80	@ 0x50
 800745c:	46bd      	mov	sp, r7
 800745e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007462:	bf00      	nop
 8007464:	0800b744 	.word	0x0800b744

08007468 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007468:	b480      	push	{r7}
 800746a:	b083      	sub	sp, #12
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007474:	f003 0308 	and.w	r3, r3, #8
 8007478:	2b00      	cmp	r3, #0
 800747a:	d00a      	beq.n	8007492 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	685b      	ldr	r3, [r3, #4]
 8007482:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	430a      	orrs	r2, r1
 8007490:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007496:	f003 0301 	and.w	r3, r3, #1
 800749a:	2b00      	cmp	r3, #0
 800749c:	d00a      	beq.n	80074b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	430a      	orrs	r2, r1
 80074b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074b8:	f003 0302 	and.w	r3, r3, #2
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d00a      	beq.n	80074d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	685b      	ldr	r3, [r3, #4]
 80074c6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	430a      	orrs	r2, r1
 80074d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074da:	f003 0304 	and.w	r3, r3, #4
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d00a      	beq.n	80074f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	685b      	ldr	r3, [r3, #4]
 80074e8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	430a      	orrs	r2, r1
 80074f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074fc:	f003 0310 	and.w	r3, r3, #16
 8007500:	2b00      	cmp	r3, #0
 8007502:	d00a      	beq.n	800751a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	689b      	ldr	r3, [r3, #8]
 800750a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	430a      	orrs	r2, r1
 8007518:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800751e:	f003 0320 	and.w	r3, r3, #32
 8007522:	2b00      	cmp	r3, #0
 8007524:	d00a      	beq.n	800753c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	689b      	ldr	r3, [r3, #8]
 800752c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	430a      	orrs	r2, r1
 800753a:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007540:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007544:	2b00      	cmp	r3, #0
 8007546:	d01a      	beq.n	800757e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	685b      	ldr	r3, [r3, #4]
 800754e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	430a      	orrs	r2, r1
 800755c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007562:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007566:	d10a      	bne.n	800757e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	430a      	orrs	r2, r1
 800757c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007582:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007586:	2b00      	cmp	r3, #0
 8007588:	d00a      	beq.n	80075a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	685b      	ldr	r3, [r3, #4]
 8007590:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	430a      	orrs	r2, r1
 800759e:	605a      	str	r2, [r3, #4]
  }
}
 80075a0:	bf00      	nop
 80075a2:	370c      	adds	r7, #12
 80075a4:	46bd      	mov	sp, r7
 80075a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075aa:	4770      	bx	lr

080075ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b098      	sub	sp, #96	@ 0x60
 80075b0:	af02      	add	r7, sp, #8
 80075b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2200      	movs	r2, #0
 80075b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80075bc:	f7fa fcf6 	bl	8001fac <HAL_GetTick>
 80075c0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f003 0308 	and.w	r3, r3, #8
 80075cc:	2b08      	cmp	r3, #8
 80075ce:	d12f      	bne.n	8007630 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80075d0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80075d4:	9300      	str	r3, [sp, #0]
 80075d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80075d8:	2200      	movs	r2, #0
 80075da:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f000 f88e 	bl	8007700 <UART_WaitOnFlagUntilTimeout>
 80075e4:	4603      	mov	r3, r0
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d022      	beq.n	8007630 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075f2:	e853 3f00 	ldrex	r3, [r3]
 80075f6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80075f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80075fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	461a      	mov	r2, r3
 8007606:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007608:	647b      	str	r3, [r7, #68]	@ 0x44
 800760a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800760c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800760e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007610:	e841 2300 	strex	r3, r2, [r1]
 8007614:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007616:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007618:	2b00      	cmp	r3, #0
 800761a:	d1e6      	bne.n	80075ea <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2220      	movs	r2, #32
 8007620:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2200      	movs	r2, #0
 8007628:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800762c:	2303      	movs	r3, #3
 800762e:	e063      	b.n	80076f8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f003 0304 	and.w	r3, r3, #4
 800763a:	2b04      	cmp	r3, #4
 800763c:	d149      	bne.n	80076d2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800763e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007642:	9300      	str	r3, [sp, #0]
 8007644:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007646:	2200      	movs	r2, #0
 8007648:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800764c:	6878      	ldr	r0, [r7, #4]
 800764e:	f000 f857 	bl	8007700 <UART_WaitOnFlagUntilTimeout>
 8007652:	4603      	mov	r3, r0
 8007654:	2b00      	cmp	r3, #0
 8007656:	d03c      	beq.n	80076d2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800765e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007660:	e853 3f00 	ldrex	r3, [r3]
 8007664:	623b      	str	r3, [r7, #32]
   return(result);
 8007666:	6a3b      	ldr	r3, [r7, #32]
 8007668:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800766c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	461a      	mov	r2, r3
 8007674:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007676:	633b      	str	r3, [r7, #48]	@ 0x30
 8007678:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800767a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800767c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800767e:	e841 2300 	strex	r3, r2, [r1]
 8007682:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007686:	2b00      	cmp	r3, #0
 8007688:	d1e6      	bne.n	8007658 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	3308      	adds	r3, #8
 8007690:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007692:	693b      	ldr	r3, [r7, #16]
 8007694:	e853 3f00 	ldrex	r3, [r3]
 8007698:	60fb      	str	r3, [r7, #12]
   return(result);
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	f023 0301 	bic.w	r3, r3, #1
 80076a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	3308      	adds	r3, #8
 80076a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80076aa:	61fa      	str	r2, [r7, #28]
 80076ac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ae:	69b9      	ldr	r1, [r7, #24]
 80076b0:	69fa      	ldr	r2, [r7, #28]
 80076b2:	e841 2300 	strex	r3, r2, [r1]
 80076b6:	617b      	str	r3, [r7, #20]
   return(result);
 80076b8:	697b      	ldr	r3, [r7, #20]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d1e5      	bne.n	800768a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2220      	movs	r2, #32
 80076c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2200      	movs	r2, #0
 80076ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80076ce:	2303      	movs	r3, #3
 80076d0:	e012      	b.n	80076f8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2220      	movs	r2, #32
 80076d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2220      	movs	r2, #32
 80076de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2200      	movs	r2, #0
 80076e6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2200      	movs	r2, #0
 80076ec:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2200      	movs	r2, #0
 80076f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80076f6:	2300      	movs	r3, #0
}
 80076f8:	4618      	mov	r0, r3
 80076fa:	3758      	adds	r7, #88	@ 0x58
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bd80      	pop	{r7, pc}

08007700 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b084      	sub	sp, #16
 8007704:	af00      	add	r7, sp, #0
 8007706:	60f8      	str	r0, [r7, #12]
 8007708:	60b9      	str	r1, [r7, #8]
 800770a:	603b      	str	r3, [r7, #0]
 800770c:	4613      	mov	r3, r2
 800770e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007710:	e04f      	b.n	80077b2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007712:	69bb      	ldr	r3, [r7, #24]
 8007714:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007718:	d04b      	beq.n	80077b2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800771a:	f7fa fc47 	bl	8001fac <HAL_GetTick>
 800771e:	4602      	mov	r2, r0
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	1ad3      	subs	r3, r2, r3
 8007724:	69ba      	ldr	r2, [r7, #24]
 8007726:	429a      	cmp	r2, r3
 8007728:	d302      	bcc.n	8007730 <UART_WaitOnFlagUntilTimeout+0x30>
 800772a:	69bb      	ldr	r3, [r7, #24]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d101      	bne.n	8007734 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007730:	2303      	movs	r3, #3
 8007732:	e04e      	b.n	80077d2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f003 0304 	and.w	r3, r3, #4
 800773e:	2b00      	cmp	r3, #0
 8007740:	d037      	beq.n	80077b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007742:	68bb      	ldr	r3, [r7, #8]
 8007744:	2b80      	cmp	r3, #128	@ 0x80
 8007746:	d034      	beq.n	80077b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	2b40      	cmp	r3, #64	@ 0x40
 800774c:	d031      	beq.n	80077b2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	69db      	ldr	r3, [r3, #28]
 8007754:	f003 0308 	and.w	r3, r3, #8
 8007758:	2b08      	cmp	r3, #8
 800775a:	d110      	bne.n	800777e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	2208      	movs	r2, #8
 8007762:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007764:	68f8      	ldr	r0, [r7, #12]
 8007766:	f000 f838 	bl	80077da <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	2208      	movs	r2, #8
 800776e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	2200      	movs	r2, #0
 8007776:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800777a:	2301      	movs	r3, #1
 800777c:	e029      	b.n	80077d2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	69db      	ldr	r3, [r3, #28]
 8007784:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007788:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800778c:	d111      	bne.n	80077b2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007796:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007798:	68f8      	ldr	r0, [r7, #12]
 800779a:	f000 f81e 	bl	80077da <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2220      	movs	r2, #32
 80077a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2200      	movs	r2, #0
 80077aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80077ae:	2303      	movs	r3, #3
 80077b0:	e00f      	b.n	80077d2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	69da      	ldr	r2, [r3, #28]
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	4013      	ands	r3, r2
 80077bc:	68ba      	ldr	r2, [r7, #8]
 80077be:	429a      	cmp	r2, r3
 80077c0:	bf0c      	ite	eq
 80077c2:	2301      	moveq	r3, #1
 80077c4:	2300      	movne	r3, #0
 80077c6:	b2db      	uxtb	r3, r3
 80077c8:	461a      	mov	r2, r3
 80077ca:	79fb      	ldrb	r3, [r7, #7]
 80077cc:	429a      	cmp	r2, r3
 80077ce:	d0a0      	beq.n	8007712 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80077d0:	2300      	movs	r3, #0
}
 80077d2:	4618      	mov	r0, r3
 80077d4:	3710      	adds	r7, #16
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bd80      	pop	{r7, pc}

080077da <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80077da:	b480      	push	{r7}
 80077dc:	b095      	sub	sp, #84	@ 0x54
 80077de:	af00      	add	r7, sp, #0
 80077e0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077ea:	e853 3f00 	ldrex	r3, [r3]
 80077ee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80077f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80077f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	461a      	mov	r2, r3
 80077fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007800:	643b      	str	r3, [r7, #64]	@ 0x40
 8007802:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007804:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007806:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007808:	e841 2300 	strex	r3, r2, [r1]
 800780c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800780e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007810:	2b00      	cmp	r3, #0
 8007812:	d1e6      	bne.n	80077e2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	3308      	adds	r3, #8
 800781a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800781c:	6a3b      	ldr	r3, [r7, #32]
 800781e:	e853 3f00 	ldrex	r3, [r3]
 8007822:	61fb      	str	r3, [r7, #28]
   return(result);
 8007824:	69fb      	ldr	r3, [r7, #28]
 8007826:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800782a:	f023 0301 	bic.w	r3, r3, #1
 800782e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	3308      	adds	r3, #8
 8007836:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007838:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800783a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800783c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800783e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007840:	e841 2300 	strex	r3, r2, [r1]
 8007844:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007848:	2b00      	cmp	r3, #0
 800784a:	d1e3      	bne.n	8007814 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007850:	2b01      	cmp	r3, #1
 8007852:	d118      	bne.n	8007886 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	e853 3f00 	ldrex	r3, [r3]
 8007860:	60bb      	str	r3, [r7, #8]
   return(result);
 8007862:	68bb      	ldr	r3, [r7, #8]
 8007864:	f023 0310 	bic.w	r3, r3, #16
 8007868:	647b      	str	r3, [r7, #68]	@ 0x44
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	461a      	mov	r2, r3
 8007870:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007872:	61bb      	str	r3, [r7, #24]
 8007874:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007876:	6979      	ldr	r1, [r7, #20]
 8007878:	69ba      	ldr	r2, [r7, #24]
 800787a:	e841 2300 	strex	r3, r2, [r1]
 800787e:	613b      	str	r3, [r7, #16]
   return(result);
 8007880:	693b      	ldr	r3, [r7, #16]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d1e6      	bne.n	8007854 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	2220      	movs	r2, #32
 800788a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2200      	movs	r2, #0
 8007892:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2200      	movs	r2, #0
 8007898:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800789a:	bf00      	nop
 800789c:	3754      	adds	r7, #84	@ 0x54
 800789e:	46bd      	mov	sp, r7
 80078a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a4:	4770      	bx	lr

080078a6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80078a6:	b480      	push	{r7}
 80078a8:	b085      	sub	sp, #20
 80078aa:	af00      	add	r7, sp, #0
 80078ac:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80078b4:	2b01      	cmp	r3, #1
 80078b6:	d101      	bne.n	80078bc <HAL_UARTEx_DisableFifoMode+0x16>
 80078b8:	2302      	movs	r3, #2
 80078ba:	e027      	b.n	800790c <HAL_UARTEx_DisableFifoMode+0x66>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2201      	movs	r2, #1
 80078c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2224      	movs	r2, #36	@ 0x24
 80078c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	681a      	ldr	r2, [r3, #0]
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f022 0201 	bic.w	r2, r2, #1
 80078e2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80078ea:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2200      	movs	r2, #0
 80078f0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	68fa      	ldr	r2, [r7, #12]
 80078f8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2220      	movs	r2, #32
 80078fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2200      	movs	r2, #0
 8007906:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800790a:	2300      	movs	r3, #0
}
 800790c:	4618      	mov	r0, r3
 800790e:	3714      	adds	r7, #20
 8007910:	46bd      	mov	sp, r7
 8007912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007916:	4770      	bx	lr

08007918 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b084      	sub	sp, #16
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
 8007920:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007928:	2b01      	cmp	r3, #1
 800792a:	d101      	bne.n	8007930 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800792c:	2302      	movs	r3, #2
 800792e:	e02d      	b.n	800798c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2201      	movs	r2, #1
 8007934:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2224      	movs	r2, #36	@ 0x24
 800793c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	681a      	ldr	r2, [r3, #0]
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f022 0201 	bic.w	r2, r2, #1
 8007956:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	689b      	ldr	r3, [r3, #8]
 800795e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	683a      	ldr	r2, [r7, #0]
 8007968:	430a      	orrs	r2, r1
 800796a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800796c:	6878      	ldr	r0, [r7, #4]
 800796e:	f000 f84f 	bl	8007a10 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	68fa      	ldr	r2, [r7, #12]
 8007978:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2220      	movs	r2, #32
 800797e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2200      	movs	r2, #0
 8007986:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800798a:	2300      	movs	r3, #0
}
 800798c:	4618      	mov	r0, r3
 800798e:	3710      	adds	r7, #16
 8007990:	46bd      	mov	sp, r7
 8007992:	bd80      	pop	{r7, pc}

08007994 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007994:	b580      	push	{r7, lr}
 8007996:	b084      	sub	sp, #16
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
 800799c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80079a4:	2b01      	cmp	r3, #1
 80079a6:	d101      	bne.n	80079ac <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80079a8:	2302      	movs	r3, #2
 80079aa:	e02d      	b.n	8007a08 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2201      	movs	r2, #1
 80079b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2224      	movs	r2, #36	@ 0x24
 80079b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	681a      	ldr	r2, [r3, #0]
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f022 0201 	bic.w	r2, r2, #1
 80079d2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	689b      	ldr	r3, [r3, #8]
 80079da:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	683a      	ldr	r2, [r7, #0]
 80079e4:	430a      	orrs	r2, r1
 80079e6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80079e8:	6878      	ldr	r0, [r7, #4]
 80079ea:	f000 f811 	bl	8007a10 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	68fa      	ldr	r2, [r7, #12]
 80079f4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2220      	movs	r2, #32
 80079fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2200      	movs	r2, #0
 8007a02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007a06:	2300      	movs	r3, #0
}
 8007a08:	4618      	mov	r0, r3
 8007a0a:	3710      	adds	r7, #16
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	bd80      	pop	{r7, pc}

08007a10 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007a10:	b480      	push	{r7}
 8007a12:	b085      	sub	sp, #20
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d108      	bne.n	8007a32 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2201      	movs	r2, #1
 8007a24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2201      	movs	r2, #1
 8007a2c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007a30:	e031      	b.n	8007a96 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007a32:	2308      	movs	r3, #8
 8007a34:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007a36:	2308      	movs	r3, #8
 8007a38:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	689b      	ldr	r3, [r3, #8]
 8007a40:	0e5b      	lsrs	r3, r3, #25
 8007a42:	b2db      	uxtb	r3, r3
 8007a44:	f003 0307 	and.w	r3, r3, #7
 8007a48:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	689b      	ldr	r3, [r3, #8]
 8007a50:	0f5b      	lsrs	r3, r3, #29
 8007a52:	b2db      	uxtb	r3, r3
 8007a54:	f003 0307 	and.w	r3, r3, #7
 8007a58:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007a5a:	7bbb      	ldrb	r3, [r7, #14]
 8007a5c:	7b3a      	ldrb	r2, [r7, #12]
 8007a5e:	4911      	ldr	r1, [pc, #68]	@ (8007aa4 <UARTEx_SetNbDataToProcess+0x94>)
 8007a60:	5c8a      	ldrb	r2, [r1, r2]
 8007a62:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007a66:	7b3a      	ldrb	r2, [r7, #12]
 8007a68:	490f      	ldr	r1, [pc, #60]	@ (8007aa8 <UARTEx_SetNbDataToProcess+0x98>)
 8007a6a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007a6c:	fb93 f3f2 	sdiv	r3, r3, r2
 8007a70:	b29a      	uxth	r2, r3
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007a78:	7bfb      	ldrb	r3, [r7, #15]
 8007a7a:	7b7a      	ldrb	r2, [r7, #13]
 8007a7c:	4909      	ldr	r1, [pc, #36]	@ (8007aa4 <UARTEx_SetNbDataToProcess+0x94>)
 8007a7e:	5c8a      	ldrb	r2, [r1, r2]
 8007a80:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007a84:	7b7a      	ldrb	r2, [r7, #13]
 8007a86:	4908      	ldr	r1, [pc, #32]	@ (8007aa8 <UARTEx_SetNbDataToProcess+0x98>)
 8007a88:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007a8a:	fb93 f3f2 	sdiv	r3, r3, r2
 8007a8e:	b29a      	uxth	r2, r3
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007a96:	bf00      	nop
 8007a98:	3714      	adds	r7, #20
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa0:	4770      	bx	lr
 8007aa2:	bf00      	nop
 8007aa4:	0800b75c 	.word	0x0800b75c
 8007aa8:	0800b764 	.word	0x0800b764

08007aac <__cvt>:
 8007aac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ab0:	ec57 6b10 	vmov	r6, r7, d0
 8007ab4:	2f00      	cmp	r7, #0
 8007ab6:	460c      	mov	r4, r1
 8007ab8:	4619      	mov	r1, r3
 8007aba:	463b      	mov	r3, r7
 8007abc:	bfb4      	ite	lt
 8007abe:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007ac2:	2300      	movge	r3, #0
 8007ac4:	4691      	mov	r9, r2
 8007ac6:	bfbf      	itttt	lt
 8007ac8:	4632      	movlt	r2, r6
 8007aca:	461f      	movlt	r7, r3
 8007acc:	232d      	movlt	r3, #45	@ 0x2d
 8007ace:	4616      	movlt	r6, r2
 8007ad0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007ad4:	700b      	strb	r3, [r1, #0]
 8007ad6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ad8:	f023 0820 	bic.w	r8, r3, #32
 8007adc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007ae0:	d005      	beq.n	8007aee <__cvt+0x42>
 8007ae2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007ae6:	d100      	bne.n	8007aea <__cvt+0x3e>
 8007ae8:	3401      	adds	r4, #1
 8007aea:	2102      	movs	r1, #2
 8007aec:	e000      	b.n	8007af0 <__cvt+0x44>
 8007aee:	2103      	movs	r1, #3
 8007af0:	ab03      	add	r3, sp, #12
 8007af2:	4622      	mov	r2, r4
 8007af4:	9301      	str	r3, [sp, #4]
 8007af6:	ab02      	add	r3, sp, #8
 8007af8:	ec47 6b10 	vmov	d0, r6, r7
 8007afc:	9300      	str	r3, [sp, #0]
 8007afe:	4653      	mov	r3, sl
 8007b00:	f000 fe82 	bl	8008808 <_dtoa_r>
 8007b04:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007b08:	4605      	mov	r5, r0
 8007b0a:	d119      	bne.n	8007b40 <__cvt+0x94>
 8007b0c:	f019 0f01 	tst.w	r9, #1
 8007b10:	d00e      	beq.n	8007b30 <__cvt+0x84>
 8007b12:	eb00 0904 	add.w	r9, r0, r4
 8007b16:	2200      	movs	r2, #0
 8007b18:	2300      	movs	r3, #0
 8007b1a:	4630      	mov	r0, r6
 8007b1c:	4639      	mov	r1, r7
 8007b1e:	f7f8 ffe7 	bl	8000af0 <__aeabi_dcmpeq>
 8007b22:	b108      	cbz	r0, 8007b28 <__cvt+0x7c>
 8007b24:	f8cd 900c 	str.w	r9, [sp, #12]
 8007b28:	2230      	movs	r2, #48	@ 0x30
 8007b2a:	9b03      	ldr	r3, [sp, #12]
 8007b2c:	454b      	cmp	r3, r9
 8007b2e:	d31e      	bcc.n	8007b6e <__cvt+0xc2>
 8007b30:	9b03      	ldr	r3, [sp, #12]
 8007b32:	4628      	mov	r0, r5
 8007b34:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007b36:	1b5b      	subs	r3, r3, r5
 8007b38:	6013      	str	r3, [r2, #0]
 8007b3a:	b004      	add	sp, #16
 8007b3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b40:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007b44:	eb00 0904 	add.w	r9, r0, r4
 8007b48:	d1e5      	bne.n	8007b16 <__cvt+0x6a>
 8007b4a:	7803      	ldrb	r3, [r0, #0]
 8007b4c:	2b30      	cmp	r3, #48	@ 0x30
 8007b4e:	d10a      	bne.n	8007b66 <__cvt+0xba>
 8007b50:	2200      	movs	r2, #0
 8007b52:	2300      	movs	r3, #0
 8007b54:	4630      	mov	r0, r6
 8007b56:	4639      	mov	r1, r7
 8007b58:	f7f8 ffca 	bl	8000af0 <__aeabi_dcmpeq>
 8007b5c:	b918      	cbnz	r0, 8007b66 <__cvt+0xba>
 8007b5e:	f1c4 0401 	rsb	r4, r4, #1
 8007b62:	f8ca 4000 	str.w	r4, [sl]
 8007b66:	f8da 3000 	ldr.w	r3, [sl]
 8007b6a:	4499      	add	r9, r3
 8007b6c:	e7d3      	b.n	8007b16 <__cvt+0x6a>
 8007b6e:	1c59      	adds	r1, r3, #1
 8007b70:	9103      	str	r1, [sp, #12]
 8007b72:	701a      	strb	r2, [r3, #0]
 8007b74:	e7d9      	b.n	8007b2a <__cvt+0x7e>

08007b76 <__exponent>:
 8007b76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007b78:	2900      	cmp	r1, #0
 8007b7a:	7002      	strb	r2, [r0, #0]
 8007b7c:	bfba      	itte	lt
 8007b7e:	4249      	neglt	r1, r1
 8007b80:	232d      	movlt	r3, #45	@ 0x2d
 8007b82:	232b      	movge	r3, #43	@ 0x2b
 8007b84:	2909      	cmp	r1, #9
 8007b86:	7043      	strb	r3, [r0, #1]
 8007b88:	dd28      	ble.n	8007bdc <__exponent+0x66>
 8007b8a:	f10d 0307 	add.w	r3, sp, #7
 8007b8e:	270a      	movs	r7, #10
 8007b90:	461d      	mov	r5, r3
 8007b92:	461a      	mov	r2, r3
 8007b94:	3b01      	subs	r3, #1
 8007b96:	fbb1 f6f7 	udiv	r6, r1, r7
 8007b9a:	fb07 1416 	mls	r4, r7, r6, r1
 8007b9e:	3430      	adds	r4, #48	@ 0x30
 8007ba0:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007ba4:	460c      	mov	r4, r1
 8007ba6:	4631      	mov	r1, r6
 8007ba8:	2c63      	cmp	r4, #99	@ 0x63
 8007baa:	dcf2      	bgt.n	8007b92 <__exponent+0x1c>
 8007bac:	3130      	adds	r1, #48	@ 0x30
 8007bae:	1e94      	subs	r4, r2, #2
 8007bb0:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007bb4:	1c41      	adds	r1, r0, #1
 8007bb6:	4623      	mov	r3, r4
 8007bb8:	42ab      	cmp	r3, r5
 8007bba:	d30a      	bcc.n	8007bd2 <__exponent+0x5c>
 8007bbc:	f10d 0309 	add.w	r3, sp, #9
 8007bc0:	1a9b      	subs	r3, r3, r2
 8007bc2:	42ac      	cmp	r4, r5
 8007bc4:	bf88      	it	hi
 8007bc6:	2300      	movhi	r3, #0
 8007bc8:	3302      	adds	r3, #2
 8007bca:	4403      	add	r3, r0
 8007bcc:	1a18      	subs	r0, r3, r0
 8007bce:	b003      	add	sp, #12
 8007bd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007bd2:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007bd6:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007bda:	e7ed      	b.n	8007bb8 <__exponent+0x42>
 8007bdc:	2330      	movs	r3, #48	@ 0x30
 8007bde:	3130      	adds	r1, #48	@ 0x30
 8007be0:	7083      	strb	r3, [r0, #2]
 8007be2:	1d03      	adds	r3, r0, #4
 8007be4:	70c1      	strb	r1, [r0, #3]
 8007be6:	e7f1      	b.n	8007bcc <__exponent+0x56>

08007be8 <_printf_float>:
 8007be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bec:	b08d      	sub	sp, #52	@ 0x34
 8007bee:	460c      	mov	r4, r1
 8007bf0:	4616      	mov	r6, r2
 8007bf2:	461f      	mov	r7, r3
 8007bf4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007bf8:	4605      	mov	r5, r0
 8007bfa:	f000 fcf3 	bl	80085e4 <_localeconv_r>
 8007bfe:	6803      	ldr	r3, [r0, #0]
 8007c00:	4618      	mov	r0, r3
 8007c02:	9304      	str	r3, [sp, #16]
 8007c04:	f7f8 fb48 	bl	8000298 <strlen>
 8007c08:	2300      	movs	r3, #0
 8007c0a:	9005      	str	r0, [sp, #20]
 8007c0c:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c0e:	f8d8 3000 	ldr.w	r3, [r8]
 8007c12:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007c16:	3307      	adds	r3, #7
 8007c18:	f8d4 b000 	ldr.w	fp, [r4]
 8007c1c:	f023 0307 	bic.w	r3, r3, #7
 8007c20:	f103 0208 	add.w	r2, r3, #8
 8007c24:	f8c8 2000 	str.w	r2, [r8]
 8007c28:	f04f 32ff 	mov.w	r2, #4294967295
 8007c2c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007c30:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007c34:	f8cd 8018 	str.w	r8, [sp, #24]
 8007c38:	9307      	str	r3, [sp, #28]
 8007c3a:	4b9d      	ldr	r3, [pc, #628]	@ (8007eb0 <_printf_float+0x2c8>)
 8007c3c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007c40:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007c44:	f7f8 ff86 	bl	8000b54 <__aeabi_dcmpun>
 8007c48:	bb70      	cbnz	r0, 8007ca8 <_printf_float+0xc0>
 8007c4a:	f04f 32ff 	mov.w	r2, #4294967295
 8007c4e:	4b98      	ldr	r3, [pc, #608]	@ (8007eb0 <_printf_float+0x2c8>)
 8007c50:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007c54:	f7f8 ff60 	bl	8000b18 <__aeabi_dcmple>
 8007c58:	bb30      	cbnz	r0, 8007ca8 <_printf_float+0xc0>
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	4640      	mov	r0, r8
 8007c60:	4649      	mov	r1, r9
 8007c62:	f7f8 ff4f 	bl	8000b04 <__aeabi_dcmplt>
 8007c66:	b110      	cbz	r0, 8007c6e <_printf_float+0x86>
 8007c68:	232d      	movs	r3, #45	@ 0x2d
 8007c6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c6e:	4a91      	ldr	r2, [pc, #580]	@ (8007eb4 <_printf_float+0x2cc>)
 8007c70:	4b91      	ldr	r3, [pc, #580]	@ (8007eb8 <_printf_float+0x2d0>)
 8007c72:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007c76:	bf8c      	ite	hi
 8007c78:	4690      	movhi	r8, r2
 8007c7a:	4698      	movls	r8, r3
 8007c7c:	2303      	movs	r3, #3
 8007c7e:	f04f 0900 	mov.w	r9, #0
 8007c82:	6123      	str	r3, [r4, #16]
 8007c84:	f02b 0304 	bic.w	r3, fp, #4
 8007c88:	6023      	str	r3, [r4, #0]
 8007c8a:	4633      	mov	r3, r6
 8007c8c:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007c8e:	4621      	mov	r1, r4
 8007c90:	4628      	mov	r0, r5
 8007c92:	9700      	str	r7, [sp, #0]
 8007c94:	f000 f9d2 	bl	800803c <_printf_common>
 8007c98:	3001      	adds	r0, #1
 8007c9a:	f040 808d 	bne.w	8007db8 <_printf_float+0x1d0>
 8007c9e:	f04f 30ff 	mov.w	r0, #4294967295
 8007ca2:	b00d      	add	sp, #52	@ 0x34
 8007ca4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ca8:	4642      	mov	r2, r8
 8007caa:	464b      	mov	r3, r9
 8007cac:	4640      	mov	r0, r8
 8007cae:	4649      	mov	r1, r9
 8007cb0:	f7f8 ff50 	bl	8000b54 <__aeabi_dcmpun>
 8007cb4:	b140      	cbz	r0, 8007cc8 <_printf_float+0xe0>
 8007cb6:	464b      	mov	r3, r9
 8007cb8:	4a80      	ldr	r2, [pc, #512]	@ (8007ebc <_printf_float+0x2d4>)
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	bfbc      	itt	lt
 8007cbe:	232d      	movlt	r3, #45	@ 0x2d
 8007cc0:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007cc4:	4b7e      	ldr	r3, [pc, #504]	@ (8007ec0 <_printf_float+0x2d8>)
 8007cc6:	e7d4      	b.n	8007c72 <_printf_float+0x8a>
 8007cc8:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007ccc:	6863      	ldr	r3, [r4, #4]
 8007cce:	9206      	str	r2, [sp, #24]
 8007cd0:	1c5a      	adds	r2, r3, #1
 8007cd2:	d13b      	bne.n	8007d4c <_printf_float+0x164>
 8007cd4:	2306      	movs	r3, #6
 8007cd6:	6063      	str	r3, [r4, #4]
 8007cd8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007cdc:	2300      	movs	r3, #0
 8007cde:	4628      	mov	r0, r5
 8007ce0:	6022      	str	r2, [r4, #0]
 8007ce2:	9303      	str	r3, [sp, #12]
 8007ce4:	ab0a      	add	r3, sp, #40	@ 0x28
 8007ce6:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007cea:	ab09      	add	r3, sp, #36	@ 0x24
 8007cec:	ec49 8b10 	vmov	d0, r8, r9
 8007cf0:	9300      	str	r3, [sp, #0]
 8007cf2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007cf6:	6861      	ldr	r1, [r4, #4]
 8007cf8:	f7ff fed8 	bl	8007aac <__cvt>
 8007cfc:	9b06      	ldr	r3, [sp, #24]
 8007cfe:	4680      	mov	r8, r0
 8007d00:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007d02:	2b47      	cmp	r3, #71	@ 0x47
 8007d04:	d129      	bne.n	8007d5a <_printf_float+0x172>
 8007d06:	1cc8      	adds	r0, r1, #3
 8007d08:	db02      	blt.n	8007d10 <_printf_float+0x128>
 8007d0a:	6863      	ldr	r3, [r4, #4]
 8007d0c:	4299      	cmp	r1, r3
 8007d0e:	dd41      	ble.n	8007d94 <_printf_float+0x1ac>
 8007d10:	f1aa 0a02 	sub.w	sl, sl, #2
 8007d14:	fa5f fa8a 	uxtb.w	sl, sl
 8007d18:	3901      	subs	r1, #1
 8007d1a:	4652      	mov	r2, sl
 8007d1c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007d20:	9109      	str	r1, [sp, #36]	@ 0x24
 8007d22:	f7ff ff28 	bl	8007b76 <__exponent>
 8007d26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007d28:	4681      	mov	r9, r0
 8007d2a:	1813      	adds	r3, r2, r0
 8007d2c:	2a01      	cmp	r2, #1
 8007d2e:	6123      	str	r3, [r4, #16]
 8007d30:	dc02      	bgt.n	8007d38 <_printf_float+0x150>
 8007d32:	6822      	ldr	r2, [r4, #0]
 8007d34:	07d2      	lsls	r2, r2, #31
 8007d36:	d501      	bpl.n	8007d3c <_printf_float+0x154>
 8007d38:	3301      	adds	r3, #1
 8007d3a:	6123      	str	r3, [r4, #16]
 8007d3c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d0a2      	beq.n	8007c8a <_printf_float+0xa2>
 8007d44:	232d      	movs	r3, #45	@ 0x2d
 8007d46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d4a:	e79e      	b.n	8007c8a <_printf_float+0xa2>
 8007d4c:	9a06      	ldr	r2, [sp, #24]
 8007d4e:	2a47      	cmp	r2, #71	@ 0x47
 8007d50:	d1c2      	bne.n	8007cd8 <_printf_float+0xf0>
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d1c0      	bne.n	8007cd8 <_printf_float+0xf0>
 8007d56:	2301      	movs	r3, #1
 8007d58:	e7bd      	b.n	8007cd6 <_printf_float+0xee>
 8007d5a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007d5e:	d9db      	bls.n	8007d18 <_printf_float+0x130>
 8007d60:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007d64:	d118      	bne.n	8007d98 <_printf_float+0x1b0>
 8007d66:	2900      	cmp	r1, #0
 8007d68:	6863      	ldr	r3, [r4, #4]
 8007d6a:	dd0b      	ble.n	8007d84 <_printf_float+0x19c>
 8007d6c:	6121      	str	r1, [r4, #16]
 8007d6e:	b913      	cbnz	r3, 8007d76 <_printf_float+0x18e>
 8007d70:	6822      	ldr	r2, [r4, #0]
 8007d72:	07d0      	lsls	r0, r2, #31
 8007d74:	d502      	bpl.n	8007d7c <_printf_float+0x194>
 8007d76:	3301      	adds	r3, #1
 8007d78:	440b      	add	r3, r1
 8007d7a:	6123      	str	r3, [r4, #16]
 8007d7c:	f04f 0900 	mov.w	r9, #0
 8007d80:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007d82:	e7db      	b.n	8007d3c <_printf_float+0x154>
 8007d84:	b913      	cbnz	r3, 8007d8c <_printf_float+0x1a4>
 8007d86:	6822      	ldr	r2, [r4, #0]
 8007d88:	07d2      	lsls	r2, r2, #31
 8007d8a:	d501      	bpl.n	8007d90 <_printf_float+0x1a8>
 8007d8c:	3302      	adds	r3, #2
 8007d8e:	e7f4      	b.n	8007d7a <_printf_float+0x192>
 8007d90:	2301      	movs	r3, #1
 8007d92:	e7f2      	b.n	8007d7a <_printf_float+0x192>
 8007d94:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007d98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d9a:	4299      	cmp	r1, r3
 8007d9c:	db05      	blt.n	8007daa <_printf_float+0x1c2>
 8007d9e:	6823      	ldr	r3, [r4, #0]
 8007da0:	6121      	str	r1, [r4, #16]
 8007da2:	07d8      	lsls	r0, r3, #31
 8007da4:	d5ea      	bpl.n	8007d7c <_printf_float+0x194>
 8007da6:	1c4b      	adds	r3, r1, #1
 8007da8:	e7e7      	b.n	8007d7a <_printf_float+0x192>
 8007daa:	2900      	cmp	r1, #0
 8007dac:	bfd4      	ite	le
 8007dae:	f1c1 0202 	rsble	r2, r1, #2
 8007db2:	2201      	movgt	r2, #1
 8007db4:	4413      	add	r3, r2
 8007db6:	e7e0      	b.n	8007d7a <_printf_float+0x192>
 8007db8:	6823      	ldr	r3, [r4, #0]
 8007dba:	055a      	lsls	r2, r3, #21
 8007dbc:	d407      	bmi.n	8007dce <_printf_float+0x1e6>
 8007dbe:	6923      	ldr	r3, [r4, #16]
 8007dc0:	4642      	mov	r2, r8
 8007dc2:	4631      	mov	r1, r6
 8007dc4:	4628      	mov	r0, r5
 8007dc6:	47b8      	blx	r7
 8007dc8:	3001      	adds	r0, #1
 8007dca:	d12b      	bne.n	8007e24 <_printf_float+0x23c>
 8007dcc:	e767      	b.n	8007c9e <_printf_float+0xb6>
 8007dce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007dd2:	f240 80dd 	bls.w	8007f90 <_printf_float+0x3a8>
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	2300      	movs	r3, #0
 8007dda:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007dde:	f7f8 fe87 	bl	8000af0 <__aeabi_dcmpeq>
 8007de2:	2800      	cmp	r0, #0
 8007de4:	d033      	beq.n	8007e4e <_printf_float+0x266>
 8007de6:	2301      	movs	r3, #1
 8007de8:	4a36      	ldr	r2, [pc, #216]	@ (8007ec4 <_printf_float+0x2dc>)
 8007dea:	4631      	mov	r1, r6
 8007dec:	4628      	mov	r0, r5
 8007dee:	47b8      	blx	r7
 8007df0:	3001      	adds	r0, #1
 8007df2:	f43f af54 	beq.w	8007c9e <_printf_float+0xb6>
 8007df6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007dfa:	4543      	cmp	r3, r8
 8007dfc:	db02      	blt.n	8007e04 <_printf_float+0x21c>
 8007dfe:	6823      	ldr	r3, [r4, #0]
 8007e00:	07d8      	lsls	r0, r3, #31
 8007e02:	d50f      	bpl.n	8007e24 <_printf_float+0x23c>
 8007e04:	4631      	mov	r1, r6
 8007e06:	4628      	mov	r0, r5
 8007e08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e0c:	47b8      	blx	r7
 8007e0e:	3001      	adds	r0, #1
 8007e10:	f43f af45 	beq.w	8007c9e <_printf_float+0xb6>
 8007e14:	f04f 0900 	mov.w	r9, #0
 8007e18:	f108 38ff 	add.w	r8, r8, #4294967295
 8007e1c:	f104 0a1a 	add.w	sl, r4, #26
 8007e20:	45c8      	cmp	r8, r9
 8007e22:	dc09      	bgt.n	8007e38 <_printf_float+0x250>
 8007e24:	6823      	ldr	r3, [r4, #0]
 8007e26:	079b      	lsls	r3, r3, #30
 8007e28:	f100 8103 	bmi.w	8008032 <_printf_float+0x44a>
 8007e2c:	68e0      	ldr	r0, [r4, #12]
 8007e2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e30:	4298      	cmp	r0, r3
 8007e32:	bfb8      	it	lt
 8007e34:	4618      	movlt	r0, r3
 8007e36:	e734      	b.n	8007ca2 <_printf_float+0xba>
 8007e38:	2301      	movs	r3, #1
 8007e3a:	4652      	mov	r2, sl
 8007e3c:	4631      	mov	r1, r6
 8007e3e:	4628      	mov	r0, r5
 8007e40:	47b8      	blx	r7
 8007e42:	3001      	adds	r0, #1
 8007e44:	f43f af2b 	beq.w	8007c9e <_printf_float+0xb6>
 8007e48:	f109 0901 	add.w	r9, r9, #1
 8007e4c:	e7e8      	b.n	8007e20 <_printf_float+0x238>
 8007e4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	dc39      	bgt.n	8007ec8 <_printf_float+0x2e0>
 8007e54:	2301      	movs	r3, #1
 8007e56:	4a1b      	ldr	r2, [pc, #108]	@ (8007ec4 <_printf_float+0x2dc>)
 8007e58:	4631      	mov	r1, r6
 8007e5a:	4628      	mov	r0, r5
 8007e5c:	47b8      	blx	r7
 8007e5e:	3001      	adds	r0, #1
 8007e60:	f43f af1d 	beq.w	8007c9e <_printf_float+0xb6>
 8007e64:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007e68:	ea59 0303 	orrs.w	r3, r9, r3
 8007e6c:	d102      	bne.n	8007e74 <_printf_float+0x28c>
 8007e6e:	6823      	ldr	r3, [r4, #0]
 8007e70:	07d9      	lsls	r1, r3, #31
 8007e72:	d5d7      	bpl.n	8007e24 <_printf_float+0x23c>
 8007e74:	4631      	mov	r1, r6
 8007e76:	4628      	mov	r0, r5
 8007e78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e7c:	47b8      	blx	r7
 8007e7e:	3001      	adds	r0, #1
 8007e80:	f43f af0d 	beq.w	8007c9e <_printf_float+0xb6>
 8007e84:	f04f 0a00 	mov.w	sl, #0
 8007e88:	f104 0b1a 	add.w	fp, r4, #26
 8007e8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e8e:	425b      	negs	r3, r3
 8007e90:	4553      	cmp	r3, sl
 8007e92:	dc01      	bgt.n	8007e98 <_printf_float+0x2b0>
 8007e94:	464b      	mov	r3, r9
 8007e96:	e793      	b.n	8007dc0 <_printf_float+0x1d8>
 8007e98:	2301      	movs	r3, #1
 8007e9a:	465a      	mov	r2, fp
 8007e9c:	4631      	mov	r1, r6
 8007e9e:	4628      	mov	r0, r5
 8007ea0:	47b8      	blx	r7
 8007ea2:	3001      	adds	r0, #1
 8007ea4:	f43f aefb 	beq.w	8007c9e <_printf_float+0xb6>
 8007ea8:	f10a 0a01 	add.w	sl, sl, #1
 8007eac:	e7ee      	b.n	8007e8c <_printf_float+0x2a4>
 8007eae:	bf00      	nop
 8007eb0:	7fefffff 	.word	0x7fefffff
 8007eb4:	0800b770 	.word	0x0800b770
 8007eb8:	0800b76c 	.word	0x0800b76c
 8007ebc:	0800b778 	.word	0x0800b778
 8007ec0:	0800b774 	.word	0x0800b774
 8007ec4:	0800b77c 	.word	0x0800b77c
 8007ec8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007eca:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007ece:	4553      	cmp	r3, sl
 8007ed0:	bfa8      	it	ge
 8007ed2:	4653      	movge	r3, sl
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	4699      	mov	r9, r3
 8007ed8:	dc36      	bgt.n	8007f48 <_printf_float+0x360>
 8007eda:	f04f 0b00 	mov.w	fp, #0
 8007ede:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007ee2:	f104 021a 	add.w	r2, r4, #26
 8007ee6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007ee8:	9306      	str	r3, [sp, #24]
 8007eea:	eba3 0309 	sub.w	r3, r3, r9
 8007eee:	455b      	cmp	r3, fp
 8007ef0:	dc31      	bgt.n	8007f56 <_printf_float+0x36e>
 8007ef2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ef4:	459a      	cmp	sl, r3
 8007ef6:	dc3a      	bgt.n	8007f6e <_printf_float+0x386>
 8007ef8:	6823      	ldr	r3, [r4, #0]
 8007efa:	07da      	lsls	r2, r3, #31
 8007efc:	d437      	bmi.n	8007f6e <_printf_float+0x386>
 8007efe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f00:	ebaa 0903 	sub.w	r9, sl, r3
 8007f04:	9b06      	ldr	r3, [sp, #24]
 8007f06:	ebaa 0303 	sub.w	r3, sl, r3
 8007f0a:	4599      	cmp	r9, r3
 8007f0c:	bfa8      	it	ge
 8007f0e:	4699      	movge	r9, r3
 8007f10:	f1b9 0f00 	cmp.w	r9, #0
 8007f14:	dc33      	bgt.n	8007f7e <_printf_float+0x396>
 8007f16:	f04f 0800 	mov.w	r8, #0
 8007f1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007f1e:	f104 0b1a 	add.w	fp, r4, #26
 8007f22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f24:	ebaa 0303 	sub.w	r3, sl, r3
 8007f28:	eba3 0309 	sub.w	r3, r3, r9
 8007f2c:	4543      	cmp	r3, r8
 8007f2e:	f77f af79 	ble.w	8007e24 <_printf_float+0x23c>
 8007f32:	2301      	movs	r3, #1
 8007f34:	465a      	mov	r2, fp
 8007f36:	4631      	mov	r1, r6
 8007f38:	4628      	mov	r0, r5
 8007f3a:	47b8      	blx	r7
 8007f3c:	3001      	adds	r0, #1
 8007f3e:	f43f aeae 	beq.w	8007c9e <_printf_float+0xb6>
 8007f42:	f108 0801 	add.w	r8, r8, #1
 8007f46:	e7ec      	b.n	8007f22 <_printf_float+0x33a>
 8007f48:	4642      	mov	r2, r8
 8007f4a:	4631      	mov	r1, r6
 8007f4c:	4628      	mov	r0, r5
 8007f4e:	47b8      	blx	r7
 8007f50:	3001      	adds	r0, #1
 8007f52:	d1c2      	bne.n	8007eda <_printf_float+0x2f2>
 8007f54:	e6a3      	b.n	8007c9e <_printf_float+0xb6>
 8007f56:	2301      	movs	r3, #1
 8007f58:	4631      	mov	r1, r6
 8007f5a:	4628      	mov	r0, r5
 8007f5c:	9206      	str	r2, [sp, #24]
 8007f5e:	47b8      	blx	r7
 8007f60:	3001      	adds	r0, #1
 8007f62:	f43f ae9c 	beq.w	8007c9e <_printf_float+0xb6>
 8007f66:	f10b 0b01 	add.w	fp, fp, #1
 8007f6a:	9a06      	ldr	r2, [sp, #24]
 8007f6c:	e7bb      	b.n	8007ee6 <_printf_float+0x2fe>
 8007f6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f72:	4631      	mov	r1, r6
 8007f74:	4628      	mov	r0, r5
 8007f76:	47b8      	blx	r7
 8007f78:	3001      	adds	r0, #1
 8007f7a:	d1c0      	bne.n	8007efe <_printf_float+0x316>
 8007f7c:	e68f      	b.n	8007c9e <_printf_float+0xb6>
 8007f7e:	9a06      	ldr	r2, [sp, #24]
 8007f80:	464b      	mov	r3, r9
 8007f82:	4631      	mov	r1, r6
 8007f84:	4628      	mov	r0, r5
 8007f86:	4442      	add	r2, r8
 8007f88:	47b8      	blx	r7
 8007f8a:	3001      	adds	r0, #1
 8007f8c:	d1c3      	bne.n	8007f16 <_printf_float+0x32e>
 8007f8e:	e686      	b.n	8007c9e <_printf_float+0xb6>
 8007f90:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007f94:	f1ba 0f01 	cmp.w	sl, #1
 8007f98:	dc01      	bgt.n	8007f9e <_printf_float+0x3b6>
 8007f9a:	07db      	lsls	r3, r3, #31
 8007f9c:	d536      	bpl.n	800800c <_printf_float+0x424>
 8007f9e:	2301      	movs	r3, #1
 8007fa0:	4642      	mov	r2, r8
 8007fa2:	4631      	mov	r1, r6
 8007fa4:	4628      	mov	r0, r5
 8007fa6:	47b8      	blx	r7
 8007fa8:	3001      	adds	r0, #1
 8007faa:	f43f ae78 	beq.w	8007c9e <_printf_float+0xb6>
 8007fae:	4631      	mov	r1, r6
 8007fb0:	4628      	mov	r0, r5
 8007fb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007fb6:	47b8      	blx	r7
 8007fb8:	3001      	adds	r0, #1
 8007fba:	f43f ae70 	beq.w	8007c9e <_printf_float+0xb6>
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007fc6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007fca:	f7f8 fd91 	bl	8000af0 <__aeabi_dcmpeq>
 8007fce:	b9c0      	cbnz	r0, 8008002 <_printf_float+0x41a>
 8007fd0:	4653      	mov	r3, sl
 8007fd2:	f108 0201 	add.w	r2, r8, #1
 8007fd6:	4631      	mov	r1, r6
 8007fd8:	4628      	mov	r0, r5
 8007fda:	47b8      	blx	r7
 8007fdc:	3001      	adds	r0, #1
 8007fde:	d10c      	bne.n	8007ffa <_printf_float+0x412>
 8007fe0:	e65d      	b.n	8007c9e <_printf_float+0xb6>
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	465a      	mov	r2, fp
 8007fe6:	4631      	mov	r1, r6
 8007fe8:	4628      	mov	r0, r5
 8007fea:	47b8      	blx	r7
 8007fec:	3001      	adds	r0, #1
 8007fee:	f43f ae56 	beq.w	8007c9e <_printf_float+0xb6>
 8007ff2:	f108 0801 	add.w	r8, r8, #1
 8007ff6:	45d0      	cmp	r8, sl
 8007ff8:	dbf3      	blt.n	8007fe2 <_printf_float+0x3fa>
 8007ffa:	464b      	mov	r3, r9
 8007ffc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008000:	e6df      	b.n	8007dc2 <_printf_float+0x1da>
 8008002:	f04f 0800 	mov.w	r8, #0
 8008006:	f104 0b1a 	add.w	fp, r4, #26
 800800a:	e7f4      	b.n	8007ff6 <_printf_float+0x40e>
 800800c:	2301      	movs	r3, #1
 800800e:	4642      	mov	r2, r8
 8008010:	e7e1      	b.n	8007fd6 <_printf_float+0x3ee>
 8008012:	2301      	movs	r3, #1
 8008014:	464a      	mov	r2, r9
 8008016:	4631      	mov	r1, r6
 8008018:	4628      	mov	r0, r5
 800801a:	47b8      	blx	r7
 800801c:	3001      	adds	r0, #1
 800801e:	f43f ae3e 	beq.w	8007c9e <_printf_float+0xb6>
 8008022:	f108 0801 	add.w	r8, r8, #1
 8008026:	68e3      	ldr	r3, [r4, #12]
 8008028:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800802a:	1a5b      	subs	r3, r3, r1
 800802c:	4543      	cmp	r3, r8
 800802e:	dcf0      	bgt.n	8008012 <_printf_float+0x42a>
 8008030:	e6fc      	b.n	8007e2c <_printf_float+0x244>
 8008032:	f04f 0800 	mov.w	r8, #0
 8008036:	f104 0919 	add.w	r9, r4, #25
 800803a:	e7f4      	b.n	8008026 <_printf_float+0x43e>

0800803c <_printf_common>:
 800803c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008040:	4616      	mov	r6, r2
 8008042:	4698      	mov	r8, r3
 8008044:	688a      	ldr	r2, [r1, #8]
 8008046:	4607      	mov	r7, r0
 8008048:	690b      	ldr	r3, [r1, #16]
 800804a:	460c      	mov	r4, r1
 800804c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008050:	4293      	cmp	r3, r2
 8008052:	bfb8      	it	lt
 8008054:	4613      	movlt	r3, r2
 8008056:	6033      	str	r3, [r6, #0]
 8008058:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800805c:	b10a      	cbz	r2, 8008062 <_printf_common+0x26>
 800805e:	3301      	adds	r3, #1
 8008060:	6033      	str	r3, [r6, #0]
 8008062:	6823      	ldr	r3, [r4, #0]
 8008064:	0699      	lsls	r1, r3, #26
 8008066:	bf42      	ittt	mi
 8008068:	6833      	ldrmi	r3, [r6, #0]
 800806a:	3302      	addmi	r3, #2
 800806c:	6033      	strmi	r3, [r6, #0]
 800806e:	6825      	ldr	r5, [r4, #0]
 8008070:	f015 0506 	ands.w	r5, r5, #6
 8008074:	d106      	bne.n	8008084 <_printf_common+0x48>
 8008076:	f104 0a19 	add.w	sl, r4, #25
 800807a:	68e3      	ldr	r3, [r4, #12]
 800807c:	6832      	ldr	r2, [r6, #0]
 800807e:	1a9b      	subs	r3, r3, r2
 8008080:	42ab      	cmp	r3, r5
 8008082:	dc2b      	bgt.n	80080dc <_printf_common+0xa0>
 8008084:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008088:	6822      	ldr	r2, [r4, #0]
 800808a:	3b00      	subs	r3, #0
 800808c:	bf18      	it	ne
 800808e:	2301      	movne	r3, #1
 8008090:	0692      	lsls	r2, r2, #26
 8008092:	d430      	bmi.n	80080f6 <_printf_common+0xba>
 8008094:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008098:	4641      	mov	r1, r8
 800809a:	4638      	mov	r0, r7
 800809c:	47c8      	blx	r9
 800809e:	3001      	adds	r0, #1
 80080a0:	d023      	beq.n	80080ea <_printf_common+0xae>
 80080a2:	6823      	ldr	r3, [r4, #0]
 80080a4:	341a      	adds	r4, #26
 80080a6:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 80080aa:	f003 0306 	and.w	r3, r3, #6
 80080ae:	2b04      	cmp	r3, #4
 80080b0:	bf0a      	itet	eq
 80080b2:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 80080b6:	2500      	movne	r5, #0
 80080b8:	6833      	ldreq	r3, [r6, #0]
 80080ba:	f04f 0600 	mov.w	r6, #0
 80080be:	bf08      	it	eq
 80080c0:	1aed      	subeq	r5, r5, r3
 80080c2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80080c6:	bf08      	it	eq
 80080c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80080cc:	4293      	cmp	r3, r2
 80080ce:	bfc4      	itt	gt
 80080d0:	1a9b      	subgt	r3, r3, r2
 80080d2:	18ed      	addgt	r5, r5, r3
 80080d4:	42b5      	cmp	r5, r6
 80080d6:	d11a      	bne.n	800810e <_printf_common+0xd2>
 80080d8:	2000      	movs	r0, #0
 80080da:	e008      	b.n	80080ee <_printf_common+0xb2>
 80080dc:	2301      	movs	r3, #1
 80080de:	4652      	mov	r2, sl
 80080e0:	4641      	mov	r1, r8
 80080e2:	4638      	mov	r0, r7
 80080e4:	47c8      	blx	r9
 80080e6:	3001      	adds	r0, #1
 80080e8:	d103      	bne.n	80080f2 <_printf_common+0xb6>
 80080ea:	f04f 30ff 	mov.w	r0, #4294967295
 80080ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080f2:	3501      	adds	r5, #1
 80080f4:	e7c1      	b.n	800807a <_printf_common+0x3e>
 80080f6:	18e1      	adds	r1, r4, r3
 80080f8:	1c5a      	adds	r2, r3, #1
 80080fa:	2030      	movs	r0, #48	@ 0x30
 80080fc:	3302      	adds	r3, #2
 80080fe:	4422      	add	r2, r4
 8008100:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008104:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008108:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800810c:	e7c2      	b.n	8008094 <_printf_common+0x58>
 800810e:	2301      	movs	r3, #1
 8008110:	4622      	mov	r2, r4
 8008112:	4641      	mov	r1, r8
 8008114:	4638      	mov	r0, r7
 8008116:	47c8      	blx	r9
 8008118:	3001      	adds	r0, #1
 800811a:	d0e6      	beq.n	80080ea <_printf_common+0xae>
 800811c:	3601      	adds	r6, #1
 800811e:	e7d9      	b.n	80080d4 <_printf_common+0x98>

08008120 <_printf_i>:
 8008120:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008124:	7e0f      	ldrb	r7, [r1, #24]
 8008126:	4691      	mov	r9, r2
 8008128:	4680      	mov	r8, r0
 800812a:	460c      	mov	r4, r1
 800812c:	2f78      	cmp	r7, #120	@ 0x78
 800812e:	469a      	mov	sl, r3
 8008130:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008132:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008136:	d807      	bhi.n	8008148 <_printf_i+0x28>
 8008138:	2f62      	cmp	r7, #98	@ 0x62
 800813a:	d80a      	bhi.n	8008152 <_printf_i+0x32>
 800813c:	2f00      	cmp	r7, #0
 800813e:	f000 80d1 	beq.w	80082e4 <_printf_i+0x1c4>
 8008142:	2f58      	cmp	r7, #88	@ 0x58
 8008144:	f000 80b8 	beq.w	80082b8 <_printf_i+0x198>
 8008148:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800814c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008150:	e03a      	b.n	80081c8 <_printf_i+0xa8>
 8008152:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008156:	2b15      	cmp	r3, #21
 8008158:	d8f6      	bhi.n	8008148 <_printf_i+0x28>
 800815a:	a101      	add	r1, pc, #4	@ (adr r1, 8008160 <_printf_i+0x40>)
 800815c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008160:	080081b9 	.word	0x080081b9
 8008164:	080081cd 	.word	0x080081cd
 8008168:	08008149 	.word	0x08008149
 800816c:	08008149 	.word	0x08008149
 8008170:	08008149 	.word	0x08008149
 8008174:	08008149 	.word	0x08008149
 8008178:	080081cd 	.word	0x080081cd
 800817c:	08008149 	.word	0x08008149
 8008180:	08008149 	.word	0x08008149
 8008184:	08008149 	.word	0x08008149
 8008188:	08008149 	.word	0x08008149
 800818c:	080082cb 	.word	0x080082cb
 8008190:	080081f7 	.word	0x080081f7
 8008194:	08008285 	.word	0x08008285
 8008198:	08008149 	.word	0x08008149
 800819c:	08008149 	.word	0x08008149
 80081a0:	080082ed 	.word	0x080082ed
 80081a4:	08008149 	.word	0x08008149
 80081a8:	080081f7 	.word	0x080081f7
 80081ac:	08008149 	.word	0x08008149
 80081b0:	08008149 	.word	0x08008149
 80081b4:	0800828d 	.word	0x0800828d
 80081b8:	6833      	ldr	r3, [r6, #0]
 80081ba:	1d1a      	adds	r2, r3, #4
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	6032      	str	r2, [r6, #0]
 80081c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80081c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80081c8:	2301      	movs	r3, #1
 80081ca:	e09c      	b.n	8008306 <_printf_i+0x1e6>
 80081cc:	6833      	ldr	r3, [r6, #0]
 80081ce:	6820      	ldr	r0, [r4, #0]
 80081d0:	1d19      	adds	r1, r3, #4
 80081d2:	6031      	str	r1, [r6, #0]
 80081d4:	0606      	lsls	r6, r0, #24
 80081d6:	d501      	bpl.n	80081dc <_printf_i+0xbc>
 80081d8:	681d      	ldr	r5, [r3, #0]
 80081da:	e003      	b.n	80081e4 <_printf_i+0xc4>
 80081dc:	0645      	lsls	r5, r0, #25
 80081de:	d5fb      	bpl.n	80081d8 <_printf_i+0xb8>
 80081e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80081e4:	2d00      	cmp	r5, #0
 80081e6:	da03      	bge.n	80081f0 <_printf_i+0xd0>
 80081e8:	232d      	movs	r3, #45	@ 0x2d
 80081ea:	426d      	negs	r5, r5
 80081ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80081f0:	4858      	ldr	r0, [pc, #352]	@ (8008354 <_printf_i+0x234>)
 80081f2:	230a      	movs	r3, #10
 80081f4:	e011      	b.n	800821a <_printf_i+0xfa>
 80081f6:	6821      	ldr	r1, [r4, #0]
 80081f8:	6833      	ldr	r3, [r6, #0]
 80081fa:	0608      	lsls	r0, r1, #24
 80081fc:	f853 5b04 	ldr.w	r5, [r3], #4
 8008200:	d402      	bmi.n	8008208 <_printf_i+0xe8>
 8008202:	0649      	lsls	r1, r1, #25
 8008204:	bf48      	it	mi
 8008206:	b2ad      	uxthmi	r5, r5
 8008208:	2f6f      	cmp	r7, #111	@ 0x6f
 800820a:	6033      	str	r3, [r6, #0]
 800820c:	4851      	ldr	r0, [pc, #324]	@ (8008354 <_printf_i+0x234>)
 800820e:	bf14      	ite	ne
 8008210:	230a      	movne	r3, #10
 8008212:	2308      	moveq	r3, #8
 8008214:	2100      	movs	r1, #0
 8008216:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800821a:	6866      	ldr	r6, [r4, #4]
 800821c:	2e00      	cmp	r6, #0
 800821e:	60a6      	str	r6, [r4, #8]
 8008220:	db05      	blt.n	800822e <_printf_i+0x10e>
 8008222:	6821      	ldr	r1, [r4, #0]
 8008224:	432e      	orrs	r6, r5
 8008226:	f021 0104 	bic.w	r1, r1, #4
 800822a:	6021      	str	r1, [r4, #0]
 800822c:	d04b      	beq.n	80082c6 <_printf_i+0x1a6>
 800822e:	4616      	mov	r6, r2
 8008230:	fbb5 f1f3 	udiv	r1, r5, r3
 8008234:	fb03 5711 	mls	r7, r3, r1, r5
 8008238:	5dc7      	ldrb	r7, [r0, r7]
 800823a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800823e:	462f      	mov	r7, r5
 8008240:	460d      	mov	r5, r1
 8008242:	42bb      	cmp	r3, r7
 8008244:	d9f4      	bls.n	8008230 <_printf_i+0x110>
 8008246:	2b08      	cmp	r3, #8
 8008248:	d10b      	bne.n	8008262 <_printf_i+0x142>
 800824a:	6823      	ldr	r3, [r4, #0]
 800824c:	07df      	lsls	r7, r3, #31
 800824e:	d508      	bpl.n	8008262 <_printf_i+0x142>
 8008250:	6923      	ldr	r3, [r4, #16]
 8008252:	6861      	ldr	r1, [r4, #4]
 8008254:	4299      	cmp	r1, r3
 8008256:	bfde      	ittt	le
 8008258:	2330      	movle	r3, #48	@ 0x30
 800825a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800825e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008262:	1b92      	subs	r2, r2, r6
 8008264:	6122      	str	r2, [r4, #16]
 8008266:	464b      	mov	r3, r9
 8008268:	aa03      	add	r2, sp, #12
 800826a:	4621      	mov	r1, r4
 800826c:	4640      	mov	r0, r8
 800826e:	f8cd a000 	str.w	sl, [sp]
 8008272:	f7ff fee3 	bl	800803c <_printf_common>
 8008276:	3001      	adds	r0, #1
 8008278:	d14a      	bne.n	8008310 <_printf_i+0x1f0>
 800827a:	f04f 30ff 	mov.w	r0, #4294967295
 800827e:	b004      	add	sp, #16
 8008280:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008284:	6823      	ldr	r3, [r4, #0]
 8008286:	f043 0320 	orr.w	r3, r3, #32
 800828a:	6023      	str	r3, [r4, #0]
 800828c:	2778      	movs	r7, #120	@ 0x78
 800828e:	4832      	ldr	r0, [pc, #200]	@ (8008358 <_printf_i+0x238>)
 8008290:	6823      	ldr	r3, [r4, #0]
 8008292:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008296:	061f      	lsls	r7, r3, #24
 8008298:	6831      	ldr	r1, [r6, #0]
 800829a:	f851 5b04 	ldr.w	r5, [r1], #4
 800829e:	d402      	bmi.n	80082a6 <_printf_i+0x186>
 80082a0:	065f      	lsls	r7, r3, #25
 80082a2:	bf48      	it	mi
 80082a4:	b2ad      	uxthmi	r5, r5
 80082a6:	6031      	str	r1, [r6, #0]
 80082a8:	07d9      	lsls	r1, r3, #31
 80082aa:	bf44      	itt	mi
 80082ac:	f043 0320 	orrmi.w	r3, r3, #32
 80082b0:	6023      	strmi	r3, [r4, #0]
 80082b2:	b11d      	cbz	r5, 80082bc <_printf_i+0x19c>
 80082b4:	2310      	movs	r3, #16
 80082b6:	e7ad      	b.n	8008214 <_printf_i+0xf4>
 80082b8:	4826      	ldr	r0, [pc, #152]	@ (8008354 <_printf_i+0x234>)
 80082ba:	e7e9      	b.n	8008290 <_printf_i+0x170>
 80082bc:	6823      	ldr	r3, [r4, #0]
 80082be:	f023 0320 	bic.w	r3, r3, #32
 80082c2:	6023      	str	r3, [r4, #0]
 80082c4:	e7f6      	b.n	80082b4 <_printf_i+0x194>
 80082c6:	4616      	mov	r6, r2
 80082c8:	e7bd      	b.n	8008246 <_printf_i+0x126>
 80082ca:	6833      	ldr	r3, [r6, #0]
 80082cc:	6825      	ldr	r5, [r4, #0]
 80082ce:	1d18      	adds	r0, r3, #4
 80082d0:	6961      	ldr	r1, [r4, #20]
 80082d2:	6030      	str	r0, [r6, #0]
 80082d4:	062e      	lsls	r6, r5, #24
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	d501      	bpl.n	80082de <_printf_i+0x1be>
 80082da:	6019      	str	r1, [r3, #0]
 80082dc:	e002      	b.n	80082e4 <_printf_i+0x1c4>
 80082de:	0668      	lsls	r0, r5, #25
 80082e0:	d5fb      	bpl.n	80082da <_printf_i+0x1ba>
 80082e2:	8019      	strh	r1, [r3, #0]
 80082e4:	2300      	movs	r3, #0
 80082e6:	4616      	mov	r6, r2
 80082e8:	6123      	str	r3, [r4, #16]
 80082ea:	e7bc      	b.n	8008266 <_printf_i+0x146>
 80082ec:	6833      	ldr	r3, [r6, #0]
 80082ee:	2100      	movs	r1, #0
 80082f0:	1d1a      	adds	r2, r3, #4
 80082f2:	6032      	str	r2, [r6, #0]
 80082f4:	681e      	ldr	r6, [r3, #0]
 80082f6:	6862      	ldr	r2, [r4, #4]
 80082f8:	4630      	mov	r0, r6
 80082fa:	f000 f9ea 	bl	80086d2 <memchr>
 80082fe:	b108      	cbz	r0, 8008304 <_printf_i+0x1e4>
 8008300:	1b80      	subs	r0, r0, r6
 8008302:	6060      	str	r0, [r4, #4]
 8008304:	6863      	ldr	r3, [r4, #4]
 8008306:	6123      	str	r3, [r4, #16]
 8008308:	2300      	movs	r3, #0
 800830a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800830e:	e7aa      	b.n	8008266 <_printf_i+0x146>
 8008310:	6923      	ldr	r3, [r4, #16]
 8008312:	4632      	mov	r2, r6
 8008314:	4649      	mov	r1, r9
 8008316:	4640      	mov	r0, r8
 8008318:	47d0      	blx	sl
 800831a:	3001      	adds	r0, #1
 800831c:	d0ad      	beq.n	800827a <_printf_i+0x15a>
 800831e:	6823      	ldr	r3, [r4, #0]
 8008320:	079b      	lsls	r3, r3, #30
 8008322:	d413      	bmi.n	800834c <_printf_i+0x22c>
 8008324:	68e0      	ldr	r0, [r4, #12]
 8008326:	9b03      	ldr	r3, [sp, #12]
 8008328:	4298      	cmp	r0, r3
 800832a:	bfb8      	it	lt
 800832c:	4618      	movlt	r0, r3
 800832e:	e7a6      	b.n	800827e <_printf_i+0x15e>
 8008330:	2301      	movs	r3, #1
 8008332:	4632      	mov	r2, r6
 8008334:	4649      	mov	r1, r9
 8008336:	4640      	mov	r0, r8
 8008338:	47d0      	blx	sl
 800833a:	3001      	adds	r0, #1
 800833c:	d09d      	beq.n	800827a <_printf_i+0x15a>
 800833e:	3501      	adds	r5, #1
 8008340:	68e3      	ldr	r3, [r4, #12]
 8008342:	9903      	ldr	r1, [sp, #12]
 8008344:	1a5b      	subs	r3, r3, r1
 8008346:	42ab      	cmp	r3, r5
 8008348:	dcf2      	bgt.n	8008330 <_printf_i+0x210>
 800834a:	e7eb      	b.n	8008324 <_printf_i+0x204>
 800834c:	2500      	movs	r5, #0
 800834e:	f104 0619 	add.w	r6, r4, #25
 8008352:	e7f5      	b.n	8008340 <_printf_i+0x220>
 8008354:	0800b77e 	.word	0x0800b77e
 8008358:	0800b78f 	.word	0x0800b78f

0800835c <std>:
 800835c:	2300      	movs	r3, #0
 800835e:	b510      	push	{r4, lr}
 8008360:	4604      	mov	r4, r0
 8008362:	6083      	str	r3, [r0, #8]
 8008364:	8181      	strh	r1, [r0, #12]
 8008366:	4619      	mov	r1, r3
 8008368:	6643      	str	r3, [r0, #100]	@ 0x64
 800836a:	81c2      	strh	r2, [r0, #14]
 800836c:	2208      	movs	r2, #8
 800836e:	6183      	str	r3, [r0, #24]
 8008370:	e9c0 3300 	strd	r3, r3, [r0]
 8008374:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008378:	305c      	adds	r0, #92	@ 0x5c
 800837a:	f000 f92a 	bl	80085d2 <memset>
 800837e:	4b0d      	ldr	r3, [pc, #52]	@ (80083b4 <std+0x58>)
 8008380:	6224      	str	r4, [r4, #32]
 8008382:	6263      	str	r3, [r4, #36]	@ 0x24
 8008384:	4b0c      	ldr	r3, [pc, #48]	@ (80083b8 <std+0x5c>)
 8008386:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008388:	4b0c      	ldr	r3, [pc, #48]	@ (80083bc <std+0x60>)
 800838a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800838c:	4b0c      	ldr	r3, [pc, #48]	@ (80083c0 <std+0x64>)
 800838e:	6323      	str	r3, [r4, #48]	@ 0x30
 8008390:	4b0c      	ldr	r3, [pc, #48]	@ (80083c4 <std+0x68>)
 8008392:	429c      	cmp	r4, r3
 8008394:	d006      	beq.n	80083a4 <std+0x48>
 8008396:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800839a:	4294      	cmp	r4, r2
 800839c:	d002      	beq.n	80083a4 <std+0x48>
 800839e:	33d0      	adds	r3, #208	@ 0xd0
 80083a0:	429c      	cmp	r4, r3
 80083a2:	d105      	bne.n	80083b0 <std+0x54>
 80083a4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80083a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80083ac:	f000 b98e 	b.w	80086cc <__retarget_lock_init_recursive>
 80083b0:	bd10      	pop	{r4, pc}
 80083b2:	bf00      	nop
 80083b4:	0800854d 	.word	0x0800854d
 80083b8:	0800856f 	.word	0x0800856f
 80083bc:	080085a7 	.word	0x080085a7
 80083c0:	080085cb 	.word	0x080085cb
 80083c4:	2000040c 	.word	0x2000040c

080083c8 <stdio_exit_handler>:
 80083c8:	4a02      	ldr	r2, [pc, #8]	@ (80083d4 <stdio_exit_handler+0xc>)
 80083ca:	4903      	ldr	r1, [pc, #12]	@ (80083d8 <stdio_exit_handler+0x10>)
 80083cc:	4803      	ldr	r0, [pc, #12]	@ (80083dc <stdio_exit_handler+0x14>)
 80083ce:	f000 b869 	b.w	80084a4 <_fwalk_sglue>
 80083d2:	bf00      	nop
 80083d4:	2000000c 	.word	0x2000000c
 80083d8:	0800a069 	.word	0x0800a069
 80083dc:	2000001c 	.word	0x2000001c

080083e0 <cleanup_stdio>:
 80083e0:	6841      	ldr	r1, [r0, #4]
 80083e2:	4b0c      	ldr	r3, [pc, #48]	@ (8008414 <cleanup_stdio+0x34>)
 80083e4:	4299      	cmp	r1, r3
 80083e6:	b510      	push	{r4, lr}
 80083e8:	4604      	mov	r4, r0
 80083ea:	d001      	beq.n	80083f0 <cleanup_stdio+0x10>
 80083ec:	f001 fe3c 	bl	800a068 <_fflush_r>
 80083f0:	68a1      	ldr	r1, [r4, #8]
 80083f2:	4b09      	ldr	r3, [pc, #36]	@ (8008418 <cleanup_stdio+0x38>)
 80083f4:	4299      	cmp	r1, r3
 80083f6:	d002      	beq.n	80083fe <cleanup_stdio+0x1e>
 80083f8:	4620      	mov	r0, r4
 80083fa:	f001 fe35 	bl	800a068 <_fflush_r>
 80083fe:	68e1      	ldr	r1, [r4, #12]
 8008400:	4b06      	ldr	r3, [pc, #24]	@ (800841c <cleanup_stdio+0x3c>)
 8008402:	4299      	cmp	r1, r3
 8008404:	d004      	beq.n	8008410 <cleanup_stdio+0x30>
 8008406:	4620      	mov	r0, r4
 8008408:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800840c:	f001 be2c 	b.w	800a068 <_fflush_r>
 8008410:	bd10      	pop	{r4, pc}
 8008412:	bf00      	nop
 8008414:	2000040c 	.word	0x2000040c
 8008418:	20000474 	.word	0x20000474
 800841c:	200004dc 	.word	0x200004dc

08008420 <global_stdio_init.part.0>:
 8008420:	b510      	push	{r4, lr}
 8008422:	4b0b      	ldr	r3, [pc, #44]	@ (8008450 <global_stdio_init.part.0+0x30>)
 8008424:	2104      	movs	r1, #4
 8008426:	4c0b      	ldr	r4, [pc, #44]	@ (8008454 <global_stdio_init.part.0+0x34>)
 8008428:	4a0b      	ldr	r2, [pc, #44]	@ (8008458 <global_stdio_init.part.0+0x38>)
 800842a:	4620      	mov	r0, r4
 800842c:	601a      	str	r2, [r3, #0]
 800842e:	2200      	movs	r2, #0
 8008430:	f7ff ff94 	bl	800835c <std>
 8008434:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008438:	2201      	movs	r2, #1
 800843a:	2109      	movs	r1, #9
 800843c:	f7ff ff8e 	bl	800835c <std>
 8008440:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008444:	2202      	movs	r2, #2
 8008446:	2112      	movs	r1, #18
 8008448:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800844c:	f7ff bf86 	b.w	800835c <std>
 8008450:	20000544 	.word	0x20000544
 8008454:	2000040c 	.word	0x2000040c
 8008458:	080083c9 	.word	0x080083c9

0800845c <__sfp_lock_acquire>:
 800845c:	4801      	ldr	r0, [pc, #4]	@ (8008464 <__sfp_lock_acquire+0x8>)
 800845e:	f000 b936 	b.w	80086ce <__retarget_lock_acquire_recursive>
 8008462:	bf00      	nop
 8008464:	2000054d 	.word	0x2000054d

08008468 <__sfp_lock_release>:
 8008468:	4801      	ldr	r0, [pc, #4]	@ (8008470 <__sfp_lock_release+0x8>)
 800846a:	f000 b931 	b.w	80086d0 <__retarget_lock_release_recursive>
 800846e:	bf00      	nop
 8008470:	2000054d 	.word	0x2000054d

08008474 <__sinit>:
 8008474:	b510      	push	{r4, lr}
 8008476:	4604      	mov	r4, r0
 8008478:	f7ff fff0 	bl	800845c <__sfp_lock_acquire>
 800847c:	6a23      	ldr	r3, [r4, #32]
 800847e:	b11b      	cbz	r3, 8008488 <__sinit+0x14>
 8008480:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008484:	f7ff bff0 	b.w	8008468 <__sfp_lock_release>
 8008488:	4b04      	ldr	r3, [pc, #16]	@ (800849c <__sinit+0x28>)
 800848a:	6223      	str	r3, [r4, #32]
 800848c:	4b04      	ldr	r3, [pc, #16]	@ (80084a0 <__sinit+0x2c>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d1f5      	bne.n	8008480 <__sinit+0xc>
 8008494:	f7ff ffc4 	bl	8008420 <global_stdio_init.part.0>
 8008498:	e7f2      	b.n	8008480 <__sinit+0xc>
 800849a:	bf00      	nop
 800849c:	080083e1 	.word	0x080083e1
 80084a0:	20000544 	.word	0x20000544

080084a4 <_fwalk_sglue>:
 80084a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084a8:	4607      	mov	r7, r0
 80084aa:	4688      	mov	r8, r1
 80084ac:	4614      	mov	r4, r2
 80084ae:	2600      	movs	r6, #0
 80084b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80084b4:	f1b9 0901 	subs.w	r9, r9, #1
 80084b8:	d505      	bpl.n	80084c6 <_fwalk_sglue+0x22>
 80084ba:	6824      	ldr	r4, [r4, #0]
 80084bc:	2c00      	cmp	r4, #0
 80084be:	d1f7      	bne.n	80084b0 <_fwalk_sglue+0xc>
 80084c0:	4630      	mov	r0, r6
 80084c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084c6:	89ab      	ldrh	r3, [r5, #12]
 80084c8:	2b01      	cmp	r3, #1
 80084ca:	d907      	bls.n	80084dc <_fwalk_sglue+0x38>
 80084cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80084d0:	3301      	adds	r3, #1
 80084d2:	d003      	beq.n	80084dc <_fwalk_sglue+0x38>
 80084d4:	4629      	mov	r1, r5
 80084d6:	4638      	mov	r0, r7
 80084d8:	47c0      	blx	r8
 80084da:	4306      	orrs	r6, r0
 80084dc:	3568      	adds	r5, #104	@ 0x68
 80084de:	e7e9      	b.n	80084b4 <_fwalk_sglue+0x10>

080084e0 <sniprintf>:
 80084e0:	b40c      	push	{r2, r3}
 80084e2:	4b19      	ldr	r3, [pc, #100]	@ (8008548 <sniprintf+0x68>)
 80084e4:	b530      	push	{r4, r5, lr}
 80084e6:	1e0c      	subs	r4, r1, #0
 80084e8:	b09d      	sub	sp, #116	@ 0x74
 80084ea:	681d      	ldr	r5, [r3, #0]
 80084ec:	da08      	bge.n	8008500 <sniprintf+0x20>
 80084ee:	238b      	movs	r3, #139	@ 0x8b
 80084f0:	f04f 30ff 	mov.w	r0, #4294967295
 80084f4:	602b      	str	r3, [r5, #0]
 80084f6:	b01d      	add	sp, #116	@ 0x74
 80084f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80084fc:	b002      	add	sp, #8
 80084fe:	4770      	bx	lr
 8008500:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008504:	9002      	str	r0, [sp, #8]
 8008506:	9006      	str	r0, [sp, #24]
 8008508:	a902      	add	r1, sp, #8
 800850a:	f8ad 3014 	strh.w	r3, [sp, #20]
 800850e:	f04f 0300 	mov.w	r3, #0
 8008512:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008514:	4628      	mov	r0, r5
 8008516:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008518:	bf14      	ite	ne
 800851a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800851e:	4623      	moveq	r3, r4
 8008520:	9304      	str	r3, [sp, #16]
 8008522:	9307      	str	r3, [sp, #28]
 8008524:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008528:	f8ad 3016 	strh.w	r3, [sp, #22]
 800852c:	ab21      	add	r3, sp, #132	@ 0x84
 800852e:	9301      	str	r3, [sp, #4]
 8008530:	f001 fc1a 	bl	8009d68 <_svfiprintf_r>
 8008534:	1c43      	adds	r3, r0, #1
 8008536:	bfbc      	itt	lt
 8008538:	238b      	movlt	r3, #139	@ 0x8b
 800853a:	602b      	strlt	r3, [r5, #0]
 800853c:	2c00      	cmp	r4, #0
 800853e:	d0da      	beq.n	80084f6 <sniprintf+0x16>
 8008540:	9b02      	ldr	r3, [sp, #8]
 8008542:	2200      	movs	r2, #0
 8008544:	701a      	strb	r2, [r3, #0]
 8008546:	e7d6      	b.n	80084f6 <sniprintf+0x16>
 8008548:	20000018 	.word	0x20000018

0800854c <__sread>:
 800854c:	b510      	push	{r4, lr}
 800854e:	460c      	mov	r4, r1
 8008550:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008554:	f000 f86c 	bl	8008630 <_read_r>
 8008558:	2800      	cmp	r0, #0
 800855a:	bfab      	itete	ge
 800855c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800855e:	89a3      	ldrhlt	r3, [r4, #12]
 8008560:	181b      	addge	r3, r3, r0
 8008562:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008566:	bfac      	ite	ge
 8008568:	6563      	strge	r3, [r4, #84]	@ 0x54
 800856a:	81a3      	strhlt	r3, [r4, #12]
 800856c:	bd10      	pop	{r4, pc}

0800856e <__swrite>:
 800856e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008572:	461f      	mov	r7, r3
 8008574:	898b      	ldrh	r3, [r1, #12]
 8008576:	4605      	mov	r5, r0
 8008578:	460c      	mov	r4, r1
 800857a:	05db      	lsls	r3, r3, #23
 800857c:	4616      	mov	r6, r2
 800857e:	d505      	bpl.n	800858c <__swrite+0x1e>
 8008580:	2302      	movs	r3, #2
 8008582:	2200      	movs	r2, #0
 8008584:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008588:	f000 f840 	bl	800860c <_lseek_r>
 800858c:	89a3      	ldrh	r3, [r4, #12]
 800858e:	4632      	mov	r2, r6
 8008590:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008594:	4628      	mov	r0, r5
 8008596:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800859a:	81a3      	strh	r3, [r4, #12]
 800859c:	463b      	mov	r3, r7
 800859e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085a2:	f000 b857 	b.w	8008654 <_write_r>

080085a6 <__sseek>:
 80085a6:	b510      	push	{r4, lr}
 80085a8:	460c      	mov	r4, r1
 80085aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085ae:	f000 f82d 	bl	800860c <_lseek_r>
 80085b2:	1c43      	adds	r3, r0, #1
 80085b4:	89a3      	ldrh	r3, [r4, #12]
 80085b6:	bf15      	itete	ne
 80085b8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80085ba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80085be:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80085c2:	81a3      	strheq	r3, [r4, #12]
 80085c4:	bf18      	it	ne
 80085c6:	81a3      	strhne	r3, [r4, #12]
 80085c8:	bd10      	pop	{r4, pc}

080085ca <__sclose>:
 80085ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085ce:	f000 b80d 	b.w	80085ec <_close_r>

080085d2 <memset>:
 80085d2:	4402      	add	r2, r0
 80085d4:	4603      	mov	r3, r0
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d100      	bne.n	80085dc <memset+0xa>
 80085da:	4770      	bx	lr
 80085dc:	f803 1b01 	strb.w	r1, [r3], #1
 80085e0:	e7f9      	b.n	80085d6 <memset+0x4>
	...

080085e4 <_localeconv_r>:
 80085e4:	4800      	ldr	r0, [pc, #0]	@ (80085e8 <_localeconv_r+0x4>)
 80085e6:	4770      	bx	lr
 80085e8:	20000158 	.word	0x20000158

080085ec <_close_r>:
 80085ec:	b538      	push	{r3, r4, r5, lr}
 80085ee:	2300      	movs	r3, #0
 80085f0:	4d05      	ldr	r5, [pc, #20]	@ (8008608 <_close_r+0x1c>)
 80085f2:	4604      	mov	r4, r0
 80085f4:	4608      	mov	r0, r1
 80085f6:	602b      	str	r3, [r5, #0]
 80085f8:	f7f9 fb20 	bl	8001c3c <_close>
 80085fc:	1c43      	adds	r3, r0, #1
 80085fe:	d102      	bne.n	8008606 <_close_r+0x1a>
 8008600:	682b      	ldr	r3, [r5, #0]
 8008602:	b103      	cbz	r3, 8008606 <_close_r+0x1a>
 8008604:	6023      	str	r3, [r4, #0]
 8008606:	bd38      	pop	{r3, r4, r5, pc}
 8008608:	20000548 	.word	0x20000548

0800860c <_lseek_r>:
 800860c:	b538      	push	{r3, r4, r5, lr}
 800860e:	4604      	mov	r4, r0
 8008610:	4d06      	ldr	r5, [pc, #24]	@ (800862c <_lseek_r+0x20>)
 8008612:	4608      	mov	r0, r1
 8008614:	4611      	mov	r1, r2
 8008616:	2200      	movs	r2, #0
 8008618:	602a      	str	r2, [r5, #0]
 800861a:	461a      	mov	r2, r3
 800861c:	f7f9 fb35 	bl	8001c8a <_lseek>
 8008620:	1c43      	adds	r3, r0, #1
 8008622:	d102      	bne.n	800862a <_lseek_r+0x1e>
 8008624:	682b      	ldr	r3, [r5, #0]
 8008626:	b103      	cbz	r3, 800862a <_lseek_r+0x1e>
 8008628:	6023      	str	r3, [r4, #0]
 800862a:	bd38      	pop	{r3, r4, r5, pc}
 800862c:	20000548 	.word	0x20000548

08008630 <_read_r>:
 8008630:	b538      	push	{r3, r4, r5, lr}
 8008632:	4604      	mov	r4, r0
 8008634:	4d06      	ldr	r5, [pc, #24]	@ (8008650 <_read_r+0x20>)
 8008636:	4608      	mov	r0, r1
 8008638:	4611      	mov	r1, r2
 800863a:	2200      	movs	r2, #0
 800863c:	602a      	str	r2, [r5, #0]
 800863e:	461a      	mov	r2, r3
 8008640:	f7f9 fac3 	bl	8001bca <_read>
 8008644:	1c43      	adds	r3, r0, #1
 8008646:	d102      	bne.n	800864e <_read_r+0x1e>
 8008648:	682b      	ldr	r3, [r5, #0]
 800864a:	b103      	cbz	r3, 800864e <_read_r+0x1e>
 800864c:	6023      	str	r3, [r4, #0]
 800864e:	bd38      	pop	{r3, r4, r5, pc}
 8008650:	20000548 	.word	0x20000548

08008654 <_write_r>:
 8008654:	b538      	push	{r3, r4, r5, lr}
 8008656:	4604      	mov	r4, r0
 8008658:	4d06      	ldr	r5, [pc, #24]	@ (8008674 <_write_r+0x20>)
 800865a:	4608      	mov	r0, r1
 800865c:	4611      	mov	r1, r2
 800865e:	2200      	movs	r2, #0
 8008660:	602a      	str	r2, [r5, #0]
 8008662:	461a      	mov	r2, r3
 8008664:	f7f9 face 	bl	8001c04 <_write>
 8008668:	1c43      	adds	r3, r0, #1
 800866a:	d102      	bne.n	8008672 <_write_r+0x1e>
 800866c:	682b      	ldr	r3, [r5, #0]
 800866e:	b103      	cbz	r3, 8008672 <_write_r+0x1e>
 8008670:	6023      	str	r3, [r4, #0]
 8008672:	bd38      	pop	{r3, r4, r5, pc}
 8008674:	20000548 	.word	0x20000548

08008678 <__errno>:
 8008678:	4b01      	ldr	r3, [pc, #4]	@ (8008680 <__errno+0x8>)
 800867a:	6818      	ldr	r0, [r3, #0]
 800867c:	4770      	bx	lr
 800867e:	bf00      	nop
 8008680:	20000018 	.word	0x20000018

08008684 <__libc_init_array>:
 8008684:	b570      	push	{r4, r5, r6, lr}
 8008686:	4d0d      	ldr	r5, [pc, #52]	@ (80086bc <__libc_init_array+0x38>)
 8008688:	2600      	movs	r6, #0
 800868a:	4c0d      	ldr	r4, [pc, #52]	@ (80086c0 <__libc_init_array+0x3c>)
 800868c:	1b64      	subs	r4, r4, r5
 800868e:	10a4      	asrs	r4, r4, #2
 8008690:	42a6      	cmp	r6, r4
 8008692:	d109      	bne.n	80086a8 <__libc_init_array+0x24>
 8008694:	4d0b      	ldr	r5, [pc, #44]	@ (80086c4 <__libc_init_array+0x40>)
 8008696:	2600      	movs	r6, #0
 8008698:	4c0b      	ldr	r4, [pc, #44]	@ (80086c8 <__libc_init_array+0x44>)
 800869a:	f003 f811 	bl	800b6c0 <_init>
 800869e:	1b64      	subs	r4, r4, r5
 80086a0:	10a4      	asrs	r4, r4, #2
 80086a2:	42a6      	cmp	r6, r4
 80086a4:	d105      	bne.n	80086b2 <__libc_init_array+0x2e>
 80086a6:	bd70      	pop	{r4, r5, r6, pc}
 80086a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80086ac:	3601      	adds	r6, #1
 80086ae:	4798      	blx	r3
 80086b0:	e7ee      	b.n	8008690 <__libc_init_array+0xc>
 80086b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80086b6:	3601      	adds	r6, #1
 80086b8:	4798      	blx	r3
 80086ba:	e7f2      	b.n	80086a2 <__libc_init_array+0x1e>
 80086bc:	0800bb30 	.word	0x0800bb30
 80086c0:	0800bb30 	.word	0x0800bb30
 80086c4:	0800bb30 	.word	0x0800bb30
 80086c8:	0800bb34 	.word	0x0800bb34

080086cc <__retarget_lock_init_recursive>:
 80086cc:	4770      	bx	lr

080086ce <__retarget_lock_acquire_recursive>:
 80086ce:	4770      	bx	lr

080086d0 <__retarget_lock_release_recursive>:
 80086d0:	4770      	bx	lr

080086d2 <memchr>:
 80086d2:	b2c9      	uxtb	r1, r1
 80086d4:	4603      	mov	r3, r0
 80086d6:	4402      	add	r2, r0
 80086d8:	b510      	push	{r4, lr}
 80086da:	4293      	cmp	r3, r2
 80086dc:	4618      	mov	r0, r3
 80086de:	d101      	bne.n	80086e4 <memchr+0x12>
 80086e0:	2000      	movs	r0, #0
 80086e2:	e003      	b.n	80086ec <memchr+0x1a>
 80086e4:	7804      	ldrb	r4, [r0, #0]
 80086e6:	3301      	adds	r3, #1
 80086e8:	428c      	cmp	r4, r1
 80086ea:	d1f6      	bne.n	80086da <memchr+0x8>
 80086ec:	bd10      	pop	{r4, pc}

080086ee <quorem>:
 80086ee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086f2:	6903      	ldr	r3, [r0, #16]
 80086f4:	4607      	mov	r7, r0
 80086f6:	690c      	ldr	r4, [r1, #16]
 80086f8:	42a3      	cmp	r3, r4
 80086fa:	f2c0 8083 	blt.w	8008804 <quorem+0x116>
 80086fe:	3c01      	subs	r4, #1
 8008700:	f100 0514 	add.w	r5, r0, #20
 8008704:	f101 0814 	add.w	r8, r1, #20
 8008708:	00a3      	lsls	r3, r4, #2
 800870a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800870e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008712:	9300      	str	r3, [sp, #0]
 8008714:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008718:	9301      	str	r3, [sp, #4]
 800871a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800871e:	3301      	adds	r3, #1
 8008720:	429a      	cmp	r2, r3
 8008722:	fbb2 f6f3 	udiv	r6, r2, r3
 8008726:	d331      	bcc.n	800878c <quorem+0x9e>
 8008728:	f04f 0a00 	mov.w	sl, #0
 800872c:	46c4      	mov	ip, r8
 800872e:	46ae      	mov	lr, r5
 8008730:	46d3      	mov	fp, sl
 8008732:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008736:	b298      	uxth	r0, r3
 8008738:	45e1      	cmp	r9, ip
 800873a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800873e:	fb06 a000 	mla	r0, r6, r0, sl
 8008742:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8008746:	b280      	uxth	r0, r0
 8008748:	fb06 2303 	mla	r3, r6, r3, r2
 800874c:	f8de 2000 	ldr.w	r2, [lr]
 8008750:	b292      	uxth	r2, r2
 8008752:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008756:	eba2 0200 	sub.w	r2, r2, r0
 800875a:	b29b      	uxth	r3, r3
 800875c:	f8de 0000 	ldr.w	r0, [lr]
 8008760:	445a      	add	r2, fp
 8008762:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008766:	b292      	uxth	r2, r2
 8008768:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800876c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008770:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008774:	f84e 2b04 	str.w	r2, [lr], #4
 8008778:	d2db      	bcs.n	8008732 <quorem+0x44>
 800877a:	9b00      	ldr	r3, [sp, #0]
 800877c:	58eb      	ldr	r3, [r5, r3]
 800877e:	b92b      	cbnz	r3, 800878c <quorem+0x9e>
 8008780:	9b01      	ldr	r3, [sp, #4]
 8008782:	3b04      	subs	r3, #4
 8008784:	429d      	cmp	r5, r3
 8008786:	461a      	mov	r2, r3
 8008788:	d330      	bcc.n	80087ec <quorem+0xfe>
 800878a:	613c      	str	r4, [r7, #16]
 800878c:	4638      	mov	r0, r7
 800878e:	f001 f983 	bl	8009a98 <__mcmp>
 8008792:	2800      	cmp	r0, #0
 8008794:	db26      	blt.n	80087e4 <quorem+0xf6>
 8008796:	4629      	mov	r1, r5
 8008798:	2000      	movs	r0, #0
 800879a:	f858 2b04 	ldr.w	r2, [r8], #4
 800879e:	f8d1 c000 	ldr.w	ip, [r1]
 80087a2:	fa1f fe82 	uxth.w	lr, r2
 80087a6:	45c1      	cmp	r9, r8
 80087a8:	fa1f f38c 	uxth.w	r3, ip
 80087ac:	ea4f 4212 	mov.w	r2, r2, lsr #16
 80087b0:	eba3 030e 	sub.w	r3, r3, lr
 80087b4:	4403      	add	r3, r0
 80087b6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80087ba:	b29b      	uxth	r3, r3
 80087bc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80087c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80087c4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80087c8:	f841 3b04 	str.w	r3, [r1], #4
 80087cc:	d2e5      	bcs.n	800879a <quorem+0xac>
 80087ce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80087d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80087d6:	b922      	cbnz	r2, 80087e2 <quorem+0xf4>
 80087d8:	3b04      	subs	r3, #4
 80087da:	429d      	cmp	r5, r3
 80087dc:	461a      	mov	r2, r3
 80087de:	d30b      	bcc.n	80087f8 <quorem+0x10a>
 80087e0:	613c      	str	r4, [r7, #16]
 80087e2:	3601      	adds	r6, #1
 80087e4:	4630      	mov	r0, r6
 80087e6:	b003      	add	sp, #12
 80087e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087ec:	6812      	ldr	r2, [r2, #0]
 80087ee:	3b04      	subs	r3, #4
 80087f0:	2a00      	cmp	r2, #0
 80087f2:	d1ca      	bne.n	800878a <quorem+0x9c>
 80087f4:	3c01      	subs	r4, #1
 80087f6:	e7c5      	b.n	8008784 <quorem+0x96>
 80087f8:	6812      	ldr	r2, [r2, #0]
 80087fa:	3b04      	subs	r3, #4
 80087fc:	2a00      	cmp	r2, #0
 80087fe:	d1ef      	bne.n	80087e0 <quorem+0xf2>
 8008800:	3c01      	subs	r4, #1
 8008802:	e7ea      	b.n	80087da <quorem+0xec>
 8008804:	2000      	movs	r0, #0
 8008806:	e7ee      	b.n	80087e6 <quorem+0xf8>

08008808 <_dtoa_r>:
 8008808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800880c:	69c7      	ldr	r7, [r0, #28]
 800880e:	b097      	sub	sp, #92	@ 0x5c
 8008810:	4681      	mov	r9, r0
 8008812:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008814:	9107      	str	r1, [sp, #28]
 8008816:	920c      	str	r2, [sp, #48]	@ 0x30
 8008818:	9311      	str	r3, [sp, #68]	@ 0x44
 800881a:	ec55 4b10 	vmov	r4, r5, d0
 800881e:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008822:	b97f      	cbnz	r7, 8008844 <_dtoa_r+0x3c>
 8008824:	2010      	movs	r0, #16
 8008826:	f000 fe0b 	bl	8009440 <malloc>
 800882a:	4602      	mov	r2, r0
 800882c:	f8c9 001c 	str.w	r0, [r9, #28]
 8008830:	b920      	cbnz	r0, 800883c <_dtoa_r+0x34>
 8008832:	4ba9      	ldr	r3, [pc, #676]	@ (8008ad8 <_dtoa_r+0x2d0>)
 8008834:	21ef      	movs	r1, #239	@ 0xef
 8008836:	48a9      	ldr	r0, [pc, #676]	@ (8008adc <_dtoa_r+0x2d4>)
 8008838:	f001 fc76 	bl	800a128 <__assert_func>
 800883c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008840:	6007      	str	r7, [r0, #0]
 8008842:	60c7      	str	r7, [r0, #12]
 8008844:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008848:	6819      	ldr	r1, [r3, #0]
 800884a:	b159      	cbz	r1, 8008864 <_dtoa_r+0x5c>
 800884c:	685a      	ldr	r2, [r3, #4]
 800884e:	2301      	movs	r3, #1
 8008850:	4648      	mov	r0, r9
 8008852:	4093      	lsls	r3, r2
 8008854:	604a      	str	r2, [r1, #4]
 8008856:	608b      	str	r3, [r1, #8]
 8008858:	f000 fee8 	bl	800962c <_Bfree>
 800885c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008860:	2200      	movs	r2, #0
 8008862:	601a      	str	r2, [r3, #0]
 8008864:	1e2b      	subs	r3, r5, #0
 8008866:	bfb7      	itett	lt
 8008868:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800886c:	2300      	movge	r3, #0
 800886e:	2201      	movlt	r2, #1
 8008870:	9305      	strlt	r3, [sp, #20]
 8008872:	bfa8      	it	ge
 8008874:	6033      	strge	r3, [r6, #0]
 8008876:	9f05      	ldr	r7, [sp, #20]
 8008878:	4b99      	ldr	r3, [pc, #612]	@ (8008ae0 <_dtoa_r+0x2d8>)
 800887a:	bfb8      	it	lt
 800887c:	6032      	strlt	r2, [r6, #0]
 800887e:	43bb      	bics	r3, r7
 8008880:	d112      	bne.n	80088a8 <_dtoa_r+0xa0>
 8008882:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008886:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008888:	6013      	str	r3, [r2, #0]
 800888a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800888e:	4323      	orrs	r3, r4
 8008890:	f000 855a 	beq.w	8009348 <_dtoa_r+0xb40>
 8008894:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008896:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008af4 <_dtoa_r+0x2ec>
 800889a:	2b00      	cmp	r3, #0
 800889c:	f000 855c 	beq.w	8009358 <_dtoa_r+0xb50>
 80088a0:	f10a 0303 	add.w	r3, sl, #3
 80088a4:	f000 bd56 	b.w	8009354 <_dtoa_r+0xb4c>
 80088a8:	ed9d 7b04 	vldr	d7, [sp, #16]
 80088ac:	2200      	movs	r2, #0
 80088ae:	2300      	movs	r3, #0
 80088b0:	ec51 0b17 	vmov	r0, r1, d7
 80088b4:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80088b8:	f7f8 f91a 	bl	8000af0 <__aeabi_dcmpeq>
 80088bc:	4680      	mov	r8, r0
 80088be:	b158      	cbz	r0, 80088d8 <_dtoa_r+0xd0>
 80088c0:	2301      	movs	r3, #1
 80088c2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80088c4:	6013      	str	r3, [r2, #0]
 80088c6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80088c8:	b113      	cbz	r3, 80088d0 <_dtoa_r+0xc8>
 80088ca:	4b86      	ldr	r3, [pc, #536]	@ (8008ae4 <_dtoa_r+0x2dc>)
 80088cc:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80088ce:	6013      	str	r3, [r2, #0]
 80088d0:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8008af8 <_dtoa_r+0x2f0>
 80088d4:	f000 bd40 	b.w	8009358 <_dtoa_r+0xb50>
 80088d8:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80088dc:	aa14      	add	r2, sp, #80	@ 0x50
 80088de:	a915      	add	r1, sp, #84	@ 0x54
 80088e0:	4648      	mov	r0, r9
 80088e2:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80088e6:	f001 f98b 	bl	8009c00 <__d2b>
 80088ea:	9002      	str	r0, [sp, #8]
 80088ec:	2e00      	cmp	r6, #0
 80088ee:	d076      	beq.n	80089de <_dtoa_r+0x1d6>
 80088f0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80088f2:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80088f6:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80088fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80088fe:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008902:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008906:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800890a:	4619      	mov	r1, r3
 800890c:	2200      	movs	r2, #0
 800890e:	4b76      	ldr	r3, [pc, #472]	@ (8008ae8 <_dtoa_r+0x2e0>)
 8008910:	f7f7 fcce 	bl	80002b0 <__aeabi_dsub>
 8008914:	a36a      	add	r3, pc, #424	@ (adr r3, 8008ac0 <_dtoa_r+0x2b8>)
 8008916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800891a:	f7f7 fe81 	bl	8000620 <__aeabi_dmul>
 800891e:	a36a      	add	r3, pc, #424	@ (adr r3, 8008ac8 <_dtoa_r+0x2c0>)
 8008920:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008924:	f7f7 fcc6 	bl	80002b4 <__adddf3>
 8008928:	4604      	mov	r4, r0
 800892a:	460d      	mov	r5, r1
 800892c:	4630      	mov	r0, r6
 800892e:	f7f7 fe0d 	bl	800054c <__aeabi_i2d>
 8008932:	a367      	add	r3, pc, #412	@ (adr r3, 8008ad0 <_dtoa_r+0x2c8>)
 8008934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008938:	f7f7 fe72 	bl	8000620 <__aeabi_dmul>
 800893c:	4602      	mov	r2, r0
 800893e:	460b      	mov	r3, r1
 8008940:	4620      	mov	r0, r4
 8008942:	4629      	mov	r1, r5
 8008944:	f7f7 fcb6 	bl	80002b4 <__adddf3>
 8008948:	4604      	mov	r4, r0
 800894a:	460d      	mov	r5, r1
 800894c:	f7f8 f918 	bl	8000b80 <__aeabi_d2iz>
 8008950:	2200      	movs	r2, #0
 8008952:	4607      	mov	r7, r0
 8008954:	2300      	movs	r3, #0
 8008956:	4620      	mov	r0, r4
 8008958:	4629      	mov	r1, r5
 800895a:	f7f8 f8d3 	bl	8000b04 <__aeabi_dcmplt>
 800895e:	b140      	cbz	r0, 8008972 <_dtoa_r+0x16a>
 8008960:	4638      	mov	r0, r7
 8008962:	f7f7 fdf3 	bl	800054c <__aeabi_i2d>
 8008966:	4622      	mov	r2, r4
 8008968:	462b      	mov	r3, r5
 800896a:	f7f8 f8c1 	bl	8000af0 <__aeabi_dcmpeq>
 800896e:	b900      	cbnz	r0, 8008972 <_dtoa_r+0x16a>
 8008970:	3f01      	subs	r7, #1
 8008972:	2f16      	cmp	r7, #22
 8008974:	d852      	bhi.n	8008a1c <_dtoa_r+0x214>
 8008976:	4b5d      	ldr	r3, [pc, #372]	@ (8008aec <_dtoa_r+0x2e4>)
 8008978:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800897c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008984:	f7f8 f8be 	bl	8000b04 <__aeabi_dcmplt>
 8008988:	2800      	cmp	r0, #0
 800898a:	d049      	beq.n	8008a20 <_dtoa_r+0x218>
 800898c:	3f01      	subs	r7, #1
 800898e:	2300      	movs	r3, #0
 8008990:	9310      	str	r3, [sp, #64]	@ 0x40
 8008992:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008994:	1b9b      	subs	r3, r3, r6
 8008996:	1e5a      	subs	r2, r3, #1
 8008998:	bf4c      	ite	mi
 800899a:	f1c3 0301 	rsbmi	r3, r3, #1
 800899e:	2300      	movpl	r3, #0
 80089a0:	9206      	str	r2, [sp, #24]
 80089a2:	bf45      	ittet	mi
 80089a4:	9300      	strmi	r3, [sp, #0]
 80089a6:	2300      	movmi	r3, #0
 80089a8:	9300      	strpl	r3, [sp, #0]
 80089aa:	9306      	strmi	r3, [sp, #24]
 80089ac:	2f00      	cmp	r7, #0
 80089ae:	db39      	blt.n	8008a24 <_dtoa_r+0x21c>
 80089b0:	9b06      	ldr	r3, [sp, #24]
 80089b2:	970d      	str	r7, [sp, #52]	@ 0x34
 80089b4:	443b      	add	r3, r7
 80089b6:	9306      	str	r3, [sp, #24]
 80089b8:	2300      	movs	r3, #0
 80089ba:	9308      	str	r3, [sp, #32]
 80089bc:	9b07      	ldr	r3, [sp, #28]
 80089be:	2b09      	cmp	r3, #9
 80089c0:	d863      	bhi.n	8008a8a <_dtoa_r+0x282>
 80089c2:	2b05      	cmp	r3, #5
 80089c4:	bfc5      	ittet	gt
 80089c6:	3b04      	subgt	r3, #4
 80089c8:	2400      	movgt	r4, #0
 80089ca:	2401      	movle	r4, #1
 80089cc:	9307      	strgt	r3, [sp, #28]
 80089ce:	9b07      	ldr	r3, [sp, #28]
 80089d0:	3b02      	subs	r3, #2
 80089d2:	2b03      	cmp	r3, #3
 80089d4:	d865      	bhi.n	8008aa2 <_dtoa_r+0x29a>
 80089d6:	e8df f003 	tbb	[pc, r3]
 80089da:	5654      	.short	0x5654
 80089dc:	2d39      	.short	0x2d39
 80089de:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80089e2:	441e      	add	r6, r3
 80089e4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80089e8:	2b20      	cmp	r3, #32
 80089ea:	bfc9      	itett	gt
 80089ec:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80089f0:	f1c3 0320 	rsble	r3, r3, #32
 80089f4:	409f      	lslgt	r7, r3
 80089f6:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80089fa:	bfd8      	it	le
 80089fc:	fa04 f003 	lslle.w	r0, r4, r3
 8008a00:	f106 36ff 	add.w	r6, r6, #4294967295
 8008a04:	bfc4      	itt	gt
 8008a06:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008a0a:	ea47 0003 	orrgt.w	r0, r7, r3
 8008a0e:	f7f7 fd8d 	bl	800052c <__aeabi_ui2d>
 8008a12:	2201      	movs	r2, #1
 8008a14:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008a18:	9212      	str	r2, [sp, #72]	@ 0x48
 8008a1a:	e776      	b.n	800890a <_dtoa_r+0x102>
 8008a1c:	2301      	movs	r3, #1
 8008a1e:	e7b7      	b.n	8008990 <_dtoa_r+0x188>
 8008a20:	9010      	str	r0, [sp, #64]	@ 0x40
 8008a22:	e7b6      	b.n	8008992 <_dtoa_r+0x18a>
 8008a24:	9b00      	ldr	r3, [sp, #0]
 8008a26:	1bdb      	subs	r3, r3, r7
 8008a28:	9300      	str	r3, [sp, #0]
 8008a2a:	427b      	negs	r3, r7
 8008a2c:	9308      	str	r3, [sp, #32]
 8008a2e:	2300      	movs	r3, #0
 8008a30:	930d      	str	r3, [sp, #52]	@ 0x34
 8008a32:	e7c3      	b.n	80089bc <_dtoa_r+0x1b4>
 8008a34:	2301      	movs	r3, #1
 8008a36:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a38:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008a3a:	eb07 0b03 	add.w	fp, r7, r3
 8008a3e:	f10b 0301 	add.w	r3, fp, #1
 8008a42:	2b01      	cmp	r3, #1
 8008a44:	9303      	str	r3, [sp, #12]
 8008a46:	bfb8      	it	lt
 8008a48:	2301      	movlt	r3, #1
 8008a4a:	e006      	b.n	8008a5a <_dtoa_r+0x252>
 8008a4c:	2301      	movs	r3, #1
 8008a4e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a50:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	dd28      	ble.n	8008aa8 <_dtoa_r+0x2a0>
 8008a56:	469b      	mov	fp, r3
 8008a58:	9303      	str	r3, [sp, #12]
 8008a5a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008a5e:	2100      	movs	r1, #0
 8008a60:	2204      	movs	r2, #4
 8008a62:	f102 0514 	add.w	r5, r2, #20
 8008a66:	429d      	cmp	r5, r3
 8008a68:	d926      	bls.n	8008ab8 <_dtoa_r+0x2b0>
 8008a6a:	6041      	str	r1, [r0, #4]
 8008a6c:	4648      	mov	r0, r9
 8008a6e:	f000 fd9d 	bl	80095ac <_Balloc>
 8008a72:	4682      	mov	sl, r0
 8008a74:	2800      	cmp	r0, #0
 8008a76:	d141      	bne.n	8008afc <_dtoa_r+0x2f4>
 8008a78:	4b1d      	ldr	r3, [pc, #116]	@ (8008af0 <_dtoa_r+0x2e8>)
 8008a7a:	4602      	mov	r2, r0
 8008a7c:	f240 11af 	movw	r1, #431	@ 0x1af
 8008a80:	e6d9      	b.n	8008836 <_dtoa_r+0x2e>
 8008a82:	2300      	movs	r3, #0
 8008a84:	e7e3      	b.n	8008a4e <_dtoa_r+0x246>
 8008a86:	2300      	movs	r3, #0
 8008a88:	e7d5      	b.n	8008a36 <_dtoa_r+0x22e>
 8008a8a:	2401      	movs	r4, #1
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	9409      	str	r4, [sp, #36]	@ 0x24
 8008a90:	9307      	str	r3, [sp, #28]
 8008a92:	f04f 3bff 	mov.w	fp, #4294967295
 8008a96:	2200      	movs	r2, #0
 8008a98:	2312      	movs	r3, #18
 8008a9a:	f8cd b00c 	str.w	fp, [sp, #12]
 8008a9e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008aa0:	e7db      	b.n	8008a5a <_dtoa_r+0x252>
 8008aa2:	2301      	movs	r3, #1
 8008aa4:	9309      	str	r3, [sp, #36]	@ 0x24
 8008aa6:	e7f4      	b.n	8008a92 <_dtoa_r+0x28a>
 8008aa8:	f04f 0b01 	mov.w	fp, #1
 8008aac:	465b      	mov	r3, fp
 8008aae:	f8cd b00c 	str.w	fp, [sp, #12]
 8008ab2:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008ab6:	e7d0      	b.n	8008a5a <_dtoa_r+0x252>
 8008ab8:	3101      	adds	r1, #1
 8008aba:	0052      	lsls	r2, r2, #1
 8008abc:	e7d1      	b.n	8008a62 <_dtoa_r+0x25a>
 8008abe:	bf00      	nop
 8008ac0:	636f4361 	.word	0x636f4361
 8008ac4:	3fd287a7 	.word	0x3fd287a7
 8008ac8:	8b60c8b3 	.word	0x8b60c8b3
 8008acc:	3fc68a28 	.word	0x3fc68a28
 8008ad0:	509f79fb 	.word	0x509f79fb
 8008ad4:	3fd34413 	.word	0x3fd34413
 8008ad8:	0800b7ad 	.word	0x0800b7ad
 8008adc:	0800b7c4 	.word	0x0800b7c4
 8008ae0:	7ff00000 	.word	0x7ff00000
 8008ae4:	0800b77d 	.word	0x0800b77d
 8008ae8:	3ff80000 	.word	0x3ff80000
 8008aec:	0800b918 	.word	0x0800b918
 8008af0:	0800b81c 	.word	0x0800b81c
 8008af4:	0800b7a9 	.word	0x0800b7a9
 8008af8:	0800b77c 	.word	0x0800b77c
 8008afc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008b00:	6018      	str	r0, [r3, #0]
 8008b02:	9b03      	ldr	r3, [sp, #12]
 8008b04:	2b0e      	cmp	r3, #14
 8008b06:	f200 80a1 	bhi.w	8008c4c <_dtoa_r+0x444>
 8008b0a:	2c00      	cmp	r4, #0
 8008b0c:	f000 809e 	beq.w	8008c4c <_dtoa_r+0x444>
 8008b10:	2f00      	cmp	r7, #0
 8008b12:	dd33      	ble.n	8008b7c <_dtoa_r+0x374>
 8008b14:	f007 020f 	and.w	r2, r7, #15
 8008b18:	4b9b      	ldr	r3, [pc, #620]	@ (8008d88 <_dtoa_r+0x580>)
 8008b1a:	05f8      	lsls	r0, r7, #23
 8008b1c:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008b20:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b24:	ed93 7b00 	vldr	d7, [r3]
 8008b28:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008b2c:	d516      	bpl.n	8008b5c <_dtoa_r+0x354>
 8008b2e:	4b97      	ldr	r3, [pc, #604]	@ (8008d8c <_dtoa_r+0x584>)
 8008b30:	f004 040f 	and.w	r4, r4, #15
 8008b34:	2603      	movs	r6, #3
 8008b36:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008b3a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008b3e:	f7f7 fe99 	bl	8000874 <__aeabi_ddiv>
 8008b42:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008b46:	4d91      	ldr	r5, [pc, #580]	@ (8008d8c <_dtoa_r+0x584>)
 8008b48:	b954      	cbnz	r4, 8008b60 <_dtoa_r+0x358>
 8008b4a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008b4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b52:	f7f7 fe8f 	bl	8000874 <__aeabi_ddiv>
 8008b56:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008b5a:	e028      	b.n	8008bae <_dtoa_r+0x3a6>
 8008b5c:	2602      	movs	r6, #2
 8008b5e:	e7f2      	b.n	8008b46 <_dtoa_r+0x33e>
 8008b60:	07e1      	lsls	r1, r4, #31
 8008b62:	d508      	bpl.n	8008b76 <_dtoa_r+0x36e>
 8008b64:	3601      	adds	r6, #1
 8008b66:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008b6a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008b6e:	f7f7 fd57 	bl	8000620 <__aeabi_dmul>
 8008b72:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008b76:	1064      	asrs	r4, r4, #1
 8008b78:	3508      	adds	r5, #8
 8008b7a:	e7e5      	b.n	8008b48 <_dtoa_r+0x340>
 8008b7c:	f000 80af 	beq.w	8008cde <_dtoa_r+0x4d6>
 8008b80:	427c      	negs	r4, r7
 8008b82:	4b81      	ldr	r3, [pc, #516]	@ (8008d88 <_dtoa_r+0x580>)
 8008b84:	4d81      	ldr	r5, [pc, #516]	@ (8008d8c <_dtoa_r+0x584>)
 8008b86:	2602      	movs	r6, #2
 8008b88:	f004 020f 	and.w	r2, r4, #15
 8008b8c:	1124      	asrs	r4, r4, #4
 8008b8e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b92:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b9a:	f7f7 fd41 	bl	8000620 <__aeabi_dmul>
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008ba4:	2c00      	cmp	r4, #0
 8008ba6:	f040 808f 	bne.w	8008cc8 <_dtoa_r+0x4c0>
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d1d3      	bne.n	8008b56 <_dtoa_r+0x34e>
 8008bae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008bb0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	f000 8094 	beq.w	8008ce2 <_dtoa_r+0x4da>
 8008bba:	2200      	movs	r2, #0
 8008bbc:	4b74      	ldr	r3, [pc, #464]	@ (8008d90 <_dtoa_r+0x588>)
 8008bbe:	4620      	mov	r0, r4
 8008bc0:	4629      	mov	r1, r5
 8008bc2:	f7f7 ff9f 	bl	8000b04 <__aeabi_dcmplt>
 8008bc6:	2800      	cmp	r0, #0
 8008bc8:	f000 808b 	beq.w	8008ce2 <_dtoa_r+0x4da>
 8008bcc:	9b03      	ldr	r3, [sp, #12]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	f000 8087 	beq.w	8008ce2 <_dtoa_r+0x4da>
 8008bd4:	f1bb 0f00 	cmp.w	fp, #0
 8008bd8:	dd34      	ble.n	8008c44 <_dtoa_r+0x43c>
 8008bda:	4620      	mov	r0, r4
 8008bdc:	f107 38ff 	add.w	r8, r7, #4294967295
 8008be0:	3601      	adds	r6, #1
 8008be2:	465c      	mov	r4, fp
 8008be4:	2200      	movs	r2, #0
 8008be6:	4b6b      	ldr	r3, [pc, #428]	@ (8008d94 <_dtoa_r+0x58c>)
 8008be8:	4629      	mov	r1, r5
 8008bea:	f7f7 fd19 	bl	8000620 <__aeabi_dmul>
 8008bee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008bf2:	4630      	mov	r0, r6
 8008bf4:	f7f7 fcaa 	bl	800054c <__aeabi_i2d>
 8008bf8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008bfc:	f7f7 fd10 	bl	8000620 <__aeabi_dmul>
 8008c00:	2200      	movs	r2, #0
 8008c02:	4b65      	ldr	r3, [pc, #404]	@ (8008d98 <_dtoa_r+0x590>)
 8008c04:	f7f7 fb56 	bl	80002b4 <__adddf3>
 8008c08:	4605      	mov	r5, r0
 8008c0a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008c0e:	2c00      	cmp	r4, #0
 8008c10:	d16a      	bne.n	8008ce8 <_dtoa_r+0x4e0>
 8008c12:	2200      	movs	r2, #0
 8008c14:	4b61      	ldr	r3, [pc, #388]	@ (8008d9c <_dtoa_r+0x594>)
 8008c16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c1a:	f7f7 fb49 	bl	80002b0 <__aeabi_dsub>
 8008c1e:	4602      	mov	r2, r0
 8008c20:	460b      	mov	r3, r1
 8008c22:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008c26:	462a      	mov	r2, r5
 8008c28:	4633      	mov	r3, r6
 8008c2a:	f7f7 ff89 	bl	8000b40 <__aeabi_dcmpgt>
 8008c2e:	2800      	cmp	r0, #0
 8008c30:	f040 8298 	bne.w	8009164 <_dtoa_r+0x95c>
 8008c34:	462a      	mov	r2, r5
 8008c36:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008c3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c3e:	f7f7 ff61 	bl	8000b04 <__aeabi_dcmplt>
 8008c42:	bb38      	cbnz	r0, 8008c94 <_dtoa_r+0x48c>
 8008c44:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008c48:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008c4c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	f2c0 8157 	blt.w	8008f02 <_dtoa_r+0x6fa>
 8008c54:	2f0e      	cmp	r7, #14
 8008c56:	f300 8154 	bgt.w	8008f02 <_dtoa_r+0x6fa>
 8008c5a:	4b4b      	ldr	r3, [pc, #300]	@ (8008d88 <_dtoa_r+0x580>)
 8008c5c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008c60:	ed93 7b00 	vldr	d7, [r3]
 8008c64:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	ed8d 7b00 	vstr	d7, [sp]
 8008c6c:	f280 80e5 	bge.w	8008e3a <_dtoa_r+0x632>
 8008c70:	9b03      	ldr	r3, [sp, #12]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	f300 80e1 	bgt.w	8008e3a <_dtoa_r+0x632>
 8008c78:	d10c      	bne.n	8008c94 <_dtoa_r+0x48c>
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	4b47      	ldr	r3, [pc, #284]	@ (8008d9c <_dtoa_r+0x594>)
 8008c7e:	ec51 0b17 	vmov	r0, r1, d7
 8008c82:	f7f7 fccd 	bl	8000620 <__aeabi_dmul>
 8008c86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c8a:	f7f7 ff4f 	bl	8000b2c <__aeabi_dcmpge>
 8008c8e:	2800      	cmp	r0, #0
 8008c90:	f000 8266 	beq.w	8009160 <_dtoa_r+0x958>
 8008c94:	2400      	movs	r4, #0
 8008c96:	4625      	mov	r5, r4
 8008c98:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008c9a:	4656      	mov	r6, sl
 8008c9c:	ea6f 0803 	mvn.w	r8, r3
 8008ca0:	2700      	movs	r7, #0
 8008ca2:	4621      	mov	r1, r4
 8008ca4:	4648      	mov	r0, r9
 8008ca6:	f000 fcc1 	bl	800962c <_Bfree>
 8008caa:	2d00      	cmp	r5, #0
 8008cac:	f000 80bd 	beq.w	8008e2a <_dtoa_r+0x622>
 8008cb0:	b12f      	cbz	r7, 8008cbe <_dtoa_r+0x4b6>
 8008cb2:	42af      	cmp	r7, r5
 8008cb4:	d003      	beq.n	8008cbe <_dtoa_r+0x4b6>
 8008cb6:	4639      	mov	r1, r7
 8008cb8:	4648      	mov	r0, r9
 8008cba:	f000 fcb7 	bl	800962c <_Bfree>
 8008cbe:	4629      	mov	r1, r5
 8008cc0:	4648      	mov	r0, r9
 8008cc2:	f000 fcb3 	bl	800962c <_Bfree>
 8008cc6:	e0b0      	b.n	8008e2a <_dtoa_r+0x622>
 8008cc8:	07e2      	lsls	r2, r4, #31
 8008cca:	d505      	bpl.n	8008cd8 <_dtoa_r+0x4d0>
 8008ccc:	3601      	adds	r6, #1
 8008cce:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008cd2:	f7f7 fca5 	bl	8000620 <__aeabi_dmul>
 8008cd6:	2301      	movs	r3, #1
 8008cd8:	1064      	asrs	r4, r4, #1
 8008cda:	3508      	adds	r5, #8
 8008cdc:	e762      	b.n	8008ba4 <_dtoa_r+0x39c>
 8008cde:	2602      	movs	r6, #2
 8008ce0:	e765      	b.n	8008bae <_dtoa_r+0x3a6>
 8008ce2:	46b8      	mov	r8, r7
 8008ce4:	9c03      	ldr	r4, [sp, #12]
 8008ce6:	e784      	b.n	8008bf2 <_dtoa_r+0x3ea>
 8008ce8:	4b27      	ldr	r3, [pc, #156]	@ (8008d88 <_dtoa_r+0x580>)
 8008cea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008cec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008cf0:	4454      	add	r4, sl
 8008cf2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008cf6:	2900      	cmp	r1, #0
 8008cf8:	d054      	beq.n	8008da4 <_dtoa_r+0x59c>
 8008cfa:	2000      	movs	r0, #0
 8008cfc:	4928      	ldr	r1, [pc, #160]	@ (8008da0 <_dtoa_r+0x598>)
 8008cfe:	f7f7 fdb9 	bl	8000874 <__aeabi_ddiv>
 8008d02:	4633      	mov	r3, r6
 8008d04:	4656      	mov	r6, sl
 8008d06:	462a      	mov	r2, r5
 8008d08:	f7f7 fad2 	bl	80002b0 <__aeabi_dsub>
 8008d0c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008d10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d14:	f7f7 ff34 	bl	8000b80 <__aeabi_d2iz>
 8008d18:	4605      	mov	r5, r0
 8008d1a:	f7f7 fc17 	bl	800054c <__aeabi_i2d>
 8008d1e:	4602      	mov	r2, r0
 8008d20:	460b      	mov	r3, r1
 8008d22:	3530      	adds	r5, #48	@ 0x30
 8008d24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d28:	f7f7 fac2 	bl	80002b0 <__aeabi_dsub>
 8008d2c:	4602      	mov	r2, r0
 8008d2e:	460b      	mov	r3, r1
 8008d30:	f806 5b01 	strb.w	r5, [r6], #1
 8008d34:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008d38:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008d3c:	f7f7 fee2 	bl	8000b04 <__aeabi_dcmplt>
 8008d40:	2800      	cmp	r0, #0
 8008d42:	d172      	bne.n	8008e2a <_dtoa_r+0x622>
 8008d44:	2000      	movs	r0, #0
 8008d46:	4912      	ldr	r1, [pc, #72]	@ (8008d90 <_dtoa_r+0x588>)
 8008d48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d4c:	f7f7 fab0 	bl	80002b0 <__aeabi_dsub>
 8008d50:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008d54:	f7f7 fed6 	bl	8000b04 <__aeabi_dcmplt>
 8008d58:	2800      	cmp	r0, #0
 8008d5a:	f040 80b4 	bne.w	8008ec6 <_dtoa_r+0x6be>
 8008d5e:	42a6      	cmp	r6, r4
 8008d60:	f43f af70 	beq.w	8008c44 <_dtoa_r+0x43c>
 8008d64:	2200      	movs	r2, #0
 8008d66:	4b0b      	ldr	r3, [pc, #44]	@ (8008d94 <_dtoa_r+0x58c>)
 8008d68:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008d6c:	f7f7 fc58 	bl	8000620 <__aeabi_dmul>
 8008d70:	2200      	movs	r2, #0
 8008d72:	4b08      	ldr	r3, [pc, #32]	@ (8008d94 <_dtoa_r+0x58c>)
 8008d74:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008d78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d7c:	f7f7 fc50 	bl	8000620 <__aeabi_dmul>
 8008d80:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d84:	e7c4      	b.n	8008d10 <_dtoa_r+0x508>
 8008d86:	bf00      	nop
 8008d88:	0800b918 	.word	0x0800b918
 8008d8c:	0800b8f0 	.word	0x0800b8f0
 8008d90:	3ff00000 	.word	0x3ff00000
 8008d94:	40240000 	.word	0x40240000
 8008d98:	401c0000 	.word	0x401c0000
 8008d9c:	40140000 	.word	0x40140000
 8008da0:	3fe00000 	.word	0x3fe00000
 8008da4:	4631      	mov	r1, r6
 8008da6:	4656      	mov	r6, sl
 8008da8:	4628      	mov	r0, r5
 8008daa:	f7f7 fc39 	bl	8000620 <__aeabi_dmul>
 8008dae:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008db0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008db4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008db8:	f7f7 fee2 	bl	8000b80 <__aeabi_d2iz>
 8008dbc:	4605      	mov	r5, r0
 8008dbe:	f7f7 fbc5 	bl	800054c <__aeabi_i2d>
 8008dc2:	4602      	mov	r2, r0
 8008dc4:	3530      	adds	r5, #48	@ 0x30
 8008dc6:	460b      	mov	r3, r1
 8008dc8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008dcc:	f7f7 fa70 	bl	80002b0 <__aeabi_dsub>
 8008dd0:	f806 5b01 	strb.w	r5, [r6], #1
 8008dd4:	4602      	mov	r2, r0
 8008dd6:	460b      	mov	r3, r1
 8008dd8:	42a6      	cmp	r6, r4
 8008dda:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008dde:	f04f 0200 	mov.w	r2, #0
 8008de2:	d124      	bne.n	8008e2e <_dtoa_r+0x626>
 8008de4:	4baf      	ldr	r3, [pc, #700]	@ (80090a4 <_dtoa_r+0x89c>)
 8008de6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008dea:	f7f7 fa63 	bl	80002b4 <__adddf3>
 8008dee:	4602      	mov	r2, r0
 8008df0:	460b      	mov	r3, r1
 8008df2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008df6:	f7f7 fea3 	bl	8000b40 <__aeabi_dcmpgt>
 8008dfa:	2800      	cmp	r0, #0
 8008dfc:	d163      	bne.n	8008ec6 <_dtoa_r+0x6be>
 8008dfe:	2000      	movs	r0, #0
 8008e00:	49a8      	ldr	r1, [pc, #672]	@ (80090a4 <_dtoa_r+0x89c>)
 8008e02:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008e06:	f7f7 fa53 	bl	80002b0 <__aeabi_dsub>
 8008e0a:	4602      	mov	r2, r0
 8008e0c:	460b      	mov	r3, r1
 8008e0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008e12:	f7f7 fe77 	bl	8000b04 <__aeabi_dcmplt>
 8008e16:	2800      	cmp	r0, #0
 8008e18:	f43f af14 	beq.w	8008c44 <_dtoa_r+0x43c>
 8008e1c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008e1e:	1e73      	subs	r3, r6, #1
 8008e20:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008e22:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008e26:	2b30      	cmp	r3, #48	@ 0x30
 8008e28:	d0f8      	beq.n	8008e1c <_dtoa_r+0x614>
 8008e2a:	4647      	mov	r7, r8
 8008e2c:	e03b      	b.n	8008ea6 <_dtoa_r+0x69e>
 8008e2e:	4b9e      	ldr	r3, [pc, #632]	@ (80090a8 <_dtoa_r+0x8a0>)
 8008e30:	f7f7 fbf6 	bl	8000620 <__aeabi_dmul>
 8008e34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008e38:	e7bc      	b.n	8008db4 <_dtoa_r+0x5ac>
 8008e3a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008e3e:	4656      	mov	r6, sl
 8008e40:	4620      	mov	r0, r4
 8008e42:	4629      	mov	r1, r5
 8008e44:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e48:	f7f7 fd14 	bl	8000874 <__aeabi_ddiv>
 8008e4c:	f7f7 fe98 	bl	8000b80 <__aeabi_d2iz>
 8008e50:	4680      	mov	r8, r0
 8008e52:	f7f7 fb7b 	bl	800054c <__aeabi_i2d>
 8008e56:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e5a:	f7f7 fbe1 	bl	8000620 <__aeabi_dmul>
 8008e5e:	4602      	mov	r2, r0
 8008e60:	4620      	mov	r0, r4
 8008e62:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008e66:	460b      	mov	r3, r1
 8008e68:	4629      	mov	r1, r5
 8008e6a:	f7f7 fa21 	bl	80002b0 <__aeabi_dsub>
 8008e6e:	9d03      	ldr	r5, [sp, #12]
 8008e70:	f806 4b01 	strb.w	r4, [r6], #1
 8008e74:	eba6 040a 	sub.w	r4, r6, sl
 8008e78:	4602      	mov	r2, r0
 8008e7a:	460b      	mov	r3, r1
 8008e7c:	42a5      	cmp	r5, r4
 8008e7e:	d133      	bne.n	8008ee8 <_dtoa_r+0x6e0>
 8008e80:	f7f7 fa18 	bl	80002b4 <__adddf3>
 8008e84:	4604      	mov	r4, r0
 8008e86:	460d      	mov	r5, r1
 8008e88:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e8c:	f7f7 fe58 	bl	8000b40 <__aeabi_dcmpgt>
 8008e90:	b9c0      	cbnz	r0, 8008ec4 <_dtoa_r+0x6bc>
 8008e92:	4620      	mov	r0, r4
 8008e94:	4629      	mov	r1, r5
 8008e96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e9a:	f7f7 fe29 	bl	8000af0 <__aeabi_dcmpeq>
 8008e9e:	b110      	cbz	r0, 8008ea6 <_dtoa_r+0x69e>
 8008ea0:	f018 0f01 	tst.w	r8, #1
 8008ea4:	d10e      	bne.n	8008ec4 <_dtoa_r+0x6bc>
 8008ea6:	9902      	ldr	r1, [sp, #8]
 8008ea8:	4648      	mov	r0, r9
 8008eaa:	f000 fbbf 	bl	800962c <_Bfree>
 8008eae:	2300      	movs	r3, #0
 8008eb0:	3701      	adds	r7, #1
 8008eb2:	7033      	strb	r3, [r6, #0]
 8008eb4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008eb6:	601f      	str	r7, [r3, #0]
 8008eb8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	f000 824c 	beq.w	8009358 <_dtoa_r+0xb50>
 8008ec0:	601e      	str	r6, [r3, #0]
 8008ec2:	e249      	b.n	8009358 <_dtoa_r+0xb50>
 8008ec4:	46b8      	mov	r8, r7
 8008ec6:	4633      	mov	r3, r6
 8008ec8:	461e      	mov	r6, r3
 8008eca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ece:	2a39      	cmp	r2, #57	@ 0x39
 8008ed0:	d106      	bne.n	8008ee0 <_dtoa_r+0x6d8>
 8008ed2:	459a      	cmp	sl, r3
 8008ed4:	d1f8      	bne.n	8008ec8 <_dtoa_r+0x6c0>
 8008ed6:	2230      	movs	r2, #48	@ 0x30
 8008ed8:	f108 0801 	add.w	r8, r8, #1
 8008edc:	f88a 2000 	strb.w	r2, [sl]
 8008ee0:	781a      	ldrb	r2, [r3, #0]
 8008ee2:	3201      	adds	r2, #1
 8008ee4:	701a      	strb	r2, [r3, #0]
 8008ee6:	e7a0      	b.n	8008e2a <_dtoa_r+0x622>
 8008ee8:	2200      	movs	r2, #0
 8008eea:	4b6f      	ldr	r3, [pc, #444]	@ (80090a8 <_dtoa_r+0x8a0>)
 8008eec:	f7f7 fb98 	bl	8000620 <__aeabi_dmul>
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	4604      	mov	r4, r0
 8008ef6:	460d      	mov	r5, r1
 8008ef8:	f7f7 fdfa 	bl	8000af0 <__aeabi_dcmpeq>
 8008efc:	2800      	cmp	r0, #0
 8008efe:	d09f      	beq.n	8008e40 <_dtoa_r+0x638>
 8008f00:	e7d1      	b.n	8008ea6 <_dtoa_r+0x69e>
 8008f02:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f04:	2a00      	cmp	r2, #0
 8008f06:	f000 80ea 	beq.w	80090de <_dtoa_r+0x8d6>
 8008f0a:	9a07      	ldr	r2, [sp, #28]
 8008f0c:	2a01      	cmp	r2, #1
 8008f0e:	f300 80cd 	bgt.w	80090ac <_dtoa_r+0x8a4>
 8008f12:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008f14:	2a00      	cmp	r2, #0
 8008f16:	f000 80c1 	beq.w	800909c <_dtoa_r+0x894>
 8008f1a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008f1e:	9c08      	ldr	r4, [sp, #32]
 8008f20:	9e00      	ldr	r6, [sp, #0]
 8008f22:	9a00      	ldr	r2, [sp, #0]
 8008f24:	2101      	movs	r1, #1
 8008f26:	4648      	mov	r0, r9
 8008f28:	441a      	add	r2, r3
 8008f2a:	9200      	str	r2, [sp, #0]
 8008f2c:	9a06      	ldr	r2, [sp, #24]
 8008f2e:	441a      	add	r2, r3
 8008f30:	9206      	str	r2, [sp, #24]
 8008f32:	f000 fc31 	bl	8009798 <__i2b>
 8008f36:	4605      	mov	r5, r0
 8008f38:	b166      	cbz	r6, 8008f54 <_dtoa_r+0x74c>
 8008f3a:	9b06      	ldr	r3, [sp, #24]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	dd09      	ble.n	8008f54 <_dtoa_r+0x74c>
 8008f40:	42b3      	cmp	r3, r6
 8008f42:	9a00      	ldr	r2, [sp, #0]
 8008f44:	bfa8      	it	ge
 8008f46:	4633      	movge	r3, r6
 8008f48:	1ad2      	subs	r2, r2, r3
 8008f4a:	1af6      	subs	r6, r6, r3
 8008f4c:	9200      	str	r2, [sp, #0]
 8008f4e:	9a06      	ldr	r2, [sp, #24]
 8008f50:	1ad3      	subs	r3, r2, r3
 8008f52:	9306      	str	r3, [sp, #24]
 8008f54:	9b08      	ldr	r3, [sp, #32]
 8008f56:	b30b      	cbz	r3, 8008f9c <_dtoa_r+0x794>
 8008f58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	f000 80c6 	beq.w	80090ec <_dtoa_r+0x8e4>
 8008f60:	2c00      	cmp	r4, #0
 8008f62:	f000 80c0 	beq.w	80090e6 <_dtoa_r+0x8de>
 8008f66:	4629      	mov	r1, r5
 8008f68:	4622      	mov	r2, r4
 8008f6a:	4648      	mov	r0, r9
 8008f6c:	f000 fcce 	bl	800990c <__pow5mult>
 8008f70:	9a02      	ldr	r2, [sp, #8]
 8008f72:	4601      	mov	r1, r0
 8008f74:	4605      	mov	r5, r0
 8008f76:	4648      	mov	r0, r9
 8008f78:	f000 fc24 	bl	80097c4 <__multiply>
 8008f7c:	9902      	ldr	r1, [sp, #8]
 8008f7e:	4680      	mov	r8, r0
 8008f80:	4648      	mov	r0, r9
 8008f82:	f000 fb53 	bl	800962c <_Bfree>
 8008f86:	9b08      	ldr	r3, [sp, #32]
 8008f88:	1b1b      	subs	r3, r3, r4
 8008f8a:	9308      	str	r3, [sp, #32]
 8008f8c:	f000 80b1 	beq.w	80090f2 <_dtoa_r+0x8ea>
 8008f90:	9a08      	ldr	r2, [sp, #32]
 8008f92:	4641      	mov	r1, r8
 8008f94:	4648      	mov	r0, r9
 8008f96:	f000 fcb9 	bl	800990c <__pow5mult>
 8008f9a:	9002      	str	r0, [sp, #8]
 8008f9c:	2101      	movs	r1, #1
 8008f9e:	4648      	mov	r0, r9
 8008fa0:	f000 fbfa 	bl	8009798 <__i2b>
 8008fa4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008fa6:	4604      	mov	r4, r0
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	f000 81d9 	beq.w	8009360 <_dtoa_r+0xb58>
 8008fae:	461a      	mov	r2, r3
 8008fb0:	4601      	mov	r1, r0
 8008fb2:	4648      	mov	r0, r9
 8008fb4:	f000 fcaa 	bl	800990c <__pow5mult>
 8008fb8:	9b07      	ldr	r3, [sp, #28]
 8008fba:	4604      	mov	r4, r0
 8008fbc:	2b01      	cmp	r3, #1
 8008fbe:	f300 809f 	bgt.w	8009100 <_dtoa_r+0x8f8>
 8008fc2:	9b04      	ldr	r3, [sp, #16]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	f040 8097 	bne.w	80090f8 <_dtoa_r+0x8f0>
 8008fca:	9b05      	ldr	r3, [sp, #20]
 8008fcc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	f040 8093 	bne.w	80090fc <_dtoa_r+0x8f4>
 8008fd6:	9b05      	ldr	r3, [sp, #20]
 8008fd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008fdc:	0d1b      	lsrs	r3, r3, #20
 8008fde:	051b      	lsls	r3, r3, #20
 8008fe0:	b133      	cbz	r3, 8008ff0 <_dtoa_r+0x7e8>
 8008fe2:	9b00      	ldr	r3, [sp, #0]
 8008fe4:	3301      	adds	r3, #1
 8008fe6:	9300      	str	r3, [sp, #0]
 8008fe8:	9b06      	ldr	r3, [sp, #24]
 8008fea:	3301      	adds	r3, #1
 8008fec:	9306      	str	r3, [sp, #24]
 8008fee:	2301      	movs	r3, #1
 8008ff0:	9308      	str	r3, [sp, #32]
 8008ff2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	f000 81b9 	beq.w	800936c <_dtoa_r+0xb64>
 8008ffa:	6923      	ldr	r3, [r4, #16]
 8008ffc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009000:	6918      	ldr	r0, [r3, #16]
 8009002:	f000 fb7d 	bl	8009700 <__hi0bits>
 8009006:	f1c0 0020 	rsb	r0, r0, #32
 800900a:	9b06      	ldr	r3, [sp, #24]
 800900c:	4418      	add	r0, r3
 800900e:	f010 001f 	ands.w	r0, r0, #31
 8009012:	f000 8082 	beq.w	800911a <_dtoa_r+0x912>
 8009016:	f1c0 0320 	rsb	r3, r0, #32
 800901a:	2b04      	cmp	r3, #4
 800901c:	dd73      	ble.n	8009106 <_dtoa_r+0x8fe>
 800901e:	f1c0 001c 	rsb	r0, r0, #28
 8009022:	9b00      	ldr	r3, [sp, #0]
 8009024:	4403      	add	r3, r0
 8009026:	4406      	add	r6, r0
 8009028:	9300      	str	r3, [sp, #0]
 800902a:	9b06      	ldr	r3, [sp, #24]
 800902c:	4403      	add	r3, r0
 800902e:	9306      	str	r3, [sp, #24]
 8009030:	9b00      	ldr	r3, [sp, #0]
 8009032:	2b00      	cmp	r3, #0
 8009034:	dd05      	ble.n	8009042 <_dtoa_r+0x83a>
 8009036:	461a      	mov	r2, r3
 8009038:	9902      	ldr	r1, [sp, #8]
 800903a:	4648      	mov	r0, r9
 800903c:	f000 fcc0 	bl	80099c0 <__lshift>
 8009040:	9002      	str	r0, [sp, #8]
 8009042:	9b06      	ldr	r3, [sp, #24]
 8009044:	2b00      	cmp	r3, #0
 8009046:	dd05      	ble.n	8009054 <_dtoa_r+0x84c>
 8009048:	4621      	mov	r1, r4
 800904a:	461a      	mov	r2, r3
 800904c:	4648      	mov	r0, r9
 800904e:	f000 fcb7 	bl	80099c0 <__lshift>
 8009052:	4604      	mov	r4, r0
 8009054:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009056:	2b00      	cmp	r3, #0
 8009058:	d061      	beq.n	800911e <_dtoa_r+0x916>
 800905a:	4621      	mov	r1, r4
 800905c:	9802      	ldr	r0, [sp, #8]
 800905e:	f000 fd1b 	bl	8009a98 <__mcmp>
 8009062:	2800      	cmp	r0, #0
 8009064:	da5b      	bge.n	800911e <_dtoa_r+0x916>
 8009066:	2300      	movs	r3, #0
 8009068:	220a      	movs	r2, #10
 800906a:	9902      	ldr	r1, [sp, #8]
 800906c:	4648      	mov	r0, r9
 800906e:	f000 faff 	bl	8009670 <__multadd>
 8009072:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009074:	f107 38ff 	add.w	r8, r7, #4294967295
 8009078:	9002      	str	r0, [sp, #8]
 800907a:	2b00      	cmp	r3, #0
 800907c:	f000 8178 	beq.w	8009370 <_dtoa_r+0xb68>
 8009080:	4629      	mov	r1, r5
 8009082:	2300      	movs	r3, #0
 8009084:	220a      	movs	r2, #10
 8009086:	4648      	mov	r0, r9
 8009088:	f000 faf2 	bl	8009670 <__multadd>
 800908c:	f1bb 0f00 	cmp.w	fp, #0
 8009090:	4605      	mov	r5, r0
 8009092:	dc6f      	bgt.n	8009174 <_dtoa_r+0x96c>
 8009094:	9b07      	ldr	r3, [sp, #28]
 8009096:	2b02      	cmp	r3, #2
 8009098:	dc49      	bgt.n	800912e <_dtoa_r+0x926>
 800909a:	e06b      	b.n	8009174 <_dtoa_r+0x96c>
 800909c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800909e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80090a2:	e73c      	b.n	8008f1e <_dtoa_r+0x716>
 80090a4:	3fe00000 	.word	0x3fe00000
 80090a8:	40240000 	.word	0x40240000
 80090ac:	9b03      	ldr	r3, [sp, #12]
 80090ae:	1e5c      	subs	r4, r3, #1
 80090b0:	9b08      	ldr	r3, [sp, #32]
 80090b2:	42a3      	cmp	r3, r4
 80090b4:	db09      	blt.n	80090ca <_dtoa_r+0x8c2>
 80090b6:	1b1c      	subs	r4, r3, r4
 80090b8:	9b03      	ldr	r3, [sp, #12]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	f6bf af30 	bge.w	8008f20 <_dtoa_r+0x718>
 80090c0:	9b00      	ldr	r3, [sp, #0]
 80090c2:	9a03      	ldr	r2, [sp, #12]
 80090c4:	1a9e      	subs	r6, r3, r2
 80090c6:	2300      	movs	r3, #0
 80090c8:	e72b      	b.n	8008f22 <_dtoa_r+0x71a>
 80090ca:	9b08      	ldr	r3, [sp, #32]
 80090cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80090ce:	1ae3      	subs	r3, r4, r3
 80090d0:	9408      	str	r4, [sp, #32]
 80090d2:	9e00      	ldr	r6, [sp, #0]
 80090d4:	2400      	movs	r4, #0
 80090d6:	441a      	add	r2, r3
 80090d8:	9b03      	ldr	r3, [sp, #12]
 80090da:	920d      	str	r2, [sp, #52]	@ 0x34
 80090dc:	e721      	b.n	8008f22 <_dtoa_r+0x71a>
 80090de:	9c08      	ldr	r4, [sp, #32]
 80090e0:	9e00      	ldr	r6, [sp, #0]
 80090e2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80090e4:	e728      	b.n	8008f38 <_dtoa_r+0x730>
 80090e6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80090ea:	e751      	b.n	8008f90 <_dtoa_r+0x788>
 80090ec:	9a08      	ldr	r2, [sp, #32]
 80090ee:	9902      	ldr	r1, [sp, #8]
 80090f0:	e750      	b.n	8008f94 <_dtoa_r+0x78c>
 80090f2:	f8cd 8008 	str.w	r8, [sp, #8]
 80090f6:	e751      	b.n	8008f9c <_dtoa_r+0x794>
 80090f8:	2300      	movs	r3, #0
 80090fa:	e779      	b.n	8008ff0 <_dtoa_r+0x7e8>
 80090fc:	9b04      	ldr	r3, [sp, #16]
 80090fe:	e777      	b.n	8008ff0 <_dtoa_r+0x7e8>
 8009100:	2300      	movs	r3, #0
 8009102:	9308      	str	r3, [sp, #32]
 8009104:	e779      	b.n	8008ffa <_dtoa_r+0x7f2>
 8009106:	d093      	beq.n	8009030 <_dtoa_r+0x828>
 8009108:	331c      	adds	r3, #28
 800910a:	9a00      	ldr	r2, [sp, #0]
 800910c:	441a      	add	r2, r3
 800910e:	441e      	add	r6, r3
 8009110:	9200      	str	r2, [sp, #0]
 8009112:	9a06      	ldr	r2, [sp, #24]
 8009114:	441a      	add	r2, r3
 8009116:	9206      	str	r2, [sp, #24]
 8009118:	e78a      	b.n	8009030 <_dtoa_r+0x828>
 800911a:	4603      	mov	r3, r0
 800911c:	e7f4      	b.n	8009108 <_dtoa_r+0x900>
 800911e:	9b03      	ldr	r3, [sp, #12]
 8009120:	46b8      	mov	r8, r7
 8009122:	2b00      	cmp	r3, #0
 8009124:	dc20      	bgt.n	8009168 <_dtoa_r+0x960>
 8009126:	469b      	mov	fp, r3
 8009128:	9b07      	ldr	r3, [sp, #28]
 800912a:	2b02      	cmp	r3, #2
 800912c:	dd1e      	ble.n	800916c <_dtoa_r+0x964>
 800912e:	f1bb 0f00 	cmp.w	fp, #0
 8009132:	f47f adb1 	bne.w	8008c98 <_dtoa_r+0x490>
 8009136:	4621      	mov	r1, r4
 8009138:	465b      	mov	r3, fp
 800913a:	2205      	movs	r2, #5
 800913c:	4648      	mov	r0, r9
 800913e:	f000 fa97 	bl	8009670 <__multadd>
 8009142:	4601      	mov	r1, r0
 8009144:	4604      	mov	r4, r0
 8009146:	9802      	ldr	r0, [sp, #8]
 8009148:	f000 fca6 	bl	8009a98 <__mcmp>
 800914c:	2800      	cmp	r0, #0
 800914e:	f77f ada3 	ble.w	8008c98 <_dtoa_r+0x490>
 8009152:	4656      	mov	r6, sl
 8009154:	2331      	movs	r3, #49	@ 0x31
 8009156:	f108 0801 	add.w	r8, r8, #1
 800915a:	f806 3b01 	strb.w	r3, [r6], #1
 800915e:	e59f      	b.n	8008ca0 <_dtoa_r+0x498>
 8009160:	46b8      	mov	r8, r7
 8009162:	9c03      	ldr	r4, [sp, #12]
 8009164:	4625      	mov	r5, r4
 8009166:	e7f4      	b.n	8009152 <_dtoa_r+0x94a>
 8009168:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800916c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800916e:	2b00      	cmp	r3, #0
 8009170:	f000 8102 	beq.w	8009378 <_dtoa_r+0xb70>
 8009174:	2e00      	cmp	r6, #0
 8009176:	dd05      	ble.n	8009184 <_dtoa_r+0x97c>
 8009178:	4629      	mov	r1, r5
 800917a:	4632      	mov	r2, r6
 800917c:	4648      	mov	r0, r9
 800917e:	f000 fc1f 	bl	80099c0 <__lshift>
 8009182:	4605      	mov	r5, r0
 8009184:	9b08      	ldr	r3, [sp, #32]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d05c      	beq.n	8009244 <_dtoa_r+0xa3c>
 800918a:	6869      	ldr	r1, [r5, #4]
 800918c:	4648      	mov	r0, r9
 800918e:	f000 fa0d 	bl	80095ac <_Balloc>
 8009192:	4606      	mov	r6, r0
 8009194:	b928      	cbnz	r0, 80091a2 <_dtoa_r+0x99a>
 8009196:	4b83      	ldr	r3, [pc, #524]	@ (80093a4 <_dtoa_r+0xb9c>)
 8009198:	4602      	mov	r2, r0
 800919a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800919e:	f7ff bb4a 	b.w	8008836 <_dtoa_r+0x2e>
 80091a2:	692a      	ldr	r2, [r5, #16]
 80091a4:	f105 010c 	add.w	r1, r5, #12
 80091a8:	300c      	adds	r0, #12
 80091aa:	3202      	adds	r2, #2
 80091ac:	0092      	lsls	r2, r2, #2
 80091ae:	f000 ffad 	bl	800a10c <memcpy>
 80091b2:	2201      	movs	r2, #1
 80091b4:	4631      	mov	r1, r6
 80091b6:	4648      	mov	r0, r9
 80091b8:	f000 fc02 	bl	80099c0 <__lshift>
 80091bc:	f10a 0301 	add.w	r3, sl, #1
 80091c0:	462f      	mov	r7, r5
 80091c2:	4605      	mov	r5, r0
 80091c4:	9300      	str	r3, [sp, #0]
 80091c6:	eb0a 030b 	add.w	r3, sl, fp
 80091ca:	9308      	str	r3, [sp, #32]
 80091cc:	9b04      	ldr	r3, [sp, #16]
 80091ce:	f003 0301 	and.w	r3, r3, #1
 80091d2:	9306      	str	r3, [sp, #24]
 80091d4:	9b00      	ldr	r3, [sp, #0]
 80091d6:	4621      	mov	r1, r4
 80091d8:	9802      	ldr	r0, [sp, #8]
 80091da:	f103 3bff 	add.w	fp, r3, #4294967295
 80091de:	f7ff fa86 	bl	80086ee <quorem>
 80091e2:	4603      	mov	r3, r0
 80091e4:	4639      	mov	r1, r7
 80091e6:	9003      	str	r0, [sp, #12]
 80091e8:	3330      	adds	r3, #48	@ 0x30
 80091ea:	9802      	ldr	r0, [sp, #8]
 80091ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80091ee:	f000 fc53 	bl	8009a98 <__mcmp>
 80091f2:	462a      	mov	r2, r5
 80091f4:	9004      	str	r0, [sp, #16]
 80091f6:	4621      	mov	r1, r4
 80091f8:	4648      	mov	r0, r9
 80091fa:	f000 fc69 	bl	8009ad0 <__mdiff>
 80091fe:	68c2      	ldr	r2, [r0, #12]
 8009200:	4606      	mov	r6, r0
 8009202:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009204:	bb02      	cbnz	r2, 8009248 <_dtoa_r+0xa40>
 8009206:	4601      	mov	r1, r0
 8009208:	9802      	ldr	r0, [sp, #8]
 800920a:	f000 fc45 	bl	8009a98 <__mcmp>
 800920e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009210:	4602      	mov	r2, r0
 8009212:	4631      	mov	r1, r6
 8009214:	4648      	mov	r0, r9
 8009216:	920c      	str	r2, [sp, #48]	@ 0x30
 8009218:	9309      	str	r3, [sp, #36]	@ 0x24
 800921a:	f000 fa07 	bl	800962c <_Bfree>
 800921e:	9b07      	ldr	r3, [sp, #28]
 8009220:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009222:	9e00      	ldr	r6, [sp, #0]
 8009224:	ea42 0103 	orr.w	r1, r2, r3
 8009228:	9b06      	ldr	r3, [sp, #24]
 800922a:	4319      	orrs	r1, r3
 800922c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800922e:	d10d      	bne.n	800924c <_dtoa_r+0xa44>
 8009230:	2b39      	cmp	r3, #57	@ 0x39
 8009232:	d027      	beq.n	8009284 <_dtoa_r+0xa7c>
 8009234:	9a04      	ldr	r2, [sp, #16]
 8009236:	2a00      	cmp	r2, #0
 8009238:	dd01      	ble.n	800923e <_dtoa_r+0xa36>
 800923a:	9b03      	ldr	r3, [sp, #12]
 800923c:	3331      	adds	r3, #49	@ 0x31
 800923e:	f88b 3000 	strb.w	r3, [fp]
 8009242:	e52e      	b.n	8008ca2 <_dtoa_r+0x49a>
 8009244:	4628      	mov	r0, r5
 8009246:	e7b9      	b.n	80091bc <_dtoa_r+0x9b4>
 8009248:	2201      	movs	r2, #1
 800924a:	e7e2      	b.n	8009212 <_dtoa_r+0xa0a>
 800924c:	9904      	ldr	r1, [sp, #16]
 800924e:	2900      	cmp	r1, #0
 8009250:	db04      	blt.n	800925c <_dtoa_r+0xa54>
 8009252:	9807      	ldr	r0, [sp, #28]
 8009254:	4301      	orrs	r1, r0
 8009256:	9806      	ldr	r0, [sp, #24]
 8009258:	4301      	orrs	r1, r0
 800925a:	d120      	bne.n	800929e <_dtoa_r+0xa96>
 800925c:	2a00      	cmp	r2, #0
 800925e:	ddee      	ble.n	800923e <_dtoa_r+0xa36>
 8009260:	2201      	movs	r2, #1
 8009262:	9902      	ldr	r1, [sp, #8]
 8009264:	4648      	mov	r0, r9
 8009266:	9300      	str	r3, [sp, #0]
 8009268:	f000 fbaa 	bl	80099c0 <__lshift>
 800926c:	4621      	mov	r1, r4
 800926e:	9002      	str	r0, [sp, #8]
 8009270:	f000 fc12 	bl	8009a98 <__mcmp>
 8009274:	2800      	cmp	r0, #0
 8009276:	9b00      	ldr	r3, [sp, #0]
 8009278:	dc02      	bgt.n	8009280 <_dtoa_r+0xa78>
 800927a:	d1e0      	bne.n	800923e <_dtoa_r+0xa36>
 800927c:	07da      	lsls	r2, r3, #31
 800927e:	d5de      	bpl.n	800923e <_dtoa_r+0xa36>
 8009280:	2b39      	cmp	r3, #57	@ 0x39
 8009282:	d1da      	bne.n	800923a <_dtoa_r+0xa32>
 8009284:	2339      	movs	r3, #57	@ 0x39
 8009286:	f88b 3000 	strb.w	r3, [fp]
 800928a:	4633      	mov	r3, r6
 800928c:	461e      	mov	r6, r3
 800928e:	3b01      	subs	r3, #1
 8009290:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009294:	2a39      	cmp	r2, #57	@ 0x39
 8009296:	d04f      	beq.n	8009338 <_dtoa_r+0xb30>
 8009298:	3201      	adds	r2, #1
 800929a:	701a      	strb	r2, [r3, #0]
 800929c:	e501      	b.n	8008ca2 <_dtoa_r+0x49a>
 800929e:	2a00      	cmp	r2, #0
 80092a0:	dd03      	ble.n	80092aa <_dtoa_r+0xaa2>
 80092a2:	2b39      	cmp	r3, #57	@ 0x39
 80092a4:	d0ee      	beq.n	8009284 <_dtoa_r+0xa7c>
 80092a6:	3301      	adds	r3, #1
 80092a8:	e7c9      	b.n	800923e <_dtoa_r+0xa36>
 80092aa:	9a00      	ldr	r2, [sp, #0]
 80092ac:	9908      	ldr	r1, [sp, #32]
 80092ae:	f802 3c01 	strb.w	r3, [r2, #-1]
 80092b2:	428a      	cmp	r2, r1
 80092b4:	d029      	beq.n	800930a <_dtoa_r+0xb02>
 80092b6:	2300      	movs	r3, #0
 80092b8:	220a      	movs	r2, #10
 80092ba:	9902      	ldr	r1, [sp, #8]
 80092bc:	4648      	mov	r0, r9
 80092be:	f000 f9d7 	bl	8009670 <__multadd>
 80092c2:	42af      	cmp	r7, r5
 80092c4:	9002      	str	r0, [sp, #8]
 80092c6:	f04f 0300 	mov.w	r3, #0
 80092ca:	f04f 020a 	mov.w	r2, #10
 80092ce:	4639      	mov	r1, r7
 80092d0:	4648      	mov	r0, r9
 80092d2:	d107      	bne.n	80092e4 <_dtoa_r+0xadc>
 80092d4:	f000 f9cc 	bl	8009670 <__multadd>
 80092d8:	4607      	mov	r7, r0
 80092da:	4605      	mov	r5, r0
 80092dc:	9b00      	ldr	r3, [sp, #0]
 80092de:	3301      	adds	r3, #1
 80092e0:	9300      	str	r3, [sp, #0]
 80092e2:	e777      	b.n	80091d4 <_dtoa_r+0x9cc>
 80092e4:	f000 f9c4 	bl	8009670 <__multadd>
 80092e8:	4629      	mov	r1, r5
 80092ea:	4607      	mov	r7, r0
 80092ec:	2300      	movs	r3, #0
 80092ee:	220a      	movs	r2, #10
 80092f0:	4648      	mov	r0, r9
 80092f2:	f000 f9bd 	bl	8009670 <__multadd>
 80092f6:	4605      	mov	r5, r0
 80092f8:	e7f0      	b.n	80092dc <_dtoa_r+0xad4>
 80092fa:	f1bb 0f00 	cmp.w	fp, #0
 80092fe:	f04f 0700 	mov.w	r7, #0
 8009302:	bfcc      	ite	gt
 8009304:	465e      	movgt	r6, fp
 8009306:	2601      	movle	r6, #1
 8009308:	4456      	add	r6, sl
 800930a:	2201      	movs	r2, #1
 800930c:	9902      	ldr	r1, [sp, #8]
 800930e:	4648      	mov	r0, r9
 8009310:	9300      	str	r3, [sp, #0]
 8009312:	f000 fb55 	bl	80099c0 <__lshift>
 8009316:	4621      	mov	r1, r4
 8009318:	9002      	str	r0, [sp, #8]
 800931a:	f000 fbbd 	bl	8009a98 <__mcmp>
 800931e:	2800      	cmp	r0, #0
 8009320:	dcb3      	bgt.n	800928a <_dtoa_r+0xa82>
 8009322:	d102      	bne.n	800932a <_dtoa_r+0xb22>
 8009324:	9b00      	ldr	r3, [sp, #0]
 8009326:	07db      	lsls	r3, r3, #31
 8009328:	d4af      	bmi.n	800928a <_dtoa_r+0xa82>
 800932a:	4633      	mov	r3, r6
 800932c:	461e      	mov	r6, r3
 800932e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009332:	2a30      	cmp	r2, #48	@ 0x30
 8009334:	d0fa      	beq.n	800932c <_dtoa_r+0xb24>
 8009336:	e4b4      	b.n	8008ca2 <_dtoa_r+0x49a>
 8009338:	459a      	cmp	sl, r3
 800933a:	d1a7      	bne.n	800928c <_dtoa_r+0xa84>
 800933c:	2331      	movs	r3, #49	@ 0x31
 800933e:	f108 0801 	add.w	r8, r8, #1
 8009342:	f88a 3000 	strb.w	r3, [sl]
 8009346:	e4ac      	b.n	8008ca2 <_dtoa_r+0x49a>
 8009348:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800934a:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80093a8 <_dtoa_r+0xba0>
 800934e:	b11b      	cbz	r3, 8009358 <_dtoa_r+0xb50>
 8009350:	f10a 0308 	add.w	r3, sl, #8
 8009354:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009356:	6013      	str	r3, [r2, #0]
 8009358:	4650      	mov	r0, sl
 800935a:	b017      	add	sp, #92	@ 0x5c
 800935c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009360:	9b07      	ldr	r3, [sp, #28]
 8009362:	2b01      	cmp	r3, #1
 8009364:	f77f ae2d 	ble.w	8008fc2 <_dtoa_r+0x7ba>
 8009368:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800936a:	9308      	str	r3, [sp, #32]
 800936c:	2001      	movs	r0, #1
 800936e:	e64c      	b.n	800900a <_dtoa_r+0x802>
 8009370:	f1bb 0f00 	cmp.w	fp, #0
 8009374:	f77f aed8 	ble.w	8009128 <_dtoa_r+0x920>
 8009378:	4656      	mov	r6, sl
 800937a:	4621      	mov	r1, r4
 800937c:	9802      	ldr	r0, [sp, #8]
 800937e:	f7ff f9b6 	bl	80086ee <quorem>
 8009382:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009386:	f806 3b01 	strb.w	r3, [r6], #1
 800938a:	eba6 020a 	sub.w	r2, r6, sl
 800938e:	4593      	cmp	fp, r2
 8009390:	ddb3      	ble.n	80092fa <_dtoa_r+0xaf2>
 8009392:	2300      	movs	r3, #0
 8009394:	220a      	movs	r2, #10
 8009396:	9902      	ldr	r1, [sp, #8]
 8009398:	4648      	mov	r0, r9
 800939a:	f000 f969 	bl	8009670 <__multadd>
 800939e:	9002      	str	r0, [sp, #8]
 80093a0:	e7eb      	b.n	800937a <_dtoa_r+0xb72>
 80093a2:	bf00      	nop
 80093a4:	0800b81c 	.word	0x0800b81c
 80093a8:	0800b7a0 	.word	0x0800b7a0

080093ac <_free_r>:
 80093ac:	b538      	push	{r3, r4, r5, lr}
 80093ae:	4605      	mov	r5, r0
 80093b0:	2900      	cmp	r1, #0
 80093b2:	d041      	beq.n	8009438 <_free_r+0x8c>
 80093b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80093b8:	1f0c      	subs	r4, r1, #4
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	bfb8      	it	lt
 80093be:	18e4      	addlt	r4, r4, r3
 80093c0:	f000 f8e8 	bl	8009594 <__malloc_lock>
 80093c4:	4a1d      	ldr	r2, [pc, #116]	@ (800943c <_free_r+0x90>)
 80093c6:	6813      	ldr	r3, [r2, #0]
 80093c8:	b933      	cbnz	r3, 80093d8 <_free_r+0x2c>
 80093ca:	6063      	str	r3, [r4, #4]
 80093cc:	6014      	str	r4, [r2, #0]
 80093ce:	4628      	mov	r0, r5
 80093d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80093d4:	f000 b8e4 	b.w	80095a0 <__malloc_unlock>
 80093d8:	42a3      	cmp	r3, r4
 80093da:	d908      	bls.n	80093ee <_free_r+0x42>
 80093dc:	6820      	ldr	r0, [r4, #0]
 80093de:	1821      	adds	r1, r4, r0
 80093e0:	428b      	cmp	r3, r1
 80093e2:	bf01      	itttt	eq
 80093e4:	6819      	ldreq	r1, [r3, #0]
 80093e6:	685b      	ldreq	r3, [r3, #4]
 80093e8:	1809      	addeq	r1, r1, r0
 80093ea:	6021      	streq	r1, [r4, #0]
 80093ec:	e7ed      	b.n	80093ca <_free_r+0x1e>
 80093ee:	461a      	mov	r2, r3
 80093f0:	685b      	ldr	r3, [r3, #4]
 80093f2:	b10b      	cbz	r3, 80093f8 <_free_r+0x4c>
 80093f4:	42a3      	cmp	r3, r4
 80093f6:	d9fa      	bls.n	80093ee <_free_r+0x42>
 80093f8:	6811      	ldr	r1, [r2, #0]
 80093fa:	1850      	adds	r0, r2, r1
 80093fc:	42a0      	cmp	r0, r4
 80093fe:	d10b      	bne.n	8009418 <_free_r+0x6c>
 8009400:	6820      	ldr	r0, [r4, #0]
 8009402:	4401      	add	r1, r0
 8009404:	1850      	adds	r0, r2, r1
 8009406:	6011      	str	r1, [r2, #0]
 8009408:	4283      	cmp	r3, r0
 800940a:	d1e0      	bne.n	80093ce <_free_r+0x22>
 800940c:	6818      	ldr	r0, [r3, #0]
 800940e:	685b      	ldr	r3, [r3, #4]
 8009410:	4408      	add	r0, r1
 8009412:	6053      	str	r3, [r2, #4]
 8009414:	6010      	str	r0, [r2, #0]
 8009416:	e7da      	b.n	80093ce <_free_r+0x22>
 8009418:	d902      	bls.n	8009420 <_free_r+0x74>
 800941a:	230c      	movs	r3, #12
 800941c:	602b      	str	r3, [r5, #0]
 800941e:	e7d6      	b.n	80093ce <_free_r+0x22>
 8009420:	6820      	ldr	r0, [r4, #0]
 8009422:	1821      	adds	r1, r4, r0
 8009424:	428b      	cmp	r3, r1
 8009426:	bf02      	ittt	eq
 8009428:	6819      	ldreq	r1, [r3, #0]
 800942a:	685b      	ldreq	r3, [r3, #4]
 800942c:	1809      	addeq	r1, r1, r0
 800942e:	6063      	str	r3, [r4, #4]
 8009430:	bf08      	it	eq
 8009432:	6021      	streq	r1, [r4, #0]
 8009434:	6054      	str	r4, [r2, #4]
 8009436:	e7ca      	b.n	80093ce <_free_r+0x22>
 8009438:	bd38      	pop	{r3, r4, r5, pc}
 800943a:	bf00      	nop
 800943c:	20000554 	.word	0x20000554

08009440 <malloc>:
 8009440:	4b02      	ldr	r3, [pc, #8]	@ (800944c <malloc+0xc>)
 8009442:	4601      	mov	r1, r0
 8009444:	6818      	ldr	r0, [r3, #0]
 8009446:	f000 b825 	b.w	8009494 <_malloc_r>
 800944a:	bf00      	nop
 800944c:	20000018 	.word	0x20000018

08009450 <sbrk_aligned>:
 8009450:	b570      	push	{r4, r5, r6, lr}
 8009452:	4e0f      	ldr	r6, [pc, #60]	@ (8009490 <sbrk_aligned+0x40>)
 8009454:	460c      	mov	r4, r1
 8009456:	4605      	mov	r5, r0
 8009458:	6831      	ldr	r1, [r6, #0]
 800945a:	b911      	cbnz	r1, 8009462 <sbrk_aligned+0x12>
 800945c:	f000 fe46 	bl	800a0ec <_sbrk_r>
 8009460:	6030      	str	r0, [r6, #0]
 8009462:	4621      	mov	r1, r4
 8009464:	4628      	mov	r0, r5
 8009466:	f000 fe41 	bl	800a0ec <_sbrk_r>
 800946a:	1c43      	adds	r3, r0, #1
 800946c:	d103      	bne.n	8009476 <sbrk_aligned+0x26>
 800946e:	f04f 34ff 	mov.w	r4, #4294967295
 8009472:	4620      	mov	r0, r4
 8009474:	bd70      	pop	{r4, r5, r6, pc}
 8009476:	1cc4      	adds	r4, r0, #3
 8009478:	f024 0403 	bic.w	r4, r4, #3
 800947c:	42a0      	cmp	r0, r4
 800947e:	d0f8      	beq.n	8009472 <sbrk_aligned+0x22>
 8009480:	1a21      	subs	r1, r4, r0
 8009482:	4628      	mov	r0, r5
 8009484:	f000 fe32 	bl	800a0ec <_sbrk_r>
 8009488:	3001      	adds	r0, #1
 800948a:	d1f2      	bne.n	8009472 <sbrk_aligned+0x22>
 800948c:	e7ef      	b.n	800946e <sbrk_aligned+0x1e>
 800948e:	bf00      	nop
 8009490:	20000550 	.word	0x20000550

08009494 <_malloc_r>:
 8009494:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009498:	1ccd      	adds	r5, r1, #3
 800949a:	4606      	mov	r6, r0
 800949c:	f025 0503 	bic.w	r5, r5, #3
 80094a0:	3508      	adds	r5, #8
 80094a2:	2d0c      	cmp	r5, #12
 80094a4:	bf38      	it	cc
 80094a6:	250c      	movcc	r5, #12
 80094a8:	2d00      	cmp	r5, #0
 80094aa:	db01      	blt.n	80094b0 <_malloc_r+0x1c>
 80094ac:	42a9      	cmp	r1, r5
 80094ae:	d904      	bls.n	80094ba <_malloc_r+0x26>
 80094b0:	230c      	movs	r3, #12
 80094b2:	6033      	str	r3, [r6, #0]
 80094b4:	2000      	movs	r0, #0
 80094b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009590 <_malloc_r+0xfc>
 80094be:	f000 f869 	bl	8009594 <__malloc_lock>
 80094c2:	f8d8 3000 	ldr.w	r3, [r8]
 80094c6:	461c      	mov	r4, r3
 80094c8:	bb44      	cbnz	r4, 800951c <_malloc_r+0x88>
 80094ca:	4629      	mov	r1, r5
 80094cc:	4630      	mov	r0, r6
 80094ce:	f7ff ffbf 	bl	8009450 <sbrk_aligned>
 80094d2:	1c43      	adds	r3, r0, #1
 80094d4:	4604      	mov	r4, r0
 80094d6:	d158      	bne.n	800958a <_malloc_r+0xf6>
 80094d8:	f8d8 4000 	ldr.w	r4, [r8]
 80094dc:	4627      	mov	r7, r4
 80094de:	2f00      	cmp	r7, #0
 80094e0:	d143      	bne.n	800956a <_malloc_r+0xd6>
 80094e2:	2c00      	cmp	r4, #0
 80094e4:	d04b      	beq.n	800957e <_malloc_r+0xea>
 80094e6:	6823      	ldr	r3, [r4, #0]
 80094e8:	4639      	mov	r1, r7
 80094ea:	4630      	mov	r0, r6
 80094ec:	eb04 0903 	add.w	r9, r4, r3
 80094f0:	f000 fdfc 	bl	800a0ec <_sbrk_r>
 80094f4:	4581      	cmp	r9, r0
 80094f6:	d142      	bne.n	800957e <_malloc_r+0xea>
 80094f8:	6821      	ldr	r1, [r4, #0]
 80094fa:	4630      	mov	r0, r6
 80094fc:	1a6d      	subs	r5, r5, r1
 80094fe:	4629      	mov	r1, r5
 8009500:	f7ff ffa6 	bl	8009450 <sbrk_aligned>
 8009504:	3001      	adds	r0, #1
 8009506:	d03a      	beq.n	800957e <_malloc_r+0xea>
 8009508:	6823      	ldr	r3, [r4, #0]
 800950a:	442b      	add	r3, r5
 800950c:	6023      	str	r3, [r4, #0]
 800950e:	f8d8 3000 	ldr.w	r3, [r8]
 8009512:	685a      	ldr	r2, [r3, #4]
 8009514:	bb62      	cbnz	r2, 8009570 <_malloc_r+0xdc>
 8009516:	f8c8 7000 	str.w	r7, [r8]
 800951a:	e00f      	b.n	800953c <_malloc_r+0xa8>
 800951c:	6822      	ldr	r2, [r4, #0]
 800951e:	1b52      	subs	r2, r2, r5
 8009520:	d420      	bmi.n	8009564 <_malloc_r+0xd0>
 8009522:	2a0b      	cmp	r2, #11
 8009524:	d917      	bls.n	8009556 <_malloc_r+0xc2>
 8009526:	1961      	adds	r1, r4, r5
 8009528:	42a3      	cmp	r3, r4
 800952a:	6025      	str	r5, [r4, #0]
 800952c:	bf18      	it	ne
 800952e:	6059      	strne	r1, [r3, #4]
 8009530:	6863      	ldr	r3, [r4, #4]
 8009532:	bf08      	it	eq
 8009534:	f8c8 1000 	streq.w	r1, [r8]
 8009538:	5162      	str	r2, [r4, r5]
 800953a:	604b      	str	r3, [r1, #4]
 800953c:	4630      	mov	r0, r6
 800953e:	f000 f82f 	bl	80095a0 <__malloc_unlock>
 8009542:	f104 000b 	add.w	r0, r4, #11
 8009546:	1d23      	adds	r3, r4, #4
 8009548:	f020 0007 	bic.w	r0, r0, #7
 800954c:	1ac2      	subs	r2, r0, r3
 800954e:	bf1c      	itt	ne
 8009550:	1a1b      	subne	r3, r3, r0
 8009552:	50a3      	strne	r3, [r4, r2]
 8009554:	e7af      	b.n	80094b6 <_malloc_r+0x22>
 8009556:	6862      	ldr	r2, [r4, #4]
 8009558:	42a3      	cmp	r3, r4
 800955a:	bf0c      	ite	eq
 800955c:	f8c8 2000 	streq.w	r2, [r8]
 8009560:	605a      	strne	r2, [r3, #4]
 8009562:	e7eb      	b.n	800953c <_malloc_r+0xa8>
 8009564:	4623      	mov	r3, r4
 8009566:	6864      	ldr	r4, [r4, #4]
 8009568:	e7ae      	b.n	80094c8 <_malloc_r+0x34>
 800956a:	463c      	mov	r4, r7
 800956c:	687f      	ldr	r7, [r7, #4]
 800956e:	e7b6      	b.n	80094de <_malloc_r+0x4a>
 8009570:	461a      	mov	r2, r3
 8009572:	685b      	ldr	r3, [r3, #4]
 8009574:	42a3      	cmp	r3, r4
 8009576:	d1fb      	bne.n	8009570 <_malloc_r+0xdc>
 8009578:	2300      	movs	r3, #0
 800957a:	6053      	str	r3, [r2, #4]
 800957c:	e7de      	b.n	800953c <_malloc_r+0xa8>
 800957e:	230c      	movs	r3, #12
 8009580:	4630      	mov	r0, r6
 8009582:	6033      	str	r3, [r6, #0]
 8009584:	f000 f80c 	bl	80095a0 <__malloc_unlock>
 8009588:	e794      	b.n	80094b4 <_malloc_r+0x20>
 800958a:	6005      	str	r5, [r0, #0]
 800958c:	e7d6      	b.n	800953c <_malloc_r+0xa8>
 800958e:	bf00      	nop
 8009590:	20000554 	.word	0x20000554

08009594 <__malloc_lock>:
 8009594:	4801      	ldr	r0, [pc, #4]	@ (800959c <__malloc_lock+0x8>)
 8009596:	f7ff b89a 	b.w	80086ce <__retarget_lock_acquire_recursive>
 800959a:	bf00      	nop
 800959c:	2000054c 	.word	0x2000054c

080095a0 <__malloc_unlock>:
 80095a0:	4801      	ldr	r0, [pc, #4]	@ (80095a8 <__malloc_unlock+0x8>)
 80095a2:	f7ff b895 	b.w	80086d0 <__retarget_lock_release_recursive>
 80095a6:	bf00      	nop
 80095a8:	2000054c 	.word	0x2000054c

080095ac <_Balloc>:
 80095ac:	b570      	push	{r4, r5, r6, lr}
 80095ae:	69c6      	ldr	r6, [r0, #28]
 80095b0:	4604      	mov	r4, r0
 80095b2:	460d      	mov	r5, r1
 80095b4:	b976      	cbnz	r6, 80095d4 <_Balloc+0x28>
 80095b6:	2010      	movs	r0, #16
 80095b8:	f7ff ff42 	bl	8009440 <malloc>
 80095bc:	4602      	mov	r2, r0
 80095be:	61e0      	str	r0, [r4, #28]
 80095c0:	b920      	cbnz	r0, 80095cc <_Balloc+0x20>
 80095c2:	4b18      	ldr	r3, [pc, #96]	@ (8009624 <_Balloc+0x78>)
 80095c4:	216b      	movs	r1, #107	@ 0x6b
 80095c6:	4818      	ldr	r0, [pc, #96]	@ (8009628 <_Balloc+0x7c>)
 80095c8:	f000 fdae 	bl	800a128 <__assert_func>
 80095cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80095d0:	6006      	str	r6, [r0, #0]
 80095d2:	60c6      	str	r6, [r0, #12]
 80095d4:	69e6      	ldr	r6, [r4, #28]
 80095d6:	68f3      	ldr	r3, [r6, #12]
 80095d8:	b183      	cbz	r3, 80095fc <_Balloc+0x50>
 80095da:	69e3      	ldr	r3, [r4, #28]
 80095dc:	68db      	ldr	r3, [r3, #12]
 80095de:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80095e2:	b9b8      	cbnz	r0, 8009614 <_Balloc+0x68>
 80095e4:	2101      	movs	r1, #1
 80095e6:	4620      	mov	r0, r4
 80095e8:	fa01 f605 	lsl.w	r6, r1, r5
 80095ec:	1d72      	adds	r2, r6, #5
 80095ee:	0092      	lsls	r2, r2, #2
 80095f0:	f000 fdb8 	bl	800a164 <_calloc_r>
 80095f4:	b160      	cbz	r0, 8009610 <_Balloc+0x64>
 80095f6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80095fa:	e00e      	b.n	800961a <_Balloc+0x6e>
 80095fc:	2221      	movs	r2, #33	@ 0x21
 80095fe:	2104      	movs	r1, #4
 8009600:	4620      	mov	r0, r4
 8009602:	f000 fdaf 	bl	800a164 <_calloc_r>
 8009606:	69e3      	ldr	r3, [r4, #28]
 8009608:	60f0      	str	r0, [r6, #12]
 800960a:	68db      	ldr	r3, [r3, #12]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d1e4      	bne.n	80095da <_Balloc+0x2e>
 8009610:	2000      	movs	r0, #0
 8009612:	bd70      	pop	{r4, r5, r6, pc}
 8009614:	6802      	ldr	r2, [r0, #0]
 8009616:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800961a:	2300      	movs	r3, #0
 800961c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009620:	e7f7      	b.n	8009612 <_Balloc+0x66>
 8009622:	bf00      	nop
 8009624:	0800b7ad 	.word	0x0800b7ad
 8009628:	0800b82d 	.word	0x0800b82d

0800962c <_Bfree>:
 800962c:	b570      	push	{r4, r5, r6, lr}
 800962e:	69c6      	ldr	r6, [r0, #28]
 8009630:	4605      	mov	r5, r0
 8009632:	460c      	mov	r4, r1
 8009634:	b976      	cbnz	r6, 8009654 <_Bfree+0x28>
 8009636:	2010      	movs	r0, #16
 8009638:	f7ff ff02 	bl	8009440 <malloc>
 800963c:	4602      	mov	r2, r0
 800963e:	61e8      	str	r0, [r5, #28]
 8009640:	b920      	cbnz	r0, 800964c <_Bfree+0x20>
 8009642:	4b09      	ldr	r3, [pc, #36]	@ (8009668 <_Bfree+0x3c>)
 8009644:	218f      	movs	r1, #143	@ 0x8f
 8009646:	4809      	ldr	r0, [pc, #36]	@ (800966c <_Bfree+0x40>)
 8009648:	f000 fd6e 	bl	800a128 <__assert_func>
 800964c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009650:	6006      	str	r6, [r0, #0]
 8009652:	60c6      	str	r6, [r0, #12]
 8009654:	b13c      	cbz	r4, 8009666 <_Bfree+0x3a>
 8009656:	69eb      	ldr	r3, [r5, #28]
 8009658:	6862      	ldr	r2, [r4, #4]
 800965a:	68db      	ldr	r3, [r3, #12]
 800965c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009660:	6021      	str	r1, [r4, #0]
 8009662:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009666:	bd70      	pop	{r4, r5, r6, pc}
 8009668:	0800b7ad 	.word	0x0800b7ad
 800966c:	0800b82d 	.word	0x0800b82d

08009670 <__multadd>:
 8009670:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009674:	f101 0c14 	add.w	ip, r1, #20
 8009678:	4607      	mov	r7, r0
 800967a:	460c      	mov	r4, r1
 800967c:	461e      	mov	r6, r3
 800967e:	690d      	ldr	r5, [r1, #16]
 8009680:	2000      	movs	r0, #0
 8009682:	f8dc 3000 	ldr.w	r3, [ip]
 8009686:	3001      	adds	r0, #1
 8009688:	b299      	uxth	r1, r3
 800968a:	4285      	cmp	r5, r0
 800968c:	fb02 6101 	mla	r1, r2, r1, r6
 8009690:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009694:	ea4f 4311 	mov.w	r3, r1, lsr #16
 8009698:	b289      	uxth	r1, r1
 800969a:	fb02 3306 	mla	r3, r2, r6, r3
 800969e:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80096a2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80096a6:	f84c 1b04 	str.w	r1, [ip], #4
 80096aa:	dcea      	bgt.n	8009682 <__multadd+0x12>
 80096ac:	b30e      	cbz	r6, 80096f2 <__multadd+0x82>
 80096ae:	68a3      	ldr	r3, [r4, #8]
 80096b0:	42ab      	cmp	r3, r5
 80096b2:	dc19      	bgt.n	80096e8 <__multadd+0x78>
 80096b4:	6861      	ldr	r1, [r4, #4]
 80096b6:	4638      	mov	r0, r7
 80096b8:	3101      	adds	r1, #1
 80096ba:	f7ff ff77 	bl	80095ac <_Balloc>
 80096be:	4680      	mov	r8, r0
 80096c0:	b928      	cbnz	r0, 80096ce <__multadd+0x5e>
 80096c2:	4602      	mov	r2, r0
 80096c4:	4b0c      	ldr	r3, [pc, #48]	@ (80096f8 <__multadd+0x88>)
 80096c6:	21ba      	movs	r1, #186	@ 0xba
 80096c8:	480c      	ldr	r0, [pc, #48]	@ (80096fc <__multadd+0x8c>)
 80096ca:	f000 fd2d 	bl	800a128 <__assert_func>
 80096ce:	6922      	ldr	r2, [r4, #16]
 80096d0:	f104 010c 	add.w	r1, r4, #12
 80096d4:	300c      	adds	r0, #12
 80096d6:	3202      	adds	r2, #2
 80096d8:	0092      	lsls	r2, r2, #2
 80096da:	f000 fd17 	bl	800a10c <memcpy>
 80096de:	4621      	mov	r1, r4
 80096e0:	4644      	mov	r4, r8
 80096e2:	4638      	mov	r0, r7
 80096e4:	f7ff ffa2 	bl	800962c <_Bfree>
 80096e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80096ec:	3501      	adds	r5, #1
 80096ee:	615e      	str	r6, [r3, #20]
 80096f0:	6125      	str	r5, [r4, #16]
 80096f2:	4620      	mov	r0, r4
 80096f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096f8:	0800b81c 	.word	0x0800b81c
 80096fc:	0800b82d 	.word	0x0800b82d

08009700 <__hi0bits>:
 8009700:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009704:	4603      	mov	r3, r0
 8009706:	bf36      	itet	cc
 8009708:	0403      	lslcc	r3, r0, #16
 800970a:	2000      	movcs	r0, #0
 800970c:	2010      	movcc	r0, #16
 800970e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009712:	bf3c      	itt	cc
 8009714:	021b      	lslcc	r3, r3, #8
 8009716:	3008      	addcc	r0, #8
 8009718:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800971c:	bf3c      	itt	cc
 800971e:	011b      	lslcc	r3, r3, #4
 8009720:	3004      	addcc	r0, #4
 8009722:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009726:	bf3c      	itt	cc
 8009728:	009b      	lslcc	r3, r3, #2
 800972a:	3002      	addcc	r0, #2
 800972c:	2b00      	cmp	r3, #0
 800972e:	db05      	blt.n	800973c <__hi0bits+0x3c>
 8009730:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009734:	f100 0001 	add.w	r0, r0, #1
 8009738:	bf08      	it	eq
 800973a:	2020      	moveq	r0, #32
 800973c:	4770      	bx	lr

0800973e <__lo0bits>:
 800973e:	6803      	ldr	r3, [r0, #0]
 8009740:	4602      	mov	r2, r0
 8009742:	f013 0007 	ands.w	r0, r3, #7
 8009746:	d00b      	beq.n	8009760 <__lo0bits+0x22>
 8009748:	07d9      	lsls	r1, r3, #31
 800974a:	d421      	bmi.n	8009790 <__lo0bits+0x52>
 800974c:	0798      	lsls	r0, r3, #30
 800974e:	bf47      	ittee	mi
 8009750:	085b      	lsrmi	r3, r3, #1
 8009752:	2001      	movmi	r0, #1
 8009754:	089b      	lsrpl	r3, r3, #2
 8009756:	2002      	movpl	r0, #2
 8009758:	bf4c      	ite	mi
 800975a:	6013      	strmi	r3, [r2, #0]
 800975c:	6013      	strpl	r3, [r2, #0]
 800975e:	4770      	bx	lr
 8009760:	b299      	uxth	r1, r3
 8009762:	b909      	cbnz	r1, 8009768 <__lo0bits+0x2a>
 8009764:	0c1b      	lsrs	r3, r3, #16
 8009766:	2010      	movs	r0, #16
 8009768:	b2d9      	uxtb	r1, r3
 800976a:	b909      	cbnz	r1, 8009770 <__lo0bits+0x32>
 800976c:	3008      	adds	r0, #8
 800976e:	0a1b      	lsrs	r3, r3, #8
 8009770:	0719      	lsls	r1, r3, #28
 8009772:	bf04      	itt	eq
 8009774:	091b      	lsreq	r3, r3, #4
 8009776:	3004      	addeq	r0, #4
 8009778:	0799      	lsls	r1, r3, #30
 800977a:	bf04      	itt	eq
 800977c:	089b      	lsreq	r3, r3, #2
 800977e:	3002      	addeq	r0, #2
 8009780:	07d9      	lsls	r1, r3, #31
 8009782:	d403      	bmi.n	800978c <__lo0bits+0x4e>
 8009784:	085b      	lsrs	r3, r3, #1
 8009786:	f100 0001 	add.w	r0, r0, #1
 800978a:	d003      	beq.n	8009794 <__lo0bits+0x56>
 800978c:	6013      	str	r3, [r2, #0]
 800978e:	4770      	bx	lr
 8009790:	2000      	movs	r0, #0
 8009792:	4770      	bx	lr
 8009794:	2020      	movs	r0, #32
 8009796:	4770      	bx	lr

08009798 <__i2b>:
 8009798:	b510      	push	{r4, lr}
 800979a:	460c      	mov	r4, r1
 800979c:	2101      	movs	r1, #1
 800979e:	f7ff ff05 	bl	80095ac <_Balloc>
 80097a2:	4602      	mov	r2, r0
 80097a4:	b928      	cbnz	r0, 80097b2 <__i2b+0x1a>
 80097a6:	4b05      	ldr	r3, [pc, #20]	@ (80097bc <__i2b+0x24>)
 80097a8:	f240 1145 	movw	r1, #325	@ 0x145
 80097ac:	4804      	ldr	r0, [pc, #16]	@ (80097c0 <__i2b+0x28>)
 80097ae:	f000 fcbb 	bl	800a128 <__assert_func>
 80097b2:	2301      	movs	r3, #1
 80097b4:	6144      	str	r4, [r0, #20]
 80097b6:	6103      	str	r3, [r0, #16]
 80097b8:	bd10      	pop	{r4, pc}
 80097ba:	bf00      	nop
 80097bc:	0800b81c 	.word	0x0800b81c
 80097c0:	0800b82d 	.word	0x0800b82d

080097c4 <__multiply>:
 80097c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097c8:	4617      	mov	r7, r2
 80097ca:	690a      	ldr	r2, [r1, #16]
 80097cc:	4689      	mov	r9, r1
 80097ce:	b085      	sub	sp, #20
 80097d0:	693b      	ldr	r3, [r7, #16]
 80097d2:	429a      	cmp	r2, r3
 80097d4:	bfa2      	ittt	ge
 80097d6:	463b      	movge	r3, r7
 80097d8:	460f      	movge	r7, r1
 80097da:	4699      	movge	r9, r3
 80097dc:	693d      	ldr	r5, [r7, #16]
 80097de:	68bb      	ldr	r3, [r7, #8]
 80097e0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80097e4:	6879      	ldr	r1, [r7, #4]
 80097e6:	eb05 060a 	add.w	r6, r5, sl
 80097ea:	42b3      	cmp	r3, r6
 80097ec:	bfb8      	it	lt
 80097ee:	3101      	addlt	r1, #1
 80097f0:	f7ff fedc 	bl	80095ac <_Balloc>
 80097f4:	b930      	cbnz	r0, 8009804 <__multiply+0x40>
 80097f6:	4602      	mov	r2, r0
 80097f8:	4b42      	ldr	r3, [pc, #264]	@ (8009904 <__multiply+0x140>)
 80097fa:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80097fe:	4842      	ldr	r0, [pc, #264]	@ (8009908 <__multiply+0x144>)
 8009800:	f000 fc92 	bl	800a128 <__assert_func>
 8009804:	f100 0414 	add.w	r4, r0, #20
 8009808:	2200      	movs	r2, #0
 800980a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800980e:	4623      	mov	r3, r4
 8009810:	4573      	cmp	r3, lr
 8009812:	d320      	bcc.n	8009856 <__multiply+0x92>
 8009814:	f107 0814 	add.w	r8, r7, #20
 8009818:	f109 0114 	add.w	r1, r9, #20
 800981c:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009820:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009824:	9302      	str	r3, [sp, #8]
 8009826:	1beb      	subs	r3, r5, r7
 8009828:	3715      	adds	r7, #21
 800982a:	3b15      	subs	r3, #21
 800982c:	f023 0303 	bic.w	r3, r3, #3
 8009830:	3304      	adds	r3, #4
 8009832:	42bd      	cmp	r5, r7
 8009834:	bf38      	it	cc
 8009836:	2304      	movcc	r3, #4
 8009838:	9301      	str	r3, [sp, #4]
 800983a:	9b02      	ldr	r3, [sp, #8]
 800983c:	9103      	str	r1, [sp, #12]
 800983e:	428b      	cmp	r3, r1
 8009840:	d80c      	bhi.n	800985c <__multiply+0x98>
 8009842:	2e00      	cmp	r6, #0
 8009844:	dd03      	ble.n	800984e <__multiply+0x8a>
 8009846:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800984a:	2b00      	cmp	r3, #0
 800984c:	d057      	beq.n	80098fe <__multiply+0x13a>
 800984e:	6106      	str	r6, [r0, #16]
 8009850:	b005      	add	sp, #20
 8009852:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009856:	f843 2b04 	str.w	r2, [r3], #4
 800985a:	e7d9      	b.n	8009810 <__multiply+0x4c>
 800985c:	f8b1 a000 	ldrh.w	sl, [r1]
 8009860:	f1ba 0f00 	cmp.w	sl, #0
 8009864:	d021      	beq.n	80098aa <__multiply+0xe6>
 8009866:	46c4      	mov	ip, r8
 8009868:	46a1      	mov	r9, r4
 800986a:	2700      	movs	r7, #0
 800986c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009870:	f8d9 3000 	ldr.w	r3, [r9]
 8009874:	fa1f fb82 	uxth.w	fp, r2
 8009878:	4565      	cmp	r5, ip
 800987a:	b29b      	uxth	r3, r3
 800987c:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8009880:	fb0a 330b 	mla	r3, sl, fp, r3
 8009884:	443b      	add	r3, r7
 8009886:	f8d9 7000 	ldr.w	r7, [r9]
 800988a:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800988e:	fb0a 7202 	mla	r2, sl, r2, r7
 8009892:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009896:	b29b      	uxth	r3, r3
 8009898:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800989c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80098a0:	f849 3b04 	str.w	r3, [r9], #4
 80098a4:	d8e2      	bhi.n	800986c <__multiply+0xa8>
 80098a6:	9b01      	ldr	r3, [sp, #4]
 80098a8:	50e7      	str	r7, [r4, r3]
 80098aa:	9b03      	ldr	r3, [sp, #12]
 80098ac:	3104      	adds	r1, #4
 80098ae:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80098b2:	f1b9 0f00 	cmp.w	r9, #0
 80098b6:	d020      	beq.n	80098fa <__multiply+0x136>
 80098b8:	6823      	ldr	r3, [r4, #0]
 80098ba:	4647      	mov	r7, r8
 80098bc:	46a4      	mov	ip, r4
 80098be:	f04f 0a00 	mov.w	sl, #0
 80098c2:	f8b7 b000 	ldrh.w	fp, [r7]
 80098c6:	b29b      	uxth	r3, r3
 80098c8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80098cc:	fb09 220b 	mla	r2, r9, fp, r2
 80098d0:	4452      	add	r2, sl
 80098d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80098d6:	f84c 3b04 	str.w	r3, [ip], #4
 80098da:	f857 3b04 	ldr.w	r3, [r7], #4
 80098de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80098e2:	f8bc 3000 	ldrh.w	r3, [ip]
 80098e6:	42bd      	cmp	r5, r7
 80098e8:	fb09 330a 	mla	r3, r9, sl, r3
 80098ec:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80098f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80098f4:	d8e5      	bhi.n	80098c2 <__multiply+0xfe>
 80098f6:	9a01      	ldr	r2, [sp, #4]
 80098f8:	50a3      	str	r3, [r4, r2]
 80098fa:	3404      	adds	r4, #4
 80098fc:	e79d      	b.n	800983a <__multiply+0x76>
 80098fe:	3e01      	subs	r6, #1
 8009900:	e79f      	b.n	8009842 <__multiply+0x7e>
 8009902:	bf00      	nop
 8009904:	0800b81c 	.word	0x0800b81c
 8009908:	0800b82d 	.word	0x0800b82d

0800990c <__pow5mult>:
 800990c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009910:	4615      	mov	r5, r2
 8009912:	f012 0203 	ands.w	r2, r2, #3
 8009916:	4607      	mov	r7, r0
 8009918:	460e      	mov	r6, r1
 800991a:	d007      	beq.n	800992c <__pow5mult+0x20>
 800991c:	3a01      	subs	r2, #1
 800991e:	4c25      	ldr	r4, [pc, #148]	@ (80099b4 <__pow5mult+0xa8>)
 8009920:	2300      	movs	r3, #0
 8009922:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009926:	f7ff fea3 	bl	8009670 <__multadd>
 800992a:	4606      	mov	r6, r0
 800992c:	10ad      	asrs	r5, r5, #2
 800992e:	d03d      	beq.n	80099ac <__pow5mult+0xa0>
 8009930:	69fc      	ldr	r4, [r7, #28]
 8009932:	b97c      	cbnz	r4, 8009954 <__pow5mult+0x48>
 8009934:	2010      	movs	r0, #16
 8009936:	f7ff fd83 	bl	8009440 <malloc>
 800993a:	4602      	mov	r2, r0
 800993c:	61f8      	str	r0, [r7, #28]
 800993e:	b928      	cbnz	r0, 800994c <__pow5mult+0x40>
 8009940:	4b1d      	ldr	r3, [pc, #116]	@ (80099b8 <__pow5mult+0xac>)
 8009942:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009946:	481d      	ldr	r0, [pc, #116]	@ (80099bc <__pow5mult+0xb0>)
 8009948:	f000 fbee 	bl	800a128 <__assert_func>
 800994c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009950:	6004      	str	r4, [r0, #0]
 8009952:	60c4      	str	r4, [r0, #12]
 8009954:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009958:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800995c:	b94c      	cbnz	r4, 8009972 <__pow5mult+0x66>
 800995e:	f240 2171 	movw	r1, #625	@ 0x271
 8009962:	4638      	mov	r0, r7
 8009964:	f7ff ff18 	bl	8009798 <__i2b>
 8009968:	2300      	movs	r3, #0
 800996a:	4604      	mov	r4, r0
 800996c:	f8c8 0008 	str.w	r0, [r8, #8]
 8009970:	6003      	str	r3, [r0, #0]
 8009972:	f04f 0900 	mov.w	r9, #0
 8009976:	07eb      	lsls	r3, r5, #31
 8009978:	d50a      	bpl.n	8009990 <__pow5mult+0x84>
 800997a:	4631      	mov	r1, r6
 800997c:	4622      	mov	r2, r4
 800997e:	4638      	mov	r0, r7
 8009980:	f7ff ff20 	bl	80097c4 <__multiply>
 8009984:	4680      	mov	r8, r0
 8009986:	4631      	mov	r1, r6
 8009988:	4638      	mov	r0, r7
 800998a:	4646      	mov	r6, r8
 800998c:	f7ff fe4e 	bl	800962c <_Bfree>
 8009990:	106d      	asrs	r5, r5, #1
 8009992:	d00b      	beq.n	80099ac <__pow5mult+0xa0>
 8009994:	6820      	ldr	r0, [r4, #0]
 8009996:	b938      	cbnz	r0, 80099a8 <__pow5mult+0x9c>
 8009998:	4622      	mov	r2, r4
 800999a:	4621      	mov	r1, r4
 800999c:	4638      	mov	r0, r7
 800999e:	f7ff ff11 	bl	80097c4 <__multiply>
 80099a2:	6020      	str	r0, [r4, #0]
 80099a4:	f8c0 9000 	str.w	r9, [r0]
 80099a8:	4604      	mov	r4, r0
 80099aa:	e7e4      	b.n	8009976 <__pow5mult+0x6a>
 80099ac:	4630      	mov	r0, r6
 80099ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099b2:	bf00      	nop
 80099b4:	0800b8e0 	.word	0x0800b8e0
 80099b8:	0800b7ad 	.word	0x0800b7ad
 80099bc:	0800b82d 	.word	0x0800b82d

080099c0 <__lshift>:
 80099c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099c4:	460c      	mov	r4, r1
 80099c6:	4607      	mov	r7, r0
 80099c8:	4691      	mov	r9, r2
 80099ca:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80099ce:	6923      	ldr	r3, [r4, #16]
 80099d0:	6849      	ldr	r1, [r1, #4]
 80099d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80099d6:	68a3      	ldr	r3, [r4, #8]
 80099d8:	f108 0601 	add.w	r6, r8, #1
 80099dc:	42b3      	cmp	r3, r6
 80099de:	db0b      	blt.n	80099f8 <__lshift+0x38>
 80099e0:	4638      	mov	r0, r7
 80099e2:	f7ff fde3 	bl	80095ac <_Balloc>
 80099e6:	4605      	mov	r5, r0
 80099e8:	b948      	cbnz	r0, 80099fe <__lshift+0x3e>
 80099ea:	4602      	mov	r2, r0
 80099ec:	4b28      	ldr	r3, [pc, #160]	@ (8009a90 <__lshift+0xd0>)
 80099ee:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80099f2:	4828      	ldr	r0, [pc, #160]	@ (8009a94 <__lshift+0xd4>)
 80099f4:	f000 fb98 	bl	800a128 <__assert_func>
 80099f8:	3101      	adds	r1, #1
 80099fa:	005b      	lsls	r3, r3, #1
 80099fc:	e7ee      	b.n	80099dc <__lshift+0x1c>
 80099fe:	2300      	movs	r3, #0
 8009a00:	f100 0114 	add.w	r1, r0, #20
 8009a04:	f100 0210 	add.w	r2, r0, #16
 8009a08:	4618      	mov	r0, r3
 8009a0a:	4553      	cmp	r3, sl
 8009a0c:	db33      	blt.n	8009a76 <__lshift+0xb6>
 8009a0e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009a12:	f104 0314 	add.w	r3, r4, #20
 8009a16:	6920      	ldr	r0, [r4, #16]
 8009a18:	f019 091f 	ands.w	r9, r9, #31
 8009a1c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009a20:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009a24:	d02b      	beq.n	8009a7e <__lshift+0xbe>
 8009a26:	f1c9 0e20 	rsb	lr, r9, #32
 8009a2a:	468a      	mov	sl, r1
 8009a2c:	2200      	movs	r2, #0
 8009a2e:	6818      	ldr	r0, [r3, #0]
 8009a30:	fa00 f009 	lsl.w	r0, r0, r9
 8009a34:	4310      	orrs	r0, r2
 8009a36:	f84a 0b04 	str.w	r0, [sl], #4
 8009a3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a3e:	459c      	cmp	ip, r3
 8009a40:	fa22 f20e 	lsr.w	r2, r2, lr
 8009a44:	d8f3      	bhi.n	8009a2e <__lshift+0x6e>
 8009a46:	ebac 0304 	sub.w	r3, ip, r4
 8009a4a:	f104 0015 	add.w	r0, r4, #21
 8009a4e:	3b15      	subs	r3, #21
 8009a50:	f023 0303 	bic.w	r3, r3, #3
 8009a54:	3304      	adds	r3, #4
 8009a56:	4560      	cmp	r0, ip
 8009a58:	bf88      	it	hi
 8009a5a:	2304      	movhi	r3, #4
 8009a5c:	50ca      	str	r2, [r1, r3]
 8009a5e:	b10a      	cbz	r2, 8009a64 <__lshift+0xa4>
 8009a60:	f108 0602 	add.w	r6, r8, #2
 8009a64:	3e01      	subs	r6, #1
 8009a66:	4638      	mov	r0, r7
 8009a68:	4621      	mov	r1, r4
 8009a6a:	612e      	str	r6, [r5, #16]
 8009a6c:	f7ff fdde 	bl	800962c <_Bfree>
 8009a70:	4628      	mov	r0, r5
 8009a72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a76:	3301      	adds	r3, #1
 8009a78:	f842 0f04 	str.w	r0, [r2, #4]!
 8009a7c:	e7c5      	b.n	8009a0a <__lshift+0x4a>
 8009a7e:	3904      	subs	r1, #4
 8009a80:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a84:	459c      	cmp	ip, r3
 8009a86:	f841 2f04 	str.w	r2, [r1, #4]!
 8009a8a:	d8f9      	bhi.n	8009a80 <__lshift+0xc0>
 8009a8c:	e7ea      	b.n	8009a64 <__lshift+0xa4>
 8009a8e:	bf00      	nop
 8009a90:	0800b81c 	.word	0x0800b81c
 8009a94:	0800b82d 	.word	0x0800b82d

08009a98 <__mcmp>:
 8009a98:	4603      	mov	r3, r0
 8009a9a:	690a      	ldr	r2, [r1, #16]
 8009a9c:	6900      	ldr	r0, [r0, #16]
 8009a9e:	1a80      	subs	r0, r0, r2
 8009aa0:	b530      	push	{r4, r5, lr}
 8009aa2:	d10e      	bne.n	8009ac2 <__mcmp+0x2a>
 8009aa4:	3314      	adds	r3, #20
 8009aa6:	3114      	adds	r1, #20
 8009aa8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009aac:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009ab0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009ab4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009ab8:	4295      	cmp	r5, r2
 8009aba:	d003      	beq.n	8009ac4 <__mcmp+0x2c>
 8009abc:	d205      	bcs.n	8009aca <__mcmp+0x32>
 8009abe:	f04f 30ff 	mov.w	r0, #4294967295
 8009ac2:	bd30      	pop	{r4, r5, pc}
 8009ac4:	42a3      	cmp	r3, r4
 8009ac6:	d3f3      	bcc.n	8009ab0 <__mcmp+0x18>
 8009ac8:	e7fb      	b.n	8009ac2 <__mcmp+0x2a>
 8009aca:	2001      	movs	r0, #1
 8009acc:	e7f9      	b.n	8009ac2 <__mcmp+0x2a>
	...

08009ad0 <__mdiff>:
 8009ad0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ad4:	4689      	mov	r9, r1
 8009ad6:	4606      	mov	r6, r0
 8009ad8:	4611      	mov	r1, r2
 8009ada:	4614      	mov	r4, r2
 8009adc:	4648      	mov	r0, r9
 8009ade:	f7ff ffdb 	bl	8009a98 <__mcmp>
 8009ae2:	1e05      	subs	r5, r0, #0
 8009ae4:	d112      	bne.n	8009b0c <__mdiff+0x3c>
 8009ae6:	4629      	mov	r1, r5
 8009ae8:	4630      	mov	r0, r6
 8009aea:	f7ff fd5f 	bl	80095ac <_Balloc>
 8009aee:	4602      	mov	r2, r0
 8009af0:	b928      	cbnz	r0, 8009afe <__mdiff+0x2e>
 8009af2:	4b41      	ldr	r3, [pc, #260]	@ (8009bf8 <__mdiff+0x128>)
 8009af4:	f240 2137 	movw	r1, #567	@ 0x237
 8009af8:	4840      	ldr	r0, [pc, #256]	@ (8009bfc <__mdiff+0x12c>)
 8009afa:	f000 fb15 	bl	800a128 <__assert_func>
 8009afe:	2301      	movs	r3, #1
 8009b00:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009b04:	4610      	mov	r0, r2
 8009b06:	b003      	add	sp, #12
 8009b08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b0c:	bfbc      	itt	lt
 8009b0e:	464b      	movlt	r3, r9
 8009b10:	46a1      	movlt	r9, r4
 8009b12:	4630      	mov	r0, r6
 8009b14:	bfb8      	it	lt
 8009b16:	2501      	movlt	r5, #1
 8009b18:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009b1c:	bfb4      	ite	lt
 8009b1e:	461c      	movlt	r4, r3
 8009b20:	2500      	movge	r5, #0
 8009b22:	f7ff fd43 	bl	80095ac <_Balloc>
 8009b26:	4602      	mov	r2, r0
 8009b28:	b918      	cbnz	r0, 8009b32 <__mdiff+0x62>
 8009b2a:	4b33      	ldr	r3, [pc, #204]	@ (8009bf8 <__mdiff+0x128>)
 8009b2c:	f240 2145 	movw	r1, #581	@ 0x245
 8009b30:	e7e2      	b.n	8009af8 <__mdiff+0x28>
 8009b32:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009b36:	f104 0e14 	add.w	lr, r4, #20
 8009b3a:	6926      	ldr	r6, [r4, #16]
 8009b3c:	f100 0b14 	add.w	fp, r0, #20
 8009b40:	60c5      	str	r5, [r0, #12]
 8009b42:	f109 0514 	add.w	r5, r9, #20
 8009b46:	f109 0310 	add.w	r3, r9, #16
 8009b4a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009b4e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009b52:	46d9      	mov	r9, fp
 8009b54:	f04f 0c00 	mov.w	ip, #0
 8009b58:	9301      	str	r3, [sp, #4]
 8009b5a:	9b01      	ldr	r3, [sp, #4]
 8009b5c:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009b60:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009b64:	4576      	cmp	r6, lr
 8009b66:	9301      	str	r3, [sp, #4]
 8009b68:	fa1f f38a 	uxth.w	r3, sl
 8009b6c:	4619      	mov	r1, r3
 8009b6e:	b283      	uxth	r3, r0
 8009b70:	ea4f 4010 	mov.w	r0, r0, lsr #16
 8009b74:	eba1 0303 	sub.w	r3, r1, r3
 8009b78:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009b7c:	4463      	add	r3, ip
 8009b7e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009b82:	b29b      	uxth	r3, r3
 8009b84:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009b88:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009b8c:	f849 3b04 	str.w	r3, [r9], #4
 8009b90:	d8e3      	bhi.n	8009b5a <__mdiff+0x8a>
 8009b92:	1b33      	subs	r3, r6, r4
 8009b94:	3415      	adds	r4, #21
 8009b96:	3b15      	subs	r3, #21
 8009b98:	f023 0303 	bic.w	r3, r3, #3
 8009b9c:	3304      	adds	r3, #4
 8009b9e:	42a6      	cmp	r6, r4
 8009ba0:	bf38      	it	cc
 8009ba2:	2304      	movcc	r3, #4
 8009ba4:	441d      	add	r5, r3
 8009ba6:	445b      	add	r3, fp
 8009ba8:	462c      	mov	r4, r5
 8009baa:	461e      	mov	r6, r3
 8009bac:	4544      	cmp	r4, r8
 8009bae:	d30e      	bcc.n	8009bce <__mdiff+0xfe>
 8009bb0:	f108 0103 	add.w	r1, r8, #3
 8009bb4:	1b49      	subs	r1, r1, r5
 8009bb6:	3d03      	subs	r5, #3
 8009bb8:	f021 0103 	bic.w	r1, r1, #3
 8009bbc:	45a8      	cmp	r8, r5
 8009bbe:	bf38      	it	cc
 8009bc0:	2100      	movcc	r1, #0
 8009bc2:	440b      	add	r3, r1
 8009bc4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009bc8:	b199      	cbz	r1, 8009bf2 <__mdiff+0x122>
 8009bca:	6117      	str	r7, [r2, #16]
 8009bcc:	e79a      	b.n	8009b04 <__mdiff+0x34>
 8009bce:	f854 1b04 	ldr.w	r1, [r4], #4
 8009bd2:	46e6      	mov	lr, ip
 8009bd4:	fa1f fc81 	uxth.w	ip, r1
 8009bd8:	0c08      	lsrs	r0, r1, #16
 8009bda:	4471      	add	r1, lr
 8009bdc:	44f4      	add	ip, lr
 8009bde:	b289      	uxth	r1, r1
 8009be0:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009be4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009be8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009bec:	f846 1b04 	str.w	r1, [r6], #4
 8009bf0:	e7dc      	b.n	8009bac <__mdiff+0xdc>
 8009bf2:	3f01      	subs	r7, #1
 8009bf4:	e7e6      	b.n	8009bc4 <__mdiff+0xf4>
 8009bf6:	bf00      	nop
 8009bf8:	0800b81c 	.word	0x0800b81c
 8009bfc:	0800b82d 	.word	0x0800b82d

08009c00 <__d2b>:
 8009c00:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009c04:	460f      	mov	r7, r1
 8009c06:	2101      	movs	r1, #1
 8009c08:	4616      	mov	r6, r2
 8009c0a:	ec59 8b10 	vmov	r8, r9, d0
 8009c0e:	f7ff fccd 	bl	80095ac <_Balloc>
 8009c12:	4604      	mov	r4, r0
 8009c14:	b930      	cbnz	r0, 8009c24 <__d2b+0x24>
 8009c16:	4602      	mov	r2, r0
 8009c18:	4b23      	ldr	r3, [pc, #140]	@ (8009ca8 <__d2b+0xa8>)
 8009c1a:	f240 310f 	movw	r1, #783	@ 0x30f
 8009c1e:	4823      	ldr	r0, [pc, #140]	@ (8009cac <__d2b+0xac>)
 8009c20:	f000 fa82 	bl	800a128 <__assert_func>
 8009c24:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009c28:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009c2c:	b10d      	cbz	r5, 8009c32 <__d2b+0x32>
 8009c2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009c32:	9301      	str	r3, [sp, #4]
 8009c34:	f1b8 0300 	subs.w	r3, r8, #0
 8009c38:	d023      	beq.n	8009c82 <__d2b+0x82>
 8009c3a:	4668      	mov	r0, sp
 8009c3c:	9300      	str	r3, [sp, #0]
 8009c3e:	f7ff fd7e 	bl	800973e <__lo0bits>
 8009c42:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009c46:	b1d0      	cbz	r0, 8009c7e <__d2b+0x7e>
 8009c48:	f1c0 0320 	rsb	r3, r0, #32
 8009c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8009c50:	40c2      	lsrs	r2, r0
 8009c52:	430b      	orrs	r3, r1
 8009c54:	9201      	str	r2, [sp, #4]
 8009c56:	6163      	str	r3, [r4, #20]
 8009c58:	9b01      	ldr	r3, [sp, #4]
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	61a3      	str	r3, [r4, #24]
 8009c5e:	bf0c      	ite	eq
 8009c60:	2201      	moveq	r2, #1
 8009c62:	2202      	movne	r2, #2
 8009c64:	6122      	str	r2, [r4, #16]
 8009c66:	b1a5      	cbz	r5, 8009c92 <__d2b+0x92>
 8009c68:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009c6c:	4405      	add	r5, r0
 8009c6e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009c72:	603d      	str	r5, [r7, #0]
 8009c74:	6030      	str	r0, [r6, #0]
 8009c76:	4620      	mov	r0, r4
 8009c78:	b003      	add	sp, #12
 8009c7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009c7e:	6161      	str	r1, [r4, #20]
 8009c80:	e7ea      	b.n	8009c58 <__d2b+0x58>
 8009c82:	a801      	add	r0, sp, #4
 8009c84:	f7ff fd5b 	bl	800973e <__lo0bits>
 8009c88:	9b01      	ldr	r3, [sp, #4]
 8009c8a:	3020      	adds	r0, #32
 8009c8c:	2201      	movs	r2, #1
 8009c8e:	6163      	str	r3, [r4, #20]
 8009c90:	e7e8      	b.n	8009c64 <__d2b+0x64>
 8009c92:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009c96:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009c9a:	6038      	str	r0, [r7, #0]
 8009c9c:	6918      	ldr	r0, [r3, #16]
 8009c9e:	f7ff fd2f 	bl	8009700 <__hi0bits>
 8009ca2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009ca6:	e7e5      	b.n	8009c74 <__d2b+0x74>
 8009ca8:	0800b81c 	.word	0x0800b81c
 8009cac:	0800b82d 	.word	0x0800b82d

08009cb0 <__ssputs_r>:
 8009cb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009cb4:	461f      	mov	r7, r3
 8009cb6:	688e      	ldr	r6, [r1, #8]
 8009cb8:	4682      	mov	sl, r0
 8009cba:	460c      	mov	r4, r1
 8009cbc:	42be      	cmp	r6, r7
 8009cbe:	4690      	mov	r8, r2
 8009cc0:	680b      	ldr	r3, [r1, #0]
 8009cc2:	d82d      	bhi.n	8009d20 <__ssputs_r+0x70>
 8009cc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009cc8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009ccc:	d026      	beq.n	8009d1c <__ssputs_r+0x6c>
 8009cce:	6965      	ldr	r5, [r4, #20]
 8009cd0:	6909      	ldr	r1, [r1, #16]
 8009cd2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009cd6:	eba3 0901 	sub.w	r9, r3, r1
 8009cda:	1c7b      	adds	r3, r7, #1
 8009cdc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009ce0:	444b      	add	r3, r9
 8009ce2:	106d      	asrs	r5, r5, #1
 8009ce4:	429d      	cmp	r5, r3
 8009ce6:	bf38      	it	cc
 8009ce8:	461d      	movcc	r5, r3
 8009cea:	0553      	lsls	r3, r2, #21
 8009cec:	d527      	bpl.n	8009d3e <__ssputs_r+0x8e>
 8009cee:	4629      	mov	r1, r5
 8009cf0:	f7ff fbd0 	bl	8009494 <_malloc_r>
 8009cf4:	4606      	mov	r6, r0
 8009cf6:	b360      	cbz	r0, 8009d52 <__ssputs_r+0xa2>
 8009cf8:	464a      	mov	r2, r9
 8009cfa:	6921      	ldr	r1, [r4, #16]
 8009cfc:	f000 fa06 	bl	800a10c <memcpy>
 8009d00:	89a3      	ldrh	r3, [r4, #12]
 8009d02:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009d06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d0a:	81a3      	strh	r3, [r4, #12]
 8009d0c:	6126      	str	r6, [r4, #16]
 8009d0e:	444e      	add	r6, r9
 8009d10:	6165      	str	r5, [r4, #20]
 8009d12:	eba5 0509 	sub.w	r5, r5, r9
 8009d16:	6026      	str	r6, [r4, #0]
 8009d18:	463e      	mov	r6, r7
 8009d1a:	60a5      	str	r5, [r4, #8]
 8009d1c:	42be      	cmp	r6, r7
 8009d1e:	d900      	bls.n	8009d22 <__ssputs_r+0x72>
 8009d20:	463e      	mov	r6, r7
 8009d22:	4632      	mov	r2, r6
 8009d24:	4641      	mov	r1, r8
 8009d26:	6820      	ldr	r0, [r4, #0]
 8009d28:	f000 f9c6 	bl	800a0b8 <memmove>
 8009d2c:	68a3      	ldr	r3, [r4, #8]
 8009d2e:	2000      	movs	r0, #0
 8009d30:	1b9b      	subs	r3, r3, r6
 8009d32:	60a3      	str	r3, [r4, #8]
 8009d34:	6823      	ldr	r3, [r4, #0]
 8009d36:	4433      	add	r3, r6
 8009d38:	6023      	str	r3, [r4, #0]
 8009d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d3e:	462a      	mov	r2, r5
 8009d40:	f000 fa36 	bl	800a1b0 <_realloc_r>
 8009d44:	4606      	mov	r6, r0
 8009d46:	2800      	cmp	r0, #0
 8009d48:	d1e0      	bne.n	8009d0c <__ssputs_r+0x5c>
 8009d4a:	6921      	ldr	r1, [r4, #16]
 8009d4c:	4650      	mov	r0, sl
 8009d4e:	f7ff fb2d 	bl	80093ac <_free_r>
 8009d52:	230c      	movs	r3, #12
 8009d54:	f04f 30ff 	mov.w	r0, #4294967295
 8009d58:	f8ca 3000 	str.w	r3, [sl]
 8009d5c:	89a3      	ldrh	r3, [r4, #12]
 8009d5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d62:	81a3      	strh	r3, [r4, #12]
 8009d64:	e7e9      	b.n	8009d3a <__ssputs_r+0x8a>
	...

08009d68 <_svfiprintf_r>:
 8009d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d6c:	4698      	mov	r8, r3
 8009d6e:	898b      	ldrh	r3, [r1, #12]
 8009d70:	b09d      	sub	sp, #116	@ 0x74
 8009d72:	4607      	mov	r7, r0
 8009d74:	061b      	lsls	r3, r3, #24
 8009d76:	460d      	mov	r5, r1
 8009d78:	4614      	mov	r4, r2
 8009d7a:	d510      	bpl.n	8009d9e <_svfiprintf_r+0x36>
 8009d7c:	690b      	ldr	r3, [r1, #16]
 8009d7e:	b973      	cbnz	r3, 8009d9e <_svfiprintf_r+0x36>
 8009d80:	2140      	movs	r1, #64	@ 0x40
 8009d82:	f7ff fb87 	bl	8009494 <_malloc_r>
 8009d86:	6028      	str	r0, [r5, #0]
 8009d88:	6128      	str	r0, [r5, #16]
 8009d8a:	b930      	cbnz	r0, 8009d9a <_svfiprintf_r+0x32>
 8009d8c:	230c      	movs	r3, #12
 8009d8e:	603b      	str	r3, [r7, #0]
 8009d90:	f04f 30ff 	mov.w	r0, #4294967295
 8009d94:	b01d      	add	sp, #116	@ 0x74
 8009d96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d9a:	2340      	movs	r3, #64	@ 0x40
 8009d9c:	616b      	str	r3, [r5, #20]
 8009d9e:	2300      	movs	r3, #0
 8009da0:	f8cd 800c 	str.w	r8, [sp, #12]
 8009da4:	f04f 0901 	mov.w	r9, #1
 8009da8:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 8009f4c <_svfiprintf_r+0x1e4>
 8009dac:	9309      	str	r3, [sp, #36]	@ 0x24
 8009dae:	2320      	movs	r3, #32
 8009db0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009db4:	2330      	movs	r3, #48	@ 0x30
 8009db6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009dba:	4623      	mov	r3, r4
 8009dbc:	469a      	mov	sl, r3
 8009dbe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009dc2:	b10a      	cbz	r2, 8009dc8 <_svfiprintf_r+0x60>
 8009dc4:	2a25      	cmp	r2, #37	@ 0x25
 8009dc6:	d1f9      	bne.n	8009dbc <_svfiprintf_r+0x54>
 8009dc8:	ebba 0b04 	subs.w	fp, sl, r4
 8009dcc:	d00b      	beq.n	8009de6 <_svfiprintf_r+0x7e>
 8009dce:	465b      	mov	r3, fp
 8009dd0:	4622      	mov	r2, r4
 8009dd2:	4629      	mov	r1, r5
 8009dd4:	4638      	mov	r0, r7
 8009dd6:	f7ff ff6b 	bl	8009cb0 <__ssputs_r>
 8009dda:	3001      	adds	r0, #1
 8009ddc:	f000 80a7 	beq.w	8009f2e <_svfiprintf_r+0x1c6>
 8009de0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009de2:	445a      	add	r2, fp
 8009de4:	9209      	str	r2, [sp, #36]	@ 0x24
 8009de6:	f89a 3000 	ldrb.w	r3, [sl]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	f000 809f 	beq.w	8009f2e <_svfiprintf_r+0x1c6>
 8009df0:	2300      	movs	r3, #0
 8009df2:	f04f 32ff 	mov.w	r2, #4294967295
 8009df6:	f10a 0a01 	add.w	sl, sl, #1
 8009dfa:	9304      	str	r3, [sp, #16]
 8009dfc:	9307      	str	r3, [sp, #28]
 8009dfe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009e02:	931a      	str	r3, [sp, #104]	@ 0x68
 8009e04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e08:	4654      	mov	r4, sl
 8009e0a:	2205      	movs	r2, #5
 8009e0c:	484f      	ldr	r0, [pc, #316]	@ (8009f4c <_svfiprintf_r+0x1e4>)
 8009e0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e12:	f7fe fc5e 	bl	80086d2 <memchr>
 8009e16:	9a04      	ldr	r2, [sp, #16]
 8009e18:	b9d8      	cbnz	r0, 8009e52 <_svfiprintf_r+0xea>
 8009e1a:	06d0      	lsls	r0, r2, #27
 8009e1c:	bf44      	itt	mi
 8009e1e:	2320      	movmi	r3, #32
 8009e20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e24:	0711      	lsls	r1, r2, #28
 8009e26:	bf44      	itt	mi
 8009e28:	232b      	movmi	r3, #43	@ 0x2b
 8009e2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e2e:	f89a 3000 	ldrb.w	r3, [sl]
 8009e32:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e34:	d015      	beq.n	8009e62 <_svfiprintf_r+0xfa>
 8009e36:	9a07      	ldr	r2, [sp, #28]
 8009e38:	4654      	mov	r4, sl
 8009e3a:	2000      	movs	r0, #0
 8009e3c:	f04f 0c0a 	mov.w	ip, #10
 8009e40:	4621      	mov	r1, r4
 8009e42:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e46:	3b30      	subs	r3, #48	@ 0x30
 8009e48:	2b09      	cmp	r3, #9
 8009e4a:	d94b      	bls.n	8009ee4 <_svfiprintf_r+0x17c>
 8009e4c:	b1b0      	cbz	r0, 8009e7c <_svfiprintf_r+0x114>
 8009e4e:	9207      	str	r2, [sp, #28]
 8009e50:	e014      	b.n	8009e7c <_svfiprintf_r+0x114>
 8009e52:	eba0 0308 	sub.w	r3, r0, r8
 8009e56:	46a2      	mov	sl, r4
 8009e58:	fa09 f303 	lsl.w	r3, r9, r3
 8009e5c:	4313      	orrs	r3, r2
 8009e5e:	9304      	str	r3, [sp, #16]
 8009e60:	e7d2      	b.n	8009e08 <_svfiprintf_r+0xa0>
 8009e62:	9b03      	ldr	r3, [sp, #12]
 8009e64:	1d19      	adds	r1, r3, #4
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	9103      	str	r1, [sp, #12]
 8009e6c:	bfbb      	ittet	lt
 8009e6e:	425b      	neglt	r3, r3
 8009e70:	f042 0202 	orrlt.w	r2, r2, #2
 8009e74:	9307      	strge	r3, [sp, #28]
 8009e76:	9307      	strlt	r3, [sp, #28]
 8009e78:	bfb8      	it	lt
 8009e7a:	9204      	strlt	r2, [sp, #16]
 8009e7c:	7823      	ldrb	r3, [r4, #0]
 8009e7e:	2b2e      	cmp	r3, #46	@ 0x2e
 8009e80:	d10a      	bne.n	8009e98 <_svfiprintf_r+0x130>
 8009e82:	7863      	ldrb	r3, [r4, #1]
 8009e84:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e86:	d132      	bne.n	8009eee <_svfiprintf_r+0x186>
 8009e88:	9b03      	ldr	r3, [sp, #12]
 8009e8a:	3402      	adds	r4, #2
 8009e8c:	1d1a      	adds	r2, r3, #4
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009e94:	9203      	str	r2, [sp, #12]
 8009e96:	9305      	str	r3, [sp, #20]
 8009e98:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009f5c <_svfiprintf_r+0x1f4>
 8009e9c:	2203      	movs	r2, #3
 8009e9e:	7821      	ldrb	r1, [r4, #0]
 8009ea0:	4650      	mov	r0, sl
 8009ea2:	f7fe fc16 	bl	80086d2 <memchr>
 8009ea6:	b138      	cbz	r0, 8009eb8 <_svfiprintf_r+0x150>
 8009ea8:	eba0 000a 	sub.w	r0, r0, sl
 8009eac:	2240      	movs	r2, #64	@ 0x40
 8009eae:	9b04      	ldr	r3, [sp, #16]
 8009eb0:	3401      	adds	r4, #1
 8009eb2:	4082      	lsls	r2, r0
 8009eb4:	4313      	orrs	r3, r2
 8009eb6:	9304      	str	r3, [sp, #16]
 8009eb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ebc:	2206      	movs	r2, #6
 8009ebe:	4824      	ldr	r0, [pc, #144]	@ (8009f50 <_svfiprintf_r+0x1e8>)
 8009ec0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009ec4:	f7fe fc05 	bl	80086d2 <memchr>
 8009ec8:	2800      	cmp	r0, #0
 8009eca:	d036      	beq.n	8009f3a <_svfiprintf_r+0x1d2>
 8009ecc:	4b21      	ldr	r3, [pc, #132]	@ (8009f54 <_svfiprintf_r+0x1ec>)
 8009ece:	bb1b      	cbnz	r3, 8009f18 <_svfiprintf_r+0x1b0>
 8009ed0:	9b03      	ldr	r3, [sp, #12]
 8009ed2:	3307      	adds	r3, #7
 8009ed4:	f023 0307 	bic.w	r3, r3, #7
 8009ed8:	3308      	adds	r3, #8
 8009eda:	9303      	str	r3, [sp, #12]
 8009edc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ede:	4433      	add	r3, r6
 8009ee0:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ee2:	e76a      	b.n	8009dba <_svfiprintf_r+0x52>
 8009ee4:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ee8:	460c      	mov	r4, r1
 8009eea:	2001      	movs	r0, #1
 8009eec:	e7a8      	b.n	8009e40 <_svfiprintf_r+0xd8>
 8009eee:	2300      	movs	r3, #0
 8009ef0:	3401      	adds	r4, #1
 8009ef2:	f04f 0c0a 	mov.w	ip, #10
 8009ef6:	4619      	mov	r1, r3
 8009ef8:	9305      	str	r3, [sp, #20]
 8009efa:	4620      	mov	r0, r4
 8009efc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f00:	3a30      	subs	r2, #48	@ 0x30
 8009f02:	2a09      	cmp	r2, #9
 8009f04:	d903      	bls.n	8009f0e <_svfiprintf_r+0x1a6>
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d0c6      	beq.n	8009e98 <_svfiprintf_r+0x130>
 8009f0a:	9105      	str	r1, [sp, #20]
 8009f0c:	e7c4      	b.n	8009e98 <_svfiprintf_r+0x130>
 8009f0e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f12:	4604      	mov	r4, r0
 8009f14:	2301      	movs	r3, #1
 8009f16:	e7f0      	b.n	8009efa <_svfiprintf_r+0x192>
 8009f18:	ab03      	add	r3, sp, #12
 8009f1a:	462a      	mov	r2, r5
 8009f1c:	a904      	add	r1, sp, #16
 8009f1e:	4638      	mov	r0, r7
 8009f20:	9300      	str	r3, [sp, #0]
 8009f22:	4b0d      	ldr	r3, [pc, #52]	@ (8009f58 <_svfiprintf_r+0x1f0>)
 8009f24:	f7fd fe60 	bl	8007be8 <_printf_float>
 8009f28:	1c42      	adds	r2, r0, #1
 8009f2a:	4606      	mov	r6, r0
 8009f2c:	d1d6      	bne.n	8009edc <_svfiprintf_r+0x174>
 8009f2e:	89ab      	ldrh	r3, [r5, #12]
 8009f30:	065b      	lsls	r3, r3, #25
 8009f32:	f53f af2d 	bmi.w	8009d90 <_svfiprintf_r+0x28>
 8009f36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009f38:	e72c      	b.n	8009d94 <_svfiprintf_r+0x2c>
 8009f3a:	ab03      	add	r3, sp, #12
 8009f3c:	462a      	mov	r2, r5
 8009f3e:	a904      	add	r1, sp, #16
 8009f40:	4638      	mov	r0, r7
 8009f42:	9300      	str	r3, [sp, #0]
 8009f44:	4b04      	ldr	r3, [pc, #16]	@ (8009f58 <_svfiprintf_r+0x1f0>)
 8009f46:	f7fe f8eb 	bl	8008120 <_printf_i>
 8009f4a:	e7ed      	b.n	8009f28 <_svfiprintf_r+0x1c0>
 8009f4c:	0800b886 	.word	0x0800b886
 8009f50:	0800b890 	.word	0x0800b890
 8009f54:	08007be9 	.word	0x08007be9
 8009f58:	08009cb1 	.word	0x08009cb1
 8009f5c:	0800b88c 	.word	0x0800b88c

08009f60 <__sflush_r>:
 8009f60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009f64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f68:	0716      	lsls	r6, r2, #28
 8009f6a:	4605      	mov	r5, r0
 8009f6c:	460c      	mov	r4, r1
 8009f6e:	d454      	bmi.n	800a01a <__sflush_r+0xba>
 8009f70:	684b      	ldr	r3, [r1, #4]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	dc02      	bgt.n	8009f7c <__sflush_r+0x1c>
 8009f76:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	dd48      	ble.n	800a00e <__sflush_r+0xae>
 8009f7c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009f7e:	2e00      	cmp	r6, #0
 8009f80:	d045      	beq.n	800a00e <__sflush_r+0xae>
 8009f82:	2300      	movs	r3, #0
 8009f84:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009f88:	682f      	ldr	r7, [r5, #0]
 8009f8a:	6a21      	ldr	r1, [r4, #32]
 8009f8c:	602b      	str	r3, [r5, #0]
 8009f8e:	d030      	beq.n	8009ff2 <__sflush_r+0x92>
 8009f90:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009f92:	89a3      	ldrh	r3, [r4, #12]
 8009f94:	0759      	lsls	r1, r3, #29
 8009f96:	d505      	bpl.n	8009fa4 <__sflush_r+0x44>
 8009f98:	6863      	ldr	r3, [r4, #4]
 8009f9a:	1ad2      	subs	r2, r2, r3
 8009f9c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009f9e:	b10b      	cbz	r3, 8009fa4 <__sflush_r+0x44>
 8009fa0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009fa2:	1ad2      	subs	r2, r2, r3
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009fa8:	6a21      	ldr	r1, [r4, #32]
 8009faa:	4628      	mov	r0, r5
 8009fac:	47b0      	blx	r6
 8009fae:	1c43      	adds	r3, r0, #1
 8009fb0:	89a3      	ldrh	r3, [r4, #12]
 8009fb2:	d106      	bne.n	8009fc2 <__sflush_r+0x62>
 8009fb4:	6829      	ldr	r1, [r5, #0]
 8009fb6:	291d      	cmp	r1, #29
 8009fb8:	d82b      	bhi.n	800a012 <__sflush_r+0xb2>
 8009fba:	4a2a      	ldr	r2, [pc, #168]	@ (800a064 <__sflush_r+0x104>)
 8009fbc:	40ca      	lsrs	r2, r1
 8009fbe:	07d6      	lsls	r6, r2, #31
 8009fc0:	d527      	bpl.n	800a012 <__sflush_r+0xb2>
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	04d9      	lsls	r1, r3, #19
 8009fc6:	6062      	str	r2, [r4, #4]
 8009fc8:	6922      	ldr	r2, [r4, #16]
 8009fca:	6022      	str	r2, [r4, #0]
 8009fcc:	d504      	bpl.n	8009fd8 <__sflush_r+0x78>
 8009fce:	1c42      	adds	r2, r0, #1
 8009fd0:	d101      	bne.n	8009fd6 <__sflush_r+0x76>
 8009fd2:	682b      	ldr	r3, [r5, #0]
 8009fd4:	b903      	cbnz	r3, 8009fd8 <__sflush_r+0x78>
 8009fd6:	6560      	str	r0, [r4, #84]	@ 0x54
 8009fd8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009fda:	602f      	str	r7, [r5, #0]
 8009fdc:	b1b9      	cbz	r1, 800a00e <__sflush_r+0xae>
 8009fde:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009fe2:	4299      	cmp	r1, r3
 8009fe4:	d002      	beq.n	8009fec <__sflush_r+0x8c>
 8009fe6:	4628      	mov	r0, r5
 8009fe8:	f7ff f9e0 	bl	80093ac <_free_r>
 8009fec:	2300      	movs	r3, #0
 8009fee:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ff0:	e00d      	b.n	800a00e <__sflush_r+0xae>
 8009ff2:	2301      	movs	r3, #1
 8009ff4:	4628      	mov	r0, r5
 8009ff6:	47b0      	blx	r6
 8009ff8:	4602      	mov	r2, r0
 8009ffa:	1c50      	adds	r0, r2, #1
 8009ffc:	d1c9      	bne.n	8009f92 <__sflush_r+0x32>
 8009ffe:	682b      	ldr	r3, [r5, #0]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d0c6      	beq.n	8009f92 <__sflush_r+0x32>
 800a004:	2b1d      	cmp	r3, #29
 800a006:	d001      	beq.n	800a00c <__sflush_r+0xac>
 800a008:	2b16      	cmp	r3, #22
 800a00a:	d11d      	bne.n	800a048 <__sflush_r+0xe8>
 800a00c:	602f      	str	r7, [r5, #0]
 800a00e:	2000      	movs	r0, #0
 800a010:	e021      	b.n	800a056 <__sflush_r+0xf6>
 800a012:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a016:	b21b      	sxth	r3, r3
 800a018:	e01a      	b.n	800a050 <__sflush_r+0xf0>
 800a01a:	690f      	ldr	r7, [r1, #16]
 800a01c:	2f00      	cmp	r7, #0
 800a01e:	d0f6      	beq.n	800a00e <__sflush_r+0xae>
 800a020:	0793      	lsls	r3, r2, #30
 800a022:	680e      	ldr	r6, [r1, #0]
 800a024:	600f      	str	r7, [r1, #0]
 800a026:	bf0c      	ite	eq
 800a028:	694b      	ldreq	r3, [r1, #20]
 800a02a:	2300      	movne	r3, #0
 800a02c:	eba6 0807 	sub.w	r8, r6, r7
 800a030:	608b      	str	r3, [r1, #8]
 800a032:	f1b8 0f00 	cmp.w	r8, #0
 800a036:	ddea      	ble.n	800a00e <__sflush_r+0xae>
 800a038:	4643      	mov	r3, r8
 800a03a:	463a      	mov	r2, r7
 800a03c:	6a21      	ldr	r1, [r4, #32]
 800a03e:	4628      	mov	r0, r5
 800a040:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a042:	47b0      	blx	r6
 800a044:	2800      	cmp	r0, #0
 800a046:	dc08      	bgt.n	800a05a <__sflush_r+0xfa>
 800a048:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a04c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a050:	f04f 30ff 	mov.w	r0, #4294967295
 800a054:	81a3      	strh	r3, [r4, #12]
 800a056:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a05a:	4407      	add	r7, r0
 800a05c:	eba8 0800 	sub.w	r8, r8, r0
 800a060:	e7e7      	b.n	800a032 <__sflush_r+0xd2>
 800a062:	bf00      	nop
 800a064:	20400001 	.word	0x20400001

0800a068 <_fflush_r>:
 800a068:	b538      	push	{r3, r4, r5, lr}
 800a06a:	690b      	ldr	r3, [r1, #16]
 800a06c:	4605      	mov	r5, r0
 800a06e:	460c      	mov	r4, r1
 800a070:	b913      	cbnz	r3, 800a078 <_fflush_r+0x10>
 800a072:	2500      	movs	r5, #0
 800a074:	4628      	mov	r0, r5
 800a076:	bd38      	pop	{r3, r4, r5, pc}
 800a078:	b118      	cbz	r0, 800a082 <_fflush_r+0x1a>
 800a07a:	6a03      	ldr	r3, [r0, #32]
 800a07c:	b90b      	cbnz	r3, 800a082 <_fflush_r+0x1a>
 800a07e:	f7fe f9f9 	bl	8008474 <__sinit>
 800a082:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a086:	2b00      	cmp	r3, #0
 800a088:	d0f3      	beq.n	800a072 <_fflush_r+0xa>
 800a08a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a08c:	07d0      	lsls	r0, r2, #31
 800a08e:	d404      	bmi.n	800a09a <_fflush_r+0x32>
 800a090:	0599      	lsls	r1, r3, #22
 800a092:	d402      	bmi.n	800a09a <_fflush_r+0x32>
 800a094:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a096:	f7fe fb1a 	bl	80086ce <__retarget_lock_acquire_recursive>
 800a09a:	4628      	mov	r0, r5
 800a09c:	4621      	mov	r1, r4
 800a09e:	f7ff ff5f 	bl	8009f60 <__sflush_r>
 800a0a2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a0a4:	4605      	mov	r5, r0
 800a0a6:	07da      	lsls	r2, r3, #31
 800a0a8:	d4e4      	bmi.n	800a074 <_fflush_r+0xc>
 800a0aa:	89a3      	ldrh	r3, [r4, #12]
 800a0ac:	059b      	lsls	r3, r3, #22
 800a0ae:	d4e1      	bmi.n	800a074 <_fflush_r+0xc>
 800a0b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a0b2:	f7fe fb0d 	bl	80086d0 <__retarget_lock_release_recursive>
 800a0b6:	e7dd      	b.n	800a074 <_fflush_r+0xc>

0800a0b8 <memmove>:
 800a0b8:	4288      	cmp	r0, r1
 800a0ba:	b510      	push	{r4, lr}
 800a0bc:	eb01 0402 	add.w	r4, r1, r2
 800a0c0:	d902      	bls.n	800a0c8 <memmove+0x10>
 800a0c2:	4284      	cmp	r4, r0
 800a0c4:	4623      	mov	r3, r4
 800a0c6:	d807      	bhi.n	800a0d8 <memmove+0x20>
 800a0c8:	1e43      	subs	r3, r0, #1
 800a0ca:	42a1      	cmp	r1, r4
 800a0cc:	d008      	beq.n	800a0e0 <memmove+0x28>
 800a0ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a0d2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a0d6:	e7f8      	b.n	800a0ca <memmove+0x12>
 800a0d8:	4402      	add	r2, r0
 800a0da:	4601      	mov	r1, r0
 800a0dc:	428a      	cmp	r2, r1
 800a0de:	d100      	bne.n	800a0e2 <memmove+0x2a>
 800a0e0:	bd10      	pop	{r4, pc}
 800a0e2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a0e6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a0ea:	e7f7      	b.n	800a0dc <memmove+0x24>

0800a0ec <_sbrk_r>:
 800a0ec:	b538      	push	{r3, r4, r5, lr}
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	4d05      	ldr	r5, [pc, #20]	@ (800a108 <_sbrk_r+0x1c>)
 800a0f2:	4604      	mov	r4, r0
 800a0f4:	4608      	mov	r0, r1
 800a0f6:	602b      	str	r3, [r5, #0]
 800a0f8:	f7f7 fdd4 	bl	8001ca4 <_sbrk>
 800a0fc:	1c43      	adds	r3, r0, #1
 800a0fe:	d102      	bne.n	800a106 <_sbrk_r+0x1a>
 800a100:	682b      	ldr	r3, [r5, #0]
 800a102:	b103      	cbz	r3, 800a106 <_sbrk_r+0x1a>
 800a104:	6023      	str	r3, [r4, #0]
 800a106:	bd38      	pop	{r3, r4, r5, pc}
 800a108:	20000548 	.word	0x20000548

0800a10c <memcpy>:
 800a10c:	440a      	add	r2, r1
 800a10e:	1e43      	subs	r3, r0, #1
 800a110:	4291      	cmp	r1, r2
 800a112:	d100      	bne.n	800a116 <memcpy+0xa>
 800a114:	4770      	bx	lr
 800a116:	b510      	push	{r4, lr}
 800a118:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a11c:	4291      	cmp	r1, r2
 800a11e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a122:	d1f9      	bne.n	800a118 <memcpy+0xc>
 800a124:	bd10      	pop	{r4, pc}
	...

0800a128 <__assert_func>:
 800a128:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a12a:	4614      	mov	r4, r2
 800a12c:	461a      	mov	r2, r3
 800a12e:	4b09      	ldr	r3, [pc, #36]	@ (800a154 <__assert_func+0x2c>)
 800a130:	4605      	mov	r5, r0
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	68d8      	ldr	r0, [r3, #12]
 800a136:	b14c      	cbz	r4, 800a14c <__assert_func+0x24>
 800a138:	4b07      	ldr	r3, [pc, #28]	@ (800a158 <__assert_func+0x30>)
 800a13a:	9100      	str	r1, [sp, #0]
 800a13c:	4907      	ldr	r1, [pc, #28]	@ (800a15c <__assert_func+0x34>)
 800a13e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a142:	462b      	mov	r3, r5
 800a144:	f000 f870 	bl	800a228 <fiprintf>
 800a148:	f000 f880 	bl	800a24c <abort>
 800a14c:	4b04      	ldr	r3, [pc, #16]	@ (800a160 <__assert_func+0x38>)
 800a14e:	461c      	mov	r4, r3
 800a150:	e7f3      	b.n	800a13a <__assert_func+0x12>
 800a152:	bf00      	nop
 800a154:	20000018 	.word	0x20000018
 800a158:	0800b8a1 	.word	0x0800b8a1
 800a15c:	0800b8ae 	.word	0x0800b8ae
 800a160:	0800b8dc 	.word	0x0800b8dc

0800a164 <_calloc_r>:
 800a164:	b570      	push	{r4, r5, r6, lr}
 800a166:	fba1 5402 	umull	r5, r4, r1, r2
 800a16a:	b934      	cbnz	r4, 800a17a <_calloc_r+0x16>
 800a16c:	4629      	mov	r1, r5
 800a16e:	f7ff f991 	bl	8009494 <_malloc_r>
 800a172:	4606      	mov	r6, r0
 800a174:	b928      	cbnz	r0, 800a182 <_calloc_r+0x1e>
 800a176:	4630      	mov	r0, r6
 800a178:	bd70      	pop	{r4, r5, r6, pc}
 800a17a:	220c      	movs	r2, #12
 800a17c:	2600      	movs	r6, #0
 800a17e:	6002      	str	r2, [r0, #0]
 800a180:	e7f9      	b.n	800a176 <_calloc_r+0x12>
 800a182:	462a      	mov	r2, r5
 800a184:	4621      	mov	r1, r4
 800a186:	f7fe fa24 	bl	80085d2 <memset>
 800a18a:	e7f4      	b.n	800a176 <_calloc_r+0x12>

0800a18c <__ascii_mbtowc>:
 800a18c:	b082      	sub	sp, #8
 800a18e:	b901      	cbnz	r1, 800a192 <__ascii_mbtowc+0x6>
 800a190:	a901      	add	r1, sp, #4
 800a192:	b142      	cbz	r2, 800a1a6 <__ascii_mbtowc+0x1a>
 800a194:	b14b      	cbz	r3, 800a1aa <__ascii_mbtowc+0x1e>
 800a196:	7813      	ldrb	r3, [r2, #0]
 800a198:	600b      	str	r3, [r1, #0]
 800a19a:	7812      	ldrb	r2, [r2, #0]
 800a19c:	1e10      	subs	r0, r2, #0
 800a19e:	bf18      	it	ne
 800a1a0:	2001      	movne	r0, #1
 800a1a2:	b002      	add	sp, #8
 800a1a4:	4770      	bx	lr
 800a1a6:	4610      	mov	r0, r2
 800a1a8:	e7fb      	b.n	800a1a2 <__ascii_mbtowc+0x16>
 800a1aa:	f06f 0001 	mvn.w	r0, #1
 800a1ae:	e7f8      	b.n	800a1a2 <__ascii_mbtowc+0x16>

0800a1b0 <_realloc_r>:
 800a1b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1b4:	4607      	mov	r7, r0
 800a1b6:	4614      	mov	r4, r2
 800a1b8:	460d      	mov	r5, r1
 800a1ba:	b921      	cbnz	r1, 800a1c6 <_realloc_r+0x16>
 800a1bc:	4611      	mov	r1, r2
 800a1be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a1c2:	f7ff b967 	b.w	8009494 <_malloc_r>
 800a1c6:	b92a      	cbnz	r2, 800a1d4 <_realloc_r+0x24>
 800a1c8:	4625      	mov	r5, r4
 800a1ca:	f7ff f8ef 	bl	80093ac <_free_r>
 800a1ce:	4628      	mov	r0, r5
 800a1d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1d4:	f000 f841 	bl	800a25a <_malloc_usable_size_r>
 800a1d8:	4284      	cmp	r4, r0
 800a1da:	4606      	mov	r6, r0
 800a1dc:	d802      	bhi.n	800a1e4 <_realloc_r+0x34>
 800a1de:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a1e2:	d8f4      	bhi.n	800a1ce <_realloc_r+0x1e>
 800a1e4:	4621      	mov	r1, r4
 800a1e6:	4638      	mov	r0, r7
 800a1e8:	f7ff f954 	bl	8009494 <_malloc_r>
 800a1ec:	4680      	mov	r8, r0
 800a1ee:	b908      	cbnz	r0, 800a1f4 <_realloc_r+0x44>
 800a1f0:	4645      	mov	r5, r8
 800a1f2:	e7ec      	b.n	800a1ce <_realloc_r+0x1e>
 800a1f4:	42b4      	cmp	r4, r6
 800a1f6:	4622      	mov	r2, r4
 800a1f8:	4629      	mov	r1, r5
 800a1fa:	bf28      	it	cs
 800a1fc:	4632      	movcs	r2, r6
 800a1fe:	f7ff ff85 	bl	800a10c <memcpy>
 800a202:	4629      	mov	r1, r5
 800a204:	4638      	mov	r0, r7
 800a206:	f7ff f8d1 	bl	80093ac <_free_r>
 800a20a:	e7f1      	b.n	800a1f0 <_realloc_r+0x40>

0800a20c <__ascii_wctomb>:
 800a20c:	4603      	mov	r3, r0
 800a20e:	4608      	mov	r0, r1
 800a210:	b141      	cbz	r1, 800a224 <__ascii_wctomb+0x18>
 800a212:	2aff      	cmp	r2, #255	@ 0xff
 800a214:	d904      	bls.n	800a220 <__ascii_wctomb+0x14>
 800a216:	228a      	movs	r2, #138	@ 0x8a
 800a218:	f04f 30ff 	mov.w	r0, #4294967295
 800a21c:	601a      	str	r2, [r3, #0]
 800a21e:	4770      	bx	lr
 800a220:	2001      	movs	r0, #1
 800a222:	700a      	strb	r2, [r1, #0]
 800a224:	4770      	bx	lr
	...

0800a228 <fiprintf>:
 800a228:	b40e      	push	{r1, r2, r3}
 800a22a:	b503      	push	{r0, r1, lr}
 800a22c:	ab03      	add	r3, sp, #12
 800a22e:	4601      	mov	r1, r0
 800a230:	4805      	ldr	r0, [pc, #20]	@ (800a248 <fiprintf+0x20>)
 800a232:	f853 2b04 	ldr.w	r2, [r3], #4
 800a236:	6800      	ldr	r0, [r0, #0]
 800a238:	9301      	str	r3, [sp, #4]
 800a23a:	f000 f83f 	bl	800a2bc <_vfiprintf_r>
 800a23e:	b002      	add	sp, #8
 800a240:	f85d eb04 	ldr.w	lr, [sp], #4
 800a244:	b003      	add	sp, #12
 800a246:	4770      	bx	lr
 800a248:	20000018 	.word	0x20000018

0800a24c <abort>:
 800a24c:	2006      	movs	r0, #6
 800a24e:	b508      	push	{r3, lr}
 800a250:	f000 fa08 	bl	800a664 <raise>
 800a254:	2001      	movs	r0, #1
 800a256:	f7f7 fcad 	bl	8001bb4 <_exit>

0800a25a <_malloc_usable_size_r>:
 800a25a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a25e:	1f18      	subs	r0, r3, #4
 800a260:	2b00      	cmp	r3, #0
 800a262:	bfbc      	itt	lt
 800a264:	580b      	ldrlt	r3, [r1, r0]
 800a266:	18c0      	addlt	r0, r0, r3
 800a268:	4770      	bx	lr

0800a26a <__sfputc_r>:
 800a26a:	6893      	ldr	r3, [r2, #8]
 800a26c:	3b01      	subs	r3, #1
 800a26e:	2b00      	cmp	r3, #0
 800a270:	b410      	push	{r4}
 800a272:	6093      	str	r3, [r2, #8]
 800a274:	da08      	bge.n	800a288 <__sfputc_r+0x1e>
 800a276:	6994      	ldr	r4, [r2, #24]
 800a278:	42a3      	cmp	r3, r4
 800a27a:	db01      	blt.n	800a280 <__sfputc_r+0x16>
 800a27c:	290a      	cmp	r1, #10
 800a27e:	d103      	bne.n	800a288 <__sfputc_r+0x1e>
 800a280:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a284:	f000 b932 	b.w	800a4ec <__swbuf_r>
 800a288:	6813      	ldr	r3, [r2, #0]
 800a28a:	1c58      	adds	r0, r3, #1
 800a28c:	6010      	str	r0, [r2, #0]
 800a28e:	4608      	mov	r0, r1
 800a290:	7019      	strb	r1, [r3, #0]
 800a292:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a296:	4770      	bx	lr

0800a298 <__sfputs_r>:
 800a298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a29a:	4606      	mov	r6, r0
 800a29c:	460f      	mov	r7, r1
 800a29e:	4614      	mov	r4, r2
 800a2a0:	18d5      	adds	r5, r2, r3
 800a2a2:	42ac      	cmp	r4, r5
 800a2a4:	d101      	bne.n	800a2aa <__sfputs_r+0x12>
 800a2a6:	2000      	movs	r0, #0
 800a2a8:	e007      	b.n	800a2ba <__sfputs_r+0x22>
 800a2aa:	463a      	mov	r2, r7
 800a2ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2b0:	4630      	mov	r0, r6
 800a2b2:	f7ff ffda 	bl	800a26a <__sfputc_r>
 800a2b6:	1c43      	adds	r3, r0, #1
 800a2b8:	d1f3      	bne.n	800a2a2 <__sfputs_r+0xa>
 800a2ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a2bc <_vfiprintf_r>:
 800a2bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2c0:	460d      	mov	r5, r1
 800a2c2:	b09d      	sub	sp, #116	@ 0x74
 800a2c4:	4614      	mov	r4, r2
 800a2c6:	4698      	mov	r8, r3
 800a2c8:	4606      	mov	r6, r0
 800a2ca:	b118      	cbz	r0, 800a2d4 <_vfiprintf_r+0x18>
 800a2cc:	6a03      	ldr	r3, [r0, #32]
 800a2ce:	b90b      	cbnz	r3, 800a2d4 <_vfiprintf_r+0x18>
 800a2d0:	f7fe f8d0 	bl	8008474 <__sinit>
 800a2d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a2d6:	07d9      	lsls	r1, r3, #31
 800a2d8:	d405      	bmi.n	800a2e6 <_vfiprintf_r+0x2a>
 800a2da:	89ab      	ldrh	r3, [r5, #12]
 800a2dc:	059a      	lsls	r2, r3, #22
 800a2de:	d402      	bmi.n	800a2e6 <_vfiprintf_r+0x2a>
 800a2e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a2e2:	f7fe f9f4 	bl	80086ce <__retarget_lock_acquire_recursive>
 800a2e6:	89ab      	ldrh	r3, [r5, #12]
 800a2e8:	071b      	lsls	r3, r3, #28
 800a2ea:	d501      	bpl.n	800a2f0 <_vfiprintf_r+0x34>
 800a2ec:	692b      	ldr	r3, [r5, #16]
 800a2ee:	b99b      	cbnz	r3, 800a318 <_vfiprintf_r+0x5c>
 800a2f0:	4629      	mov	r1, r5
 800a2f2:	4630      	mov	r0, r6
 800a2f4:	f000 f938 	bl	800a568 <__swsetup_r>
 800a2f8:	b170      	cbz	r0, 800a318 <_vfiprintf_r+0x5c>
 800a2fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a2fc:	07dc      	lsls	r4, r3, #31
 800a2fe:	d504      	bpl.n	800a30a <_vfiprintf_r+0x4e>
 800a300:	f04f 30ff 	mov.w	r0, #4294967295
 800a304:	b01d      	add	sp, #116	@ 0x74
 800a306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a30a:	89ab      	ldrh	r3, [r5, #12]
 800a30c:	0598      	lsls	r0, r3, #22
 800a30e:	d4f7      	bmi.n	800a300 <_vfiprintf_r+0x44>
 800a310:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a312:	f7fe f9dd 	bl	80086d0 <__retarget_lock_release_recursive>
 800a316:	e7f3      	b.n	800a300 <_vfiprintf_r+0x44>
 800a318:	2300      	movs	r3, #0
 800a31a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a31e:	f04f 0901 	mov.w	r9, #1
 800a322:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800a4d8 <_vfiprintf_r+0x21c>
 800a326:	9309      	str	r3, [sp, #36]	@ 0x24
 800a328:	2320      	movs	r3, #32
 800a32a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a32e:	2330      	movs	r3, #48	@ 0x30
 800a330:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a334:	4623      	mov	r3, r4
 800a336:	469a      	mov	sl, r3
 800a338:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a33c:	b10a      	cbz	r2, 800a342 <_vfiprintf_r+0x86>
 800a33e:	2a25      	cmp	r2, #37	@ 0x25
 800a340:	d1f9      	bne.n	800a336 <_vfiprintf_r+0x7a>
 800a342:	ebba 0b04 	subs.w	fp, sl, r4
 800a346:	d00b      	beq.n	800a360 <_vfiprintf_r+0xa4>
 800a348:	465b      	mov	r3, fp
 800a34a:	4622      	mov	r2, r4
 800a34c:	4629      	mov	r1, r5
 800a34e:	4630      	mov	r0, r6
 800a350:	f7ff ffa2 	bl	800a298 <__sfputs_r>
 800a354:	3001      	adds	r0, #1
 800a356:	f000 80a7 	beq.w	800a4a8 <_vfiprintf_r+0x1ec>
 800a35a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a35c:	445a      	add	r2, fp
 800a35e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a360:	f89a 3000 	ldrb.w	r3, [sl]
 800a364:	2b00      	cmp	r3, #0
 800a366:	f000 809f 	beq.w	800a4a8 <_vfiprintf_r+0x1ec>
 800a36a:	2300      	movs	r3, #0
 800a36c:	f04f 32ff 	mov.w	r2, #4294967295
 800a370:	f10a 0a01 	add.w	sl, sl, #1
 800a374:	9304      	str	r3, [sp, #16]
 800a376:	9307      	str	r3, [sp, #28]
 800a378:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a37c:	931a      	str	r3, [sp, #104]	@ 0x68
 800a37e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a382:	4654      	mov	r4, sl
 800a384:	2205      	movs	r2, #5
 800a386:	4854      	ldr	r0, [pc, #336]	@ (800a4d8 <_vfiprintf_r+0x21c>)
 800a388:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a38c:	f7fe f9a1 	bl	80086d2 <memchr>
 800a390:	9a04      	ldr	r2, [sp, #16]
 800a392:	b9d8      	cbnz	r0, 800a3cc <_vfiprintf_r+0x110>
 800a394:	06d1      	lsls	r1, r2, #27
 800a396:	bf44      	itt	mi
 800a398:	2320      	movmi	r3, #32
 800a39a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a39e:	0713      	lsls	r3, r2, #28
 800a3a0:	bf44      	itt	mi
 800a3a2:	232b      	movmi	r3, #43	@ 0x2b
 800a3a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a3a8:	f89a 3000 	ldrb.w	r3, [sl]
 800a3ac:	2b2a      	cmp	r3, #42	@ 0x2a
 800a3ae:	d015      	beq.n	800a3dc <_vfiprintf_r+0x120>
 800a3b0:	9a07      	ldr	r2, [sp, #28]
 800a3b2:	4654      	mov	r4, sl
 800a3b4:	2000      	movs	r0, #0
 800a3b6:	f04f 0c0a 	mov.w	ip, #10
 800a3ba:	4621      	mov	r1, r4
 800a3bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a3c0:	3b30      	subs	r3, #48	@ 0x30
 800a3c2:	2b09      	cmp	r3, #9
 800a3c4:	d94b      	bls.n	800a45e <_vfiprintf_r+0x1a2>
 800a3c6:	b1b0      	cbz	r0, 800a3f6 <_vfiprintf_r+0x13a>
 800a3c8:	9207      	str	r2, [sp, #28]
 800a3ca:	e014      	b.n	800a3f6 <_vfiprintf_r+0x13a>
 800a3cc:	eba0 0308 	sub.w	r3, r0, r8
 800a3d0:	46a2      	mov	sl, r4
 800a3d2:	fa09 f303 	lsl.w	r3, r9, r3
 800a3d6:	4313      	orrs	r3, r2
 800a3d8:	9304      	str	r3, [sp, #16]
 800a3da:	e7d2      	b.n	800a382 <_vfiprintf_r+0xc6>
 800a3dc:	9b03      	ldr	r3, [sp, #12]
 800a3de:	1d19      	adds	r1, r3, #4
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	9103      	str	r1, [sp, #12]
 800a3e6:	bfbb      	ittet	lt
 800a3e8:	425b      	neglt	r3, r3
 800a3ea:	f042 0202 	orrlt.w	r2, r2, #2
 800a3ee:	9307      	strge	r3, [sp, #28]
 800a3f0:	9307      	strlt	r3, [sp, #28]
 800a3f2:	bfb8      	it	lt
 800a3f4:	9204      	strlt	r2, [sp, #16]
 800a3f6:	7823      	ldrb	r3, [r4, #0]
 800a3f8:	2b2e      	cmp	r3, #46	@ 0x2e
 800a3fa:	d10a      	bne.n	800a412 <_vfiprintf_r+0x156>
 800a3fc:	7863      	ldrb	r3, [r4, #1]
 800a3fe:	2b2a      	cmp	r3, #42	@ 0x2a
 800a400:	d132      	bne.n	800a468 <_vfiprintf_r+0x1ac>
 800a402:	9b03      	ldr	r3, [sp, #12]
 800a404:	3402      	adds	r4, #2
 800a406:	1d1a      	adds	r2, r3, #4
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a40e:	9203      	str	r2, [sp, #12]
 800a410:	9305      	str	r3, [sp, #20]
 800a412:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a4e8 <_vfiprintf_r+0x22c>
 800a416:	2203      	movs	r2, #3
 800a418:	7821      	ldrb	r1, [r4, #0]
 800a41a:	4650      	mov	r0, sl
 800a41c:	f7fe f959 	bl	80086d2 <memchr>
 800a420:	b138      	cbz	r0, 800a432 <_vfiprintf_r+0x176>
 800a422:	eba0 000a 	sub.w	r0, r0, sl
 800a426:	2240      	movs	r2, #64	@ 0x40
 800a428:	9b04      	ldr	r3, [sp, #16]
 800a42a:	3401      	adds	r4, #1
 800a42c:	4082      	lsls	r2, r0
 800a42e:	4313      	orrs	r3, r2
 800a430:	9304      	str	r3, [sp, #16]
 800a432:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a436:	2206      	movs	r2, #6
 800a438:	4828      	ldr	r0, [pc, #160]	@ (800a4dc <_vfiprintf_r+0x220>)
 800a43a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a43e:	f7fe f948 	bl	80086d2 <memchr>
 800a442:	2800      	cmp	r0, #0
 800a444:	d03f      	beq.n	800a4c6 <_vfiprintf_r+0x20a>
 800a446:	4b26      	ldr	r3, [pc, #152]	@ (800a4e0 <_vfiprintf_r+0x224>)
 800a448:	bb1b      	cbnz	r3, 800a492 <_vfiprintf_r+0x1d6>
 800a44a:	9b03      	ldr	r3, [sp, #12]
 800a44c:	3307      	adds	r3, #7
 800a44e:	f023 0307 	bic.w	r3, r3, #7
 800a452:	3308      	adds	r3, #8
 800a454:	9303      	str	r3, [sp, #12]
 800a456:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a458:	443b      	add	r3, r7
 800a45a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a45c:	e76a      	b.n	800a334 <_vfiprintf_r+0x78>
 800a45e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a462:	460c      	mov	r4, r1
 800a464:	2001      	movs	r0, #1
 800a466:	e7a8      	b.n	800a3ba <_vfiprintf_r+0xfe>
 800a468:	2300      	movs	r3, #0
 800a46a:	3401      	adds	r4, #1
 800a46c:	f04f 0c0a 	mov.w	ip, #10
 800a470:	4619      	mov	r1, r3
 800a472:	9305      	str	r3, [sp, #20]
 800a474:	4620      	mov	r0, r4
 800a476:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a47a:	3a30      	subs	r2, #48	@ 0x30
 800a47c:	2a09      	cmp	r2, #9
 800a47e:	d903      	bls.n	800a488 <_vfiprintf_r+0x1cc>
 800a480:	2b00      	cmp	r3, #0
 800a482:	d0c6      	beq.n	800a412 <_vfiprintf_r+0x156>
 800a484:	9105      	str	r1, [sp, #20]
 800a486:	e7c4      	b.n	800a412 <_vfiprintf_r+0x156>
 800a488:	fb0c 2101 	mla	r1, ip, r1, r2
 800a48c:	4604      	mov	r4, r0
 800a48e:	2301      	movs	r3, #1
 800a490:	e7f0      	b.n	800a474 <_vfiprintf_r+0x1b8>
 800a492:	ab03      	add	r3, sp, #12
 800a494:	462a      	mov	r2, r5
 800a496:	a904      	add	r1, sp, #16
 800a498:	4630      	mov	r0, r6
 800a49a:	9300      	str	r3, [sp, #0]
 800a49c:	4b11      	ldr	r3, [pc, #68]	@ (800a4e4 <_vfiprintf_r+0x228>)
 800a49e:	f7fd fba3 	bl	8007be8 <_printf_float>
 800a4a2:	4607      	mov	r7, r0
 800a4a4:	1c78      	adds	r0, r7, #1
 800a4a6:	d1d6      	bne.n	800a456 <_vfiprintf_r+0x19a>
 800a4a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a4aa:	07d9      	lsls	r1, r3, #31
 800a4ac:	d405      	bmi.n	800a4ba <_vfiprintf_r+0x1fe>
 800a4ae:	89ab      	ldrh	r3, [r5, #12]
 800a4b0:	059a      	lsls	r2, r3, #22
 800a4b2:	d402      	bmi.n	800a4ba <_vfiprintf_r+0x1fe>
 800a4b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a4b6:	f7fe f90b 	bl	80086d0 <__retarget_lock_release_recursive>
 800a4ba:	89ab      	ldrh	r3, [r5, #12]
 800a4bc:	065b      	lsls	r3, r3, #25
 800a4be:	f53f af1f 	bmi.w	800a300 <_vfiprintf_r+0x44>
 800a4c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a4c4:	e71e      	b.n	800a304 <_vfiprintf_r+0x48>
 800a4c6:	ab03      	add	r3, sp, #12
 800a4c8:	462a      	mov	r2, r5
 800a4ca:	a904      	add	r1, sp, #16
 800a4cc:	4630      	mov	r0, r6
 800a4ce:	9300      	str	r3, [sp, #0]
 800a4d0:	4b04      	ldr	r3, [pc, #16]	@ (800a4e4 <_vfiprintf_r+0x228>)
 800a4d2:	f7fd fe25 	bl	8008120 <_printf_i>
 800a4d6:	e7e4      	b.n	800a4a2 <_vfiprintf_r+0x1e6>
 800a4d8:	0800b886 	.word	0x0800b886
 800a4dc:	0800b890 	.word	0x0800b890
 800a4e0:	08007be9 	.word	0x08007be9
 800a4e4:	0800a299 	.word	0x0800a299
 800a4e8:	0800b88c 	.word	0x0800b88c

0800a4ec <__swbuf_r>:
 800a4ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4ee:	460e      	mov	r6, r1
 800a4f0:	4614      	mov	r4, r2
 800a4f2:	4605      	mov	r5, r0
 800a4f4:	b118      	cbz	r0, 800a4fe <__swbuf_r+0x12>
 800a4f6:	6a03      	ldr	r3, [r0, #32]
 800a4f8:	b90b      	cbnz	r3, 800a4fe <__swbuf_r+0x12>
 800a4fa:	f7fd ffbb 	bl	8008474 <__sinit>
 800a4fe:	69a3      	ldr	r3, [r4, #24]
 800a500:	60a3      	str	r3, [r4, #8]
 800a502:	89a3      	ldrh	r3, [r4, #12]
 800a504:	071a      	lsls	r2, r3, #28
 800a506:	d501      	bpl.n	800a50c <__swbuf_r+0x20>
 800a508:	6923      	ldr	r3, [r4, #16]
 800a50a:	b943      	cbnz	r3, 800a51e <__swbuf_r+0x32>
 800a50c:	4621      	mov	r1, r4
 800a50e:	4628      	mov	r0, r5
 800a510:	f000 f82a 	bl	800a568 <__swsetup_r>
 800a514:	b118      	cbz	r0, 800a51e <__swbuf_r+0x32>
 800a516:	f04f 37ff 	mov.w	r7, #4294967295
 800a51a:	4638      	mov	r0, r7
 800a51c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a51e:	6823      	ldr	r3, [r4, #0]
 800a520:	b2f6      	uxtb	r6, r6
 800a522:	6922      	ldr	r2, [r4, #16]
 800a524:	4637      	mov	r7, r6
 800a526:	1a98      	subs	r0, r3, r2
 800a528:	6963      	ldr	r3, [r4, #20]
 800a52a:	4283      	cmp	r3, r0
 800a52c:	dc05      	bgt.n	800a53a <__swbuf_r+0x4e>
 800a52e:	4621      	mov	r1, r4
 800a530:	4628      	mov	r0, r5
 800a532:	f7ff fd99 	bl	800a068 <_fflush_r>
 800a536:	2800      	cmp	r0, #0
 800a538:	d1ed      	bne.n	800a516 <__swbuf_r+0x2a>
 800a53a:	68a3      	ldr	r3, [r4, #8]
 800a53c:	3b01      	subs	r3, #1
 800a53e:	60a3      	str	r3, [r4, #8]
 800a540:	6823      	ldr	r3, [r4, #0]
 800a542:	1c5a      	adds	r2, r3, #1
 800a544:	6022      	str	r2, [r4, #0]
 800a546:	701e      	strb	r6, [r3, #0]
 800a548:	1c43      	adds	r3, r0, #1
 800a54a:	6962      	ldr	r2, [r4, #20]
 800a54c:	429a      	cmp	r2, r3
 800a54e:	d004      	beq.n	800a55a <__swbuf_r+0x6e>
 800a550:	89a3      	ldrh	r3, [r4, #12]
 800a552:	07db      	lsls	r3, r3, #31
 800a554:	d5e1      	bpl.n	800a51a <__swbuf_r+0x2e>
 800a556:	2e0a      	cmp	r6, #10
 800a558:	d1df      	bne.n	800a51a <__swbuf_r+0x2e>
 800a55a:	4621      	mov	r1, r4
 800a55c:	4628      	mov	r0, r5
 800a55e:	f7ff fd83 	bl	800a068 <_fflush_r>
 800a562:	2800      	cmp	r0, #0
 800a564:	d0d9      	beq.n	800a51a <__swbuf_r+0x2e>
 800a566:	e7d6      	b.n	800a516 <__swbuf_r+0x2a>

0800a568 <__swsetup_r>:
 800a568:	b538      	push	{r3, r4, r5, lr}
 800a56a:	4b29      	ldr	r3, [pc, #164]	@ (800a610 <__swsetup_r+0xa8>)
 800a56c:	4605      	mov	r5, r0
 800a56e:	460c      	mov	r4, r1
 800a570:	6818      	ldr	r0, [r3, #0]
 800a572:	b118      	cbz	r0, 800a57c <__swsetup_r+0x14>
 800a574:	6a03      	ldr	r3, [r0, #32]
 800a576:	b90b      	cbnz	r3, 800a57c <__swsetup_r+0x14>
 800a578:	f7fd ff7c 	bl	8008474 <__sinit>
 800a57c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a580:	0719      	lsls	r1, r3, #28
 800a582:	d422      	bmi.n	800a5ca <__swsetup_r+0x62>
 800a584:	06da      	lsls	r2, r3, #27
 800a586:	d407      	bmi.n	800a598 <__swsetup_r+0x30>
 800a588:	2209      	movs	r2, #9
 800a58a:	602a      	str	r2, [r5, #0]
 800a58c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a590:	f04f 30ff 	mov.w	r0, #4294967295
 800a594:	81a3      	strh	r3, [r4, #12]
 800a596:	e033      	b.n	800a600 <__swsetup_r+0x98>
 800a598:	0758      	lsls	r0, r3, #29
 800a59a:	d512      	bpl.n	800a5c2 <__swsetup_r+0x5a>
 800a59c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a59e:	b141      	cbz	r1, 800a5b2 <__swsetup_r+0x4a>
 800a5a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a5a4:	4299      	cmp	r1, r3
 800a5a6:	d002      	beq.n	800a5ae <__swsetup_r+0x46>
 800a5a8:	4628      	mov	r0, r5
 800a5aa:	f7fe feff 	bl	80093ac <_free_r>
 800a5ae:	2300      	movs	r3, #0
 800a5b0:	6363      	str	r3, [r4, #52]	@ 0x34
 800a5b2:	89a3      	ldrh	r3, [r4, #12]
 800a5b4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a5b8:	81a3      	strh	r3, [r4, #12]
 800a5ba:	2300      	movs	r3, #0
 800a5bc:	6063      	str	r3, [r4, #4]
 800a5be:	6923      	ldr	r3, [r4, #16]
 800a5c0:	6023      	str	r3, [r4, #0]
 800a5c2:	89a3      	ldrh	r3, [r4, #12]
 800a5c4:	f043 0308 	orr.w	r3, r3, #8
 800a5c8:	81a3      	strh	r3, [r4, #12]
 800a5ca:	6923      	ldr	r3, [r4, #16]
 800a5cc:	b94b      	cbnz	r3, 800a5e2 <__swsetup_r+0x7a>
 800a5ce:	89a3      	ldrh	r3, [r4, #12]
 800a5d0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a5d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a5d8:	d003      	beq.n	800a5e2 <__swsetup_r+0x7a>
 800a5da:	4621      	mov	r1, r4
 800a5dc:	4628      	mov	r0, r5
 800a5de:	f000 f882 	bl	800a6e6 <__smakebuf_r>
 800a5e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5e6:	f013 0201 	ands.w	r2, r3, #1
 800a5ea:	d00a      	beq.n	800a602 <__swsetup_r+0x9a>
 800a5ec:	2200      	movs	r2, #0
 800a5ee:	60a2      	str	r2, [r4, #8]
 800a5f0:	6962      	ldr	r2, [r4, #20]
 800a5f2:	4252      	negs	r2, r2
 800a5f4:	61a2      	str	r2, [r4, #24]
 800a5f6:	6922      	ldr	r2, [r4, #16]
 800a5f8:	b942      	cbnz	r2, 800a60c <__swsetup_r+0xa4>
 800a5fa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a5fe:	d1c5      	bne.n	800a58c <__swsetup_r+0x24>
 800a600:	bd38      	pop	{r3, r4, r5, pc}
 800a602:	0799      	lsls	r1, r3, #30
 800a604:	bf58      	it	pl
 800a606:	6962      	ldrpl	r2, [r4, #20]
 800a608:	60a2      	str	r2, [r4, #8]
 800a60a:	e7f4      	b.n	800a5f6 <__swsetup_r+0x8e>
 800a60c:	2000      	movs	r0, #0
 800a60e:	e7f7      	b.n	800a600 <__swsetup_r+0x98>
 800a610:	20000018 	.word	0x20000018

0800a614 <_raise_r>:
 800a614:	291f      	cmp	r1, #31
 800a616:	b538      	push	{r3, r4, r5, lr}
 800a618:	4605      	mov	r5, r0
 800a61a:	460c      	mov	r4, r1
 800a61c:	d904      	bls.n	800a628 <_raise_r+0x14>
 800a61e:	2316      	movs	r3, #22
 800a620:	6003      	str	r3, [r0, #0]
 800a622:	f04f 30ff 	mov.w	r0, #4294967295
 800a626:	bd38      	pop	{r3, r4, r5, pc}
 800a628:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a62a:	b112      	cbz	r2, 800a632 <_raise_r+0x1e>
 800a62c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a630:	b94b      	cbnz	r3, 800a646 <_raise_r+0x32>
 800a632:	4628      	mov	r0, r5
 800a634:	f000 f830 	bl	800a698 <_getpid_r>
 800a638:	4622      	mov	r2, r4
 800a63a:	4601      	mov	r1, r0
 800a63c:	4628      	mov	r0, r5
 800a63e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a642:	f000 b817 	b.w	800a674 <_kill_r>
 800a646:	2b01      	cmp	r3, #1
 800a648:	d00a      	beq.n	800a660 <_raise_r+0x4c>
 800a64a:	1c59      	adds	r1, r3, #1
 800a64c:	d103      	bne.n	800a656 <_raise_r+0x42>
 800a64e:	2316      	movs	r3, #22
 800a650:	6003      	str	r3, [r0, #0]
 800a652:	2001      	movs	r0, #1
 800a654:	e7e7      	b.n	800a626 <_raise_r+0x12>
 800a656:	2100      	movs	r1, #0
 800a658:	4620      	mov	r0, r4
 800a65a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a65e:	4798      	blx	r3
 800a660:	2000      	movs	r0, #0
 800a662:	e7e0      	b.n	800a626 <_raise_r+0x12>

0800a664 <raise>:
 800a664:	4b02      	ldr	r3, [pc, #8]	@ (800a670 <raise+0xc>)
 800a666:	4601      	mov	r1, r0
 800a668:	6818      	ldr	r0, [r3, #0]
 800a66a:	f7ff bfd3 	b.w	800a614 <_raise_r>
 800a66e:	bf00      	nop
 800a670:	20000018 	.word	0x20000018

0800a674 <_kill_r>:
 800a674:	b538      	push	{r3, r4, r5, lr}
 800a676:	2300      	movs	r3, #0
 800a678:	4d06      	ldr	r5, [pc, #24]	@ (800a694 <_kill_r+0x20>)
 800a67a:	4604      	mov	r4, r0
 800a67c:	4608      	mov	r0, r1
 800a67e:	4611      	mov	r1, r2
 800a680:	602b      	str	r3, [r5, #0]
 800a682:	f7f7 fa87 	bl	8001b94 <_kill>
 800a686:	1c43      	adds	r3, r0, #1
 800a688:	d102      	bne.n	800a690 <_kill_r+0x1c>
 800a68a:	682b      	ldr	r3, [r5, #0]
 800a68c:	b103      	cbz	r3, 800a690 <_kill_r+0x1c>
 800a68e:	6023      	str	r3, [r4, #0]
 800a690:	bd38      	pop	{r3, r4, r5, pc}
 800a692:	bf00      	nop
 800a694:	20000548 	.word	0x20000548

0800a698 <_getpid_r>:
 800a698:	f7f7 ba74 	b.w	8001b84 <_getpid>

0800a69c <__swhatbuf_r>:
 800a69c:	b570      	push	{r4, r5, r6, lr}
 800a69e:	460c      	mov	r4, r1
 800a6a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6a4:	b096      	sub	sp, #88	@ 0x58
 800a6a6:	4615      	mov	r5, r2
 800a6a8:	2900      	cmp	r1, #0
 800a6aa:	461e      	mov	r6, r3
 800a6ac:	da0c      	bge.n	800a6c8 <__swhatbuf_r+0x2c>
 800a6ae:	89a3      	ldrh	r3, [r4, #12]
 800a6b0:	2100      	movs	r1, #0
 800a6b2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a6b6:	bf14      	ite	ne
 800a6b8:	2340      	movne	r3, #64	@ 0x40
 800a6ba:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a6be:	2000      	movs	r0, #0
 800a6c0:	6031      	str	r1, [r6, #0]
 800a6c2:	602b      	str	r3, [r5, #0]
 800a6c4:	b016      	add	sp, #88	@ 0x58
 800a6c6:	bd70      	pop	{r4, r5, r6, pc}
 800a6c8:	466a      	mov	r2, sp
 800a6ca:	f000 f849 	bl	800a760 <_fstat_r>
 800a6ce:	2800      	cmp	r0, #0
 800a6d0:	dbed      	blt.n	800a6ae <__swhatbuf_r+0x12>
 800a6d2:	9901      	ldr	r1, [sp, #4]
 800a6d4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a6d8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a6dc:	4259      	negs	r1, r3
 800a6de:	4159      	adcs	r1, r3
 800a6e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a6e4:	e7eb      	b.n	800a6be <__swhatbuf_r+0x22>

0800a6e6 <__smakebuf_r>:
 800a6e6:	898b      	ldrh	r3, [r1, #12]
 800a6e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a6ea:	079d      	lsls	r5, r3, #30
 800a6ec:	4606      	mov	r6, r0
 800a6ee:	460c      	mov	r4, r1
 800a6f0:	d507      	bpl.n	800a702 <__smakebuf_r+0x1c>
 800a6f2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a6f6:	6023      	str	r3, [r4, #0]
 800a6f8:	6123      	str	r3, [r4, #16]
 800a6fa:	2301      	movs	r3, #1
 800a6fc:	6163      	str	r3, [r4, #20]
 800a6fe:	b003      	add	sp, #12
 800a700:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a702:	ab01      	add	r3, sp, #4
 800a704:	466a      	mov	r2, sp
 800a706:	f7ff ffc9 	bl	800a69c <__swhatbuf_r>
 800a70a:	9f00      	ldr	r7, [sp, #0]
 800a70c:	4605      	mov	r5, r0
 800a70e:	4630      	mov	r0, r6
 800a710:	4639      	mov	r1, r7
 800a712:	f7fe febf 	bl	8009494 <_malloc_r>
 800a716:	b948      	cbnz	r0, 800a72c <__smakebuf_r+0x46>
 800a718:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a71c:	059a      	lsls	r2, r3, #22
 800a71e:	d4ee      	bmi.n	800a6fe <__smakebuf_r+0x18>
 800a720:	f023 0303 	bic.w	r3, r3, #3
 800a724:	f043 0302 	orr.w	r3, r3, #2
 800a728:	81a3      	strh	r3, [r4, #12]
 800a72a:	e7e2      	b.n	800a6f2 <__smakebuf_r+0xc>
 800a72c:	89a3      	ldrh	r3, [r4, #12]
 800a72e:	6020      	str	r0, [r4, #0]
 800a730:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a734:	81a3      	strh	r3, [r4, #12]
 800a736:	9b01      	ldr	r3, [sp, #4]
 800a738:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a73c:	b15b      	cbz	r3, 800a756 <__smakebuf_r+0x70>
 800a73e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a742:	4630      	mov	r0, r6
 800a744:	f000 f81e 	bl	800a784 <_isatty_r>
 800a748:	b128      	cbz	r0, 800a756 <__smakebuf_r+0x70>
 800a74a:	89a3      	ldrh	r3, [r4, #12]
 800a74c:	f023 0303 	bic.w	r3, r3, #3
 800a750:	f043 0301 	orr.w	r3, r3, #1
 800a754:	81a3      	strh	r3, [r4, #12]
 800a756:	89a3      	ldrh	r3, [r4, #12]
 800a758:	431d      	orrs	r5, r3
 800a75a:	81a5      	strh	r5, [r4, #12]
 800a75c:	e7cf      	b.n	800a6fe <__smakebuf_r+0x18>
	...

0800a760 <_fstat_r>:
 800a760:	b538      	push	{r3, r4, r5, lr}
 800a762:	2300      	movs	r3, #0
 800a764:	4d06      	ldr	r5, [pc, #24]	@ (800a780 <_fstat_r+0x20>)
 800a766:	4604      	mov	r4, r0
 800a768:	4608      	mov	r0, r1
 800a76a:	4611      	mov	r1, r2
 800a76c:	602b      	str	r3, [r5, #0]
 800a76e:	f7f7 fa71 	bl	8001c54 <_fstat>
 800a772:	1c43      	adds	r3, r0, #1
 800a774:	d102      	bne.n	800a77c <_fstat_r+0x1c>
 800a776:	682b      	ldr	r3, [r5, #0]
 800a778:	b103      	cbz	r3, 800a77c <_fstat_r+0x1c>
 800a77a:	6023      	str	r3, [r4, #0]
 800a77c:	bd38      	pop	{r3, r4, r5, pc}
 800a77e:	bf00      	nop
 800a780:	20000548 	.word	0x20000548

0800a784 <_isatty_r>:
 800a784:	b538      	push	{r3, r4, r5, lr}
 800a786:	2300      	movs	r3, #0
 800a788:	4d05      	ldr	r5, [pc, #20]	@ (800a7a0 <_isatty_r+0x1c>)
 800a78a:	4604      	mov	r4, r0
 800a78c:	4608      	mov	r0, r1
 800a78e:	602b      	str	r3, [r5, #0]
 800a790:	f7f7 fa70 	bl	8001c74 <_isatty>
 800a794:	1c43      	adds	r3, r0, #1
 800a796:	d102      	bne.n	800a79e <_isatty_r+0x1a>
 800a798:	682b      	ldr	r3, [r5, #0]
 800a79a:	b103      	cbz	r3, 800a79e <_isatty_r+0x1a>
 800a79c:	6023      	str	r3, [r4, #0]
 800a79e:	bd38      	pop	{r3, r4, r5, pc}
 800a7a0:	20000548 	.word	0x20000548

0800a7a4 <pow>:
 800a7a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7a6:	ec55 4b11 	vmov	r4, r5, d1
 800a7aa:	ed2d 8b02 	vpush	{d8}
 800a7ae:	eeb0 8a40 	vmov.f32	s16, s0
 800a7b2:	eef0 8a60 	vmov.f32	s17, s1
 800a7b6:	f000 f977 	bl	800aaa8 <__ieee754_pow>
 800a7ba:	4622      	mov	r2, r4
 800a7bc:	462b      	mov	r3, r5
 800a7be:	4620      	mov	r0, r4
 800a7c0:	4629      	mov	r1, r5
 800a7c2:	ec57 6b10 	vmov	r6, r7, d0
 800a7c6:	f7f6 f9c5 	bl	8000b54 <__aeabi_dcmpun>
 800a7ca:	2800      	cmp	r0, #0
 800a7cc:	d13b      	bne.n	800a846 <pow+0xa2>
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	ec51 0b18 	vmov	r0, r1, d8
 800a7d6:	f7f6 f98b 	bl	8000af0 <__aeabi_dcmpeq>
 800a7da:	b1b8      	cbz	r0, 800a80c <pow+0x68>
 800a7dc:	2200      	movs	r2, #0
 800a7de:	2300      	movs	r3, #0
 800a7e0:	4620      	mov	r0, r4
 800a7e2:	4629      	mov	r1, r5
 800a7e4:	f7f6 f984 	bl	8000af0 <__aeabi_dcmpeq>
 800a7e8:	2800      	cmp	r0, #0
 800a7ea:	d146      	bne.n	800a87a <pow+0xd6>
 800a7ec:	ec45 4b10 	vmov	d0, r4, r5
 800a7f0:	f000 f874 	bl	800a8dc <finite>
 800a7f4:	b338      	cbz	r0, 800a846 <pow+0xa2>
 800a7f6:	2200      	movs	r2, #0
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	4620      	mov	r0, r4
 800a7fc:	4629      	mov	r1, r5
 800a7fe:	f7f6 f981 	bl	8000b04 <__aeabi_dcmplt>
 800a802:	b300      	cbz	r0, 800a846 <pow+0xa2>
 800a804:	f7fd ff38 	bl	8008678 <__errno>
 800a808:	2322      	movs	r3, #34	@ 0x22
 800a80a:	e01b      	b.n	800a844 <pow+0xa0>
 800a80c:	ec47 6b10 	vmov	d0, r6, r7
 800a810:	f000 f864 	bl	800a8dc <finite>
 800a814:	b9e0      	cbnz	r0, 800a850 <pow+0xac>
 800a816:	eeb0 0a48 	vmov.f32	s0, s16
 800a81a:	eef0 0a68 	vmov.f32	s1, s17
 800a81e:	f000 f85d 	bl	800a8dc <finite>
 800a822:	b1a8      	cbz	r0, 800a850 <pow+0xac>
 800a824:	ec45 4b10 	vmov	d0, r4, r5
 800a828:	f000 f858 	bl	800a8dc <finite>
 800a82c:	b180      	cbz	r0, 800a850 <pow+0xac>
 800a82e:	4632      	mov	r2, r6
 800a830:	463b      	mov	r3, r7
 800a832:	4630      	mov	r0, r6
 800a834:	4639      	mov	r1, r7
 800a836:	f7f6 f98d 	bl	8000b54 <__aeabi_dcmpun>
 800a83a:	2800      	cmp	r0, #0
 800a83c:	d0e2      	beq.n	800a804 <pow+0x60>
 800a83e:	f7fd ff1b 	bl	8008678 <__errno>
 800a842:	2321      	movs	r3, #33	@ 0x21
 800a844:	6003      	str	r3, [r0, #0]
 800a846:	ecbd 8b02 	vpop	{d8}
 800a84a:	ec47 6b10 	vmov	d0, r6, r7
 800a84e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a850:	2200      	movs	r2, #0
 800a852:	2300      	movs	r3, #0
 800a854:	4630      	mov	r0, r6
 800a856:	4639      	mov	r1, r7
 800a858:	f7f6 f94a 	bl	8000af0 <__aeabi_dcmpeq>
 800a85c:	2800      	cmp	r0, #0
 800a85e:	d0f2      	beq.n	800a846 <pow+0xa2>
 800a860:	eeb0 0a48 	vmov.f32	s0, s16
 800a864:	eef0 0a68 	vmov.f32	s1, s17
 800a868:	f000 f838 	bl	800a8dc <finite>
 800a86c:	2800      	cmp	r0, #0
 800a86e:	d0ea      	beq.n	800a846 <pow+0xa2>
 800a870:	ec45 4b10 	vmov	d0, r4, r5
 800a874:	f000 f832 	bl	800a8dc <finite>
 800a878:	e7c3      	b.n	800a802 <pow+0x5e>
 800a87a:	2600      	movs	r6, #0
 800a87c:	4f00      	ldr	r7, [pc, #0]	@ (800a880 <pow+0xdc>)
 800a87e:	e7e2      	b.n	800a846 <pow+0xa2>
 800a880:	3ff00000 	.word	0x3ff00000

0800a884 <sqrt>:
 800a884:	b538      	push	{r3, r4, r5, lr}
 800a886:	ec55 4b10 	vmov	r4, r5, d0
 800a88a:	ed2d 8b02 	vpush	{d8}
 800a88e:	f000 f831 	bl	800a8f4 <__ieee754_sqrt>
 800a892:	4622      	mov	r2, r4
 800a894:	462b      	mov	r3, r5
 800a896:	4620      	mov	r0, r4
 800a898:	4629      	mov	r1, r5
 800a89a:	eeb0 8a40 	vmov.f32	s16, s0
 800a89e:	eef0 8a60 	vmov.f32	s17, s1
 800a8a2:	f7f6 f957 	bl	8000b54 <__aeabi_dcmpun>
 800a8a6:	b990      	cbnz	r0, 800a8ce <sqrt+0x4a>
 800a8a8:	2200      	movs	r2, #0
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	4620      	mov	r0, r4
 800a8ae:	4629      	mov	r1, r5
 800a8b0:	f7f6 f928 	bl	8000b04 <__aeabi_dcmplt>
 800a8b4:	b158      	cbz	r0, 800a8ce <sqrt+0x4a>
 800a8b6:	f7fd fedf 	bl	8008678 <__errno>
 800a8ba:	2321      	movs	r3, #33	@ 0x21
 800a8bc:	2200      	movs	r2, #0
 800a8be:	6003      	str	r3, [r0, #0]
 800a8c0:	2300      	movs	r3, #0
 800a8c2:	4610      	mov	r0, r2
 800a8c4:	4619      	mov	r1, r3
 800a8c6:	f7f5 ffd5 	bl	8000874 <__aeabi_ddiv>
 800a8ca:	ec41 0b18 	vmov	d8, r0, r1
 800a8ce:	eeb0 0a48 	vmov.f32	s0, s16
 800a8d2:	eef0 0a68 	vmov.f32	s1, s17
 800a8d6:	ecbd 8b02 	vpop	{d8}
 800a8da:	bd38      	pop	{r3, r4, r5, pc}

0800a8dc <finite>:
 800a8dc:	b082      	sub	sp, #8
 800a8de:	ed8d 0b00 	vstr	d0, [sp]
 800a8e2:	9801      	ldr	r0, [sp, #4]
 800a8e4:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800a8e8:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800a8ec:	0fc0      	lsrs	r0, r0, #31
 800a8ee:	b002      	add	sp, #8
 800a8f0:	4770      	bx	lr
	...

0800a8f4 <__ieee754_sqrt>:
 800a8f4:	4a69      	ldr	r2, [pc, #420]	@ (800aa9c <__ieee754_sqrt+0x1a8>)
 800a8f6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8fa:	ec55 4b10 	vmov	r4, r5, d0
 800a8fe:	43aa      	bics	r2, r5
 800a900:	462b      	mov	r3, r5
 800a902:	4621      	mov	r1, r4
 800a904:	d110      	bne.n	800a928 <__ieee754_sqrt+0x34>
 800a906:	4622      	mov	r2, r4
 800a908:	4620      	mov	r0, r4
 800a90a:	4629      	mov	r1, r5
 800a90c:	f7f5 fe88 	bl	8000620 <__aeabi_dmul>
 800a910:	4602      	mov	r2, r0
 800a912:	460b      	mov	r3, r1
 800a914:	4620      	mov	r0, r4
 800a916:	4629      	mov	r1, r5
 800a918:	f7f5 fccc 	bl	80002b4 <__adddf3>
 800a91c:	4604      	mov	r4, r0
 800a91e:	460d      	mov	r5, r1
 800a920:	ec45 4b10 	vmov	d0, r4, r5
 800a924:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a928:	2d00      	cmp	r5, #0
 800a92a:	dc0e      	bgt.n	800a94a <__ieee754_sqrt+0x56>
 800a92c:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800a930:	4322      	orrs	r2, r4
 800a932:	d0f5      	beq.n	800a920 <__ieee754_sqrt+0x2c>
 800a934:	b19d      	cbz	r5, 800a95e <__ieee754_sqrt+0x6a>
 800a936:	4622      	mov	r2, r4
 800a938:	4620      	mov	r0, r4
 800a93a:	4629      	mov	r1, r5
 800a93c:	f7f5 fcb8 	bl	80002b0 <__aeabi_dsub>
 800a940:	4602      	mov	r2, r0
 800a942:	460b      	mov	r3, r1
 800a944:	f7f5 ff96 	bl	8000874 <__aeabi_ddiv>
 800a948:	e7e8      	b.n	800a91c <__ieee754_sqrt+0x28>
 800a94a:	152a      	asrs	r2, r5, #20
 800a94c:	d115      	bne.n	800a97a <__ieee754_sqrt+0x86>
 800a94e:	2000      	movs	r0, #0
 800a950:	e009      	b.n	800a966 <__ieee754_sqrt+0x72>
 800a952:	0acb      	lsrs	r3, r1, #11
 800a954:	3a15      	subs	r2, #21
 800a956:	0549      	lsls	r1, r1, #21
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d0fa      	beq.n	800a952 <__ieee754_sqrt+0x5e>
 800a95c:	e7f7      	b.n	800a94e <__ieee754_sqrt+0x5a>
 800a95e:	462a      	mov	r2, r5
 800a960:	e7fa      	b.n	800a958 <__ieee754_sqrt+0x64>
 800a962:	005b      	lsls	r3, r3, #1
 800a964:	3001      	adds	r0, #1
 800a966:	02dc      	lsls	r4, r3, #11
 800a968:	d5fb      	bpl.n	800a962 <__ieee754_sqrt+0x6e>
 800a96a:	1e44      	subs	r4, r0, #1
 800a96c:	1b12      	subs	r2, r2, r4
 800a96e:	f1c0 0420 	rsb	r4, r0, #32
 800a972:	fa21 f404 	lsr.w	r4, r1, r4
 800a976:	4081      	lsls	r1, r0
 800a978:	4323      	orrs	r3, r4
 800a97a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a97e:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800a982:	07d2      	lsls	r2, r2, #31
 800a984:	f04f 0600 	mov.w	r6, #0
 800a988:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a98c:	ea4f 0767 	mov.w	r7, r7, asr #1
 800a990:	f04f 0016 	mov.w	r0, #22
 800a994:	4632      	mov	r2, r6
 800a996:	bf58      	it	pl
 800a998:	005b      	lslpl	r3, r3, #1
 800a99a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800a99e:	bf5c      	itt	pl
 800a9a0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800a9a4:	0049      	lslpl	r1, r1, #1
 800a9a6:	005b      	lsls	r3, r3, #1
 800a9a8:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800a9ac:	0049      	lsls	r1, r1, #1
 800a9ae:	1915      	adds	r5, r2, r4
 800a9b0:	429d      	cmp	r5, r3
 800a9b2:	bfde      	ittt	le
 800a9b4:	192a      	addle	r2, r5, r4
 800a9b6:	1b5b      	suble	r3, r3, r5
 800a9b8:	1936      	addle	r6, r6, r4
 800a9ba:	0fcd      	lsrs	r5, r1, #31
 800a9bc:	3801      	subs	r0, #1
 800a9be:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a9c2:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800a9c6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800a9ca:	d1f0      	bne.n	800a9ae <__ieee754_sqrt+0xba>
 800a9cc:	4605      	mov	r5, r0
 800a9ce:	2420      	movs	r4, #32
 800a9d0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800a9d4:	4293      	cmp	r3, r2
 800a9d6:	eb0c 0e00 	add.w	lr, ip, r0
 800a9da:	dc02      	bgt.n	800a9e2 <__ieee754_sqrt+0xee>
 800a9dc:	d113      	bne.n	800aa06 <__ieee754_sqrt+0x112>
 800a9de:	458e      	cmp	lr, r1
 800a9e0:	d811      	bhi.n	800aa06 <__ieee754_sqrt+0x112>
 800a9e2:	f1be 0f00 	cmp.w	lr, #0
 800a9e6:	eb0e 000c 	add.w	r0, lr, ip
 800a9ea:	da3f      	bge.n	800aa6c <__ieee754_sqrt+0x178>
 800a9ec:	2800      	cmp	r0, #0
 800a9ee:	db3d      	blt.n	800aa6c <__ieee754_sqrt+0x178>
 800a9f0:	f102 0801 	add.w	r8, r2, #1
 800a9f4:	1a9b      	subs	r3, r3, r2
 800a9f6:	458e      	cmp	lr, r1
 800a9f8:	4465      	add	r5, ip
 800a9fa:	eba1 010e 	sub.w	r1, r1, lr
 800a9fe:	bf88      	it	hi
 800aa00:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800aa04:	4642      	mov	r2, r8
 800aa06:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800aa0a:	3c01      	subs	r4, #1
 800aa0c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800aa10:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800aa14:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800aa18:	d1dc      	bne.n	800a9d4 <__ieee754_sqrt+0xe0>
 800aa1a:	4319      	orrs	r1, r3
 800aa1c:	d01b      	beq.n	800aa56 <__ieee754_sqrt+0x162>
 800aa1e:	f8df a080 	ldr.w	sl, [pc, #128]	@ 800aaa0 <__ieee754_sqrt+0x1ac>
 800aa22:	f8df b080 	ldr.w	fp, [pc, #128]	@ 800aaa4 <__ieee754_sqrt+0x1b0>
 800aa26:	e9da 0100 	ldrd	r0, r1, [sl]
 800aa2a:	e9db 2300 	ldrd	r2, r3, [fp]
 800aa2e:	e9da 8900 	ldrd	r8, r9, [sl]
 800aa32:	f7f5 fc3d 	bl	80002b0 <__aeabi_dsub>
 800aa36:	4602      	mov	r2, r0
 800aa38:	460b      	mov	r3, r1
 800aa3a:	4640      	mov	r0, r8
 800aa3c:	4649      	mov	r1, r9
 800aa3e:	f7f6 f86b 	bl	8000b18 <__aeabi_dcmple>
 800aa42:	b140      	cbz	r0, 800aa56 <__ieee754_sqrt+0x162>
 800aa44:	f1b5 3fff 	cmp.w	r5, #4294967295
 800aa48:	e9da 0100 	ldrd	r0, r1, [sl]
 800aa4c:	e9db 2300 	ldrd	r2, r3, [fp]
 800aa50:	d10e      	bne.n	800aa70 <__ieee754_sqrt+0x17c>
 800aa52:	3601      	adds	r6, #1
 800aa54:	4625      	mov	r5, r4
 800aa56:	1073      	asrs	r3, r6, #1
 800aa58:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800aa5c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800aa60:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800aa64:	086b      	lsrs	r3, r5, #1
 800aa66:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800aa6a:	e757      	b.n	800a91c <__ieee754_sqrt+0x28>
 800aa6c:	4690      	mov	r8, r2
 800aa6e:	e7c1      	b.n	800a9f4 <__ieee754_sqrt+0x100>
 800aa70:	e9da 8900 	ldrd	r8, r9, [sl]
 800aa74:	f7f5 fc1e 	bl	80002b4 <__adddf3>
 800aa78:	4602      	mov	r2, r0
 800aa7a:	460b      	mov	r3, r1
 800aa7c:	4640      	mov	r0, r8
 800aa7e:	4649      	mov	r1, r9
 800aa80:	f7f6 f840 	bl	8000b04 <__aeabi_dcmplt>
 800aa84:	b128      	cbz	r0, 800aa92 <__ieee754_sqrt+0x19e>
 800aa86:	1cab      	adds	r3, r5, #2
 800aa88:	f105 0502 	add.w	r5, r5, #2
 800aa8c:	bf08      	it	eq
 800aa8e:	3601      	addeq	r6, #1
 800aa90:	e7e1      	b.n	800aa56 <__ieee754_sqrt+0x162>
 800aa92:	1c6b      	adds	r3, r5, #1
 800aa94:	f023 0501 	bic.w	r5, r3, #1
 800aa98:	e7dd      	b.n	800aa56 <__ieee754_sqrt+0x162>
 800aa9a:	bf00      	nop
 800aa9c:	7ff00000 	.word	0x7ff00000
 800aaa0:	0800baf0 	.word	0x0800baf0
 800aaa4:	0800bae8 	.word	0x0800bae8

0800aaa8 <__ieee754_pow>:
 800aaa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaac:	b091      	sub	sp, #68	@ 0x44
 800aaae:	ed8d 1b00 	vstr	d1, [sp]
 800aab2:	e9dd 1900 	ldrd	r1, r9, [sp]
 800aab6:	ec57 6b10 	vmov	r6, r7, d0
 800aaba:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800aabe:	ea5a 0001 	orrs.w	r0, sl, r1
 800aac2:	d113      	bne.n	800aaec <__ieee754_pow+0x44>
 800aac4:	19b3      	adds	r3, r6, r6
 800aac6:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800aaca:	4152      	adcs	r2, r2
 800aacc:	4298      	cmp	r0, r3
 800aace:	4b9a      	ldr	r3, [pc, #616]	@ (800ad38 <__ieee754_pow+0x290>)
 800aad0:	4193      	sbcs	r3, r2
 800aad2:	f080 84ef 	bcs.w	800b4b4 <__ieee754_pow+0xa0c>
 800aad6:	4630      	mov	r0, r6
 800aad8:	4639      	mov	r1, r7
 800aada:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aade:	f7f5 fbe9 	bl	80002b4 <__adddf3>
 800aae2:	ec41 0b10 	vmov	d0, r0, r1
 800aae6:	b011      	add	sp, #68	@ 0x44
 800aae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aaec:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800aaf0:	4a92      	ldr	r2, [pc, #584]	@ (800ad3c <__ieee754_pow+0x294>)
 800aaf2:	46b8      	mov	r8, r7
 800aaf4:	4633      	mov	r3, r6
 800aaf6:	4295      	cmp	r5, r2
 800aaf8:	d80a      	bhi.n	800ab10 <__ieee754_pow+0x68>
 800aafa:	d104      	bne.n	800ab06 <__ieee754_pow+0x5e>
 800aafc:	2e00      	cmp	r6, #0
 800aafe:	d1ea      	bne.n	800aad6 <__ieee754_pow+0x2e>
 800ab00:	45aa      	cmp	sl, r5
 800ab02:	d8e8      	bhi.n	800aad6 <__ieee754_pow+0x2e>
 800ab04:	e001      	b.n	800ab0a <__ieee754_pow+0x62>
 800ab06:	4592      	cmp	sl, r2
 800ab08:	d802      	bhi.n	800ab10 <__ieee754_pow+0x68>
 800ab0a:	4592      	cmp	sl, r2
 800ab0c:	d10f      	bne.n	800ab2e <__ieee754_pow+0x86>
 800ab0e:	b171      	cbz	r1, 800ab2e <__ieee754_pow+0x86>
 800ab10:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800ab14:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800ab18:	ea58 0803 	orrs.w	r8, r8, r3
 800ab1c:	d1db      	bne.n	800aad6 <__ieee754_pow+0x2e>
 800ab1e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ab22:	18db      	adds	r3, r3, r3
 800ab24:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800ab28:	4152      	adcs	r2, r2
 800ab2a:	4598      	cmp	r8, r3
 800ab2c:	e7cf      	b.n	800aace <__ieee754_pow+0x26>
 800ab2e:	f1b8 0f00 	cmp.w	r8, #0
 800ab32:	46ab      	mov	fp, r5
 800ab34:	da43      	bge.n	800abbe <__ieee754_pow+0x116>
 800ab36:	4a82      	ldr	r2, [pc, #520]	@ (800ad40 <__ieee754_pow+0x298>)
 800ab38:	4592      	cmp	sl, r2
 800ab3a:	d856      	bhi.n	800abea <__ieee754_pow+0x142>
 800ab3c:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800ab40:	4592      	cmp	sl, r2
 800ab42:	f240 84c6 	bls.w	800b4d2 <__ieee754_pow+0xa2a>
 800ab46:	ea4f 522a 	mov.w	r2, sl, asr #20
 800ab4a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800ab4e:	2a14      	cmp	r2, #20
 800ab50:	dd18      	ble.n	800ab84 <__ieee754_pow+0xdc>
 800ab52:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800ab56:	fa21 f402 	lsr.w	r4, r1, r2
 800ab5a:	fa04 f202 	lsl.w	r2, r4, r2
 800ab5e:	428a      	cmp	r2, r1
 800ab60:	f040 84b7 	bne.w	800b4d2 <__ieee754_pow+0xa2a>
 800ab64:	f004 0401 	and.w	r4, r4, #1
 800ab68:	f1c4 0402 	rsb	r4, r4, #2
 800ab6c:	2900      	cmp	r1, #0
 800ab6e:	d159      	bne.n	800ac24 <__ieee754_pow+0x17c>
 800ab70:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800ab74:	d148      	bne.n	800ac08 <__ieee754_pow+0x160>
 800ab76:	4632      	mov	r2, r6
 800ab78:	463b      	mov	r3, r7
 800ab7a:	4630      	mov	r0, r6
 800ab7c:	4639      	mov	r1, r7
 800ab7e:	f7f5 fd4f 	bl	8000620 <__aeabi_dmul>
 800ab82:	e7ae      	b.n	800aae2 <__ieee754_pow+0x3a>
 800ab84:	2900      	cmp	r1, #0
 800ab86:	d14c      	bne.n	800ac22 <__ieee754_pow+0x17a>
 800ab88:	f1c2 0214 	rsb	r2, r2, #20
 800ab8c:	fa4a f402 	asr.w	r4, sl, r2
 800ab90:	fa04 f202 	lsl.w	r2, r4, r2
 800ab94:	4552      	cmp	r2, sl
 800ab96:	f040 8499 	bne.w	800b4cc <__ieee754_pow+0xa24>
 800ab9a:	f004 0401 	and.w	r4, r4, #1
 800ab9e:	f1c4 0402 	rsb	r4, r4, #2
 800aba2:	4a68      	ldr	r2, [pc, #416]	@ (800ad44 <__ieee754_pow+0x29c>)
 800aba4:	4592      	cmp	sl, r2
 800aba6:	d1e3      	bne.n	800ab70 <__ieee754_pow+0xc8>
 800aba8:	f1b9 0f00 	cmp.w	r9, #0
 800abac:	f280 848a 	bge.w	800b4c4 <__ieee754_pow+0xa1c>
 800abb0:	4632      	mov	r2, r6
 800abb2:	463b      	mov	r3, r7
 800abb4:	2000      	movs	r0, #0
 800abb6:	4963      	ldr	r1, [pc, #396]	@ (800ad44 <__ieee754_pow+0x29c>)
 800abb8:	f7f5 fe5c 	bl	8000874 <__aeabi_ddiv>
 800abbc:	e791      	b.n	800aae2 <__ieee754_pow+0x3a>
 800abbe:	2400      	movs	r4, #0
 800abc0:	bb81      	cbnz	r1, 800ac24 <__ieee754_pow+0x17c>
 800abc2:	4a5e      	ldr	r2, [pc, #376]	@ (800ad3c <__ieee754_pow+0x294>)
 800abc4:	4592      	cmp	sl, r2
 800abc6:	d1ec      	bne.n	800aba2 <__ieee754_pow+0xfa>
 800abc8:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800abcc:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800abd0:	431a      	orrs	r2, r3
 800abd2:	f000 846f 	beq.w	800b4b4 <__ieee754_pow+0xa0c>
 800abd6:	4b5c      	ldr	r3, [pc, #368]	@ (800ad48 <__ieee754_pow+0x2a0>)
 800abd8:	429d      	cmp	r5, r3
 800abda:	d908      	bls.n	800abee <__ieee754_pow+0x146>
 800abdc:	f1b9 0f00 	cmp.w	r9, #0
 800abe0:	f280 846c 	bge.w	800b4bc <__ieee754_pow+0xa14>
 800abe4:	2000      	movs	r0, #0
 800abe6:	2100      	movs	r1, #0
 800abe8:	e77b      	b.n	800aae2 <__ieee754_pow+0x3a>
 800abea:	2402      	movs	r4, #2
 800abec:	e7e8      	b.n	800abc0 <__ieee754_pow+0x118>
 800abee:	f1b9 0f00 	cmp.w	r9, #0
 800abf2:	f04f 0000 	mov.w	r0, #0
 800abf6:	f04f 0100 	mov.w	r1, #0
 800abfa:	f6bf af72 	bge.w	800aae2 <__ieee754_pow+0x3a>
 800abfe:	e9dd 0300 	ldrd	r0, r3, [sp]
 800ac02:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800ac06:	e76c      	b.n	800aae2 <__ieee754_pow+0x3a>
 800ac08:	4a50      	ldr	r2, [pc, #320]	@ (800ad4c <__ieee754_pow+0x2a4>)
 800ac0a:	4591      	cmp	r9, r2
 800ac0c:	d10a      	bne.n	800ac24 <__ieee754_pow+0x17c>
 800ac0e:	f1b8 0f00 	cmp.w	r8, #0
 800ac12:	db07      	blt.n	800ac24 <__ieee754_pow+0x17c>
 800ac14:	ec47 6b10 	vmov	d0, r6, r7
 800ac18:	b011      	add	sp, #68	@ 0x44
 800ac1a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac1e:	f7ff be69 	b.w	800a8f4 <__ieee754_sqrt>
 800ac22:	2400      	movs	r4, #0
 800ac24:	9302      	str	r3, [sp, #8]
 800ac26:	ec47 6b10 	vmov	d0, r6, r7
 800ac2a:	f000 fc87 	bl	800b53c <fabs>
 800ac2e:	9b02      	ldr	r3, [sp, #8]
 800ac30:	ec51 0b10 	vmov	r0, r1, d0
 800ac34:	bb43      	cbnz	r3, 800ac88 <__ieee754_pow+0x1e0>
 800ac36:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 800ac3a:	4b42      	ldr	r3, [pc, #264]	@ (800ad44 <__ieee754_pow+0x29c>)
 800ac3c:	429a      	cmp	r2, r3
 800ac3e:	d000      	beq.n	800ac42 <__ieee754_pow+0x19a>
 800ac40:	bb15      	cbnz	r5, 800ac88 <__ieee754_pow+0x1e0>
 800ac42:	f1b9 0f00 	cmp.w	r9, #0
 800ac46:	da05      	bge.n	800ac54 <__ieee754_pow+0x1ac>
 800ac48:	4602      	mov	r2, r0
 800ac4a:	460b      	mov	r3, r1
 800ac4c:	2000      	movs	r0, #0
 800ac4e:	493d      	ldr	r1, [pc, #244]	@ (800ad44 <__ieee754_pow+0x29c>)
 800ac50:	f7f5 fe10 	bl	8000874 <__aeabi_ddiv>
 800ac54:	f1b8 0f00 	cmp.w	r8, #0
 800ac58:	f6bf af43 	bge.w	800aae2 <__ieee754_pow+0x3a>
 800ac5c:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800ac60:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800ac64:	4325      	orrs	r5, r4
 800ac66:	d108      	bne.n	800ac7a <__ieee754_pow+0x1d2>
 800ac68:	4602      	mov	r2, r0
 800ac6a:	460b      	mov	r3, r1
 800ac6c:	4610      	mov	r0, r2
 800ac6e:	4619      	mov	r1, r3
 800ac70:	f7f5 fb1e 	bl	80002b0 <__aeabi_dsub>
 800ac74:	4602      	mov	r2, r0
 800ac76:	460b      	mov	r3, r1
 800ac78:	e79e      	b.n	800abb8 <__ieee754_pow+0x110>
 800ac7a:	2c01      	cmp	r4, #1
 800ac7c:	f47f af31 	bne.w	800aae2 <__ieee754_pow+0x3a>
 800ac80:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ac84:	4619      	mov	r1, r3
 800ac86:	e72c      	b.n	800aae2 <__ieee754_pow+0x3a>
 800ac88:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800ac8c:	3b01      	subs	r3, #1
 800ac8e:	ea53 0204 	orrs.w	r2, r3, r4
 800ac92:	d102      	bne.n	800ac9a <__ieee754_pow+0x1f2>
 800ac94:	4632      	mov	r2, r6
 800ac96:	463b      	mov	r3, r7
 800ac98:	e7e8      	b.n	800ac6c <__ieee754_pow+0x1c4>
 800ac9a:	3c01      	subs	r4, #1
 800ac9c:	431c      	orrs	r4, r3
 800ac9e:	d016      	beq.n	800acce <__ieee754_pow+0x226>
 800aca0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800ad28 <__ieee754_pow+0x280>
 800aca4:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800aca8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800acac:	f240 8110 	bls.w	800aed0 <__ieee754_pow+0x428>
 800acb0:	4b27      	ldr	r3, [pc, #156]	@ (800ad50 <__ieee754_pow+0x2a8>)
 800acb2:	459a      	cmp	sl, r3
 800acb4:	4b24      	ldr	r3, [pc, #144]	@ (800ad48 <__ieee754_pow+0x2a0>)
 800acb6:	d916      	bls.n	800ace6 <__ieee754_pow+0x23e>
 800acb8:	429d      	cmp	r5, r3
 800acba:	d80b      	bhi.n	800acd4 <__ieee754_pow+0x22c>
 800acbc:	f1b9 0f00 	cmp.w	r9, #0
 800acc0:	da0b      	bge.n	800acda <__ieee754_pow+0x232>
 800acc2:	2000      	movs	r0, #0
 800acc4:	b011      	add	sp, #68	@ 0x44
 800acc6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acca:	f000 bcf1 	b.w	800b6b0 <__math_oflow>
 800acce:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 800ad30 <__ieee754_pow+0x288>
 800acd2:	e7e7      	b.n	800aca4 <__ieee754_pow+0x1fc>
 800acd4:	f1b9 0f00 	cmp.w	r9, #0
 800acd8:	dcf3      	bgt.n	800acc2 <__ieee754_pow+0x21a>
 800acda:	2000      	movs	r0, #0
 800acdc:	b011      	add	sp, #68	@ 0x44
 800acde:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ace2:	f000 bcdd 	b.w	800b6a0 <__math_uflow>
 800ace6:	429d      	cmp	r5, r3
 800ace8:	d20c      	bcs.n	800ad04 <__ieee754_pow+0x25c>
 800acea:	2200      	movs	r2, #0
 800acec:	2300      	movs	r3, #0
 800acee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800acf2:	f7f5 ff07 	bl	8000b04 <__aeabi_dcmplt>
 800acf6:	3800      	subs	r0, #0
 800acf8:	bf18      	it	ne
 800acfa:	2001      	movne	r0, #1
 800acfc:	f1b9 0f00 	cmp.w	r9, #0
 800ad00:	daec      	bge.n	800acdc <__ieee754_pow+0x234>
 800ad02:	e7df      	b.n	800acc4 <__ieee754_pow+0x21c>
 800ad04:	4b0f      	ldr	r3, [pc, #60]	@ (800ad44 <__ieee754_pow+0x29c>)
 800ad06:	2200      	movs	r2, #0
 800ad08:	429d      	cmp	r5, r3
 800ad0a:	d923      	bls.n	800ad54 <__ieee754_pow+0x2ac>
 800ad0c:	2300      	movs	r3, #0
 800ad0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad12:	f7f5 fef7 	bl	8000b04 <__aeabi_dcmplt>
 800ad16:	3800      	subs	r0, #0
 800ad18:	bf18      	it	ne
 800ad1a:	2001      	movne	r0, #1
 800ad1c:	f1b9 0f00 	cmp.w	r9, #0
 800ad20:	dcd0      	bgt.n	800acc4 <__ieee754_pow+0x21c>
 800ad22:	e7db      	b.n	800acdc <__ieee754_pow+0x234>
 800ad24:	f3af 8000 	nop.w
 800ad28:	00000000 	.word	0x00000000
 800ad2c:	3ff00000 	.word	0x3ff00000
 800ad30:	00000000 	.word	0x00000000
 800ad34:	bff00000 	.word	0xbff00000
 800ad38:	fff00000 	.word	0xfff00000
 800ad3c:	7ff00000 	.word	0x7ff00000
 800ad40:	433fffff 	.word	0x433fffff
 800ad44:	3ff00000 	.word	0x3ff00000
 800ad48:	3fefffff 	.word	0x3fefffff
 800ad4c:	3fe00000 	.word	0x3fe00000
 800ad50:	43f00000 	.word	0x43f00000
 800ad54:	4b5a      	ldr	r3, [pc, #360]	@ (800aec0 <__ieee754_pow+0x418>)
 800ad56:	f7f5 faab 	bl	80002b0 <__aeabi_dsub>
 800ad5a:	4604      	mov	r4, r0
 800ad5c:	460d      	mov	r5, r1
 800ad5e:	a350      	add	r3, pc, #320	@ (adr r3, 800aea0 <__ieee754_pow+0x3f8>)
 800ad60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad64:	f7f5 fc5c 	bl	8000620 <__aeabi_dmul>
 800ad68:	4606      	mov	r6, r0
 800ad6a:	460f      	mov	r7, r1
 800ad6c:	4620      	mov	r0, r4
 800ad6e:	4629      	mov	r1, r5
 800ad70:	a34d      	add	r3, pc, #308	@ (adr r3, 800aea8 <__ieee754_pow+0x400>)
 800ad72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad76:	f7f5 fc53 	bl	8000620 <__aeabi_dmul>
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	4682      	mov	sl, r0
 800ad7e:	468b      	mov	fp, r1
 800ad80:	4b50      	ldr	r3, [pc, #320]	@ (800aec4 <__ieee754_pow+0x41c>)
 800ad82:	4620      	mov	r0, r4
 800ad84:	4629      	mov	r1, r5
 800ad86:	f7f5 fc4b 	bl	8000620 <__aeabi_dmul>
 800ad8a:	4602      	mov	r2, r0
 800ad8c:	460b      	mov	r3, r1
 800ad8e:	a148      	add	r1, pc, #288	@ (adr r1, 800aeb0 <__ieee754_pow+0x408>)
 800ad90:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ad94:	f7f5 fa8c 	bl	80002b0 <__aeabi_dsub>
 800ad98:	4622      	mov	r2, r4
 800ad9a:	462b      	mov	r3, r5
 800ad9c:	f7f5 fc40 	bl	8000620 <__aeabi_dmul>
 800ada0:	4602      	mov	r2, r0
 800ada2:	460b      	mov	r3, r1
 800ada4:	2000      	movs	r0, #0
 800ada6:	4948      	ldr	r1, [pc, #288]	@ (800aec8 <__ieee754_pow+0x420>)
 800ada8:	f7f5 fa82 	bl	80002b0 <__aeabi_dsub>
 800adac:	4680      	mov	r8, r0
 800adae:	4689      	mov	r9, r1
 800adb0:	4622      	mov	r2, r4
 800adb2:	462b      	mov	r3, r5
 800adb4:	4620      	mov	r0, r4
 800adb6:	4629      	mov	r1, r5
 800adb8:	2400      	movs	r4, #0
 800adba:	f7f5 fc31 	bl	8000620 <__aeabi_dmul>
 800adbe:	4602      	mov	r2, r0
 800adc0:	460b      	mov	r3, r1
 800adc2:	4640      	mov	r0, r8
 800adc4:	4649      	mov	r1, r9
 800adc6:	f7f5 fc2b 	bl	8000620 <__aeabi_dmul>
 800adca:	a33b      	add	r3, pc, #236	@ (adr r3, 800aeb8 <__ieee754_pow+0x410>)
 800adcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800add0:	f7f5 fc26 	bl	8000620 <__aeabi_dmul>
 800add4:	4602      	mov	r2, r0
 800add6:	460b      	mov	r3, r1
 800add8:	4650      	mov	r0, sl
 800adda:	4659      	mov	r1, fp
 800addc:	f7f5 fa68 	bl	80002b0 <__aeabi_dsub>
 800ade0:	4602      	mov	r2, r0
 800ade2:	460b      	mov	r3, r1
 800ade4:	4680      	mov	r8, r0
 800ade6:	4689      	mov	r9, r1
 800ade8:	4630      	mov	r0, r6
 800adea:	4639      	mov	r1, r7
 800adec:	f7f5 fa62 	bl	80002b4 <__adddf3>
 800adf0:	4632      	mov	r2, r6
 800adf2:	463b      	mov	r3, r7
 800adf4:	4620      	mov	r0, r4
 800adf6:	460d      	mov	r5, r1
 800adf8:	f7f5 fa5a 	bl	80002b0 <__aeabi_dsub>
 800adfc:	4602      	mov	r2, r0
 800adfe:	460b      	mov	r3, r1
 800ae00:	4640      	mov	r0, r8
 800ae02:	4649      	mov	r1, r9
 800ae04:	f7f5 fa54 	bl	80002b0 <__aeabi_dsub>
 800ae08:	4606      	mov	r6, r0
 800ae0a:	460f      	mov	r7, r1
 800ae0c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ae10:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ae14:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ae18:	2300      	movs	r3, #0
 800ae1a:	9304      	str	r3, [sp, #16]
 800ae1c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800ae20:	465b      	mov	r3, fp
 800ae22:	4652      	mov	r2, sl
 800ae24:	f7f5 fa44 	bl	80002b0 <__aeabi_dsub>
 800ae28:	4622      	mov	r2, r4
 800ae2a:	462b      	mov	r3, r5
 800ae2c:	f7f5 fbf8 	bl	8000620 <__aeabi_dmul>
 800ae30:	4680      	mov	r8, r0
 800ae32:	4689      	mov	r9, r1
 800ae34:	4630      	mov	r0, r6
 800ae36:	4639      	mov	r1, r7
 800ae38:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ae3c:	f7f5 fbf0 	bl	8000620 <__aeabi_dmul>
 800ae40:	4602      	mov	r2, r0
 800ae42:	460b      	mov	r3, r1
 800ae44:	4640      	mov	r0, r8
 800ae46:	4649      	mov	r1, r9
 800ae48:	f7f5 fa34 	bl	80002b4 <__adddf3>
 800ae4c:	4606      	mov	r6, r0
 800ae4e:	460f      	mov	r7, r1
 800ae50:	465b      	mov	r3, fp
 800ae52:	4652      	mov	r2, sl
 800ae54:	4620      	mov	r0, r4
 800ae56:	4629      	mov	r1, r5
 800ae58:	f7f5 fbe2 	bl	8000620 <__aeabi_dmul>
 800ae5c:	460b      	mov	r3, r1
 800ae5e:	4602      	mov	r2, r0
 800ae60:	4680      	mov	r8, r0
 800ae62:	4689      	mov	r9, r1
 800ae64:	4630      	mov	r0, r6
 800ae66:	4639      	mov	r1, r7
 800ae68:	f7f5 fa24 	bl	80002b4 <__adddf3>
 800ae6c:	4b17      	ldr	r3, [pc, #92]	@ (800aecc <__ieee754_pow+0x424>)
 800ae6e:	4604      	mov	r4, r0
 800ae70:	460d      	mov	r5, r1
 800ae72:	4299      	cmp	r1, r3
 800ae74:	468b      	mov	fp, r1
 800ae76:	f340 820b 	ble.w	800b290 <__ieee754_pow+0x7e8>
 800ae7a:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800ae7e:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800ae82:	4303      	orrs	r3, r0
 800ae84:	f000 81ea 	beq.w	800b25c <__ieee754_pow+0x7b4>
 800ae88:	2200      	movs	r2, #0
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ae90:	f7f5 fe38 	bl	8000b04 <__aeabi_dcmplt>
 800ae94:	3800      	subs	r0, #0
 800ae96:	bf18      	it	ne
 800ae98:	2001      	movne	r0, #1
 800ae9a:	e713      	b.n	800acc4 <__ieee754_pow+0x21c>
 800ae9c:	f3af 8000 	nop.w
 800aea0:	60000000 	.word	0x60000000
 800aea4:	3ff71547 	.word	0x3ff71547
 800aea8:	f85ddf44 	.word	0xf85ddf44
 800aeac:	3e54ae0b 	.word	0x3e54ae0b
 800aeb0:	55555555 	.word	0x55555555
 800aeb4:	3fd55555 	.word	0x3fd55555
 800aeb8:	652b82fe 	.word	0x652b82fe
 800aebc:	3ff71547 	.word	0x3ff71547
 800aec0:	3ff00000 	.word	0x3ff00000
 800aec4:	3fd00000 	.word	0x3fd00000
 800aec8:	3fe00000 	.word	0x3fe00000
 800aecc:	408fffff 	.word	0x408fffff
 800aed0:	4bd5      	ldr	r3, [pc, #852]	@ (800b228 <__ieee754_pow+0x780>)
 800aed2:	2200      	movs	r2, #0
 800aed4:	ea08 0303 	and.w	r3, r8, r3
 800aed8:	b92b      	cbnz	r3, 800aee6 <__ieee754_pow+0x43e>
 800aeda:	4bd4      	ldr	r3, [pc, #848]	@ (800b22c <__ieee754_pow+0x784>)
 800aedc:	f7f5 fba0 	bl	8000620 <__aeabi_dmul>
 800aee0:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800aee4:	468b      	mov	fp, r1
 800aee6:	ea4f 532b 	mov.w	r3, fp, asr #20
 800aeea:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800aeee:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800aef2:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800aef6:	4413      	add	r3, r2
 800aef8:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800aefc:	930a      	str	r3, [sp, #40]	@ 0x28
 800aefe:	4bcc      	ldr	r3, [pc, #816]	@ (800b230 <__ieee754_pow+0x788>)
 800af00:	459b      	cmp	fp, r3
 800af02:	dd08      	ble.n	800af16 <__ieee754_pow+0x46e>
 800af04:	4bcb      	ldr	r3, [pc, #812]	@ (800b234 <__ieee754_pow+0x78c>)
 800af06:	459b      	cmp	fp, r3
 800af08:	f340 81a5 	ble.w	800b256 <__ieee754_pow+0x7ae>
 800af0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af0e:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800af12:	3301      	adds	r3, #1
 800af14:	930a      	str	r3, [sp, #40]	@ 0x28
 800af16:	f04f 0a00 	mov.w	sl, #0
 800af1a:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800af1e:	4629      	mov	r1, r5
 800af20:	106d      	asrs	r5, r5, #1
 800af22:	930b      	str	r3, [sp, #44]	@ 0x2c
 800af24:	4bc4      	ldr	r3, [pc, #784]	@ (800b238 <__ieee754_pow+0x790>)
 800af26:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800af2a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800af2e:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800af32:	ed93 7b00 	vldr	d7, [r3]
 800af36:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800af3a:	ec53 2b17 	vmov	r2, r3, d7
 800af3e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800af42:	f7f5 f9b5 	bl	80002b0 <__aeabi_dsub>
 800af46:	4606      	mov	r6, r0
 800af48:	460f      	mov	r7, r1
 800af4a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800af4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800af52:	f7f5 f9af 	bl	80002b4 <__adddf3>
 800af56:	4602      	mov	r2, r0
 800af58:	460b      	mov	r3, r1
 800af5a:	2000      	movs	r0, #0
 800af5c:	49b7      	ldr	r1, [pc, #732]	@ (800b23c <__ieee754_pow+0x794>)
 800af5e:	f7f5 fc89 	bl	8000874 <__aeabi_ddiv>
 800af62:	4602      	mov	r2, r0
 800af64:	460b      	mov	r3, r1
 800af66:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800af6a:	4630      	mov	r0, r6
 800af6c:	4639      	mov	r1, r7
 800af6e:	f7f5 fb57 	bl	8000620 <__aeabi_dmul>
 800af72:	2200      	movs	r2, #0
 800af74:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800af78:	4614      	mov	r4, r2
 800af7a:	461d      	mov	r5, r3
 800af7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800af80:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800af84:	f04f 0b00 	mov.w	fp, #0
 800af88:	4661      	mov	r1, ip
 800af8a:	46e1      	mov	r9, ip
 800af8c:	4658      	mov	r0, fp
 800af8e:	46d8      	mov	r8, fp
 800af90:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800af94:	f7f5 fb44 	bl	8000620 <__aeabi_dmul>
 800af98:	4602      	mov	r2, r0
 800af9a:	460b      	mov	r3, r1
 800af9c:	4630      	mov	r0, r6
 800af9e:	4639      	mov	r1, r7
 800afa0:	f7f5 f986 	bl	80002b0 <__aeabi_dsub>
 800afa4:	4606      	mov	r6, r0
 800afa6:	460f      	mov	r7, r1
 800afa8:	4620      	mov	r0, r4
 800afaa:	4629      	mov	r1, r5
 800afac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800afb0:	f7f5 f97e 	bl	80002b0 <__aeabi_dsub>
 800afb4:	4602      	mov	r2, r0
 800afb6:	460b      	mov	r3, r1
 800afb8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800afbc:	f7f5 f978 	bl	80002b0 <__aeabi_dsub>
 800afc0:	465a      	mov	r2, fp
 800afc2:	464b      	mov	r3, r9
 800afc4:	f7f5 fb2c 	bl	8000620 <__aeabi_dmul>
 800afc8:	4602      	mov	r2, r0
 800afca:	460b      	mov	r3, r1
 800afcc:	4630      	mov	r0, r6
 800afce:	4639      	mov	r1, r7
 800afd0:	f7f5 f96e 	bl	80002b0 <__aeabi_dsub>
 800afd4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800afd8:	f7f5 fb22 	bl	8000620 <__aeabi_dmul>
 800afdc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800afe0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800afe4:	4610      	mov	r0, r2
 800afe6:	4619      	mov	r1, r3
 800afe8:	f7f5 fb1a 	bl	8000620 <__aeabi_dmul>
 800afec:	4604      	mov	r4, r0
 800afee:	460d      	mov	r5, r1
 800aff0:	a37b      	add	r3, pc, #492	@ (adr r3, 800b1e0 <__ieee754_pow+0x738>)
 800aff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aff6:	f7f5 fb13 	bl	8000620 <__aeabi_dmul>
 800affa:	a37b      	add	r3, pc, #492	@ (adr r3, 800b1e8 <__ieee754_pow+0x740>)
 800affc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b000:	f7f5 f958 	bl	80002b4 <__adddf3>
 800b004:	4622      	mov	r2, r4
 800b006:	462b      	mov	r3, r5
 800b008:	f7f5 fb0a 	bl	8000620 <__aeabi_dmul>
 800b00c:	a378      	add	r3, pc, #480	@ (adr r3, 800b1f0 <__ieee754_pow+0x748>)
 800b00e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b012:	f7f5 f94f 	bl	80002b4 <__adddf3>
 800b016:	4622      	mov	r2, r4
 800b018:	462b      	mov	r3, r5
 800b01a:	f7f5 fb01 	bl	8000620 <__aeabi_dmul>
 800b01e:	a376      	add	r3, pc, #472	@ (adr r3, 800b1f8 <__ieee754_pow+0x750>)
 800b020:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b024:	f7f5 f946 	bl	80002b4 <__adddf3>
 800b028:	4622      	mov	r2, r4
 800b02a:	462b      	mov	r3, r5
 800b02c:	f7f5 faf8 	bl	8000620 <__aeabi_dmul>
 800b030:	a373      	add	r3, pc, #460	@ (adr r3, 800b200 <__ieee754_pow+0x758>)
 800b032:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b036:	f7f5 f93d 	bl	80002b4 <__adddf3>
 800b03a:	4622      	mov	r2, r4
 800b03c:	462b      	mov	r3, r5
 800b03e:	f7f5 faef 	bl	8000620 <__aeabi_dmul>
 800b042:	a371      	add	r3, pc, #452	@ (adr r3, 800b208 <__ieee754_pow+0x760>)
 800b044:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b048:	f7f5 f934 	bl	80002b4 <__adddf3>
 800b04c:	4606      	mov	r6, r0
 800b04e:	460f      	mov	r7, r1
 800b050:	4622      	mov	r2, r4
 800b052:	462b      	mov	r3, r5
 800b054:	4620      	mov	r0, r4
 800b056:	4629      	mov	r1, r5
 800b058:	f7f5 fae2 	bl	8000620 <__aeabi_dmul>
 800b05c:	4602      	mov	r2, r0
 800b05e:	460b      	mov	r3, r1
 800b060:	4630      	mov	r0, r6
 800b062:	4639      	mov	r1, r7
 800b064:	f7f5 fadc 	bl	8000620 <__aeabi_dmul>
 800b068:	465a      	mov	r2, fp
 800b06a:	4604      	mov	r4, r0
 800b06c:	460d      	mov	r5, r1
 800b06e:	464b      	mov	r3, r9
 800b070:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b074:	f7f5 f91e 	bl	80002b4 <__adddf3>
 800b078:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b07c:	f7f5 fad0 	bl	8000620 <__aeabi_dmul>
 800b080:	4622      	mov	r2, r4
 800b082:	462b      	mov	r3, r5
 800b084:	f7f5 f916 	bl	80002b4 <__adddf3>
 800b088:	465a      	mov	r2, fp
 800b08a:	464b      	mov	r3, r9
 800b08c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b090:	4658      	mov	r0, fp
 800b092:	4649      	mov	r1, r9
 800b094:	f7f5 fac4 	bl	8000620 <__aeabi_dmul>
 800b098:	2200      	movs	r2, #0
 800b09a:	4b69      	ldr	r3, [pc, #420]	@ (800b240 <__ieee754_pow+0x798>)
 800b09c:	4606      	mov	r6, r0
 800b09e:	460f      	mov	r7, r1
 800b0a0:	f7f5 f908 	bl	80002b4 <__adddf3>
 800b0a4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b0a8:	f7f5 f904 	bl	80002b4 <__adddf3>
 800b0ac:	460d      	mov	r5, r1
 800b0ae:	460b      	mov	r3, r1
 800b0b0:	4640      	mov	r0, r8
 800b0b2:	4649      	mov	r1, r9
 800b0b4:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800b0b8:	465c      	mov	r4, fp
 800b0ba:	465a      	mov	r2, fp
 800b0bc:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800b0c0:	f7f5 faae 	bl	8000620 <__aeabi_dmul>
 800b0c4:	2200      	movs	r2, #0
 800b0c6:	4680      	mov	r8, r0
 800b0c8:	4689      	mov	r9, r1
 800b0ca:	4b5d      	ldr	r3, [pc, #372]	@ (800b240 <__ieee754_pow+0x798>)
 800b0cc:	4620      	mov	r0, r4
 800b0ce:	4629      	mov	r1, r5
 800b0d0:	f7f5 f8ee 	bl	80002b0 <__aeabi_dsub>
 800b0d4:	4632      	mov	r2, r6
 800b0d6:	463b      	mov	r3, r7
 800b0d8:	f7f5 f8ea 	bl	80002b0 <__aeabi_dsub>
 800b0dc:	4602      	mov	r2, r0
 800b0de:	460b      	mov	r3, r1
 800b0e0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b0e4:	f7f5 f8e4 	bl	80002b0 <__aeabi_dsub>
 800b0e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b0ec:	f7f5 fa98 	bl	8000620 <__aeabi_dmul>
 800b0f0:	4606      	mov	r6, r0
 800b0f2:	460f      	mov	r7, r1
 800b0f4:	4622      	mov	r2, r4
 800b0f6:	462b      	mov	r3, r5
 800b0f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b0fc:	f7f5 fa90 	bl	8000620 <__aeabi_dmul>
 800b100:	4602      	mov	r2, r0
 800b102:	460b      	mov	r3, r1
 800b104:	4630      	mov	r0, r6
 800b106:	4639      	mov	r1, r7
 800b108:	f7f5 f8d4 	bl	80002b4 <__adddf3>
 800b10c:	4606      	mov	r6, r0
 800b10e:	460f      	mov	r7, r1
 800b110:	4602      	mov	r2, r0
 800b112:	460b      	mov	r3, r1
 800b114:	4640      	mov	r0, r8
 800b116:	4649      	mov	r1, r9
 800b118:	f7f5 f8cc 	bl	80002b4 <__adddf3>
 800b11c:	460d      	mov	r5, r1
 800b11e:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800b122:	a33b      	add	r3, pc, #236	@ (adr r3, 800b210 <__ieee754_pow+0x768>)
 800b124:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b128:	465c      	mov	r4, fp
 800b12a:	4658      	mov	r0, fp
 800b12c:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800b130:	f7f5 fa76 	bl	8000620 <__aeabi_dmul>
 800b134:	4642      	mov	r2, r8
 800b136:	464b      	mov	r3, r9
 800b138:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b13c:	4620      	mov	r0, r4
 800b13e:	4629      	mov	r1, r5
 800b140:	f7f5 f8b6 	bl	80002b0 <__aeabi_dsub>
 800b144:	4602      	mov	r2, r0
 800b146:	460b      	mov	r3, r1
 800b148:	4630      	mov	r0, r6
 800b14a:	4639      	mov	r1, r7
 800b14c:	f7f5 f8b0 	bl	80002b0 <__aeabi_dsub>
 800b150:	a331      	add	r3, pc, #196	@ (adr r3, 800b218 <__ieee754_pow+0x770>)
 800b152:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b156:	f7f5 fa63 	bl	8000620 <__aeabi_dmul>
 800b15a:	4606      	mov	r6, r0
 800b15c:	460f      	mov	r7, r1
 800b15e:	4620      	mov	r0, r4
 800b160:	4629      	mov	r1, r5
 800b162:	a32f      	add	r3, pc, #188	@ (adr r3, 800b220 <__ieee754_pow+0x778>)
 800b164:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b168:	f7f5 fa5a 	bl	8000620 <__aeabi_dmul>
 800b16c:	4602      	mov	r2, r0
 800b16e:	460b      	mov	r3, r1
 800b170:	4630      	mov	r0, r6
 800b172:	4639      	mov	r1, r7
 800b174:	f7f5 f89e 	bl	80002b4 <__adddf3>
 800b178:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b17a:	4b32      	ldr	r3, [pc, #200]	@ (800b244 <__ieee754_pow+0x79c>)
 800b17c:	4413      	add	r3, r2
 800b17e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b182:	f7f5 f897 	bl	80002b4 <__adddf3>
 800b186:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b18a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b18c:	f7f5 f9de 	bl	800054c <__aeabi_i2d>
 800b190:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b192:	4b2d      	ldr	r3, [pc, #180]	@ (800b248 <__ieee754_pow+0x7a0>)
 800b194:	4606      	mov	r6, r0
 800b196:	460f      	mov	r7, r1
 800b198:	4413      	add	r3, r2
 800b19a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b19e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b1a6:	f7f5 f885 	bl	80002b4 <__adddf3>
 800b1aa:	4642      	mov	r2, r8
 800b1ac:	464b      	mov	r3, r9
 800b1ae:	f7f5 f881 	bl	80002b4 <__adddf3>
 800b1b2:	4632      	mov	r2, r6
 800b1b4:	463b      	mov	r3, r7
 800b1b6:	f7f5 f87d 	bl	80002b4 <__adddf3>
 800b1ba:	4632      	mov	r2, r6
 800b1bc:	463b      	mov	r3, r7
 800b1be:	460d      	mov	r5, r1
 800b1c0:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800b1c4:	4658      	mov	r0, fp
 800b1c6:	465c      	mov	r4, fp
 800b1c8:	f7f5 f872 	bl	80002b0 <__aeabi_dsub>
 800b1cc:	4642      	mov	r2, r8
 800b1ce:	464b      	mov	r3, r9
 800b1d0:	f7f5 f86e 	bl	80002b0 <__aeabi_dsub>
 800b1d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b1d8:	f7f5 f86a 	bl	80002b0 <__aeabi_dsub>
 800b1dc:	e036      	b.n	800b24c <__ieee754_pow+0x7a4>
 800b1de:	bf00      	nop
 800b1e0:	4a454eef 	.word	0x4a454eef
 800b1e4:	3fca7e28 	.word	0x3fca7e28
 800b1e8:	93c9db65 	.word	0x93c9db65
 800b1ec:	3fcd864a 	.word	0x3fcd864a
 800b1f0:	a91d4101 	.word	0xa91d4101
 800b1f4:	3fd17460 	.word	0x3fd17460
 800b1f8:	518f264d 	.word	0x518f264d
 800b1fc:	3fd55555 	.word	0x3fd55555
 800b200:	db6fabff 	.word	0xdb6fabff
 800b204:	3fdb6db6 	.word	0x3fdb6db6
 800b208:	33333303 	.word	0x33333303
 800b20c:	3fe33333 	.word	0x3fe33333
 800b210:	e0000000 	.word	0xe0000000
 800b214:	3feec709 	.word	0x3feec709
 800b218:	dc3a03fd 	.word	0xdc3a03fd
 800b21c:	3feec709 	.word	0x3feec709
 800b220:	145b01f5 	.word	0x145b01f5
 800b224:	be3e2fe0 	.word	0xbe3e2fe0
 800b228:	7ff00000 	.word	0x7ff00000
 800b22c:	43400000 	.word	0x43400000
 800b230:	0003988e 	.word	0x0003988e
 800b234:	000bb679 	.word	0x000bb679
 800b238:	0800bb18 	.word	0x0800bb18
 800b23c:	3ff00000 	.word	0x3ff00000
 800b240:	40080000 	.word	0x40080000
 800b244:	0800baf8 	.word	0x0800baf8
 800b248:	0800bb08 	.word	0x0800bb08
 800b24c:	4602      	mov	r2, r0
 800b24e:	460b      	mov	r3, r1
 800b250:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b254:	e5d6      	b.n	800ae04 <__ieee754_pow+0x35c>
 800b256:	f04f 0a01 	mov.w	sl, #1
 800b25a:	e65e      	b.n	800af1a <__ieee754_pow+0x472>
 800b25c:	a3b5      	add	r3, pc, #724	@ (adr r3, 800b534 <__ieee754_pow+0xa8c>)
 800b25e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b262:	4630      	mov	r0, r6
 800b264:	4639      	mov	r1, r7
 800b266:	f7f5 f825 	bl	80002b4 <__adddf3>
 800b26a:	4642      	mov	r2, r8
 800b26c:	464b      	mov	r3, r9
 800b26e:	e9cd 0100 	strd	r0, r1, [sp]
 800b272:	4620      	mov	r0, r4
 800b274:	4629      	mov	r1, r5
 800b276:	f7f5 f81b 	bl	80002b0 <__aeabi_dsub>
 800b27a:	4602      	mov	r2, r0
 800b27c:	460b      	mov	r3, r1
 800b27e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b282:	f7f5 fc5d 	bl	8000b40 <__aeabi_dcmpgt>
 800b286:	2800      	cmp	r0, #0
 800b288:	f47f adfe 	bne.w	800ae88 <__ieee754_pow+0x3e0>
 800b28c:	4ba2      	ldr	r3, [pc, #648]	@ (800b518 <__ieee754_pow+0xa70>)
 800b28e:	e022      	b.n	800b2d6 <__ieee754_pow+0x82e>
 800b290:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b294:	4ca1      	ldr	r4, [pc, #644]	@ (800b51c <__ieee754_pow+0xa74>)
 800b296:	42a3      	cmp	r3, r4
 800b298:	d919      	bls.n	800b2ce <__ieee754_pow+0x826>
 800b29a:	4ba1      	ldr	r3, [pc, #644]	@ (800b520 <__ieee754_pow+0xa78>)
 800b29c:	440b      	add	r3, r1
 800b29e:	4303      	orrs	r3, r0
 800b2a0:	d009      	beq.n	800b2b6 <__ieee754_pow+0x80e>
 800b2a2:	2200      	movs	r2, #0
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b2aa:	f7f5 fc2b 	bl	8000b04 <__aeabi_dcmplt>
 800b2ae:	3800      	subs	r0, #0
 800b2b0:	bf18      	it	ne
 800b2b2:	2001      	movne	r0, #1
 800b2b4:	e512      	b.n	800acdc <__ieee754_pow+0x234>
 800b2b6:	4642      	mov	r2, r8
 800b2b8:	464b      	mov	r3, r9
 800b2ba:	f7f4 fff9 	bl	80002b0 <__aeabi_dsub>
 800b2be:	4632      	mov	r2, r6
 800b2c0:	463b      	mov	r3, r7
 800b2c2:	f7f5 fc33 	bl	8000b2c <__aeabi_dcmpge>
 800b2c6:	2800      	cmp	r0, #0
 800b2c8:	d1eb      	bne.n	800b2a2 <__ieee754_pow+0x7fa>
 800b2ca:	4b96      	ldr	r3, [pc, #600]	@ (800b524 <__ieee754_pow+0xa7c>)
 800b2cc:	e003      	b.n	800b2d6 <__ieee754_pow+0x82e>
 800b2ce:	4a96      	ldr	r2, [pc, #600]	@ (800b528 <__ieee754_pow+0xa80>)
 800b2d0:	4293      	cmp	r3, r2
 800b2d2:	f240 80e8 	bls.w	800b4a6 <__ieee754_pow+0x9fe>
 800b2d6:	151b      	asrs	r3, r3, #20
 800b2d8:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800b2dc:	4893      	ldr	r0, [pc, #588]	@ (800b52c <__ieee754_pow+0xa84>)
 800b2de:	f1bb 0f00 	cmp.w	fp, #0
 800b2e2:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800b2e6:	f04f 0200 	mov.w	r2, #0
 800b2ea:	fa4a fa03 	asr.w	sl, sl, r3
 800b2ee:	44da      	add	sl, fp
 800b2f0:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800b2f4:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800b2f8:	fa40 f001 	asr.w	r0, r0, r1
 800b2fc:	f1c1 0114 	rsb	r1, r1, #20
 800b300:	ea00 030a 	and.w	r3, r0, sl
 800b304:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800b308:	4640      	mov	r0, r8
 800b30a:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800b30e:	fa4a fa01 	asr.w	sl, sl, r1
 800b312:	4649      	mov	r1, r9
 800b314:	bfb8      	it	lt
 800b316:	f1ca 0a00 	rsblt	sl, sl, #0
 800b31a:	f7f4 ffc9 	bl	80002b0 <__aeabi_dsub>
 800b31e:	4680      	mov	r8, r0
 800b320:	4689      	mov	r9, r1
 800b322:	2400      	movs	r4, #0
 800b324:	4632      	mov	r2, r6
 800b326:	463b      	mov	r3, r7
 800b328:	4640      	mov	r0, r8
 800b32a:	4649      	mov	r1, r9
 800b32c:	f7f4 ffc2 	bl	80002b4 <__adddf3>
 800b330:	460d      	mov	r5, r1
 800b332:	4620      	mov	r0, r4
 800b334:	a368      	add	r3, pc, #416	@ (adr r3, 800b4d8 <__ieee754_pow+0xa30>)
 800b336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b33a:	f7f5 f971 	bl	8000620 <__aeabi_dmul>
 800b33e:	4642      	mov	r2, r8
 800b340:	464b      	mov	r3, r9
 800b342:	e9cd 0100 	strd	r0, r1, [sp]
 800b346:	4620      	mov	r0, r4
 800b348:	4629      	mov	r1, r5
 800b34a:	f7f4 ffb1 	bl	80002b0 <__aeabi_dsub>
 800b34e:	4602      	mov	r2, r0
 800b350:	460b      	mov	r3, r1
 800b352:	4630      	mov	r0, r6
 800b354:	4639      	mov	r1, r7
 800b356:	f7f4 ffab 	bl	80002b0 <__aeabi_dsub>
 800b35a:	a361      	add	r3, pc, #388	@ (adr r3, 800b4e0 <__ieee754_pow+0xa38>)
 800b35c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b360:	f7f5 f95e 	bl	8000620 <__aeabi_dmul>
 800b364:	4680      	mov	r8, r0
 800b366:	4689      	mov	r9, r1
 800b368:	4620      	mov	r0, r4
 800b36a:	4629      	mov	r1, r5
 800b36c:	a35e      	add	r3, pc, #376	@ (adr r3, 800b4e8 <__ieee754_pow+0xa40>)
 800b36e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b372:	f7f5 f955 	bl	8000620 <__aeabi_dmul>
 800b376:	4602      	mov	r2, r0
 800b378:	460b      	mov	r3, r1
 800b37a:	4640      	mov	r0, r8
 800b37c:	4649      	mov	r1, r9
 800b37e:	f7f4 ff99 	bl	80002b4 <__adddf3>
 800b382:	4604      	mov	r4, r0
 800b384:	460d      	mov	r5, r1
 800b386:	4602      	mov	r2, r0
 800b388:	460b      	mov	r3, r1
 800b38a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b38e:	f7f4 ff91 	bl	80002b4 <__adddf3>
 800b392:	4680      	mov	r8, r0
 800b394:	4689      	mov	r9, r1
 800b396:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b39a:	f7f4 ff89 	bl	80002b0 <__aeabi_dsub>
 800b39e:	4602      	mov	r2, r0
 800b3a0:	460b      	mov	r3, r1
 800b3a2:	4620      	mov	r0, r4
 800b3a4:	4629      	mov	r1, r5
 800b3a6:	f7f4 ff83 	bl	80002b0 <__aeabi_dsub>
 800b3aa:	4642      	mov	r2, r8
 800b3ac:	4606      	mov	r6, r0
 800b3ae:	460f      	mov	r7, r1
 800b3b0:	464b      	mov	r3, r9
 800b3b2:	4640      	mov	r0, r8
 800b3b4:	4649      	mov	r1, r9
 800b3b6:	f7f5 f933 	bl	8000620 <__aeabi_dmul>
 800b3ba:	4604      	mov	r4, r0
 800b3bc:	460d      	mov	r5, r1
 800b3be:	a34c      	add	r3, pc, #304	@ (adr r3, 800b4f0 <__ieee754_pow+0xa48>)
 800b3c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3c4:	f7f5 f92c 	bl	8000620 <__aeabi_dmul>
 800b3c8:	a34b      	add	r3, pc, #300	@ (adr r3, 800b4f8 <__ieee754_pow+0xa50>)
 800b3ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ce:	f7f4 ff6f 	bl	80002b0 <__aeabi_dsub>
 800b3d2:	4622      	mov	r2, r4
 800b3d4:	462b      	mov	r3, r5
 800b3d6:	f7f5 f923 	bl	8000620 <__aeabi_dmul>
 800b3da:	a349      	add	r3, pc, #292	@ (adr r3, 800b500 <__ieee754_pow+0xa58>)
 800b3dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3e0:	f7f4 ff68 	bl	80002b4 <__adddf3>
 800b3e4:	4622      	mov	r2, r4
 800b3e6:	462b      	mov	r3, r5
 800b3e8:	f7f5 f91a 	bl	8000620 <__aeabi_dmul>
 800b3ec:	a346      	add	r3, pc, #280	@ (adr r3, 800b508 <__ieee754_pow+0xa60>)
 800b3ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3f2:	f7f4 ff5d 	bl	80002b0 <__aeabi_dsub>
 800b3f6:	4622      	mov	r2, r4
 800b3f8:	462b      	mov	r3, r5
 800b3fa:	f7f5 f911 	bl	8000620 <__aeabi_dmul>
 800b3fe:	a344      	add	r3, pc, #272	@ (adr r3, 800b510 <__ieee754_pow+0xa68>)
 800b400:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b404:	f7f4 ff56 	bl	80002b4 <__adddf3>
 800b408:	4622      	mov	r2, r4
 800b40a:	462b      	mov	r3, r5
 800b40c:	f7f5 f908 	bl	8000620 <__aeabi_dmul>
 800b410:	4602      	mov	r2, r0
 800b412:	460b      	mov	r3, r1
 800b414:	4640      	mov	r0, r8
 800b416:	4649      	mov	r1, r9
 800b418:	f7f4 ff4a 	bl	80002b0 <__aeabi_dsub>
 800b41c:	4604      	mov	r4, r0
 800b41e:	460d      	mov	r5, r1
 800b420:	4602      	mov	r2, r0
 800b422:	460b      	mov	r3, r1
 800b424:	4640      	mov	r0, r8
 800b426:	4649      	mov	r1, r9
 800b428:	f7f5 f8fa 	bl	8000620 <__aeabi_dmul>
 800b42c:	2200      	movs	r2, #0
 800b42e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b432:	e9cd 0100 	strd	r0, r1, [sp]
 800b436:	4620      	mov	r0, r4
 800b438:	4629      	mov	r1, r5
 800b43a:	f7f4 ff39 	bl	80002b0 <__aeabi_dsub>
 800b43e:	4602      	mov	r2, r0
 800b440:	460b      	mov	r3, r1
 800b442:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b446:	f7f5 fa15 	bl	8000874 <__aeabi_ddiv>
 800b44a:	4632      	mov	r2, r6
 800b44c:	4604      	mov	r4, r0
 800b44e:	460d      	mov	r5, r1
 800b450:	463b      	mov	r3, r7
 800b452:	4640      	mov	r0, r8
 800b454:	4649      	mov	r1, r9
 800b456:	f7f5 f8e3 	bl	8000620 <__aeabi_dmul>
 800b45a:	4632      	mov	r2, r6
 800b45c:	463b      	mov	r3, r7
 800b45e:	f7f4 ff29 	bl	80002b4 <__adddf3>
 800b462:	4602      	mov	r2, r0
 800b464:	460b      	mov	r3, r1
 800b466:	4620      	mov	r0, r4
 800b468:	4629      	mov	r1, r5
 800b46a:	f7f4 ff21 	bl	80002b0 <__aeabi_dsub>
 800b46e:	4642      	mov	r2, r8
 800b470:	464b      	mov	r3, r9
 800b472:	f7f4 ff1d 	bl	80002b0 <__aeabi_dsub>
 800b476:	460b      	mov	r3, r1
 800b478:	4602      	mov	r2, r0
 800b47a:	492d      	ldr	r1, [pc, #180]	@ (800b530 <__ieee754_pow+0xa88>)
 800b47c:	2000      	movs	r0, #0
 800b47e:	f7f4 ff17 	bl	80002b0 <__aeabi_dsub>
 800b482:	ec41 0b10 	vmov	d0, r0, r1
 800b486:	ee10 3a90 	vmov	r3, s1
 800b48a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800b48e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b492:	da0b      	bge.n	800b4ac <__ieee754_pow+0xa04>
 800b494:	4650      	mov	r0, sl
 800b496:	f000 f85b 	bl	800b550 <scalbn>
 800b49a:	ec51 0b10 	vmov	r0, r1, d0
 800b49e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b4a2:	f7ff bb6c 	b.w	800ab7e <__ieee754_pow+0xd6>
 800b4a6:	f8dd a010 	ldr.w	sl, [sp, #16]
 800b4aa:	e73a      	b.n	800b322 <__ieee754_pow+0x87a>
 800b4ac:	ec51 0b10 	vmov	r0, r1, d0
 800b4b0:	4619      	mov	r1, r3
 800b4b2:	e7f4      	b.n	800b49e <__ieee754_pow+0x9f6>
 800b4b4:	2000      	movs	r0, #0
 800b4b6:	491e      	ldr	r1, [pc, #120]	@ (800b530 <__ieee754_pow+0xa88>)
 800b4b8:	f7ff bb13 	b.w	800aae2 <__ieee754_pow+0x3a>
 800b4bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b4c0:	f7ff bb0f 	b.w	800aae2 <__ieee754_pow+0x3a>
 800b4c4:	4630      	mov	r0, r6
 800b4c6:	4639      	mov	r1, r7
 800b4c8:	f7ff bb0b 	b.w	800aae2 <__ieee754_pow+0x3a>
 800b4cc:	460c      	mov	r4, r1
 800b4ce:	f7ff bb68 	b.w	800aba2 <__ieee754_pow+0xfa>
 800b4d2:	2400      	movs	r4, #0
 800b4d4:	f7ff bb4a 	b.w	800ab6c <__ieee754_pow+0xc4>
 800b4d8:	00000000 	.word	0x00000000
 800b4dc:	3fe62e43 	.word	0x3fe62e43
 800b4e0:	fefa39ef 	.word	0xfefa39ef
 800b4e4:	3fe62e42 	.word	0x3fe62e42
 800b4e8:	0ca86c39 	.word	0x0ca86c39
 800b4ec:	be205c61 	.word	0xbe205c61
 800b4f0:	72bea4d0 	.word	0x72bea4d0
 800b4f4:	3e663769 	.word	0x3e663769
 800b4f8:	c5d26bf1 	.word	0xc5d26bf1
 800b4fc:	3ebbbd41 	.word	0x3ebbbd41
 800b500:	af25de2c 	.word	0xaf25de2c
 800b504:	3f11566a 	.word	0x3f11566a
 800b508:	16bebd93 	.word	0x16bebd93
 800b50c:	3f66c16c 	.word	0x3f66c16c
 800b510:	5555553e 	.word	0x5555553e
 800b514:	3fc55555 	.word	0x3fc55555
 800b518:	40900000 	.word	0x40900000
 800b51c:	4090cbff 	.word	0x4090cbff
 800b520:	3f6f3400 	.word	0x3f6f3400
 800b524:	4090cc00 	.word	0x4090cc00
 800b528:	3fe00000 	.word	0x3fe00000
 800b52c:	fff00000 	.word	0xfff00000
 800b530:	3ff00000 	.word	0x3ff00000
 800b534:	652b82fe 	.word	0x652b82fe
 800b538:	3c971547 	.word	0x3c971547

0800b53c <fabs>:
 800b53c:	ec51 0b10 	vmov	r0, r1, d0
 800b540:	4602      	mov	r2, r0
 800b542:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b546:	ec43 2b10 	vmov	d0, r2, r3
 800b54a:	4770      	bx	lr
 800b54c:	0000      	movs	r0, r0
	...

0800b550 <scalbn>:
 800b550:	b570      	push	{r4, r5, r6, lr}
 800b552:	ec55 4b10 	vmov	r4, r5, d0
 800b556:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800b55a:	4606      	mov	r6, r0
 800b55c:	462b      	mov	r3, r5
 800b55e:	b991      	cbnz	r1, 800b586 <scalbn+0x36>
 800b560:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800b564:	4323      	orrs	r3, r4
 800b566:	d03b      	beq.n	800b5e0 <scalbn+0x90>
 800b568:	4b33      	ldr	r3, [pc, #204]	@ (800b638 <scalbn+0xe8>)
 800b56a:	4620      	mov	r0, r4
 800b56c:	4629      	mov	r1, r5
 800b56e:	2200      	movs	r2, #0
 800b570:	f7f5 f856 	bl	8000620 <__aeabi_dmul>
 800b574:	4b31      	ldr	r3, [pc, #196]	@ (800b63c <scalbn+0xec>)
 800b576:	4604      	mov	r4, r0
 800b578:	460d      	mov	r5, r1
 800b57a:	429e      	cmp	r6, r3
 800b57c:	da0f      	bge.n	800b59e <scalbn+0x4e>
 800b57e:	a326      	add	r3, pc, #152	@ (adr r3, 800b618 <scalbn+0xc8>)
 800b580:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b584:	e01e      	b.n	800b5c4 <scalbn+0x74>
 800b586:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800b58a:	4291      	cmp	r1, r2
 800b58c:	d10b      	bne.n	800b5a6 <scalbn+0x56>
 800b58e:	4622      	mov	r2, r4
 800b590:	4620      	mov	r0, r4
 800b592:	4629      	mov	r1, r5
 800b594:	f7f4 fe8e 	bl	80002b4 <__adddf3>
 800b598:	4604      	mov	r4, r0
 800b59a:	460d      	mov	r5, r1
 800b59c:	e020      	b.n	800b5e0 <scalbn+0x90>
 800b59e:	460b      	mov	r3, r1
 800b5a0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800b5a4:	3936      	subs	r1, #54	@ 0x36
 800b5a6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800b5aa:	4296      	cmp	r6, r2
 800b5ac:	dd0d      	ble.n	800b5ca <scalbn+0x7a>
 800b5ae:	2d00      	cmp	r5, #0
 800b5b0:	a11b      	add	r1, pc, #108	@ (adr r1, 800b620 <scalbn+0xd0>)
 800b5b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b5b6:	da02      	bge.n	800b5be <scalbn+0x6e>
 800b5b8:	a11b      	add	r1, pc, #108	@ (adr r1, 800b628 <scalbn+0xd8>)
 800b5ba:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b5be:	a318      	add	r3, pc, #96	@ (adr r3, 800b620 <scalbn+0xd0>)
 800b5c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5c4:	f7f5 f82c 	bl	8000620 <__aeabi_dmul>
 800b5c8:	e7e6      	b.n	800b598 <scalbn+0x48>
 800b5ca:	1872      	adds	r2, r6, r1
 800b5cc:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800b5d0:	428a      	cmp	r2, r1
 800b5d2:	dcec      	bgt.n	800b5ae <scalbn+0x5e>
 800b5d4:	2a00      	cmp	r2, #0
 800b5d6:	dd06      	ble.n	800b5e6 <scalbn+0x96>
 800b5d8:	f36f 531e 	bfc	r3, #20, #11
 800b5dc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b5e0:	ec45 4b10 	vmov	d0, r4, r5
 800b5e4:	bd70      	pop	{r4, r5, r6, pc}
 800b5e6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800b5ea:	da08      	bge.n	800b5fe <scalbn+0xae>
 800b5ec:	2d00      	cmp	r5, #0
 800b5ee:	a10a      	add	r1, pc, #40	@ (adr r1, 800b618 <scalbn+0xc8>)
 800b5f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b5f4:	dac3      	bge.n	800b57e <scalbn+0x2e>
 800b5f6:	a10e      	add	r1, pc, #56	@ (adr r1, 800b630 <scalbn+0xe0>)
 800b5f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b5fc:	e7bf      	b.n	800b57e <scalbn+0x2e>
 800b5fe:	3236      	adds	r2, #54	@ 0x36
 800b600:	f36f 531e 	bfc	r3, #20, #11
 800b604:	4620      	mov	r0, r4
 800b606:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b60a:	2200      	movs	r2, #0
 800b60c:	4b0c      	ldr	r3, [pc, #48]	@ (800b640 <scalbn+0xf0>)
 800b60e:	4629      	mov	r1, r5
 800b610:	e7d8      	b.n	800b5c4 <scalbn+0x74>
 800b612:	bf00      	nop
 800b614:	f3af 8000 	nop.w
 800b618:	c2f8f359 	.word	0xc2f8f359
 800b61c:	01a56e1f 	.word	0x01a56e1f
 800b620:	8800759c 	.word	0x8800759c
 800b624:	7e37e43c 	.word	0x7e37e43c
 800b628:	8800759c 	.word	0x8800759c
 800b62c:	fe37e43c 	.word	0xfe37e43c
 800b630:	c2f8f359 	.word	0xc2f8f359
 800b634:	81a56e1f 	.word	0x81a56e1f
 800b638:	43500000 	.word	0x43500000
 800b63c:	ffff3cb0 	.word	0xffff3cb0
 800b640:	3c900000 	.word	0x3c900000

0800b644 <with_errno>:
 800b644:	b510      	push	{r4, lr}
 800b646:	ed2d 8b02 	vpush	{d8}
 800b64a:	eeb0 8a40 	vmov.f32	s16, s0
 800b64e:	eef0 8a60 	vmov.f32	s17, s1
 800b652:	4604      	mov	r4, r0
 800b654:	f7fd f810 	bl	8008678 <__errno>
 800b658:	6004      	str	r4, [r0, #0]
 800b65a:	eeb0 0a48 	vmov.f32	s0, s16
 800b65e:	eef0 0a68 	vmov.f32	s1, s17
 800b662:	ecbd 8b02 	vpop	{d8}
 800b666:	bd10      	pop	{r4, pc}

0800b668 <xflow>:
 800b668:	4603      	mov	r3, r0
 800b66a:	b507      	push	{r0, r1, r2, lr}
 800b66c:	ec51 0b10 	vmov	r0, r1, d0
 800b670:	b183      	cbz	r3, 800b694 <xflow+0x2c>
 800b672:	4602      	mov	r2, r0
 800b674:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b678:	e9cd 2300 	strd	r2, r3, [sp]
 800b67c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b680:	f7f4 ffce 	bl	8000620 <__aeabi_dmul>
 800b684:	ec41 0b10 	vmov	d0, r0, r1
 800b688:	2022      	movs	r0, #34	@ 0x22
 800b68a:	b003      	add	sp, #12
 800b68c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b690:	f7ff bfd8 	b.w	800b644 <with_errno>
 800b694:	4602      	mov	r2, r0
 800b696:	460b      	mov	r3, r1
 800b698:	e7ee      	b.n	800b678 <xflow+0x10>
 800b69a:	0000      	movs	r0, r0
 800b69c:	0000      	movs	r0, r0
	...

0800b6a0 <__math_uflow>:
 800b6a0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b6a8 <__math_uflow+0x8>
 800b6a4:	f7ff bfe0 	b.w	800b668 <xflow>
 800b6a8:	00000000 	.word	0x00000000
 800b6ac:	10000000 	.word	0x10000000

0800b6b0 <__math_oflow>:
 800b6b0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b6b8 <__math_oflow+0x8>
 800b6b4:	f7ff bfd8 	b.w	800b668 <xflow>
 800b6b8:	00000000 	.word	0x00000000
 800b6bc:	70000000 	.word	0x70000000

0800b6c0 <_init>:
 800b6c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6c2:	bf00      	nop
 800b6c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6c6:	bc08      	pop	{r3}
 800b6c8:	469e      	mov	lr, r3
 800b6ca:	4770      	bx	lr

0800b6cc <_fini>:
 800b6cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6ce:	bf00      	nop
 800b6d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6d2:	bc08      	pop	{r3}
 800b6d4:	469e      	mov	lr, r3
 800b6d6:	4770      	bx	lr
