{"Source Block": ["serv/rtl/serv_decode.v@69:79@HdlIdDef", "   wire      shift_op;\n   wire      csr_op;\n\n   wire      jump_misaligned;\n\n   reg       signbit;\n\n   assign o_ibus_active = (state == IDLE);\n\n   assign mem_op = (opcode == OP_LOAD) | (opcode == OP_STORE);\n   assign shift_op = ((opcode == OP_OPIMM) & (o_funct3[1:0] == 2'b01)) |\n"], "Clone Blocks": [["serv/rtl/serv_decode.v@71:81", "\n   wire      jump_misaligned;\n\n   reg       signbit;\n\n   assign o_ibus_active = (state == IDLE);\n\n   assign mem_op = (opcode == OP_LOAD) | (opcode == OP_STORE);\n   assign shift_op = ((opcode == OP_OPIMM) & (o_funct3[1:0] == 2'b01)) |\n                     ((opcode == OP_OP   ) & (o_funct3[1:0] == 2'b01));\n\n"]], "Diff Content": {"Delete": [], "Add": [[74, "   assign o_cnt_done = cnt_done;\n"]]}}