<?xml version="1.0" encoding="utf-8" ?> 

<Simulation_deps>

  <Version XPSPNVER="1.0" EDKVER="12.4" />
  <FPGA family="spartan6" device="xc6slx16" package="csg324" speedgrade="-2" />
  <File Type="MHS" URL="../../system.mhs" />
  <File Type="SimgenOpt" URL="../simgen.opt" />
  <File Type="LibgenOpt" URL="../libgen.opt" />
  <File Type="ELF" URL="../../App_Communication/executable.elf" />
  <File Type="CSDEV" URL="/cygdrive/c/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" />
  <File Type="CSDEV" URL="/cygdrive/c/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" />
  <File Type="CSDEV" URL="/cygdrive/c/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" />
  <File Type="CSDEV" URL="/cygdrive/c/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" />
  <File Type="CSDEV" URL="/cygdrive/c/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" />
  <File Type="CSDEV" URL="/cygdrive/c/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" />
  <File Type="CSDEV" URL="/cygdrive/c/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" />
  <File Type="CSDEV" URL="/cygdrive/c/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" />
  <File Type="CSDEV" URL="/cygdrive/c/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" />
  <File Type="CSDEV" URL="/cygdrive/c/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" />
  <File Type="CSDEV" URL="../../pcores/mips_multi_cycle_v1_00_a/hdl/vhdl/user_logic.vhd" />
  <File Type="CSDEV" URL="../../pcores/mips_multi_cycle_v1_00_a/hdl/vhdl/mips_multi_cycle.vhd" />
  <File Type="CSDEV" URL="../../pcores/mips_multi_cycle_v1_00_a/hdl/vhdl/adder.vhd" />
  <File Type="CSDEV" URL="../../pcores/mips_multi_cycle_v1_00_a/hdl/vhdl/alu.vhd" />
  <File Type="CSDEV" URL="../../pcores/mips_multi_cycle_v1_00_a/hdl/vhdl/alu_1bit.vhd" />
  <File Type="CSDEV" URL="../../pcores/mips_multi_cycle_v1_00_a/hdl/vhdl/com.vhd" />
  <File Type="CSDEV" URL="../../pcores/mips_multi_cycle_v1_00_a/hdl/vhdl/full_adder.vhd" />
  <File Type="CSDEV" URL="../../pcores/mips_multi_cycle_v1_00_a/hdl/vhdl/memory.vhd" />
  <File Type="CSDEV" URL="../../pcores/mips_multi_cycle_v1_00_a/hdl/vhdl/mips_constant_pkg.vhd" />
  <File Type="CSDEV" URL="../../pcores/mips_multi_cycle_v1_00_a/hdl/vhdl/processor.vhd" />
  <File Type="CSDEV" URL="../../pcores/mips_multi_cycle_v1_00_a/hdl/vhdl/register_file.vhd" />
  <File Type="CSDEV" URL="../../pcores/mips_multi_cycle_v1_00_a/hdl/vhdl/shiftleft.vhd" />
  <File Type="CSDEV" URL="../../pcores/mips_multi_cycle_v1_00_a/hdl/vhdl/sign_extend.vhd" />
  <File Type="CSDEV" URL="../../pcores/mips_multi_cycle_v1_00_a/hdl/vhdl/toplevel.vhd" />


</Simulation_deps>
