
===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[1] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input67/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.14    0.42   -0.08 v input67/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03                           net67 (net)
                  0.14    0.00   -0.08 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.14    0.29    0.21 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     3    0.03                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.gfpga_pad_io_soc_dir (net)
                  0.14    0.00    0.21 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.07    0.11    0.31 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.07    0.00    0.32 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.28    0.35    0.67 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           top_width_0_height_0_subtile_2__pin_inpad_0_ (net)
                  0.28    0.01    0.68 v sb_8__0_.mux_left_track_11.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.18    0.54    1.21 v sb_8__0_.mux_left_track_11.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     2    0.03                           sb_8__0_.mux_left_track_11.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.18    0.00    1.22 v sb_8__0_.mux_left_track_11.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.18    0.51    1.73 v sb_8__0_.mux_left_track_11.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     2    0.03                           sb_8__0_.mux_left_track_11.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.19    0.00    1.73 v sb_8__0_.mux_left_track_11.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.31    2.04 v sb_8__0_.mux_left_track_11.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.05                           sb_8__0_.mux_left_track_11.out (net)
                  0.20    0.00    2.04 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.mux_l1_in_1_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.36    2.40 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.mux_l1_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_8__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.06    0.00    2.40 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.mux_l2_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.32    2.72 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.07    0.00    2.72 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    3.05 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.07    0.00    3.05 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.37    3.42 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.09    0.00    3.42 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.14    3.56 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cbx_8__0_.bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_ (net)
                  0.05    0.00    3.56 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.19    0.29    3.85 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     1    0.13                           gfpga_pad_io_soc_out[1] (net)
                  0.19    0.00    3.86 v gfpga_pad_io_soc_out[1] (out)
                                  3.86   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -3.86   data arrival time
-----------------------------------------------------------------------------
                                 93.04   slack (MET)


Startpoint: sb_8__0_.mem_left_track_11.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_8__0_.mem_left_track_11.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.17    0.36    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.16                           clknet_0_prog_clk (net)
                  0.17    0.01    0.37 ^ clkbuf_4_12_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.19    0.56 ^ clkbuf_4_12_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.03                           clknet_4_12_0_prog_clk (net)
                  0.06    0.00    0.56 ^ sb_8__0_.mem_left_track_11.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.56    0.73    1.29 ^ sb_8__0_.mem_left_track_11.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     4    0.07                           sb_8__0_.mem_left_track_11.mem_out[0] (net)
                  0.56    0.00    1.30 ^ hold87/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.16    0.71    2.01 ^ hold87/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.02                           net277 (net)
                  0.16    0.00    2.01 ^ sb_8__0_.mem_left_track_11.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.01   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.51    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.17    0.32  100.33 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.16                           clknet_0_prog_clk (net)
                  0.17    0.00  100.33 ^ clkbuf_4_12_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.17  100.51 ^ clkbuf_4_12_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.03                           clknet_4_12_0_prog_clk (net)
                  0.06    0.00  100.51 ^ sb_8__0_.mem_left_track_11.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.10  100.41   clock uncertainty
                          0.05  100.46   clock reconvergence pessimism
                         -0.08  100.38   library setup time
                                100.38   data required time
-----------------------------------------------------------------------------
                                100.38   data required time
                                 -2.01   data arrival time
-----------------------------------------------------------------------------
                                 98.37   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
