# do sap_wr.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:22 on Mar 17,2023
# vlog -work work sap_wr.vo 
# -- Compiling module cp_instruction_register
# -- Compiling module hard_block
# 
# Top level modules:
# 	cp_instruction_register
# End time: 22:07:23 on Mar 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:23 on Mar 17,2023
# vlog -work work cp_instruction_register.vwf.vt 
# -- Compiling module cp_instruction_register_vlg_vec_tst
# 
# Top level modules:
# 	cp_instruction_register_vlg_vec_tst
# End time: 22:07:23 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.cp_instruction_register_vlg_vec_tst 
# Start time: 22:07:23 on Mar 17,2023
# Loading work.cp_instruction_register_vlg_vec_tst
# Loading work.cp_instruction_register
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_clkctrl
# Loading fiftyfivenm_ver.fiftyfivenm_mux41
# Loading fiftyfivenm_ver.fiftyfivenm_ena_reg
# Loading altera_ver.dffeas
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) sap_wr.vo(559): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /cp_instruction_register_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/fiftyfivenm_atoms.v
# ** Warning: (vsim-3722) sap_wr.vo(559): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: (vsim-3017) sap_wr.vo(582): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /cp_instruction_register_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC2~  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/fiftyfivenm_atoms.v
# ** Warning: (vsim-3722) sap_wr.vo(582): [TFMPC] - Missing connection for port 'clk_dft'.
# after#26
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# ** Note: $finish    : cp_instruction_register.vwf.vt(80)
#    Time: 1 us  Iteration: 0  Instance: /cp_instruction_register_vlg_vec_tst
# End time: 22:07:23 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 12
