#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: E:\App\Professional\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26200
#Hostname: LAPTOP-BODHT30J
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Fri Nov 14 10:58:17 2025
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/01_led_test/constraint/01_led_test.fdc(line number: 3)] | Port led[3] has been placed at location E18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/01_led_test/constraint/01_led_test.fdc(line number: 10)] | Port led[2] has been placed at location F17, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/01_led_test/constraint/01_led_test.fdc(line number: 17)] | Port led[1] has been placed at location H18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/01_led_test/constraint/01_led_test.fdc(line number: 37)] | Port rstn has been placed at location G14, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.048s wall, 0.016s user + 0.000s system = 0.016s CPU (32.7%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor_8 (bmsREDXOR).
I: Constant propagation done on out_xor_9 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.026s wall, 0.109s user + 0.016s system = 0.125s CPU (476.5%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.019s wall, 0.000s user + 0.016s system = 0.016s CPU (81.0%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.077s wall, 0.141s user + 0.156s system = 0.297s CPU (386.8%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.012s wall, 0.000s user + 0.016s system = 0.016s CPU (130.0%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                    25 uses
GTP_DFF_CE                    3 uses
GTP_DFF_PE                    1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      5 uses
GTP_LUT5                      1 use
GTP_LUT6                      4 uses
GTP_LUT6CARRY                24 uses
GTP_LUT6D                     6 uses

I/O ports: 6
GTP_INBUF                   2 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 40 of 17800 (0.22%)
	LUTs as dram: 0 of 5500 (0.00%)
	LUTs as logic: 40
Total Registers: 29 of 35600 (0.08%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 55 (0.00%)

APMs:
Total APMs = 0.00 of 80 (0.00%)

Total I/O ports = 6 of 150 (4.00%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 25
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                25
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                4
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'led_test' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
Saving design to led_test_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:6s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Nov 14 10:58:21 2025
Action synthesize: Peak memory pool usage is 275 MB
