<stg><name>Layer_norm_Pipeline_l_j13</name>


<trans_list>

<trans id="171" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j13"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v215, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v216, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %v147_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %v147

]]></Node>
<StgValue><ssdm name="v147_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %v142_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %v142

]]></Node>
<StgValue><ssdm name="v142_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:5 %sub_ln260_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sub_ln260

]]></Node>
<StgValue><ssdm name="sub_ln260_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i10 0, i10 %j13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc98

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc98:0 %j13_1 = load i10 %j13

]]></Node>
<StgValue><ssdm name="j13_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc98:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc98:2 %icmp_ln258 = icmp_eq  i10 %j13_1, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln258"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc98:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc98:4 %add_ln258 = add i10 %j13_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln258"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc98:5 %br_ln258 = br i1 %icmp_ln258, void %for.inc98.split, void %for.inc101.exitStub

]]></Node>
<StgValue><ssdm name="br_ln258"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="10">
<![CDATA[
for.inc98.split:1 %zext_ln260 = zext i10 %j13_1

]]></Node>
<StgValue><ssdm name="zext_ln260"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc98.split:2 %add_ln260 = add i14 %sub_ln260_read, i14 %zext_ln260

]]></Node>
<StgValue><ssdm name="add_ln260"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="14">
<![CDATA[
for.inc98.split:3 %zext_ln260_1 = zext i14 %add_ln260

]]></Node>
<StgValue><ssdm name="zext_ln260_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc98.split:4 %v111_addr = getelementptr i32 %v111, i64 0, i64 %zext_ln260_1

]]></Node>
<StgValue><ssdm name="v111_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="14">
<![CDATA[
for.inc98.split:10 %v141 = load i14 %v111_addr

]]></Node>
<StgValue><ssdm name="v141"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc98.split:19 %store_ln258 = store i10 %add_ln258, i10 %j13

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="14">
<![CDATA[
for.inc98.split:10 %v141 = load i14 %v111_addr

]]></Node>
<StgValue><ssdm name="v141"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="57" st_id="3" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:11 %v143 = fsub i32 %v141, i32 %v142_read

]]></Node>
<StgValue><ssdm name="v143"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="58" st_id="4" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:11 %v143 = fsub i32 %v141, i32 %v142_read

]]></Node>
<StgValue><ssdm name="v143"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="59" st_id="5" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:11 %v143 = fsub i32 %v141, i32 %v142_read

]]></Node>
<StgValue><ssdm name="v143"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="10">
<![CDATA[
for.inc98.split:0 %j13_cast = zext i10 %j13_1

]]></Node>
<StgValue><ssdm name="j13_cast"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc98.split:7 %v215_addr = getelementptr i32 %v215, i64 0, i64 %j13_cast

]]></Node>
<StgValue><ssdm name="v215_addr"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="10">
<![CDATA[
for.inc98.split:8 %v215_load = load i10 %v215_addr

]]></Node>
<StgValue><ssdm name="v215_load"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:11 %v143 = fsub i32 %v141, i32 %v142_read

]]></Node>
<StgValue><ssdm name="v143"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="64" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="10">
<![CDATA[
for.inc98.split:8 %v215_load = load i10 %v215_addr

]]></Node>
<StgValue><ssdm name="v215_load"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:11 %v143 = fsub i32 %v141, i32 %v142_read

]]></Node>
<StgValue><ssdm name="v143"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
for.inc98.split:9 %v140 = bitcast i32 %v215_load

]]></Node>
<StgValue><ssdm name="v140"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:12 %v144 = fmul i32 %v140, i32 %v143

]]></Node>
<StgValue><ssdm name="v144"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="68" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:12 %v144 = fmul i32 %v140, i32 %v143

]]></Node>
<StgValue><ssdm name="v144"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="69" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:12 %v144 = fmul i32 %v140, i32 %v143

]]></Node>
<StgValue><ssdm name="v144"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="70" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:12 %v144 = fmul i32 %v140, i32 %v143

]]></Node>
<StgValue><ssdm name="v144"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="71" st_id="12" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:13 %v148 = fdiv i32 %v144, i32 %v147_read

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="72" st_id="13" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:13 %v148 = fdiv i32 %v144, i32 %v147_read

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="73" st_id="14" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:13 %v148 = fdiv i32 %v144, i32 %v147_read

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="74" st_id="15" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:13 %v148 = fdiv i32 %v144, i32 %v147_read

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="75" st_id="16" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:13 %v148 = fdiv i32 %v144, i32 %v147_read

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="76" st_id="17" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:13 %v148 = fdiv i32 %v144, i32 %v147_read

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="77" st_id="18" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:13 %v148 = fdiv i32 %v144, i32 %v147_read

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="78" st_id="19" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:13 %v148 = fdiv i32 %v144, i32 %v147_read

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="79" st_id="20" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:13 %v148 = fdiv i32 %v144, i32 %v147_read

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="80" st_id="21" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:13 %v148 = fdiv i32 %v144, i32 %v147_read

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="81" st_id="22" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:13 %v148 = fdiv i32 %v144, i32 %v147_read

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="82" st_id="23" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:13 %v148 = fdiv i32 %v144, i32 %v147_read

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="83" st_id="24" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:13 %v148 = fdiv i32 %v144, i32 %v147_read

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="84" st_id="25" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:13 %v148 = fdiv i32 %v144, i32 %v147_read

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="85" st_id="26" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:13 %v148 = fdiv i32 %v144, i32 %v147_read

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>

<operation id="86" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc98.split:14 %v216_addr = getelementptr i32 %v216, i64 0, i64 %j13_cast

]]></Node>
<StgValue><ssdm name="v216_addr"/></StgValue>
</operation>

<operation id="87" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="10">
<![CDATA[
for.inc98.split:15 %v216_load = load i10 %v216_addr

]]></Node>
<StgValue><ssdm name="v216_load"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="88" st_id="27" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:13 %v148 = fdiv i32 %v144, i32 %v147_read

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>

<operation id="89" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="10">
<![CDATA[
for.inc98.split:15 %v216_load = load i10 %v216_addr

]]></Node>
<StgValue><ssdm name="v216_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="90" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
for.inc98.split:16 %v149 = bitcast i32 %v216_load

]]></Node>
<StgValue><ssdm name="v149"/></StgValue>
</operation>

<operation id="91" st_id="28" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:17 %v150 = fadd i32 %v148, i32 %v149

]]></Node>
<StgValue><ssdm name="v150"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="92" st_id="29" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:17 %v150 = fadd i32 %v148, i32 %v149

]]></Node>
<StgValue><ssdm name="v150"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="93" st_id="30" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:17 %v150 = fadd i32 %v148, i32 %v149

]]></Node>
<StgValue><ssdm name="v150"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="94" st_id="31" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:17 %v150 = fadd i32 %v148, i32 %v149

]]></Node>
<StgValue><ssdm name="v150"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="95" st_id="32" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc98.split:17 %v150 = fadd i32 %v148, i32 %v149

]]></Node>
<StgValue><ssdm name="v150"/></StgValue>
</operation>

<operation id="100" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0">
<![CDATA[
for.inc101.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="96" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc98.split:5 %v114_addr = getelementptr i32 %v114, i64 0, i64 %zext_ln260_1

]]></Node>
<StgValue><ssdm name="v114_addr"/></StgValue>
</operation>

<operation id="97" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc98.split:6 %specloopname_ln258 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln258"/></StgValue>
</operation>

<operation id="98" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
for.inc98.split:18 %store_ln270 = store i32 %v150, i14 %v114_addr

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="99" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
for.inc98.split:20 %br_ln258 = br void %for.inc98

]]></Node>
<StgValue><ssdm name="br_ln258"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
