{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538448127691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538448127699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 01 21:42:07 2018 " "Processing started: Mon Oct 01 21:42:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538448127699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448127699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EX1 -c EX1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EX1 -c EX1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448127699 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538448128372 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538448128372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ca2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ca2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CA2-BEHAVORIAL " "Found design unit 1: CA2-BEHAVORIAL" {  } { { "CA2.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/CA2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138166 ""} { "Info" "ISGN_ENTITY_NAME" "1 CA2 " "Found entity 1: CA2" {  } { { "CA2.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/CA2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-LEQ " "Found design unit 1: comparador-LEQ" {  } { { "comparador.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/comparador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138169 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOTF-BEHAVORIAL " "Found design unit 1: NOTF-BEHAVORIAL" {  } { { "NOTF.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/NOTF.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138173 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOTF " "Found entity 1: NOTF" {  } { { "NOTF.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/NOTF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMADOR-BEHAVORIAL " "Found design unit 1: SUMADOR-BEHAVORIAL" {  } { { "SUMADOR.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/SUMADOR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138176 ""} { "Info" "ISGN_ENTITY_NAME" "1 sUMADOR " "Found entity 1: sUMADOR" {  } { { "SUMADOR.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/SUMADOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file restador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RESTADOR-BEHAVORIAL " "Found design unit 1: RESTADOR-BEHAVORIAL" {  } { { "RESTADOR.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/RESTADOR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138179 ""} { "Info" "ISGN_ENTITY_NAME" "1 RESTADOR " "Found entity 1: RESTADOR" {  } { { "RESTADOR.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/RESTADOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FAND-BEHAVORIAL " "Found design unit 1: FAND-BEHAVORIAL" {  } { { "FAND.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/FAND.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138183 ""} { "Info" "ISGN_ENTITY_NAME" "1 FAND " "Found entity 1: FAND" {  } { { "FAND.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/FAND.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FXOR-BEHAVORIAL " "Found design unit 1: FXOR-BEHAVORIAL" {  } { { "FXOR.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/FXOR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138186 ""} { "Info" "ISGN_ENTITY_NAME" "1 FXOR " "Found entity 1: FXOR" {  } { { "FXOR.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/FXOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ha.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "HA.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/HA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLICADOR " "Found entity 1: MULTIPLICADOR" {  } { { "MULTIPLICADOR.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTIPLICADOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multprin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multprin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULTPRIN-BEHAVORIAL " "Found design unit 1: MULTPRIN-BEHAVORIAL" {  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138198 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULTPRIN " "Found entity 1: MULTPRIN" {  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxab.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXAB-BEHAVIORAL " "Found design unit 1: MUXAB-BEHAVIORAL" {  } { { "MUXAB.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MUXAB.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138202 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUXAB " "Found entity 1: MUXAB" {  } { { "MUXAB.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MUXAB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "changebut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file changebut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CHANGEBUT-BEHAVIORAL " "Found design unit 1: CHANGEBUT-BEHAVIORAL" {  } { { "CHANGEBUT.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/CHANGEBUT.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138205 ""} { "Info" "ISGN_ENTITY_NAME" "1 CHANGEBUT " "Found entity 1: CHANGEBUT" {  } { { "CHANGEBUT.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/CHANGEBUT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PRIN " "Found entity 1: PRIN" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftovect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ftovect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FTOVECT-BEHAVORIAL " "Found design unit 1: FTOVECT-BEHAVORIAL" {  } { { "FTOVECT.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/FTOVECT.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138211 ""} { "Info" "ISGN_ENTITY_NAME" "1 FTOVECT " "Found entity 1: FTOVECT" {  } { { "FTOVECT.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/FTOVECT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttovect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ttovect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TTOVECT-BEHAVORIAL " "Found design unit 1: TTOVECT-BEHAVORIAL" {  } { { "TTOVECT.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/TTOVECT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138214 ""} { "Info" "ISGN_ENTITY_NAME" "1 TTOVECT " "Found entity 1: TTOVECT" {  } { { "TTOVECT.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/TTOVECT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK-BEHAVORIAL " "Found design unit 1: CLOCK-BEHAVORIAL" {  } { { "clock.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/clock.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138218 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK " "Found entity 1: CLOCK" {  } { { "clock.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "superif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file superif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 superif-BEHAVORIAL " "Found design unit 1: superif-BEHAVORIAL" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138222 ""} { "Info" "ISGN_ENTITY_NAME" "1 superif " "Found entity 1: superif" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxbcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxbcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXbcd-BEHAVIORAL " "Found design unit 1: MUXbcd-BEHAVIORAL" {  } { { "muxbcd.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/muxbcd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138226 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUXbcd " "Found entity 1: MUXbcd" {  } { { "muxbcd.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/muxbcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vecttofo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vecttofo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vecttofo-BEHAVORIAL " "Found design unit 1: vecttofo-BEHAVORIAL" {  } { { "vecttofo.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/vecttofo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138229 ""} { "Info" "ISGN_ENTITY_NAME" "1 vecttofo " "Found entity 1: vecttofo" {  } { { "vecttofo.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/vecttofo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumas.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sumas.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sumas " "Found entity 1: sumas" {  } { { "sumas.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/sumas.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fotovect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fotovect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fotovect-BEHAVORIAL " "Found design unit 1: fotovect-BEHAVORIAL" {  } { { "fotovect.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/fotovect.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138235 ""} { "Info" "ISGN_ENTITY_NAME" "1 fotovect " "Found entity 1: fotovect" {  } { { "fotovect.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/fotovect.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448138235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138235 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PRIN " "Elaborating entity \"PRIN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538448138292 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "bcd2\[0..3\] bcd " "Bus \"bcd2\[0..3\]\" found using same base name as \"bcd\", which might lead to a name conflict." {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -120 360 544 -8 "inst18" "" } { -120 360 544 -8 "inst18" "" } { -120 360 544 -8 "inst18" "" } { -120 360 544 -8 "inst18" "" } { -120 360 544 -8 "inst18" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1538448138294 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "bcd " "Converted elements in bus name \"bcd\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "bcd\[0..3\] bcd0..3 " "Converted element name(s) from \"bcd\[0..3\]\" to \"bcd0..3\"" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -120 360 544 -8 "inst18" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1538448138294 ""}  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -120 360 544 -8 "inst18" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1538448138294 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "bcd2 " "Converted elements in bus name \"bcd2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "bcd2\[0..3\] bcd20..3 " "Converted element name(s) from \"bcd2\[0..3\]\" to \"bcd20..3\"" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -120 360 544 -8 "inst18" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1538448138294 ""}  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -120 360 544 -8 "inst18" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1538448138294 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "CA2 inst " "Block or symbol \"CA2\" of instance \"inst\" overlaps another block or symbol" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -304 -272 -120 -224 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1538448138294 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "FAND inst2 " "Block or symbol \"FAND\" of instance \"inst2\" overlaps another block or symbol" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 56 -248 -96 136 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1538448138294 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOTF inst5 " "Block or symbol \"NOTF\" of instance \"inst5\" overlaps another block or symbol" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -160 -264 -112 -80 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1538448138294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7448 7448:inst16 " "Elaborating entity \"7448\" for hierarchy \"7448:inst16\"" {  } { { "PRIN.bdf" "inst16" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -208 784 904 -48 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448138328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7448:inst16 " "Elaborated megafunction instantiation \"7448:inst16\"" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -208 784 904 -48 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448138330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXbcd MUXbcd:inst8 " "Elaborating entity \"MUXbcd\" for hierarchy \"MUXbcd:inst8\"" {  } { { "PRIN.bdf" "inst8" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -216 640 776 -104 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448138332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK CLOCK:inst14 " "Elaborating entity \"CLOCK\" for hierarchy \"CLOCK:inst14\"" {  } { { "PRIN.bdf" "inst14" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -344 496 616 -264 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448138334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "superif superif:inst18 " "Elaborating entity \"superif\" for hierarchy \"superif:inst18\"" {  } { { "PRIN.bdf" "inst18" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -120 360 544 -8 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448138336 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "minusled superif.vhd(17) " "VHDL Process Statement warning at superif.vhd(17): inferring latch(es) for signal or variable \"minusled\", which holds its previous value in one or more paths through the process" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538448138338 "|PRIN|superif:inst18"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledcomp superif.vhd(17) " "VHDL Process Statement warning at superif.vhd(17): inferring latch(es) for signal or variable \"ledcomp\", which holds its previous value in one or more paths through the process" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538448138338 "|PRIN|superif:inst18"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bcd superif.vhd(17) " "VHDL Process Statement warning at superif.vhd(17): inferring latch(es) for signal or variable \"bcd\", which holds its previous value in one or more paths through the process" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538448138338 "|PRIN|superif:inst18"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bcd2 superif.vhd(17) " "VHDL Process Statement warning at superif.vhd(17): inferring latch(es) for signal or variable \"bcd2\", which holds its previous value in one or more paths through the process" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538448138338 "|PRIN|superif:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd2\[3\] superif.vhd(17) " "Inferred latch for \"bcd2\[3\]\" at superif.vhd(17)" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138338 "|PRIN|superif:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd2\[2\] superif.vhd(17) " "Inferred latch for \"bcd2\[2\]\" at superif.vhd(17)" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138338 "|PRIN|superif:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd2\[1\] superif.vhd(17) " "Inferred latch for \"bcd2\[1\]\" at superif.vhd(17)" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138338 "|PRIN|superif:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd2\[0\] superif.vhd(17) " "Inferred latch for \"bcd2\[0\]\" at superif.vhd(17)" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138338 "|PRIN|superif:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[3\] superif.vhd(17) " "Inferred latch for \"bcd\[3\]\" at superif.vhd(17)" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138338 "|PRIN|superif:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[2\] superif.vhd(17) " "Inferred latch for \"bcd\[2\]\" at superif.vhd(17)" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138338 "|PRIN|superif:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[1\] superif.vhd(17) " "Inferred latch for \"bcd\[1\]\" at superif.vhd(17)" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138338 "|PRIN|superif:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[0\] superif.vhd(17) " "Inferred latch for \"bcd\[0\]\" at superif.vhd(17)" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138338 "|PRIN|superif:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledcomp superif.vhd(17) " "Inferred latch for \"ledcomp\" at superif.vhd(17)" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138338 "|PRIN|superif:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minusled superif.vhd(17) " "Inferred latch for \"minusled\" at superif.vhd(17)" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138339 "|PRIN|superif:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTPRIN MULTPRIN:inst9 " "Elaborating entity \"MULTPRIN\" for hierarchy \"MULTPRIN:inst9\"" {  } { { "PRIN.bdf" "inst9" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -296 112 296 -88 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448138340 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S MULTPRIN.vhd(22) " "VHDL Process Statement warning at MULTPRIN.vhd(22): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538448138341 "|PRIN|MULTPRIN:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] MULTPRIN.vhd(22) " "Inferred latch for \"S\[5\]\" at MULTPRIN.vhd(22)" {  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138341 "|PRIN|MULTPRIN:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] MULTPRIN.vhd(22) " "Inferred latch for \"S\[4\]\" at MULTPRIN.vhd(22)" {  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138341 "|PRIN|MULTPRIN:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] MULTPRIN.vhd(22) " "Inferred latch for \"S\[3\]\" at MULTPRIN.vhd(22)" {  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138341 "|PRIN|MULTPRIN:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] MULTPRIN.vhd(22) " "Inferred latch for \"S\[2\]\" at MULTPRIN.vhd(22)" {  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138341 "|PRIN|MULTPRIN:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] MULTPRIN.vhd(22) " "Inferred latch for \"S\[1\]\" at MULTPRIN.vhd(22)" {  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138341 "|PRIN|MULTPRIN:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] MULTPRIN.vhd(22) " "Inferred latch for \"S\[0\]\" at MULTPRIN.vhd(22)" {  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448138341 "|PRIN|MULTPRIN:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:inst7 " "Elaborating entity \"comparador\" for hierarchy \"comparador:inst7\"" {  } { { "PRIN.bdf" "inst7" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -232 -264 -112 -152 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448138342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTOVECT TTOVECT:inst11 " "Elaborating entity \"TTOVECT\" for hierarchy \"TTOVECT:inst11\"" {  } { { "PRIN.bdf" "inst11" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -272 -848 -712 -160 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448138344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CA2 CA2:inst " "Elaborating entity \"CA2\" for hierarchy \"CA2:inst\"" {  } { { "PRIN.bdf" "inst" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -304 -272 -120 -224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448138346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXAB MUXAB:inst13 " "Elaborating entity \"MUXAB\" for hierarchy \"MUXAB:inst13\"" {  } { { "PRIN.bdf" "inst13" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -8 -656 -464 104 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448138348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CHANGEBUT CHANGEBUT:inst1 " "Elaborating entity \"CHANGEBUT\" for hierarchy \"CHANGEBUT:inst1\"" {  } { { "PRIN.bdf" "inst1" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 24 -1136 -984 104 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448138350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAND FAND:inst2 " "Elaborating entity \"FAND\" for hierarchy \"FAND:inst2\"" {  } { { "PRIN.bdf" "inst2" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 56 -248 -96 136 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448138352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FXOR FXOR:inst3 " "Elaborating entity \"FXOR\" for hierarchy \"FXOR:inst3\"" {  } { { "PRIN.bdf" "inst3" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 136 -272 -120 216 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448138354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOVECT FTOVECT:inst10 " "Elaborating entity \"FTOVECT\" for hierarchy \"FTOVECT:inst10\"" {  } { { "PRIN.bdf" "inst10" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 240 -64 72 384 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448138356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTIPLICADOR MULTIPLICADOR:inst4 " "Elaborating entity \"MULTIPLICADOR\" for hierarchy \"MULTIPLICADOR:inst4\"" {  } { { "PRIN.bdf" "inst4" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 240 -696 -600 400 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448138357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA MULTIPLICADOR:inst4\|HA:inst12 " "Elaborating entity \"HA\" for hierarchy \"MULTIPLICADOR:inst4\|HA:inst12\"" {  } { { "MULTIPLICADOR.bdf" "inst12" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTIPLICADOR.bdf" { { 192 488 584 288 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448138359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA MULTIPLICADOR:inst4\|FA:inst9 " "Elaborating entity \"FA\" for hierarchy \"MULTIPLICADOR:inst4\|FA:inst9\"" {  } { { "MULTIPLICADOR.bdf" "inst9" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTIPLICADOR.bdf" { { 304 648 760 400 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448138361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOTF NOTF:inst5 " "Elaborating entity \"NOTF\" for hierarchy \"NOTF:inst5\"" {  } { { "PRIN.bdf" "inst5" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -160 -264 -112 -80 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448138364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESTADOR RESTADOR:inst6 " "Elaborating entity \"RESTADOR\" for hierarchy \"RESTADOR:inst6\"" {  } { { "PRIN.bdf" "inst6" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -16 -256 -104 64 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448138366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fotovect fotovect:inst20 " "Elaborating entity \"fotovect\" for hierarchy \"fotovect:inst20\"" {  } { { "PRIN.bdf" "inst20" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 104 -544 -408 216 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448138368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumas sumas:inst19 " "Elaborating entity \"sumas\" for hierarchy \"sumas:inst19\"" {  } { { "PRIN.bdf" "inst19" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 400 -688 -592 560 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448138370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MULTPRIN:inst9\|S\[2\] " "LATCH primitive \"MULTPRIN:inst9\|S\[2\]\" is permanently enabled" {  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538448138628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MULTPRIN:inst9\|S\[4\] " "LATCH primitive \"MULTPRIN:inst9\|S\[4\]\" is permanently enabled" {  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538448138628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MULTPRIN:inst9\|S\[3\] " "LATCH primitive \"MULTPRIN:inst9\|S\[3\]\" is permanently enabled" {  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538448138628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MULTPRIN:inst9\|S\[5\] " "LATCH primitive \"MULTPRIN:inst9\|S\[5\]\" is permanently enabled" {  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538448138628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "superif:inst18\|bcd2\[2\] " "Latch superif:inst18\|bcd2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S1 " "Ports D and ENA on the latch are fed by the same signal S1" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 464 -368 -192 480 "S1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448138841 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR S1 " "Ports ENA and CLR on the latch are fed by the same signal S1" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 464 -368 -192 480 "S1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448138841 ""}  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538448138841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "superif:inst18\|bcd\[2\] " "Latch superif:inst18\|bcd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S1 " "Ports D and ENA on the latch are fed by the same signal S1" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 464 -368 -192 480 "S1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448138841 ""}  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538448138841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "superif:inst18\|bcd\[0\] " "Latch superif:inst18\|bcd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S0 " "Ports D and ENA on the latch are fed by the same signal S0" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 448 -368 -192 464 "S0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448138841 ""}  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538448138841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "superif:inst18\|bcd2\[3\] " "Latch superif:inst18\|bcd2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S0 " "Ports D and ENA on the latch are fed by the same signal S0" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 448 -368 -192 464 "S0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448138841 ""}  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538448138841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "superif:inst18\|bcd\[3\] " "Latch superif:inst18\|bcd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S0 " "Ports D and ENA on the latch are fed by the same signal S0" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 448 -368 -192 464 "S0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448138841 ""}  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538448138841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "superif:inst18\|bcd2\[1\] " "Latch superif:inst18\|bcd2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S1 " "Ports D and ENA on the latch are fed by the same signal S1" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 464 -368 -192 480 "S1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448138842 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR S1 " "Ports ENA and CLR on the latch are fed by the same signal S1" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 464 -368 -192 480 "S1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448138842 ""}  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538448138842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "superif:inst18\|bcd\[1\] " "Latch superif:inst18\|bcd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S1 " "Ports D and ENA on the latch are fed by the same signal S1" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 464 -368 -192 480 "S1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448138842 ""}  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538448138842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "superif:inst18\|ledcomp " "Latch superif:inst18\|ledcomp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S0 " "Ports D and ENA on the latch are fed by the same signal S0" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 448 -368 -192 464 "S0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448138842 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR S1 " "Ports ENA and CLR on the latch are fed by the same signal S1" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 464 -368 -192 480 "S1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448138842 ""}  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538448138842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "superif:inst18\|minusled " "Latch superif:inst18\|minusled has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S0 " "Ports D and ENA on the latch are fed by the same signal S0" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 448 -368 -192 464 "S0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448138842 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR S0 " "Ports ENA and CLR on the latch are fed by the same signal S0" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 448 -368 -192 464 "S0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448138842 ""}  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538448138842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MULTPRIN:inst9\|S\[1\] " "Latch MULTPRIN:inst9\|S\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S1 " "Ports D and ENA on the latch are fed by the same signal S1" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 464 -368 -192 480 "S1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448138842 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR S1 " "Ports ENA and CLR on the latch are fed by the same signal S1" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 464 -368 -192 480 "S1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448138842 ""}  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538448138842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MULTPRIN:inst9\|S\[0\] " "Latch MULTPRIN:inst9\|S\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S1 " "Ports D and ENA on the latch are fed by the same signal S1" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 464 -368 -192 480 "S1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448138842 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR S1 " "Ports ENA and CLR on the latch are fed by the same signal S1" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 464 -368 -192 480 "S1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448138842 ""}  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538448138842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "superif:inst18\|bcd\[2\] " "LATCH primitive \"superif:inst18\|bcd\[2\]\" is permanently enabled" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538448138932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "superif:inst18\|bcd\[0\] " "LATCH primitive \"superif:inst18\|bcd\[0\]\" is permanently enabled" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538448138932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "superif:inst18\|bcd2\[3\] " "LATCH primitive \"superif:inst18\|bcd2\[3\]\" is permanently enabled" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538448138932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "superif:inst18\|bcd\[3\] " "LATCH primitive \"superif:inst18\|bcd\[3\]\" is permanently enabled" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538448138932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "superif:inst18\|bcd\[1\] " "LATCH primitive \"superif:inst18\|bcd\[1\]\" is permanently enabled" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538448138932 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538448139016 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538448139733 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448139733 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "147 " "Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538448139775 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538448139775 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538448139775 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538448139775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538448139793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 01 21:42:19 2018 " "Processing ended: Mon Oct 01 21:42:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538448139793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538448139793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538448139793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448139793 ""}
