
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_2816:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x59b0d6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d59b0d6; op2val:0x0;
op3val:0x4fe0000; valaddr_reg:x3; val_offset:8448*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8448*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2817:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x59b0d6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d59b0d6; op2val:0x0;
op3val:0x4ff0000; valaddr_reg:x3; val_offset:8451*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8451*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2818:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x59b0d6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d59b0d6; op2val:0x0;
op3val:0x4ff8000; valaddr_reg:x3; val_offset:8454*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8454*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2819:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x59b0d6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d59b0d6; op2val:0x0;
op3val:0x4ffc000; valaddr_reg:x3; val_offset:8457*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8457*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2820:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x59b0d6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d59b0d6; op2val:0x0;
op3val:0x4ffe000; valaddr_reg:x3; val_offset:8460*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8460*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2821:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x59b0d6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d59b0d6; op2val:0x0;
op3val:0x4fff000; valaddr_reg:x3; val_offset:8463*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8463*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2822:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x59b0d6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d59b0d6; op2val:0x0;
op3val:0x4fff800; valaddr_reg:x3; val_offset:8466*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8466*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2823:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x59b0d6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d59b0d6; op2val:0x0;
op3val:0x4fffc00; valaddr_reg:x3; val_offset:8469*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8469*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2824:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x59b0d6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d59b0d6; op2val:0x0;
op3val:0x4fffe00; valaddr_reg:x3; val_offset:8472*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8472*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2825:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x59b0d6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d59b0d6; op2val:0x0;
op3val:0x4ffff00; valaddr_reg:x3; val_offset:8475*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8475*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2826:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x59b0d6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d59b0d6; op2val:0x0;
op3val:0x4ffff80; valaddr_reg:x3; val_offset:8478*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8478*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2827:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x59b0d6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d59b0d6; op2val:0x0;
op3val:0x4ffffc0; valaddr_reg:x3; val_offset:8481*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8481*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2828:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x59b0d6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d59b0d6; op2val:0x0;
op3val:0x4ffffe0; valaddr_reg:x3; val_offset:8484*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8484*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2829:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x59b0d6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d59b0d6; op2val:0x0;
op3val:0x4fffff0; valaddr_reg:x3; val_offset:8487*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8487*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2830:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x59b0d6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d59b0d6; op2val:0x0;
op3val:0x4fffff8; valaddr_reg:x3; val_offset:8490*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8490*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2831:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x59b0d6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d59b0d6; op2val:0x0;
op3val:0x4fffffc; valaddr_reg:x3; val_offset:8493*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8493*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2832:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x59b0d6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d59b0d6; op2val:0x0;
op3val:0x4fffffe; valaddr_reg:x3; val_offset:8496*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8496*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2833:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x59b0d6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d59b0d6; op2val:0x0;
op3val:0x4ffffff; valaddr_reg:x3; val_offset:8499*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8499*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2834:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e000000; valaddr_reg:x3; val_offset:8502*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8502*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2835:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e000001; valaddr_reg:x3; val_offset:8505*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8505*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2836:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e000003; valaddr_reg:x3; val_offset:8508*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8508*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2837:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e000007; valaddr_reg:x3; val_offset:8511*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8511*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2838:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e00000f; valaddr_reg:x3; val_offset:8514*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8514*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2839:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e00001f; valaddr_reg:x3; val_offset:8517*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8517*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2840:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e00003f; valaddr_reg:x3; val_offset:8520*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8520*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2841:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e00007f; valaddr_reg:x3; val_offset:8523*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8523*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2842:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e0000ff; valaddr_reg:x3; val_offset:8526*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8526*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2843:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e0001ff; valaddr_reg:x3; val_offset:8529*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8529*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2844:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e0003ff; valaddr_reg:x3; val_offset:8532*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8532*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2845:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e0007ff; valaddr_reg:x3; val_offset:8535*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8535*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2846:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e000fff; valaddr_reg:x3; val_offset:8538*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8538*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2847:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e001fff; valaddr_reg:x3; val_offset:8541*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8541*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2848:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e003fff; valaddr_reg:x3; val_offset:8544*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8544*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2849:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e007fff; valaddr_reg:x3; val_offset:8547*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8547*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2850:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e00ffff; valaddr_reg:x3; val_offset:8550*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8550*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2851:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e01ffff; valaddr_reg:x3; val_offset:8553*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8553*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2852:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e03ffff; valaddr_reg:x3; val_offset:8556*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8556*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2853:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e07ffff; valaddr_reg:x3; val_offset:8559*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8559*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2854:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e0fffff; valaddr_reg:x3; val_offset:8562*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8562*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2855:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e1fffff; valaddr_reg:x3; val_offset:8565*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8565*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2856:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e3fffff; valaddr_reg:x3; val_offset:8568*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8568*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2857:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e400000; valaddr_reg:x3; val_offset:8571*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8571*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2858:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e600000; valaddr_reg:x3; val_offset:8574*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8574*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2859:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e700000; valaddr_reg:x3; val_offset:8577*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8577*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2860:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e780000; valaddr_reg:x3; val_offset:8580*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8580*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2861:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e7c0000; valaddr_reg:x3; val_offset:8583*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8583*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2862:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e7e0000; valaddr_reg:x3; val_offset:8586*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8586*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2863:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e7f0000; valaddr_reg:x3; val_offset:8589*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8589*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2864:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e7f8000; valaddr_reg:x3; val_offset:8592*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8592*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2865:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e7fc000; valaddr_reg:x3; val_offset:8595*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8595*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2866:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e7fe000; valaddr_reg:x3; val_offset:8598*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8598*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2867:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e7ff000; valaddr_reg:x3; val_offset:8601*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8601*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2868:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e7ff800; valaddr_reg:x3; val_offset:8604*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8604*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2869:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e7ffc00; valaddr_reg:x3; val_offset:8607*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8607*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2870:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e7ffe00; valaddr_reg:x3; val_offset:8610*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8610*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2871:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e7fff00; valaddr_reg:x3; val_offset:8613*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8613*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2872:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e7fff80; valaddr_reg:x3; val_offset:8616*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8616*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2873:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e7fffc0; valaddr_reg:x3; val_offset:8619*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8619*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2874:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e7fffe0; valaddr_reg:x3; val_offset:8622*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8622*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2875:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e7ffff0; valaddr_reg:x3; val_offset:8625*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8625*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2876:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e7ffff8; valaddr_reg:x3; val_offset:8628*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8628*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2877:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e7ffffc; valaddr_reg:x3; val_offset:8631*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8631*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2878:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e7ffffe; valaddr_reg:x3; val_offset:8634*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8634*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2879:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3e7fffff; valaddr_reg:x3; val_offset:8637*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8637*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2880:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3f800001; valaddr_reg:x3; val_offset:8640*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8640*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2881:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3f800003; valaddr_reg:x3; val_offset:8643*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8643*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2882:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3f800007; valaddr_reg:x3; val_offset:8646*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8646*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2883:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3f999999; valaddr_reg:x3; val_offset:8649*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8649*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2884:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:8652*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8652*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2885:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:8655*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8655*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2886:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:8658*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8658*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2887:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:8661*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8661*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2888:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:8664*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8664*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2889:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:8667*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8667*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2890:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:8670*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8670*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2891:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:8673*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8673*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2892:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:8676*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8676*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2893:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:8679*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8679*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2894:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:8682*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8682*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2895:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5d18d6 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1434d8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5d18d6; op2val:0x19434d8;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:8685*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8685*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2896:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:8688*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8688*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2897:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:8691*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8691*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2898:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:8694*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8694*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2899:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:8697*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8697*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2900:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:8700*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8700*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2901:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:8703*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8703*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2902:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:8706*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8706*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2903:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:8709*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8709*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2904:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:8712*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8712*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2905:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:8715*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8715*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2906:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:8718*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8718*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2907:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:8721*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8721*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2908:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:8724*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8724*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2909:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:8727*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8727*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2910:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:8730*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8730*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2911:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:8733*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8733*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2912:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x9800000; valaddr_reg:x3; val_offset:8736*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8736*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2913:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x9800001; valaddr_reg:x3; val_offset:8739*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8739*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2914:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x9800003; valaddr_reg:x3; val_offset:8742*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8742*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2915:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x9800007; valaddr_reg:x3; val_offset:8745*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8745*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2916:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x980000f; valaddr_reg:x3; val_offset:8748*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8748*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2917:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x980001f; valaddr_reg:x3; val_offset:8751*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8751*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2918:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x980003f; valaddr_reg:x3; val_offset:8754*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8754*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2919:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x980007f; valaddr_reg:x3; val_offset:8757*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8757*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2920:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x98000ff; valaddr_reg:x3; val_offset:8760*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8760*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2921:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x98001ff; valaddr_reg:x3; val_offset:8763*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8763*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2922:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x98003ff; valaddr_reg:x3; val_offset:8766*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8766*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2923:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x98007ff; valaddr_reg:x3; val_offset:8769*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8769*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2924:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x9800fff; valaddr_reg:x3; val_offset:8772*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8772*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2925:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x9801fff; valaddr_reg:x3; val_offset:8775*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8775*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2926:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x9803fff; valaddr_reg:x3; val_offset:8778*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8778*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2927:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x9807fff; valaddr_reg:x3; val_offset:8781*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8781*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2928:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x980ffff; valaddr_reg:x3; val_offset:8784*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8784*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2929:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x981ffff; valaddr_reg:x3; val_offset:8787*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8787*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2930:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x983ffff; valaddr_reg:x3; val_offset:8790*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8790*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2931:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x987ffff; valaddr_reg:x3; val_offset:8793*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8793*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2932:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x98fffff; valaddr_reg:x3; val_offset:8796*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8796*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2933:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x99fffff; valaddr_reg:x3; val_offset:8799*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8799*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2934:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x9bfffff; valaddr_reg:x3; val_offset:8802*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8802*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2935:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x9c00000; valaddr_reg:x3; val_offset:8805*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8805*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2936:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x9e00000; valaddr_reg:x3; val_offset:8808*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8808*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2937:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x9f00000; valaddr_reg:x3; val_offset:8811*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8811*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2938:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x9f80000; valaddr_reg:x3; val_offset:8814*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8814*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2939:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x9fc0000; valaddr_reg:x3; val_offset:8817*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8817*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2940:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x9fe0000; valaddr_reg:x3; val_offset:8820*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8820*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2941:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x9ff0000; valaddr_reg:x3; val_offset:8823*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8823*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2942:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x9ff8000; valaddr_reg:x3; val_offset:8826*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8826*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2943:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x628968 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d628968; op2val:0x0;
op3val:0x9ffc000; valaddr_reg:x3; val_offset:8829*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8829*0 + 3*22*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2103029974,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83755008,32,FLEN)
NAN_BOXED(2103029974,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83820544,32,FLEN)
NAN_BOXED(2103029974,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83853312,32,FLEN)
NAN_BOXED(2103029974,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83869696,32,FLEN)
NAN_BOXED(2103029974,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83877888,32,FLEN)
NAN_BOXED(2103029974,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83881984,32,FLEN)
NAN_BOXED(2103029974,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83884032,32,FLEN)
NAN_BOXED(2103029974,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83885056,32,FLEN)
NAN_BOXED(2103029974,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83885568,32,FLEN)
NAN_BOXED(2103029974,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83885824,32,FLEN)
NAN_BOXED(2103029974,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83885952,32,FLEN)
NAN_BOXED(2103029974,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83886016,32,FLEN)
NAN_BOXED(2103029974,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83886048,32,FLEN)
NAN_BOXED(2103029974,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83886064,32,FLEN)
NAN_BOXED(2103029974,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83886072,32,FLEN)
NAN_BOXED(2103029974,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83886076,32,FLEN)
NAN_BOXED(2103029974,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83886078,32,FLEN)
NAN_BOXED(2103029974,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83886079,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1040187392,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1040187393,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1040187395,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1040187399,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1040187407,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1040187423,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1040187455,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1040187519,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1040187647,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1040187903,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1040188415,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1040189439,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1040191487,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1040195583,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1040203775,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1040220159,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1040252927,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1040318463,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1040449535,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1040711679,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1041235967,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1042284543,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1044381695,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1044381696,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1046478848,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1047527424,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1048051712,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1048313856,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1048444928,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1048510464,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1048543232,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1048559616,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1048567808,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1048571904,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1048573952,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1048574976,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1048575488,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1048575744,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1048575872,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1048575936,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1048575968,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1048575984,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1048575992,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1048575996,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1048575998,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1048575999,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2103253206,32,FLEN)
NAN_BOXED(26490072,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383552,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383553,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383555,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383559,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383567,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383583,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383615,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383679,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383807,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159384063,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159384575,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159385599,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159387647,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159391743,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159399935,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159416319,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159449087,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159514623,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159645695,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159907839,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(160432127,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(161480703,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(163577855,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(163577856,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(165675008,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(166723584,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167247872,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167510016,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167641088,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167706624,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167739392,32,FLEN)
NAN_BOXED(2103609704,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167755776,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
