\hypertarget{struct_a_d_c___common_init_type_def}{}\section{A\+D\+C\+\_\+\+Common\+Init\+Type\+Def Struct Reference}
\label{struct_a_d_c___common_init_type_def}\index{A\+D\+C\+\_\+\+Common\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Common\+Init\+Type\+Def}}


A\+DC Common Init structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+adc.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___common_init_type_def_a9ac2a96e9bbbec4b680ab250051a7b54}{A\+D\+C\+\_\+\+Mode}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___common_init_type_def_a4b968331be8f4a43ef31c18f4422df4b}{A\+D\+C\+\_\+\+Prescaler}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___common_init_type_def_a421063e29be85798195ea5f2e6c26fbd}{A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___common_init_type_def_a2828abd59ed1777ae66c642d89be410e}{A\+D\+C\+\_\+\+Two\+Sampling\+Delay}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
A\+DC Common Init structure definition. 

\subsection{Member Data Documentation}
\index{A\+D\+C\+\_\+\+Common\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Common\+Init\+Type\+Def}!A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode@{A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode}}
\index{A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode@{A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode}!A\+D\+C\+\_\+\+Common\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Common\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode}{ADC_DMAAccessMode}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Common\+Init\+Type\+Def\+::\+A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode}\hypertarget{struct_a_d_c___common_init_type_def_a421063e29be85798195ea5f2e6c26fbd}{}\label{struct_a_d_c___common_init_type_def_a421063e29be85798195ea5f2e6c26fbd}
Configures the Direct memory access mode for multi A\+DC mode. This parameter can be a value of \hyperlink{group___a_d_c___direct__memory__access__mode__for__multi__mode}{A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode} \index{A\+D\+C\+\_\+\+Common\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Common\+Init\+Type\+Def}!A\+D\+C\+\_\+\+Mode@{A\+D\+C\+\_\+\+Mode}}
\index{A\+D\+C\+\_\+\+Mode@{A\+D\+C\+\_\+\+Mode}!A\+D\+C\+\_\+\+Common\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Common\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+Mode}{ADC_Mode}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Common\+Init\+Type\+Def\+::\+A\+D\+C\+\_\+\+Mode}\hypertarget{struct_a_d_c___common_init_type_def_a9ac2a96e9bbbec4b680ab250051a7b54}{}\label{struct_a_d_c___common_init_type_def_a9ac2a96e9bbbec4b680ab250051a7b54}
Configures the A\+DC to operate in independent or multi mode. This parameter can be a value of \hyperlink{group___a_d_c___common__mode}{A\+D\+C\+\_\+\+Common\+\_\+mode} \index{A\+D\+C\+\_\+\+Common\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Common\+Init\+Type\+Def}!A\+D\+C\+\_\+\+Prescaler@{A\+D\+C\+\_\+\+Prescaler}}
\index{A\+D\+C\+\_\+\+Prescaler@{A\+D\+C\+\_\+\+Prescaler}!A\+D\+C\+\_\+\+Common\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Common\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+Prescaler}{ADC_Prescaler}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Common\+Init\+Type\+Def\+::\+A\+D\+C\+\_\+\+Prescaler}\hypertarget{struct_a_d_c___common_init_type_def_a4b968331be8f4a43ef31c18f4422df4b}{}\label{struct_a_d_c___common_init_type_def_a4b968331be8f4a43ef31c18f4422df4b}
Select the frequency of the clock to the A\+DC. The clock is common for all the A\+D\+Cs. This parameter can be a value of \hyperlink{group___a_d_c___prescaler}{A\+D\+C\+\_\+\+Prescaler} \index{A\+D\+C\+\_\+\+Common\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Common\+Init\+Type\+Def}!A\+D\+C\+\_\+\+Two\+Sampling\+Delay@{A\+D\+C\+\_\+\+Two\+Sampling\+Delay}}
\index{A\+D\+C\+\_\+\+Two\+Sampling\+Delay@{A\+D\+C\+\_\+\+Two\+Sampling\+Delay}!A\+D\+C\+\_\+\+Common\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Common\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+Two\+Sampling\+Delay}{ADC_TwoSamplingDelay}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Common\+Init\+Type\+Def\+::\+A\+D\+C\+\_\+\+Two\+Sampling\+Delay}\hypertarget{struct_a_d_c___common_init_type_def_a2828abd59ed1777ae66c642d89be410e}{}\label{struct_a_d_c___common_init_type_def_a2828abd59ed1777ae66c642d89be410e}
Configures the Delay between 2 sampling phases. This parameter can be a value of \hyperlink{group___a_d_c__delay__between__2__sampling__phases}{A\+D\+C\+\_\+delay\+\_\+between\+\_\+2\+\_\+sampling\+\_\+phases} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+lib/include/\hyperlink{stm32f4xx__adc_8h}{stm32f4xx\+\_\+adc.\+h}\end{DoxyCompactItemize}
