#NET  XADC_DXN                  LOC = AC20; # Bank   0 - DXN_0
#NET  XADC_DXP                  LOC = AC21; # Bank   0 - DXP_0
#NET  XADC_AGND                 LOC = AA20; # Bank   0 - VREFN_0
#NET  XADC_VREFP                LOC = AB21; # Bank   0 - VREFP_0
#NET  XADC_VP_R                 LOC = AA21; # Bank   0 - VP_0
#NET  XADC_VN_R                 LOC = AB20; # Bank   0 - VN_0
#NET  VCCAUX                    LOC = N11 ; # Bank   0 - VCCBATT_0
#NET  FPGA_CCLK                 LOC = N10 ; # Bank   0 - CCLK_0
#NET  FPGA_TCK_BUF              LOC = P10 ; # Bank   0 - TCK_0
#NET  FPGA_TMS_BUF              LOC = P11 ; # Bank   0 - TMS_0
#NET  FPGA_TDI_BUF              LOC = T10 ; # Bank   0 - TDI_0
#NET  FPGA_INIT_B               LOC = AG11; # Bank   0 - INIT_B_0
#NET  FPGA_PROG_B               LOC = AJ11; # Bank   0 - PROGRAM_B_0
#NET  GND                       LOC = AH10; # Bank   0 - CFGBVS_0
#NET  FPGA_DONE                 LOC = AL11; # Bank   0 - DONE_0
#NET  FPGA_M2                   LOC = AJ10; # Bank   0 - M2_0
#NET  FPGA_M0                   LOC = AL10; # Bank   0 - M0_0
#NET  FPGA_M1                   LOC = AK10; # Bank   0 - M1_0
#NET  JTAG_TDO                  LOC = R10 ; # Bank   0 - TDO_0
set_property PACKAGE_PIN AR35 [get_ports {led[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[4]}]
set_property PACKAGE_PIN AU34 [get_ports SI5324_INT_ALM_LS]
set_property IOSTANDARD LVCMOS18 [get_ports SI5324_INT_ALM_LS]
set_property PACKAGE_PIN AT36 [get_ports SI5324_RST_LS]
set_property IOSTANDARD LVCMOS18 [get_ports SI5324_RST_LS]
set_property PACKAGE_PIN AU36 [get_ports USB_UART_RX]
set_property IOSTANDARD LVCMOS18 [get_ports USB_UART_RX]
set_property PACKAGE_PIN AT32 [get_ports USB_UART_RTS]
set_property IOSTANDARD LVCMOS18 [get_ports USB_UART_RTS]
set_property PACKAGE_PIN AU33 [get_ports USB_UART_TX]
set_property IOSTANDARD LVCMOS18 [get_ports USB_UART_TX]
set_property PACKAGE_PIN AR34 [get_ports USB_UART_CTS]
set_property IOSTANDARD LVCMOS18 [get_ports USB_UART_CTS]
set_property PACKAGE_PIN AT35 [get_ports IIC_SCL_MAIN_LS]
set_property IOSTANDARD LVCMOS18 [get_ports IIC_SCL_MAIN_LS]
set_property PACKAGE_PIN AU32 [get_ports IIC_SDA_MAIN_LS]
set_property IOSTANDARD LVCMOS18 [get_ports IIC_SDA_MAIN_LS]
set_property PACKAGE_PIN AV33 [get_ports PCIE_WAKE_B_LS]
set_property IOSTANDARD LVCMOS18 [get_ports PCIE_WAKE_B_LS]
set_property PACKAGE_PIN AW32 [get_ports REC_CLOCK_C_P]
set_property IOSTANDARD LVDS [get_ports REC_CLOCK_C_P]
set_property PACKAGE_PIN AW33 [get_ports REC_CLOCK_C_N]
set_property IOSTANDARD LVDS [get_ports REC_CLOCK_C_N]
set_property PACKAGE_PIN AV35 [get_ports PCIE_PERST_LS]
set_property IOSTANDARD LVCMOS18 [get_ports PCIE_PERST_LS]
set_property PACKAGE_PIN AY33 [get_ports {dipsw[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dipsw[1]}]
set_property PACKAGE_PIN BA31 [get_ports {dipsw[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dipsw[2]}]
set_property PACKAGE_PIN BA32 [get_ports {dipsw[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dipsw[3]}]
set_property PACKAGE_PIN AW30 [get_ports {dipsw[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dipsw[4]}]
set_property PACKAGE_PIN AY30 [get_ports {dipsw[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dipsw[5]}]
set_property PACKAGE_PIN BA30 [get_ports {dipsw[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dipsw[6]}]
set_property PACKAGE_PIN BB31 [get_ports {dipsw[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dipsw[7]}]
set_property PACKAGE_PIN AV30 [get_ports {dipsw[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dipsw[0]}]
3NET  No Connect                LOC = AR30 | IOSTANDARD=LVCMOS18; # Bank  13 VCCO - VCC1V8_FPGA - IO_L19P_T3_13
set_property PACKAGE_PIN AM36 [get_ports FLASH_D0]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_D0]
set_property PACKAGE_PIN AN36 [get_ports FLASH_D1]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_D1]
set_property PACKAGE_PIN AJ36 [get_ports FLASH_D2]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_D2]
set_property PACKAGE_PIN AJ37 [get_ports FLASH_D3]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_D3]
#NET  23N749                    LOC = AP36 | IOSTANDARD=LVCMOS18; # Bank  14 VCCO - VCC1V8_FPGA - IO_L3P_T0_DQS_PUDC_B_14
set_property PACKAGE_PIN AP37 [get_ports FPGA_EMCCLK]
set_property IOSTANDARD LVCMOS18 [get_ports FPGA_EMCCLK]
set_property PACKAGE_PIN AK37 [get_ports FLASH_D4]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_D4]
set_property PACKAGE_PIN AL37 [get_ports FLASH_D5]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_D5]
set_property PACKAGE_PIN AN35 [get_ports FLASH_D6]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_D6]
set_property PACKAGE_PIN AP35 [get_ports FLASH_D7]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_D7]
set_property PACKAGE_PIN AL36 [get_ports FLASH_CE_B]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_CE_B]
set_property PACKAGE_PIN AM37 [get_ports FLASH_D8]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_D8]
set_property PACKAGE_PIN AG33 [get_ports FLASH_D9]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_D9]
set_property PACKAGE_PIN AH33 [get_ports FLASH_D10]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_D10]
set_property PACKAGE_PIN AK35 [get_ports FLASH_D11]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_D11]
set_property PACKAGE_PIN AL35 [get_ports FLASH_D12]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_D12]
set_property PACKAGE_PIN AJ31 [get_ports FLASH_D13]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_D13]
set_property PACKAGE_PIN AH34 [get_ports FLASH_D14]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_D14]
set_property PACKAGE_PIN AJ35 [get_ports FLASH_D15]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_D15]
set_property PACKAGE_PIN AK34 [get_ports USER_CLOCK_P]
set_property IOSTANDARD LVDS [get_ports USER_CLOCK_P]
set_property PACKAGE_PIN AL34 [get_ports USER_CLOCK_N]
set_property IOSTANDARD LVDS [get_ports USER_CLOCK_N]
set_property PACKAGE_PIN AJ32 [get_ports USER_SMA_CLOCK_P]
set_property IOSTANDARD LVDS [get_ports USER_SMA_CLOCK_P]
set_property PACKAGE_PIN AK32 [get_ports USER_SMA_CLOCK_N]
set_property IOSTANDARD LVDS [get_ports USER_SMA_CLOCK_N]
set_property PACKAGE_PIN AL32 [get_ports FMC_C2M_PG_LS]
set_property IOSTANDARD LVCMOS18 [get_ports FMC_C2M_PG_LS]
set_property PACKAGE_PIN AM34 [get_ports FLASH_WAIT]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_WAIT]
set_property PACKAGE_PIN AN34 [get_ports FMC1_HPC_PG_M2C_LS]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_PG_M2C_LS]
set_property PACKAGE_PIN AM31 [get_ports FMC1_HPC_PRSNT_M2C_B_LS]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_PRSNT_M2C_B_LS]
set_property PACKAGE_PIN AM32 [get_ports FLASH_A15]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_A15]
set_property PACKAGE_PIN AM33 [get_ports FLASH_A14]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_A14]
set_property PACKAGE_PIN AN33 [get_ports FLASH_A13]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_A13]
set_property PACKAGE_PIN AL29 [get_ports FLASH_A12]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_A12]
set_property PACKAGE_PIN AL30 [get_ports FLASH_A11]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_A11]
set_property PACKAGE_PIN AH29 [get_ports FLASH_A10]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_A10]
set_property PACKAGE_PIN AH30 [get_ports FLASH_A9]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_A9]
set_property PACKAGE_PIN AJ30 [get_ports FLASH_A8]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_A8]
set_property PACKAGE_PIN AK30 [get_ports FLASH_A7]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_A7]
set_property PACKAGE_PIN AG29 [get_ports FLASH_A6]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_A6]
set_property PACKAGE_PIN AK28 [get_ports FLASH_A5]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_A5]
set_property PACKAGE_PIN AK29 [get_ports FLASH_A4]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_A4]
set_property PACKAGE_PIN AF30 [get_ports FLASH_A3]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_A3]
set_property PACKAGE_PIN AG31 [get_ports FLASH_A2]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_A2]
set_property PACKAGE_PIN AH28 [get_ports FLASH_A1]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_A1]
set_property PACKAGE_PIN AJ28 [get_ports FLASH_A0]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_A0]
#NET  VRN_15                    LOC = AM38 | IOSTANDARD=LVCMOS18; # Bank  15 VCCO - VCC1V8_FPGA - IO_0_VRN_15
set_property PACKAGE_PIN AN38 [get_ports XADC_VAUX0P_R]
set_property IOSTANDARD LVCMOS18 [get_ports XADC_VAUX0P_R]
set_property PACKAGE_PIN AP38 [get_ports XADC_VAUX0N_R]
set_property IOSTANDARD LVCMOS18 [get_ports XADC_VAUX0N_R]
set_property PACKAGE_PIN AM41 [get_ports XADC_VAUX8P_R]
set_property IOSTANDARD LVCMOS18 [get_ports XADC_VAUX8P_R]
set_property PACKAGE_PIN AM42 [get_ports XADC_VAUX8N_R]
set_property IOSTANDARD LVCMOS18 [get_ports XADC_VAUX8N_R]
set_property PACKAGE_PIN AR38 [get_ports XADC_GPIO_0]
set_property IOSTANDARD LVCMOS18 [get_ports XADC_GPIO_0]
set_property PACKAGE_PIN AR39 [get_ports XADC_GPIO_1]
set_property IOSTANDARD LVCMOS18 [get_ports XADC_GPIO_1]
set_property PACKAGE_PIN AN40 [get_ports XADC_GPIO_2]
set_property IOSTANDARD LVCMOS18 [get_ports XADC_GPIO_2]
set_property PACKAGE_PIN AN41 [get_ports XADC_GPIO_3]
set_property IOSTANDARD LVCMOS18 [get_ports XADC_GPIO_3]
set_property PACKAGE_PIN AR37 [get_ports {led[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[2]}]
set_property PACKAGE_PIN AT37 [get_ports {led[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[3]}]
set_property PACKAGE_PIN AM39 [get_ports {led[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[0]}]
set_property PACKAGE_PIN AN39 [get_ports {led[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[1]}]
set_property PACKAGE_PIN AP40 [get_ports button_s]
set_property IOSTANDARD LVCMOS18 [get_ports button_s]
set_property PACKAGE_PIN AR40 [get_ports button_n]
set_property IOSTANDARD LVCMOS18 [get_ports button_n]
set_property PACKAGE_PIN AP41 [get_ports {led[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[5]}]
set_property PACKAGE_PIN AP42 [get_ports {led[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[6]}]
set_property PACKAGE_PIN AU39 [get_ports {led[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[7]}]
set_property PACKAGE_PIN AV39 [get_ports button_c]
set_property IOSTANDARD LVCMOS18 [get_ports button_c]
set_property PACKAGE_PIN AU38 [get_ports button_e]
set_property IOSTANDARD LVCMOS18 [get_ports button_e]
set_property PACKAGE_PIN AV38 [get_ports PMBUS_ALERT_LS]
set_property IOSTANDARD LVCMOS18 [get_ports PMBUS_ALERT_LS]
set_property PACKAGE_PIN AV40 [get_ports CPU_RESET]
set_property IOSTANDARD LVCMOS18 [get_ports CPU_RESET]
set_property PACKAGE_PIN AW40 [get_ports button_w]
set_property IOSTANDARD LVCMOS18 [get_ports button_w]
set_property PACKAGE_PIN AY39 [get_ports PMBUS_DATA_LS]
set_property IOSTANDARD LVCMOS18 [get_ports PMBUS_DATA_LS]
set_property PACKAGE_PIN AW37 [get_ports PMBUS_CLK_LS]
set_property IOSTANDARD LVCMOS18 [get_ports PMBUS_CLK_LS]
set_property PACKAGE_PIN AY37 [get_ports FLASH_ADV_B]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_ADV_B]
set_property PACKAGE_PIN BA37 [get_ports SM_FAN_PWM]
set_property IOSTANDARD LVCMOS18 [get_ports SM_FAN_PWM]
set_property PACKAGE_PIN BB37 [get_ports SM_FAN_TACH]
set_property IOSTANDARD LVCMOS18 [get_ports SM_FAN_TACH]
set_property PACKAGE_PIN BB39 [get_ports FLASH_A23]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_A23]
set_property PACKAGE_PIN BA39 [get_ports FLASH_A22]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_A22]
set_property PACKAGE_PIN BA40 [get_ports FLASH_A21]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_A21]
set_property PACKAGE_PIN AT41 [get_ports FLASH_A20]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_A20]
set_property PACKAGE_PIN AU42 [get_ports FLASH_A19]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_A19]
set_property PACKAGE_PIN AY42 [get_ports IIC_MUX_RESET_B_LS]
set_property IOSTANDARD LVCMOS18 [get_ports IIC_MUX_RESET_B_LS]
set_property PACKAGE_PIN BA42 [get_ports FLASH_A18]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_A18]
set_property PACKAGE_PIN AU41 [get_ports FLASH_A17]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_A17]
set_property PACKAGE_PIN AV41 [get_ports FLASH_A16]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_A16]
set_property PACKAGE_PIN BA41 [get_ports FLASH_OE_B]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_OE_B]
set_property PACKAGE_PIN BB41 [get_ports FLASH_FWE_B]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_FWE_B]
set_property PACKAGE_PIN AW41 [get_ports FLASH_A25]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_A25]
set_property PACKAGE_PIN AW42 [get_ports FLASH_A24]
set_property IOSTANDARD LVCMOS18 [get_ports FLASH_A24]
#NET  VRP_15                    LOC = AU37 | IOSTANDARD=LVCMOS18; # Bank  15 VCCO - VCC1V8_FPGA - IO_25_VRP_15
set_property PACKAGE_PIN Y38 [get_ports SFP1_TX_FAULT_LS]
set_property IOSTANDARD LVCMOS18 [get_ports SFP1_TX_FAULT_LS]
set_property PACKAGE_PIN AB41 [get_ports SFP1_TX_DISABLE_LS_B]
set_property IOSTANDARD LVCMOS18 [get_ports SFP1_TX_DISABLE_LS_B]
set_property PACKAGE_PIN AB42 [get_ports SFP1_MOD_DETECT_LS]
set_property IOSTANDARD LVCMOS18 [get_ports SFP1_MOD_DETECT_LS]
set_property PACKAGE_PIN W40 [get_ports SFP1_RS0_LS]
set_property IOSTANDARD LVCMOS18 [get_ports SFP1_RS0_LS]
set_property PACKAGE_PIN Y40 [get_ports SFP1_RS1_LS]
set_property IOSTANDARD LVCMOS18 [get_ports SFP1_RS1_LS]
set_property PACKAGE_PIN Y39 [get_ports SFP1_LOS_LS]
set_property IOSTANDARD LVCMOS18 [get_ports SFP1_LOS_LS]
set_property PACKAGE_PIN AA39 [get_ports SFP2_TX_FAULT_LS]
set_property IOSTANDARD LVCMOS18 [get_ports SFP2_TX_FAULT_LS]
set_property PACKAGE_PIN Y42 [get_ports SFP2_TX_DISABLE_LS_B]
set_property IOSTANDARD LVCMOS18 [get_ports SFP2_TX_DISABLE_LS_B]
set_property PACKAGE_PIN AA42 [get_ports SFP2_MOD_DETECT_LS]
set_property IOSTANDARD LVCMOS18 [get_ports SFP2_MOD_DETECT_LS]
set_property PACKAGE_PIN AB38 [get_ports SFP2_RS0_LS]
set_property IOSTANDARD LVCMOS18 [get_ports SFP2_RS0_LS]
set_property PACKAGE_PIN AB39 [get_ports SFP2_RS1_LS]
set_property IOSTANDARD LVCMOS18 [get_ports SFP2_RS1_LS]
set_property PACKAGE_PIN AA40 [get_ports SFP2_LOS_LS]
set_property IOSTANDARD LVCMOS18 [get_ports SFP2_LOS_LS]
set_property PACKAGE_PIN AA41 [get_ports SFP3_TX_FAULT_LS]
set_property IOSTANDARD LVCMOS18 [get_ports SFP3_TX_FAULT_LS]
set_property PACKAGE_PIN AC38 [get_ports SFP3_TX_DISABLE_LS_B]
set_property IOSTANDARD LVCMOS18 [get_ports SFP3_TX_DISABLE_LS_B]
set_property PACKAGE_PIN AC39 [get_ports SFP3_MOD_DETECT_LS]
set_property IOSTANDARD LVCMOS18 [get_ports SFP3_MOD_DETECT_LS]
set_property PACKAGE_PIN AD42 [get_ports SFP3_RS0_LS]
set_property IOSTANDARD LVCMOS18 [get_ports SFP3_RS0_LS]
set_property PACKAGE_PIN AE42 [get_ports SFP3_RS1_LS]
set_property IOSTANDARD LVCMOS18 [get_ports SFP3_RS1_LS]
set_property PACKAGE_PIN AD38 [get_ports SFP3_LOS_LS]
set_property IOSTANDARD LVCMOS18 [get_ports SFP3_LOS_LS]
set_property PACKAGE_PIN AE38 [get_ports SFP4_TX_FAULT_LS]
set_property IOSTANDARD LVCMOS18 [get_ports SFP4_TX_FAULT_LS]
set_property PACKAGE_PIN AC40 [get_ports SFP4_TX_DISABLE_LS_B]
set_property IOSTANDARD LVCMOS18 [get_ports SFP4_TX_DISABLE_LS_B]
set_property PACKAGE_PIN AC41 [get_ports SFP4_MOD_DETECT_LS]
set_property IOSTANDARD LVCMOS18 [get_ports SFP4_MOD_DETECT_LS]
set_property PACKAGE_PIN AE39 [get_ports SFP4_RS0_LS]
set_property IOSTANDARD LVCMOS18 [get_ports SFP4_RS0_LS]
set_property PACKAGE_PIN AE40 [get_ports SFP4_RS1_LS]
set_property IOSTANDARD LVCMOS18 [get_ports SFP4_RS1_LS]
set_property PACKAGE_PIN AD40 [get_ports SFP4_LOS_LS]
set_property IOSTANDARD LVCMOS18 [get_ports SFP4_LOS_LS]
#NET  VRN_19                    LOC = L36  | IOSTANDARD=LVCMOS18; # Bank  19 VCCO - VCC1V8_FPGA - IO_0_VRN_19
set_property PACKAGE_PIN H40 [get_ports FMC1_HPC_LA04_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA04_P]
set_property PACKAGE_PIN H41 [get_ports FMC1_HPC_LA04_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA04_N]
set_property PACKAGE_PIN H39 [get_ports FMC1_HPC_LA13_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA13_P]
set_property PACKAGE_PIN G39 [get_ports FMC1_HPC_LA13_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA13_N]
set_property PACKAGE_PIN G41 [get_ports FMC1_HPC_LA07_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA07_P]
set_property PACKAGE_PIN G42 [get_ports FMC1_HPC_LA07_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA07_N]
set_property PACKAGE_PIN F40 [get_ports FMC1_HPC_LA11_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA11_P]
set_property PACKAGE_PIN F41 [get_ports FMC1_HPC_LA11_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA11_N]
set_property PACKAGE_PIN J40 [get_ports FMC1_HPC_LA01_CC_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA01_CC_P]
set_property PACKAGE_PIN J41 [get_ports FMC1_HPC_LA01_CC_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA01_CC_N]
set_property PACKAGE_PIN K39 [get_ports FMC1_HPC_LA00_CC_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA00_CC_P]
set_property PACKAGE_PIN K40 [get_ports FMC1_HPC_LA00_CC_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA00_CC_N]
set_property PACKAGE_PIN L39 [get_ports FMC1_HPC_CLK0_M2C_P]
set_property IOSTANDARD LVDS [get_ports FMC1_HPC_CLK0_M2C_P]
set_property PACKAGE_PIN L40 [get_ports FMC1_HPC_CLK0_M2C_N]
set_property IOSTANDARD LVDS [get_ports FMC1_HPC_CLK0_M2C_N]
set_property PACKAGE_PIN M41 [get_ports FMC1_HPC_LA05_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA05_P]
set_property PACKAGE_PIN L41 [get_ports FMC1_HPC_LA05_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA05_N]
set_property PACKAGE_PIN K42 [get_ports FMC1_HPC_LA06_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA06_P]
set_property PACKAGE_PIN J42 [get_ports FMC1_HPC_LA06_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA06_N]
set_property PACKAGE_PIN M42 [get_ports FMC1_HPC_LA03_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA03_P]
set_property PACKAGE_PIN L42 [get_ports FMC1_HPC_LA03_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA03_N]
set_property PACKAGE_PIN K37 [get_ports FMC1_HPC_LA16_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA16_P]
set_property PACKAGE_PIN K38 [get_ports FMC1_HPC_LA16_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA16_N]
set_property PACKAGE_PIN M36 [get_ports FMC1_HPC_LA15_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA15_P]
set_property PACKAGE_PIN L37 [get_ports FMC1_HPC_LA15_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA15_N]
set_property PACKAGE_PIN P41 [get_ports FMC1_HPC_LA02_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA02_P]
set_property PACKAGE_PIN N41 [get_ports FMC1_HPC_LA02_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA02_N]
set_property PACKAGE_PIN M37 [get_ports FMC1_HPC_LA08_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA08_P]
set_property PACKAGE_PIN M38 [get_ports FMC1_HPC_LA08_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA08_N]
set_property PACKAGE_PIN R42 [get_ports FMC1_HPC_LA09_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA09_P]
set_property PACKAGE_PIN P42 [get_ports FMC1_HPC_LA09_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA09_N]
set_property PACKAGE_PIN N38 [get_ports FMC1_HPC_LA10_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA10_P]
set_property PACKAGE_PIN M39 [get_ports FMC1_HPC_LA10_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA10_N]
set_property PACKAGE_PIN R40 [get_ports FMC1_HPC_LA12_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA12_P]
set_property PACKAGE_PIN P40 [get_ports FMC1_HPC_LA12_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA12_N]
set_property PACKAGE_PIN N39 [get_ports FMC1_HPC_LA14_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA14_P]
set_property PACKAGE_PIN N40 [get_ports FMC1_HPC_LA14_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA14_N]
#NET  VRP_19                    LOC = N36  | IOSTANDARD=LVCMOS18; # Bank  19 VCCO - VCC1V8_FPGA - IO_25_VRP_19
#NET  VRN_31                    LOC = AM14 | IOSTANDARD=SSTL15; # Bank  31 VCCO - VCC1V5_FPGA - IO_0_VRN_31
set_property PACKAGE_PIN AJ16 [get_ports DDR3_B_D52]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D52]
set_property PACKAGE_PIN AJ15 [get_ports DDR3_B_D49]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D49]
set_property PACKAGE_PIN AK14 [get_ports DDR3_B_D50]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D50]
set_property PACKAGE_PIN AK13 [get_ports DDR3_B_D55]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D55]
set_property PACKAGE_PIN AK15 [get_ports DDR3_B_DQS6_P]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_B_DQS6_P]
set_property PACKAGE_PIN AL14 [get_ports DDR3_B_DQS6_N]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_B_DQS6_N]
set_property PACKAGE_PIN AJ13 [get_ports DDR3_B_D54]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D54]
set_property PACKAGE_PIN AJ12 [get_ports DDR3_B_D51]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D51]
set_property PACKAGE_PIN AL16 [get_ports DDR3_B_D53]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D53]
set_property PACKAGE_PIN AL15 [get_ports DDR3_B_D48]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D48]
set_property PACKAGE_PIN AK12 [get_ports DDR3_B_DM6]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_DM6]
#NET  VTTVREF                   LOC = AL12 | IOSTANDARD=SSTL15; # Bank  31 VCCO - VCC1V5_FPGA - IO_L6N_T0_VREF_31
set_property PACKAGE_PIN AM13 [get_ports DDR3_B_D60]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D60]
set_property PACKAGE_PIN AN13 [get_ports DDR3_B_D61]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D61]
set_property PACKAGE_PIN AM12 [get_ports DDR3_B_D58]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D58]
set_property PACKAGE_PIN AM11 [get_ports DDR3_B_D62]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D62]
set_property PACKAGE_PIN AN15 [get_ports DDR3_B_DQS7_P]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_B_DQS7_P]
set_property PACKAGE_PIN AN14 [get_ports DDR3_B_DQS7_N]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_B_DQS7_N]
set_property PACKAGE_PIN AN11 [get_ports DDR3_B_D63]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D63]
set_property PACKAGE_PIN AP11 [get_ports DDR3_B_D59]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D59]
set_property PACKAGE_PIN AR14 [get_ports DDR3_B_D56]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D56]
set_property PACKAGE_PIN AT14 [get_ports DDR3_B_D57]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D57]
set_property PACKAGE_PIN AP13 [get_ports DDR3_B_DM7]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_DM7]
set_property PACKAGE_PIN AU14 [get_ports DDR3_B_D43]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D43]
set_property PACKAGE_PIN AU13 [get_ports DDR3_B_D41]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D41]
set_property PACKAGE_PIN AV13 [get_ports DDR3_B_D44]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D44]
set_property PACKAGE_PIN AW13 [get_ports DDR3_B_D45]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D45]
set_property PACKAGE_PIN AP12 [get_ports DDR3_B_DQS5_P]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_B_DQS5_P]
set_property PACKAGE_PIN AR12 [get_ports DDR3_B_DQS5_N]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_B_DQS5_N]
set_property PACKAGE_PIN AR15 [get_ports DDR3_B_D47]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D47]
set_property PACKAGE_PIN AT15 [get_ports DDR3_B_D46]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D46]
set_property PACKAGE_PIN AT12 [get_ports DDR3_B_D42]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D42]
set_property PACKAGE_PIN AU12 [get_ports DDR3_B_D40]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D40]
set_property PACKAGE_PIN AV15 [get_ports DDR3_B_DM5]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_DM5]
set_property PACKAGE_PIN AW15 [get_ports DDR3_B_D33]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D33]
#NET  VTTVREF                   LOC = AY15 | IOSTANDARD=SSTL15; # Bank  31 VCCO - VCC1V5_FPGA - IO_L19N_T3_VREF_31
set_property PACKAGE_PIN AW12 [get_ports DDR3_B_D36]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D36]
set_property PACKAGE_PIN AY12 [get_ports DDR3_B_D38]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D38]
set_property PACKAGE_PIN BA15 [get_ports DDR3_B_DQS4_P]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_B_DQS4_P]
set_property PACKAGE_PIN BA14 [get_ports DDR3_B_DQS4_N]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_B_DQS4_N]
set_property PACKAGE_PIN AY14 [get_ports DDR3_B_D32]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D32]
set_property PACKAGE_PIN AY13 [get_ports DDR3_B_D37]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D37]
set_property PACKAGE_PIN BB14 [get_ports DDR3_B_D34]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D34]
set_property PACKAGE_PIN BB13 [get_ports DDR3_B_D35]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D35]
set_property PACKAGE_PIN BA12 [get_ports DDR3_B_D39]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D39]
set_property PACKAGE_PIN BB12 [get_ports DDR3_B_DM4]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_DM4]
#NET  VRP_31                    LOC = AP15 | IOSTANDARD=SSTL15; # Bank  31 VCCO - VCC1V5_FPGA - IO_25_VRP_31
set_property PACKAGE_PIN AL19 [get_ports DDR3_B_A15]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_A15]
set_property PACKAGE_PIN AM19 [get_ports DDR3_B_A14]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_A14]
set_property PACKAGE_PIN AK17 [get_ports DDR3_B_A13]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_A13]
set_property PACKAGE_PIN AL17 [get_ports DDR3_B_A12]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_A12]
set_property PACKAGE_PIN AM18 [get_ports DDR3_B_A11]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_A11]
set_property PACKAGE_PIN AM17 [get_ports DDR3_B_A10]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_A10]
set_property PACKAGE_PIN AK19 [get_ports DDR3_B_A9]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_A9]
set_property PACKAGE_PIN AK18 [get_ports DDR3_B_A8]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_A8]
set_property PACKAGE_PIN AM16 [get_ports DDR3_B_A7]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_A7]
set_property PACKAGE_PIN AN16 [get_ports DDR3_B_A6]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_A6]
set_property PACKAGE_PIN AJ18 [get_ports DDR3_B_A5]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_A5]
#NET  VTTVREF                   LOC = AJ17 | IOSTANDARD=SSTL15; # Bank  32 VCCO - VCC1V5_FPGA - IO_L6N_T0_VREF_32
set_property PACKAGE_PIN AP18 [get_ports DDR3_B_A4]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_A4]
set_property PACKAGE_PIN AP17 [get_ports DDR3_B_A3]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_A3]
set_property PACKAGE_PIN AP20 [get_ports DDR3_B_A2]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_A2]
set_property PACKAGE_PIN AR19 [get_ports DDR3_B_A1]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_A1]
set_property PACKAGE_PIN AN19 [get_ports DDR3_B_A0]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_A0]
set_property PACKAGE_PIN AN18 [get_ports DDR3_B_BA2]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_BA2]
set_property PACKAGE_PIN AR18 [get_ports DDR3_B_BA1]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_BA1]
set_property PACKAGE_PIN AR17 [get_ports DDR3_B_BA0]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_BA0]
set_property PACKAGE_PIN AU18 [get_ports DDR3_B_CLK1_P]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_B_CLK1_P]
set_property PACKAGE_PIN AV18 [get_ports DDR3_B_CLK1_N]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_B_CLK1_N]
set_property PACKAGE_PIN AT17 [get_ports DDR3_B_CLK0_P]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_B_CLK0_P]
set_property PACKAGE_PIN AU17 [get_ports DDR3_B_CLK0_N]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_B_CLK0_N]
set_property PACKAGE_PIN AY18 [get_ports SYSCLK_233_P]
set_property IOSTANDARD DIFF_SSTL15 [get_ports SYSCLK_233_P]
set_property PACKAGE_PIN AY17 [get_ports SYSCLK_233_N]
set_property IOSTANDARD DIFF_SSTL15 [get_ports SYSCLK_233_N]
set_property PACKAGE_PIN AW18 [get_ports DDR3_B_CKE1]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_CKE1]
set_property PACKAGE_PIN AW17 [get_ports DDR3_B_CKE0]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_CKE0]
set_property PACKAGE_PIN AU19 [get_ports DDR3_B_WE_B]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_WE_B]
set_property PACKAGE_PIN AV19 [get_ports DDR3_B_RAS_B]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_RAS_B]
set_property PACKAGE_PIN AT20 [get_ports DDR3_B_CAS_B]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_CAS_B]
set_property PACKAGE_PIN AT19 [get_ports DDR3_B_S1_B]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_S1_B]
set_property PACKAGE_PIN AV16 [get_ports DDR3_B_S0_B]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_S0_B]
set_property PACKAGE_PIN AW16 [get_ports DDR3_B_ODT1]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_ODT1]
set_property PACKAGE_PIN AT16 [get_ports DDR3_B_ODT0]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_ODT0]
set_property PACKAGE_PIN AU16 [get_ports DDR3_B_TEMP_EVENT_B]
set_property IOSTANDARD LVCMOS15 [get_ports DDR3_B_TEMP_EVENT_B]
set_property PACKAGE_PIN BB19 [get_ports DDR3_B_RESET_B]
set_property IOSTANDARD LVCMOS15 [get_ports DDR3_B_RESET_B]
#NET  VTTVREF                   LOC = BB18 | IOSTANDARD=SSTL15; # Bank  32 VCCO - VCC1V5_FPGA - IO_L19N_T3_VREF_32
#NET  No Connect                LOC = BB16 | IOSTANDARD=SSTL15; # Bank  32 VCCO - VCC1V5_FPGA - IO_L23N_T3_32
#NET  VRN_33                    LOC = AL24 | IOSTANDARD=SSTL15; # Bank  33 VCCO - VCC1V5_FPGA - IO_0_VRN_33
set_property PACKAGE_PIN AJ23 [get_ports DDR3_B_D9]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D9]
set_property PACKAGE_PIN AK23 [get_ports DDR3_B_D8]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D8]
set_property PACKAGE_PIN AK20 [get_ports DDR3_B_D14]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D14]
set_property PACKAGE_PIN AL20 [get_ports DDR3_B_D15]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D15]
set_property PACKAGE_PIN AJ22 [get_ports DDR3_B_DQS1_P]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_DQS1_P]
set_property PACKAGE_PIN AK22 [get_ports DDR3_B_DQS1_N]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_DQS1_N]
set_property PACKAGE_PIN AL21 [get_ports DDR3_B_D10]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D10]
set_property PACKAGE_PIN AM21 [get_ports DDR3_B_D11]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D11]
set_property PACKAGE_PIN AJ21 [get_ports DDR3_B_D12]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D12]
set_property PACKAGE_PIN AJ20 [get_ports DDR3_B_D13]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D13]
set_property PACKAGE_PIN AL22 [get_ports DDR3_B_DM1]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_DM1]
#NET  VTTVREF                   LOC = AM22 | IOSTANDARD=SSTL15; # Bank  33 VCCO - VCC1V5_FPGA - IO_L6N_T0_VREF_33
set_property PACKAGE_PIN AM24 [get_ports DDR3_B_D1]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D1]
set_property PACKAGE_PIN AN24 [get_ports DDR3_B_D0]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D0]
set_property PACKAGE_PIN AM23 [get_ports DDR3_B_D5]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D5]
set_property PACKAGE_PIN AN23 [get_ports DDR3_B_D4]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D4]
set_property PACKAGE_PIN AP23 [get_ports DDR3_B_DQS0_P]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_B_DQS0_P]
set_property PACKAGE_PIN AP22 [get_ports DDR3_B_DQS0_N]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_B_DQS0_N]
set_property PACKAGE_PIN AN21 [get_ports DDR3_B_D6]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D6]
set_property PACKAGE_PIN AP21 [get_ports DDR3_B_D7]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D7]
set_property PACKAGE_PIN AR23 [get_ports DDR3_B_D3]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D3]
set_property PACKAGE_PIN AR22 [get_ports DDR3_B_D2]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D2]
set_property PACKAGE_PIN AT22 [get_ports DDR3_B_DM0]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_DM0]
set_property PACKAGE_PIN AU23 [get_ports DDR3_B_D20]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D20]
set_property PACKAGE_PIN AV23 [get_ports DDR3_B_D21]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D21]
set_property PACKAGE_PIN AW23 [get_ports DDR3_B_D17]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D17]
set_property PACKAGE_PIN AW22 [get_ports DDR3_B_D16]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D16]
set_property PACKAGE_PIN AT21 [get_ports DDR3_B_DQS2_P]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_B_DQS2_P]
set_property PACKAGE_PIN AU21 [get_ports DDR3_B_DQS2_N]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_B_DQS2_N]
set_property PACKAGE_PIN AR24 [get_ports DDR3_B_D22]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D22]
set_property PACKAGE_PIN AT24 [get_ports DDR3_B_D23]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D23]
set_property PACKAGE_PIN AV21 [get_ports DDR3_B_D19]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D19]
set_property PACKAGE_PIN AW21 [get_ports DDR3_B_D18]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D18]
set_property PACKAGE_PIN AU24 [get_ports DDR3_B_DM2]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_DM2]
set_property PACKAGE_PIN AY23 [get_ports DDR3_B_D26]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D26]
#NET  VTTVREF                   LOC = AY22 | IOSTANDARD=SSTL15; # Bank  33 VCCO - VCC1V5_FPGA - IO_L19N_T3_VREF_33
set_property PACKAGE_PIN AY25 [get_ports DDR3_B_D28]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D28]
set_property PACKAGE_PIN BA25 [get_ports DDR3_B_D29]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D29]
set_property PACKAGE_PIN BA22 [get_ports DDR3_B_DQS3_P]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_B_DQS3_P]
set_property PACKAGE_PIN BB22 [get_ports DDR3_B_DQS3_N]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_B_DQS3_N]
set_property PACKAGE_PIN AY24 [get_ports DDR3_B_D27]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D27]
set_property PACKAGE_PIN BA24 [get_ports DDR3_B_D25]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D25]
set_property PACKAGE_PIN BA21 [get_ports DDR3_B_D31]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D31]
set_property PACKAGE_PIN BB21 [get_ports DDR3_B_D30]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D30]
set_property PACKAGE_PIN BB24 [get_ports DDR3_B_D24]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_D24]
set_property PACKAGE_PIN BB23 [get_ports DDR3_B_DM3]
set_property IOSTANDARD SSTL15 [get_ports DDR3_B_DM3]
#NET  VRP_33                    LOC = AN20 | IOSTANDARD=SSTL15; # Bank  33 VCCO - VCC1V5_FPGA - IO_25_VRP_33
#NET  VRN_34                    LOC = R29  | IOSTANDARD=LVCMOS18; # Bank  34 VCCO - VCC1V8_FPGA - IO_0_VRN_34
set_property PACKAGE_PIN K29 [get_ports FMC1_HPC_LA25_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA25_P]
set_property PACKAGE_PIN K30 [get_ports FMC1_HPC_LA25_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA25_N]
set_property PACKAGE_PIN J30 [get_ports FMC1_HPC_LA26_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA26_P]
set_property PACKAGE_PIN H30 [get_ports FMC1_HPC_LA26_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA26_N]
set_property PACKAGE_PIN L29 [get_ports FMC1_HPC_LA28_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA28_P]
set_property PACKAGE_PIN L30 [get_ports FMC1_HPC_LA28_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA28_N]
set_property PACKAGE_PIN J31 [get_ports FMC1_HPC_LA27_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA27_P]
set_property PACKAGE_PIN H31 [get_ports FMC1_HPC_LA27_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA27_N]
set_property PACKAGE_PIN M32 [get_ports FMC1_HPC_LA18_CC_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA18_CC_P]
set_property PACKAGE_PIN L32 [get_ports FMC1_HPC_LA18_CC_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA18_CC_N]
set_property PACKAGE_PIN L31 [get_ports FMC1_HPC_LA17_CC_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA17_CC_P]
set_property PACKAGE_PIN K32 [get_ports FMC1_HPC_LA17_CC_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA17_CC_N]
set_property PACKAGE_PIN N30 [get_ports FMC1_HPC_CLK1_M2C_P]
set_property IOSTANDARD LVDS [get_ports FMC1_HPC_CLK1_M2C_P]
set_property PACKAGE_PIN M31 [get_ports FMC1_HPC_CLK1_M2C_N]
set_property IOSTANDARD LVDS [get_ports FMC1_HPC_CLK1_M2C_N]
set_property PACKAGE_PIN P30 [get_ports FMC1_HPC_LA23_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA23_P]
set_property PACKAGE_PIN N31 [get_ports FMC1_HPC_LA23_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA23_N]
set_property PACKAGE_PIN M28 [get_ports FMC1_HPC_LA31_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA31_P]
set_property PACKAGE_PIN M29 [get_ports FMC1_HPC_LA31_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA31_N]
set_property PACKAGE_PIN R28 [get_ports FMC1_HPC_LA22_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA22_P]
set_property PACKAGE_PIN P28 [get_ports FMC1_HPC_LA22_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA22_N]
set_property PACKAGE_PIN N28 [get_ports FMC1_HPC_LA21_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA21_P]
set_property PACKAGE_PIN N29 [get_ports FMC1_HPC_LA21_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA21_N]
set_property PACKAGE_PIN R30 [get_ports FMC1_HPC_LA24_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA24_P]
set_property PACKAGE_PIN P31 [get_ports FMC1_HPC_LA24_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA24_N]
set_property PACKAGE_PIN U31 [get_ports FMC1_HPC_LA33_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA33_P]
set_property PACKAGE_PIN T31 [get_ports FMC1_HPC_LA33_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA33_N]
set_property PACKAGE_PIN V30 [get_ports FMC1_HPC_LA30_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA30_P]
set_property PACKAGE_PIN V31 [get_ports FMC1_HPC_LA30_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA30_N]
set_property PACKAGE_PIN T29 [get_ports FMC1_HPC_LA29_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA29_P]
set_property PACKAGE_PIN T30 [get_ports FMC1_HPC_LA29_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA29_N]
set_property PACKAGE_PIN W30 [get_ports FMC1_HPC_LA19_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA19_P]
set_property PACKAGE_PIN W31 [get_ports FMC1_HPC_LA19_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA19_N]
set_property PACKAGE_PIN V29 [get_ports FMC1_HPC_LA32_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA32_P]
set_property PACKAGE_PIN U29 [get_ports FMC1_HPC_LA32_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA32_N]
set_property PACKAGE_PIN Y29 [get_ports FMC1_HPC_LA20_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA20_P]
set_property PACKAGE_PIN Y30 [get_ports FMC1_HPC_LA20_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA20_N]
#NET  VRP_34                    LOC = U28  | IOSTANDARD=LVCMOS18; # Bank  34 VCCO - VCC1V8_FPGA - IO_25_VRP_34
set_property PACKAGE_PIN B36 [get_ports FMC1_HPC_HA13_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA13_P]
set_property PACKAGE_PIN A37 [get_ports FMC1_HPC_HA13_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA13_N]
set_property PACKAGE_PIN B34 [get_ports FMC1_HPC_HA20_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA20_P]
set_property PACKAGE_PIN A34 [get_ports FMC1_HPC_HA20_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA20_N]
set_property PACKAGE_PIN B39 [get_ports FMC1_HPC_HA16_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA16_P]
set_property PACKAGE_PIN A39 [get_ports FMC1_HPC_HA16_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA16_N]
set_property PACKAGE_PIN A35 [get_ports FMC1_HPC_HA23_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA23_P]
set_property PACKAGE_PIN A36 [get_ports FMC1_HPC_HA23_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA23_N]
set_property PACKAGE_PIN C38 [get_ports FMC1_HPC_HA07_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA07_P]
set_property PACKAGE_PIN C39 [get_ports FMC1_HPC_HA07_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA07_N]
set_property PACKAGE_PIN B37 [get_ports FMC1_HPC_HA12_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA12_P]
set_property PACKAGE_PIN B38 [get_ports FMC1_HPC_HA12_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA12_N]
set_property PACKAGE_PIN E32 [get_ports FMC1_HPC_HA09_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA09_P]
set_property PACKAGE_PIN D32 [get_ports FMC1_HPC_HA09_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA09_N]
set_property PACKAGE_PIN B32 [get_ports FMC1_HPC_HA19_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA19_P]
set_property PACKAGE_PIN B33 [get_ports FMC1_HPC_HA19_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA19_N]
set_property PACKAGE_PIN E33 [get_ports FMC1_HPC_HA02_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA02_P]
set_property PACKAGE_PIN D33 [get_ports FMC1_HPC_HA02_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA02_N]
set_property PACKAGE_PIN C33 [get_ports FMC1_HPC_HA15_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA15_P]
set_property PACKAGE_PIN C34 [get_ports FMC1_HPC_HA15_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA15_N]
set_property PACKAGE_PIN D35 [get_ports FMC1_HPC_HA01_CC_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA01_CC_P]
set_property PACKAGE_PIN D36 [get_ports FMC1_HPC_HA01_CC_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA01_CC_N]
set_property PACKAGE_PIN C35 [get_ports FMC1_HPC_HA17_CC_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA17_CC_P]
set_property PACKAGE_PIN C36 [get_ports FMC1_HPC_HA17_CC_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA17_CC_N]
set_property PACKAGE_PIN E34 [get_ports FMC1_HPC_HA00_CC_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA00_CC_P]
set_property PACKAGE_PIN E35 [get_ports FMC1_HPC_HA00_CC_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA00_CC_N]
set_property PACKAGE_PIN D37 [get_ports FMC1_HPC_HA21_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA21_P]
set_property PACKAGE_PIN D38 [get_ports FMC1_HPC_HA21_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA21_N]
set_property PACKAGE_PIN G32 [get_ports FMC1_HPC_HA05_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA05_P]
set_property PACKAGE_PIN F32 [get_ports FMC1_HPC_HA05_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA05_N]
set_property PACKAGE_PIN F36 [get_ports FMC1_HPC_HA22_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA22_P]
set_property PACKAGE_PIN F37 [get_ports FMC1_HPC_HA22_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA22_N]
set_property PACKAGE_PIN F34 [get_ports FMC1_HPC_HA04_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA04_P]
set_property PACKAGE_PIN F35 [get_ports FMC1_HPC_HA04_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA04_N]
set_property PACKAGE_PIN H33 [get_ports FMC1_HPC_HA03_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA03_P]
set_property PACKAGE_PIN G33 [get_ports FMC1_HPC_HA03_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA03_N]
set_property PACKAGE_PIN E37 [get_ports FMC1_HPC_HA14_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA14_P]
set_property PACKAGE_PIN E38 [get_ports FMC1_HPC_HA14_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA14_N]
set_property PACKAGE_PIN G36 [get_ports FMC1_HPC_HA06_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA06_P]
set_property PACKAGE_PIN G37 [get_ports FMC1_HPC_HA06_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA06_N]
set_property PACKAGE_PIN F39 [get_ports FMC1_HPC_HA18_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA18_P]
set_property PACKAGE_PIN E39 [get_ports FMC1_HPC_HA18_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA18_N]
set_property PACKAGE_PIN J37 [get_ports FMC1_HPC_HA11_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA11_P]
set_property PACKAGE_PIN J38 [get_ports FMC1_HPC_HA11_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA11_N]
set_property PACKAGE_PIN H38 [get_ports FMC1_HPC_HA10_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA10_P]
set_property PACKAGE_PIN G38 [get_ports FMC1_HPC_HA10_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA10_N]
set_property PACKAGE_PIN J36 [get_ports FMC1_HPC_HA08_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA08_P]
set_property PACKAGE_PIN H36 [get_ports FMC1_HPC_HA08_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HA08_N]
set_property PACKAGE_PIN H24 [get_ports FMC1_HPC_HB04_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB04_P]
set_property PACKAGE_PIN G24 [get_ports FMC1_HPC_HB04_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB04_N]
set_property PACKAGE_PIN J21 [get_ports FMC1_HPC_HB14_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB14_P]
set_property PACKAGE_PIN H21 [get_ports FMC1_HPC_HB14_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB14_N]
set_property PACKAGE_PIN H25 [get_ports FMC1_HPC_HB08_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB08_P]
set_property PACKAGE_PIN H26 [get_ports FMC1_HPC_HB08_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB08_N]
set_property PACKAGE_PIN G21 [get_ports FMC1_HPC_HB18_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB18_P]
set_property PACKAGE_PIN G22 [get_ports FMC1_HPC_HB18_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB18_N]
set_property PACKAGE_PIN G26 [get_ports FMC1_HPC_HB07_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB07_P]
set_property PACKAGE_PIN G27 [get_ports FMC1_HPC_HB07_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB07_N]
set_property PACKAGE_PIN H23 [get_ports FMC1_HPC_HB09_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB09_P]
set_property PACKAGE_PIN G23 [get_ports FMC1_HPC_HB09_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB09_N]
set_property PACKAGE_PIN G28 [get_ports FMC1_HPC_HB03_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB03_P]
set_property PACKAGE_PIN G29 [get_ports FMC1_HPC_HB03_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB03_N]
set_property PACKAGE_PIN K28 [get_ports FMC1_HPC_HB02_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB02_P]
set_property PACKAGE_PIN J28 [get_ports FMC1_HPC_HB02_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB02_N]
set_property PACKAGE_PIN H28 [get_ports FMC1_HPC_HB01_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB01_P]
set_property PACKAGE_PIN H29 [get_ports FMC1_HPC_HB01_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB01_N]
set_property PACKAGE_PIN K27 [get_ports FMC1_HPC_HB05_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB05_P]
set_property PACKAGE_PIN J27 [get_ports FMC1_HPC_HB05_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB05_N]
set_property PACKAGE_PIN K24 [get_ports FMC1_HPC_HB12_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB12_P]
set_property PACKAGE_PIN K25 [get_ports FMC1_HPC_HB12_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB12_N]
set_property PACKAGE_PIN J25 [get_ports FMC1_HPC_HB00_CC_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB00_CC_P]
set_property PACKAGE_PIN J26 [get_ports FMC1_HPC_HB00_CC_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB00_CC_N]
set_property PACKAGE_PIN M24 [get_ports FMC1_HPC_HB17_CC_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB17_CC_P]
set_property PACKAGE_PIN L24 [get_ports FMC1_HPC_HB17_CC_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB17_CC_N]
set_property PACKAGE_PIN K23 [get_ports FMC1_HPC_HB06_CC_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB06_CC_P]
set_property PACKAGE_PIN J23 [get_ports FMC1_HPC_HB06_CC_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB06_CC_N]
set_property PACKAGE_PIN M22 [get_ports FMC1_HPC_HB10_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB10_P]
set_property PACKAGE_PIN L22 [get_ports FMC1_HPC_HB10_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB10_N]
set_property PACKAGE_PIN L25 [get_ports FMC1_HPC_HB19_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB19_P]
set_property PACKAGE_PIN L26 [get_ports FMC1_HPC_HB19_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB19_N]
set_property PACKAGE_PIN K22 [get_ports FMC1_HPC_HB11_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB11_P]
set_property PACKAGE_PIN J22 [get_ports FMC1_HPC_HB11_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB11_N]
set_property PACKAGE_PIN M21 [get_ports FMC1_HPC_HB15_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB15_P]
set_property PACKAGE_PIN L21 [get_ports FMC1_HPC_HB15_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB15_N]
set_property PACKAGE_PIN P21 [get_ports FMC1_HPC_HB20_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB20_P]
set_property PACKAGE_PIN N21 [get_ports FMC1_HPC_HB20_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB20_N]
set_property PACKAGE_PIN P25 [get_ports FMC1_HPC_HB13_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB13_P]
set_property PACKAGE_PIN P26 [get_ports FMC1_HPC_HB13_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB13_N]
set_property PACKAGE_PIN P22 [get_ports FMC1_HPC_HB21_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB21_P]
set_property PACKAGE_PIN P23 [get_ports FMC1_HPC_HB21_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB21_N]
set_property PACKAGE_PIN N25 [get_ports FMC1_HPC_HB16_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB16_P]
set_property PACKAGE_PIN N26 [get_ports FMC1_HPC_HB16_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB16_N]
#NET  VRN_37                    LOC = F21  | IOSTANDARD=SSTL15; # Bank  37 VCCO - VCC1V5_FPGA - IO_0_VRN_37
set_property PACKAGE_PIN A24 [get_ports DDR3_A_D32]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D32]
set_property PACKAGE_PIN A25 [get_ports DDR3_A_D38]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D38]
set_property PACKAGE_PIN B22 [get_ports DDR3_A_D37]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D37]
set_property PACKAGE_PIN A22 [get_ports DDR3_A_D36]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D36]
set_property PACKAGE_PIN A26 [get_ports DDR3_A_DQS4_P]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_A_DQS4_P]
set_property PACKAGE_PIN A27 [get_ports DDR3_A_DQS4_N]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_A_DQS4_N]
set_property PACKAGE_PIN C23 [get_ports DDR3_A_DM4]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_DM4]
set_property PACKAGE_PIN B23 [get_ports DDR3_A_D33]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D33]
set_property PACKAGE_PIN B26 [get_ports DDR3_A_D35]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D35]
set_property PACKAGE_PIN B27 [get_ports DDR3_A_D34]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D34]
set_property PACKAGE_PIN C24 [get_ports DDR3_A_D39]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D39]
#NET  VTTVREF                   LOC = B24  | IOSTANDARD=SSTL15; # Bank  37 VCCO - VCC1V5_FPGA - IO_L6N_T0_VREF_37
set_property PACKAGE_PIN E23 [get_ports DDR3_A_D44]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D44]
set_property PACKAGE_PIN E24 [get_ports DDR3_A_D40]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D40]
set_property PACKAGE_PIN F22 [get_ports DDR3_A_D46]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D46]
set_property PACKAGE_PIN E22 [get_ports DDR3_A_D47]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D47]
set_property PACKAGE_PIN F25 [get_ports DDR3_A_DQS5_P]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_A_DQS5_P]
set_property PACKAGE_PIN E25 [get_ports DDR3_A_DQS5_N]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_A_DQS5_N]
set_property PACKAGE_PIN D22 [get_ports DDR3_A_D45]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D45]
set_property PACKAGE_PIN D23 [get_ports DDR3_A_D41]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D41]
set_property PACKAGE_PIN D25 [get_ports DDR3_A_DM5]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_DM5]
set_property PACKAGE_PIN D26 [get_ports DDR3_A_D42]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D42]
set_property PACKAGE_PIN C25 [get_ports DDR3_A_D43]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D43]
set_property PACKAGE_PIN D27 [get_ports DDR3_A_D49]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D49]
set_property PACKAGE_PIN D28 [get_ports DDR3_A_D52]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D52]
set_property PACKAGE_PIN C28 [get_ports DDR3_A_D51]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D51]
set_property PACKAGE_PIN B28 [get_ports DDR3_A_DQS6_P]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_A_DQS6_P]
set_property PACKAGE_PIN B29 [get_ports DDR3_A_DQS6_N]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_A_DQS6_N]
set_property PACKAGE_PIN A31 [get_ports DDR3_A_D54]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D54]
set_property PACKAGE_PIN A32 [get_ports DDR3_A_D55]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D55]
set_property PACKAGE_PIN A29 [get_ports DDR3_A_D50]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D50]
set_property PACKAGE_PIN A30 [get_ports DDR3_A_D48]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D48]
set_property PACKAGE_PIN C31 [get_ports DDR3_A_DM6]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_DM6]
set_property PACKAGE_PIN B31 [get_ports DDR3_A_D53]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D53]
set_property PACKAGE_PIN E30 [get_ports DDR3_A_D56]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D56]
#NET  VTTVREF                   LOC = D31  | IOSTANDARD=SSTL15; # Bank  37 VCCO - VCC1V5_FPGA - IO_L19N_T3_VREF_37
set_property PACKAGE_PIN D30 [get_ports DDR3_A_D63]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D63]
set_property PACKAGE_PIN C30 [get_ports DDR3_A_D60]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D60]
set_property PACKAGE_PIN E27 [get_ports DDR3_A_DQS7_P]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_A_DQS7_P]
set_property PACKAGE_PIN E28 [get_ports DDR3_A_DQS7_N]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_A_DQS7_N]
set_property PACKAGE_PIN F29 [get_ports DDR3_A_D57]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D57]
set_property PACKAGE_PIN E29 [get_ports DDR3_A_D61]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D61]
set_property PACKAGE_PIN F26 [get_ports DDR3_A_D62]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D62]
set_property PACKAGE_PIN F27 [get_ports DDR3_A_D59]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D59]
set_property PACKAGE_PIN F30 [get_ports DDR3_A_D58]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D58]
set_property PACKAGE_PIN F31 [get_ports DDR3_A_DM7]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_DM7]
#NET  VRP_37                    LOC = F24  | IOSTANDARD=SSTL15; # Bank  37 VCCO - VCC1V5_FPGA - IO_25_VRP_37
#NET  VRN_38                    LOC = K18  | IOSTANDARD=SSTL15; # Bank  38 VCCO - VCC1V5_FPGA - IO_0_VRN_38
set_property PACKAGE_PIN C19 [get_ports DDR3_A_A9]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_A9]
set_property PACKAGE_PIN B19 [get_ports DDR3_A_A1]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_A1]
set_property PACKAGE_PIN A16 [get_ports DDR3_A_A5]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_A5]
set_property PACKAGE_PIN A15 [get_ports DDR3_A_A12]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_A12]
set_property PACKAGE_PIN A20 [get_ports DDR3_A_A0]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_A0]
set_property PACKAGE_PIN A19 [get_ports DDR3_A_A3]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_A3]
set_property PACKAGE_PIN B17 [get_ports DDR3_A_A11]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_A11]
set_property PACKAGE_PIN A17 [get_ports DDR3_A_A4]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_A4]
set_property PACKAGE_PIN B21 [get_ports DDR3_A_A10]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_A10]
set_property PACKAGE_PIN A21 [get_ports DDR3_A_A13]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_A13]
set_property PACKAGE_PIN C18 [get_ports DDR3_A_A7]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_A7]
#NET  VTTVREF                   LOC = B18  | IOSTANDARD=SSTL15; # Bank  38 VCCO - VCC1V5_FPGA - IO_L6N_T0_VREF_38
set_property PACKAGE_PIN D20 [get_ports DDR3_A_A6]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_A6]
set_property PACKAGE_PIN C20 [get_ports DDR3_A_A2]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_A2]
set_property PACKAGE_PIN F17 [get_ports DDR3_A_A14]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_A14]
set_property PACKAGE_PIN E17 [get_ports DDR3_A_A15]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_A15]
set_property PACKAGE_PIN D21 [get_ports DDR3_A_BA0]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_BA0]
set_property PACKAGE_PIN C21 [get_ports DDR3_A_BA1]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_BA1]
set_property PACKAGE_PIN D18 [get_ports DDR3_A_BA2]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_BA2]
set_property PACKAGE_PIN D17 [get_ports DDR3_A_A8]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_A8]
set_property PACKAGE_PIN G19 [get_ports DDR3_A_CLK1_P]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_A_CLK1_P]
set_property PACKAGE_PIN F19 [get_ports DDR3_A_CLK1_N]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_A_CLK1_N]
set_property PACKAGE_PIN E19 [get_ports DDR3_A_CLK0_P]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_A_CLK0_P]
set_property PACKAGE_PIN E18 [get_ports DDR3_A_CLK0_N]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_A_CLK0_N]
set_property PACKAGE_PIN H19 [get_ports clk200_p]
set_property IOSTANDARD DIFF_SSTL15 [get_ports clk200_p]
set_property PACKAGE_PIN G18 [get_ports clk200_n]
set_property IOSTANDARD DIFF_SSTL15 [get_ports clk200_n]
set_property PACKAGE_PIN K19 [get_ports DDR3_A_CKE0]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_CKE0]
set_property PACKAGE_PIN J18 [get_ports DDR3_A_CKE1]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_CKE1]
set_property PACKAGE_PIN F20 [get_ports DDR3_A_WE_B]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_WE_B]
set_property PACKAGE_PIN E20 [get_ports DDR3_A_RAS_B]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_RAS_B]
set_property PACKAGE_PIN K17 [get_ports DDR3_A_CAS_B]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_CAS_B]
set_property PACKAGE_PIN J17 [get_ports DDR3_A_S0_B]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_S0_B]
set_property PACKAGE_PIN J20 [get_ports DDR3_A_S1_B]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_S1_B]
set_property PACKAGE_PIN H20 [get_ports DDR3_A_ODT0]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_ODT0]
set_property PACKAGE_PIN H18 [get_ports DDR3_A_ODT1]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_ODT1]
set_property PACKAGE_PIN G17 [get_ports DDR3_A_TEMP_EVENT_B]
set_property IOSTANDARD LVCMOS15 [get_ports DDR3_A_TEMP_EVENT_B]
set_property PACKAGE_PIN P18 [get_ports DDR3_A_RESET_B]
set_property IOSTANDARD LVCMOS15 [get_ports DDR3_A_RESET_B]
#NET  VTTVREF                   LOC = P17  | IOSTANDARD=SSTL15; # Bank  38 VCCO - VCC1V5_FPGA - IO_L19N_T3_VREF_38
#NET  VRP_38                    LOC = K20  | IOSTANDARD=SSTL15; # Bank  38 VCCO - VCC1V5_FPGA - IO_25_VRP_38
#NET  VRN_39                    LOC = J16  | IOSTANDARD=SSTL15; # Bank  39 VCCO - VCC1V5_FPGA - IO_0_VRN_39
set_property PACKAGE_PIN C16 [get_ports DDR3_A_D30]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D30]
set_property PACKAGE_PIN B16 [get_ports DDR3_A_D26]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D26]
set_property PACKAGE_PIN B14 [get_ports DDR3_A_D24]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D24]
set_property PACKAGE_PIN A14 [get_ports DDR3_A_DM3]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_DM3]
set_property PACKAGE_PIN C15 [get_ports DDR3_A_DQS3_P]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_DQS3_P]
set_property PACKAGE_PIN C14 [get_ports DDR3_A_DQS3_N]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_DQS3_N]
set_property PACKAGE_PIN D13 [get_ports DDR3_A_D28]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D28]
set_property PACKAGE_PIN C13 [get_ports DDR3_A_D25]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D25]
set_property PACKAGE_PIN D16 [get_ports DDR3_A_D31]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D31]
set_property PACKAGE_PIN D15 [get_ports DDR3_A_D27]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D27]
set_property PACKAGE_PIN E12 [get_ports DDR3_A_D29]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D29]
#NET  VTTVREF                   LOC = D12  | IOSTANDARD=SSTL15; # Bank  39 VCCO - VCC1V5_FPGA - IO_L6N_T0_VREF_39
set_property PACKAGE_PIN E15 [get_ports DDR3_A_D16]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D16]
set_property PACKAGE_PIN E14 [get_ports DDR3_A_D19]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D19]
set_property PACKAGE_PIN E13 [get_ports DDR3_A_D17]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D17]
set_property PACKAGE_PIN H16 [get_ports DDR3_A_DQS2_P]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_DQS2_P]
set_property PACKAGE_PIN G16 [get_ports DDR3_A_DQS2_N]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_DQS2_N]
set_property PACKAGE_PIN G12 [get_ports DDR3_A_D21]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D21]
set_property PACKAGE_PIN F12 [get_ports DDR3_A_DM2]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_DM2]
set_property PACKAGE_PIN F15 [get_ports DDR3_A_D18]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D18]
set_property PACKAGE_PIN F14 [get_ports DDR3_A_D22]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D22]
set_property PACKAGE_PIN G14 [get_ports DDR3_A_D23]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D23]
set_property PACKAGE_PIN G13 [get_ports DDR3_A_D20]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D20]
set_property PACKAGE_PIN H14 [get_ports DDR3_A_D14]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D14]
set_property PACKAGE_PIN J13 [get_ports DDR3_A_D11]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D11]
set_property PACKAGE_PIN H13 [get_ports DDR3_A_D10]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D10]
set_property PACKAGE_PIN K12 [get_ports DDR3_A_DQS1_P]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_DQS1_P]
set_property PACKAGE_PIN J12 [get_ports DDR3_A_DQS1_N]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_DQS1_N]
set_property PACKAGE_PIN K15 [get_ports DDR3_A_DM1]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_DM1]
set_property PACKAGE_PIN J15 [get_ports DDR3_A_D15]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D15]
set_property PACKAGE_PIN K14 [get_ports DDR3_A_D8]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D8]
set_property PACKAGE_PIN K13 [get_ports DDR3_A_D9]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D9]
set_property PACKAGE_PIN L16 [get_ports DDR3_A_D12]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D12]
set_property PACKAGE_PIN L15 [get_ports DDR3_A_D13]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D13]
set_property PACKAGE_PIN L12 [get_ports DDR3_A_D7]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D7]
#NET  VTTVREF                   LOC = L11  | IOSTANDARD=SSTL15; # Bank  39 VCCO - VCC1V5_FPGA - IO_L19N_T3_VREF_39
set_property PACKAGE_PIN M14 [get_ports DDR3_A_D3]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D3]
set_property PACKAGE_PIN L14 [get_ports DDR3_A_D2]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D2]
set_property PACKAGE_PIN N16 [get_ports DDR3_A_DQS0_P]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_DQS0_P]
set_property PACKAGE_PIN M16 [get_ports DDR3_A_DQS0_N]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_DQS0_N]
set_property PACKAGE_PIN N13 [get_ports DDR3_A_D1]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D1]
set_property PACKAGE_PIN M13 [get_ports DDR3_A_DM0]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_DM0]
set_property PACKAGE_PIN N15 [get_ports DDR3_A_D5]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D5]
set_property PACKAGE_PIN N14 [get_ports DDR3_A_D0]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D0]
set_property PACKAGE_PIN M12 [get_ports DDR3_A_D4]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D4]
set_property PACKAGE_PIN M11 [get_ports DDR3_A_D6]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_D6]
#NET  VRP_39                    LOC = J11  | IOSTANDARD=SSTL15; # Bank  39 VCCO - VCC1V5_FPGA - IO_25_VRP_39
set_property PACKAGE_PIN AW2 [get_ports No]
set_property PACKAGE_PIN AW6 [get_ports GND]
set_property PACKAGE_PIN AW1 [get_ports No]
set_property PACKAGE_PIN AW5 [get_ports GND]
set_property PACKAGE_PIN AY4 [get_ports No]
set_property PACKAGE_PIN AY8 [get_ports GND]
set_property PACKAGE_PIN AY3 [get_ports No]
set_property PACKAGE_PIN AW10 [get_ports No]
set_property PACKAGE_PIN AY7 [get_ports GND]
set_property PACKAGE_PIN AW9 [get_ports No]
set_property PACKAGE_PIN BA9 [get_ports No]
set_property PACKAGE_PIN BA10 [get_ports No]
set_property PACKAGE_PIN BA2 [get_ports No]
set_property PACKAGE_PIN BA6 [get_ports GND]
set_property PACKAGE_PIN BA1 [get_ports No]
set_property PACKAGE_PIN BA5 [get_ports GND]
set_property PACKAGE_PIN BB4 [get_ports No]
set_property PACKAGE_PIN BB8 [get_ports GND]
set_property PACKAGE_PIN BB3 [get_ports No]
set_property PACKAGE_PIN BB7 [get_ports GND]
set_property PACKAGE_PIN AR2 [get_ports No]
set_property PACKAGE_PIN AP8 [get_ports GND]
set_property PACKAGE_PIN AR1 [get_ports No]
set_property PACKAGE_PIN AP7 [get_ports GND]
set_property PACKAGE_PIN AT4 [get_ports No]
set_property PACKAGE_PIN AR6 [get_ports GND]
set_property PACKAGE_PIN AT3 [get_ports No]
set_property PACKAGE_PIN AT8 [get_ports No]
set_property PACKAGE_PIN AR5 [get_ports GND]
#NET  MGTAVTT                   LOC = W10 ; # Bank 112 - MGTAVTTRCAL_112
set_property PACKAGE_PIN AT7 [get_ports No]
set_property PACKAGE_PIN W9 [get_ports 38N5]
set_property PACKAGE_PIN AU9 [get_ports No]
set_property PACKAGE_PIN AU10 [get_ports No]
set_property PACKAGE_PIN AU2 [get_ports No]
set_property PACKAGE_PIN AU6 [get_ports GND]
set_property PACKAGE_PIN AU1 [get_ports No]
set_property PACKAGE_PIN AU5 [get_ports GND]
set_property PACKAGE_PIN AV4 [get_ports No]
set_property PACKAGE_PIN AV8 [get_ports GND]
set_property PACKAGE_PIN AV3 [get_ports No]
set_property PACKAGE_PIN AV7 [get_ports GND]
set_property PACKAGE_PIN AL2 [get_ports SFP4_TX_P]
set_property PACKAGE_PIN AJ6 [get_ports SFP4_RX_P]
set_property PACKAGE_PIN AL1 [get_ports SFP4_TX_N]
set_property PACKAGE_PIN AJ5 [get_ports SFP4_RX_N]
set_property PACKAGE_PIN AM4 [get_ports SFP3_TX_P]
set_property PACKAGE_PIN AL6 [get_ports SFP3_RX_P]
set_property PACKAGE_PIN AM3 [get_ports SFP3_TX_N]
set_property PACKAGE_PIN AH8 [get_ports SI5324_OUT_C_P]
set_property PACKAGE_PIN AL5 [get_ports SFP3_RX_N]
set_property PACKAGE_PIN AH7 [get_ports SI5324_OUT_C_N]
set_property PACKAGE_PIN AK7 [get_ports SMA_MGT_REFCLK_N]
set_property PACKAGE_PIN AK8 [get_ports SMA_MGT_REFCLK_P]
set_property PACKAGE_PIN AN2 [get_ports SFP2_TX_P]
set_property PACKAGE_PIN AM8 [get_ports SFP2_RX_P]
set_property PACKAGE_PIN AN1 [get_ports SFP2_TX_N]
set_property PACKAGE_PIN AM7 [get_ports SFP2_RX_N]
set_property PACKAGE_PIN AP4 [get_ports SFP1_TX_P]
set_property PACKAGE_PIN AN6 [get_ports SFP1_RX_P]
set_property PACKAGE_PIN AP3 [get_ports SFP1_TX_N]
set_property PACKAGE_PIN AN5 [get_ports SFP1_RX_N]
set_property PACKAGE_PIN AG2 [get_ports PCIE_TX4_P]
set_property PACKAGE_PIN AD4 [get_ports PCIE_RX4_P]
set_property PACKAGE_PIN AG1 [get_ports PCIE_TX4_N]
set_property PACKAGE_PIN AD3 [get_ports PCIE_RX4_N]
set_property PACKAGE_PIN AH4 [get_ports PCIE_TX5_P]
set_property PACKAGE_PIN AE6 [get_ports PCIE_RX5_P]
set_property PACKAGE_PIN AH3 [get_ports PCIE_TX5_N]
set_property PACKAGE_PIN AD8 [get_ports No]
set_property PACKAGE_PIN AE5 [get_ports PCIE_RX5_N]
set_property PACKAGE_PIN AD7 [get_ports No]
set_property PACKAGE_PIN AF7 [get_ports No]
set_property PACKAGE_PIN AF8 [get_ports No]
set_property PACKAGE_PIN AJ2 [get_ports PCIE_TX6_P]
set_property PACKAGE_PIN AF4 [get_ports PCIE_RX6_P]
set_property PACKAGE_PIN AJ1 [get_ports PCIE_TX6_N]
set_property PACKAGE_PIN AF3 [get_ports PCIE_RX6_N]
set_property PACKAGE_PIN AK4 [get_ports PCIE_TX7_P]
set_property PACKAGE_PIN AG6 [get_ports PCIE_RX7_P]
set_property PACKAGE_PIN AK3 [get_ports PCIE_TX7_N]
set_property PACKAGE_PIN AG5 [get_ports PCIE_RX7_N]
set_property PACKAGE_PIN W2 [get_ports PCIE_TX0_P]
set_property PACKAGE_PIN Y4 [get_ports PCIE_RX0_P]
set_property PACKAGE_PIN W1 [get_ports PCIE_TX0_N]
set_property PACKAGE_PIN Y3 [get_ports PCIE_RX0_N]
set_property PACKAGE_PIN AA2 [get_ports PCIE_TX1_P]
set_property PACKAGE_PIN AA6 [get_ports PCIE_RX1_P]
set_property PACKAGE_PIN AA1 [get_ports PCIE_TX1_N]
set_property PACKAGE_PIN Y8 [get_ports No]
set_property PACKAGE_PIN AA5 [get_ports PCIE_RX1_N]
#NET  MGTAVTT                   LOC = A12 ; # Bank 115 - MGTAVTTRCAL_115
set_property PACKAGE_PIN Y7 [get_ports No]
set_property PACKAGE_PIN B11 [get_ports 36N205]
set_property PACKAGE_PIN AB7 [get_ports PCIE_CLK_QO_N]
set_property PACKAGE_PIN AB8 [get_ports PCIE_CLK_QO_P]
set_property PACKAGE_PIN AC2 [get_ports PCIE_TX2_P]
set_property PACKAGE_PIN AB4 [get_ports PCIE_RX2_P]
set_property PACKAGE_PIN AC1 [get_ports PCIE_TX2_N]
set_property PACKAGE_PIN AB3 [get_ports PCIE_RX2_N]
set_property PACKAGE_PIN AE2 [get_ports PCIE_TX3_P]
set_property PACKAGE_PIN AC6 [get_ports PCIE_RX3_P]
set_property PACKAGE_PIN AE1 [get_ports PCIE_TX3_N]
set_property PACKAGE_PIN AC5 [get_ports PCIE_RX3_N]
set_property PACKAGE_PIN P4 [get_ports No]
set_property PACKAGE_PIN R6 [get_ports GND]
set_property PACKAGE_PIN P3 [get_ports No]
set_property PACKAGE_PIN R5 [get_ports GND]
set_property PACKAGE_PIN R2 [get_ports No]
set_property PACKAGE_PIN U6 [get_ports GND]
set_property PACKAGE_PIN R1 [get_ports No]
set_property PACKAGE_PIN T8 [get_ports No]
set_property PACKAGE_PIN U5 [get_ports GND]
set_property PACKAGE_PIN T7 [get_ports No]
set_property PACKAGE_PIN V7 [get_ports No]
set_property PACKAGE_PIN V8 [get_ports No]
set_property PACKAGE_PIN T4 [get_ports No]
set_property PACKAGE_PIN V4 [get_ports GND]
set_property PACKAGE_PIN T3 [get_ports No]
set_property PACKAGE_PIN V3 [get_ports GND]
set_property PACKAGE_PIN U2 [get_ports No]
set_property PACKAGE_PIN W6 [get_ports GND]
set_property PACKAGE_PIN U1 [get_ports No]
set_property PACKAGE_PIN W5 [get_ports GND]
set_property PACKAGE_PIN K4 [get_ports No]
set_property PACKAGE_PIN J6 [get_ports No]
set_property PACKAGE_PIN K3 [get_ports No]
set_property PACKAGE_PIN J5 [get_ports No]
set_property PACKAGE_PIN L2 [get_ports No]
set_property PACKAGE_PIN L6 [get_ports No]
set_property PACKAGE_PIN L1 [get_ports No]
set_property PACKAGE_PIN K8 [get_ports No]
set_property PACKAGE_PIN L5 [get_ports No]
set_property PACKAGE_PIN K7 [get_ports No]
set_property PACKAGE_PIN M7 [get_ports No]
set_property PACKAGE_PIN M8 [get_ports No]
set_property PACKAGE_PIN M4 [get_ports FMC1_HPC_DP9_C2M_P]
set_property PACKAGE_PIN N6 [get_ports FMC1_HPC_DP9_M2C_P]
set_property PACKAGE_PIN M3 [get_ports FMC1_HPC_DP9_C2M_N]
set_property PACKAGE_PIN N5 [get_ports FMC1_HPC_DP9_M2C_N]
set_property PACKAGE_PIN N2 [get_ports FMC1_HPC_DP8_C2M_P]
set_property PACKAGE_PIN P8 [get_ports FMC1_HPC_DP8_M2C_P]
set_property PACKAGE_PIN N1 [get_ports FMC1_HPC_DP8_C2M_N]
set_property PACKAGE_PIN P7 [get_ports FMC1_HPC_DP8_M2C_N]
set_property PACKAGE_PIN F4 [get_ports FMC1_HPC_DP7_C2M_P]
set_property PACKAGE_PIN E6 [get_ports FMC1_HPC_DP7_M2C_P]
set_property PACKAGE_PIN F3 [get_ports FMC1_HPC_DP7_C2M_N]
set_property PACKAGE_PIN E5 [get_ports FMC1_HPC_DP7_M2C_N]
set_property PACKAGE_PIN G2 [get_ports FMC1_HPC_DP6_C2M_P]
set_property PACKAGE_PIN F8 [get_ports FMC1_HPC_DP6_M2C_P]
set_property PACKAGE_PIN G1 [get_ports FMC1_HPC_DP6_C2M_N]
set_property PACKAGE_PIN E10 [get_ports FMC1_HPC_GBTCLK1_M2C_C_P]
set_property PACKAGE_PIN F7 [get_ports FMC1_HPC_DP6_M2C_N]
#NET  MGTAVTT                   LOC = AC10; # Bank 118 - MGTAVTTRCAL_118
set_property PACKAGE_PIN E9 [get_ports FMC1_HPC_GBTCLK1_M2C_C_N]
set_property PACKAGE_PIN AC9 [get_ports 37N522]
set_property PACKAGE_PIN G9 [get_ports FMC1_HPC_GBTCLK0_M2C_C_N]
set_property PACKAGE_PIN G10 [get_ports FMC1_HPC_GBTCLK0_M2C_C_P]
set_property PACKAGE_PIN H4 [get_ports FMC1_HPC_DP5_C2M_P]
set_property PACKAGE_PIN G6 [get_ports FMC1_HPC_DP5_M2C_P]
set_property PACKAGE_PIN H3 [get_ports FMC1_HPC_DP5_C2M_N]
set_property PACKAGE_PIN G5 [get_ports FMC1_HPC_DP5_M2C_N]
set_property PACKAGE_PIN J2 [get_ports FMC1_HPC_DP4_C2M_P]
set_property PACKAGE_PIN H8 [get_ports FMC1_HPC_DP4_M2C_P]
set_property PACKAGE_PIN J1 [get_ports FMC1_HPC_DP4_C2M_N]
set_property PACKAGE_PIN H7 [get_ports FMC1_HPC_DP4_M2C_N]
set_property PACKAGE_PIN B4 [get_ports FMC1_HPC_DP3_C2M_P]
set_property PACKAGE_PIN A6 [get_ports FMC1_HPC_DP3_M2C_P]
set_property PACKAGE_PIN B3 [get_ports FMC1_HPC_DP3_C2M_N]
set_property PACKAGE_PIN A5 [get_ports FMC1_HPC_DP3_M2C_N]
set_property PACKAGE_PIN C2 [get_ports FMC1_HPC_DP2_C2M_P]
set_property PACKAGE_PIN B8 [get_ports FMC1_HPC_DP2_M2C_P]
set_property PACKAGE_PIN C1 [get_ports FMC1_HPC_DP2_C2M_N]
set_property PACKAGE_PIN A10 [get_ports No]
set_property PACKAGE_PIN B7 [get_ports FMC1_HPC_DP2_M2C_N]
set_property PACKAGE_PIN A9 [get_ports No]
set_property PACKAGE_PIN C9 [get_ports No]
set_property PACKAGE_PIN C10 [get_ports No]
set_property PACKAGE_PIN D4 [get_ports FMC1_HPC_DP1_C2M_P]
set_property PACKAGE_PIN C6 [get_ports FMC1_HPC_DP1_M2C_P]
set_property PACKAGE_PIN D3 [get_ports FMC1_HPC_DP1_C2M_N]
set_property PACKAGE_PIN C5 [get_ports FMC1_HPC_DP1_M2C_N]
set_property PACKAGE_PIN E2 [get_ports FMC1_HPC_DP0_C2M_P]
set_property PACKAGE_PIN D8 [get_ports FMC1_HPC_DP0_M2C_P]
set_property PACKAGE_PIN E1 [get_ports FMC1_HPC_DP0_C2M_N]
set_property PACKAGE_PIN D7 [get_ports FMC1_HPC_DP0_M2C_N]
