-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Tue Mar 15 12:23:04 2022
-- Host        : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim {/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC
--               Setup.gen/sources_1/bd/design_1/ip/design_1_dlconstant_gpio_0_0/design_1_dlconstant_gpio_0_0_sim_netlist.vhdl}
-- Design      : design_1_dlconstant_gpio_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1200)
`protect data_block
LwgAmcS+QQbHoC2tIcn1kd6mDsN4HqsLxWmWC//llExs9H7tnyGN8kw5wn3aNvbyFuhdWpQDfWj2
6Z710Odq438V677+MtRpHIpjUDgxuUr7Qa/8lXBwa7EmDsLGLNg68bM/OUaVnc+5XNpNm/sTKReQ
CumURYPQBc3XV9bpDRqhlDRtBd/71TG0HPClrTmqfyQCTVMvV04D5K+7STWHwdOC291FeGgGZ5kJ
3UjGwDQNU8ZTii3BUpKcU1i+0Gl2MBmVNyEo3g/RDdwK9qXZk4WuFRnkKhvy6lksorHYAbpCRwJd
YlQ6hiDqzvWx2FsWxAuq5qCI9h6dhQrG9VgIZLFREHnhaRClNZe9/GXasPo9EZN454lLKouJslv7
lc/Xgs0v7EJ8DpAOUyykaMl7AUeQK5hCfs8Lu7PPtiyA5RiByY4xX/BbEQqAQOpqd4B5jo561jUl
Qwrsw9iiKBzXNCjRYTE9mQgP8G2AoHONfeSyzTjPeaYU4OXxhp0Eg/EHYfKtTw37nXAKcUs8UbDS
tDHPc6e5zPLFv9cE8A5hJG+fJXmOKM84bO54h85wL5VF9xMX8yUAVe3N2ahH1oXvPUqRbYGZl0M5
GhllsX/tqwG2jElBZ3GrqS+dCcrdlsDzvMDpkcJDMWU8kVtvN6OjCNzYuQVSAz5qSEPbrrjzWTzy
PywRmXcAQBdwlmMDH8ysSQXxXUdd1GoCLTCTtNoQh/Wf8xFSGhUV/YomW8VFRg/XG+CULPz59z11
ckn0oqt+Fl1thr4DzZQU1arrISuAX5Hzoi+vWFLRwmENkxKhBRKRVhHylILdJuWwKECesp4tDkx+
Gm9+LbTld+xjR/Sfr9kQ9jdqQm6Dfh+2dTaA1DIXYHJyrGoK7i6i/OY6L7ufdI6b2jp2w9TPB4Kw
+P8qiPXb94msgr/cG3OfdCzCNp4VMawk4K8UxzFlXgV7WX1QpV2/lVuWxWReux6IqlXz7ePzqn8D
QaEu4shKnSCujR4c7kMACcsbucCM/Q3ZUUW6U9z1FDnuerqDBnkQ0+Ju91jbFUjcey3MJgm5FSIP
CbsNfLYjLulB/RA37Wk4JGp4J14zxKDCHvG6fFrR3Xcv4mviKekoHgekO9Zuk5C4mcFVwd4AL64L
5GwBe5hgeRaNSo1aGL3pw68xEeuKYM8UWkSooQYxENntpch//hakIptRP1mYlt6LBY/OMQMr6XRl
5VoUvlqXNymk6ylTsrFPcnQFHkN/3e/UdvKIEEZMTVJRwNmx/9e+szf9rZMybrJr1c/CzNrPSON1
TE9fV3wZMvplZzmBBpC1E+zeAWTEsF6ftB7I+Fbdn6qYxMAN8+E7/voX96nfnIqQ8g5cO0jtAbZ7
sRkLA5POwQ8qz2iOESZ//NtVSNudAw2vsnvdbH54jDSTOTFV2j9CcedT9apcRDFSxhaXgTUafmRs
AORFlApDKs9bbRPEWyLabnzMKeOVy5HUc5UO/ei/f41YxEim+7pMVfAG2LvwwHv7irUsFx0sn7/R
b+8dGzIMK408RQCc06/wCTtR8oDLNNlWDubGGVX+/g+xQL8uOWok92Egx2PmHd3pxlAZ89Ae2zjT
KcYx
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dlconstant_gpio_0_0 is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_dlconstant_gpio_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_dlconstant_gpio_0_0 : entity is "design_1_dlconstant_gpio_0_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_dlconstant_gpio_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of design_1_dlconstant_gpio_0_0 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of design_1_dlconstant_gpio_0_0 : entity is "dlconstant,Vivado 2020.2";
end design_1_dlconstant_gpio_0_0;

architecture STRUCTURE of design_1_dlconstant_gpio_0_0 is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.design_1_dlconstant_gpio_0_0_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
