/* _LWRM_COPYRIGHT_BEGIN_
 *
 * Copyright by LWPU Corporation.  All rights reserved.  All
 * information contained herein is proprietary and confidential to LWPU
 * Corporation.  Any use, reproduction, or disclosure without the written
 * permission of LWPU Corporation is prohibited.
 *
 * _LWRM_COPYRIGHT_END_
 */

#ifndef _FILTERED_GK104_REGS_H_
#define _FILTERED_GK104_REGS_H_

LwU32 RegListAccess[] ={
 LW_PBUS_DEBUG_0,
 LW_PBUS_DEBUG_2,
 LW_PBUS_DEBUG_3,
 LW_PBUS_DEBUG_4,
 LW_PBUS_DEBUG_10,
 LW_PBUS_DEBUG_11,
 LW_PBUS_VBIOS_SCRATCH(0),
 LW_PBUS_EMULATION_REV0,
 LW_PBUS_EMULATION_REV1,
 LW_PBUS_EMULATION_STUB0,
 LW_PBUS_ACCESS,
 LW_PBUS_L2,
 LW_PBUS_ACCESS_HISTORY,
 LW_PBUS_ACCESS_TIMEOUT,
 LW_PBUS_DEBUG_CTL,
 LW_PBUS_DEBUG_READ,
 LW_PBUS_DEBUG_SEL_0,
 LW_PBUS_DEBUG_SEL_1,
 LW_PBUS_DEBUG_SEL_2,
 LW_PBUS_DEBUG_SEL_3,
 LW_PBUS_DEBUG_SEL_STRAP,
 LW_PBUS_PERFMON,
 LW_PBUS_PERFMON_FILTER,
 LW_PBUS_PERFMON_FILTER_SUBID,
 LW_PBUS_INTR_0,
 LW_PBUS_INTR_EN_0,
 LW_PBUS_INTR_EN_1,
 LW_PBUS_SW_INTR_1,
 LW_PBUS_SW_INTR_2,
 LW_PBUS_SW_INTR_3,
 LW_PBUS_SW_INTR_4,
 LW_PBUS_MPMU_INTR_1,
 LW_PBUS_MPMU_INTR_2,
 LW_PBUS_MPMU_INTR_3,
 LW_PBUS_MPMU_INTR_4,
 LW_PBUS_FB_TIMEOUT,
 LW_PBUS_FB_CLEANUP,
 LW_PBUS_EXT_CYA,
 LW_PBUS_EXT_SPARE1,
 LW_PBUS_EXT_SPARE2,
 LW_PBUS_HOLD_LTSSM,
 LW_PBUS_PROM_REDIRECT,
 LW_PBUS_IFB_RDWR_ADDR_HI,
 LW_PBUS_IFB_RDWR_ADDR,
 LW_PBUS_IFB_RDWR_DATA,
 LW_PBUS_BL_REMAP_1(0),
 LW_PBUS_BL_REMAP_2(0),
 LW_PBUS_BL_REMAP_4(0),
 LW_PBUS_BL_REMAP_6(0),
 LW_PBUS_BL_REMAP_7(0),
 LW_PBUS_BAR2_BLOCK,
 LW_PBUS_FLUSH_BIND_CTL,
 LW_PBUS_EXT_CG,
 LW_PBUS_EXT_CG1,
 LW_PBUS_PRI_CTRL,
 LW_PBUS_NP_OUTSTANDING,
 LW_PBUS_IFR_STATUS0,
 LW_PBUS_IFR_STATUS1,
 LW_PBUS_IFR_ERROR,
 LW_PBUS_IFR_INFO0,
 LW_PBUS_FBIO_RAM,
 LW_PFIFO_CONFIG,
 LW_PFIFO_ACQ_PRETEST,
 LW_PFIFO_CTXSW_INTERVAL,
 LW_PFIFO_BAR1_BASE,
 LW_PFIFO_IDLE_FILTER,
 LW_PFIFO_ENG_RUNLIST_BASE(0),
 LW_PFIFO_ENG_RUNLIST(0),
 LW_PFIFO_PB_TIMESLICE(0),
 LW_PFIFO_PBDMA_MAP(0),
 LW_PFIFO_LB_GPBUF_CONTROL(0),
 LW_PFIFO_LB_PBBUF_CONTROL(0),
 LW_PFIFO_LB_GPBUF_STATUS(0),
 LW_PFIFO_LB_PBBUF_STATUS(0),
 LW_PFIFO_LB_GPBUF_PTR(0),
 LW_PFIFO_LB_PBBUF_PTR(0),
 LW_PFIFO_LB_RAM_ADDR,
 LW_PFIFO_LB_RAM_DATA,
 LW_PFIFO_INTR_0,
 LW_PFIFO_INTR_EN_0,
 LW_PFIFO_INTR_EN_1,
 LW_PFIFO_INTR_STALL,
 LW_PFIFO_INTR_BIND_ERROR,
 LW_PFIFO_INTR_SCHED_ERROR,
 LW_PFIFO_INTR_CHSW_ERROR,
 LW_PFIFO_INTR_LB_ERROR,
 LW_PFIFO_INTR_MMU_FAULT_ID,
 LW_PFIFO_INTR_MMU_FAULT_INST(0),
 LW_PFIFO_INTR_MMU_FAULT_LO(0),
 LW_PFIFO_INTR_MMU_FAULT_HI(0),
 LW_PFIFO_INTR_MMU_FAULT_INFO(0),
 LW_PFIFO_INTR_PBDMA_ID,
 LW_PFIFO_INTR_RUNLIST,
 LW_PFIFO_FB_TIMEOUT,
 LW_PFIFO_PB_TIMEOUT,
 LW_PFIFO_ENG_TIMEOUT,
 LW_PFIFO_FB_CLEANUP,
 LW_PFIFO_CHSW_TIMEOUT,
 LW_PFIFO_PRI_TIMEOUT,
 LW_PFIFO_USERD_SNOOP,
 LW_PFIFO_EVENT_ARB,
 LW_PFIFO_CHSW_CTL,
 LW_PFIFO_TIME_0,
 LW_PFIFO_TIME_1,
 LW_PFIFO_CHSW_BLKCG,
 LW_PFIFO_CHSW_BLKCG1,
 LW_PFIFO_RLP_BLKCG,
 LW_PFIFO_RLP_BLKCG1,
 LW_PFIFO_ERROR_SCHED_DISABLE,
 LW_PFIFO_SCHED_DISABLE,
 LW_PFIFO_SCHED_STATUS,
 LW_PFIFO_ENGINE_STATUS(0),
 LW_PFIFO_ENGINE_STATUS_DEBUG(0),
 LW_PFIFO_ENGINE_STATUS_INST(0),
 LW_PFIFO_ENGINE_STATUS_NEXT_INST(0),
 LW_PFIFO_PBDMA_STATUS(0),
 LW_PFIFO_PBDMA_STATUS_INST(0),
 LW_PFIFO_PIO_TARGET,
 LW_PFIFO_PIO_CTXSW,
 LW_PFIFO_FB_IFACE,
 LW_PFIFO_FB_IFACE_BLOCKED_ACCESS_ADDR0,
 LW_PFIFO_FB_IFACE_BLOCKED_ACCESS_ADDR1,
 LW_PFIFO_FB_IFACE_BLOCKED_ACCESS_AUX,
 LW_PFIFO_INT_CYA_SPARE,
 LW_PPBDMA_GP_ENTRY0,
 LW_PPBDMA_GP_ENTRY1,
 LW_PPBDMA_GP_BASE(0),
 LW_PPBDMA_GP_BASE_HI(0),
 LW_PPBDMA_GP_FETCH(0),
 LW_PPBDMA_GP_GET(0),
 LW_PPBDMA_GP_PUT(0),
 LW_PPBDMA_RESERVED31(0),
 LW_PPBDMA_RESERVED32(0),
 LW_PPBDMA_PB_FETCH(0),
 LW_PPBDMA_PB_FETCH_HI(0),
 LW_PPBDMA_PB_FETCH_STAGER(0),
 LW_PPBDMA_GET(0),
 LW_PPBDMA_GET_HI(0),
 LW_PPBDMA_GET_STAGER(0),
 LW_PPBDMA_PUT(0),
 LW_PPBDMA_PUT_HI(0),
 LW_PPBDMA_PUT_STAGER(0),
 LW_PPBDMA_TOP_LEVEL_GET(0),
 LW_PPBDMA_TOP_LEVEL_GET_HI(0),
 LW_PPBDMA_TOP_LEVEL_GET_STAGER(0),
 LW_PPBDMA_GP_CRC(0),
 LW_PPBDMA_RESERVED30(0),
 LW_PPBDMA_FORMATS(0),
 LW_PPBDMA_PB_HEADER(0),
 LW_PPBDMA_PB_COUNT(0),
 LW_PPBDMA_PB_DATA0(0),
 LW_PPBDMA_PB_DATA1(0),
 LW_PPBDMA_PB_DATA2(0),
 LW_PPBDMA_PB_CRC(0),
 LW_PPBDMA_SUBDEVICE(0),
 LW_PPBDMA_METHOD0(0),
 LW_PPBDMA_METHOD1(0),
 LW_PPBDMA_METHOD2(0),
 LW_PPBDMA_METHOD3(0),
 LW_PPBDMA_DATA0(0),
 LW_PPBDMA_DATA1(0),
 LW_PPBDMA_DATA2(0),
 LW_PPBDMA_DATA3(0),
 LW_PPBDMA_RESERVED20(0),
 LW_PPBDMA_RESERVED21(0),
 LW_PPBDMA_TARGET(0),
 LW_PPBDMA_METHOD_CRC(0),
 LW_PPBDMA_RESERVED47(0),
 LW_PPBDMA_REF(0),
 LW_PPBDMA_RESERVED1(0),
 LW_PPBDMA_RESERVED45(0),
 LW_PPBDMA_RUNTIME(0),
 LW_PPBDMA_SEMAPHOREA(0),
 LW_PPBDMA_SEMAPHOREB(0),
 LW_PPBDMA_SEMAPHOREC(0),
 LW_PPBDMA_SEMAPHORED(0),
 LW_PPBDMA_ACQUIRE_DEADLINE(0),
 LW_PPBDMA_ACQUIRE(0),
 LW_PPBDMA_RESERVED46(0),
 LW_PPBDMA_STATUS(0),
 LW_PPBDMA_CHANNEL(0),
 LW_PPBDMA_GP_SHADOW_0(0),
 LW_PPBDMA_GP_SHADOW_1(0),
 LW_PPBDMA_HDR_SHADOW(0),
 LW_PPBDMA_MEM_OP_A(0),
 LW_PPBDMA_SIGNATURE(0),
 LW_PPBDMA_USERD(0),
 LW_PPBDMA_USERD_HI(0),
 LW_PPBDMA_L2(0),
 LW_PPBDMA_SPARE56(0),
 LW_PPBDMA_HCE_CTRL(0),
 LW_PPBDMA_SPARE58(0),
 LW_PPBDMA_SNOOP_GP_PUT(0),
 LW_PPBDMA_SNOOP(0),
 LW_PPBDMA_TIMEOUT(0),
 LW_PPBDMA_GP_PEEK(0),
 LW_PPBDMA_GP_PEEK(0),
 LW_PPBDMA_BLKCG(0),
 LW_PPBDMA_BLKCG1(0),
 LW_PPBDMA_INTR_0(0),
 LW_PPBDMA_INTR_1(0),
 LW_PPBDMA_INTR_EN_0(0),
 LW_PPBDMA_INTR_EN_1(0),
 LW_PPBDMA_INTR_STALL(0),
 LW_PPBDMA_INTR_STALL_1(0),
 LW_PPBDMA_HCE_DBG0(0),
 LW_PPBDMA_HCE_DBG1(0),
 LW_PERF_PMMSYS_TRIG0_SEL(0),
 LW_PERF_PMMSYS_TRIG0_OP(0),
 LW_PERF_PMMSYS_TRIG1_SEL(0),
 LW_PERF_PMMSYS_TRIG1_OP(0),
 LW_PERF_PMMSYS_EVENT_SEL(0),
 LW_PERF_PMMSYS_EVENT_OP(0),
 LW_PERF_PMMSYS_SAMPLE_SEL(0),
 LW_PERF_PMMSYS_SAMPLE_OP(0),
 LW_PERF_PMMSYS_SETFLAG_OP(0),
 LW_PERF_PMMSYS_CLRFLAG_OP(0),
 LW_PERF_PMMSYS_ELAPSED(0),
 LW_PERF_PMMSYS_MODEC5CNT(0),
 LW_PERF_PMMSYS_CYCLECNT(0),
 LW_PERF_PMMSYS_MODEC6CNT(0),
 LW_PERF_PMMSYS_EVENTCNT(0),
 LW_PERF_PMMSYS_DFD_CNT_UPPER(0),
 LW_PERF_PMMSYS_THRESHCNT(0),
 LW_PERF_PMMSYS_TRIGGERCNT(0),
 LW_PERF_PMMSYS_SAMPLECNT(0),
 LW_PERF_PMMSYS_OUTSTART(0),
 LW_PERF_PMMSYS_THRESHOLD(0),
 LW_PERF_PMMSYS_CONTROL(0),
 LW_PERF_PMMSYS_RAWCNT0(0),
 LW_PERF_PMMSYS_RAWCNT1(0),
 LW_PERF_PMMSYS_RAWCNT2(0),
 LW_PERF_PMMSYS_RAWCNT3(0),
 LW_PERF_PMMSYS_RAWCNT4(0),
 LW_PERF_PMMSYS_RAWCNT5(0),
 LW_PERF_PMMSYS_RAWCNT6(0),
 LW_PERF_PMMSYS_RAWCNT7(0),
 LW_PERF_PMMSYS_RAWSMPLCNT(0),
 LW_PERF_PMMSYS_ENGINESTATUS(0),
 LW_PERF_PMMSYS_WBSKEW0(0),
 LW_PERF_PMMSYS_WBSKEW1(0),
 LW_PERF_PMMSYS_WBSKEW2(0),
 LW_PERF_PMMSYS_WBSKEW_CHAIN0(0),
 LW_PERF_PMMSYS_WBSKEW_CHAIN1(0),
 LW_PERF_PMMSYS_STARTEXPERIMENT(0),
 LW_PERF_PMMSYS_CTXSW0(0),
 LW_PERF_PMMSYS_CTXSW1(0),
 LW_PERF_PMMSYS_WATCHBUSDEBUG(0),
 LW_PERF_PMMSYS_SPARE0(0),
 LW_PERF_PMMSYS_SPARE1(0),
 LW_PERF_PMMSYS_DEBUG(0),
 LW_PERF_PMMSYS_DAISY_DISABLE(0),
 LW_PERF_PMMSYS_CRC(0),
 LW_PERF_PMMSYS_CONTROL2(0),
 LW_PERF_PMMSYS_ISDCTRL(0),
 LW_PERF_PMMSYSROUTER_GLOBAL_CNTRL,
 LW_PERF_PMMSYSROUTER_GLOBAL_CNTRL,
 LW_PERF_PMMSYSROUTER_GLOBAL_PMMTRIGGERCNT,
 LW_PERF_PMMSYSROUTER_GLOBAL_PMMTRIGGERCNT,
 LW_PERF_PMMSYSROUTER_GLOBAL_CTXSW0,
 LW_PERF_PMMSYSROUTER_GLOBAL_CTXSW0,
 LW_PERF_PMMSYSROUTER_ENGINESTATUS,
 LW_PERF_PMMSYSROUTER_ENGINESTATUS,
 LW_PERF_PMMSYSROUTER_PERFMONSTATUS,
 LW_PERF_PMMSYSROUTER_PERFMONSTATUS,
 LW_PERF_PMMSYS_CLAMP_CYA_CONTROL(0),
 LW_PERF_PMMSYS_CLAMP_CYA_CONTROL7,
 LW_PERF_PMMSYS_CLAMP_CYA_CONTROL6,
 LW_PERF_PMMSYS_CLAMP_CYA_CONTROL5,
 LW_PERF_PMMSYS_CLAMP_CYA_CONTROL4,
 LW_PERF_PMMSYS_CLAMP_CYA_CONTROL3,
 LW_PERF_PMMSYS_CLAMP_CYA_CONTROL2,
 LW_PERF_PMMSYS_CLAMP_CYA_CONTROL1,
 LW_PERF_PMMSYS_CLAMP_CYA_CONTROL0,
 LW_PERF_PMMSYS_CLAMP_CYA_CONTROL0,
 LW_PERF_PMMSYS_WATCH0700,
 LW_PERF_PMMSYS_WATCH0701,
 LW_PERF_PMMSYS_WATCH0702,
 LW_PERF_PMMSYS_WATCH0703,
 LW_PERF_PMMSYS_WATCH0704,
 LW_PERF_PMMSYS_WATCH0705,
 LW_PERF_PMMSYS_WATCH0706,
 LW_PERF_PMMSYS_WATCH0707,
 LW_PERF_PMMSYS_WATCH0708,
 LW_PERF_PMMSYS_WATCH0709,
 LW_PERF_PMMSYS_WATCH0710,
 LW_PERF_PMMSYS_WATCH0711,
 LW_PERF_PMMSYS_WATCH0712,
 LW_PERF_PMMSYS_WATCH0713,
 LW_PERF_PMMSYS_WATCH0714,
 LW_PERF_PMMSYS_WATCH0715,
 LW_PERF_PMMSYS_WATCH0600,
 LW_PERF_PMMSYS_WATCH0601,
 LW_PERF_PMMSYS_WATCH0602,
 LW_PERF_PMMSYS_WATCH0603,
 LW_PERF_PMMSYS_WATCH0604,
 LW_PERF_PMMSYS_WATCH0605,
 LW_PERF_PMMSYS_WATCH0606,
 LW_PERF_PMMSYS_WATCH0607,
 LW_PERF_PMMSYS_WATCH0608,
 LW_PERF_PMMSYS_WATCH0609,
 LW_PERF_PMMSYS_WATCH0610,
 LW_PERF_PMMSYS_WATCH0611,
 LW_PERF_PMMSYS_WATCH0612,
 LW_PERF_PMMSYS_WATCH0613,
 LW_PERF_PMMSYS_WATCH0614,
 LW_PERF_PMMSYS_WATCH0615,
 LW_PERF_PMMSYS_WATCH0500,
 LW_PERF_PMMSYS_WATCH0501,
 LW_PERF_PMMSYS_WATCH0502,
 LW_PERF_PMMSYS_WATCH0503,
 LW_PERF_PMMSYS_WATCH0504,
 LW_PERF_PMMSYS_WATCH0505,
 LW_PERF_PMMSYS_WATCH0506,
 LW_PERF_PMMSYS_WATCH0507,
 LW_PERF_PMMSYS_WATCH0508,
 LW_PERF_PMMSYS_WATCH0509,
 LW_PERF_PMMSYS_WATCH0510,
 LW_PERF_PMMSYS_WATCH0511,
 LW_PERF_PMMSYS_WATCH0512,
 LW_PERF_PMMSYS_WATCH0513,
 LW_PERF_PMMSYS_WATCH0514,
 LW_PERF_PMMSYS_WATCH0515,
 LW_PERF_PMMSYS_WATCH0400,
 LW_PERF_PMMSYS_WATCH0401,
 LW_PERF_PMMSYS_WATCH0402,
 LW_PERF_PMMSYS_WATCH0403,
 LW_PERF_PMMSYS_WATCH0404,
 LW_PERF_PMMSYS_WATCH0405,
 LW_PERF_PMMSYS_WATCH0406,
 LW_PERF_PMMSYS_WATCH0407,
 LW_PERF_PMMSYS_WATCH0408,
 LW_PERF_PMMSYS_WATCH0409,
 LW_PERF_PMMSYS_WATCH0410,
 LW_PERF_PMMSYS_WATCH0411,
 LW_PERF_PMMSYS_WATCH0412,
 LW_PERF_PMMSYS_WATCH0413,
 LW_PERF_PMMSYS_WATCH0414,
 LW_PERF_PMMSYS_WATCH0415,
 LW_PERF_PMMSYS_WATCH0300,
 LW_PERF_PMMSYS_WATCH0301,
 LW_PERF_PMMSYS_WATCH0302,
 LW_PERF_PMMSYS_WATCH0303,
 LW_PERF_PMMSYS_WATCH0304,
 LW_PERF_PMMSYS_WATCH0305,
 LW_PERF_PMMSYS_WATCH0306,
 LW_PERF_PMMSYS_WATCH0307,
 LW_PERF_PMMSYS_WATCH0308,
 LW_PERF_PMMSYS_WATCH0309,
 LW_PERF_PMMSYS_WATCH0310,
 LW_PERF_PMMSYS_WATCH0311,
 LW_PERF_PMMSYS_WATCH0312,
 LW_PERF_PMMSYS_WATCH0313,
 LW_PERF_PMMSYS_WATCH0314,
 LW_PERF_PMMSYS_WATCH0315,
 LW_PERF_PMMSYS_WATCH0200,
 LW_PERF_PMMSYS_WATCH0201,
 LW_PERF_PMMSYS_WATCH0202,
 LW_PERF_PMMSYS_WATCH0203,
 LW_PERF_PMMSYS_WATCH0204,
 LW_PERF_PMMSYS_WATCH0205,
 LW_PERF_PMMSYS_WATCH0206,
 LW_PERF_PMMSYS_WATCH0207,
 LW_PERF_PMMSYS_WATCH0208,
 LW_PERF_PMMSYS_WATCH0209,
 LW_PERF_PMMSYS_WATCH0210,
 LW_PERF_PMMSYS_WATCH0211,
 LW_PERF_PMMSYS_WATCH0212,
 LW_PERF_PMMSYS_WATCH0213,
 LW_PERF_PMMSYS_WATCH0214,
 LW_PERF_PMMSYS_WATCH0215,
 LW_PERF_PMMSYS_WATCH0100,
 LW_PERF_PMMSYS_WATCH0101,
 LW_PERF_PMMSYS_WATCH0102,
 LW_PERF_PMMSYS_WATCH0103,
 LW_PERF_PMMSYS_WATCH0104,
 LW_PERF_PMMSYS_WATCH0105,
 LW_PERF_PMMSYS_WATCH0106,
 LW_PERF_PMMSYS_WATCH0107,
 LW_PERF_PMMSYS_WATCH0108,
 LW_PERF_PMMSYS_WATCH0109,
 LW_PERF_PMMSYS_WATCH0110,
 LW_PERF_PMMSYS_WATCH0111,
 LW_PERF_PMMSYS_WATCH0112,
 LW_PERF_PMMSYS_WATCH0113,
 LW_PERF_PMMSYS_WATCH0114,
 LW_PERF_PMMSYS_WATCH0115,
 LW_PERF_PMMSYS_WATCH0000,
 LW_PERF_PMMSYS_WATCH0001,
 LW_PERF_PMMSYS_WATCH0002,
 LW_PERF_PMMSYS_WATCH0003,
 LW_PERF_PMMSYS_WATCH0004,
 LW_PERF_PMMSYS_WATCH0005,
 LW_PERF_PMMSYS_WATCH0006,
 LW_PERF_PMMSYS_WATCH0007,
 LW_PERF_PMMSYS_WATCH0008,
 LW_PERF_PMMSYS_WATCH0009,
 LW_PERF_PMMSYS_WATCH0010,
 LW_PERF_PMMSYS_WATCH0011,
 LW_PERF_PMMSYS_WATCH0012,
 LW_PERF_PMMSYS_WATCH0013,
 LW_PERF_PMMSYS_WATCH0014,
 LW_PERF_PMMSYS_WATCH0015,
 LW_PERF_PMMFBP_TRIG0_SEL(0),
 LW_PERF_PMMFBP_TRIG0_OP(0),
 LW_PERF_PMMFBP_TRIG1_SEL(0),
 LW_PERF_PMMFBP_TRIG1_OP(0),
 LW_PERF_PMMFBP_EVENT_SEL(0),
 LW_PERF_PMMFBP_EVENT_OP(0),
 LW_PERF_PMMFBP_SAMPLE_SEL(0),
 LW_PERF_PMMFBP_SAMPLE_OP(0),
 LW_PERF_PMMFBP_SETFLAG_OP(0),
 LW_PERF_PMMFBP_CLRFLAG_OP(0),
 LW_PERF_PMMFBP_ELAPSED(0),
 LW_PERF_PMMFBP_MODEC5CNT(0),
 LW_PERF_PMMFBP_CYCLECNT(0),
 LW_PERF_PMMFBP_MODEC6CNT(0),
 LW_PERF_PMMFBP_EVENTCNT(0),
 LW_PERF_PMMFBP_DFD_CNT_UPPER(0),
 LW_PERF_PMMFBP_THRESHCNT(0),
 LW_PERF_PMMFBP_TRIGGERCNT(0),
 LW_PERF_PMMFBP_SAMPLECNT(0),
 LW_PERF_PMMFBP_OUTSTART(0),
 LW_PERF_PMMFBP_THRESHOLD(0),
 LW_PERF_PMMFBP_CONTROL(0),
 LW_PERF_PMMFBP_RAWCNT0(0),
 LW_PERF_PMMFBP_RAWCNT1(0),
 LW_PERF_PMMFBP_RAWCNT2(0),
 LW_PERF_PMMFBP_RAWCNT3(0),
 LW_PERF_PMMFBP_RAWCNT4(0),
 LW_PERF_PMMFBP_RAWCNT5(0),
 LW_PERF_PMMFBP_RAWCNT6(0),
 LW_PERF_PMMFBP_RAWCNT7(0),
 LW_PERF_PMMFBP_RAWSMPLCNT(0),
 LW_PERF_PMMFBP_ENGINESTATUS(0),
 LW_PERF_PMMFBP_WBSKEW0(0),
 LW_PERF_PMMFBP_WBSKEW1(0),
 LW_PERF_PMMFBP_WBSKEW2(0),
 LW_PERF_PMMFBP_WBSKEW_CHAIN0(0),
 LW_PERF_PMMFBP_WBSKEW_CHAIN1(0),
 LW_PERF_PMMFBP_STARTEXPERIMENT(0),
 LW_PERF_PMMFBP_CTXSW0(0),
 LW_PERF_PMMFBP_CTXSW1(0),
 LW_PERF_PMMFBP_WATCHBUSDEBUG(0),
 LW_PERF_PMMFBP_SPARE0(0),
 LW_PERF_PMMFBP_SPARE1(0),
 LW_PERF_PMMFBP_DEBUG(0),
 LW_PERF_PMMFBP_DAISY_DISABLE(0),
 LW_PERF_PMMFBP_CRC(0),
 LW_PERF_PMMFBP_CONTROL2(0),
 LW_PERF_PMMFBP_ISDCTRL(0),
 LW_PERF_PMMFBPROUTER_GLOBAL_CNTRL,
 LW_PERF_PMMFBPROUTER_GLOBAL_PMMTRIGGERCNT,
 LW_PERF_PMMFBPROUTER_GLOBAL_CTXSW0,
 LW_PERF_PMMFBPROUTER_ENGINESTATUS,
 LW_PERF_PMMFBPROUTER_PERFMONSTATUS,
 LW_PERF_PMMFBP_CLAMP_CYA_CONTROL(0),
 LW_PERF_PMMFBP_CLAMP_CYA_CONTROL1,
 LW_PERF_PMMFBP_CLAMP_CYA_CONTROL0,
 LW_PERF_PMMFBP_CLAMP_CYA_CONTROL0,
 LW_PERF_PMMFBP_WATCH0100,
 LW_PERF_PMMFBP_WATCH0101,
 LW_PERF_PMMFBP_WATCH0102,
 LW_PERF_PMMFBP_WATCH0103,
 LW_PERF_PMMFBP_WATCH0104,
 LW_PERF_PMMFBP_WATCH0105,
 LW_PERF_PMMFBP_WATCH0106,
 LW_PERF_PMMFBP_WATCH0107,
 LW_PERF_PMMFBP_WATCH0108,
 LW_PERF_PMMFBP_WATCH0109,
 LW_PERF_PMMFBP_WATCH0110,
 LW_PERF_PMMFBP_WATCH0111,
 LW_PERF_PMMFBP_WATCH0112,
 LW_PERF_PMMFBP_WATCH0113,
 LW_PERF_PMMFBP_WATCH0114,
 LW_PERF_PMMFBP_WATCH0115,
 LW_PERF_PMMFBP_WATCH0000,
 LW_PERF_PMMFBP_WATCH0001,
 LW_PERF_PMMFBP_WATCH0002,
 LW_PERF_PMMFBP_WATCH0003,
 LW_PERF_PMMFBP_WATCH0004,
 LW_PERF_PMMFBP_WATCH0005,
 LW_PERF_PMMFBP_WATCH0006,
 LW_PERF_PMMFBP_WATCH0007,
 LW_PERF_PMMFBP_WATCH0008,
 LW_PERF_PMMFBP_WATCH0009,
 LW_PERF_PMMFBP_WATCH0010,
 LW_PERF_PMMFBP_WATCH0011,
 LW_PERF_PMMFBP_WATCH0012,
 LW_PERF_PMMFBP_WATCH0013,
 LW_PERF_PMMFBP_WATCH0014,
 LW_PERF_PMMFBP_WATCH0015,
 LW_PERF_PMMGPC_TRIG0_SEL(0),
 LW_PERF_PMMGPC_TRIG0_OP(0),
 LW_PERF_PMMGPC_TRIG1_SEL(0),
 LW_PERF_PMMGPC_TRIG1_OP(0),
 LW_PERF_PMMGPC_EVENT_SEL(0),
 LW_PERF_PMMGPC_EVENT_OP(0),
 LW_PERF_PMMGPC_SAMPLE_SEL(0),
 LW_PERF_PMMGPC_SAMPLE_OP(0),
 LW_PERF_PMMGPC_SETFLAG_OP(0),
 LW_PERF_PMMGPC_CLRFLAG_OP(0),
 LW_PERF_PMMGPC_ELAPSED(0),
 LW_PERF_PMMGPC_MODEC5CNT(0),
 LW_PERF_PMMGPC_CYCLECNT(0),
 LW_PERF_PMMGPC_MODEC6CNT(0),
 LW_PERF_PMMGPC_EVENTCNT(0),
 LW_PERF_PMMGPC_DFD_CNT_UPPER(0),
 LW_PERF_PMMGPC_THRESHCNT(0),
 LW_PERF_PMMGPC_TRIGGERCNT(0),
 LW_PERF_PMMGPC_SAMPLECNT(0),
 LW_PERF_PMMGPC_OUTSTART(0),
 LW_PERF_PMMGPC_THRESHOLD(0),
 LW_PERF_PMMGPC_CONTROL(0),
 LW_PERF_PMMGPC_RAWCNT0(0),
 LW_PERF_PMMGPC_RAWCNT1(0),
 LW_PERF_PMMGPC_RAWCNT2(0),
 LW_PERF_PMMGPC_RAWCNT3(0),
 LW_PERF_PMMGPC_RAWCNT4(0),
 LW_PERF_PMMGPC_RAWCNT5(0),
 LW_PERF_PMMGPC_RAWCNT6(0),
 LW_PERF_PMMGPC_RAWCNT7(0),
 LW_PERF_PMMGPC_RAWSMPLCNT(0),
 LW_PERF_PMMGPC_ENGINESTATUS(0),
 LW_PERF_PMMGPC_WBSKEW0(0),
 LW_PERF_PMMGPC_WBSKEW1(0),
 LW_PERF_PMMGPC_WBSKEW2(0),
 LW_PERF_PMMGPC_WBSKEW_CHAIN0(0),
 LW_PERF_PMMGPC_WBSKEW_CHAIN1(0),
 LW_PERF_PMMGPC_STARTEXPERIMENT(0),
 LW_PERF_PMMGPC_CTXSW0(0),
 LW_PERF_PMMGPC_CTXSW1(0),
 LW_PERF_PMMGPC_WATCHBUSDEBUG(0),
 LW_PERF_PMMGPC_SPARE0(0),
 LW_PERF_PMMGPC_SPARE1(0),
 LW_PERF_PMMGPC_DEBUG(0),
 LW_PERF_PMMGPC_DAISY_DISABLE(0),
 LW_PERF_PMMGPC_CRC(0),
 LW_PERF_PMMGPC_CONTROL2(0),
 LW_PERF_PMMGPC_ISDCTRL(0),
 LW_PERF_PMMGPCROUTER_GLOBAL_CNTRL,
 LW_PERF_PMMGPCROUTER_GLOBAL_PMMTRIGGERCNT,
 LW_PERF_PMMGPCROUTER_GLOBAL_CTXSW0,
 LW_PERF_PMMGPCROUTER_ENGINESTATUS,
 LW_PERF_PMMGPCROUTER_PERFMONSTATUS,
 LW_PERF_PMMGPC_CLAMP_CYA_CONTROL(0),
 LW_PERF_PMMGPC_CLAMP_CYA_CONTROL2,
 LW_PERF_PMMGPC_CLAMP_CYA_CONTROL1,
 LW_PERF_PMMGPC_CLAMP_CYA_CONTROL0,
 LW_PERF_PMMGPC_WATCH0200,
 LW_PERF_PMMGPC_WATCH0201,
 LW_PERF_PMMGPC_WATCH0202,
 LW_PERF_PMMGPC_WATCH0203,
 LW_PERF_PMMGPC_WATCH0204,
 LW_PERF_PMMGPC_WATCH0205,
 LW_PERF_PMMGPC_WATCH0206,
 LW_PERF_PMMGPC_WATCH0207,
 LW_PERF_PMMGPC_WATCH0208,
 LW_PERF_PMMGPC_WATCH0209,
 LW_PERF_PMMGPC_WATCH0210,
 LW_PERF_PMMGPC_WATCH0211,
 LW_PERF_PMMGPC_WATCH0212,
 LW_PERF_PMMGPC_WATCH0213,
 LW_PERF_PMMGPC_WATCH0214,
 LW_PERF_PMMGPC_WATCH0215,
 LW_PERF_PMMGPC_WATCH0100,
 LW_PERF_PMMGPC_WATCH0101,
 LW_PERF_PMMGPC_WATCH0102,
 LW_PERF_PMMGPC_WATCH0103,
 LW_PERF_PMMGPC_WATCH0104,
 LW_PERF_PMMGPC_WATCH0105,
 LW_PERF_PMMGPC_WATCH0106,
 LW_PERF_PMMGPC_WATCH0107,
 LW_PERF_PMMGPC_WATCH0108,
 LW_PERF_PMMGPC_WATCH0109,
 LW_PERF_PMMGPC_WATCH0110,
 LW_PERF_PMMGPC_WATCH0111,
 LW_PERF_PMMGPC_WATCH0112,
 LW_PERF_PMMGPC_WATCH0113,
 LW_PERF_PMMGPC_WATCH0114,
 LW_PERF_PMMGPC_WATCH0115,
 LW_PERF_PMMGPC_WATCH0000,
 LW_PERF_PMMGPC_WATCH0001,
 LW_PERF_PMMGPC_WATCH0002,
 LW_PERF_PMMGPC_WATCH0003,
 LW_PERF_PMMGPC_WATCH0004,
 LW_PERF_PMMGPC_WATCH0005,
 LW_PERF_PMMGPC_WATCH0006,
 LW_PERF_PMMGPC_WATCH0007,
 LW_PERF_PMMGPC_WATCH0008,
 LW_PERF_PMMGPC_WATCH0009,
 LW_PERF_PMMGPC_WATCH0010,
 LW_PERF_PMMGPC_WATCH0011,
 LW_PERF_PMMGPC_WATCH0012,
 LW_PERF_PMMGPC_WATCH0013,
 LW_PERF_PMMGPC_WATCH0014,
 LW_PERF_PMMGPC_WATCH0015,
 LW_PERF_PMASYS_CONTROL,
 LW_PERF_PMASYS_DEBUG,
 LW_PERF_PMASYS_TRIGGER_GLOBAL,
 LW_PERF_PMASYS_GPC_TRIGGER_START,
 LW_PERF_PMASYS_FBP_TRIGGER_START,
 LW_PERF_PMASYS_SYS_TRIGGER_START,
 LW_PERF_PMASYS_GPC_TRIGGER_START_MASK,
 LW_PERF_PMASYS_FBP_TRIGGER_START_MASK,
 LW_PERF_PMASYS_SYS_TRIGGER_START_MASK,
 LW_PERF_PMASYS_GPC_TRIGGER_STOP,
 LW_PERF_PMASYS_FBP_TRIGGER_STOP,
 LW_PERF_PMASYS_SYS_TRIGGER_STOP,
 LW_PERF_PMASYS_GPC_TRIGGER_STOP_MASK,
 LW_PERF_PMASYS_FBP_TRIGGER_STOP_MASK,
 LW_PERF_PMASYS_SYS_TRIGGER_STOP_MASK,
 LW_PERF_PMASYS_OUTBASE,
 LW_PERF_PMASYS_OUTBASEUPPER,
 LW_PERF_PMASYS_OUTSIZE,
 LW_PERF_PMASYS_MEM_HEAD,
 LW_PERF_PMASYS_MEM_BYTES,
 LW_PERF_PMASYS_MEM_BYTES_ADDR,
 LW_PERF_PMASYS_CTXSW,
 LW_PERF_PMASYS_GPC_TRIGGERCNT,
 LW_PERF_PMASYS_FBP_TRIGGERCNT,
 LW_PERF_PMASYS_SYS_TRIGGERCNT,
 LW_PERF_PMASYS_ENGINESTATUS,
 LW_PERF_PMASYS_GPC_TRIGGER_CONFIG_TESLA_MODE,
 LW_PERF_PMASYS_GPC_TRIGGER_CONFIG_MIXED_MODE,
 LW_PERF_PMASYS_FBP_TRIGGER_CONFIG_TESLA_MODE,
 LW_PERF_PMASYS_FBP_TRIGGER_CONFIG_MIXED_MODE,
 LW_PERF_PMASYS_SYS_TRIGGER_CONFIG_TESLA_MODE,
 LW_PERF_PMASYS_SYS_TRIGGER_CONFIG_MIXED_MODE,
 LW_PERF_PMASYS_SYS_FB_BLOCKER_CTRL,
 LW_PERF_PMASYS_SYS_FB_BLOCKER_DEBUG0,
 LW_PERF_PMASYS_SYS_FB_BLOCKER_DEBUG1,
 LW_PERF_PMASYS_RECORD_REQUEST_GPC(0),
 LW_PERF_PMASYS_RECORD_REQUEST_FBP(0),
 LW_PERF_PMASYS_RECORD_REQUEST_SYS(0),
 LW_PERF_PMASYS_RECORD_DATA_GPC(0),
 LW_PERF_PMASYS_RECORD_DATA_FBP(0),
 LW_PERF_PMASYS_RECORD_DATA_SYS(0),
 LW_PPWR_FALCON_IRQSTAT,
 LW_PPWR_FALCON_IRQMODE,
 LW_PPWR_FALCON_IRQMASK,
 LW_PPWR_FALCON_IRQDEST,
 LW_PPWR_FALCON_GPTMRINT,
 LW_PPWR_FALCON_GPTMRVAL,
 LW_PPWR_FALCON_GPTMRCTL,
 LW_PPWR_FALCON_PTIMER0,
 LW_PPWR_FALCON_PTIMER1,
 LW_PPWR_FALCON_WDTMRVAL,
 LW_PPWR_FALCON_WDTMRCTL,
 LW_PPWR_FALCON_MTHDDATA,
 LW_PPWR_FALCON_MTHDID,
 LW_PPWR_FALCON_MTHDWDAT,
 LW_PPWR_FALCON_MTHDCOUNT,
 LW_PPWR_FALCON_MTHDRAMSZ,
 LW_PPWR_FALCON_LWRCTX,
 LW_PPWR_FALCON_NXTCTX,
 LW_PPWR_FALCON_MAILBOX0,
 LW_PPWR_FALCON_MAILBOX1,
 LW_PPWR_FALCON_ITFEN,
 LW_PPWR_FALCON_IDLESTATE,
 LW_PPWR_FALCON_FHSTATE,
 LW_PPWR_FALCON_PRIVSTATE,
 LW_PPWR_FALCON_SFTRESET,
 LW_PPWR_FALCON_OS,
 LW_PPWR_FALCON_RM,
 LW_PPWR_FALCON_SOFT_PM,
 LW_PPWR_FALCON_SOFT_MODE,
 LW_PPWR_FALCON_DEBUG1,
 LW_PPWR_FALCON_DEBUGINFO,
 LW_PPWR_FALCON_IBRKPT1,
 LW_PPWR_FALCON_IBRKPT2,
 LW_PPWR_FALCON_CGCTL,
 LW_PPWR_FALCON_ENGCTL,
 LW_PPWR_FALCON_PMM,
 LW_PPWR_FALCON_ADDR,
 LW_PPWR_FALCON_CPUCTL,
 LW_PPWR_FALCON_BOOTVEC,
 LW_PPWR_FALCON_HWCFG,
 LW_PPWR_FALCON_HWCFG1,
 LW_PPWR_FALCON_DMACTL,
 LW_PPWR_FALCON_DMATRFBASE,
 LW_PPWR_FALCON_DMATRFMOFFS,
 LW_PPWR_FALCON_DMATRFCMD,
 LW_PPWR_FALCON_DMATRFFBOFFS,
 LW_PPWR_FALCON_DMAPOLL_FB,
 LW_PPWR_FALCON_DMAPOLL_CP,
 LW_PPWR_FALCON_IMCTL,
 LW_PPWR_FALCON_IMSTAT,
 LW_PPWR_FALCON_TRACEIDX,
 LW_PPWR_FALCON_TRACEPC,
 LW_PPWR_FALCON_IMFILLRNG0,
 LW_PPWR_FALCON_IMFILLRNG1,
 LW_PPWR_FALCON_IMFILLCTL,
 LW_PPWR_FALCON_CMEMBASE,
 LW_PPWR_FALCON_DMEMAPERT,
 LW_PPWR_FALCON_EXTERRADDR,
 LW_PPWR_FALCON_EXTERRSTAT,
 LW_PPWR_FALCON_LOCKPMB,
 LW_PPWR_FALCON_ICD_CMD,
 LW_PPWR_FALCON_ICD_ADDR,
 LW_PPWR_FALCON_ICD_WDATA,
 LW_PPWR_FALCON_ICD_RDATA,
 LW_PPWR_FALCON_IMEMC(0),
 LW_PPWR_FALCON_IMEMD(0),
 LW_PPWR_FALCON_IMEMT(0),
 LW_PPWR_FALCON_DMEMC(0),
 LW_PPWR_FALCON_DMEMD(0),
 LW_PPWR_PMU_RESET_COUNTER,
 LW_PPWR_PMU_RESET_MASK,
 LW_PPWR_PMU_FORCE_BUSY,
 LW_PPWR_PMU_NEW_INSTBLK,
 LW_PPWR_PMU_FALCON_ICD_CTRL,
 LW_PPWR_PMU_GPC_DEGLITCH_CFG,
 LW_PPWR_PMU_TPC_DEGLITCH_CFG,
 LW_PPWR_PMU_GPC_TPC_IDLE_STATUS,
 LW_PPWR_PMU_IDLE_DETECT_INTR_STAT_0,
 LW_PPWR_PMU_IDLE_DETECT_INTR_STAT_1,
 LW_PPWR_PMU_IDLE_DETECT_INTR_EN_0,
 LW_PPWR_PMU_IDLE_DETECT_INTR_EN_1,
 LW_PPWR_PMU_CPM_0,
 LW_PPWR_PMU_CPM_1,
 LW_PPWR_PMU_MUTEX_ID,
 LW_PPWR_PMU_MUTEX_ID_RELEASE,
 LW_PPWR_PMU_MUTEX(0),
 LW_PPWR_PMU_PM,
 LW_PPWR_PMU_SOFT_PM,
 LW_PPWR_PMU_CRC_UPDATE,
 LW_PPWR_PMU_CRC_VALUE,
 LW_PPWR_PMU_QUEUE_HEAD(0),
 LW_PPWR_PMU_QUEUE_TAIL(0),
 LW_PPWR_PMU_CMD_HEAD_INTRSTAT,
 LW_PPWR_PMU_CMD_INTREN,
 LW_PPWR_PMU_MSGQ_HEAD,
 LW_PPWR_PMU_MSGQ_TAIL,
 LW_PPWR_PMU_MPMU2GPMU,
 LW_PPWR_PMU_MPMU2GPMU_INTR,
 LW_PPWR_PMU_MPMU2GPMU_INTEN,
 LW_PPWR_PMU_GPMU2MPMU,
 LW_PPWR_PMU_TIMER_0_INTERVAL,
 LW_PPWR_PMU_TIMER_0_COUNT,
 LW_PPWR_PMU_TIMER_CTRL,
 LW_PPWR_PMU_PG_CTRL,
 LW_PPWR_PMU_IDLE_STATUS,
 LW_PPWR_PMU_IDLE_STATUS_1,
 LW_PPWR_PMU_IDLE_MASK(0),
 LW_PPWR_PMU_IDLE_MASK_1(0),
 LW_PPWR_PMU_IDLE_COUNT(0),
 LW_PPWR_PMU_IDLE_CTRL(0),
 LW_PPWR_PMU_IDLE_THRESHOLD(0),
 LW_PPWR_PMU_IDLE_INTR,
 LW_PPWR_PMU_IDLE_INTR_STATUS,
 LW_PPWR_PMU_IDLE_MASK_SUPP(0),
 LW_PPWR_PMU_IDLE_MASK_1_SUPP(0),
 LW_PPWR_PMU_IDLE_CTRL_SUPP(0),
 LW_PPWR_PMU_HISTOGRAM_CTRL(0),
 LW_PPWR_PMU_HISTOGRAM_COUNT(0),
 LW_PPWR_PMU_HISTOGRAM_FLOORS3TO0(0),
 LW_PPWR_PMU_HISTOGRAM_FLOORS7TO4(0),
 LW_PPWR_PMU_HISTOGRAM_FLOORS11TO8(0),
 LW_PPWR_PMU_HISTOGRAM_FLOORS15TO12(0),
 LW_PPWR_PMU_HISTOGRAM_BINS3TO0(0),
 LW_PPWR_PMU_HISTOGRAM_BINS7TO4(0),
 LW_PPWR_PMU_HISTOGRAM_BINS11TO8(0),
 LW_PPWR_PMU_HISTOGRAM_BINS15TO12(0),
 LW_PPWR_PMU_HISTOGRAM_SCALING,
 LW_PPWR_PMU_IP_VER,
 LW_PPWR_PMU_DEBUG(0),
 LW_PPWR_PMU_MAILBOX(0),
 LW_PPWR_PMU_DEBUG_TAG,
 LW_PPWR_PMU_TPRIV_WRBE,
 LW_PPWR_PMU_WSP_GP_MSGBOX,
 LW_PPWR_PMU_GPIO_OUTPUT,
 LW_PPWR_PMU_GPIO_INPUT,
 LW_PPWR_PMU_GPIO_1_INPUT,
 LW_PPWR_PMU_GPIO_BYPASS,
 LW_PPWR_PMU_GPIO_INTR_RISING,
 LW_PPWR_PMU_GPIO_1_INTR_RISING,
 LW_PPWR_PMU_GPIO_INTR_FALLING,
 LW_PPWR_PMU_GPIO_1_INTR_FALLING,
 LW_PPWR_PMU_GPIO_INTR_RISING_EN,
 LW_PPWR_PMU_GPIO_1_INTR_RISING_EN,
 LW_PPWR_PMU_GPIO_INTR_FALLING_EN,
 LW_PPWR_PMU_GPIO_1_INTR_FALLING_EN,
 LW_PPWR_PMU_GPIO_OUTPUT_SET,
 LW_PPWR_PMU_GPIO_OUTPUT_CLEAR,
 LW_PPWR_PMU_DISP_PRIVATE_BUS_ADDR,
 LW_PPWR_PMU_DISP_PRIVATE_BUS_DATA,
 LW_PPWR_PMU_CSBMASTER_NULL_REQ,
 LW_PPWR_PMU_CSBMASTER_INTR_EN,
 LW_PPWR_PMU_CSBMASTER_INTR,
 LW_PPWR_PMU_INTR_0,
 LW_PPWR_PMU_INTR_0_EN,
 LW_PPWR_PMU_INTR_1,
 LW_PPWR_PMU_INTR_CTRL,
 LW_PPWR_PMU_INTR_RESULT,
 LW_PPWR_PMU_INTR_TIMEOUT,
 LW_PPWR_PMU_INTR_ERROR_STATUS,
 LW_PPWR_PMU_INTR_INTR,
 LW_PPWR_PMU_INTR_INTEN,
 LW_PPWR_PMU_DEBUG_TIMEOUT_EN,
 LW_PPWR_PMU_UART_TX,
 LW_PPWR_PMU_UART_RX,
 LW_PPWR_PMU_UART_CTL,
 LW_PPWR_PMU_UART_THRESHOLD,
 LW_PPWR_PMU_UART_INTR,
 LW_PPWR_PMU_UART_INTR_EN,
 LW_PPWR_PMU_UART_DEBUG,
 LW_PPWR_PMU_UART_DEBUG_CTL,
 LW_PPWR_PMU_BAR0_ADDR,
 LW_PPWR_PMU_BAR0_DATA,
 LW_PPWR_PMU_BAR0_CTL,
 LW_PPWR_PMU_BAR0_TIMEOUT,
 LW_PPWR_PMU_BAR0_ERROR_STATUS,
 LW_PPWR_PMU_BAR0_FECS_ERROR,
 LW_PPWR_PMU_BAR0_INTR,
 LW_PPWR_PMU_BAR0_INTEN,
 LW_PPWR_PMU_BAR0_EN,
 LW_PPWR_PMU_BAR0_CYA,
 LW_PPWR_PMU_BAR0_DBG,
 LW_PPWR_PMU_PG_IDLEFILTH(0),
 LW_PPWR_PMU_PG_PPUIDLEFILTH(0),
 LW_PPWR_PMU_PG_IDLE_CNT(0),
 LW_PPWR_PMU_PG_PSW_MASK,
 LW_PPWR_PMU_PG_SWCTRL(0),
 LW_PPWR_PMU_PG_INTREN(0),
 LW_PPWR_PMU_PG_INTRSTAT(0),
 LW_PPWR_PMU_PG_STAT(0),
 LW_PPWR_PMU_PG_CFG_RDY,
 LW_PPWR_PMU_PG_SOFT_RST,
 LW_PPWR_PMU_PG_PGOFF,
 LW_PPWR_PMU_PG_EPE_DELAY(0),
 LW_PPWR_PMU_PG_DBG,
 LW_PPWR_PMU_PG_CLAMP_DELAY(0),
 LW_PPWR_PMU_PG_OVERRIDE,
 LW_PPWR_PMU_PG_DBG_IDX,
 LW_PPWR_FBIF_TRANSCFG(0),
 LW_PPWR_FBIF_INSTBLK,
 LW_PPWR_FBIF_CTL,
 LW_PPWR_FBIF_THROTTLE,
 LW_PPWR_FBIF_ACHK_BLK(0),
 LW_PPWR_FBIF_ACHK_CTL(0),
 LW_PPWR_FBIF_DBG_STAT0,
 LW_PPWR_FBIF_DBG_STAT1,
 LW_PPWR_FBIF_DBG_RDCOUNT_LO,
 LW_PPWR_FBIF_DBG_RDCOUNT_HI,
 LW_PPWR_FBIF_DBG_WRCOUNT_LO,
 LW_PPWR_FBIF_DBG_WRCOUNT_HI,
 LW_THERM_CTRL_0,
 LW_THERM_CTRL_2,
 LW_THERM_CTRL_1,
 LW_THERM_SENSOR_0,
 LW_THERM_SENSOR_5,
 LW_THERM_SENSOR_1,
 LW_THERM_SENSOR_2,
 LW_THERM_SENSOR_3,
 LW_THERM_SENSOR_4,
 LW_THERM_DP2_VERIFICATION,
 LW_THERM_DBG_0,
 LW_THERM_DBG_1,
 LW_THERM_DBG_3,
 LW_THERM_DBG_4,
 LW_THERM_DBG_5,
 LW_THERM_DBG_6,
 LW_THERM_CONFIG,
 LW_THERM_CONFIG1,
 LW_THERM_CONFIG2,
 LW_THERM_CONFIG3,
 LW_THERM_CONFIG4,
 LW_THERM_LOAD_STEP_INC,
 LW_THERM_LOAD_STEP_DEC,
 LW_THERM_SCRATCH(0),
 LW_THERM_I2CS_SCRATCH,
 LW_THERM_POWER_0,
 LW_THERM_CLK_SLOWDOWN_0(0),
 LW_THERM_CLK_SLOWDOWN_1(0),
 LW_THERM_CLK_SLOWDOWN_2(0),
 LW_THERM_CLK_SLOWDOWN_3(0),
 LW_THERM_CLK_TIMING_0(0),
 LW_THERM_CLK_STATUS(0),
 LW_THERM_POWER_1,
 LW_THERM_POWER_2,
 LW_THERM_POWER_3,
 LW_THERM_POWER_4,
 LW_THERM_POWER_5,
 LW_THERM_POWER_A,
 LW_THERM_POWER_5H,
 LW_THERM_POWER_AH,
 LW_THERM_POWER_B,
 LW_THERM_POWER_C,
 LW_THERM_POWER_D,
 LW_THERM_POWER_E,
 LW_THERM_POWER_F,
 LW_THERM_POWER_SLOWDOWN_FACTOR,
 LW_THERM_POWER_HW_FAILSAFE_SHUTDOWN,
 LW_THERM_POWER_6,
 LW_THERM_POWER_7,
 LW_THERM_POWER_8,
 LW_THERM_POWER_9,
 LW_THERM_ISM_CTRL,
 LW_THERM_ISM_STATUS,
 LW_THERM_I2C_ADDR,
 LW_THERM_I2C_CFG,
 LW_THERM_I2C_CLK_DIV,
 LW_THERM_ARP_CFG,
 LW_THERM_ARP_UDID_3,
 LW_THERM_ARP_UDID_2,
 LW_THERM_ARP_UDID_1,
 LW_THERM_ARP_UDID_0,
 LW_THERM_TSENSE_0,
 LW_THERM_I2CS_SENSOR_14,
 LW_THERM_I2CS_SENSOR_15,
 LW_THERM_I2CS_SENSOR_16,
 LW_THERM_I2CS_SENSOR_FE,
 LW_THERM_I2CS_SENSOR_FF,
 LW_THERM_GATE_CTRL(0),
 LW_THERM_GR_IDLE_PG_IDLE_FILTER,
 LW_THERM_GR_PG_TURNOFF_DELAY,
 LW_THERM_FECS_IDLE_FILTER,
 LW_THERM_HUBMMU_IDLE_FILTER,
 LW_THERM_ENG_HOLDOFF,
 LW_THERM_ENG_HOLDOFF_STATUS,
 LW_THERM_ENG_HOLDOFF_ENTER,
 LW_THERM_POWERCTRL_0,
 LW_THERM_STATISTICS_CTRL,
 LW_PTIMER_PRI_TIMEOUT,
 LW_PTIMER_PRI_TIMEOUT_SAVE_0,
 LW_PTIMER_PRI_TIMEOUT_SAVE_1,
 LW_PTIMER_PRI_TIMEOUT_FECS_ERRCODE,
 LW_PTIMER_INTR_0,
 LW_PTIMER_INTR_EN_0,
 LW_PTIMER_NUMERATOR,
 LW_PTIMER_DENOMINATOR,
 LW_PTIMER_PRESCALE,
 LW_PTIMER_TIME_0,
 LW_PTIMER_TIME_1,
 LW_PTIMER_ALARM_0,
 LW_PTOP_DEBUG_1,
 LW_PTOP_BONDOP,
 LW_PTOP_SCRATCH0,
 LW_PTOP_SCRATCH1,
 LW_PTOP_GVBUS_PAD_CTL1,
 LW_PTOP_GVBUS_PAD_CTL2,
 LW_PTOP_FS4,
 LW_PTOP_SCAL_NUM_GPCS,
 LW_PTOP_SCAL_NUM_TPC_PER_GPC,
 LW_PTOP_SCAL_NUM_FBPS,
 LW_PTOP_SCAL_NUM_FBPAS,
 LW_PTOP_SCAL_NUM_ZLWLL_BANKS,
 LW_PTOP_SCAL_NUM_CES,
 LW_PTOP_SCAL_NUM_DISP_HEADS,
 LW_PTOP_FS_STATUS,
 LW_PTOP_FS_STATUS_GPC,
 LW_PTOP_FS_STATUS_GPC_TPC(0),
 LW_PTOP_FS_STATUS_GPC_ZLWLL(0),
 LW_PTOP_FS_STATUS_FBP,
 LW_PTOP_FS_STATUS_FBIO_SHIFT,
 LW_PTOP_FS_STATUS_FBPA,
 LW_PTOP_FS_STATUS_FBIO,
 LW_PTOP_FS_STATUS_SPARE,
 LW_PTOP_FS_STATUS_DISP,
 LW_PTOP_MISC_STATUS_RAM,
 LW_PTOP_MISC_STATUS_OPT_TMDS_VOLT_CTRL,
 LW_PTOP_DEVICE_INFO(0),
};

LwU32 RegBlackList[] ={
 LW_PBUS_BAR0_WINDOW,
 LW_PBUS_BAR1_BLOCK,
 LW_PBUS_IFB_BLOCK,
 LW_PDISP_VGA_BE_HTOTAL(0),
 LW_PDISP_VGA_BE_HTOTAL(0),
 LW_PDISP_VGA_BE_HDISPLAY_END(0),
 LW_PDISP_VGA_BE_HDISPLAY_END(0),
 LW_PDISP_VGA_BE_HVALID_START(0),
 LW_PDISP_VGA_BE_HVALID_START(0),
 LW_PDISP_VGA_BE_HVALID_END(0),
 LW_PDISP_VGA_BE_HVALID_END(0),
 LW_PDISP_VGA_BE_HSYNC_START(0),
 LW_PDISP_VGA_BE_HSYNC_START(0),
 LW_PDISP_VGA_BE_HSYNC_END(0),
 LW_PDISP_VGA_BE_HSYNC_END(0),
 LW_PDISP_VGA_BE_VTOTAL(0),
 LW_PDISP_VGA_BE_VTOTAL(0),
 LW_PDISP_VGA_BE_VDISPLAY_END(0),
 LW_PDISP_VGA_BE_VDISPLAY_END(0),
 LW_PDISP_VGA_BE_VVALID_START(0),
 LW_PDISP_VGA_BE_VVALID_START(0),
 LW_PDISP_VGA_BE_VVALID_END(0),
 LW_PDISP_VGA_BE_VVALID_END(0),
 LW_PDISP_VGA_BE_VSYNC_START(0),
 LW_PDISP_VGA_BE_VSYNC_START(0),
 LW_PDISP_VGA_BE_VSYNC_END(0),
 LW_PDISP_VGA_BE_VSYNC_END(0),
 LW_PDISP_VGA_DAC_SET_CONTROL(0),
 LW_PDISP_VGA_SOR_SET_CONTROL(0),
 LW_PDISP_VGA_PIOR_SET_CONTROL(0),
 LW_PDISP_VGA_HEAD_SET_PIXEL_CLOCK_FREQUENCY(0),
 LW_PDISP_VGA_HEAD_SET_PIXEL_CLOCK_CONFIGURATION(0),
 LW_PDISP_VGA_HEAD_SET_CONTROL(0),
 LW_PDISP_VGA_HEAD_SET_CONTROL_OUTPUT_RESOURCE(0),
 LW_PDISP_VGA_HEAD_SET_DITHER_CONTROL(0),
 LW_PDISP_VGA_HEAD_SET_CONTROL_OUTPUT_SCALER(0),
 LW_PDISP_VGA_HEAD_SET_PROCAMP(0),
 LW_PDISP_VGA_GEN_REGS_MISC,
 LW_PDISP_VGA_GEN_REGS_INP0,
 LW_PDISP_VGA_GEN_REGS_INP1,
 LW_PDISP_VGA_GEN_REGS_FC,
 LW_PDISP_VGA_GEN_REGS_VSE2,
 LW_PDISP_VGA_SR_REG0,
 LW_PDISP_VGA_SR_REG1,
 LW_PDISP_VGA_SR_REG2,
 LW_PDISP_VGA_GR_REG0,
 LW_PDISP_VGA_GR_REG1,
 LW_PDISP_VGA_GR_REG2,
 LW_PDISP_VGA_GR_REG4,
 LW_PDISP_VGA_AR_REG_PALETTE(0),
 LW_PDISP_VGA_AR_REG4,
 LW_PDISP_VGA_AR_REG5,
 LW_PDISP_VGA_AR_REG8,
 LW_PDISP_VGA_CR_REG0,
 LW_PDISP_VGA_CR_REG1,
 LW_PDISP_VGA_CR_REG2,
 LW_PDISP_VGA_CR_REG3,
 LW_PDISP_VGA_CR_REG4,
 LW_PDISP_VGA_CR_REG5,
 LW_PDISP_VGA_CR_REG6,
 LW_PDISP_VGA_CR_REG7,
 LW_PDISP_VGA_CR_REG8,
 LW_PDISP_VGA_CR_REG9,
 LW_PDISP_VGA_CR_REG10,
 LW_PDISP_VGA_CR_REG11,
 LW_PDISP_VGA_CR_REG12,
 LW_PDISP_VGA_CR_REG13,
 LW_PDISP_VGA_CR_REG14,
 LW_PDISP_VGA_CR_REG15,
 LW_PDISP_VGA_CR_REG16,
 LW_PDISP_VGA_CR_REG17,
 LW_PDISP_VGA_CR_REG18,
 LW_PDISP_VGA_CR_REG20,
 LW_PDISP_VGA_CR_REG21,
 LW_PDISP_VGA_CR_REG22,
 LW_PDISP_VGA_CR_REG24,
 LW_PDISP_VGA_CR_REG25,
 LW_PDISP_VGA_CR_REG26,
 LW_PDISP_VGA_CR_REG28,
 LW_PDISP_VGA_CR_REG29,
 LW_PDISP_VGA_CR_REG30,
 LW_PDISP_VGA_CR_REG31,
 LW_PDISP_VGA_CR_REG_SCRATCH(0),
 LW_PDISP_VGA_CR_REG40,
 LW_PDISP_VGA_CR_REG42,
 LW_PDISP_VGA_CR_REG58,
 LW_PDISP_VGA_CR_REG59,
 LW_PDISP_VGA_CR_REG64,
 LW_PDISP_VGA_LUT(0),
 LW_PDISP_VGA_LUT_STATUS,
 LW_PDISP_VGA_LUT_RECOVERY_DATA,
 LW_PDISP_VGA_INDIRECT_SCRATCH(0),
 LW_PDISP_VGA_STACK_DATA,
 LW_PDISP_VGA_STACK_CTRL,
 LW_PDISP_VGA_STACK_MISC,
 LW_PDISP_VGA_STACK_POINTER,
 LW_PDISP_VGA_MUTEX_A0_SET,
 LW_PDISP_VGA_MUTEX_A1_SET,
 LW_PDISP_VGA_MUTEX_A0_READ1,
 LW_PDISP_VGA_MUTEX_A1_READ1,
 LW_PDISP_VGA_MUTEX_A0_CLR,
 LW_PDISP_VGA_MUTEX_A1_CLR,
 LW_PDISP_VGA_MUTEX_A0_READ2,
 LW_PDISP_VGA_MUTEX_A1_READ2,
 LW_PDISP_VGA_MUTEX_B0_SET,
 LW_PDISP_VGA_MUTEX_B1_SET,
 LW_PDISP_VGA_MUTEX_B0_READ1,
 LW_PDISP_VGA_MUTEX_B1_READ1,
 LW_PDISP_VGA_MUTEX_B0_CLR,
 LW_PDISP_VGA_MUTEX_B1_CLR,
 LW_PDISP_VGA_MUTEX_B0_READ2,
 LW_PDISP_VGA_MUTEX_B1_READ2,
 LW_PDISP_VGA_BASE,
 LW_PDISP_VGA_WORKSPACE_BASE,
 LW_PDISP_VGA_VERT_BLANK,
 LW_PDISP_VGA_DEBUG_STATUS,
 LW_PDISP_VGA_DEBUG_CTL,
 LW_PDISP_VGA_DEBUG_DAT,
 LW_PDISP_VGA_DISPCLKS_PER_FRAME,
 LW_PDISP_VGA_DO_NOTHING,
 LW_PCCSR_CHANNEL_INST(0),
 LW_PCCSR_CHANNEL(0),
 LW_PFIFO_RUNLIST_BASE,
 LW_PFIFO_RUNLIST,
 LW_PFIFO_RUNLIST_TIMESLICE(0),
 LW_PFIFO_PREEMPT,
 LW_PFIFO_TRIGGER_MMU_FAULT(0),
 LW_PERF_PMASYS_MEM_BLOCK,
};

#endif // _FILTERED_GK104_REGS_H_
