// (c) Copyright 1995-2019 Xilinx, Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
// 
// DO NOT MODIFY THIS FILE.

// IP VLNV: xilinx.com:ip:v_axi4s_vid_out:4.0
// IP Revision: 1

// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.

//----------- Begin Cut here for INSTANTIATION Template ---// INST_TAG
system_v_axi4s_vid_out_0_0 your_instance_name (
  .aclk(aclk),                                // input wire aclk
  .aclken(aclken),                            // input wire aclken
  .aresetn(aresetn),                          // input wire aresetn
  .s_axis_video_tdata(s_axis_video_tdata),    // input wire [23 : 0] s_axis_video_tdata
  .s_axis_video_tvalid(s_axis_video_tvalid),  // input wire s_axis_video_tvalid
  .s_axis_video_tready(s_axis_video_tready),  // output wire s_axis_video_tready
  .s_axis_video_tuser(s_axis_video_tuser),    // input wire s_axis_video_tuser
  .s_axis_video_tlast(s_axis_video_tlast),    // input wire s_axis_video_tlast
  .fid(fid),                                  // input wire fid
  .vid_io_out_clk(vid_io_out_clk),            // input wire vid_io_out_clk
  .vid_io_out_ce(vid_io_out_ce),              // input wire vid_io_out_ce
  .vid_io_out_reset(vid_io_out_reset),        // input wire vid_io_out_reset
  .vid_active_video(vid_active_video),        // output wire vid_active_video
  .vid_vsync(vid_vsync),                      // output wire vid_vsync
  .vid_hsync(vid_hsync),                      // output wire vid_hsync
  .vid_vblank(vid_vblank),                    // output wire vid_vblank
  .vid_hblank(vid_hblank),                    // output wire vid_hblank
  .vid_field_id(vid_field_id),                // output wire vid_field_id
  .vid_data(vid_data),                        // output wire [23 : 0] vid_data
  .vtg_vsync(vtg_vsync),                      // input wire vtg_vsync
  .vtg_hsync(vtg_hsync),                      // input wire vtg_hsync
  .vtg_vblank(vtg_vblank),                    // input wire vtg_vblank
  .vtg_hblank(vtg_hblank),                    // input wire vtg_hblank
  .vtg_active_video(vtg_active_video),        // input wire vtg_active_video
  .vtg_field_id(vtg_field_id),                // input wire vtg_field_id
  .vtg_ce(vtg_ce),                            // output wire vtg_ce
  .locked(locked),                            // output wire locked
  .overflow(overflow),                        // output wire overflow
  .underflow(underflow),                      // output wire underflow
  .status(status)                            // output wire [31 : 0] status
);
// INST_TAG_END ------ End INSTANTIATION Template ---------

// You must compile the wrapper file system_v_axi4s_vid_out_0_0.v when simulating
// the core, system_v_axi4s_vid_out_0_0. When compiling the wrapper file, be sure to
// reference the Verilog simulation library.

