
*** Running vivado
    with args -log sub_BD_MY_AXI_MASTER_FULL_ip_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sub_BD_MY_AXI_MASTER_FULL_ip_0_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source sub_BD_MY_AXI_MASTER_FULL_ip_0_1.tcl -notrace
Command: synth_design -top sub_BD_MY_AXI_MASTER_FULL_ip_0_1 -part xc7a100tfgg484-2L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-fgg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-fgg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7428 
WARNING: [Synth 8-2507] parameter declaration becomes local in MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI with formal parameter declaration list [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/6fe8/hdl/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.v:218]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 369.133 ; gain = 92.297
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sub_BD_MY_AXI_MASTER_FULL_ip_0_1' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_MY_AXI_MASTER_FULL_ip_0_1/synth/sub_BD_MY_AXI_MASTER_FULL_ip_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'MY_AXI_MASTER_FULL_ip_v1_0' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/6fe8/hdl/MY_AXI_MASTER_FULL_ip_v1_0.v:4]
	Parameter C_Master_Full_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_Master_Full_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_Master_Full_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_Master_Full_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_Master_Full_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_Master_Full_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_Master_Full_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_Master_Full_AXI_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/6fe8/hdl/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.v:4]
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSACTIONS_NUM bound to: 8 - type: integer 
	Parameter C_MASTER_LENGTH bound to: 12 - type: integer 
	Parameter C_NO_BURSTS_REQ bound to: 8 - type: integer 
	Parameter STATE0 bound to: 6'b000001 
	Parameter STATE1 bound to: 6'b000010 
	Parameter STATE2 bound to: 6'b000100 
	Parameter STATE3 bound to: 6'b001000 
	Parameter STATE4 bound to: 6'b010000 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/6fe8/hdl/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.v:953]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/6fe8/hdl/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.v:955]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/6fe8/hdl/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.v:956]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/6fe8/hdl/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.v:967]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/6fe8/hdl/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.v:969]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/6fe8/hdl/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.v:970]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/6fe8/hdl/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.v:971]
WARNING: [Synth 8-6014] Unused sequential element init_txn_ff_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/6fe8/hdl/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.v:323]
WARNING: [Synth 8-6014] Unused sequential element init_txn_ff2_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/6fe8/hdl/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.v:323]
INFO: [Synth 8-256] done synthesizing module 'MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI' (1#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/6fe8/hdl/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'MY_AXI_MASTER_FULL_ip_v1_0' (2#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/6fe8/hdl/MY_AXI_MASTER_FULL_ip_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'sub_BD_MY_AXI_MASTER_FULL_ip_0_1' (3#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_MY_AXI_MASTER_FULL_ip_0_1/synth/sub_BD_MY_AXI_MASTER_FULL_ip_0_1.v:57]
WARNING: [Synth 8-3331] design MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI has unconnected port INIT_AXI_TXN
WARNING: [Synth 8-3331] design MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI has unconnected port M_AXI_RUSER[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 393.930 ; gain = 117.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 393.930 ; gain = 117.094
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 698.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 698.141 ; gain = 421.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 698.141 ; gain = 421.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 698.141 ; gain = 421.305
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/6fe8/hdl/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.v:269]
WARNING: [Synth 8-6014] Unused sequential element write_index_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/6fe8/hdl/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.v:487]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/6fe8/hdl/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.v:295]
WARNING: [Synth 8-6014] Unused sequential element read_index_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/6fe8/hdl/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.v:620]
WARNING: [Synth 8-6014] Unused sequential element write_burst_counter_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/6fe8/hdl/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.v:693]
WARNING: [Synth 8-6014] Unused sequential element read_burst_counter_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/6fe8/hdl/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.v:713]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 698.141 ; gain = 421.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element write_index_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/6fe8/hdl/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.v:487]
WARNING: [Synth 8-6014] Unused sequential element write_burst_counter_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/6fe8/hdl/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.v:693]
WARNING: [Synth 8-6014] Unused sequential element read_index_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/6fe8/hdl/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.v:620]
WARNING: [Synth 8-6014] Unused sequential element read_burst_counter_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/6fe8/hdl/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.v:713]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/6fe8/hdl/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.v:269]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/6fe8/hdl/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.v:295]
WARNING: [Synth 8-3331] design MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI has unconnected port INIT_AXI_TXN
WARNING: [Synth 8-3331] design MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI has unconnected port M_AXI_RUSER[0]
INFO: [Synth 8-3886] merging instance 'inst/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI_inst/state_reg[4]' (FDR) to 'inst/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI_inst/state_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI_inst /\state_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI_inst /ERROR_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI_inst /i_12/\axi_araddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI_inst /i_11/\axi_awaddr_reg[0] )
WARNING: [Synth 8-3332] Sequential element (state_reg[5]) is unused and will be removed from module MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[0]) is unused and will be removed from module MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.
WARNING: [Synth 8-3332] Sequential element (ERROR_reg) is unused and will be removed from module MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 698.141 ; gain = 421.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 698.141 ; gain = 421.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 698.141 ; gain = 421.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 698.141 ; gain = 421.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 698.141 ; gain = 421.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 698.141 ; gain = 421.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 698.141 ; gain = 421.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 698.141 ; gain = 421.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 698.141 ; gain = 421.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 698.141 ; gain = 421.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    62|
|2     |LUT1   |    83|
|3     |LUT2   |    99|
|4     |LUT3   |    18|
|5     |LUT4   |    31|
|6     |LUT5   |    23|
|7     |LUT6   |    74|
|8     |FDRE   |   131|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------------------+-------------------------------------------+------+
|      |Instance                                            |Module                                     |Cells |
+------+----------------------------------------------------+-------------------------------------------+------+
|1     |top                                                 |                                           |   522|
|2     |  inst                                              |MY_AXI_MASTER_FULL_ip_v1_0                 |   522|
|3     |    MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI_inst |MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI |   522|
+------+----------------------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 698.141 ; gain = 421.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 698.141 ; gain = 117.094
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 698.141 ; gain = 421.305
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

28 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 698.141 ; gain = 429.988
INFO: [Common 17-1381] The checkpoint 'C:/XD58_test/XD58_Artix_100T_project/Project.runs/sub_BD_MY_AXI_MASTER_FULL_ip_0_1_synth_1/sub_BD_MY_AXI_MASTER_FULL_ip_0_1.dcp' has been generated.
