
. Module name, SLE, CFG, ARI1, BUFFER, MACC, RAM1K18, RAM64X18, GLOBAL, IO
. MSS_SUBSYSTEM_sb_0, 5814, 11596, 1132, 0, 2, 8, 10, 11, 72
.	. COREAHBTOAPB3_19s_0s, 99, 40, 0, 0, 0, 0, 0, 0, 0
.	.	. CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4, 9, 24, 0, 0, 0, 0, 0, 0, 0
.	.	. CoreAHBtoAPB3_ApbAddrData_0s, 88, 14, 0, 0, 0, 0, 0, 0, 0
.	.	. CoreAHBtoAPB3_PenableScheduler_0s_0_1_2, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	. COREJTAGDEBUG_85_1s, 16, 101, 0, 0, 0, 0, 0, 3, 0
.	.	. uj_jtag_85, 16, 99, 0, 0, 0, 0, 0, 0, 0
.	. CORESPI_Z12, 162, 227, 23, 0, 0, 0, 2, 0, 0
.	.	. spi_8s_4s_4s_7s_0_0_0_0s_0s, 162, 227, 23, 0, 0, 0, 2, 0, 0
.	.	.	. spi_chanctrl_Z11, 103, 120, 11, 0, 0, 0, 0, 0, 0
.	.	.	.	. spi_clockmux, 0, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	. spi_control_4s, 0, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	. spi_fifo_4s_4s_2_0, 12, 10, 6, 0, 0, 0, 1, 0, 0
.	.	.	. spi_fifo_4s_4s_2_1, 12, 7, 6, 0, 0, 0, 1, 0, 0
.	.	.	. spi_rf_8s_0, 35, 78, 0, 0, 0, 0, 0, 0, 0
.	. CoreAPB3_Z8, 0, 148, 0, 0, 0, 0, 0, 0, 0
.	.	. COREAPB3_MUXPTOB3, 0, 139, 0, 0, 0, 0, 0, 0, 0
.	. CoreTimer_32s_1s_19s_0s, 118, 101, 43, 0, 0, 0, 0, 0, 0
.	. CoreTimer_32s_1s_19s_0s_0, 118, 100, 43, 0, 0, 0, 0, 0, 0
.	. MSS_SUBSYSTEM_sb_0_CoreAHBLite_0_CoreAHBLite_Z4, 61, 201, 0, 0, 0, 0, 0, 0, 0
.	.	. COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s, 61, 201, 0, 0, 0, 0, 0, 0, 0
.	.	.	. COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0, 45, 65, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_DEFAULTSLAVESM_0s_0_1, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	. COREAHBLITE_SLAVESTAGE_0s_0_0, 4, 74, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_SLAVEARBITER_Z3, 3, 23, 0, 0, 0, 0, 0, 0, 0
.	.	.	. COREAHBLITE_SLAVESTAGE_0s_0_0_0, 12, 62, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_SLAVEARBITER_Z3_0, 11, 16, 0, 0, 0, 0, 0, 0, 0
.	. MSS_SUBSYSTEM_sb_0_CoreAHBLite_1_CoreAHBLite_Z7, 67, 206, 0, 0, 0, 0, 0, 0, 0
.	.	. COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s, 67, 206, 0, 0, 0, 0, 0, 0, 0
.	.	.	. COREAHBLITE_MASTERSTAGE_0_1_0_65536_0s_0_1_0, 56, 120, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_ADDRDEC_Z5, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	. COREAHBLITE_SLAVESTAGE_0s_0_0_1, 11, 86, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_SLAVEARBITER_Z3_1, 10, 51, 0, 0, 0, 0, 0, 0, 0
.	. MSS_SUBSYSTEM_sb_0_CoreGPIO_IN_CoreGPIO_Z9, 56, 9, 0, 0, 0, 0, 0, 0, 0
.	. MSS_SUBSYSTEM_sb_0_CoreGPIO_OUT_CoreGPIO_Z10, 32, 3, 0, 0, 0, 0, 0, 0, 0
.	. MSS_SUBSYSTEM_sb_0_CoreUARTapb_0_CoreUARTapb_Z13, 114, 146, 19, 0, 0, 0, 0, 0, 0
.	.	. MSS_SUBSYSTEM_sb_0_CoreUARTapb_0_COREUART_0s_0s_0s_19s_0s_0s, 90, 118, 19, 0, 0, 0, 0, 0, 0
.	.	.	. MSS_SUBSYSTEM_sb_0_CoreUARTapb_0_Clock_gen_0s_0s, 19, 10, 14, 0, 0, 0, 0, 0, 0
.	.	.	. MSS_SUBSYSTEM_sb_0_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s, 41, 79, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MSS_SUBSYSTEM_sb_0_CoreUARTapb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s, 21, 23, 5, 0, 0, 0, 0, 0, 0
.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s, 4838, 10247, 990, 0, 2, 8, 8, 1, 0
.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP, 4838, 10247, 990, 0, 2, 8, 8, 1, 0
.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT, 129, 110, 192, 0, 0, 0, 0, 0, 0
.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG, 168, 258, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN, 32, 32, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN, 32, 32, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1, 41, 86, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER, 15, 33, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2, 5, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE, 4, 17, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90, 4, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_68, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_69, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_70, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_71, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2, 5, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_INT_XING, 8, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1, 3, 1, 0, 0, 0, 0, 0, 1, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1, 3, 1, 0, 0, 0, 0, 0, 1, 0
.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_72, 1, 1, 0, 0, 0, 0, 0, 1, 0
.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_73, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE, 1955, 5128, 693, 0, 2, 8, 8, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_INT_XING_XING, 4, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET, 1951, 5128, 693, 0, 2, 8, 8, 0, 0
.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE, 390, 862, 126, 0, 0, 4, 3, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_AMOALU, 0, 180, 68, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ARBITER, 0, 97, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ARBITER_1, 0, 143, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY, 11, 22, 0, 0, 0, 4, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TLB, 0, 51, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND, 576, 969, 54, 0, 0, 4, 3, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE, 183, 478, 24, 0, 0, 4, 3, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE, 325, 348, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TLB_1, 0, 11, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET, 972, 3171, 502, 0, 2, 0, 2, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ALU, 0, 466, 33, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT, 0, 654, 192, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CSR_FILE, 420, 922, 122, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_I_BUF, 0, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_MUL_DIV, 120, 882, 121, 0, 2, 0, 0, 0, 0
.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS, 13, 126, 11, 0, 0, 0, 0, 0, 0
.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC, 141, 335, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY, 1, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_0, 1, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_13, 70, 41, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA, 122, 434, 32, 0, 0, 0, 0, 0, 0
.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1, 251, 226, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_0, 69, 68, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1, 76, 78, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0, 40, 42, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1, 39, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_4, 9, 11, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_5, 12, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_7, 5, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_8, 1, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2, 222, 124, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_10_0, 79, 46, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_9, 143, 78, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR, 26, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_23, 9, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_24, 12, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_26, 5, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS, 389, 231, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_14, 161, 89, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_15, 93, 56, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_16, 1, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_17, 127, 66, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_18, 7, 16, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK, 31, 165, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_10_1, 13, 13, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_10_2, 5, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG, 795, 1725, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER, 672, 1623, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2, 24, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_65, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_26, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_66, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_27, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_67, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_28, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_68, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_29, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_69, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_30, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1, 4, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_70, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_71, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_72, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_73, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_74, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_75, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_35, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_76, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_36, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_77, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_37, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK, 83, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1, 46, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_41, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_42, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_4, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_43, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_5, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_44, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_6, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2, 37, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_52, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_14, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_53, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_15, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_54, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_16, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_55, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_17, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_56, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_18, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER, 562, 1615, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER, 123, 102, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1, 24, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_28, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_56, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_29, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_57, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_30, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_58, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_31, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_59, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_32, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_60, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0, 4, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_33, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_61, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_34, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_62, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_35, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_63, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_36, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_37, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_64, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_1, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_38, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_65, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_39, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_66, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_40, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_67, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL, 0, 44, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER, 83, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK, 37, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_15, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_44, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_16, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_45, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_17, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_46, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_18, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_47, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_19, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_48, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE, 46, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_3, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_32, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_33, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_5, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_34, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_6, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_35, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_7, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_36, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER, 15, 33, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC, 14, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2, 1, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_15, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_16, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_17, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_18, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_19, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_20, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_21, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_22, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_23, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_24, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_29, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_30, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2, 1, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_31, 1, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR, 1, 9, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR, 56, 83, 42, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_21, 9, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_22, 5, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1, 108, 194, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER_0, 23, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER_1, 33, 31, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER_2, 19, 19, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB, 198, 267, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_20, 81, 94, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER, 203, 346, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_19, 83, 97, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS, 9, 387, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS, 17, 220, 10, 0, 0, 0, 0, 0, 0
.	. MSS_SUBSYSTEM_sb_0_sb, 133, 67, 14, 0, 0, 0, 0, 7, 50
.	.	. CoreConfigP_Z14, 74, 44, 0, 0, 0, 0, 0, 0, 0
.	.	. CoreResetP_Z15, 59, 22, 14, 0, 0, 0, 0, 3, 0
.	.	. MSS_SUBSYSTEM_sb_0_sb_CCC_0_FCCC, 0, 0, 0, 0, 0, 0, 0, 1, 1
.	.	. MSS_SUBSYSTEM_sb_0_sb_FABOSC_0_OSC, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. MSS_SUBSYSTEM_sb_0_sb_MSS, 0, 1, 0, 0, 0, 0, 0, 2, 49