0.6
2018.1
Apr  4 2018
19:30:32
E:/Vivado project/Register_Bank/Register_Bank.srcs/sim_1/new/SIM_Register_Bank.vhd,1747241383,vhdl,,,,sim_register_bank,,,,,,,,
E:/Vivado project/Register_Bank/Register_Bank.srcs/sources_1/new/D_FF.vhd,1747241266,vhdl,,,,d_ff,,,,,,,,
E:/Vivado project/Register_Bank/Register_Bank.srcs/sources_1/new/Decoder_2_to_4.vhd,1747241116,vhdl,,,,decorder_2_to_4,,,,,,,,
E:/Vivado project/Register_Bank/Register_Bank.srcs/sources_1/new/Decoder_3_to_8.vhd,1747241164,vhdl,,,,decoder_3_to_8,,,,,,,,
E:/Vivado project/Register_Bank/Register_Bank.srcs/sources_1/new/Reg.vhd,1747241233,vhdl,,,,reg,,,,,,,,
E:/Vivado project/Register_Bank/Register_Bank.srcs/sources_1/new/Register_Bank.vhd,1747241319,vhdl,,,,register_bank,,,,,,,,
E:/Vivado project/Register_Bank/Register_Bank.srcs/sources_1/new/Slow_Clk.vhd,1747241128,vhdl,,,,slow_clk,,,,,,,,
