// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        p_read25,
        p_read26,
        p_read27,
        p_read28,
        p_read29,
        p_read30,
        p_read31,
        p_read32,
        p_read33,
        p_read34,
        p_read35,
        p_read36,
        p_read37,
        p_read38,
        p_read39,
        p_read40,
        p_read41,
        p_read42,
        p_read43,
        p_read44,
        p_read45,
        p_read46,
        p_read47,
        p_read48,
        p_read49,
        p_read50,
        p_read51,
        p_read52,
        p_read53,
        p_read54,
        p_read55,
        p_read56,
        p_read57,
        p_read58,
        p_read59,
        p_read60,
        p_read61,
        p_read62,
        p_read63,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [23:0] p_read;
input  [23:0] p_read1;
input  [23:0] p_read2;
input  [23:0] p_read3;
input  [23:0] p_read4;
input  [23:0] p_read5;
input  [23:0] p_read6;
input  [23:0] p_read7;
input  [23:0] p_read8;
input  [23:0] p_read9;
input  [23:0] p_read10;
input  [23:0] p_read11;
input  [23:0] p_read12;
input  [23:0] p_read13;
input  [23:0] p_read14;
input  [23:0] p_read15;
input  [23:0] p_read16;
input  [23:0] p_read17;
input  [23:0] p_read18;
input  [23:0] p_read19;
input  [23:0] p_read20;
input  [23:0] p_read21;
input  [23:0] p_read22;
input  [23:0] p_read23;
input  [23:0] p_read24;
input  [23:0] p_read25;
input  [23:0] p_read26;
input  [23:0] p_read27;
input  [23:0] p_read28;
input  [23:0] p_read29;
input  [23:0] p_read30;
input  [23:0] p_read31;
input  [23:0] p_read32;
input  [23:0] p_read33;
input  [23:0] p_read34;
input  [23:0] p_read35;
input  [23:0] p_read36;
input  [23:0] p_read37;
input  [23:0] p_read38;
input  [23:0] p_read39;
input  [23:0] p_read40;
input  [23:0] p_read41;
input  [23:0] p_read42;
input  [23:0] p_read43;
input  [23:0] p_read44;
input  [23:0] p_read45;
input  [23:0] p_read46;
input  [23:0] p_read47;
input  [23:0] p_read48;
input  [23:0] p_read49;
input  [23:0] p_read50;
input  [23:0] p_read51;
input  [23:0] p_read52;
input  [23:0] p_read53;
input  [23:0] p_read54;
input  [23:0] p_read55;
input  [23:0] p_read56;
input  [23:0] p_read57;
input  [23:0] p_read58;
input  [23:0] p_read59;
input  [23:0] p_read60;
input  [23:0] p_read61;
input  [23:0] p_read62;
input  [23:0] p_read63;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln46_fu_2449_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [5:0] w4_75_address0;
reg    w4_75_ce0;
wire   [41:0] w4_75_q0;
reg   [0:0] do_init_reg_713;
wire    ap_block_pp0_stage0_11001;
reg   [5:0] phi_ln49_reg_728;
reg   [23:0] p_read64_phi_reg_1638;
reg   [23:0] p_read165_phi_reg_1650;
reg   [23:0] p_read266_phi_reg_1662;
reg   [23:0] p_read367_phi_reg_1674;
reg   [23:0] p_read468_phi_reg_1686;
reg   [23:0] p_read569_phi_reg_1698;
reg   [23:0] p_read670_phi_reg_1710;
reg   [23:0] p_read771_phi_reg_1722;
reg   [23:0] p_read872_phi_reg_1734;
reg   [23:0] p_read973_phi_reg_1746;
reg   [23:0] p_read1074_phi_reg_1758;
reg   [23:0] p_read1175_phi_reg_1770;
reg   [23:0] p_read1276_phi_reg_1782;
reg   [23:0] p_read1377_phi_reg_1794;
reg   [23:0] p_read1478_phi_reg_1806;
reg   [23:0] p_read1579_phi_reg_1818;
reg   [23:0] p_read1680_phi_reg_1830;
reg   [23:0] p_read1781_phi_reg_1842;
reg   [23:0] p_read1882_phi_reg_1854;
reg   [23:0] p_read1983_phi_reg_1866;
reg   [23:0] p_read2084_phi_reg_1878;
reg   [23:0] p_read2185_phi_reg_1890;
reg   [23:0] p_read2286_phi_reg_1902;
reg   [23:0] p_read2387_phi_reg_1914;
reg   [23:0] p_read2488_phi_reg_1926;
reg   [23:0] p_read2589_phi_reg_1938;
reg   [23:0] p_read2690_phi_reg_1950;
reg   [23:0] p_read2791_phi_reg_1962;
reg   [23:0] p_read2892_phi_reg_1974;
reg   [23:0] p_read2993_phi_reg_1986;
reg   [23:0] p_read3094_phi_reg_1998;
reg   [23:0] p_read3195_phi_reg_2010;
reg   [23:0] p_read3296_phi_reg_2022;
reg   [23:0] p_read3397_phi_reg_2034;
reg   [23:0] p_read3498_phi_reg_2046;
reg   [23:0] p_read3599_phi_reg_2058;
reg   [23:0] p_read36100_phi_reg_2070;
reg   [23:0] p_read37101_phi_reg_2082;
reg   [23:0] p_read38102_phi_reg_2094;
reg   [23:0] p_read39103_phi_reg_2106;
reg   [23:0] p_read40104_phi_reg_2118;
reg   [23:0] p_read41105_phi_reg_2130;
reg   [23:0] p_read42106_phi_reg_2142;
reg   [23:0] p_read43107_phi_reg_2154;
reg   [23:0] p_read44108_phi_reg_2166;
reg   [23:0] p_read45109_phi_reg_2178;
reg   [23:0] p_read46110_phi_reg_2190;
reg   [23:0] p_read47111_phi_reg_2202;
reg   [23:0] p_read48112_phi_reg_2214;
reg   [23:0] p_read49113_phi_reg_2226;
reg   [23:0] p_read50114_phi_reg_2238;
reg   [23:0] p_read51115_phi_reg_2250;
reg   [23:0] p_read52116_phi_reg_2262;
reg   [23:0] p_read53117_phi_reg_2274;
reg   [23:0] p_read54118_phi_reg_2286;
reg   [23:0] p_read55119_phi_reg_2298;
reg   [23:0] p_read56120_phi_reg_2310;
reg   [23:0] p_read57121_phi_reg_2322;
reg   [23:0] p_read58122_phi_reg_2334;
reg   [23:0] p_read59123_phi_reg_2346;
reg   [23:0] p_read60124_phi_reg_2358;
reg   [23:0] p_read61125_phi_reg_2370;
reg   [23:0] p_read62126_phi_reg_2382;
reg   [23:0] p_read63127_phi_reg_2394;
reg   [17:0] conv_i2_i87_reg_2406;
reg   [17:0] conv_i2_i_196_reg_2420;
wire   [5:0] w_index_fu_2443_p2;
reg   [5:0] w_index_reg_3140;
reg   [0:0] icmp_ln46_reg_3145;
reg   [0:0] icmp_ln46_reg_3145_pp0_iter1_reg;
reg   [17:0] trunc_ln2_reg_3149;
reg   [15:0] trunc_ln58_1_reg_3154;
wire   [17:0] add_ln58_fu_2777_p2;
wire   [17:0] add_ln58_1_fu_2785_p2;
reg   [0:0] ap_phi_mux_do_init_phi_fu_716_p6;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [5:0] ap_phi_mux_phi_ln49_phi_fu_731_p6;
reg   [23:0] ap_phi_mux_p_read64_phi_phi_fu_1642_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read64_phi_reg_1638;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read64_phi_reg_1638;
reg   [23:0] ap_phi_mux_p_read165_phi_phi_fu_1654_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read165_phi_reg_1650;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read165_phi_reg_1650;
reg   [23:0] ap_phi_mux_p_read266_phi_phi_fu_1666_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read266_phi_reg_1662;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read266_phi_reg_1662;
reg   [23:0] ap_phi_mux_p_read367_phi_phi_fu_1678_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read367_phi_reg_1674;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read367_phi_reg_1674;
reg   [23:0] ap_phi_mux_p_read468_phi_phi_fu_1690_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read468_phi_reg_1686;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read468_phi_reg_1686;
reg   [23:0] ap_phi_mux_p_read569_phi_phi_fu_1702_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read569_phi_reg_1698;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read569_phi_reg_1698;
reg   [23:0] ap_phi_mux_p_read670_phi_phi_fu_1714_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read670_phi_reg_1710;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read670_phi_reg_1710;
reg   [23:0] ap_phi_mux_p_read771_phi_phi_fu_1726_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read771_phi_reg_1722;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read771_phi_reg_1722;
reg   [23:0] ap_phi_mux_p_read872_phi_phi_fu_1738_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read872_phi_reg_1734;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read872_phi_reg_1734;
reg   [23:0] ap_phi_mux_p_read973_phi_phi_fu_1750_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read973_phi_reg_1746;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read973_phi_reg_1746;
reg   [23:0] ap_phi_mux_p_read1074_phi_phi_fu_1762_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read1074_phi_reg_1758;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read1074_phi_reg_1758;
reg   [23:0] ap_phi_mux_p_read1175_phi_phi_fu_1774_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read1175_phi_reg_1770;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read1175_phi_reg_1770;
reg   [23:0] ap_phi_mux_p_read1276_phi_phi_fu_1786_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read1276_phi_reg_1782;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read1276_phi_reg_1782;
reg   [23:0] ap_phi_mux_p_read1377_phi_phi_fu_1798_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read1377_phi_reg_1794;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read1377_phi_reg_1794;
reg   [23:0] ap_phi_mux_p_read1478_phi_phi_fu_1810_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read1478_phi_reg_1806;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read1478_phi_reg_1806;
reg   [23:0] ap_phi_mux_p_read1579_phi_phi_fu_1822_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read1579_phi_reg_1818;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read1579_phi_reg_1818;
reg   [23:0] ap_phi_mux_p_read1680_phi_phi_fu_1834_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read1680_phi_reg_1830;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read1680_phi_reg_1830;
reg   [23:0] ap_phi_mux_p_read1781_phi_phi_fu_1846_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read1781_phi_reg_1842;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read1781_phi_reg_1842;
reg   [23:0] ap_phi_mux_p_read1882_phi_phi_fu_1858_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read1882_phi_reg_1854;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read1882_phi_reg_1854;
reg   [23:0] ap_phi_mux_p_read1983_phi_phi_fu_1870_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read1983_phi_reg_1866;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read1983_phi_reg_1866;
reg   [23:0] ap_phi_mux_p_read2084_phi_phi_fu_1882_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read2084_phi_reg_1878;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read2084_phi_reg_1878;
reg   [23:0] ap_phi_mux_p_read2185_phi_phi_fu_1894_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read2185_phi_reg_1890;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read2185_phi_reg_1890;
reg   [23:0] ap_phi_mux_p_read2286_phi_phi_fu_1906_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read2286_phi_reg_1902;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read2286_phi_reg_1902;
reg   [23:0] ap_phi_mux_p_read2387_phi_phi_fu_1918_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read2387_phi_reg_1914;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read2387_phi_reg_1914;
reg   [23:0] ap_phi_mux_p_read2488_phi_phi_fu_1930_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read2488_phi_reg_1926;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read2488_phi_reg_1926;
reg   [23:0] ap_phi_mux_p_read2589_phi_phi_fu_1942_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read2589_phi_reg_1938;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read2589_phi_reg_1938;
reg   [23:0] ap_phi_mux_p_read2690_phi_phi_fu_1954_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read2690_phi_reg_1950;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read2690_phi_reg_1950;
reg   [23:0] ap_phi_mux_p_read2791_phi_phi_fu_1966_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read2791_phi_reg_1962;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read2791_phi_reg_1962;
reg   [23:0] ap_phi_mux_p_read2892_phi_phi_fu_1978_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read2892_phi_reg_1974;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read2892_phi_reg_1974;
reg   [23:0] ap_phi_mux_p_read2993_phi_phi_fu_1990_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read2993_phi_reg_1986;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read2993_phi_reg_1986;
reg   [23:0] ap_phi_mux_p_read3094_phi_phi_fu_2002_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read3094_phi_reg_1998;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read3094_phi_reg_1998;
reg   [23:0] ap_phi_mux_p_read3195_phi_phi_fu_2014_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read3195_phi_reg_2010;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read3195_phi_reg_2010;
reg   [23:0] ap_phi_mux_p_read3296_phi_phi_fu_2026_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read3296_phi_reg_2022;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read3296_phi_reg_2022;
reg   [23:0] ap_phi_mux_p_read3397_phi_phi_fu_2038_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read3397_phi_reg_2034;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read3397_phi_reg_2034;
reg   [23:0] ap_phi_mux_p_read3498_phi_phi_fu_2050_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read3498_phi_reg_2046;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read3498_phi_reg_2046;
reg   [23:0] ap_phi_mux_p_read3599_phi_phi_fu_2062_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read3599_phi_reg_2058;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read3599_phi_reg_2058;
reg   [23:0] ap_phi_mux_p_read36100_phi_phi_fu_2074_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read36100_phi_reg_2070;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read36100_phi_reg_2070;
reg   [23:0] ap_phi_mux_p_read37101_phi_phi_fu_2086_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read37101_phi_reg_2082;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read37101_phi_reg_2082;
reg   [23:0] ap_phi_mux_p_read38102_phi_phi_fu_2098_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read38102_phi_reg_2094;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read38102_phi_reg_2094;
reg   [23:0] ap_phi_mux_p_read39103_phi_phi_fu_2110_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read39103_phi_reg_2106;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read39103_phi_reg_2106;
reg   [23:0] ap_phi_mux_p_read40104_phi_phi_fu_2122_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read40104_phi_reg_2118;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read40104_phi_reg_2118;
reg   [23:0] ap_phi_mux_p_read41105_phi_phi_fu_2134_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read41105_phi_reg_2130;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read41105_phi_reg_2130;
reg   [23:0] ap_phi_mux_p_read42106_phi_phi_fu_2146_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read42106_phi_reg_2142;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read42106_phi_reg_2142;
reg   [23:0] ap_phi_mux_p_read43107_phi_phi_fu_2158_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read43107_phi_reg_2154;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read43107_phi_reg_2154;
reg   [23:0] ap_phi_mux_p_read44108_phi_phi_fu_2170_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read44108_phi_reg_2166;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read44108_phi_reg_2166;
reg   [23:0] ap_phi_mux_p_read45109_phi_phi_fu_2182_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read45109_phi_reg_2178;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read45109_phi_reg_2178;
reg   [23:0] ap_phi_mux_p_read46110_phi_phi_fu_2194_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read46110_phi_reg_2190;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read46110_phi_reg_2190;
reg   [23:0] ap_phi_mux_p_read47111_phi_phi_fu_2206_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read47111_phi_reg_2202;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read47111_phi_reg_2202;
reg   [23:0] ap_phi_mux_p_read48112_phi_phi_fu_2218_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read48112_phi_reg_2214;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read48112_phi_reg_2214;
reg   [23:0] ap_phi_mux_p_read49113_phi_phi_fu_2230_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read49113_phi_reg_2226;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read49113_phi_reg_2226;
reg   [23:0] ap_phi_mux_p_read50114_phi_phi_fu_2242_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read50114_phi_reg_2238;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read50114_phi_reg_2238;
reg   [23:0] ap_phi_mux_p_read51115_phi_phi_fu_2254_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read51115_phi_reg_2250;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read51115_phi_reg_2250;
reg   [23:0] ap_phi_mux_p_read52116_phi_phi_fu_2266_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read52116_phi_reg_2262;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read52116_phi_reg_2262;
reg   [23:0] ap_phi_mux_p_read53117_phi_phi_fu_2278_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read53117_phi_reg_2274;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read53117_phi_reg_2274;
reg   [23:0] ap_phi_mux_p_read54118_phi_phi_fu_2290_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read54118_phi_reg_2286;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read54118_phi_reg_2286;
reg   [23:0] ap_phi_mux_p_read55119_phi_phi_fu_2302_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read55119_phi_reg_2298;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read55119_phi_reg_2298;
reg   [23:0] ap_phi_mux_p_read56120_phi_phi_fu_2314_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read56120_phi_reg_2310;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read56120_phi_reg_2310;
reg   [23:0] ap_phi_mux_p_read57121_phi_phi_fu_2326_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read57121_phi_reg_2322;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read57121_phi_reg_2322;
reg   [23:0] ap_phi_mux_p_read58122_phi_phi_fu_2338_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read58122_phi_reg_2334;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read58122_phi_reg_2334;
reg   [23:0] ap_phi_mux_p_read59123_phi_phi_fu_2350_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read59123_phi_reg_2346;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read59123_phi_reg_2346;
reg   [23:0] ap_phi_mux_p_read60124_phi_phi_fu_2362_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read60124_phi_reg_2358;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read60124_phi_reg_2358;
reg   [23:0] ap_phi_mux_p_read61125_phi_phi_fu_2374_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read61125_phi_reg_2370;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read61125_phi_reg_2370;
reg   [23:0] ap_phi_mux_p_read62126_phi_phi_fu_2386_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read62126_phi_reg_2382;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read62126_phi_reg_2382;
reg   [23:0] ap_phi_mux_p_read63127_phi_phi_fu_2398_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_p_read63127_phi_reg_2394;
reg   [23:0] ap_phi_reg_pp0_iter1_p_read63127_phi_reg_2394;
reg   [17:0] ap_phi_mux_conv_i2_i87_phi_fu_2410_p6;
reg    ap_loop_init_pp0_iter1_reg;
reg    ap_loop_init_pp0_iter2_reg;
reg   [17:0] ap_phi_mux_conv_i2_i_196_phi_fu_2424_p6;
wire   [63:0] zext_ln46_fu_2438_p1;
wire   [23:0] a_fu_2455_p129;
wire  signed [23:0] a_fu_2455_p131;
wire  signed [29:0] w_fu_2719_p1;
wire   [37:0] mul_ln73_fu_2434_p2;
wire  signed [11:0] tmp_fu_2747_p4;
wire   [35:0] mul_ln73_1_fu_2761_p2;
wire  signed [17:0] sext_ln58_fu_2782_p1;
wire   [15:0] trunc_ln46_64_fu_2795_p1;
wire   [15:0] trunc_ln46_fu_2791_p1;
reg   [15:0] ap_return_0_preg;
reg   [15:0] ap_return_1_preg;
wire    ap_continue_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_done_int_frp;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [2:0] frp_pipeline_valid_U_valid_out;
wire   [2:0] frp_pipeline_valid_U_num_valid_datasets;
wire    pf_data_in_last;
wire   [15:0] pf_ap_return_0_U_data_out;
wire    pf_ap_return_0_U_data_out_vld;
wire    pf_ap_return_0_U_pf_ready;
wire    pf_ap_return_0_U_pf_done;
wire   [15:0] pf_ap_return_1_U_data_out;
wire    pf_ap_return_1_U_data_out_vld;
wire    pf_ap_return_1_U_pf_ready;
wire    pf_ap_return_1_U_pf_done;
wire    ap_condition_frp_pvb_no_fwd_prs;
reg    ap_condition_frp_pvb_no_bkwd_prs;
reg    ap_condition_frp_pvb_pf_start;
reg    ap_frp_vld_in;
reg   [15:0] pf_ap_return_0_U_frpsig_data_in;
wire    pf_sync_continue;
wire    pf_all_done;
reg   [15:0] pf_ap_return_1_U_frpsig_data_in;
wire   [5:0] a_fu_2455_p1;
wire   [5:0] a_fu_2455_p3;
wire   [5:0] a_fu_2455_p5;
wire   [5:0] a_fu_2455_p7;
wire   [5:0] a_fu_2455_p9;
wire   [5:0] a_fu_2455_p11;
wire   [5:0] a_fu_2455_p13;
wire   [5:0] a_fu_2455_p15;
wire   [5:0] a_fu_2455_p17;
wire   [5:0] a_fu_2455_p19;
wire   [5:0] a_fu_2455_p21;
wire   [5:0] a_fu_2455_p23;
wire   [5:0] a_fu_2455_p25;
wire   [5:0] a_fu_2455_p27;
wire   [5:0] a_fu_2455_p29;
wire   [5:0] a_fu_2455_p31;
wire   [5:0] a_fu_2455_p33;
wire   [5:0] a_fu_2455_p35;
wire   [5:0] a_fu_2455_p37;
wire   [5:0] a_fu_2455_p39;
wire   [5:0] a_fu_2455_p41;
wire   [5:0] a_fu_2455_p43;
wire   [5:0] a_fu_2455_p45;
wire   [5:0] a_fu_2455_p47;
wire   [5:0] a_fu_2455_p49;
wire   [5:0] a_fu_2455_p51;
wire   [5:0] a_fu_2455_p53;
wire   [5:0] a_fu_2455_p55;
wire   [5:0] a_fu_2455_p57;
wire   [5:0] a_fu_2455_p59;
wire   [5:0] a_fu_2455_p61;
wire   [5:0] a_fu_2455_p63;
wire  signed [5:0] a_fu_2455_p65;
wire  signed [5:0] a_fu_2455_p67;
wire  signed [5:0] a_fu_2455_p69;
wire  signed [5:0] a_fu_2455_p71;
wire  signed [5:0] a_fu_2455_p73;
wire  signed [5:0] a_fu_2455_p75;
wire  signed [5:0] a_fu_2455_p77;
wire  signed [5:0] a_fu_2455_p79;
wire  signed [5:0] a_fu_2455_p81;
wire  signed [5:0] a_fu_2455_p83;
wire  signed [5:0] a_fu_2455_p85;
wire  signed [5:0] a_fu_2455_p87;
wire  signed [5:0] a_fu_2455_p89;
wire  signed [5:0] a_fu_2455_p91;
wire  signed [5:0] a_fu_2455_p93;
wire  signed [5:0] a_fu_2455_p95;
wire  signed [5:0] a_fu_2455_p97;
wire  signed [5:0] a_fu_2455_p99;
wire  signed [5:0] a_fu_2455_p101;
wire  signed [5:0] a_fu_2455_p103;
wire  signed [5:0] a_fu_2455_p105;
wire  signed [5:0] a_fu_2455_p107;
wire  signed [5:0] a_fu_2455_p109;
wire  signed [5:0] a_fu_2455_p111;
wire  signed [5:0] a_fu_2455_p113;
wire  signed [5:0] a_fu_2455_p115;
wire  signed [5:0] a_fu_2455_p117;
wire  signed [5:0] a_fu_2455_p119;
wire  signed [5:0] a_fu_2455_p121;
wire  signed [5:0] a_fu_2455_p123;
wire  signed [5:0] a_fu_2455_p125;
wire  signed [5:0] a_fu_2455_p127;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_done_reg = 1'b0;
#0 ap_return_0_preg = 16'd0;
#0 ap_return_1_preg = 16'd0;
end

myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_s_w4_75_ROM_Ncud #(
    .DataWidth( 42 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
w4_75_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w4_75_address0),
    .ce0(w4_75_ce0),
    .q0(w4_75_q0)
);

myproject_mul_30s_24s_38_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
mul_30s_24s_38_1_1_U198(
    .din0(w_fu_2719_p1),
    .din1(a_fu_2455_p131),
    .dout(mul_ln73_fu_2434_p2)
);

myproject_sparsemux_129_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h7 ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h8 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h9 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'hA ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'hB ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'hC ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'hD ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'hE ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'hF ),
    .din15_WIDTH( 24 ),
    .CASE16( 6'h10 ),
    .din16_WIDTH( 24 ),
    .CASE17( 6'h11 ),
    .din17_WIDTH( 24 ),
    .CASE18( 6'h12 ),
    .din18_WIDTH( 24 ),
    .CASE19( 6'h13 ),
    .din19_WIDTH( 24 ),
    .CASE20( 6'h14 ),
    .din20_WIDTH( 24 ),
    .CASE21( 6'h15 ),
    .din21_WIDTH( 24 ),
    .CASE22( 6'h16 ),
    .din22_WIDTH( 24 ),
    .CASE23( 6'h17 ),
    .din23_WIDTH( 24 ),
    .CASE24( 6'h18 ),
    .din24_WIDTH( 24 ),
    .CASE25( 6'h19 ),
    .din25_WIDTH( 24 ),
    .CASE26( 6'h1A ),
    .din26_WIDTH( 24 ),
    .CASE27( 6'h1B ),
    .din27_WIDTH( 24 ),
    .CASE28( 6'h1C ),
    .din28_WIDTH( 24 ),
    .CASE29( 6'h1D ),
    .din29_WIDTH( 24 ),
    .CASE30( 6'h1E ),
    .din30_WIDTH( 24 ),
    .CASE31( 6'h1F ),
    .din31_WIDTH( 24 ),
    .CASE32( 6'h20 ),
    .din32_WIDTH( 24 ),
    .CASE33( 6'h21 ),
    .din33_WIDTH( 24 ),
    .CASE34( 6'h22 ),
    .din34_WIDTH( 24 ),
    .CASE35( 6'h23 ),
    .din35_WIDTH( 24 ),
    .CASE36( 6'h24 ),
    .din36_WIDTH( 24 ),
    .CASE37( 6'h25 ),
    .din37_WIDTH( 24 ),
    .CASE38( 6'h26 ),
    .din38_WIDTH( 24 ),
    .CASE39( 6'h27 ),
    .din39_WIDTH( 24 ),
    .CASE40( 6'h28 ),
    .din40_WIDTH( 24 ),
    .CASE41( 6'h29 ),
    .din41_WIDTH( 24 ),
    .CASE42( 6'h2A ),
    .din42_WIDTH( 24 ),
    .CASE43( 6'h2B ),
    .din43_WIDTH( 24 ),
    .CASE44( 6'h2C ),
    .din44_WIDTH( 24 ),
    .CASE45( 6'h2D ),
    .din45_WIDTH( 24 ),
    .CASE46( 6'h2E ),
    .din46_WIDTH( 24 ),
    .CASE47( 6'h2F ),
    .din47_WIDTH( 24 ),
    .CASE48( 6'h30 ),
    .din48_WIDTH( 24 ),
    .CASE49( 6'h31 ),
    .din49_WIDTH( 24 ),
    .CASE50( 6'h32 ),
    .din50_WIDTH( 24 ),
    .CASE51( 6'h33 ),
    .din51_WIDTH( 24 ),
    .CASE52( 6'h34 ),
    .din52_WIDTH( 24 ),
    .CASE53( 6'h35 ),
    .din53_WIDTH( 24 ),
    .CASE54( 6'h36 ),
    .din54_WIDTH( 24 ),
    .CASE55( 6'h37 ),
    .din55_WIDTH( 24 ),
    .CASE56( 6'h38 ),
    .din56_WIDTH( 24 ),
    .CASE57( 6'h39 ),
    .din57_WIDTH( 24 ),
    .CASE58( 6'h3A ),
    .din58_WIDTH( 24 ),
    .CASE59( 6'h3B ),
    .din59_WIDTH( 24 ),
    .CASE60( 6'h3C ),
    .din60_WIDTH( 24 ),
    .CASE61( 6'h3D ),
    .din61_WIDTH( 24 ),
    .CASE62( 6'h3E ),
    .din62_WIDTH( 24 ),
    .CASE63( 6'h3F ),
    .din63_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_129_6_24_1_1_U199(
    .din0(ap_phi_mux_p_read64_phi_phi_fu_1642_p4),
    .din1(ap_phi_mux_p_read165_phi_phi_fu_1654_p4),
    .din2(ap_phi_mux_p_read266_phi_phi_fu_1666_p4),
    .din3(ap_phi_mux_p_read367_phi_phi_fu_1678_p4),
    .din4(ap_phi_mux_p_read468_phi_phi_fu_1690_p4),
    .din5(ap_phi_mux_p_read569_phi_phi_fu_1702_p4),
    .din6(ap_phi_mux_p_read670_phi_phi_fu_1714_p4),
    .din7(ap_phi_mux_p_read771_phi_phi_fu_1726_p4),
    .din8(ap_phi_mux_p_read872_phi_phi_fu_1738_p4),
    .din9(ap_phi_mux_p_read973_phi_phi_fu_1750_p4),
    .din10(ap_phi_mux_p_read1074_phi_phi_fu_1762_p4),
    .din11(ap_phi_mux_p_read1175_phi_phi_fu_1774_p4),
    .din12(ap_phi_mux_p_read1276_phi_phi_fu_1786_p4),
    .din13(ap_phi_mux_p_read1377_phi_phi_fu_1798_p4),
    .din14(ap_phi_mux_p_read1478_phi_phi_fu_1810_p4),
    .din15(ap_phi_mux_p_read1579_phi_phi_fu_1822_p4),
    .din16(ap_phi_mux_p_read1680_phi_phi_fu_1834_p4),
    .din17(ap_phi_mux_p_read1781_phi_phi_fu_1846_p4),
    .din18(ap_phi_mux_p_read1882_phi_phi_fu_1858_p4),
    .din19(ap_phi_mux_p_read1983_phi_phi_fu_1870_p4),
    .din20(ap_phi_mux_p_read2084_phi_phi_fu_1882_p4),
    .din21(ap_phi_mux_p_read2185_phi_phi_fu_1894_p4),
    .din22(ap_phi_mux_p_read2286_phi_phi_fu_1906_p4),
    .din23(ap_phi_mux_p_read2387_phi_phi_fu_1918_p4),
    .din24(ap_phi_mux_p_read2488_phi_phi_fu_1930_p4),
    .din25(ap_phi_mux_p_read2589_phi_phi_fu_1942_p4),
    .din26(ap_phi_mux_p_read2690_phi_phi_fu_1954_p4),
    .din27(ap_phi_mux_p_read2791_phi_phi_fu_1966_p4),
    .din28(ap_phi_mux_p_read2892_phi_phi_fu_1978_p4),
    .din29(ap_phi_mux_p_read2993_phi_phi_fu_1990_p4),
    .din30(ap_phi_mux_p_read3094_phi_phi_fu_2002_p4),
    .din31(ap_phi_mux_p_read3195_phi_phi_fu_2014_p4),
    .din32(ap_phi_mux_p_read3296_phi_phi_fu_2026_p4),
    .din33(ap_phi_mux_p_read3397_phi_phi_fu_2038_p4),
    .din34(ap_phi_mux_p_read3498_phi_phi_fu_2050_p4),
    .din35(ap_phi_mux_p_read3599_phi_phi_fu_2062_p4),
    .din36(ap_phi_mux_p_read36100_phi_phi_fu_2074_p4),
    .din37(ap_phi_mux_p_read37101_phi_phi_fu_2086_p4),
    .din38(ap_phi_mux_p_read38102_phi_phi_fu_2098_p4),
    .din39(ap_phi_mux_p_read39103_phi_phi_fu_2110_p4),
    .din40(ap_phi_mux_p_read40104_phi_phi_fu_2122_p4),
    .din41(ap_phi_mux_p_read41105_phi_phi_fu_2134_p4),
    .din42(ap_phi_mux_p_read42106_phi_phi_fu_2146_p4),
    .din43(ap_phi_mux_p_read43107_phi_phi_fu_2158_p4),
    .din44(ap_phi_mux_p_read44108_phi_phi_fu_2170_p4),
    .din45(ap_phi_mux_p_read45109_phi_phi_fu_2182_p4),
    .din46(ap_phi_mux_p_read46110_phi_phi_fu_2194_p4),
    .din47(ap_phi_mux_p_read47111_phi_phi_fu_2206_p4),
    .din48(ap_phi_mux_p_read48112_phi_phi_fu_2218_p4),
    .din49(ap_phi_mux_p_read49113_phi_phi_fu_2230_p4),
    .din50(ap_phi_mux_p_read50114_phi_phi_fu_2242_p4),
    .din51(ap_phi_mux_p_read51115_phi_phi_fu_2254_p4),
    .din52(ap_phi_mux_p_read52116_phi_phi_fu_2266_p4),
    .din53(ap_phi_mux_p_read53117_phi_phi_fu_2278_p4),
    .din54(ap_phi_mux_p_read54118_phi_phi_fu_2290_p4),
    .din55(ap_phi_mux_p_read55119_phi_phi_fu_2302_p4),
    .din56(ap_phi_mux_p_read56120_phi_phi_fu_2314_p4),
    .din57(ap_phi_mux_p_read57121_phi_phi_fu_2326_p4),
    .din58(ap_phi_mux_p_read58122_phi_phi_fu_2338_p4),
    .din59(ap_phi_mux_p_read59123_phi_phi_fu_2350_p4),
    .din60(ap_phi_mux_p_read60124_phi_phi_fu_2362_p4),
    .din61(ap_phi_mux_p_read61125_phi_phi_fu_2374_p4),
    .din62(ap_phi_mux_p_read62126_phi_phi_fu_2386_p4),
    .din63(ap_phi_mux_p_read63127_phi_phi_fu_2398_p4),
    .def(a_fu_2455_p129),
    .sel(phi_ln49_reg_728),
    .dout(a_fu_2455_p131)
);

myproject_mul_24s_12s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 36 ))
mul_24s_12s_36_1_1_U200(
    .din0(a_fu_2455_p131),
    .din1(tmp_fu_2747_p4),
    .dout(mul_ln73_1_fu_2761_p2)
);

myproject_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(pf_all_done),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(pf_all_done),
    .ap_continue(ap_continue)
);

myproject_frp_pipeline_valid #(
    .PipelineLatency( 3 ),
    .PipelineII( 1 ),
    .CeilLog2Stages( 2 ),
    .ExitLatency( -1 ))
frp_pipeline_valid_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .valid_in(ap_frp_vld_in),
    .exitcond(1'b0),
    .valid_out(frp_pipeline_valid_U_valid_out),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 3 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 2 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_0_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_0_U_frpsig_data_in),
    .data_out(pf_ap_return_0_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_0_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_0_U_pf_ready),
    .pf_done(pf_ap_return_0_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 3 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 2 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_1_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_1_U_frpsig_data_in),
    .data_out(pf_ap_return_1_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_1_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_1_U_pf_ready),
    .pf_done(pf_ap_return_1_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 16'd0;
    end else begin
        if (((icmp_ln46_reg_3145_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_0_preg <= trunc_ln46_64_fu_2795_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 16'd0;
    end else begin
        if (((icmp_ln46_reg_3145_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_1_preg <= trunc_ln46_fu_2791_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read1074_phi_reg_1758 <= p_read10;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read1074_phi_reg_1758 <= ap_phi_reg_pp0_iter0_p_read1074_phi_reg_1758;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read1175_phi_reg_1770 <= p_read11;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read1175_phi_reg_1770 <= ap_phi_reg_pp0_iter0_p_read1175_phi_reg_1770;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read1276_phi_reg_1782 <= p_read12;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read1276_phi_reg_1782 <= ap_phi_reg_pp0_iter0_p_read1276_phi_reg_1782;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read1377_phi_reg_1794 <= p_read13;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read1377_phi_reg_1794 <= ap_phi_reg_pp0_iter0_p_read1377_phi_reg_1794;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read1478_phi_reg_1806 <= p_read14;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read1478_phi_reg_1806 <= ap_phi_reg_pp0_iter0_p_read1478_phi_reg_1806;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read1579_phi_reg_1818 <= p_read15;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read1579_phi_reg_1818 <= ap_phi_reg_pp0_iter0_p_read1579_phi_reg_1818;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read165_phi_reg_1650 <= p_read1;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read165_phi_reg_1650 <= ap_phi_reg_pp0_iter0_p_read165_phi_reg_1650;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read1680_phi_reg_1830 <= p_read16;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read1680_phi_reg_1830 <= ap_phi_reg_pp0_iter0_p_read1680_phi_reg_1830;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read1781_phi_reg_1842 <= p_read17;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read1781_phi_reg_1842 <= ap_phi_reg_pp0_iter0_p_read1781_phi_reg_1842;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read1882_phi_reg_1854 <= p_read18;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read1882_phi_reg_1854 <= ap_phi_reg_pp0_iter0_p_read1882_phi_reg_1854;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read1983_phi_reg_1866 <= p_read19;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read1983_phi_reg_1866 <= ap_phi_reg_pp0_iter0_p_read1983_phi_reg_1866;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read2084_phi_reg_1878 <= p_read20;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read2084_phi_reg_1878 <= ap_phi_reg_pp0_iter0_p_read2084_phi_reg_1878;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read2185_phi_reg_1890 <= p_read21;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read2185_phi_reg_1890 <= ap_phi_reg_pp0_iter0_p_read2185_phi_reg_1890;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read2286_phi_reg_1902 <= p_read22;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read2286_phi_reg_1902 <= ap_phi_reg_pp0_iter0_p_read2286_phi_reg_1902;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read2387_phi_reg_1914 <= p_read23;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read2387_phi_reg_1914 <= ap_phi_reg_pp0_iter0_p_read2387_phi_reg_1914;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read2488_phi_reg_1926 <= p_read24;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read2488_phi_reg_1926 <= ap_phi_reg_pp0_iter0_p_read2488_phi_reg_1926;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read2589_phi_reg_1938 <= p_read25;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read2589_phi_reg_1938 <= ap_phi_reg_pp0_iter0_p_read2589_phi_reg_1938;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read266_phi_reg_1662 <= p_read2;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read266_phi_reg_1662 <= ap_phi_reg_pp0_iter0_p_read266_phi_reg_1662;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read2690_phi_reg_1950 <= p_read26;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read2690_phi_reg_1950 <= ap_phi_reg_pp0_iter0_p_read2690_phi_reg_1950;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read2791_phi_reg_1962 <= p_read27;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read2791_phi_reg_1962 <= ap_phi_reg_pp0_iter0_p_read2791_phi_reg_1962;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read2892_phi_reg_1974 <= p_read28;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read2892_phi_reg_1974 <= ap_phi_reg_pp0_iter0_p_read2892_phi_reg_1974;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read2993_phi_reg_1986 <= p_read29;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read2993_phi_reg_1986 <= ap_phi_reg_pp0_iter0_p_read2993_phi_reg_1986;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read3094_phi_reg_1998 <= p_read30;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read3094_phi_reg_1998 <= ap_phi_reg_pp0_iter0_p_read3094_phi_reg_1998;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read3195_phi_reg_2010 <= p_read31;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read3195_phi_reg_2010 <= ap_phi_reg_pp0_iter0_p_read3195_phi_reg_2010;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read3296_phi_reg_2022 <= p_read32;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read3296_phi_reg_2022 <= ap_phi_reg_pp0_iter0_p_read3296_phi_reg_2022;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read3397_phi_reg_2034 <= p_read33;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read3397_phi_reg_2034 <= ap_phi_reg_pp0_iter0_p_read3397_phi_reg_2034;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read3498_phi_reg_2046 <= p_read34;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read3498_phi_reg_2046 <= ap_phi_reg_pp0_iter0_p_read3498_phi_reg_2046;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read3599_phi_reg_2058 <= p_read35;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read3599_phi_reg_2058 <= ap_phi_reg_pp0_iter0_p_read3599_phi_reg_2058;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read36100_phi_reg_2070 <= p_read36;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read36100_phi_reg_2070 <= ap_phi_reg_pp0_iter0_p_read36100_phi_reg_2070;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read367_phi_reg_1674 <= p_read3;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read367_phi_reg_1674 <= ap_phi_reg_pp0_iter0_p_read367_phi_reg_1674;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read37101_phi_reg_2082 <= p_read37;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read37101_phi_reg_2082 <= ap_phi_reg_pp0_iter0_p_read37101_phi_reg_2082;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read38102_phi_reg_2094 <= p_read38;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read38102_phi_reg_2094 <= ap_phi_reg_pp0_iter0_p_read38102_phi_reg_2094;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read39103_phi_reg_2106 <= p_read39;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read39103_phi_reg_2106 <= ap_phi_reg_pp0_iter0_p_read39103_phi_reg_2106;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read40104_phi_reg_2118 <= p_read40;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read40104_phi_reg_2118 <= ap_phi_reg_pp0_iter0_p_read40104_phi_reg_2118;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read41105_phi_reg_2130 <= p_read41;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read41105_phi_reg_2130 <= ap_phi_reg_pp0_iter0_p_read41105_phi_reg_2130;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read42106_phi_reg_2142 <= p_read42;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read42106_phi_reg_2142 <= ap_phi_reg_pp0_iter0_p_read42106_phi_reg_2142;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read43107_phi_reg_2154 <= p_read43;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read43107_phi_reg_2154 <= ap_phi_reg_pp0_iter0_p_read43107_phi_reg_2154;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read44108_phi_reg_2166 <= p_read44;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read44108_phi_reg_2166 <= ap_phi_reg_pp0_iter0_p_read44108_phi_reg_2166;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read45109_phi_reg_2178 <= p_read45;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read45109_phi_reg_2178 <= ap_phi_reg_pp0_iter0_p_read45109_phi_reg_2178;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read46110_phi_reg_2190 <= p_read46;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read46110_phi_reg_2190 <= ap_phi_reg_pp0_iter0_p_read46110_phi_reg_2190;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read468_phi_reg_1686 <= p_read4;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read468_phi_reg_1686 <= ap_phi_reg_pp0_iter0_p_read468_phi_reg_1686;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read47111_phi_reg_2202 <= p_read47;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read47111_phi_reg_2202 <= ap_phi_reg_pp0_iter0_p_read47111_phi_reg_2202;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read48112_phi_reg_2214 <= p_read48;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read48112_phi_reg_2214 <= ap_phi_reg_pp0_iter0_p_read48112_phi_reg_2214;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read49113_phi_reg_2226 <= p_read49;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read49113_phi_reg_2226 <= ap_phi_reg_pp0_iter0_p_read49113_phi_reg_2226;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read50114_phi_reg_2238 <= p_read50;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read50114_phi_reg_2238 <= ap_phi_reg_pp0_iter0_p_read50114_phi_reg_2238;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read51115_phi_reg_2250 <= p_read51;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read51115_phi_reg_2250 <= ap_phi_reg_pp0_iter0_p_read51115_phi_reg_2250;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read52116_phi_reg_2262 <= p_read52;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read52116_phi_reg_2262 <= ap_phi_reg_pp0_iter0_p_read52116_phi_reg_2262;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read53117_phi_reg_2274 <= p_read53;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read53117_phi_reg_2274 <= ap_phi_reg_pp0_iter0_p_read53117_phi_reg_2274;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read54118_phi_reg_2286 <= p_read54;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read54118_phi_reg_2286 <= ap_phi_reg_pp0_iter0_p_read54118_phi_reg_2286;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read55119_phi_reg_2298 <= p_read55;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read55119_phi_reg_2298 <= ap_phi_reg_pp0_iter0_p_read55119_phi_reg_2298;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read56120_phi_reg_2310 <= p_read56;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read56120_phi_reg_2310 <= ap_phi_reg_pp0_iter0_p_read56120_phi_reg_2310;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read569_phi_reg_1698 <= p_read5;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read569_phi_reg_1698 <= ap_phi_reg_pp0_iter0_p_read569_phi_reg_1698;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read57121_phi_reg_2322 <= p_read57;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read57121_phi_reg_2322 <= ap_phi_reg_pp0_iter0_p_read57121_phi_reg_2322;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read58122_phi_reg_2334 <= p_read58;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read58122_phi_reg_2334 <= ap_phi_reg_pp0_iter0_p_read58122_phi_reg_2334;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read59123_phi_reg_2346 <= p_read59;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read59123_phi_reg_2346 <= ap_phi_reg_pp0_iter0_p_read59123_phi_reg_2346;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read60124_phi_reg_2358 <= p_read60;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read60124_phi_reg_2358 <= ap_phi_reg_pp0_iter0_p_read60124_phi_reg_2358;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read61125_phi_reg_2370 <= p_read61;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read61125_phi_reg_2370 <= ap_phi_reg_pp0_iter0_p_read61125_phi_reg_2370;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read62126_phi_reg_2382 <= p_read62;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read62126_phi_reg_2382 <= ap_phi_reg_pp0_iter0_p_read62126_phi_reg_2382;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read63127_phi_reg_2394 <= p_read63;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read63127_phi_reg_2394 <= ap_phi_reg_pp0_iter0_p_read63127_phi_reg_2394;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read64_phi_reg_1638 <= p_read;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read64_phi_reg_1638 <= ap_phi_reg_pp0_iter0_p_read64_phi_reg_1638;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read670_phi_reg_1710 <= p_read6;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read670_phi_reg_1710 <= ap_phi_reg_pp0_iter0_p_read670_phi_reg_1710;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read771_phi_reg_1722 <= p_read7;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read771_phi_reg_1722 <= ap_phi_reg_pp0_iter0_p_read771_phi_reg_1722;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read872_phi_reg_1734 <= p_read8;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read872_phi_reg_1734 <= ap_phi_reg_pp0_iter0_p_read872_phi_reg_1734;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((ap_phi_mux_do_init_phi_fu_716_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_phi_reg_pp0_iter1_p_read973_phi_reg_1746 <= p_read9;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_p_read973_phi_reg_1746 <= ap_phi_reg_pp0_iter0_p_read973_phi_reg_1746;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln46_reg_3145_pp0_iter1_reg == 1'd1)) begin
            conv_i2_i87_reg_2406 <= 18'd64;
        end else if ((icmp_ln46_reg_3145_pp0_iter1_reg == 1'd0)) begin
            conv_i2_i87_reg_2406 <= add_ln58_fu_2777_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln46_reg_3145_pp0_iter1_reg == 1'd1)) begin
            conv_i2_i_196_reg_2420 <= 18'd16;
        end else if ((icmp_ln46_reg_3145_pp0_iter1_reg == 1'd0)) begin
            conv_i2_i_196_reg_2420 <= add_ln58_1_fu_2785_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1) & ((icmp_ln46_reg_3145 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        do_init_reg_713 <= 1'd0;
    end else if ((((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1) & ((icmp_ln46_reg_3145 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        do_init_reg_713 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read1074_phi_reg_1758 <= p_read1074_phi_reg_1758;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read1074_phi_reg_1758 <= ap_phi_reg_pp0_iter1_p_read1074_phi_reg_1758;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read1175_phi_reg_1770 <= p_read1175_phi_reg_1770;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read1175_phi_reg_1770 <= ap_phi_reg_pp0_iter1_p_read1175_phi_reg_1770;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read1276_phi_reg_1782 <= p_read1276_phi_reg_1782;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read1276_phi_reg_1782 <= ap_phi_reg_pp0_iter1_p_read1276_phi_reg_1782;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read1377_phi_reg_1794 <= p_read1377_phi_reg_1794;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read1377_phi_reg_1794 <= ap_phi_reg_pp0_iter1_p_read1377_phi_reg_1794;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read1478_phi_reg_1806 <= p_read1478_phi_reg_1806;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read1478_phi_reg_1806 <= ap_phi_reg_pp0_iter1_p_read1478_phi_reg_1806;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read1579_phi_reg_1818 <= p_read1579_phi_reg_1818;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read1579_phi_reg_1818 <= ap_phi_reg_pp0_iter1_p_read1579_phi_reg_1818;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read165_phi_reg_1650 <= p_read165_phi_reg_1650;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read165_phi_reg_1650 <= ap_phi_reg_pp0_iter1_p_read165_phi_reg_1650;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read1680_phi_reg_1830 <= p_read1680_phi_reg_1830;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read1680_phi_reg_1830 <= ap_phi_reg_pp0_iter1_p_read1680_phi_reg_1830;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read1781_phi_reg_1842 <= p_read1781_phi_reg_1842;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read1781_phi_reg_1842 <= ap_phi_reg_pp0_iter1_p_read1781_phi_reg_1842;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read1882_phi_reg_1854 <= p_read1882_phi_reg_1854;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read1882_phi_reg_1854 <= ap_phi_reg_pp0_iter1_p_read1882_phi_reg_1854;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read1983_phi_reg_1866 <= p_read1983_phi_reg_1866;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read1983_phi_reg_1866 <= ap_phi_reg_pp0_iter1_p_read1983_phi_reg_1866;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read2084_phi_reg_1878 <= p_read2084_phi_reg_1878;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read2084_phi_reg_1878 <= ap_phi_reg_pp0_iter1_p_read2084_phi_reg_1878;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read2185_phi_reg_1890 <= p_read2185_phi_reg_1890;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read2185_phi_reg_1890 <= ap_phi_reg_pp0_iter1_p_read2185_phi_reg_1890;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read2286_phi_reg_1902 <= p_read2286_phi_reg_1902;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read2286_phi_reg_1902 <= ap_phi_reg_pp0_iter1_p_read2286_phi_reg_1902;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read2387_phi_reg_1914 <= p_read2387_phi_reg_1914;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read2387_phi_reg_1914 <= ap_phi_reg_pp0_iter1_p_read2387_phi_reg_1914;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read2488_phi_reg_1926 <= p_read2488_phi_reg_1926;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read2488_phi_reg_1926 <= ap_phi_reg_pp0_iter1_p_read2488_phi_reg_1926;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read2589_phi_reg_1938 <= p_read2589_phi_reg_1938;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read2589_phi_reg_1938 <= ap_phi_reg_pp0_iter1_p_read2589_phi_reg_1938;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read266_phi_reg_1662 <= p_read266_phi_reg_1662;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read266_phi_reg_1662 <= ap_phi_reg_pp0_iter1_p_read266_phi_reg_1662;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read2690_phi_reg_1950 <= p_read2690_phi_reg_1950;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read2690_phi_reg_1950 <= ap_phi_reg_pp0_iter1_p_read2690_phi_reg_1950;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read2791_phi_reg_1962 <= p_read2791_phi_reg_1962;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read2791_phi_reg_1962 <= ap_phi_reg_pp0_iter1_p_read2791_phi_reg_1962;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read2892_phi_reg_1974 <= p_read2892_phi_reg_1974;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read2892_phi_reg_1974 <= ap_phi_reg_pp0_iter1_p_read2892_phi_reg_1974;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read2993_phi_reg_1986 <= p_read2993_phi_reg_1986;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read2993_phi_reg_1986 <= ap_phi_reg_pp0_iter1_p_read2993_phi_reg_1986;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read3094_phi_reg_1998 <= p_read3094_phi_reg_1998;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read3094_phi_reg_1998 <= ap_phi_reg_pp0_iter1_p_read3094_phi_reg_1998;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read3195_phi_reg_2010 <= p_read3195_phi_reg_2010;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read3195_phi_reg_2010 <= ap_phi_reg_pp0_iter1_p_read3195_phi_reg_2010;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read3296_phi_reg_2022 <= p_read3296_phi_reg_2022;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read3296_phi_reg_2022 <= ap_phi_reg_pp0_iter1_p_read3296_phi_reg_2022;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read3397_phi_reg_2034 <= p_read3397_phi_reg_2034;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read3397_phi_reg_2034 <= ap_phi_reg_pp0_iter1_p_read3397_phi_reg_2034;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read3498_phi_reg_2046 <= p_read3498_phi_reg_2046;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read3498_phi_reg_2046 <= ap_phi_reg_pp0_iter1_p_read3498_phi_reg_2046;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read3599_phi_reg_2058 <= p_read3599_phi_reg_2058;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read3599_phi_reg_2058 <= ap_phi_reg_pp0_iter1_p_read3599_phi_reg_2058;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read36100_phi_reg_2070 <= p_read36100_phi_reg_2070;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read36100_phi_reg_2070 <= ap_phi_reg_pp0_iter1_p_read36100_phi_reg_2070;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read367_phi_reg_1674 <= p_read367_phi_reg_1674;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read367_phi_reg_1674 <= ap_phi_reg_pp0_iter1_p_read367_phi_reg_1674;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read37101_phi_reg_2082 <= p_read37101_phi_reg_2082;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read37101_phi_reg_2082 <= ap_phi_reg_pp0_iter1_p_read37101_phi_reg_2082;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read38102_phi_reg_2094 <= p_read38102_phi_reg_2094;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read38102_phi_reg_2094 <= ap_phi_reg_pp0_iter1_p_read38102_phi_reg_2094;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read39103_phi_reg_2106 <= p_read39103_phi_reg_2106;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read39103_phi_reg_2106 <= ap_phi_reg_pp0_iter1_p_read39103_phi_reg_2106;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read40104_phi_reg_2118 <= p_read40104_phi_reg_2118;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read40104_phi_reg_2118 <= ap_phi_reg_pp0_iter1_p_read40104_phi_reg_2118;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read41105_phi_reg_2130 <= p_read41105_phi_reg_2130;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read41105_phi_reg_2130 <= ap_phi_reg_pp0_iter1_p_read41105_phi_reg_2130;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read42106_phi_reg_2142 <= p_read42106_phi_reg_2142;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read42106_phi_reg_2142 <= ap_phi_reg_pp0_iter1_p_read42106_phi_reg_2142;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read43107_phi_reg_2154 <= p_read43107_phi_reg_2154;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read43107_phi_reg_2154 <= ap_phi_reg_pp0_iter1_p_read43107_phi_reg_2154;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read44108_phi_reg_2166 <= p_read44108_phi_reg_2166;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read44108_phi_reg_2166 <= ap_phi_reg_pp0_iter1_p_read44108_phi_reg_2166;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read45109_phi_reg_2178 <= p_read45109_phi_reg_2178;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read45109_phi_reg_2178 <= ap_phi_reg_pp0_iter1_p_read45109_phi_reg_2178;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read46110_phi_reg_2190 <= p_read46110_phi_reg_2190;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read46110_phi_reg_2190 <= ap_phi_reg_pp0_iter1_p_read46110_phi_reg_2190;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read468_phi_reg_1686 <= p_read468_phi_reg_1686;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read468_phi_reg_1686 <= ap_phi_reg_pp0_iter1_p_read468_phi_reg_1686;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read47111_phi_reg_2202 <= p_read47111_phi_reg_2202;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read47111_phi_reg_2202 <= ap_phi_reg_pp0_iter1_p_read47111_phi_reg_2202;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read48112_phi_reg_2214 <= p_read48112_phi_reg_2214;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read48112_phi_reg_2214 <= ap_phi_reg_pp0_iter1_p_read48112_phi_reg_2214;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read49113_phi_reg_2226 <= p_read49113_phi_reg_2226;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read49113_phi_reg_2226 <= ap_phi_reg_pp0_iter1_p_read49113_phi_reg_2226;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read50114_phi_reg_2238 <= p_read50114_phi_reg_2238;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read50114_phi_reg_2238 <= ap_phi_reg_pp0_iter1_p_read50114_phi_reg_2238;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read51115_phi_reg_2250 <= p_read51115_phi_reg_2250;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read51115_phi_reg_2250 <= ap_phi_reg_pp0_iter1_p_read51115_phi_reg_2250;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read52116_phi_reg_2262 <= p_read52116_phi_reg_2262;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read52116_phi_reg_2262 <= ap_phi_reg_pp0_iter1_p_read52116_phi_reg_2262;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read53117_phi_reg_2274 <= p_read53117_phi_reg_2274;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read53117_phi_reg_2274 <= ap_phi_reg_pp0_iter1_p_read53117_phi_reg_2274;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read54118_phi_reg_2286 <= p_read54118_phi_reg_2286;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read54118_phi_reg_2286 <= ap_phi_reg_pp0_iter1_p_read54118_phi_reg_2286;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read55119_phi_reg_2298 <= p_read55119_phi_reg_2298;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read55119_phi_reg_2298 <= ap_phi_reg_pp0_iter1_p_read55119_phi_reg_2298;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read56120_phi_reg_2310 <= p_read56120_phi_reg_2310;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read56120_phi_reg_2310 <= ap_phi_reg_pp0_iter1_p_read56120_phi_reg_2310;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read569_phi_reg_1698 <= p_read569_phi_reg_1698;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read569_phi_reg_1698 <= ap_phi_reg_pp0_iter1_p_read569_phi_reg_1698;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read57121_phi_reg_2322 <= p_read57121_phi_reg_2322;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read57121_phi_reg_2322 <= ap_phi_reg_pp0_iter1_p_read57121_phi_reg_2322;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read58122_phi_reg_2334 <= p_read58122_phi_reg_2334;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read58122_phi_reg_2334 <= ap_phi_reg_pp0_iter1_p_read58122_phi_reg_2334;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read59123_phi_reg_2346 <= p_read59123_phi_reg_2346;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read59123_phi_reg_2346 <= ap_phi_reg_pp0_iter1_p_read59123_phi_reg_2346;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read60124_phi_reg_2358 <= p_read60124_phi_reg_2358;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read60124_phi_reg_2358 <= ap_phi_reg_pp0_iter1_p_read60124_phi_reg_2358;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read61125_phi_reg_2370 <= p_read61125_phi_reg_2370;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read61125_phi_reg_2370 <= ap_phi_reg_pp0_iter1_p_read61125_phi_reg_2370;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read62126_phi_reg_2382 <= p_read62126_phi_reg_2382;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read62126_phi_reg_2382 <= ap_phi_reg_pp0_iter1_p_read62126_phi_reg_2382;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read63127_phi_reg_2394 <= p_read63127_phi_reg_2394;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read63127_phi_reg_2394 <= ap_phi_reg_pp0_iter1_p_read63127_phi_reg_2394;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read64_phi_reg_1638 <= p_read64_phi_reg_1638;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read64_phi_reg_1638 <= ap_phi_reg_pp0_iter1_p_read64_phi_reg_1638;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read670_phi_reg_1710 <= p_read670_phi_reg_1710;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read670_phi_reg_1710 <= ap_phi_reg_pp0_iter1_p_read670_phi_reg_1710;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read771_phi_reg_1722 <= p_read771_phi_reg_1722;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read771_phi_reg_1722 <= ap_phi_reg_pp0_iter1_p_read771_phi_reg_1722;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read872_phi_reg_1734 <= p_read872_phi_reg_1734;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read872_phi_reg_1734 <= ap_phi_reg_pp0_iter1_p_read872_phi_reg_1734;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_713 == 1'd0))) begin
            p_read973_phi_reg_1746 <= p_read973_phi_reg_1746;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            p_read973_phi_reg_1746 <= ap_phi_reg_pp0_iter1_p_read973_phi_reg_1746;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1) & ((icmp_ln46_reg_3145 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        phi_ln49_reg_728 <= w_index_reg_3140;
    end else if ((((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1) & ((icmp_ln46_reg_3145 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        phi_ln49_reg_728 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
        ap_loop_init_pp0_iter2_reg <= ap_loop_init_pp0_iter1_reg;
        icmp_ln46_reg_3145 <= icmp_ln46_fu_2449_p2;
        icmp_ln46_reg_3145_pp0_iter1_reg <= icmp_ln46_reg_3145;
        trunc_ln2_reg_3149 <= {{mul_ln73_fu_2434_p2[37:20]}};
        trunc_ln58_1_reg_3154 <= {{mul_ln73_1_fu_2761_p2[35:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[2'd0] == 1'b1))) begin
        w_index_reg_3140 <= w_index_fu_2443_p2;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1) & ((icmp_ln46_fu_2449_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int_frp = 1'b1;
    end else begin
        ap_done_int_frp = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        ap_enable_reg_pp0_iter1 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[2'd2] == 1'b1)) begin
        ap_enable_reg_pp0_iter2 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_frp_pvb_pf_start) & (1'b1 == ap_condition_frp_pvb_no_bkwd_prs) & (1'b1 == ap_condition_frp_pvb_no_fwd_prs))) begin
        ap_frp_vld_in = 1'b1;
    end else begin
        ap_frp_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
        ap_phi_mux_conv_i2_i87_phi_fu_2410_p6 = 18'd64;
    end else begin
        ap_phi_mux_conv_i2_i87_phi_fu_2410_p6 = conv_i2_i87_reg_2406;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
        ap_phi_mux_conv_i2_i_196_phi_fu_2424_p6 = 18'd16;
    end else begin
        ap_phi_mux_conv_i2_i_196_phi_fu_2424_p6 = conv_i2_i_196_reg_2420;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1) & ((icmp_ln46_reg_3145 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_do_init_phi_fu_716_p6 = 1'd0;
    end else if ((((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1) & ((icmp_ln46_reg_3145 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_do_init_phi_fu_716_p6 = 1'd1;
    end else begin
        ap_phi_mux_do_init_phi_fu_716_p6 = do_init_reg_713;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read1074_phi_phi_fu_1762_p4 = p_read1074_phi_reg_1758;
    end else begin
        ap_phi_mux_p_read1074_phi_phi_fu_1762_p4 = ap_phi_reg_pp0_iter1_p_read1074_phi_reg_1758;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read1175_phi_phi_fu_1774_p4 = p_read1175_phi_reg_1770;
    end else begin
        ap_phi_mux_p_read1175_phi_phi_fu_1774_p4 = ap_phi_reg_pp0_iter1_p_read1175_phi_reg_1770;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read1276_phi_phi_fu_1786_p4 = p_read1276_phi_reg_1782;
    end else begin
        ap_phi_mux_p_read1276_phi_phi_fu_1786_p4 = ap_phi_reg_pp0_iter1_p_read1276_phi_reg_1782;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read1377_phi_phi_fu_1798_p4 = p_read1377_phi_reg_1794;
    end else begin
        ap_phi_mux_p_read1377_phi_phi_fu_1798_p4 = ap_phi_reg_pp0_iter1_p_read1377_phi_reg_1794;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read1478_phi_phi_fu_1810_p4 = p_read1478_phi_reg_1806;
    end else begin
        ap_phi_mux_p_read1478_phi_phi_fu_1810_p4 = ap_phi_reg_pp0_iter1_p_read1478_phi_reg_1806;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read1579_phi_phi_fu_1822_p4 = p_read1579_phi_reg_1818;
    end else begin
        ap_phi_mux_p_read1579_phi_phi_fu_1822_p4 = ap_phi_reg_pp0_iter1_p_read1579_phi_reg_1818;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read165_phi_phi_fu_1654_p4 = p_read165_phi_reg_1650;
    end else begin
        ap_phi_mux_p_read165_phi_phi_fu_1654_p4 = ap_phi_reg_pp0_iter1_p_read165_phi_reg_1650;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read1680_phi_phi_fu_1834_p4 = p_read1680_phi_reg_1830;
    end else begin
        ap_phi_mux_p_read1680_phi_phi_fu_1834_p4 = ap_phi_reg_pp0_iter1_p_read1680_phi_reg_1830;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read1781_phi_phi_fu_1846_p4 = p_read1781_phi_reg_1842;
    end else begin
        ap_phi_mux_p_read1781_phi_phi_fu_1846_p4 = ap_phi_reg_pp0_iter1_p_read1781_phi_reg_1842;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read1882_phi_phi_fu_1858_p4 = p_read1882_phi_reg_1854;
    end else begin
        ap_phi_mux_p_read1882_phi_phi_fu_1858_p4 = ap_phi_reg_pp0_iter1_p_read1882_phi_reg_1854;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read1983_phi_phi_fu_1870_p4 = p_read1983_phi_reg_1866;
    end else begin
        ap_phi_mux_p_read1983_phi_phi_fu_1870_p4 = ap_phi_reg_pp0_iter1_p_read1983_phi_reg_1866;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read2084_phi_phi_fu_1882_p4 = p_read2084_phi_reg_1878;
    end else begin
        ap_phi_mux_p_read2084_phi_phi_fu_1882_p4 = ap_phi_reg_pp0_iter1_p_read2084_phi_reg_1878;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read2185_phi_phi_fu_1894_p4 = p_read2185_phi_reg_1890;
    end else begin
        ap_phi_mux_p_read2185_phi_phi_fu_1894_p4 = ap_phi_reg_pp0_iter1_p_read2185_phi_reg_1890;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read2286_phi_phi_fu_1906_p4 = p_read2286_phi_reg_1902;
    end else begin
        ap_phi_mux_p_read2286_phi_phi_fu_1906_p4 = ap_phi_reg_pp0_iter1_p_read2286_phi_reg_1902;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read2387_phi_phi_fu_1918_p4 = p_read2387_phi_reg_1914;
    end else begin
        ap_phi_mux_p_read2387_phi_phi_fu_1918_p4 = ap_phi_reg_pp0_iter1_p_read2387_phi_reg_1914;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read2488_phi_phi_fu_1930_p4 = p_read2488_phi_reg_1926;
    end else begin
        ap_phi_mux_p_read2488_phi_phi_fu_1930_p4 = ap_phi_reg_pp0_iter1_p_read2488_phi_reg_1926;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read2589_phi_phi_fu_1942_p4 = p_read2589_phi_reg_1938;
    end else begin
        ap_phi_mux_p_read2589_phi_phi_fu_1942_p4 = ap_phi_reg_pp0_iter1_p_read2589_phi_reg_1938;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read266_phi_phi_fu_1666_p4 = p_read266_phi_reg_1662;
    end else begin
        ap_phi_mux_p_read266_phi_phi_fu_1666_p4 = ap_phi_reg_pp0_iter1_p_read266_phi_reg_1662;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read2690_phi_phi_fu_1954_p4 = p_read2690_phi_reg_1950;
    end else begin
        ap_phi_mux_p_read2690_phi_phi_fu_1954_p4 = ap_phi_reg_pp0_iter1_p_read2690_phi_reg_1950;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read2791_phi_phi_fu_1966_p4 = p_read2791_phi_reg_1962;
    end else begin
        ap_phi_mux_p_read2791_phi_phi_fu_1966_p4 = ap_phi_reg_pp0_iter1_p_read2791_phi_reg_1962;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read2892_phi_phi_fu_1978_p4 = p_read2892_phi_reg_1974;
    end else begin
        ap_phi_mux_p_read2892_phi_phi_fu_1978_p4 = ap_phi_reg_pp0_iter1_p_read2892_phi_reg_1974;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read2993_phi_phi_fu_1990_p4 = p_read2993_phi_reg_1986;
    end else begin
        ap_phi_mux_p_read2993_phi_phi_fu_1990_p4 = ap_phi_reg_pp0_iter1_p_read2993_phi_reg_1986;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read3094_phi_phi_fu_2002_p4 = p_read3094_phi_reg_1998;
    end else begin
        ap_phi_mux_p_read3094_phi_phi_fu_2002_p4 = ap_phi_reg_pp0_iter1_p_read3094_phi_reg_1998;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read3195_phi_phi_fu_2014_p4 = p_read3195_phi_reg_2010;
    end else begin
        ap_phi_mux_p_read3195_phi_phi_fu_2014_p4 = ap_phi_reg_pp0_iter1_p_read3195_phi_reg_2010;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read3296_phi_phi_fu_2026_p4 = p_read3296_phi_reg_2022;
    end else begin
        ap_phi_mux_p_read3296_phi_phi_fu_2026_p4 = ap_phi_reg_pp0_iter1_p_read3296_phi_reg_2022;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read3397_phi_phi_fu_2038_p4 = p_read3397_phi_reg_2034;
    end else begin
        ap_phi_mux_p_read3397_phi_phi_fu_2038_p4 = ap_phi_reg_pp0_iter1_p_read3397_phi_reg_2034;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read3498_phi_phi_fu_2050_p4 = p_read3498_phi_reg_2046;
    end else begin
        ap_phi_mux_p_read3498_phi_phi_fu_2050_p4 = ap_phi_reg_pp0_iter1_p_read3498_phi_reg_2046;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read3599_phi_phi_fu_2062_p4 = p_read3599_phi_reg_2058;
    end else begin
        ap_phi_mux_p_read3599_phi_phi_fu_2062_p4 = ap_phi_reg_pp0_iter1_p_read3599_phi_reg_2058;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read36100_phi_phi_fu_2074_p4 = p_read36100_phi_reg_2070;
    end else begin
        ap_phi_mux_p_read36100_phi_phi_fu_2074_p4 = ap_phi_reg_pp0_iter1_p_read36100_phi_reg_2070;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read367_phi_phi_fu_1678_p4 = p_read367_phi_reg_1674;
    end else begin
        ap_phi_mux_p_read367_phi_phi_fu_1678_p4 = ap_phi_reg_pp0_iter1_p_read367_phi_reg_1674;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read37101_phi_phi_fu_2086_p4 = p_read37101_phi_reg_2082;
    end else begin
        ap_phi_mux_p_read37101_phi_phi_fu_2086_p4 = ap_phi_reg_pp0_iter1_p_read37101_phi_reg_2082;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read38102_phi_phi_fu_2098_p4 = p_read38102_phi_reg_2094;
    end else begin
        ap_phi_mux_p_read38102_phi_phi_fu_2098_p4 = ap_phi_reg_pp0_iter1_p_read38102_phi_reg_2094;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read39103_phi_phi_fu_2110_p4 = p_read39103_phi_reg_2106;
    end else begin
        ap_phi_mux_p_read39103_phi_phi_fu_2110_p4 = ap_phi_reg_pp0_iter1_p_read39103_phi_reg_2106;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read40104_phi_phi_fu_2122_p4 = p_read40104_phi_reg_2118;
    end else begin
        ap_phi_mux_p_read40104_phi_phi_fu_2122_p4 = ap_phi_reg_pp0_iter1_p_read40104_phi_reg_2118;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read41105_phi_phi_fu_2134_p4 = p_read41105_phi_reg_2130;
    end else begin
        ap_phi_mux_p_read41105_phi_phi_fu_2134_p4 = ap_phi_reg_pp0_iter1_p_read41105_phi_reg_2130;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read42106_phi_phi_fu_2146_p4 = p_read42106_phi_reg_2142;
    end else begin
        ap_phi_mux_p_read42106_phi_phi_fu_2146_p4 = ap_phi_reg_pp0_iter1_p_read42106_phi_reg_2142;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read43107_phi_phi_fu_2158_p4 = p_read43107_phi_reg_2154;
    end else begin
        ap_phi_mux_p_read43107_phi_phi_fu_2158_p4 = ap_phi_reg_pp0_iter1_p_read43107_phi_reg_2154;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read44108_phi_phi_fu_2170_p4 = p_read44108_phi_reg_2166;
    end else begin
        ap_phi_mux_p_read44108_phi_phi_fu_2170_p4 = ap_phi_reg_pp0_iter1_p_read44108_phi_reg_2166;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read45109_phi_phi_fu_2182_p4 = p_read45109_phi_reg_2178;
    end else begin
        ap_phi_mux_p_read45109_phi_phi_fu_2182_p4 = ap_phi_reg_pp0_iter1_p_read45109_phi_reg_2178;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read46110_phi_phi_fu_2194_p4 = p_read46110_phi_reg_2190;
    end else begin
        ap_phi_mux_p_read46110_phi_phi_fu_2194_p4 = ap_phi_reg_pp0_iter1_p_read46110_phi_reg_2190;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read468_phi_phi_fu_1690_p4 = p_read468_phi_reg_1686;
    end else begin
        ap_phi_mux_p_read468_phi_phi_fu_1690_p4 = ap_phi_reg_pp0_iter1_p_read468_phi_reg_1686;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read47111_phi_phi_fu_2206_p4 = p_read47111_phi_reg_2202;
    end else begin
        ap_phi_mux_p_read47111_phi_phi_fu_2206_p4 = ap_phi_reg_pp0_iter1_p_read47111_phi_reg_2202;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read48112_phi_phi_fu_2218_p4 = p_read48112_phi_reg_2214;
    end else begin
        ap_phi_mux_p_read48112_phi_phi_fu_2218_p4 = ap_phi_reg_pp0_iter1_p_read48112_phi_reg_2214;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read49113_phi_phi_fu_2230_p4 = p_read49113_phi_reg_2226;
    end else begin
        ap_phi_mux_p_read49113_phi_phi_fu_2230_p4 = ap_phi_reg_pp0_iter1_p_read49113_phi_reg_2226;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read50114_phi_phi_fu_2242_p4 = p_read50114_phi_reg_2238;
    end else begin
        ap_phi_mux_p_read50114_phi_phi_fu_2242_p4 = ap_phi_reg_pp0_iter1_p_read50114_phi_reg_2238;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read51115_phi_phi_fu_2254_p4 = p_read51115_phi_reg_2250;
    end else begin
        ap_phi_mux_p_read51115_phi_phi_fu_2254_p4 = ap_phi_reg_pp0_iter1_p_read51115_phi_reg_2250;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read52116_phi_phi_fu_2266_p4 = p_read52116_phi_reg_2262;
    end else begin
        ap_phi_mux_p_read52116_phi_phi_fu_2266_p4 = ap_phi_reg_pp0_iter1_p_read52116_phi_reg_2262;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read53117_phi_phi_fu_2278_p4 = p_read53117_phi_reg_2274;
    end else begin
        ap_phi_mux_p_read53117_phi_phi_fu_2278_p4 = ap_phi_reg_pp0_iter1_p_read53117_phi_reg_2274;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read54118_phi_phi_fu_2290_p4 = p_read54118_phi_reg_2286;
    end else begin
        ap_phi_mux_p_read54118_phi_phi_fu_2290_p4 = ap_phi_reg_pp0_iter1_p_read54118_phi_reg_2286;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read55119_phi_phi_fu_2302_p4 = p_read55119_phi_reg_2298;
    end else begin
        ap_phi_mux_p_read55119_phi_phi_fu_2302_p4 = ap_phi_reg_pp0_iter1_p_read55119_phi_reg_2298;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read56120_phi_phi_fu_2314_p4 = p_read56120_phi_reg_2310;
    end else begin
        ap_phi_mux_p_read56120_phi_phi_fu_2314_p4 = ap_phi_reg_pp0_iter1_p_read56120_phi_reg_2310;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read569_phi_phi_fu_1702_p4 = p_read569_phi_reg_1698;
    end else begin
        ap_phi_mux_p_read569_phi_phi_fu_1702_p4 = ap_phi_reg_pp0_iter1_p_read569_phi_reg_1698;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read57121_phi_phi_fu_2326_p4 = p_read57121_phi_reg_2322;
    end else begin
        ap_phi_mux_p_read57121_phi_phi_fu_2326_p4 = ap_phi_reg_pp0_iter1_p_read57121_phi_reg_2322;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read58122_phi_phi_fu_2338_p4 = p_read58122_phi_reg_2334;
    end else begin
        ap_phi_mux_p_read58122_phi_phi_fu_2338_p4 = ap_phi_reg_pp0_iter1_p_read58122_phi_reg_2334;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read59123_phi_phi_fu_2350_p4 = p_read59123_phi_reg_2346;
    end else begin
        ap_phi_mux_p_read59123_phi_phi_fu_2350_p4 = ap_phi_reg_pp0_iter1_p_read59123_phi_reg_2346;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read60124_phi_phi_fu_2362_p4 = p_read60124_phi_reg_2358;
    end else begin
        ap_phi_mux_p_read60124_phi_phi_fu_2362_p4 = ap_phi_reg_pp0_iter1_p_read60124_phi_reg_2358;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read61125_phi_phi_fu_2374_p4 = p_read61125_phi_reg_2370;
    end else begin
        ap_phi_mux_p_read61125_phi_phi_fu_2374_p4 = ap_phi_reg_pp0_iter1_p_read61125_phi_reg_2370;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read62126_phi_phi_fu_2386_p4 = p_read62126_phi_reg_2382;
    end else begin
        ap_phi_mux_p_read62126_phi_phi_fu_2386_p4 = ap_phi_reg_pp0_iter1_p_read62126_phi_reg_2382;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read63127_phi_phi_fu_2398_p4 = p_read63127_phi_reg_2394;
    end else begin
        ap_phi_mux_p_read63127_phi_phi_fu_2398_p4 = ap_phi_reg_pp0_iter1_p_read63127_phi_reg_2394;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read64_phi_phi_fu_1642_p4 = p_read64_phi_reg_1638;
    end else begin
        ap_phi_mux_p_read64_phi_phi_fu_1642_p4 = ap_phi_reg_pp0_iter1_p_read64_phi_reg_1638;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read670_phi_phi_fu_1714_p4 = p_read670_phi_reg_1710;
    end else begin
        ap_phi_mux_p_read670_phi_phi_fu_1714_p4 = ap_phi_reg_pp0_iter1_p_read670_phi_reg_1710;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read771_phi_phi_fu_1726_p4 = p_read771_phi_reg_1722;
    end else begin
        ap_phi_mux_p_read771_phi_phi_fu_1726_p4 = ap_phi_reg_pp0_iter1_p_read771_phi_reg_1722;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read872_phi_phi_fu_1738_p4 = p_read872_phi_reg_1734;
    end else begin
        ap_phi_mux_p_read872_phi_phi_fu_1738_p4 = ap_phi_reg_pp0_iter1_p_read872_phi_reg_1734;
    end
end

always @ (*) begin
    if ((do_init_reg_713 == 1'd0)) begin
        ap_phi_mux_p_read973_phi_phi_fu_1750_p4 = p_read973_phi_reg_1746;
    end else begin
        ap_phi_mux_p_read973_phi_phi_fu_1750_p4 = ap_phi_reg_pp0_iter1_p_read973_phi_reg_1746;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1) & ((icmp_ln46_reg_3145 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_phi_ln49_phi_fu_731_p6 = w_index_reg_3140;
    end else if ((((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1) & ((icmp_ln46_reg_3145 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_phi_ln49_phi_fu_731_p6 = 6'd0;
    end else begin
        ap_phi_mux_phi_ln49_phi_fu_731_p6 = phi_ln49_reg_728;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (frp_pipeline_valid_U_valid_out[2'd0] == 1'b1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln46_reg_3145_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pf_ap_return_0_U_frpsig_data_in = trunc_ln46_64_fu_2795_p1;
    end else begin
        pf_ap_return_0_U_frpsig_data_in = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((icmp_ln46_reg_3145_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pf_ap_return_1_U_frpsig_data_in = trunc_ln46_fu_2791_p1;
    end else begin
        pf_ap_return_1_U_frpsig_data_in = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[2'd0] == 1'b1))) begin
        w4_75_ce0 = 1'b1;
    end else begin
        w4_75_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_fu_2455_p129 = 'bx;

assign add_ln58_1_fu_2785_p2 = ($signed(sext_ln58_fu_2782_p1) + $signed(ap_phi_mux_conv_i2_i_196_phi_fu_2424_p6));

assign add_ln58_fu_2777_p2 = (trunc_ln2_reg_3149 + ap_phi_mux_conv_i2_i87_phi_fu_2410_p6);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = 1'b0;

assign ap_block_pp0_stage0_11001 = 1'b0;

assign ap_block_pp0_stage0_subdone = 1'b0;

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_condition_frp_pvb_no_bkwd_prs = ((pf_ap_return_1_U_pf_ready == 1'b1) & (pf_ap_return_0_U_pf_ready == 1'b1));
end

assign ap_condition_frp_pvb_no_fwd_prs = (1'b1 == 1'b1);

always @ (*) begin
    ap_condition_frp_pvb_pf_start = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_p_read1074_phi_reg_1758 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1175_phi_reg_1770 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1276_phi_reg_1782 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1377_phi_reg_1794 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1478_phi_reg_1806 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1579_phi_reg_1818 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read165_phi_reg_1650 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1680_phi_reg_1830 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1781_phi_reg_1842 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1882_phi_reg_1854 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1983_phi_reg_1866 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2084_phi_reg_1878 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2185_phi_reg_1890 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2286_phi_reg_1902 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2387_phi_reg_1914 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2488_phi_reg_1926 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2589_phi_reg_1938 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read266_phi_reg_1662 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2690_phi_reg_1950 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2791_phi_reg_1962 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2892_phi_reg_1974 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2993_phi_reg_1986 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read3094_phi_reg_1998 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read3195_phi_reg_2010 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read3296_phi_reg_2022 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read3397_phi_reg_2034 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read3498_phi_reg_2046 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read3599_phi_reg_2058 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read36100_phi_reg_2070 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read367_phi_reg_1674 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read37101_phi_reg_2082 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read38102_phi_reg_2094 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read39103_phi_reg_2106 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read40104_phi_reg_2118 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read41105_phi_reg_2130 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read42106_phi_reg_2142 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read43107_phi_reg_2154 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read44108_phi_reg_2166 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read45109_phi_reg_2178 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read46110_phi_reg_2190 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read468_phi_reg_1686 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read47111_phi_reg_2202 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read48112_phi_reg_2214 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read49113_phi_reg_2226 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read50114_phi_reg_2238 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read51115_phi_reg_2250 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read52116_phi_reg_2262 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read53117_phi_reg_2274 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read54118_phi_reg_2286 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read55119_phi_reg_2298 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read56120_phi_reg_2310 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read569_phi_reg_1698 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read57121_phi_reg_2322 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read58122_phi_reg_2334 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read59123_phi_reg_2346 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read60124_phi_reg_2358 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read61125_phi_reg_2370 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read62126_phi_reg_2382 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read63127_phi_reg_2394 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read64_phi_reg_1638 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read670_phi_reg_1710 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read771_phi_reg_1722 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read872_phi_reg_1734 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read973_phi_reg_1746 = 'bx;

assign ap_return_0 = pf_ap_return_0_U_data_out;

assign ap_return_1 = pf_ap_return_1_U_data_out;

assign icmp_ln46_fu_2449_p2 = ((ap_phi_mux_phi_ln49_phi_fu_731_p6 == 6'd63) ? 1'b1 : 1'b0);

assign pf_all_done = (pf_ap_return_1_U_pf_done & pf_ap_return_0_U_pf_done);

assign pf_data_in_last = ap_done_int_frp;

assign pf_sync_continue = (pf_all_done & ap_continue_int);

assign sext_ln58_fu_2782_p1 = $signed(trunc_ln58_1_reg_3154);

assign tmp_fu_2747_p4 = {{w4_75_q0[41:30]}};

assign trunc_ln46_64_fu_2795_p1 = add_ln58_fu_2777_p2[15:0];

assign trunc_ln46_fu_2791_p1 = add_ln58_1_fu_2785_p2[15:0];

assign w4_75_address0 = zext_ln46_fu_2438_p1;

assign w_fu_2719_p1 = w4_75_q0[29:0];

assign w_index_fu_2443_p2 = (ap_phi_mux_phi_ln49_phi_fu_731_p6 + 6'd1);

assign zext_ln46_fu_2438_p1 = ap_phi_mux_phi_ln49_phi_fu_731_p6;

endmodule //myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_s
