<link rel="stylesheet" href="/css/papers.css">
<div id="papers">
  <h3 class="papersHeader">Publications</h3>

  <div class="containerpaperTimeline">
        <div class="paper-timeline-block paper-timeline-block-right">
                 <div class="paper-timeline-content-header">
                        <h9>  <b>2021</b> </h9>
                </div>
        </div>
  </div>

  <div class="containerpaperTimeline">
     <div class="paper-timeline-block paper-timeline-block-right">
        <div class="paper-timeline-content">
                [<b>DCIS'22</b>] <a style="color:00008F"><b>DVINO: A RISC-V Vector Processor Implemented in 65nm Technology</b></a>
         </div>
     </div>
     <div class="paper-timeline-block-new paper-timeline-block-right">
        <div class="paper-timeline-content">
           <h9> Guillem Cabo, Gerard Candón, Xavier Carril, Max Doblas, Marc Domínguez, Alberto González, César Hernández, Víctor Jiménez, Vatistas Kostalampros, Rubén Langarita, Neiel Leyva, Guillem López-Paradís, Jonnatan Mendoza, Francesco Minervini, Julián Pavón, Cristóbal Ramírez, Narcís Rodas, Enrico Reggiani, Mario Rodríguez, Carlos Rojas, Abraham Ruiz, Víctor Soria, Alejandro Suanes, Iván Vargas, Roger Figueras, Pau Fontova, Joan Marimon, Víctor Montabes, Adrián Cristal, Carles Hernández, Ricardo Martínez, Miquel Moretó, Francesc Moll, Oscar Palomar, Marco A. Ramírez, Antonio Rubio, Jordi Sacristán, Francesc Serra-Graells, Nehir Sönmez, Lluís Terés, Osman S. Unsal, Mateo Valero, Luís Villa. Conference on Design of Circuits and Integrated Systems (DCIS 2022), Pamplona. </h9>
         </div>
     </div>
  </div>

  <div class="containerpaperTimeline">
     <div class="paper-timeline-block paper-timeline-block-right">
        <div class="paper-timeline-content">
                [<b>DSD'22</b>] <a style="color:00008F"><b>Sargantana: A 1 GHz+ In-Order RISC-V Processor with SIMD Vector Extensions in 22nm FD-SOI</b></a>
         </div>
     </div>
     <div class="paper-timeline-block-new paper-timeline-block-right">
        <div class="paper-timeline-content">
           <h9> Víctor Soria Pardos, Max Doblas, Guillem López-Paradís, Gerard Candón, Narcís Rodas, Xavier Carril, Pau Fontova-Musté, Neiel Leyva, Santiago Marco-Sola, Miquel Moretó. Euromicro Conference on Digital System Design (DSD 2022), Maspalomas. [<a href="https://upcommons.upc.edu/bitstream/handle/2117/384912/sargantana_preprint.pdf" target="_blank" class="mediaLink" style="color:BC0000"><b>paper</b></a>] </h9>
         </div>
     </div>
  </div>

  <div class="containerpaperTimeline">
   	<div class="paper-timeline-block paper-timeline-block-right">
  		 <div class="paper-timeline-content-header">
			<h9>  <b>2021</b> </h9>
  		</div>
  	</div>
  </div>

  <div class="containerpaperTimeline">
     <div class="paper-timeline-block paper-timeline-block-right">
        <div class="paper-timeline-content">
                [<b>JoS'21</b>] <a style="color:00008F"><b>On the use of many-core Marvell ThunderX2 processor for HPC workloads</b></a>
         </div>
     </div>
     <div class="paper-timeline-block-new paper-timeline-block-right">
        <div class="paper-timeline-content">
           <h9> Víctor Soria-Pardos, Adrià Armejach, Darío Suárez, Miquel Moretó. Journal of Supercomputing 77, 3315–3338 (2021). [<a href="https://upcommons.upc.edu/bitstream/handle/2117/329761/Soria.pdf" target="_blank" class="mediaLink" style="color:BC0000"><b>paper</b></a>] </h9>
         </div>
     </div>
  </div>

  <div class="containerpaperTimeline">
     <div class="paper-timeline-block paper-timeline-block-right">
        <div class="paper-timeline-content">
                [<b>DCIS'20</b>] <a style="color:00008F"><b>An academic risc-v silicon implementation based on open-source components</b></a>
         </div>
     </div>
     <div class="paper-timeline-block-new paper-timeline-block-right">
        <div class="paper-timeline-content">
           <h9> Jaume Abella et al. Second Young Architect Workshop (YArch 2020). Conference on Design of Circuits and Integrated Systems (DCIS 2020), Segovia. [<a href="https://upcommons.upc.edu/bitstream/handle/2117/334498/DCIS2020_PreDRAC_PostPrint.pdf?sequence=1" target="_blank" class="mediaLink" style="color:BC0000"><b>paper</b></a>]</h9>
         </div>
     </div>
  </div>

