[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ModPortHighConn/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 195
LIB: work
FILE: ${SURELOG_DIR}/tests/ModPortHighConn/dut.sv
n<> u<194> t<Top_level_rule> c<1> l<2:1> el<13:1>
  n<> u<1> t<Null_rule> p<194> s<193> l<2:1> el<2:1>
  n<> u<193> t<Source_text> p<194> c<20> l<2:1> el<11:10>
    n<> u<20> t<Description> p<193> c<19> s<192> l<2:1> el<3:10>
      n<> u<19> t<Module_declaration> p<20> c<17> l<2:1> el<3:10>
        n<> u<17> t<Module_ansi_header> p<19> c<2> s<18> l<2:1> el<2:37>
          n<module> u<2> t<Module_keyword> p<17> s<3> l<2:1> el<2:7>
          n<moduleA> u<3> t<STRING_CONST> p<17> s<4> l<2:8> el<2:15>
          n<> u<4> t<Package_import_declaration_list> p<17> s<16> l<2:16> el<2:16>
          n<> u<16> t<Port_declaration_list> p<17> c<10> l<2:16> el<2:36>
            n<> u<10> t<Ansi_port_declaration> p<16> c<8> s<15> l<2:17> el<2:28>
              n<> u<8> t<Net_port_header> p<10> c<5> s<9> l<2:17> el<2:22>
                n<> u<5> t<PortDir_Inout> p<8> s<7> l<2:17> el<2:22>
                n<> u<7> t<Net_port_type> p<8> c<6> l<2:23> el<2:23>
                  n<> u<6> t<Data_type_or_implicit> p<7> l<2:23> el<2:23>
              n<port0> u<9> t<STRING_CONST> p<10> l<2:23> el<2:28>
            n<> u<15> t<Ansi_port_declaration> p<16> c<13> l<2:30> el<2:35>
              n<> u<13> t<Net_port_header> p<15> c<12> s<14> l<2:30> el<2:30>
                n<> u<12> t<Net_port_type> p<13> c<11> l<2:30> el<2:30>
                  n<> u<11> t<Data_type_or_implicit> p<12> l<2:30> el<2:30>
              n<port1> u<14> t<STRING_CONST> p<15> l<2:30> el<2:35>
        n<> u<18> t<ENDMODULE> p<19> l<3:1> el<3:10>
    n<> u<192> t<Description> p<193> c<191> l<5:1> el<11:10>
      n<> u<191> t<Module_declaration> p<192> c<24> l<5:1> el<11:10>
        n<> u<24> t<Module_ansi_header> p<191> c<21> s<47> l<5:1> el<5:12>
          n<module> u<21> t<Module_keyword> p<24> s<22> l<5:1> el<5:7>
          n<top> u<22> t<STRING_CONST> p<24> s<23> l<5:8> el<5:11>
          n<> u<23> t<Package_import_declaration_list> p<24> l<5:11> el<5:11>
        n<> u<47> t<Non_port_module_item> p<191> c<46> s<83> l<6:5> el<6:27>
          n<> u<46> t<Module_or_generate_item> p<47> c<45> l<6:5> el<6:27>
            n<> u<45> t<Module_common_item> p<46> c<44> l<6:5> el<6:27>
              n<> u<44> t<Module_or_generate_item_declaration> p<45> c<43> l<6:5> el<6:27>
                n<> u<43> t<Package_or_generate_item_declaration> p<44> c<42> l<6:5> el<6:27>
                  n<> u<42> t<Net_declaration> p<43> c<25> l<6:5> el<6:27>
                    n<> u<25> t<NetType_Wire> p<42> s<36> l<6:5> el<6:9>
                    n<> u<36> t<Data_type_or_implicit> p<42> c<35> s<41> l<6:10> el<6:15>
                      n<> u<35> t<Packed_dimension> p<36> c<34> l<6:10> el<6:15>
                        n<> u<34> t<Constant_range> p<35> c<29> l<6:11> el<6:14>
                          n<> u<29> t<Constant_expression> p<34> c<28> s<33> l<6:11> el<6:12>
                            n<> u<28> t<Constant_primary> p<29> c<27> l<6:11> el<6:12>
                              n<> u<27> t<Primary_literal> p<28> c<26> l<6:11> el<6:12>
                                n<1> u<26> t<INT_CONST> p<27> l<6:11> el<6:12>
                          n<> u<33> t<Constant_expression> p<34> c<32> l<6:13> el<6:14>
                            n<> u<32> t<Constant_primary> p<33> c<31> l<6:13> el<6:14>
                              n<> u<31> t<Primary_literal> p<32> c<30> l<6:13> el<6:14>
                                n<0> u<30> t<INT_CONST> p<31> l<6:13> el<6:14>
                    n<> u<41> t<Net_decl_assignment_list> p<42> c<38> l<6:16> el<6:26>
                      n<> u<38> t<Net_decl_assignment> p<41> c<37> s<40> l<6:16> el<6:20>
                        n<topA> u<37> t<STRING_CONST> p<38> l<6:16> el<6:20>
                      n<> u<40> t<Net_decl_assignment> p<41> c<39> l<6:22> el<6:26>
                        n<topB> u<39> t<STRING_CONST> p<40> l<6:22> el<6:26>
        n<> u<83> t<Non_port_module_item> p<191> c<82> s<109> l<7:5> el<7:57>
          n<> u<82> t<Module_or_generate_item> p<83> c<81> l<7:5> el<7:57>
            n<> u<81> t<Module_instantiation> p<82> c<48> l<7:5> el<7:57>
              n<moduleA> u<48> t<STRING_CONST> p<81> s<80> l<7:5> el<7:12>
              n<> u<80> t<Hierarchical_instance> p<81> c<50> l<7:13> el<7:56>
                n<> u<50> t<Name_of_instance> p<80> c<49> s<79> l<7:13> el<7:22>
                  n<instanceA> u<49> t<STRING_CONST> p<50> l<7:13> el<7:22>
                n<> u<79> t<Port_connection_list> p<80> c<64> l<7:23> el<7:55>
                  n<> u<64> t<Named_port_connection> p<79> c<51> s<78> l<7:23> el<7:38>
                    n<port0> u<51> t<STRING_CONST> p<64> s<62> l<7:24> el<7:29>
                    n<> u<62> t<OPEN_PARENS> p<64> s<61> l<7:29> el<7:30>
                    n<> u<61> t<Expression> p<64> c<60> s<63> l<7:30> el<7:37>
                      n<> u<60> t<Primary> p<61> c<59> l<7:30> el<7:37>
                        n<> u<59> t<Complex_func_call> p<60> c<52> l<7:30> el<7:37>
                          n<topA> u<52> t<STRING_CONST> p<59> s<58> l<7:30> el<7:34>
                          n<> u<58> t<Select> p<59> c<57> l<7:34> el<7:37>
                            n<> u<57> t<Bit_select> p<58> c<56> l<7:34> el<7:37>
                              n<> u<56> t<Expression> p<57> c<55> l<7:35> el<7:36>
                                n<> u<55> t<Primary> p<56> c<54> l<7:35> el<7:36>
                                  n<> u<54> t<Primary_literal> p<55> c<53> l<7:35> el<7:36>
                                    n<0> u<53> t<INT_CONST> p<54> l<7:35> el<7:36>
                    n<> u<63> t<CLOSE_PARENS> p<64> l<7:37> el<7:38>
                  n<> u<78> t<Named_port_connection> p<79> c<65> l<7:40> el<7:55>
                    n<port1> u<65> t<STRING_CONST> p<78> s<76> l<7:41> el<7:46>
                    n<> u<76> t<OPEN_PARENS> p<78> s<75> l<7:46> el<7:47>
                    n<> u<75> t<Expression> p<78> c<74> s<77> l<7:47> el<7:54>
                      n<> u<74> t<Primary> p<75> c<73> l<7:47> el<7:54>
                        n<> u<73> t<Complex_func_call> p<74> c<66> l<7:47> el<7:54>
                          n<topB> u<66> t<STRING_CONST> p<73> s<72> l<7:47> el<7:51>
                          n<> u<72> t<Select> p<73> c<71> l<7:51> el<7:54>
                            n<> u<71> t<Bit_select> p<72> c<70> l<7:51> el<7:54>
                              n<> u<70> t<Expression> p<71> c<69> l<7:52> el<7:53>
                                n<> u<69> t<Primary> p<70> c<68> l<7:52> el<7:53>
                                  n<> u<68> t<Primary_literal> p<69> c<67> l<7:52> el<7:53>
                                    n<0> u<67> t<INT_CONST> p<68> l<7:52> el<7:53>
                    n<> u<77> t<CLOSE_PARENS> p<78> l<7:54> el<7:55>
        n<> u<109> t<Non_port_module_item> p<191> c<108> s<147> l<8:5> el<8:41>
          n<> u<108> t<Module_or_generate_item> p<109> c<107> l<8:5> el<8:41>
            n<> u<107> t<Udp_instantiation> p<108> c<84> l<8:5> el<8:41>
              n<moduleA> u<84> t<STRING_CONST> p<107> s<106> l<8:5> el<8:12>
              n<> u<106> t<Udp_instance> p<107> c<86> l<8:13> el<8:40>
                n<> u<86> t<Name_of_instance> p<106> c<85> s<95> l<8:13> el<8:22>
                  n<instanceB> u<85> t<STRING_CONST> p<86> l<8:13> el<8:22>
                n<> u<95> t<Net_lvalue> p<106> c<88> s<105> l<8:23> el<8:30>
                  n<> u<88> t<Ps_or_hierarchical_identifier> p<95> c<87> s<94> l<8:23> el<8:27>
                    n<topA> u<87> t<STRING_CONST> p<88> l<8:23> el<8:27>
                  n<> u<94> t<Constant_select> p<95> c<93> l<8:27> el<8:30>
                    n<> u<93> t<Constant_bit_select> p<94> c<92> l<8:27> el<8:30>
                      n<> u<92> t<Constant_expression> p<93> c<91> l<8:28> el<8:29>
                        n<> u<91> t<Constant_primary> p<92> c<90> l<8:28> el<8:29>
                          n<> u<90> t<Primary_literal> p<91> c<89> l<8:28> el<8:29>
                            n<1> u<89> t<INT_CONST> p<90> l<8:28> el<8:29>
                n<> u<105> t<Expression> p<106> c<104> l<8:32> el<8:39>
                  n<> u<104> t<Primary> p<105> c<103> l<8:32> el<8:39>
                    n<> u<103> t<Complex_func_call> p<104> c<96> l<8:32> el<8:39>
                      n<topB> u<96> t<STRING_CONST> p<103> s<102> l<8:32> el<8:36>
                      n<> u<102> t<Select> p<103> c<101> l<8:36> el<8:39>
                        n<> u<101> t<Bit_select> p<102> c<100> l<8:36> el<8:39>
                          n<> u<100> t<Expression> p<101> c<99> l<8:37> el<8:38>
                            n<> u<99> t<Primary> p<100> c<98> l<8:37> el<8:38>
                              n<> u<98> t<Primary_literal> p<99> c<97> l<8:37> el<8:38>
                                n<0> u<97> t<INT_CONST> p<98> l<8:37> el<8:38>
        n<> u<147> t<Non_port_module_item> p<191> c<146> s<189> l<9:5> el<9:50>
          n<> u<146> t<Module_or_generate_item> p<147> c<145> l<9:5> el<9:50>
            n<> u<145> t<Udp_instantiation> p<146> c<110> l<9:5> el<9:50>
              n<moduleA> u<110> t<STRING_CONST> p<145> s<144> l<9:5> el<9:12>
              n<> u<144> t<Udp_instance> p<145> c<112> l<9:13> el<9:49>
                n<> u<112> t<Name_of_instance> p<144> c<111> s<121> l<9:13> el<9:22>
                  n<instanceC> u<111> t<STRING_CONST> p<112> l<9:13> el<9:22>
                n<> u<121> t<Net_lvalue> p<144> c<114> s<143> l<9:23> el<9:30>
                  n<> u<114> t<Ps_or_hierarchical_identifier> p<121> c<113> s<120> l<9:23> el<9:27>
                    n<topA> u<113> t<STRING_CONST> p<114> l<9:23> el<9:27>
                  n<> u<120> t<Constant_select> p<121> c<119> l<9:27> el<9:30>
                    n<> u<119> t<Constant_bit_select> p<120> c<118> l<9:27> el<9:30>
                      n<> u<118> t<Constant_expression> p<119> c<117> l<9:28> el<9:29>
                        n<> u<117> t<Constant_primary> p<118> c<116> l<9:28> el<9:29>
                          n<> u<116> t<Primary_literal> p<117> c<115> l<9:28> el<9:29>
                            n<1> u<115> t<INT_CONST> p<116> l<9:28> el<9:29>
                n<> u<143> t<Expression> p<144> c<131> l<9:32> el<9:48>
                  n<> u<131> t<Expression> p<143> c<130> s<142> l<9:32> el<9:39>
                    n<> u<130> t<Primary> p<131> c<129> l<9:32> el<9:39>
                      n<> u<129> t<Complex_func_call> p<130> c<122> l<9:32> el<9:39>
                        n<topB> u<122> t<STRING_CONST> p<129> s<128> l<9:32> el<9:36>
                        n<> u<128> t<Select> p<129> c<127> l<9:36> el<9:39>
                          n<> u<127> t<Bit_select> p<128> c<126> l<9:36> el<9:39>
                            n<> u<126> t<Expression> p<127> c<125> l<9:37> el<9:38>
                              n<> u<125> t<Primary> p<126> c<124> l<9:37> el<9:38>
                                n<> u<124> t<Primary_literal> p<125> c<123> l<9:37> el<9:38>
                                  n<0> u<123> t<INT_CONST> p<124> l<9:37> el<9:38>
                  n<> u<142> t<BinOp_LogicOr> p<143> s<141> l<9:39> el<9:41>
                  n<> u<141> t<Expression> p<143> c<140> l<9:41> el<9:48>
                    n<> u<140> t<Primary> p<141> c<139> l<9:41> el<9:48>
                      n<> u<139> t<Complex_func_call> p<140> c<132> l<9:41> el<9:48>
                        n<topB> u<132> t<STRING_CONST> p<139> s<138> l<9:41> el<9:45>
                        n<> u<138> t<Select> p<139> c<137> l<9:45> el<9:48>
                          n<> u<137> t<Bit_select> p<138> c<136> l<9:45> el<9:48>
                            n<> u<136> t<Expression> p<137> c<135> l<9:46> el<9:47>
                              n<> u<135> t<Primary> p<136> c<134> l<9:46> el<9:47>
                                n<> u<134> t<Primary_literal> p<135> c<133> l<9:46> el<9:47>
                                  n<1> u<133> t<INT_CONST> p<134> l<9:46> el<9:47>
        n<> u<189> t<Non_port_module_item> p<191> c<188> s<190> l<10:5> el<10:50>
          n<> u<188> t<Module_or_generate_item> p<189> c<187> l<10:5> el<10:50>
            n<> u<187> t<Module_instantiation> p<188> c<148> l<10:5> el<10:50>
              n<moduleA> u<148> t<STRING_CONST> p<187> s<186> l<10:5> el<10:12>
              n<> u<186> t<Hierarchical_instance> p<187> c<150> l<10:13> el<10:49>
                n<> u<150> t<Name_of_instance> p<186> c<149> s<185> l<10:13> el<10:22>
                  n<instanceD> u<149> t<STRING_CONST> p<150> l<10:13> el<10:22>
                n<> u<185> t<Port_connection_list> p<186> c<173> l<10:23> el<10:48>
                  n<> u<173> t<Ordered_port_connection> p<185> c<172> s<184> l<10:23> el<10:39>
                    n<> u<172> t<Expression> p<173> c<160> l<10:23> el<10:39>
                      n<> u<160> t<Expression> p<172> c<159> s<171> l<10:23> el<10:30>
                        n<> u<159> t<Primary> p<160> c<158> l<10:23> el<10:30>
                          n<> u<158> t<Complex_func_call> p<159> c<151> l<10:23> el<10:30>
                            n<topA> u<151> t<STRING_CONST> p<158> s<157> l<10:23> el<10:27>
                            n<> u<157> t<Select> p<158> c<156> l<10:27> el<10:30>
                              n<> u<156> t<Bit_select> p<157> c<155> l<10:27> el<10:30>
                                n<> u<155> t<Expression> p<156> c<154> l<10:28> el<10:29>
                                  n<> u<154> t<Primary> p<155> c<153> l<10:28> el<10:29>
                                    n<> u<153> t<Primary_literal> p<154> c<152> l<10:28> el<10:29>
                                      n<1> u<152> t<INT_CONST> p<153> l<10:28> el<10:29>
                      n<> u<171> t<BinOp_LogicOr> p<172> s<170> l<10:30> el<10:32>
                      n<> u<170> t<Expression> p<172> c<169> l<10:32> el<10:39>
                        n<> u<169> t<Primary> p<170> c<168> l<10:32> el<10:39>
                          n<> u<168> t<Complex_func_call> p<169> c<161> l<10:32> el<10:39>
                            n<topA> u<161> t<STRING_CONST> p<168> s<167> l<10:32> el<10:36>
                            n<> u<167> t<Select> p<168> c<166> l<10:36> el<10:39>
                              n<> u<166> t<Bit_select> p<167> c<165> l<10:36> el<10:39>
                                n<> u<165> t<Expression> p<166> c<164> l<10:37> el<10:38>
                                  n<> u<164> t<Primary> p<165> c<163> l<10:37> el<10:38>
                                    n<> u<163> t<Primary_literal> p<164> c<162> l<10:37> el<10:38>
                                      n<0> u<162> t<INT_CONST> p<163> l<10:37> el<10:38>
                  n<> u<184> t<Ordered_port_connection> p<185> c<183> l<10:41> el<10:48>
                    n<> u<183> t<Expression> p<184> c<182> l<10:41> el<10:48>
                      n<> u<182> t<Primary> p<183> c<181> l<10:41> el<10:48>
                        n<> u<181> t<Complex_func_call> p<182> c<174> l<10:41> el<10:48>
                          n<topB> u<174> t<STRING_CONST> p<181> s<180> l<10:41> el<10:45>
                          n<> u<180> t<Select> p<181> c<179> l<10:45> el<10:48>
                            n<> u<179> t<Bit_select> p<180> c<178> l<10:45> el<10:48>
                              n<> u<178> t<Expression> p<179> c<177> l<10:46> el<10:47>
                                n<> u<177> t<Primary> p<178> c<176> l<10:46> el<10:47>
                                  n<> u<176> t<Primary_literal> p<177> c<175> l<10:46> el<10:47>
                                    n<0> u<175> t<INT_CONST> p<176> l<10:46> el<10:47>
        n<> u<190> t<ENDMODULE> p<191> l<11:1> el<11:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortHighConn/dut.sv:2:1: No timescale set for "moduleA".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortHighConn/dut.sv:5:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortHighConn/dut.sv:2:1: Compile module "work@moduleA".
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortHighConn/dut.sv:5:1: Compile module "work@top".
[NTE:CP0309] ${SURELOG_DIR}/tests/ModPortHighConn/dut.sv:2:23: Implicit port type (wire) for "port0",
there are 1 more instances of this message.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitSelect                                             10
Constant                                              14
Design                                                 1
Identifier                                             2
LogicNet                                               4
LogicTypespec                                          2
Module                                                 2
ModuleTypespec                                         2
Operation                                              2
Port                                                  10
Range                                                  2
RefModule                                              4
RefTypespec                                            2
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ModPortHighConn/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@moduleA)
    |vpiParent:
    \_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
    |vpiName:work@moduleA
  |vpiImportTypespec:
  \_LogicNet: (work@moduleA.port0), line:2:23, endln:2:28
    |vpiParent:
    \_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
    |vpiName:port0
    |vpiFullName:work@moduleA.port0
  |vpiImportTypespec:
  \_LogicNet: (work@moduleA.port1), line:2:30, endln:2:35
    |vpiParent:
    \_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
    |vpiName:port1
    |vpiFullName:work@moduleA.port1
  |vpiDefName:work@moduleA
  |vpiNet:
  \_LogicNet: (work@moduleA.port0), line:2:23, endln:2:28
  |vpiNet:
  \_LogicNet: (work@moduleA.port1), line:2:30, endln:2:35
  |vpiPort:
  \_Port: (port0), line:2:23, endln:2:28
    |vpiParent:
    \_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
    |vpiName:port0
    |vpiDirection:3
  |vpiPort:
  \_Port: (port1), line:2:30, endln:2:35
    |vpiParent:
    \_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
    |vpiName:port1
    |vpiDirection:3
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:5:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:5:1, endln:11:10
    |vpiName:work@top
  |vpiTypedef:
  \_ModuleTypespec: (moduleA)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:moduleA
    |vpiModule:
    \_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:5:1, endln:11:10
    |vpiRange:
    \_Range: , line:6:10, endln:6:15
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:6:11, endln:6:12
        |vpiParent:
        \_Range: , line:6:10, endln:6:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:13, endln:6:14
        |vpiParent:
        \_Range: , line:6:10, endln:6:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@top.topA), line:6:16, endln:6:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:5:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.topA), line:6:5, endln:6:9
      |vpiParent:
      \_LogicNet: (work@top.topA), line:6:16, endln:6:20
      |vpiFullName:work@top.topA
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:topA
    |vpiFullName:work@top.topA
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.topB), line:6:22, endln:6:26
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:5:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.topB), line:6:5, endln:6:9
      |vpiParent:
      \_LogicNet: (work@top.topB), line:6:22, endln:6:26
      |vpiFullName:work@top.topB
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:topB
    |vpiFullName:work@top.topB
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.topA), line:6:16, endln:6:20
  |vpiNet:
  \_LogicNet: (work@top.topB), line:6:22, endln:6:26
  |vpiRefModule:
  \_RefModule: work@moduleA (instanceA), line:7:5, endln:7:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:5:1, endln:11:10
    |vpiName:instanceA
    |vpiDefName:work@moduleA
    |vpiActual:
    \_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
    |vpiPort:
    \_Port: (port0), line:7:24, endln:7:29
      |vpiParent:
      \_RefModule: work@moduleA (instanceA), line:7:5, endln:7:12
      |vpiName:port0
      |vpiHighConn:
      \_BitSelect: (work@top.instanceA.topA), line:7:34, endln:7:37
        |vpiParent:
        \_Port: (port0), line:7:24, endln:7:29
        |vpiName:topA
        |vpiFullName:work@top.instanceA.topA
        |vpiActual:
        \_LogicNet: (work@top.topA), line:6:16, endln:6:20
        |vpiIndex:
        \_Constant: , line:7:35, endln:7:36
          |vpiParent:
          \_BitSelect: (work@top.instanceA.topA), line:7:34, endln:7:37
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiPort:
    \_Port: (port1), line:7:41, endln:7:46
      |vpiParent:
      \_RefModule: work@moduleA (instanceA), line:7:5, endln:7:12
      |vpiName:port1
      |vpiHighConn:
      \_BitSelect: (work@top.instanceA.topB), line:7:51, endln:7:54
        |vpiParent:
        \_Port: (port1), line:7:41, endln:7:46
        |vpiName:topB
        |vpiFullName:work@top.instanceA.topB
        |vpiActual:
        \_LogicNet: (work@top.topB), line:6:22, endln:6:26
        |vpiIndex:
        \_Constant: , line:7:52, endln:7:53
          |vpiParent:
          \_BitSelect: (work@top.instanceA.topB), line:7:51, endln:7:54
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiRefModule:
  \_RefModule: work@moduleA (instanceB), line:8:5, endln:8:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:5:1, endln:11:10
    |vpiName:instanceB
    |vpiDefName:work@moduleA
    |vpiActual:
    \_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
    |vpiPort:
    \_Port: , line:8:23, endln:8:30
      |vpiParent:
      \_RefModule: work@moduleA (instanceB), line:8:5, endln:8:12
      |vpiHighConn:
      \_BitSelect: (work@top.instanceB.topA), line:8:27, endln:8:30
        |vpiParent:
        \_Port: , line:8:23, endln:8:30
        |vpiName:topA
        |vpiFullName:work@top.instanceB.topA
        |vpiActual:
        \_LogicNet: (work@top.topA), line:6:16, endln:6:20
        |vpiIndex:
        \_Constant: , line:8:28, endln:8:29
          |vpiParent:
          \_BitSelect: (work@top.instanceB.topA), line:8:27, endln:8:30
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiPort:
    \_Port: , line:8:32, endln:8:39
      |vpiParent:
      \_RefModule: work@moduleA (instanceB), line:8:5, endln:8:12
      |vpiHighConn:
      \_BitSelect: (work@top.instanceB.topB), line:8:36, endln:8:39
        |vpiParent:
        \_Port: , line:8:32, endln:8:39
        |vpiName:topB
        |vpiFullName:work@top.instanceB.topB
        |vpiActual:
        \_LogicNet: (work@top.topB), line:6:22, endln:6:26
        |vpiIndex:
        \_Constant: , line:8:37, endln:8:38
          |vpiParent:
          \_BitSelect: (work@top.instanceB.topB), line:8:36, endln:8:39
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiRefModule:
  \_RefModule: work@moduleA (instanceC), line:9:5, endln:9:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:5:1, endln:11:10
    |vpiName:instanceC
    |vpiDefName:work@moduleA
    |vpiActual:
    \_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
    |vpiPort:
    \_Port: , line:9:23, endln:9:30
      |vpiParent:
      \_RefModule: work@moduleA (instanceC), line:9:5, endln:9:12
      |vpiHighConn:
      \_BitSelect: (work@top.instanceC.topA), line:9:27, endln:9:30
        |vpiParent:
        \_Port: , line:9:23, endln:9:30
        |vpiName:topA
        |vpiFullName:work@top.instanceC.topA
        |vpiActual:
        \_LogicNet: (work@top.topA), line:6:16, endln:6:20
        |vpiIndex:
        \_Constant: , line:9:28, endln:9:29
          |vpiParent:
          \_BitSelect: (work@top.instanceC.topA), line:9:27, endln:9:30
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiPort:
    \_Port: , line:9:32, endln:9:48
      |vpiParent:
      \_RefModule: work@moduleA (instanceC), line:9:5, endln:9:12
      |vpiHighConn:
      \_Operation: , line:9:32, endln:9:48
        |vpiParent:
        \_Port: , line:9:32, endln:9:48
        |vpiOpType:27
        |vpiOperand:
        \_BitSelect: (work@top.instanceC.topB), line:9:36, endln:9:39
          |vpiParent:
          \_Operation: , line:9:32, endln:9:48
          |vpiName:topB
          |vpiFullName:work@top.instanceC.topB
          |vpiActual:
          \_LogicNet: (work@top.topB), line:6:22, endln:6:26
          |vpiIndex:
          \_Constant: , line:9:37, endln:9:38
            |vpiParent:
            \_BitSelect: (work@top.instanceC.topB), line:9:36, endln:9:39
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiOperand:
        \_BitSelect: (work@top.instanceC.topB), line:9:45, endln:9:48
          |vpiParent:
          \_Operation: , line:9:32, endln:9:48
          |vpiName:topB
          |vpiFullName:work@top.instanceC.topB
          |vpiActual:
          \_LogicNet: (work@top.topB), line:6:22, endln:6:26
          |vpiIndex:
          \_Constant: , line:9:46, endln:9:47
            |vpiParent:
            \_BitSelect: (work@top.instanceC.topB), line:9:45, endln:9:48
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
  |vpiRefModule:
  \_RefModule: work@moduleA (instanceD), line:10:5, endln:10:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:5:1, endln:11:10
    |vpiName:instanceD
    |vpiDefName:work@moduleA
    |vpiActual:
    \_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
    |vpiPort:
    \_Port: , line:10:23, endln:10:39
      |vpiParent:
      \_RefModule: work@moduleA (instanceD), line:10:5, endln:10:12
      |vpiHighConn:
      \_Operation: , line:10:23, endln:10:39
        |vpiParent:
        \_Port: , line:10:23, endln:10:39
        |vpiOpType:27
        |vpiOperand:
        \_BitSelect: (work@top.instanceD.topA), line:10:27, endln:10:30
          |vpiParent:
          \_Operation: , line:10:23, endln:10:39
          |vpiName:topA
          |vpiFullName:work@top.instanceD.topA
          |vpiActual:
          \_LogicNet: (work@top.topA), line:6:16, endln:6:20
          |vpiIndex:
          \_Constant: , line:10:28, endln:10:29
            |vpiParent:
            \_BitSelect: (work@top.instanceD.topA), line:10:27, endln:10:30
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiOperand:
        \_BitSelect: (work@top.instanceD.topA), line:10:36, endln:10:39
          |vpiParent:
          \_Operation: , line:10:23, endln:10:39
          |vpiName:topA
          |vpiFullName:work@top.instanceD.topA
          |vpiActual:
          \_LogicNet: (work@top.topA), line:6:16, endln:6:20
          |vpiIndex:
          \_Constant: , line:10:37, endln:10:38
            |vpiParent:
            \_BitSelect: (work@top.instanceD.topA), line:10:36, endln:10:39
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiPort:
    \_Port: (topB), line:10:41, endln:10:48
      |vpiParent:
      \_RefModule: work@moduleA (instanceD), line:10:5, endln:10:12
      |vpiName:topB
      |vpiHighConn:
      \_BitSelect: (work@top.instanceD.topB), line:10:45, endln:10:48
        |vpiParent:
        \_Port: (topB), line:10:41, endln:10:48
        |vpiName:topB
        |vpiFullName:work@top.instanceD.topB
        |vpiActual:
        \_LogicNet: (work@top.topB), line:6:22, endln:6:26
        |vpiIndex:
        \_Constant: , line:10:46, endln:10:47
          |vpiParent:
          \_BitSelect: (work@top.instanceD.topB), line:10:45, endln:10:48
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
|vpiTypedef:
\_ModuleTypespec: (moduleA)
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:5:1, endln:11:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 1
