,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/DFFRAM_1Kx32,DFFRAM_1Kx32,DFFRAM_1Kx32,Flow_completed,1h13m50s,0h39m38s,112651.94805194804,1.54,56325.97402597402,94,2187.61,86742,0,0,0,0,0,0,0,15,0,-1,-1,3204718,671736,0.0,0.0,0.0,-3.78,0.0,0.0,0.0,0.0,0.0,0.0,1620250991,0.0,65.45,54.34,16.09,12.17,-1,85243,223755,85243,223755,0,0,0,86742,0,0,0,0,0,0,0,0,-1,-1,-1,1012,20826,0,21838,125.0,8.0,8,AREA 0,5,50,1,153.6,153.18,0.85,0.25,sky130_fd_sc_hd,0,4
