#####################################################################################
# 1. SETUP SECTION
#####################################################################################
# 
# set VSIM_RTL 1
# 1
# 
# Create libraries and map paths to names
# 
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# vmap work work
# QuestaSim-64 vmap 2022.4_1 Lib Mapping Utility 2022.11 Nov 11 2022
# vmap work work 
# Modifying modelsim.ini
# 
# source input/0_setup_design.tcl 
# input/ff_tb.sv
# 
#####################################################################################
# 2. COMPILATION (ANALYSIS)
#####################################################################################
# 
# Compile RTL model and testbench to 'work'
# 
# if { [info exists RTL_FILES ] } {
#     eval vlog -work work ${RTL_FILES}
# }
# QuestaSim-64 vlog 2022.4_1 Compiler 2022.11 Nov 11 2022
# Start time: 11:37:14 on Jul 28,2024
# vlog -reportprogress 300 -work work input/ff.sv 
# -- Compiling module ff
# 
# Top level modules:
# 	ff
# End time: 11:37:14 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# eval vlog -timescale 1ns/1ps -work work ${TESTBENCH_FILES}
# QuestaSim-64 vlog 2022.4_1 Compiler 2022.11 Nov 11 2022
# Start time: 11:37:14 on Jul 28,2024
# vlog -reportprogress 300 -timescale 1ns/1ps -work work input/ff_tb.sv 
# -- Compiling module ff_tb
# 
# Top level modules:
# 	ff_tb
# End time: 11:37:14 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vdir -l
# Library vendor : Model Technology
# Maximum unnamed designs : 3
# MODULE ff
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Compile time: Sun Jul 28 11:37:14 2024
#     Debug Symbol file exists
#     DU Coverage Signature: _dloe`Nz4L@i5i:jQ>R<01
#     Verilog version: RIeXeH3PEzK2HNRQ]4T=]1
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab6_ff/workdir
#     Source modified time: Sun Jul 28 11:37:01 2024
#     HDL source file: input/ff.sv
#     Source file: input/ff.sv
#     Start location: input/ff.sv:1:51
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     Optimized Verilog design root: 1
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# OPTIMIZED DESIGN ff_opt
#     Compile time: Sun Jul 28 11:32:05 2024
#     Version string: Sm@K^[[?6JeL6N3>GjQz[3
#     Top-level model: work ff_tb fast 0
#     Compile options: -work work +acc -debugdb
#     Compile defaults: CvgOpt=0
#     Short name: ff_opt
#     Opcode format: 2022.4_1; VCOM/VLOG SE-64 Object version 75
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab6_ff/workdir
# MODULE ff_tb
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Compile time: Sun Jul 28 11:37:14 2024
#     Debug Symbol file exists
#     DU Coverage Signature: EN<oMo=4dOzT]US27InMg3
#     Verilog version: Z<@Y52[iH`7IR7WB<FO082
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab6_ff/workdir
#     Source modified time: Mon Jul  1 18:47:10 2024
#     HDL source file: input/ff_tb.sv
#     Source file: input/ff_tb.sv
#     Start location: input/ff_tb.sv:1:61
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     Optimized Verilog design root: 1
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -timescale 1ns/1ps -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# 
#####################################################################################
# 3. ELABORATION
#####################################################################################
# 
# Code optimization
# vopt -work work +acc -debugdb ${DESIGN_NAME}_tb -o ${DESIGN_NAME}_opt
# QuestaSim-64 vopt 2022.4_1 Compiler 2022.11 Nov 11 2022
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Start time: 11:37:14 on Jul 28,2024
# vopt -reportprogress 300 -work work "+acc" -debugdb ff_tb -o ff_opt 
# 
# Top level modules:
# 	ff_tb
# 
# Analyzing design...
# -- Loading module ff_tb
# -- Loading module ff
# Incremental compilation check found 1 design-unit (out of 2) may be reused.
# Optimizing 1 design-unit (inlining 0/2 module instances):
# -- Optimizing module ff(fast)
# -- Processing module ff(fast) for debug
# Optimized design name is ff_opt
# End time: 11:37:15 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# 
# Elaboration
# vsim +nowarnTSCALE -t 1ps -msgmode both -debugdb -fsmdebug ${DESIGN_NAME}_opt
# vsim "+nowarnTSCALE" -t 1ps -msgmode both -debugdb -fsmdebug ff_opt 
# Start time: 11:37:15 on Jul 28,2024
# Loading sv_std.std
# Loading work.ff_tb(fast)
# Loading work.ff(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# End time: 11:37:18 on Jul 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
