Active-HDL 13.0.375.8320 2025-02-09 00:17:16

Elaboration top modules:
VHDL Configuration            testbench_for_alu


----------------------------------------------------------------------------------------------
Entity   | Architecture    | Library | Info | Compiler Version          | Compilation Options
----------------------------------------------------------------------------------------------
alu_tb   | TB_ARCHITECTURE | alpha   |      | 13.0.375.8320 (Windows64) | -O3
ALU      | Behavioral      | alpha   |      | 13.0.375.8320 (Windows64) | -O3
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
VHDL Configuration         | Library | Info | Compiler Version          | Compilation Options
----------------------------------------------------------------------------------------------
testbench_for_alu          | alpha   |      | 13.0.375.8320 (Windows64) | -O3
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
VHDL Package               | Library | Info | Compiler Version          | Compilation Options
----------------------------------------------------------------------------------------------
standard                   | std     |      |                           | <unavailable>
TEXTIO                     | std     |      | 13.0.375.8320 (Windows64) |  -2019
std_logic_1164             | ieee    |      | 13.0.375.8320 (Windows64) |  -2008
std_logic_arith            | ieee    |      | 13.0.375.8320 (Windows64) | <unavailable>
STD_LOGIC_UNSIGNED         | ieee    |      | 13.0.375.8320 (Windows64) | <unavailable>
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
Library                    | Comment
----------------------------------------------------------------------------------------------
alpha                      | None
ieee                       | Standard IEEE packages library
std                        | Standard VHDL library
----------------------------------------------------------------------------------------------


Simulation Options: asim +access +r TESTBENCH_FOR_alu

